Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Mar 15 18:03:45 2024
| Host         : lab35 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NEXYS4_DDR_timing_summary_routed.rpt -pb NEXYS4_DDR_timing_summary_routed.pb -rpx NEXYS4_DDR_timing_summary_routed.rpx -warn_on_violation
| Design       : NEXYS4_DDR
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 2205 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -38.440   -11572.891                    819                 3580        0.058        0.000                      0                 3580        3.000        0.000                       0                  2209  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk    {0.000 5.000}      10.000          100.000         
  clkfbout_sys_clk    {0.000 5.000}      10.000          100.000         
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk_1  {0.000 5.000}      10.000          100.000         
  clkfbout_sys_clk_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_sys_clk        -38.440   -11572.891                    819                 3580        0.133        0.000                      0                 3580        4.230        0.000                       0                  2205  
  clkfbout_sys_clk                                                                                                                                                      8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_sys_clk_1      -38.439   -11572.191                    819                 3580        0.133        0.000                      0                 3580        4.230        0.000                       0                  2205  
  clkfbout_sys_clk_1                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_sys_clk_1  clk_out1_sys_clk        -38.440   -11572.891                    819                 3580        0.058        0.000                      0                 3580  
clk_out1_sys_clk    clk_out1_sys_clk_1      -38.440   -11572.891                    819                 3580        0.058        0.000                      0                 3580  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :          819  Failing Endpoints,  Worst Slack      -38.440ns,  Total Violation   -11572.891ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -38.440ns  (required time - arrival time)
  Source:                 teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        48.286ns  (logic 36.500ns (75.592%)  route 11.786ns (24.408%))
  Logic Levels:           26  (DSP48E1=17 LUT3=9)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.762ns = ( 9.238 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.312    -0.305    teylor_sqrt/conv/genblk1[1].F_Div/clk_out1
    DSP48_X1Y26          DSP48E1                                      r  teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.960     2.655 r  teylor_sqrt/conv/genblk1[1].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     2.657    teylor_sqrt/conv/genblk1[1].F_Div/result2_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     3.764 r  teylor_sqrt/conv/genblk1[1].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.909     4.673    teylor_sqrt/conv/genblk1[1].F_Div/result2__0_n_82
    SLICE_X57Y74         LUT3 (Prop_lut3_I0_O)        0.097     4.770 r  teylor_sqrt/conv/genblk1[1].F_Div/result2_i_1/O
                         net (fo=2, routed)           0.270     5.040    teylor_sqrt/conv/genblk1[2].F_Div/x_iter[1]_61[16]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     7.878 r  teylor_sqrt/conv/genblk1[2].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.880    teylor_sqrt/conv/genblk1[2].F_Div/result2_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     8.987 r  teylor_sqrt/conv/genblk1[2].F_Div/result2__0/P[30]
                         net (fo=50, routed)          1.155    10.142    teylor_sqrt/conv/genblk1[2].F_Div/result2__0_0[0]
    SLICE_X34Y74         LUT3 (Prop_lut3_I1_O)        0.097    10.239 r  teylor_sqrt/conv/genblk1[2].F_Div/result2_i_15__0/O
                         net (fo=2, routed)           0.781    11.020    teylor_sqrt/conv/genblk1[3].F_Div/x_iter[2]_60[2]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      2.838    13.858 r  teylor_sqrt/conv/genblk1[3].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.860    teylor_sqrt/conv/genblk1[3].F_Div/result2_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    14.967 r  teylor_sqrt/conv/genblk1[3].F_Div/result2__0/P[30]
                         net (fo=52, routed)          1.096    16.063    teylor_sqrt/conv/genblk1[3].F_Div/P[0]
    SLICE_X11Y66         LUT3 (Prop_lut3_I1_O)        0.097    16.160 r  teylor_sqrt/conv/genblk1[3].F_Div/result2_i_10__1/O
                         net (fo=2, routed)           0.269    16.429    teylor_sqrt/conv/genblk1[4].F_Div/x_iter[3]_59[7]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    19.267 r  teylor_sqrt/conv/genblk1[4].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.269    teylor_sqrt/conv/genblk1[4].F_Div/result2_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.376 r  teylor_sqrt/conv/genblk1[4].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.912    21.288    teylor_sqrt/conv/genblk1[4].F_Div/result2__0_n_82
    SLICE_X11Y74         LUT3 (Prop_lut3_I0_O)        0.097    21.385 r  teylor_sqrt/conv/genblk1[4].F_Div/result2_i_1__2/O
                         net (fo=2, routed)           0.267    21.652    teylor_sqrt/conv/genblk1[5].F_Div/x_iter[4]_58[16]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.490 r  teylor_sqrt/conv/genblk1[5].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.492    teylor_sqrt/conv/genblk1[5].F_Div/result2_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    25.599 r  teylor_sqrt/conv/genblk1[5].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.872    26.471    teylor_sqrt/conv/genblk1[5].F_Div/result2__0_n_82
    SLICE_X11Y82         LUT3 (Prop_lut3_I0_O)        0.097    26.568 r  teylor_sqrt/conv/genblk1[5].F_Div/result2_i_1__3/O
                         net (fo=2, routed)           0.376    26.945    teylor_sqrt/conv/genblk1[6].F_Div/x_iter[5]_57[16]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    29.783 r  teylor_sqrt/conv/genblk1[6].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.785    teylor_sqrt/conv/genblk1[6].F_Div/result2_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.892 r  teylor_sqrt/conv/genblk1[6].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.690    31.582    teylor_sqrt/conv/genblk1[6].F_Div/result2__0_n_82
    SLICE_X11Y86         LUT3 (Prop_lut3_I0_O)        0.097    31.679 r  teylor_sqrt/conv/genblk1[6].F_Div/result2_i_1__4/O
                         net (fo=2, routed)           0.528    32.207    teylor_sqrt/conv/genblk1[7].F_Div/x_iter[6]_56[16]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    35.045 r  teylor_sqrt/conv/genblk1[7].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.047    teylor_sqrt/conv/genblk1[7].F_Div/result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.107    36.154 r  teylor_sqrt/conv/genblk1[7].F_Div/result2__0/P[19]
                         net (fo=2, routed)           1.191    37.345    teylor_sqrt/conv/genblk1[7].F_Div/result2__0_n_86
    SLICE_X47Y88         LUT3 (Prop_lut3_I0_O)        0.097    37.442 r  teylor_sqrt/conv/genblk1[7].F_Div/result2_i_5__5/O
                         net (fo=2, routed)           0.608    38.050    teylor_sqrt/conv/genblk1[8].F_Div/x_iter[7]_55[12]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    40.888 r  teylor_sqrt/conv/genblk1[8].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.890    teylor_sqrt/conv/genblk1[8].F_Div/result2_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    41.997 r  teylor_sqrt/conv/genblk1[8].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.852    42.849    teylor_sqrt/conv/genblk1[8].F_Div/result2__0_n_82
    SLICE_X57Y94         LUT3 (Prop_lut3_I0_O)        0.097    42.946 r  teylor_sqrt/conv/genblk1[8].F_Div/result2_i_1__6/O
                         net (fo=2, routed)           0.268    43.215    teylor_sqrt/conv/genblk1[9].F_Div/x_iter[8]_54[16]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    46.053 r  teylor_sqrt/conv/genblk1[9].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.055    teylor_sqrt/conv/genblk1[9].F_Div/result2_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.162 r  teylor_sqrt/conv/genblk1[9].F_Div/result2__0/P[30]
                         net (fo=31, routed)          0.723    47.884    teylor_sqrt/conv/genblk1[9].F_Div/p_0_in
    SLICE_X59Y93         LUT3 (Prop_lut3_I1_O)        0.097    47.981 r  teylor_sqrt/conv/genblk1[9].F_Div/genblk1[10].step2_x_iter[9][7]_i_1/O
                         net (fo=1, routed)           0.000    47.981    teylor_sqrt/conv/x_iter[9]_53[7]
    SLICE_X59Y93         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.142     9.238    teylor_sqrt/conv/clk_out1
    SLICE_X59Y93         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][7]/C
                         clock pessimism              0.348     9.586    
                         clock uncertainty           -0.074     9.511    
    SLICE_X59Y93         FDRE (Setup_fdre_C_D)        0.030     9.541    teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][7]
  -------------------------------------------------------------------
                         required time                          9.541    
                         arrival time                         -47.981    
  -------------------------------------------------------------------
                         slack                                -38.440    

Slack (VIOLATED) :        -38.364ns  (required time - arrival time)
  Source:                 teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        48.210ns  (logic 36.500ns (75.710%)  route 11.710ns (24.290%))
  Logic Levels:           26  (DSP48E1=17 LUT3=9)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 9.237 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.312    -0.305    teylor_sqrt/conv/genblk1[1].F_Div/clk_out1
    DSP48_X1Y26          DSP48E1                                      r  teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.960     2.655 r  teylor_sqrt/conv/genblk1[1].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     2.657    teylor_sqrt/conv/genblk1[1].F_Div/result2_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     3.764 r  teylor_sqrt/conv/genblk1[1].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.909     4.673    teylor_sqrt/conv/genblk1[1].F_Div/result2__0_n_82
    SLICE_X57Y74         LUT3 (Prop_lut3_I0_O)        0.097     4.770 r  teylor_sqrt/conv/genblk1[1].F_Div/result2_i_1/O
                         net (fo=2, routed)           0.270     5.040    teylor_sqrt/conv/genblk1[2].F_Div/x_iter[1]_61[16]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     7.878 r  teylor_sqrt/conv/genblk1[2].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.880    teylor_sqrt/conv/genblk1[2].F_Div/result2_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     8.987 r  teylor_sqrt/conv/genblk1[2].F_Div/result2__0/P[30]
                         net (fo=50, routed)          1.155    10.142    teylor_sqrt/conv/genblk1[2].F_Div/result2__0_0[0]
    SLICE_X34Y74         LUT3 (Prop_lut3_I1_O)        0.097    10.239 r  teylor_sqrt/conv/genblk1[2].F_Div/result2_i_15__0/O
                         net (fo=2, routed)           0.781    11.020    teylor_sqrt/conv/genblk1[3].F_Div/x_iter[2]_60[2]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      2.838    13.858 r  teylor_sqrt/conv/genblk1[3].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.860    teylor_sqrt/conv/genblk1[3].F_Div/result2_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    14.967 r  teylor_sqrt/conv/genblk1[3].F_Div/result2__0/P[30]
                         net (fo=52, routed)          1.096    16.063    teylor_sqrt/conv/genblk1[3].F_Div/P[0]
    SLICE_X11Y66         LUT3 (Prop_lut3_I1_O)        0.097    16.160 r  teylor_sqrt/conv/genblk1[3].F_Div/result2_i_10__1/O
                         net (fo=2, routed)           0.269    16.429    teylor_sqrt/conv/genblk1[4].F_Div/x_iter[3]_59[7]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    19.267 r  teylor_sqrt/conv/genblk1[4].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.269    teylor_sqrt/conv/genblk1[4].F_Div/result2_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.376 r  teylor_sqrt/conv/genblk1[4].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.912    21.288    teylor_sqrt/conv/genblk1[4].F_Div/result2__0_n_82
    SLICE_X11Y74         LUT3 (Prop_lut3_I0_O)        0.097    21.385 r  teylor_sqrt/conv/genblk1[4].F_Div/result2_i_1__2/O
                         net (fo=2, routed)           0.267    21.652    teylor_sqrt/conv/genblk1[5].F_Div/x_iter[4]_58[16]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.490 r  teylor_sqrt/conv/genblk1[5].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.492    teylor_sqrt/conv/genblk1[5].F_Div/result2_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    25.599 r  teylor_sqrt/conv/genblk1[5].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.872    26.471    teylor_sqrt/conv/genblk1[5].F_Div/result2__0_n_82
    SLICE_X11Y82         LUT3 (Prop_lut3_I0_O)        0.097    26.568 r  teylor_sqrt/conv/genblk1[5].F_Div/result2_i_1__3/O
                         net (fo=2, routed)           0.376    26.945    teylor_sqrt/conv/genblk1[6].F_Div/x_iter[5]_57[16]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    29.783 r  teylor_sqrt/conv/genblk1[6].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.785    teylor_sqrt/conv/genblk1[6].F_Div/result2_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.892 r  teylor_sqrt/conv/genblk1[6].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.690    31.582    teylor_sqrt/conv/genblk1[6].F_Div/result2__0_n_82
    SLICE_X11Y86         LUT3 (Prop_lut3_I0_O)        0.097    31.679 r  teylor_sqrt/conv/genblk1[6].F_Div/result2_i_1__4/O
                         net (fo=2, routed)           0.528    32.207    teylor_sqrt/conv/genblk1[7].F_Div/x_iter[6]_56[16]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    35.045 r  teylor_sqrt/conv/genblk1[7].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.047    teylor_sqrt/conv/genblk1[7].F_Div/result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.107    36.154 r  teylor_sqrt/conv/genblk1[7].F_Div/result2__0/P[19]
                         net (fo=2, routed)           1.191    37.345    teylor_sqrt/conv/genblk1[7].F_Div/result2__0_n_86
    SLICE_X47Y88         LUT3 (Prop_lut3_I0_O)        0.097    37.442 r  teylor_sqrt/conv/genblk1[7].F_Div/result2_i_5__5/O
                         net (fo=2, routed)           0.608    38.050    teylor_sqrt/conv/genblk1[8].F_Div/x_iter[7]_55[12]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    40.888 r  teylor_sqrt/conv/genblk1[8].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.890    teylor_sqrt/conv/genblk1[8].F_Div/result2_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    41.997 r  teylor_sqrt/conv/genblk1[8].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.852    42.849    teylor_sqrt/conv/genblk1[8].F_Div/result2__0_n_82
    SLICE_X57Y94         LUT3 (Prop_lut3_I0_O)        0.097    42.946 r  teylor_sqrt/conv/genblk1[8].F_Div/result2_i_1__6/O
                         net (fo=2, routed)           0.268    43.215    teylor_sqrt/conv/genblk1[9].F_Div/x_iter[8]_54[16]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    46.053 r  teylor_sqrt/conv/genblk1[9].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.055    teylor_sqrt/conv/genblk1[9].F_Div/result2_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.162 r  teylor_sqrt/conv/genblk1[9].F_Div/result2__0/P[30]
                         net (fo=31, routed)          0.647    47.809    teylor_sqrt/conv/genblk1[9].F_Div/p_0_in
    SLICE_X59Y91         LUT3 (Prop_lut3_I1_O)        0.097    47.906 r  teylor_sqrt/conv/genblk1[9].F_Div/genblk1[10].step2_x_iter[9][17]_i_1/O
                         net (fo=1, routed)           0.000    47.906    teylor_sqrt/conv/x_iter[9]_53[17]
    SLICE_X59Y91         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.141     9.237    teylor_sqrt/conv/clk_out1
    SLICE_X59Y91         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][17]/C
                         clock pessimism              0.348     9.585    
                         clock uncertainty           -0.074     9.510    
    SLICE_X59Y91         FDRE (Setup_fdre_C_D)        0.032     9.542    teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][17]
  -------------------------------------------------------------------
                         required time                          9.542    
                         arrival time                         -47.906    
  -------------------------------------------------------------------
                         slack                                -38.364    

Slack (VIOLATED) :        -38.359ns  (required time - arrival time)
  Source:                 teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        48.207ns  (logic 36.500ns (75.715%)  route 11.707ns (24.285%))
  Logic Levels:           26  (DSP48E1=17 LUT3=9)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.762ns = ( 9.238 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.312    -0.305    teylor_sqrt/conv/genblk1[1].F_Div/clk_out1
    DSP48_X1Y26          DSP48E1                                      r  teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.960     2.655 r  teylor_sqrt/conv/genblk1[1].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     2.657    teylor_sqrt/conv/genblk1[1].F_Div/result2_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     3.764 r  teylor_sqrt/conv/genblk1[1].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.909     4.673    teylor_sqrt/conv/genblk1[1].F_Div/result2__0_n_82
    SLICE_X57Y74         LUT3 (Prop_lut3_I0_O)        0.097     4.770 r  teylor_sqrt/conv/genblk1[1].F_Div/result2_i_1/O
                         net (fo=2, routed)           0.270     5.040    teylor_sqrt/conv/genblk1[2].F_Div/x_iter[1]_61[16]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     7.878 r  teylor_sqrt/conv/genblk1[2].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.880    teylor_sqrt/conv/genblk1[2].F_Div/result2_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     8.987 r  teylor_sqrt/conv/genblk1[2].F_Div/result2__0/P[30]
                         net (fo=50, routed)          1.155    10.142    teylor_sqrt/conv/genblk1[2].F_Div/result2__0_0[0]
    SLICE_X34Y74         LUT3 (Prop_lut3_I1_O)        0.097    10.239 r  teylor_sqrt/conv/genblk1[2].F_Div/result2_i_15__0/O
                         net (fo=2, routed)           0.781    11.020    teylor_sqrt/conv/genblk1[3].F_Div/x_iter[2]_60[2]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      2.838    13.858 r  teylor_sqrt/conv/genblk1[3].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.860    teylor_sqrt/conv/genblk1[3].F_Div/result2_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    14.967 r  teylor_sqrt/conv/genblk1[3].F_Div/result2__0/P[30]
                         net (fo=52, routed)          1.096    16.063    teylor_sqrt/conv/genblk1[3].F_Div/P[0]
    SLICE_X11Y66         LUT3 (Prop_lut3_I1_O)        0.097    16.160 r  teylor_sqrt/conv/genblk1[3].F_Div/result2_i_10__1/O
                         net (fo=2, routed)           0.269    16.429    teylor_sqrt/conv/genblk1[4].F_Div/x_iter[3]_59[7]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    19.267 r  teylor_sqrt/conv/genblk1[4].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.269    teylor_sqrt/conv/genblk1[4].F_Div/result2_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.376 r  teylor_sqrt/conv/genblk1[4].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.912    21.288    teylor_sqrt/conv/genblk1[4].F_Div/result2__0_n_82
    SLICE_X11Y74         LUT3 (Prop_lut3_I0_O)        0.097    21.385 r  teylor_sqrt/conv/genblk1[4].F_Div/result2_i_1__2/O
                         net (fo=2, routed)           0.267    21.652    teylor_sqrt/conv/genblk1[5].F_Div/x_iter[4]_58[16]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.490 r  teylor_sqrt/conv/genblk1[5].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.492    teylor_sqrt/conv/genblk1[5].F_Div/result2_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    25.599 r  teylor_sqrt/conv/genblk1[5].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.872    26.471    teylor_sqrt/conv/genblk1[5].F_Div/result2__0_n_82
    SLICE_X11Y82         LUT3 (Prop_lut3_I0_O)        0.097    26.568 r  teylor_sqrt/conv/genblk1[5].F_Div/result2_i_1__3/O
                         net (fo=2, routed)           0.376    26.945    teylor_sqrt/conv/genblk1[6].F_Div/x_iter[5]_57[16]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    29.783 r  teylor_sqrt/conv/genblk1[6].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.785    teylor_sqrt/conv/genblk1[6].F_Div/result2_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.892 r  teylor_sqrt/conv/genblk1[6].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.690    31.582    teylor_sqrt/conv/genblk1[6].F_Div/result2__0_n_82
    SLICE_X11Y86         LUT3 (Prop_lut3_I0_O)        0.097    31.679 r  teylor_sqrt/conv/genblk1[6].F_Div/result2_i_1__4/O
                         net (fo=2, routed)           0.528    32.207    teylor_sqrt/conv/genblk1[7].F_Div/x_iter[6]_56[16]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    35.045 r  teylor_sqrt/conv/genblk1[7].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.047    teylor_sqrt/conv/genblk1[7].F_Div/result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.107    36.154 r  teylor_sqrt/conv/genblk1[7].F_Div/result2__0/P[19]
                         net (fo=2, routed)           1.191    37.345    teylor_sqrt/conv/genblk1[7].F_Div/result2__0_n_86
    SLICE_X47Y88         LUT3 (Prop_lut3_I0_O)        0.097    37.442 r  teylor_sqrt/conv/genblk1[7].F_Div/result2_i_5__5/O
                         net (fo=2, routed)           0.608    38.050    teylor_sqrt/conv/genblk1[8].F_Div/x_iter[7]_55[12]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    40.888 r  teylor_sqrt/conv/genblk1[8].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.890    teylor_sqrt/conv/genblk1[8].F_Div/result2_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    41.997 r  teylor_sqrt/conv/genblk1[8].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.852    42.849    teylor_sqrt/conv/genblk1[8].F_Div/result2__0_n_82
    SLICE_X57Y94         LUT3 (Prop_lut3_I0_O)        0.097    42.946 r  teylor_sqrt/conv/genblk1[8].F_Div/result2_i_1__6/O
                         net (fo=2, routed)           0.268    43.215    teylor_sqrt/conv/genblk1[9].F_Div/x_iter[8]_54[16]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    46.053 r  teylor_sqrt/conv/genblk1[9].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.055    teylor_sqrt/conv/genblk1[9].F_Div/result2_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.162 r  teylor_sqrt/conv/genblk1[9].F_Div/result2__0/P[30]
                         net (fo=31, routed)          0.644    47.806    teylor_sqrt/conv/genblk1[9].F_Div/p_0_in
    SLICE_X59Y93         LUT3 (Prop_lut3_I1_O)        0.097    47.903 r  teylor_sqrt/conv/genblk1[9].F_Div/genblk1[10].step2_x_iter[9][3]_i_1/O
                         net (fo=1, routed)           0.000    47.903    teylor_sqrt/conv/x_iter[9]_53[3]
    SLICE_X59Y93         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.142     9.238    teylor_sqrt/conv/clk_out1
    SLICE_X59Y93         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][3]/C
                         clock pessimism              0.348     9.586    
                         clock uncertainty           -0.074     9.511    
    SLICE_X59Y93         FDRE (Setup_fdre_C_D)        0.032     9.543    teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][3]
  -------------------------------------------------------------------
                         required time                          9.543    
                         arrival time                         -47.903    
  -------------------------------------------------------------------
                         slack                                -38.359    

Slack (VIOLATED) :        -38.344ns  (required time - arrival time)
  Source:                 teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        48.189ns  (logic 36.500ns (75.744%)  route 11.689ns (24.256%))
  Logic Levels:           26  (DSP48E1=17 LUT3=9)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 9.237 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.312    -0.305    teylor_sqrt/conv/genblk1[1].F_Div/clk_out1
    DSP48_X1Y26          DSP48E1                                      r  teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.960     2.655 r  teylor_sqrt/conv/genblk1[1].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     2.657    teylor_sqrt/conv/genblk1[1].F_Div/result2_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     3.764 r  teylor_sqrt/conv/genblk1[1].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.909     4.673    teylor_sqrt/conv/genblk1[1].F_Div/result2__0_n_82
    SLICE_X57Y74         LUT3 (Prop_lut3_I0_O)        0.097     4.770 r  teylor_sqrt/conv/genblk1[1].F_Div/result2_i_1/O
                         net (fo=2, routed)           0.270     5.040    teylor_sqrt/conv/genblk1[2].F_Div/x_iter[1]_61[16]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     7.878 r  teylor_sqrt/conv/genblk1[2].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.880    teylor_sqrt/conv/genblk1[2].F_Div/result2_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     8.987 r  teylor_sqrt/conv/genblk1[2].F_Div/result2__0/P[30]
                         net (fo=50, routed)          1.155    10.142    teylor_sqrt/conv/genblk1[2].F_Div/result2__0_0[0]
    SLICE_X34Y74         LUT3 (Prop_lut3_I1_O)        0.097    10.239 r  teylor_sqrt/conv/genblk1[2].F_Div/result2_i_15__0/O
                         net (fo=2, routed)           0.781    11.020    teylor_sqrt/conv/genblk1[3].F_Div/x_iter[2]_60[2]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      2.838    13.858 r  teylor_sqrt/conv/genblk1[3].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.860    teylor_sqrt/conv/genblk1[3].F_Div/result2_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    14.967 r  teylor_sqrt/conv/genblk1[3].F_Div/result2__0/P[30]
                         net (fo=52, routed)          1.096    16.063    teylor_sqrt/conv/genblk1[3].F_Div/P[0]
    SLICE_X11Y66         LUT3 (Prop_lut3_I1_O)        0.097    16.160 r  teylor_sqrt/conv/genblk1[3].F_Div/result2_i_10__1/O
                         net (fo=2, routed)           0.269    16.429    teylor_sqrt/conv/genblk1[4].F_Div/x_iter[3]_59[7]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    19.267 r  teylor_sqrt/conv/genblk1[4].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.269    teylor_sqrt/conv/genblk1[4].F_Div/result2_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.376 r  teylor_sqrt/conv/genblk1[4].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.912    21.288    teylor_sqrt/conv/genblk1[4].F_Div/result2__0_n_82
    SLICE_X11Y74         LUT3 (Prop_lut3_I0_O)        0.097    21.385 r  teylor_sqrt/conv/genblk1[4].F_Div/result2_i_1__2/O
                         net (fo=2, routed)           0.267    21.652    teylor_sqrt/conv/genblk1[5].F_Div/x_iter[4]_58[16]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.490 r  teylor_sqrt/conv/genblk1[5].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.492    teylor_sqrt/conv/genblk1[5].F_Div/result2_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    25.599 r  teylor_sqrt/conv/genblk1[5].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.872    26.471    teylor_sqrt/conv/genblk1[5].F_Div/result2__0_n_82
    SLICE_X11Y82         LUT3 (Prop_lut3_I0_O)        0.097    26.568 r  teylor_sqrt/conv/genblk1[5].F_Div/result2_i_1__3/O
                         net (fo=2, routed)           0.376    26.945    teylor_sqrt/conv/genblk1[6].F_Div/x_iter[5]_57[16]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    29.783 r  teylor_sqrt/conv/genblk1[6].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.785    teylor_sqrt/conv/genblk1[6].F_Div/result2_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.892 r  teylor_sqrt/conv/genblk1[6].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.690    31.582    teylor_sqrt/conv/genblk1[6].F_Div/result2__0_n_82
    SLICE_X11Y86         LUT3 (Prop_lut3_I0_O)        0.097    31.679 r  teylor_sqrt/conv/genblk1[6].F_Div/result2_i_1__4/O
                         net (fo=2, routed)           0.528    32.207    teylor_sqrt/conv/genblk1[7].F_Div/x_iter[6]_56[16]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    35.045 r  teylor_sqrt/conv/genblk1[7].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.047    teylor_sqrt/conv/genblk1[7].F_Div/result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.107    36.154 r  teylor_sqrt/conv/genblk1[7].F_Div/result2__0/P[19]
                         net (fo=2, routed)           1.191    37.345    teylor_sqrt/conv/genblk1[7].F_Div/result2__0_n_86
    SLICE_X47Y88         LUT3 (Prop_lut3_I0_O)        0.097    37.442 r  teylor_sqrt/conv/genblk1[7].F_Div/result2_i_5__5/O
                         net (fo=2, routed)           0.608    38.050    teylor_sqrt/conv/genblk1[8].F_Div/x_iter[7]_55[12]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    40.888 r  teylor_sqrt/conv/genblk1[8].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.890    teylor_sqrt/conv/genblk1[8].F_Div/result2_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    41.997 r  teylor_sqrt/conv/genblk1[8].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.852    42.849    teylor_sqrt/conv/genblk1[8].F_Div/result2__0_n_82
    SLICE_X57Y94         LUT3 (Prop_lut3_I0_O)        0.097    42.946 r  teylor_sqrt/conv/genblk1[8].F_Div/result2_i_1__6/O
                         net (fo=2, routed)           0.268    43.215    teylor_sqrt/conv/genblk1[9].F_Div/x_iter[8]_54[16]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    46.053 r  teylor_sqrt/conv/genblk1[9].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.055    teylor_sqrt/conv/genblk1[9].F_Div/result2_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.162 r  teylor_sqrt/conv/genblk1[9].F_Div/result2__0/P[30]
                         net (fo=31, routed)          0.626    47.787    teylor_sqrt/conv/genblk1[9].F_Div/p_0_in
    SLICE_X57Y92         LUT3 (Prop_lut3_I1_O)        0.097    47.884 r  teylor_sqrt/conv/genblk1[9].F_Div/genblk1[10].step2_x_iter[9][4]_i_1/O
                         net (fo=1, routed)           0.000    47.884    teylor_sqrt/conv/x_iter[9]_53[4]
    SLICE_X57Y92         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.141     9.237    teylor_sqrt/conv/clk_out1
    SLICE_X57Y92         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][4]/C
                         clock pessimism              0.348     9.585    
                         clock uncertainty           -0.074     9.510    
    SLICE_X57Y92         FDRE (Setup_fdre_C_D)        0.030     9.540    teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][4]
  -------------------------------------------------------------------
                         required time                          9.540    
                         arrival time                         -47.884    
  -------------------------------------------------------------------
                         slack                                -38.344    

Slack (VIOLATED) :        -38.344ns  (required time - arrival time)
  Source:                 teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        48.228ns  (logic 36.500ns (75.682%)  route 11.728ns (24.318%))
  Logic Levels:           26  (DSP48E1=17 LUT3=9)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 9.237 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.312    -0.305    teylor_sqrt/conv/genblk1[1].F_Div/clk_out1
    DSP48_X1Y26          DSP48E1                                      r  teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.960     2.655 r  teylor_sqrt/conv/genblk1[1].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     2.657    teylor_sqrt/conv/genblk1[1].F_Div/result2_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     3.764 r  teylor_sqrt/conv/genblk1[1].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.909     4.673    teylor_sqrt/conv/genblk1[1].F_Div/result2__0_n_82
    SLICE_X57Y74         LUT3 (Prop_lut3_I0_O)        0.097     4.770 r  teylor_sqrt/conv/genblk1[1].F_Div/result2_i_1/O
                         net (fo=2, routed)           0.270     5.040    teylor_sqrt/conv/genblk1[2].F_Div/x_iter[1]_61[16]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     7.878 r  teylor_sqrt/conv/genblk1[2].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.880    teylor_sqrt/conv/genblk1[2].F_Div/result2_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     8.987 r  teylor_sqrt/conv/genblk1[2].F_Div/result2__0/P[30]
                         net (fo=50, routed)          1.155    10.142    teylor_sqrt/conv/genblk1[2].F_Div/result2__0_0[0]
    SLICE_X34Y74         LUT3 (Prop_lut3_I1_O)        0.097    10.239 r  teylor_sqrt/conv/genblk1[2].F_Div/result2_i_15__0/O
                         net (fo=2, routed)           0.781    11.020    teylor_sqrt/conv/genblk1[3].F_Div/x_iter[2]_60[2]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      2.838    13.858 r  teylor_sqrt/conv/genblk1[3].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.860    teylor_sqrt/conv/genblk1[3].F_Div/result2_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    14.967 r  teylor_sqrt/conv/genblk1[3].F_Div/result2__0/P[30]
                         net (fo=52, routed)          1.096    16.063    teylor_sqrt/conv/genblk1[3].F_Div/P[0]
    SLICE_X11Y66         LUT3 (Prop_lut3_I1_O)        0.097    16.160 r  teylor_sqrt/conv/genblk1[3].F_Div/result2_i_10__1/O
                         net (fo=2, routed)           0.269    16.429    teylor_sqrt/conv/genblk1[4].F_Div/x_iter[3]_59[7]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    19.267 r  teylor_sqrt/conv/genblk1[4].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.269    teylor_sqrt/conv/genblk1[4].F_Div/result2_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.376 r  teylor_sqrt/conv/genblk1[4].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.912    21.288    teylor_sqrt/conv/genblk1[4].F_Div/result2__0_n_82
    SLICE_X11Y74         LUT3 (Prop_lut3_I0_O)        0.097    21.385 r  teylor_sqrt/conv/genblk1[4].F_Div/result2_i_1__2/O
                         net (fo=2, routed)           0.267    21.652    teylor_sqrt/conv/genblk1[5].F_Div/x_iter[4]_58[16]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.490 r  teylor_sqrt/conv/genblk1[5].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.492    teylor_sqrt/conv/genblk1[5].F_Div/result2_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    25.599 r  teylor_sqrt/conv/genblk1[5].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.872    26.471    teylor_sqrt/conv/genblk1[5].F_Div/result2__0_n_82
    SLICE_X11Y82         LUT3 (Prop_lut3_I0_O)        0.097    26.568 r  teylor_sqrt/conv/genblk1[5].F_Div/result2_i_1__3/O
                         net (fo=2, routed)           0.376    26.945    teylor_sqrt/conv/genblk1[6].F_Div/x_iter[5]_57[16]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    29.783 r  teylor_sqrt/conv/genblk1[6].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.785    teylor_sqrt/conv/genblk1[6].F_Div/result2_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.892 r  teylor_sqrt/conv/genblk1[6].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.690    31.582    teylor_sqrt/conv/genblk1[6].F_Div/result2__0_n_82
    SLICE_X11Y86         LUT3 (Prop_lut3_I0_O)        0.097    31.679 r  teylor_sqrt/conv/genblk1[6].F_Div/result2_i_1__4/O
                         net (fo=2, routed)           0.528    32.207    teylor_sqrt/conv/genblk1[7].F_Div/x_iter[6]_56[16]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    35.045 r  teylor_sqrt/conv/genblk1[7].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.047    teylor_sqrt/conv/genblk1[7].F_Div/result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.107    36.154 r  teylor_sqrt/conv/genblk1[7].F_Div/result2__0/P[19]
                         net (fo=2, routed)           1.191    37.345    teylor_sqrt/conv/genblk1[7].F_Div/result2__0_n_86
    SLICE_X47Y88         LUT3 (Prop_lut3_I0_O)        0.097    37.442 r  teylor_sqrt/conv/genblk1[7].F_Div/result2_i_5__5/O
                         net (fo=2, routed)           0.608    38.050    teylor_sqrt/conv/genblk1[8].F_Div/x_iter[7]_55[12]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    40.888 r  teylor_sqrt/conv/genblk1[8].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.890    teylor_sqrt/conv/genblk1[8].F_Div/result2_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    41.997 r  teylor_sqrt/conv/genblk1[8].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.852    42.849    teylor_sqrt/conv/genblk1[8].F_Div/result2__0_n_82
    SLICE_X57Y94         LUT3 (Prop_lut3_I0_O)        0.097    42.946 r  teylor_sqrt/conv/genblk1[8].F_Div/result2_i_1__6/O
                         net (fo=2, routed)           0.268    43.215    teylor_sqrt/conv/genblk1[9].F_Div/x_iter[8]_54[16]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    46.053 r  teylor_sqrt/conv/genblk1[9].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.055    teylor_sqrt/conv/genblk1[9].F_Div/result2_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.162 r  teylor_sqrt/conv/genblk1[9].F_Div/result2__0/P[30]
                         net (fo=31, routed)          0.665    47.827    teylor_sqrt/conv/genblk1[9].F_Div/p_0_in
    SLICE_X58Y91         LUT3 (Prop_lut3_I1_O)        0.097    47.924 r  teylor_sqrt/conv/genblk1[9].F_Div/genblk1[10].step2_x_iter[9][18]_i_1/O
                         net (fo=1, routed)           0.000    47.924    teylor_sqrt/conv/x_iter[9]_53[18]
    SLICE_X58Y91         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.141     9.237    teylor_sqrt/conv/clk_out1
    SLICE_X58Y91         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][18]/C
                         clock pessimism              0.348     9.585    
                         clock uncertainty           -0.074     9.510    
    SLICE_X58Y91         FDRE (Setup_fdre_C_D)        0.070     9.580    teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][18]
  -------------------------------------------------------------------
                         required time                          9.580    
                         arrival time                         -47.924    
  -------------------------------------------------------------------
                         slack                                -38.344    

Slack (VIOLATED) :        -38.342ns  (required time - arrival time)
  Source:                 teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        48.227ns  (logic 36.500ns (75.684%)  route 11.727ns (24.316%))
  Logic Levels:           26  (DSP48E1=17 LUT3=9)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.762ns = ( 9.238 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.312    -0.305    teylor_sqrt/conv/genblk1[1].F_Div/clk_out1
    DSP48_X1Y26          DSP48E1                                      r  teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.960     2.655 r  teylor_sqrt/conv/genblk1[1].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     2.657    teylor_sqrt/conv/genblk1[1].F_Div/result2_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     3.764 r  teylor_sqrt/conv/genblk1[1].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.909     4.673    teylor_sqrt/conv/genblk1[1].F_Div/result2__0_n_82
    SLICE_X57Y74         LUT3 (Prop_lut3_I0_O)        0.097     4.770 r  teylor_sqrt/conv/genblk1[1].F_Div/result2_i_1/O
                         net (fo=2, routed)           0.270     5.040    teylor_sqrt/conv/genblk1[2].F_Div/x_iter[1]_61[16]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     7.878 r  teylor_sqrt/conv/genblk1[2].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.880    teylor_sqrt/conv/genblk1[2].F_Div/result2_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     8.987 r  teylor_sqrt/conv/genblk1[2].F_Div/result2__0/P[30]
                         net (fo=50, routed)          1.155    10.142    teylor_sqrt/conv/genblk1[2].F_Div/result2__0_0[0]
    SLICE_X34Y74         LUT3 (Prop_lut3_I1_O)        0.097    10.239 r  teylor_sqrt/conv/genblk1[2].F_Div/result2_i_15__0/O
                         net (fo=2, routed)           0.781    11.020    teylor_sqrt/conv/genblk1[3].F_Div/x_iter[2]_60[2]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      2.838    13.858 r  teylor_sqrt/conv/genblk1[3].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.860    teylor_sqrt/conv/genblk1[3].F_Div/result2_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    14.967 r  teylor_sqrt/conv/genblk1[3].F_Div/result2__0/P[30]
                         net (fo=52, routed)          1.096    16.063    teylor_sqrt/conv/genblk1[3].F_Div/P[0]
    SLICE_X11Y66         LUT3 (Prop_lut3_I1_O)        0.097    16.160 r  teylor_sqrt/conv/genblk1[3].F_Div/result2_i_10__1/O
                         net (fo=2, routed)           0.269    16.429    teylor_sqrt/conv/genblk1[4].F_Div/x_iter[3]_59[7]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    19.267 r  teylor_sqrt/conv/genblk1[4].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.269    teylor_sqrt/conv/genblk1[4].F_Div/result2_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.376 r  teylor_sqrt/conv/genblk1[4].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.912    21.288    teylor_sqrt/conv/genblk1[4].F_Div/result2__0_n_82
    SLICE_X11Y74         LUT3 (Prop_lut3_I0_O)        0.097    21.385 r  teylor_sqrt/conv/genblk1[4].F_Div/result2_i_1__2/O
                         net (fo=2, routed)           0.267    21.652    teylor_sqrt/conv/genblk1[5].F_Div/x_iter[4]_58[16]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.490 r  teylor_sqrt/conv/genblk1[5].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.492    teylor_sqrt/conv/genblk1[5].F_Div/result2_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    25.599 r  teylor_sqrt/conv/genblk1[5].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.872    26.471    teylor_sqrt/conv/genblk1[5].F_Div/result2__0_n_82
    SLICE_X11Y82         LUT3 (Prop_lut3_I0_O)        0.097    26.568 r  teylor_sqrt/conv/genblk1[5].F_Div/result2_i_1__3/O
                         net (fo=2, routed)           0.376    26.945    teylor_sqrt/conv/genblk1[6].F_Div/x_iter[5]_57[16]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    29.783 r  teylor_sqrt/conv/genblk1[6].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.785    teylor_sqrt/conv/genblk1[6].F_Div/result2_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.892 r  teylor_sqrt/conv/genblk1[6].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.690    31.582    teylor_sqrt/conv/genblk1[6].F_Div/result2__0_n_82
    SLICE_X11Y86         LUT3 (Prop_lut3_I0_O)        0.097    31.679 r  teylor_sqrt/conv/genblk1[6].F_Div/result2_i_1__4/O
                         net (fo=2, routed)           0.528    32.207    teylor_sqrt/conv/genblk1[7].F_Div/x_iter[6]_56[16]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    35.045 r  teylor_sqrt/conv/genblk1[7].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.047    teylor_sqrt/conv/genblk1[7].F_Div/result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.107    36.154 r  teylor_sqrt/conv/genblk1[7].F_Div/result2__0/P[19]
                         net (fo=2, routed)           1.191    37.345    teylor_sqrt/conv/genblk1[7].F_Div/result2__0_n_86
    SLICE_X47Y88         LUT3 (Prop_lut3_I0_O)        0.097    37.442 r  teylor_sqrt/conv/genblk1[7].F_Div/result2_i_5__5/O
                         net (fo=2, routed)           0.608    38.050    teylor_sqrt/conv/genblk1[8].F_Div/x_iter[7]_55[12]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    40.888 r  teylor_sqrt/conv/genblk1[8].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.890    teylor_sqrt/conv/genblk1[8].F_Div/result2_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    41.997 r  teylor_sqrt/conv/genblk1[8].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.852    42.849    teylor_sqrt/conv/genblk1[8].F_Div/result2__0_n_82
    SLICE_X57Y94         LUT3 (Prop_lut3_I0_O)        0.097    42.946 r  teylor_sqrt/conv/genblk1[8].F_Div/result2_i_1__6/O
                         net (fo=2, routed)           0.268    43.215    teylor_sqrt/conv/genblk1[9].F_Div/x_iter[8]_54[16]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    46.053 r  teylor_sqrt/conv/genblk1[9].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.055    teylor_sqrt/conv/genblk1[9].F_Div/result2_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.162 r  teylor_sqrt/conv/genblk1[9].F_Div/result2__0/P[30]
                         net (fo=31, routed)          0.664    47.826    teylor_sqrt/conv/genblk1[9].F_Div/p_0_in
    SLICE_X58Y92         LUT3 (Prop_lut3_I1_O)        0.097    47.923 r  teylor_sqrt/conv/genblk1[9].F_Div/genblk1[10].step2_x_iter[9][28]_i_1/O
                         net (fo=1, routed)           0.000    47.923    teylor_sqrt/conv/x_iter[9]_53[28]
    SLICE_X58Y92         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.142     9.238    teylor_sqrt/conv/clk_out1
    SLICE_X58Y92         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][28]/C
                         clock pessimism              0.348     9.586    
                         clock uncertainty           -0.074     9.511    
    SLICE_X58Y92         FDRE (Setup_fdre_C_D)        0.069     9.580    teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][28]
  -------------------------------------------------------------------
                         required time                          9.580    
                         arrival time                         -47.923    
  -------------------------------------------------------------------
                         slack                                -38.342    

Slack (VIOLATED) :        -38.339ns  (required time - arrival time)
  Source:                 teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        48.223ns  (logic 36.500ns (75.690%)  route 11.723ns (24.310%))
  Logic Levels:           26  (DSP48E1=17 LUT3=9)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.764ns = ( 9.236 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.312    -0.305    teylor_sqrt/conv/genblk1[1].F_Div/clk_out1
    DSP48_X1Y26          DSP48E1                                      r  teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.960     2.655 r  teylor_sqrt/conv/genblk1[1].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     2.657    teylor_sqrt/conv/genblk1[1].F_Div/result2_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     3.764 r  teylor_sqrt/conv/genblk1[1].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.909     4.673    teylor_sqrt/conv/genblk1[1].F_Div/result2__0_n_82
    SLICE_X57Y74         LUT3 (Prop_lut3_I0_O)        0.097     4.770 r  teylor_sqrt/conv/genblk1[1].F_Div/result2_i_1/O
                         net (fo=2, routed)           0.270     5.040    teylor_sqrt/conv/genblk1[2].F_Div/x_iter[1]_61[16]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     7.878 r  teylor_sqrt/conv/genblk1[2].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.880    teylor_sqrt/conv/genblk1[2].F_Div/result2_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     8.987 r  teylor_sqrt/conv/genblk1[2].F_Div/result2__0/P[30]
                         net (fo=50, routed)          1.155    10.142    teylor_sqrt/conv/genblk1[2].F_Div/result2__0_0[0]
    SLICE_X34Y74         LUT3 (Prop_lut3_I1_O)        0.097    10.239 r  teylor_sqrt/conv/genblk1[2].F_Div/result2_i_15__0/O
                         net (fo=2, routed)           0.781    11.020    teylor_sqrt/conv/genblk1[3].F_Div/x_iter[2]_60[2]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      2.838    13.858 r  teylor_sqrt/conv/genblk1[3].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.860    teylor_sqrt/conv/genblk1[3].F_Div/result2_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    14.967 r  teylor_sqrt/conv/genblk1[3].F_Div/result2__0/P[30]
                         net (fo=52, routed)          1.096    16.063    teylor_sqrt/conv/genblk1[3].F_Div/P[0]
    SLICE_X11Y66         LUT3 (Prop_lut3_I1_O)        0.097    16.160 r  teylor_sqrt/conv/genblk1[3].F_Div/result2_i_10__1/O
                         net (fo=2, routed)           0.269    16.429    teylor_sqrt/conv/genblk1[4].F_Div/x_iter[3]_59[7]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    19.267 r  teylor_sqrt/conv/genblk1[4].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.269    teylor_sqrt/conv/genblk1[4].F_Div/result2_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.376 r  teylor_sqrt/conv/genblk1[4].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.912    21.288    teylor_sqrt/conv/genblk1[4].F_Div/result2__0_n_82
    SLICE_X11Y74         LUT3 (Prop_lut3_I0_O)        0.097    21.385 r  teylor_sqrt/conv/genblk1[4].F_Div/result2_i_1__2/O
                         net (fo=2, routed)           0.267    21.652    teylor_sqrt/conv/genblk1[5].F_Div/x_iter[4]_58[16]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.490 r  teylor_sqrt/conv/genblk1[5].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.492    teylor_sqrt/conv/genblk1[5].F_Div/result2_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    25.599 r  teylor_sqrt/conv/genblk1[5].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.872    26.471    teylor_sqrt/conv/genblk1[5].F_Div/result2__0_n_82
    SLICE_X11Y82         LUT3 (Prop_lut3_I0_O)        0.097    26.568 r  teylor_sqrt/conv/genblk1[5].F_Div/result2_i_1__3/O
                         net (fo=2, routed)           0.376    26.945    teylor_sqrt/conv/genblk1[6].F_Div/x_iter[5]_57[16]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    29.783 r  teylor_sqrt/conv/genblk1[6].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.785    teylor_sqrt/conv/genblk1[6].F_Div/result2_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.892 r  teylor_sqrt/conv/genblk1[6].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.690    31.582    teylor_sqrt/conv/genblk1[6].F_Div/result2__0_n_82
    SLICE_X11Y86         LUT3 (Prop_lut3_I0_O)        0.097    31.679 r  teylor_sqrt/conv/genblk1[6].F_Div/result2_i_1__4/O
                         net (fo=2, routed)           0.528    32.207    teylor_sqrt/conv/genblk1[7].F_Div/x_iter[6]_56[16]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    35.045 r  teylor_sqrt/conv/genblk1[7].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.047    teylor_sqrt/conv/genblk1[7].F_Div/result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.107    36.154 r  teylor_sqrt/conv/genblk1[7].F_Div/result2__0/P[19]
                         net (fo=2, routed)           1.191    37.345    teylor_sqrt/conv/genblk1[7].F_Div/result2__0_n_86
    SLICE_X47Y88         LUT3 (Prop_lut3_I0_O)        0.097    37.442 r  teylor_sqrt/conv/genblk1[7].F_Div/result2_i_5__5/O
                         net (fo=2, routed)           0.608    38.050    teylor_sqrt/conv/genblk1[8].F_Div/x_iter[7]_55[12]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    40.888 r  teylor_sqrt/conv/genblk1[8].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.890    teylor_sqrt/conv/genblk1[8].F_Div/result2_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    41.997 r  teylor_sqrt/conv/genblk1[8].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.852    42.849    teylor_sqrt/conv/genblk1[8].F_Div/result2__0_n_82
    SLICE_X57Y94         LUT3 (Prop_lut3_I0_O)        0.097    42.946 r  teylor_sqrt/conv/genblk1[8].F_Div/result2_i_1__6/O
                         net (fo=2, routed)           0.268    43.215    teylor_sqrt/conv/genblk1[9].F_Div/x_iter[8]_54[16]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    46.053 r  teylor_sqrt/conv/genblk1[9].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.055    teylor_sqrt/conv/genblk1[9].F_Div/result2_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.162 r  teylor_sqrt/conv/genblk1[9].F_Div/result2__0/P[30]
                         net (fo=31, routed)          0.660    47.821    teylor_sqrt/conv/genblk1[9].F_Div/p_0_in
    SLICE_X56Y91         LUT3 (Prop_lut3_I1_O)        0.097    47.918 r  teylor_sqrt/conv/genblk1[9].F_Div/genblk1[10].step2_x_iter[9][29]_i_1/O
                         net (fo=1, routed)           0.000    47.918    teylor_sqrt/conv/x_iter[9]_53[29]
    SLICE_X56Y91         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.140     9.236    teylor_sqrt/conv/clk_out1
    SLICE_X56Y91         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][29]/C
                         clock pessimism              0.348     9.584    
                         clock uncertainty           -0.074     9.509    
    SLICE_X56Y91         FDRE (Setup_fdre_C_D)        0.070     9.579    teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][29]
  -------------------------------------------------------------------
                         required time                          9.579    
                         arrival time                         -47.918    
  -------------------------------------------------------------------
                         slack                                -38.339    

Slack (VIOLATED) :        -38.327ns  (required time - arrival time)
  Source:                 teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        48.173ns  (logic 36.500ns (75.769%)  route 11.673ns (24.231%))
  Logic Levels:           26  (DSP48E1=17 LUT3=9)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.764ns = ( 9.236 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.312    -0.305    teylor_sqrt/conv/genblk1[1].F_Div/clk_out1
    DSP48_X1Y26          DSP48E1                                      r  teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.960     2.655 r  teylor_sqrt/conv/genblk1[1].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     2.657    teylor_sqrt/conv/genblk1[1].F_Div/result2_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     3.764 r  teylor_sqrt/conv/genblk1[1].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.909     4.673    teylor_sqrt/conv/genblk1[1].F_Div/result2__0_n_82
    SLICE_X57Y74         LUT3 (Prop_lut3_I0_O)        0.097     4.770 r  teylor_sqrt/conv/genblk1[1].F_Div/result2_i_1/O
                         net (fo=2, routed)           0.270     5.040    teylor_sqrt/conv/genblk1[2].F_Div/x_iter[1]_61[16]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     7.878 r  teylor_sqrt/conv/genblk1[2].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.880    teylor_sqrt/conv/genblk1[2].F_Div/result2_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     8.987 r  teylor_sqrt/conv/genblk1[2].F_Div/result2__0/P[30]
                         net (fo=50, routed)          1.155    10.142    teylor_sqrt/conv/genblk1[2].F_Div/result2__0_0[0]
    SLICE_X34Y74         LUT3 (Prop_lut3_I1_O)        0.097    10.239 r  teylor_sqrt/conv/genblk1[2].F_Div/result2_i_15__0/O
                         net (fo=2, routed)           0.781    11.020    teylor_sqrt/conv/genblk1[3].F_Div/x_iter[2]_60[2]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      2.838    13.858 r  teylor_sqrt/conv/genblk1[3].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.860    teylor_sqrt/conv/genblk1[3].F_Div/result2_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    14.967 r  teylor_sqrt/conv/genblk1[3].F_Div/result2__0/P[30]
                         net (fo=52, routed)          1.096    16.063    teylor_sqrt/conv/genblk1[3].F_Div/P[0]
    SLICE_X11Y66         LUT3 (Prop_lut3_I1_O)        0.097    16.160 r  teylor_sqrt/conv/genblk1[3].F_Div/result2_i_10__1/O
                         net (fo=2, routed)           0.269    16.429    teylor_sqrt/conv/genblk1[4].F_Div/x_iter[3]_59[7]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    19.267 r  teylor_sqrt/conv/genblk1[4].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.269    teylor_sqrt/conv/genblk1[4].F_Div/result2_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.376 r  teylor_sqrt/conv/genblk1[4].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.912    21.288    teylor_sqrt/conv/genblk1[4].F_Div/result2__0_n_82
    SLICE_X11Y74         LUT3 (Prop_lut3_I0_O)        0.097    21.385 r  teylor_sqrt/conv/genblk1[4].F_Div/result2_i_1__2/O
                         net (fo=2, routed)           0.267    21.652    teylor_sqrt/conv/genblk1[5].F_Div/x_iter[4]_58[16]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.490 r  teylor_sqrt/conv/genblk1[5].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.492    teylor_sqrt/conv/genblk1[5].F_Div/result2_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    25.599 r  teylor_sqrt/conv/genblk1[5].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.872    26.471    teylor_sqrt/conv/genblk1[5].F_Div/result2__0_n_82
    SLICE_X11Y82         LUT3 (Prop_lut3_I0_O)        0.097    26.568 r  teylor_sqrt/conv/genblk1[5].F_Div/result2_i_1__3/O
                         net (fo=2, routed)           0.376    26.945    teylor_sqrt/conv/genblk1[6].F_Div/x_iter[5]_57[16]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    29.783 r  teylor_sqrt/conv/genblk1[6].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.785    teylor_sqrt/conv/genblk1[6].F_Div/result2_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.892 r  teylor_sqrt/conv/genblk1[6].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.690    31.582    teylor_sqrt/conv/genblk1[6].F_Div/result2__0_n_82
    SLICE_X11Y86         LUT3 (Prop_lut3_I0_O)        0.097    31.679 r  teylor_sqrt/conv/genblk1[6].F_Div/result2_i_1__4/O
                         net (fo=2, routed)           0.528    32.207    teylor_sqrt/conv/genblk1[7].F_Div/x_iter[6]_56[16]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    35.045 r  teylor_sqrt/conv/genblk1[7].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.047    teylor_sqrt/conv/genblk1[7].F_Div/result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.107    36.154 r  teylor_sqrt/conv/genblk1[7].F_Div/result2__0/P[19]
                         net (fo=2, routed)           1.191    37.345    teylor_sqrt/conv/genblk1[7].F_Div/result2__0_n_86
    SLICE_X47Y88         LUT3 (Prop_lut3_I0_O)        0.097    37.442 r  teylor_sqrt/conv/genblk1[7].F_Div/result2_i_5__5/O
                         net (fo=2, routed)           0.608    38.050    teylor_sqrt/conv/genblk1[8].F_Div/x_iter[7]_55[12]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    40.888 r  teylor_sqrt/conv/genblk1[8].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.890    teylor_sqrt/conv/genblk1[8].F_Div/result2_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    41.997 r  teylor_sqrt/conv/genblk1[8].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.852    42.849    teylor_sqrt/conv/genblk1[8].F_Div/result2__0_n_82
    SLICE_X57Y94         LUT3 (Prop_lut3_I0_O)        0.097    42.946 r  teylor_sqrt/conv/genblk1[8].F_Div/result2_i_1__6/O
                         net (fo=2, routed)           0.268    43.215    teylor_sqrt/conv/genblk1[9].F_Div/x_iter[8]_54[16]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    46.053 r  teylor_sqrt/conv/genblk1[9].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.055    teylor_sqrt/conv/genblk1[9].F_Div/result2_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.162 r  teylor_sqrt/conv/genblk1[9].F_Div/result2__0/P[30]
                         net (fo=31, routed)          0.609    47.771    teylor_sqrt/conv/genblk1[9].F_Div/p_0_in
    SLICE_X57Y91         LUT3 (Prop_lut3_I1_O)        0.097    47.868 r  teylor_sqrt/conv/genblk1[9].F_Div/genblk1[10].step2_x_iter[9][25]_i_1/O
                         net (fo=1, routed)           0.000    47.868    teylor_sqrt/conv/x_iter[9]_53[25]
    SLICE_X57Y91         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.140     9.236    teylor_sqrt/conv/clk_out1
    SLICE_X57Y91         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][25]/C
                         clock pessimism              0.348     9.584    
                         clock uncertainty           -0.074     9.509    
    SLICE_X57Y91         FDRE (Setup_fdre_C_D)        0.032     9.541    teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][25]
  -------------------------------------------------------------------
                         required time                          9.541    
                         arrival time                         -47.868    
  -------------------------------------------------------------------
                         slack                                -38.327    

Slack (VIOLATED) :        -38.313ns  (required time - arrival time)
  Source:                 teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        48.158ns  (logic 36.500ns (75.792%)  route 11.658ns (24.208%))
  Logic Levels:           26  (DSP48E1=17 LUT3=9)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.764ns = ( 9.236 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.312    -0.305    teylor_sqrt/conv/genblk1[1].F_Div/clk_out1
    DSP48_X1Y26          DSP48E1                                      r  teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.960     2.655 r  teylor_sqrt/conv/genblk1[1].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     2.657    teylor_sqrt/conv/genblk1[1].F_Div/result2_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     3.764 r  teylor_sqrt/conv/genblk1[1].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.909     4.673    teylor_sqrt/conv/genblk1[1].F_Div/result2__0_n_82
    SLICE_X57Y74         LUT3 (Prop_lut3_I0_O)        0.097     4.770 r  teylor_sqrt/conv/genblk1[1].F_Div/result2_i_1/O
                         net (fo=2, routed)           0.270     5.040    teylor_sqrt/conv/genblk1[2].F_Div/x_iter[1]_61[16]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     7.878 r  teylor_sqrt/conv/genblk1[2].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.880    teylor_sqrt/conv/genblk1[2].F_Div/result2_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     8.987 r  teylor_sqrt/conv/genblk1[2].F_Div/result2__0/P[30]
                         net (fo=50, routed)          1.155    10.142    teylor_sqrt/conv/genblk1[2].F_Div/result2__0_0[0]
    SLICE_X34Y74         LUT3 (Prop_lut3_I1_O)        0.097    10.239 r  teylor_sqrt/conv/genblk1[2].F_Div/result2_i_15__0/O
                         net (fo=2, routed)           0.781    11.020    teylor_sqrt/conv/genblk1[3].F_Div/x_iter[2]_60[2]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      2.838    13.858 r  teylor_sqrt/conv/genblk1[3].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.860    teylor_sqrt/conv/genblk1[3].F_Div/result2_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    14.967 r  teylor_sqrt/conv/genblk1[3].F_Div/result2__0/P[30]
                         net (fo=52, routed)          1.096    16.063    teylor_sqrt/conv/genblk1[3].F_Div/P[0]
    SLICE_X11Y66         LUT3 (Prop_lut3_I1_O)        0.097    16.160 r  teylor_sqrt/conv/genblk1[3].F_Div/result2_i_10__1/O
                         net (fo=2, routed)           0.269    16.429    teylor_sqrt/conv/genblk1[4].F_Div/x_iter[3]_59[7]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    19.267 r  teylor_sqrt/conv/genblk1[4].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.269    teylor_sqrt/conv/genblk1[4].F_Div/result2_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.376 r  teylor_sqrt/conv/genblk1[4].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.912    21.288    teylor_sqrt/conv/genblk1[4].F_Div/result2__0_n_82
    SLICE_X11Y74         LUT3 (Prop_lut3_I0_O)        0.097    21.385 r  teylor_sqrt/conv/genblk1[4].F_Div/result2_i_1__2/O
                         net (fo=2, routed)           0.267    21.652    teylor_sqrt/conv/genblk1[5].F_Div/x_iter[4]_58[16]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.490 r  teylor_sqrt/conv/genblk1[5].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.492    teylor_sqrt/conv/genblk1[5].F_Div/result2_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    25.599 r  teylor_sqrt/conv/genblk1[5].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.872    26.471    teylor_sqrt/conv/genblk1[5].F_Div/result2__0_n_82
    SLICE_X11Y82         LUT3 (Prop_lut3_I0_O)        0.097    26.568 r  teylor_sqrt/conv/genblk1[5].F_Div/result2_i_1__3/O
                         net (fo=2, routed)           0.376    26.945    teylor_sqrt/conv/genblk1[6].F_Div/x_iter[5]_57[16]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    29.783 r  teylor_sqrt/conv/genblk1[6].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.785    teylor_sqrt/conv/genblk1[6].F_Div/result2_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.892 r  teylor_sqrt/conv/genblk1[6].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.690    31.582    teylor_sqrt/conv/genblk1[6].F_Div/result2__0_n_82
    SLICE_X11Y86         LUT3 (Prop_lut3_I0_O)        0.097    31.679 r  teylor_sqrt/conv/genblk1[6].F_Div/result2_i_1__4/O
                         net (fo=2, routed)           0.528    32.207    teylor_sqrt/conv/genblk1[7].F_Div/x_iter[6]_56[16]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    35.045 r  teylor_sqrt/conv/genblk1[7].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.047    teylor_sqrt/conv/genblk1[7].F_Div/result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.107    36.154 r  teylor_sqrt/conv/genblk1[7].F_Div/result2__0/P[19]
                         net (fo=2, routed)           1.191    37.345    teylor_sqrt/conv/genblk1[7].F_Div/result2__0_n_86
    SLICE_X47Y88         LUT3 (Prop_lut3_I0_O)        0.097    37.442 r  teylor_sqrt/conv/genblk1[7].F_Div/result2_i_5__5/O
                         net (fo=2, routed)           0.608    38.050    teylor_sqrt/conv/genblk1[8].F_Div/x_iter[7]_55[12]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    40.888 r  teylor_sqrt/conv/genblk1[8].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.890    teylor_sqrt/conv/genblk1[8].F_Div/result2_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    41.997 r  teylor_sqrt/conv/genblk1[8].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.852    42.849    teylor_sqrt/conv/genblk1[8].F_Div/result2__0_n_82
    SLICE_X57Y94         LUT3 (Prop_lut3_I0_O)        0.097    42.946 r  teylor_sqrt/conv/genblk1[8].F_Div/result2_i_1__6/O
                         net (fo=2, routed)           0.268    43.215    teylor_sqrt/conv/genblk1[9].F_Div/x_iter[8]_54[16]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    46.053 r  teylor_sqrt/conv/genblk1[9].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.055    teylor_sqrt/conv/genblk1[9].F_Div/result2_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    47.162 r  teylor_sqrt/conv/genblk1[9].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.595    47.757    teylor_sqrt/conv/genblk1[9].F_Div/result2__0_n_82
    SLICE_X57Y90         LUT3 (Prop_lut3_I0_O)        0.097    47.854 r  teylor_sqrt/conv/genblk1[9].F_Div/genblk1[10].step2_x_iter[9][16]_i_1/O
                         net (fo=1, routed)           0.000    47.854    teylor_sqrt/conv/x_iter[9]_53[16]
    SLICE_X57Y90         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.140     9.236    teylor_sqrt/conv/clk_out1
    SLICE_X57Y90         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][16]/C
                         clock pessimism              0.348     9.584    
                         clock uncertainty           -0.074     9.509    
    SLICE_X57Y90         FDRE (Setup_fdre_C_D)        0.032     9.541    teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][16]
  -------------------------------------------------------------------
                         required time                          9.541    
                         arrival time                         -47.854    
  -------------------------------------------------------------------
                         slack                                -38.313    

Slack (VIOLATED) :        -38.311ns  (required time - arrival time)
  Source:                 teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        48.158ns  (logic 36.500ns (75.792%)  route 11.658ns (24.208%))
  Logic Levels:           26  (DSP48E1=17 LUT3=9)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 9.237 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.312    -0.305    teylor_sqrt/conv/genblk1[1].F_Div/clk_out1
    DSP48_X1Y26          DSP48E1                                      r  teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.960     2.655 r  teylor_sqrt/conv/genblk1[1].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     2.657    teylor_sqrt/conv/genblk1[1].F_Div/result2_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     3.764 r  teylor_sqrt/conv/genblk1[1].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.909     4.673    teylor_sqrt/conv/genblk1[1].F_Div/result2__0_n_82
    SLICE_X57Y74         LUT3 (Prop_lut3_I0_O)        0.097     4.770 r  teylor_sqrt/conv/genblk1[1].F_Div/result2_i_1/O
                         net (fo=2, routed)           0.270     5.040    teylor_sqrt/conv/genblk1[2].F_Div/x_iter[1]_61[16]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     7.878 r  teylor_sqrt/conv/genblk1[2].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.880    teylor_sqrt/conv/genblk1[2].F_Div/result2_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     8.987 r  teylor_sqrt/conv/genblk1[2].F_Div/result2__0/P[30]
                         net (fo=50, routed)          1.155    10.142    teylor_sqrt/conv/genblk1[2].F_Div/result2__0_0[0]
    SLICE_X34Y74         LUT3 (Prop_lut3_I1_O)        0.097    10.239 r  teylor_sqrt/conv/genblk1[2].F_Div/result2_i_15__0/O
                         net (fo=2, routed)           0.781    11.020    teylor_sqrt/conv/genblk1[3].F_Div/x_iter[2]_60[2]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      2.838    13.858 r  teylor_sqrt/conv/genblk1[3].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.860    teylor_sqrt/conv/genblk1[3].F_Div/result2_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    14.967 r  teylor_sqrt/conv/genblk1[3].F_Div/result2__0/P[30]
                         net (fo=52, routed)          1.096    16.063    teylor_sqrt/conv/genblk1[3].F_Div/P[0]
    SLICE_X11Y66         LUT3 (Prop_lut3_I1_O)        0.097    16.160 r  teylor_sqrt/conv/genblk1[3].F_Div/result2_i_10__1/O
                         net (fo=2, routed)           0.269    16.429    teylor_sqrt/conv/genblk1[4].F_Div/x_iter[3]_59[7]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    19.267 r  teylor_sqrt/conv/genblk1[4].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.269    teylor_sqrt/conv/genblk1[4].F_Div/result2_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.376 r  teylor_sqrt/conv/genblk1[4].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.912    21.288    teylor_sqrt/conv/genblk1[4].F_Div/result2__0_n_82
    SLICE_X11Y74         LUT3 (Prop_lut3_I0_O)        0.097    21.385 r  teylor_sqrt/conv/genblk1[4].F_Div/result2_i_1__2/O
                         net (fo=2, routed)           0.267    21.652    teylor_sqrt/conv/genblk1[5].F_Div/x_iter[4]_58[16]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.490 r  teylor_sqrt/conv/genblk1[5].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.492    teylor_sqrt/conv/genblk1[5].F_Div/result2_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    25.599 r  teylor_sqrt/conv/genblk1[5].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.872    26.471    teylor_sqrt/conv/genblk1[5].F_Div/result2__0_n_82
    SLICE_X11Y82         LUT3 (Prop_lut3_I0_O)        0.097    26.568 r  teylor_sqrt/conv/genblk1[5].F_Div/result2_i_1__3/O
                         net (fo=2, routed)           0.376    26.945    teylor_sqrt/conv/genblk1[6].F_Div/x_iter[5]_57[16]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    29.783 r  teylor_sqrt/conv/genblk1[6].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.785    teylor_sqrt/conv/genblk1[6].F_Div/result2_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.892 r  teylor_sqrt/conv/genblk1[6].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.690    31.582    teylor_sqrt/conv/genblk1[6].F_Div/result2__0_n_82
    SLICE_X11Y86         LUT3 (Prop_lut3_I0_O)        0.097    31.679 r  teylor_sqrt/conv/genblk1[6].F_Div/result2_i_1__4/O
                         net (fo=2, routed)           0.528    32.207    teylor_sqrt/conv/genblk1[7].F_Div/x_iter[6]_56[16]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    35.045 r  teylor_sqrt/conv/genblk1[7].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.047    teylor_sqrt/conv/genblk1[7].F_Div/result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.107    36.154 r  teylor_sqrt/conv/genblk1[7].F_Div/result2__0/P[19]
                         net (fo=2, routed)           1.191    37.345    teylor_sqrt/conv/genblk1[7].F_Div/result2__0_n_86
    SLICE_X47Y88         LUT3 (Prop_lut3_I0_O)        0.097    37.442 r  teylor_sqrt/conv/genblk1[7].F_Div/result2_i_5__5/O
                         net (fo=2, routed)           0.608    38.050    teylor_sqrt/conv/genblk1[8].F_Div/x_iter[7]_55[12]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    40.888 r  teylor_sqrt/conv/genblk1[8].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.890    teylor_sqrt/conv/genblk1[8].F_Div/result2_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    41.997 r  teylor_sqrt/conv/genblk1[8].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.852    42.849    teylor_sqrt/conv/genblk1[8].F_Div/result2__0_n_82
    SLICE_X57Y94         LUT3 (Prop_lut3_I0_O)        0.097    42.946 r  teylor_sqrt/conv/genblk1[8].F_Div/result2_i_1__6/O
                         net (fo=2, routed)           0.268    43.215    teylor_sqrt/conv/genblk1[9].F_Div/x_iter[8]_54[16]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    46.053 r  teylor_sqrt/conv/genblk1[9].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.055    teylor_sqrt/conv/genblk1[9].F_Div/result2_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.162 r  teylor_sqrt/conv/genblk1[9].F_Div/result2__0/P[30]
                         net (fo=31, routed)          0.595    47.756    teylor_sqrt/conv/genblk1[9].F_Div/p_0_in
    SLICE_X57Y94         LUT3 (Prop_lut3_I1_O)        0.097    47.853 r  teylor_sqrt/conv/genblk1[9].F_Div/genblk1[10].step2_x_iter[9][9]_i_1/O
                         net (fo=1, routed)           0.000    47.853    teylor_sqrt/conv/x_iter[9]_53[9]
    SLICE_X57Y94         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.141     9.237    teylor_sqrt/conv/clk_out1
    SLICE_X57Y94         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][9]/C
                         clock pessimism              0.348     9.585    
                         clock uncertainty           -0.074     9.510    
    SLICE_X57Y94         FDRE (Setup_fdre_C_D)        0.032     9.542    teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][9]
  -------------------------------------------------------------------
                         required time                          9.542    
                         arrival time                         -47.853    
  -------------------------------------------------------------------
                         slack                                -38.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 csr_x_in_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/step1_x_reg[18]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (59.032%)  route 0.114ns (40.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.559    -0.605    clk_gen
    SLICE_X54Y66         FDRE                                         r  csr_x_in_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  csr_x_in_reg[18]/Q
                         net (fo=1, routed)           0.114    -0.327    teylor_sqrt/conv/Q[1]
    SLICE_X56Y65         SRL16E                                       r  teylor_sqrt/conv/step1_x_reg[18]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.829    -0.844    teylor_sqrt/conv/clk_out1
    SLICE_X56Y65         SRL16E                                       r  teylor_sqrt/conv/step1_x_reg[18]_srl2/CLK
                         clock pessimism              0.275    -0.569    
    SLICE_X56Y65         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.460    teylor_sqrt/conv/step1_x_reg[18]_srl2
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 csr_x_in_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/step1_x_reg[20]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.821%)  route 0.115ns (41.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.559    -0.605    clk_gen
    SLICE_X54Y66         FDRE                                         r  csr_x_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  csr_x_in_reg[20]/Q
                         net (fo=1, routed)           0.115    -0.326    teylor_sqrt/conv/Q[3]
    SLICE_X56Y65         SRL16E                                       r  teylor_sqrt/conv/step1_x_reg[20]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.829    -0.844    teylor_sqrt/conv/clk_out1
    SLICE_X56Y65         SRL16E                                       r  teylor_sqrt/conv/step1_x_reg[20]_srl2/CLK
                         clock pessimism              0.275    -0.569    
    SLICE_X56Y65         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.461    teylor_sqrt/conv/step1_x_reg[20]_srl2
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 csr_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.161%)  route 0.108ns (36.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.551    -0.613    clk_gen
    SLICE_X55Y74         FDRE                                         r  csr_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  csr_rdata_reg[9]/Q
                         net (fo=1, routed)           0.108    -0.364    udm/udm_controller/RD_DATA_reg_reg[9]_0
    SLICE_X56Y74         LUT6 (Prop_lut6_I2_O)        0.045    -0.319 r  udm/udm_controller/RD_DATA_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    udm/udm_controller/RD_DATA_reg[9]
    SLICE_X56Y74         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.819    -0.854    udm/udm_controller/clk_out1
    SLICE_X56Y74         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[9]/C
                         clock pessimism              0.275    -0.579    
    SLICE_X56Y74         FDRE (Hold_fdre_C_D)         0.121    -0.458    udm/udm_controller/RD_DATA_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 csr_x_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/step1_x_reg[17]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (59.032%)  route 0.114ns (40.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.559    -0.605    clk_gen
    SLICE_X54Y66         FDRE                                         r  csr_x_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  csr_x_in_reg[17]/Q
                         net (fo=1, routed)           0.114    -0.327    teylor_sqrt/conv/Q[0]
    SLICE_X56Y65         SRL16E                                       r  teylor_sqrt/conv/step1_x_reg[17]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.829    -0.844    teylor_sqrt/conv/clk_out1
    SLICE_X56Y65         SRL16E                                       r  teylor_sqrt/conv/step1_x_reg[17]_srl2/CLK
                         clock pessimism              0.275    -0.569    
    SLICE_X56Y65         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.467    teylor_sqrt/conv/step1_x_reg[17]_srl2
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 csr_x_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/step1_x_reg[25]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.637%)  route 0.116ns (41.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.559    -0.605    clk_gen
    SLICE_X46Y68         FDRE                                         r  csr_x_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  csr_x_in_reg[25]/Q
                         net (fo=1, routed)           0.116    -0.326    teylor_sqrt/conv/Q[8]
    SLICE_X42Y68         SRL16E                                       r  teylor_sqrt/conv/step1_x_reg[25]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.829    -0.844    teylor_sqrt/conv/clk_out1
    SLICE_X42Y68         SRL16E                                       r  teylor_sqrt/conv/step1_x_reg[25]_srl2/CLK
                         clock pessimism              0.275    -0.569    
    SLICE_X42Y68         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.467    teylor_sqrt/conv/step1_x_reg[25]_srl2
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 teylor_sqrt/mul_back/step2_x_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/mul_back/x_mult_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.390%)  route 0.090ns (32.610%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.561    -0.603    teylor_sqrt/mul_back/clk_out1
    SLICE_X61Y66         FDRE                                         r  teylor_sqrt/mul_back/step2_x_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  teylor_sqrt/mul_back/step2_x_reg[18]/Q
                         net (fo=1, routed)           0.090    -0.372    teylor_sqrt/mul_back/step2_x[18]
    SLICE_X60Y66         LUT3 (Prop_lut3_I1_O)        0.045    -0.327 r  teylor_sqrt/mul_back/x_mult[0][18]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    teylor_sqrt/mul_back/p_0_in[18]
    SLICE_X60Y66         FDRE                                         r  teylor_sqrt/mul_back/x_mult_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.830    -0.843    teylor_sqrt/mul_back/clk_out1
    SLICE_X60Y66         FDRE                                         r  teylor_sqrt/mul_back/x_mult_reg[0][18]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X60Y66         FDRE (Hold_fdre_C_D)         0.121    -0.469    teylor_sqrt/mul_back/x_mult_reg[0][18]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 csr_x_in_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/x_iter_reg[0][31]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.210%)  route 0.158ns (52.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.558    -0.606    clk_gen
    SLICE_X47Y69         FDRE                                         r  csr_x_in_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  csr_x_in_reg[31]/Q
                         net (fo=1, routed)           0.158    -0.308    teylor_sqrt/conv/Q[14]
    SLICE_X42Y71         SRL16E                                       r  teylor_sqrt/conv/x_iter_reg[0][31]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.826    -0.847    teylor_sqrt/conv/clk_out1
    SLICE_X42Y71         SRL16E                                       r  teylor_sqrt/conv/x_iter_reg[0][31]_srl3/CLK
                         clock pessimism              0.275    -0.572    
    SLICE_X42Y71         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.455    teylor_sqrt/conv/x_iter_reg[0][31]_srl3
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 csr_x_in_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/step1_x_reg[19]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.821%)  route 0.115ns (41.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.559    -0.605    clk_gen
    SLICE_X54Y66         FDRE                                         r  csr_x_in_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  csr_x_in_reg[19]/Q
                         net (fo=1, routed)           0.115    -0.326    teylor_sqrt/conv/Q[2]
    SLICE_X56Y65         SRL16E                                       r  teylor_sqrt/conv/step1_x_reg[19]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.829    -0.844    teylor_sqrt/conv/clk_out1
    SLICE_X56Y65         SRL16E                                       r  teylor_sqrt/conv/step1_x_reg[19]_srl2/CLK
                         clock pessimism              0.275    -0.569    
    SLICE_X56Y65         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.475    teylor_sqrt/conv/step1_x_reg[19]_srl2
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_dout_bo_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.463%)  route 0.098ns (34.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.560    -0.604    udm/udm_controller/clk_out1
    SLICE_X44Y69         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  udm/udm_controller/tx_dout_bo_reg[5]/Q
                         net (fo=1, routed)           0.098    -0.365    udm/uart_tx/tx_dout_bo[5]
    SLICE_X42Y69         LUT4 (Prop_lut4_I0_O)        0.045    -0.320 r  udm/uart_tx/databuf[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    udm/uart_tx/databuf[5]
    SLICE_X42Y69         FDRE                                         r  udm/uart_tx/databuf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.828    -0.845    udm/uart_tx/clk_out1
    SLICE_X42Y69         FDRE                                         r  udm/uart_tx/databuf_reg[5]/C
                         clock pessimism              0.255    -0.590    
    SLICE_X42Y69         FDRE (Hold_fdre_C_D)         0.121    -0.469    udm/uart_tx/databuf_reg[5]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 teylor_sqrt/conv/x_iter_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/genblk1[1].step2_x_iter_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.162%)  route 0.115ns (44.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.563    -0.601    teylor_sqrt/conv/clk_out1
    SLICE_X43Y66         FDRE                                         r  teylor_sqrt/conv/x_iter_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  teylor_sqrt/conv/x_iter_reg[0][10]/Q
                         net (fo=1, routed)           0.115    -0.346    teylor_sqrt/conv/x_iter_reg_n_0_[0][10]
    SLICE_X41Y66         FDRE                                         r  teylor_sqrt/conv/genblk1[1].step2_x_iter_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.833    -0.840    teylor_sqrt/conv/clk_out1
    SLICE_X41Y66         FDRE                                         r  teylor_sqrt/conv/genblk1[1].step2_x_iter_reg[0][10]/C
                         clock pessimism              0.275    -0.565    
    SLICE_X41Y66         FDRE (Hold_fdre_C_D)         0.070    -0.495    teylor_sqrt/conv/genblk1[1].step2_x_iter_reg[0][10]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X1Y14     testmem/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X1Y14     testmem/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16   sys_clk/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            1.590         10.000      8.410      DSP48_X1Y26      teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y75     LED_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y76     LED_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y73     LED_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y72     LED_reg[10]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y73     LED_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X56Y65     teylor_sqrt/conv/step1_x_reg[17]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X56Y65     teylor_sqrt/conv/step1_x_reg[18]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X56Y65     teylor_sqrt/conv/step1_x_reg[19]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X56Y65     teylor_sqrt/conv/step1_x_reg[20]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X56Y65     teylor_sqrt/conv/step1_x_reg[21]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X56Y65     teylor_sqrt/conv/step1_x_reg[22]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X56Y65     teylor_sqrt/conv/step1_x_reg[23]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X56Y65     teylor_sqrt/conv/step1_x_reg[24]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X42Y71     teylor_sqrt/conv/x_iter_reg[0][31]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X42Y71     teylor_sqrt/conv/x_iter_reg[0][31]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X56Y65     teylor_sqrt/conv/step1_x_reg[17]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X56Y65     teylor_sqrt/conv/step1_x_reg[17]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X56Y65     teylor_sqrt/conv/step1_x_reg[18]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X56Y65     teylor_sqrt/conv/step1_x_reg[18]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X56Y65     teylor_sqrt/conv/step1_x_reg[19]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X56Y65     teylor_sqrt/conv/step1_x_reg[19]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X56Y65     teylor_sqrt/conv/step1_x_reg[20]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X56Y65     teylor_sqrt/conv/step1_x_reg[20]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X56Y65     teylor_sqrt/conv/step1_x_reg[21]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X56Y65     teylor_sqrt/conv/step1_x_reg[21]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk
  To Clock:  clkfbout_sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :          819  Failing Endpoints,  Worst Slack      -38.439ns,  Total Violation   -11572.191ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -38.439ns  (required time - arrival time)
  Source:                 teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        48.286ns  (logic 36.500ns (75.592%)  route 11.786ns (24.408%))
  Logic Levels:           26  (DSP48E1=17 LUT3=9)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.762ns = ( 9.238 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.312    -0.305    teylor_sqrt/conv/genblk1[1].F_Div/clk_out1
    DSP48_X1Y26          DSP48E1                                      r  teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.960     2.655 r  teylor_sqrt/conv/genblk1[1].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     2.657    teylor_sqrt/conv/genblk1[1].F_Div/result2_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     3.764 r  teylor_sqrt/conv/genblk1[1].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.909     4.673    teylor_sqrt/conv/genblk1[1].F_Div/result2__0_n_82
    SLICE_X57Y74         LUT3 (Prop_lut3_I0_O)        0.097     4.770 r  teylor_sqrt/conv/genblk1[1].F_Div/result2_i_1/O
                         net (fo=2, routed)           0.270     5.040    teylor_sqrt/conv/genblk1[2].F_Div/x_iter[1]_61[16]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     7.878 r  teylor_sqrt/conv/genblk1[2].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.880    teylor_sqrt/conv/genblk1[2].F_Div/result2_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     8.987 r  teylor_sqrt/conv/genblk1[2].F_Div/result2__0/P[30]
                         net (fo=50, routed)          1.155    10.142    teylor_sqrt/conv/genblk1[2].F_Div/result2__0_0[0]
    SLICE_X34Y74         LUT3 (Prop_lut3_I1_O)        0.097    10.239 r  teylor_sqrt/conv/genblk1[2].F_Div/result2_i_15__0/O
                         net (fo=2, routed)           0.781    11.020    teylor_sqrt/conv/genblk1[3].F_Div/x_iter[2]_60[2]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      2.838    13.858 r  teylor_sqrt/conv/genblk1[3].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.860    teylor_sqrt/conv/genblk1[3].F_Div/result2_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    14.967 r  teylor_sqrt/conv/genblk1[3].F_Div/result2__0/P[30]
                         net (fo=52, routed)          1.096    16.063    teylor_sqrt/conv/genblk1[3].F_Div/P[0]
    SLICE_X11Y66         LUT3 (Prop_lut3_I1_O)        0.097    16.160 r  teylor_sqrt/conv/genblk1[3].F_Div/result2_i_10__1/O
                         net (fo=2, routed)           0.269    16.429    teylor_sqrt/conv/genblk1[4].F_Div/x_iter[3]_59[7]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    19.267 r  teylor_sqrt/conv/genblk1[4].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.269    teylor_sqrt/conv/genblk1[4].F_Div/result2_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.376 r  teylor_sqrt/conv/genblk1[4].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.912    21.288    teylor_sqrt/conv/genblk1[4].F_Div/result2__0_n_82
    SLICE_X11Y74         LUT3 (Prop_lut3_I0_O)        0.097    21.385 r  teylor_sqrt/conv/genblk1[4].F_Div/result2_i_1__2/O
                         net (fo=2, routed)           0.267    21.652    teylor_sqrt/conv/genblk1[5].F_Div/x_iter[4]_58[16]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.490 r  teylor_sqrt/conv/genblk1[5].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.492    teylor_sqrt/conv/genblk1[5].F_Div/result2_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    25.599 r  teylor_sqrt/conv/genblk1[5].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.872    26.471    teylor_sqrt/conv/genblk1[5].F_Div/result2__0_n_82
    SLICE_X11Y82         LUT3 (Prop_lut3_I0_O)        0.097    26.568 r  teylor_sqrt/conv/genblk1[5].F_Div/result2_i_1__3/O
                         net (fo=2, routed)           0.376    26.945    teylor_sqrt/conv/genblk1[6].F_Div/x_iter[5]_57[16]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    29.783 r  teylor_sqrt/conv/genblk1[6].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.785    teylor_sqrt/conv/genblk1[6].F_Div/result2_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.892 r  teylor_sqrt/conv/genblk1[6].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.690    31.582    teylor_sqrt/conv/genblk1[6].F_Div/result2__0_n_82
    SLICE_X11Y86         LUT3 (Prop_lut3_I0_O)        0.097    31.679 r  teylor_sqrt/conv/genblk1[6].F_Div/result2_i_1__4/O
                         net (fo=2, routed)           0.528    32.207    teylor_sqrt/conv/genblk1[7].F_Div/x_iter[6]_56[16]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    35.045 r  teylor_sqrt/conv/genblk1[7].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.047    teylor_sqrt/conv/genblk1[7].F_Div/result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.107    36.154 r  teylor_sqrt/conv/genblk1[7].F_Div/result2__0/P[19]
                         net (fo=2, routed)           1.191    37.345    teylor_sqrt/conv/genblk1[7].F_Div/result2__0_n_86
    SLICE_X47Y88         LUT3 (Prop_lut3_I0_O)        0.097    37.442 r  teylor_sqrt/conv/genblk1[7].F_Div/result2_i_5__5/O
                         net (fo=2, routed)           0.608    38.050    teylor_sqrt/conv/genblk1[8].F_Div/x_iter[7]_55[12]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    40.888 r  teylor_sqrt/conv/genblk1[8].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.890    teylor_sqrt/conv/genblk1[8].F_Div/result2_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    41.997 r  teylor_sqrt/conv/genblk1[8].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.852    42.849    teylor_sqrt/conv/genblk1[8].F_Div/result2__0_n_82
    SLICE_X57Y94         LUT3 (Prop_lut3_I0_O)        0.097    42.946 r  teylor_sqrt/conv/genblk1[8].F_Div/result2_i_1__6/O
                         net (fo=2, routed)           0.268    43.215    teylor_sqrt/conv/genblk1[9].F_Div/x_iter[8]_54[16]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    46.053 r  teylor_sqrt/conv/genblk1[9].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.055    teylor_sqrt/conv/genblk1[9].F_Div/result2_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.162 r  teylor_sqrt/conv/genblk1[9].F_Div/result2__0/P[30]
                         net (fo=31, routed)          0.723    47.884    teylor_sqrt/conv/genblk1[9].F_Div/p_0_in
    SLICE_X59Y93         LUT3 (Prop_lut3_I1_O)        0.097    47.981 r  teylor_sqrt/conv/genblk1[9].F_Div/genblk1[10].step2_x_iter[9][7]_i_1/O
                         net (fo=1, routed)           0.000    47.981    teylor_sqrt/conv/x_iter[9]_53[7]
    SLICE_X59Y93         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.142     9.238    teylor_sqrt/conv/clk_out1
    SLICE_X59Y93         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][7]/C
                         clock pessimism              0.348     9.586    
                         clock uncertainty           -0.074     9.512    
    SLICE_X59Y93         FDRE (Setup_fdre_C_D)        0.030     9.542    teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][7]
  -------------------------------------------------------------------
                         required time                          9.542    
                         arrival time                         -47.981    
  -------------------------------------------------------------------
                         slack                                -38.439    

Slack (VIOLATED) :        -38.363ns  (required time - arrival time)
  Source:                 teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        48.210ns  (logic 36.500ns (75.710%)  route 11.710ns (24.290%))
  Logic Levels:           26  (DSP48E1=17 LUT3=9)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 9.237 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.312    -0.305    teylor_sqrt/conv/genblk1[1].F_Div/clk_out1
    DSP48_X1Y26          DSP48E1                                      r  teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.960     2.655 r  teylor_sqrt/conv/genblk1[1].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     2.657    teylor_sqrt/conv/genblk1[1].F_Div/result2_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     3.764 r  teylor_sqrt/conv/genblk1[1].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.909     4.673    teylor_sqrt/conv/genblk1[1].F_Div/result2__0_n_82
    SLICE_X57Y74         LUT3 (Prop_lut3_I0_O)        0.097     4.770 r  teylor_sqrt/conv/genblk1[1].F_Div/result2_i_1/O
                         net (fo=2, routed)           0.270     5.040    teylor_sqrt/conv/genblk1[2].F_Div/x_iter[1]_61[16]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     7.878 r  teylor_sqrt/conv/genblk1[2].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.880    teylor_sqrt/conv/genblk1[2].F_Div/result2_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     8.987 r  teylor_sqrt/conv/genblk1[2].F_Div/result2__0/P[30]
                         net (fo=50, routed)          1.155    10.142    teylor_sqrt/conv/genblk1[2].F_Div/result2__0_0[0]
    SLICE_X34Y74         LUT3 (Prop_lut3_I1_O)        0.097    10.239 r  teylor_sqrt/conv/genblk1[2].F_Div/result2_i_15__0/O
                         net (fo=2, routed)           0.781    11.020    teylor_sqrt/conv/genblk1[3].F_Div/x_iter[2]_60[2]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      2.838    13.858 r  teylor_sqrt/conv/genblk1[3].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.860    teylor_sqrt/conv/genblk1[3].F_Div/result2_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    14.967 r  teylor_sqrt/conv/genblk1[3].F_Div/result2__0/P[30]
                         net (fo=52, routed)          1.096    16.063    teylor_sqrt/conv/genblk1[3].F_Div/P[0]
    SLICE_X11Y66         LUT3 (Prop_lut3_I1_O)        0.097    16.160 r  teylor_sqrt/conv/genblk1[3].F_Div/result2_i_10__1/O
                         net (fo=2, routed)           0.269    16.429    teylor_sqrt/conv/genblk1[4].F_Div/x_iter[3]_59[7]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    19.267 r  teylor_sqrt/conv/genblk1[4].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.269    teylor_sqrt/conv/genblk1[4].F_Div/result2_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.376 r  teylor_sqrt/conv/genblk1[4].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.912    21.288    teylor_sqrt/conv/genblk1[4].F_Div/result2__0_n_82
    SLICE_X11Y74         LUT3 (Prop_lut3_I0_O)        0.097    21.385 r  teylor_sqrt/conv/genblk1[4].F_Div/result2_i_1__2/O
                         net (fo=2, routed)           0.267    21.652    teylor_sqrt/conv/genblk1[5].F_Div/x_iter[4]_58[16]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.490 r  teylor_sqrt/conv/genblk1[5].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.492    teylor_sqrt/conv/genblk1[5].F_Div/result2_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    25.599 r  teylor_sqrt/conv/genblk1[5].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.872    26.471    teylor_sqrt/conv/genblk1[5].F_Div/result2__0_n_82
    SLICE_X11Y82         LUT3 (Prop_lut3_I0_O)        0.097    26.568 r  teylor_sqrt/conv/genblk1[5].F_Div/result2_i_1__3/O
                         net (fo=2, routed)           0.376    26.945    teylor_sqrt/conv/genblk1[6].F_Div/x_iter[5]_57[16]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    29.783 r  teylor_sqrt/conv/genblk1[6].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.785    teylor_sqrt/conv/genblk1[6].F_Div/result2_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.892 r  teylor_sqrt/conv/genblk1[6].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.690    31.582    teylor_sqrt/conv/genblk1[6].F_Div/result2__0_n_82
    SLICE_X11Y86         LUT3 (Prop_lut3_I0_O)        0.097    31.679 r  teylor_sqrt/conv/genblk1[6].F_Div/result2_i_1__4/O
                         net (fo=2, routed)           0.528    32.207    teylor_sqrt/conv/genblk1[7].F_Div/x_iter[6]_56[16]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    35.045 r  teylor_sqrt/conv/genblk1[7].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.047    teylor_sqrt/conv/genblk1[7].F_Div/result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.107    36.154 r  teylor_sqrt/conv/genblk1[7].F_Div/result2__0/P[19]
                         net (fo=2, routed)           1.191    37.345    teylor_sqrt/conv/genblk1[7].F_Div/result2__0_n_86
    SLICE_X47Y88         LUT3 (Prop_lut3_I0_O)        0.097    37.442 r  teylor_sqrt/conv/genblk1[7].F_Div/result2_i_5__5/O
                         net (fo=2, routed)           0.608    38.050    teylor_sqrt/conv/genblk1[8].F_Div/x_iter[7]_55[12]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    40.888 r  teylor_sqrt/conv/genblk1[8].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.890    teylor_sqrt/conv/genblk1[8].F_Div/result2_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    41.997 r  teylor_sqrt/conv/genblk1[8].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.852    42.849    teylor_sqrt/conv/genblk1[8].F_Div/result2__0_n_82
    SLICE_X57Y94         LUT3 (Prop_lut3_I0_O)        0.097    42.946 r  teylor_sqrt/conv/genblk1[8].F_Div/result2_i_1__6/O
                         net (fo=2, routed)           0.268    43.215    teylor_sqrt/conv/genblk1[9].F_Div/x_iter[8]_54[16]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    46.053 r  teylor_sqrt/conv/genblk1[9].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.055    teylor_sqrt/conv/genblk1[9].F_Div/result2_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.162 r  teylor_sqrt/conv/genblk1[9].F_Div/result2__0/P[30]
                         net (fo=31, routed)          0.647    47.809    teylor_sqrt/conv/genblk1[9].F_Div/p_0_in
    SLICE_X59Y91         LUT3 (Prop_lut3_I1_O)        0.097    47.906 r  teylor_sqrt/conv/genblk1[9].F_Div/genblk1[10].step2_x_iter[9][17]_i_1/O
                         net (fo=1, routed)           0.000    47.906    teylor_sqrt/conv/x_iter[9]_53[17]
    SLICE_X59Y91         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.141     9.237    teylor_sqrt/conv/clk_out1
    SLICE_X59Y91         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][17]/C
                         clock pessimism              0.348     9.585    
                         clock uncertainty           -0.074     9.511    
    SLICE_X59Y91         FDRE (Setup_fdre_C_D)        0.032     9.543    teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][17]
  -------------------------------------------------------------------
                         required time                          9.543    
                         arrival time                         -47.906    
  -------------------------------------------------------------------
                         slack                                -38.363    

Slack (VIOLATED) :        -38.359ns  (required time - arrival time)
  Source:                 teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        48.207ns  (logic 36.500ns (75.715%)  route 11.707ns (24.285%))
  Logic Levels:           26  (DSP48E1=17 LUT3=9)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.762ns = ( 9.238 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.312    -0.305    teylor_sqrt/conv/genblk1[1].F_Div/clk_out1
    DSP48_X1Y26          DSP48E1                                      r  teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.960     2.655 r  teylor_sqrt/conv/genblk1[1].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     2.657    teylor_sqrt/conv/genblk1[1].F_Div/result2_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     3.764 r  teylor_sqrt/conv/genblk1[1].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.909     4.673    teylor_sqrt/conv/genblk1[1].F_Div/result2__0_n_82
    SLICE_X57Y74         LUT3 (Prop_lut3_I0_O)        0.097     4.770 r  teylor_sqrt/conv/genblk1[1].F_Div/result2_i_1/O
                         net (fo=2, routed)           0.270     5.040    teylor_sqrt/conv/genblk1[2].F_Div/x_iter[1]_61[16]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     7.878 r  teylor_sqrt/conv/genblk1[2].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.880    teylor_sqrt/conv/genblk1[2].F_Div/result2_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     8.987 r  teylor_sqrt/conv/genblk1[2].F_Div/result2__0/P[30]
                         net (fo=50, routed)          1.155    10.142    teylor_sqrt/conv/genblk1[2].F_Div/result2__0_0[0]
    SLICE_X34Y74         LUT3 (Prop_lut3_I1_O)        0.097    10.239 r  teylor_sqrt/conv/genblk1[2].F_Div/result2_i_15__0/O
                         net (fo=2, routed)           0.781    11.020    teylor_sqrt/conv/genblk1[3].F_Div/x_iter[2]_60[2]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      2.838    13.858 r  teylor_sqrt/conv/genblk1[3].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.860    teylor_sqrt/conv/genblk1[3].F_Div/result2_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    14.967 r  teylor_sqrt/conv/genblk1[3].F_Div/result2__0/P[30]
                         net (fo=52, routed)          1.096    16.063    teylor_sqrt/conv/genblk1[3].F_Div/P[0]
    SLICE_X11Y66         LUT3 (Prop_lut3_I1_O)        0.097    16.160 r  teylor_sqrt/conv/genblk1[3].F_Div/result2_i_10__1/O
                         net (fo=2, routed)           0.269    16.429    teylor_sqrt/conv/genblk1[4].F_Div/x_iter[3]_59[7]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    19.267 r  teylor_sqrt/conv/genblk1[4].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.269    teylor_sqrt/conv/genblk1[4].F_Div/result2_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.376 r  teylor_sqrt/conv/genblk1[4].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.912    21.288    teylor_sqrt/conv/genblk1[4].F_Div/result2__0_n_82
    SLICE_X11Y74         LUT3 (Prop_lut3_I0_O)        0.097    21.385 r  teylor_sqrt/conv/genblk1[4].F_Div/result2_i_1__2/O
                         net (fo=2, routed)           0.267    21.652    teylor_sqrt/conv/genblk1[5].F_Div/x_iter[4]_58[16]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.490 r  teylor_sqrt/conv/genblk1[5].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.492    teylor_sqrt/conv/genblk1[5].F_Div/result2_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    25.599 r  teylor_sqrt/conv/genblk1[5].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.872    26.471    teylor_sqrt/conv/genblk1[5].F_Div/result2__0_n_82
    SLICE_X11Y82         LUT3 (Prop_lut3_I0_O)        0.097    26.568 r  teylor_sqrt/conv/genblk1[5].F_Div/result2_i_1__3/O
                         net (fo=2, routed)           0.376    26.945    teylor_sqrt/conv/genblk1[6].F_Div/x_iter[5]_57[16]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    29.783 r  teylor_sqrt/conv/genblk1[6].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.785    teylor_sqrt/conv/genblk1[6].F_Div/result2_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.892 r  teylor_sqrt/conv/genblk1[6].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.690    31.582    teylor_sqrt/conv/genblk1[6].F_Div/result2__0_n_82
    SLICE_X11Y86         LUT3 (Prop_lut3_I0_O)        0.097    31.679 r  teylor_sqrt/conv/genblk1[6].F_Div/result2_i_1__4/O
                         net (fo=2, routed)           0.528    32.207    teylor_sqrt/conv/genblk1[7].F_Div/x_iter[6]_56[16]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    35.045 r  teylor_sqrt/conv/genblk1[7].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.047    teylor_sqrt/conv/genblk1[7].F_Div/result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.107    36.154 r  teylor_sqrt/conv/genblk1[7].F_Div/result2__0/P[19]
                         net (fo=2, routed)           1.191    37.345    teylor_sqrt/conv/genblk1[7].F_Div/result2__0_n_86
    SLICE_X47Y88         LUT3 (Prop_lut3_I0_O)        0.097    37.442 r  teylor_sqrt/conv/genblk1[7].F_Div/result2_i_5__5/O
                         net (fo=2, routed)           0.608    38.050    teylor_sqrt/conv/genblk1[8].F_Div/x_iter[7]_55[12]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    40.888 r  teylor_sqrt/conv/genblk1[8].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.890    teylor_sqrt/conv/genblk1[8].F_Div/result2_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    41.997 r  teylor_sqrt/conv/genblk1[8].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.852    42.849    teylor_sqrt/conv/genblk1[8].F_Div/result2__0_n_82
    SLICE_X57Y94         LUT3 (Prop_lut3_I0_O)        0.097    42.946 r  teylor_sqrt/conv/genblk1[8].F_Div/result2_i_1__6/O
                         net (fo=2, routed)           0.268    43.215    teylor_sqrt/conv/genblk1[9].F_Div/x_iter[8]_54[16]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    46.053 r  teylor_sqrt/conv/genblk1[9].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.055    teylor_sqrt/conv/genblk1[9].F_Div/result2_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.162 r  teylor_sqrt/conv/genblk1[9].F_Div/result2__0/P[30]
                         net (fo=31, routed)          0.644    47.806    teylor_sqrt/conv/genblk1[9].F_Div/p_0_in
    SLICE_X59Y93         LUT3 (Prop_lut3_I1_O)        0.097    47.903 r  teylor_sqrt/conv/genblk1[9].F_Div/genblk1[10].step2_x_iter[9][3]_i_1/O
                         net (fo=1, routed)           0.000    47.903    teylor_sqrt/conv/x_iter[9]_53[3]
    SLICE_X59Y93         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.142     9.238    teylor_sqrt/conv/clk_out1
    SLICE_X59Y93         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][3]/C
                         clock pessimism              0.348     9.586    
                         clock uncertainty           -0.074     9.512    
    SLICE_X59Y93         FDRE (Setup_fdre_C_D)        0.032     9.544    teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][3]
  -------------------------------------------------------------------
                         required time                          9.544    
                         arrival time                         -47.903    
  -------------------------------------------------------------------
                         slack                                -38.359    

Slack (VIOLATED) :        -38.343ns  (required time - arrival time)
  Source:                 teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        48.189ns  (logic 36.500ns (75.744%)  route 11.689ns (24.256%))
  Logic Levels:           26  (DSP48E1=17 LUT3=9)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 9.237 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.312    -0.305    teylor_sqrt/conv/genblk1[1].F_Div/clk_out1
    DSP48_X1Y26          DSP48E1                                      r  teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.960     2.655 r  teylor_sqrt/conv/genblk1[1].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     2.657    teylor_sqrt/conv/genblk1[1].F_Div/result2_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     3.764 r  teylor_sqrt/conv/genblk1[1].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.909     4.673    teylor_sqrt/conv/genblk1[1].F_Div/result2__0_n_82
    SLICE_X57Y74         LUT3 (Prop_lut3_I0_O)        0.097     4.770 r  teylor_sqrt/conv/genblk1[1].F_Div/result2_i_1/O
                         net (fo=2, routed)           0.270     5.040    teylor_sqrt/conv/genblk1[2].F_Div/x_iter[1]_61[16]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     7.878 r  teylor_sqrt/conv/genblk1[2].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.880    teylor_sqrt/conv/genblk1[2].F_Div/result2_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     8.987 r  teylor_sqrt/conv/genblk1[2].F_Div/result2__0/P[30]
                         net (fo=50, routed)          1.155    10.142    teylor_sqrt/conv/genblk1[2].F_Div/result2__0_0[0]
    SLICE_X34Y74         LUT3 (Prop_lut3_I1_O)        0.097    10.239 r  teylor_sqrt/conv/genblk1[2].F_Div/result2_i_15__0/O
                         net (fo=2, routed)           0.781    11.020    teylor_sqrt/conv/genblk1[3].F_Div/x_iter[2]_60[2]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      2.838    13.858 r  teylor_sqrt/conv/genblk1[3].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.860    teylor_sqrt/conv/genblk1[3].F_Div/result2_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    14.967 r  teylor_sqrt/conv/genblk1[3].F_Div/result2__0/P[30]
                         net (fo=52, routed)          1.096    16.063    teylor_sqrt/conv/genblk1[3].F_Div/P[0]
    SLICE_X11Y66         LUT3 (Prop_lut3_I1_O)        0.097    16.160 r  teylor_sqrt/conv/genblk1[3].F_Div/result2_i_10__1/O
                         net (fo=2, routed)           0.269    16.429    teylor_sqrt/conv/genblk1[4].F_Div/x_iter[3]_59[7]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    19.267 r  teylor_sqrt/conv/genblk1[4].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.269    teylor_sqrt/conv/genblk1[4].F_Div/result2_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.376 r  teylor_sqrt/conv/genblk1[4].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.912    21.288    teylor_sqrt/conv/genblk1[4].F_Div/result2__0_n_82
    SLICE_X11Y74         LUT3 (Prop_lut3_I0_O)        0.097    21.385 r  teylor_sqrt/conv/genblk1[4].F_Div/result2_i_1__2/O
                         net (fo=2, routed)           0.267    21.652    teylor_sqrt/conv/genblk1[5].F_Div/x_iter[4]_58[16]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.490 r  teylor_sqrt/conv/genblk1[5].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.492    teylor_sqrt/conv/genblk1[5].F_Div/result2_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    25.599 r  teylor_sqrt/conv/genblk1[5].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.872    26.471    teylor_sqrt/conv/genblk1[5].F_Div/result2__0_n_82
    SLICE_X11Y82         LUT3 (Prop_lut3_I0_O)        0.097    26.568 r  teylor_sqrt/conv/genblk1[5].F_Div/result2_i_1__3/O
                         net (fo=2, routed)           0.376    26.945    teylor_sqrt/conv/genblk1[6].F_Div/x_iter[5]_57[16]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    29.783 r  teylor_sqrt/conv/genblk1[6].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.785    teylor_sqrt/conv/genblk1[6].F_Div/result2_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.892 r  teylor_sqrt/conv/genblk1[6].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.690    31.582    teylor_sqrt/conv/genblk1[6].F_Div/result2__0_n_82
    SLICE_X11Y86         LUT3 (Prop_lut3_I0_O)        0.097    31.679 r  teylor_sqrt/conv/genblk1[6].F_Div/result2_i_1__4/O
                         net (fo=2, routed)           0.528    32.207    teylor_sqrt/conv/genblk1[7].F_Div/x_iter[6]_56[16]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    35.045 r  teylor_sqrt/conv/genblk1[7].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.047    teylor_sqrt/conv/genblk1[7].F_Div/result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.107    36.154 r  teylor_sqrt/conv/genblk1[7].F_Div/result2__0/P[19]
                         net (fo=2, routed)           1.191    37.345    teylor_sqrt/conv/genblk1[7].F_Div/result2__0_n_86
    SLICE_X47Y88         LUT3 (Prop_lut3_I0_O)        0.097    37.442 r  teylor_sqrt/conv/genblk1[7].F_Div/result2_i_5__5/O
                         net (fo=2, routed)           0.608    38.050    teylor_sqrt/conv/genblk1[8].F_Div/x_iter[7]_55[12]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    40.888 r  teylor_sqrt/conv/genblk1[8].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.890    teylor_sqrt/conv/genblk1[8].F_Div/result2_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    41.997 r  teylor_sqrt/conv/genblk1[8].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.852    42.849    teylor_sqrt/conv/genblk1[8].F_Div/result2__0_n_82
    SLICE_X57Y94         LUT3 (Prop_lut3_I0_O)        0.097    42.946 r  teylor_sqrt/conv/genblk1[8].F_Div/result2_i_1__6/O
                         net (fo=2, routed)           0.268    43.215    teylor_sqrt/conv/genblk1[9].F_Div/x_iter[8]_54[16]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    46.053 r  teylor_sqrt/conv/genblk1[9].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.055    teylor_sqrt/conv/genblk1[9].F_Div/result2_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.162 r  teylor_sqrt/conv/genblk1[9].F_Div/result2__0/P[30]
                         net (fo=31, routed)          0.626    47.787    teylor_sqrt/conv/genblk1[9].F_Div/p_0_in
    SLICE_X57Y92         LUT3 (Prop_lut3_I1_O)        0.097    47.884 r  teylor_sqrt/conv/genblk1[9].F_Div/genblk1[10].step2_x_iter[9][4]_i_1/O
                         net (fo=1, routed)           0.000    47.884    teylor_sqrt/conv/x_iter[9]_53[4]
    SLICE_X57Y92         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.141     9.237    teylor_sqrt/conv/clk_out1
    SLICE_X57Y92         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][4]/C
                         clock pessimism              0.348     9.585    
                         clock uncertainty           -0.074     9.511    
    SLICE_X57Y92         FDRE (Setup_fdre_C_D)        0.030     9.541    teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][4]
  -------------------------------------------------------------------
                         required time                          9.541    
                         arrival time                         -47.884    
  -------------------------------------------------------------------
                         slack                                -38.343    

Slack (VIOLATED) :        -38.343ns  (required time - arrival time)
  Source:                 teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        48.228ns  (logic 36.500ns (75.682%)  route 11.728ns (24.318%))
  Logic Levels:           26  (DSP48E1=17 LUT3=9)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 9.237 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.312    -0.305    teylor_sqrt/conv/genblk1[1].F_Div/clk_out1
    DSP48_X1Y26          DSP48E1                                      r  teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.960     2.655 r  teylor_sqrt/conv/genblk1[1].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     2.657    teylor_sqrt/conv/genblk1[1].F_Div/result2_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     3.764 r  teylor_sqrt/conv/genblk1[1].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.909     4.673    teylor_sqrt/conv/genblk1[1].F_Div/result2__0_n_82
    SLICE_X57Y74         LUT3 (Prop_lut3_I0_O)        0.097     4.770 r  teylor_sqrt/conv/genblk1[1].F_Div/result2_i_1/O
                         net (fo=2, routed)           0.270     5.040    teylor_sqrt/conv/genblk1[2].F_Div/x_iter[1]_61[16]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     7.878 r  teylor_sqrt/conv/genblk1[2].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.880    teylor_sqrt/conv/genblk1[2].F_Div/result2_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     8.987 r  teylor_sqrt/conv/genblk1[2].F_Div/result2__0/P[30]
                         net (fo=50, routed)          1.155    10.142    teylor_sqrt/conv/genblk1[2].F_Div/result2__0_0[0]
    SLICE_X34Y74         LUT3 (Prop_lut3_I1_O)        0.097    10.239 r  teylor_sqrt/conv/genblk1[2].F_Div/result2_i_15__0/O
                         net (fo=2, routed)           0.781    11.020    teylor_sqrt/conv/genblk1[3].F_Div/x_iter[2]_60[2]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      2.838    13.858 r  teylor_sqrt/conv/genblk1[3].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.860    teylor_sqrt/conv/genblk1[3].F_Div/result2_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    14.967 r  teylor_sqrt/conv/genblk1[3].F_Div/result2__0/P[30]
                         net (fo=52, routed)          1.096    16.063    teylor_sqrt/conv/genblk1[3].F_Div/P[0]
    SLICE_X11Y66         LUT3 (Prop_lut3_I1_O)        0.097    16.160 r  teylor_sqrt/conv/genblk1[3].F_Div/result2_i_10__1/O
                         net (fo=2, routed)           0.269    16.429    teylor_sqrt/conv/genblk1[4].F_Div/x_iter[3]_59[7]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    19.267 r  teylor_sqrt/conv/genblk1[4].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.269    teylor_sqrt/conv/genblk1[4].F_Div/result2_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.376 r  teylor_sqrt/conv/genblk1[4].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.912    21.288    teylor_sqrt/conv/genblk1[4].F_Div/result2__0_n_82
    SLICE_X11Y74         LUT3 (Prop_lut3_I0_O)        0.097    21.385 r  teylor_sqrt/conv/genblk1[4].F_Div/result2_i_1__2/O
                         net (fo=2, routed)           0.267    21.652    teylor_sqrt/conv/genblk1[5].F_Div/x_iter[4]_58[16]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.490 r  teylor_sqrt/conv/genblk1[5].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.492    teylor_sqrt/conv/genblk1[5].F_Div/result2_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    25.599 r  teylor_sqrt/conv/genblk1[5].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.872    26.471    teylor_sqrt/conv/genblk1[5].F_Div/result2__0_n_82
    SLICE_X11Y82         LUT3 (Prop_lut3_I0_O)        0.097    26.568 r  teylor_sqrt/conv/genblk1[5].F_Div/result2_i_1__3/O
                         net (fo=2, routed)           0.376    26.945    teylor_sqrt/conv/genblk1[6].F_Div/x_iter[5]_57[16]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    29.783 r  teylor_sqrt/conv/genblk1[6].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.785    teylor_sqrt/conv/genblk1[6].F_Div/result2_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.892 r  teylor_sqrt/conv/genblk1[6].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.690    31.582    teylor_sqrt/conv/genblk1[6].F_Div/result2__0_n_82
    SLICE_X11Y86         LUT3 (Prop_lut3_I0_O)        0.097    31.679 r  teylor_sqrt/conv/genblk1[6].F_Div/result2_i_1__4/O
                         net (fo=2, routed)           0.528    32.207    teylor_sqrt/conv/genblk1[7].F_Div/x_iter[6]_56[16]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    35.045 r  teylor_sqrt/conv/genblk1[7].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.047    teylor_sqrt/conv/genblk1[7].F_Div/result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.107    36.154 r  teylor_sqrt/conv/genblk1[7].F_Div/result2__0/P[19]
                         net (fo=2, routed)           1.191    37.345    teylor_sqrt/conv/genblk1[7].F_Div/result2__0_n_86
    SLICE_X47Y88         LUT3 (Prop_lut3_I0_O)        0.097    37.442 r  teylor_sqrt/conv/genblk1[7].F_Div/result2_i_5__5/O
                         net (fo=2, routed)           0.608    38.050    teylor_sqrt/conv/genblk1[8].F_Div/x_iter[7]_55[12]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    40.888 r  teylor_sqrt/conv/genblk1[8].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.890    teylor_sqrt/conv/genblk1[8].F_Div/result2_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    41.997 r  teylor_sqrt/conv/genblk1[8].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.852    42.849    teylor_sqrt/conv/genblk1[8].F_Div/result2__0_n_82
    SLICE_X57Y94         LUT3 (Prop_lut3_I0_O)        0.097    42.946 r  teylor_sqrt/conv/genblk1[8].F_Div/result2_i_1__6/O
                         net (fo=2, routed)           0.268    43.215    teylor_sqrt/conv/genblk1[9].F_Div/x_iter[8]_54[16]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    46.053 r  teylor_sqrt/conv/genblk1[9].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.055    teylor_sqrt/conv/genblk1[9].F_Div/result2_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.162 r  teylor_sqrt/conv/genblk1[9].F_Div/result2__0/P[30]
                         net (fo=31, routed)          0.665    47.827    teylor_sqrt/conv/genblk1[9].F_Div/p_0_in
    SLICE_X58Y91         LUT3 (Prop_lut3_I1_O)        0.097    47.924 r  teylor_sqrt/conv/genblk1[9].F_Div/genblk1[10].step2_x_iter[9][18]_i_1/O
                         net (fo=1, routed)           0.000    47.924    teylor_sqrt/conv/x_iter[9]_53[18]
    SLICE_X58Y91         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.141     9.237    teylor_sqrt/conv/clk_out1
    SLICE_X58Y91         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][18]/C
                         clock pessimism              0.348     9.585    
                         clock uncertainty           -0.074     9.511    
    SLICE_X58Y91         FDRE (Setup_fdre_C_D)        0.070     9.581    teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][18]
  -------------------------------------------------------------------
                         required time                          9.581    
                         arrival time                         -47.924    
  -------------------------------------------------------------------
                         slack                                -38.343    

Slack (VIOLATED) :        -38.342ns  (required time - arrival time)
  Source:                 teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        48.227ns  (logic 36.500ns (75.684%)  route 11.727ns (24.316%))
  Logic Levels:           26  (DSP48E1=17 LUT3=9)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.762ns = ( 9.238 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.312    -0.305    teylor_sqrt/conv/genblk1[1].F_Div/clk_out1
    DSP48_X1Y26          DSP48E1                                      r  teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.960     2.655 r  teylor_sqrt/conv/genblk1[1].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     2.657    teylor_sqrt/conv/genblk1[1].F_Div/result2_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     3.764 r  teylor_sqrt/conv/genblk1[1].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.909     4.673    teylor_sqrt/conv/genblk1[1].F_Div/result2__0_n_82
    SLICE_X57Y74         LUT3 (Prop_lut3_I0_O)        0.097     4.770 r  teylor_sqrt/conv/genblk1[1].F_Div/result2_i_1/O
                         net (fo=2, routed)           0.270     5.040    teylor_sqrt/conv/genblk1[2].F_Div/x_iter[1]_61[16]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     7.878 r  teylor_sqrt/conv/genblk1[2].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.880    teylor_sqrt/conv/genblk1[2].F_Div/result2_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     8.987 r  teylor_sqrt/conv/genblk1[2].F_Div/result2__0/P[30]
                         net (fo=50, routed)          1.155    10.142    teylor_sqrt/conv/genblk1[2].F_Div/result2__0_0[0]
    SLICE_X34Y74         LUT3 (Prop_lut3_I1_O)        0.097    10.239 r  teylor_sqrt/conv/genblk1[2].F_Div/result2_i_15__0/O
                         net (fo=2, routed)           0.781    11.020    teylor_sqrt/conv/genblk1[3].F_Div/x_iter[2]_60[2]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      2.838    13.858 r  teylor_sqrt/conv/genblk1[3].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.860    teylor_sqrt/conv/genblk1[3].F_Div/result2_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    14.967 r  teylor_sqrt/conv/genblk1[3].F_Div/result2__0/P[30]
                         net (fo=52, routed)          1.096    16.063    teylor_sqrt/conv/genblk1[3].F_Div/P[0]
    SLICE_X11Y66         LUT3 (Prop_lut3_I1_O)        0.097    16.160 r  teylor_sqrt/conv/genblk1[3].F_Div/result2_i_10__1/O
                         net (fo=2, routed)           0.269    16.429    teylor_sqrt/conv/genblk1[4].F_Div/x_iter[3]_59[7]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    19.267 r  teylor_sqrt/conv/genblk1[4].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.269    teylor_sqrt/conv/genblk1[4].F_Div/result2_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.376 r  teylor_sqrt/conv/genblk1[4].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.912    21.288    teylor_sqrt/conv/genblk1[4].F_Div/result2__0_n_82
    SLICE_X11Y74         LUT3 (Prop_lut3_I0_O)        0.097    21.385 r  teylor_sqrt/conv/genblk1[4].F_Div/result2_i_1__2/O
                         net (fo=2, routed)           0.267    21.652    teylor_sqrt/conv/genblk1[5].F_Div/x_iter[4]_58[16]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.490 r  teylor_sqrt/conv/genblk1[5].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.492    teylor_sqrt/conv/genblk1[5].F_Div/result2_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    25.599 r  teylor_sqrt/conv/genblk1[5].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.872    26.471    teylor_sqrt/conv/genblk1[5].F_Div/result2__0_n_82
    SLICE_X11Y82         LUT3 (Prop_lut3_I0_O)        0.097    26.568 r  teylor_sqrt/conv/genblk1[5].F_Div/result2_i_1__3/O
                         net (fo=2, routed)           0.376    26.945    teylor_sqrt/conv/genblk1[6].F_Div/x_iter[5]_57[16]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    29.783 r  teylor_sqrt/conv/genblk1[6].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.785    teylor_sqrt/conv/genblk1[6].F_Div/result2_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.892 r  teylor_sqrt/conv/genblk1[6].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.690    31.582    teylor_sqrt/conv/genblk1[6].F_Div/result2__0_n_82
    SLICE_X11Y86         LUT3 (Prop_lut3_I0_O)        0.097    31.679 r  teylor_sqrt/conv/genblk1[6].F_Div/result2_i_1__4/O
                         net (fo=2, routed)           0.528    32.207    teylor_sqrt/conv/genblk1[7].F_Div/x_iter[6]_56[16]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    35.045 r  teylor_sqrt/conv/genblk1[7].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.047    teylor_sqrt/conv/genblk1[7].F_Div/result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.107    36.154 r  teylor_sqrt/conv/genblk1[7].F_Div/result2__0/P[19]
                         net (fo=2, routed)           1.191    37.345    teylor_sqrt/conv/genblk1[7].F_Div/result2__0_n_86
    SLICE_X47Y88         LUT3 (Prop_lut3_I0_O)        0.097    37.442 r  teylor_sqrt/conv/genblk1[7].F_Div/result2_i_5__5/O
                         net (fo=2, routed)           0.608    38.050    teylor_sqrt/conv/genblk1[8].F_Div/x_iter[7]_55[12]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    40.888 r  teylor_sqrt/conv/genblk1[8].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.890    teylor_sqrt/conv/genblk1[8].F_Div/result2_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    41.997 r  teylor_sqrt/conv/genblk1[8].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.852    42.849    teylor_sqrt/conv/genblk1[8].F_Div/result2__0_n_82
    SLICE_X57Y94         LUT3 (Prop_lut3_I0_O)        0.097    42.946 r  teylor_sqrt/conv/genblk1[8].F_Div/result2_i_1__6/O
                         net (fo=2, routed)           0.268    43.215    teylor_sqrt/conv/genblk1[9].F_Div/x_iter[8]_54[16]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    46.053 r  teylor_sqrt/conv/genblk1[9].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.055    teylor_sqrt/conv/genblk1[9].F_Div/result2_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.162 r  teylor_sqrt/conv/genblk1[9].F_Div/result2__0/P[30]
                         net (fo=31, routed)          0.664    47.826    teylor_sqrt/conv/genblk1[9].F_Div/p_0_in
    SLICE_X58Y92         LUT3 (Prop_lut3_I1_O)        0.097    47.923 r  teylor_sqrt/conv/genblk1[9].F_Div/genblk1[10].step2_x_iter[9][28]_i_1/O
                         net (fo=1, routed)           0.000    47.923    teylor_sqrt/conv/x_iter[9]_53[28]
    SLICE_X58Y92         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.142     9.238    teylor_sqrt/conv/clk_out1
    SLICE_X58Y92         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][28]/C
                         clock pessimism              0.348     9.586    
                         clock uncertainty           -0.074     9.512    
    SLICE_X58Y92         FDRE (Setup_fdre_C_D)        0.069     9.581    teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][28]
  -------------------------------------------------------------------
                         required time                          9.581    
                         arrival time                         -47.923    
  -------------------------------------------------------------------
                         slack                                -38.342    

Slack (VIOLATED) :        -38.339ns  (required time - arrival time)
  Source:                 teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        48.223ns  (logic 36.500ns (75.690%)  route 11.723ns (24.310%))
  Logic Levels:           26  (DSP48E1=17 LUT3=9)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.764ns = ( 9.236 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.312    -0.305    teylor_sqrt/conv/genblk1[1].F_Div/clk_out1
    DSP48_X1Y26          DSP48E1                                      r  teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.960     2.655 r  teylor_sqrt/conv/genblk1[1].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     2.657    teylor_sqrt/conv/genblk1[1].F_Div/result2_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     3.764 r  teylor_sqrt/conv/genblk1[1].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.909     4.673    teylor_sqrt/conv/genblk1[1].F_Div/result2__0_n_82
    SLICE_X57Y74         LUT3 (Prop_lut3_I0_O)        0.097     4.770 r  teylor_sqrt/conv/genblk1[1].F_Div/result2_i_1/O
                         net (fo=2, routed)           0.270     5.040    teylor_sqrt/conv/genblk1[2].F_Div/x_iter[1]_61[16]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     7.878 r  teylor_sqrt/conv/genblk1[2].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.880    teylor_sqrt/conv/genblk1[2].F_Div/result2_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     8.987 r  teylor_sqrt/conv/genblk1[2].F_Div/result2__0/P[30]
                         net (fo=50, routed)          1.155    10.142    teylor_sqrt/conv/genblk1[2].F_Div/result2__0_0[0]
    SLICE_X34Y74         LUT3 (Prop_lut3_I1_O)        0.097    10.239 r  teylor_sqrt/conv/genblk1[2].F_Div/result2_i_15__0/O
                         net (fo=2, routed)           0.781    11.020    teylor_sqrt/conv/genblk1[3].F_Div/x_iter[2]_60[2]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      2.838    13.858 r  teylor_sqrt/conv/genblk1[3].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.860    teylor_sqrt/conv/genblk1[3].F_Div/result2_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    14.967 r  teylor_sqrt/conv/genblk1[3].F_Div/result2__0/P[30]
                         net (fo=52, routed)          1.096    16.063    teylor_sqrt/conv/genblk1[3].F_Div/P[0]
    SLICE_X11Y66         LUT3 (Prop_lut3_I1_O)        0.097    16.160 r  teylor_sqrt/conv/genblk1[3].F_Div/result2_i_10__1/O
                         net (fo=2, routed)           0.269    16.429    teylor_sqrt/conv/genblk1[4].F_Div/x_iter[3]_59[7]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    19.267 r  teylor_sqrt/conv/genblk1[4].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.269    teylor_sqrt/conv/genblk1[4].F_Div/result2_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.376 r  teylor_sqrt/conv/genblk1[4].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.912    21.288    teylor_sqrt/conv/genblk1[4].F_Div/result2__0_n_82
    SLICE_X11Y74         LUT3 (Prop_lut3_I0_O)        0.097    21.385 r  teylor_sqrt/conv/genblk1[4].F_Div/result2_i_1__2/O
                         net (fo=2, routed)           0.267    21.652    teylor_sqrt/conv/genblk1[5].F_Div/x_iter[4]_58[16]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.490 r  teylor_sqrt/conv/genblk1[5].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.492    teylor_sqrt/conv/genblk1[5].F_Div/result2_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    25.599 r  teylor_sqrt/conv/genblk1[5].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.872    26.471    teylor_sqrt/conv/genblk1[5].F_Div/result2__0_n_82
    SLICE_X11Y82         LUT3 (Prop_lut3_I0_O)        0.097    26.568 r  teylor_sqrt/conv/genblk1[5].F_Div/result2_i_1__3/O
                         net (fo=2, routed)           0.376    26.945    teylor_sqrt/conv/genblk1[6].F_Div/x_iter[5]_57[16]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    29.783 r  teylor_sqrt/conv/genblk1[6].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.785    teylor_sqrt/conv/genblk1[6].F_Div/result2_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.892 r  teylor_sqrt/conv/genblk1[6].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.690    31.582    teylor_sqrt/conv/genblk1[6].F_Div/result2__0_n_82
    SLICE_X11Y86         LUT3 (Prop_lut3_I0_O)        0.097    31.679 r  teylor_sqrt/conv/genblk1[6].F_Div/result2_i_1__4/O
                         net (fo=2, routed)           0.528    32.207    teylor_sqrt/conv/genblk1[7].F_Div/x_iter[6]_56[16]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    35.045 r  teylor_sqrt/conv/genblk1[7].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.047    teylor_sqrt/conv/genblk1[7].F_Div/result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.107    36.154 r  teylor_sqrt/conv/genblk1[7].F_Div/result2__0/P[19]
                         net (fo=2, routed)           1.191    37.345    teylor_sqrt/conv/genblk1[7].F_Div/result2__0_n_86
    SLICE_X47Y88         LUT3 (Prop_lut3_I0_O)        0.097    37.442 r  teylor_sqrt/conv/genblk1[7].F_Div/result2_i_5__5/O
                         net (fo=2, routed)           0.608    38.050    teylor_sqrt/conv/genblk1[8].F_Div/x_iter[7]_55[12]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    40.888 r  teylor_sqrt/conv/genblk1[8].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.890    teylor_sqrt/conv/genblk1[8].F_Div/result2_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    41.997 r  teylor_sqrt/conv/genblk1[8].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.852    42.849    teylor_sqrt/conv/genblk1[8].F_Div/result2__0_n_82
    SLICE_X57Y94         LUT3 (Prop_lut3_I0_O)        0.097    42.946 r  teylor_sqrt/conv/genblk1[8].F_Div/result2_i_1__6/O
                         net (fo=2, routed)           0.268    43.215    teylor_sqrt/conv/genblk1[9].F_Div/x_iter[8]_54[16]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    46.053 r  teylor_sqrt/conv/genblk1[9].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.055    teylor_sqrt/conv/genblk1[9].F_Div/result2_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.162 r  teylor_sqrt/conv/genblk1[9].F_Div/result2__0/P[30]
                         net (fo=31, routed)          0.660    47.821    teylor_sqrt/conv/genblk1[9].F_Div/p_0_in
    SLICE_X56Y91         LUT3 (Prop_lut3_I1_O)        0.097    47.918 r  teylor_sqrt/conv/genblk1[9].F_Div/genblk1[10].step2_x_iter[9][29]_i_1/O
                         net (fo=1, routed)           0.000    47.918    teylor_sqrt/conv/x_iter[9]_53[29]
    SLICE_X56Y91         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.140     9.236    teylor_sqrt/conv/clk_out1
    SLICE_X56Y91         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][29]/C
                         clock pessimism              0.348     9.584    
                         clock uncertainty           -0.074     9.510    
    SLICE_X56Y91         FDRE (Setup_fdre_C_D)        0.070     9.580    teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][29]
  -------------------------------------------------------------------
                         required time                          9.580    
                         arrival time                         -47.918    
  -------------------------------------------------------------------
                         slack                                -38.339    

Slack (VIOLATED) :        -38.326ns  (required time - arrival time)
  Source:                 teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        48.173ns  (logic 36.500ns (75.769%)  route 11.673ns (24.231%))
  Logic Levels:           26  (DSP48E1=17 LUT3=9)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.764ns = ( 9.236 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.312    -0.305    teylor_sqrt/conv/genblk1[1].F_Div/clk_out1
    DSP48_X1Y26          DSP48E1                                      r  teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.960     2.655 r  teylor_sqrt/conv/genblk1[1].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     2.657    teylor_sqrt/conv/genblk1[1].F_Div/result2_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     3.764 r  teylor_sqrt/conv/genblk1[1].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.909     4.673    teylor_sqrt/conv/genblk1[1].F_Div/result2__0_n_82
    SLICE_X57Y74         LUT3 (Prop_lut3_I0_O)        0.097     4.770 r  teylor_sqrt/conv/genblk1[1].F_Div/result2_i_1/O
                         net (fo=2, routed)           0.270     5.040    teylor_sqrt/conv/genblk1[2].F_Div/x_iter[1]_61[16]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     7.878 r  teylor_sqrt/conv/genblk1[2].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.880    teylor_sqrt/conv/genblk1[2].F_Div/result2_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     8.987 r  teylor_sqrt/conv/genblk1[2].F_Div/result2__0/P[30]
                         net (fo=50, routed)          1.155    10.142    teylor_sqrt/conv/genblk1[2].F_Div/result2__0_0[0]
    SLICE_X34Y74         LUT3 (Prop_lut3_I1_O)        0.097    10.239 r  teylor_sqrt/conv/genblk1[2].F_Div/result2_i_15__0/O
                         net (fo=2, routed)           0.781    11.020    teylor_sqrt/conv/genblk1[3].F_Div/x_iter[2]_60[2]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      2.838    13.858 r  teylor_sqrt/conv/genblk1[3].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.860    teylor_sqrt/conv/genblk1[3].F_Div/result2_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    14.967 r  teylor_sqrt/conv/genblk1[3].F_Div/result2__0/P[30]
                         net (fo=52, routed)          1.096    16.063    teylor_sqrt/conv/genblk1[3].F_Div/P[0]
    SLICE_X11Y66         LUT3 (Prop_lut3_I1_O)        0.097    16.160 r  teylor_sqrt/conv/genblk1[3].F_Div/result2_i_10__1/O
                         net (fo=2, routed)           0.269    16.429    teylor_sqrt/conv/genblk1[4].F_Div/x_iter[3]_59[7]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    19.267 r  teylor_sqrt/conv/genblk1[4].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.269    teylor_sqrt/conv/genblk1[4].F_Div/result2_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.376 r  teylor_sqrt/conv/genblk1[4].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.912    21.288    teylor_sqrt/conv/genblk1[4].F_Div/result2__0_n_82
    SLICE_X11Y74         LUT3 (Prop_lut3_I0_O)        0.097    21.385 r  teylor_sqrt/conv/genblk1[4].F_Div/result2_i_1__2/O
                         net (fo=2, routed)           0.267    21.652    teylor_sqrt/conv/genblk1[5].F_Div/x_iter[4]_58[16]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.490 r  teylor_sqrt/conv/genblk1[5].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.492    teylor_sqrt/conv/genblk1[5].F_Div/result2_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    25.599 r  teylor_sqrt/conv/genblk1[5].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.872    26.471    teylor_sqrt/conv/genblk1[5].F_Div/result2__0_n_82
    SLICE_X11Y82         LUT3 (Prop_lut3_I0_O)        0.097    26.568 r  teylor_sqrt/conv/genblk1[5].F_Div/result2_i_1__3/O
                         net (fo=2, routed)           0.376    26.945    teylor_sqrt/conv/genblk1[6].F_Div/x_iter[5]_57[16]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    29.783 r  teylor_sqrt/conv/genblk1[6].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.785    teylor_sqrt/conv/genblk1[6].F_Div/result2_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.892 r  teylor_sqrt/conv/genblk1[6].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.690    31.582    teylor_sqrt/conv/genblk1[6].F_Div/result2__0_n_82
    SLICE_X11Y86         LUT3 (Prop_lut3_I0_O)        0.097    31.679 r  teylor_sqrt/conv/genblk1[6].F_Div/result2_i_1__4/O
                         net (fo=2, routed)           0.528    32.207    teylor_sqrt/conv/genblk1[7].F_Div/x_iter[6]_56[16]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    35.045 r  teylor_sqrt/conv/genblk1[7].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.047    teylor_sqrt/conv/genblk1[7].F_Div/result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.107    36.154 r  teylor_sqrt/conv/genblk1[7].F_Div/result2__0/P[19]
                         net (fo=2, routed)           1.191    37.345    teylor_sqrt/conv/genblk1[7].F_Div/result2__0_n_86
    SLICE_X47Y88         LUT3 (Prop_lut3_I0_O)        0.097    37.442 r  teylor_sqrt/conv/genblk1[7].F_Div/result2_i_5__5/O
                         net (fo=2, routed)           0.608    38.050    teylor_sqrt/conv/genblk1[8].F_Div/x_iter[7]_55[12]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    40.888 r  teylor_sqrt/conv/genblk1[8].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.890    teylor_sqrt/conv/genblk1[8].F_Div/result2_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    41.997 r  teylor_sqrt/conv/genblk1[8].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.852    42.849    teylor_sqrt/conv/genblk1[8].F_Div/result2__0_n_82
    SLICE_X57Y94         LUT3 (Prop_lut3_I0_O)        0.097    42.946 r  teylor_sqrt/conv/genblk1[8].F_Div/result2_i_1__6/O
                         net (fo=2, routed)           0.268    43.215    teylor_sqrt/conv/genblk1[9].F_Div/x_iter[8]_54[16]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    46.053 r  teylor_sqrt/conv/genblk1[9].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.055    teylor_sqrt/conv/genblk1[9].F_Div/result2_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.162 r  teylor_sqrt/conv/genblk1[9].F_Div/result2__0/P[30]
                         net (fo=31, routed)          0.609    47.771    teylor_sqrt/conv/genblk1[9].F_Div/p_0_in
    SLICE_X57Y91         LUT3 (Prop_lut3_I1_O)        0.097    47.868 r  teylor_sqrt/conv/genblk1[9].F_Div/genblk1[10].step2_x_iter[9][25]_i_1/O
                         net (fo=1, routed)           0.000    47.868    teylor_sqrt/conv/x_iter[9]_53[25]
    SLICE_X57Y91         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.140     9.236    teylor_sqrt/conv/clk_out1
    SLICE_X57Y91         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][25]/C
                         clock pessimism              0.348     9.584    
                         clock uncertainty           -0.074     9.510    
    SLICE_X57Y91         FDRE (Setup_fdre_C_D)        0.032     9.542    teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][25]
  -------------------------------------------------------------------
                         required time                          9.542    
                         arrival time                         -47.868    
  -------------------------------------------------------------------
                         slack                                -38.326    

Slack (VIOLATED) :        -38.312ns  (required time - arrival time)
  Source:                 teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        48.158ns  (logic 36.500ns (75.792%)  route 11.658ns (24.208%))
  Logic Levels:           26  (DSP48E1=17 LUT3=9)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.764ns = ( 9.236 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.312    -0.305    teylor_sqrt/conv/genblk1[1].F_Div/clk_out1
    DSP48_X1Y26          DSP48E1                                      r  teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.960     2.655 r  teylor_sqrt/conv/genblk1[1].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     2.657    teylor_sqrt/conv/genblk1[1].F_Div/result2_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     3.764 r  teylor_sqrt/conv/genblk1[1].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.909     4.673    teylor_sqrt/conv/genblk1[1].F_Div/result2__0_n_82
    SLICE_X57Y74         LUT3 (Prop_lut3_I0_O)        0.097     4.770 r  teylor_sqrt/conv/genblk1[1].F_Div/result2_i_1/O
                         net (fo=2, routed)           0.270     5.040    teylor_sqrt/conv/genblk1[2].F_Div/x_iter[1]_61[16]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     7.878 r  teylor_sqrt/conv/genblk1[2].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.880    teylor_sqrt/conv/genblk1[2].F_Div/result2_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     8.987 r  teylor_sqrt/conv/genblk1[2].F_Div/result2__0/P[30]
                         net (fo=50, routed)          1.155    10.142    teylor_sqrt/conv/genblk1[2].F_Div/result2__0_0[0]
    SLICE_X34Y74         LUT3 (Prop_lut3_I1_O)        0.097    10.239 r  teylor_sqrt/conv/genblk1[2].F_Div/result2_i_15__0/O
                         net (fo=2, routed)           0.781    11.020    teylor_sqrt/conv/genblk1[3].F_Div/x_iter[2]_60[2]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      2.838    13.858 r  teylor_sqrt/conv/genblk1[3].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.860    teylor_sqrt/conv/genblk1[3].F_Div/result2_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    14.967 r  teylor_sqrt/conv/genblk1[3].F_Div/result2__0/P[30]
                         net (fo=52, routed)          1.096    16.063    teylor_sqrt/conv/genblk1[3].F_Div/P[0]
    SLICE_X11Y66         LUT3 (Prop_lut3_I1_O)        0.097    16.160 r  teylor_sqrt/conv/genblk1[3].F_Div/result2_i_10__1/O
                         net (fo=2, routed)           0.269    16.429    teylor_sqrt/conv/genblk1[4].F_Div/x_iter[3]_59[7]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    19.267 r  teylor_sqrt/conv/genblk1[4].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.269    teylor_sqrt/conv/genblk1[4].F_Div/result2_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.376 r  teylor_sqrt/conv/genblk1[4].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.912    21.288    teylor_sqrt/conv/genblk1[4].F_Div/result2__0_n_82
    SLICE_X11Y74         LUT3 (Prop_lut3_I0_O)        0.097    21.385 r  teylor_sqrt/conv/genblk1[4].F_Div/result2_i_1__2/O
                         net (fo=2, routed)           0.267    21.652    teylor_sqrt/conv/genblk1[5].F_Div/x_iter[4]_58[16]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.490 r  teylor_sqrt/conv/genblk1[5].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.492    teylor_sqrt/conv/genblk1[5].F_Div/result2_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    25.599 r  teylor_sqrt/conv/genblk1[5].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.872    26.471    teylor_sqrt/conv/genblk1[5].F_Div/result2__0_n_82
    SLICE_X11Y82         LUT3 (Prop_lut3_I0_O)        0.097    26.568 r  teylor_sqrt/conv/genblk1[5].F_Div/result2_i_1__3/O
                         net (fo=2, routed)           0.376    26.945    teylor_sqrt/conv/genblk1[6].F_Div/x_iter[5]_57[16]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    29.783 r  teylor_sqrt/conv/genblk1[6].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.785    teylor_sqrt/conv/genblk1[6].F_Div/result2_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.892 r  teylor_sqrt/conv/genblk1[6].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.690    31.582    teylor_sqrt/conv/genblk1[6].F_Div/result2__0_n_82
    SLICE_X11Y86         LUT3 (Prop_lut3_I0_O)        0.097    31.679 r  teylor_sqrt/conv/genblk1[6].F_Div/result2_i_1__4/O
                         net (fo=2, routed)           0.528    32.207    teylor_sqrt/conv/genblk1[7].F_Div/x_iter[6]_56[16]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    35.045 r  teylor_sqrt/conv/genblk1[7].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.047    teylor_sqrt/conv/genblk1[7].F_Div/result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.107    36.154 r  teylor_sqrt/conv/genblk1[7].F_Div/result2__0/P[19]
                         net (fo=2, routed)           1.191    37.345    teylor_sqrt/conv/genblk1[7].F_Div/result2__0_n_86
    SLICE_X47Y88         LUT3 (Prop_lut3_I0_O)        0.097    37.442 r  teylor_sqrt/conv/genblk1[7].F_Div/result2_i_5__5/O
                         net (fo=2, routed)           0.608    38.050    teylor_sqrt/conv/genblk1[8].F_Div/x_iter[7]_55[12]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    40.888 r  teylor_sqrt/conv/genblk1[8].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.890    teylor_sqrt/conv/genblk1[8].F_Div/result2_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    41.997 r  teylor_sqrt/conv/genblk1[8].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.852    42.849    teylor_sqrt/conv/genblk1[8].F_Div/result2__0_n_82
    SLICE_X57Y94         LUT3 (Prop_lut3_I0_O)        0.097    42.946 r  teylor_sqrt/conv/genblk1[8].F_Div/result2_i_1__6/O
                         net (fo=2, routed)           0.268    43.215    teylor_sqrt/conv/genblk1[9].F_Div/x_iter[8]_54[16]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    46.053 r  teylor_sqrt/conv/genblk1[9].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.055    teylor_sqrt/conv/genblk1[9].F_Div/result2_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    47.162 r  teylor_sqrt/conv/genblk1[9].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.595    47.757    teylor_sqrt/conv/genblk1[9].F_Div/result2__0_n_82
    SLICE_X57Y90         LUT3 (Prop_lut3_I0_O)        0.097    47.854 r  teylor_sqrt/conv/genblk1[9].F_Div/genblk1[10].step2_x_iter[9][16]_i_1/O
                         net (fo=1, routed)           0.000    47.854    teylor_sqrt/conv/x_iter[9]_53[16]
    SLICE_X57Y90         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.140     9.236    teylor_sqrt/conv/clk_out1
    SLICE_X57Y90         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][16]/C
                         clock pessimism              0.348     9.584    
                         clock uncertainty           -0.074     9.510    
    SLICE_X57Y90         FDRE (Setup_fdre_C_D)        0.032     9.542    teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][16]
  -------------------------------------------------------------------
                         required time                          9.542    
                         arrival time                         -47.854    
  -------------------------------------------------------------------
                         slack                                -38.312    

Slack (VIOLATED) :        -38.311ns  (required time - arrival time)
  Source:                 teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        48.158ns  (logic 36.500ns (75.792%)  route 11.658ns (24.208%))
  Logic Levels:           26  (DSP48E1=17 LUT3=9)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 9.237 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.312    -0.305    teylor_sqrt/conv/genblk1[1].F_Div/clk_out1
    DSP48_X1Y26          DSP48E1                                      r  teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.960     2.655 r  teylor_sqrt/conv/genblk1[1].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     2.657    teylor_sqrt/conv/genblk1[1].F_Div/result2_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     3.764 r  teylor_sqrt/conv/genblk1[1].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.909     4.673    teylor_sqrt/conv/genblk1[1].F_Div/result2__0_n_82
    SLICE_X57Y74         LUT3 (Prop_lut3_I0_O)        0.097     4.770 r  teylor_sqrt/conv/genblk1[1].F_Div/result2_i_1/O
                         net (fo=2, routed)           0.270     5.040    teylor_sqrt/conv/genblk1[2].F_Div/x_iter[1]_61[16]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     7.878 r  teylor_sqrt/conv/genblk1[2].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.880    teylor_sqrt/conv/genblk1[2].F_Div/result2_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     8.987 r  teylor_sqrt/conv/genblk1[2].F_Div/result2__0/P[30]
                         net (fo=50, routed)          1.155    10.142    teylor_sqrt/conv/genblk1[2].F_Div/result2__0_0[0]
    SLICE_X34Y74         LUT3 (Prop_lut3_I1_O)        0.097    10.239 r  teylor_sqrt/conv/genblk1[2].F_Div/result2_i_15__0/O
                         net (fo=2, routed)           0.781    11.020    teylor_sqrt/conv/genblk1[3].F_Div/x_iter[2]_60[2]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      2.838    13.858 r  teylor_sqrt/conv/genblk1[3].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.860    teylor_sqrt/conv/genblk1[3].F_Div/result2_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    14.967 r  teylor_sqrt/conv/genblk1[3].F_Div/result2__0/P[30]
                         net (fo=52, routed)          1.096    16.063    teylor_sqrt/conv/genblk1[3].F_Div/P[0]
    SLICE_X11Y66         LUT3 (Prop_lut3_I1_O)        0.097    16.160 r  teylor_sqrt/conv/genblk1[3].F_Div/result2_i_10__1/O
                         net (fo=2, routed)           0.269    16.429    teylor_sqrt/conv/genblk1[4].F_Div/x_iter[3]_59[7]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    19.267 r  teylor_sqrt/conv/genblk1[4].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.269    teylor_sqrt/conv/genblk1[4].F_Div/result2_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.376 r  teylor_sqrt/conv/genblk1[4].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.912    21.288    teylor_sqrt/conv/genblk1[4].F_Div/result2__0_n_82
    SLICE_X11Y74         LUT3 (Prop_lut3_I0_O)        0.097    21.385 r  teylor_sqrt/conv/genblk1[4].F_Div/result2_i_1__2/O
                         net (fo=2, routed)           0.267    21.652    teylor_sqrt/conv/genblk1[5].F_Div/x_iter[4]_58[16]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.490 r  teylor_sqrt/conv/genblk1[5].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.492    teylor_sqrt/conv/genblk1[5].F_Div/result2_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    25.599 r  teylor_sqrt/conv/genblk1[5].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.872    26.471    teylor_sqrt/conv/genblk1[5].F_Div/result2__0_n_82
    SLICE_X11Y82         LUT3 (Prop_lut3_I0_O)        0.097    26.568 r  teylor_sqrt/conv/genblk1[5].F_Div/result2_i_1__3/O
                         net (fo=2, routed)           0.376    26.945    teylor_sqrt/conv/genblk1[6].F_Div/x_iter[5]_57[16]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    29.783 r  teylor_sqrt/conv/genblk1[6].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.785    teylor_sqrt/conv/genblk1[6].F_Div/result2_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.892 r  teylor_sqrt/conv/genblk1[6].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.690    31.582    teylor_sqrt/conv/genblk1[6].F_Div/result2__0_n_82
    SLICE_X11Y86         LUT3 (Prop_lut3_I0_O)        0.097    31.679 r  teylor_sqrt/conv/genblk1[6].F_Div/result2_i_1__4/O
                         net (fo=2, routed)           0.528    32.207    teylor_sqrt/conv/genblk1[7].F_Div/x_iter[6]_56[16]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    35.045 r  teylor_sqrt/conv/genblk1[7].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.047    teylor_sqrt/conv/genblk1[7].F_Div/result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.107    36.154 r  teylor_sqrt/conv/genblk1[7].F_Div/result2__0/P[19]
                         net (fo=2, routed)           1.191    37.345    teylor_sqrt/conv/genblk1[7].F_Div/result2__0_n_86
    SLICE_X47Y88         LUT3 (Prop_lut3_I0_O)        0.097    37.442 r  teylor_sqrt/conv/genblk1[7].F_Div/result2_i_5__5/O
                         net (fo=2, routed)           0.608    38.050    teylor_sqrt/conv/genblk1[8].F_Div/x_iter[7]_55[12]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    40.888 r  teylor_sqrt/conv/genblk1[8].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.890    teylor_sqrt/conv/genblk1[8].F_Div/result2_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    41.997 r  teylor_sqrt/conv/genblk1[8].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.852    42.849    teylor_sqrt/conv/genblk1[8].F_Div/result2__0_n_82
    SLICE_X57Y94         LUT3 (Prop_lut3_I0_O)        0.097    42.946 r  teylor_sqrt/conv/genblk1[8].F_Div/result2_i_1__6/O
                         net (fo=2, routed)           0.268    43.215    teylor_sqrt/conv/genblk1[9].F_Div/x_iter[8]_54[16]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    46.053 r  teylor_sqrt/conv/genblk1[9].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.055    teylor_sqrt/conv/genblk1[9].F_Div/result2_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.162 r  teylor_sqrt/conv/genblk1[9].F_Div/result2__0/P[30]
                         net (fo=31, routed)          0.595    47.756    teylor_sqrt/conv/genblk1[9].F_Div/p_0_in
    SLICE_X57Y94         LUT3 (Prop_lut3_I1_O)        0.097    47.853 r  teylor_sqrt/conv/genblk1[9].F_Div/genblk1[10].step2_x_iter[9][9]_i_1/O
                         net (fo=1, routed)           0.000    47.853    teylor_sqrt/conv/x_iter[9]_53[9]
    SLICE_X57Y94         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.141     9.237    teylor_sqrt/conv/clk_out1
    SLICE_X57Y94         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][9]/C
                         clock pessimism              0.348     9.585    
                         clock uncertainty           -0.074     9.511    
    SLICE_X57Y94         FDRE (Setup_fdre_C_D)        0.032     9.543    teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][9]
  -------------------------------------------------------------------
                         required time                          9.543    
                         arrival time                         -47.853    
  -------------------------------------------------------------------
                         slack                                -38.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 csr_x_in_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/step1_x_reg[18]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (59.032%)  route 0.114ns (40.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.559    -0.605    clk_gen
    SLICE_X54Y66         FDRE                                         r  csr_x_in_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  csr_x_in_reg[18]/Q
                         net (fo=1, routed)           0.114    -0.327    teylor_sqrt/conv/Q[1]
    SLICE_X56Y65         SRL16E                                       r  teylor_sqrt/conv/step1_x_reg[18]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.829    -0.844    teylor_sqrt/conv/clk_out1
    SLICE_X56Y65         SRL16E                                       r  teylor_sqrt/conv/step1_x_reg[18]_srl2/CLK
                         clock pessimism              0.275    -0.569    
    SLICE_X56Y65         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.460    teylor_sqrt/conv/step1_x_reg[18]_srl2
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 csr_x_in_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/step1_x_reg[20]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.821%)  route 0.115ns (41.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.559    -0.605    clk_gen
    SLICE_X54Y66         FDRE                                         r  csr_x_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  csr_x_in_reg[20]/Q
                         net (fo=1, routed)           0.115    -0.326    teylor_sqrt/conv/Q[3]
    SLICE_X56Y65         SRL16E                                       r  teylor_sqrt/conv/step1_x_reg[20]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.829    -0.844    teylor_sqrt/conv/clk_out1
    SLICE_X56Y65         SRL16E                                       r  teylor_sqrt/conv/step1_x_reg[20]_srl2/CLK
                         clock pessimism              0.275    -0.569    
    SLICE_X56Y65         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.461    teylor_sqrt/conv/step1_x_reg[20]_srl2
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 csr_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.161%)  route 0.108ns (36.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.551    -0.613    clk_gen
    SLICE_X55Y74         FDRE                                         r  csr_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  csr_rdata_reg[9]/Q
                         net (fo=1, routed)           0.108    -0.364    udm/udm_controller/RD_DATA_reg_reg[9]_0
    SLICE_X56Y74         LUT6 (Prop_lut6_I2_O)        0.045    -0.319 r  udm/udm_controller/RD_DATA_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    udm/udm_controller/RD_DATA_reg[9]
    SLICE_X56Y74         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.819    -0.854    udm/udm_controller/clk_out1
    SLICE_X56Y74         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[9]/C
                         clock pessimism              0.275    -0.579    
    SLICE_X56Y74         FDRE (Hold_fdre_C_D)         0.121    -0.458    udm/udm_controller/RD_DATA_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 csr_x_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/step1_x_reg[17]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (59.032%)  route 0.114ns (40.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.559    -0.605    clk_gen
    SLICE_X54Y66         FDRE                                         r  csr_x_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  csr_x_in_reg[17]/Q
                         net (fo=1, routed)           0.114    -0.327    teylor_sqrt/conv/Q[0]
    SLICE_X56Y65         SRL16E                                       r  teylor_sqrt/conv/step1_x_reg[17]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.829    -0.844    teylor_sqrt/conv/clk_out1
    SLICE_X56Y65         SRL16E                                       r  teylor_sqrt/conv/step1_x_reg[17]_srl2/CLK
                         clock pessimism              0.275    -0.569    
    SLICE_X56Y65         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.467    teylor_sqrt/conv/step1_x_reg[17]_srl2
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 csr_x_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/step1_x_reg[25]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.637%)  route 0.116ns (41.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.559    -0.605    clk_gen
    SLICE_X46Y68         FDRE                                         r  csr_x_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  csr_x_in_reg[25]/Q
                         net (fo=1, routed)           0.116    -0.326    teylor_sqrt/conv/Q[8]
    SLICE_X42Y68         SRL16E                                       r  teylor_sqrt/conv/step1_x_reg[25]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.829    -0.844    teylor_sqrt/conv/clk_out1
    SLICE_X42Y68         SRL16E                                       r  teylor_sqrt/conv/step1_x_reg[25]_srl2/CLK
                         clock pessimism              0.275    -0.569    
    SLICE_X42Y68         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.467    teylor_sqrt/conv/step1_x_reg[25]_srl2
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 teylor_sqrt/mul_back/step2_x_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/mul_back/x_mult_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.390%)  route 0.090ns (32.610%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.561    -0.603    teylor_sqrt/mul_back/clk_out1
    SLICE_X61Y66         FDRE                                         r  teylor_sqrt/mul_back/step2_x_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  teylor_sqrt/mul_back/step2_x_reg[18]/Q
                         net (fo=1, routed)           0.090    -0.372    teylor_sqrt/mul_back/step2_x[18]
    SLICE_X60Y66         LUT3 (Prop_lut3_I1_O)        0.045    -0.327 r  teylor_sqrt/mul_back/x_mult[0][18]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    teylor_sqrt/mul_back/p_0_in[18]
    SLICE_X60Y66         FDRE                                         r  teylor_sqrt/mul_back/x_mult_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.830    -0.843    teylor_sqrt/mul_back/clk_out1
    SLICE_X60Y66         FDRE                                         r  teylor_sqrt/mul_back/x_mult_reg[0][18]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X60Y66         FDRE (Hold_fdre_C_D)         0.121    -0.469    teylor_sqrt/mul_back/x_mult_reg[0][18]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 csr_x_in_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/x_iter_reg[0][31]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.210%)  route 0.158ns (52.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.558    -0.606    clk_gen
    SLICE_X47Y69         FDRE                                         r  csr_x_in_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  csr_x_in_reg[31]/Q
                         net (fo=1, routed)           0.158    -0.308    teylor_sqrt/conv/Q[14]
    SLICE_X42Y71         SRL16E                                       r  teylor_sqrt/conv/x_iter_reg[0][31]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.826    -0.847    teylor_sqrt/conv/clk_out1
    SLICE_X42Y71         SRL16E                                       r  teylor_sqrt/conv/x_iter_reg[0][31]_srl3/CLK
                         clock pessimism              0.275    -0.572    
    SLICE_X42Y71         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.455    teylor_sqrt/conv/x_iter_reg[0][31]_srl3
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 csr_x_in_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/step1_x_reg[19]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.821%)  route 0.115ns (41.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.559    -0.605    clk_gen
    SLICE_X54Y66         FDRE                                         r  csr_x_in_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  csr_x_in_reg[19]/Q
                         net (fo=1, routed)           0.115    -0.326    teylor_sqrt/conv/Q[2]
    SLICE_X56Y65         SRL16E                                       r  teylor_sqrt/conv/step1_x_reg[19]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.829    -0.844    teylor_sqrt/conv/clk_out1
    SLICE_X56Y65         SRL16E                                       r  teylor_sqrt/conv/step1_x_reg[19]_srl2/CLK
                         clock pessimism              0.275    -0.569    
    SLICE_X56Y65         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.475    teylor_sqrt/conv/step1_x_reg[19]_srl2
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_dout_bo_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.463%)  route 0.098ns (34.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.560    -0.604    udm/udm_controller/clk_out1
    SLICE_X44Y69         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  udm/udm_controller/tx_dout_bo_reg[5]/Q
                         net (fo=1, routed)           0.098    -0.365    udm/uart_tx/tx_dout_bo[5]
    SLICE_X42Y69         LUT4 (Prop_lut4_I0_O)        0.045    -0.320 r  udm/uart_tx/databuf[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    udm/uart_tx/databuf[5]
    SLICE_X42Y69         FDRE                                         r  udm/uart_tx/databuf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.828    -0.845    udm/uart_tx/clk_out1
    SLICE_X42Y69         FDRE                                         r  udm/uart_tx/databuf_reg[5]/C
                         clock pessimism              0.255    -0.590    
    SLICE_X42Y69         FDRE (Hold_fdre_C_D)         0.121    -0.469    udm/uart_tx/databuf_reg[5]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 teylor_sqrt/conv/x_iter_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/genblk1[1].step2_x_iter_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.162%)  route 0.115ns (44.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.563    -0.601    teylor_sqrt/conv/clk_out1
    SLICE_X43Y66         FDRE                                         r  teylor_sqrt/conv/x_iter_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  teylor_sqrt/conv/x_iter_reg[0][10]/Q
                         net (fo=1, routed)           0.115    -0.346    teylor_sqrt/conv/x_iter_reg_n_0_[0][10]
    SLICE_X41Y66         FDRE                                         r  teylor_sqrt/conv/genblk1[1].step2_x_iter_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.833    -0.840    teylor_sqrt/conv/clk_out1
    SLICE_X41Y66         FDRE                                         r  teylor_sqrt/conv/genblk1[1].step2_x_iter_reg[0][10]/C
                         clock pessimism              0.275    -0.565    
    SLICE_X41Y66         FDRE (Hold_fdre_C_D)         0.070    -0.495    teylor_sqrt/conv/genblk1[1].step2_x_iter_reg[0][10]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X1Y14     testmem/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X1Y14     testmem/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16   sys_clk/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            1.590         10.000      8.410      DSP48_X1Y26      teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y75     LED_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y76     LED_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y73     LED_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y72     LED_reg[10]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y73     LED_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X56Y65     teylor_sqrt/conv/step1_x_reg[17]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X56Y65     teylor_sqrt/conv/step1_x_reg[18]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X56Y65     teylor_sqrt/conv/step1_x_reg[19]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X56Y65     teylor_sqrt/conv/step1_x_reg[20]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X56Y65     teylor_sqrt/conv/step1_x_reg[21]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X56Y65     teylor_sqrt/conv/step1_x_reg[22]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X56Y65     teylor_sqrt/conv/step1_x_reg[23]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X56Y65     teylor_sqrt/conv/step1_x_reg[24]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X42Y71     teylor_sqrt/conv/x_iter_reg[0][31]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X42Y71     teylor_sqrt/conv/x_iter_reg[0][31]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X56Y65     teylor_sqrt/conv/step1_x_reg[17]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X56Y65     teylor_sqrt/conv/step1_x_reg[17]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X56Y65     teylor_sqrt/conv/step1_x_reg[18]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X56Y65     teylor_sqrt/conv/step1_x_reg[18]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X56Y65     teylor_sqrt/conv/step1_x_reg[19]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X56Y65     teylor_sqrt/conv/step1_x_reg[19]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X56Y65     teylor_sqrt/conv/step1_x_reg[20]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X56Y65     teylor_sqrt/conv/step1_x_reg[20]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X56Y65     teylor_sqrt/conv/step1_x_reg[21]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X56Y65     teylor_sqrt/conv/step1_x_reg[21]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk_1
  To Clock:  clkfbout_sys_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :          819  Failing Endpoints,  Worst Slack      -38.440ns,  Total Violation   -11572.891ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -38.440ns  (required time - arrival time)
  Source:                 teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        48.286ns  (logic 36.500ns (75.592%)  route 11.786ns (24.408%))
  Logic Levels:           26  (DSP48E1=17 LUT3=9)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.762ns = ( 9.238 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.312    -0.305    teylor_sqrt/conv/genblk1[1].F_Div/clk_out1
    DSP48_X1Y26          DSP48E1                                      r  teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.960     2.655 r  teylor_sqrt/conv/genblk1[1].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     2.657    teylor_sqrt/conv/genblk1[1].F_Div/result2_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     3.764 r  teylor_sqrt/conv/genblk1[1].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.909     4.673    teylor_sqrt/conv/genblk1[1].F_Div/result2__0_n_82
    SLICE_X57Y74         LUT3 (Prop_lut3_I0_O)        0.097     4.770 r  teylor_sqrt/conv/genblk1[1].F_Div/result2_i_1/O
                         net (fo=2, routed)           0.270     5.040    teylor_sqrt/conv/genblk1[2].F_Div/x_iter[1]_61[16]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     7.878 r  teylor_sqrt/conv/genblk1[2].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.880    teylor_sqrt/conv/genblk1[2].F_Div/result2_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     8.987 r  teylor_sqrt/conv/genblk1[2].F_Div/result2__0/P[30]
                         net (fo=50, routed)          1.155    10.142    teylor_sqrt/conv/genblk1[2].F_Div/result2__0_0[0]
    SLICE_X34Y74         LUT3 (Prop_lut3_I1_O)        0.097    10.239 r  teylor_sqrt/conv/genblk1[2].F_Div/result2_i_15__0/O
                         net (fo=2, routed)           0.781    11.020    teylor_sqrt/conv/genblk1[3].F_Div/x_iter[2]_60[2]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      2.838    13.858 r  teylor_sqrt/conv/genblk1[3].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.860    teylor_sqrt/conv/genblk1[3].F_Div/result2_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    14.967 r  teylor_sqrt/conv/genblk1[3].F_Div/result2__0/P[30]
                         net (fo=52, routed)          1.096    16.063    teylor_sqrt/conv/genblk1[3].F_Div/P[0]
    SLICE_X11Y66         LUT3 (Prop_lut3_I1_O)        0.097    16.160 r  teylor_sqrt/conv/genblk1[3].F_Div/result2_i_10__1/O
                         net (fo=2, routed)           0.269    16.429    teylor_sqrt/conv/genblk1[4].F_Div/x_iter[3]_59[7]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    19.267 r  teylor_sqrt/conv/genblk1[4].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.269    teylor_sqrt/conv/genblk1[4].F_Div/result2_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.376 r  teylor_sqrt/conv/genblk1[4].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.912    21.288    teylor_sqrt/conv/genblk1[4].F_Div/result2__0_n_82
    SLICE_X11Y74         LUT3 (Prop_lut3_I0_O)        0.097    21.385 r  teylor_sqrt/conv/genblk1[4].F_Div/result2_i_1__2/O
                         net (fo=2, routed)           0.267    21.652    teylor_sqrt/conv/genblk1[5].F_Div/x_iter[4]_58[16]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.490 r  teylor_sqrt/conv/genblk1[5].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.492    teylor_sqrt/conv/genblk1[5].F_Div/result2_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    25.599 r  teylor_sqrt/conv/genblk1[5].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.872    26.471    teylor_sqrt/conv/genblk1[5].F_Div/result2__0_n_82
    SLICE_X11Y82         LUT3 (Prop_lut3_I0_O)        0.097    26.568 r  teylor_sqrt/conv/genblk1[5].F_Div/result2_i_1__3/O
                         net (fo=2, routed)           0.376    26.945    teylor_sqrt/conv/genblk1[6].F_Div/x_iter[5]_57[16]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    29.783 r  teylor_sqrt/conv/genblk1[6].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.785    teylor_sqrt/conv/genblk1[6].F_Div/result2_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.892 r  teylor_sqrt/conv/genblk1[6].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.690    31.582    teylor_sqrt/conv/genblk1[6].F_Div/result2__0_n_82
    SLICE_X11Y86         LUT3 (Prop_lut3_I0_O)        0.097    31.679 r  teylor_sqrt/conv/genblk1[6].F_Div/result2_i_1__4/O
                         net (fo=2, routed)           0.528    32.207    teylor_sqrt/conv/genblk1[7].F_Div/x_iter[6]_56[16]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    35.045 r  teylor_sqrt/conv/genblk1[7].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.047    teylor_sqrt/conv/genblk1[7].F_Div/result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.107    36.154 r  teylor_sqrt/conv/genblk1[7].F_Div/result2__0/P[19]
                         net (fo=2, routed)           1.191    37.345    teylor_sqrt/conv/genblk1[7].F_Div/result2__0_n_86
    SLICE_X47Y88         LUT3 (Prop_lut3_I0_O)        0.097    37.442 r  teylor_sqrt/conv/genblk1[7].F_Div/result2_i_5__5/O
                         net (fo=2, routed)           0.608    38.050    teylor_sqrt/conv/genblk1[8].F_Div/x_iter[7]_55[12]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    40.888 r  teylor_sqrt/conv/genblk1[8].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.890    teylor_sqrt/conv/genblk1[8].F_Div/result2_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    41.997 r  teylor_sqrt/conv/genblk1[8].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.852    42.849    teylor_sqrt/conv/genblk1[8].F_Div/result2__0_n_82
    SLICE_X57Y94         LUT3 (Prop_lut3_I0_O)        0.097    42.946 r  teylor_sqrt/conv/genblk1[8].F_Div/result2_i_1__6/O
                         net (fo=2, routed)           0.268    43.215    teylor_sqrt/conv/genblk1[9].F_Div/x_iter[8]_54[16]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    46.053 r  teylor_sqrt/conv/genblk1[9].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.055    teylor_sqrt/conv/genblk1[9].F_Div/result2_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.162 r  teylor_sqrt/conv/genblk1[9].F_Div/result2__0/P[30]
                         net (fo=31, routed)          0.723    47.884    teylor_sqrt/conv/genblk1[9].F_Div/p_0_in
    SLICE_X59Y93         LUT3 (Prop_lut3_I1_O)        0.097    47.981 r  teylor_sqrt/conv/genblk1[9].F_Div/genblk1[10].step2_x_iter[9][7]_i_1/O
                         net (fo=1, routed)           0.000    47.981    teylor_sqrt/conv/x_iter[9]_53[7]
    SLICE_X59Y93         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.142     9.238    teylor_sqrt/conv/clk_out1
    SLICE_X59Y93         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][7]/C
                         clock pessimism              0.348     9.586    
                         clock uncertainty           -0.074     9.511    
    SLICE_X59Y93         FDRE (Setup_fdre_C_D)        0.030     9.541    teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][7]
  -------------------------------------------------------------------
                         required time                          9.541    
                         arrival time                         -47.981    
  -------------------------------------------------------------------
                         slack                                -38.440    

Slack (VIOLATED) :        -38.364ns  (required time - arrival time)
  Source:                 teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        48.210ns  (logic 36.500ns (75.710%)  route 11.710ns (24.290%))
  Logic Levels:           26  (DSP48E1=17 LUT3=9)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 9.237 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.312    -0.305    teylor_sqrt/conv/genblk1[1].F_Div/clk_out1
    DSP48_X1Y26          DSP48E1                                      r  teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.960     2.655 r  teylor_sqrt/conv/genblk1[1].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     2.657    teylor_sqrt/conv/genblk1[1].F_Div/result2_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     3.764 r  teylor_sqrt/conv/genblk1[1].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.909     4.673    teylor_sqrt/conv/genblk1[1].F_Div/result2__0_n_82
    SLICE_X57Y74         LUT3 (Prop_lut3_I0_O)        0.097     4.770 r  teylor_sqrt/conv/genblk1[1].F_Div/result2_i_1/O
                         net (fo=2, routed)           0.270     5.040    teylor_sqrt/conv/genblk1[2].F_Div/x_iter[1]_61[16]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     7.878 r  teylor_sqrt/conv/genblk1[2].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.880    teylor_sqrt/conv/genblk1[2].F_Div/result2_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     8.987 r  teylor_sqrt/conv/genblk1[2].F_Div/result2__0/P[30]
                         net (fo=50, routed)          1.155    10.142    teylor_sqrt/conv/genblk1[2].F_Div/result2__0_0[0]
    SLICE_X34Y74         LUT3 (Prop_lut3_I1_O)        0.097    10.239 r  teylor_sqrt/conv/genblk1[2].F_Div/result2_i_15__0/O
                         net (fo=2, routed)           0.781    11.020    teylor_sqrt/conv/genblk1[3].F_Div/x_iter[2]_60[2]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      2.838    13.858 r  teylor_sqrt/conv/genblk1[3].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.860    teylor_sqrt/conv/genblk1[3].F_Div/result2_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    14.967 r  teylor_sqrt/conv/genblk1[3].F_Div/result2__0/P[30]
                         net (fo=52, routed)          1.096    16.063    teylor_sqrt/conv/genblk1[3].F_Div/P[0]
    SLICE_X11Y66         LUT3 (Prop_lut3_I1_O)        0.097    16.160 r  teylor_sqrt/conv/genblk1[3].F_Div/result2_i_10__1/O
                         net (fo=2, routed)           0.269    16.429    teylor_sqrt/conv/genblk1[4].F_Div/x_iter[3]_59[7]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    19.267 r  teylor_sqrt/conv/genblk1[4].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.269    teylor_sqrt/conv/genblk1[4].F_Div/result2_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.376 r  teylor_sqrt/conv/genblk1[4].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.912    21.288    teylor_sqrt/conv/genblk1[4].F_Div/result2__0_n_82
    SLICE_X11Y74         LUT3 (Prop_lut3_I0_O)        0.097    21.385 r  teylor_sqrt/conv/genblk1[4].F_Div/result2_i_1__2/O
                         net (fo=2, routed)           0.267    21.652    teylor_sqrt/conv/genblk1[5].F_Div/x_iter[4]_58[16]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.490 r  teylor_sqrt/conv/genblk1[5].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.492    teylor_sqrt/conv/genblk1[5].F_Div/result2_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    25.599 r  teylor_sqrt/conv/genblk1[5].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.872    26.471    teylor_sqrt/conv/genblk1[5].F_Div/result2__0_n_82
    SLICE_X11Y82         LUT3 (Prop_lut3_I0_O)        0.097    26.568 r  teylor_sqrt/conv/genblk1[5].F_Div/result2_i_1__3/O
                         net (fo=2, routed)           0.376    26.945    teylor_sqrt/conv/genblk1[6].F_Div/x_iter[5]_57[16]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    29.783 r  teylor_sqrt/conv/genblk1[6].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.785    teylor_sqrt/conv/genblk1[6].F_Div/result2_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.892 r  teylor_sqrt/conv/genblk1[6].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.690    31.582    teylor_sqrt/conv/genblk1[6].F_Div/result2__0_n_82
    SLICE_X11Y86         LUT3 (Prop_lut3_I0_O)        0.097    31.679 r  teylor_sqrt/conv/genblk1[6].F_Div/result2_i_1__4/O
                         net (fo=2, routed)           0.528    32.207    teylor_sqrt/conv/genblk1[7].F_Div/x_iter[6]_56[16]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    35.045 r  teylor_sqrt/conv/genblk1[7].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.047    teylor_sqrt/conv/genblk1[7].F_Div/result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.107    36.154 r  teylor_sqrt/conv/genblk1[7].F_Div/result2__0/P[19]
                         net (fo=2, routed)           1.191    37.345    teylor_sqrt/conv/genblk1[7].F_Div/result2__0_n_86
    SLICE_X47Y88         LUT3 (Prop_lut3_I0_O)        0.097    37.442 r  teylor_sqrt/conv/genblk1[7].F_Div/result2_i_5__5/O
                         net (fo=2, routed)           0.608    38.050    teylor_sqrt/conv/genblk1[8].F_Div/x_iter[7]_55[12]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    40.888 r  teylor_sqrt/conv/genblk1[8].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.890    teylor_sqrt/conv/genblk1[8].F_Div/result2_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    41.997 r  teylor_sqrt/conv/genblk1[8].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.852    42.849    teylor_sqrt/conv/genblk1[8].F_Div/result2__0_n_82
    SLICE_X57Y94         LUT3 (Prop_lut3_I0_O)        0.097    42.946 r  teylor_sqrt/conv/genblk1[8].F_Div/result2_i_1__6/O
                         net (fo=2, routed)           0.268    43.215    teylor_sqrt/conv/genblk1[9].F_Div/x_iter[8]_54[16]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    46.053 r  teylor_sqrt/conv/genblk1[9].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.055    teylor_sqrt/conv/genblk1[9].F_Div/result2_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.162 r  teylor_sqrt/conv/genblk1[9].F_Div/result2__0/P[30]
                         net (fo=31, routed)          0.647    47.809    teylor_sqrt/conv/genblk1[9].F_Div/p_0_in
    SLICE_X59Y91         LUT3 (Prop_lut3_I1_O)        0.097    47.906 r  teylor_sqrt/conv/genblk1[9].F_Div/genblk1[10].step2_x_iter[9][17]_i_1/O
                         net (fo=1, routed)           0.000    47.906    teylor_sqrt/conv/x_iter[9]_53[17]
    SLICE_X59Y91         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.141     9.237    teylor_sqrt/conv/clk_out1
    SLICE_X59Y91         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][17]/C
                         clock pessimism              0.348     9.585    
                         clock uncertainty           -0.074     9.510    
    SLICE_X59Y91         FDRE (Setup_fdre_C_D)        0.032     9.542    teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][17]
  -------------------------------------------------------------------
                         required time                          9.542    
                         arrival time                         -47.906    
  -------------------------------------------------------------------
                         slack                                -38.364    

Slack (VIOLATED) :        -38.359ns  (required time - arrival time)
  Source:                 teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        48.207ns  (logic 36.500ns (75.715%)  route 11.707ns (24.285%))
  Logic Levels:           26  (DSP48E1=17 LUT3=9)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.762ns = ( 9.238 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.312    -0.305    teylor_sqrt/conv/genblk1[1].F_Div/clk_out1
    DSP48_X1Y26          DSP48E1                                      r  teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.960     2.655 r  teylor_sqrt/conv/genblk1[1].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     2.657    teylor_sqrt/conv/genblk1[1].F_Div/result2_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     3.764 r  teylor_sqrt/conv/genblk1[1].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.909     4.673    teylor_sqrt/conv/genblk1[1].F_Div/result2__0_n_82
    SLICE_X57Y74         LUT3 (Prop_lut3_I0_O)        0.097     4.770 r  teylor_sqrt/conv/genblk1[1].F_Div/result2_i_1/O
                         net (fo=2, routed)           0.270     5.040    teylor_sqrt/conv/genblk1[2].F_Div/x_iter[1]_61[16]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     7.878 r  teylor_sqrt/conv/genblk1[2].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.880    teylor_sqrt/conv/genblk1[2].F_Div/result2_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     8.987 r  teylor_sqrt/conv/genblk1[2].F_Div/result2__0/P[30]
                         net (fo=50, routed)          1.155    10.142    teylor_sqrt/conv/genblk1[2].F_Div/result2__0_0[0]
    SLICE_X34Y74         LUT3 (Prop_lut3_I1_O)        0.097    10.239 r  teylor_sqrt/conv/genblk1[2].F_Div/result2_i_15__0/O
                         net (fo=2, routed)           0.781    11.020    teylor_sqrt/conv/genblk1[3].F_Div/x_iter[2]_60[2]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      2.838    13.858 r  teylor_sqrt/conv/genblk1[3].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.860    teylor_sqrt/conv/genblk1[3].F_Div/result2_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    14.967 r  teylor_sqrt/conv/genblk1[3].F_Div/result2__0/P[30]
                         net (fo=52, routed)          1.096    16.063    teylor_sqrt/conv/genblk1[3].F_Div/P[0]
    SLICE_X11Y66         LUT3 (Prop_lut3_I1_O)        0.097    16.160 r  teylor_sqrt/conv/genblk1[3].F_Div/result2_i_10__1/O
                         net (fo=2, routed)           0.269    16.429    teylor_sqrt/conv/genblk1[4].F_Div/x_iter[3]_59[7]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    19.267 r  teylor_sqrt/conv/genblk1[4].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.269    teylor_sqrt/conv/genblk1[4].F_Div/result2_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.376 r  teylor_sqrt/conv/genblk1[4].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.912    21.288    teylor_sqrt/conv/genblk1[4].F_Div/result2__0_n_82
    SLICE_X11Y74         LUT3 (Prop_lut3_I0_O)        0.097    21.385 r  teylor_sqrt/conv/genblk1[4].F_Div/result2_i_1__2/O
                         net (fo=2, routed)           0.267    21.652    teylor_sqrt/conv/genblk1[5].F_Div/x_iter[4]_58[16]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.490 r  teylor_sqrt/conv/genblk1[5].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.492    teylor_sqrt/conv/genblk1[5].F_Div/result2_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    25.599 r  teylor_sqrt/conv/genblk1[5].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.872    26.471    teylor_sqrt/conv/genblk1[5].F_Div/result2__0_n_82
    SLICE_X11Y82         LUT3 (Prop_lut3_I0_O)        0.097    26.568 r  teylor_sqrt/conv/genblk1[5].F_Div/result2_i_1__3/O
                         net (fo=2, routed)           0.376    26.945    teylor_sqrt/conv/genblk1[6].F_Div/x_iter[5]_57[16]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    29.783 r  teylor_sqrt/conv/genblk1[6].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.785    teylor_sqrt/conv/genblk1[6].F_Div/result2_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.892 r  teylor_sqrt/conv/genblk1[6].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.690    31.582    teylor_sqrt/conv/genblk1[6].F_Div/result2__0_n_82
    SLICE_X11Y86         LUT3 (Prop_lut3_I0_O)        0.097    31.679 r  teylor_sqrt/conv/genblk1[6].F_Div/result2_i_1__4/O
                         net (fo=2, routed)           0.528    32.207    teylor_sqrt/conv/genblk1[7].F_Div/x_iter[6]_56[16]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    35.045 r  teylor_sqrt/conv/genblk1[7].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.047    teylor_sqrt/conv/genblk1[7].F_Div/result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.107    36.154 r  teylor_sqrt/conv/genblk1[7].F_Div/result2__0/P[19]
                         net (fo=2, routed)           1.191    37.345    teylor_sqrt/conv/genblk1[7].F_Div/result2__0_n_86
    SLICE_X47Y88         LUT3 (Prop_lut3_I0_O)        0.097    37.442 r  teylor_sqrt/conv/genblk1[7].F_Div/result2_i_5__5/O
                         net (fo=2, routed)           0.608    38.050    teylor_sqrt/conv/genblk1[8].F_Div/x_iter[7]_55[12]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    40.888 r  teylor_sqrt/conv/genblk1[8].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.890    teylor_sqrt/conv/genblk1[8].F_Div/result2_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    41.997 r  teylor_sqrt/conv/genblk1[8].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.852    42.849    teylor_sqrt/conv/genblk1[8].F_Div/result2__0_n_82
    SLICE_X57Y94         LUT3 (Prop_lut3_I0_O)        0.097    42.946 r  teylor_sqrt/conv/genblk1[8].F_Div/result2_i_1__6/O
                         net (fo=2, routed)           0.268    43.215    teylor_sqrt/conv/genblk1[9].F_Div/x_iter[8]_54[16]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    46.053 r  teylor_sqrt/conv/genblk1[9].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.055    teylor_sqrt/conv/genblk1[9].F_Div/result2_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.162 r  teylor_sqrt/conv/genblk1[9].F_Div/result2__0/P[30]
                         net (fo=31, routed)          0.644    47.806    teylor_sqrt/conv/genblk1[9].F_Div/p_0_in
    SLICE_X59Y93         LUT3 (Prop_lut3_I1_O)        0.097    47.903 r  teylor_sqrt/conv/genblk1[9].F_Div/genblk1[10].step2_x_iter[9][3]_i_1/O
                         net (fo=1, routed)           0.000    47.903    teylor_sqrt/conv/x_iter[9]_53[3]
    SLICE_X59Y93         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.142     9.238    teylor_sqrt/conv/clk_out1
    SLICE_X59Y93         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][3]/C
                         clock pessimism              0.348     9.586    
                         clock uncertainty           -0.074     9.511    
    SLICE_X59Y93         FDRE (Setup_fdre_C_D)        0.032     9.543    teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][3]
  -------------------------------------------------------------------
                         required time                          9.543    
                         arrival time                         -47.903    
  -------------------------------------------------------------------
                         slack                                -38.359    

Slack (VIOLATED) :        -38.344ns  (required time - arrival time)
  Source:                 teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        48.189ns  (logic 36.500ns (75.744%)  route 11.689ns (24.256%))
  Logic Levels:           26  (DSP48E1=17 LUT3=9)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 9.237 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.312    -0.305    teylor_sqrt/conv/genblk1[1].F_Div/clk_out1
    DSP48_X1Y26          DSP48E1                                      r  teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.960     2.655 r  teylor_sqrt/conv/genblk1[1].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     2.657    teylor_sqrt/conv/genblk1[1].F_Div/result2_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     3.764 r  teylor_sqrt/conv/genblk1[1].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.909     4.673    teylor_sqrt/conv/genblk1[1].F_Div/result2__0_n_82
    SLICE_X57Y74         LUT3 (Prop_lut3_I0_O)        0.097     4.770 r  teylor_sqrt/conv/genblk1[1].F_Div/result2_i_1/O
                         net (fo=2, routed)           0.270     5.040    teylor_sqrt/conv/genblk1[2].F_Div/x_iter[1]_61[16]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     7.878 r  teylor_sqrt/conv/genblk1[2].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.880    teylor_sqrt/conv/genblk1[2].F_Div/result2_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     8.987 r  teylor_sqrt/conv/genblk1[2].F_Div/result2__0/P[30]
                         net (fo=50, routed)          1.155    10.142    teylor_sqrt/conv/genblk1[2].F_Div/result2__0_0[0]
    SLICE_X34Y74         LUT3 (Prop_lut3_I1_O)        0.097    10.239 r  teylor_sqrt/conv/genblk1[2].F_Div/result2_i_15__0/O
                         net (fo=2, routed)           0.781    11.020    teylor_sqrt/conv/genblk1[3].F_Div/x_iter[2]_60[2]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      2.838    13.858 r  teylor_sqrt/conv/genblk1[3].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.860    teylor_sqrt/conv/genblk1[3].F_Div/result2_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    14.967 r  teylor_sqrt/conv/genblk1[3].F_Div/result2__0/P[30]
                         net (fo=52, routed)          1.096    16.063    teylor_sqrt/conv/genblk1[3].F_Div/P[0]
    SLICE_X11Y66         LUT3 (Prop_lut3_I1_O)        0.097    16.160 r  teylor_sqrt/conv/genblk1[3].F_Div/result2_i_10__1/O
                         net (fo=2, routed)           0.269    16.429    teylor_sqrt/conv/genblk1[4].F_Div/x_iter[3]_59[7]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    19.267 r  teylor_sqrt/conv/genblk1[4].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.269    teylor_sqrt/conv/genblk1[4].F_Div/result2_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.376 r  teylor_sqrt/conv/genblk1[4].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.912    21.288    teylor_sqrt/conv/genblk1[4].F_Div/result2__0_n_82
    SLICE_X11Y74         LUT3 (Prop_lut3_I0_O)        0.097    21.385 r  teylor_sqrt/conv/genblk1[4].F_Div/result2_i_1__2/O
                         net (fo=2, routed)           0.267    21.652    teylor_sqrt/conv/genblk1[5].F_Div/x_iter[4]_58[16]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.490 r  teylor_sqrt/conv/genblk1[5].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.492    teylor_sqrt/conv/genblk1[5].F_Div/result2_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    25.599 r  teylor_sqrt/conv/genblk1[5].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.872    26.471    teylor_sqrt/conv/genblk1[5].F_Div/result2__0_n_82
    SLICE_X11Y82         LUT3 (Prop_lut3_I0_O)        0.097    26.568 r  teylor_sqrt/conv/genblk1[5].F_Div/result2_i_1__3/O
                         net (fo=2, routed)           0.376    26.945    teylor_sqrt/conv/genblk1[6].F_Div/x_iter[5]_57[16]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    29.783 r  teylor_sqrt/conv/genblk1[6].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.785    teylor_sqrt/conv/genblk1[6].F_Div/result2_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.892 r  teylor_sqrt/conv/genblk1[6].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.690    31.582    teylor_sqrt/conv/genblk1[6].F_Div/result2__0_n_82
    SLICE_X11Y86         LUT3 (Prop_lut3_I0_O)        0.097    31.679 r  teylor_sqrt/conv/genblk1[6].F_Div/result2_i_1__4/O
                         net (fo=2, routed)           0.528    32.207    teylor_sqrt/conv/genblk1[7].F_Div/x_iter[6]_56[16]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    35.045 r  teylor_sqrt/conv/genblk1[7].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.047    teylor_sqrt/conv/genblk1[7].F_Div/result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.107    36.154 r  teylor_sqrt/conv/genblk1[7].F_Div/result2__0/P[19]
                         net (fo=2, routed)           1.191    37.345    teylor_sqrt/conv/genblk1[7].F_Div/result2__0_n_86
    SLICE_X47Y88         LUT3 (Prop_lut3_I0_O)        0.097    37.442 r  teylor_sqrt/conv/genblk1[7].F_Div/result2_i_5__5/O
                         net (fo=2, routed)           0.608    38.050    teylor_sqrt/conv/genblk1[8].F_Div/x_iter[7]_55[12]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    40.888 r  teylor_sqrt/conv/genblk1[8].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.890    teylor_sqrt/conv/genblk1[8].F_Div/result2_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    41.997 r  teylor_sqrt/conv/genblk1[8].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.852    42.849    teylor_sqrt/conv/genblk1[8].F_Div/result2__0_n_82
    SLICE_X57Y94         LUT3 (Prop_lut3_I0_O)        0.097    42.946 r  teylor_sqrt/conv/genblk1[8].F_Div/result2_i_1__6/O
                         net (fo=2, routed)           0.268    43.215    teylor_sqrt/conv/genblk1[9].F_Div/x_iter[8]_54[16]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    46.053 r  teylor_sqrt/conv/genblk1[9].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.055    teylor_sqrt/conv/genblk1[9].F_Div/result2_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.162 r  teylor_sqrt/conv/genblk1[9].F_Div/result2__0/P[30]
                         net (fo=31, routed)          0.626    47.787    teylor_sqrt/conv/genblk1[9].F_Div/p_0_in
    SLICE_X57Y92         LUT3 (Prop_lut3_I1_O)        0.097    47.884 r  teylor_sqrt/conv/genblk1[9].F_Div/genblk1[10].step2_x_iter[9][4]_i_1/O
                         net (fo=1, routed)           0.000    47.884    teylor_sqrt/conv/x_iter[9]_53[4]
    SLICE_X57Y92         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.141     9.237    teylor_sqrt/conv/clk_out1
    SLICE_X57Y92         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][4]/C
                         clock pessimism              0.348     9.585    
                         clock uncertainty           -0.074     9.510    
    SLICE_X57Y92         FDRE (Setup_fdre_C_D)        0.030     9.540    teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][4]
  -------------------------------------------------------------------
                         required time                          9.540    
                         arrival time                         -47.884    
  -------------------------------------------------------------------
                         slack                                -38.344    

Slack (VIOLATED) :        -38.344ns  (required time - arrival time)
  Source:                 teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        48.228ns  (logic 36.500ns (75.682%)  route 11.728ns (24.318%))
  Logic Levels:           26  (DSP48E1=17 LUT3=9)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 9.237 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.312    -0.305    teylor_sqrt/conv/genblk1[1].F_Div/clk_out1
    DSP48_X1Y26          DSP48E1                                      r  teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.960     2.655 r  teylor_sqrt/conv/genblk1[1].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     2.657    teylor_sqrt/conv/genblk1[1].F_Div/result2_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     3.764 r  teylor_sqrt/conv/genblk1[1].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.909     4.673    teylor_sqrt/conv/genblk1[1].F_Div/result2__0_n_82
    SLICE_X57Y74         LUT3 (Prop_lut3_I0_O)        0.097     4.770 r  teylor_sqrt/conv/genblk1[1].F_Div/result2_i_1/O
                         net (fo=2, routed)           0.270     5.040    teylor_sqrt/conv/genblk1[2].F_Div/x_iter[1]_61[16]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     7.878 r  teylor_sqrt/conv/genblk1[2].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.880    teylor_sqrt/conv/genblk1[2].F_Div/result2_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     8.987 r  teylor_sqrt/conv/genblk1[2].F_Div/result2__0/P[30]
                         net (fo=50, routed)          1.155    10.142    teylor_sqrt/conv/genblk1[2].F_Div/result2__0_0[0]
    SLICE_X34Y74         LUT3 (Prop_lut3_I1_O)        0.097    10.239 r  teylor_sqrt/conv/genblk1[2].F_Div/result2_i_15__0/O
                         net (fo=2, routed)           0.781    11.020    teylor_sqrt/conv/genblk1[3].F_Div/x_iter[2]_60[2]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      2.838    13.858 r  teylor_sqrt/conv/genblk1[3].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.860    teylor_sqrt/conv/genblk1[3].F_Div/result2_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    14.967 r  teylor_sqrt/conv/genblk1[3].F_Div/result2__0/P[30]
                         net (fo=52, routed)          1.096    16.063    teylor_sqrt/conv/genblk1[3].F_Div/P[0]
    SLICE_X11Y66         LUT3 (Prop_lut3_I1_O)        0.097    16.160 r  teylor_sqrt/conv/genblk1[3].F_Div/result2_i_10__1/O
                         net (fo=2, routed)           0.269    16.429    teylor_sqrt/conv/genblk1[4].F_Div/x_iter[3]_59[7]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    19.267 r  teylor_sqrt/conv/genblk1[4].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.269    teylor_sqrt/conv/genblk1[4].F_Div/result2_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.376 r  teylor_sqrt/conv/genblk1[4].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.912    21.288    teylor_sqrt/conv/genblk1[4].F_Div/result2__0_n_82
    SLICE_X11Y74         LUT3 (Prop_lut3_I0_O)        0.097    21.385 r  teylor_sqrt/conv/genblk1[4].F_Div/result2_i_1__2/O
                         net (fo=2, routed)           0.267    21.652    teylor_sqrt/conv/genblk1[5].F_Div/x_iter[4]_58[16]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.490 r  teylor_sqrt/conv/genblk1[5].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.492    teylor_sqrt/conv/genblk1[5].F_Div/result2_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    25.599 r  teylor_sqrt/conv/genblk1[5].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.872    26.471    teylor_sqrt/conv/genblk1[5].F_Div/result2__0_n_82
    SLICE_X11Y82         LUT3 (Prop_lut3_I0_O)        0.097    26.568 r  teylor_sqrt/conv/genblk1[5].F_Div/result2_i_1__3/O
                         net (fo=2, routed)           0.376    26.945    teylor_sqrt/conv/genblk1[6].F_Div/x_iter[5]_57[16]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    29.783 r  teylor_sqrt/conv/genblk1[6].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.785    teylor_sqrt/conv/genblk1[6].F_Div/result2_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.892 r  teylor_sqrt/conv/genblk1[6].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.690    31.582    teylor_sqrt/conv/genblk1[6].F_Div/result2__0_n_82
    SLICE_X11Y86         LUT3 (Prop_lut3_I0_O)        0.097    31.679 r  teylor_sqrt/conv/genblk1[6].F_Div/result2_i_1__4/O
                         net (fo=2, routed)           0.528    32.207    teylor_sqrt/conv/genblk1[7].F_Div/x_iter[6]_56[16]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    35.045 r  teylor_sqrt/conv/genblk1[7].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.047    teylor_sqrt/conv/genblk1[7].F_Div/result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.107    36.154 r  teylor_sqrt/conv/genblk1[7].F_Div/result2__0/P[19]
                         net (fo=2, routed)           1.191    37.345    teylor_sqrt/conv/genblk1[7].F_Div/result2__0_n_86
    SLICE_X47Y88         LUT3 (Prop_lut3_I0_O)        0.097    37.442 r  teylor_sqrt/conv/genblk1[7].F_Div/result2_i_5__5/O
                         net (fo=2, routed)           0.608    38.050    teylor_sqrt/conv/genblk1[8].F_Div/x_iter[7]_55[12]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    40.888 r  teylor_sqrt/conv/genblk1[8].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.890    teylor_sqrt/conv/genblk1[8].F_Div/result2_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    41.997 r  teylor_sqrt/conv/genblk1[8].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.852    42.849    teylor_sqrt/conv/genblk1[8].F_Div/result2__0_n_82
    SLICE_X57Y94         LUT3 (Prop_lut3_I0_O)        0.097    42.946 r  teylor_sqrt/conv/genblk1[8].F_Div/result2_i_1__6/O
                         net (fo=2, routed)           0.268    43.215    teylor_sqrt/conv/genblk1[9].F_Div/x_iter[8]_54[16]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    46.053 r  teylor_sqrt/conv/genblk1[9].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.055    teylor_sqrt/conv/genblk1[9].F_Div/result2_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.162 r  teylor_sqrt/conv/genblk1[9].F_Div/result2__0/P[30]
                         net (fo=31, routed)          0.665    47.827    teylor_sqrt/conv/genblk1[9].F_Div/p_0_in
    SLICE_X58Y91         LUT3 (Prop_lut3_I1_O)        0.097    47.924 r  teylor_sqrt/conv/genblk1[9].F_Div/genblk1[10].step2_x_iter[9][18]_i_1/O
                         net (fo=1, routed)           0.000    47.924    teylor_sqrt/conv/x_iter[9]_53[18]
    SLICE_X58Y91         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.141     9.237    teylor_sqrt/conv/clk_out1
    SLICE_X58Y91         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][18]/C
                         clock pessimism              0.348     9.585    
                         clock uncertainty           -0.074     9.510    
    SLICE_X58Y91         FDRE (Setup_fdre_C_D)        0.070     9.580    teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][18]
  -------------------------------------------------------------------
                         required time                          9.580    
                         arrival time                         -47.924    
  -------------------------------------------------------------------
                         slack                                -38.344    

Slack (VIOLATED) :        -38.342ns  (required time - arrival time)
  Source:                 teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        48.227ns  (logic 36.500ns (75.684%)  route 11.727ns (24.316%))
  Logic Levels:           26  (DSP48E1=17 LUT3=9)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.762ns = ( 9.238 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.312    -0.305    teylor_sqrt/conv/genblk1[1].F_Div/clk_out1
    DSP48_X1Y26          DSP48E1                                      r  teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.960     2.655 r  teylor_sqrt/conv/genblk1[1].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     2.657    teylor_sqrt/conv/genblk1[1].F_Div/result2_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     3.764 r  teylor_sqrt/conv/genblk1[1].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.909     4.673    teylor_sqrt/conv/genblk1[1].F_Div/result2__0_n_82
    SLICE_X57Y74         LUT3 (Prop_lut3_I0_O)        0.097     4.770 r  teylor_sqrt/conv/genblk1[1].F_Div/result2_i_1/O
                         net (fo=2, routed)           0.270     5.040    teylor_sqrt/conv/genblk1[2].F_Div/x_iter[1]_61[16]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     7.878 r  teylor_sqrt/conv/genblk1[2].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.880    teylor_sqrt/conv/genblk1[2].F_Div/result2_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     8.987 r  teylor_sqrt/conv/genblk1[2].F_Div/result2__0/P[30]
                         net (fo=50, routed)          1.155    10.142    teylor_sqrt/conv/genblk1[2].F_Div/result2__0_0[0]
    SLICE_X34Y74         LUT3 (Prop_lut3_I1_O)        0.097    10.239 r  teylor_sqrt/conv/genblk1[2].F_Div/result2_i_15__0/O
                         net (fo=2, routed)           0.781    11.020    teylor_sqrt/conv/genblk1[3].F_Div/x_iter[2]_60[2]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      2.838    13.858 r  teylor_sqrt/conv/genblk1[3].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.860    teylor_sqrt/conv/genblk1[3].F_Div/result2_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    14.967 r  teylor_sqrt/conv/genblk1[3].F_Div/result2__0/P[30]
                         net (fo=52, routed)          1.096    16.063    teylor_sqrt/conv/genblk1[3].F_Div/P[0]
    SLICE_X11Y66         LUT3 (Prop_lut3_I1_O)        0.097    16.160 r  teylor_sqrt/conv/genblk1[3].F_Div/result2_i_10__1/O
                         net (fo=2, routed)           0.269    16.429    teylor_sqrt/conv/genblk1[4].F_Div/x_iter[3]_59[7]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    19.267 r  teylor_sqrt/conv/genblk1[4].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.269    teylor_sqrt/conv/genblk1[4].F_Div/result2_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.376 r  teylor_sqrt/conv/genblk1[4].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.912    21.288    teylor_sqrt/conv/genblk1[4].F_Div/result2__0_n_82
    SLICE_X11Y74         LUT3 (Prop_lut3_I0_O)        0.097    21.385 r  teylor_sqrt/conv/genblk1[4].F_Div/result2_i_1__2/O
                         net (fo=2, routed)           0.267    21.652    teylor_sqrt/conv/genblk1[5].F_Div/x_iter[4]_58[16]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.490 r  teylor_sqrt/conv/genblk1[5].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.492    teylor_sqrt/conv/genblk1[5].F_Div/result2_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    25.599 r  teylor_sqrt/conv/genblk1[5].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.872    26.471    teylor_sqrt/conv/genblk1[5].F_Div/result2__0_n_82
    SLICE_X11Y82         LUT3 (Prop_lut3_I0_O)        0.097    26.568 r  teylor_sqrt/conv/genblk1[5].F_Div/result2_i_1__3/O
                         net (fo=2, routed)           0.376    26.945    teylor_sqrt/conv/genblk1[6].F_Div/x_iter[5]_57[16]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    29.783 r  teylor_sqrt/conv/genblk1[6].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.785    teylor_sqrt/conv/genblk1[6].F_Div/result2_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.892 r  teylor_sqrt/conv/genblk1[6].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.690    31.582    teylor_sqrt/conv/genblk1[6].F_Div/result2__0_n_82
    SLICE_X11Y86         LUT3 (Prop_lut3_I0_O)        0.097    31.679 r  teylor_sqrt/conv/genblk1[6].F_Div/result2_i_1__4/O
                         net (fo=2, routed)           0.528    32.207    teylor_sqrt/conv/genblk1[7].F_Div/x_iter[6]_56[16]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    35.045 r  teylor_sqrt/conv/genblk1[7].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.047    teylor_sqrt/conv/genblk1[7].F_Div/result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.107    36.154 r  teylor_sqrt/conv/genblk1[7].F_Div/result2__0/P[19]
                         net (fo=2, routed)           1.191    37.345    teylor_sqrt/conv/genblk1[7].F_Div/result2__0_n_86
    SLICE_X47Y88         LUT3 (Prop_lut3_I0_O)        0.097    37.442 r  teylor_sqrt/conv/genblk1[7].F_Div/result2_i_5__5/O
                         net (fo=2, routed)           0.608    38.050    teylor_sqrt/conv/genblk1[8].F_Div/x_iter[7]_55[12]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    40.888 r  teylor_sqrt/conv/genblk1[8].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.890    teylor_sqrt/conv/genblk1[8].F_Div/result2_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    41.997 r  teylor_sqrt/conv/genblk1[8].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.852    42.849    teylor_sqrt/conv/genblk1[8].F_Div/result2__0_n_82
    SLICE_X57Y94         LUT3 (Prop_lut3_I0_O)        0.097    42.946 r  teylor_sqrt/conv/genblk1[8].F_Div/result2_i_1__6/O
                         net (fo=2, routed)           0.268    43.215    teylor_sqrt/conv/genblk1[9].F_Div/x_iter[8]_54[16]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    46.053 r  teylor_sqrt/conv/genblk1[9].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.055    teylor_sqrt/conv/genblk1[9].F_Div/result2_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.162 r  teylor_sqrt/conv/genblk1[9].F_Div/result2__0/P[30]
                         net (fo=31, routed)          0.664    47.826    teylor_sqrt/conv/genblk1[9].F_Div/p_0_in
    SLICE_X58Y92         LUT3 (Prop_lut3_I1_O)        0.097    47.923 r  teylor_sqrt/conv/genblk1[9].F_Div/genblk1[10].step2_x_iter[9][28]_i_1/O
                         net (fo=1, routed)           0.000    47.923    teylor_sqrt/conv/x_iter[9]_53[28]
    SLICE_X58Y92         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.142     9.238    teylor_sqrt/conv/clk_out1
    SLICE_X58Y92         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][28]/C
                         clock pessimism              0.348     9.586    
                         clock uncertainty           -0.074     9.511    
    SLICE_X58Y92         FDRE (Setup_fdre_C_D)        0.069     9.580    teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][28]
  -------------------------------------------------------------------
                         required time                          9.580    
                         arrival time                         -47.923    
  -------------------------------------------------------------------
                         slack                                -38.342    

Slack (VIOLATED) :        -38.339ns  (required time - arrival time)
  Source:                 teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        48.223ns  (logic 36.500ns (75.690%)  route 11.723ns (24.310%))
  Logic Levels:           26  (DSP48E1=17 LUT3=9)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.764ns = ( 9.236 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.312    -0.305    teylor_sqrt/conv/genblk1[1].F_Div/clk_out1
    DSP48_X1Y26          DSP48E1                                      r  teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.960     2.655 r  teylor_sqrt/conv/genblk1[1].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     2.657    teylor_sqrt/conv/genblk1[1].F_Div/result2_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     3.764 r  teylor_sqrt/conv/genblk1[1].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.909     4.673    teylor_sqrt/conv/genblk1[1].F_Div/result2__0_n_82
    SLICE_X57Y74         LUT3 (Prop_lut3_I0_O)        0.097     4.770 r  teylor_sqrt/conv/genblk1[1].F_Div/result2_i_1/O
                         net (fo=2, routed)           0.270     5.040    teylor_sqrt/conv/genblk1[2].F_Div/x_iter[1]_61[16]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     7.878 r  teylor_sqrt/conv/genblk1[2].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.880    teylor_sqrt/conv/genblk1[2].F_Div/result2_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     8.987 r  teylor_sqrt/conv/genblk1[2].F_Div/result2__0/P[30]
                         net (fo=50, routed)          1.155    10.142    teylor_sqrt/conv/genblk1[2].F_Div/result2__0_0[0]
    SLICE_X34Y74         LUT3 (Prop_lut3_I1_O)        0.097    10.239 r  teylor_sqrt/conv/genblk1[2].F_Div/result2_i_15__0/O
                         net (fo=2, routed)           0.781    11.020    teylor_sqrt/conv/genblk1[3].F_Div/x_iter[2]_60[2]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      2.838    13.858 r  teylor_sqrt/conv/genblk1[3].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.860    teylor_sqrt/conv/genblk1[3].F_Div/result2_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    14.967 r  teylor_sqrt/conv/genblk1[3].F_Div/result2__0/P[30]
                         net (fo=52, routed)          1.096    16.063    teylor_sqrt/conv/genblk1[3].F_Div/P[0]
    SLICE_X11Y66         LUT3 (Prop_lut3_I1_O)        0.097    16.160 r  teylor_sqrt/conv/genblk1[3].F_Div/result2_i_10__1/O
                         net (fo=2, routed)           0.269    16.429    teylor_sqrt/conv/genblk1[4].F_Div/x_iter[3]_59[7]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    19.267 r  teylor_sqrt/conv/genblk1[4].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.269    teylor_sqrt/conv/genblk1[4].F_Div/result2_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.376 r  teylor_sqrt/conv/genblk1[4].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.912    21.288    teylor_sqrt/conv/genblk1[4].F_Div/result2__0_n_82
    SLICE_X11Y74         LUT3 (Prop_lut3_I0_O)        0.097    21.385 r  teylor_sqrt/conv/genblk1[4].F_Div/result2_i_1__2/O
                         net (fo=2, routed)           0.267    21.652    teylor_sqrt/conv/genblk1[5].F_Div/x_iter[4]_58[16]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.490 r  teylor_sqrt/conv/genblk1[5].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.492    teylor_sqrt/conv/genblk1[5].F_Div/result2_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    25.599 r  teylor_sqrt/conv/genblk1[5].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.872    26.471    teylor_sqrt/conv/genblk1[5].F_Div/result2__0_n_82
    SLICE_X11Y82         LUT3 (Prop_lut3_I0_O)        0.097    26.568 r  teylor_sqrt/conv/genblk1[5].F_Div/result2_i_1__3/O
                         net (fo=2, routed)           0.376    26.945    teylor_sqrt/conv/genblk1[6].F_Div/x_iter[5]_57[16]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    29.783 r  teylor_sqrt/conv/genblk1[6].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.785    teylor_sqrt/conv/genblk1[6].F_Div/result2_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.892 r  teylor_sqrt/conv/genblk1[6].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.690    31.582    teylor_sqrt/conv/genblk1[6].F_Div/result2__0_n_82
    SLICE_X11Y86         LUT3 (Prop_lut3_I0_O)        0.097    31.679 r  teylor_sqrt/conv/genblk1[6].F_Div/result2_i_1__4/O
                         net (fo=2, routed)           0.528    32.207    teylor_sqrt/conv/genblk1[7].F_Div/x_iter[6]_56[16]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    35.045 r  teylor_sqrt/conv/genblk1[7].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.047    teylor_sqrt/conv/genblk1[7].F_Div/result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.107    36.154 r  teylor_sqrt/conv/genblk1[7].F_Div/result2__0/P[19]
                         net (fo=2, routed)           1.191    37.345    teylor_sqrt/conv/genblk1[7].F_Div/result2__0_n_86
    SLICE_X47Y88         LUT3 (Prop_lut3_I0_O)        0.097    37.442 r  teylor_sqrt/conv/genblk1[7].F_Div/result2_i_5__5/O
                         net (fo=2, routed)           0.608    38.050    teylor_sqrt/conv/genblk1[8].F_Div/x_iter[7]_55[12]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    40.888 r  teylor_sqrt/conv/genblk1[8].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.890    teylor_sqrt/conv/genblk1[8].F_Div/result2_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    41.997 r  teylor_sqrt/conv/genblk1[8].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.852    42.849    teylor_sqrt/conv/genblk1[8].F_Div/result2__0_n_82
    SLICE_X57Y94         LUT3 (Prop_lut3_I0_O)        0.097    42.946 r  teylor_sqrt/conv/genblk1[8].F_Div/result2_i_1__6/O
                         net (fo=2, routed)           0.268    43.215    teylor_sqrt/conv/genblk1[9].F_Div/x_iter[8]_54[16]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    46.053 r  teylor_sqrt/conv/genblk1[9].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.055    teylor_sqrt/conv/genblk1[9].F_Div/result2_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.162 r  teylor_sqrt/conv/genblk1[9].F_Div/result2__0/P[30]
                         net (fo=31, routed)          0.660    47.821    teylor_sqrt/conv/genblk1[9].F_Div/p_0_in
    SLICE_X56Y91         LUT3 (Prop_lut3_I1_O)        0.097    47.918 r  teylor_sqrt/conv/genblk1[9].F_Div/genblk1[10].step2_x_iter[9][29]_i_1/O
                         net (fo=1, routed)           0.000    47.918    teylor_sqrt/conv/x_iter[9]_53[29]
    SLICE_X56Y91         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.140     9.236    teylor_sqrt/conv/clk_out1
    SLICE_X56Y91         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][29]/C
                         clock pessimism              0.348     9.584    
                         clock uncertainty           -0.074     9.509    
    SLICE_X56Y91         FDRE (Setup_fdre_C_D)        0.070     9.579    teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][29]
  -------------------------------------------------------------------
                         required time                          9.579    
                         arrival time                         -47.918    
  -------------------------------------------------------------------
                         slack                                -38.339    

Slack (VIOLATED) :        -38.327ns  (required time - arrival time)
  Source:                 teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        48.173ns  (logic 36.500ns (75.769%)  route 11.673ns (24.231%))
  Logic Levels:           26  (DSP48E1=17 LUT3=9)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.764ns = ( 9.236 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.312    -0.305    teylor_sqrt/conv/genblk1[1].F_Div/clk_out1
    DSP48_X1Y26          DSP48E1                                      r  teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.960     2.655 r  teylor_sqrt/conv/genblk1[1].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     2.657    teylor_sqrt/conv/genblk1[1].F_Div/result2_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     3.764 r  teylor_sqrt/conv/genblk1[1].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.909     4.673    teylor_sqrt/conv/genblk1[1].F_Div/result2__0_n_82
    SLICE_X57Y74         LUT3 (Prop_lut3_I0_O)        0.097     4.770 r  teylor_sqrt/conv/genblk1[1].F_Div/result2_i_1/O
                         net (fo=2, routed)           0.270     5.040    teylor_sqrt/conv/genblk1[2].F_Div/x_iter[1]_61[16]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     7.878 r  teylor_sqrt/conv/genblk1[2].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.880    teylor_sqrt/conv/genblk1[2].F_Div/result2_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     8.987 r  teylor_sqrt/conv/genblk1[2].F_Div/result2__0/P[30]
                         net (fo=50, routed)          1.155    10.142    teylor_sqrt/conv/genblk1[2].F_Div/result2__0_0[0]
    SLICE_X34Y74         LUT3 (Prop_lut3_I1_O)        0.097    10.239 r  teylor_sqrt/conv/genblk1[2].F_Div/result2_i_15__0/O
                         net (fo=2, routed)           0.781    11.020    teylor_sqrt/conv/genblk1[3].F_Div/x_iter[2]_60[2]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      2.838    13.858 r  teylor_sqrt/conv/genblk1[3].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.860    teylor_sqrt/conv/genblk1[3].F_Div/result2_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    14.967 r  teylor_sqrt/conv/genblk1[3].F_Div/result2__0/P[30]
                         net (fo=52, routed)          1.096    16.063    teylor_sqrt/conv/genblk1[3].F_Div/P[0]
    SLICE_X11Y66         LUT3 (Prop_lut3_I1_O)        0.097    16.160 r  teylor_sqrt/conv/genblk1[3].F_Div/result2_i_10__1/O
                         net (fo=2, routed)           0.269    16.429    teylor_sqrt/conv/genblk1[4].F_Div/x_iter[3]_59[7]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    19.267 r  teylor_sqrt/conv/genblk1[4].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.269    teylor_sqrt/conv/genblk1[4].F_Div/result2_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.376 r  teylor_sqrt/conv/genblk1[4].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.912    21.288    teylor_sqrt/conv/genblk1[4].F_Div/result2__0_n_82
    SLICE_X11Y74         LUT3 (Prop_lut3_I0_O)        0.097    21.385 r  teylor_sqrt/conv/genblk1[4].F_Div/result2_i_1__2/O
                         net (fo=2, routed)           0.267    21.652    teylor_sqrt/conv/genblk1[5].F_Div/x_iter[4]_58[16]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.490 r  teylor_sqrt/conv/genblk1[5].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.492    teylor_sqrt/conv/genblk1[5].F_Div/result2_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    25.599 r  teylor_sqrt/conv/genblk1[5].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.872    26.471    teylor_sqrt/conv/genblk1[5].F_Div/result2__0_n_82
    SLICE_X11Y82         LUT3 (Prop_lut3_I0_O)        0.097    26.568 r  teylor_sqrt/conv/genblk1[5].F_Div/result2_i_1__3/O
                         net (fo=2, routed)           0.376    26.945    teylor_sqrt/conv/genblk1[6].F_Div/x_iter[5]_57[16]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    29.783 r  teylor_sqrt/conv/genblk1[6].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.785    teylor_sqrt/conv/genblk1[6].F_Div/result2_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.892 r  teylor_sqrt/conv/genblk1[6].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.690    31.582    teylor_sqrt/conv/genblk1[6].F_Div/result2__0_n_82
    SLICE_X11Y86         LUT3 (Prop_lut3_I0_O)        0.097    31.679 r  teylor_sqrt/conv/genblk1[6].F_Div/result2_i_1__4/O
                         net (fo=2, routed)           0.528    32.207    teylor_sqrt/conv/genblk1[7].F_Div/x_iter[6]_56[16]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    35.045 r  teylor_sqrt/conv/genblk1[7].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.047    teylor_sqrt/conv/genblk1[7].F_Div/result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.107    36.154 r  teylor_sqrt/conv/genblk1[7].F_Div/result2__0/P[19]
                         net (fo=2, routed)           1.191    37.345    teylor_sqrt/conv/genblk1[7].F_Div/result2__0_n_86
    SLICE_X47Y88         LUT3 (Prop_lut3_I0_O)        0.097    37.442 r  teylor_sqrt/conv/genblk1[7].F_Div/result2_i_5__5/O
                         net (fo=2, routed)           0.608    38.050    teylor_sqrt/conv/genblk1[8].F_Div/x_iter[7]_55[12]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    40.888 r  teylor_sqrt/conv/genblk1[8].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.890    teylor_sqrt/conv/genblk1[8].F_Div/result2_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    41.997 r  teylor_sqrt/conv/genblk1[8].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.852    42.849    teylor_sqrt/conv/genblk1[8].F_Div/result2__0_n_82
    SLICE_X57Y94         LUT3 (Prop_lut3_I0_O)        0.097    42.946 r  teylor_sqrt/conv/genblk1[8].F_Div/result2_i_1__6/O
                         net (fo=2, routed)           0.268    43.215    teylor_sqrt/conv/genblk1[9].F_Div/x_iter[8]_54[16]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    46.053 r  teylor_sqrt/conv/genblk1[9].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.055    teylor_sqrt/conv/genblk1[9].F_Div/result2_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.162 r  teylor_sqrt/conv/genblk1[9].F_Div/result2__0/P[30]
                         net (fo=31, routed)          0.609    47.771    teylor_sqrt/conv/genblk1[9].F_Div/p_0_in
    SLICE_X57Y91         LUT3 (Prop_lut3_I1_O)        0.097    47.868 r  teylor_sqrt/conv/genblk1[9].F_Div/genblk1[10].step2_x_iter[9][25]_i_1/O
                         net (fo=1, routed)           0.000    47.868    teylor_sqrt/conv/x_iter[9]_53[25]
    SLICE_X57Y91         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.140     9.236    teylor_sqrt/conv/clk_out1
    SLICE_X57Y91         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][25]/C
                         clock pessimism              0.348     9.584    
                         clock uncertainty           -0.074     9.509    
    SLICE_X57Y91         FDRE (Setup_fdre_C_D)        0.032     9.541    teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][25]
  -------------------------------------------------------------------
                         required time                          9.541    
                         arrival time                         -47.868    
  -------------------------------------------------------------------
                         slack                                -38.327    

Slack (VIOLATED) :        -38.313ns  (required time - arrival time)
  Source:                 teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        48.158ns  (logic 36.500ns (75.792%)  route 11.658ns (24.208%))
  Logic Levels:           26  (DSP48E1=17 LUT3=9)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.764ns = ( 9.236 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.312    -0.305    teylor_sqrt/conv/genblk1[1].F_Div/clk_out1
    DSP48_X1Y26          DSP48E1                                      r  teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.960     2.655 r  teylor_sqrt/conv/genblk1[1].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     2.657    teylor_sqrt/conv/genblk1[1].F_Div/result2_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     3.764 r  teylor_sqrt/conv/genblk1[1].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.909     4.673    teylor_sqrt/conv/genblk1[1].F_Div/result2__0_n_82
    SLICE_X57Y74         LUT3 (Prop_lut3_I0_O)        0.097     4.770 r  teylor_sqrt/conv/genblk1[1].F_Div/result2_i_1/O
                         net (fo=2, routed)           0.270     5.040    teylor_sqrt/conv/genblk1[2].F_Div/x_iter[1]_61[16]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     7.878 r  teylor_sqrt/conv/genblk1[2].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.880    teylor_sqrt/conv/genblk1[2].F_Div/result2_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     8.987 r  teylor_sqrt/conv/genblk1[2].F_Div/result2__0/P[30]
                         net (fo=50, routed)          1.155    10.142    teylor_sqrt/conv/genblk1[2].F_Div/result2__0_0[0]
    SLICE_X34Y74         LUT3 (Prop_lut3_I1_O)        0.097    10.239 r  teylor_sqrt/conv/genblk1[2].F_Div/result2_i_15__0/O
                         net (fo=2, routed)           0.781    11.020    teylor_sqrt/conv/genblk1[3].F_Div/x_iter[2]_60[2]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      2.838    13.858 r  teylor_sqrt/conv/genblk1[3].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.860    teylor_sqrt/conv/genblk1[3].F_Div/result2_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    14.967 r  teylor_sqrt/conv/genblk1[3].F_Div/result2__0/P[30]
                         net (fo=52, routed)          1.096    16.063    teylor_sqrt/conv/genblk1[3].F_Div/P[0]
    SLICE_X11Y66         LUT3 (Prop_lut3_I1_O)        0.097    16.160 r  teylor_sqrt/conv/genblk1[3].F_Div/result2_i_10__1/O
                         net (fo=2, routed)           0.269    16.429    teylor_sqrt/conv/genblk1[4].F_Div/x_iter[3]_59[7]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    19.267 r  teylor_sqrt/conv/genblk1[4].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.269    teylor_sqrt/conv/genblk1[4].F_Div/result2_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.376 r  teylor_sqrt/conv/genblk1[4].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.912    21.288    teylor_sqrt/conv/genblk1[4].F_Div/result2__0_n_82
    SLICE_X11Y74         LUT3 (Prop_lut3_I0_O)        0.097    21.385 r  teylor_sqrt/conv/genblk1[4].F_Div/result2_i_1__2/O
                         net (fo=2, routed)           0.267    21.652    teylor_sqrt/conv/genblk1[5].F_Div/x_iter[4]_58[16]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.490 r  teylor_sqrt/conv/genblk1[5].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.492    teylor_sqrt/conv/genblk1[5].F_Div/result2_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    25.599 r  teylor_sqrt/conv/genblk1[5].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.872    26.471    teylor_sqrt/conv/genblk1[5].F_Div/result2__0_n_82
    SLICE_X11Y82         LUT3 (Prop_lut3_I0_O)        0.097    26.568 r  teylor_sqrt/conv/genblk1[5].F_Div/result2_i_1__3/O
                         net (fo=2, routed)           0.376    26.945    teylor_sqrt/conv/genblk1[6].F_Div/x_iter[5]_57[16]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    29.783 r  teylor_sqrt/conv/genblk1[6].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.785    teylor_sqrt/conv/genblk1[6].F_Div/result2_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.892 r  teylor_sqrt/conv/genblk1[6].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.690    31.582    teylor_sqrt/conv/genblk1[6].F_Div/result2__0_n_82
    SLICE_X11Y86         LUT3 (Prop_lut3_I0_O)        0.097    31.679 r  teylor_sqrt/conv/genblk1[6].F_Div/result2_i_1__4/O
                         net (fo=2, routed)           0.528    32.207    teylor_sqrt/conv/genblk1[7].F_Div/x_iter[6]_56[16]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    35.045 r  teylor_sqrt/conv/genblk1[7].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.047    teylor_sqrt/conv/genblk1[7].F_Div/result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.107    36.154 r  teylor_sqrt/conv/genblk1[7].F_Div/result2__0/P[19]
                         net (fo=2, routed)           1.191    37.345    teylor_sqrt/conv/genblk1[7].F_Div/result2__0_n_86
    SLICE_X47Y88         LUT3 (Prop_lut3_I0_O)        0.097    37.442 r  teylor_sqrt/conv/genblk1[7].F_Div/result2_i_5__5/O
                         net (fo=2, routed)           0.608    38.050    teylor_sqrt/conv/genblk1[8].F_Div/x_iter[7]_55[12]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    40.888 r  teylor_sqrt/conv/genblk1[8].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.890    teylor_sqrt/conv/genblk1[8].F_Div/result2_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    41.997 r  teylor_sqrt/conv/genblk1[8].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.852    42.849    teylor_sqrt/conv/genblk1[8].F_Div/result2__0_n_82
    SLICE_X57Y94         LUT3 (Prop_lut3_I0_O)        0.097    42.946 r  teylor_sqrt/conv/genblk1[8].F_Div/result2_i_1__6/O
                         net (fo=2, routed)           0.268    43.215    teylor_sqrt/conv/genblk1[9].F_Div/x_iter[8]_54[16]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    46.053 r  teylor_sqrt/conv/genblk1[9].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.055    teylor_sqrt/conv/genblk1[9].F_Div/result2_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    47.162 r  teylor_sqrt/conv/genblk1[9].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.595    47.757    teylor_sqrt/conv/genblk1[9].F_Div/result2__0_n_82
    SLICE_X57Y90         LUT3 (Prop_lut3_I0_O)        0.097    47.854 r  teylor_sqrt/conv/genblk1[9].F_Div/genblk1[10].step2_x_iter[9][16]_i_1/O
                         net (fo=1, routed)           0.000    47.854    teylor_sqrt/conv/x_iter[9]_53[16]
    SLICE_X57Y90         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.140     9.236    teylor_sqrt/conv/clk_out1
    SLICE_X57Y90         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][16]/C
                         clock pessimism              0.348     9.584    
                         clock uncertainty           -0.074     9.509    
    SLICE_X57Y90         FDRE (Setup_fdre_C_D)        0.032     9.541    teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][16]
  -------------------------------------------------------------------
                         required time                          9.541    
                         arrival time                         -47.854    
  -------------------------------------------------------------------
                         slack                                -38.313    

Slack (VIOLATED) :        -38.311ns  (required time - arrival time)
  Source:                 teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        48.158ns  (logic 36.500ns (75.792%)  route 11.658ns (24.208%))
  Logic Levels:           26  (DSP48E1=17 LUT3=9)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 9.237 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.312    -0.305    teylor_sqrt/conv/genblk1[1].F_Div/clk_out1
    DSP48_X1Y26          DSP48E1                                      r  teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.960     2.655 r  teylor_sqrt/conv/genblk1[1].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     2.657    teylor_sqrt/conv/genblk1[1].F_Div/result2_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     3.764 r  teylor_sqrt/conv/genblk1[1].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.909     4.673    teylor_sqrt/conv/genblk1[1].F_Div/result2__0_n_82
    SLICE_X57Y74         LUT3 (Prop_lut3_I0_O)        0.097     4.770 r  teylor_sqrt/conv/genblk1[1].F_Div/result2_i_1/O
                         net (fo=2, routed)           0.270     5.040    teylor_sqrt/conv/genblk1[2].F_Div/x_iter[1]_61[16]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     7.878 r  teylor_sqrt/conv/genblk1[2].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.880    teylor_sqrt/conv/genblk1[2].F_Div/result2_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     8.987 r  teylor_sqrt/conv/genblk1[2].F_Div/result2__0/P[30]
                         net (fo=50, routed)          1.155    10.142    teylor_sqrt/conv/genblk1[2].F_Div/result2__0_0[0]
    SLICE_X34Y74         LUT3 (Prop_lut3_I1_O)        0.097    10.239 r  teylor_sqrt/conv/genblk1[2].F_Div/result2_i_15__0/O
                         net (fo=2, routed)           0.781    11.020    teylor_sqrt/conv/genblk1[3].F_Div/x_iter[2]_60[2]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      2.838    13.858 r  teylor_sqrt/conv/genblk1[3].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.860    teylor_sqrt/conv/genblk1[3].F_Div/result2_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    14.967 r  teylor_sqrt/conv/genblk1[3].F_Div/result2__0/P[30]
                         net (fo=52, routed)          1.096    16.063    teylor_sqrt/conv/genblk1[3].F_Div/P[0]
    SLICE_X11Y66         LUT3 (Prop_lut3_I1_O)        0.097    16.160 r  teylor_sqrt/conv/genblk1[3].F_Div/result2_i_10__1/O
                         net (fo=2, routed)           0.269    16.429    teylor_sqrt/conv/genblk1[4].F_Div/x_iter[3]_59[7]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    19.267 r  teylor_sqrt/conv/genblk1[4].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.269    teylor_sqrt/conv/genblk1[4].F_Div/result2_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.376 r  teylor_sqrt/conv/genblk1[4].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.912    21.288    teylor_sqrt/conv/genblk1[4].F_Div/result2__0_n_82
    SLICE_X11Y74         LUT3 (Prop_lut3_I0_O)        0.097    21.385 r  teylor_sqrt/conv/genblk1[4].F_Div/result2_i_1__2/O
                         net (fo=2, routed)           0.267    21.652    teylor_sqrt/conv/genblk1[5].F_Div/x_iter[4]_58[16]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.490 r  teylor_sqrt/conv/genblk1[5].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.492    teylor_sqrt/conv/genblk1[5].F_Div/result2_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    25.599 r  teylor_sqrt/conv/genblk1[5].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.872    26.471    teylor_sqrt/conv/genblk1[5].F_Div/result2__0_n_82
    SLICE_X11Y82         LUT3 (Prop_lut3_I0_O)        0.097    26.568 r  teylor_sqrt/conv/genblk1[5].F_Div/result2_i_1__3/O
                         net (fo=2, routed)           0.376    26.945    teylor_sqrt/conv/genblk1[6].F_Div/x_iter[5]_57[16]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    29.783 r  teylor_sqrt/conv/genblk1[6].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.785    teylor_sqrt/conv/genblk1[6].F_Div/result2_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.892 r  teylor_sqrt/conv/genblk1[6].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.690    31.582    teylor_sqrt/conv/genblk1[6].F_Div/result2__0_n_82
    SLICE_X11Y86         LUT3 (Prop_lut3_I0_O)        0.097    31.679 r  teylor_sqrt/conv/genblk1[6].F_Div/result2_i_1__4/O
                         net (fo=2, routed)           0.528    32.207    teylor_sqrt/conv/genblk1[7].F_Div/x_iter[6]_56[16]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    35.045 r  teylor_sqrt/conv/genblk1[7].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.047    teylor_sqrt/conv/genblk1[7].F_Div/result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.107    36.154 r  teylor_sqrt/conv/genblk1[7].F_Div/result2__0/P[19]
                         net (fo=2, routed)           1.191    37.345    teylor_sqrt/conv/genblk1[7].F_Div/result2__0_n_86
    SLICE_X47Y88         LUT3 (Prop_lut3_I0_O)        0.097    37.442 r  teylor_sqrt/conv/genblk1[7].F_Div/result2_i_5__5/O
                         net (fo=2, routed)           0.608    38.050    teylor_sqrt/conv/genblk1[8].F_Div/x_iter[7]_55[12]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    40.888 r  teylor_sqrt/conv/genblk1[8].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.890    teylor_sqrt/conv/genblk1[8].F_Div/result2_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    41.997 r  teylor_sqrt/conv/genblk1[8].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.852    42.849    teylor_sqrt/conv/genblk1[8].F_Div/result2__0_n_82
    SLICE_X57Y94         LUT3 (Prop_lut3_I0_O)        0.097    42.946 r  teylor_sqrt/conv/genblk1[8].F_Div/result2_i_1__6/O
                         net (fo=2, routed)           0.268    43.215    teylor_sqrt/conv/genblk1[9].F_Div/x_iter[8]_54[16]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    46.053 r  teylor_sqrt/conv/genblk1[9].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.055    teylor_sqrt/conv/genblk1[9].F_Div/result2_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.162 r  teylor_sqrt/conv/genblk1[9].F_Div/result2__0/P[30]
                         net (fo=31, routed)          0.595    47.756    teylor_sqrt/conv/genblk1[9].F_Div/p_0_in
    SLICE_X57Y94         LUT3 (Prop_lut3_I1_O)        0.097    47.853 r  teylor_sqrt/conv/genblk1[9].F_Div/genblk1[10].step2_x_iter[9][9]_i_1/O
                         net (fo=1, routed)           0.000    47.853    teylor_sqrt/conv/x_iter[9]_53[9]
    SLICE_X57Y94         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.141     9.237    teylor_sqrt/conv/clk_out1
    SLICE_X57Y94         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][9]/C
                         clock pessimism              0.348     9.585    
                         clock uncertainty           -0.074     9.510    
    SLICE_X57Y94         FDRE (Setup_fdre_C_D)        0.032     9.542    teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][9]
  -------------------------------------------------------------------
                         required time                          9.542    
                         arrival time                         -47.853    
  -------------------------------------------------------------------
                         slack                                -38.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 csr_x_in_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/step1_x_reg[18]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (59.032%)  route 0.114ns (40.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.559    -0.605    clk_gen
    SLICE_X54Y66         FDRE                                         r  csr_x_in_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  csr_x_in_reg[18]/Q
                         net (fo=1, routed)           0.114    -0.327    teylor_sqrt/conv/Q[1]
    SLICE_X56Y65         SRL16E                                       r  teylor_sqrt/conv/step1_x_reg[18]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.829    -0.844    teylor_sqrt/conv/clk_out1
    SLICE_X56Y65         SRL16E                                       r  teylor_sqrt/conv/step1_x_reg[18]_srl2/CLK
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.074    -0.495    
    SLICE_X56Y65         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.386    teylor_sqrt/conv/step1_x_reg[18]_srl2
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 csr_x_in_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/step1_x_reg[20]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.821%)  route 0.115ns (41.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.559    -0.605    clk_gen
    SLICE_X54Y66         FDRE                                         r  csr_x_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  csr_x_in_reg[20]/Q
                         net (fo=1, routed)           0.115    -0.326    teylor_sqrt/conv/Q[3]
    SLICE_X56Y65         SRL16E                                       r  teylor_sqrt/conv/step1_x_reg[20]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.829    -0.844    teylor_sqrt/conv/clk_out1
    SLICE_X56Y65         SRL16E                                       r  teylor_sqrt/conv/step1_x_reg[20]_srl2/CLK
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.074    -0.495    
    SLICE_X56Y65         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.387    teylor_sqrt/conv/step1_x_reg[20]_srl2
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 csr_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.161%)  route 0.108ns (36.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.551    -0.613    clk_gen
    SLICE_X55Y74         FDRE                                         r  csr_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  csr_rdata_reg[9]/Q
                         net (fo=1, routed)           0.108    -0.364    udm/udm_controller/RD_DATA_reg_reg[9]_0
    SLICE_X56Y74         LUT6 (Prop_lut6_I2_O)        0.045    -0.319 r  udm/udm_controller/RD_DATA_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    udm/udm_controller/RD_DATA_reg[9]
    SLICE_X56Y74         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.819    -0.854    udm/udm_controller/clk_out1
    SLICE_X56Y74         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[9]/C
                         clock pessimism              0.275    -0.579    
                         clock uncertainty            0.074    -0.505    
    SLICE_X56Y74         FDRE (Hold_fdre_C_D)         0.121    -0.384    udm/udm_controller/RD_DATA_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 csr_x_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/step1_x_reg[17]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (59.032%)  route 0.114ns (40.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.559    -0.605    clk_gen
    SLICE_X54Y66         FDRE                                         r  csr_x_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  csr_x_in_reg[17]/Q
                         net (fo=1, routed)           0.114    -0.327    teylor_sqrt/conv/Q[0]
    SLICE_X56Y65         SRL16E                                       r  teylor_sqrt/conv/step1_x_reg[17]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.829    -0.844    teylor_sqrt/conv/clk_out1
    SLICE_X56Y65         SRL16E                                       r  teylor_sqrt/conv/step1_x_reg[17]_srl2/CLK
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.074    -0.495    
    SLICE_X56Y65         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.393    teylor_sqrt/conv/step1_x_reg[17]_srl2
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 csr_x_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/step1_x_reg[25]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.637%)  route 0.116ns (41.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.559    -0.605    clk_gen
    SLICE_X46Y68         FDRE                                         r  csr_x_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  csr_x_in_reg[25]/Q
                         net (fo=1, routed)           0.116    -0.326    teylor_sqrt/conv/Q[8]
    SLICE_X42Y68         SRL16E                                       r  teylor_sqrt/conv/step1_x_reg[25]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.829    -0.844    teylor_sqrt/conv/clk_out1
    SLICE_X42Y68         SRL16E                                       r  teylor_sqrt/conv/step1_x_reg[25]_srl2/CLK
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.074    -0.495    
    SLICE_X42Y68         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.393    teylor_sqrt/conv/step1_x_reg[25]_srl2
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 teylor_sqrt/mul_back/step2_x_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/mul_back/x_mult_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.390%)  route 0.090ns (32.610%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.561    -0.603    teylor_sqrt/mul_back/clk_out1
    SLICE_X61Y66         FDRE                                         r  teylor_sqrt/mul_back/step2_x_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  teylor_sqrt/mul_back/step2_x_reg[18]/Q
                         net (fo=1, routed)           0.090    -0.372    teylor_sqrt/mul_back/step2_x[18]
    SLICE_X60Y66         LUT3 (Prop_lut3_I1_O)        0.045    -0.327 r  teylor_sqrt/mul_back/x_mult[0][18]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    teylor_sqrt/mul_back/p_0_in[18]
    SLICE_X60Y66         FDRE                                         r  teylor_sqrt/mul_back/x_mult_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.830    -0.843    teylor_sqrt/mul_back/clk_out1
    SLICE_X60Y66         FDRE                                         r  teylor_sqrt/mul_back/x_mult_reg[0][18]/C
                         clock pessimism              0.253    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X60Y66         FDRE (Hold_fdre_C_D)         0.121    -0.395    teylor_sqrt/mul_back/x_mult_reg[0][18]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 csr_x_in_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/x_iter_reg[0][31]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.210%)  route 0.158ns (52.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.558    -0.606    clk_gen
    SLICE_X47Y69         FDRE                                         r  csr_x_in_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  csr_x_in_reg[31]/Q
                         net (fo=1, routed)           0.158    -0.308    teylor_sqrt/conv/Q[14]
    SLICE_X42Y71         SRL16E                                       r  teylor_sqrt/conv/x_iter_reg[0][31]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.826    -0.847    teylor_sqrt/conv/clk_out1
    SLICE_X42Y71         SRL16E                                       r  teylor_sqrt/conv/x_iter_reg[0][31]_srl3/CLK
                         clock pessimism              0.275    -0.572    
                         clock uncertainty            0.074    -0.498    
    SLICE_X42Y71         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.381    teylor_sqrt/conv/x_iter_reg[0][31]_srl3
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 csr_x_in_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/step1_x_reg[19]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.821%)  route 0.115ns (41.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.559    -0.605    clk_gen
    SLICE_X54Y66         FDRE                                         r  csr_x_in_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  csr_x_in_reg[19]/Q
                         net (fo=1, routed)           0.115    -0.326    teylor_sqrt/conv/Q[2]
    SLICE_X56Y65         SRL16E                                       r  teylor_sqrt/conv/step1_x_reg[19]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.829    -0.844    teylor_sqrt/conv/clk_out1
    SLICE_X56Y65         SRL16E                                       r  teylor_sqrt/conv/step1_x_reg[19]_srl2/CLK
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.074    -0.495    
    SLICE_X56Y65         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.401    teylor_sqrt/conv/step1_x_reg[19]_srl2
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_dout_bo_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.463%)  route 0.098ns (34.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.560    -0.604    udm/udm_controller/clk_out1
    SLICE_X44Y69         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  udm/udm_controller/tx_dout_bo_reg[5]/Q
                         net (fo=1, routed)           0.098    -0.365    udm/uart_tx/tx_dout_bo[5]
    SLICE_X42Y69         LUT4 (Prop_lut4_I0_O)        0.045    -0.320 r  udm/uart_tx/databuf[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    udm/uart_tx/databuf[5]
    SLICE_X42Y69         FDRE                                         r  udm/uart_tx/databuf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.828    -0.845    udm/uart_tx/clk_out1
    SLICE_X42Y69         FDRE                                         r  udm/uart_tx/databuf_reg[5]/C
                         clock pessimism              0.255    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X42Y69         FDRE (Hold_fdre_C_D)         0.121    -0.395    udm/uart_tx/databuf_reg[5]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 teylor_sqrt/conv/x_iter_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/genblk1[1].step2_x_iter_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.162%)  route 0.115ns (44.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.563    -0.601    teylor_sqrt/conv/clk_out1
    SLICE_X43Y66         FDRE                                         r  teylor_sqrt/conv/x_iter_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  teylor_sqrt/conv/x_iter_reg[0][10]/Q
                         net (fo=1, routed)           0.115    -0.346    teylor_sqrt/conv/x_iter_reg_n_0_[0][10]
    SLICE_X41Y66         FDRE                                         r  teylor_sqrt/conv/genblk1[1].step2_x_iter_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.833    -0.840    teylor_sqrt/conv/clk_out1
    SLICE_X41Y66         FDRE                                         r  teylor_sqrt/conv/genblk1[1].step2_x_iter_reg[0][10]/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.074    -0.491    
    SLICE_X41Y66         FDRE (Hold_fdre_C_D)         0.070    -0.421    teylor_sqrt/conv/genblk1[1].step2_x_iter_reg[0][10]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.075    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :          819  Failing Endpoints,  Worst Slack      -38.440ns,  Total Violation   -11572.891ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -38.440ns  (required time - arrival time)
  Source:                 teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        48.286ns  (logic 36.500ns (75.592%)  route 11.786ns (24.408%))
  Logic Levels:           26  (DSP48E1=17 LUT3=9)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.762ns = ( 9.238 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.312    -0.305    teylor_sqrt/conv/genblk1[1].F_Div/clk_out1
    DSP48_X1Y26          DSP48E1                                      r  teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.960     2.655 r  teylor_sqrt/conv/genblk1[1].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     2.657    teylor_sqrt/conv/genblk1[1].F_Div/result2_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     3.764 r  teylor_sqrt/conv/genblk1[1].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.909     4.673    teylor_sqrt/conv/genblk1[1].F_Div/result2__0_n_82
    SLICE_X57Y74         LUT3 (Prop_lut3_I0_O)        0.097     4.770 r  teylor_sqrt/conv/genblk1[1].F_Div/result2_i_1/O
                         net (fo=2, routed)           0.270     5.040    teylor_sqrt/conv/genblk1[2].F_Div/x_iter[1]_61[16]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     7.878 r  teylor_sqrt/conv/genblk1[2].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.880    teylor_sqrt/conv/genblk1[2].F_Div/result2_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     8.987 r  teylor_sqrt/conv/genblk1[2].F_Div/result2__0/P[30]
                         net (fo=50, routed)          1.155    10.142    teylor_sqrt/conv/genblk1[2].F_Div/result2__0_0[0]
    SLICE_X34Y74         LUT3 (Prop_lut3_I1_O)        0.097    10.239 r  teylor_sqrt/conv/genblk1[2].F_Div/result2_i_15__0/O
                         net (fo=2, routed)           0.781    11.020    teylor_sqrt/conv/genblk1[3].F_Div/x_iter[2]_60[2]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      2.838    13.858 r  teylor_sqrt/conv/genblk1[3].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.860    teylor_sqrt/conv/genblk1[3].F_Div/result2_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    14.967 r  teylor_sqrt/conv/genblk1[3].F_Div/result2__0/P[30]
                         net (fo=52, routed)          1.096    16.063    teylor_sqrt/conv/genblk1[3].F_Div/P[0]
    SLICE_X11Y66         LUT3 (Prop_lut3_I1_O)        0.097    16.160 r  teylor_sqrt/conv/genblk1[3].F_Div/result2_i_10__1/O
                         net (fo=2, routed)           0.269    16.429    teylor_sqrt/conv/genblk1[4].F_Div/x_iter[3]_59[7]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    19.267 r  teylor_sqrt/conv/genblk1[4].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.269    teylor_sqrt/conv/genblk1[4].F_Div/result2_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.376 r  teylor_sqrt/conv/genblk1[4].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.912    21.288    teylor_sqrt/conv/genblk1[4].F_Div/result2__0_n_82
    SLICE_X11Y74         LUT3 (Prop_lut3_I0_O)        0.097    21.385 r  teylor_sqrt/conv/genblk1[4].F_Div/result2_i_1__2/O
                         net (fo=2, routed)           0.267    21.652    teylor_sqrt/conv/genblk1[5].F_Div/x_iter[4]_58[16]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.490 r  teylor_sqrt/conv/genblk1[5].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.492    teylor_sqrt/conv/genblk1[5].F_Div/result2_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    25.599 r  teylor_sqrt/conv/genblk1[5].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.872    26.471    teylor_sqrt/conv/genblk1[5].F_Div/result2__0_n_82
    SLICE_X11Y82         LUT3 (Prop_lut3_I0_O)        0.097    26.568 r  teylor_sqrt/conv/genblk1[5].F_Div/result2_i_1__3/O
                         net (fo=2, routed)           0.376    26.945    teylor_sqrt/conv/genblk1[6].F_Div/x_iter[5]_57[16]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    29.783 r  teylor_sqrt/conv/genblk1[6].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.785    teylor_sqrt/conv/genblk1[6].F_Div/result2_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.892 r  teylor_sqrt/conv/genblk1[6].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.690    31.582    teylor_sqrt/conv/genblk1[6].F_Div/result2__0_n_82
    SLICE_X11Y86         LUT3 (Prop_lut3_I0_O)        0.097    31.679 r  teylor_sqrt/conv/genblk1[6].F_Div/result2_i_1__4/O
                         net (fo=2, routed)           0.528    32.207    teylor_sqrt/conv/genblk1[7].F_Div/x_iter[6]_56[16]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    35.045 r  teylor_sqrt/conv/genblk1[7].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.047    teylor_sqrt/conv/genblk1[7].F_Div/result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.107    36.154 r  teylor_sqrt/conv/genblk1[7].F_Div/result2__0/P[19]
                         net (fo=2, routed)           1.191    37.345    teylor_sqrt/conv/genblk1[7].F_Div/result2__0_n_86
    SLICE_X47Y88         LUT3 (Prop_lut3_I0_O)        0.097    37.442 r  teylor_sqrt/conv/genblk1[7].F_Div/result2_i_5__5/O
                         net (fo=2, routed)           0.608    38.050    teylor_sqrt/conv/genblk1[8].F_Div/x_iter[7]_55[12]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    40.888 r  teylor_sqrt/conv/genblk1[8].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.890    teylor_sqrt/conv/genblk1[8].F_Div/result2_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    41.997 r  teylor_sqrt/conv/genblk1[8].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.852    42.849    teylor_sqrt/conv/genblk1[8].F_Div/result2__0_n_82
    SLICE_X57Y94         LUT3 (Prop_lut3_I0_O)        0.097    42.946 r  teylor_sqrt/conv/genblk1[8].F_Div/result2_i_1__6/O
                         net (fo=2, routed)           0.268    43.215    teylor_sqrt/conv/genblk1[9].F_Div/x_iter[8]_54[16]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    46.053 r  teylor_sqrt/conv/genblk1[9].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.055    teylor_sqrt/conv/genblk1[9].F_Div/result2_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.162 r  teylor_sqrt/conv/genblk1[9].F_Div/result2__0/P[30]
                         net (fo=31, routed)          0.723    47.884    teylor_sqrt/conv/genblk1[9].F_Div/p_0_in
    SLICE_X59Y93         LUT3 (Prop_lut3_I1_O)        0.097    47.981 r  teylor_sqrt/conv/genblk1[9].F_Div/genblk1[10].step2_x_iter[9][7]_i_1/O
                         net (fo=1, routed)           0.000    47.981    teylor_sqrt/conv/x_iter[9]_53[7]
    SLICE_X59Y93         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.142     9.238    teylor_sqrt/conv/clk_out1
    SLICE_X59Y93         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][7]/C
                         clock pessimism              0.348     9.586    
                         clock uncertainty           -0.074     9.511    
    SLICE_X59Y93         FDRE (Setup_fdre_C_D)        0.030     9.541    teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][7]
  -------------------------------------------------------------------
                         required time                          9.541    
                         arrival time                         -47.981    
  -------------------------------------------------------------------
                         slack                                -38.440    

Slack (VIOLATED) :        -38.364ns  (required time - arrival time)
  Source:                 teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        48.210ns  (logic 36.500ns (75.710%)  route 11.710ns (24.290%))
  Logic Levels:           26  (DSP48E1=17 LUT3=9)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 9.237 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.312    -0.305    teylor_sqrt/conv/genblk1[1].F_Div/clk_out1
    DSP48_X1Y26          DSP48E1                                      r  teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.960     2.655 r  teylor_sqrt/conv/genblk1[1].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     2.657    teylor_sqrt/conv/genblk1[1].F_Div/result2_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     3.764 r  teylor_sqrt/conv/genblk1[1].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.909     4.673    teylor_sqrt/conv/genblk1[1].F_Div/result2__0_n_82
    SLICE_X57Y74         LUT3 (Prop_lut3_I0_O)        0.097     4.770 r  teylor_sqrt/conv/genblk1[1].F_Div/result2_i_1/O
                         net (fo=2, routed)           0.270     5.040    teylor_sqrt/conv/genblk1[2].F_Div/x_iter[1]_61[16]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     7.878 r  teylor_sqrt/conv/genblk1[2].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.880    teylor_sqrt/conv/genblk1[2].F_Div/result2_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     8.987 r  teylor_sqrt/conv/genblk1[2].F_Div/result2__0/P[30]
                         net (fo=50, routed)          1.155    10.142    teylor_sqrt/conv/genblk1[2].F_Div/result2__0_0[0]
    SLICE_X34Y74         LUT3 (Prop_lut3_I1_O)        0.097    10.239 r  teylor_sqrt/conv/genblk1[2].F_Div/result2_i_15__0/O
                         net (fo=2, routed)           0.781    11.020    teylor_sqrt/conv/genblk1[3].F_Div/x_iter[2]_60[2]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      2.838    13.858 r  teylor_sqrt/conv/genblk1[3].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.860    teylor_sqrt/conv/genblk1[3].F_Div/result2_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    14.967 r  teylor_sqrt/conv/genblk1[3].F_Div/result2__0/P[30]
                         net (fo=52, routed)          1.096    16.063    teylor_sqrt/conv/genblk1[3].F_Div/P[0]
    SLICE_X11Y66         LUT3 (Prop_lut3_I1_O)        0.097    16.160 r  teylor_sqrt/conv/genblk1[3].F_Div/result2_i_10__1/O
                         net (fo=2, routed)           0.269    16.429    teylor_sqrt/conv/genblk1[4].F_Div/x_iter[3]_59[7]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    19.267 r  teylor_sqrt/conv/genblk1[4].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.269    teylor_sqrt/conv/genblk1[4].F_Div/result2_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.376 r  teylor_sqrt/conv/genblk1[4].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.912    21.288    teylor_sqrt/conv/genblk1[4].F_Div/result2__0_n_82
    SLICE_X11Y74         LUT3 (Prop_lut3_I0_O)        0.097    21.385 r  teylor_sqrt/conv/genblk1[4].F_Div/result2_i_1__2/O
                         net (fo=2, routed)           0.267    21.652    teylor_sqrt/conv/genblk1[5].F_Div/x_iter[4]_58[16]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.490 r  teylor_sqrt/conv/genblk1[5].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.492    teylor_sqrt/conv/genblk1[5].F_Div/result2_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    25.599 r  teylor_sqrt/conv/genblk1[5].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.872    26.471    teylor_sqrt/conv/genblk1[5].F_Div/result2__0_n_82
    SLICE_X11Y82         LUT3 (Prop_lut3_I0_O)        0.097    26.568 r  teylor_sqrt/conv/genblk1[5].F_Div/result2_i_1__3/O
                         net (fo=2, routed)           0.376    26.945    teylor_sqrt/conv/genblk1[6].F_Div/x_iter[5]_57[16]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    29.783 r  teylor_sqrt/conv/genblk1[6].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.785    teylor_sqrt/conv/genblk1[6].F_Div/result2_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.892 r  teylor_sqrt/conv/genblk1[6].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.690    31.582    teylor_sqrt/conv/genblk1[6].F_Div/result2__0_n_82
    SLICE_X11Y86         LUT3 (Prop_lut3_I0_O)        0.097    31.679 r  teylor_sqrt/conv/genblk1[6].F_Div/result2_i_1__4/O
                         net (fo=2, routed)           0.528    32.207    teylor_sqrt/conv/genblk1[7].F_Div/x_iter[6]_56[16]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    35.045 r  teylor_sqrt/conv/genblk1[7].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.047    teylor_sqrt/conv/genblk1[7].F_Div/result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.107    36.154 r  teylor_sqrt/conv/genblk1[7].F_Div/result2__0/P[19]
                         net (fo=2, routed)           1.191    37.345    teylor_sqrt/conv/genblk1[7].F_Div/result2__0_n_86
    SLICE_X47Y88         LUT3 (Prop_lut3_I0_O)        0.097    37.442 r  teylor_sqrt/conv/genblk1[7].F_Div/result2_i_5__5/O
                         net (fo=2, routed)           0.608    38.050    teylor_sqrt/conv/genblk1[8].F_Div/x_iter[7]_55[12]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    40.888 r  teylor_sqrt/conv/genblk1[8].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.890    teylor_sqrt/conv/genblk1[8].F_Div/result2_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    41.997 r  teylor_sqrt/conv/genblk1[8].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.852    42.849    teylor_sqrt/conv/genblk1[8].F_Div/result2__0_n_82
    SLICE_X57Y94         LUT3 (Prop_lut3_I0_O)        0.097    42.946 r  teylor_sqrt/conv/genblk1[8].F_Div/result2_i_1__6/O
                         net (fo=2, routed)           0.268    43.215    teylor_sqrt/conv/genblk1[9].F_Div/x_iter[8]_54[16]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    46.053 r  teylor_sqrt/conv/genblk1[9].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.055    teylor_sqrt/conv/genblk1[9].F_Div/result2_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.162 r  teylor_sqrt/conv/genblk1[9].F_Div/result2__0/P[30]
                         net (fo=31, routed)          0.647    47.809    teylor_sqrt/conv/genblk1[9].F_Div/p_0_in
    SLICE_X59Y91         LUT3 (Prop_lut3_I1_O)        0.097    47.906 r  teylor_sqrt/conv/genblk1[9].F_Div/genblk1[10].step2_x_iter[9][17]_i_1/O
                         net (fo=1, routed)           0.000    47.906    teylor_sqrt/conv/x_iter[9]_53[17]
    SLICE_X59Y91         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.141     9.237    teylor_sqrt/conv/clk_out1
    SLICE_X59Y91         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][17]/C
                         clock pessimism              0.348     9.585    
                         clock uncertainty           -0.074     9.510    
    SLICE_X59Y91         FDRE (Setup_fdre_C_D)        0.032     9.542    teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][17]
  -------------------------------------------------------------------
                         required time                          9.542    
                         arrival time                         -47.906    
  -------------------------------------------------------------------
                         slack                                -38.364    

Slack (VIOLATED) :        -38.359ns  (required time - arrival time)
  Source:                 teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        48.207ns  (logic 36.500ns (75.715%)  route 11.707ns (24.285%))
  Logic Levels:           26  (DSP48E1=17 LUT3=9)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.762ns = ( 9.238 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.312    -0.305    teylor_sqrt/conv/genblk1[1].F_Div/clk_out1
    DSP48_X1Y26          DSP48E1                                      r  teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.960     2.655 r  teylor_sqrt/conv/genblk1[1].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     2.657    teylor_sqrt/conv/genblk1[1].F_Div/result2_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     3.764 r  teylor_sqrt/conv/genblk1[1].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.909     4.673    teylor_sqrt/conv/genblk1[1].F_Div/result2__0_n_82
    SLICE_X57Y74         LUT3 (Prop_lut3_I0_O)        0.097     4.770 r  teylor_sqrt/conv/genblk1[1].F_Div/result2_i_1/O
                         net (fo=2, routed)           0.270     5.040    teylor_sqrt/conv/genblk1[2].F_Div/x_iter[1]_61[16]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     7.878 r  teylor_sqrt/conv/genblk1[2].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.880    teylor_sqrt/conv/genblk1[2].F_Div/result2_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     8.987 r  teylor_sqrt/conv/genblk1[2].F_Div/result2__0/P[30]
                         net (fo=50, routed)          1.155    10.142    teylor_sqrt/conv/genblk1[2].F_Div/result2__0_0[0]
    SLICE_X34Y74         LUT3 (Prop_lut3_I1_O)        0.097    10.239 r  teylor_sqrt/conv/genblk1[2].F_Div/result2_i_15__0/O
                         net (fo=2, routed)           0.781    11.020    teylor_sqrt/conv/genblk1[3].F_Div/x_iter[2]_60[2]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      2.838    13.858 r  teylor_sqrt/conv/genblk1[3].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.860    teylor_sqrt/conv/genblk1[3].F_Div/result2_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    14.967 r  teylor_sqrt/conv/genblk1[3].F_Div/result2__0/P[30]
                         net (fo=52, routed)          1.096    16.063    teylor_sqrt/conv/genblk1[3].F_Div/P[0]
    SLICE_X11Y66         LUT3 (Prop_lut3_I1_O)        0.097    16.160 r  teylor_sqrt/conv/genblk1[3].F_Div/result2_i_10__1/O
                         net (fo=2, routed)           0.269    16.429    teylor_sqrt/conv/genblk1[4].F_Div/x_iter[3]_59[7]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    19.267 r  teylor_sqrt/conv/genblk1[4].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.269    teylor_sqrt/conv/genblk1[4].F_Div/result2_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.376 r  teylor_sqrt/conv/genblk1[4].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.912    21.288    teylor_sqrt/conv/genblk1[4].F_Div/result2__0_n_82
    SLICE_X11Y74         LUT3 (Prop_lut3_I0_O)        0.097    21.385 r  teylor_sqrt/conv/genblk1[4].F_Div/result2_i_1__2/O
                         net (fo=2, routed)           0.267    21.652    teylor_sqrt/conv/genblk1[5].F_Div/x_iter[4]_58[16]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.490 r  teylor_sqrt/conv/genblk1[5].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.492    teylor_sqrt/conv/genblk1[5].F_Div/result2_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    25.599 r  teylor_sqrt/conv/genblk1[5].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.872    26.471    teylor_sqrt/conv/genblk1[5].F_Div/result2__0_n_82
    SLICE_X11Y82         LUT3 (Prop_lut3_I0_O)        0.097    26.568 r  teylor_sqrt/conv/genblk1[5].F_Div/result2_i_1__3/O
                         net (fo=2, routed)           0.376    26.945    teylor_sqrt/conv/genblk1[6].F_Div/x_iter[5]_57[16]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    29.783 r  teylor_sqrt/conv/genblk1[6].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.785    teylor_sqrt/conv/genblk1[6].F_Div/result2_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.892 r  teylor_sqrt/conv/genblk1[6].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.690    31.582    teylor_sqrt/conv/genblk1[6].F_Div/result2__0_n_82
    SLICE_X11Y86         LUT3 (Prop_lut3_I0_O)        0.097    31.679 r  teylor_sqrt/conv/genblk1[6].F_Div/result2_i_1__4/O
                         net (fo=2, routed)           0.528    32.207    teylor_sqrt/conv/genblk1[7].F_Div/x_iter[6]_56[16]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    35.045 r  teylor_sqrt/conv/genblk1[7].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.047    teylor_sqrt/conv/genblk1[7].F_Div/result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.107    36.154 r  teylor_sqrt/conv/genblk1[7].F_Div/result2__0/P[19]
                         net (fo=2, routed)           1.191    37.345    teylor_sqrt/conv/genblk1[7].F_Div/result2__0_n_86
    SLICE_X47Y88         LUT3 (Prop_lut3_I0_O)        0.097    37.442 r  teylor_sqrt/conv/genblk1[7].F_Div/result2_i_5__5/O
                         net (fo=2, routed)           0.608    38.050    teylor_sqrt/conv/genblk1[8].F_Div/x_iter[7]_55[12]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    40.888 r  teylor_sqrt/conv/genblk1[8].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.890    teylor_sqrt/conv/genblk1[8].F_Div/result2_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    41.997 r  teylor_sqrt/conv/genblk1[8].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.852    42.849    teylor_sqrt/conv/genblk1[8].F_Div/result2__0_n_82
    SLICE_X57Y94         LUT3 (Prop_lut3_I0_O)        0.097    42.946 r  teylor_sqrt/conv/genblk1[8].F_Div/result2_i_1__6/O
                         net (fo=2, routed)           0.268    43.215    teylor_sqrt/conv/genblk1[9].F_Div/x_iter[8]_54[16]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    46.053 r  teylor_sqrt/conv/genblk1[9].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.055    teylor_sqrt/conv/genblk1[9].F_Div/result2_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.162 r  teylor_sqrt/conv/genblk1[9].F_Div/result2__0/P[30]
                         net (fo=31, routed)          0.644    47.806    teylor_sqrt/conv/genblk1[9].F_Div/p_0_in
    SLICE_X59Y93         LUT3 (Prop_lut3_I1_O)        0.097    47.903 r  teylor_sqrt/conv/genblk1[9].F_Div/genblk1[10].step2_x_iter[9][3]_i_1/O
                         net (fo=1, routed)           0.000    47.903    teylor_sqrt/conv/x_iter[9]_53[3]
    SLICE_X59Y93         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.142     9.238    teylor_sqrt/conv/clk_out1
    SLICE_X59Y93         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][3]/C
                         clock pessimism              0.348     9.586    
                         clock uncertainty           -0.074     9.511    
    SLICE_X59Y93         FDRE (Setup_fdre_C_D)        0.032     9.543    teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][3]
  -------------------------------------------------------------------
                         required time                          9.543    
                         arrival time                         -47.903    
  -------------------------------------------------------------------
                         slack                                -38.359    

Slack (VIOLATED) :        -38.344ns  (required time - arrival time)
  Source:                 teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        48.189ns  (logic 36.500ns (75.744%)  route 11.689ns (24.256%))
  Logic Levels:           26  (DSP48E1=17 LUT3=9)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 9.237 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.312    -0.305    teylor_sqrt/conv/genblk1[1].F_Div/clk_out1
    DSP48_X1Y26          DSP48E1                                      r  teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.960     2.655 r  teylor_sqrt/conv/genblk1[1].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     2.657    teylor_sqrt/conv/genblk1[1].F_Div/result2_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     3.764 r  teylor_sqrt/conv/genblk1[1].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.909     4.673    teylor_sqrt/conv/genblk1[1].F_Div/result2__0_n_82
    SLICE_X57Y74         LUT3 (Prop_lut3_I0_O)        0.097     4.770 r  teylor_sqrt/conv/genblk1[1].F_Div/result2_i_1/O
                         net (fo=2, routed)           0.270     5.040    teylor_sqrt/conv/genblk1[2].F_Div/x_iter[1]_61[16]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     7.878 r  teylor_sqrt/conv/genblk1[2].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.880    teylor_sqrt/conv/genblk1[2].F_Div/result2_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     8.987 r  teylor_sqrt/conv/genblk1[2].F_Div/result2__0/P[30]
                         net (fo=50, routed)          1.155    10.142    teylor_sqrt/conv/genblk1[2].F_Div/result2__0_0[0]
    SLICE_X34Y74         LUT3 (Prop_lut3_I1_O)        0.097    10.239 r  teylor_sqrt/conv/genblk1[2].F_Div/result2_i_15__0/O
                         net (fo=2, routed)           0.781    11.020    teylor_sqrt/conv/genblk1[3].F_Div/x_iter[2]_60[2]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      2.838    13.858 r  teylor_sqrt/conv/genblk1[3].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.860    teylor_sqrt/conv/genblk1[3].F_Div/result2_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    14.967 r  teylor_sqrt/conv/genblk1[3].F_Div/result2__0/P[30]
                         net (fo=52, routed)          1.096    16.063    teylor_sqrt/conv/genblk1[3].F_Div/P[0]
    SLICE_X11Y66         LUT3 (Prop_lut3_I1_O)        0.097    16.160 r  teylor_sqrt/conv/genblk1[3].F_Div/result2_i_10__1/O
                         net (fo=2, routed)           0.269    16.429    teylor_sqrt/conv/genblk1[4].F_Div/x_iter[3]_59[7]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    19.267 r  teylor_sqrt/conv/genblk1[4].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.269    teylor_sqrt/conv/genblk1[4].F_Div/result2_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.376 r  teylor_sqrt/conv/genblk1[4].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.912    21.288    teylor_sqrt/conv/genblk1[4].F_Div/result2__0_n_82
    SLICE_X11Y74         LUT3 (Prop_lut3_I0_O)        0.097    21.385 r  teylor_sqrt/conv/genblk1[4].F_Div/result2_i_1__2/O
                         net (fo=2, routed)           0.267    21.652    teylor_sqrt/conv/genblk1[5].F_Div/x_iter[4]_58[16]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.490 r  teylor_sqrt/conv/genblk1[5].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.492    teylor_sqrt/conv/genblk1[5].F_Div/result2_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    25.599 r  teylor_sqrt/conv/genblk1[5].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.872    26.471    teylor_sqrt/conv/genblk1[5].F_Div/result2__0_n_82
    SLICE_X11Y82         LUT3 (Prop_lut3_I0_O)        0.097    26.568 r  teylor_sqrt/conv/genblk1[5].F_Div/result2_i_1__3/O
                         net (fo=2, routed)           0.376    26.945    teylor_sqrt/conv/genblk1[6].F_Div/x_iter[5]_57[16]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    29.783 r  teylor_sqrt/conv/genblk1[6].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.785    teylor_sqrt/conv/genblk1[6].F_Div/result2_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.892 r  teylor_sqrt/conv/genblk1[6].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.690    31.582    teylor_sqrt/conv/genblk1[6].F_Div/result2__0_n_82
    SLICE_X11Y86         LUT3 (Prop_lut3_I0_O)        0.097    31.679 r  teylor_sqrt/conv/genblk1[6].F_Div/result2_i_1__4/O
                         net (fo=2, routed)           0.528    32.207    teylor_sqrt/conv/genblk1[7].F_Div/x_iter[6]_56[16]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    35.045 r  teylor_sqrt/conv/genblk1[7].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.047    teylor_sqrt/conv/genblk1[7].F_Div/result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.107    36.154 r  teylor_sqrt/conv/genblk1[7].F_Div/result2__0/P[19]
                         net (fo=2, routed)           1.191    37.345    teylor_sqrt/conv/genblk1[7].F_Div/result2__0_n_86
    SLICE_X47Y88         LUT3 (Prop_lut3_I0_O)        0.097    37.442 r  teylor_sqrt/conv/genblk1[7].F_Div/result2_i_5__5/O
                         net (fo=2, routed)           0.608    38.050    teylor_sqrt/conv/genblk1[8].F_Div/x_iter[7]_55[12]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    40.888 r  teylor_sqrt/conv/genblk1[8].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.890    teylor_sqrt/conv/genblk1[8].F_Div/result2_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    41.997 r  teylor_sqrt/conv/genblk1[8].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.852    42.849    teylor_sqrt/conv/genblk1[8].F_Div/result2__0_n_82
    SLICE_X57Y94         LUT3 (Prop_lut3_I0_O)        0.097    42.946 r  teylor_sqrt/conv/genblk1[8].F_Div/result2_i_1__6/O
                         net (fo=2, routed)           0.268    43.215    teylor_sqrt/conv/genblk1[9].F_Div/x_iter[8]_54[16]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    46.053 r  teylor_sqrt/conv/genblk1[9].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.055    teylor_sqrt/conv/genblk1[9].F_Div/result2_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.162 r  teylor_sqrt/conv/genblk1[9].F_Div/result2__0/P[30]
                         net (fo=31, routed)          0.626    47.787    teylor_sqrt/conv/genblk1[9].F_Div/p_0_in
    SLICE_X57Y92         LUT3 (Prop_lut3_I1_O)        0.097    47.884 r  teylor_sqrt/conv/genblk1[9].F_Div/genblk1[10].step2_x_iter[9][4]_i_1/O
                         net (fo=1, routed)           0.000    47.884    teylor_sqrt/conv/x_iter[9]_53[4]
    SLICE_X57Y92         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.141     9.237    teylor_sqrt/conv/clk_out1
    SLICE_X57Y92         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][4]/C
                         clock pessimism              0.348     9.585    
                         clock uncertainty           -0.074     9.510    
    SLICE_X57Y92         FDRE (Setup_fdre_C_D)        0.030     9.540    teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][4]
  -------------------------------------------------------------------
                         required time                          9.540    
                         arrival time                         -47.884    
  -------------------------------------------------------------------
                         slack                                -38.344    

Slack (VIOLATED) :        -38.344ns  (required time - arrival time)
  Source:                 teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        48.228ns  (logic 36.500ns (75.682%)  route 11.728ns (24.318%))
  Logic Levels:           26  (DSP48E1=17 LUT3=9)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 9.237 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.312    -0.305    teylor_sqrt/conv/genblk1[1].F_Div/clk_out1
    DSP48_X1Y26          DSP48E1                                      r  teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.960     2.655 r  teylor_sqrt/conv/genblk1[1].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     2.657    teylor_sqrt/conv/genblk1[1].F_Div/result2_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     3.764 r  teylor_sqrt/conv/genblk1[1].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.909     4.673    teylor_sqrt/conv/genblk1[1].F_Div/result2__0_n_82
    SLICE_X57Y74         LUT3 (Prop_lut3_I0_O)        0.097     4.770 r  teylor_sqrt/conv/genblk1[1].F_Div/result2_i_1/O
                         net (fo=2, routed)           0.270     5.040    teylor_sqrt/conv/genblk1[2].F_Div/x_iter[1]_61[16]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     7.878 r  teylor_sqrt/conv/genblk1[2].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.880    teylor_sqrt/conv/genblk1[2].F_Div/result2_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     8.987 r  teylor_sqrt/conv/genblk1[2].F_Div/result2__0/P[30]
                         net (fo=50, routed)          1.155    10.142    teylor_sqrt/conv/genblk1[2].F_Div/result2__0_0[0]
    SLICE_X34Y74         LUT3 (Prop_lut3_I1_O)        0.097    10.239 r  teylor_sqrt/conv/genblk1[2].F_Div/result2_i_15__0/O
                         net (fo=2, routed)           0.781    11.020    teylor_sqrt/conv/genblk1[3].F_Div/x_iter[2]_60[2]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      2.838    13.858 r  teylor_sqrt/conv/genblk1[3].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.860    teylor_sqrt/conv/genblk1[3].F_Div/result2_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    14.967 r  teylor_sqrt/conv/genblk1[3].F_Div/result2__0/P[30]
                         net (fo=52, routed)          1.096    16.063    teylor_sqrt/conv/genblk1[3].F_Div/P[0]
    SLICE_X11Y66         LUT3 (Prop_lut3_I1_O)        0.097    16.160 r  teylor_sqrt/conv/genblk1[3].F_Div/result2_i_10__1/O
                         net (fo=2, routed)           0.269    16.429    teylor_sqrt/conv/genblk1[4].F_Div/x_iter[3]_59[7]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    19.267 r  teylor_sqrt/conv/genblk1[4].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.269    teylor_sqrt/conv/genblk1[4].F_Div/result2_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.376 r  teylor_sqrt/conv/genblk1[4].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.912    21.288    teylor_sqrt/conv/genblk1[4].F_Div/result2__0_n_82
    SLICE_X11Y74         LUT3 (Prop_lut3_I0_O)        0.097    21.385 r  teylor_sqrt/conv/genblk1[4].F_Div/result2_i_1__2/O
                         net (fo=2, routed)           0.267    21.652    teylor_sqrt/conv/genblk1[5].F_Div/x_iter[4]_58[16]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.490 r  teylor_sqrt/conv/genblk1[5].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.492    teylor_sqrt/conv/genblk1[5].F_Div/result2_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    25.599 r  teylor_sqrt/conv/genblk1[5].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.872    26.471    teylor_sqrt/conv/genblk1[5].F_Div/result2__0_n_82
    SLICE_X11Y82         LUT3 (Prop_lut3_I0_O)        0.097    26.568 r  teylor_sqrt/conv/genblk1[5].F_Div/result2_i_1__3/O
                         net (fo=2, routed)           0.376    26.945    teylor_sqrt/conv/genblk1[6].F_Div/x_iter[5]_57[16]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    29.783 r  teylor_sqrt/conv/genblk1[6].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.785    teylor_sqrt/conv/genblk1[6].F_Div/result2_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.892 r  teylor_sqrt/conv/genblk1[6].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.690    31.582    teylor_sqrt/conv/genblk1[6].F_Div/result2__0_n_82
    SLICE_X11Y86         LUT3 (Prop_lut3_I0_O)        0.097    31.679 r  teylor_sqrt/conv/genblk1[6].F_Div/result2_i_1__4/O
                         net (fo=2, routed)           0.528    32.207    teylor_sqrt/conv/genblk1[7].F_Div/x_iter[6]_56[16]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    35.045 r  teylor_sqrt/conv/genblk1[7].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.047    teylor_sqrt/conv/genblk1[7].F_Div/result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.107    36.154 r  teylor_sqrt/conv/genblk1[7].F_Div/result2__0/P[19]
                         net (fo=2, routed)           1.191    37.345    teylor_sqrt/conv/genblk1[7].F_Div/result2__0_n_86
    SLICE_X47Y88         LUT3 (Prop_lut3_I0_O)        0.097    37.442 r  teylor_sqrt/conv/genblk1[7].F_Div/result2_i_5__5/O
                         net (fo=2, routed)           0.608    38.050    teylor_sqrt/conv/genblk1[8].F_Div/x_iter[7]_55[12]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    40.888 r  teylor_sqrt/conv/genblk1[8].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.890    teylor_sqrt/conv/genblk1[8].F_Div/result2_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    41.997 r  teylor_sqrt/conv/genblk1[8].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.852    42.849    teylor_sqrt/conv/genblk1[8].F_Div/result2__0_n_82
    SLICE_X57Y94         LUT3 (Prop_lut3_I0_O)        0.097    42.946 r  teylor_sqrt/conv/genblk1[8].F_Div/result2_i_1__6/O
                         net (fo=2, routed)           0.268    43.215    teylor_sqrt/conv/genblk1[9].F_Div/x_iter[8]_54[16]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    46.053 r  teylor_sqrt/conv/genblk1[9].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.055    teylor_sqrt/conv/genblk1[9].F_Div/result2_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.162 r  teylor_sqrt/conv/genblk1[9].F_Div/result2__0/P[30]
                         net (fo=31, routed)          0.665    47.827    teylor_sqrt/conv/genblk1[9].F_Div/p_0_in
    SLICE_X58Y91         LUT3 (Prop_lut3_I1_O)        0.097    47.924 r  teylor_sqrt/conv/genblk1[9].F_Div/genblk1[10].step2_x_iter[9][18]_i_1/O
                         net (fo=1, routed)           0.000    47.924    teylor_sqrt/conv/x_iter[9]_53[18]
    SLICE_X58Y91         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.141     9.237    teylor_sqrt/conv/clk_out1
    SLICE_X58Y91         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][18]/C
                         clock pessimism              0.348     9.585    
                         clock uncertainty           -0.074     9.510    
    SLICE_X58Y91         FDRE (Setup_fdre_C_D)        0.070     9.580    teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][18]
  -------------------------------------------------------------------
                         required time                          9.580    
                         arrival time                         -47.924    
  -------------------------------------------------------------------
                         slack                                -38.344    

Slack (VIOLATED) :        -38.342ns  (required time - arrival time)
  Source:                 teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        48.227ns  (logic 36.500ns (75.684%)  route 11.727ns (24.316%))
  Logic Levels:           26  (DSP48E1=17 LUT3=9)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.762ns = ( 9.238 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.312    -0.305    teylor_sqrt/conv/genblk1[1].F_Div/clk_out1
    DSP48_X1Y26          DSP48E1                                      r  teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.960     2.655 r  teylor_sqrt/conv/genblk1[1].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     2.657    teylor_sqrt/conv/genblk1[1].F_Div/result2_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     3.764 r  teylor_sqrt/conv/genblk1[1].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.909     4.673    teylor_sqrt/conv/genblk1[1].F_Div/result2__0_n_82
    SLICE_X57Y74         LUT3 (Prop_lut3_I0_O)        0.097     4.770 r  teylor_sqrt/conv/genblk1[1].F_Div/result2_i_1/O
                         net (fo=2, routed)           0.270     5.040    teylor_sqrt/conv/genblk1[2].F_Div/x_iter[1]_61[16]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     7.878 r  teylor_sqrt/conv/genblk1[2].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.880    teylor_sqrt/conv/genblk1[2].F_Div/result2_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     8.987 r  teylor_sqrt/conv/genblk1[2].F_Div/result2__0/P[30]
                         net (fo=50, routed)          1.155    10.142    teylor_sqrt/conv/genblk1[2].F_Div/result2__0_0[0]
    SLICE_X34Y74         LUT3 (Prop_lut3_I1_O)        0.097    10.239 r  teylor_sqrt/conv/genblk1[2].F_Div/result2_i_15__0/O
                         net (fo=2, routed)           0.781    11.020    teylor_sqrt/conv/genblk1[3].F_Div/x_iter[2]_60[2]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      2.838    13.858 r  teylor_sqrt/conv/genblk1[3].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.860    teylor_sqrt/conv/genblk1[3].F_Div/result2_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    14.967 r  teylor_sqrt/conv/genblk1[3].F_Div/result2__0/P[30]
                         net (fo=52, routed)          1.096    16.063    teylor_sqrt/conv/genblk1[3].F_Div/P[0]
    SLICE_X11Y66         LUT3 (Prop_lut3_I1_O)        0.097    16.160 r  teylor_sqrt/conv/genblk1[3].F_Div/result2_i_10__1/O
                         net (fo=2, routed)           0.269    16.429    teylor_sqrt/conv/genblk1[4].F_Div/x_iter[3]_59[7]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    19.267 r  teylor_sqrt/conv/genblk1[4].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.269    teylor_sqrt/conv/genblk1[4].F_Div/result2_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.376 r  teylor_sqrt/conv/genblk1[4].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.912    21.288    teylor_sqrt/conv/genblk1[4].F_Div/result2__0_n_82
    SLICE_X11Y74         LUT3 (Prop_lut3_I0_O)        0.097    21.385 r  teylor_sqrt/conv/genblk1[4].F_Div/result2_i_1__2/O
                         net (fo=2, routed)           0.267    21.652    teylor_sqrt/conv/genblk1[5].F_Div/x_iter[4]_58[16]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.490 r  teylor_sqrt/conv/genblk1[5].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.492    teylor_sqrt/conv/genblk1[5].F_Div/result2_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    25.599 r  teylor_sqrt/conv/genblk1[5].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.872    26.471    teylor_sqrt/conv/genblk1[5].F_Div/result2__0_n_82
    SLICE_X11Y82         LUT3 (Prop_lut3_I0_O)        0.097    26.568 r  teylor_sqrt/conv/genblk1[5].F_Div/result2_i_1__3/O
                         net (fo=2, routed)           0.376    26.945    teylor_sqrt/conv/genblk1[6].F_Div/x_iter[5]_57[16]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    29.783 r  teylor_sqrt/conv/genblk1[6].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.785    teylor_sqrt/conv/genblk1[6].F_Div/result2_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.892 r  teylor_sqrt/conv/genblk1[6].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.690    31.582    teylor_sqrt/conv/genblk1[6].F_Div/result2__0_n_82
    SLICE_X11Y86         LUT3 (Prop_lut3_I0_O)        0.097    31.679 r  teylor_sqrt/conv/genblk1[6].F_Div/result2_i_1__4/O
                         net (fo=2, routed)           0.528    32.207    teylor_sqrt/conv/genblk1[7].F_Div/x_iter[6]_56[16]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    35.045 r  teylor_sqrt/conv/genblk1[7].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.047    teylor_sqrt/conv/genblk1[7].F_Div/result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.107    36.154 r  teylor_sqrt/conv/genblk1[7].F_Div/result2__0/P[19]
                         net (fo=2, routed)           1.191    37.345    teylor_sqrt/conv/genblk1[7].F_Div/result2__0_n_86
    SLICE_X47Y88         LUT3 (Prop_lut3_I0_O)        0.097    37.442 r  teylor_sqrt/conv/genblk1[7].F_Div/result2_i_5__5/O
                         net (fo=2, routed)           0.608    38.050    teylor_sqrt/conv/genblk1[8].F_Div/x_iter[7]_55[12]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    40.888 r  teylor_sqrt/conv/genblk1[8].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.890    teylor_sqrt/conv/genblk1[8].F_Div/result2_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    41.997 r  teylor_sqrt/conv/genblk1[8].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.852    42.849    teylor_sqrt/conv/genblk1[8].F_Div/result2__0_n_82
    SLICE_X57Y94         LUT3 (Prop_lut3_I0_O)        0.097    42.946 r  teylor_sqrt/conv/genblk1[8].F_Div/result2_i_1__6/O
                         net (fo=2, routed)           0.268    43.215    teylor_sqrt/conv/genblk1[9].F_Div/x_iter[8]_54[16]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    46.053 r  teylor_sqrt/conv/genblk1[9].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.055    teylor_sqrt/conv/genblk1[9].F_Div/result2_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.162 r  teylor_sqrt/conv/genblk1[9].F_Div/result2__0/P[30]
                         net (fo=31, routed)          0.664    47.826    teylor_sqrt/conv/genblk1[9].F_Div/p_0_in
    SLICE_X58Y92         LUT3 (Prop_lut3_I1_O)        0.097    47.923 r  teylor_sqrt/conv/genblk1[9].F_Div/genblk1[10].step2_x_iter[9][28]_i_1/O
                         net (fo=1, routed)           0.000    47.923    teylor_sqrt/conv/x_iter[9]_53[28]
    SLICE_X58Y92         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.142     9.238    teylor_sqrt/conv/clk_out1
    SLICE_X58Y92         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][28]/C
                         clock pessimism              0.348     9.586    
                         clock uncertainty           -0.074     9.511    
    SLICE_X58Y92         FDRE (Setup_fdre_C_D)        0.069     9.580    teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][28]
  -------------------------------------------------------------------
                         required time                          9.580    
                         arrival time                         -47.923    
  -------------------------------------------------------------------
                         slack                                -38.342    

Slack (VIOLATED) :        -38.339ns  (required time - arrival time)
  Source:                 teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        48.223ns  (logic 36.500ns (75.690%)  route 11.723ns (24.310%))
  Logic Levels:           26  (DSP48E1=17 LUT3=9)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.764ns = ( 9.236 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.312    -0.305    teylor_sqrt/conv/genblk1[1].F_Div/clk_out1
    DSP48_X1Y26          DSP48E1                                      r  teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.960     2.655 r  teylor_sqrt/conv/genblk1[1].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     2.657    teylor_sqrt/conv/genblk1[1].F_Div/result2_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     3.764 r  teylor_sqrt/conv/genblk1[1].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.909     4.673    teylor_sqrt/conv/genblk1[1].F_Div/result2__0_n_82
    SLICE_X57Y74         LUT3 (Prop_lut3_I0_O)        0.097     4.770 r  teylor_sqrt/conv/genblk1[1].F_Div/result2_i_1/O
                         net (fo=2, routed)           0.270     5.040    teylor_sqrt/conv/genblk1[2].F_Div/x_iter[1]_61[16]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     7.878 r  teylor_sqrt/conv/genblk1[2].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.880    teylor_sqrt/conv/genblk1[2].F_Div/result2_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     8.987 r  teylor_sqrt/conv/genblk1[2].F_Div/result2__0/P[30]
                         net (fo=50, routed)          1.155    10.142    teylor_sqrt/conv/genblk1[2].F_Div/result2__0_0[0]
    SLICE_X34Y74         LUT3 (Prop_lut3_I1_O)        0.097    10.239 r  teylor_sqrt/conv/genblk1[2].F_Div/result2_i_15__0/O
                         net (fo=2, routed)           0.781    11.020    teylor_sqrt/conv/genblk1[3].F_Div/x_iter[2]_60[2]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      2.838    13.858 r  teylor_sqrt/conv/genblk1[3].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.860    teylor_sqrt/conv/genblk1[3].F_Div/result2_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    14.967 r  teylor_sqrt/conv/genblk1[3].F_Div/result2__0/P[30]
                         net (fo=52, routed)          1.096    16.063    teylor_sqrt/conv/genblk1[3].F_Div/P[0]
    SLICE_X11Y66         LUT3 (Prop_lut3_I1_O)        0.097    16.160 r  teylor_sqrt/conv/genblk1[3].F_Div/result2_i_10__1/O
                         net (fo=2, routed)           0.269    16.429    teylor_sqrt/conv/genblk1[4].F_Div/x_iter[3]_59[7]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    19.267 r  teylor_sqrt/conv/genblk1[4].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.269    teylor_sqrt/conv/genblk1[4].F_Div/result2_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.376 r  teylor_sqrt/conv/genblk1[4].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.912    21.288    teylor_sqrt/conv/genblk1[4].F_Div/result2__0_n_82
    SLICE_X11Y74         LUT3 (Prop_lut3_I0_O)        0.097    21.385 r  teylor_sqrt/conv/genblk1[4].F_Div/result2_i_1__2/O
                         net (fo=2, routed)           0.267    21.652    teylor_sqrt/conv/genblk1[5].F_Div/x_iter[4]_58[16]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.490 r  teylor_sqrt/conv/genblk1[5].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.492    teylor_sqrt/conv/genblk1[5].F_Div/result2_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    25.599 r  teylor_sqrt/conv/genblk1[5].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.872    26.471    teylor_sqrt/conv/genblk1[5].F_Div/result2__0_n_82
    SLICE_X11Y82         LUT3 (Prop_lut3_I0_O)        0.097    26.568 r  teylor_sqrt/conv/genblk1[5].F_Div/result2_i_1__3/O
                         net (fo=2, routed)           0.376    26.945    teylor_sqrt/conv/genblk1[6].F_Div/x_iter[5]_57[16]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    29.783 r  teylor_sqrt/conv/genblk1[6].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.785    teylor_sqrt/conv/genblk1[6].F_Div/result2_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.892 r  teylor_sqrt/conv/genblk1[6].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.690    31.582    teylor_sqrt/conv/genblk1[6].F_Div/result2__0_n_82
    SLICE_X11Y86         LUT3 (Prop_lut3_I0_O)        0.097    31.679 r  teylor_sqrt/conv/genblk1[6].F_Div/result2_i_1__4/O
                         net (fo=2, routed)           0.528    32.207    teylor_sqrt/conv/genblk1[7].F_Div/x_iter[6]_56[16]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    35.045 r  teylor_sqrt/conv/genblk1[7].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.047    teylor_sqrt/conv/genblk1[7].F_Div/result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.107    36.154 r  teylor_sqrt/conv/genblk1[7].F_Div/result2__0/P[19]
                         net (fo=2, routed)           1.191    37.345    teylor_sqrt/conv/genblk1[7].F_Div/result2__0_n_86
    SLICE_X47Y88         LUT3 (Prop_lut3_I0_O)        0.097    37.442 r  teylor_sqrt/conv/genblk1[7].F_Div/result2_i_5__5/O
                         net (fo=2, routed)           0.608    38.050    teylor_sqrt/conv/genblk1[8].F_Div/x_iter[7]_55[12]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    40.888 r  teylor_sqrt/conv/genblk1[8].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.890    teylor_sqrt/conv/genblk1[8].F_Div/result2_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    41.997 r  teylor_sqrt/conv/genblk1[8].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.852    42.849    teylor_sqrt/conv/genblk1[8].F_Div/result2__0_n_82
    SLICE_X57Y94         LUT3 (Prop_lut3_I0_O)        0.097    42.946 r  teylor_sqrt/conv/genblk1[8].F_Div/result2_i_1__6/O
                         net (fo=2, routed)           0.268    43.215    teylor_sqrt/conv/genblk1[9].F_Div/x_iter[8]_54[16]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    46.053 r  teylor_sqrt/conv/genblk1[9].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.055    teylor_sqrt/conv/genblk1[9].F_Div/result2_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.162 r  teylor_sqrt/conv/genblk1[9].F_Div/result2__0/P[30]
                         net (fo=31, routed)          0.660    47.821    teylor_sqrt/conv/genblk1[9].F_Div/p_0_in
    SLICE_X56Y91         LUT3 (Prop_lut3_I1_O)        0.097    47.918 r  teylor_sqrt/conv/genblk1[9].F_Div/genblk1[10].step2_x_iter[9][29]_i_1/O
                         net (fo=1, routed)           0.000    47.918    teylor_sqrt/conv/x_iter[9]_53[29]
    SLICE_X56Y91         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.140     9.236    teylor_sqrt/conv/clk_out1
    SLICE_X56Y91         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][29]/C
                         clock pessimism              0.348     9.584    
                         clock uncertainty           -0.074     9.509    
    SLICE_X56Y91         FDRE (Setup_fdre_C_D)        0.070     9.579    teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][29]
  -------------------------------------------------------------------
                         required time                          9.579    
                         arrival time                         -47.918    
  -------------------------------------------------------------------
                         slack                                -38.339    

Slack (VIOLATED) :        -38.327ns  (required time - arrival time)
  Source:                 teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        48.173ns  (logic 36.500ns (75.769%)  route 11.673ns (24.231%))
  Logic Levels:           26  (DSP48E1=17 LUT3=9)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.764ns = ( 9.236 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.312    -0.305    teylor_sqrt/conv/genblk1[1].F_Div/clk_out1
    DSP48_X1Y26          DSP48E1                                      r  teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.960     2.655 r  teylor_sqrt/conv/genblk1[1].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     2.657    teylor_sqrt/conv/genblk1[1].F_Div/result2_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     3.764 r  teylor_sqrt/conv/genblk1[1].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.909     4.673    teylor_sqrt/conv/genblk1[1].F_Div/result2__0_n_82
    SLICE_X57Y74         LUT3 (Prop_lut3_I0_O)        0.097     4.770 r  teylor_sqrt/conv/genblk1[1].F_Div/result2_i_1/O
                         net (fo=2, routed)           0.270     5.040    teylor_sqrt/conv/genblk1[2].F_Div/x_iter[1]_61[16]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     7.878 r  teylor_sqrt/conv/genblk1[2].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.880    teylor_sqrt/conv/genblk1[2].F_Div/result2_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     8.987 r  teylor_sqrt/conv/genblk1[2].F_Div/result2__0/P[30]
                         net (fo=50, routed)          1.155    10.142    teylor_sqrt/conv/genblk1[2].F_Div/result2__0_0[0]
    SLICE_X34Y74         LUT3 (Prop_lut3_I1_O)        0.097    10.239 r  teylor_sqrt/conv/genblk1[2].F_Div/result2_i_15__0/O
                         net (fo=2, routed)           0.781    11.020    teylor_sqrt/conv/genblk1[3].F_Div/x_iter[2]_60[2]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      2.838    13.858 r  teylor_sqrt/conv/genblk1[3].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.860    teylor_sqrt/conv/genblk1[3].F_Div/result2_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    14.967 r  teylor_sqrt/conv/genblk1[3].F_Div/result2__0/P[30]
                         net (fo=52, routed)          1.096    16.063    teylor_sqrt/conv/genblk1[3].F_Div/P[0]
    SLICE_X11Y66         LUT3 (Prop_lut3_I1_O)        0.097    16.160 r  teylor_sqrt/conv/genblk1[3].F_Div/result2_i_10__1/O
                         net (fo=2, routed)           0.269    16.429    teylor_sqrt/conv/genblk1[4].F_Div/x_iter[3]_59[7]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    19.267 r  teylor_sqrt/conv/genblk1[4].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.269    teylor_sqrt/conv/genblk1[4].F_Div/result2_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.376 r  teylor_sqrt/conv/genblk1[4].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.912    21.288    teylor_sqrt/conv/genblk1[4].F_Div/result2__0_n_82
    SLICE_X11Y74         LUT3 (Prop_lut3_I0_O)        0.097    21.385 r  teylor_sqrt/conv/genblk1[4].F_Div/result2_i_1__2/O
                         net (fo=2, routed)           0.267    21.652    teylor_sqrt/conv/genblk1[5].F_Div/x_iter[4]_58[16]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.490 r  teylor_sqrt/conv/genblk1[5].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.492    teylor_sqrt/conv/genblk1[5].F_Div/result2_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    25.599 r  teylor_sqrt/conv/genblk1[5].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.872    26.471    teylor_sqrt/conv/genblk1[5].F_Div/result2__0_n_82
    SLICE_X11Y82         LUT3 (Prop_lut3_I0_O)        0.097    26.568 r  teylor_sqrt/conv/genblk1[5].F_Div/result2_i_1__3/O
                         net (fo=2, routed)           0.376    26.945    teylor_sqrt/conv/genblk1[6].F_Div/x_iter[5]_57[16]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    29.783 r  teylor_sqrt/conv/genblk1[6].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.785    teylor_sqrt/conv/genblk1[6].F_Div/result2_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.892 r  teylor_sqrt/conv/genblk1[6].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.690    31.582    teylor_sqrt/conv/genblk1[6].F_Div/result2__0_n_82
    SLICE_X11Y86         LUT3 (Prop_lut3_I0_O)        0.097    31.679 r  teylor_sqrt/conv/genblk1[6].F_Div/result2_i_1__4/O
                         net (fo=2, routed)           0.528    32.207    teylor_sqrt/conv/genblk1[7].F_Div/x_iter[6]_56[16]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    35.045 r  teylor_sqrt/conv/genblk1[7].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.047    teylor_sqrt/conv/genblk1[7].F_Div/result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.107    36.154 r  teylor_sqrt/conv/genblk1[7].F_Div/result2__0/P[19]
                         net (fo=2, routed)           1.191    37.345    teylor_sqrt/conv/genblk1[7].F_Div/result2__0_n_86
    SLICE_X47Y88         LUT3 (Prop_lut3_I0_O)        0.097    37.442 r  teylor_sqrt/conv/genblk1[7].F_Div/result2_i_5__5/O
                         net (fo=2, routed)           0.608    38.050    teylor_sqrt/conv/genblk1[8].F_Div/x_iter[7]_55[12]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    40.888 r  teylor_sqrt/conv/genblk1[8].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.890    teylor_sqrt/conv/genblk1[8].F_Div/result2_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    41.997 r  teylor_sqrt/conv/genblk1[8].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.852    42.849    teylor_sqrt/conv/genblk1[8].F_Div/result2__0_n_82
    SLICE_X57Y94         LUT3 (Prop_lut3_I0_O)        0.097    42.946 r  teylor_sqrt/conv/genblk1[8].F_Div/result2_i_1__6/O
                         net (fo=2, routed)           0.268    43.215    teylor_sqrt/conv/genblk1[9].F_Div/x_iter[8]_54[16]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    46.053 r  teylor_sqrt/conv/genblk1[9].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.055    teylor_sqrt/conv/genblk1[9].F_Div/result2_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.162 r  teylor_sqrt/conv/genblk1[9].F_Div/result2__0/P[30]
                         net (fo=31, routed)          0.609    47.771    teylor_sqrt/conv/genblk1[9].F_Div/p_0_in
    SLICE_X57Y91         LUT3 (Prop_lut3_I1_O)        0.097    47.868 r  teylor_sqrt/conv/genblk1[9].F_Div/genblk1[10].step2_x_iter[9][25]_i_1/O
                         net (fo=1, routed)           0.000    47.868    teylor_sqrt/conv/x_iter[9]_53[25]
    SLICE_X57Y91         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.140     9.236    teylor_sqrt/conv/clk_out1
    SLICE_X57Y91         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][25]/C
                         clock pessimism              0.348     9.584    
                         clock uncertainty           -0.074     9.509    
    SLICE_X57Y91         FDRE (Setup_fdre_C_D)        0.032     9.541    teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][25]
  -------------------------------------------------------------------
                         required time                          9.541    
                         arrival time                         -47.868    
  -------------------------------------------------------------------
                         slack                                -38.327    

Slack (VIOLATED) :        -38.313ns  (required time - arrival time)
  Source:                 teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        48.158ns  (logic 36.500ns (75.792%)  route 11.658ns (24.208%))
  Logic Levels:           26  (DSP48E1=17 LUT3=9)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.764ns = ( 9.236 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.312    -0.305    teylor_sqrt/conv/genblk1[1].F_Div/clk_out1
    DSP48_X1Y26          DSP48E1                                      r  teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.960     2.655 r  teylor_sqrt/conv/genblk1[1].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     2.657    teylor_sqrt/conv/genblk1[1].F_Div/result2_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     3.764 r  teylor_sqrt/conv/genblk1[1].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.909     4.673    teylor_sqrt/conv/genblk1[1].F_Div/result2__0_n_82
    SLICE_X57Y74         LUT3 (Prop_lut3_I0_O)        0.097     4.770 r  teylor_sqrt/conv/genblk1[1].F_Div/result2_i_1/O
                         net (fo=2, routed)           0.270     5.040    teylor_sqrt/conv/genblk1[2].F_Div/x_iter[1]_61[16]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     7.878 r  teylor_sqrt/conv/genblk1[2].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.880    teylor_sqrt/conv/genblk1[2].F_Div/result2_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     8.987 r  teylor_sqrt/conv/genblk1[2].F_Div/result2__0/P[30]
                         net (fo=50, routed)          1.155    10.142    teylor_sqrt/conv/genblk1[2].F_Div/result2__0_0[0]
    SLICE_X34Y74         LUT3 (Prop_lut3_I1_O)        0.097    10.239 r  teylor_sqrt/conv/genblk1[2].F_Div/result2_i_15__0/O
                         net (fo=2, routed)           0.781    11.020    teylor_sqrt/conv/genblk1[3].F_Div/x_iter[2]_60[2]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      2.838    13.858 r  teylor_sqrt/conv/genblk1[3].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.860    teylor_sqrt/conv/genblk1[3].F_Div/result2_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    14.967 r  teylor_sqrt/conv/genblk1[3].F_Div/result2__0/P[30]
                         net (fo=52, routed)          1.096    16.063    teylor_sqrt/conv/genblk1[3].F_Div/P[0]
    SLICE_X11Y66         LUT3 (Prop_lut3_I1_O)        0.097    16.160 r  teylor_sqrt/conv/genblk1[3].F_Div/result2_i_10__1/O
                         net (fo=2, routed)           0.269    16.429    teylor_sqrt/conv/genblk1[4].F_Div/x_iter[3]_59[7]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    19.267 r  teylor_sqrt/conv/genblk1[4].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.269    teylor_sqrt/conv/genblk1[4].F_Div/result2_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.376 r  teylor_sqrt/conv/genblk1[4].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.912    21.288    teylor_sqrt/conv/genblk1[4].F_Div/result2__0_n_82
    SLICE_X11Y74         LUT3 (Prop_lut3_I0_O)        0.097    21.385 r  teylor_sqrt/conv/genblk1[4].F_Div/result2_i_1__2/O
                         net (fo=2, routed)           0.267    21.652    teylor_sqrt/conv/genblk1[5].F_Div/x_iter[4]_58[16]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.490 r  teylor_sqrt/conv/genblk1[5].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.492    teylor_sqrt/conv/genblk1[5].F_Div/result2_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    25.599 r  teylor_sqrt/conv/genblk1[5].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.872    26.471    teylor_sqrt/conv/genblk1[5].F_Div/result2__0_n_82
    SLICE_X11Y82         LUT3 (Prop_lut3_I0_O)        0.097    26.568 r  teylor_sqrt/conv/genblk1[5].F_Div/result2_i_1__3/O
                         net (fo=2, routed)           0.376    26.945    teylor_sqrt/conv/genblk1[6].F_Div/x_iter[5]_57[16]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    29.783 r  teylor_sqrt/conv/genblk1[6].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.785    teylor_sqrt/conv/genblk1[6].F_Div/result2_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.892 r  teylor_sqrt/conv/genblk1[6].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.690    31.582    teylor_sqrt/conv/genblk1[6].F_Div/result2__0_n_82
    SLICE_X11Y86         LUT3 (Prop_lut3_I0_O)        0.097    31.679 r  teylor_sqrt/conv/genblk1[6].F_Div/result2_i_1__4/O
                         net (fo=2, routed)           0.528    32.207    teylor_sqrt/conv/genblk1[7].F_Div/x_iter[6]_56[16]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    35.045 r  teylor_sqrt/conv/genblk1[7].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.047    teylor_sqrt/conv/genblk1[7].F_Div/result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.107    36.154 r  teylor_sqrt/conv/genblk1[7].F_Div/result2__0/P[19]
                         net (fo=2, routed)           1.191    37.345    teylor_sqrt/conv/genblk1[7].F_Div/result2__0_n_86
    SLICE_X47Y88         LUT3 (Prop_lut3_I0_O)        0.097    37.442 r  teylor_sqrt/conv/genblk1[7].F_Div/result2_i_5__5/O
                         net (fo=2, routed)           0.608    38.050    teylor_sqrt/conv/genblk1[8].F_Div/x_iter[7]_55[12]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    40.888 r  teylor_sqrt/conv/genblk1[8].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.890    teylor_sqrt/conv/genblk1[8].F_Div/result2_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    41.997 r  teylor_sqrt/conv/genblk1[8].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.852    42.849    teylor_sqrt/conv/genblk1[8].F_Div/result2__0_n_82
    SLICE_X57Y94         LUT3 (Prop_lut3_I0_O)        0.097    42.946 r  teylor_sqrt/conv/genblk1[8].F_Div/result2_i_1__6/O
                         net (fo=2, routed)           0.268    43.215    teylor_sqrt/conv/genblk1[9].F_Div/x_iter[8]_54[16]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    46.053 r  teylor_sqrt/conv/genblk1[9].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.055    teylor_sqrt/conv/genblk1[9].F_Div/result2_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    47.162 r  teylor_sqrt/conv/genblk1[9].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.595    47.757    teylor_sqrt/conv/genblk1[9].F_Div/result2__0_n_82
    SLICE_X57Y90         LUT3 (Prop_lut3_I0_O)        0.097    47.854 r  teylor_sqrt/conv/genblk1[9].F_Div/genblk1[10].step2_x_iter[9][16]_i_1/O
                         net (fo=1, routed)           0.000    47.854    teylor_sqrt/conv/x_iter[9]_53[16]
    SLICE_X57Y90         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.140     9.236    teylor_sqrt/conv/clk_out1
    SLICE_X57Y90         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][16]/C
                         clock pessimism              0.348     9.584    
                         clock uncertainty           -0.074     9.509    
    SLICE_X57Y90         FDRE (Setup_fdre_C_D)        0.032     9.541    teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][16]
  -------------------------------------------------------------------
                         required time                          9.541    
                         arrival time                         -47.854    
  -------------------------------------------------------------------
                         slack                                -38.313    

Slack (VIOLATED) :        -38.311ns  (required time - arrival time)
  Source:                 teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        48.158ns  (logic 36.500ns (75.792%)  route 11.658ns (24.208%))
  Logic Levels:           26  (DSP48E1=17 LUT3=9)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 9.237 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.312    -0.305    teylor_sqrt/conv/genblk1[1].F_Div/clk_out1
    DSP48_X1Y26          DSP48E1                                      r  teylor_sqrt/conv/genblk1[1].F_Div/result2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.960     2.655 r  teylor_sqrt/conv/genblk1[1].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     2.657    teylor_sqrt/conv/genblk1[1].F_Div/result2_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107     3.764 r  teylor_sqrt/conv/genblk1[1].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.909     4.673    teylor_sqrt/conv/genblk1[1].F_Div/result2__0_n_82
    SLICE_X57Y74         LUT3 (Prop_lut3_I0_O)        0.097     4.770 r  teylor_sqrt/conv/genblk1[1].F_Div/result2_i_1/O
                         net (fo=2, routed)           0.270     5.040    teylor_sqrt/conv/genblk1[2].F_Div/x_iter[1]_61[16]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838     7.878 r  teylor_sqrt/conv/genblk1[2].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002     7.880    teylor_sqrt/conv/genblk1[2].F_Div/result2_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107     8.987 r  teylor_sqrt/conv/genblk1[2].F_Div/result2__0/P[30]
                         net (fo=50, routed)          1.155    10.142    teylor_sqrt/conv/genblk1[2].F_Div/result2__0_0[0]
    SLICE_X34Y74         LUT3 (Prop_lut3_I1_O)        0.097    10.239 r  teylor_sqrt/conv/genblk1[2].F_Div/result2_i_15__0/O
                         net (fo=2, routed)           0.781    11.020    teylor_sqrt/conv/genblk1[3].F_Div/x_iter[2]_60[2]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      2.838    13.858 r  teylor_sqrt/conv/genblk1[3].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.860    teylor_sqrt/conv/genblk1[3].F_Div/result2_n_106
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    14.967 r  teylor_sqrt/conv/genblk1[3].F_Div/result2__0/P[30]
                         net (fo=52, routed)          1.096    16.063    teylor_sqrt/conv/genblk1[3].F_Div/P[0]
    SLICE_X11Y66         LUT3 (Prop_lut3_I1_O)        0.097    16.160 r  teylor_sqrt/conv/genblk1[3].F_Div/result2_i_10__1/O
                         net (fo=2, routed)           0.269    16.429    teylor_sqrt/conv/genblk1[4].F_Div/x_iter[3]_59[7]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      2.838    19.267 r  teylor_sqrt/conv/genblk1[4].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    19.269    teylor_sqrt/conv/genblk1[4].F_Div/result2_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    20.376 r  teylor_sqrt/conv/genblk1[4].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.912    21.288    teylor_sqrt/conv/genblk1[4].F_Div/result2__0_n_82
    SLICE_X11Y74         LUT3 (Prop_lut3_I0_O)        0.097    21.385 r  teylor_sqrt/conv/genblk1[4].F_Div/result2_i_1__2/O
                         net (fo=2, routed)           0.267    21.652    teylor_sqrt/conv/genblk1[5].F_Div/x_iter[4]_58[16]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    24.490 r  teylor_sqrt/conv/genblk1[5].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    24.492    teylor_sqrt/conv/genblk1[5].F_Div/result2_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    25.599 r  teylor_sqrt/conv/genblk1[5].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.872    26.471    teylor_sqrt/conv/genblk1[5].F_Div/result2__0_n_82
    SLICE_X11Y82         LUT3 (Prop_lut3_I0_O)        0.097    26.568 r  teylor_sqrt/conv/genblk1[5].F_Div/result2_i_1__3/O
                         net (fo=2, routed)           0.376    26.945    teylor_sqrt/conv/genblk1[6].F_Div/x_iter[5]_57[16]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    29.783 r  teylor_sqrt/conv/genblk1[6].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    29.785    teylor_sqrt/conv/genblk1[6].F_Div/result2_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    30.892 r  teylor_sqrt/conv/genblk1[6].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.690    31.582    teylor_sqrt/conv/genblk1[6].F_Div/result2__0_n_82
    SLICE_X11Y86         LUT3 (Prop_lut3_I0_O)        0.097    31.679 r  teylor_sqrt/conv/genblk1[6].F_Div/result2_i_1__4/O
                         net (fo=2, routed)           0.528    32.207    teylor_sqrt/conv/genblk1[7].F_Div/x_iter[6]_56[16]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    35.045 r  teylor_sqrt/conv/genblk1[7].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    35.047    teylor_sqrt/conv/genblk1[7].F_Div/result2_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[19])
                                                      1.107    36.154 r  teylor_sqrt/conv/genblk1[7].F_Div/result2__0/P[19]
                         net (fo=2, routed)           1.191    37.345    teylor_sqrt/conv/genblk1[7].F_Div/result2__0_n_86
    SLICE_X47Y88         LUT3 (Prop_lut3_I0_O)        0.097    37.442 r  teylor_sqrt/conv/genblk1[7].F_Div/result2_i_5__5/O
                         net (fo=2, routed)           0.608    38.050    teylor_sqrt/conv/genblk1[8].F_Div/x_iter[7]_55[12]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      2.838    40.888 r  teylor_sqrt/conv/genblk1[8].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    40.890    teylor_sqrt/conv/genblk1[8].F_Div/result2_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.107    41.997 r  teylor_sqrt/conv/genblk1[8].F_Div/result2__0/P[23]
                         net (fo=2, routed)           0.852    42.849    teylor_sqrt/conv/genblk1[8].F_Div/result2__0_n_82
    SLICE_X57Y94         LUT3 (Prop_lut3_I0_O)        0.097    42.946 r  teylor_sqrt/conv/genblk1[8].F_Div/result2_i_1__6/O
                         net (fo=2, routed)           0.268    43.215    teylor_sqrt/conv/genblk1[9].F_Div/x_iter[8]_54[16]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.838    46.053 r  teylor_sqrt/conv/genblk1[9].F_Div/result2/PCOUT[47]
                         net (fo=1, routed)           0.002    46.055    teylor_sqrt/conv/genblk1[9].F_Div/result2_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.107    47.162 r  teylor_sqrt/conv/genblk1[9].F_Div/result2__0/P[30]
                         net (fo=31, routed)          0.595    47.756    teylor_sqrt/conv/genblk1[9].F_Div/p_0_in
    SLICE_X57Y94         LUT3 (Prop_lut3_I1_O)        0.097    47.853 r  teylor_sqrt/conv/genblk1[9].F_Div/genblk1[10].step2_x_iter[9][9]_i_1/O
                         net (fo=1, routed)           0.000    47.853    teylor_sqrt/conv/x_iter[9]_53[9]
    SLICE_X57Y94         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        1.141     9.237    teylor_sqrt/conv/clk_out1
    SLICE_X57Y94         FDRE                                         r  teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][9]/C
                         clock pessimism              0.348     9.585    
                         clock uncertainty           -0.074     9.510    
    SLICE_X57Y94         FDRE (Setup_fdre_C_D)        0.032     9.542    teylor_sqrt/conv/genblk1[10].step2_x_iter_reg[9][9]
  -------------------------------------------------------------------
                         required time                          9.542    
                         arrival time                         -47.853    
  -------------------------------------------------------------------
                         slack                                -38.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 csr_x_in_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/step1_x_reg[18]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (59.032%)  route 0.114ns (40.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.559    -0.605    clk_gen
    SLICE_X54Y66         FDRE                                         r  csr_x_in_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  csr_x_in_reg[18]/Q
                         net (fo=1, routed)           0.114    -0.327    teylor_sqrt/conv/Q[1]
    SLICE_X56Y65         SRL16E                                       r  teylor_sqrt/conv/step1_x_reg[18]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.829    -0.844    teylor_sqrt/conv/clk_out1
    SLICE_X56Y65         SRL16E                                       r  teylor_sqrt/conv/step1_x_reg[18]_srl2/CLK
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.074    -0.495    
    SLICE_X56Y65         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.386    teylor_sqrt/conv/step1_x_reg[18]_srl2
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 csr_x_in_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/step1_x_reg[20]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.821%)  route 0.115ns (41.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.559    -0.605    clk_gen
    SLICE_X54Y66         FDRE                                         r  csr_x_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  csr_x_in_reg[20]/Q
                         net (fo=1, routed)           0.115    -0.326    teylor_sqrt/conv/Q[3]
    SLICE_X56Y65         SRL16E                                       r  teylor_sqrt/conv/step1_x_reg[20]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.829    -0.844    teylor_sqrt/conv/clk_out1
    SLICE_X56Y65         SRL16E                                       r  teylor_sqrt/conv/step1_x_reg[20]_srl2/CLK
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.074    -0.495    
    SLICE_X56Y65         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.387    teylor_sqrt/conv/step1_x_reg[20]_srl2
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 csr_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.161%)  route 0.108ns (36.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.551    -0.613    clk_gen
    SLICE_X55Y74         FDRE                                         r  csr_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  csr_rdata_reg[9]/Q
                         net (fo=1, routed)           0.108    -0.364    udm/udm_controller/RD_DATA_reg_reg[9]_0
    SLICE_X56Y74         LUT6 (Prop_lut6_I2_O)        0.045    -0.319 r  udm/udm_controller/RD_DATA_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    udm/udm_controller/RD_DATA_reg[9]
    SLICE_X56Y74         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.819    -0.854    udm/udm_controller/clk_out1
    SLICE_X56Y74         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[9]/C
                         clock pessimism              0.275    -0.579    
                         clock uncertainty            0.074    -0.505    
    SLICE_X56Y74         FDRE (Hold_fdre_C_D)         0.121    -0.384    udm/udm_controller/RD_DATA_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 csr_x_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/step1_x_reg[17]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (59.032%)  route 0.114ns (40.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.559    -0.605    clk_gen
    SLICE_X54Y66         FDRE                                         r  csr_x_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  csr_x_in_reg[17]/Q
                         net (fo=1, routed)           0.114    -0.327    teylor_sqrt/conv/Q[0]
    SLICE_X56Y65         SRL16E                                       r  teylor_sqrt/conv/step1_x_reg[17]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.829    -0.844    teylor_sqrt/conv/clk_out1
    SLICE_X56Y65         SRL16E                                       r  teylor_sqrt/conv/step1_x_reg[17]_srl2/CLK
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.074    -0.495    
    SLICE_X56Y65         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.393    teylor_sqrt/conv/step1_x_reg[17]_srl2
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 csr_x_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/step1_x_reg[25]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.637%)  route 0.116ns (41.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.559    -0.605    clk_gen
    SLICE_X46Y68         FDRE                                         r  csr_x_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  csr_x_in_reg[25]/Q
                         net (fo=1, routed)           0.116    -0.326    teylor_sqrt/conv/Q[8]
    SLICE_X42Y68         SRL16E                                       r  teylor_sqrt/conv/step1_x_reg[25]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.829    -0.844    teylor_sqrt/conv/clk_out1
    SLICE_X42Y68         SRL16E                                       r  teylor_sqrt/conv/step1_x_reg[25]_srl2/CLK
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.074    -0.495    
    SLICE_X42Y68         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.393    teylor_sqrt/conv/step1_x_reg[25]_srl2
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 teylor_sqrt/mul_back/step2_x_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/mul_back/x_mult_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.390%)  route 0.090ns (32.610%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.561    -0.603    teylor_sqrt/mul_back/clk_out1
    SLICE_X61Y66         FDRE                                         r  teylor_sqrt/mul_back/step2_x_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  teylor_sqrt/mul_back/step2_x_reg[18]/Q
                         net (fo=1, routed)           0.090    -0.372    teylor_sqrt/mul_back/step2_x[18]
    SLICE_X60Y66         LUT3 (Prop_lut3_I1_O)        0.045    -0.327 r  teylor_sqrt/mul_back/x_mult[0][18]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    teylor_sqrt/mul_back/p_0_in[18]
    SLICE_X60Y66         FDRE                                         r  teylor_sqrt/mul_back/x_mult_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.830    -0.843    teylor_sqrt/mul_back/clk_out1
    SLICE_X60Y66         FDRE                                         r  teylor_sqrt/mul_back/x_mult_reg[0][18]/C
                         clock pessimism              0.253    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X60Y66         FDRE (Hold_fdre_C_D)         0.121    -0.395    teylor_sqrt/mul_back/x_mult_reg[0][18]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 csr_x_in_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/x_iter_reg[0][31]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.210%)  route 0.158ns (52.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.558    -0.606    clk_gen
    SLICE_X47Y69         FDRE                                         r  csr_x_in_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  csr_x_in_reg[31]/Q
                         net (fo=1, routed)           0.158    -0.308    teylor_sqrt/conv/Q[14]
    SLICE_X42Y71         SRL16E                                       r  teylor_sqrt/conv/x_iter_reg[0][31]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.826    -0.847    teylor_sqrt/conv/clk_out1
    SLICE_X42Y71         SRL16E                                       r  teylor_sqrt/conv/x_iter_reg[0][31]_srl3/CLK
                         clock pessimism              0.275    -0.572    
                         clock uncertainty            0.074    -0.498    
    SLICE_X42Y71         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.381    teylor_sqrt/conv/x_iter_reg[0][31]_srl3
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 csr_x_in_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/step1_x_reg[19]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.821%)  route 0.115ns (41.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.559    -0.605    clk_gen
    SLICE_X54Y66         FDRE                                         r  csr_x_in_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  csr_x_in_reg[19]/Q
                         net (fo=1, routed)           0.115    -0.326    teylor_sqrt/conv/Q[2]
    SLICE_X56Y65         SRL16E                                       r  teylor_sqrt/conv/step1_x_reg[19]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.829    -0.844    teylor_sqrt/conv/clk_out1
    SLICE_X56Y65         SRL16E                                       r  teylor_sqrt/conv/step1_x_reg[19]_srl2/CLK
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.074    -0.495    
    SLICE_X56Y65         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.401    teylor_sqrt/conv/step1_x_reg[19]_srl2
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_dout_bo_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.463%)  route 0.098ns (34.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.560    -0.604    udm/udm_controller/clk_out1
    SLICE_X44Y69         FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  udm/udm_controller/tx_dout_bo_reg[5]/Q
                         net (fo=1, routed)           0.098    -0.365    udm/uart_tx/tx_dout_bo[5]
    SLICE_X42Y69         LUT4 (Prop_lut4_I0_O)        0.045    -0.320 r  udm/uart_tx/databuf[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    udm/uart_tx/databuf[5]
    SLICE_X42Y69         FDRE                                         r  udm/uart_tx/databuf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.828    -0.845    udm/uart_tx/clk_out1
    SLICE_X42Y69         FDRE                                         r  udm/uart_tx/databuf_reg[5]/C
                         clock pessimism              0.255    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X42Y69         FDRE (Hold_fdre_C_D)         0.121    -0.395    udm/uart_tx/databuf_reg[5]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 teylor_sqrt/conv/x_iter_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            teylor_sqrt/conv/genblk1[1].step2_x_iter_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.162%)  route 0.115ns (44.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.563    -0.601    teylor_sqrt/conv/clk_out1
    SLICE_X43Y66         FDRE                                         r  teylor_sqrt/conv/x_iter_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  teylor_sqrt/conv/x_iter_reg[0][10]/Q
                         net (fo=1, routed)           0.115    -0.346    teylor_sqrt/conv/x_iter_reg_n_0_[0][10]
    SLICE_X41Y66         FDRE                                         r  teylor_sqrt/conv/genblk1[1].step2_x_iter_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2205, routed)        0.833    -0.840    teylor_sqrt/conv/clk_out1
    SLICE_X41Y66         FDRE                                         r  teylor_sqrt/conv/genblk1[1].step2_x_iter_reg[0][10]/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.074    -0.491    
    SLICE_X41Y66         FDRE (Hold_fdre_C_D)         0.070    -0.421    teylor_sqrt/conv/genblk1[1].step2_x_iter_reg[0][10]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.075    





