{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7z020clg484-1",
      "gen_directory": "../../../../project_2.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.2"
    },
    "design_tree": {
      "axi_stream_counter_0": "",
      "floating_point_0": ""
    },
    "components": {
      "axi_stream_counter_0": {
        "vlnv": "ASad:hls:axi_stream_counter:1.0",
        "xci_name": "design_1_axi_stream_counter_0_0",
        "xci_path": "ip\\design_1_axi_stream_counter_0_0\\design_1_axi_stream_counter_0_0.xci",
        "inst_hier_path": "axi_stream_counter_0"
      },
      "floating_point_0": {
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "xci_name": "design_1_floating_point_0_0",
        "xci_path": "ip\\design_1_floating_point_0_0\\design_1_floating_point_0_0.xci",
        "inst_hier_path": "floating_point_0"
      }
    },
    "interface_nets": {
      "axi_stream_counter_0_counter_output": {
        "interface_ports": [
          "axi_stream_counter_0/counter_output",
          "floating_point_0/S_AXIS_A"
        ]
      }
    }
  }
}