// Generated by CIRCT firtool-1.75.0

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module ZeroWriter(	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:25:7]
  input         clock,	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:25:7]
  input         reset,	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:25:7]
  output        io_req_ready,	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:32:14]
  input         io_req_valid,	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:32:14]
  input         io_req_bits_laddr_is_acc_addr,	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:32:14]
  input         io_req_bits_laddr_accumulate,	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:32:14]
  input  [11:0] io_req_bits_laddr_data,	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:32:14]
  input  [15:0] io_req_bits_tag_cols,	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:32:14]
  input  [7:0]  io_req_bits_tag_pixel_repeats,	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:32:14]
  input  [7:0]  io_req_bits_tag_cmd_id,	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:32:14]
  input  [2:0]  io_req_bits_cols,	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:32:14]
  input  [15:0] io_req_bits_block_stride,	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:32:14]
  input         io_resp_ready,	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:32:14]
  output        io_resp_valid,	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:32:14]
  output [15:0] io_resp_bits_tag_cols,	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:32:14]
  output [7:0]  io_resp_bits_tag_pixel_repeats,	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:32:14]
  output [7:0]  io_resp_bits_tag_cmd_id,	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:32:14]
  output        io_resp_bits_laddr_is_acc_addr,	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:32:14]
  output        io_resp_bits_laddr_accumulate,	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:32:14]
  output [11:0] io_resp_bits_laddr_data,	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:32:14]
  output        io_resp_bits_mask_0,	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:32:14]
  output        io_resp_bits_mask_1,	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:32:14]
  output        io_resp_bits_last	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:32:14]
);

  reg         req_valid;	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:37:16]
  reg         req_bits_laddr_is_acc_addr;	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:37:16]
  reg         req_bits_laddr_accumulate;	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:37:16]
  reg  [11:0] req_bits_laddr_data;	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:37:16]
  reg  [15:0] req_bits_tag_cols;	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:37:16]
  reg  [7:0]  req_bits_tag_pixel_repeats;	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:37:16]
  reg  [7:0]  req_bits_tag_cmd_id;	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:37:16]
  reg  [2:0]  req_bits_cols;	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:37:16]
  reg  [15:0] req_bits_block_stride;	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:37:16]
  reg  [1:0]  col_counter;	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:39:24]
  wire [2:0]  _GEN = {1'h0, col_counter};	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:39:24, :52:82]
  wire [2:0]  _next_col_counter_T_3 = _GEN + 3'h2;	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:52:82, :53:36]
  wire        _GEN_0 = io_resp_ready & req_valid;	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:37:16, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire [1:0]  next_col_counter = _next_col_counter_T_3 > req_bits_cols - 3'h1 ? 2'h0 : _next_col_counter_T_3[1:0];	// @[generators/gemmini/src/main/scala/gemmini/Util.scala:39:28, :41:15, :43:17, generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:37:16, :53:36, src/main/scala/chisel3/util/Mux.scala:126:16]
  wire        _GEN_1 = _GEN_0 & next_col_counter == 2'h0;	// @[generators/gemmini/src/main/scala/gemmini/Util.scala:139:13, generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:37:16, :56:23, :61:{28,37}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:126:16]
  wire        io_req_ready_0 = _GEN_1 | ~req_valid;	// @[generators/gemmini/src/main/scala/gemmini/Util.scala:139:13, generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:37:16, :41:{16,19}, :56:23, :61:37, :63:20]
  wire        _GEN_2 = io_req_ready_0 & io_req_valid;	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:41:16, :56:23, :61:37, :63:20, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  always @(posedge clock) begin	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:25:7]
    if (reset)	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:25:7]
      req_valid <= 1'h0;	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:37:16]
    else	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:25:7]
      req_valid <= _GEN_2 | ~_GEN_1 & req_valid;	// @[generators/gemmini/src/main/scala/gemmini/Util.scala:134:13, :139:13, generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:37:16, :56:23, :61:37, :67:22, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    if (_GEN_2) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      req_bits_laddr_is_acc_addr <= io_req_bits_laddr_is_acc_addr;	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:37:16]
      req_bits_laddr_accumulate <= io_req_bits_laddr_accumulate;	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:37:16]
      req_bits_laddr_data <= io_req_bits_laddr_data;	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:37:16]
      req_bits_tag_cols <= io_req_bits_tag_cols;	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:37:16]
      req_bits_tag_pixel_repeats <= io_req_bits_tag_pixel_repeats;	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:37:16]
      req_bits_tag_cmd_id <= io_req_bits_tag_cmd_id;	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:37:16]
      req_bits_cols <= io_req_bits_cols;	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:37:16]
      req_bits_block_stride <= io_req_bits_block_stride;	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:37:16]
      col_counter <= 2'h0;	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:39:24]
    end
    else if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      col_counter <= next_col_counter;	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:39:24, src/main/scala/chisel3/util/Mux.scala:126:16]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:25:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:25:7]
      `FIRRTL_BEFORE_INITIAL	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:25:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:10];	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:25:7]
    initial begin	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:25:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:25:7]
        `INIT_RANDOM_PROLOG_	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:25:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:25:7]
        for (logic [3:0] i = 4'h0; i < 4'hB; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:25:7]
        end	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:25:7]
        req_valid = _RANDOM[4'h0][0];	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:25:7, :37:16]
        req_bits_laddr_is_acc_addr = _RANDOM[4'h0][1];	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:25:7, :37:16]
        req_bits_laddr_accumulate = _RANDOM[4'h0][2];	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:25:7, :37:16]
        req_bits_laddr_data = {_RANDOM[4'h0][31:21], _RANDOM[4'h1][0]};	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:25:7, :37:16]
        req_bits_tag_cols = _RANDOM[4'h3][24:9];	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:25:7, :37:16]
        req_bits_tag_pixel_repeats = {_RANDOM[4'h5][31:27], _RANDOM[4'h6][2:0]};	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:25:7, :37:16]
        req_bits_tag_cmd_id = _RANDOM[4'h6][10:3];	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:25:7, :37:16]
        req_bits_cols = _RANDOM[4'h9][22:20];	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:25:7, :37:16]
        req_bits_block_stride = {_RANDOM[4'h9][31:23], _RANDOM[4'hA][6:0]};	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:25:7, :37:16]
        col_counter = _RANDOM[4'hA][8:7];	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:25:7, :37:16, :39:24]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:25:7]
      `FIRRTL_AFTER_INITIAL	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:25:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_req_ready = io_req_ready_0;	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:25:7, :41:16, :56:23, :61:37, :63:20]
  assign io_resp_valid = req_valid;	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:25:7, :37:16]
  assign io_resp_bits_tag_cols = req_bits_tag_cols;	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:25:7, :37:16]
  assign io_resp_bits_tag_pixel_repeats = req_bits_tag_pixel_repeats;	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:25:7, :37:16]
  assign io_resp_bits_tag_cmd_id = req_bits_tag_cmd_id;	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:25:7, :37:16]
  assign io_resp_bits_laddr_is_acc_addr = req_bits_laddr_is_acc_addr;	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:25:7, :37:16]
  assign io_resp_bits_laddr_accumulate = req_bits_laddr_accumulate;	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:25:7, :37:16]
  assign io_resp_bits_laddr_data = req_bits_laddr_data + req_bits_block_stride[11:0] * {10'h0, col_counter / 2'h2};	// @[generators/gemmini/src/main/scala/gemmini/LocalAddr.scala:51:25, generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:25:7, :37:16, :39:24, :44:64, :48:20]
  assign io_resp_bits_mask_0 = _GEN < req_bits_cols;	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:25:7, :37:16, :52:82]
  assign io_resp_bits_mask_1 = {1'h0, col_counter + 2'h1} < req_bits_cols;	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:25:7, :37:16, :39:24, :52:{76,82}]
  assign io_resp_bits_last = _next_col_counter_T_3 >= req_bits_cols;	// @[generators/gemmini/src/main/scala/gemmini/ZeroWriter.scala:25:7, :37:16, :53:{36,52}]
endmodule

