# sigma

Contains Verilog for controller/observer that is being implemented as part of Bachelors Thesis work under supervision of Dr Shovan Bhaumik, Indian Institute of Technology Patna.

Contact me@hatimak.me for details.
