library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
USE IEEE.numeric_std.ALL;

entity multiplexer_common_tb is
end multiplexer_common_tb;

architecture Behavioral of multiplexer_common_tb is
component multiplexer_common is
port(
    A:in std_logic_vector(7 downto 0); -- Input signals
    S:in std_logic_vector(2 downto 0); -- Control signals
    Z:out std_logic
);
end component;

signal A_TB:std_logic_vector(7 downto 0):="00000000";
signal S_TB:std_logic_vector(2 downto 0):="000";
signal Z_TB:std_logic;

begin
uut : multiplexer_common port map(A=>A_TB,S=>S_TB,Z=>Z_TB);

process
begin
S_TB<="000";wait for 10ns;
S_TB<="001";wait for 10ns;
S_TB<="010";wait for 10ns;
S_TB<="011";wait for 10ns;
S_TB<="100";wait for 10ns;
S_TB<="101";wait for 10ns;
S_TB<="110";wait for 10ns;
S_TB<="111";wait for 10ns;
end process;

A_TB<=std_logic_vector((unsigned(A_TB))+1) after 20ns;
end Behavioral;
