
stm32-port-expander.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008414  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ac  08008524  08008524  00009524  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080085d0  080085d0  0000a06c  2**0
                  CONTENTS
  4 .ARM          00000000  080085d0  080085d0  0000a06c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080085d0  080085d0  0000a06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080085d0  080085d0  000095d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080085d4  080085d4  000095d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  080085d8  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000338  2000006c  08008644  0000a06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003a4  08008644  0000a3a4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001430d  00000000  00000000  0000a095  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003595  00000000  00000000  0001e3a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013f0  00000000  00000000  00021938  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f87  00000000  00000000  00022d28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001afe2  00000000  00000000  00023caf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000190f4  00000000  00000000  0003ec91  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009666b  00000000  00000000  00057d85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ee3f0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005b08  00000000  00000000  000ee434  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  000f3f3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000006c 	.word	0x2000006c
 800012c:	00000000 	.word	0x00000000
 8000130:	0800850c 	.word	0x0800850c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000070 	.word	0x20000070
 800014c:	0800850c 	.word	0x0800850c

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	@ 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__aeabi_d2iz>:
 80008ec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008f0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80008f4:	d215      	bcs.n	8000922 <__aeabi_d2iz+0x36>
 80008f6:	d511      	bpl.n	800091c <__aeabi_d2iz+0x30>
 80008f8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80008fc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000900:	d912      	bls.n	8000928 <__aeabi_d2iz+0x3c>
 8000902:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000906:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800090a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800090e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000912:	fa23 f002 	lsr.w	r0, r3, r2
 8000916:	bf18      	it	ne
 8000918:	4240      	negne	r0, r0
 800091a:	4770      	bx	lr
 800091c:	f04f 0000 	mov.w	r0, #0
 8000920:	4770      	bx	lr
 8000922:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000926:	d105      	bne.n	8000934 <__aeabi_d2iz+0x48>
 8000928:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 800092c:	bf08      	it	eq
 800092e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000932:	4770      	bx	lr
 8000934:	f04f 0000 	mov.w	r0, #0
 8000938:	4770      	bx	lr
 800093a:	bf00      	nop

0800093c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b084      	sub	sp, #16
 8000940:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000942:	1d3b      	adds	r3, r7, #4
 8000944:	2200      	movs	r2, #0
 8000946:	601a      	str	r2, [r3, #0]
 8000948:	605a      	str	r2, [r3, #4]
 800094a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800094c:	4b20      	ldr	r3, [pc, #128]	@ (80009d0 <MX_ADC1_Init+0x94>)
 800094e:	4a21      	ldr	r2, [pc, #132]	@ (80009d4 <MX_ADC1_Init+0x98>)
 8000950:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000952:	4b1f      	ldr	r3, [pc, #124]	@ (80009d0 <MX_ADC1_Init+0x94>)
 8000954:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000958:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800095a:	4b1d      	ldr	r3, [pc, #116]	@ (80009d0 <MX_ADC1_Init+0x94>)
 800095c:	2201      	movs	r2, #1
 800095e:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000960:	4b1b      	ldr	r3, [pc, #108]	@ (80009d0 <MX_ADC1_Init+0x94>)
 8000962:	2200      	movs	r2, #0
 8000964:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000966:	4b1a      	ldr	r3, [pc, #104]	@ (80009d0 <MX_ADC1_Init+0x94>)
 8000968:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 800096c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800096e:	4b18      	ldr	r3, [pc, #96]	@ (80009d0 <MX_ADC1_Init+0x94>)
 8000970:	2200      	movs	r2, #0
 8000972:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 2;
 8000974:	4b16      	ldr	r3, [pc, #88]	@ (80009d0 <MX_ADC1_Init+0x94>)
 8000976:	2202      	movs	r2, #2
 8000978:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800097a:	4815      	ldr	r0, [pc, #84]	@ (80009d0 <MX_ADC1_Init+0x94>)
 800097c:	f001 f976 	bl	8001c6c <HAL_ADC_Init>
 8000980:	4603      	mov	r3, r0
 8000982:	2b00      	cmp	r3, #0
 8000984:	d001      	beq.n	800098a <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8000986:	f000 fe17 	bl	80015b8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 800098a:	2310      	movs	r3, #16
 800098c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800098e:	2301      	movs	r3, #1
 8000990:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 8000992:	2306      	movs	r3, #6
 8000994:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000996:	1d3b      	adds	r3, r7, #4
 8000998:	4619      	mov	r1, r3
 800099a:	480d      	ldr	r0, [pc, #52]	@ (80009d0 <MX_ADC1_Init+0x94>)
 800099c:	f001 fbf6 	bl	800218c <HAL_ADC_ConfigChannel>
 80009a0:	4603      	mov	r3, r0
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d001      	beq.n	80009aa <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80009a6:	f000 fe07 	bl	80015b8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 80009aa:	2311      	movs	r3, #17
 80009ac:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80009ae:	2302      	movs	r3, #2
 80009b0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009b2:	1d3b      	adds	r3, r7, #4
 80009b4:	4619      	mov	r1, r3
 80009b6:	4806      	ldr	r0, [pc, #24]	@ (80009d0 <MX_ADC1_Init+0x94>)
 80009b8:	f001 fbe8 	bl	800218c <HAL_ADC_ConfigChannel>
 80009bc:	4603      	mov	r3, r0
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d001      	beq.n	80009c6 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 80009c2:	f000 fdf9 	bl	80015b8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80009c6:	bf00      	nop
 80009c8:	3710      	adds	r7, #16
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bd80      	pop	{r7, pc}
 80009ce:	bf00      	nop
 80009d0:	20000088 	.word	0x20000088
 80009d4:	40012400 	.word	0x40012400

080009d8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b084      	sub	sp, #16
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC1)
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	4a21      	ldr	r2, [pc, #132]	@ (8000a6c <HAL_ADC_MspInit+0x94>)
 80009e6:	4293      	cmp	r3, r2
 80009e8:	d13c      	bne.n	8000a64 <HAL_ADC_MspInit+0x8c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80009ea:	4b21      	ldr	r3, [pc, #132]	@ (8000a70 <HAL_ADC_MspInit+0x98>)
 80009ec:	699b      	ldr	r3, [r3, #24]
 80009ee:	4a20      	ldr	r2, [pc, #128]	@ (8000a70 <HAL_ADC_MspInit+0x98>)
 80009f0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80009f4:	6193      	str	r3, [r2, #24]
 80009f6:	4b1e      	ldr	r3, [pc, #120]	@ (8000a70 <HAL_ADC_MspInit+0x98>)
 80009f8:	699b      	ldr	r3, [r3, #24]
 80009fa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80009fe:	60fb      	str	r3, [r7, #12]
 8000a00:	68fb      	ldr	r3, [r7, #12]

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000a02:	4b1c      	ldr	r3, [pc, #112]	@ (8000a74 <HAL_ADC_MspInit+0x9c>)
 8000a04:	4a1c      	ldr	r2, [pc, #112]	@ (8000a78 <HAL_ADC_MspInit+0xa0>)
 8000a06:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000a08:	4b1a      	ldr	r3, [pc, #104]	@ (8000a74 <HAL_ADC_MspInit+0x9c>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000a0e:	4b19      	ldr	r3, [pc, #100]	@ (8000a74 <HAL_ADC_MspInit+0x9c>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000a14:	4b17      	ldr	r3, [pc, #92]	@ (8000a74 <HAL_ADC_MspInit+0x9c>)
 8000a16:	2280      	movs	r2, #128	@ 0x80
 8000a18:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000a1a:	4b16      	ldr	r3, [pc, #88]	@ (8000a74 <HAL_ADC_MspInit+0x9c>)
 8000a1c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000a20:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000a22:	4b14      	ldr	r3, [pc, #80]	@ (8000a74 <HAL_ADC_MspInit+0x9c>)
 8000a24:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000a28:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000a2a:	4b12      	ldr	r3, [pc, #72]	@ (8000a74 <HAL_ADC_MspInit+0x9c>)
 8000a2c:	2220      	movs	r2, #32
 8000a2e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000a30:	4b10      	ldr	r3, [pc, #64]	@ (8000a74 <HAL_ADC_MspInit+0x9c>)
 8000a32:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000a36:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000a38:	480e      	ldr	r0, [pc, #56]	@ (8000a74 <HAL_ADC_MspInit+0x9c>)
 8000a3a:	f001 ff99 	bl	8002970 <HAL_DMA_Init>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d001      	beq.n	8000a48 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8000a44:	f000 fdb8 	bl	80015b8 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	4a0a      	ldr	r2, [pc, #40]	@ (8000a74 <HAL_ADC_MspInit+0x9c>)
 8000a4c:	621a      	str	r2, [r3, #32]
 8000a4e:	4a09      	ldr	r2, [pc, #36]	@ (8000a74 <HAL_ADC_MspInit+0x9c>)
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	6253      	str	r3, [r2, #36]	@ 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8000a54:	2200      	movs	r2, #0
 8000a56:	2100      	movs	r1, #0
 8000a58:	2012      	movs	r0, #18
 8000a5a:	f001 ff44 	bl	80028e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000a5e:	2012      	movs	r0, #18
 8000a60:	f001 ff5d 	bl	800291e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000a64:	bf00      	nop
 8000a66:	3710      	adds	r7, #16
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	bd80      	pop	{r7, pc}
 8000a6c:	40012400 	.word	0x40012400
 8000a70:	40021000 	.word	0x40021000
 8000a74:	200000b8 	.word	0x200000b8
 8000a78:	40020008 	.word	0x40020008

08000a7c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b082      	sub	sp, #8
 8000a80:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000a82:	4b0c      	ldr	r3, [pc, #48]	@ (8000ab4 <MX_DMA_Init+0x38>)
 8000a84:	695b      	ldr	r3, [r3, #20]
 8000a86:	4a0b      	ldr	r2, [pc, #44]	@ (8000ab4 <MX_DMA_Init+0x38>)
 8000a88:	f043 0301 	orr.w	r3, r3, #1
 8000a8c:	6153      	str	r3, [r2, #20]
 8000a8e:	4b09      	ldr	r3, [pc, #36]	@ (8000ab4 <MX_DMA_Init+0x38>)
 8000a90:	695b      	ldr	r3, [r3, #20]
 8000a92:	f003 0301 	and.w	r3, r3, #1
 8000a96:	607b      	str	r3, [r7, #4]
 8000a98:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	2100      	movs	r1, #0
 8000a9e:	200b      	movs	r0, #11
 8000aa0:	f001 ff21 	bl	80028e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000aa4:	200b      	movs	r0, #11
 8000aa6:	f001 ff3a 	bl	800291e <HAL_NVIC_EnableIRQ>

}
 8000aaa:	bf00      	nop
 8000aac:	3708      	adds	r7, #8
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	bf00      	nop
 8000ab4:	40021000 	.word	0x40021000

08000ab8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b088      	sub	sp, #32
 8000abc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000abe:	f107 0310 	add.w	r3, r7, #16
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	601a      	str	r2, [r3, #0]
 8000ac6:	605a      	str	r2, [r3, #4]
 8000ac8:	609a      	str	r2, [r3, #8]
 8000aca:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000acc:	4b3b      	ldr	r3, [pc, #236]	@ (8000bbc <MX_GPIO_Init+0x104>)
 8000ace:	699b      	ldr	r3, [r3, #24]
 8000ad0:	4a3a      	ldr	r2, [pc, #232]	@ (8000bbc <MX_GPIO_Init+0x104>)
 8000ad2:	f043 0310 	orr.w	r3, r3, #16
 8000ad6:	6193      	str	r3, [r2, #24]
 8000ad8:	4b38      	ldr	r3, [pc, #224]	@ (8000bbc <MX_GPIO_Init+0x104>)
 8000ada:	699b      	ldr	r3, [r3, #24]
 8000adc:	f003 0310 	and.w	r3, r3, #16
 8000ae0:	60fb      	str	r3, [r7, #12]
 8000ae2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ae4:	4b35      	ldr	r3, [pc, #212]	@ (8000bbc <MX_GPIO_Init+0x104>)
 8000ae6:	699b      	ldr	r3, [r3, #24]
 8000ae8:	4a34      	ldr	r2, [pc, #208]	@ (8000bbc <MX_GPIO_Init+0x104>)
 8000aea:	f043 0320 	orr.w	r3, r3, #32
 8000aee:	6193      	str	r3, [r2, #24]
 8000af0:	4b32      	ldr	r3, [pc, #200]	@ (8000bbc <MX_GPIO_Init+0x104>)
 8000af2:	699b      	ldr	r3, [r3, #24]
 8000af4:	f003 0320 	and.w	r3, r3, #32
 8000af8:	60bb      	str	r3, [r7, #8]
 8000afa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000afc:	4b2f      	ldr	r3, [pc, #188]	@ (8000bbc <MX_GPIO_Init+0x104>)
 8000afe:	699b      	ldr	r3, [r3, #24]
 8000b00:	4a2e      	ldr	r2, [pc, #184]	@ (8000bbc <MX_GPIO_Init+0x104>)
 8000b02:	f043 0304 	orr.w	r3, r3, #4
 8000b06:	6193      	str	r3, [r2, #24]
 8000b08:	4b2c      	ldr	r3, [pc, #176]	@ (8000bbc <MX_GPIO_Init+0x104>)
 8000b0a:	699b      	ldr	r3, [r3, #24]
 8000b0c:	f003 0304 	and.w	r3, r3, #4
 8000b10:	607b      	str	r3, [r7, #4]
 8000b12:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b14:	4b29      	ldr	r3, [pc, #164]	@ (8000bbc <MX_GPIO_Init+0x104>)
 8000b16:	699b      	ldr	r3, [r3, #24]
 8000b18:	4a28      	ldr	r2, [pc, #160]	@ (8000bbc <MX_GPIO_Init+0x104>)
 8000b1a:	f043 0308 	orr.w	r3, r3, #8
 8000b1e:	6193      	str	r3, [r2, #24]
 8000b20:	4b26      	ldr	r3, [pc, #152]	@ (8000bbc <MX_GPIO_Init+0x104>)
 8000b22:	699b      	ldr	r3, [r3, #24]
 8000b24:	f003 0308 	and.w	r3, r3, #8
 8000b28:	603b      	str	r3, [r7, #0]
 8000b2a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b32:	4823      	ldr	r0, [pc, #140]	@ (8000bc0 <MX_GPIO_Init+0x108>)
 8000b34:	f002 fbe5 	bl	8003302 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PIN1_Pin|PIN2_Pin|PIN3_Pin|PIN4_Pin
 8000b38:	2200      	movs	r2, #0
 8000b3a:	f640 11ff 	movw	r1, #2559	@ 0x9ff
 8000b3e:	4821      	ldr	r0, [pc, #132]	@ (8000bc4 <MX_GPIO_Init+0x10c>)
 8000b40:	f002 fbdf 	bl	8003302 <HAL_GPIO_WritePin>
                          |PIN5_Pin|PIN6_Pin|PIN7_Pin|PIN8_Pin
                          |PIN10_Pin|PIN9_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000b44:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b48:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b4a:	2301      	movs	r3, #1
 8000b4c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b52:	2302      	movs	r3, #2
 8000b54:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000b56:	f107 0310 	add.w	r3, r7, #16
 8000b5a:	4619      	mov	r1, r3
 8000b5c:	4818      	ldr	r0, [pc, #96]	@ (8000bc0 <MX_GPIO_Init+0x108>)
 8000b5e:	f002 f979 	bl	8002e54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PIN1_Pin PIN2_Pin PIN3_Pin PIN4_Pin
                           PIN5_Pin PIN6_Pin PIN7_Pin PIN8_Pin
                           PIN10_Pin PIN9_Pin */
  GPIO_InitStruct.Pin = PIN1_Pin|PIN2_Pin|PIN3_Pin|PIN4_Pin
 8000b62:	f640 13ff 	movw	r3, #2559	@ 0x9ff
 8000b66:	613b      	str	r3, [r7, #16]
                          |PIN5_Pin|PIN6_Pin|PIN7_Pin|PIN8_Pin
                          |PIN10_Pin|PIN9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b68:	2301      	movs	r3, #1
 8000b6a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000b6c:	2302      	movs	r3, #2
 8000b6e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b70:	2303      	movs	r3, #3
 8000b72:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b74:	f107 0310 	add.w	r3, r7, #16
 8000b78:	4619      	mov	r1, r3
 8000b7a:	4812      	ldr	r0, [pc, #72]	@ (8000bc4 <MX_GPIO_Init+0x10c>)
 8000b7c:	f002 f96a 	bl	8002e54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PIN20_Pin PIN22_Pin PIN21_Pin PIN19_Pin
                           PIN18_Pin PIN23_Pin PIN24_Pin PIN25_Pin
                           PIN11_Pin PIN15_Pin PIN14_Pin PIN17_Pin
                           PIN16_Pin */
  GPIO_InitStruct.Pin = PIN20_Pin|PIN22_Pin|PIN21_Pin|PIN19_Pin
 8000b80:	f64f 7337 	movw	r3, #65335	@ 0xff37
 8000b84:	613b      	str	r3, [r7, #16]
                          |PIN18_Pin|PIN23_Pin|PIN24_Pin|PIN25_Pin
                          |PIN11_Pin|PIN15_Pin|PIN14_Pin|PIN17_Pin
                          |PIN16_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b86:	2300      	movs	r3, #0
 8000b88:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b8e:	f107 0310 	add.w	r3, r7, #16
 8000b92:	4619      	mov	r1, r3
 8000b94:	480c      	ldr	r0, [pc, #48]	@ (8000bc8 <MX_GPIO_Init+0x110>)
 8000b96:	f002 f95d 	bl	8002e54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PIN12_Pin PIN13_Pin */
  GPIO_InitStruct.Pin = PIN12_Pin|PIN13_Pin;
 8000b9a:	f44f 4310 	mov.w	r3, #36864	@ 0x9000
 8000b9e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ba8:	f107 0310 	add.w	r3, r7, #16
 8000bac:	4619      	mov	r1, r3
 8000bae:	4805      	ldr	r0, [pc, #20]	@ (8000bc4 <MX_GPIO_Init+0x10c>)
 8000bb0:	f002 f950 	bl	8002e54 <HAL_GPIO_Init>

}
 8000bb4:	bf00      	nop
 8000bb6:	3720      	adds	r7, #32
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bd80      	pop	{r7, pc}
 8000bbc:	40021000 	.word	0x40021000
 8000bc0:	40011000 	.word	0x40011000
 8000bc4:	40010800 	.word	0x40010800
 8000bc8:	40010c00 	.word	0x40010c00

08000bcc <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000bd0:	4b12      	ldr	r3, [pc, #72]	@ (8000c1c <MX_I2C1_Init+0x50>)
 8000bd2:	4a13      	ldr	r2, [pc, #76]	@ (8000c20 <MX_I2C1_Init+0x54>)
 8000bd4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000bd6:	4b11      	ldr	r3, [pc, #68]	@ (8000c1c <MX_I2C1_Init+0x50>)
 8000bd8:	4a12      	ldr	r2, [pc, #72]	@ (8000c24 <MX_I2C1_Init+0x58>)
 8000bda:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000bdc:	4b0f      	ldr	r3, [pc, #60]	@ (8000c1c <MX_I2C1_Init+0x50>)
 8000bde:	2200      	movs	r2, #0
 8000be0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 16;
 8000be2:	4b0e      	ldr	r3, [pc, #56]	@ (8000c1c <MX_I2C1_Init+0x50>)
 8000be4:	2210      	movs	r2, #16
 8000be6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000be8:	4b0c      	ldr	r3, [pc, #48]	@ (8000c1c <MX_I2C1_Init+0x50>)
 8000bea:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000bee:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000bf0:	4b0a      	ldr	r3, [pc, #40]	@ (8000c1c <MX_I2C1_Init+0x50>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000bf6:	4b09      	ldr	r3, [pc, #36]	@ (8000c1c <MX_I2C1_Init+0x50>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000bfc:	4b07      	ldr	r3, [pc, #28]	@ (8000c1c <MX_I2C1_Init+0x50>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000c02:	4b06      	ldr	r3, [pc, #24]	@ (8000c1c <MX_I2C1_Init+0x50>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000c08:	4804      	ldr	r0, [pc, #16]	@ (8000c1c <MX_I2C1_Init+0x50>)
 8000c0a:	f002 fb93 	bl	8003334 <HAL_I2C_Init>
 8000c0e:	4603      	mov	r3, r0
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d001      	beq.n	8000c18 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000c14:	f000 fcd0 	bl	80015b8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000c18:	bf00      	nop
 8000c1a:	bd80      	pop	{r7, pc}
 8000c1c:	200000fc 	.word	0x200000fc
 8000c20:	40005400 	.word	0x40005400
 8000c24:	00061a80 	.word	0x00061a80

08000c28 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b088      	sub	sp, #32
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c30:	f107 0310 	add.w	r3, r7, #16
 8000c34:	2200      	movs	r2, #0
 8000c36:	601a      	str	r2, [r3, #0]
 8000c38:	605a      	str	r2, [r3, #4]
 8000c3a:	609a      	str	r2, [r3, #8]
 8000c3c:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	4a1d      	ldr	r2, [pc, #116]	@ (8000cb8 <HAL_I2C_MspInit+0x90>)
 8000c44:	4293      	cmp	r3, r2
 8000c46:	d133      	bne.n	8000cb0 <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c48:	4b1c      	ldr	r3, [pc, #112]	@ (8000cbc <HAL_I2C_MspInit+0x94>)
 8000c4a:	699b      	ldr	r3, [r3, #24]
 8000c4c:	4a1b      	ldr	r2, [pc, #108]	@ (8000cbc <HAL_I2C_MspInit+0x94>)
 8000c4e:	f043 0308 	orr.w	r3, r3, #8
 8000c52:	6193      	str	r3, [r2, #24]
 8000c54:	4b19      	ldr	r3, [pc, #100]	@ (8000cbc <HAL_I2C_MspInit+0x94>)
 8000c56:	699b      	ldr	r3, [r3, #24]
 8000c58:	f003 0308 	and.w	r3, r3, #8
 8000c5c:	60fb      	str	r3, [r7, #12]
 8000c5e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000c60:	23c0      	movs	r3, #192	@ 0xc0
 8000c62:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c64:	2312      	movs	r3, #18
 8000c66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c68:	2303      	movs	r3, #3
 8000c6a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c6c:	f107 0310 	add.w	r3, r7, #16
 8000c70:	4619      	mov	r1, r3
 8000c72:	4813      	ldr	r0, [pc, #76]	@ (8000cc0 <HAL_I2C_MspInit+0x98>)
 8000c74:	f002 f8ee 	bl	8002e54 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000c78:	4b10      	ldr	r3, [pc, #64]	@ (8000cbc <HAL_I2C_MspInit+0x94>)
 8000c7a:	69db      	ldr	r3, [r3, #28]
 8000c7c:	4a0f      	ldr	r2, [pc, #60]	@ (8000cbc <HAL_I2C_MspInit+0x94>)
 8000c7e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000c82:	61d3      	str	r3, [r2, #28]
 8000c84:	4b0d      	ldr	r3, [pc, #52]	@ (8000cbc <HAL_I2C_MspInit+0x94>)
 8000c86:	69db      	ldr	r3, [r3, #28]
 8000c88:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000c8c:	60bb      	str	r3, [r7, #8]
 8000c8e:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8000c90:	2200      	movs	r2, #0
 8000c92:	2100      	movs	r1, #0
 8000c94:	201f      	movs	r0, #31
 8000c96:	f001 fe26 	bl	80028e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8000c9a:	201f      	movs	r0, #31
 8000c9c:	f001 fe3f 	bl	800291e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	2100      	movs	r1, #0
 8000ca4:	2020      	movs	r0, #32
 8000ca6:	f001 fe1e 	bl	80028e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8000caa:	2020      	movs	r0, #32
 8000cac:	f001 fe37 	bl	800291e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000cb0:	bf00      	nop
 8000cb2:	3720      	adds	r7, #32
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	bd80      	pop	{r7, pc}
 8000cb8:	40005400 	.word	0x40005400
 8000cbc:	40021000 	.word	0x40021000
 8000cc0:	40010c00 	.word	0x40010c00

08000cc4 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b082      	sub	sp, #8
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	4a0d      	ldr	r2, [pc, #52]	@ (8000d08 <HAL_I2C_MspDeInit+0x44>)
 8000cd2:	4293      	cmp	r3, r2
 8000cd4:	d113      	bne.n	8000cfe <HAL_I2C_MspDeInit+0x3a>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8000cd6:	4b0d      	ldr	r3, [pc, #52]	@ (8000d0c <HAL_I2C_MspDeInit+0x48>)
 8000cd8:	69db      	ldr	r3, [r3, #28]
 8000cda:	4a0c      	ldr	r2, [pc, #48]	@ (8000d0c <HAL_I2C_MspDeInit+0x48>)
 8000cdc:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8000ce0:	61d3      	str	r3, [r2, #28]

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 8000ce2:	2140      	movs	r1, #64	@ 0x40
 8000ce4:	480a      	ldr	r0, [pc, #40]	@ (8000d10 <HAL_I2C_MspDeInit+0x4c>)
 8000ce6:	f002 fa39 	bl	800315c <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 8000cea:	2180      	movs	r1, #128	@ 0x80
 8000cec:	4808      	ldr	r0, [pc, #32]	@ (8000d10 <HAL_I2C_MspDeInit+0x4c>)
 8000cee:	f002 fa35 	bl	800315c <HAL_GPIO_DeInit>

    /* I2C1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 8000cf2:	201f      	movs	r0, #31
 8000cf4:	f001 fe21 	bl	800293a <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
 8000cf8:	2020      	movs	r0, #32
 8000cfa:	f001 fe1e 	bl	800293a <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }
}
 8000cfe:	bf00      	nop
 8000d00:	3708      	adds	r7, #8
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd80      	pop	{r7, pc}
 8000d06:	bf00      	nop
 8000d08:	40005400 	.word	0x40005400
 8000d0c:	40021000 	.word	0x40021000
 8000d10:	40010c00 	.word	0x40010c00
 8000d14:	00000000 	.word	0x00000000

08000d18 <getTemp>:

#define V25 1.57 // from datasheet fo CH32. for STM32 it is 1.43
#define VSENSE 3.3/4096 // VSENSE value 0.0008056640625
#define Avg_Slope 0.0043 // 4.3mV from datasheet

int getTemp(uint32_t variable) {
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b082      	sub	sp, #8
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
	return (int)(((V25 - (VSENSE * variable)) / Avg_Slope) + 25); // formula from datasheet
 8000d20:	6878      	ldr	r0, [r7, #4]
 8000d22:	f7ff fb57 	bl	80003d4 <__aeabi_ui2d>
 8000d26:	a314      	add	r3, pc, #80	@ (adr r3, 8000d78 <getTemp+0x60>)
 8000d28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d2c:	f7ff fbcc 	bl	80004c8 <__aeabi_dmul>
 8000d30:	4602      	mov	r2, r0
 8000d32:	460b      	mov	r3, r1
 8000d34:	a112      	add	r1, pc, #72	@ (adr r1, 8000d80 <getTemp+0x68>)
 8000d36:	e9d1 0100 	ldrd	r0, r1, [r1]
 8000d3a:	f7ff fa0d 	bl	8000158 <__aeabi_dsub>
 8000d3e:	4602      	mov	r2, r0
 8000d40:	460b      	mov	r3, r1
 8000d42:	4610      	mov	r0, r2
 8000d44:	4619      	mov	r1, r3
 8000d46:	a310      	add	r3, pc, #64	@ (adr r3, 8000d88 <getTemp+0x70>)
 8000d48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d4c:	f7ff fce6 	bl	800071c <__aeabi_ddiv>
 8000d50:	4602      	mov	r2, r0
 8000d52:	460b      	mov	r3, r1
 8000d54:	4610      	mov	r0, r2
 8000d56:	4619      	mov	r1, r3
 8000d58:	f04f 0200 	mov.w	r2, #0
 8000d5c:	4b0c      	ldr	r3, [pc, #48]	@ (8000d90 <getTemp+0x78>)
 8000d5e:	f7ff f9fd 	bl	800015c <__adddf3>
 8000d62:	4602      	mov	r2, r0
 8000d64:	460b      	mov	r3, r1
 8000d66:	4610      	mov	r0, r2
 8000d68:	4619      	mov	r1, r3
 8000d6a:	f7ff fdbf 	bl	80008ec <__aeabi_d2iz>
 8000d6e:	4603      	mov	r3, r0
}
 8000d70:	4618      	mov	r0, r3
 8000d72:	3708      	adds	r7, #8
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bd80      	pop	{r7, pc}
 8000d78:	66666666 	.word	0x66666666
 8000d7c:	3f4a6666 	.word	0x3f4a6666
 8000d80:	51eb851f 	.word	0x51eb851f
 8000d84:	3ff91eb8 	.word	0x3ff91eb8
 8000d88:	75f6fd22 	.word	0x75f6fd22
 8000d8c:	3f719ce0 	.word	0x3f719ce0
 8000d90:	40390000 	.word	0x40390000
 8000d94:	00000000 	.word	0x00000000

08000d98 <getVoltage>:

int getVoltage(uint32_t variable) {
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b082      	sub	sp, #8
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
	return (int)(VSENSE * variable); // formula from datasheet
 8000da0:	6878      	ldr	r0, [r7, #4]
 8000da2:	f7ff fb17 	bl	80003d4 <__aeabi_ui2d>
 8000da6:	a308      	add	r3, pc, #32	@ (adr r3, 8000dc8 <getVoltage+0x30>)
 8000da8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000dac:	f7ff fb8c 	bl	80004c8 <__aeabi_dmul>
 8000db0:	4602      	mov	r2, r0
 8000db2:	460b      	mov	r3, r1
 8000db4:	4610      	mov	r0, r2
 8000db6:	4619      	mov	r1, r3
 8000db8:	f7ff fd98 	bl	80008ec <__aeabi_d2iz>
 8000dbc:	4603      	mov	r3, r0
}
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	3708      	adds	r7, #8
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bd80      	pop	{r7, pc}
 8000dc6:	bf00      	nop
 8000dc8:	66666666 	.word	0x66666666
 8000dcc:	3f4a6666 	.word	0x3f4a6666

08000dd0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b084      	sub	sp, #16
 8000dd4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dd6:	f000 fee7 	bl	8001ba8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dda:	f000 fa77 	bl	80012cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dde:	f7ff fe6b 	bl	8000ab8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000de2:	f7ff fe4b 	bl	8000a7c <MX_DMA_Init>
  MX_I2C1_Init();
 8000de6:	f7ff fef1 	bl	8000bcc <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000dea:	f000 fe41 	bl	8001a70 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8000dee:	f7ff fda5 	bl	800093c <MX_ADC1_Init>
  MX_RTC_Init();
 8000df2:	f000 fbed 	bl	80015d0 <MX_RTC_Init>
  MX_TIM2_Init();
 8000df6:	f000 fd73 	bl	80018e0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  HAL_ADCEx_Calibration_Start(&hadc1);
 8000dfa:	48ac      	ldr	r0, [pc, #688]	@ (80010ac <main+0x2dc>)
 8000dfc:	f001 fbc0 	bl	8002580 <HAL_ADCEx_Calibration_Start>
  HAL_I2C_EnableListen_IT(&hi2c1);
 8000e00:	48ab      	ldr	r0, [pc, #684]	@ (80010b0 <main+0x2e0>)
 8000e02:	f002 fd02 	bl	800380a <HAL_I2C_EnableListen_IT>
  HAL_ADC_Start_DMA(&hadc1, adcDmaValue, 2);
 8000e06:	2202      	movs	r2, #2
 8000e08:	49aa      	ldr	r1, [pc, #680]	@ (80010b4 <main+0x2e4>)
 8000e0a:	48a8      	ldr	r0, [pc, #672]	@ (80010ac <main+0x2dc>)
 8000e0c:	f001 f806 	bl	8001e1c <HAL_ADC_Start_DMA>
  HAL_GPIO_WritePin(GPIOC, 13, GPIO_PIN_RESET);
 8000e10:	2200      	movs	r2, #0
 8000e12:	210d      	movs	r1, #13
 8000e14:	48a8      	ldr	r0, [pc, #672]	@ (80010b8 <main+0x2e8>)
 8000e16:	f002 fa74 	bl	8003302 <HAL_GPIO_WritePin>
  HAL_TIM_Base_Start_IT(&htim2);
 8000e1a:	48a8      	ldr	r0, [pc, #672]	@ (80010bc <main+0x2ec>)
 8000e1c:	f005 fb3c 	bl	8006498 <HAL_TIM_Base_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2);
 8000e20:	2104      	movs	r1, #4
 8000e22:	48a6      	ldr	r0, [pc, #664]	@ (80010bc <main+0x2ec>)
 8000e24:	f005 fbe2 	bl	80065ec <HAL_TIM_IC_Start_IT>

  printf("Stm 32 Port Expander by Eugen Scobich\r\n");
 8000e28:	48a5      	ldr	r0, [pc, #660]	@ (80010c0 <main+0x2f0>)
 8000e2a:	f006 fd05 	bl	8007838 <puts>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		uint32_t timerCurrentCounter = TIM2->CNT;
 8000e2e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000e32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e34:	60bb      	str	r3, [r7, #8]
		uint32_t delta = (timerCurrentCounter + 10000 * timerOverloadedCount) - timerCapturedCounter;
 8000e36:	4ba3      	ldr	r3, [pc, #652]	@ (80010c4 <main+0x2f4>)
 8000e38:	781b      	ldrb	r3, [r3, #0]
 8000e3a:	461a      	mov	r2, r3
 8000e3c:	f242 7310 	movw	r3, #10000	@ 0x2710
 8000e40:	fb02 f303 	mul.w	r3, r2, r3
 8000e44:	461a      	mov	r2, r3
 8000e46:	68bb      	ldr	r3, [r7, #8]
 8000e48:	441a      	add	r2, r3
 8000e4a:	4b9f      	ldr	r3, [pc, #636]	@ (80010c8 <main+0x2f8>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	1ad3      	subs	r3, r2, r3
 8000e50:	607b      	str	r3, [r7, #4]
		if (delta < DIMMER_MIN_TRESHHOLD) {
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	2b63      	cmp	r3, #99	@ 0x63
 8000e56:	f200 814f 	bhi.w	80010f8 <main+0x328>
			for (uint8_t i = 0; i < 10; i++) {
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	73fb      	strb	r3, [r7, #15]
 8000e5e:	e021      	b.n	8000ea4 <main+0xd4>
				dimmerValue[i] = (100 - 100 * output_analog_values[i]/255) * 100;
 8000e60:	7bfb      	ldrb	r3, [r7, #15]
 8000e62:	4a9a      	ldr	r2, [pc, #616]	@ (80010cc <main+0x2fc>)
 8000e64:	5cd3      	ldrb	r3, [r2, r3]
 8000e66:	b2db      	uxtb	r3, r3
 8000e68:	461a      	mov	r2, r3
 8000e6a:	2364      	movs	r3, #100	@ 0x64
 8000e6c:	fb02 f303 	mul.w	r3, r2, r3
 8000e70:	4a97      	ldr	r2, [pc, #604]	@ (80010d0 <main+0x300>)
 8000e72:	fb82 1203 	smull	r1, r2, r2, r3
 8000e76:	441a      	add	r2, r3
 8000e78:	11d2      	asrs	r2, r2, #7
 8000e7a:	17db      	asrs	r3, r3, #31
 8000e7c:	1a9b      	subs	r3, r3, r2
 8000e7e:	3364      	adds	r3, #100	@ 0x64
 8000e80:	b29a      	uxth	r2, r3
 8000e82:	7bfb      	ldrb	r3, [r7, #15]
 8000e84:	4611      	mov	r1, r2
 8000e86:	0089      	lsls	r1, r1, #2
 8000e88:	440a      	add	r2, r1
 8000e8a:	4611      	mov	r1, r2
 8000e8c:	0088      	lsls	r0, r1, #2
 8000e8e:	4611      	mov	r1, r2
 8000e90:	4602      	mov	r2, r0
 8000e92:	440a      	add	r2, r1
 8000e94:	0092      	lsls	r2, r2, #2
 8000e96:	b291      	uxth	r1, r2
 8000e98:	4a8e      	ldr	r2, [pc, #568]	@ (80010d4 <main+0x304>)
 8000e9a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			for (uint8_t i = 0; i < 10; i++) {
 8000e9e:	7bfb      	ldrb	r3, [r7, #15]
 8000ea0:	3301      	adds	r3, #1
 8000ea2:	73fb      	strb	r3, [r7, #15]
 8000ea4:	7bfb      	ldrb	r3, [r7, #15]
 8000ea6:	2b09      	cmp	r3, #9
 8000ea8:	d9da      	bls.n	8000e60 <main+0x90>
			}
			temperatureThreshold = output_analog_values[10];
 8000eaa:	4b88      	ldr	r3, [pc, #544]	@ (80010cc <main+0x2fc>)
 8000eac:	7a9b      	ldrb	r3, [r3, #10]
 8000eae:	b2da      	uxtb	r2, r3
 8000eb0:	4b89      	ldr	r3, [pc, #548]	@ (80010d8 <main+0x308>)
 8000eb2:	701a      	strb	r2, [r3, #0]

			if ((output_digital_values[0] & (1 << 0)) > 0) {
 8000eb4:	4b89      	ldr	r3, [pc, #548]	@ (80010dc <main+0x30c>)
 8000eb6:	781b      	ldrb	r3, [r3, #0]
 8000eb8:	b2db      	uxtb	r3, r3
 8000eba:	f003 0301 	and.w	r3, r3, #1
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	dd06      	ble.n	8000ed0 <main+0x100>
				HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8000ec2:	2201      	movs	r2, #1
 8000ec4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ec8:	487b      	ldr	r0, [pc, #492]	@ (80010b8 <main+0x2e8>)
 8000eca:	f002 fa1a 	bl	8003302 <HAL_GPIO_WritePin>
 8000ece:	e005      	b.n	8000edc <main+0x10c>
			} else {
				HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ed6:	4878      	ldr	r0, [pc, #480]	@ (80010b8 <main+0x2e8>)
 8000ed8:	f002 fa13 	bl	8003302 <HAL_GPIO_WritePin>
			}

			input_analog_values[0] = getVoltage(adcVRefValue);
 8000edc:	4b80      	ldr	r3, [pc, #512]	@ (80010e0 <main+0x310>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	f7ff ff59 	bl	8000d98 <getVoltage>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	b2da      	uxtb	r2, r3
 8000eea:	4b7e      	ldr	r3, [pc, #504]	@ (80010e4 <main+0x314>)
 8000eec:	701a      	strb	r2, [r3, #0]
			input_analog_values[1] = getTemp(adcTempValue);
 8000eee:	4b7e      	ldr	r3, [pc, #504]	@ (80010e8 <main+0x318>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f7ff ff10 	bl	8000d18 <getTemp>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	b2da      	uxtb	r2, r3
 8000efc:	4b79      	ldr	r3, [pc, #484]	@ (80010e4 <main+0x314>)
 8000efe:	705a      	strb	r2, [r3, #1]
			uint8_t input_digital_values_temp[2] = {0x00};
 8000f00:	2300      	movs	r3, #0
 8000f02:	803b      	strh	r3, [r7, #0]

			input_digital_values_temp[0] |= HAL_GPIO_ReadPin(PIN11_GPIO_Port, PIN11_Pin) << 0;
 8000f04:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000f08:	4878      	ldr	r0, [pc, #480]	@ (80010ec <main+0x31c>)
 8000f0a:	f002 f9e3 	bl	80032d4 <HAL_GPIO_ReadPin>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	4619      	mov	r1, r3
 8000f12:	783b      	ldrb	r3, [r7, #0]
 8000f14:	b25a      	sxtb	r2, r3
 8000f16:	b24b      	sxtb	r3, r1
 8000f18:	4313      	orrs	r3, r2
 8000f1a:	b25b      	sxtb	r3, r3
 8000f1c:	b2db      	uxtb	r3, r3
 8000f1e:	703b      	strb	r3, [r7, #0]
			input_digital_values_temp[0] |= HAL_GPIO_ReadPin(PIN12_GPIO_Port, PIN12_Pin) << 1;
 8000f20:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000f24:	4872      	ldr	r0, [pc, #456]	@ (80010f0 <main+0x320>)
 8000f26:	f002 f9d5 	bl	80032d4 <HAL_GPIO_ReadPin>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	005b      	lsls	r3, r3, #1
 8000f2e:	783a      	ldrb	r2, [r7, #0]
 8000f30:	b252      	sxtb	r2, r2
 8000f32:	b25b      	sxtb	r3, r3
 8000f34:	4313      	orrs	r3, r2
 8000f36:	b25b      	sxtb	r3, r3
 8000f38:	b2db      	uxtb	r3, r3
 8000f3a:	703b      	strb	r3, [r7, #0]
			input_digital_values_temp[0] |= HAL_GPIO_ReadPin(PIN13_GPIO_Port, PIN13_Pin) << 2;
 8000f3c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000f40:	486b      	ldr	r0, [pc, #428]	@ (80010f0 <main+0x320>)
 8000f42:	f002 f9c7 	bl	80032d4 <HAL_GPIO_ReadPin>
 8000f46:	4603      	mov	r3, r0
 8000f48:	009b      	lsls	r3, r3, #2
 8000f4a:	783a      	ldrb	r2, [r7, #0]
 8000f4c:	b252      	sxtb	r2, r2
 8000f4e:	b25b      	sxtb	r3, r3
 8000f50:	4313      	orrs	r3, r2
 8000f52:	b25b      	sxtb	r3, r3
 8000f54:	b2db      	uxtb	r3, r3
 8000f56:	703b      	strb	r3, [r7, #0]
			input_digital_values_temp[0] |= HAL_GPIO_ReadPin(PIN14_GPIO_Port, PIN14_Pin) << 3;
 8000f58:	2120      	movs	r1, #32
 8000f5a:	4864      	ldr	r0, [pc, #400]	@ (80010ec <main+0x31c>)
 8000f5c:	f002 f9ba 	bl	80032d4 <HAL_GPIO_ReadPin>
 8000f60:	4603      	mov	r3, r0
 8000f62:	00db      	lsls	r3, r3, #3
 8000f64:	783a      	ldrb	r2, [r7, #0]
 8000f66:	b252      	sxtb	r2, r2
 8000f68:	b25b      	sxtb	r3, r3
 8000f6a:	4313      	orrs	r3, r2
 8000f6c:	b25b      	sxtb	r3, r3
 8000f6e:	b2db      	uxtb	r3, r3
 8000f70:	703b      	strb	r3, [r7, #0]
			input_digital_values_temp[0] |= HAL_GPIO_ReadPin(PIN15_GPIO_Port, PIN15_Pin) << 4;
 8000f72:	2110      	movs	r1, #16
 8000f74:	485d      	ldr	r0, [pc, #372]	@ (80010ec <main+0x31c>)
 8000f76:	f002 f9ad 	bl	80032d4 <HAL_GPIO_ReadPin>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	011b      	lsls	r3, r3, #4
 8000f7e:	783a      	ldrb	r2, [r7, #0]
 8000f80:	b252      	sxtb	r2, r2
 8000f82:	b25b      	sxtb	r3, r3
 8000f84:	4313      	orrs	r3, r2
 8000f86:	b25b      	sxtb	r3, r3
 8000f88:	b2db      	uxtb	r3, r3
 8000f8a:	703b      	strb	r3, [r7, #0]
			input_digital_values_temp[0] |= HAL_GPIO_ReadPin(PIN16_GPIO_Port, PIN16_Pin) << 5;
 8000f8c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f90:	4856      	ldr	r0, [pc, #344]	@ (80010ec <main+0x31c>)
 8000f92:	f002 f99f 	bl	80032d4 <HAL_GPIO_ReadPin>
 8000f96:	4603      	mov	r3, r0
 8000f98:	015b      	lsls	r3, r3, #5
 8000f9a:	783a      	ldrb	r2, [r7, #0]
 8000f9c:	b252      	sxtb	r2, r2
 8000f9e:	b25b      	sxtb	r3, r3
 8000fa0:	4313      	orrs	r3, r2
 8000fa2:	b25b      	sxtb	r3, r3
 8000fa4:	b2db      	uxtb	r3, r3
 8000fa6:	703b      	strb	r3, [r7, #0]
			input_digital_values_temp[0] |= HAL_GPIO_ReadPin(PIN17_GPIO_Port, PIN17_Pin) << 6;
 8000fa8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000fac:	484f      	ldr	r0, [pc, #316]	@ (80010ec <main+0x31c>)
 8000fae:	f002 f991 	bl	80032d4 <HAL_GPIO_ReadPin>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	019b      	lsls	r3, r3, #6
 8000fb6:	783a      	ldrb	r2, [r7, #0]
 8000fb8:	b252      	sxtb	r2, r2
 8000fba:	b25b      	sxtb	r3, r3
 8000fbc:	4313      	orrs	r3, r2
 8000fbe:	b25b      	sxtb	r3, r3
 8000fc0:	b2db      	uxtb	r3, r3
 8000fc2:	703b      	strb	r3, [r7, #0]
			input_digital_values_temp[0] |= HAL_GPIO_ReadPin(PIN18_GPIO_Port, PIN18_Pin) << 7;
 8000fc4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000fc8:	4848      	ldr	r0, [pc, #288]	@ (80010ec <main+0x31c>)
 8000fca:	f002 f983 	bl	80032d4 <HAL_GPIO_ReadPin>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	01db      	lsls	r3, r3, #7
 8000fd2:	783a      	ldrb	r2, [r7, #0]
 8000fd4:	b252      	sxtb	r2, r2
 8000fd6:	b25b      	sxtb	r3, r3
 8000fd8:	4313      	orrs	r3, r2
 8000fda:	b25b      	sxtb	r3, r3
 8000fdc:	b2db      	uxtb	r3, r3
 8000fde:	703b      	strb	r3, [r7, #0]

			input_digital_values_temp[1] |= HAL_GPIO_ReadPin(PIN19_GPIO_Port, PIN19_Pin) << 0;
 8000fe0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000fe4:	4841      	ldr	r0, [pc, #260]	@ (80010ec <main+0x31c>)
 8000fe6:	f002 f975 	bl	80032d4 <HAL_GPIO_ReadPin>
 8000fea:	4603      	mov	r3, r0
 8000fec:	4619      	mov	r1, r3
 8000fee:	787b      	ldrb	r3, [r7, #1]
 8000ff0:	b25a      	sxtb	r2, r3
 8000ff2:	b24b      	sxtb	r3, r1
 8000ff4:	4313      	orrs	r3, r2
 8000ff6:	b25b      	sxtb	r3, r3
 8000ff8:	b2db      	uxtb	r3, r3
 8000ffa:	707b      	strb	r3, [r7, #1]
			input_digital_values_temp[1] |= HAL_GPIO_ReadPin(PIN20_GPIO_Port, PIN20_Pin) << 1;
 8000ffc:	2101      	movs	r1, #1
 8000ffe:	483b      	ldr	r0, [pc, #236]	@ (80010ec <main+0x31c>)
 8001000:	f002 f968 	bl	80032d4 <HAL_GPIO_ReadPin>
 8001004:	4603      	mov	r3, r0
 8001006:	005b      	lsls	r3, r3, #1
 8001008:	787a      	ldrb	r2, [r7, #1]
 800100a:	b252      	sxtb	r2, r2
 800100c:	b25b      	sxtb	r3, r3
 800100e:	4313      	orrs	r3, r2
 8001010:	b25b      	sxtb	r3, r3
 8001012:	b2db      	uxtb	r3, r3
 8001014:	707b      	strb	r3, [r7, #1]
			input_digital_values_temp[1] |= HAL_GPIO_ReadPin(PIN21_GPIO_Port, PIN21_Pin) << 2;
 8001016:	2104      	movs	r1, #4
 8001018:	4834      	ldr	r0, [pc, #208]	@ (80010ec <main+0x31c>)
 800101a:	f002 f95b 	bl	80032d4 <HAL_GPIO_ReadPin>
 800101e:	4603      	mov	r3, r0
 8001020:	009b      	lsls	r3, r3, #2
 8001022:	787a      	ldrb	r2, [r7, #1]
 8001024:	b252      	sxtb	r2, r2
 8001026:	b25b      	sxtb	r3, r3
 8001028:	4313      	orrs	r3, r2
 800102a:	b25b      	sxtb	r3, r3
 800102c:	b2db      	uxtb	r3, r3
 800102e:	707b      	strb	r3, [r7, #1]
			input_digital_values_temp[1] |= HAL_GPIO_ReadPin(PIN22_GPIO_Port, PIN22_Pin) << 3;
 8001030:	2102      	movs	r1, #2
 8001032:	482e      	ldr	r0, [pc, #184]	@ (80010ec <main+0x31c>)
 8001034:	f002 f94e 	bl	80032d4 <HAL_GPIO_ReadPin>
 8001038:	4603      	mov	r3, r0
 800103a:	00db      	lsls	r3, r3, #3
 800103c:	787a      	ldrb	r2, [r7, #1]
 800103e:	b252      	sxtb	r2, r2
 8001040:	b25b      	sxtb	r3, r3
 8001042:	4313      	orrs	r3, r2
 8001044:	b25b      	sxtb	r3, r3
 8001046:	b2db      	uxtb	r3, r3
 8001048:	707b      	strb	r3, [r7, #1]
			input_digital_values_temp[1] |= HAL_GPIO_ReadPin(PIN23_GPIO_Port, PIN23_Pin) << 4;
 800104a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800104e:	4827      	ldr	r0, [pc, #156]	@ (80010ec <main+0x31c>)
 8001050:	f002 f940 	bl	80032d4 <HAL_GPIO_ReadPin>
 8001054:	4603      	mov	r3, r0
 8001056:	011b      	lsls	r3, r3, #4
 8001058:	787a      	ldrb	r2, [r7, #1]
 800105a:	b252      	sxtb	r2, r2
 800105c:	b25b      	sxtb	r3, r3
 800105e:	4313      	orrs	r3, r2
 8001060:	b25b      	sxtb	r3, r3
 8001062:	b2db      	uxtb	r3, r3
 8001064:	707b      	strb	r3, [r7, #1]
			input_digital_values_temp[1] |= HAL_GPIO_ReadPin(PIN24_GPIO_Port, PIN24_Pin) << 5;
 8001066:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800106a:	4820      	ldr	r0, [pc, #128]	@ (80010ec <main+0x31c>)
 800106c:	f002 f932 	bl	80032d4 <HAL_GPIO_ReadPin>
 8001070:	4603      	mov	r3, r0
 8001072:	015b      	lsls	r3, r3, #5
 8001074:	787a      	ldrb	r2, [r7, #1]
 8001076:	b252      	sxtb	r2, r2
 8001078:	b25b      	sxtb	r3, r3
 800107a:	4313      	orrs	r3, r2
 800107c:	b25b      	sxtb	r3, r3
 800107e:	b2db      	uxtb	r3, r3
 8001080:	707b      	strb	r3, [r7, #1]
			input_digital_values_temp[1] |= HAL_GPIO_ReadPin(PIN25_GPIO_Port, PIN25_Pin) << 6;
 8001082:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001086:	4819      	ldr	r0, [pc, #100]	@ (80010ec <main+0x31c>)
 8001088:	f002 f924 	bl	80032d4 <HAL_GPIO_ReadPin>
 800108c:	4603      	mov	r3, r0
 800108e:	019b      	lsls	r3, r3, #6
 8001090:	787a      	ldrb	r2, [r7, #1]
 8001092:	b252      	sxtb	r2, r2
 8001094:	b25b      	sxtb	r3, r3
 8001096:	4313      	orrs	r3, r2
 8001098:	b25b      	sxtb	r3, r3
 800109a:	b2db      	uxtb	r3, r3
 800109c:	707b      	strb	r3, [r7, #1]

			input_digital_values[0] = input_digital_values_temp[0];
 800109e:	783a      	ldrb	r2, [r7, #0]
 80010a0:	4b14      	ldr	r3, [pc, #80]	@ (80010f4 <main+0x324>)
 80010a2:	701a      	strb	r2, [r3, #0]
			input_digital_values[1] = input_digital_values_temp[1];
 80010a4:	787a      	ldrb	r2, [r7, #1]
 80010a6:	4b13      	ldr	r3, [pc, #76]	@ (80010f4 <main+0x324>)
 80010a8:	705a      	strb	r2, [r3, #1]
 80010aa:	e6c0      	b.n	8000e2e <main+0x5e>
 80010ac:	20000088 	.word	0x20000088
 80010b0:	200000fc 	.word	0x200000fc
 80010b4:	20000180 	.word	0x20000180
 80010b8:	40011000 	.word	0x40011000
 80010bc:	200001c4 	.word	0x200001c4
 80010c0:	08008524 	.word	0x08008524
 80010c4:	20000190 	.word	0x20000190
 80010c8:	20000194 	.word	0x20000194
 80010cc:	20000170 	.word	0x20000170
 80010d0:	80808081 	.word	0x80808081
 80010d4:	20000198 	.word	0x20000198
 80010d8:	20000000 	.word	0x20000000
 80010dc:	2000015c 	.word	0x2000015c
 80010e0:	2000018c 	.word	0x2000018c
 80010e4:	20000160 	.word	0x20000160
 80010e8:	20000188 	.word	0x20000188
 80010ec:	40010c00 	.word	0x40010c00
 80010f0:	40010800 	.word	0x40010800
 80010f4:	20000158 	.word	0x20000158
		} else if (delta > DIMMER_RESET_TRESHHOLD) {
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	f242 6248 	movw	r2, #9800	@ 0x2648
 80010fe:	4293      	cmp	r3, r2
 8001100:	d95d      	bls.n	80011be <main+0x3ee>
			if (dimmerValue[0] > DIMMER_MIN_TRESHHOLD) {
 8001102:	4b6d      	ldr	r3, [pc, #436]	@ (80012b8 <main+0x4e8>)
 8001104:	881b      	ldrh	r3, [r3, #0]
 8001106:	2b64      	cmp	r3, #100	@ 0x64
 8001108:	d904      	bls.n	8001114 <main+0x344>
				HAL_GPIO_WritePin(PIN1_GPIO_Port, PIN1_Pin, GPIO_PIN_RESET);
 800110a:	2200      	movs	r2, #0
 800110c:	2101      	movs	r1, #1
 800110e:	486b      	ldr	r0, [pc, #428]	@ (80012bc <main+0x4ec>)
 8001110:	f002 f8f7 	bl	8003302 <HAL_GPIO_WritePin>
			}
			if (dimmerValue[1] > DIMMER_MIN_TRESHHOLD) {
 8001114:	4b68      	ldr	r3, [pc, #416]	@ (80012b8 <main+0x4e8>)
 8001116:	885b      	ldrh	r3, [r3, #2]
 8001118:	2b64      	cmp	r3, #100	@ 0x64
 800111a:	d904      	bls.n	8001126 <main+0x356>
				HAL_GPIO_WritePin(PIN2_GPIO_Port, PIN2_Pin, GPIO_PIN_RESET);
 800111c:	2200      	movs	r2, #0
 800111e:	2102      	movs	r1, #2
 8001120:	4866      	ldr	r0, [pc, #408]	@ (80012bc <main+0x4ec>)
 8001122:	f002 f8ee 	bl	8003302 <HAL_GPIO_WritePin>
			}
			if (dimmerValue[2] > DIMMER_MIN_TRESHHOLD) {
 8001126:	4b64      	ldr	r3, [pc, #400]	@ (80012b8 <main+0x4e8>)
 8001128:	889b      	ldrh	r3, [r3, #4]
 800112a:	2b64      	cmp	r3, #100	@ 0x64
 800112c:	d904      	bls.n	8001138 <main+0x368>
				HAL_GPIO_WritePin(PIN3_GPIO_Port, PIN3_Pin, GPIO_PIN_RESET);
 800112e:	2200      	movs	r2, #0
 8001130:	2104      	movs	r1, #4
 8001132:	4862      	ldr	r0, [pc, #392]	@ (80012bc <main+0x4ec>)
 8001134:	f002 f8e5 	bl	8003302 <HAL_GPIO_WritePin>
			}
			if (dimmerValue[3] > DIMMER_MIN_TRESHHOLD) {
 8001138:	4b5f      	ldr	r3, [pc, #380]	@ (80012b8 <main+0x4e8>)
 800113a:	88db      	ldrh	r3, [r3, #6]
 800113c:	2b64      	cmp	r3, #100	@ 0x64
 800113e:	d904      	bls.n	800114a <main+0x37a>
				HAL_GPIO_WritePin(PIN4_GPIO_Port, PIN4_Pin, GPIO_PIN_RESET);
 8001140:	2200      	movs	r2, #0
 8001142:	2108      	movs	r1, #8
 8001144:	485d      	ldr	r0, [pc, #372]	@ (80012bc <main+0x4ec>)
 8001146:	f002 f8dc 	bl	8003302 <HAL_GPIO_WritePin>
			}
			if (dimmerValue[4] > DIMMER_MIN_TRESHHOLD) {
 800114a:	4b5b      	ldr	r3, [pc, #364]	@ (80012b8 <main+0x4e8>)
 800114c:	891b      	ldrh	r3, [r3, #8]
 800114e:	2b64      	cmp	r3, #100	@ 0x64
 8001150:	d904      	bls.n	800115c <main+0x38c>
				HAL_GPIO_WritePin(PIN5_GPIO_Port, PIN5_Pin, GPIO_PIN_RESET);
 8001152:	2200      	movs	r2, #0
 8001154:	2110      	movs	r1, #16
 8001156:	4859      	ldr	r0, [pc, #356]	@ (80012bc <main+0x4ec>)
 8001158:	f002 f8d3 	bl	8003302 <HAL_GPIO_WritePin>
			}
			if (dimmerValue[5] > DIMMER_MIN_TRESHHOLD) {
 800115c:	4b56      	ldr	r3, [pc, #344]	@ (80012b8 <main+0x4e8>)
 800115e:	895b      	ldrh	r3, [r3, #10]
 8001160:	2b64      	cmp	r3, #100	@ 0x64
 8001162:	d904      	bls.n	800116e <main+0x39e>
				HAL_GPIO_WritePin(PIN6_GPIO_Port, PIN6_Pin, GPIO_PIN_RESET);
 8001164:	2200      	movs	r2, #0
 8001166:	2120      	movs	r1, #32
 8001168:	4854      	ldr	r0, [pc, #336]	@ (80012bc <main+0x4ec>)
 800116a:	f002 f8ca 	bl	8003302 <HAL_GPIO_WritePin>
			}
			if (dimmerValue[6] > DIMMER_MIN_TRESHHOLD) {
 800116e:	4b52      	ldr	r3, [pc, #328]	@ (80012b8 <main+0x4e8>)
 8001170:	899b      	ldrh	r3, [r3, #12]
 8001172:	2b64      	cmp	r3, #100	@ 0x64
 8001174:	d904      	bls.n	8001180 <main+0x3b0>
				HAL_GPIO_WritePin(PIN7_GPIO_Port, PIN7_Pin, GPIO_PIN_RESET);
 8001176:	2200      	movs	r2, #0
 8001178:	2140      	movs	r1, #64	@ 0x40
 800117a:	4850      	ldr	r0, [pc, #320]	@ (80012bc <main+0x4ec>)
 800117c:	f002 f8c1 	bl	8003302 <HAL_GPIO_WritePin>
			}
			if (dimmerValue[7] > DIMMER_MIN_TRESHHOLD) {
 8001180:	4b4d      	ldr	r3, [pc, #308]	@ (80012b8 <main+0x4e8>)
 8001182:	89db      	ldrh	r3, [r3, #14]
 8001184:	2b64      	cmp	r3, #100	@ 0x64
 8001186:	d904      	bls.n	8001192 <main+0x3c2>
				HAL_GPIO_WritePin(PIN8_GPIO_Port, PIN8_Pin, GPIO_PIN_RESET);
 8001188:	2200      	movs	r2, #0
 800118a:	2180      	movs	r1, #128	@ 0x80
 800118c:	484b      	ldr	r0, [pc, #300]	@ (80012bc <main+0x4ec>)
 800118e:	f002 f8b8 	bl	8003302 <HAL_GPIO_WritePin>
			}
			if (dimmerValue[8] > DIMMER_MIN_TRESHHOLD) {
 8001192:	4b49      	ldr	r3, [pc, #292]	@ (80012b8 <main+0x4e8>)
 8001194:	8a1b      	ldrh	r3, [r3, #16]
 8001196:	2b64      	cmp	r3, #100	@ 0x64
 8001198:	d905      	bls.n	80011a6 <main+0x3d6>
				HAL_GPIO_WritePin(PIN9_GPIO_Port, PIN9_Pin, GPIO_PIN_RESET);
 800119a:	2200      	movs	r2, #0
 800119c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80011a0:	4846      	ldr	r0, [pc, #280]	@ (80012bc <main+0x4ec>)
 80011a2:	f002 f8ae 	bl	8003302 <HAL_GPIO_WritePin>
			}
			if (dimmerValue[9] > DIMMER_MIN_TRESHHOLD) {
 80011a6:	4b44      	ldr	r3, [pc, #272]	@ (80012b8 <main+0x4e8>)
 80011a8:	8a5b      	ldrh	r3, [r3, #18]
 80011aa:	2b64      	cmp	r3, #100	@ 0x64
 80011ac:	f67f ae3f 	bls.w	8000e2e <main+0x5e>
				HAL_GPIO_WritePin(PIN10_GPIO_Port, PIN10_Pin, GPIO_PIN_RESET);
 80011b0:	2200      	movs	r2, #0
 80011b2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80011b6:	4841      	ldr	r0, [pc, #260]	@ (80012bc <main+0x4ec>)
 80011b8:	f002 f8a3 	bl	8003302 <HAL_GPIO_WritePin>
 80011bc:	e637      	b.n	8000e2e <main+0x5e>
			}
		} else if (input_analog_values[1] >= temperatureThreshold) {
 80011be:	4b40      	ldr	r3, [pc, #256]	@ (80012c0 <main+0x4f0>)
 80011c0:	785b      	ldrb	r3, [r3, #1]
 80011c2:	b2da      	uxtb	r2, r3
 80011c4:	4b3f      	ldr	r3, [pc, #252]	@ (80012c4 <main+0x4f4>)
 80011c6:	781b      	ldrb	r3, [r3, #0]
 80011c8:	429a      	cmp	r2, r3
 80011ca:	d303      	bcc.n	80011d4 <main+0x404>
			GPIOA->BSRR = DIMMER_PINS_RESET;
 80011cc:	4b3b      	ldr	r3, [pc, #236]	@ (80012bc <main+0x4ec>)
 80011ce:	4a3e      	ldr	r2, [pc, #248]	@ (80012c8 <main+0x4f8>)
 80011d0:	611a      	str	r2, [r3, #16]
 80011d2:	e62c      	b.n	8000e2e <main+0x5e>
		} else {
			if (dimmerValue[0] < delta) {
 80011d4:	4b38      	ldr	r3, [pc, #224]	@ (80012b8 <main+0x4e8>)
 80011d6:	881b      	ldrh	r3, [r3, #0]
 80011d8:	461a      	mov	r2, r3
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	4293      	cmp	r3, r2
 80011de:	d904      	bls.n	80011ea <main+0x41a>
				HAL_GPIO_WritePin(PIN1_GPIO_Port, PIN1_Pin, GPIO_PIN_SET);
 80011e0:	2201      	movs	r2, #1
 80011e2:	2101      	movs	r1, #1
 80011e4:	4835      	ldr	r0, [pc, #212]	@ (80012bc <main+0x4ec>)
 80011e6:	f002 f88c 	bl	8003302 <HAL_GPIO_WritePin>
			}
			if (dimmerValue[1] < delta) {
 80011ea:	4b33      	ldr	r3, [pc, #204]	@ (80012b8 <main+0x4e8>)
 80011ec:	885b      	ldrh	r3, [r3, #2]
 80011ee:	461a      	mov	r2, r3
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	4293      	cmp	r3, r2
 80011f4:	d904      	bls.n	8001200 <main+0x430>
				HAL_GPIO_WritePin(PIN2_GPIO_Port, PIN2_Pin, GPIO_PIN_SET);
 80011f6:	2201      	movs	r2, #1
 80011f8:	2102      	movs	r1, #2
 80011fa:	4830      	ldr	r0, [pc, #192]	@ (80012bc <main+0x4ec>)
 80011fc:	f002 f881 	bl	8003302 <HAL_GPIO_WritePin>
			}
			if (dimmerValue[2] < delta) {
 8001200:	4b2d      	ldr	r3, [pc, #180]	@ (80012b8 <main+0x4e8>)
 8001202:	889b      	ldrh	r3, [r3, #4]
 8001204:	461a      	mov	r2, r3
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	4293      	cmp	r3, r2
 800120a:	d904      	bls.n	8001216 <main+0x446>
				HAL_GPIO_WritePin(PIN3_GPIO_Port, PIN3_Pin, GPIO_PIN_SET);
 800120c:	2201      	movs	r2, #1
 800120e:	2104      	movs	r1, #4
 8001210:	482a      	ldr	r0, [pc, #168]	@ (80012bc <main+0x4ec>)
 8001212:	f002 f876 	bl	8003302 <HAL_GPIO_WritePin>
			}
			if (dimmerValue[3] < delta) {
 8001216:	4b28      	ldr	r3, [pc, #160]	@ (80012b8 <main+0x4e8>)
 8001218:	88db      	ldrh	r3, [r3, #6]
 800121a:	461a      	mov	r2, r3
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	4293      	cmp	r3, r2
 8001220:	d904      	bls.n	800122c <main+0x45c>
				HAL_GPIO_WritePin(PIN4_GPIO_Port, PIN4_Pin, GPIO_PIN_SET);
 8001222:	2201      	movs	r2, #1
 8001224:	2108      	movs	r1, #8
 8001226:	4825      	ldr	r0, [pc, #148]	@ (80012bc <main+0x4ec>)
 8001228:	f002 f86b 	bl	8003302 <HAL_GPIO_WritePin>
			}
			if (dimmerValue[4] < delta) {
 800122c:	4b22      	ldr	r3, [pc, #136]	@ (80012b8 <main+0x4e8>)
 800122e:	891b      	ldrh	r3, [r3, #8]
 8001230:	461a      	mov	r2, r3
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	4293      	cmp	r3, r2
 8001236:	d904      	bls.n	8001242 <main+0x472>
				HAL_GPIO_WritePin(PIN5_GPIO_Port, PIN5_Pin, GPIO_PIN_SET);
 8001238:	2201      	movs	r2, #1
 800123a:	2110      	movs	r1, #16
 800123c:	481f      	ldr	r0, [pc, #124]	@ (80012bc <main+0x4ec>)
 800123e:	f002 f860 	bl	8003302 <HAL_GPIO_WritePin>
			}
			if (dimmerValue[5] < delta) {
 8001242:	4b1d      	ldr	r3, [pc, #116]	@ (80012b8 <main+0x4e8>)
 8001244:	895b      	ldrh	r3, [r3, #10]
 8001246:	461a      	mov	r2, r3
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	4293      	cmp	r3, r2
 800124c:	d904      	bls.n	8001258 <main+0x488>
				HAL_GPIO_WritePin(PIN6_GPIO_Port, PIN6_Pin, GPIO_PIN_SET);
 800124e:	2201      	movs	r2, #1
 8001250:	2120      	movs	r1, #32
 8001252:	481a      	ldr	r0, [pc, #104]	@ (80012bc <main+0x4ec>)
 8001254:	f002 f855 	bl	8003302 <HAL_GPIO_WritePin>
			}
			if (dimmerValue[6] < delta) {
 8001258:	4b17      	ldr	r3, [pc, #92]	@ (80012b8 <main+0x4e8>)
 800125a:	899b      	ldrh	r3, [r3, #12]
 800125c:	461a      	mov	r2, r3
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	4293      	cmp	r3, r2
 8001262:	d904      	bls.n	800126e <main+0x49e>
				HAL_GPIO_WritePin(PIN7_GPIO_Port, PIN7_Pin, GPIO_PIN_SET);
 8001264:	2201      	movs	r2, #1
 8001266:	2140      	movs	r1, #64	@ 0x40
 8001268:	4814      	ldr	r0, [pc, #80]	@ (80012bc <main+0x4ec>)
 800126a:	f002 f84a 	bl	8003302 <HAL_GPIO_WritePin>
			}
			if (dimmerValue[7] < delta) {
 800126e:	4b12      	ldr	r3, [pc, #72]	@ (80012b8 <main+0x4e8>)
 8001270:	89db      	ldrh	r3, [r3, #14]
 8001272:	461a      	mov	r2, r3
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	4293      	cmp	r3, r2
 8001278:	d904      	bls.n	8001284 <main+0x4b4>
				HAL_GPIO_WritePin(PIN8_GPIO_Port, PIN8_Pin, GPIO_PIN_SET);
 800127a:	2201      	movs	r2, #1
 800127c:	2180      	movs	r1, #128	@ 0x80
 800127e:	480f      	ldr	r0, [pc, #60]	@ (80012bc <main+0x4ec>)
 8001280:	f002 f83f 	bl	8003302 <HAL_GPIO_WritePin>
			}
			if (dimmerValue[8] < delta) {
 8001284:	4b0c      	ldr	r3, [pc, #48]	@ (80012b8 <main+0x4e8>)
 8001286:	8a1b      	ldrh	r3, [r3, #16]
 8001288:	461a      	mov	r2, r3
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	4293      	cmp	r3, r2
 800128e:	d905      	bls.n	800129c <main+0x4cc>
				HAL_GPIO_WritePin(PIN9_GPIO_Port, PIN9_Pin, GPIO_PIN_SET);
 8001290:	2201      	movs	r2, #1
 8001292:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001296:	4809      	ldr	r0, [pc, #36]	@ (80012bc <main+0x4ec>)
 8001298:	f002 f833 	bl	8003302 <HAL_GPIO_WritePin>
			}
			if (dimmerValue[9] < delta) {
 800129c:	4b06      	ldr	r3, [pc, #24]	@ (80012b8 <main+0x4e8>)
 800129e:	8a5b      	ldrh	r3, [r3, #18]
 80012a0:	461a      	mov	r2, r3
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	4293      	cmp	r3, r2
 80012a6:	f67f adc2 	bls.w	8000e2e <main+0x5e>
				HAL_GPIO_WritePin(PIN10_GPIO_Port, PIN10_Pin, GPIO_PIN_SET);
 80012aa:	2201      	movs	r2, #1
 80012ac:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80012b0:	4802      	ldr	r0, [pc, #8]	@ (80012bc <main+0x4ec>)
 80012b2:	f002 f826 	bl	8003302 <HAL_GPIO_WritePin>
	while (1) {
 80012b6:	e5ba      	b.n	8000e2e <main+0x5e>
 80012b8:	20000198 	.word	0x20000198
 80012bc:	40010800 	.word	0x40010800
 80012c0:	20000160 	.word	0x20000160
 80012c4:	20000000 	.word	0x20000000
 80012c8:	09ff0000 	.word	0x09ff0000

080012cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b094      	sub	sp, #80	@ 0x50
 80012d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012d2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80012d6:	2228      	movs	r2, #40	@ 0x28
 80012d8:	2100      	movs	r1, #0
 80012da:	4618      	mov	r0, r3
 80012dc:	f006 fab4 	bl	8007848 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012e0:	f107 0314 	add.w	r3, r7, #20
 80012e4:	2200      	movs	r2, #0
 80012e6:	601a      	str	r2, [r3, #0]
 80012e8:	605a      	str	r2, [r3, #4]
 80012ea:	609a      	str	r2, [r3, #8]
 80012ec:	60da      	str	r2, [r3, #12]
 80012ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012f0:	1d3b      	adds	r3, r7, #4
 80012f2:	2200      	movs	r2, #0
 80012f4:	601a      	str	r2, [r3, #0]
 80012f6:	605a      	str	r2, [r3, #4]
 80012f8:	609a      	str	r2, [r3, #8]
 80012fa:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80012fc:	2309      	movs	r3, #9
 80012fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001300:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001304:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001306:	2300      	movs	r3, #0
 8001308:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800130a:	2301      	movs	r3, #1
 800130c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800130e:	2301      	movs	r3, #1
 8001310:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001312:	2302      	movs	r3, #2
 8001314:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001316:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800131a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800131c:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001320:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001322:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001326:	4618      	mov	r0, r3
 8001328:	f003 ff66 	bl	80051f8 <HAL_RCC_OscConfig>
 800132c:	4603      	mov	r3, r0
 800132e:	2b00      	cmp	r3, #0
 8001330:	d001      	beq.n	8001336 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8001332:	f000 f941 	bl	80015b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001336:	230f      	movs	r3, #15
 8001338:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800133a:	2302      	movs	r3, #2
 800133c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800133e:	2300      	movs	r3, #0
 8001340:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001342:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001346:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001348:	2300      	movs	r3, #0
 800134a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800134c:	f107 0314 	add.w	r3, r7, #20
 8001350:	2102      	movs	r1, #2
 8001352:	4618      	mov	r0, r3
 8001354:	f004 f9d2 	bl	80056fc <HAL_RCC_ClockConfig>
 8001358:	4603      	mov	r3, r0
 800135a:	2b00      	cmp	r3, #0
 800135c:	d001      	beq.n	8001362 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800135e:	f000 f92b 	bl	80015b8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC;
 8001362:	2303      	movs	r3, #3
 8001364:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001366:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800136a:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800136c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001370:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001372:	1d3b      	adds	r3, r7, #4
 8001374:	4618      	mov	r0, r3
 8001376:	f004 fb4f 	bl	8005a18 <HAL_RCCEx_PeriphCLKConfig>
 800137a:	4603      	mov	r3, r0
 800137c:	2b00      	cmp	r3, #0
 800137e:	d001      	beq.n	8001384 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8001380:	f000 f91a 	bl	80015b8 <Error_Handler>
  }
}
 8001384:	bf00      	nop
 8001386:	3750      	adds	r7, #80	@ 0x50
 8001388:	46bd      	mov	sp, r7
 800138a:	bd80      	pop	{r7, pc}

0800138c <__io_putchar>:

/* USER CODE BEGIN 4 */

PUTCHAR_PROTOTYPE {
 800138c:	b580      	push	{r7, lr}
 800138e:	b082      	sub	sp, #8
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*) &ch, 1, HAL_MAX_DELAY);
 8001394:	1d39      	adds	r1, r7, #4
 8001396:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800139a:	2201      	movs	r2, #1
 800139c:	4803      	ldr	r0, [pc, #12]	@ (80013ac <__io_putchar+0x20>)
 800139e:	f005 ffa1 	bl	80072e4 <HAL_UART_Transmit>
	return ch;
 80013a2:	687b      	ldr	r3, [r7, #4]
}
 80013a4:	4618      	mov	r0, r3
 80013a6:	3708      	adds	r7, #8
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	2000020c 	.word	0x2000020c

080013b0 <_write>:

int _write(int file, char *ptr, int len) {
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b086      	sub	sp, #24
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	60f8      	str	r0, [r7, #12]
 80013b8:	60b9      	str	r1, [r7, #8]
 80013ba:	607a      	str	r2, [r7, #4]
	int DataIdx;
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 80013bc:	2300      	movs	r3, #0
 80013be:	617b      	str	r3, [r7, #20]
 80013c0:	e009      	b.n	80013d6 <_write+0x26>
		__io_putchar(*ptr++);
 80013c2:	68bb      	ldr	r3, [r7, #8]
 80013c4:	1c5a      	adds	r2, r3, #1
 80013c6:	60ba      	str	r2, [r7, #8]
 80013c8:	781b      	ldrb	r3, [r3, #0]
 80013ca:	4618      	mov	r0, r3
 80013cc:	f7ff ffde 	bl	800138c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 80013d0:	697b      	ldr	r3, [r7, #20]
 80013d2:	3301      	adds	r3, #1
 80013d4:	617b      	str	r3, [r7, #20]
 80013d6:	697a      	ldr	r2, [r7, #20]
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	429a      	cmp	r2, r3
 80013dc:	dbf1      	blt.n	80013c2 <_write+0x12>
	}
	return len;
 80013de:	687b      	ldr	r3, [r7, #4]
}
 80013e0:	4618      	mov	r0, r3
 80013e2:	3718      	adds	r7, #24
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd80      	pop	{r7, pc}

080013e8 <HAL_I2C_ListenCpltCallback>:

extern void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c) {
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b082      	sub	sp, #8
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
	HAL_I2C_EnableListen_IT(hi2c);
 80013f0:	6878      	ldr	r0, [r7, #4]
 80013f2:	f002 fa0a 	bl	800380a <HAL_I2C_EnableListen_IT>
}
 80013f6:	bf00      	nop
 80013f8:	3708      	adds	r7, #8
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
	...

08001400 <HAL_I2C_AddrCallback>:


extern void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode) {
 8001400:	b580      	push	{r7, lr}
 8001402:	b082      	sub	sp, #8
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
 8001408:	460b      	mov	r3, r1
 800140a:	70fb      	strb	r3, [r7, #3]
 800140c:	4613      	mov	r3, r2
 800140e:	803b      	strh	r3, [r7, #0]
	if (TransferDirection == I2C_DIRECTION_TRANSMIT) { // if the master wants to transmit the data
 8001410:	78fb      	ldrb	r3, [r7, #3]
 8001412:	2b01      	cmp	r3, #1
 8001414:	d106      	bne.n	8001424 <HAL_I2C_AddrCallback+0x24>
		HAL_I2C_Slave_Sequential_Receive_IT(hi2c, rx_buf, 2, I2C_LAST_FRAME);
 8001416:	2320      	movs	r3, #32
 8001418:	2202      	movs	r2, #2
 800141a:	492f      	ldr	r1, [pc, #188]	@ (80014d8 <HAL_I2C_AddrCallback+0xd8>)
 800141c:	6878      	ldr	r0, [r7, #4]
 800141e:	f002 f982 	bl	8003726 <HAL_I2C_Slave_Seq_Receive_IT>
			tx_buf[0] = input_digital_values[1];
		}
		HAL_I2C_Slave_Seq_Transmit_IT(hi2c, tx_buf, 1, I2C_LAST_FRAME);
	}

}
 8001422:	e055      	b.n	80014d0 <HAL_I2C_AddrCallback+0xd0>
		if (rx_buf[0] == WRITE_DIGITAL_OUTPUT_VALUE_1_CMD) {
 8001424:	4b2c      	ldr	r3, [pc, #176]	@ (80014d8 <HAL_I2C_AddrCallback+0xd8>)
 8001426:	781b      	ldrb	r3, [r3, #0]
 8001428:	2b22      	cmp	r3, #34	@ 0x22
 800142a:	d107      	bne.n	800143c <HAL_I2C_AddrCallback+0x3c>
			output_digital_values[0] = rx_buf[1];
 800142c:	4b2a      	ldr	r3, [pc, #168]	@ (80014d8 <HAL_I2C_AddrCallback+0xd8>)
 800142e:	785a      	ldrb	r2, [r3, #1]
 8001430:	4b2a      	ldr	r3, [pc, #168]	@ (80014dc <HAL_I2C_AddrCallback+0xdc>)
 8001432:	701a      	strb	r2, [r3, #0]
			tx_buf[0] = ACK_VALUE;
 8001434:	4b2a      	ldr	r3, [pc, #168]	@ (80014e0 <HAL_I2C_AddrCallback+0xe0>)
 8001436:	2282      	movs	r2, #130	@ 0x82
 8001438:	701a      	strb	r2, [r3, #0]
 800143a:	e043      	b.n	80014c4 <HAL_I2C_AddrCallback+0xc4>
		} else if (rx_buf[0] == WRITE_DIGITAL_OUTPUT_VALUE_2_CMD){
 800143c:	4b26      	ldr	r3, [pc, #152]	@ (80014d8 <HAL_I2C_AddrCallback+0xd8>)
 800143e:	781b      	ldrb	r3, [r3, #0]
 8001440:	2b23      	cmp	r3, #35	@ 0x23
 8001442:	d107      	bne.n	8001454 <HAL_I2C_AddrCallback+0x54>
			output_digital_values[1] = rx_buf[1];
 8001444:	4b24      	ldr	r3, [pc, #144]	@ (80014d8 <HAL_I2C_AddrCallback+0xd8>)
 8001446:	785a      	ldrb	r2, [r3, #1]
 8001448:	4b24      	ldr	r3, [pc, #144]	@ (80014dc <HAL_I2C_AddrCallback+0xdc>)
 800144a:	705a      	strb	r2, [r3, #1]
			tx_buf[0] = ACK_VALUE;
 800144c:	4b24      	ldr	r3, [pc, #144]	@ (80014e0 <HAL_I2C_AddrCallback+0xe0>)
 800144e:	2282      	movs	r2, #130	@ 0x82
 8001450:	701a      	strb	r2, [r3, #0]
 8001452:	e037      	b.n	80014c4 <HAL_I2C_AddrCallback+0xc4>
		} else if (rx_buf[0] >= WRITE_ANALOG_OUTPUT_VALUES_CMD && rx_buf[0] <= WRITE_ANALOG_OUTPUT_VALUES_CMD + 15) {
 8001454:	4b20      	ldr	r3, [pc, #128]	@ (80014d8 <HAL_I2C_AddrCallback+0xd8>)
 8001456:	781b      	ldrb	r3, [r3, #0]
 8001458:	2b0f      	cmp	r3, #15
 800145a:	d913      	bls.n	8001484 <HAL_I2C_AddrCallback+0x84>
 800145c:	4b1e      	ldr	r3, [pc, #120]	@ (80014d8 <HAL_I2C_AddrCallback+0xd8>)
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	2b1f      	cmp	r3, #31
 8001462:	d80f      	bhi.n	8001484 <HAL_I2C_AddrCallback+0x84>
			output_analog_values[rx_buf[0] - WRITE_ANALOG_OUTPUT_VALUES_CMD] = rx_buf[1];
 8001464:	4b1c      	ldr	r3, [pc, #112]	@ (80014d8 <HAL_I2C_AddrCallback+0xd8>)
 8001466:	781b      	ldrb	r3, [r3, #0]
 8001468:	3b10      	subs	r3, #16
 800146a:	4a1b      	ldr	r2, [pc, #108]	@ (80014d8 <HAL_I2C_AddrCallback+0xd8>)
 800146c:	7851      	ldrb	r1, [r2, #1]
 800146e:	4a1d      	ldr	r2, [pc, #116]	@ (80014e4 <HAL_I2C_AddrCallback+0xe4>)
 8001470:	54d1      	strb	r1, [r2, r3]
			tx_buf[0] = output_analog_values[rx_buf[0] - WRITE_ANALOG_OUTPUT_VALUES_CMD];
 8001472:	4b19      	ldr	r3, [pc, #100]	@ (80014d8 <HAL_I2C_AddrCallback+0xd8>)
 8001474:	781b      	ldrb	r3, [r3, #0]
 8001476:	3b10      	subs	r3, #16
 8001478:	4a1a      	ldr	r2, [pc, #104]	@ (80014e4 <HAL_I2C_AddrCallback+0xe4>)
 800147a:	5cd3      	ldrb	r3, [r2, r3]
 800147c:	b2da      	uxtb	r2, r3
 800147e:	4b18      	ldr	r3, [pc, #96]	@ (80014e0 <HAL_I2C_AddrCallback+0xe0>)
 8001480:	701a      	strb	r2, [r3, #0]
 8001482:	e01f      	b.n	80014c4 <HAL_I2C_AddrCallback+0xc4>
		} else if (rx_buf[0] >= READ_ANALOG_INPUT_VALUES_CMD && rx_buf[0] <= READ_ANALOG_INPUT_VALUES_CMD + 15) {
 8001484:	4b14      	ldr	r3, [pc, #80]	@ (80014d8 <HAL_I2C_AddrCallback+0xd8>)
 8001486:	781b      	ldrb	r3, [r3, #0]
 8001488:	2b0f      	cmp	r3, #15
 800148a:	d808      	bhi.n	800149e <HAL_I2C_AddrCallback+0x9e>
			tx_buf[0] = input_analog_values[rx_buf[0]];
 800148c:	4b12      	ldr	r3, [pc, #72]	@ (80014d8 <HAL_I2C_AddrCallback+0xd8>)
 800148e:	781b      	ldrb	r3, [r3, #0]
 8001490:	461a      	mov	r2, r3
 8001492:	4b15      	ldr	r3, [pc, #84]	@ (80014e8 <HAL_I2C_AddrCallback+0xe8>)
 8001494:	5c9b      	ldrb	r3, [r3, r2]
 8001496:	b2da      	uxtb	r2, r3
 8001498:	4b11      	ldr	r3, [pc, #68]	@ (80014e0 <HAL_I2C_AddrCallback+0xe0>)
 800149a:	701a      	strb	r2, [r3, #0]
 800149c:	e012      	b.n	80014c4 <HAL_I2C_AddrCallback+0xc4>
		} else if (rx_buf[0] == READ_DIGITAL_INPUT_VALUE_1_CMD) {
 800149e:	4b0e      	ldr	r3, [pc, #56]	@ (80014d8 <HAL_I2C_AddrCallback+0xd8>)
 80014a0:	781b      	ldrb	r3, [r3, #0]
 80014a2:	2b20      	cmp	r3, #32
 80014a4:	d105      	bne.n	80014b2 <HAL_I2C_AddrCallback+0xb2>
			tx_buf[0] = input_digital_values[0];
 80014a6:	4b11      	ldr	r3, [pc, #68]	@ (80014ec <HAL_I2C_AddrCallback+0xec>)
 80014a8:	781b      	ldrb	r3, [r3, #0]
 80014aa:	b2da      	uxtb	r2, r3
 80014ac:	4b0c      	ldr	r3, [pc, #48]	@ (80014e0 <HAL_I2C_AddrCallback+0xe0>)
 80014ae:	701a      	strb	r2, [r3, #0]
 80014b0:	e008      	b.n	80014c4 <HAL_I2C_AddrCallback+0xc4>
		} else if (rx_buf[0] == READ_DIGITAL_INPUT_VALUE_2_CMD) {
 80014b2:	4b09      	ldr	r3, [pc, #36]	@ (80014d8 <HAL_I2C_AddrCallback+0xd8>)
 80014b4:	781b      	ldrb	r3, [r3, #0]
 80014b6:	2b21      	cmp	r3, #33	@ 0x21
 80014b8:	d104      	bne.n	80014c4 <HAL_I2C_AddrCallback+0xc4>
			tx_buf[0] = input_digital_values[1];
 80014ba:	4b0c      	ldr	r3, [pc, #48]	@ (80014ec <HAL_I2C_AddrCallback+0xec>)
 80014bc:	785b      	ldrb	r3, [r3, #1]
 80014be:	b2da      	uxtb	r2, r3
 80014c0:	4b07      	ldr	r3, [pc, #28]	@ (80014e0 <HAL_I2C_AddrCallback+0xe0>)
 80014c2:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Slave_Seq_Transmit_IT(hi2c, tx_buf, 1, I2C_LAST_FRAME);
 80014c4:	2320      	movs	r3, #32
 80014c6:	2201      	movs	r2, #1
 80014c8:	4905      	ldr	r1, [pc, #20]	@ (80014e0 <HAL_I2C_AddrCallback+0xe0>)
 80014ca:	6878      	ldr	r0, [r7, #4]
 80014cc:	f002 f8b9 	bl	8003642 <HAL_I2C_Slave_Seq_Transmit_IT>
}
 80014d0:	bf00      	nop
 80014d2:	3708      	adds	r7, #8
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd80      	pop	{r7, pc}
 80014d8:	20000150 	.word	0x20000150
 80014dc:	2000015c 	.word	0x2000015c
 80014e0:	20000154 	.word	0x20000154
 80014e4:	20000170 	.word	0x20000170
 80014e8:	20000160 	.word	0x20000160
 80014ec:	20000158 	.word	0x20000158

080014f0 <HAL_I2C_SlaveRxCpltCallback>:


void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 80014f0:	b480      	push	{r7}
 80014f2:	b083      	sub	sp, #12
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]

}
 80014f8:	bf00      	nop
 80014fa:	370c      	adds	r7, #12
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bc80      	pop	{r7}
 8001500:	4770      	bx	lr

08001502 <HAL_I2C_SlaveTxCpltCallback>:

void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8001502:	b480      	push	{r7}
 8001504:	b083      	sub	sp, #12
 8001506:	af00      	add	r7, sp, #0
 8001508:	6078      	str	r0, [r7, #4]

}
 800150a:	bf00      	nop
 800150c:	370c      	adds	r7, #12
 800150e:	46bd      	mov	sp, r7
 8001510:	bc80      	pop	{r7}
 8001512:	4770      	bx	lr

08001514 <HAL_I2C_ErrorCallback>:

void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c) {
 8001514:	b580      	push	{r7, lr}
 8001516:	b082      	sub	sp, #8
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
	HAL_I2C_DeInit(&hi2c1); // When master is reset we need to reinit i2c
 800151c:	4805      	ldr	r0, [pc, #20]	@ (8001534 <HAL_I2C_ErrorCallback+0x20>)
 800151e:	f002 f84d 	bl	80035bc <HAL_I2C_DeInit>
	MX_I2C1_Init();
 8001522:	f7ff fb53 	bl	8000bcc <MX_I2C1_Init>
	HAL_I2C_EnableListen_IT(hi2c);
 8001526:	6878      	ldr	r0, [r7, #4]
 8001528:	f002 f96f 	bl	800380a <HAL_I2C_EnableListen_IT>
}
 800152c:	bf00      	nop
 800152e:	3708      	adds	r7, #8
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}
 8001534:	200000fc 	.word	0x200000fc

08001538 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8001538:	b480      	push	{r7}
 800153a:	b083      	sub	sp, #12
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
	adcTempValue = adcDmaValue[0];
 8001540:	4b06      	ldr	r3, [pc, #24]	@ (800155c <HAL_ADC_ConvCpltCallback+0x24>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4a06      	ldr	r2, [pc, #24]	@ (8001560 <HAL_ADC_ConvCpltCallback+0x28>)
 8001546:	6013      	str	r3, [r2, #0]
	adcVRefValue = adcDmaValue[1];
 8001548:	4b04      	ldr	r3, [pc, #16]	@ (800155c <HAL_ADC_ConvCpltCallback+0x24>)
 800154a:	685b      	ldr	r3, [r3, #4]
 800154c:	4a05      	ldr	r2, [pc, #20]	@ (8001564 <HAL_ADC_ConvCpltCallback+0x2c>)
 800154e:	6013      	str	r3, [r2, #0]
}
 8001550:	bf00      	nop
 8001552:	370c      	adds	r7, #12
 8001554:	46bd      	mov	sp, r7
 8001556:	bc80      	pop	{r7}
 8001558:	4770      	bx	lr
 800155a:	bf00      	nop
 800155c:	20000180 	.word	0x20000180
 8001560:	20000188 	.word	0x20000188
 8001564:	2000018c 	.word	0x2000018c

08001568 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef* htim)
{
 8001568:	b480      	push	{r7}
 800156a:	b083      	sub	sp, #12
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
	timerCapturedCounter = TIM2->CCR2;
 8001570:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001574:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001576:	4a05      	ldr	r2, [pc, #20]	@ (800158c <HAL_TIM_IC_CaptureCallback+0x24>)
 8001578:	6013      	str	r3, [r2, #0]
    timerOverloadedCount = 0;
 800157a:	4b05      	ldr	r3, [pc, #20]	@ (8001590 <HAL_TIM_IC_CaptureCallback+0x28>)
 800157c:	2200      	movs	r2, #0
 800157e:	701a      	strb	r2, [r3, #0]
}
 8001580:	bf00      	nop
 8001582:	370c      	adds	r7, #12
 8001584:	46bd      	mov	sp, r7
 8001586:	bc80      	pop	{r7}
 8001588:	4770      	bx	lr
 800158a:	bf00      	nop
 800158c:	20000194 	.word	0x20000194
 8001590:	20000190 	.word	0x20000190

08001594 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 8001594:	b480      	push	{r7}
 8001596:	b083      	sub	sp, #12
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
	timerOverloadedCount++;
 800159c:	4b05      	ldr	r3, [pc, #20]	@ (80015b4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800159e:	781b      	ldrb	r3, [r3, #0]
 80015a0:	3301      	adds	r3, #1
 80015a2:	b2da      	uxtb	r2, r3
 80015a4:	4b03      	ldr	r3, [pc, #12]	@ (80015b4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80015a6:	701a      	strb	r2, [r3, #0]
}
 80015a8:	bf00      	nop
 80015aa:	370c      	adds	r7, #12
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bc80      	pop	{r7}
 80015b0:	4770      	bx	lr
 80015b2:	bf00      	nop
 80015b4:	20000190 	.word	0x20000190

080015b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	printf("FATAL ERROR!!!");
 80015bc:	4803      	ldr	r0, [pc, #12]	@ (80015cc <Error_Handler+0x14>)
 80015be:	f006 f8d3 	bl	8007768 <iprintf>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015c2:	b672      	cpsid	i
}
 80015c4:	bf00      	nop
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80015c6:	bf00      	nop
 80015c8:	e7fd      	b.n	80015c6 <Error_Handler+0xe>
 80015ca:	bf00      	nop
 80015cc:	0800854c 	.word	0x0800854c

080015d0 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b082      	sub	sp, #8
 80015d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80015d6:	1d3b      	adds	r3, r7, #4
 80015d8:	2100      	movs	r1, #0
 80015da:	460a      	mov	r2, r1
 80015dc:	801a      	strh	r2, [r3, #0]
 80015de:	460a      	mov	r2, r1
 80015e0:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 80015e2:	2300      	movs	r3, #0
 80015e4:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80015e6:	4b1d      	ldr	r3, [pc, #116]	@ (800165c <MX_RTC_Init+0x8c>)
 80015e8:	4a1d      	ldr	r2, [pc, #116]	@ (8001660 <MX_RTC_Init+0x90>)
 80015ea:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 80015ec:	4b1b      	ldr	r3, [pc, #108]	@ (800165c <MX_RTC_Init+0x8c>)
 80015ee:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80015f2:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_NONE;
 80015f4:	4b19      	ldr	r3, [pc, #100]	@ (800165c <MX_RTC_Init+0x8c>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80015fa:	4818      	ldr	r0, [pc, #96]	@ (800165c <MX_RTC_Init+0x8c>)
 80015fc:	f004 fb78 	bl	8005cf0 <HAL_RTC_Init>
 8001600:	4603      	mov	r3, r0
 8001602:	2b00      	cmp	r3, #0
 8001604:	d001      	beq.n	800160a <MX_RTC_Init+0x3a>
  {
    Error_Handler();
 8001606:	f7ff ffd7 	bl	80015b8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 800160a:	2300      	movs	r3, #0
 800160c:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 800160e:	2300      	movs	r3, #0
 8001610:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8001612:	2300      	movs	r3, #0
 8001614:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001616:	1d3b      	adds	r3, r7, #4
 8001618:	2201      	movs	r2, #1
 800161a:	4619      	mov	r1, r3
 800161c:	480f      	ldr	r0, [pc, #60]	@ (800165c <MX_RTC_Init+0x8c>)
 800161e:	f004 fbf3 	bl	8005e08 <HAL_RTC_SetTime>
 8001622:	4603      	mov	r3, r0
 8001624:	2b00      	cmp	r3, #0
 8001626:	d001      	beq.n	800162c <MX_RTC_Init+0x5c>
  {
    Error_Handler();
 8001628:	f7ff ffc6 	bl	80015b8 <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 800162c:	2301      	movs	r3, #1
 800162e:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 8001630:	2301      	movs	r3, #1
 8001632:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 0x1;
 8001634:	2301      	movs	r3, #1
 8001636:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 0x0;
 8001638:	2300      	movs	r3, #0
 800163a:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 800163c:	463b      	mov	r3, r7
 800163e:	2201      	movs	r2, #1
 8001640:	4619      	mov	r1, r3
 8001642:	4806      	ldr	r0, [pc, #24]	@ (800165c <MX_RTC_Init+0x8c>)
 8001644:	f004 fc78 	bl	8005f38 <HAL_RTC_SetDate>
 8001648:	4603      	mov	r3, r0
 800164a:	2b00      	cmp	r3, #0
 800164c:	d001      	beq.n	8001652 <MX_RTC_Init+0x82>
  {
    Error_Handler();
 800164e:	f7ff ffb3 	bl	80015b8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001652:	bf00      	nop
 8001654:	3708      	adds	r7, #8
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	200001ac 	.word	0x200001ac
 8001660:	40002800 	.word	0x40002800

08001664 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b084      	sub	sp, #16
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	4a0b      	ldr	r2, [pc, #44]	@ (80016a0 <HAL_RTC_MspInit+0x3c>)
 8001672:	4293      	cmp	r3, r2
 8001674:	d110      	bne.n	8001698 <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8001676:	f003 fdb3 	bl	80051e0 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 800167a:	4b0a      	ldr	r3, [pc, #40]	@ (80016a4 <HAL_RTC_MspInit+0x40>)
 800167c:	69db      	ldr	r3, [r3, #28]
 800167e:	4a09      	ldr	r2, [pc, #36]	@ (80016a4 <HAL_RTC_MspInit+0x40>)
 8001680:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001684:	61d3      	str	r3, [r2, #28]
 8001686:	4b07      	ldr	r3, [pc, #28]	@ (80016a4 <HAL_RTC_MspInit+0x40>)
 8001688:	69db      	ldr	r3, [r3, #28]
 800168a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800168e:	60fb      	str	r3, [r7, #12]
 8001690:	68fb      	ldr	r3, [r7, #12]
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001692:	4b05      	ldr	r3, [pc, #20]	@ (80016a8 <HAL_RTC_MspInit+0x44>)
 8001694:	2201      	movs	r2, #1
 8001696:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001698:	bf00      	nop
 800169a:	3710      	adds	r7, #16
 800169c:	46bd      	mov	sp, r7
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	40002800 	.word	0x40002800
 80016a4:	40021000 	.word	0x40021000
 80016a8:	4242043c 	.word	0x4242043c

080016ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016ac:	b480      	push	{r7}
 80016ae:	b085      	sub	sp, #20
 80016b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80016b2:	4b15      	ldr	r3, [pc, #84]	@ (8001708 <HAL_MspInit+0x5c>)
 80016b4:	699b      	ldr	r3, [r3, #24]
 80016b6:	4a14      	ldr	r2, [pc, #80]	@ (8001708 <HAL_MspInit+0x5c>)
 80016b8:	f043 0301 	orr.w	r3, r3, #1
 80016bc:	6193      	str	r3, [r2, #24]
 80016be:	4b12      	ldr	r3, [pc, #72]	@ (8001708 <HAL_MspInit+0x5c>)
 80016c0:	699b      	ldr	r3, [r3, #24]
 80016c2:	f003 0301 	and.w	r3, r3, #1
 80016c6:	60bb      	str	r3, [r7, #8]
 80016c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016ca:	4b0f      	ldr	r3, [pc, #60]	@ (8001708 <HAL_MspInit+0x5c>)
 80016cc:	69db      	ldr	r3, [r3, #28]
 80016ce:	4a0e      	ldr	r2, [pc, #56]	@ (8001708 <HAL_MspInit+0x5c>)
 80016d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016d4:	61d3      	str	r3, [r2, #28]
 80016d6:	4b0c      	ldr	r3, [pc, #48]	@ (8001708 <HAL_MspInit+0x5c>)
 80016d8:	69db      	ldr	r3, [r3, #28]
 80016da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016de:	607b      	str	r3, [r7, #4]
 80016e0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80016e2:	4b0a      	ldr	r3, [pc, #40]	@ (800170c <HAL_MspInit+0x60>)
 80016e4:	685b      	ldr	r3, [r3, #4]
 80016e6:	60fb      	str	r3, [r7, #12]
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80016ee:	60fb      	str	r3, [r7, #12]
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80016f6:	60fb      	str	r3, [r7, #12]
 80016f8:	4a04      	ldr	r2, [pc, #16]	@ (800170c <HAL_MspInit+0x60>)
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016fe:	bf00      	nop
 8001700:	3714      	adds	r7, #20
 8001702:	46bd      	mov	sp, r7
 8001704:	bc80      	pop	{r7}
 8001706:	4770      	bx	lr
 8001708:	40021000 	.word	0x40021000
 800170c:	40010000 	.word	0x40010000

08001710 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001710:	b480      	push	{r7}
 8001712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001714:	bf00      	nop
 8001716:	e7fd      	b.n	8001714 <NMI_Handler+0x4>

08001718 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001718:	b480      	push	{r7}
 800171a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800171c:	bf00      	nop
 800171e:	e7fd      	b.n	800171c <HardFault_Handler+0x4>

08001720 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001720:	b480      	push	{r7}
 8001722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001724:	bf00      	nop
 8001726:	e7fd      	b.n	8001724 <MemManage_Handler+0x4>

08001728 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001728:	b480      	push	{r7}
 800172a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800172c:	bf00      	nop
 800172e:	e7fd      	b.n	800172c <BusFault_Handler+0x4>

08001730 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001730:	b480      	push	{r7}
 8001732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001734:	bf00      	nop
 8001736:	e7fd      	b.n	8001734 <UsageFault_Handler+0x4>

08001738 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001738:	b480      	push	{r7}
 800173a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800173c:	bf00      	nop
 800173e:	46bd      	mov	sp, r7
 8001740:	bc80      	pop	{r7}
 8001742:	4770      	bx	lr

08001744 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001744:	b480      	push	{r7}
 8001746:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001748:	bf00      	nop
 800174a:	46bd      	mov	sp, r7
 800174c:	bc80      	pop	{r7}
 800174e:	4770      	bx	lr

08001750 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001750:	b480      	push	{r7}
 8001752:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001754:	bf00      	nop
 8001756:	46bd      	mov	sp, r7
 8001758:	bc80      	pop	{r7}
 800175a:	4770      	bx	lr

0800175c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001760:	f000 fa68 	bl	8001c34 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001764:	bf00      	nop
 8001766:	bd80      	pop	{r7, pc}

08001768 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800176c:	4802      	ldr	r0, [pc, #8]	@ (8001778 <DMA1_Channel1_IRQHandler+0x10>)
 800176e:	f001 fa31 	bl	8002bd4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001772:	bf00      	nop
 8001774:	bd80      	pop	{r7, pc}
 8001776:	bf00      	nop
 8001778:	200000b8 	.word	0x200000b8

0800177c <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001780:	4802      	ldr	r0, [pc, #8]	@ (800178c <ADC1_2_IRQHandler+0x10>)
 8001782:	f000 fc29 	bl	8001fd8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001786:	bf00      	nop
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	20000088 	.word	0x20000088

08001790 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001794:	4802      	ldr	r0, [pc, #8]	@ (80017a0 <TIM2_IRQHandler+0x10>)
 8001796:	f005 f835 	bl	8006804 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800179a:	bf00      	nop
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop
 80017a0:	200001c4 	.word	0x200001c4

080017a4 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80017a8:	4802      	ldr	r0, [pc, #8]	@ (80017b4 <I2C1_EV_IRQHandler+0x10>)
 80017aa:	f002 f863 	bl	8003874 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80017ae:	bf00      	nop
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	bf00      	nop
 80017b4:	200000fc 	.word	0x200000fc

080017b8 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80017bc:	4802      	ldr	r0, [pc, #8]	@ (80017c8 <I2C1_ER_IRQHandler+0x10>)
 80017be:	f002 f9ca 	bl	8003b56 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80017c2:	bf00      	nop
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	200000fc 	.word	0x200000fc

080017cc <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b086      	sub	sp, #24
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	60f8      	str	r0, [r7, #12]
 80017d4:	60b9      	str	r1, [r7, #8]
 80017d6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017d8:	2300      	movs	r3, #0
 80017da:	617b      	str	r3, [r7, #20]
 80017dc:	e00a      	b.n	80017f4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80017de:	f3af 8000 	nop.w
 80017e2:	4601      	mov	r1, r0
 80017e4:	68bb      	ldr	r3, [r7, #8]
 80017e6:	1c5a      	adds	r2, r3, #1
 80017e8:	60ba      	str	r2, [r7, #8]
 80017ea:	b2ca      	uxtb	r2, r1
 80017ec:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017ee:	697b      	ldr	r3, [r7, #20]
 80017f0:	3301      	adds	r3, #1
 80017f2:	617b      	str	r3, [r7, #20]
 80017f4:	697a      	ldr	r2, [r7, #20]
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	429a      	cmp	r2, r3
 80017fa:	dbf0      	blt.n	80017de <_read+0x12>
  }

  return len;
 80017fc:	687b      	ldr	r3, [r7, #4]
}
 80017fe:	4618      	mov	r0, r3
 8001800:	3718      	adds	r7, #24
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}

08001806 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001806:	b480      	push	{r7}
 8001808:	b083      	sub	sp, #12
 800180a:	af00      	add	r7, sp, #0
 800180c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800180e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001812:	4618      	mov	r0, r3
 8001814:	370c      	adds	r7, #12
 8001816:	46bd      	mov	sp, r7
 8001818:	bc80      	pop	{r7}
 800181a:	4770      	bx	lr

0800181c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800181c:	b480      	push	{r7}
 800181e:	b083      	sub	sp, #12
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
 8001824:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800182c:	605a      	str	r2, [r3, #4]
  return 0;
 800182e:	2300      	movs	r3, #0
}
 8001830:	4618      	mov	r0, r3
 8001832:	370c      	adds	r7, #12
 8001834:	46bd      	mov	sp, r7
 8001836:	bc80      	pop	{r7}
 8001838:	4770      	bx	lr

0800183a <_isatty>:

int _isatty(int file)
{
 800183a:	b480      	push	{r7}
 800183c:	b083      	sub	sp, #12
 800183e:	af00      	add	r7, sp, #0
 8001840:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001842:	2301      	movs	r3, #1
}
 8001844:	4618      	mov	r0, r3
 8001846:	370c      	adds	r7, #12
 8001848:	46bd      	mov	sp, r7
 800184a:	bc80      	pop	{r7}
 800184c:	4770      	bx	lr

0800184e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800184e:	b480      	push	{r7}
 8001850:	b085      	sub	sp, #20
 8001852:	af00      	add	r7, sp, #0
 8001854:	60f8      	str	r0, [r7, #12]
 8001856:	60b9      	str	r1, [r7, #8]
 8001858:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800185a:	2300      	movs	r3, #0
}
 800185c:	4618      	mov	r0, r3
 800185e:	3714      	adds	r7, #20
 8001860:	46bd      	mov	sp, r7
 8001862:	bc80      	pop	{r7}
 8001864:	4770      	bx	lr
	...

08001868 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b086      	sub	sp, #24
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001870:	4a14      	ldr	r2, [pc, #80]	@ (80018c4 <_sbrk+0x5c>)
 8001872:	4b15      	ldr	r3, [pc, #84]	@ (80018c8 <_sbrk+0x60>)
 8001874:	1ad3      	subs	r3, r2, r3
 8001876:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001878:	697b      	ldr	r3, [r7, #20]
 800187a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800187c:	4b13      	ldr	r3, [pc, #76]	@ (80018cc <_sbrk+0x64>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	2b00      	cmp	r3, #0
 8001882:	d102      	bne.n	800188a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001884:	4b11      	ldr	r3, [pc, #68]	@ (80018cc <_sbrk+0x64>)
 8001886:	4a12      	ldr	r2, [pc, #72]	@ (80018d0 <_sbrk+0x68>)
 8001888:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800188a:	4b10      	ldr	r3, [pc, #64]	@ (80018cc <_sbrk+0x64>)
 800188c:	681a      	ldr	r2, [r3, #0]
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	4413      	add	r3, r2
 8001892:	693a      	ldr	r2, [r7, #16]
 8001894:	429a      	cmp	r2, r3
 8001896:	d207      	bcs.n	80018a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001898:	f005 ffde 	bl	8007858 <__errno>
 800189c:	4603      	mov	r3, r0
 800189e:	220c      	movs	r2, #12
 80018a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018a2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80018a6:	e009      	b.n	80018bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018a8:	4b08      	ldr	r3, [pc, #32]	@ (80018cc <_sbrk+0x64>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018ae:	4b07      	ldr	r3, [pc, #28]	@ (80018cc <_sbrk+0x64>)
 80018b0:	681a      	ldr	r2, [r3, #0]
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	4413      	add	r3, r2
 80018b6:	4a05      	ldr	r2, [pc, #20]	@ (80018cc <_sbrk+0x64>)
 80018b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018ba:	68fb      	ldr	r3, [r7, #12]
}
 80018bc:	4618      	mov	r0, r3
 80018be:	3718      	adds	r7, #24
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bd80      	pop	{r7, pc}
 80018c4:	20005000 	.word	0x20005000
 80018c8:	00000400 	.word	0x00000400
 80018cc:	200001c0 	.word	0x200001c0
 80018d0:	200003a8 	.word	0x200003a8

080018d4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80018d4:	b480      	push	{r7}
 80018d6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018d8:	bf00      	nop
 80018da:	46bd      	mov	sp, r7
 80018dc:	bc80      	pop	{r7}
 80018de:	4770      	bx	lr

080018e0 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b08a      	sub	sp, #40	@ 0x28
 80018e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018e6:	f107 0318 	add.w	r3, r7, #24
 80018ea:	2200      	movs	r2, #0
 80018ec:	601a      	str	r2, [r3, #0]
 80018ee:	605a      	str	r2, [r3, #4]
 80018f0:	609a      	str	r2, [r3, #8]
 80018f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018f4:	f107 0310 	add.w	r3, r7, #16
 80018f8:	2200      	movs	r2, #0
 80018fa:	601a      	str	r2, [r3, #0]
 80018fc:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80018fe:	463b      	mov	r3, r7
 8001900:	2200      	movs	r2, #0
 8001902:	601a      	str	r2, [r3, #0]
 8001904:	605a      	str	r2, [r3, #4]
 8001906:	609a      	str	r2, [r3, #8]
 8001908:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800190a:	4b2c      	ldr	r3, [pc, #176]	@ (80019bc <MX_TIM2_Init+0xdc>)
 800190c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001910:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 8001912:	4b2a      	ldr	r3, [pc, #168]	@ (80019bc <MX_TIM2_Init+0xdc>)
 8001914:	2247      	movs	r2, #71	@ 0x47
 8001916:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001918:	4b28      	ldr	r3, [pc, #160]	@ (80019bc <MX_TIM2_Init+0xdc>)
 800191a:	2200      	movs	r2, #0
 800191c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000;
 800191e:	4b27      	ldr	r3, [pc, #156]	@ (80019bc <MX_TIM2_Init+0xdc>)
 8001920:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001924:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001926:	4b25      	ldr	r3, [pc, #148]	@ (80019bc <MX_TIM2_Init+0xdc>)
 8001928:	2200      	movs	r2, #0
 800192a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800192c:	4b23      	ldr	r3, [pc, #140]	@ (80019bc <MX_TIM2_Init+0xdc>)
 800192e:	2280      	movs	r2, #128	@ 0x80
 8001930:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001932:	4822      	ldr	r0, [pc, #136]	@ (80019bc <MX_TIM2_Init+0xdc>)
 8001934:	f004 fd60 	bl	80063f8 <HAL_TIM_Base_Init>
 8001938:	4603      	mov	r3, r0
 800193a:	2b00      	cmp	r3, #0
 800193c:	d001      	beq.n	8001942 <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 800193e:	f7ff fe3b 	bl	80015b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001942:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001946:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001948:	f107 0318 	add.w	r3, r7, #24
 800194c:	4619      	mov	r1, r3
 800194e:	481b      	ldr	r0, [pc, #108]	@ (80019bc <MX_TIM2_Init+0xdc>)
 8001950:	f005 f8fc 	bl	8006b4c <HAL_TIM_ConfigClockSource>
 8001954:	4603      	mov	r3, r0
 8001956:	2b00      	cmp	r3, #0
 8001958:	d001      	beq.n	800195e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800195a:	f7ff fe2d 	bl	80015b8 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 800195e:	4817      	ldr	r0, [pc, #92]	@ (80019bc <MX_TIM2_Init+0xdc>)
 8001960:	f004 fdec 	bl	800653c <HAL_TIM_IC_Init>
 8001964:	4603      	mov	r3, r0
 8001966:	2b00      	cmp	r3, #0
 8001968:	d001      	beq.n	800196e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800196a:	f7ff fe25 	bl	80015b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800196e:	2300      	movs	r3, #0
 8001970:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001972:	2300      	movs	r3, #0
 8001974:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001976:	f107 0310 	add.w	r3, r7, #16
 800197a:	4619      	mov	r1, r3
 800197c:	480f      	ldr	r0, [pc, #60]	@ (80019bc <MX_TIM2_Init+0xdc>)
 800197e:	f005 fbf1 	bl	8007164 <HAL_TIMEx_MasterConfigSynchronization>
 8001982:	4603      	mov	r3, r0
 8001984:	2b00      	cmp	r3, #0
 8001986:	d001      	beq.n	800198c <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 8001988:	f7ff fe16 	bl	80015b8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800198c:	2302      	movs	r3, #2
 800198e:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001990:	2301      	movs	r3, #1
 8001992:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001994:	2300      	movs	r3, #0
 8001996:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001998:	2300      	movs	r3, #0
 800199a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800199c:	463b      	mov	r3, r7
 800199e:	2204      	movs	r2, #4
 80019a0:	4619      	mov	r1, r3
 80019a2:	4806      	ldr	r0, [pc, #24]	@ (80019bc <MX_TIM2_Init+0xdc>)
 80019a4:	f005 f836 	bl	8006a14 <HAL_TIM_IC_ConfigChannel>
 80019a8:	4603      	mov	r3, r0
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d001      	beq.n	80019b2 <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 80019ae:	f7ff fe03 	bl	80015b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80019b2:	bf00      	nop
 80019b4:	3728      	adds	r7, #40	@ 0x28
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	bf00      	nop
 80019bc:	200001c4 	.word	0x200001c4

080019c0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b08a      	sub	sp, #40	@ 0x28
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019c8:	f107 0314 	add.w	r3, r7, #20
 80019cc:	2200      	movs	r2, #0
 80019ce:	601a      	str	r2, [r3, #0]
 80019d0:	605a      	str	r2, [r3, #4]
 80019d2:	609a      	str	r2, [r3, #8]
 80019d4:	60da      	str	r2, [r3, #12]
  if(tim_baseHandle->Instance==TIM2)
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80019de:	d13d      	bne.n	8001a5c <HAL_TIM_Base_MspInit+0x9c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80019e0:	4b20      	ldr	r3, [pc, #128]	@ (8001a64 <HAL_TIM_Base_MspInit+0xa4>)
 80019e2:	69db      	ldr	r3, [r3, #28]
 80019e4:	4a1f      	ldr	r2, [pc, #124]	@ (8001a64 <HAL_TIM_Base_MspInit+0xa4>)
 80019e6:	f043 0301 	orr.w	r3, r3, #1
 80019ea:	61d3      	str	r3, [r2, #28]
 80019ec:	4b1d      	ldr	r3, [pc, #116]	@ (8001a64 <HAL_TIM_Base_MspInit+0xa4>)
 80019ee:	69db      	ldr	r3, [r3, #28]
 80019f0:	f003 0301 	and.w	r3, r3, #1
 80019f4:	613b      	str	r3, [r7, #16]
 80019f6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019f8:	4b1a      	ldr	r3, [pc, #104]	@ (8001a64 <HAL_TIM_Base_MspInit+0xa4>)
 80019fa:	699b      	ldr	r3, [r3, #24]
 80019fc:	4a19      	ldr	r2, [pc, #100]	@ (8001a64 <HAL_TIM_Base_MspInit+0xa4>)
 80019fe:	f043 0308 	orr.w	r3, r3, #8
 8001a02:	6193      	str	r3, [r2, #24]
 8001a04:	4b17      	ldr	r3, [pc, #92]	@ (8001a64 <HAL_TIM_Base_MspInit+0xa4>)
 8001a06:	699b      	ldr	r3, [r3, #24]
 8001a08:	f003 0308 	and.w	r3, r3, #8
 8001a0c:	60fb      	str	r3, [r7, #12]
 8001a0e:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001a10:	2308      	movs	r3, #8
 8001a12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a14:	2300      	movs	r3, #0
 8001a16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a1c:	f107 0314 	add.w	r3, r7, #20
 8001a20:	4619      	mov	r1, r3
 8001a22:	4811      	ldr	r0, [pc, #68]	@ (8001a68 <HAL_TIM_Base_MspInit+0xa8>)
 8001a24:	f001 fa16 	bl	8002e54 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8001a28:	4b10      	ldr	r3, [pc, #64]	@ (8001a6c <HAL_TIM_Base_MspInit+0xac>)
 8001a2a:	685b      	ldr	r3, [r3, #4]
 8001a2c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a30:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001a34:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a38:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8001a3c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a40:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a44:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a46:	4a09      	ldr	r2, [pc, #36]	@ (8001a6c <HAL_TIM_Base_MspInit+0xac>)
 8001a48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a4a:	6053      	str	r3, [r2, #4]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	2100      	movs	r1, #0
 8001a50:	201c      	movs	r0, #28
 8001a52:	f000 ff48 	bl	80028e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001a56:	201c      	movs	r0, #28
 8001a58:	f000 ff61 	bl	800291e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001a5c:	bf00      	nop
 8001a5e:	3728      	adds	r7, #40	@ 0x28
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	40021000 	.word	0x40021000
 8001a68:	40010c00 	.word	0x40010c00
 8001a6c:	40010000 	.word	0x40010000

08001a70 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001a74:	4b11      	ldr	r3, [pc, #68]	@ (8001abc <MX_USART1_UART_Init+0x4c>)
 8001a76:	4a12      	ldr	r2, [pc, #72]	@ (8001ac0 <MX_USART1_UART_Init+0x50>)
 8001a78:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001a7a:	4b10      	ldr	r3, [pc, #64]	@ (8001abc <MX_USART1_UART_Init+0x4c>)
 8001a7c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001a80:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001a82:	4b0e      	ldr	r3, [pc, #56]	@ (8001abc <MX_USART1_UART_Init+0x4c>)
 8001a84:	2200      	movs	r2, #0
 8001a86:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001a88:	4b0c      	ldr	r3, [pc, #48]	@ (8001abc <MX_USART1_UART_Init+0x4c>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001a8e:	4b0b      	ldr	r3, [pc, #44]	@ (8001abc <MX_USART1_UART_Init+0x4c>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001a94:	4b09      	ldr	r3, [pc, #36]	@ (8001abc <MX_USART1_UART_Init+0x4c>)
 8001a96:	220c      	movs	r2, #12
 8001a98:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a9a:	4b08      	ldr	r3, [pc, #32]	@ (8001abc <MX_USART1_UART_Init+0x4c>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001aa0:	4b06      	ldr	r3, [pc, #24]	@ (8001abc <MX_USART1_UART_Init+0x4c>)
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001aa6:	4805      	ldr	r0, [pc, #20]	@ (8001abc <MX_USART1_UART_Init+0x4c>)
 8001aa8:	f005 fbcc 	bl	8007244 <HAL_UART_Init>
 8001aac:	4603      	mov	r3, r0
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d001      	beq.n	8001ab6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001ab2:	f7ff fd81 	bl	80015b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001ab6:	bf00      	nop
 8001ab8:	bd80      	pop	{r7, pc}
 8001aba:	bf00      	nop
 8001abc:	2000020c 	.word	0x2000020c
 8001ac0:	40013800 	.word	0x40013800

08001ac4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b088      	sub	sp, #32
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001acc:	f107 0310 	add.w	r3, r7, #16
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	601a      	str	r2, [r3, #0]
 8001ad4:	605a      	str	r2, [r3, #4]
 8001ad6:	609a      	str	r2, [r3, #8]
 8001ad8:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4a1c      	ldr	r2, [pc, #112]	@ (8001b50 <HAL_UART_MspInit+0x8c>)
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	d131      	bne.n	8001b48 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001ae4:	4b1b      	ldr	r3, [pc, #108]	@ (8001b54 <HAL_UART_MspInit+0x90>)
 8001ae6:	699b      	ldr	r3, [r3, #24]
 8001ae8:	4a1a      	ldr	r2, [pc, #104]	@ (8001b54 <HAL_UART_MspInit+0x90>)
 8001aea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001aee:	6193      	str	r3, [r2, #24]
 8001af0:	4b18      	ldr	r3, [pc, #96]	@ (8001b54 <HAL_UART_MspInit+0x90>)
 8001af2:	699b      	ldr	r3, [r3, #24]
 8001af4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001af8:	60fb      	str	r3, [r7, #12]
 8001afa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001afc:	4b15      	ldr	r3, [pc, #84]	@ (8001b54 <HAL_UART_MspInit+0x90>)
 8001afe:	699b      	ldr	r3, [r3, #24]
 8001b00:	4a14      	ldr	r2, [pc, #80]	@ (8001b54 <HAL_UART_MspInit+0x90>)
 8001b02:	f043 0304 	orr.w	r3, r3, #4
 8001b06:	6193      	str	r3, [r2, #24]
 8001b08:	4b12      	ldr	r3, [pc, #72]	@ (8001b54 <HAL_UART_MspInit+0x90>)
 8001b0a:	699b      	ldr	r3, [r3, #24]
 8001b0c:	f003 0304 	and.w	r3, r3, #4
 8001b10:	60bb      	str	r3, [r7, #8]
 8001b12:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001b14:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001b18:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b1a:	2302      	movs	r3, #2
 8001b1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b1e:	2303      	movs	r3, #3
 8001b20:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b22:	f107 0310 	add.w	r3, r7, #16
 8001b26:	4619      	mov	r1, r3
 8001b28:	480b      	ldr	r0, [pc, #44]	@ (8001b58 <HAL_UART_MspInit+0x94>)
 8001b2a:	f001 f993 	bl	8002e54 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001b2e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001b32:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b34:	2300      	movs	r3, #0
 8001b36:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b3c:	f107 0310 	add.w	r3, r7, #16
 8001b40:	4619      	mov	r1, r3
 8001b42:	4805      	ldr	r0, [pc, #20]	@ (8001b58 <HAL_UART_MspInit+0x94>)
 8001b44:	f001 f986 	bl	8002e54 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001b48:	bf00      	nop
 8001b4a:	3720      	adds	r7, #32
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	40013800 	.word	0x40013800
 8001b54:	40021000 	.word	0x40021000
 8001b58:	40010800 	.word	0x40010800

08001b5c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001b5c:	f7ff feba 	bl	80018d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b60:	480b      	ldr	r0, [pc, #44]	@ (8001b90 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001b62:	490c      	ldr	r1, [pc, #48]	@ (8001b94 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001b64:	4a0c      	ldr	r2, [pc, #48]	@ (8001b98 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001b66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b68:	e002      	b.n	8001b70 <LoopCopyDataInit>

08001b6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b6e:	3304      	adds	r3, #4

08001b70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b74:	d3f9      	bcc.n	8001b6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b76:	4a09      	ldr	r2, [pc, #36]	@ (8001b9c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001b78:	4c09      	ldr	r4, [pc, #36]	@ (8001ba0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001b7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b7c:	e001      	b.n	8001b82 <LoopFillZerobss>

08001b7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b80:	3204      	adds	r2, #4

08001b82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b84:	d3fb      	bcc.n	8001b7e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b86:	f005 fe6d 	bl	8007864 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001b8a:	f7ff f921 	bl	8000dd0 <main>
  bx lr
 8001b8e:	4770      	bx	lr
  ldr r0, =_sdata
 8001b90:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b94:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001b98:	080085d8 	.word	0x080085d8
  ldr r2, =_sbss
 8001b9c:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001ba0:	200003a4 	.word	0x200003a4

08001ba4 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001ba4:	e7fe      	b.n	8001ba4 <CAN1_RX1_IRQHandler>
	...

08001ba8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bac:	4b08      	ldr	r3, [pc, #32]	@ (8001bd0 <HAL_Init+0x28>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4a07      	ldr	r2, [pc, #28]	@ (8001bd0 <HAL_Init+0x28>)
 8001bb2:	f043 0310 	orr.w	r3, r3, #16
 8001bb6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bb8:	2003      	movs	r0, #3
 8001bba:	f000 fe89 	bl	80028d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001bbe:	200f      	movs	r0, #15
 8001bc0:	f000 f808 	bl	8001bd4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001bc4:	f7ff fd72 	bl	80016ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001bc8:	2300      	movs	r3, #0
}
 8001bca:	4618      	mov	r0, r3
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	bf00      	nop
 8001bd0:	40022000 	.word	0x40022000

08001bd4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b082      	sub	sp, #8
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001bdc:	4b12      	ldr	r3, [pc, #72]	@ (8001c28 <HAL_InitTick+0x54>)
 8001bde:	681a      	ldr	r2, [r3, #0]
 8001be0:	4b12      	ldr	r3, [pc, #72]	@ (8001c2c <HAL_InitTick+0x58>)
 8001be2:	781b      	ldrb	r3, [r3, #0]
 8001be4:	4619      	mov	r1, r3
 8001be6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001bea:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bee:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	f000 feaf 	bl	8002956 <HAL_SYSTICK_Config>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d001      	beq.n	8001c02 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001bfe:	2301      	movs	r3, #1
 8001c00:	e00e      	b.n	8001c20 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	2b0f      	cmp	r3, #15
 8001c06:	d80a      	bhi.n	8001c1e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c08:	2200      	movs	r2, #0
 8001c0a:	6879      	ldr	r1, [r7, #4]
 8001c0c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001c10:	f000 fe69 	bl	80028e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c14:	4a06      	ldr	r2, [pc, #24]	@ (8001c30 <HAL_InitTick+0x5c>)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	e000      	b.n	8001c20 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c1e:	2301      	movs	r3, #1
}
 8001c20:	4618      	mov	r0, r3
 8001c22:	3708      	adds	r7, #8
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bd80      	pop	{r7, pc}
 8001c28:	20000004 	.word	0x20000004
 8001c2c:	2000000c 	.word	0x2000000c
 8001c30:	20000008 	.word	0x20000008

08001c34 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c34:	b480      	push	{r7}
 8001c36:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c38:	4b05      	ldr	r3, [pc, #20]	@ (8001c50 <HAL_IncTick+0x1c>)
 8001c3a:	781b      	ldrb	r3, [r3, #0]
 8001c3c:	461a      	mov	r2, r3
 8001c3e:	4b05      	ldr	r3, [pc, #20]	@ (8001c54 <HAL_IncTick+0x20>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	4413      	add	r3, r2
 8001c44:	4a03      	ldr	r2, [pc, #12]	@ (8001c54 <HAL_IncTick+0x20>)
 8001c46:	6013      	str	r3, [r2, #0]
}
 8001c48:	bf00      	nop
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bc80      	pop	{r7}
 8001c4e:	4770      	bx	lr
 8001c50:	2000000c 	.word	0x2000000c
 8001c54:	20000254 	.word	0x20000254

08001c58 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0
  return uwTick;
 8001c5c:	4b02      	ldr	r3, [pc, #8]	@ (8001c68 <HAL_GetTick+0x10>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
}
 8001c60:	4618      	mov	r0, r3
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bc80      	pop	{r7}
 8001c66:	4770      	bx	lr
 8001c68:	20000254 	.word	0x20000254

08001c6c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b086      	sub	sp, #24
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c74:	2300      	movs	r3, #0
 8001c76:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001c80:	2300      	movs	r3, #0
 8001c82:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d101      	bne.n	8001c8e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001c8a:	2301      	movs	r3, #1
 8001c8c:	e0be      	b.n	8001e0c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	689b      	ldr	r3, [r3, #8]
 8001c92:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d109      	bne.n	8001cb0 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001caa:	6878      	ldr	r0, [r7, #4]
 8001cac:	f7fe fe94 	bl	80009d8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001cb0:	6878      	ldr	r0, [r7, #4]
 8001cb2:	f000 fbbd 	bl	8002430 <ADC_ConversionStop_Disable>
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cbe:	f003 0310 	and.w	r3, r3, #16
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	f040 8099 	bne.w	8001dfa <HAL_ADC_Init+0x18e>
 8001cc8:	7dfb      	ldrb	r3, [r7, #23]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	f040 8095 	bne.w	8001dfa <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cd4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001cd8:	f023 0302 	bic.w	r3, r3, #2
 8001cdc:	f043 0202 	orr.w	r2, r3, #2
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001cec:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	7b1b      	ldrb	r3, [r3, #12]
 8001cf2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001cf4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001cf6:	68ba      	ldr	r2, [r7, #8]
 8001cf8:	4313      	orrs	r3, r2
 8001cfa:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	689b      	ldr	r3, [r3, #8]
 8001d00:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001d04:	d003      	beq.n	8001d0e <HAL_ADC_Init+0xa2>
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	689b      	ldr	r3, [r3, #8]
 8001d0a:	2b01      	cmp	r3, #1
 8001d0c:	d102      	bne.n	8001d14 <HAL_ADC_Init+0xa8>
 8001d0e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d12:	e000      	b.n	8001d16 <HAL_ADC_Init+0xaa>
 8001d14:	2300      	movs	r3, #0
 8001d16:	693a      	ldr	r2, [r7, #16]
 8001d18:	4313      	orrs	r3, r2
 8001d1a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	7d1b      	ldrb	r3, [r3, #20]
 8001d20:	2b01      	cmp	r3, #1
 8001d22:	d119      	bne.n	8001d58 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	7b1b      	ldrb	r3, [r3, #12]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d109      	bne.n	8001d40 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	699b      	ldr	r3, [r3, #24]
 8001d30:	3b01      	subs	r3, #1
 8001d32:	035a      	lsls	r2, r3, #13
 8001d34:	693b      	ldr	r3, [r7, #16]
 8001d36:	4313      	orrs	r3, r2
 8001d38:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001d3c:	613b      	str	r3, [r7, #16]
 8001d3e:	e00b      	b.n	8001d58 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d44:	f043 0220 	orr.w	r2, r3, #32
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d50:	f043 0201 	orr.w	r2, r3, #1
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	693a      	ldr	r2, [r7, #16]
 8001d68:	430a      	orrs	r2, r1
 8001d6a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	689a      	ldr	r2, [r3, #8]
 8001d72:	4b28      	ldr	r3, [pc, #160]	@ (8001e14 <HAL_ADC_Init+0x1a8>)
 8001d74:	4013      	ands	r3, r2
 8001d76:	687a      	ldr	r2, [r7, #4]
 8001d78:	6812      	ldr	r2, [r2, #0]
 8001d7a:	68b9      	ldr	r1, [r7, #8]
 8001d7c:	430b      	orrs	r3, r1
 8001d7e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	689b      	ldr	r3, [r3, #8]
 8001d84:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001d88:	d003      	beq.n	8001d92 <HAL_ADC_Init+0x126>
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	689b      	ldr	r3, [r3, #8]
 8001d8e:	2b01      	cmp	r3, #1
 8001d90:	d104      	bne.n	8001d9c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	691b      	ldr	r3, [r3, #16]
 8001d96:	3b01      	subs	r3, #1
 8001d98:	051b      	lsls	r3, r3, #20
 8001d9a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001da2:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	68fa      	ldr	r2, [r7, #12]
 8001dac:	430a      	orrs	r2, r1
 8001dae:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	689a      	ldr	r2, [r3, #8]
 8001db6:	4b18      	ldr	r3, [pc, #96]	@ (8001e18 <HAL_ADC_Init+0x1ac>)
 8001db8:	4013      	ands	r3, r2
 8001dba:	68ba      	ldr	r2, [r7, #8]
 8001dbc:	429a      	cmp	r2, r3
 8001dbe:	d10b      	bne.n	8001dd8 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dca:	f023 0303 	bic.w	r3, r3, #3
 8001dce:	f043 0201 	orr.w	r2, r3, #1
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001dd6:	e018      	b.n	8001e0a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ddc:	f023 0312 	bic.w	r3, r3, #18
 8001de0:	f043 0210 	orr.w	r2, r3, #16
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dec:	f043 0201 	orr.w	r2, r3, #1
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001df4:	2301      	movs	r3, #1
 8001df6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001df8:	e007      	b.n	8001e0a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dfe:	f043 0210 	orr.w	r2, r3, #16
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001e06:	2301      	movs	r3, #1
 8001e08:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001e0a:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	3718      	adds	r7, #24
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bd80      	pop	{r7, pc}
 8001e14:	ffe1f7fd 	.word	0xffe1f7fd
 8001e18:	ff1f0efe 	.word	0xff1f0efe

08001e1c <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b086      	sub	sp, #24
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	60f8      	str	r0, [r7, #12]
 8001e24:	60b9      	str	r1, [r7, #8]
 8001e26:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	4a64      	ldr	r2, [pc, #400]	@ (8001fc4 <HAL_ADC_Start_DMA+0x1a8>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d004      	beq.n	8001e40 <HAL_ADC_Start_DMA+0x24>
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	4a63      	ldr	r2, [pc, #396]	@ (8001fc8 <HAL_ADC_Start_DMA+0x1ac>)
 8001e3c:	4293      	cmp	r3, r2
 8001e3e:	d106      	bne.n	8001e4e <HAL_ADC_Start_DMA+0x32>
 8001e40:	4b60      	ldr	r3, [pc, #384]	@ (8001fc4 <HAL_ADC_Start_DMA+0x1a8>)
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	f040 80b3 	bne.w	8001fb4 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001e54:	2b01      	cmp	r3, #1
 8001e56:	d101      	bne.n	8001e5c <HAL_ADC_Start_DMA+0x40>
 8001e58:	2302      	movs	r3, #2
 8001e5a:	e0ae      	b.n	8001fba <HAL_ADC_Start_DMA+0x19e>
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	2201      	movs	r2, #1
 8001e60:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001e64:	68f8      	ldr	r0, [r7, #12]
 8001e66:	f000 fa89 	bl	800237c <ADC_Enable>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001e6e:	7dfb      	ldrb	r3, [r7, #23]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	f040 809a 	bne.w	8001faa <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e7a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001e7e:	f023 0301 	bic.w	r3, r3, #1
 8001e82:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4a4e      	ldr	r2, [pc, #312]	@ (8001fc8 <HAL_ADC_Start_DMA+0x1ac>)
 8001e90:	4293      	cmp	r3, r2
 8001e92:	d105      	bne.n	8001ea0 <HAL_ADC_Start_DMA+0x84>
 8001e94:	4b4b      	ldr	r3, [pc, #300]	@ (8001fc4 <HAL_ADC_Start_DMA+0x1a8>)
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d115      	bne.n	8001ecc <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ea4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	685b      	ldr	r3, [r3, #4]
 8001eb2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d026      	beq.n	8001f08 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ebe:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001ec2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001eca:	e01d      	b.n	8001f08 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ed0:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	4a39      	ldr	r2, [pc, #228]	@ (8001fc4 <HAL_ADC_Start_DMA+0x1a8>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d004      	beq.n	8001eec <HAL_ADC_Start_DMA+0xd0>
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4a38      	ldr	r2, [pc, #224]	@ (8001fc8 <HAL_ADC_Start_DMA+0x1ac>)
 8001ee8:	4293      	cmp	r3, r2
 8001eea:	d10d      	bne.n	8001f08 <HAL_ADC_Start_DMA+0xec>
 8001eec:	4b35      	ldr	r3, [pc, #212]	@ (8001fc4 <HAL_ADC_Start_DMA+0x1a8>)
 8001eee:	685b      	ldr	r3, [r3, #4]
 8001ef0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d007      	beq.n	8001f08 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001efc:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001f00:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f0c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d006      	beq.n	8001f22 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f18:	f023 0206 	bic.w	r2, r3, #6
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001f20:	e002      	b.n	8001f28 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	2200      	movs	r2, #0
 8001f26:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	6a1b      	ldr	r3, [r3, #32]
 8001f34:	4a25      	ldr	r2, [pc, #148]	@ (8001fcc <HAL_ADC_Start_DMA+0x1b0>)
 8001f36:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	6a1b      	ldr	r3, [r3, #32]
 8001f3c:	4a24      	ldr	r2, [pc, #144]	@ (8001fd0 <HAL_ADC_Start_DMA+0x1b4>)
 8001f3e:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	6a1b      	ldr	r3, [r3, #32]
 8001f44:	4a23      	ldr	r2, [pc, #140]	@ (8001fd4 <HAL_ADC_Start_DMA+0x1b8>)
 8001f46:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f06f 0202 	mvn.w	r2, #2
 8001f50:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	689a      	ldr	r2, [r3, #8]
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001f60:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	6a18      	ldr	r0, [r3, #32]
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	334c      	adds	r3, #76	@ 0x4c
 8001f6c:	4619      	mov	r1, r3
 8001f6e:	68ba      	ldr	r2, [r7, #8]
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	f000 fd57 	bl	8002a24 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	689b      	ldr	r3, [r3, #8]
 8001f7c:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001f80:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001f84:	d108      	bne.n	8001f98 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	689a      	ldr	r2, [r3, #8]
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8001f94:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001f96:	e00f      	b.n	8001fb8 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	689a      	ldr	r2, [r3, #8]
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8001fa6:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001fa8:	e006      	b.n	8001fb8 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	2200      	movs	r2, #0
 8001fae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 8001fb2:	e001      	b.n	8001fb8 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001fb4:	2301      	movs	r3, #1
 8001fb6:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001fb8:	7dfb      	ldrb	r3, [r7, #23]
}
 8001fba:	4618      	mov	r0, r3
 8001fbc:	3718      	adds	r7, #24
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	bf00      	nop
 8001fc4:	40012400 	.word	0x40012400
 8001fc8:	40012800 	.word	0x40012800
 8001fcc:	080024b3 	.word	0x080024b3
 8001fd0:	0800252f 	.word	0x0800252f
 8001fd4:	0800254b 	.word	0x0800254b

08001fd8 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b084      	sub	sp, #16
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8001ff0:	68bb      	ldr	r3, [r7, #8]
 8001ff2:	f003 0320 	and.w	r3, r3, #32
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d03e      	beq.n	8002078 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	f003 0302 	and.w	r3, r3, #2
 8002000:	2b00      	cmp	r3, #0
 8002002:	d039      	beq.n	8002078 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002008:	f003 0310 	and.w	r3, r3, #16
 800200c:	2b00      	cmp	r3, #0
 800200e:	d105      	bne.n	800201c <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002014:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	689b      	ldr	r3, [r3, #8]
 8002022:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002026:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800202a:	d11d      	bne.n	8002068 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002030:	2b00      	cmp	r3, #0
 8002032:	d119      	bne.n	8002068 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	685a      	ldr	r2, [r3, #4]
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f022 0220 	bic.w	r2, r2, #32
 8002042:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002048:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	629a      	str	r2, [r3, #40]	@ 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002054:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002058:	2b00      	cmp	r3, #0
 800205a:	d105      	bne.n	8002068 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002060:	f043 0201 	orr.w	r2, r3, #1
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002068:	6878      	ldr	r0, [r7, #4]
 800206a:	f7ff fa65 	bl	8001538 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f06f 0212 	mvn.w	r2, #18
 8002076:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8002078:	68bb      	ldr	r3, [r7, #8]
 800207a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800207e:	2b00      	cmp	r3, #0
 8002080:	d04d      	beq.n	800211e <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	f003 0304 	and.w	r3, r3, #4
 8002088:	2b00      	cmp	r3, #0
 800208a:	d048      	beq.n	800211e <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002090:	f003 0310 	and.w	r3, r3, #16
 8002094:	2b00      	cmp	r3, #0
 8002096:	d105      	bne.n	80020a4 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800209c:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	629a      	str	r2, [r3, #40]	@ 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	689b      	ldr	r3, [r3, #8]
 80020aa:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80020ae:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 80020b2:	d012      	beq.n	80020da <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d125      	bne.n	800210e <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	689b      	ldr	r3, [r3, #8]
 80020c8:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80020cc:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80020d0:	d11d      	bne.n	800210e <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d119      	bne.n	800210e <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	685a      	ldr	r2, [r3, #4]
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80020e8:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020ee:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	629a      	str	r2, [r3, #40]	@ 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d105      	bne.n	800210e <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002106:	f043 0201 	orr.w	r2, r3, #1
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800210e:	6878      	ldr	r0, [r7, #4]
 8002110:	f000 fae4 	bl	80026dc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f06f 020c 	mvn.w	r2, #12
 800211c:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 800211e:	68bb      	ldr	r3, [r7, #8]
 8002120:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002124:	2b00      	cmp	r3, #0
 8002126:	d012      	beq.n	800214e <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	f003 0301 	and.w	r3, r3, #1
 800212e:	2b00      	cmp	r3, #0
 8002130:	d00d      	beq.n	800214e <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002136:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800213e:	6878      	ldr	r0, [r7, #4]
 8002140:	f000 f812 	bl	8002168 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f06f 0201 	mvn.w	r2, #1
 800214c:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 800214e:	bf00      	nop
 8002150:	3710      	adds	r7, #16
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}

08002156 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002156:	b480      	push	{r7}
 8002158:	b083      	sub	sp, #12
 800215a:	af00      	add	r7, sp, #0
 800215c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800215e:	bf00      	nop
 8002160:	370c      	adds	r7, #12
 8002162:	46bd      	mov	sp, r7
 8002164:	bc80      	pop	{r7}
 8002166:	4770      	bx	lr

08002168 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002168:	b480      	push	{r7}
 800216a:	b083      	sub	sp, #12
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002170:	bf00      	nop
 8002172:	370c      	adds	r7, #12
 8002174:	46bd      	mov	sp, r7
 8002176:	bc80      	pop	{r7}
 8002178:	4770      	bx	lr

0800217a <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800217a:	b480      	push	{r7}
 800217c:	b083      	sub	sp, #12
 800217e:	af00      	add	r7, sp, #0
 8002180:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002182:	bf00      	nop
 8002184:	370c      	adds	r7, #12
 8002186:	46bd      	mov	sp, r7
 8002188:	bc80      	pop	{r7}
 800218a:	4770      	bx	lr

0800218c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800218c:	b480      	push	{r7}
 800218e:	b085      	sub	sp, #20
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
 8002194:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002196:	2300      	movs	r3, #0
 8002198:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800219a:	2300      	movs	r3, #0
 800219c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80021a4:	2b01      	cmp	r3, #1
 80021a6:	d101      	bne.n	80021ac <HAL_ADC_ConfigChannel+0x20>
 80021a8:	2302      	movs	r3, #2
 80021aa:	e0dc      	b.n	8002366 <HAL_ADC_ConfigChannel+0x1da>
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2201      	movs	r2, #1
 80021b0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	2b06      	cmp	r3, #6
 80021ba:	d81c      	bhi.n	80021f6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	685a      	ldr	r2, [r3, #4]
 80021c6:	4613      	mov	r3, r2
 80021c8:	009b      	lsls	r3, r3, #2
 80021ca:	4413      	add	r3, r2
 80021cc:	3b05      	subs	r3, #5
 80021ce:	221f      	movs	r2, #31
 80021d0:	fa02 f303 	lsl.w	r3, r2, r3
 80021d4:	43db      	mvns	r3, r3
 80021d6:	4019      	ands	r1, r3
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	6818      	ldr	r0, [r3, #0]
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	685a      	ldr	r2, [r3, #4]
 80021e0:	4613      	mov	r3, r2
 80021e2:	009b      	lsls	r3, r3, #2
 80021e4:	4413      	add	r3, r2
 80021e6:	3b05      	subs	r3, #5
 80021e8:	fa00 f203 	lsl.w	r2, r0, r3
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	430a      	orrs	r2, r1
 80021f2:	635a      	str	r2, [r3, #52]	@ 0x34
 80021f4:	e03c      	b.n	8002270 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	685b      	ldr	r3, [r3, #4]
 80021fa:	2b0c      	cmp	r3, #12
 80021fc:	d81c      	bhi.n	8002238 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	685a      	ldr	r2, [r3, #4]
 8002208:	4613      	mov	r3, r2
 800220a:	009b      	lsls	r3, r3, #2
 800220c:	4413      	add	r3, r2
 800220e:	3b23      	subs	r3, #35	@ 0x23
 8002210:	221f      	movs	r2, #31
 8002212:	fa02 f303 	lsl.w	r3, r2, r3
 8002216:	43db      	mvns	r3, r3
 8002218:	4019      	ands	r1, r3
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	6818      	ldr	r0, [r3, #0]
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	685a      	ldr	r2, [r3, #4]
 8002222:	4613      	mov	r3, r2
 8002224:	009b      	lsls	r3, r3, #2
 8002226:	4413      	add	r3, r2
 8002228:	3b23      	subs	r3, #35	@ 0x23
 800222a:	fa00 f203 	lsl.w	r2, r0, r3
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	430a      	orrs	r2, r1
 8002234:	631a      	str	r2, [r3, #48]	@ 0x30
 8002236:	e01b      	b.n	8002270 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	685a      	ldr	r2, [r3, #4]
 8002242:	4613      	mov	r3, r2
 8002244:	009b      	lsls	r3, r3, #2
 8002246:	4413      	add	r3, r2
 8002248:	3b41      	subs	r3, #65	@ 0x41
 800224a:	221f      	movs	r2, #31
 800224c:	fa02 f303 	lsl.w	r3, r2, r3
 8002250:	43db      	mvns	r3, r3
 8002252:	4019      	ands	r1, r3
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	6818      	ldr	r0, [r3, #0]
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	685a      	ldr	r2, [r3, #4]
 800225c:	4613      	mov	r3, r2
 800225e:	009b      	lsls	r3, r3, #2
 8002260:	4413      	add	r3, r2
 8002262:	3b41      	subs	r3, #65	@ 0x41
 8002264:	fa00 f203 	lsl.w	r2, r0, r3
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	430a      	orrs	r2, r1
 800226e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	2b09      	cmp	r3, #9
 8002276:	d91c      	bls.n	80022b2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	68d9      	ldr	r1, [r3, #12]
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	681a      	ldr	r2, [r3, #0]
 8002282:	4613      	mov	r3, r2
 8002284:	005b      	lsls	r3, r3, #1
 8002286:	4413      	add	r3, r2
 8002288:	3b1e      	subs	r3, #30
 800228a:	2207      	movs	r2, #7
 800228c:	fa02 f303 	lsl.w	r3, r2, r3
 8002290:	43db      	mvns	r3, r3
 8002292:	4019      	ands	r1, r3
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	6898      	ldr	r0, [r3, #8]
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	681a      	ldr	r2, [r3, #0]
 800229c:	4613      	mov	r3, r2
 800229e:	005b      	lsls	r3, r3, #1
 80022a0:	4413      	add	r3, r2
 80022a2:	3b1e      	subs	r3, #30
 80022a4:	fa00 f203 	lsl.w	r2, r0, r3
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	430a      	orrs	r2, r1
 80022ae:	60da      	str	r2, [r3, #12]
 80022b0:	e019      	b.n	80022e6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	6919      	ldr	r1, [r3, #16]
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	681a      	ldr	r2, [r3, #0]
 80022bc:	4613      	mov	r3, r2
 80022be:	005b      	lsls	r3, r3, #1
 80022c0:	4413      	add	r3, r2
 80022c2:	2207      	movs	r2, #7
 80022c4:	fa02 f303 	lsl.w	r3, r2, r3
 80022c8:	43db      	mvns	r3, r3
 80022ca:	4019      	ands	r1, r3
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	6898      	ldr	r0, [r3, #8]
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	681a      	ldr	r2, [r3, #0]
 80022d4:	4613      	mov	r3, r2
 80022d6:	005b      	lsls	r3, r3, #1
 80022d8:	4413      	add	r3, r2
 80022da:	fa00 f203 	lsl.w	r2, r0, r3
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	430a      	orrs	r2, r1
 80022e4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	2b10      	cmp	r3, #16
 80022ec:	d003      	beq.n	80022f6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80022f2:	2b11      	cmp	r3, #17
 80022f4:	d132      	bne.n	800235c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	4a1d      	ldr	r2, [pc, #116]	@ (8002370 <HAL_ADC_ConfigChannel+0x1e4>)
 80022fc:	4293      	cmp	r3, r2
 80022fe:	d125      	bne.n	800234c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	689b      	ldr	r3, [r3, #8]
 8002306:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800230a:	2b00      	cmp	r3, #0
 800230c:	d126      	bne.n	800235c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	689a      	ldr	r2, [r3, #8]
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800231c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	2b10      	cmp	r3, #16
 8002324:	d11a      	bne.n	800235c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002326:	4b13      	ldr	r3, [pc, #76]	@ (8002374 <HAL_ADC_ConfigChannel+0x1e8>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4a13      	ldr	r2, [pc, #76]	@ (8002378 <HAL_ADC_ConfigChannel+0x1ec>)
 800232c:	fba2 2303 	umull	r2, r3, r2, r3
 8002330:	0c9a      	lsrs	r2, r3, #18
 8002332:	4613      	mov	r3, r2
 8002334:	009b      	lsls	r3, r3, #2
 8002336:	4413      	add	r3, r2
 8002338:	005b      	lsls	r3, r3, #1
 800233a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800233c:	e002      	b.n	8002344 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800233e:	68bb      	ldr	r3, [r7, #8]
 8002340:	3b01      	subs	r3, #1
 8002342:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002344:	68bb      	ldr	r3, [r7, #8]
 8002346:	2b00      	cmp	r3, #0
 8002348:	d1f9      	bne.n	800233e <HAL_ADC_ConfigChannel+0x1b2>
 800234a:	e007      	b.n	800235c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002350:	f043 0220 	orr.w	r2, r3, #32
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002358:	2301      	movs	r3, #1
 800235a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	2200      	movs	r2, #0
 8002360:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002364:	7bfb      	ldrb	r3, [r7, #15]
}
 8002366:	4618      	mov	r0, r3
 8002368:	3714      	adds	r7, #20
 800236a:	46bd      	mov	sp, r7
 800236c:	bc80      	pop	{r7}
 800236e:	4770      	bx	lr
 8002370:	40012400 	.word	0x40012400
 8002374:	20000004 	.word	0x20000004
 8002378:	431bde83 	.word	0x431bde83

0800237c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b084      	sub	sp, #16
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002384:	2300      	movs	r3, #0
 8002386:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002388:	2300      	movs	r3, #0
 800238a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	689b      	ldr	r3, [r3, #8]
 8002392:	f003 0301 	and.w	r3, r3, #1
 8002396:	2b01      	cmp	r3, #1
 8002398:	d040      	beq.n	800241c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	689a      	ldr	r2, [r3, #8]
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f042 0201 	orr.w	r2, r2, #1
 80023a8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80023aa:	4b1f      	ldr	r3, [pc, #124]	@ (8002428 <ADC_Enable+0xac>)
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	4a1f      	ldr	r2, [pc, #124]	@ (800242c <ADC_Enable+0xb0>)
 80023b0:	fba2 2303 	umull	r2, r3, r2, r3
 80023b4:	0c9b      	lsrs	r3, r3, #18
 80023b6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80023b8:	e002      	b.n	80023c0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80023ba:	68bb      	ldr	r3, [r7, #8]
 80023bc:	3b01      	subs	r3, #1
 80023be:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80023c0:	68bb      	ldr	r3, [r7, #8]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d1f9      	bne.n	80023ba <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80023c6:	f7ff fc47 	bl	8001c58 <HAL_GetTick>
 80023ca:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80023cc:	e01f      	b.n	800240e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80023ce:	f7ff fc43 	bl	8001c58 <HAL_GetTick>
 80023d2:	4602      	mov	r2, r0
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	1ad3      	subs	r3, r2, r3
 80023d8:	2b02      	cmp	r3, #2
 80023da:	d918      	bls.n	800240e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	689b      	ldr	r3, [r3, #8]
 80023e2:	f003 0301 	and.w	r3, r3, #1
 80023e6:	2b01      	cmp	r3, #1
 80023e8:	d011      	beq.n	800240e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023ee:	f043 0210 	orr.w	r2, r3, #16
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023fa:	f043 0201 	orr.w	r2, r3, #1
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2200      	movs	r2, #0
 8002406:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800240a:	2301      	movs	r3, #1
 800240c:	e007      	b.n	800241e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	689b      	ldr	r3, [r3, #8]
 8002414:	f003 0301 	and.w	r3, r3, #1
 8002418:	2b01      	cmp	r3, #1
 800241a:	d1d8      	bne.n	80023ce <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800241c:	2300      	movs	r3, #0
}
 800241e:	4618      	mov	r0, r3
 8002420:	3710      	adds	r7, #16
 8002422:	46bd      	mov	sp, r7
 8002424:	bd80      	pop	{r7, pc}
 8002426:	bf00      	nop
 8002428:	20000004 	.word	0x20000004
 800242c:	431bde83 	.word	0x431bde83

08002430 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b084      	sub	sp, #16
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002438:	2300      	movs	r3, #0
 800243a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	689b      	ldr	r3, [r3, #8]
 8002442:	f003 0301 	and.w	r3, r3, #1
 8002446:	2b01      	cmp	r3, #1
 8002448:	d12e      	bne.n	80024a8 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	689a      	ldr	r2, [r3, #8]
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f022 0201 	bic.w	r2, r2, #1
 8002458:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800245a:	f7ff fbfd 	bl	8001c58 <HAL_GetTick>
 800245e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002460:	e01b      	b.n	800249a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002462:	f7ff fbf9 	bl	8001c58 <HAL_GetTick>
 8002466:	4602      	mov	r2, r0
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	1ad3      	subs	r3, r2, r3
 800246c:	2b02      	cmp	r3, #2
 800246e:	d914      	bls.n	800249a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	689b      	ldr	r3, [r3, #8]
 8002476:	f003 0301 	and.w	r3, r3, #1
 800247a:	2b01      	cmp	r3, #1
 800247c:	d10d      	bne.n	800249a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002482:	f043 0210 	orr.w	r2, r3, #16
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800248e:	f043 0201 	orr.w	r2, r3, #1
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8002496:	2301      	movs	r3, #1
 8002498:	e007      	b.n	80024aa <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	689b      	ldr	r3, [r3, #8]
 80024a0:	f003 0301 	and.w	r3, r3, #1
 80024a4:	2b01      	cmp	r3, #1
 80024a6:	d0dc      	beq.n	8002462 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80024a8:	2300      	movs	r3, #0
}
 80024aa:	4618      	mov	r0, r3
 80024ac:	3710      	adds	r7, #16
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bd80      	pop	{r7, pc}

080024b2 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80024b2:	b580      	push	{r7, lr}
 80024b4:	b084      	sub	sp, #16
 80024b6:	af00      	add	r7, sp, #0
 80024b8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024be:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024c4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d127      	bne.n	800251c <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024d0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	689b      	ldr	r3, [r3, #8]
 80024de:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80024e2:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80024e6:	d115      	bne.n	8002514 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d111      	bne.n	8002514 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024f4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002500:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002504:	2b00      	cmp	r3, #0
 8002506:	d105      	bne.n	8002514 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800250c:	f043 0201 	orr.w	r2, r3, #1
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002514:	68f8      	ldr	r0, [r7, #12]
 8002516:	f7ff f80f 	bl	8001538 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 800251a:	e004      	b.n	8002526 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	6a1b      	ldr	r3, [r3, #32]
 8002520:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002522:	6878      	ldr	r0, [r7, #4]
 8002524:	4798      	blx	r3
}
 8002526:	bf00      	nop
 8002528:	3710      	adds	r7, #16
 800252a:	46bd      	mov	sp, r7
 800252c:	bd80      	pop	{r7, pc}

0800252e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800252e:	b580      	push	{r7, lr}
 8002530:	b084      	sub	sp, #16
 8002532:	af00      	add	r7, sp, #0
 8002534:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800253a:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800253c:	68f8      	ldr	r0, [r7, #12]
 800253e:	f7ff fe0a 	bl	8002156 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002542:	bf00      	nop
 8002544:	3710      	adds	r7, #16
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}

0800254a <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800254a:	b580      	push	{r7, lr}
 800254c:	b084      	sub	sp, #16
 800254e:	af00      	add	r7, sp, #0
 8002550:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002556:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800255c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002568:	f043 0204 	orr.w	r2, r3, #4
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002570:	68f8      	ldr	r0, [r7, #12]
 8002572:	f7ff fe02 	bl	800217a <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002576:	bf00      	nop
 8002578:	3710      	adds	r7, #16
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}
	...

08002580 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8002580:	b590      	push	{r4, r7, lr}
 8002582:	b087      	sub	sp, #28
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002588:	2300      	movs	r3, #0
 800258a:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 800258c:	2300      	movs	r3, #0
 800258e:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002596:	2b01      	cmp	r3, #1
 8002598:	d101      	bne.n	800259e <HAL_ADCEx_Calibration_Start+0x1e>
 800259a:	2302      	movs	r3, #2
 800259c:	e097      	b.n	80026ce <HAL_ADCEx_Calibration_Start+0x14e>
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2201      	movs	r2, #1
 80025a2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80025a6:	6878      	ldr	r0, [r7, #4]
 80025a8:	f7ff ff42 	bl	8002430 <ADC_ConversionStop_Disable>
 80025ac:	4603      	mov	r3, r0
 80025ae:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 80025b0:	6878      	ldr	r0, [r7, #4]
 80025b2:	f7ff fee3 	bl	800237c <ADC_Enable>
 80025b6:	4603      	mov	r3, r0
 80025b8:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 80025ba:	7dfb      	ldrb	r3, [r7, #23]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	f040 8081 	bne.w	80026c4 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025c6:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80025ca:	f023 0302 	bic.w	r3, r3, #2
 80025ce:	f043 0202 	orr.w	r2, r3, #2
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80025d6:	4b40      	ldr	r3, [pc, #256]	@ (80026d8 <HAL_ADCEx_Calibration_Start+0x158>)
 80025d8:	681c      	ldr	r4, [r3, #0]
 80025da:	2002      	movs	r0, #2
 80025dc:	f003 fad2 	bl	8005b84 <HAL_RCCEx_GetPeriphCLKFreq>
 80025e0:	4603      	mov	r3, r0
 80025e2:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 80025e6:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 80025e8:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 80025ea:	e002      	b.n	80025f2 <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	3b01      	subs	r3, #1
 80025f0:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d1f9      	bne.n	80025ec <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	689a      	ldr	r2, [r3, #8]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f042 0208 	orr.w	r2, r2, #8
 8002606:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002608:	f7ff fb26 	bl	8001c58 <HAL_GetTick>
 800260c:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800260e:	e01b      	b.n	8002648 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002610:	f7ff fb22 	bl	8001c58 <HAL_GetTick>
 8002614:	4602      	mov	r2, r0
 8002616:	693b      	ldr	r3, [r7, #16]
 8002618:	1ad3      	subs	r3, r2, r3
 800261a:	2b0a      	cmp	r3, #10
 800261c:	d914      	bls.n	8002648 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	689b      	ldr	r3, [r3, #8]
 8002624:	f003 0308 	and.w	r3, r3, #8
 8002628:	2b00      	cmp	r3, #0
 800262a:	d00d      	beq.n	8002648 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002630:	f023 0312 	bic.w	r3, r3, #18
 8002634:	f043 0210 	orr.w	r2, r3, #16
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2200      	movs	r2, #0
 8002640:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002644:	2301      	movs	r3, #1
 8002646:	e042      	b.n	80026ce <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	689b      	ldr	r3, [r3, #8]
 800264e:	f003 0308 	and.w	r3, r3, #8
 8002652:	2b00      	cmp	r3, #0
 8002654:	d1dc      	bne.n	8002610 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	689a      	ldr	r2, [r3, #8]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f042 0204 	orr.w	r2, r2, #4
 8002664:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002666:	f7ff faf7 	bl	8001c58 <HAL_GetTick>
 800266a:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800266c:	e01b      	b.n	80026a6 <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800266e:	f7ff faf3 	bl	8001c58 <HAL_GetTick>
 8002672:	4602      	mov	r2, r0
 8002674:	693b      	ldr	r3, [r7, #16]
 8002676:	1ad3      	subs	r3, r2, r3
 8002678:	2b0a      	cmp	r3, #10
 800267a:	d914      	bls.n	80026a6 <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	689b      	ldr	r3, [r3, #8]
 8002682:	f003 0304 	and.w	r3, r3, #4
 8002686:	2b00      	cmp	r3, #0
 8002688:	d00d      	beq.n	80026a6 <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800268e:	f023 0312 	bic.w	r3, r3, #18
 8002692:	f043 0210 	orr.w	r2, r3, #16
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	2200      	movs	r2, #0
 800269e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80026a2:	2301      	movs	r3, #1
 80026a4:	e013      	b.n	80026ce <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	689b      	ldr	r3, [r3, #8]
 80026ac:	f003 0304 	and.w	r3, r3, #4
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d1dc      	bne.n	800266e <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026b8:	f023 0303 	bic.w	r3, r3, #3
 80026bc:	f043 0201 	orr.w	r2, r3, #1
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2200      	movs	r2, #0
 80026c8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80026cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80026ce:	4618      	mov	r0, r3
 80026d0:	371c      	adds	r7, #28
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd90      	pop	{r4, r7, pc}
 80026d6:	bf00      	nop
 80026d8:	20000004 	.word	0x20000004

080026dc <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80026dc:	b480      	push	{r7}
 80026de:	b083      	sub	sp, #12
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 80026e4:	bf00      	nop
 80026e6:	370c      	adds	r7, #12
 80026e8:	46bd      	mov	sp, r7
 80026ea:	bc80      	pop	{r7}
 80026ec:	4770      	bx	lr
	...

080026f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026f0:	b480      	push	{r7}
 80026f2:	b085      	sub	sp, #20
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	f003 0307 	and.w	r3, r3, #7
 80026fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002700:	4b0c      	ldr	r3, [pc, #48]	@ (8002734 <__NVIC_SetPriorityGrouping+0x44>)
 8002702:	68db      	ldr	r3, [r3, #12]
 8002704:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002706:	68ba      	ldr	r2, [r7, #8]
 8002708:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800270c:	4013      	ands	r3, r2
 800270e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002714:	68bb      	ldr	r3, [r7, #8]
 8002716:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002718:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800271c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002720:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002722:	4a04      	ldr	r2, [pc, #16]	@ (8002734 <__NVIC_SetPriorityGrouping+0x44>)
 8002724:	68bb      	ldr	r3, [r7, #8]
 8002726:	60d3      	str	r3, [r2, #12]
}
 8002728:	bf00      	nop
 800272a:	3714      	adds	r7, #20
 800272c:	46bd      	mov	sp, r7
 800272e:	bc80      	pop	{r7}
 8002730:	4770      	bx	lr
 8002732:	bf00      	nop
 8002734:	e000ed00 	.word	0xe000ed00

08002738 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002738:	b480      	push	{r7}
 800273a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800273c:	4b04      	ldr	r3, [pc, #16]	@ (8002750 <__NVIC_GetPriorityGrouping+0x18>)
 800273e:	68db      	ldr	r3, [r3, #12]
 8002740:	0a1b      	lsrs	r3, r3, #8
 8002742:	f003 0307 	and.w	r3, r3, #7
}
 8002746:	4618      	mov	r0, r3
 8002748:	46bd      	mov	sp, r7
 800274a:	bc80      	pop	{r7}
 800274c:	4770      	bx	lr
 800274e:	bf00      	nop
 8002750:	e000ed00 	.word	0xe000ed00

08002754 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002754:	b480      	push	{r7}
 8002756:	b083      	sub	sp, #12
 8002758:	af00      	add	r7, sp, #0
 800275a:	4603      	mov	r3, r0
 800275c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800275e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002762:	2b00      	cmp	r3, #0
 8002764:	db0b      	blt.n	800277e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002766:	79fb      	ldrb	r3, [r7, #7]
 8002768:	f003 021f 	and.w	r2, r3, #31
 800276c:	4906      	ldr	r1, [pc, #24]	@ (8002788 <__NVIC_EnableIRQ+0x34>)
 800276e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002772:	095b      	lsrs	r3, r3, #5
 8002774:	2001      	movs	r0, #1
 8002776:	fa00 f202 	lsl.w	r2, r0, r2
 800277a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800277e:	bf00      	nop
 8002780:	370c      	adds	r7, #12
 8002782:	46bd      	mov	sp, r7
 8002784:	bc80      	pop	{r7}
 8002786:	4770      	bx	lr
 8002788:	e000e100 	.word	0xe000e100

0800278c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800278c:	b480      	push	{r7}
 800278e:	b083      	sub	sp, #12
 8002790:	af00      	add	r7, sp, #0
 8002792:	4603      	mov	r3, r0
 8002794:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002796:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800279a:	2b00      	cmp	r3, #0
 800279c:	db12      	blt.n	80027c4 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800279e:	79fb      	ldrb	r3, [r7, #7]
 80027a0:	f003 021f 	and.w	r2, r3, #31
 80027a4:	490a      	ldr	r1, [pc, #40]	@ (80027d0 <__NVIC_DisableIRQ+0x44>)
 80027a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027aa:	095b      	lsrs	r3, r3, #5
 80027ac:	2001      	movs	r0, #1
 80027ae:	fa00 f202 	lsl.w	r2, r0, r2
 80027b2:	3320      	adds	r3, #32
 80027b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80027b8:	f3bf 8f4f 	dsb	sy
}
 80027bc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80027be:	f3bf 8f6f 	isb	sy
}
 80027c2:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80027c4:	bf00      	nop
 80027c6:	370c      	adds	r7, #12
 80027c8:	46bd      	mov	sp, r7
 80027ca:	bc80      	pop	{r7}
 80027cc:	4770      	bx	lr
 80027ce:	bf00      	nop
 80027d0:	e000e100 	.word	0xe000e100

080027d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b083      	sub	sp, #12
 80027d8:	af00      	add	r7, sp, #0
 80027da:	4603      	mov	r3, r0
 80027dc:	6039      	str	r1, [r7, #0]
 80027de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	db0a      	blt.n	80027fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	b2da      	uxtb	r2, r3
 80027ec:	490c      	ldr	r1, [pc, #48]	@ (8002820 <__NVIC_SetPriority+0x4c>)
 80027ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027f2:	0112      	lsls	r2, r2, #4
 80027f4:	b2d2      	uxtb	r2, r2
 80027f6:	440b      	add	r3, r1
 80027f8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80027fc:	e00a      	b.n	8002814 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	b2da      	uxtb	r2, r3
 8002802:	4908      	ldr	r1, [pc, #32]	@ (8002824 <__NVIC_SetPriority+0x50>)
 8002804:	79fb      	ldrb	r3, [r7, #7]
 8002806:	f003 030f 	and.w	r3, r3, #15
 800280a:	3b04      	subs	r3, #4
 800280c:	0112      	lsls	r2, r2, #4
 800280e:	b2d2      	uxtb	r2, r2
 8002810:	440b      	add	r3, r1
 8002812:	761a      	strb	r2, [r3, #24]
}
 8002814:	bf00      	nop
 8002816:	370c      	adds	r7, #12
 8002818:	46bd      	mov	sp, r7
 800281a:	bc80      	pop	{r7}
 800281c:	4770      	bx	lr
 800281e:	bf00      	nop
 8002820:	e000e100 	.word	0xe000e100
 8002824:	e000ed00 	.word	0xe000ed00

08002828 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002828:	b480      	push	{r7}
 800282a:	b089      	sub	sp, #36	@ 0x24
 800282c:	af00      	add	r7, sp, #0
 800282e:	60f8      	str	r0, [r7, #12]
 8002830:	60b9      	str	r1, [r7, #8]
 8002832:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	f003 0307 	and.w	r3, r3, #7
 800283a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800283c:	69fb      	ldr	r3, [r7, #28]
 800283e:	f1c3 0307 	rsb	r3, r3, #7
 8002842:	2b04      	cmp	r3, #4
 8002844:	bf28      	it	cs
 8002846:	2304      	movcs	r3, #4
 8002848:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800284a:	69fb      	ldr	r3, [r7, #28]
 800284c:	3304      	adds	r3, #4
 800284e:	2b06      	cmp	r3, #6
 8002850:	d902      	bls.n	8002858 <NVIC_EncodePriority+0x30>
 8002852:	69fb      	ldr	r3, [r7, #28]
 8002854:	3b03      	subs	r3, #3
 8002856:	e000      	b.n	800285a <NVIC_EncodePriority+0x32>
 8002858:	2300      	movs	r3, #0
 800285a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800285c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002860:	69bb      	ldr	r3, [r7, #24]
 8002862:	fa02 f303 	lsl.w	r3, r2, r3
 8002866:	43da      	mvns	r2, r3
 8002868:	68bb      	ldr	r3, [r7, #8]
 800286a:	401a      	ands	r2, r3
 800286c:	697b      	ldr	r3, [r7, #20]
 800286e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002870:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002874:	697b      	ldr	r3, [r7, #20]
 8002876:	fa01 f303 	lsl.w	r3, r1, r3
 800287a:	43d9      	mvns	r1, r3
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002880:	4313      	orrs	r3, r2
         );
}
 8002882:	4618      	mov	r0, r3
 8002884:	3724      	adds	r7, #36	@ 0x24
 8002886:	46bd      	mov	sp, r7
 8002888:	bc80      	pop	{r7}
 800288a:	4770      	bx	lr

0800288c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b082      	sub	sp, #8
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	3b01      	subs	r3, #1
 8002898:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800289c:	d301      	bcc.n	80028a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800289e:	2301      	movs	r3, #1
 80028a0:	e00f      	b.n	80028c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80028a2:	4a0a      	ldr	r2, [pc, #40]	@ (80028cc <SysTick_Config+0x40>)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	3b01      	subs	r3, #1
 80028a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80028aa:	210f      	movs	r1, #15
 80028ac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80028b0:	f7ff ff90 	bl	80027d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028b4:	4b05      	ldr	r3, [pc, #20]	@ (80028cc <SysTick_Config+0x40>)
 80028b6:	2200      	movs	r2, #0
 80028b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028ba:	4b04      	ldr	r3, [pc, #16]	@ (80028cc <SysTick_Config+0x40>)
 80028bc:	2207      	movs	r2, #7
 80028be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80028c0:	2300      	movs	r3, #0
}
 80028c2:	4618      	mov	r0, r3
 80028c4:	3708      	adds	r7, #8
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bd80      	pop	{r7, pc}
 80028ca:	bf00      	nop
 80028cc:	e000e010 	.word	0xe000e010

080028d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b082      	sub	sp, #8
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028d8:	6878      	ldr	r0, [r7, #4]
 80028da:	f7ff ff09 	bl	80026f0 <__NVIC_SetPriorityGrouping>
}
 80028de:	bf00      	nop
 80028e0:	3708      	adds	r7, #8
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bd80      	pop	{r7, pc}

080028e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80028e6:	b580      	push	{r7, lr}
 80028e8:	b086      	sub	sp, #24
 80028ea:	af00      	add	r7, sp, #0
 80028ec:	4603      	mov	r3, r0
 80028ee:	60b9      	str	r1, [r7, #8]
 80028f0:	607a      	str	r2, [r7, #4]
 80028f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80028f4:	2300      	movs	r3, #0
 80028f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80028f8:	f7ff ff1e 	bl	8002738 <__NVIC_GetPriorityGrouping>
 80028fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80028fe:	687a      	ldr	r2, [r7, #4]
 8002900:	68b9      	ldr	r1, [r7, #8]
 8002902:	6978      	ldr	r0, [r7, #20]
 8002904:	f7ff ff90 	bl	8002828 <NVIC_EncodePriority>
 8002908:	4602      	mov	r2, r0
 800290a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800290e:	4611      	mov	r1, r2
 8002910:	4618      	mov	r0, r3
 8002912:	f7ff ff5f 	bl	80027d4 <__NVIC_SetPriority>
}
 8002916:	bf00      	nop
 8002918:	3718      	adds	r7, #24
 800291a:	46bd      	mov	sp, r7
 800291c:	bd80      	pop	{r7, pc}

0800291e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800291e:	b580      	push	{r7, lr}
 8002920:	b082      	sub	sp, #8
 8002922:	af00      	add	r7, sp, #0
 8002924:	4603      	mov	r3, r0
 8002926:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002928:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800292c:	4618      	mov	r0, r3
 800292e:	f7ff ff11 	bl	8002754 <__NVIC_EnableIRQ>
}
 8002932:	bf00      	nop
 8002934:	3708      	adds	r7, #8
 8002936:	46bd      	mov	sp, r7
 8002938:	bd80      	pop	{r7, pc}

0800293a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800293a:	b580      	push	{r7, lr}
 800293c:	b082      	sub	sp, #8
 800293e:	af00      	add	r7, sp, #0
 8002940:	4603      	mov	r3, r0
 8002942:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002944:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002948:	4618      	mov	r0, r3
 800294a:	f7ff ff1f 	bl	800278c <__NVIC_DisableIRQ>
}
 800294e:	bf00      	nop
 8002950:	3708      	adds	r7, #8
 8002952:	46bd      	mov	sp, r7
 8002954:	bd80      	pop	{r7, pc}

08002956 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002956:	b580      	push	{r7, lr}
 8002958:	b082      	sub	sp, #8
 800295a:	af00      	add	r7, sp, #0
 800295c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800295e:	6878      	ldr	r0, [r7, #4]
 8002960:	f7ff ff94 	bl	800288c <SysTick_Config>
 8002964:	4603      	mov	r3, r0
}
 8002966:	4618      	mov	r0, r3
 8002968:	3708      	adds	r7, #8
 800296a:	46bd      	mov	sp, r7
 800296c:	bd80      	pop	{r7, pc}
	...

08002970 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002970:	b480      	push	{r7}
 8002972:	b085      	sub	sp, #20
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002978:	2300      	movs	r3, #0
 800297a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d101      	bne.n	8002986 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002982:	2301      	movs	r3, #1
 8002984:	e043      	b.n	8002a0e <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	461a      	mov	r2, r3
 800298c:	4b22      	ldr	r3, [pc, #136]	@ (8002a18 <HAL_DMA_Init+0xa8>)
 800298e:	4413      	add	r3, r2
 8002990:	4a22      	ldr	r2, [pc, #136]	@ (8002a1c <HAL_DMA_Init+0xac>)
 8002992:	fba2 2303 	umull	r2, r3, r2, r3
 8002996:	091b      	lsrs	r3, r3, #4
 8002998:	009a      	lsls	r2, r3, #2
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	4a1f      	ldr	r2, [pc, #124]	@ (8002a20 <HAL_DMA_Init+0xb0>)
 80029a2:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2202      	movs	r2, #2
 80029a8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80029ba:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80029be:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80029c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	68db      	ldr	r3, [r3, #12]
 80029ce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80029d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	695b      	ldr	r3, [r3, #20]
 80029da:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80029e0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	69db      	ldr	r3, [r3, #28]
 80029e6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80029e8:	68fa      	ldr	r2, [r7, #12]
 80029ea:	4313      	orrs	r3, r2
 80029ec:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	68fa      	ldr	r2, [r7, #12]
 80029f4:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2200      	movs	r2, #0
 80029fa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2201      	movs	r2, #1
 8002a00:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2200      	movs	r2, #0
 8002a08:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002a0c:	2300      	movs	r3, #0
}
 8002a0e:	4618      	mov	r0, r3
 8002a10:	3714      	adds	r7, #20
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bc80      	pop	{r7}
 8002a16:	4770      	bx	lr
 8002a18:	bffdfff8 	.word	0xbffdfff8
 8002a1c:	cccccccd 	.word	0xcccccccd
 8002a20:	40020000 	.word	0x40020000

08002a24 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b086      	sub	sp, #24
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	60f8      	str	r0, [r7, #12]
 8002a2c:	60b9      	str	r1, [r7, #8]
 8002a2e:	607a      	str	r2, [r7, #4]
 8002a30:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002a32:	2300      	movs	r3, #0
 8002a34:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a3c:	2b01      	cmp	r3, #1
 8002a3e:	d101      	bne.n	8002a44 <HAL_DMA_Start_IT+0x20>
 8002a40:	2302      	movs	r3, #2
 8002a42:	e04b      	b.n	8002adc <HAL_DMA_Start_IT+0xb8>
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	2201      	movs	r2, #1
 8002a48:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002a52:	b2db      	uxtb	r3, r3
 8002a54:	2b01      	cmp	r3, #1
 8002a56:	d13a      	bne.n	8002ace <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	2202      	movs	r2, #2
 8002a5c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	2200      	movs	r2, #0
 8002a64:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	681a      	ldr	r2, [r3, #0]
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f022 0201 	bic.w	r2, r2, #1
 8002a74:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	687a      	ldr	r2, [r7, #4]
 8002a7a:	68b9      	ldr	r1, [r7, #8]
 8002a7c:	68f8      	ldr	r0, [r7, #12]
 8002a7e:	f000 f9bc 	bl	8002dfa <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d008      	beq.n	8002a9c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	681a      	ldr	r2, [r3, #0]
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f042 020e 	orr.w	r2, r2, #14
 8002a98:	601a      	str	r2, [r3, #0]
 8002a9a:	e00f      	b.n	8002abc <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	681a      	ldr	r2, [r3, #0]
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f022 0204 	bic.w	r2, r2, #4
 8002aaa:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	681a      	ldr	r2, [r3, #0]
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f042 020a 	orr.w	r2, r2, #10
 8002aba:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	681a      	ldr	r2, [r3, #0]
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f042 0201 	orr.w	r2, r2, #1
 8002aca:	601a      	str	r2, [r3, #0]
 8002acc:	e005      	b.n	8002ada <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002ad6:	2302      	movs	r3, #2
 8002ad8:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002ada:	7dfb      	ldrb	r3, [r7, #23]
}
 8002adc:	4618      	mov	r0, r3
 8002ade:	3718      	adds	r7, #24
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	bd80      	pop	{r7, pc}

08002ae4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b084      	sub	sp, #16
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002aec:	2300      	movs	r3, #0
 8002aee:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002af6:	b2db      	uxtb	r3, r3
 8002af8:	2b02      	cmp	r3, #2
 8002afa:	d005      	beq.n	8002b08 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2204      	movs	r2, #4
 8002b00:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002b02:	2301      	movs	r3, #1
 8002b04:	73fb      	strb	r3, [r7, #15]
 8002b06:	e051      	b.n	8002bac <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	681a      	ldr	r2, [r3, #0]
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f022 020e 	bic.w	r2, r2, #14
 8002b16:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	681a      	ldr	r2, [r3, #0]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f022 0201 	bic.w	r2, r2, #1
 8002b26:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4a22      	ldr	r2, [pc, #136]	@ (8002bb8 <HAL_DMA_Abort_IT+0xd4>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d029      	beq.n	8002b86 <HAL_DMA_Abort_IT+0xa2>
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4a21      	ldr	r2, [pc, #132]	@ (8002bbc <HAL_DMA_Abort_IT+0xd8>)
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d022      	beq.n	8002b82 <HAL_DMA_Abort_IT+0x9e>
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4a1f      	ldr	r2, [pc, #124]	@ (8002bc0 <HAL_DMA_Abort_IT+0xdc>)
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d01a      	beq.n	8002b7c <HAL_DMA_Abort_IT+0x98>
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4a1e      	ldr	r2, [pc, #120]	@ (8002bc4 <HAL_DMA_Abort_IT+0xe0>)
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d012      	beq.n	8002b76 <HAL_DMA_Abort_IT+0x92>
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4a1c      	ldr	r2, [pc, #112]	@ (8002bc8 <HAL_DMA_Abort_IT+0xe4>)
 8002b56:	4293      	cmp	r3, r2
 8002b58:	d00a      	beq.n	8002b70 <HAL_DMA_Abort_IT+0x8c>
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	4a1b      	ldr	r2, [pc, #108]	@ (8002bcc <HAL_DMA_Abort_IT+0xe8>)
 8002b60:	4293      	cmp	r3, r2
 8002b62:	d102      	bne.n	8002b6a <HAL_DMA_Abort_IT+0x86>
 8002b64:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002b68:	e00e      	b.n	8002b88 <HAL_DMA_Abort_IT+0xa4>
 8002b6a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002b6e:	e00b      	b.n	8002b88 <HAL_DMA_Abort_IT+0xa4>
 8002b70:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002b74:	e008      	b.n	8002b88 <HAL_DMA_Abort_IT+0xa4>
 8002b76:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002b7a:	e005      	b.n	8002b88 <HAL_DMA_Abort_IT+0xa4>
 8002b7c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002b80:	e002      	b.n	8002b88 <HAL_DMA_Abort_IT+0xa4>
 8002b82:	2310      	movs	r3, #16
 8002b84:	e000      	b.n	8002b88 <HAL_DMA_Abort_IT+0xa4>
 8002b86:	2301      	movs	r3, #1
 8002b88:	4a11      	ldr	r2, [pc, #68]	@ (8002bd0 <HAL_DMA_Abort_IT+0xec>)
 8002b8a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2201      	movs	r2, #1
 8002b90:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2200      	movs	r2, #0
 8002b98:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d003      	beq.n	8002bac <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ba8:	6878      	ldr	r0, [r7, #4]
 8002baa:	4798      	blx	r3
    } 
  }
  return status;
 8002bac:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bae:	4618      	mov	r0, r3
 8002bb0:	3710      	adds	r7, #16
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	bd80      	pop	{r7, pc}
 8002bb6:	bf00      	nop
 8002bb8:	40020008 	.word	0x40020008
 8002bbc:	4002001c 	.word	0x4002001c
 8002bc0:	40020030 	.word	0x40020030
 8002bc4:	40020044 	.word	0x40020044
 8002bc8:	40020058 	.word	0x40020058
 8002bcc:	4002006c 	.word	0x4002006c
 8002bd0:	40020000 	.word	0x40020000

08002bd4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b084      	sub	sp, #16
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bf0:	2204      	movs	r2, #4
 8002bf2:	409a      	lsls	r2, r3
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	4013      	ands	r3, r2
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d04f      	beq.n	8002c9c <HAL_DMA_IRQHandler+0xc8>
 8002bfc:	68bb      	ldr	r3, [r7, #8]
 8002bfe:	f003 0304 	and.w	r3, r3, #4
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d04a      	beq.n	8002c9c <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f003 0320 	and.w	r3, r3, #32
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d107      	bne.n	8002c24 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	681a      	ldr	r2, [r3, #0]
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f022 0204 	bic.w	r2, r2, #4
 8002c22:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4a66      	ldr	r2, [pc, #408]	@ (8002dc4 <HAL_DMA_IRQHandler+0x1f0>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d029      	beq.n	8002c82 <HAL_DMA_IRQHandler+0xae>
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4a65      	ldr	r2, [pc, #404]	@ (8002dc8 <HAL_DMA_IRQHandler+0x1f4>)
 8002c34:	4293      	cmp	r3, r2
 8002c36:	d022      	beq.n	8002c7e <HAL_DMA_IRQHandler+0xaa>
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4a63      	ldr	r2, [pc, #396]	@ (8002dcc <HAL_DMA_IRQHandler+0x1f8>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d01a      	beq.n	8002c78 <HAL_DMA_IRQHandler+0xa4>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4a62      	ldr	r2, [pc, #392]	@ (8002dd0 <HAL_DMA_IRQHandler+0x1fc>)
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d012      	beq.n	8002c72 <HAL_DMA_IRQHandler+0x9e>
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4a60      	ldr	r2, [pc, #384]	@ (8002dd4 <HAL_DMA_IRQHandler+0x200>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d00a      	beq.n	8002c6c <HAL_DMA_IRQHandler+0x98>
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4a5f      	ldr	r2, [pc, #380]	@ (8002dd8 <HAL_DMA_IRQHandler+0x204>)
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	d102      	bne.n	8002c66 <HAL_DMA_IRQHandler+0x92>
 8002c60:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002c64:	e00e      	b.n	8002c84 <HAL_DMA_IRQHandler+0xb0>
 8002c66:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002c6a:	e00b      	b.n	8002c84 <HAL_DMA_IRQHandler+0xb0>
 8002c6c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002c70:	e008      	b.n	8002c84 <HAL_DMA_IRQHandler+0xb0>
 8002c72:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002c76:	e005      	b.n	8002c84 <HAL_DMA_IRQHandler+0xb0>
 8002c78:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002c7c:	e002      	b.n	8002c84 <HAL_DMA_IRQHandler+0xb0>
 8002c7e:	2340      	movs	r3, #64	@ 0x40
 8002c80:	e000      	b.n	8002c84 <HAL_DMA_IRQHandler+0xb0>
 8002c82:	2304      	movs	r3, #4
 8002c84:	4a55      	ldr	r2, [pc, #340]	@ (8002ddc <HAL_DMA_IRQHandler+0x208>)
 8002c86:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	f000 8094 	beq.w	8002dba <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c96:	6878      	ldr	r0, [r7, #4]
 8002c98:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002c9a:	e08e      	b.n	8002dba <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ca0:	2202      	movs	r2, #2
 8002ca2:	409a      	lsls	r2, r3
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	4013      	ands	r3, r2
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d056      	beq.n	8002d5a <HAL_DMA_IRQHandler+0x186>
 8002cac:	68bb      	ldr	r3, [r7, #8]
 8002cae:	f003 0302 	and.w	r3, r3, #2
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d051      	beq.n	8002d5a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f003 0320 	and.w	r3, r3, #32
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d10b      	bne.n	8002cdc <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	681a      	ldr	r2, [r3, #0]
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f022 020a 	bic.w	r2, r2, #10
 8002cd2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2201      	movs	r2, #1
 8002cd8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4a38      	ldr	r2, [pc, #224]	@ (8002dc4 <HAL_DMA_IRQHandler+0x1f0>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d029      	beq.n	8002d3a <HAL_DMA_IRQHandler+0x166>
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	4a37      	ldr	r2, [pc, #220]	@ (8002dc8 <HAL_DMA_IRQHandler+0x1f4>)
 8002cec:	4293      	cmp	r3, r2
 8002cee:	d022      	beq.n	8002d36 <HAL_DMA_IRQHandler+0x162>
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4a35      	ldr	r2, [pc, #212]	@ (8002dcc <HAL_DMA_IRQHandler+0x1f8>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d01a      	beq.n	8002d30 <HAL_DMA_IRQHandler+0x15c>
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	4a34      	ldr	r2, [pc, #208]	@ (8002dd0 <HAL_DMA_IRQHandler+0x1fc>)
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d012      	beq.n	8002d2a <HAL_DMA_IRQHandler+0x156>
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	4a32      	ldr	r2, [pc, #200]	@ (8002dd4 <HAL_DMA_IRQHandler+0x200>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d00a      	beq.n	8002d24 <HAL_DMA_IRQHandler+0x150>
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	4a31      	ldr	r2, [pc, #196]	@ (8002dd8 <HAL_DMA_IRQHandler+0x204>)
 8002d14:	4293      	cmp	r3, r2
 8002d16:	d102      	bne.n	8002d1e <HAL_DMA_IRQHandler+0x14a>
 8002d18:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002d1c:	e00e      	b.n	8002d3c <HAL_DMA_IRQHandler+0x168>
 8002d1e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002d22:	e00b      	b.n	8002d3c <HAL_DMA_IRQHandler+0x168>
 8002d24:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002d28:	e008      	b.n	8002d3c <HAL_DMA_IRQHandler+0x168>
 8002d2a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002d2e:	e005      	b.n	8002d3c <HAL_DMA_IRQHandler+0x168>
 8002d30:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002d34:	e002      	b.n	8002d3c <HAL_DMA_IRQHandler+0x168>
 8002d36:	2320      	movs	r3, #32
 8002d38:	e000      	b.n	8002d3c <HAL_DMA_IRQHandler+0x168>
 8002d3a:	2302      	movs	r3, #2
 8002d3c:	4a27      	ldr	r2, [pc, #156]	@ (8002ddc <HAL_DMA_IRQHandler+0x208>)
 8002d3e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2200      	movs	r2, #0
 8002d44:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d034      	beq.n	8002dba <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d54:	6878      	ldr	r0, [r7, #4]
 8002d56:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002d58:	e02f      	b.n	8002dba <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d5e:	2208      	movs	r2, #8
 8002d60:	409a      	lsls	r2, r3
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	4013      	ands	r3, r2
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d028      	beq.n	8002dbc <HAL_DMA_IRQHandler+0x1e8>
 8002d6a:	68bb      	ldr	r3, [r7, #8]
 8002d6c:	f003 0308 	and.w	r3, r3, #8
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d023      	beq.n	8002dbc <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	681a      	ldr	r2, [r3, #0]
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f022 020e 	bic.w	r2, r2, #14
 8002d82:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d8c:	2101      	movs	r1, #1
 8002d8e:	fa01 f202 	lsl.w	r2, r1, r2
 8002d92:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2201      	movs	r2, #1
 8002d98:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	2201      	movs	r2, #1
 8002d9e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	2200      	movs	r2, #0
 8002da6:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d004      	beq.n	8002dbc <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002db6:	6878      	ldr	r0, [r7, #4]
 8002db8:	4798      	blx	r3
    }
  }
  return;
 8002dba:	bf00      	nop
 8002dbc:	bf00      	nop
}
 8002dbe:	3710      	adds	r7, #16
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	bd80      	pop	{r7, pc}
 8002dc4:	40020008 	.word	0x40020008
 8002dc8:	4002001c 	.word	0x4002001c
 8002dcc:	40020030 	.word	0x40020030
 8002dd0:	40020044 	.word	0x40020044
 8002dd4:	40020058 	.word	0x40020058
 8002dd8:	4002006c 	.word	0x4002006c
 8002ddc:	40020000 	.word	0x40020000

08002de0 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002de0:	b480      	push	{r7}
 8002de2:	b083      	sub	sp, #12
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002dee:	b2db      	uxtb	r3, r3
}
 8002df0:	4618      	mov	r0, r3
 8002df2:	370c      	adds	r7, #12
 8002df4:	46bd      	mov	sp, r7
 8002df6:	bc80      	pop	{r7}
 8002df8:	4770      	bx	lr

08002dfa <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002dfa:	b480      	push	{r7}
 8002dfc:	b085      	sub	sp, #20
 8002dfe:	af00      	add	r7, sp, #0
 8002e00:	60f8      	str	r0, [r7, #12]
 8002e02:	60b9      	str	r1, [r7, #8]
 8002e04:	607a      	str	r2, [r7, #4]
 8002e06:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e10:	2101      	movs	r1, #1
 8002e12:	fa01 f202 	lsl.w	r2, r1, r2
 8002e16:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	683a      	ldr	r2, [r7, #0]
 8002e1e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	685b      	ldr	r3, [r3, #4]
 8002e24:	2b10      	cmp	r3, #16
 8002e26:	d108      	bne.n	8002e3a <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	687a      	ldr	r2, [r7, #4]
 8002e2e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	68ba      	ldr	r2, [r7, #8]
 8002e36:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002e38:	e007      	b.n	8002e4a <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	68ba      	ldr	r2, [r7, #8]
 8002e40:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	687a      	ldr	r2, [r7, #4]
 8002e48:	60da      	str	r2, [r3, #12]
}
 8002e4a:	bf00      	nop
 8002e4c:	3714      	adds	r7, #20
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bc80      	pop	{r7}
 8002e52:	4770      	bx	lr

08002e54 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e54:	b480      	push	{r7}
 8002e56:	b08b      	sub	sp, #44	@ 0x2c
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
 8002e5c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002e5e:	2300      	movs	r3, #0
 8002e60:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002e62:	2300      	movs	r3, #0
 8002e64:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e66:	e169      	b.n	800313c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002e68:	2201      	movs	r2, #1
 8002e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e70:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	69fa      	ldr	r2, [r7, #28]
 8002e78:	4013      	ands	r3, r2
 8002e7a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002e7c:	69ba      	ldr	r2, [r7, #24]
 8002e7e:	69fb      	ldr	r3, [r7, #28]
 8002e80:	429a      	cmp	r2, r3
 8002e82:	f040 8158 	bne.w	8003136 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	4a9a      	ldr	r2, [pc, #616]	@ (80030f4 <HAL_GPIO_Init+0x2a0>)
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	d05e      	beq.n	8002f4e <HAL_GPIO_Init+0xfa>
 8002e90:	4a98      	ldr	r2, [pc, #608]	@ (80030f4 <HAL_GPIO_Init+0x2a0>)
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d875      	bhi.n	8002f82 <HAL_GPIO_Init+0x12e>
 8002e96:	4a98      	ldr	r2, [pc, #608]	@ (80030f8 <HAL_GPIO_Init+0x2a4>)
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d058      	beq.n	8002f4e <HAL_GPIO_Init+0xfa>
 8002e9c:	4a96      	ldr	r2, [pc, #600]	@ (80030f8 <HAL_GPIO_Init+0x2a4>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d86f      	bhi.n	8002f82 <HAL_GPIO_Init+0x12e>
 8002ea2:	4a96      	ldr	r2, [pc, #600]	@ (80030fc <HAL_GPIO_Init+0x2a8>)
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d052      	beq.n	8002f4e <HAL_GPIO_Init+0xfa>
 8002ea8:	4a94      	ldr	r2, [pc, #592]	@ (80030fc <HAL_GPIO_Init+0x2a8>)
 8002eaa:	4293      	cmp	r3, r2
 8002eac:	d869      	bhi.n	8002f82 <HAL_GPIO_Init+0x12e>
 8002eae:	4a94      	ldr	r2, [pc, #592]	@ (8003100 <HAL_GPIO_Init+0x2ac>)
 8002eb0:	4293      	cmp	r3, r2
 8002eb2:	d04c      	beq.n	8002f4e <HAL_GPIO_Init+0xfa>
 8002eb4:	4a92      	ldr	r2, [pc, #584]	@ (8003100 <HAL_GPIO_Init+0x2ac>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d863      	bhi.n	8002f82 <HAL_GPIO_Init+0x12e>
 8002eba:	4a92      	ldr	r2, [pc, #584]	@ (8003104 <HAL_GPIO_Init+0x2b0>)
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d046      	beq.n	8002f4e <HAL_GPIO_Init+0xfa>
 8002ec0:	4a90      	ldr	r2, [pc, #576]	@ (8003104 <HAL_GPIO_Init+0x2b0>)
 8002ec2:	4293      	cmp	r3, r2
 8002ec4:	d85d      	bhi.n	8002f82 <HAL_GPIO_Init+0x12e>
 8002ec6:	2b12      	cmp	r3, #18
 8002ec8:	d82a      	bhi.n	8002f20 <HAL_GPIO_Init+0xcc>
 8002eca:	2b12      	cmp	r3, #18
 8002ecc:	d859      	bhi.n	8002f82 <HAL_GPIO_Init+0x12e>
 8002ece:	a201      	add	r2, pc, #4	@ (adr r2, 8002ed4 <HAL_GPIO_Init+0x80>)
 8002ed0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ed4:	08002f4f 	.word	0x08002f4f
 8002ed8:	08002f29 	.word	0x08002f29
 8002edc:	08002f3b 	.word	0x08002f3b
 8002ee0:	08002f7d 	.word	0x08002f7d
 8002ee4:	08002f83 	.word	0x08002f83
 8002ee8:	08002f83 	.word	0x08002f83
 8002eec:	08002f83 	.word	0x08002f83
 8002ef0:	08002f83 	.word	0x08002f83
 8002ef4:	08002f83 	.word	0x08002f83
 8002ef8:	08002f83 	.word	0x08002f83
 8002efc:	08002f83 	.word	0x08002f83
 8002f00:	08002f83 	.word	0x08002f83
 8002f04:	08002f83 	.word	0x08002f83
 8002f08:	08002f83 	.word	0x08002f83
 8002f0c:	08002f83 	.word	0x08002f83
 8002f10:	08002f83 	.word	0x08002f83
 8002f14:	08002f83 	.word	0x08002f83
 8002f18:	08002f31 	.word	0x08002f31
 8002f1c:	08002f45 	.word	0x08002f45
 8002f20:	4a79      	ldr	r2, [pc, #484]	@ (8003108 <HAL_GPIO_Init+0x2b4>)
 8002f22:	4293      	cmp	r3, r2
 8002f24:	d013      	beq.n	8002f4e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002f26:	e02c      	b.n	8002f82 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	68db      	ldr	r3, [r3, #12]
 8002f2c:	623b      	str	r3, [r7, #32]
          break;
 8002f2e:	e029      	b.n	8002f84 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	68db      	ldr	r3, [r3, #12]
 8002f34:	3304      	adds	r3, #4
 8002f36:	623b      	str	r3, [r7, #32]
          break;
 8002f38:	e024      	b.n	8002f84 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	68db      	ldr	r3, [r3, #12]
 8002f3e:	3308      	adds	r3, #8
 8002f40:	623b      	str	r3, [r7, #32]
          break;
 8002f42:	e01f      	b.n	8002f84 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	68db      	ldr	r3, [r3, #12]
 8002f48:	330c      	adds	r3, #12
 8002f4a:	623b      	str	r3, [r7, #32]
          break;
 8002f4c:	e01a      	b.n	8002f84 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	689b      	ldr	r3, [r3, #8]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d102      	bne.n	8002f5c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002f56:	2304      	movs	r3, #4
 8002f58:	623b      	str	r3, [r7, #32]
          break;
 8002f5a:	e013      	b.n	8002f84 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	689b      	ldr	r3, [r3, #8]
 8002f60:	2b01      	cmp	r3, #1
 8002f62:	d105      	bne.n	8002f70 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002f64:	2308      	movs	r3, #8
 8002f66:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	69fa      	ldr	r2, [r7, #28]
 8002f6c:	611a      	str	r2, [r3, #16]
          break;
 8002f6e:	e009      	b.n	8002f84 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002f70:	2308      	movs	r3, #8
 8002f72:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	69fa      	ldr	r2, [r7, #28]
 8002f78:	615a      	str	r2, [r3, #20]
          break;
 8002f7a:	e003      	b.n	8002f84 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	623b      	str	r3, [r7, #32]
          break;
 8002f80:	e000      	b.n	8002f84 <HAL_GPIO_Init+0x130>
          break;
 8002f82:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002f84:	69bb      	ldr	r3, [r7, #24]
 8002f86:	2bff      	cmp	r3, #255	@ 0xff
 8002f88:	d801      	bhi.n	8002f8e <HAL_GPIO_Init+0x13a>
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	e001      	b.n	8002f92 <HAL_GPIO_Init+0x13e>
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	3304      	adds	r3, #4
 8002f92:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002f94:	69bb      	ldr	r3, [r7, #24]
 8002f96:	2bff      	cmp	r3, #255	@ 0xff
 8002f98:	d802      	bhi.n	8002fa0 <HAL_GPIO_Init+0x14c>
 8002f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f9c:	009b      	lsls	r3, r3, #2
 8002f9e:	e002      	b.n	8002fa6 <HAL_GPIO_Init+0x152>
 8002fa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fa2:	3b08      	subs	r3, #8
 8002fa4:	009b      	lsls	r3, r3, #2
 8002fa6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002fa8:	697b      	ldr	r3, [r7, #20]
 8002faa:	681a      	ldr	r2, [r3, #0]
 8002fac:	210f      	movs	r1, #15
 8002fae:	693b      	ldr	r3, [r7, #16]
 8002fb0:	fa01 f303 	lsl.w	r3, r1, r3
 8002fb4:	43db      	mvns	r3, r3
 8002fb6:	401a      	ands	r2, r3
 8002fb8:	6a39      	ldr	r1, [r7, #32]
 8002fba:	693b      	ldr	r3, [r7, #16]
 8002fbc:	fa01 f303 	lsl.w	r3, r1, r3
 8002fc0:	431a      	orrs	r2, r3
 8002fc2:	697b      	ldr	r3, [r7, #20]
 8002fc4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	f000 80b1 	beq.w	8003136 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002fd4:	4b4d      	ldr	r3, [pc, #308]	@ (800310c <HAL_GPIO_Init+0x2b8>)
 8002fd6:	699b      	ldr	r3, [r3, #24]
 8002fd8:	4a4c      	ldr	r2, [pc, #304]	@ (800310c <HAL_GPIO_Init+0x2b8>)
 8002fda:	f043 0301 	orr.w	r3, r3, #1
 8002fde:	6193      	str	r3, [r2, #24]
 8002fe0:	4b4a      	ldr	r3, [pc, #296]	@ (800310c <HAL_GPIO_Init+0x2b8>)
 8002fe2:	699b      	ldr	r3, [r3, #24]
 8002fe4:	f003 0301 	and.w	r3, r3, #1
 8002fe8:	60bb      	str	r3, [r7, #8]
 8002fea:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002fec:	4a48      	ldr	r2, [pc, #288]	@ (8003110 <HAL_GPIO_Init+0x2bc>)
 8002fee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ff0:	089b      	lsrs	r3, r3, #2
 8002ff2:	3302      	adds	r3, #2
 8002ff4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ff8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002ffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ffc:	f003 0303 	and.w	r3, r3, #3
 8003000:	009b      	lsls	r3, r3, #2
 8003002:	220f      	movs	r2, #15
 8003004:	fa02 f303 	lsl.w	r3, r2, r3
 8003008:	43db      	mvns	r3, r3
 800300a:	68fa      	ldr	r2, [r7, #12]
 800300c:	4013      	ands	r3, r2
 800300e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	4a40      	ldr	r2, [pc, #256]	@ (8003114 <HAL_GPIO_Init+0x2c0>)
 8003014:	4293      	cmp	r3, r2
 8003016:	d013      	beq.n	8003040 <HAL_GPIO_Init+0x1ec>
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	4a3f      	ldr	r2, [pc, #252]	@ (8003118 <HAL_GPIO_Init+0x2c4>)
 800301c:	4293      	cmp	r3, r2
 800301e:	d00d      	beq.n	800303c <HAL_GPIO_Init+0x1e8>
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	4a3e      	ldr	r2, [pc, #248]	@ (800311c <HAL_GPIO_Init+0x2c8>)
 8003024:	4293      	cmp	r3, r2
 8003026:	d007      	beq.n	8003038 <HAL_GPIO_Init+0x1e4>
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	4a3d      	ldr	r2, [pc, #244]	@ (8003120 <HAL_GPIO_Init+0x2cc>)
 800302c:	4293      	cmp	r3, r2
 800302e:	d101      	bne.n	8003034 <HAL_GPIO_Init+0x1e0>
 8003030:	2303      	movs	r3, #3
 8003032:	e006      	b.n	8003042 <HAL_GPIO_Init+0x1ee>
 8003034:	2304      	movs	r3, #4
 8003036:	e004      	b.n	8003042 <HAL_GPIO_Init+0x1ee>
 8003038:	2302      	movs	r3, #2
 800303a:	e002      	b.n	8003042 <HAL_GPIO_Init+0x1ee>
 800303c:	2301      	movs	r3, #1
 800303e:	e000      	b.n	8003042 <HAL_GPIO_Init+0x1ee>
 8003040:	2300      	movs	r3, #0
 8003042:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003044:	f002 0203 	and.w	r2, r2, #3
 8003048:	0092      	lsls	r2, r2, #2
 800304a:	4093      	lsls	r3, r2
 800304c:	68fa      	ldr	r2, [r7, #12]
 800304e:	4313      	orrs	r3, r2
 8003050:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003052:	492f      	ldr	r1, [pc, #188]	@ (8003110 <HAL_GPIO_Init+0x2bc>)
 8003054:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003056:	089b      	lsrs	r3, r3, #2
 8003058:	3302      	adds	r3, #2
 800305a:	68fa      	ldr	r2, [r7, #12]
 800305c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003068:	2b00      	cmp	r3, #0
 800306a:	d006      	beq.n	800307a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800306c:	4b2d      	ldr	r3, [pc, #180]	@ (8003124 <HAL_GPIO_Init+0x2d0>)
 800306e:	689a      	ldr	r2, [r3, #8]
 8003070:	492c      	ldr	r1, [pc, #176]	@ (8003124 <HAL_GPIO_Init+0x2d0>)
 8003072:	69bb      	ldr	r3, [r7, #24]
 8003074:	4313      	orrs	r3, r2
 8003076:	608b      	str	r3, [r1, #8]
 8003078:	e006      	b.n	8003088 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800307a:	4b2a      	ldr	r3, [pc, #168]	@ (8003124 <HAL_GPIO_Init+0x2d0>)
 800307c:	689a      	ldr	r2, [r3, #8]
 800307e:	69bb      	ldr	r3, [r7, #24]
 8003080:	43db      	mvns	r3, r3
 8003082:	4928      	ldr	r1, [pc, #160]	@ (8003124 <HAL_GPIO_Init+0x2d0>)
 8003084:	4013      	ands	r3, r2
 8003086:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003090:	2b00      	cmp	r3, #0
 8003092:	d006      	beq.n	80030a2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003094:	4b23      	ldr	r3, [pc, #140]	@ (8003124 <HAL_GPIO_Init+0x2d0>)
 8003096:	68da      	ldr	r2, [r3, #12]
 8003098:	4922      	ldr	r1, [pc, #136]	@ (8003124 <HAL_GPIO_Init+0x2d0>)
 800309a:	69bb      	ldr	r3, [r7, #24]
 800309c:	4313      	orrs	r3, r2
 800309e:	60cb      	str	r3, [r1, #12]
 80030a0:	e006      	b.n	80030b0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80030a2:	4b20      	ldr	r3, [pc, #128]	@ (8003124 <HAL_GPIO_Init+0x2d0>)
 80030a4:	68da      	ldr	r2, [r3, #12]
 80030a6:	69bb      	ldr	r3, [r7, #24]
 80030a8:	43db      	mvns	r3, r3
 80030aa:	491e      	ldr	r1, [pc, #120]	@ (8003124 <HAL_GPIO_Init+0x2d0>)
 80030ac:	4013      	ands	r3, r2
 80030ae:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	685b      	ldr	r3, [r3, #4]
 80030b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d006      	beq.n	80030ca <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80030bc:	4b19      	ldr	r3, [pc, #100]	@ (8003124 <HAL_GPIO_Init+0x2d0>)
 80030be:	685a      	ldr	r2, [r3, #4]
 80030c0:	4918      	ldr	r1, [pc, #96]	@ (8003124 <HAL_GPIO_Init+0x2d0>)
 80030c2:	69bb      	ldr	r3, [r7, #24]
 80030c4:	4313      	orrs	r3, r2
 80030c6:	604b      	str	r3, [r1, #4]
 80030c8:	e006      	b.n	80030d8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80030ca:	4b16      	ldr	r3, [pc, #88]	@ (8003124 <HAL_GPIO_Init+0x2d0>)
 80030cc:	685a      	ldr	r2, [r3, #4]
 80030ce:	69bb      	ldr	r3, [r7, #24]
 80030d0:	43db      	mvns	r3, r3
 80030d2:	4914      	ldr	r1, [pc, #80]	@ (8003124 <HAL_GPIO_Init+0x2d0>)
 80030d4:	4013      	ands	r3, r2
 80030d6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d021      	beq.n	8003128 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80030e4:	4b0f      	ldr	r3, [pc, #60]	@ (8003124 <HAL_GPIO_Init+0x2d0>)
 80030e6:	681a      	ldr	r2, [r3, #0]
 80030e8:	490e      	ldr	r1, [pc, #56]	@ (8003124 <HAL_GPIO_Init+0x2d0>)
 80030ea:	69bb      	ldr	r3, [r7, #24]
 80030ec:	4313      	orrs	r3, r2
 80030ee:	600b      	str	r3, [r1, #0]
 80030f0:	e021      	b.n	8003136 <HAL_GPIO_Init+0x2e2>
 80030f2:	bf00      	nop
 80030f4:	10320000 	.word	0x10320000
 80030f8:	10310000 	.word	0x10310000
 80030fc:	10220000 	.word	0x10220000
 8003100:	10210000 	.word	0x10210000
 8003104:	10120000 	.word	0x10120000
 8003108:	10110000 	.word	0x10110000
 800310c:	40021000 	.word	0x40021000
 8003110:	40010000 	.word	0x40010000
 8003114:	40010800 	.word	0x40010800
 8003118:	40010c00 	.word	0x40010c00
 800311c:	40011000 	.word	0x40011000
 8003120:	40011400 	.word	0x40011400
 8003124:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003128:	4b0b      	ldr	r3, [pc, #44]	@ (8003158 <HAL_GPIO_Init+0x304>)
 800312a:	681a      	ldr	r2, [r3, #0]
 800312c:	69bb      	ldr	r3, [r7, #24]
 800312e:	43db      	mvns	r3, r3
 8003130:	4909      	ldr	r1, [pc, #36]	@ (8003158 <HAL_GPIO_Init+0x304>)
 8003132:	4013      	ands	r3, r2
 8003134:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003138:	3301      	adds	r3, #1
 800313a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	681a      	ldr	r2, [r3, #0]
 8003140:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003142:	fa22 f303 	lsr.w	r3, r2, r3
 8003146:	2b00      	cmp	r3, #0
 8003148:	f47f ae8e 	bne.w	8002e68 <HAL_GPIO_Init+0x14>
  }
}
 800314c:	bf00      	nop
 800314e:	bf00      	nop
 8003150:	372c      	adds	r7, #44	@ 0x2c
 8003152:	46bd      	mov	sp, r7
 8003154:	bc80      	pop	{r7}
 8003156:	4770      	bx	lr
 8003158:	40010400 	.word	0x40010400

0800315c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800315c:	b480      	push	{r7}
 800315e:	b089      	sub	sp, #36	@ 0x24
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
 8003164:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003166:	2300      	movs	r3, #0
 8003168:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0u)
 800316a:	e09a      	b.n	80032a2 <HAL_GPIO_DeInit+0x146>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 800316c:	2201      	movs	r2, #1
 800316e:	69fb      	ldr	r3, [r7, #28]
 8003170:	fa02 f303 	lsl.w	r3, r2, r3
 8003174:	683a      	ldr	r2, [r7, #0]
 8003176:	4013      	ands	r3, r2
 8003178:	61bb      	str	r3, [r7, #24]

    if (iocurrent)
 800317a:	69bb      	ldr	r3, [r7, #24]
 800317c:	2b00      	cmp	r3, #0
 800317e:	f000 808d 	beq.w	800329c <HAL_GPIO_DeInit+0x140>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = AFIO->EXTICR[position >> 2u];
 8003182:	4a4e      	ldr	r2, [pc, #312]	@ (80032bc <HAL_GPIO_DeInit+0x160>)
 8003184:	69fb      	ldr	r3, [r7, #28]
 8003186:	089b      	lsrs	r3, r3, #2
 8003188:	3302      	adds	r3, #2
 800318a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800318e:	617b      	str	r3, [r7, #20]
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 8003190:	69fb      	ldr	r3, [r7, #28]
 8003192:	f003 0303 	and.w	r3, r3, #3
 8003196:	009b      	lsls	r3, r3, #2
 8003198:	220f      	movs	r2, #15
 800319a:	fa02 f303 	lsl.w	r3, r2, r3
 800319e:	697a      	ldr	r2, [r7, #20]
 80031a0:	4013      	ands	r3, r2
 80031a2:	617b      	str	r3, [r7, #20]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	4a46      	ldr	r2, [pc, #280]	@ (80032c0 <HAL_GPIO_DeInit+0x164>)
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d013      	beq.n	80031d4 <HAL_GPIO_DeInit+0x78>
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	4a45      	ldr	r2, [pc, #276]	@ (80032c4 <HAL_GPIO_DeInit+0x168>)
 80031b0:	4293      	cmp	r3, r2
 80031b2:	d00d      	beq.n	80031d0 <HAL_GPIO_DeInit+0x74>
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	4a44      	ldr	r2, [pc, #272]	@ (80032c8 <HAL_GPIO_DeInit+0x16c>)
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d007      	beq.n	80031cc <HAL_GPIO_DeInit+0x70>
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	4a43      	ldr	r2, [pc, #268]	@ (80032cc <HAL_GPIO_DeInit+0x170>)
 80031c0:	4293      	cmp	r3, r2
 80031c2:	d101      	bne.n	80031c8 <HAL_GPIO_DeInit+0x6c>
 80031c4:	2303      	movs	r3, #3
 80031c6:	e006      	b.n	80031d6 <HAL_GPIO_DeInit+0x7a>
 80031c8:	2304      	movs	r3, #4
 80031ca:	e004      	b.n	80031d6 <HAL_GPIO_DeInit+0x7a>
 80031cc:	2302      	movs	r3, #2
 80031ce:	e002      	b.n	80031d6 <HAL_GPIO_DeInit+0x7a>
 80031d0:	2301      	movs	r3, #1
 80031d2:	e000      	b.n	80031d6 <HAL_GPIO_DeInit+0x7a>
 80031d4:	2300      	movs	r3, #0
 80031d6:	69fa      	ldr	r2, [r7, #28]
 80031d8:	f002 0203 	and.w	r2, r2, #3
 80031dc:	0092      	lsls	r2, r2, #2
 80031de:	4093      	lsls	r3, r2
 80031e0:	697a      	ldr	r2, [r7, #20]
 80031e2:	429a      	cmp	r2, r3
 80031e4:	d132      	bne.n	800324c <HAL_GPIO_DeInit+0xf0>
      {
        /* Clear EXTI line configuration */
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 80031e6:	4b3a      	ldr	r3, [pc, #232]	@ (80032d0 <HAL_GPIO_DeInit+0x174>)
 80031e8:	681a      	ldr	r2, [r3, #0]
 80031ea:	69bb      	ldr	r3, [r7, #24]
 80031ec:	43db      	mvns	r3, r3
 80031ee:	4938      	ldr	r1, [pc, #224]	@ (80032d0 <HAL_GPIO_DeInit+0x174>)
 80031f0:	4013      	ands	r3, r2
 80031f2:	600b      	str	r3, [r1, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 80031f4:	4b36      	ldr	r3, [pc, #216]	@ (80032d0 <HAL_GPIO_DeInit+0x174>)
 80031f6:	685a      	ldr	r2, [r3, #4]
 80031f8:	69bb      	ldr	r3, [r7, #24]
 80031fa:	43db      	mvns	r3, r3
 80031fc:	4934      	ldr	r1, [pc, #208]	@ (80032d0 <HAL_GPIO_DeInit+0x174>)
 80031fe:	4013      	ands	r3, r2
 8003200:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 8003202:	4b33      	ldr	r3, [pc, #204]	@ (80032d0 <HAL_GPIO_DeInit+0x174>)
 8003204:	68da      	ldr	r2, [r3, #12]
 8003206:	69bb      	ldr	r3, [r7, #24]
 8003208:	43db      	mvns	r3, r3
 800320a:	4931      	ldr	r1, [pc, #196]	@ (80032d0 <HAL_GPIO_DeInit+0x174>)
 800320c:	4013      	ands	r3, r2
 800320e:	60cb      	str	r3, [r1, #12]
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 8003210:	4b2f      	ldr	r3, [pc, #188]	@ (80032d0 <HAL_GPIO_DeInit+0x174>)
 8003212:	689a      	ldr	r2, [r3, #8]
 8003214:	69bb      	ldr	r3, [r7, #24]
 8003216:	43db      	mvns	r3, r3
 8003218:	492d      	ldr	r1, [pc, #180]	@ (80032d0 <HAL_GPIO_DeInit+0x174>)
 800321a:	4013      	ands	r3, r2
 800321c:	608b      	str	r3, [r1, #8]
        
        tmp = 0x0FuL << (4u * (position & 0x03u));
 800321e:	69fb      	ldr	r3, [r7, #28]
 8003220:	f003 0303 	and.w	r3, r3, #3
 8003224:	009b      	lsls	r3, r3, #2
 8003226:	220f      	movs	r2, #15
 8003228:	fa02 f303 	lsl.w	r3, r2, r3
 800322c:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
 800322e:	4a23      	ldr	r2, [pc, #140]	@ (80032bc <HAL_GPIO_DeInit+0x160>)
 8003230:	69fb      	ldr	r3, [r7, #28]
 8003232:	089b      	lsrs	r3, r3, #2
 8003234:	3302      	adds	r3, #2
 8003236:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800323a:	697b      	ldr	r3, [r7, #20]
 800323c:	43da      	mvns	r2, r3
 800323e:	481f      	ldr	r0, [pc, #124]	@ (80032bc <HAL_GPIO_DeInit+0x160>)
 8003240:	69fb      	ldr	r3, [r7, #28]
 8003242:	089b      	lsrs	r3, r3, #2
 8003244:	400a      	ands	r2, r1
 8003246:	3302      	adds	r3, #2
 8003248:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800324c:	69bb      	ldr	r3, [r7, #24]
 800324e:	2bff      	cmp	r3, #255	@ 0xff
 8003250:	d801      	bhi.n	8003256 <HAL_GPIO_DeInit+0xfa>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	e001      	b.n	800325a <HAL_GPIO_DeInit+0xfe>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	3304      	adds	r3, #4
 800325a:	613b      	str	r3, [r7, #16]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800325c:	69bb      	ldr	r3, [r7, #24]
 800325e:	2bff      	cmp	r3, #255	@ 0xff
 8003260:	d802      	bhi.n	8003268 <HAL_GPIO_DeInit+0x10c>
 8003262:	69fb      	ldr	r3, [r7, #28]
 8003264:	009b      	lsls	r3, r3, #2
 8003266:	e002      	b.n	800326e <HAL_GPIO_DeInit+0x112>
 8003268:	69fb      	ldr	r3, [r7, #28]
 800326a:	3b08      	subs	r3, #8
 800326c:	009b      	lsls	r3, r3, #2
 800326e:	60fb      	str	r3, [r7, #12]

      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 8003270:	693b      	ldr	r3, [r7, #16]
 8003272:	681a      	ldr	r2, [r3, #0]
 8003274:	210f      	movs	r1, #15
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	fa01 f303 	lsl.w	r3, r1, r3
 800327c:	43db      	mvns	r3, r3
 800327e:	401a      	ands	r2, r3
 8003280:	2104      	movs	r1, #4
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	fa01 f303 	lsl.w	r3, r1, r3
 8003288:	431a      	orrs	r2, r3
 800328a:	693b      	ldr	r3, [r7, #16]
 800328c:	601a      	str	r2, [r3, #0]

      /* ODR default value is 0 */
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	68da      	ldr	r2, [r3, #12]
 8003292:	69bb      	ldr	r3, [r7, #24]
 8003294:	43db      	mvns	r3, r3
 8003296:	401a      	ands	r2, r3
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	60da      	str	r2, [r3, #12]
    }

    position++;
 800329c:	69fb      	ldr	r3, [r7, #28]
 800329e:	3301      	adds	r3, #1
 80032a0:	61fb      	str	r3, [r7, #28]
  while ((GPIO_Pin >> position) != 0u)
 80032a2:	683a      	ldr	r2, [r7, #0]
 80032a4:	69fb      	ldr	r3, [r7, #28]
 80032a6:	fa22 f303 	lsr.w	r3, r2, r3
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	f47f af5e 	bne.w	800316c <HAL_GPIO_DeInit+0x10>
  }
}
 80032b0:	bf00      	nop
 80032b2:	bf00      	nop
 80032b4:	3724      	adds	r7, #36	@ 0x24
 80032b6:	46bd      	mov	sp, r7
 80032b8:	bc80      	pop	{r7}
 80032ba:	4770      	bx	lr
 80032bc:	40010000 	.word	0x40010000
 80032c0:	40010800 	.word	0x40010800
 80032c4:	40010c00 	.word	0x40010c00
 80032c8:	40011000 	.word	0x40011000
 80032cc:	40011400 	.word	0x40011400
 80032d0:	40010400 	.word	0x40010400

080032d4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80032d4:	b480      	push	{r7}
 80032d6:	b085      	sub	sp, #20
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
 80032dc:	460b      	mov	r3, r1
 80032de:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	689a      	ldr	r2, [r3, #8]
 80032e4:	887b      	ldrh	r3, [r7, #2]
 80032e6:	4013      	ands	r3, r2
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d002      	beq.n	80032f2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80032ec:	2301      	movs	r3, #1
 80032ee:	73fb      	strb	r3, [r7, #15]
 80032f0:	e001      	b.n	80032f6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80032f2:	2300      	movs	r3, #0
 80032f4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80032f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80032f8:	4618      	mov	r0, r3
 80032fa:	3714      	adds	r7, #20
 80032fc:	46bd      	mov	sp, r7
 80032fe:	bc80      	pop	{r7}
 8003300:	4770      	bx	lr

08003302 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003302:	b480      	push	{r7}
 8003304:	b083      	sub	sp, #12
 8003306:	af00      	add	r7, sp, #0
 8003308:	6078      	str	r0, [r7, #4]
 800330a:	460b      	mov	r3, r1
 800330c:	807b      	strh	r3, [r7, #2]
 800330e:	4613      	mov	r3, r2
 8003310:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003312:	787b      	ldrb	r3, [r7, #1]
 8003314:	2b00      	cmp	r3, #0
 8003316:	d003      	beq.n	8003320 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003318:	887a      	ldrh	r2, [r7, #2]
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800331e:	e003      	b.n	8003328 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003320:	887b      	ldrh	r3, [r7, #2]
 8003322:	041a      	lsls	r2, r3, #16
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	611a      	str	r2, [r3, #16]
}
 8003328:	bf00      	nop
 800332a:	370c      	adds	r7, #12
 800332c:	46bd      	mov	sp, r7
 800332e:	bc80      	pop	{r7}
 8003330:	4770      	bx	lr
	...

08003334 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b084      	sub	sp, #16
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d101      	bne.n	8003346 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003342:	2301      	movs	r3, #1
 8003344:	e12b      	b.n	800359e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800334c:	b2db      	uxtb	r3, r3
 800334e:	2b00      	cmp	r3, #0
 8003350:	d106      	bne.n	8003360 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2200      	movs	r2, #0
 8003356:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800335a:	6878      	ldr	r0, [r7, #4]
 800335c:	f7fd fc64 	bl	8000c28 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2224      	movs	r2, #36	@ 0x24
 8003364:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	681a      	ldr	r2, [r3, #0]
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f022 0201 	bic.w	r2, r2, #1
 8003376:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	681a      	ldr	r2, [r3, #0]
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003386:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	681a      	ldr	r2, [r3, #0]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003396:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003398:	f002 faf8 	bl	800598c <HAL_RCC_GetPCLK1Freq>
 800339c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	685b      	ldr	r3, [r3, #4]
 80033a2:	4a81      	ldr	r2, [pc, #516]	@ (80035a8 <HAL_I2C_Init+0x274>)
 80033a4:	4293      	cmp	r3, r2
 80033a6:	d807      	bhi.n	80033b8 <HAL_I2C_Init+0x84>
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	4a80      	ldr	r2, [pc, #512]	@ (80035ac <HAL_I2C_Init+0x278>)
 80033ac:	4293      	cmp	r3, r2
 80033ae:	bf94      	ite	ls
 80033b0:	2301      	movls	r3, #1
 80033b2:	2300      	movhi	r3, #0
 80033b4:	b2db      	uxtb	r3, r3
 80033b6:	e006      	b.n	80033c6 <HAL_I2C_Init+0x92>
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	4a7d      	ldr	r2, [pc, #500]	@ (80035b0 <HAL_I2C_Init+0x27c>)
 80033bc:	4293      	cmp	r3, r2
 80033be:	bf94      	ite	ls
 80033c0:	2301      	movls	r3, #1
 80033c2:	2300      	movhi	r3, #0
 80033c4:	b2db      	uxtb	r3, r3
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d001      	beq.n	80033ce <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80033ca:	2301      	movs	r3, #1
 80033cc:	e0e7      	b.n	800359e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	4a78      	ldr	r2, [pc, #480]	@ (80035b4 <HAL_I2C_Init+0x280>)
 80033d2:	fba2 2303 	umull	r2, r3, r2, r3
 80033d6:	0c9b      	lsrs	r3, r3, #18
 80033d8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	685b      	ldr	r3, [r3, #4]
 80033e0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	68ba      	ldr	r2, [r7, #8]
 80033ea:	430a      	orrs	r2, r1
 80033ec:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	6a1b      	ldr	r3, [r3, #32]
 80033f4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	4a6a      	ldr	r2, [pc, #424]	@ (80035a8 <HAL_I2C_Init+0x274>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d802      	bhi.n	8003408 <HAL_I2C_Init+0xd4>
 8003402:	68bb      	ldr	r3, [r7, #8]
 8003404:	3301      	adds	r3, #1
 8003406:	e009      	b.n	800341c <HAL_I2C_Init+0xe8>
 8003408:	68bb      	ldr	r3, [r7, #8]
 800340a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800340e:	fb02 f303 	mul.w	r3, r2, r3
 8003412:	4a69      	ldr	r2, [pc, #420]	@ (80035b8 <HAL_I2C_Init+0x284>)
 8003414:	fba2 2303 	umull	r2, r3, r2, r3
 8003418:	099b      	lsrs	r3, r3, #6
 800341a:	3301      	adds	r3, #1
 800341c:	687a      	ldr	r2, [r7, #4]
 800341e:	6812      	ldr	r2, [r2, #0]
 8003420:	430b      	orrs	r3, r1
 8003422:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	69db      	ldr	r3, [r3, #28]
 800342a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800342e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	685b      	ldr	r3, [r3, #4]
 8003436:	495c      	ldr	r1, [pc, #368]	@ (80035a8 <HAL_I2C_Init+0x274>)
 8003438:	428b      	cmp	r3, r1
 800343a:	d819      	bhi.n	8003470 <HAL_I2C_Init+0x13c>
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	1e59      	subs	r1, r3, #1
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	005b      	lsls	r3, r3, #1
 8003446:	fbb1 f3f3 	udiv	r3, r1, r3
 800344a:	1c59      	adds	r1, r3, #1
 800344c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003450:	400b      	ands	r3, r1
 8003452:	2b00      	cmp	r3, #0
 8003454:	d00a      	beq.n	800346c <HAL_I2C_Init+0x138>
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	1e59      	subs	r1, r3, #1
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	005b      	lsls	r3, r3, #1
 8003460:	fbb1 f3f3 	udiv	r3, r1, r3
 8003464:	3301      	adds	r3, #1
 8003466:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800346a:	e051      	b.n	8003510 <HAL_I2C_Init+0x1dc>
 800346c:	2304      	movs	r3, #4
 800346e:	e04f      	b.n	8003510 <HAL_I2C_Init+0x1dc>
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	689b      	ldr	r3, [r3, #8]
 8003474:	2b00      	cmp	r3, #0
 8003476:	d111      	bne.n	800349c <HAL_I2C_Init+0x168>
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	1e58      	subs	r0, r3, #1
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6859      	ldr	r1, [r3, #4]
 8003480:	460b      	mov	r3, r1
 8003482:	005b      	lsls	r3, r3, #1
 8003484:	440b      	add	r3, r1
 8003486:	fbb0 f3f3 	udiv	r3, r0, r3
 800348a:	3301      	adds	r3, #1
 800348c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003490:	2b00      	cmp	r3, #0
 8003492:	bf0c      	ite	eq
 8003494:	2301      	moveq	r3, #1
 8003496:	2300      	movne	r3, #0
 8003498:	b2db      	uxtb	r3, r3
 800349a:	e012      	b.n	80034c2 <HAL_I2C_Init+0x18e>
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	1e58      	subs	r0, r3, #1
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6859      	ldr	r1, [r3, #4]
 80034a4:	460b      	mov	r3, r1
 80034a6:	009b      	lsls	r3, r3, #2
 80034a8:	440b      	add	r3, r1
 80034aa:	0099      	lsls	r1, r3, #2
 80034ac:	440b      	add	r3, r1
 80034ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80034b2:	3301      	adds	r3, #1
 80034b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	bf0c      	ite	eq
 80034bc:	2301      	moveq	r3, #1
 80034be:	2300      	movne	r3, #0
 80034c0:	b2db      	uxtb	r3, r3
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d001      	beq.n	80034ca <HAL_I2C_Init+0x196>
 80034c6:	2301      	movs	r3, #1
 80034c8:	e022      	b.n	8003510 <HAL_I2C_Init+0x1dc>
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	689b      	ldr	r3, [r3, #8]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d10e      	bne.n	80034f0 <HAL_I2C_Init+0x1bc>
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	1e58      	subs	r0, r3, #1
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6859      	ldr	r1, [r3, #4]
 80034da:	460b      	mov	r3, r1
 80034dc:	005b      	lsls	r3, r3, #1
 80034de:	440b      	add	r3, r1
 80034e0:	fbb0 f3f3 	udiv	r3, r0, r3
 80034e4:	3301      	adds	r3, #1
 80034e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80034ee:	e00f      	b.n	8003510 <HAL_I2C_Init+0x1dc>
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	1e58      	subs	r0, r3, #1
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6859      	ldr	r1, [r3, #4]
 80034f8:	460b      	mov	r3, r1
 80034fa:	009b      	lsls	r3, r3, #2
 80034fc:	440b      	add	r3, r1
 80034fe:	0099      	lsls	r1, r3, #2
 8003500:	440b      	add	r3, r1
 8003502:	fbb0 f3f3 	udiv	r3, r0, r3
 8003506:	3301      	adds	r3, #1
 8003508:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800350c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003510:	6879      	ldr	r1, [r7, #4]
 8003512:	6809      	ldr	r1, [r1, #0]
 8003514:	4313      	orrs	r3, r2
 8003516:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	69da      	ldr	r2, [r3, #28]
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6a1b      	ldr	r3, [r3, #32]
 800352a:	431a      	orrs	r2, r3
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	430a      	orrs	r2, r1
 8003532:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	689b      	ldr	r3, [r3, #8]
 800353a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800353e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003542:	687a      	ldr	r2, [r7, #4]
 8003544:	6911      	ldr	r1, [r2, #16]
 8003546:	687a      	ldr	r2, [r7, #4]
 8003548:	68d2      	ldr	r2, [r2, #12]
 800354a:	4311      	orrs	r1, r2
 800354c:	687a      	ldr	r2, [r7, #4]
 800354e:	6812      	ldr	r2, [r2, #0]
 8003550:	430b      	orrs	r3, r1
 8003552:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	68db      	ldr	r3, [r3, #12]
 800355a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	695a      	ldr	r2, [r3, #20]
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	699b      	ldr	r3, [r3, #24]
 8003566:	431a      	orrs	r2, r3
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	430a      	orrs	r2, r1
 800356e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	681a      	ldr	r2, [r3, #0]
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f042 0201 	orr.w	r2, r2, #1
 800357e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2200      	movs	r2, #0
 8003584:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	2220      	movs	r2, #32
 800358a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	2200      	movs	r2, #0
 8003592:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2200      	movs	r2, #0
 8003598:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800359c:	2300      	movs	r3, #0
}
 800359e:	4618      	mov	r0, r3
 80035a0:	3710      	adds	r7, #16
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bd80      	pop	{r7, pc}
 80035a6:	bf00      	nop
 80035a8:	000186a0 	.word	0x000186a0
 80035ac:	001e847f 	.word	0x001e847f
 80035b0:	003d08ff 	.word	0x003d08ff
 80035b4:	431bde83 	.word	0x431bde83
 80035b8:	10624dd3 	.word	0x10624dd3

080035bc <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b082      	sub	sp, #8
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d101      	bne.n	80035ce <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80035ca:	2301      	movs	r3, #1
 80035cc:	e021      	b.n	8003612 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2224      	movs	r2, #36	@ 0x24
 80035d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	681a      	ldr	r2, [r3, #0]
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f022 0201 	bic.w	r2, r2, #1
 80035e4:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80035e6:	6878      	ldr	r0, [r7, #4]
 80035e8:	f7fd fb6c 	bl	8000cc4 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2200      	movs	r2, #0
 80035f0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2200      	movs	r2, #0
 80035f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2200      	movs	r2, #0
 80035fe:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	2200      	movs	r2, #0
 8003604:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2200      	movs	r2, #0
 800360c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003610:	2300      	movs	r3, #0
}
 8003612:	4618      	mov	r0, r3
 8003614:	3708      	adds	r7, #8
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}

0800361a <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 800361a:	b480      	push	{r7}
 800361c:	b083      	sub	sp, #12
 800361e:	af00      	add	r7, sp, #0
 8003620:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	695b      	ldr	r3, [r3, #20]
 8003628:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800362c:	2b80      	cmp	r3, #128	@ 0x80
 800362e:	d103      	bne.n	8003638 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	2200      	movs	r2, #0
 8003636:	611a      	str	r2, [r3, #16]
  }
}
 8003638:	bf00      	nop
 800363a:	370c      	adds	r7, #12
 800363c:	46bd      	mov	sp, r7
 800363e:	bc80      	pop	{r7}
 8003640:	4770      	bx	lr

08003642 <HAL_I2C_Slave_Seq_Transmit_IT>:
  * @param  Size Amount of data to be sent
  * @param  XferOptions Options of Transfer, value of @ref I2C_XferOptions_definition
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t XferOptions)
{
 8003642:	b480      	push	{r7}
 8003644:	b087      	sub	sp, #28
 8003646:	af00      	add	r7, sp, #0
 8003648:	60f8      	str	r0, [r7, #12]
 800364a:	60b9      	str	r1, [r7, #8]
 800364c:	603b      	str	r3, [r7, #0]
 800364e:	4613      	mov	r3, r2
 8003650:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003658:	b2db      	uxtb	r3, r3
 800365a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800365e:	2b28      	cmp	r3, #40	@ 0x28
 8003660:	d15b      	bne.n	800371a <HAL_I2C_Slave_Seq_Transmit_IT+0xd8>
  {
    if ((pData == NULL) || (Size == 0U))
 8003662:	68bb      	ldr	r3, [r7, #8]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d002      	beq.n	800366e <HAL_I2C_Slave_Seq_Transmit_IT+0x2c>
 8003668:	88fb      	ldrh	r3, [r7, #6]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d101      	bne.n	8003672 <HAL_I2C_Slave_Seq_Transmit_IT+0x30>
    {
      return  HAL_ERROR;
 800366e:	2301      	movs	r3, #1
 8003670:	e054      	b.n	800371c <HAL_I2C_Slave_Seq_Transmit_IT+0xda>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003678:	2b01      	cmp	r3, #1
 800367a:	d101      	bne.n	8003680 <HAL_I2C_Slave_Seq_Transmit_IT+0x3e>
 800367c:	2302      	movs	r3, #2
 800367e:	e04d      	b.n	800371c <HAL_I2C_Slave_Seq_Transmit_IT+0xda>
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	2201      	movs	r2, #1
 8003684:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f003 0301 	and.w	r3, r3, #1
 8003692:	2b01      	cmp	r3, #1
 8003694:	d007      	beq.n	80036a6 <HAL_I2C_Slave_Seq_Transmit_IT+0x64>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	681a      	ldr	r2, [r3, #0]
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f042 0201 	orr.w	r2, r2, #1
 80036a4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	681a      	ldr	r2, [r3, #0]
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80036b4:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX_LISTEN;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	2229      	movs	r2, #41	@ 0x29
 80036ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	2220      	movs	r2, #32
 80036c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	2200      	movs	r2, #0
 80036ca:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	68ba      	ldr	r2, [r7, #8]
 80036d0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	88fa      	ldrh	r2, [r7, #6]
 80036d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036dc:	b29a      	uxth	r2, r3
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = XferOptions;
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	683a      	ldr	r2, [r7, #0]
 80036e6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036e8:	2300      	movs	r3, #0
 80036ea:	617b      	str	r3, [r7, #20]
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	695b      	ldr	r3, [r3, #20]
 80036f2:	617b      	str	r3, [r7, #20]
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	699b      	ldr	r3, [r3, #24]
 80036fa:	617b      	str	r3, [r7, #20]
 80036fc:	697b      	ldr	r3, [r7, #20]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	2200      	movs	r2, #0
 8003702:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	685a      	ldr	r2, [r3, #4]
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8003714:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8003716:	2300      	movs	r3, #0
 8003718:	e000      	b.n	800371c <HAL_I2C_Slave_Seq_Transmit_IT+0xda>
  }
  else
  {
    return HAL_BUSY;
 800371a:	2302      	movs	r3, #2
  }
}
 800371c:	4618      	mov	r0, r3
 800371e:	371c      	adds	r7, #28
 8003720:	46bd      	mov	sp, r7
 8003722:	bc80      	pop	{r7}
 8003724:	4770      	bx	lr

08003726 <HAL_I2C_Slave_Seq_Receive_IT>:
  * @param  Size Amount of data to be sent
  * @param  XferOptions Options of Transfer, value of @ref I2C_XferOptions_definition
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t XferOptions)
{
 8003726:	b480      	push	{r7}
 8003728:	b087      	sub	sp, #28
 800372a:	af00      	add	r7, sp, #0
 800372c:	60f8      	str	r0, [r7, #12]
 800372e:	60b9      	str	r1, [r7, #8]
 8003730:	603b      	str	r3, [r7, #0]
 8003732:	4613      	mov	r3, r2
 8003734:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800373c:	b2db      	uxtb	r3, r3
 800373e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003742:	2b28      	cmp	r3, #40	@ 0x28
 8003744:	d15b      	bne.n	80037fe <HAL_I2C_Slave_Seq_Receive_IT+0xd8>
  {
    if ((pData == NULL) || (Size == 0U))
 8003746:	68bb      	ldr	r3, [r7, #8]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d002      	beq.n	8003752 <HAL_I2C_Slave_Seq_Receive_IT+0x2c>
 800374c:	88fb      	ldrh	r3, [r7, #6]
 800374e:	2b00      	cmp	r3, #0
 8003750:	d101      	bne.n	8003756 <HAL_I2C_Slave_Seq_Receive_IT+0x30>
    {
      return  HAL_ERROR;
 8003752:	2301      	movs	r3, #1
 8003754:	e054      	b.n	8003800 <HAL_I2C_Slave_Seq_Receive_IT+0xda>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800375c:	2b01      	cmp	r3, #1
 800375e:	d101      	bne.n	8003764 <HAL_I2C_Slave_Seq_Receive_IT+0x3e>
 8003760:	2302      	movs	r3, #2
 8003762:	e04d      	b.n	8003800 <HAL_I2C_Slave_Seq_Receive_IT+0xda>
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	2201      	movs	r2, #1
 8003768:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f003 0301 	and.w	r3, r3, #1
 8003776:	2b01      	cmp	r3, #1
 8003778:	d007      	beq.n	800378a <HAL_I2C_Slave_Seq_Receive_IT+0x64>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	681a      	ldr	r2, [r3, #0]
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f042 0201 	orr.w	r2, r2, #1
 8003788:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	681a      	ldr	r2, [r3, #0]
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003798:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX_LISTEN;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	222a      	movs	r2, #42	@ 0x2a
 800379e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	2220      	movs	r2, #32
 80037a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	2200      	movs	r2, #0
 80037ae:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	68ba      	ldr	r2, [r7, #8]
 80037b4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	88fa      	ldrh	r2, [r7, #6]
 80037ba:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037c0:	b29a      	uxth	r2, r3
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = XferOptions;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	683a      	ldr	r2, [r7, #0]
 80037ca:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037cc:	2300      	movs	r3, #0
 80037ce:	617b      	str	r3, [r7, #20]
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	695b      	ldr	r3, [r3, #20]
 80037d6:	617b      	str	r3, [r7, #20]
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	699b      	ldr	r3, [r3, #24]
 80037de:	617b      	str	r3, [r7, #20]
 80037e0:	697b      	ldr	r3, [r7, #20]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	2200      	movs	r2, #0
 80037e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	685a      	ldr	r2, [r3, #4]
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 80037f8:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 80037fa:	2300      	movs	r3, #0
 80037fc:	e000      	b.n	8003800 <HAL_I2C_Slave_Seq_Receive_IT+0xda>
  }
  else
  {
    return HAL_BUSY;
 80037fe:	2302      	movs	r3, #2
  }
}
 8003800:	4618      	mov	r0, r3
 8003802:	371c      	adds	r7, #28
 8003804:	46bd      	mov	sp, r7
 8003806:	bc80      	pop	{r7}
 8003808:	4770      	bx	lr

0800380a <HAL_I2C_EnableListen_IT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_EnableListen_IT(I2C_HandleTypeDef *hi2c)
{
 800380a:	b480      	push	{r7}
 800380c:	b083      	sub	sp, #12
 800380e:	af00      	add	r7, sp, #0
 8003810:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003818:	b2db      	uxtb	r3, r3
 800381a:	2b20      	cmp	r3, #32
 800381c:	d124      	bne.n	8003868 <HAL_I2C_EnableListen_IT+0x5e>
  {
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	2228      	movs	r2, #40	@ 0x28
 8003822:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f003 0301 	and.w	r3, r3, #1
 8003830:	2b01      	cmp	r3, #1
 8003832:	d007      	beq.n	8003844 <HAL_I2C_EnableListen_IT+0x3a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	681a      	ldr	r2, [r3, #0]
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f042 0201 	orr.w	r2, r2, #1
 8003842:	601a      	str	r2, [r3, #0]
    }

    /* Enable Address Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	681a      	ldr	r2, [r3, #0]
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003852:	601a      	str	r2, [r3, #0]

    /* Enable EVT and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	685a      	ldr	r2, [r3, #4]
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8003862:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8003864:	2300      	movs	r3, #0
 8003866:	e000      	b.n	800386a <HAL_I2C_EnableListen_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8003868:	2302      	movs	r3, #2
  }
}
 800386a:	4618      	mov	r0, r3
 800386c:	370c      	adds	r7, #12
 800386e:	46bd      	mov	sp, r7
 8003870:	bc80      	pop	{r7}
 8003872:	4770      	bx	lr

08003874 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003874:	b580      	push	{r7, lr}
 8003876:	b088      	sub	sp, #32
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 800387c:	2300      	movs	r3, #0
 800387e:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800388c:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003894:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800389c:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800389e:	7bfb      	ldrb	r3, [r7, #15]
 80038a0:	2b10      	cmp	r3, #16
 80038a2:	d003      	beq.n	80038ac <HAL_I2C_EV_IRQHandler+0x38>
 80038a4:	7bfb      	ldrb	r3, [r7, #15]
 80038a6:	2b40      	cmp	r3, #64	@ 0x40
 80038a8:	f040 80c1 	bne.w	8003a2e <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	699b      	ldr	r3, [r3, #24]
 80038b2:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	695b      	ldr	r3, [r3, #20]
 80038ba:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80038bc:	69fb      	ldr	r3, [r7, #28]
 80038be:	f003 0301 	and.w	r3, r3, #1
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d10d      	bne.n	80038e2 <HAL_I2C_EV_IRQHandler+0x6e>
 80038c6:	693b      	ldr	r3, [r7, #16]
 80038c8:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80038cc:	d003      	beq.n	80038d6 <HAL_I2C_EV_IRQHandler+0x62>
 80038ce:	693b      	ldr	r3, [r7, #16]
 80038d0:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80038d4:	d101      	bne.n	80038da <HAL_I2C_EV_IRQHandler+0x66>
 80038d6:	2301      	movs	r3, #1
 80038d8:	e000      	b.n	80038dc <HAL_I2C_EV_IRQHandler+0x68>
 80038da:	2300      	movs	r3, #0
 80038dc:	2b01      	cmp	r3, #1
 80038de:	f000 8132 	beq.w	8003b46 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80038e2:	69fb      	ldr	r3, [r7, #28]
 80038e4:	f003 0301 	and.w	r3, r3, #1
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d00c      	beq.n	8003906 <HAL_I2C_EV_IRQHandler+0x92>
 80038ec:	697b      	ldr	r3, [r7, #20]
 80038ee:	0a5b      	lsrs	r3, r3, #9
 80038f0:	f003 0301 	and.w	r3, r3, #1
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d006      	beq.n	8003906 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80038f8:	6878      	ldr	r0, [r7, #4]
 80038fa:	f001 fc57 	bl	80051ac <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 80038fe:	6878      	ldr	r0, [r7, #4]
 8003900:	f000 fd54 	bl	80043ac <I2C_Master_SB>
 8003904:	e092      	b.n	8003a2c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003906:	69fb      	ldr	r3, [r7, #28]
 8003908:	08db      	lsrs	r3, r3, #3
 800390a:	f003 0301 	and.w	r3, r3, #1
 800390e:	2b00      	cmp	r3, #0
 8003910:	d009      	beq.n	8003926 <HAL_I2C_EV_IRQHandler+0xb2>
 8003912:	697b      	ldr	r3, [r7, #20]
 8003914:	0a5b      	lsrs	r3, r3, #9
 8003916:	f003 0301 	and.w	r3, r3, #1
 800391a:	2b00      	cmp	r3, #0
 800391c:	d003      	beq.n	8003926 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 800391e:	6878      	ldr	r0, [r7, #4]
 8003920:	f000 fdc9 	bl	80044b6 <I2C_Master_ADD10>
 8003924:	e082      	b.n	8003a2c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003926:	69fb      	ldr	r3, [r7, #28]
 8003928:	085b      	lsrs	r3, r3, #1
 800392a:	f003 0301 	and.w	r3, r3, #1
 800392e:	2b00      	cmp	r3, #0
 8003930:	d009      	beq.n	8003946 <HAL_I2C_EV_IRQHandler+0xd2>
 8003932:	697b      	ldr	r3, [r7, #20]
 8003934:	0a5b      	lsrs	r3, r3, #9
 8003936:	f003 0301 	and.w	r3, r3, #1
 800393a:	2b00      	cmp	r3, #0
 800393c:	d003      	beq.n	8003946 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 800393e:	6878      	ldr	r0, [r7, #4]
 8003940:	f000 fde2 	bl	8004508 <I2C_Master_ADDR>
 8003944:	e072      	b.n	8003a2c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8003946:	69bb      	ldr	r3, [r7, #24]
 8003948:	089b      	lsrs	r3, r3, #2
 800394a:	f003 0301 	and.w	r3, r3, #1
 800394e:	2b00      	cmp	r3, #0
 8003950:	d03b      	beq.n	80039ca <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800395c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003960:	f000 80f3 	beq.w	8003b4a <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003964:	69fb      	ldr	r3, [r7, #28]
 8003966:	09db      	lsrs	r3, r3, #7
 8003968:	f003 0301 	and.w	r3, r3, #1
 800396c:	2b00      	cmp	r3, #0
 800396e:	d00f      	beq.n	8003990 <HAL_I2C_EV_IRQHandler+0x11c>
 8003970:	697b      	ldr	r3, [r7, #20]
 8003972:	0a9b      	lsrs	r3, r3, #10
 8003974:	f003 0301 	and.w	r3, r3, #1
 8003978:	2b00      	cmp	r3, #0
 800397a:	d009      	beq.n	8003990 <HAL_I2C_EV_IRQHandler+0x11c>
 800397c:	69fb      	ldr	r3, [r7, #28]
 800397e:	089b      	lsrs	r3, r3, #2
 8003980:	f003 0301 	and.w	r3, r3, #1
 8003984:	2b00      	cmp	r3, #0
 8003986:	d103      	bne.n	8003990 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8003988:	6878      	ldr	r0, [r7, #4]
 800398a:	f000 f9c0 	bl	8003d0e <I2C_MasterTransmit_TXE>
 800398e:	e04d      	b.n	8003a2c <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003990:	69fb      	ldr	r3, [r7, #28]
 8003992:	089b      	lsrs	r3, r3, #2
 8003994:	f003 0301 	and.w	r3, r3, #1
 8003998:	2b00      	cmp	r3, #0
 800399a:	f000 80d6 	beq.w	8003b4a <HAL_I2C_EV_IRQHandler+0x2d6>
 800399e:	697b      	ldr	r3, [r7, #20]
 80039a0:	0a5b      	lsrs	r3, r3, #9
 80039a2:	f003 0301 	and.w	r3, r3, #1
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	f000 80cf 	beq.w	8003b4a <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80039ac:	7bbb      	ldrb	r3, [r7, #14]
 80039ae:	2b21      	cmp	r3, #33	@ 0x21
 80039b0:	d103      	bne.n	80039ba <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80039b2:	6878      	ldr	r0, [r7, #4]
 80039b4:	f000 fa47 	bl	8003e46 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80039b8:	e0c7      	b.n	8003b4a <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80039ba:	7bfb      	ldrb	r3, [r7, #15]
 80039bc:	2b40      	cmp	r3, #64	@ 0x40
 80039be:	f040 80c4 	bne.w	8003b4a <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 80039c2:	6878      	ldr	r0, [r7, #4]
 80039c4:	f000 fab5 	bl	8003f32 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80039c8:	e0bf      	b.n	8003b4a <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	685b      	ldr	r3, [r3, #4]
 80039d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80039d4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80039d8:	f000 80b7 	beq.w	8003b4a <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80039dc:	69fb      	ldr	r3, [r7, #28]
 80039de:	099b      	lsrs	r3, r3, #6
 80039e0:	f003 0301 	and.w	r3, r3, #1
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d00f      	beq.n	8003a08 <HAL_I2C_EV_IRQHandler+0x194>
 80039e8:	697b      	ldr	r3, [r7, #20]
 80039ea:	0a9b      	lsrs	r3, r3, #10
 80039ec:	f003 0301 	and.w	r3, r3, #1
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d009      	beq.n	8003a08 <HAL_I2C_EV_IRQHandler+0x194>
 80039f4:	69fb      	ldr	r3, [r7, #28]
 80039f6:	089b      	lsrs	r3, r3, #2
 80039f8:	f003 0301 	and.w	r3, r3, #1
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d103      	bne.n	8003a08 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8003a00:	6878      	ldr	r0, [r7, #4]
 8003a02:	f000 fb2e 	bl	8004062 <I2C_MasterReceive_RXNE>
 8003a06:	e011      	b.n	8003a2c <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003a08:	69fb      	ldr	r3, [r7, #28]
 8003a0a:	089b      	lsrs	r3, r3, #2
 8003a0c:	f003 0301 	and.w	r3, r3, #1
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	f000 809a 	beq.w	8003b4a <HAL_I2C_EV_IRQHandler+0x2d6>
 8003a16:	697b      	ldr	r3, [r7, #20]
 8003a18:	0a5b      	lsrs	r3, r3, #9
 8003a1a:	f003 0301 	and.w	r3, r3, #1
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	f000 8093 	beq.w	8003b4a <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8003a24:	6878      	ldr	r0, [r7, #4]
 8003a26:	f000 fbd7 	bl	80041d8 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003a2a:	e08e      	b.n	8003b4a <HAL_I2C_EV_IRQHandler+0x2d6>
 8003a2c:	e08d      	b.n	8003b4a <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d004      	beq.n	8003a40 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	695b      	ldr	r3, [r3, #20]
 8003a3c:	61fb      	str	r3, [r7, #28]
 8003a3e:	e007      	b.n	8003a50 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	699b      	ldr	r3, [r3, #24]
 8003a46:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	695b      	ldr	r3, [r3, #20]
 8003a4e:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003a50:	69fb      	ldr	r3, [r7, #28]
 8003a52:	085b      	lsrs	r3, r3, #1
 8003a54:	f003 0301 	and.w	r3, r3, #1
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d012      	beq.n	8003a82 <HAL_I2C_EV_IRQHandler+0x20e>
 8003a5c:	697b      	ldr	r3, [r7, #20]
 8003a5e:	0a5b      	lsrs	r3, r3, #9
 8003a60:	f003 0301 	and.w	r3, r3, #1
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d00c      	beq.n	8003a82 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d003      	beq.n	8003a78 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	699b      	ldr	r3, [r3, #24]
 8003a76:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8003a78:	69b9      	ldr	r1, [r7, #24]
 8003a7a:	6878      	ldr	r0, [r7, #4]
 8003a7c:	f000 ff9b 	bl	80049b6 <I2C_Slave_ADDR>
 8003a80:	e066      	b.n	8003b50 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003a82:	69fb      	ldr	r3, [r7, #28]
 8003a84:	091b      	lsrs	r3, r3, #4
 8003a86:	f003 0301 	and.w	r3, r3, #1
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d009      	beq.n	8003aa2 <HAL_I2C_EV_IRQHandler+0x22e>
 8003a8e:	697b      	ldr	r3, [r7, #20]
 8003a90:	0a5b      	lsrs	r3, r3, #9
 8003a92:	f003 0301 	and.w	r3, r3, #1
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d003      	beq.n	8003aa2 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8003a9a:	6878      	ldr	r0, [r7, #4]
 8003a9c:	f000 ffd6 	bl	8004a4c <I2C_Slave_STOPF>
 8003aa0:	e056      	b.n	8003b50 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003aa2:	7bbb      	ldrb	r3, [r7, #14]
 8003aa4:	2b21      	cmp	r3, #33	@ 0x21
 8003aa6:	d002      	beq.n	8003aae <HAL_I2C_EV_IRQHandler+0x23a>
 8003aa8:	7bbb      	ldrb	r3, [r7, #14]
 8003aaa:	2b29      	cmp	r3, #41	@ 0x29
 8003aac:	d125      	bne.n	8003afa <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003aae:	69fb      	ldr	r3, [r7, #28]
 8003ab0:	09db      	lsrs	r3, r3, #7
 8003ab2:	f003 0301 	and.w	r3, r3, #1
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d00f      	beq.n	8003ada <HAL_I2C_EV_IRQHandler+0x266>
 8003aba:	697b      	ldr	r3, [r7, #20]
 8003abc:	0a9b      	lsrs	r3, r3, #10
 8003abe:	f003 0301 	and.w	r3, r3, #1
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d009      	beq.n	8003ada <HAL_I2C_EV_IRQHandler+0x266>
 8003ac6:	69fb      	ldr	r3, [r7, #28]
 8003ac8:	089b      	lsrs	r3, r3, #2
 8003aca:	f003 0301 	and.w	r3, r3, #1
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d103      	bne.n	8003ada <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8003ad2:	6878      	ldr	r0, [r7, #4]
 8003ad4:	f000 feb3 	bl	800483e <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003ad8:	e039      	b.n	8003b4e <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003ada:	69fb      	ldr	r3, [r7, #28]
 8003adc:	089b      	lsrs	r3, r3, #2
 8003ade:	f003 0301 	and.w	r3, r3, #1
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d033      	beq.n	8003b4e <HAL_I2C_EV_IRQHandler+0x2da>
 8003ae6:	697b      	ldr	r3, [r7, #20]
 8003ae8:	0a5b      	lsrs	r3, r3, #9
 8003aea:	f003 0301 	and.w	r3, r3, #1
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d02d      	beq.n	8003b4e <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8003af2:	6878      	ldr	r0, [r7, #4]
 8003af4:	f000 fee0 	bl	80048b8 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003af8:	e029      	b.n	8003b4e <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003afa:	69fb      	ldr	r3, [r7, #28]
 8003afc:	099b      	lsrs	r3, r3, #6
 8003afe:	f003 0301 	and.w	r3, r3, #1
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d00f      	beq.n	8003b26 <HAL_I2C_EV_IRQHandler+0x2b2>
 8003b06:	697b      	ldr	r3, [r7, #20]
 8003b08:	0a9b      	lsrs	r3, r3, #10
 8003b0a:	f003 0301 	and.w	r3, r3, #1
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d009      	beq.n	8003b26 <HAL_I2C_EV_IRQHandler+0x2b2>
 8003b12:	69fb      	ldr	r3, [r7, #28]
 8003b14:	089b      	lsrs	r3, r3, #2
 8003b16:	f003 0301 	and.w	r3, r3, #1
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d103      	bne.n	8003b26 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8003b1e:	6878      	ldr	r0, [r7, #4]
 8003b20:	f000 feea 	bl	80048f8 <I2C_SlaveReceive_RXNE>
 8003b24:	e014      	b.n	8003b50 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003b26:	69fb      	ldr	r3, [r7, #28]
 8003b28:	089b      	lsrs	r3, r3, #2
 8003b2a:	f003 0301 	and.w	r3, r3, #1
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d00e      	beq.n	8003b50 <HAL_I2C_EV_IRQHandler+0x2dc>
 8003b32:	697b      	ldr	r3, [r7, #20]
 8003b34:	0a5b      	lsrs	r3, r3, #9
 8003b36:	f003 0301 	and.w	r3, r3, #1
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d008      	beq.n	8003b50 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8003b3e:	6878      	ldr	r0, [r7, #4]
 8003b40:	f000 ff18 	bl	8004974 <I2C_SlaveReceive_BTF>
 8003b44:	e004      	b.n	8003b50 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8003b46:	bf00      	nop
 8003b48:	e002      	b.n	8003b50 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003b4a:	bf00      	nop
 8003b4c:	e000      	b.n	8003b50 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003b4e:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8003b50:	3720      	adds	r7, #32
 8003b52:	46bd      	mov	sp, r7
 8003b54:	bd80      	pop	{r7, pc}

08003b56 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003b56:	b580      	push	{r7, lr}
 8003b58:	b08a      	sub	sp, #40	@ 0x28
 8003b5a:	af00      	add	r7, sp, #0
 8003b5c:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	695b      	ldr	r3, [r3, #20]
 8003b64:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	685b      	ldr	r3, [r3, #4]
 8003b6c:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8003b6e:	2300      	movs	r3, #0
 8003b70:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003b78:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003b7a:	6a3b      	ldr	r3, [r7, #32]
 8003b7c:	0a1b      	lsrs	r3, r3, #8
 8003b7e:	f003 0301 	and.w	r3, r3, #1
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d016      	beq.n	8003bb4 <HAL_I2C_ER_IRQHandler+0x5e>
 8003b86:	69fb      	ldr	r3, [r7, #28]
 8003b88:	0a1b      	lsrs	r3, r3, #8
 8003b8a:	f003 0301 	and.w	r3, r3, #1
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d010      	beq.n	8003bb4 <HAL_I2C_ER_IRQHandler+0x5e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8003b92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b94:	f043 0301 	orr.w	r3, r3, #1
 8003b98:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003ba2:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	681a      	ldr	r2, [r3, #0]
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003bb2:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003bb4:	6a3b      	ldr	r3, [r7, #32]
 8003bb6:	0a5b      	lsrs	r3, r3, #9
 8003bb8:	f003 0301 	and.w	r3, r3, #1
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d00e      	beq.n	8003bde <HAL_I2C_ER_IRQHandler+0x88>
 8003bc0:	69fb      	ldr	r3, [r7, #28]
 8003bc2:	0a1b      	lsrs	r3, r3, #8
 8003bc4:	f003 0301 	and.w	r3, r3, #1
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d008      	beq.n	8003bde <HAL_I2C_ER_IRQHandler+0x88>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8003bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bce:	f043 0302 	orr.w	r3, r3, #2
 8003bd2:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8003bdc:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003bde:	6a3b      	ldr	r3, [r7, #32]
 8003be0:	0a9b      	lsrs	r3, r3, #10
 8003be2:	f003 0301 	and.w	r3, r3, #1
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d03f      	beq.n	8003c6a <HAL_I2C_ER_IRQHandler+0x114>
 8003bea:	69fb      	ldr	r3, [r7, #28]
 8003bec:	0a1b      	lsrs	r3, r3, #8
 8003bee:	f003 0301 	and.w	r3, r3, #1
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d039      	beq.n	8003c6a <HAL_I2C_ER_IRQHandler+0x114>
  {
    tmp1 = CurrentMode;
 8003bf6:	7efb      	ldrb	r3, [r7, #27]
 8003bf8:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bfe:	b29b      	uxth	r3, r3
 8003c00:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c08:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c0e:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8003c10:	7ebb      	ldrb	r3, [r7, #26]
 8003c12:	2b20      	cmp	r3, #32
 8003c14:	d112      	bne.n	8003c3c <HAL_I2C_ER_IRQHandler+0xe6>
 8003c16:	697b      	ldr	r3, [r7, #20]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d10f      	bne.n	8003c3c <HAL_I2C_ER_IRQHandler+0xe6>
 8003c1c:	7cfb      	ldrb	r3, [r7, #19]
 8003c1e:	2b21      	cmp	r3, #33	@ 0x21
 8003c20:	d008      	beq.n	8003c34 <HAL_I2C_ER_IRQHandler+0xde>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8003c22:	7cfb      	ldrb	r3, [r7, #19]
 8003c24:	2b29      	cmp	r3, #41	@ 0x29
 8003c26:	d005      	beq.n	8003c34 <HAL_I2C_ER_IRQHandler+0xde>
 8003c28:	7cfb      	ldrb	r3, [r7, #19]
 8003c2a:	2b28      	cmp	r3, #40	@ 0x28
 8003c2c:	d106      	bne.n	8003c3c <HAL_I2C_ER_IRQHandler+0xe6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	2b21      	cmp	r3, #33	@ 0x21
 8003c32:	d103      	bne.n	8003c3c <HAL_I2C_ER_IRQHandler+0xe6>
    {
      I2C_Slave_AF(hi2c);
 8003c34:	6878      	ldr	r0, [r7, #4]
 8003c36:	f001 f839 	bl	8004cac <I2C_Slave_AF>
 8003c3a:	e016      	b.n	8003c6a <HAL_I2C_ER_IRQHandler+0x114>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003c44:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8003c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c48:	f043 0304 	orr.w	r3, r3, #4
 8003c4c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003c4e:	7efb      	ldrb	r3, [r7, #27]
 8003c50:	2b10      	cmp	r3, #16
 8003c52:	d002      	beq.n	8003c5a <HAL_I2C_ER_IRQHandler+0x104>
 8003c54:	7efb      	ldrb	r3, [r7, #27]
 8003c56:	2b40      	cmp	r3, #64	@ 0x40
 8003c58:	d107      	bne.n	8003c6a <HAL_I2C_ER_IRQHandler+0x114>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	681a      	ldr	r2, [r3, #0]
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c68:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003c6a:	6a3b      	ldr	r3, [r7, #32]
 8003c6c:	0adb      	lsrs	r3, r3, #11
 8003c6e:	f003 0301 	and.w	r3, r3, #1
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d00e      	beq.n	8003c94 <HAL_I2C_ER_IRQHandler+0x13e>
 8003c76:	69fb      	ldr	r3, [r7, #28]
 8003c78:	0a1b      	lsrs	r3, r3, #8
 8003c7a:	f003 0301 	and.w	r3, r3, #1
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d008      	beq.n	8003c94 <HAL_I2C_ER_IRQHandler+0x13e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8003c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c84:	f043 0308 	orr.w	r3, r3, #8
 8003c88:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8003c92:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8003c94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d008      	beq.n	8003cac <HAL_I2C_ER_IRQHandler+0x156>
  {
    hi2c->ErrorCode |= error;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003c9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ca0:	431a      	orrs	r2, r3
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 8003ca6:	6878      	ldr	r0, [r7, #4]
 8003ca8:	f001 f874 	bl	8004d94 <I2C_ITError>
  }
}
 8003cac:	bf00      	nop
 8003cae:	3728      	adds	r7, #40	@ 0x28
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	bd80      	pop	{r7, pc}

08003cb4 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003cb4:	b480      	push	{r7}
 8003cb6:	b083      	sub	sp, #12
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003cbc:	bf00      	nop
 8003cbe:	370c      	adds	r7, #12
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	bc80      	pop	{r7}
 8003cc4:	4770      	bx	lr

08003cc6 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003cc6:	b480      	push	{r7}
 8003cc8:	b083      	sub	sp, #12
 8003cca:	af00      	add	r7, sp, #0
 8003ccc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003cce:	bf00      	nop
 8003cd0:	370c      	adds	r7, #12
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	bc80      	pop	{r7}
 8003cd6:	4770      	bx	lr

08003cd8 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003cd8:	b480      	push	{r7}
 8003cda:	b083      	sub	sp, #12
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8003ce0:	bf00      	nop
 8003ce2:	370c      	adds	r7, #12
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	bc80      	pop	{r7}
 8003ce8:	4770      	bx	lr

08003cea <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003cea:	b480      	push	{r7}
 8003cec:	b083      	sub	sp, #12
 8003cee:	af00      	add	r7, sp, #0
 8003cf0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003cf2:	bf00      	nop
 8003cf4:	370c      	adds	r7, #12
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	bc80      	pop	{r7}
 8003cfa:	4770      	bx	lr

08003cfc <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	b083      	sub	sp, #12
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003d04:	bf00      	nop
 8003d06:	370c      	adds	r7, #12
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	bc80      	pop	{r7}
 8003d0c:	4770      	bx	lr

08003d0e <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003d0e:	b580      	push	{r7, lr}
 8003d10:	b084      	sub	sp, #16
 8003d12:	af00      	add	r7, sp, #0
 8003d14:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d1c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003d24:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d2a:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d150      	bne.n	8003dd6 <I2C_MasterTransmit_TXE+0xc8>
 8003d34:	7bfb      	ldrb	r3, [r7, #15]
 8003d36:	2b21      	cmp	r3, #33	@ 0x21
 8003d38:	d14d      	bne.n	8003dd6 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003d3a:	68bb      	ldr	r3, [r7, #8]
 8003d3c:	2b08      	cmp	r3, #8
 8003d3e:	d01d      	beq.n	8003d7c <I2C_MasterTransmit_TXE+0x6e>
 8003d40:	68bb      	ldr	r3, [r7, #8]
 8003d42:	2b20      	cmp	r3, #32
 8003d44:	d01a      	beq.n	8003d7c <I2C_MasterTransmit_TXE+0x6e>
 8003d46:	68bb      	ldr	r3, [r7, #8]
 8003d48:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003d4c:	d016      	beq.n	8003d7c <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	685a      	ldr	r2, [r3, #4]
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003d5c:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2211      	movs	r2, #17
 8003d62:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2200      	movs	r2, #0
 8003d68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2220      	movs	r2, #32
 8003d70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003d74:	6878      	ldr	r0, [r7, #4]
 8003d76:	f7ff ff9d 	bl	8003cb4 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003d7a:	e060      	b.n	8003e3e <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	685a      	ldr	r2, [r3, #4]
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003d8a:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	681a      	ldr	r2, [r3, #0]
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d9a:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2200      	movs	r2, #0
 8003da0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2220      	movs	r2, #32
 8003da6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003db0:	b2db      	uxtb	r3, r3
 8003db2:	2b40      	cmp	r3, #64	@ 0x40
 8003db4:	d107      	bne.n	8003dc6 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2200      	movs	r2, #0
 8003dba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8003dbe:	6878      	ldr	r0, [r7, #4]
 8003dc0:	f7ff ff8a 	bl	8003cd8 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003dc4:	e03b      	b.n	8003e3e <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2200      	movs	r2, #0
 8003dca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003dce:	6878      	ldr	r0, [r7, #4]
 8003dd0:	f7ff ff70 	bl	8003cb4 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003dd4:	e033      	b.n	8003e3e <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003dd6:	7bfb      	ldrb	r3, [r7, #15]
 8003dd8:	2b21      	cmp	r3, #33	@ 0x21
 8003dda:	d005      	beq.n	8003de8 <I2C_MasterTransmit_TXE+0xda>
 8003ddc:	7bbb      	ldrb	r3, [r7, #14]
 8003dde:	2b40      	cmp	r3, #64	@ 0x40
 8003de0:	d12d      	bne.n	8003e3e <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8003de2:	7bfb      	ldrb	r3, [r7, #15]
 8003de4:	2b22      	cmp	r3, #34	@ 0x22
 8003de6:	d12a      	bne.n	8003e3e <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dec:	b29b      	uxth	r3, r3
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d108      	bne.n	8003e04 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	685a      	ldr	r2, [r3, #4]
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e00:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8003e02:	e01c      	b.n	8003e3e <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003e0a:	b2db      	uxtb	r3, r3
 8003e0c:	2b40      	cmp	r3, #64	@ 0x40
 8003e0e:	d103      	bne.n	8003e18 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003e10:	6878      	ldr	r0, [r7, #4]
 8003e12:	f000 f88e 	bl	8003f32 <I2C_MemoryTransmit_TXE_BTF>
}
 8003e16:	e012      	b.n	8003e3e <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e1c:	781a      	ldrb	r2, [r3, #0]
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e28:	1c5a      	adds	r2, r3, #1
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e32:	b29b      	uxth	r3, r3
 8003e34:	3b01      	subs	r3, #1
 8003e36:	b29a      	uxth	r2, r3
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003e3c:	e7ff      	b.n	8003e3e <I2C_MasterTransmit_TXE+0x130>
 8003e3e:	bf00      	nop
 8003e40:	3710      	adds	r7, #16
 8003e42:	46bd      	mov	sp, r7
 8003e44:	bd80      	pop	{r7, pc}

08003e46 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003e46:	b580      	push	{r7, lr}
 8003e48:	b084      	sub	sp, #16
 8003e4a:	af00      	add	r7, sp, #0
 8003e4c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e52:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e5a:	b2db      	uxtb	r3, r3
 8003e5c:	2b21      	cmp	r3, #33	@ 0x21
 8003e5e:	d164      	bne.n	8003f2a <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e64:	b29b      	uxth	r3, r3
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d012      	beq.n	8003e90 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e6e:	781a      	ldrb	r2, [r3, #0]
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e7a:	1c5a      	adds	r2, r3, #1
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e84:	b29b      	uxth	r3, r3
 8003e86:	3b01      	subs	r3, #1
 8003e88:	b29a      	uxth	r2, r3
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8003e8e:	e04c      	b.n	8003f2a <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	2b08      	cmp	r3, #8
 8003e94:	d01d      	beq.n	8003ed2 <I2C_MasterTransmit_BTF+0x8c>
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	2b20      	cmp	r3, #32
 8003e9a:	d01a      	beq.n	8003ed2 <I2C_MasterTransmit_BTF+0x8c>
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003ea2:	d016      	beq.n	8003ed2 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	685a      	ldr	r2, [r3, #4]
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003eb2:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2211      	movs	r2, #17
 8003eb8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2220      	movs	r2, #32
 8003ec6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003eca:	6878      	ldr	r0, [r7, #4]
 8003ecc:	f7ff fef2 	bl	8003cb4 <HAL_I2C_MasterTxCpltCallback>
}
 8003ed0:	e02b      	b.n	8003f2a <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	685a      	ldr	r2, [r3, #4]
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003ee0:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	681a      	ldr	r2, [r3, #0]
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ef0:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2220      	movs	r2, #32
 8003efc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003f06:	b2db      	uxtb	r3, r3
 8003f08:	2b40      	cmp	r3, #64	@ 0x40
 8003f0a:	d107      	bne.n	8003f1c <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2200      	movs	r2, #0
 8003f10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8003f14:	6878      	ldr	r0, [r7, #4]
 8003f16:	f7ff fedf 	bl	8003cd8 <HAL_I2C_MemTxCpltCallback>
}
 8003f1a:	e006      	b.n	8003f2a <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2200      	movs	r2, #0
 8003f20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8003f24:	6878      	ldr	r0, [r7, #4]
 8003f26:	f7ff fec5 	bl	8003cb4 <HAL_I2C_MasterTxCpltCallback>
}
 8003f2a:	bf00      	nop
 8003f2c:	3710      	adds	r7, #16
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	bd80      	pop	{r7, pc}

08003f32 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8003f32:	b580      	push	{r7, lr}
 8003f34:	b084      	sub	sp, #16
 8003f36:	af00      	add	r7, sp, #0
 8003f38:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f40:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d11d      	bne.n	8003f86 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f4e:	2b01      	cmp	r3, #1
 8003f50:	d10b      	bne.n	8003f6a <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f56:	b2da      	uxtb	r2, r3
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f62:	1c9a      	adds	r2, r3, #2
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8003f68:	e077      	b.n	800405a <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f6e:	b29b      	uxth	r3, r3
 8003f70:	121b      	asrs	r3, r3, #8
 8003f72:	b2da      	uxtb	r2, r3
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f7e:	1c5a      	adds	r2, r3, #1
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003f84:	e069      	b.n	800405a <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f8a:	2b01      	cmp	r3, #1
 8003f8c:	d10b      	bne.n	8003fa6 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f92:	b2da      	uxtb	r2, r3
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f9e:	1c5a      	adds	r2, r3, #1
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003fa4:	e059      	b.n	800405a <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003faa:	2b02      	cmp	r3, #2
 8003fac:	d152      	bne.n	8004054 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8003fae:	7bfb      	ldrb	r3, [r7, #15]
 8003fb0:	2b22      	cmp	r3, #34	@ 0x22
 8003fb2:	d10d      	bne.n	8003fd0 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	681a      	ldr	r2, [r3, #0]
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003fc2:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fc8:	1c5a      	adds	r2, r3, #1
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003fce:	e044      	b.n	800405a <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fd4:	b29b      	uxth	r3, r3
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d015      	beq.n	8004006 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8003fda:	7bfb      	ldrb	r3, [r7, #15]
 8003fdc:	2b21      	cmp	r3, #33	@ 0x21
 8003fde:	d112      	bne.n	8004006 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fe4:	781a      	ldrb	r2, [r3, #0]
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ff0:	1c5a      	adds	r2, r3, #1
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ffa:	b29b      	uxth	r3, r3
 8003ffc:	3b01      	subs	r3, #1
 8003ffe:	b29a      	uxth	r2, r3
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004004:	e029      	b.n	800405a <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800400a:	b29b      	uxth	r3, r3
 800400c:	2b00      	cmp	r3, #0
 800400e:	d124      	bne.n	800405a <I2C_MemoryTransmit_TXE_BTF+0x128>
 8004010:	7bfb      	ldrb	r3, [r7, #15]
 8004012:	2b21      	cmp	r3, #33	@ 0x21
 8004014:	d121      	bne.n	800405a <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	685a      	ldr	r2, [r3, #4]
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004024:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	681a      	ldr	r2, [r3, #0]
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004034:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	2200      	movs	r2, #0
 800403a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2220      	movs	r2, #32
 8004040:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2200      	movs	r2, #0
 8004048:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800404c:	6878      	ldr	r0, [r7, #4]
 800404e:	f7ff fe43 	bl	8003cd8 <HAL_I2C_MemTxCpltCallback>
}
 8004052:	e002      	b.n	800405a <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8004054:	6878      	ldr	r0, [r7, #4]
 8004056:	f7ff fae0 	bl	800361a <I2C_Flush_DR>
}
 800405a:	bf00      	nop
 800405c:	3710      	adds	r7, #16
 800405e:	46bd      	mov	sp, r7
 8004060:	bd80      	pop	{r7, pc}

08004062 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004062:	b580      	push	{r7, lr}
 8004064:	b084      	sub	sp, #16
 8004066:	af00      	add	r7, sp, #0
 8004068:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004070:	b2db      	uxtb	r3, r3
 8004072:	2b22      	cmp	r3, #34	@ 0x22
 8004074:	f040 80ac 	bne.w	80041d0 <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800407c:	b29b      	uxth	r3, r3
 800407e:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	2b03      	cmp	r3, #3
 8004084:	d921      	bls.n	80040ca <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	691a      	ldr	r2, [r3, #16]
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004090:	b2d2      	uxtb	r2, r2
 8004092:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004098:	1c5a      	adds	r2, r3, #1
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040a2:	b29b      	uxth	r3, r3
 80040a4:	3b01      	subs	r3, #1
 80040a6:	b29a      	uxth	r2, r3
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040b0:	b29b      	uxth	r3, r3
 80040b2:	2b03      	cmp	r3, #3
 80040b4:	f040 808c 	bne.w	80041d0 <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	685a      	ldr	r2, [r3, #4]
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80040c6:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 80040c8:	e082      	b.n	80041d0 <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040ce:	2b02      	cmp	r3, #2
 80040d0:	d075      	beq.n	80041be <I2C_MasterReceive_RXNE+0x15c>
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	2b01      	cmp	r3, #1
 80040d6:	d002      	beq.n	80040de <I2C_MasterReceive_RXNE+0x7c>
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d16f      	bne.n	80041be <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80040de:	6878      	ldr	r0, [r7, #4]
 80040e0:	f001 f832 	bl	8005148 <I2C_WaitOnSTOPRequestThroughIT>
 80040e4:	4603      	mov	r3, r0
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d142      	bne.n	8004170 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	681a      	ldr	r2, [r3, #0]
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80040f8:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	685a      	ldr	r2, [r3, #4]
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004108:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	691a      	ldr	r2, [r3, #16]
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004114:	b2d2      	uxtb	r2, r2
 8004116:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800411c:	1c5a      	adds	r2, r3, #1
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004126:	b29b      	uxth	r3, r3
 8004128:	3b01      	subs	r3, #1
 800412a:	b29a      	uxth	r2, r3
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2220      	movs	r2, #32
 8004134:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800413e:	b2db      	uxtb	r3, r3
 8004140:	2b40      	cmp	r3, #64	@ 0x40
 8004142:	d10a      	bne.n	800415a <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2200      	movs	r2, #0
 8004148:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2200      	movs	r2, #0
 8004150:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8004152:	6878      	ldr	r0, [r7, #4]
 8004154:	f7ff fdc9 	bl	8003cea <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004158:	e03a      	b.n	80041d0 <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	2200      	movs	r2, #0
 800415e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2212      	movs	r2, #18
 8004166:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8004168:	6878      	ldr	r0, [r7, #4]
 800416a:	f7ff fdac 	bl	8003cc6 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800416e:	e02f      	b.n	80041d0 <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	685a      	ldr	r2, [r3, #4]
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800417e:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	691a      	ldr	r2, [r3, #16]
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800418a:	b2d2      	uxtb	r2, r2
 800418c:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004192:	1c5a      	adds	r2, r3, #1
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800419c:	b29b      	uxth	r3, r3
 800419e:	3b01      	subs	r3, #1
 80041a0:	b29a      	uxth	r2, r3
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2220      	movs	r2, #32
 80041aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2200      	movs	r2, #0
 80041b2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80041b6:	6878      	ldr	r0, [r7, #4]
 80041b8:	f7fd f9ac 	bl	8001514 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80041bc:	e008      	b.n	80041d0 <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	685a      	ldr	r2, [r3, #4]
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80041cc:	605a      	str	r2, [r3, #4]
}
 80041ce:	e7ff      	b.n	80041d0 <I2C_MasterReceive_RXNE+0x16e>
 80041d0:	bf00      	nop
 80041d2:	3710      	adds	r7, #16
 80041d4:	46bd      	mov	sp, r7
 80041d6:	bd80      	pop	{r7, pc}

080041d8 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b084      	sub	sp, #16
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041e4:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041ea:	b29b      	uxth	r3, r3
 80041ec:	2b04      	cmp	r3, #4
 80041ee:	d11b      	bne.n	8004228 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	685a      	ldr	r2, [r3, #4]
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80041fe:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	691a      	ldr	r2, [r3, #16]
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800420a:	b2d2      	uxtb	r2, r2
 800420c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004212:	1c5a      	adds	r2, r3, #1
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800421c:	b29b      	uxth	r3, r3
 800421e:	3b01      	subs	r3, #1
 8004220:	b29a      	uxth	r2, r3
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8004226:	e0bd      	b.n	80043a4 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800422c:	b29b      	uxth	r3, r3
 800422e:	2b03      	cmp	r3, #3
 8004230:	d129      	bne.n	8004286 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	685a      	ldr	r2, [r3, #4]
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004240:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	2b04      	cmp	r3, #4
 8004246:	d00a      	beq.n	800425e <I2C_MasterReceive_BTF+0x86>
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	2b02      	cmp	r3, #2
 800424c:	d007      	beq.n	800425e <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	681a      	ldr	r2, [r3, #0]
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800425c:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	691a      	ldr	r2, [r3, #16]
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004268:	b2d2      	uxtb	r2, r2
 800426a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004270:	1c5a      	adds	r2, r3, #1
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800427a:	b29b      	uxth	r3, r3
 800427c:	3b01      	subs	r3, #1
 800427e:	b29a      	uxth	r2, r3
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004284:	e08e      	b.n	80043a4 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800428a:	b29b      	uxth	r3, r3
 800428c:	2b02      	cmp	r3, #2
 800428e:	d176      	bne.n	800437e <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	2b01      	cmp	r3, #1
 8004294:	d002      	beq.n	800429c <I2C_MasterReceive_BTF+0xc4>
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	2b10      	cmp	r3, #16
 800429a:	d108      	bne.n	80042ae <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	681a      	ldr	r2, [r3, #0]
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80042aa:	601a      	str	r2, [r3, #0]
 80042ac:	e019      	b.n	80042e2 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	2b04      	cmp	r3, #4
 80042b2:	d002      	beq.n	80042ba <I2C_MasterReceive_BTF+0xe2>
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	2b02      	cmp	r3, #2
 80042b8:	d108      	bne.n	80042cc <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	681a      	ldr	r2, [r3, #0]
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80042c8:	601a      	str	r2, [r3, #0]
 80042ca:	e00a      	b.n	80042e2 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	2b10      	cmp	r3, #16
 80042d0:	d007      	beq.n	80042e2 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	681a      	ldr	r2, [r3, #0]
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042e0:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	691a      	ldr	r2, [r3, #16]
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042ec:	b2d2      	uxtb	r2, r2
 80042ee:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042f4:	1c5a      	adds	r2, r3, #1
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042fe:	b29b      	uxth	r3, r3
 8004300:	3b01      	subs	r3, #1
 8004302:	b29a      	uxth	r2, r3
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	691a      	ldr	r2, [r3, #16]
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004312:	b2d2      	uxtb	r2, r2
 8004314:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800431a:	1c5a      	adds	r2, r3, #1
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004324:	b29b      	uxth	r3, r3
 8004326:	3b01      	subs	r3, #1
 8004328:	b29a      	uxth	r2, r3
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	685a      	ldr	r2, [r3, #4]
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800433c:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2220      	movs	r2, #32
 8004342:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800434c:	b2db      	uxtb	r3, r3
 800434e:	2b40      	cmp	r3, #64	@ 0x40
 8004350:	d10a      	bne.n	8004368 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2200      	movs	r2, #0
 8004356:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2200      	movs	r2, #0
 800435e:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004360:	6878      	ldr	r0, [r7, #4]
 8004362:	f7ff fcc2 	bl	8003cea <HAL_I2C_MemRxCpltCallback>
}
 8004366:	e01d      	b.n	80043a4 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2200      	movs	r2, #0
 800436c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2212      	movs	r2, #18
 8004374:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004376:	6878      	ldr	r0, [r7, #4]
 8004378:	f7ff fca5 	bl	8003cc6 <HAL_I2C_MasterRxCpltCallback>
}
 800437c:	e012      	b.n	80043a4 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	691a      	ldr	r2, [r3, #16]
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004388:	b2d2      	uxtb	r2, r2
 800438a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004390:	1c5a      	adds	r2, r3, #1
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800439a:	b29b      	uxth	r3, r3
 800439c:	3b01      	subs	r3, #1
 800439e:	b29a      	uxth	r2, r3
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80043a4:	bf00      	nop
 80043a6:	3710      	adds	r7, #16
 80043a8:	46bd      	mov	sp, r7
 80043aa:	bd80      	pop	{r7, pc}

080043ac <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80043ac:	b480      	push	{r7}
 80043ae:	b083      	sub	sp, #12
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80043ba:	b2db      	uxtb	r3, r3
 80043bc:	2b40      	cmp	r3, #64	@ 0x40
 80043be:	d117      	bne.n	80043f0 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d109      	bne.n	80043dc <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043cc:	b2db      	uxtb	r3, r3
 80043ce:	461a      	mov	r2, r3
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80043d8:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80043da:	e067      	b.n	80044ac <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043e0:	b2db      	uxtb	r3, r3
 80043e2:	f043 0301 	orr.w	r3, r3, #1
 80043e6:	b2da      	uxtb	r2, r3
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	611a      	str	r2, [r3, #16]
}
 80043ee:	e05d      	b.n	80044ac <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	691b      	ldr	r3, [r3, #16]
 80043f4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80043f8:	d133      	bne.n	8004462 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004400:	b2db      	uxtb	r3, r3
 8004402:	2b21      	cmp	r3, #33	@ 0x21
 8004404:	d109      	bne.n	800441a <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800440a:	b2db      	uxtb	r3, r3
 800440c:	461a      	mov	r2, r3
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004416:	611a      	str	r2, [r3, #16]
 8004418:	e008      	b.n	800442c <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800441e:	b2db      	uxtb	r3, r3
 8004420:	f043 0301 	orr.w	r3, r3, #1
 8004424:	b2da      	uxtb	r2, r3
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004430:	2b00      	cmp	r3, #0
 8004432:	d004      	beq.n	800443e <I2C_Master_SB+0x92>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004438:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800443a:	2b00      	cmp	r3, #0
 800443c:	d108      	bne.n	8004450 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004442:	2b00      	cmp	r3, #0
 8004444:	d032      	beq.n	80044ac <I2C_Master_SB+0x100>
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800444a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800444c:	2b00      	cmp	r3, #0
 800444e:	d02d      	beq.n	80044ac <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	685a      	ldr	r2, [r3, #4]
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800445e:	605a      	str	r2, [r3, #4]
}
 8004460:	e024      	b.n	80044ac <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004466:	2b00      	cmp	r3, #0
 8004468:	d10e      	bne.n	8004488 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800446e:	b29b      	uxth	r3, r3
 8004470:	11db      	asrs	r3, r3, #7
 8004472:	b2db      	uxtb	r3, r3
 8004474:	f003 0306 	and.w	r3, r3, #6
 8004478:	b2db      	uxtb	r3, r3
 800447a:	f063 030f 	orn	r3, r3, #15
 800447e:	b2da      	uxtb	r2, r3
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	611a      	str	r2, [r3, #16]
}
 8004486:	e011      	b.n	80044ac <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800448c:	2b01      	cmp	r3, #1
 800448e:	d10d      	bne.n	80044ac <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004494:	b29b      	uxth	r3, r3
 8004496:	11db      	asrs	r3, r3, #7
 8004498:	b2db      	uxtb	r3, r3
 800449a:	f003 0306 	and.w	r3, r3, #6
 800449e:	b2db      	uxtb	r3, r3
 80044a0:	f063 030e 	orn	r3, r3, #14
 80044a4:	b2da      	uxtb	r2, r3
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	611a      	str	r2, [r3, #16]
}
 80044ac:	bf00      	nop
 80044ae:	370c      	adds	r7, #12
 80044b0:	46bd      	mov	sp, r7
 80044b2:	bc80      	pop	{r7}
 80044b4:	4770      	bx	lr

080044b6 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80044b6:	b480      	push	{r7}
 80044b8:	b083      	sub	sp, #12
 80044ba:	af00      	add	r7, sp, #0
 80044bc:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044c2:	b2da      	uxtb	r2, r3
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d004      	beq.n	80044dc <I2C_Master_ADD10+0x26>
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d108      	bne.n	80044ee <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d00c      	beq.n	80044fe <I2C_Master_ADD10+0x48>
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d007      	beq.n	80044fe <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	685a      	ldr	r2, [r3, #4]
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80044fc:	605a      	str	r2, [r3, #4]
  }
}
 80044fe:	bf00      	nop
 8004500:	370c      	adds	r7, #12
 8004502:	46bd      	mov	sp, r7
 8004504:	bc80      	pop	{r7}
 8004506:	4770      	bx	lr

08004508 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8004508:	b480      	push	{r7}
 800450a:	b091      	sub	sp, #68	@ 0x44
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004516:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800451e:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004524:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800452c:	b2db      	uxtb	r3, r3
 800452e:	2b22      	cmp	r3, #34	@ 0x22
 8004530:	f040 8174 	bne.w	800481c <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004538:	2b00      	cmp	r3, #0
 800453a:	d10f      	bne.n	800455c <I2C_Master_ADDR+0x54>
 800453c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004540:	2b40      	cmp	r3, #64	@ 0x40
 8004542:	d10b      	bne.n	800455c <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004544:	2300      	movs	r3, #0
 8004546:	633b      	str	r3, [r7, #48]	@ 0x30
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	695b      	ldr	r3, [r3, #20]
 800454e:	633b      	str	r3, [r7, #48]	@ 0x30
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	699b      	ldr	r3, [r3, #24]
 8004556:	633b      	str	r3, [r7, #48]	@ 0x30
 8004558:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800455a:	e16b      	b.n	8004834 <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004560:	2b00      	cmp	r3, #0
 8004562:	d11d      	bne.n	80045a0 <I2C_Master_ADDR+0x98>
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	691b      	ldr	r3, [r3, #16]
 8004568:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800456c:	d118      	bne.n	80045a0 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800456e:	2300      	movs	r3, #0
 8004570:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	695b      	ldr	r3, [r3, #20]
 8004578:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	699b      	ldr	r3, [r3, #24]
 8004580:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004582:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	681a      	ldr	r2, [r3, #0]
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004592:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004598:	1c5a      	adds	r2, r3, #1
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	651a      	str	r2, [r3, #80]	@ 0x50
 800459e:	e149      	b.n	8004834 <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045a4:	b29b      	uxth	r3, r3
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d113      	bne.n	80045d2 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80045aa:	2300      	movs	r3, #0
 80045ac:	62bb      	str	r3, [r7, #40]	@ 0x28
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	695b      	ldr	r3, [r3, #20]
 80045b4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	699b      	ldr	r3, [r3, #24]
 80045bc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80045be:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	681a      	ldr	r2, [r3, #0]
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80045ce:	601a      	str	r2, [r3, #0]
 80045d0:	e120      	b.n	8004814 <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045d6:	b29b      	uxth	r3, r3
 80045d8:	2b01      	cmp	r3, #1
 80045da:	f040 808a 	bne.w	80046f2 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80045de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045e0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80045e4:	d137      	bne.n	8004656 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	681a      	ldr	r2, [r3, #0]
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045f4:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	685b      	ldr	r3, [r3, #4]
 80045fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004600:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004604:	d113      	bne.n	800462e <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	681a      	ldr	r2, [r3, #0]
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004614:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004616:	2300      	movs	r3, #0
 8004618:	627b      	str	r3, [r7, #36]	@ 0x24
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	695b      	ldr	r3, [r3, #20]
 8004620:	627b      	str	r3, [r7, #36]	@ 0x24
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	699b      	ldr	r3, [r3, #24]
 8004628:	627b      	str	r3, [r7, #36]	@ 0x24
 800462a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800462c:	e0f2      	b.n	8004814 <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800462e:	2300      	movs	r3, #0
 8004630:	623b      	str	r3, [r7, #32]
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	695b      	ldr	r3, [r3, #20]
 8004638:	623b      	str	r3, [r7, #32]
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	699b      	ldr	r3, [r3, #24]
 8004640:	623b      	str	r3, [r7, #32]
 8004642:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	681a      	ldr	r2, [r3, #0]
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004652:	601a      	str	r2, [r3, #0]
 8004654:	e0de      	b.n	8004814 <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8004656:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004658:	2b08      	cmp	r3, #8
 800465a:	d02e      	beq.n	80046ba <I2C_Master_ADDR+0x1b2>
 800465c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800465e:	2b20      	cmp	r3, #32
 8004660:	d02b      	beq.n	80046ba <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8004662:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004664:	2b12      	cmp	r3, #18
 8004666:	d102      	bne.n	800466e <I2C_Master_ADDR+0x166>
 8004668:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800466a:	2b01      	cmp	r3, #1
 800466c:	d125      	bne.n	80046ba <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800466e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004670:	2b04      	cmp	r3, #4
 8004672:	d00e      	beq.n	8004692 <I2C_Master_ADDR+0x18a>
 8004674:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004676:	2b02      	cmp	r3, #2
 8004678:	d00b      	beq.n	8004692 <I2C_Master_ADDR+0x18a>
 800467a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800467c:	2b10      	cmp	r3, #16
 800467e:	d008      	beq.n	8004692 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	681a      	ldr	r2, [r3, #0]
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800468e:	601a      	str	r2, [r3, #0]
 8004690:	e007      	b.n	80046a2 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	681a      	ldr	r2, [r3, #0]
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80046a0:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046a2:	2300      	movs	r3, #0
 80046a4:	61fb      	str	r3, [r7, #28]
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	695b      	ldr	r3, [r3, #20]
 80046ac:	61fb      	str	r3, [r7, #28]
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	699b      	ldr	r3, [r3, #24]
 80046b4:	61fb      	str	r3, [r7, #28]
 80046b6:	69fb      	ldr	r3, [r7, #28]
 80046b8:	e0ac      	b.n	8004814 <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	681a      	ldr	r2, [r3, #0]
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80046c8:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046ca:	2300      	movs	r3, #0
 80046cc:	61bb      	str	r3, [r7, #24]
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	695b      	ldr	r3, [r3, #20]
 80046d4:	61bb      	str	r3, [r7, #24]
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	699b      	ldr	r3, [r3, #24]
 80046dc:	61bb      	str	r3, [r7, #24]
 80046de:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	681a      	ldr	r2, [r3, #0]
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80046ee:	601a      	str	r2, [r3, #0]
 80046f0:	e090      	b.n	8004814 <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046f6:	b29b      	uxth	r3, r3
 80046f8:	2b02      	cmp	r3, #2
 80046fa:	d158      	bne.n	80047ae <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80046fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046fe:	2b04      	cmp	r3, #4
 8004700:	d021      	beq.n	8004746 <I2C_Master_ADDR+0x23e>
 8004702:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004704:	2b02      	cmp	r3, #2
 8004706:	d01e      	beq.n	8004746 <I2C_Master_ADDR+0x23e>
 8004708:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800470a:	2b10      	cmp	r3, #16
 800470c:	d01b      	beq.n	8004746 <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	681a      	ldr	r2, [r3, #0]
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800471c:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800471e:	2300      	movs	r3, #0
 8004720:	617b      	str	r3, [r7, #20]
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	695b      	ldr	r3, [r3, #20]
 8004728:	617b      	str	r3, [r7, #20]
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	699b      	ldr	r3, [r3, #24]
 8004730:	617b      	str	r3, [r7, #20]
 8004732:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	681a      	ldr	r2, [r3, #0]
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004742:	601a      	str	r2, [r3, #0]
 8004744:	e012      	b.n	800476c <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	681a      	ldr	r2, [r3, #0]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004754:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004756:	2300      	movs	r3, #0
 8004758:	613b      	str	r3, [r7, #16]
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	695b      	ldr	r3, [r3, #20]
 8004760:	613b      	str	r3, [r7, #16]
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	699b      	ldr	r3, [r3, #24]
 8004768:	613b      	str	r3, [r7, #16]
 800476a:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	685b      	ldr	r3, [r3, #4]
 8004772:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004776:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800477a:	d14b      	bne.n	8004814 <I2C_Master_ADDR+0x30c>
 800477c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800477e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004782:	d00b      	beq.n	800479c <I2C_Master_ADDR+0x294>
 8004784:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004786:	2b01      	cmp	r3, #1
 8004788:	d008      	beq.n	800479c <I2C_Master_ADDR+0x294>
 800478a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800478c:	2b08      	cmp	r3, #8
 800478e:	d005      	beq.n	800479c <I2C_Master_ADDR+0x294>
 8004790:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004792:	2b10      	cmp	r3, #16
 8004794:	d002      	beq.n	800479c <I2C_Master_ADDR+0x294>
 8004796:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004798:	2b20      	cmp	r3, #32
 800479a:	d13b      	bne.n	8004814 <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	685a      	ldr	r2, [r3, #4]
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80047aa:	605a      	str	r2, [r3, #4]
 80047ac:	e032      	b.n	8004814 <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	681a      	ldr	r2, [r3, #0]
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80047bc:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	685b      	ldr	r3, [r3, #4]
 80047c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80047c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80047cc:	d117      	bne.n	80047fe <I2C_Master_ADDR+0x2f6>
 80047ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047d0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80047d4:	d00b      	beq.n	80047ee <I2C_Master_ADDR+0x2e6>
 80047d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047d8:	2b01      	cmp	r3, #1
 80047da:	d008      	beq.n	80047ee <I2C_Master_ADDR+0x2e6>
 80047dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047de:	2b08      	cmp	r3, #8
 80047e0:	d005      	beq.n	80047ee <I2C_Master_ADDR+0x2e6>
 80047e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047e4:	2b10      	cmp	r3, #16
 80047e6:	d002      	beq.n	80047ee <I2C_Master_ADDR+0x2e6>
 80047e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047ea:	2b20      	cmp	r3, #32
 80047ec:	d107      	bne.n	80047fe <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	685a      	ldr	r2, [r3, #4]
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80047fc:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047fe:	2300      	movs	r3, #0
 8004800:	60fb      	str	r3, [r7, #12]
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	695b      	ldr	r3, [r3, #20]
 8004808:	60fb      	str	r3, [r7, #12]
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	699b      	ldr	r3, [r3, #24]
 8004810:	60fb      	str	r3, [r7, #12]
 8004812:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2200      	movs	r2, #0
 8004818:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 800481a:	e00b      	b.n	8004834 <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800481c:	2300      	movs	r3, #0
 800481e:	60bb      	str	r3, [r7, #8]
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	695b      	ldr	r3, [r3, #20]
 8004826:	60bb      	str	r3, [r7, #8]
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	699b      	ldr	r3, [r3, #24]
 800482e:	60bb      	str	r3, [r7, #8]
 8004830:	68bb      	ldr	r3, [r7, #8]
}
 8004832:	e7ff      	b.n	8004834 <I2C_Master_ADDR+0x32c>
 8004834:	bf00      	nop
 8004836:	3744      	adds	r7, #68	@ 0x44
 8004838:	46bd      	mov	sp, r7
 800483a:	bc80      	pop	{r7}
 800483c:	4770      	bx	lr

0800483e <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800483e:	b580      	push	{r7, lr}
 8004840:	b084      	sub	sp, #16
 8004842:	af00      	add	r7, sp, #0
 8004844:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800484c:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004852:	b29b      	uxth	r3, r3
 8004854:	2b00      	cmp	r3, #0
 8004856:	d02b      	beq.n	80048b0 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800485c:	781a      	ldrb	r2, [r3, #0]
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004868:	1c5a      	adds	r2, r3, #1
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004872:	b29b      	uxth	r3, r3
 8004874:	3b01      	subs	r3, #1
 8004876:	b29a      	uxth	r2, r3
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004880:	b29b      	uxth	r3, r3
 8004882:	2b00      	cmp	r3, #0
 8004884:	d114      	bne.n	80048b0 <I2C_SlaveTransmit_TXE+0x72>
 8004886:	7bfb      	ldrb	r3, [r7, #15]
 8004888:	2b29      	cmp	r3, #41	@ 0x29
 800488a:	d111      	bne.n	80048b0 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	685a      	ldr	r2, [r3, #4]
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800489a:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2221      	movs	r2, #33	@ 0x21
 80048a0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	2228      	movs	r2, #40	@ 0x28
 80048a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80048aa:	6878      	ldr	r0, [r7, #4]
 80048ac:	f7fc fe29 	bl	8001502 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80048b0:	bf00      	nop
 80048b2:	3710      	adds	r7, #16
 80048b4:	46bd      	mov	sp, r7
 80048b6:	bd80      	pop	{r7, pc}

080048b8 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80048b8:	b480      	push	{r7}
 80048ba:	b083      	sub	sp, #12
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048c4:	b29b      	uxth	r3, r3
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d011      	beq.n	80048ee <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ce:	781a      	ldrb	r2, [r3, #0]
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048da:	1c5a      	adds	r2, r3, #1
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048e4:	b29b      	uxth	r3, r3
 80048e6:	3b01      	subs	r3, #1
 80048e8:	b29a      	uxth	r2, r3
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80048ee:	bf00      	nop
 80048f0:	370c      	adds	r7, #12
 80048f2:	46bd      	mov	sp, r7
 80048f4:	bc80      	pop	{r7}
 80048f6:	4770      	bx	lr

080048f8 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b084      	sub	sp, #16
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004906:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800490c:	b29b      	uxth	r3, r3
 800490e:	2b00      	cmp	r3, #0
 8004910:	d02c      	beq.n	800496c <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	691a      	ldr	r2, [r3, #16]
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800491c:	b2d2      	uxtb	r2, r2
 800491e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004924:	1c5a      	adds	r2, r3, #1
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800492e:	b29b      	uxth	r3, r3
 8004930:	3b01      	subs	r3, #1
 8004932:	b29a      	uxth	r2, r3
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800493c:	b29b      	uxth	r3, r3
 800493e:	2b00      	cmp	r3, #0
 8004940:	d114      	bne.n	800496c <I2C_SlaveReceive_RXNE+0x74>
 8004942:	7bfb      	ldrb	r3, [r7, #15]
 8004944:	2b2a      	cmp	r3, #42	@ 0x2a
 8004946:	d111      	bne.n	800496c <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	685a      	ldr	r2, [r3, #4]
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004956:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2222      	movs	r2, #34	@ 0x22
 800495c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2228      	movs	r2, #40	@ 0x28
 8004962:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004966:	6878      	ldr	r0, [r7, #4]
 8004968:	f7fc fdc2 	bl	80014f0 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800496c:	bf00      	nop
 800496e:	3710      	adds	r7, #16
 8004970:	46bd      	mov	sp, r7
 8004972:	bd80      	pop	{r7, pc}

08004974 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004974:	b480      	push	{r7}
 8004976:	b083      	sub	sp, #12
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004980:	b29b      	uxth	r3, r3
 8004982:	2b00      	cmp	r3, #0
 8004984:	d012      	beq.n	80049ac <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	691a      	ldr	r2, [r3, #16]
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004990:	b2d2      	uxtb	r2, r2
 8004992:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004998:	1c5a      	adds	r2, r3, #1
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049a2:	b29b      	uxth	r3, r3
 80049a4:	3b01      	subs	r3, #1
 80049a6:	b29a      	uxth	r2, r3
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80049ac:	bf00      	nop
 80049ae:	370c      	adds	r7, #12
 80049b0:	46bd      	mov	sp, r7
 80049b2:	bc80      	pop	{r7}
 80049b4:	4770      	bx	lr

080049b6 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80049b6:	b580      	push	{r7, lr}
 80049b8:	b084      	sub	sp, #16
 80049ba:	af00      	add	r7, sp, #0
 80049bc:	6078      	str	r0, [r7, #4]
 80049be:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80049c0:	2300      	movs	r3, #0
 80049c2:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049ca:	b2db      	uxtb	r3, r3
 80049cc:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80049d0:	2b28      	cmp	r3, #40	@ 0x28
 80049d2:	d127      	bne.n	8004a24 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	685a      	ldr	r2, [r3, #4]
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80049e2:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	089b      	lsrs	r3, r3, #2
 80049e8:	f003 0301 	and.w	r3, r3, #1
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d101      	bne.n	80049f4 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80049f0:	2301      	movs	r3, #1
 80049f2:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	09db      	lsrs	r3, r3, #7
 80049f8:	f003 0301 	and.w	r3, r3, #1
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d103      	bne.n	8004a08 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	68db      	ldr	r3, [r3, #12]
 8004a04:	81bb      	strh	r3, [r7, #12]
 8004a06:	e002      	b.n	8004a0e <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	699b      	ldr	r3, [r3, #24]
 8004a0c:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	2200      	movs	r2, #0
 8004a12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8004a16:	89ba      	ldrh	r2, [r7, #12]
 8004a18:	7bfb      	ldrb	r3, [r7, #15]
 8004a1a:	4619      	mov	r1, r3
 8004a1c:	6878      	ldr	r0, [r7, #4]
 8004a1e:	f7fc fcef 	bl	8001400 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004a22:	e00e      	b.n	8004a42 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a24:	2300      	movs	r3, #0
 8004a26:	60bb      	str	r3, [r7, #8]
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	695b      	ldr	r3, [r3, #20]
 8004a2e:	60bb      	str	r3, [r7, #8]
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	699b      	ldr	r3, [r3, #24]
 8004a36:	60bb      	str	r3, [r7, #8]
 8004a38:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8004a42:	bf00      	nop
 8004a44:	3710      	adds	r7, #16
 8004a46:	46bd      	mov	sp, r7
 8004a48:	bd80      	pop	{r7, pc}
	...

08004a4c <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b084      	sub	sp, #16
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a5a:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	685a      	ldr	r2, [r3, #4]
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004a6a:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8004a6c:	2300      	movs	r3, #0
 8004a6e:	60bb      	str	r3, [r7, #8]
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	695b      	ldr	r3, [r3, #20]
 8004a76:	60bb      	str	r3, [r7, #8]
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	681a      	ldr	r2, [r3, #0]
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f042 0201 	orr.w	r2, r2, #1
 8004a86:	601a      	str	r2, [r3, #0]
 8004a88:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	681a      	ldr	r2, [r3, #0]
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a98:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	685b      	ldr	r3, [r3, #4]
 8004aa0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004aa4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004aa8:	d172      	bne.n	8004b90 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004aaa:	7bfb      	ldrb	r3, [r7, #15]
 8004aac:	2b22      	cmp	r3, #34	@ 0x22
 8004aae:	d002      	beq.n	8004ab6 <I2C_Slave_STOPF+0x6a>
 8004ab0:	7bfb      	ldrb	r3, [r7, #15]
 8004ab2:	2b2a      	cmp	r3, #42	@ 0x2a
 8004ab4:	d135      	bne.n	8004b22 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	685b      	ldr	r3, [r3, #4]
 8004abe:	b29a      	uxth	r2, r3
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ac8:	b29b      	uxth	r3, r3
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d005      	beq.n	8004ada <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ad2:	f043 0204 	orr.w	r2, r3, #4
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	685a      	ldr	r2, [r3, #4]
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004ae8:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004aee:	4618      	mov	r0, r3
 8004af0:	f7fe f976 	bl	8002de0 <HAL_DMA_GetState>
 8004af4:	4603      	mov	r3, r0
 8004af6:	2b01      	cmp	r3, #1
 8004af8:	d049      	beq.n	8004b8e <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004afe:	4a69      	ldr	r2, [pc, #420]	@ (8004ca4 <I2C_Slave_STOPF+0x258>)
 8004b00:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b06:	4618      	mov	r0, r3
 8004b08:	f7fd ffec 	bl	8002ae4 <HAL_DMA_Abort_IT>
 8004b0c:	4603      	mov	r3, r0
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d03d      	beq.n	8004b8e <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b18:	687a      	ldr	r2, [r7, #4]
 8004b1a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004b1c:	4610      	mov	r0, r2
 8004b1e:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004b20:	e035      	b.n	8004b8e <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	685b      	ldr	r3, [r3, #4]
 8004b2a:	b29a      	uxth	r2, r3
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b34:	b29b      	uxth	r3, r3
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d005      	beq.n	8004b46 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b3e:	f043 0204 	orr.w	r2, r3, #4
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	685a      	ldr	r2, [r3, #4]
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004b54:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	f7fe f940 	bl	8002de0 <HAL_DMA_GetState>
 8004b60:	4603      	mov	r3, r0
 8004b62:	2b01      	cmp	r3, #1
 8004b64:	d014      	beq.n	8004b90 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b6a:	4a4e      	ldr	r2, [pc, #312]	@ (8004ca4 <I2C_Slave_STOPF+0x258>)
 8004b6c:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b72:	4618      	mov	r0, r3
 8004b74:	f7fd ffb6 	bl	8002ae4 <HAL_DMA_Abort_IT>
 8004b78:	4603      	mov	r3, r0
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d008      	beq.n	8004b90 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b84:	687a      	ldr	r2, [r7, #4]
 8004b86:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004b88:	4610      	mov	r0, r2
 8004b8a:	4798      	blx	r3
 8004b8c:	e000      	b.n	8004b90 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004b8e:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b94:	b29b      	uxth	r3, r3
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d03e      	beq.n	8004c18 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	695b      	ldr	r3, [r3, #20]
 8004ba0:	f003 0304 	and.w	r3, r3, #4
 8004ba4:	2b04      	cmp	r3, #4
 8004ba6:	d112      	bne.n	8004bce <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	691a      	ldr	r2, [r3, #16]
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bb2:	b2d2      	uxtb	r2, r2
 8004bb4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bba:	1c5a      	adds	r2, r3, #1
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bc4:	b29b      	uxth	r3, r3
 8004bc6:	3b01      	subs	r3, #1
 8004bc8:	b29a      	uxth	r2, r3
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	695b      	ldr	r3, [r3, #20]
 8004bd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bd8:	2b40      	cmp	r3, #64	@ 0x40
 8004bda:	d112      	bne.n	8004c02 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	691a      	ldr	r2, [r3, #16]
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004be6:	b2d2      	uxtb	r2, r2
 8004be8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bee:	1c5a      	adds	r2, r3, #1
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bf8:	b29b      	uxth	r3, r3
 8004bfa:	3b01      	subs	r3, #1
 8004bfc:	b29a      	uxth	r2, r3
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c06:	b29b      	uxth	r3, r3
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d005      	beq.n	8004c18 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c10:	f043 0204 	orr.w	r2, r3, #4
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d003      	beq.n	8004c28 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8004c20:	6878      	ldr	r0, [r7, #4]
 8004c22:	f000 f8b7 	bl	8004d94 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8004c26:	e039      	b.n	8004c9c <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004c28:	7bfb      	ldrb	r3, [r7, #15]
 8004c2a:	2b2a      	cmp	r3, #42	@ 0x2a
 8004c2c:	d109      	bne.n	8004c42 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	2200      	movs	r2, #0
 8004c32:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2228      	movs	r2, #40	@ 0x28
 8004c38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004c3c:	6878      	ldr	r0, [r7, #4]
 8004c3e:	f7fc fc57 	bl	80014f0 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c48:	b2db      	uxtb	r3, r3
 8004c4a:	2b28      	cmp	r3, #40	@ 0x28
 8004c4c:	d111      	bne.n	8004c72 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	4a15      	ldr	r2, [pc, #84]	@ (8004ca8 <I2C_Slave_STOPF+0x25c>)
 8004c52:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2200      	movs	r2, #0
 8004c58:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	2220      	movs	r2, #32
 8004c5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	2200      	movs	r2, #0
 8004c66:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8004c6a:	6878      	ldr	r0, [r7, #4]
 8004c6c:	f7fc fbbc 	bl	80013e8 <HAL_I2C_ListenCpltCallback>
}
 8004c70:	e014      	b.n	8004c9c <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c76:	2b22      	cmp	r3, #34	@ 0x22
 8004c78:	d002      	beq.n	8004c80 <I2C_Slave_STOPF+0x234>
 8004c7a:	7bfb      	ldrb	r3, [r7, #15]
 8004c7c:	2b22      	cmp	r3, #34	@ 0x22
 8004c7e:	d10d      	bne.n	8004c9c <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2200      	movs	r2, #0
 8004c84:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2220      	movs	r2, #32
 8004c8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	2200      	movs	r2, #0
 8004c92:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004c96:	6878      	ldr	r0, [r7, #4]
 8004c98:	f7fc fc2a 	bl	80014f0 <HAL_I2C_SlaveRxCpltCallback>
}
 8004c9c:	bf00      	nop
 8004c9e:	3710      	adds	r7, #16
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	bd80      	pop	{r7, pc}
 8004ca4:	08004ff9 	.word	0x08004ff9
 8004ca8:	ffff0000 	.word	0xffff0000

08004cac <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	b084      	sub	sp, #16
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004cba:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cc0:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8004cc2:	68bb      	ldr	r3, [r7, #8]
 8004cc4:	2b08      	cmp	r3, #8
 8004cc6:	d002      	beq.n	8004cce <I2C_Slave_AF+0x22>
 8004cc8:	68bb      	ldr	r3, [r7, #8]
 8004cca:	2b20      	cmp	r3, #32
 8004ccc:	d129      	bne.n	8004d22 <I2C_Slave_AF+0x76>
 8004cce:	7bfb      	ldrb	r3, [r7, #15]
 8004cd0:	2b28      	cmp	r3, #40	@ 0x28
 8004cd2:	d126      	bne.n	8004d22 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	4a2e      	ldr	r2, [pc, #184]	@ (8004d90 <I2C_Slave_AF+0xe4>)
 8004cd8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	685a      	ldr	r2, [r3, #4]
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004ce8:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004cf2:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	681a      	ldr	r2, [r3, #0]
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d02:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2200      	movs	r2, #0
 8004d08:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	2220      	movs	r2, #32
 8004d0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2200      	movs	r2, #0
 8004d16:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004d1a:	6878      	ldr	r0, [r7, #4]
 8004d1c:	f7fc fb64 	bl	80013e8 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8004d20:	e031      	b.n	8004d86 <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004d22:	7bfb      	ldrb	r3, [r7, #15]
 8004d24:	2b21      	cmp	r3, #33	@ 0x21
 8004d26:	d129      	bne.n	8004d7c <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	4a19      	ldr	r2, [pc, #100]	@ (8004d90 <I2C_Slave_AF+0xe4>)
 8004d2c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	2221      	movs	r2, #33	@ 0x21
 8004d32:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2220      	movs	r2, #32
 8004d38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2200      	movs	r2, #0
 8004d40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	685a      	ldr	r2, [r3, #4]
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004d52:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004d5c:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	681a      	ldr	r2, [r3, #0]
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d6c:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8004d6e:	6878      	ldr	r0, [r7, #4]
 8004d70:	f7fe fc53 	bl	800361a <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004d74:	6878      	ldr	r0, [r7, #4]
 8004d76:	f7fc fbc4 	bl	8001502 <HAL_I2C_SlaveTxCpltCallback>
}
 8004d7a:	e004      	b.n	8004d86 <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004d84:	615a      	str	r2, [r3, #20]
}
 8004d86:	bf00      	nop
 8004d88:	3710      	adds	r7, #16
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	bd80      	pop	{r7, pc}
 8004d8e:	bf00      	nop
 8004d90:	ffff0000 	.word	0xffff0000

08004d94 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8004d94:	b580      	push	{r7, lr}
 8004d96:	b084      	sub	sp, #16
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004da2:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004daa:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004dac:	7bbb      	ldrb	r3, [r7, #14]
 8004dae:	2b10      	cmp	r3, #16
 8004db0:	d002      	beq.n	8004db8 <I2C_ITError+0x24>
 8004db2:	7bbb      	ldrb	r3, [r7, #14]
 8004db4:	2b40      	cmp	r3, #64	@ 0x40
 8004db6:	d10a      	bne.n	8004dce <I2C_ITError+0x3a>
 8004db8:	7bfb      	ldrb	r3, [r7, #15]
 8004dba:	2b22      	cmp	r3, #34	@ 0x22
 8004dbc:	d107      	bne.n	8004dce <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	681a      	ldr	r2, [r3, #0]
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004dcc:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004dce:	7bfb      	ldrb	r3, [r7, #15]
 8004dd0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004dd4:	2b28      	cmp	r3, #40	@ 0x28
 8004dd6:	d107      	bne.n	8004de8 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2200      	movs	r2, #0
 8004ddc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2228      	movs	r2, #40	@ 0x28
 8004de2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8004de6:	e015      	b.n	8004e14 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	685b      	ldr	r3, [r3, #4]
 8004dee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004df2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004df6:	d00a      	beq.n	8004e0e <I2C_ITError+0x7a>
 8004df8:	7bfb      	ldrb	r3, [r7, #15]
 8004dfa:	2b60      	cmp	r3, #96	@ 0x60
 8004dfc:	d007      	beq.n	8004e0e <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	2220      	movs	r2, #32
 8004e02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	2200      	movs	r2, #0
 8004e0a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	2200      	movs	r2, #0
 8004e12:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	685b      	ldr	r3, [r3, #4]
 8004e1a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004e1e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004e22:	d162      	bne.n	8004eea <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	685a      	ldr	r2, [r3, #4]
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004e32:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e38:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004e3c:	b2db      	uxtb	r3, r3
 8004e3e:	2b01      	cmp	r3, #1
 8004e40:	d020      	beq.n	8004e84 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e46:	4a6a      	ldr	r2, [pc, #424]	@ (8004ff0 <I2C_ITError+0x25c>)
 8004e48:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e4e:	4618      	mov	r0, r3
 8004e50:	f7fd fe48 	bl	8002ae4 <HAL_DMA_Abort_IT>
 8004e54:	4603      	mov	r3, r0
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	f000 8089 	beq.w	8004f6e <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	681a      	ldr	r2, [r3, #0]
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f022 0201 	bic.w	r2, r2, #1
 8004e6a:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2220      	movs	r2, #32
 8004e70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e7a:	687a      	ldr	r2, [r7, #4]
 8004e7c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004e7e:	4610      	mov	r0, r2
 8004e80:	4798      	blx	r3
 8004e82:	e074      	b.n	8004f6e <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e88:	4a59      	ldr	r2, [pc, #356]	@ (8004ff0 <I2C_ITError+0x25c>)
 8004e8a:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e90:	4618      	mov	r0, r3
 8004e92:	f7fd fe27 	bl	8002ae4 <HAL_DMA_Abort_IT>
 8004e96:	4603      	mov	r3, r0
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d068      	beq.n	8004f6e <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	695b      	ldr	r3, [r3, #20]
 8004ea2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ea6:	2b40      	cmp	r3, #64	@ 0x40
 8004ea8:	d10b      	bne.n	8004ec2 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	691a      	ldr	r2, [r3, #16]
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eb4:	b2d2      	uxtb	r2, r2
 8004eb6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ebc:	1c5a      	adds	r2, r3, #1
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	681a      	ldr	r2, [r3, #0]
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f022 0201 	bic.w	r2, r2, #1
 8004ed0:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2220      	movs	r2, #32
 8004ed6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ede:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ee0:	687a      	ldr	r2, [r7, #4]
 8004ee2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004ee4:	4610      	mov	r0, r2
 8004ee6:	4798      	blx	r3
 8004ee8:	e041      	b.n	8004f6e <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ef0:	b2db      	uxtb	r3, r3
 8004ef2:	2b60      	cmp	r3, #96	@ 0x60
 8004ef4:	d125      	bne.n	8004f42 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	2220      	movs	r2, #32
 8004efa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2200      	movs	r2, #0
 8004f02:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	695b      	ldr	r3, [r3, #20]
 8004f0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f0e:	2b40      	cmp	r3, #64	@ 0x40
 8004f10:	d10b      	bne.n	8004f2a <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	691a      	ldr	r2, [r3, #16]
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f1c:	b2d2      	uxtb	r2, r2
 8004f1e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f24:	1c5a      	adds	r2, r3, #1
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	681a      	ldr	r2, [r3, #0]
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f022 0201 	bic.w	r2, r2, #1
 8004f38:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004f3a:	6878      	ldr	r0, [r7, #4]
 8004f3c:	f7fe fede 	bl	8003cfc <HAL_I2C_AbortCpltCallback>
 8004f40:	e015      	b.n	8004f6e <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	695b      	ldr	r3, [r3, #20]
 8004f48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f4c:	2b40      	cmp	r3, #64	@ 0x40
 8004f4e:	d10b      	bne.n	8004f68 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	691a      	ldr	r2, [r3, #16]
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f5a:	b2d2      	uxtb	r2, r2
 8004f5c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f62:	1c5a      	adds	r2, r3, #1
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004f68:	6878      	ldr	r0, [r7, #4]
 8004f6a:	f7fc fad3 	bl	8001514 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f72:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004f74:	68bb      	ldr	r3, [r7, #8]
 8004f76:	f003 0301 	and.w	r3, r3, #1
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d10e      	bne.n	8004f9c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004f7e:	68bb      	ldr	r3, [r7, #8]
 8004f80:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d109      	bne.n	8004f9c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004f88:	68bb      	ldr	r3, [r7, #8]
 8004f8a:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d104      	bne.n	8004f9c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8004f92:	68bb      	ldr	r3, [r7, #8]
 8004f94:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d007      	beq.n	8004fac <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	685a      	ldr	r2, [r3, #4]
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004faa:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004fb2:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fb8:	f003 0304 	and.w	r3, r3, #4
 8004fbc:	2b04      	cmp	r3, #4
 8004fbe:	d113      	bne.n	8004fe8 <I2C_ITError+0x254>
 8004fc0:	7bfb      	ldrb	r3, [r7, #15]
 8004fc2:	2b28      	cmp	r3, #40	@ 0x28
 8004fc4:	d110      	bne.n	8004fe8 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	4a0a      	ldr	r2, [pc, #40]	@ (8004ff4 <I2C_ITError+0x260>)
 8004fca:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2200      	movs	r2, #0
 8004fd0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2220      	movs	r2, #32
 8004fd6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2200      	movs	r2, #0
 8004fde:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004fe2:	6878      	ldr	r0, [r7, #4]
 8004fe4:	f7fc fa00 	bl	80013e8 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004fe8:	bf00      	nop
 8004fea:	3710      	adds	r7, #16
 8004fec:	46bd      	mov	sp, r7
 8004fee:	bd80      	pop	{r7, pc}
 8004ff0:	08004ff9 	.word	0x08004ff9
 8004ff4:	ffff0000 	.word	0xffff0000

08004ff8 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b086      	sub	sp, #24
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005000:	2300      	movs	r3, #0
 8005002:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005008:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800500a:	697b      	ldr	r3, [r7, #20]
 800500c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005010:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8005012:	4b4b      	ldr	r3, [pc, #300]	@ (8005140 <I2C_DMAAbort+0x148>)
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	08db      	lsrs	r3, r3, #3
 8005018:	4a4a      	ldr	r2, [pc, #296]	@ (8005144 <I2C_DMAAbort+0x14c>)
 800501a:	fba2 2303 	umull	r2, r3, r2, r3
 800501e:	0a1a      	lsrs	r2, r3, #8
 8005020:	4613      	mov	r3, r2
 8005022:	009b      	lsls	r3, r3, #2
 8005024:	4413      	add	r3, r2
 8005026:	00da      	lsls	r2, r3, #3
 8005028:	1ad3      	subs	r3, r2, r3
 800502a:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	2b00      	cmp	r3, #0
 8005030:	d106      	bne.n	8005040 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005032:	697b      	ldr	r3, [r7, #20]
 8005034:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005036:	f043 0220 	orr.w	r2, r3, #32
 800503a:	697b      	ldr	r3, [r7, #20]
 800503c:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 800503e:	e00a      	b.n	8005056 <I2C_DMAAbort+0x5e>
    }
    count--;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	3b01      	subs	r3, #1
 8005044:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005046:	697b      	ldr	r3, [r7, #20]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005050:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005054:	d0ea      	beq.n	800502c <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005056:	697b      	ldr	r3, [r7, #20]
 8005058:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800505a:	2b00      	cmp	r3, #0
 800505c:	d003      	beq.n	8005066 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800505e:	697b      	ldr	r3, [r7, #20]
 8005060:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005062:	2200      	movs	r2, #0
 8005064:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 8005066:	697b      	ldr	r3, [r7, #20]
 8005068:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800506a:	2b00      	cmp	r3, #0
 800506c:	d003      	beq.n	8005076 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800506e:	697b      	ldr	r3, [r7, #20]
 8005070:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005072:	2200      	movs	r2, #0
 8005074:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005076:	697b      	ldr	r3, [r7, #20]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	681a      	ldr	r2, [r3, #0]
 800507c:	697b      	ldr	r3, [r7, #20]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005084:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8005086:	697b      	ldr	r3, [r7, #20]
 8005088:	2200      	movs	r2, #0
 800508a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 800508c:	697b      	ldr	r3, [r7, #20]
 800508e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005090:	2b00      	cmp	r3, #0
 8005092:	d003      	beq.n	800509c <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8005094:	697b      	ldr	r3, [r7, #20]
 8005096:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005098:	2200      	movs	r2, #0
 800509a:	635a      	str	r2, [r3, #52]	@ 0x34
  }
  if (hi2c->hdmarx != NULL)
 800509c:	697b      	ldr	r3, [r7, #20]
 800509e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d003      	beq.n	80050ac <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80050a4:	697b      	ldr	r3, [r7, #20]
 80050a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050a8:	2200      	movs	r2, #0
 80050aa:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80050ac:	697b      	ldr	r3, [r7, #20]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	681a      	ldr	r2, [r3, #0]
 80050b2:	697b      	ldr	r3, [r7, #20]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f022 0201 	bic.w	r2, r2, #1
 80050ba:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80050bc:	697b      	ldr	r3, [r7, #20]
 80050be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050c2:	b2db      	uxtb	r3, r3
 80050c4:	2b60      	cmp	r3, #96	@ 0x60
 80050c6:	d10e      	bne.n	80050e6 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80050c8:	697b      	ldr	r3, [r7, #20]
 80050ca:	2220      	movs	r2, #32
 80050cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80050d0:	697b      	ldr	r3, [r7, #20]
 80050d2:	2200      	movs	r2, #0
 80050d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80050d8:	697b      	ldr	r3, [r7, #20]
 80050da:	2200      	movs	r2, #0
 80050dc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80050de:	6978      	ldr	r0, [r7, #20]
 80050e0:	f7fe fe0c 	bl	8003cfc <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80050e4:	e027      	b.n	8005136 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80050e6:	7cfb      	ldrb	r3, [r7, #19]
 80050e8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80050ec:	2b28      	cmp	r3, #40	@ 0x28
 80050ee:	d117      	bne.n	8005120 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80050f0:	697b      	ldr	r3, [r7, #20]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	681a      	ldr	r2, [r3, #0]
 80050f6:	697b      	ldr	r3, [r7, #20]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f042 0201 	orr.w	r2, r2, #1
 80050fe:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005100:	697b      	ldr	r3, [r7, #20]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	681a      	ldr	r2, [r3, #0]
 8005106:	697b      	ldr	r3, [r7, #20]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800510e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005110:	697b      	ldr	r3, [r7, #20]
 8005112:	2200      	movs	r2, #0
 8005114:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005116:	697b      	ldr	r3, [r7, #20]
 8005118:	2228      	movs	r2, #40	@ 0x28
 800511a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800511e:	e007      	b.n	8005130 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8005120:	697b      	ldr	r3, [r7, #20]
 8005122:	2220      	movs	r2, #32
 8005124:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005128:	697b      	ldr	r3, [r7, #20]
 800512a:	2200      	movs	r2, #0
 800512c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8005130:	6978      	ldr	r0, [r7, #20]
 8005132:	f7fc f9ef 	bl	8001514 <HAL_I2C_ErrorCallback>
}
 8005136:	bf00      	nop
 8005138:	3718      	adds	r7, #24
 800513a:	46bd      	mov	sp, r7
 800513c:	bd80      	pop	{r7, pc}
 800513e:	bf00      	nop
 8005140:	20000004 	.word	0x20000004
 8005144:	14f8b589 	.word	0x14f8b589

08005148 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8005148:	b480      	push	{r7}
 800514a:	b085      	sub	sp, #20
 800514c:	af00      	add	r7, sp, #0
 800514e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005150:	2300      	movs	r3, #0
 8005152:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8005154:	4b13      	ldr	r3, [pc, #76]	@ (80051a4 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	08db      	lsrs	r3, r3, #3
 800515a:	4a13      	ldr	r2, [pc, #76]	@ (80051a8 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 800515c:	fba2 2303 	umull	r2, r3, r2, r3
 8005160:	0a1a      	lsrs	r2, r3, #8
 8005162:	4613      	mov	r3, r2
 8005164:	009b      	lsls	r3, r3, #2
 8005166:	4413      	add	r3, r2
 8005168:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	3b01      	subs	r3, #1
 800516e:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	2b00      	cmp	r3, #0
 8005174:	d107      	bne.n	8005186 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800517a:	f043 0220 	orr.w	r2, r3, #32
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8005182:	2301      	movs	r3, #1
 8005184:	e008      	b.n	8005198 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005190:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005194:	d0e9      	beq.n	800516a <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8005196:	2300      	movs	r3, #0
}
 8005198:	4618      	mov	r0, r3
 800519a:	3714      	adds	r7, #20
 800519c:	46bd      	mov	sp, r7
 800519e:	bc80      	pop	{r7}
 80051a0:	4770      	bx	lr
 80051a2:	bf00      	nop
 80051a4:	20000004 	.word	0x20000004
 80051a8:	14f8b589 	.word	0x14f8b589

080051ac <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80051ac:	b480      	push	{r7}
 80051ae:	b083      	sub	sp, #12
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051b8:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80051bc:	d103      	bne.n	80051c6 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	2201      	movs	r2, #1
 80051c2:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80051c4:	e007      	b.n	80051d6 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051ca:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80051ce:	d102      	bne.n	80051d6 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2208      	movs	r2, #8
 80051d4:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 80051d6:	bf00      	nop
 80051d8:	370c      	adds	r7, #12
 80051da:	46bd      	mov	sp, r7
 80051dc:	bc80      	pop	{r7}
 80051de:	4770      	bx	lr

080051e0 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80051e0:	b480      	push	{r7}
 80051e2:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 80051e4:	4b03      	ldr	r3, [pc, #12]	@ (80051f4 <HAL_PWR_EnableBkUpAccess+0x14>)
 80051e6:	2201      	movs	r2, #1
 80051e8:	601a      	str	r2, [r3, #0]
}
 80051ea:	bf00      	nop
 80051ec:	46bd      	mov	sp, r7
 80051ee:	bc80      	pop	{r7}
 80051f0:	4770      	bx	lr
 80051f2:	bf00      	nop
 80051f4:	420e0020 	.word	0x420e0020

080051f8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b086      	sub	sp, #24
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2b00      	cmp	r3, #0
 8005204:	d101      	bne.n	800520a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005206:	2301      	movs	r3, #1
 8005208:	e272      	b.n	80056f0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f003 0301 	and.w	r3, r3, #1
 8005212:	2b00      	cmp	r3, #0
 8005214:	f000 8087 	beq.w	8005326 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005218:	4b92      	ldr	r3, [pc, #584]	@ (8005464 <HAL_RCC_OscConfig+0x26c>)
 800521a:	685b      	ldr	r3, [r3, #4]
 800521c:	f003 030c 	and.w	r3, r3, #12
 8005220:	2b04      	cmp	r3, #4
 8005222:	d00c      	beq.n	800523e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005224:	4b8f      	ldr	r3, [pc, #572]	@ (8005464 <HAL_RCC_OscConfig+0x26c>)
 8005226:	685b      	ldr	r3, [r3, #4]
 8005228:	f003 030c 	and.w	r3, r3, #12
 800522c:	2b08      	cmp	r3, #8
 800522e:	d112      	bne.n	8005256 <HAL_RCC_OscConfig+0x5e>
 8005230:	4b8c      	ldr	r3, [pc, #560]	@ (8005464 <HAL_RCC_OscConfig+0x26c>)
 8005232:	685b      	ldr	r3, [r3, #4]
 8005234:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005238:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800523c:	d10b      	bne.n	8005256 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800523e:	4b89      	ldr	r3, [pc, #548]	@ (8005464 <HAL_RCC_OscConfig+0x26c>)
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005246:	2b00      	cmp	r3, #0
 8005248:	d06c      	beq.n	8005324 <HAL_RCC_OscConfig+0x12c>
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	685b      	ldr	r3, [r3, #4]
 800524e:	2b00      	cmp	r3, #0
 8005250:	d168      	bne.n	8005324 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005252:	2301      	movs	r3, #1
 8005254:	e24c      	b.n	80056f0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	685b      	ldr	r3, [r3, #4]
 800525a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800525e:	d106      	bne.n	800526e <HAL_RCC_OscConfig+0x76>
 8005260:	4b80      	ldr	r3, [pc, #512]	@ (8005464 <HAL_RCC_OscConfig+0x26c>)
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	4a7f      	ldr	r2, [pc, #508]	@ (8005464 <HAL_RCC_OscConfig+0x26c>)
 8005266:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800526a:	6013      	str	r3, [r2, #0]
 800526c:	e02e      	b.n	80052cc <HAL_RCC_OscConfig+0xd4>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	685b      	ldr	r3, [r3, #4]
 8005272:	2b00      	cmp	r3, #0
 8005274:	d10c      	bne.n	8005290 <HAL_RCC_OscConfig+0x98>
 8005276:	4b7b      	ldr	r3, [pc, #492]	@ (8005464 <HAL_RCC_OscConfig+0x26c>)
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	4a7a      	ldr	r2, [pc, #488]	@ (8005464 <HAL_RCC_OscConfig+0x26c>)
 800527c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005280:	6013      	str	r3, [r2, #0]
 8005282:	4b78      	ldr	r3, [pc, #480]	@ (8005464 <HAL_RCC_OscConfig+0x26c>)
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	4a77      	ldr	r2, [pc, #476]	@ (8005464 <HAL_RCC_OscConfig+0x26c>)
 8005288:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800528c:	6013      	str	r3, [r2, #0]
 800528e:	e01d      	b.n	80052cc <HAL_RCC_OscConfig+0xd4>
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	685b      	ldr	r3, [r3, #4]
 8005294:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005298:	d10c      	bne.n	80052b4 <HAL_RCC_OscConfig+0xbc>
 800529a:	4b72      	ldr	r3, [pc, #456]	@ (8005464 <HAL_RCC_OscConfig+0x26c>)
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	4a71      	ldr	r2, [pc, #452]	@ (8005464 <HAL_RCC_OscConfig+0x26c>)
 80052a0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80052a4:	6013      	str	r3, [r2, #0]
 80052a6:	4b6f      	ldr	r3, [pc, #444]	@ (8005464 <HAL_RCC_OscConfig+0x26c>)
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	4a6e      	ldr	r2, [pc, #440]	@ (8005464 <HAL_RCC_OscConfig+0x26c>)
 80052ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80052b0:	6013      	str	r3, [r2, #0]
 80052b2:	e00b      	b.n	80052cc <HAL_RCC_OscConfig+0xd4>
 80052b4:	4b6b      	ldr	r3, [pc, #428]	@ (8005464 <HAL_RCC_OscConfig+0x26c>)
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	4a6a      	ldr	r2, [pc, #424]	@ (8005464 <HAL_RCC_OscConfig+0x26c>)
 80052ba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80052be:	6013      	str	r3, [r2, #0]
 80052c0:	4b68      	ldr	r3, [pc, #416]	@ (8005464 <HAL_RCC_OscConfig+0x26c>)
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	4a67      	ldr	r2, [pc, #412]	@ (8005464 <HAL_RCC_OscConfig+0x26c>)
 80052c6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80052ca:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	685b      	ldr	r3, [r3, #4]
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d013      	beq.n	80052fc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052d4:	f7fc fcc0 	bl	8001c58 <HAL_GetTick>
 80052d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80052da:	e008      	b.n	80052ee <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80052dc:	f7fc fcbc 	bl	8001c58 <HAL_GetTick>
 80052e0:	4602      	mov	r2, r0
 80052e2:	693b      	ldr	r3, [r7, #16]
 80052e4:	1ad3      	subs	r3, r2, r3
 80052e6:	2b64      	cmp	r3, #100	@ 0x64
 80052e8:	d901      	bls.n	80052ee <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80052ea:	2303      	movs	r3, #3
 80052ec:	e200      	b.n	80056f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80052ee:	4b5d      	ldr	r3, [pc, #372]	@ (8005464 <HAL_RCC_OscConfig+0x26c>)
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d0f0      	beq.n	80052dc <HAL_RCC_OscConfig+0xe4>
 80052fa:	e014      	b.n	8005326 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052fc:	f7fc fcac 	bl	8001c58 <HAL_GetTick>
 8005300:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005302:	e008      	b.n	8005316 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005304:	f7fc fca8 	bl	8001c58 <HAL_GetTick>
 8005308:	4602      	mov	r2, r0
 800530a:	693b      	ldr	r3, [r7, #16]
 800530c:	1ad3      	subs	r3, r2, r3
 800530e:	2b64      	cmp	r3, #100	@ 0x64
 8005310:	d901      	bls.n	8005316 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005312:	2303      	movs	r3, #3
 8005314:	e1ec      	b.n	80056f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005316:	4b53      	ldr	r3, [pc, #332]	@ (8005464 <HAL_RCC_OscConfig+0x26c>)
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800531e:	2b00      	cmp	r3, #0
 8005320:	d1f0      	bne.n	8005304 <HAL_RCC_OscConfig+0x10c>
 8005322:	e000      	b.n	8005326 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005324:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f003 0302 	and.w	r3, r3, #2
 800532e:	2b00      	cmp	r3, #0
 8005330:	d063      	beq.n	80053fa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005332:	4b4c      	ldr	r3, [pc, #304]	@ (8005464 <HAL_RCC_OscConfig+0x26c>)
 8005334:	685b      	ldr	r3, [r3, #4]
 8005336:	f003 030c 	and.w	r3, r3, #12
 800533a:	2b00      	cmp	r3, #0
 800533c:	d00b      	beq.n	8005356 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800533e:	4b49      	ldr	r3, [pc, #292]	@ (8005464 <HAL_RCC_OscConfig+0x26c>)
 8005340:	685b      	ldr	r3, [r3, #4]
 8005342:	f003 030c 	and.w	r3, r3, #12
 8005346:	2b08      	cmp	r3, #8
 8005348:	d11c      	bne.n	8005384 <HAL_RCC_OscConfig+0x18c>
 800534a:	4b46      	ldr	r3, [pc, #280]	@ (8005464 <HAL_RCC_OscConfig+0x26c>)
 800534c:	685b      	ldr	r3, [r3, #4]
 800534e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005352:	2b00      	cmp	r3, #0
 8005354:	d116      	bne.n	8005384 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005356:	4b43      	ldr	r3, [pc, #268]	@ (8005464 <HAL_RCC_OscConfig+0x26c>)
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f003 0302 	and.w	r3, r3, #2
 800535e:	2b00      	cmp	r3, #0
 8005360:	d005      	beq.n	800536e <HAL_RCC_OscConfig+0x176>
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	691b      	ldr	r3, [r3, #16]
 8005366:	2b01      	cmp	r3, #1
 8005368:	d001      	beq.n	800536e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800536a:	2301      	movs	r3, #1
 800536c:	e1c0      	b.n	80056f0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800536e:	4b3d      	ldr	r3, [pc, #244]	@ (8005464 <HAL_RCC_OscConfig+0x26c>)
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	695b      	ldr	r3, [r3, #20]
 800537a:	00db      	lsls	r3, r3, #3
 800537c:	4939      	ldr	r1, [pc, #228]	@ (8005464 <HAL_RCC_OscConfig+0x26c>)
 800537e:	4313      	orrs	r3, r2
 8005380:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005382:	e03a      	b.n	80053fa <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	691b      	ldr	r3, [r3, #16]
 8005388:	2b00      	cmp	r3, #0
 800538a:	d020      	beq.n	80053ce <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800538c:	4b36      	ldr	r3, [pc, #216]	@ (8005468 <HAL_RCC_OscConfig+0x270>)
 800538e:	2201      	movs	r2, #1
 8005390:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005392:	f7fc fc61 	bl	8001c58 <HAL_GetTick>
 8005396:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005398:	e008      	b.n	80053ac <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800539a:	f7fc fc5d 	bl	8001c58 <HAL_GetTick>
 800539e:	4602      	mov	r2, r0
 80053a0:	693b      	ldr	r3, [r7, #16]
 80053a2:	1ad3      	subs	r3, r2, r3
 80053a4:	2b02      	cmp	r3, #2
 80053a6:	d901      	bls.n	80053ac <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80053a8:	2303      	movs	r3, #3
 80053aa:	e1a1      	b.n	80056f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80053ac:	4b2d      	ldr	r3, [pc, #180]	@ (8005464 <HAL_RCC_OscConfig+0x26c>)
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f003 0302 	and.w	r3, r3, #2
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d0f0      	beq.n	800539a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80053b8:	4b2a      	ldr	r3, [pc, #168]	@ (8005464 <HAL_RCC_OscConfig+0x26c>)
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	695b      	ldr	r3, [r3, #20]
 80053c4:	00db      	lsls	r3, r3, #3
 80053c6:	4927      	ldr	r1, [pc, #156]	@ (8005464 <HAL_RCC_OscConfig+0x26c>)
 80053c8:	4313      	orrs	r3, r2
 80053ca:	600b      	str	r3, [r1, #0]
 80053cc:	e015      	b.n	80053fa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80053ce:	4b26      	ldr	r3, [pc, #152]	@ (8005468 <HAL_RCC_OscConfig+0x270>)
 80053d0:	2200      	movs	r2, #0
 80053d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053d4:	f7fc fc40 	bl	8001c58 <HAL_GetTick>
 80053d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80053da:	e008      	b.n	80053ee <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80053dc:	f7fc fc3c 	bl	8001c58 <HAL_GetTick>
 80053e0:	4602      	mov	r2, r0
 80053e2:	693b      	ldr	r3, [r7, #16]
 80053e4:	1ad3      	subs	r3, r2, r3
 80053e6:	2b02      	cmp	r3, #2
 80053e8:	d901      	bls.n	80053ee <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80053ea:	2303      	movs	r3, #3
 80053ec:	e180      	b.n	80056f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80053ee:	4b1d      	ldr	r3, [pc, #116]	@ (8005464 <HAL_RCC_OscConfig+0x26c>)
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f003 0302 	and.w	r3, r3, #2
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d1f0      	bne.n	80053dc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f003 0308 	and.w	r3, r3, #8
 8005402:	2b00      	cmp	r3, #0
 8005404:	d03a      	beq.n	800547c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	699b      	ldr	r3, [r3, #24]
 800540a:	2b00      	cmp	r3, #0
 800540c:	d019      	beq.n	8005442 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800540e:	4b17      	ldr	r3, [pc, #92]	@ (800546c <HAL_RCC_OscConfig+0x274>)
 8005410:	2201      	movs	r2, #1
 8005412:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005414:	f7fc fc20 	bl	8001c58 <HAL_GetTick>
 8005418:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800541a:	e008      	b.n	800542e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800541c:	f7fc fc1c 	bl	8001c58 <HAL_GetTick>
 8005420:	4602      	mov	r2, r0
 8005422:	693b      	ldr	r3, [r7, #16]
 8005424:	1ad3      	subs	r3, r2, r3
 8005426:	2b02      	cmp	r3, #2
 8005428:	d901      	bls.n	800542e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800542a:	2303      	movs	r3, #3
 800542c:	e160      	b.n	80056f0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800542e:	4b0d      	ldr	r3, [pc, #52]	@ (8005464 <HAL_RCC_OscConfig+0x26c>)
 8005430:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005432:	f003 0302 	and.w	r3, r3, #2
 8005436:	2b00      	cmp	r3, #0
 8005438:	d0f0      	beq.n	800541c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800543a:	2001      	movs	r0, #1
 800543c:	f000 face 	bl	80059dc <RCC_Delay>
 8005440:	e01c      	b.n	800547c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005442:	4b0a      	ldr	r3, [pc, #40]	@ (800546c <HAL_RCC_OscConfig+0x274>)
 8005444:	2200      	movs	r2, #0
 8005446:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005448:	f7fc fc06 	bl	8001c58 <HAL_GetTick>
 800544c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800544e:	e00f      	b.n	8005470 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005450:	f7fc fc02 	bl	8001c58 <HAL_GetTick>
 8005454:	4602      	mov	r2, r0
 8005456:	693b      	ldr	r3, [r7, #16]
 8005458:	1ad3      	subs	r3, r2, r3
 800545a:	2b02      	cmp	r3, #2
 800545c:	d908      	bls.n	8005470 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800545e:	2303      	movs	r3, #3
 8005460:	e146      	b.n	80056f0 <HAL_RCC_OscConfig+0x4f8>
 8005462:	bf00      	nop
 8005464:	40021000 	.word	0x40021000
 8005468:	42420000 	.word	0x42420000
 800546c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005470:	4b92      	ldr	r3, [pc, #584]	@ (80056bc <HAL_RCC_OscConfig+0x4c4>)
 8005472:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005474:	f003 0302 	and.w	r3, r3, #2
 8005478:	2b00      	cmp	r3, #0
 800547a:	d1e9      	bne.n	8005450 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f003 0304 	and.w	r3, r3, #4
 8005484:	2b00      	cmp	r3, #0
 8005486:	f000 80a6 	beq.w	80055d6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800548a:	2300      	movs	r3, #0
 800548c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800548e:	4b8b      	ldr	r3, [pc, #556]	@ (80056bc <HAL_RCC_OscConfig+0x4c4>)
 8005490:	69db      	ldr	r3, [r3, #28]
 8005492:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005496:	2b00      	cmp	r3, #0
 8005498:	d10d      	bne.n	80054b6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800549a:	4b88      	ldr	r3, [pc, #544]	@ (80056bc <HAL_RCC_OscConfig+0x4c4>)
 800549c:	69db      	ldr	r3, [r3, #28]
 800549e:	4a87      	ldr	r2, [pc, #540]	@ (80056bc <HAL_RCC_OscConfig+0x4c4>)
 80054a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80054a4:	61d3      	str	r3, [r2, #28]
 80054a6:	4b85      	ldr	r3, [pc, #532]	@ (80056bc <HAL_RCC_OscConfig+0x4c4>)
 80054a8:	69db      	ldr	r3, [r3, #28]
 80054aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80054ae:	60bb      	str	r3, [r7, #8]
 80054b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80054b2:	2301      	movs	r3, #1
 80054b4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054b6:	4b82      	ldr	r3, [pc, #520]	@ (80056c0 <HAL_RCC_OscConfig+0x4c8>)
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d118      	bne.n	80054f4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80054c2:	4b7f      	ldr	r3, [pc, #508]	@ (80056c0 <HAL_RCC_OscConfig+0x4c8>)
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	4a7e      	ldr	r2, [pc, #504]	@ (80056c0 <HAL_RCC_OscConfig+0x4c8>)
 80054c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80054cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80054ce:	f7fc fbc3 	bl	8001c58 <HAL_GetTick>
 80054d2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054d4:	e008      	b.n	80054e8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80054d6:	f7fc fbbf 	bl	8001c58 <HAL_GetTick>
 80054da:	4602      	mov	r2, r0
 80054dc:	693b      	ldr	r3, [r7, #16]
 80054de:	1ad3      	subs	r3, r2, r3
 80054e0:	2b64      	cmp	r3, #100	@ 0x64
 80054e2:	d901      	bls.n	80054e8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80054e4:	2303      	movs	r3, #3
 80054e6:	e103      	b.n	80056f0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054e8:	4b75      	ldr	r3, [pc, #468]	@ (80056c0 <HAL_RCC_OscConfig+0x4c8>)
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d0f0      	beq.n	80054d6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	68db      	ldr	r3, [r3, #12]
 80054f8:	2b01      	cmp	r3, #1
 80054fa:	d106      	bne.n	800550a <HAL_RCC_OscConfig+0x312>
 80054fc:	4b6f      	ldr	r3, [pc, #444]	@ (80056bc <HAL_RCC_OscConfig+0x4c4>)
 80054fe:	6a1b      	ldr	r3, [r3, #32]
 8005500:	4a6e      	ldr	r2, [pc, #440]	@ (80056bc <HAL_RCC_OscConfig+0x4c4>)
 8005502:	f043 0301 	orr.w	r3, r3, #1
 8005506:	6213      	str	r3, [r2, #32]
 8005508:	e02d      	b.n	8005566 <HAL_RCC_OscConfig+0x36e>
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	68db      	ldr	r3, [r3, #12]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d10c      	bne.n	800552c <HAL_RCC_OscConfig+0x334>
 8005512:	4b6a      	ldr	r3, [pc, #424]	@ (80056bc <HAL_RCC_OscConfig+0x4c4>)
 8005514:	6a1b      	ldr	r3, [r3, #32]
 8005516:	4a69      	ldr	r2, [pc, #420]	@ (80056bc <HAL_RCC_OscConfig+0x4c4>)
 8005518:	f023 0301 	bic.w	r3, r3, #1
 800551c:	6213      	str	r3, [r2, #32]
 800551e:	4b67      	ldr	r3, [pc, #412]	@ (80056bc <HAL_RCC_OscConfig+0x4c4>)
 8005520:	6a1b      	ldr	r3, [r3, #32]
 8005522:	4a66      	ldr	r2, [pc, #408]	@ (80056bc <HAL_RCC_OscConfig+0x4c4>)
 8005524:	f023 0304 	bic.w	r3, r3, #4
 8005528:	6213      	str	r3, [r2, #32]
 800552a:	e01c      	b.n	8005566 <HAL_RCC_OscConfig+0x36e>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	68db      	ldr	r3, [r3, #12]
 8005530:	2b05      	cmp	r3, #5
 8005532:	d10c      	bne.n	800554e <HAL_RCC_OscConfig+0x356>
 8005534:	4b61      	ldr	r3, [pc, #388]	@ (80056bc <HAL_RCC_OscConfig+0x4c4>)
 8005536:	6a1b      	ldr	r3, [r3, #32]
 8005538:	4a60      	ldr	r2, [pc, #384]	@ (80056bc <HAL_RCC_OscConfig+0x4c4>)
 800553a:	f043 0304 	orr.w	r3, r3, #4
 800553e:	6213      	str	r3, [r2, #32]
 8005540:	4b5e      	ldr	r3, [pc, #376]	@ (80056bc <HAL_RCC_OscConfig+0x4c4>)
 8005542:	6a1b      	ldr	r3, [r3, #32]
 8005544:	4a5d      	ldr	r2, [pc, #372]	@ (80056bc <HAL_RCC_OscConfig+0x4c4>)
 8005546:	f043 0301 	orr.w	r3, r3, #1
 800554a:	6213      	str	r3, [r2, #32]
 800554c:	e00b      	b.n	8005566 <HAL_RCC_OscConfig+0x36e>
 800554e:	4b5b      	ldr	r3, [pc, #364]	@ (80056bc <HAL_RCC_OscConfig+0x4c4>)
 8005550:	6a1b      	ldr	r3, [r3, #32]
 8005552:	4a5a      	ldr	r2, [pc, #360]	@ (80056bc <HAL_RCC_OscConfig+0x4c4>)
 8005554:	f023 0301 	bic.w	r3, r3, #1
 8005558:	6213      	str	r3, [r2, #32]
 800555a:	4b58      	ldr	r3, [pc, #352]	@ (80056bc <HAL_RCC_OscConfig+0x4c4>)
 800555c:	6a1b      	ldr	r3, [r3, #32]
 800555e:	4a57      	ldr	r2, [pc, #348]	@ (80056bc <HAL_RCC_OscConfig+0x4c4>)
 8005560:	f023 0304 	bic.w	r3, r3, #4
 8005564:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	68db      	ldr	r3, [r3, #12]
 800556a:	2b00      	cmp	r3, #0
 800556c:	d015      	beq.n	800559a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800556e:	f7fc fb73 	bl	8001c58 <HAL_GetTick>
 8005572:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005574:	e00a      	b.n	800558c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005576:	f7fc fb6f 	bl	8001c58 <HAL_GetTick>
 800557a:	4602      	mov	r2, r0
 800557c:	693b      	ldr	r3, [r7, #16]
 800557e:	1ad3      	subs	r3, r2, r3
 8005580:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005584:	4293      	cmp	r3, r2
 8005586:	d901      	bls.n	800558c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005588:	2303      	movs	r3, #3
 800558a:	e0b1      	b.n	80056f0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800558c:	4b4b      	ldr	r3, [pc, #300]	@ (80056bc <HAL_RCC_OscConfig+0x4c4>)
 800558e:	6a1b      	ldr	r3, [r3, #32]
 8005590:	f003 0302 	and.w	r3, r3, #2
 8005594:	2b00      	cmp	r3, #0
 8005596:	d0ee      	beq.n	8005576 <HAL_RCC_OscConfig+0x37e>
 8005598:	e014      	b.n	80055c4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800559a:	f7fc fb5d 	bl	8001c58 <HAL_GetTick>
 800559e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80055a0:	e00a      	b.n	80055b8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80055a2:	f7fc fb59 	bl	8001c58 <HAL_GetTick>
 80055a6:	4602      	mov	r2, r0
 80055a8:	693b      	ldr	r3, [r7, #16]
 80055aa:	1ad3      	subs	r3, r2, r3
 80055ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80055b0:	4293      	cmp	r3, r2
 80055b2:	d901      	bls.n	80055b8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80055b4:	2303      	movs	r3, #3
 80055b6:	e09b      	b.n	80056f0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80055b8:	4b40      	ldr	r3, [pc, #256]	@ (80056bc <HAL_RCC_OscConfig+0x4c4>)
 80055ba:	6a1b      	ldr	r3, [r3, #32]
 80055bc:	f003 0302 	and.w	r3, r3, #2
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d1ee      	bne.n	80055a2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80055c4:	7dfb      	ldrb	r3, [r7, #23]
 80055c6:	2b01      	cmp	r3, #1
 80055c8:	d105      	bne.n	80055d6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80055ca:	4b3c      	ldr	r3, [pc, #240]	@ (80056bc <HAL_RCC_OscConfig+0x4c4>)
 80055cc:	69db      	ldr	r3, [r3, #28]
 80055ce:	4a3b      	ldr	r2, [pc, #236]	@ (80056bc <HAL_RCC_OscConfig+0x4c4>)
 80055d0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80055d4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	69db      	ldr	r3, [r3, #28]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	f000 8087 	beq.w	80056ee <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80055e0:	4b36      	ldr	r3, [pc, #216]	@ (80056bc <HAL_RCC_OscConfig+0x4c4>)
 80055e2:	685b      	ldr	r3, [r3, #4]
 80055e4:	f003 030c 	and.w	r3, r3, #12
 80055e8:	2b08      	cmp	r3, #8
 80055ea:	d061      	beq.n	80056b0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	69db      	ldr	r3, [r3, #28]
 80055f0:	2b02      	cmp	r3, #2
 80055f2:	d146      	bne.n	8005682 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80055f4:	4b33      	ldr	r3, [pc, #204]	@ (80056c4 <HAL_RCC_OscConfig+0x4cc>)
 80055f6:	2200      	movs	r2, #0
 80055f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055fa:	f7fc fb2d 	bl	8001c58 <HAL_GetTick>
 80055fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005600:	e008      	b.n	8005614 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005602:	f7fc fb29 	bl	8001c58 <HAL_GetTick>
 8005606:	4602      	mov	r2, r0
 8005608:	693b      	ldr	r3, [r7, #16]
 800560a:	1ad3      	subs	r3, r2, r3
 800560c:	2b02      	cmp	r3, #2
 800560e:	d901      	bls.n	8005614 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005610:	2303      	movs	r3, #3
 8005612:	e06d      	b.n	80056f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005614:	4b29      	ldr	r3, [pc, #164]	@ (80056bc <HAL_RCC_OscConfig+0x4c4>)
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800561c:	2b00      	cmp	r3, #0
 800561e:	d1f0      	bne.n	8005602 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	6a1b      	ldr	r3, [r3, #32]
 8005624:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005628:	d108      	bne.n	800563c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800562a:	4b24      	ldr	r3, [pc, #144]	@ (80056bc <HAL_RCC_OscConfig+0x4c4>)
 800562c:	685b      	ldr	r3, [r3, #4]
 800562e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	689b      	ldr	r3, [r3, #8]
 8005636:	4921      	ldr	r1, [pc, #132]	@ (80056bc <HAL_RCC_OscConfig+0x4c4>)
 8005638:	4313      	orrs	r3, r2
 800563a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800563c:	4b1f      	ldr	r3, [pc, #124]	@ (80056bc <HAL_RCC_OscConfig+0x4c4>)
 800563e:	685b      	ldr	r3, [r3, #4]
 8005640:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	6a19      	ldr	r1, [r3, #32]
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800564c:	430b      	orrs	r3, r1
 800564e:	491b      	ldr	r1, [pc, #108]	@ (80056bc <HAL_RCC_OscConfig+0x4c4>)
 8005650:	4313      	orrs	r3, r2
 8005652:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005654:	4b1b      	ldr	r3, [pc, #108]	@ (80056c4 <HAL_RCC_OscConfig+0x4cc>)
 8005656:	2201      	movs	r2, #1
 8005658:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800565a:	f7fc fafd 	bl	8001c58 <HAL_GetTick>
 800565e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005660:	e008      	b.n	8005674 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005662:	f7fc faf9 	bl	8001c58 <HAL_GetTick>
 8005666:	4602      	mov	r2, r0
 8005668:	693b      	ldr	r3, [r7, #16]
 800566a:	1ad3      	subs	r3, r2, r3
 800566c:	2b02      	cmp	r3, #2
 800566e:	d901      	bls.n	8005674 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005670:	2303      	movs	r3, #3
 8005672:	e03d      	b.n	80056f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005674:	4b11      	ldr	r3, [pc, #68]	@ (80056bc <HAL_RCC_OscConfig+0x4c4>)
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800567c:	2b00      	cmp	r3, #0
 800567e:	d0f0      	beq.n	8005662 <HAL_RCC_OscConfig+0x46a>
 8005680:	e035      	b.n	80056ee <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005682:	4b10      	ldr	r3, [pc, #64]	@ (80056c4 <HAL_RCC_OscConfig+0x4cc>)
 8005684:	2200      	movs	r2, #0
 8005686:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005688:	f7fc fae6 	bl	8001c58 <HAL_GetTick>
 800568c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800568e:	e008      	b.n	80056a2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005690:	f7fc fae2 	bl	8001c58 <HAL_GetTick>
 8005694:	4602      	mov	r2, r0
 8005696:	693b      	ldr	r3, [r7, #16]
 8005698:	1ad3      	subs	r3, r2, r3
 800569a:	2b02      	cmp	r3, #2
 800569c:	d901      	bls.n	80056a2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800569e:	2303      	movs	r3, #3
 80056a0:	e026      	b.n	80056f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80056a2:	4b06      	ldr	r3, [pc, #24]	@ (80056bc <HAL_RCC_OscConfig+0x4c4>)
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d1f0      	bne.n	8005690 <HAL_RCC_OscConfig+0x498>
 80056ae:	e01e      	b.n	80056ee <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	69db      	ldr	r3, [r3, #28]
 80056b4:	2b01      	cmp	r3, #1
 80056b6:	d107      	bne.n	80056c8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80056b8:	2301      	movs	r3, #1
 80056ba:	e019      	b.n	80056f0 <HAL_RCC_OscConfig+0x4f8>
 80056bc:	40021000 	.word	0x40021000
 80056c0:	40007000 	.word	0x40007000
 80056c4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80056c8:	4b0b      	ldr	r3, [pc, #44]	@ (80056f8 <HAL_RCC_OscConfig+0x500>)
 80056ca:	685b      	ldr	r3, [r3, #4]
 80056cc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	6a1b      	ldr	r3, [r3, #32]
 80056d8:	429a      	cmp	r2, r3
 80056da:	d106      	bne.n	80056ea <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80056e6:	429a      	cmp	r2, r3
 80056e8:	d001      	beq.n	80056ee <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80056ea:	2301      	movs	r3, #1
 80056ec:	e000      	b.n	80056f0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80056ee:	2300      	movs	r3, #0
}
 80056f0:	4618      	mov	r0, r3
 80056f2:	3718      	adds	r7, #24
 80056f4:	46bd      	mov	sp, r7
 80056f6:	bd80      	pop	{r7, pc}
 80056f8:	40021000 	.word	0x40021000

080056fc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b084      	sub	sp, #16
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
 8005704:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2b00      	cmp	r3, #0
 800570a:	d101      	bne.n	8005710 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800570c:	2301      	movs	r3, #1
 800570e:	e0d0      	b.n	80058b2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005710:	4b6a      	ldr	r3, [pc, #424]	@ (80058bc <HAL_RCC_ClockConfig+0x1c0>)
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f003 0307 	and.w	r3, r3, #7
 8005718:	683a      	ldr	r2, [r7, #0]
 800571a:	429a      	cmp	r2, r3
 800571c:	d910      	bls.n	8005740 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800571e:	4b67      	ldr	r3, [pc, #412]	@ (80058bc <HAL_RCC_ClockConfig+0x1c0>)
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f023 0207 	bic.w	r2, r3, #7
 8005726:	4965      	ldr	r1, [pc, #404]	@ (80058bc <HAL_RCC_ClockConfig+0x1c0>)
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	4313      	orrs	r3, r2
 800572c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800572e:	4b63      	ldr	r3, [pc, #396]	@ (80058bc <HAL_RCC_ClockConfig+0x1c0>)
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f003 0307 	and.w	r3, r3, #7
 8005736:	683a      	ldr	r2, [r7, #0]
 8005738:	429a      	cmp	r2, r3
 800573a:	d001      	beq.n	8005740 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800573c:	2301      	movs	r3, #1
 800573e:	e0b8      	b.n	80058b2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f003 0302 	and.w	r3, r3, #2
 8005748:	2b00      	cmp	r3, #0
 800574a:	d020      	beq.n	800578e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f003 0304 	and.w	r3, r3, #4
 8005754:	2b00      	cmp	r3, #0
 8005756:	d005      	beq.n	8005764 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005758:	4b59      	ldr	r3, [pc, #356]	@ (80058c0 <HAL_RCC_ClockConfig+0x1c4>)
 800575a:	685b      	ldr	r3, [r3, #4]
 800575c:	4a58      	ldr	r2, [pc, #352]	@ (80058c0 <HAL_RCC_ClockConfig+0x1c4>)
 800575e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005762:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f003 0308 	and.w	r3, r3, #8
 800576c:	2b00      	cmp	r3, #0
 800576e:	d005      	beq.n	800577c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005770:	4b53      	ldr	r3, [pc, #332]	@ (80058c0 <HAL_RCC_ClockConfig+0x1c4>)
 8005772:	685b      	ldr	r3, [r3, #4]
 8005774:	4a52      	ldr	r2, [pc, #328]	@ (80058c0 <HAL_RCC_ClockConfig+0x1c4>)
 8005776:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800577a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800577c:	4b50      	ldr	r3, [pc, #320]	@ (80058c0 <HAL_RCC_ClockConfig+0x1c4>)
 800577e:	685b      	ldr	r3, [r3, #4]
 8005780:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	689b      	ldr	r3, [r3, #8]
 8005788:	494d      	ldr	r1, [pc, #308]	@ (80058c0 <HAL_RCC_ClockConfig+0x1c4>)
 800578a:	4313      	orrs	r3, r2
 800578c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f003 0301 	and.w	r3, r3, #1
 8005796:	2b00      	cmp	r3, #0
 8005798:	d040      	beq.n	800581c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	685b      	ldr	r3, [r3, #4]
 800579e:	2b01      	cmp	r3, #1
 80057a0:	d107      	bne.n	80057b2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80057a2:	4b47      	ldr	r3, [pc, #284]	@ (80058c0 <HAL_RCC_ClockConfig+0x1c4>)
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d115      	bne.n	80057da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80057ae:	2301      	movs	r3, #1
 80057b0:	e07f      	b.n	80058b2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	685b      	ldr	r3, [r3, #4]
 80057b6:	2b02      	cmp	r3, #2
 80057b8:	d107      	bne.n	80057ca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80057ba:	4b41      	ldr	r3, [pc, #260]	@ (80058c0 <HAL_RCC_ClockConfig+0x1c4>)
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d109      	bne.n	80057da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80057c6:	2301      	movs	r3, #1
 80057c8:	e073      	b.n	80058b2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80057ca:	4b3d      	ldr	r3, [pc, #244]	@ (80058c0 <HAL_RCC_ClockConfig+0x1c4>)
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f003 0302 	and.w	r3, r3, #2
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d101      	bne.n	80057da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80057d6:	2301      	movs	r3, #1
 80057d8:	e06b      	b.n	80058b2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80057da:	4b39      	ldr	r3, [pc, #228]	@ (80058c0 <HAL_RCC_ClockConfig+0x1c4>)
 80057dc:	685b      	ldr	r3, [r3, #4]
 80057de:	f023 0203 	bic.w	r2, r3, #3
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	685b      	ldr	r3, [r3, #4]
 80057e6:	4936      	ldr	r1, [pc, #216]	@ (80058c0 <HAL_RCC_ClockConfig+0x1c4>)
 80057e8:	4313      	orrs	r3, r2
 80057ea:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80057ec:	f7fc fa34 	bl	8001c58 <HAL_GetTick>
 80057f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80057f2:	e00a      	b.n	800580a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80057f4:	f7fc fa30 	bl	8001c58 <HAL_GetTick>
 80057f8:	4602      	mov	r2, r0
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	1ad3      	subs	r3, r2, r3
 80057fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005802:	4293      	cmp	r3, r2
 8005804:	d901      	bls.n	800580a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005806:	2303      	movs	r3, #3
 8005808:	e053      	b.n	80058b2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800580a:	4b2d      	ldr	r3, [pc, #180]	@ (80058c0 <HAL_RCC_ClockConfig+0x1c4>)
 800580c:	685b      	ldr	r3, [r3, #4]
 800580e:	f003 020c 	and.w	r2, r3, #12
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	685b      	ldr	r3, [r3, #4]
 8005816:	009b      	lsls	r3, r3, #2
 8005818:	429a      	cmp	r2, r3
 800581a:	d1eb      	bne.n	80057f4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800581c:	4b27      	ldr	r3, [pc, #156]	@ (80058bc <HAL_RCC_ClockConfig+0x1c0>)
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f003 0307 	and.w	r3, r3, #7
 8005824:	683a      	ldr	r2, [r7, #0]
 8005826:	429a      	cmp	r2, r3
 8005828:	d210      	bcs.n	800584c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800582a:	4b24      	ldr	r3, [pc, #144]	@ (80058bc <HAL_RCC_ClockConfig+0x1c0>)
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f023 0207 	bic.w	r2, r3, #7
 8005832:	4922      	ldr	r1, [pc, #136]	@ (80058bc <HAL_RCC_ClockConfig+0x1c0>)
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	4313      	orrs	r3, r2
 8005838:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800583a:	4b20      	ldr	r3, [pc, #128]	@ (80058bc <HAL_RCC_ClockConfig+0x1c0>)
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f003 0307 	and.w	r3, r3, #7
 8005842:	683a      	ldr	r2, [r7, #0]
 8005844:	429a      	cmp	r2, r3
 8005846:	d001      	beq.n	800584c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005848:	2301      	movs	r3, #1
 800584a:	e032      	b.n	80058b2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f003 0304 	and.w	r3, r3, #4
 8005854:	2b00      	cmp	r3, #0
 8005856:	d008      	beq.n	800586a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005858:	4b19      	ldr	r3, [pc, #100]	@ (80058c0 <HAL_RCC_ClockConfig+0x1c4>)
 800585a:	685b      	ldr	r3, [r3, #4]
 800585c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	68db      	ldr	r3, [r3, #12]
 8005864:	4916      	ldr	r1, [pc, #88]	@ (80058c0 <HAL_RCC_ClockConfig+0x1c4>)
 8005866:	4313      	orrs	r3, r2
 8005868:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f003 0308 	and.w	r3, r3, #8
 8005872:	2b00      	cmp	r3, #0
 8005874:	d009      	beq.n	800588a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005876:	4b12      	ldr	r3, [pc, #72]	@ (80058c0 <HAL_RCC_ClockConfig+0x1c4>)
 8005878:	685b      	ldr	r3, [r3, #4]
 800587a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	691b      	ldr	r3, [r3, #16]
 8005882:	00db      	lsls	r3, r3, #3
 8005884:	490e      	ldr	r1, [pc, #56]	@ (80058c0 <HAL_RCC_ClockConfig+0x1c4>)
 8005886:	4313      	orrs	r3, r2
 8005888:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800588a:	f000 f821 	bl	80058d0 <HAL_RCC_GetSysClockFreq>
 800588e:	4602      	mov	r2, r0
 8005890:	4b0b      	ldr	r3, [pc, #44]	@ (80058c0 <HAL_RCC_ClockConfig+0x1c4>)
 8005892:	685b      	ldr	r3, [r3, #4]
 8005894:	091b      	lsrs	r3, r3, #4
 8005896:	f003 030f 	and.w	r3, r3, #15
 800589a:	490a      	ldr	r1, [pc, #40]	@ (80058c4 <HAL_RCC_ClockConfig+0x1c8>)
 800589c:	5ccb      	ldrb	r3, [r1, r3]
 800589e:	fa22 f303 	lsr.w	r3, r2, r3
 80058a2:	4a09      	ldr	r2, [pc, #36]	@ (80058c8 <HAL_RCC_ClockConfig+0x1cc>)
 80058a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80058a6:	4b09      	ldr	r3, [pc, #36]	@ (80058cc <HAL_RCC_ClockConfig+0x1d0>)
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	4618      	mov	r0, r3
 80058ac:	f7fc f992 	bl	8001bd4 <HAL_InitTick>

  return HAL_OK;
 80058b0:	2300      	movs	r3, #0
}
 80058b2:	4618      	mov	r0, r3
 80058b4:	3710      	adds	r7, #16
 80058b6:	46bd      	mov	sp, r7
 80058b8:	bd80      	pop	{r7, pc}
 80058ba:	bf00      	nop
 80058bc:	40022000 	.word	0x40022000
 80058c0:	40021000 	.word	0x40021000
 80058c4:	0800855c 	.word	0x0800855c
 80058c8:	20000004 	.word	0x20000004
 80058cc:	20000008 	.word	0x20000008

080058d0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80058d0:	b480      	push	{r7}
 80058d2:	b087      	sub	sp, #28
 80058d4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80058d6:	2300      	movs	r3, #0
 80058d8:	60fb      	str	r3, [r7, #12]
 80058da:	2300      	movs	r3, #0
 80058dc:	60bb      	str	r3, [r7, #8]
 80058de:	2300      	movs	r3, #0
 80058e0:	617b      	str	r3, [r7, #20]
 80058e2:	2300      	movs	r3, #0
 80058e4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80058e6:	2300      	movs	r3, #0
 80058e8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80058ea:	4b1e      	ldr	r3, [pc, #120]	@ (8005964 <HAL_RCC_GetSysClockFreq+0x94>)
 80058ec:	685b      	ldr	r3, [r3, #4]
 80058ee:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	f003 030c 	and.w	r3, r3, #12
 80058f6:	2b04      	cmp	r3, #4
 80058f8:	d002      	beq.n	8005900 <HAL_RCC_GetSysClockFreq+0x30>
 80058fa:	2b08      	cmp	r3, #8
 80058fc:	d003      	beq.n	8005906 <HAL_RCC_GetSysClockFreq+0x36>
 80058fe:	e027      	b.n	8005950 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005900:	4b19      	ldr	r3, [pc, #100]	@ (8005968 <HAL_RCC_GetSysClockFreq+0x98>)
 8005902:	613b      	str	r3, [r7, #16]
      break;
 8005904:	e027      	b.n	8005956 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	0c9b      	lsrs	r3, r3, #18
 800590a:	f003 030f 	and.w	r3, r3, #15
 800590e:	4a17      	ldr	r2, [pc, #92]	@ (800596c <HAL_RCC_GetSysClockFreq+0x9c>)
 8005910:	5cd3      	ldrb	r3, [r2, r3]
 8005912:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800591a:	2b00      	cmp	r3, #0
 800591c:	d010      	beq.n	8005940 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800591e:	4b11      	ldr	r3, [pc, #68]	@ (8005964 <HAL_RCC_GetSysClockFreq+0x94>)
 8005920:	685b      	ldr	r3, [r3, #4]
 8005922:	0c5b      	lsrs	r3, r3, #17
 8005924:	f003 0301 	and.w	r3, r3, #1
 8005928:	4a11      	ldr	r2, [pc, #68]	@ (8005970 <HAL_RCC_GetSysClockFreq+0xa0>)
 800592a:	5cd3      	ldrb	r3, [r2, r3]
 800592c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	4a0d      	ldr	r2, [pc, #52]	@ (8005968 <HAL_RCC_GetSysClockFreq+0x98>)
 8005932:	fb03 f202 	mul.w	r2, r3, r2
 8005936:	68bb      	ldr	r3, [r7, #8]
 8005938:	fbb2 f3f3 	udiv	r3, r2, r3
 800593c:	617b      	str	r3, [r7, #20]
 800593e:	e004      	b.n	800594a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	4a0c      	ldr	r2, [pc, #48]	@ (8005974 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005944:	fb02 f303 	mul.w	r3, r2, r3
 8005948:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800594a:	697b      	ldr	r3, [r7, #20]
 800594c:	613b      	str	r3, [r7, #16]
      break;
 800594e:	e002      	b.n	8005956 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005950:	4b05      	ldr	r3, [pc, #20]	@ (8005968 <HAL_RCC_GetSysClockFreq+0x98>)
 8005952:	613b      	str	r3, [r7, #16]
      break;
 8005954:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005956:	693b      	ldr	r3, [r7, #16]
}
 8005958:	4618      	mov	r0, r3
 800595a:	371c      	adds	r7, #28
 800595c:	46bd      	mov	sp, r7
 800595e:	bc80      	pop	{r7}
 8005960:	4770      	bx	lr
 8005962:	bf00      	nop
 8005964:	40021000 	.word	0x40021000
 8005968:	007a1200 	.word	0x007a1200
 800596c:	08008574 	.word	0x08008574
 8005970:	08008584 	.word	0x08008584
 8005974:	003d0900 	.word	0x003d0900

08005978 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005978:	b480      	push	{r7}
 800597a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800597c:	4b02      	ldr	r3, [pc, #8]	@ (8005988 <HAL_RCC_GetHCLKFreq+0x10>)
 800597e:	681b      	ldr	r3, [r3, #0]
}
 8005980:	4618      	mov	r0, r3
 8005982:	46bd      	mov	sp, r7
 8005984:	bc80      	pop	{r7}
 8005986:	4770      	bx	lr
 8005988:	20000004 	.word	0x20000004

0800598c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800598c:	b580      	push	{r7, lr}
 800598e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005990:	f7ff fff2 	bl	8005978 <HAL_RCC_GetHCLKFreq>
 8005994:	4602      	mov	r2, r0
 8005996:	4b05      	ldr	r3, [pc, #20]	@ (80059ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8005998:	685b      	ldr	r3, [r3, #4]
 800599a:	0a1b      	lsrs	r3, r3, #8
 800599c:	f003 0307 	and.w	r3, r3, #7
 80059a0:	4903      	ldr	r1, [pc, #12]	@ (80059b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80059a2:	5ccb      	ldrb	r3, [r1, r3]
 80059a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80059a8:	4618      	mov	r0, r3
 80059aa:	bd80      	pop	{r7, pc}
 80059ac:	40021000 	.word	0x40021000
 80059b0:	0800856c 	.word	0x0800856c

080059b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80059b4:	b580      	push	{r7, lr}
 80059b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80059b8:	f7ff ffde 	bl	8005978 <HAL_RCC_GetHCLKFreq>
 80059bc:	4602      	mov	r2, r0
 80059be:	4b05      	ldr	r3, [pc, #20]	@ (80059d4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80059c0:	685b      	ldr	r3, [r3, #4]
 80059c2:	0adb      	lsrs	r3, r3, #11
 80059c4:	f003 0307 	and.w	r3, r3, #7
 80059c8:	4903      	ldr	r1, [pc, #12]	@ (80059d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80059ca:	5ccb      	ldrb	r3, [r1, r3]
 80059cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80059d0:	4618      	mov	r0, r3
 80059d2:	bd80      	pop	{r7, pc}
 80059d4:	40021000 	.word	0x40021000
 80059d8:	0800856c 	.word	0x0800856c

080059dc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80059dc:	b480      	push	{r7}
 80059de:	b085      	sub	sp, #20
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80059e4:	4b0a      	ldr	r3, [pc, #40]	@ (8005a10 <RCC_Delay+0x34>)
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	4a0a      	ldr	r2, [pc, #40]	@ (8005a14 <RCC_Delay+0x38>)
 80059ea:	fba2 2303 	umull	r2, r3, r2, r3
 80059ee:	0a5b      	lsrs	r3, r3, #9
 80059f0:	687a      	ldr	r2, [r7, #4]
 80059f2:	fb02 f303 	mul.w	r3, r2, r3
 80059f6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80059f8:	bf00      	nop
  }
  while (Delay --);
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	1e5a      	subs	r2, r3, #1
 80059fe:	60fa      	str	r2, [r7, #12]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d1f9      	bne.n	80059f8 <RCC_Delay+0x1c>
}
 8005a04:	bf00      	nop
 8005a06:	bf00      	nop
 8005a08:	3714      	adds	r7, #20
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	bc80      	pop	{r7}
 8005a0e:	4770      	bx	lr
 8005a10:	20000004 	.word	0x20000004
 8005a14:	10624dd3 	.word	0x10624dd3

08005a18 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b086      	sub	sp, #24
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8005a20:	2300      	movs	r3, #0
 8005a22:	613b      	str	r3, [r7, #16]
 8005a24:	2300      	movs	r3, #0
 8005a26:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f003 0301 	and.w	r3, r3, #1
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d07d      	beq.n	8005b30 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8005a34:	2300      	movs	r3, #0
 8005a36:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005a38:	4b4f      	ldr	r3, [pc, #316]	@ (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a3a:	69db      	ldr	r3, [r3, #28]
 8005a3c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d10d      	bne.n	8005a60 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005a44:	4b4c      	ldr	r3, [pc, #304]	@ (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a46:	69db      	ldr	r3, [r3, #28]
 8005a48:	4a4b      	ldr	r2, [pc, #300]	@ (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a4a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a4e:	61d3      	str	r3, [r2, #28]
 8005a50:	4b49      	ldr	r3, [pc, #292]	@ (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a52:	69db      	ldr	r3, [r3, #28]
 8005a54:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a58:	60bb      	str	r3, [r7, #8]
 8005a5a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005a5c:	2301      	movs	r3, #1
 8005a5e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a60:	4b46      	ldr	r3, [pc, #280]	@ (8005b7c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d118      	bne.n	8005a9e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005a6c:	4b43      	ldr	r3, [pc, #268]	@ (8005b7c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	4a42      	ldr	r2, [pc, #264]	@ (8005b7c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005a72:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005a76:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005a78:	f7fc f8ee 	bl	8001c58 <HAL_GetTick>
 8005a7c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a7e:	e008      	b.n	8005a92 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a80:	f7fc f8ea 	bl	8001c58 <HAL_GetTick>
 8005a84:	4602      	mov	r2, r0
 8005a86:	693b      	ldr	r3, [r7, #16]
 8005a88:	1ad3      	subs	r3, r2, r3
 8005a8a:	2b64      	cmp	r3, #100	@ 0x64
 8005a8c:	d901      	bls.n	8005a92 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8005a8e:	2303      	movs	r3, #3
 8005a90:	e06d      	b.n	8005b6e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a92:	4b3a      	ldr	r3, [pc, #232]	@ (8005b7c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d0f0      	beq.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005a9e:	4b36      	ldr	r3, [pc, #216]	@ (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005aa0:	6a1b      	ldr	r3, [r3, #32]
 8005aa2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005aa6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d02e      	beq.n	8005b0c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	685b      	ldr	r3, [r3, #4]
 8005ab2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005ab6:	68fa      	ldr	r2, [r7, #12]
 8005ab8:	429a      	cmp	r2, r3
 8005aba:	d027      	beq.n	8005b0c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005abc:	4b2e      	ldr	r3, [pc, #184]	@ (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005abe:	6a1b      	ldr	r3, [r3, #32]
 8005ac0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ac4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005ac6:	4b2e      	ldr	r3, [pc, #184]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005ac8:	2201      	movs	r2, #1
 8005aca:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005acc:	4b2c      	ldr	r3, [pc, #176]	@ (8005b80 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005ace:	2200      	movs	r2, #0
 8005ad0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005ad2:	4a29      	ldr	r2, [pc, #164]	@ (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	f003 0301 	and.w	r3, r3, #1
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d014      	beq.n	8005b0c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ae2:	f7fc f8b9 	bl	8001c58 <HAL_GetTick>
 8005ae6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ae8:	e00a      	b.n	8005b00 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005aea:	f7fc f8b5 	bl	8001c58 <HAL_GetTick>
 8005aee:	4602      	mov	r2, r0
 8005af0:	693b      	ldr	r3, [r7, #16]
 8005af2:	1ad3      	subs	r3, r2, r3
 8005af4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005af8:	4293      	cmp	r3, r2
 8005afa:	d901      	bls.n	8005b00 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005afc:	2303      	movs	r3, #3
 8005afe:	e036      	b.n	8005b6e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b00:	4b1d      	ldr	r3, [pc, #116]	@ (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b02:	6a1b      	ldr	r3, [r3, #32]
 8005b04:	f003 0302 	and.w	r3, r3, #2
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d0ee      	beq.n	8005aea <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005b0c:	4b1a      	ldr	r3, [pc, #104]	@ (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b0e:	6a1b      	ldr	r3, [r3, #32]
 8005b10:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	685b      	ldr	r3, [r3, #4]
 8005b18:	4917      	ldr	r1, [pc, #92]	@ (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b1a:	4313      	orrs	r3, r2
 8005b1c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005b1e:	7dfb      	ldrb	r3, [r7, #23]
 8005b20:	2b01      	cmp	r3, #1
 8005b22:	d105      	bne.n	8005b30 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005b24:	4b14      	ldr	r3, [pc, #80]	@ (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b26:	69db      	ldr	r3, [r3, #28]
 8005b28:	4a13      	ldr	r2, [pc, #76]	@ (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b2a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005b2e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f003 0302 	and.w	r3, r3, #2
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d008      	beq.n	8005b4e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005b3c:	4b0e      	ldr	r3, [pc, #56]	@ (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b3e:	685b      	ldr	r3, [r3, #4]
 8005b40:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	689b      	ldr	r3, [r3, #8]
 8005b48:	490b      	ldr	r1, [pc, #44]	@ (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b4a:	4313      	orrs	r3, r2
 8005b4c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f003 0310 	and.w	r3, r3, #16
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d008      	beq.n	8005b6c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005b5a:	4b07      	ldr	r3, [pc, #28]	@ (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b5c:	685b      	ldr	r3, [r3, #4]
 8005b5e:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	68db      	ldr	r3, [r3, #12]
 8005b66:	4904      	ldr	r1, [pc, #16]	@ (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b68:	4313      	orrs	r3, r2
 8005b6a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005b6c:	2300      	movs	r3, #0
}
 8005b6e:	4618      	mov	r0, r3
 8005b70:	3718      	adds	r7, #24
 8005b72:	46bd      	mov	sp, r7
 8005b74:	bd80      	pop	{r7, pc}
 8005b76:	bf00      	nop
 8005b78:	40021000 	.word	0x40021000
 8005b7c:	40007000 	.word	0x40007000
 8005b80:	42420440 	.word	0x42420440

08005b84 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005b84:	b580      	push	{r7, lr}
 8005b86:	b088      	sub	sp, #32
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	617b      	str	r3, [r7, #20]
 8005b90:	2300      	movs	r3, #0
 8005b92:	61fb      	str	r3, [r7, #28]
 8005b94:	2300      	movs	r3, #0
 8005b96:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8005b98:	2300      	movs	r3, #0
 8005b9a:	60fb      	str	r3, [r7, #12]
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2b10      	cmp	r3, #16
 8005ba4:	d00a      	beq.n	8005bbc <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	2b10      	cmp	r3, #16
 8005baa:	f200 808a 	bhi.w	8005cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	2b01      	cmp	r3, #1
 8005bb2:	d045      	beq.n	8005c40 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2b02      	cmp	r3, #2
 8005bb8:	d075      	beq.n	8005ca6 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8005bba:	e082      	b.n	8005cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8005bbc:	4b46      	ldr	r3, [pc, #280]	@ (8005cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005bbe:	685b      	ldr	r3, [r3, #4]
 8005bc0:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8005bc2:	4b45      	ldr	r3, [pc, #276]	@ (8005cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d07b      	beq.n	8005cc6 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	0c9b      	lsrs	r3, r3, #18
 8005bd2:	f003 030f 	and.w	r3, r3, #15
 8005bd6:	4a41      	ldr	r2, [pc, #260]	@ (8005cdc <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8005bd8:	5cd3      	ldrb	r3, [r2, r3]
 8005bda:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d015      	beq.n	8005c12 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005be6:	4b3c      	ldr	r3, [pc, #240]	@ (8005cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005be8:	685b      	ldr	r3, [r3, #4]
 8005bea:	0c5b      	lsrs	r3, r3, #17
 8005bec:	f003 0301 	and.w	r3, r3, #1
 8005bf0:	4a3b      	ldr	r2, [pc, #236]	@ (8005ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8005bf2:	5cd3      	ldrb	r3, [r2, r3]
 8005bf4:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d00d      	beq.n	8005c1c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8005c00:	4a38      	ldr	r2, [pc, #224]	@ (8005ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8005c02:	697b      	ldr	r3, [r7, #20]
 8005c04:	fbb2 f2f3 	udiv	r2, r2, r3
 8005c08:	693b      	ldr	r3, [r7, #16]
 8005c0a:	fb02 f303 	mul.w	r3, r2, r3
 8005c0e:	61fb      	str	r3, [r7, #28]
 8005c10:	e004      	b.n	8005c1c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005c12:	693b      	ldr	r3, [r7, #16]
 8005c14:	4a34      	ldr	r2, [pc, #208]	@ (8005ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8005c16:	fb02 f303 	mul.w	r3, r2, r3
 8005c1a:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8005c1c:	4b2e      	ldr	r3, [pc, #184]	@ (8005cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005c1e:	685b      	ldr	r3, [r3, #4]
 8005c20:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005c24:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005c28:	d102      	bne.n	8005c30 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8005c2a:	69fb      	ldr	r3, [r7, #28]
 8005c2c:	61bb      	str	r3, [r7, #24]
      break;
 8005c2e:	e04a      	b.n	8005cc6 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8005c30:	69fb      	ldr	r3, [r7, #28]
 8005c32:	005b      	lsls	r3, r3, #1
 8005c34:	4a2d      	ldr	r2, [pc, #180]	@ (8005cec <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8005c36:	fba2 2303 	umull	r2, r3, r2, r3
 8005c3a:	085b      	lsrs	r3, r3, #1
 8005c3c:	61bb      	str	r3, [r7, #24]
      break;
 8005c3e:	e042      	b.n	8005cc6 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8005c40:	4b25      	ldr	r3, [pc, #148]	@ (8005cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005c42:	6a1b      	ldr	r3, [r3, #32]
 8005c44:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005c4c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c50:	d108      	bne.n	8005c64 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	f003 0302 	and.w	r3, r3, #2
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d003      	beq.n	8005c64 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8005c5c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005c60:	61bb      	str	r3, [r7, #24]
 8005c62:	e01f      	b.n	8005ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005c6a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005c6e:	d109      	bne.n	8005c84 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8005c70:	4b19      	ldr	r3, [pc, #100]	@ (8005cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005c72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c74:	f003 0302 	and.w	r3, r3, #2
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d003      	beq.n	8005c84 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8005c7c:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8005c80:	61bb      	str	r3, [r7, #24]
 8005c82:	e00f      	b.n	8005ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005c8a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005c8e:	d11c      	bne.n	8005cca <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8005c90:	4b11      	ldr	r3, [pc, #68]	@ (8005cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d016      	beq.n	8005cca <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8005c9c:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8005ca0:	61bb      	str	r3, [r7, #24]
      break;
 8005ca2:	e012      	b.n	8005cca <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8005ca4:	e011      	b.n	8005cca <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8005ca6:	f7ff fe85 	bl	80059b4 <HAL_RCC_GetPCLK2Freq>
 8005caa:	4602      	mov	r2, r0
 8005cac:	4b0a      	ldr	r3, [pc, #40]	@ (8005cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005cae:	685b      	ldr	r3, [r3, #4]
 8005cb0:	0b9b      	lsrs	r3, r3, #14
 8005cb2:	f003 0303 	and.w	r3, r3, #3
 8005cb6:	3301      	adds	r3, #1
 8005cb8:	005b      	lsls	r3, r3, #1
 8005cba:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cbe:	61bb      	str	r3, [r7, #24]
      break;
 8005cc0:	e004      	b.n	8005ccc <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8005cc2:	bf00      	nop
 8005cc4:	e002      	b.n	8005ccc <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8005cc6:	bf00      	nop
 8005cc8:	e000      	b.n	8005ccc <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8005cca:	bf00      	nop
    }
  }
  return (frequency);
 8005ccc:	69bb      	ldr	r3, [r7, #24]
}
 8005cce:	4618      	mov	r0, r3
 8005cd0:	3720      	adds	r7, #32
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	bd80      	pop	{r7, pc}
 8005cd6:	bf00      	nop
 8005cd8:	40021000 	.word	0x40021000
 8005cdc:	08008588 	.word	0x08008588
 8005ce0:	08008598 	.word	0x08008598
 8005ce4:	007a1200 	.word	0x007a1200
 8005ce8:	003d0900 	.word	0x003d0900
 8005cec:	aaaaaaab 	.word	0xaaaaaaab

08005cf0 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005cf0:	b580      	push	{r7, lr}
 8005cf2:	b084      	sub	sp, #16
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8005cf8:	2300      	movs	r3, #0
 8005cfa:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d101      	bne.n	8005d06 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8005d02:	2301      	movs	r3, #1
 8005d04:	e07a      	b.n	8005dfc <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	7c5b      	ldrb	r3, [r3, #17]
 8005d0a:	b2db      	uxtb	r3, r3
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d105      	bne.n	8005d1c <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2200      	movs	r2, #0
 8005d14:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005d16:	6878      	ldr	r0, [r7, #4]
 8005d18:	f7fb fca4 	bl	8001664 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2202      	movs	r2, #2
 8005d20:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005d22:	6878      	ldr	r0, [r7, #4]
 8005d24:	f000 f9be 	bl	80060a4 <HAL_RTC_WaitForSynchro>
 8005d28:	4603      	mov	r3, r0
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d004      	beq.n	8005d38 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	2204      	movs	r2, #4
 8005d32:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8005d34:	2301      	movs	r3, #1
 8005d36:	e061      	b.n	8005dfc <HAL_RTC_Init+0x10c>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8005d38:	6878      	ldr	r0, [r7, #4]
 8005d3a:	f000 fa77 	bl	800622c <RTC_EnterInitMode>
 8005d3e:	4603      	mov	r3, r0
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d004      	beq.n	8005d4e <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2204      	movs	r2, #4
 8005d48:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8005d4a:	2301      	movs	r3, #1
 8005d4c:	e056      	b.n	8005dfc <HAL_RTC_Init+0x10c>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	685a      	ldr	r2, [r3, #4]
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f022 0207 	bic.w	r2, r2, #7
 8005d5c:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	689b      	ldr	r3, [r3, #8]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d005      	beq.n	8005d72 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8005d66:	4b27      	ldr	r3, [pc, #156]	@ (8005e04 <HAL_RTC_Init+0x114>)
 8005d68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d6a:	4a26      	ldr	r2, [pc, #152]	@ (8005e04 <HAL_RTC_Init+0x114>)
 8005d6c:	f023 0301 	bic.w	r3, r3, #1
 8005d70:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8005d72:	4b24      	ldr	r3, [pc, #144]	@ (8005e04 <HAL_RTC_Init+0x114>)
 8005d74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d76:	f423 7260 	bic.w	r2, r3, #896	@ 0x380
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	689b      	ldr	r3, [r3, #8]
 8005d7e:	4921      	ldr	r1, [pc, #132]	@ (8005e04 <HAL_RTC_Init+0x114>)
 8005d80:	4313      	orrs	r3, r2
 8005d82:	62cb      	str	r3, [r1, #44]	@ 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	685b      	ldr	r3, [r3, #4]
 8005d88:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005d8c:	d003      	beq.n	8005d96 <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	685b      	ldr	r3, [r3, #4]
 8005d92:	60fb      	str	r3, [r7, #12]
 8005d94:	e00e      	b.n	8005db4 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8005d96:	2001      	movs	r0, #1
 8005d98:	f7ff fef4 	bl	8005b84 <HAL_RCCEx_GetPeriphCLKFreq>
 8005d9c:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d104      	bne.n	8005dae <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2204      	movs	r2, #4
 8005da8:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8005daa:	2301      	movs	r3, #1
 8005dac:	e026      	b.n	8005dfc <HAL_RTC_Init+0x10c>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	3b01      	subs	r3, #1
 8005db2:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    WRITE_REG(hrtc->Instance->PRLH, ((prescaler >> 16U) & RTC_PRLH_PRL));
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	0c1a      	lsrs	r2, r3, #16
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f002 020f 	and.w	r2, r2, #15
 8005dc0:	609a      	str	r2, [r3, #8]
    WRITE_REG(hrtc->Instance->PRLL, (prescaler & RTC_PRLL_PRL));
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	68fa      	ldr	r2, [r7, #12]
 8005dc8:	b292      	uxth	r2, r2
 8005dca:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8005dcc:	6878      	ldr	r0, [r7, #4]
 8005dce:	f000 fa55 	bl	800627c <RTC_ExitInitMode>
 8005dd2:	4603      	mov	r3, r0
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d004      	beq.n	8005de2 <HAL_RTC_Init+0xf2>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2204      	movs	r2, #4
 8005ddc:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8005dde:	2301      	movs	r3, #1
 8005de0:	e00c      	b.n	8005dfc <HAL_RTC_Init+0x10c>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2200      	movs	r2, #0
 8005de6:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2201      	movs	r2, #1
 8005dec:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	2201      	movs	r2, #1
 8005df2:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2201      	movs	r2, #1
 8005df8:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8005dfa:	2300      	movs	r3, #0
  }
}
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	3710      	adds	r7, #16
 8005e00:	46bd      	mov	sp, r7
 8005e02:	bd80      	pop	{r7, pc}
 8005e04:	40006c00 	.word	0x40006c00

08005e08 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005e08:	b590      	push	{r4, r7, lr}
 8005e0a:	b087      	sub	sp, #28
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	60f8      	str	r0, [r7, #12]
 8005e10:	60b9      	str	r1, [r7, #8]
 8005e12:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8005e14:	2300      	movs	r3, #0
 8005e16:	617b      	str	r3, [r7, #20]
 8005e18:	2300      	movs	r3, #0
 8005e1a:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d002      	beq.n	8005e28 <HAL_RTC_SetTime+0x20>
 8005e22:	68bb      	ldr	r3, [r7, #8]
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d101      	bne.n	8005e2c <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8005e28:	2301      	movs	r3, #1
 8005e2a:	e080      	b.n	8005f2e <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	7c1b      	ldrb	r3, [r3, #16]
 8005e30:	2b01      	cmp	r3, #1
 8005e32:	d101      	bne.n	8005e38 <HAL_RTC_SetTime+0x30>
 8005e34:	2302      	movs	r3, #2
 8005e36:	e07a      	b.n	8005f2e <HAL_RTC_SetTime+0x126>
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	2201      	movs	r2, #1
 8005e3c:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	2202      	movs	r2, #2
 8005e42:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d113      	bne.n	8005e72 <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8005e4a:	68bb      	ldr	r3, [r7, #8]
 8005e4c:	781b      	ldrb	r3, [r3, #0]
 8005e4e:	461a      	mov	r2, r3
 8005e50:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8005e54:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8005e58:	68bb      	ldr	r3, [r7, #8]
 8005e5a:	785b      	ldrb	r3, [r3, #1]
 8005e5c:	4619      	mov	r1, r3
 8005e5e:	460b      	mov	r3, r1
 8005e60:	011b      	lsls	r3, r3, #4
 8005e62:	1a5b      	subs	r3, r3, r1
 8005e64:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8005e66:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8005e68:	68ba      	ldr	r2, [r7, #8]
 8005e6a:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8005e6c:	4413      	add	r3, r2
 8005e6e:	617b      	str	r3, [r7, #20]
 8005e70:	e01e      	b.n	8005eb0 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8005e72:	68bb      	ldr	r3, [r7, #8]
 8005e74:	781b      	ldrb	r3, [r3, #0]
 8005e76:	4618      	mov	r0, r3
 8005e78:	f000 fa28 	bl	80062cc <RTC_Bcd2ToByte>
 8005e7c:	4603      	mov	r3, r0
 8005e7e:	461a      	mov	r2, r3
 8005e80:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8005e84:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8005e88:	68bb      	ldr	r3, [r7, #8]
 8005e8a:	785b      	ldrb	r3, [r3, #1]
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	f000 fa1d 	bl	80062cc <RTC_Bcd2ToByte>
 8005e92:	4603      	mov	r3, r0
 8005e94:	461a      	mov	r2, r3
 8005e96:	4613      	mov	r3, r2
 8005e98:	011b      	lsls	r3, r3, #4
 8005e9a:	1a9b      	subs	r3, r3, r2
 8005e9c:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8005e9e:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 8005ea0:	68bb      	ldr	r3, [r7, #8]
 8005ea2:	789b      	ldrb	r3, [r3, #2]
 8005ea4:	4618      	mov	r0, r3
 8005ea6:	f000 fa11 	bl	80062cc <RTC_Bcd2ToByte>
 8005eaa:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8005eac:	4423      	add	r3, r4
 8005eae:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8005eb0:	6979      	ldr	r1, [r7, #20]
 8005eb2:	68f8      	ldr	r0, [r7, #12]
 8005eb4:	f000 f953 	bl	800615e <RTC_WriteTimeCounter>
 8005eb8:	4603      	mov	r3, r0
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d007      	beq.n	8005ece <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	2204      	movs	r2, #4
 8005ec2:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8005eca:	2301      	movs	r3, #1
 8005ecc:	e02f      	b.n	8005f2e <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	685a      	ldr	r2, [r3, #4]
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f022 0205 	bic.w	r2, r2, #5
 8005edc:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8005ede:	68f8      	ldr	r0, [r7, #12]
 8005ee0:	f000 f964 	bl	80061ac <RTC_ReadAlarmCounter>
 8005ee4:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8005ee6:	693b      	ldr	r3, [r7, #16]
 8005ee8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005eec:	d018      	beq.n	8005f20 <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 8005eee:	693a      	ldr	r2, [r7, #16]
 8005ef0:	697b      	ldr	r3, [r7, #20]
 8005ef2:	429a      	cmp	r2, r3
 8005ef4:	d214      	bcs.n	8005f20 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8005ef6:	693b      	ldr	r3, [r7, #16]
 8005ef8:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8005efc:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8005f00:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8005f02:	6939      	ldr	r1, [r7, #16]
 8005f04:	68f8      	ldr	r0, [r7, #12]
 8005f06:	f000 f96a 	bl	80061de <RTC_WriteAlarmCounter>
 8005f0a:	4603      	mov	r3, r0
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d007      	beq.n	8005f20 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	2204      	movs	r2, #4
 8005f14:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	2200      	movs	r2, #0
 8005f1a:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8005f1c:	2301      	movs	r3, #1
 8005f1e:	e006      	b.n	8005f2e <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	2201      	movs	r2, #1
 8005f24:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	2200      	movs	r2, #0
 8005f2a:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8005f2c:	2300      	movs	r3, #0
  }
}
 8005f2e:	4618      	mov	r0, r3
 8005f30:	371c      	adds	r7, #28
 8005f32:	46bd      	mov	sp, r7
 8005f34:	bd90      	pop	{r4, r7, pc}
	...

08005f38 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005f38:	b580      	push	{r7, lr}
 8005f3a:	b088      	sub	sp, #32
 8005f3c:	af00      	add	r7, sp, #0
 8005f3e:	60f8      	str	r0, [r7, #12]
 8005f40:	60b9      	str	r1, [r7, #8]
 8005f42:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8005f44:	2300      	movs	r3, #0
 8005f46:	61fb      	str	r3, [r7, #28]
 8005f48:	2300      	movs	r3, #0
 8005f4a:	61bb      	str	r3, [r7, #24]
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d002      	beq.n	8005f5c <HAL_RTC_SetDate+0x24>
 8005f56:	68bb      	ldr	r3, [r7, #8]
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d101      	bne.n	8005f60 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 8005f5c:	2301      	movs	r3, #1
 8005f5e:	e097      	b.n	8006090 <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	7c1b      	ldrb	r3, [r3, #16]
 8005f64:	2b01      	cmp	r3, #1
 8005f66:	d101      	bne.n	8005f6c <HAL_RTC_SetDate+0x34>
 8005f68:	2302      	movs	r3, #2
 8005f6a:	e091      	b.n	8006090 <HAL_RTC_SetDate+0x158>
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	2201      	movs	r2, #1
 8005f70:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	2202      	movs	r2, #2
 8005f76:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d10c      	bne.n	8005f98 <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8005f7e:	68bb      	ldr	r3, [r7, #8]
 8005f80:	78da      	ldrb	r2, [r3, #3]
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8005f86:	68bb      	ldr	r3, [r7, #8]
 8005f88:	785a      	ldrb	r2, [r3, #1]
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8005f8e:	68bb      	ldr	r3, [r7, #8]
 8005f90:	789a      	ldrb	r2, [r3, #2]
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	739a      	strb	r2, [r3, #14]
 8005f96:	e01a      	b.n	8005fce <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8005f98:	68bb      	ldr	r3, [r7, #8]
 8005f9a:	78db      	ldrb	r3, [r3, #3]
 8005f9c:	4618      	mov	r0, r3
 8005f9e:	f000 f995 	bl	80062cc <RTC_Bcd2ToByte>
 8005fa2:	4603      	mov	r3, r0
 8005fa4:	461a      	mov	r2, r3
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8005faa:	68bb      	ldr	r3, [r7, #8]
 8005fac:	785b      	ldrb	r3, [r3, #1]
 8005fae:	4618      	mov	r0, r3
 8005fb0:	f000 f98c 	bl	80062cc <RTC_Bcd2ToByte>
 8005fb4:	4603      	mov	r3, r0
 8005fb6:	461a      	mov	r2, r3
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8005fbc:	68bb      	ldr	r3, [r7, #8]
 8005fbe:	789b      	ldrb	r3, [r3, #2]
 8005fc0:	4618      	mov	r0, r3
 8005fc2:	f000 f983 	bl	80062cc <RTC_Bcd2ToByte>
 8005fc6:	4603      	mov	r3, r0
 8005fc8:	461a      	mov	r2, r3
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	7bdb      	ldrb	r3, [r3, #15]
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	7b59      	ldrb	r1, [r3, #13]
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	7b9b      	ldrb	r3, [r3, #14]
 8005fdc:	461a      	mov	r2, r3
 8005fde:	f000 f993 	bl	8006308 <RTC_WeekDayNum>
 8005fe2:	4603      	mov	r3, r0
 8005fe4:	461a      	mov	r2, r3
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	7b1a      	ldrb	r2, [r3, #12]
 8005fee:	68bb      	ldr	r3, [r7, #8]
 8005ff0:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8005ff2:	68f8      	ldr	r0, [r7, #12]
 8005ff4:	f000 f883 	bl	80060fe <RTC_ReadTimeCounter>
 8005ff8:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8005ffa:	69fb      	ldr	r3, [r7, #28]
 8005ffc:	4a26      	ldr	r2, [pc, #152]	@ (8006098 <HAL_RTC_SetDate+0x160>)
 8005ffe:	fba2 2303 	umull	r2, r3, r2, r3
 8006002:	0adb      	lsrs	r3, r3, #11
 8006004:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8006006:	697b      	ldr	r3, [r7, #20]
 8006008:	2b18      	cmp	r3, #24
 800600a:	d93a      	bls.n	8006082 <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 800600c:	697b      	ldr	r3, [r7, #20]
 800600e:	4a23      	ldr	r2, [pc, #140]	@ (800609c <HAL_RTC_SetDate+0x164>)
 8006010:	fba2 2303 	umull	r2, r3, r2, r3
 8006014:	091b      	lsrs	r3, r3, #4
 8006016:	4a22      	ldr	r2, [pc, #136]	@ (80060a0 <HAL_RTC_SetDate+0x168>)
 8006018:	fb02 f303 	mul.w	r3, r2, r3
 800601c:	69fa      	ldr	r2, [r7, #28]
 800601e:	1ad3      	subs	r3, r2, r3
 8006020:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8006022:	69f9      	ldr	r1, [r7, #28]
 8006024:	68f8      	ldr	r0, [r7, #12]
 8006026:	f000 f89a 	bl	800615e <RTC_WriteTimeCounter>
 800602a:	4603      	mov	r3, r0
 800602c:	2b00      	cmp	r3, #0
 800602e:	d007      	beq.n	8006040 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	2204      	movs	r2, #4
 8006034:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	2200      	movs	r2, #0
 800603a:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 800603c:	2301      	movs	r3, #1
 800603e:	e027      	b.n	8006090 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8006040:	68f8      	ldr	r0, [r7, #12]
 8006042:	f000 f8b3 	bl	80061ac <RTC_ReadAlarmCounter>
 8006046:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8006048:	69bb      	ldr	r3, [r7, #24]
 800604a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800604e:	d018      	beq.n	8006082 <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 8006050:	69ba      	ldr	r2, [r7, #24]
 8006052:	69fb      	ldr	r3, [r7, #28]
 8006054:	429a      	cmp	r2, r3
 8006056:	d214      	bcs.n	8006082 <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8006058:	69bb      	ldr	r3, [r7, #24]
 800605a:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 800605e:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8006062:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8006064:	69b9      	ldr	r1, [r7, #24]
 8006066:	68f8      	ldr	r0, [r7, #12]
 8006068:	f000 f8b9 	bl	80061de <RTC_WriteAlarmCounter>
 800606c:	4603      	mov	r3, r0
 800606e:	2b00      	cmp	r3, #0
 8006070:	d007      	beq.n	8006082 <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	2204      	movs	r2, #4
 8006076:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	2200      	movs	r2, #0
 800607c:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 800607e:	2301      	movs	r3, #1
 8006080:	e006      	b.n	8006090 <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	2201      	movs	r2, #1
 8006086:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	2200      	movs	r2, #0
 800608c:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 800608e:	2300      	movs	r3, #0
}
 8006090:	4618      	mov	r0, r3
 8006092:	3720      	adds	r7, #32
 8006094:	46bd      	mov	sp, r7
 8006096:	bd80      	pop	{r7, pc}
 8006098:	91a2b3c5 	.word	0x91a2b3c5
 800609c:	aaaaaaab 	.word	0xaaaaaaab
 80060a0:	00015180 	.word	0x00015180

080060a4 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80060a4:	b580      	push	{r7, lr}
 80060a6:	b084      	sub	sp, #16
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80060ac:	2300      	movs	r3, #0
 80060ae:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d101      	bne.n	80060ba <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 80060b6:	2301      	movs	r3, #1
 80060b8:	e01d      	b.n	80060f6 <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	685a      	ldr	r2, [r3, #4]
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f022 0208 	bic.w	r2, r2, #8
 80060c8:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 80060ca:	f7fb fdc5 	bl	8001c58 <HAL_GetTick>
 80060ce:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80060d0:	e009      	b.n	80060e6 <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80060d2:	f7fb fdc1 	bl	8001c58 <HAL_GetTick>
 80060d6:	4602      	mov	r2, r0
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	1ad3      	subs	r3, r2, r3
 80060dc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80060e0:	d901      	bls.n	80060e6 <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 80060e2:	2303      	movs	r3, #3
 80060e4:	e007      	b.n	80060f6 <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	685b      	ldr	r3, [r3, #4]
 80060ec:	f003 0308 	and.w	r3, r3, #8
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d0ee      	beq.n	80060d2 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 80060f4:	2300      	movs	r3, #0
}
 80060f6:	4618      	mov	r0, r3
 80060f8:	3710      	adds	r7, #16
 80060fa:	46bd      	mov	sp, r7
 80060fc:	bd80      	pop	{r7, pc}

080060fe <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 80060fe:	b480      	push	{r7}
 8006100:	b087      	sub	sp, #28
 8006102:	af00      	add	r7, sp, #0
 8006104:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8006106:	2300      	movs	r3, #0
 8006108:	827b      	strh	r3, [r7, #18]
 800610a:	2300      	movs	r3, #0
 800610c:	823b      	strh	r3, [r7, #16]
 800610e:	2300      	movs	r3, #0
 8006110:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8006112:	2300      	movs	r3, #0
 8006114:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	699b      	ldr	r3, [r3, #24]
 800611c:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	69db      	ldr	r3, [r3, #28]
 8006124:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	699b      	ldr	r3, [r3, #24]
 800612c:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 800612e:	8a7a      	ldrh	r2, [r7, #18]
 8006130:	8a3b      	ldrh	r3, [r7, #16]
 8006132:	429a      	cmp	r2, r3
 8006134:	d008      	beq.n	8006148 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8006136:	8a3b      	ldrh	r3, [r7, #16]
 8006138:	041a      	lsls	r2, r3, #16
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	69db      	ldr	r3, [r3, #28]
 8006140:	b29b      	uxth	r3, r3
 8006142:	4313      	orrs	r3, r2
 8006144:	617b      	str	r3, [r7, #20]
 8006146:	e004      	b.n	8006152 <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8006148:	8a7b      	ldrh	r3, [r7, #18]
 800614a:	041a      	lsls	r2, r3, #16
 800614c:	89fb      	ldrh	r3, [r7, #14]
 800614e:	4313      	orrs	r3, r2
 8006150:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8006152:	697b      	ldr	r3, [r7, #20]
}
 8006154:	4618      	mov	r0, r3
 8006156:	371c      	adds	r7, #28
 8006158:	46bd      	mov	sp, r7
 800615a:	bc80      	pop	{r7}
 800615c:	4770      	bx	lr

0800615e <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 800615e:	b580      	push	{r7, lr}
 8006160:	b084      	sub	sp, #16
 8006162:	af00      	add	r7, sp, #0
 8006164:	6078      	str	r0, [r7, #4]
 8006166:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006168:	2300      	movs	r3, #0
 800616a:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800616c:	6878      	ldr	r0, [r7, #4]
 800616e:	f000 f85d 	bl	800622c <RTC_EnterInitMode>
 8006172:	4603      	mov	r3, r0
 8006174:	2b00      	cmp	r3, #0
 8006176:	d002      	beq.n	800617e <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8006178:	2301      	movs	r3, #1
 800617a:	73fb      	strb	r3, [r7, #15]
 800617c:	e011      	b.n	80061a2 <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	683a      	ldr	r2, [r7, #0]
 8006184:	0c12      	lsrs	r2, r2, #16
 8006186:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	683a      	ldr	r2, [r7, #0]
 800618e:	b292      	uxth	r2, r2
 8006190:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8006192:	6878      	ldr	r0, [r7, #4]
 8006194:	f000 f872 	bl	800627c <RTC_ExitInitMode>
 8006198:	4603      	mov	r3, r0
 800619a:	2b00      	cmp	r3, #0
 800619c:	d001      	beq.n	80061a2 <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 800619e:	2301      	movs	r3, #1
 80061a0:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80061a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80061a4:	4618      	mov	r0, r3
 80061a6:	3710      	adds	r7, #16
 80061a8:	46bd      	mov	sp, r7
 80061aa:	bd80      	pop	{r7, pc}

080061ac <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 80061ac:	b480      	push	{r7}
 80061ae:	b085      	sub	sp, #20
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 80061b4:	2300      	movs	r3, #0
 80061b6:	81fb      	strh	r3, [r7, #14]
 80061b8:	2300      	movs	r3, #0
 80061ba:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	6a1b      	ldr	r3, [r3, #32]
 80061c2:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061ca:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 80061cc:	89fb      	ldrh	r3, [r7, #14]
 80061ce:	041a      	lsls	r2, r3, #16
 80061d0:	89bb      	ldrh	r3, [r7, #12]
 80061d2:	4313      	orrs	r3, r2
}
 80061d4:	4618      	mov	r0, r3
 80061d6:	3714      	adds	r7, #20
 80061d8:	46bd      	mov	sp, r7
 80061da:	bc80      	pop	{r7}
 80061dc:	4770      	bx	lr

080061de <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 80061de:	b580      	push	{r7, lr}
 80061e0:	b084      	sub	sp, #16
 80061e2:	af00      	add	r7, sp, #0
 80061e4:	6078      	str	r0, [r7, #4]
 80061e6:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80061e8:	2300      	movs	r3, #0
 80061ea:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80061ec:	6878      	ldr	r0, [r7, #4]
 80061ee:	f000 f81d 	bl	800622c <RTC_EnterInitMode>
 80061f2:	4603      	mov	r3, r0
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d002      	beq.n	80061fe <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 80061f8:	2301      	movs	r3, #1
 80061fa:	73fb      	strb	r3, [r7, #15]
 80061fc:	e011      	b.n	8006222 <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	683a      	ldr	r2, [r7, #0]
 8006204:	0c12      	lsrs	r2, r2, #16
 8006206:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	683a      	ldr	r2, [r7, #0]
 800620e:	b292      	uxth	r2, r2
 8006210:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8006212:	6878      	ldr	r0, [r7, #4]
 8006214:	f000 f832 	bl	800627c <RTC_ExitInitMode>
 8006218:	4603      	mov	r3, r0
 800621a:	2b00      	cmp	r3, #0
 800621c:	d001      	beq.n	8006222 <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 800621e:	2301      	movs	r3, #1
 8006220:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8006222:	7bfb      	ldrb	r3, [r7, #15]
}
 8006224:	4618      	mov	r0, r3
 8006226:	3710      	adds	r7, #16
 8006228:	46bd      	mov	sp, r7
 800622a:	bd80      	pop	{r7, pc}

0800622c <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800622c:	b580      	push	{r7, lr}
 800622e:	b084      	sub	sp, #16
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006234:	2300      	movs	r3, #0
 8006236:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8006238:	f7fb fd0e 	bl	8001c58 <HAL_GetTick>
 800623c:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800623e:	e009      	b.n	8006254 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8006240:	f7fb fd0a 	bl	8001c58 <HAL_GetTick>
 8006244:	4602      	mov	r2, r0
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	1ad3      	subs	r3, r2, r3
 800624a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800624e:	d901      	bls.n	8006254 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8006250:	2303      	movs	r3, #3
 8006252:	e00f      	b.n	8006274 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	685b      	ldr	r3, [r3, #4]
 800625a:	f003 0320 	and.w	r3, r3, #32
 800625e:	2b00      	cmp	r3, #0
 8006260:	d0ee      	beq.n	8006240 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	685a      	ldr	r2, [r3, #4]
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	f042 0210 	orr.w	r2, r2, #16
 8006270:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 8006272:	2300      	movs	r3, #0
}
 8006274:	4618      	mov	r0, r3
 8006276:	3710      	adds	r7, #16
 8006278:	46bd      	mov	sp, r7
 800627a:	bd80      	pop	{r7, pc}

0800627c <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800627c:	b580      	push	{r7, lr}
 800627e:	b084      	sub	sp, #16
 8006280:	af00      	add	r7, sp, #0
 8006282:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006284:	2300      	movs	r3, #0
 8006286:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	685a      	ldr	r2, [r3, #4]
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	f022 0210 	bic.w	r2, r2, #16
 8006296:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8006298:	f7fb fcde 	bl	8001c58 <HAL_GetTick>
 800629c:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800629e:	e009      	b.n	80062b4 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80062a0:	f7fb fcda 	bl	8001c58 <HAL_GetTick>
 80062a4:	4602      	mov	r2, r0
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	1ad3      	subs	r3, r2, r3
 80062aa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80062ae:	d901      	bls.n	80062b4 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 80062b0:	2303      	movs	r3, #3
 80062b2:	e007      	b.n	80062c4 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	685b      	ldr	r3, [r3, #4]
 80062ba:	f003 0320 	and.w	r3, r3, #32
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d0ee      	beq.n	80062a0 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 80062c2:	2300      	movs	r3, #0
}
 80062c4:	4618      	mov	r0, r3
 80062c6:	3710      	adds	r7, #16
 80062c8:	46bd      	mov	sp, r7
 80062ca:	bd80      	pop	{r7, pc}

080062cc <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80062cc:	b480      	push	{r7}
 80062ce:	b085      	sub	sp, #20
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	4603      	mov	r3, r0
 80062d4:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 80062d6:	2300      	movs	r3, #0
 80062d8:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 80062da:	79fb      	ldrb	r3, [r7, #7]
 80062dc:	091b      	lsrs	r3, r3, #4
 80062de:	b2db      	uxtb	r3, r3
 80062e0:	461a      	mov	r2, r3
 80062e2:	4613      	mov	r3, r2
 80062e4:	009b      	lsls	r3, r3, #2
 80062e6:	4413      	add	r3, r2
 80062e8:	005b      	lsls	r3, r3, #1
 80062ea:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 80062ec:	79fb      	ldrb	r3, [r7, #7]
 80062ee:	f003 030f 	and.w	r3, r3, #15
 80062f2:	b2da      	uxtb	r2, r3
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	b2db      	uxtb	r3, r3
 80062f8:	4413      	add	r3, r2
 80062fa:	b2db      	uxtb	r3, r3
}
 80062fc:	4618      	mov	r0, r3
 80062fe:	3714      	adds	r7, #20
 8006300:	46bd      	mov	sp, r7
 8006302:	bc80      	pop	{r7}
 8006304:	4770      	bx	lr
	...

08006308 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 8006308:	b480      	push	{r7}
 800630a:	b085      	sub	sp, #20
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]
 8006310:	460b      	mov	r3, r1
 8006312:	70fb      	strb	r3, [r7, #3]
 8006314:	4613      	mov	r3, r2
 8006316:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 8006318:	2300      	movs	r3, #0
 800631a:	60bb      	str	r3, [r7, #8]
 800631c:	2300      	movs	r3, #0
 800631e:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8006326:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 8006328:	78fb      	ldrb	r3, [r7, #3]
 800632a:	2b02      	cmp	r3, #2
 800632c:	d82d      	bhi.n	800638a <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 800632e:	78fa      	ldrb	r2, [r7, #3]
 8006330:	4613      	mov	r3, r2
 8006332:	005b      	lsls	r3, r3, #1
 8006334:	4413      	add	r3, r2
 8006336:	00db      	lsls	r3, r3, #3
 8006338:	1a9b      	subs	r3, r3, r2
 800633a:	4a2c      	ldr	r2, [pc, #176]	@ (80063ec <RTC_WeekDayNum+0xe4>)
 800633c:	fba2 2303 	umull	r2, r3, r2, r3
 8006340:	085a      	lsrs	r2, r3, #1
 8006342:	78bb      	ldrb	r3, [r7, #2]
 8006344:	441a      	add	r2, r3
 8006346:	68bb      	ldr	r3, [r7, #8]
 8006348:	441a      	add	r2, r3
 800634a:	68bb      	ldr	r3, [r7, #8]
 800634c:	3b01      	subs	r3, #1
 800634e:	089b      	lsrs	r3, r3, #2
 8006350:	441a      	add	r2, r3
 8006352:	68bb      	ldr	r3, [r7, #8]
 8006354:	3b01      	subs	r3, #1
 8006356:	4926      	ldr	r1, [pc, #152]	@ (80063f0 <RTC_WeekDayNum+0xe8>)
 8006358:	fba1 1303 	umull	r1, r3, r1, r3
 800635c:	095b      	lsrs	r3, r3, #5
 800635e:	1ad2      	subs	r2, r2, r3
 8006360:	68bb      	ldr	r3, [r7, #8]
 8006362:	3b01      	subs	r3, #1
 8006364:	4922      	ldr	r1, [pc, #136]	@ (80063f0 <RTC_WeekDayNum+0xe8>)
 8006366:	fba1 1303 	umull	r1, r3, r1, r3
 800636a:	09db      	lsrs	r3, r3, #7
 800636c:	4413      	add	r3, r2
 800636e:	1d1a      	adds	r2, r3, #4
 8006370:	4b20      	ldr	r3, [pc, #128]	@ (80063f4 <RTC_WeekDayNum+0xec>)
 8006372:	fba3 1302 	umull	r1, r3, r3, r2
 8006376:	1ad1      	subs	r1, r2, r3
 8006378:	0849      	lsrs	r1, r1, #1
 800637a:	440b      	add	r3, r1
 800637c:	0899      	lsrs	r1, r3, #2
 800637e:	460b      	mov	r3, r1
 8006380:	00db      	lsls	r3, r3, #3
 8006382:	1a5b      	subs	r3, r3, r1
 8006384:	1ad3      	subs	r3, r2, r3
 8006386:	60fb      	str	r3, [r7, #12]
 8006388:	e029      	b.n	80063de <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 800638a:	78fa      	ldrb	r2, [r7, #3]
 800638c:	4613      	mov	r3, r2
 800638e:	005b      	lsls	r3, r3, #1
 8006390:	4413      	add	r3, r2
 8006392:	00db      	lsls	r3, r3, #3
 8006394:	1a9b      	subs	r3, r3, r2
 8006396:	4a15      	ldr	r2, [pc, #84]	@ (80063ec <RTC_WeekDayNum+0xe4>)
 8006398:	fba2 2303 	umull	r2, r3, r2, r3
 800639c:	085a      	lsrs	r2, r3, #1
 800639e:	78bb      	ldrb	r3, [r7, #2]
 80063a0:	441a      	add	r2, r3
 80063a2:	68bb      	ldr	r3, [r7, #8]
 80063a4:	441a      	add	r2, r3
 80063a6:	68bb      	ldr	r3, [r7, #8]
 80063a8:	089b      	lsrs	r3, r3, #2
 80063aa:	441a      	add	r2, r3
 80063ac:	68bb      	ldr	r3, [r7, #8]
 80063ae:	4910      	ldr	r1, [pc, #64]	@ (80063f0 <RTC_WeekDayNum+0xe8>)
 80063b0:	fba1 1303 	umull	r1, r3, r1, r3
 80063b4:	095b      	lsrs	r3, r3, #5
 80063b6:	1ad2      	subs	r2, r2, r3
 80063b8:	68bb      	ldr	r3, [r7, #8]
 80063ba:	490d      	ldr	r1, [pc, #52]	@ (80063f0 <RTC_WeekDayNum+0xe8>)
 80063bc:	fba1 1303 	umull	r1, r3, r1, r3
 80063c0:	09db      	lsrs	r3, r3, #7
 80063c2:	4413      	add	r3, r2
 80063c4:	1c9a      	adds	r2, r3, #2
 80063c6:	4b0b      	ldr	r3, [pc, #44]	@ (80063f4 <RTC_WeekDayNum+0xec>)
 80063c8:	fba3 1302 	umull	r1, r3, r3, r2
 80063cc:	1ad1      	subs	r1, r2, r3
 80063ce:	0849      	lsrs	r1, r1, #1
 80063d0:	440b      	add	r3, r1
 80063d2:	0899      	lsrs	r1, r3, #2
 80063d4:	460b      	mov	r3, r1
 80063d6:	00db      	lsls	r3, r3, #3
 80063d8:	1a5b      	subs	r3, r3, r1
 80063da:	1ad3      	subs	r3, r2, r3
 80063dc:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	b2db      	uxtb	r3, r3
}
 80063e2:	4618      	mov	r0, r3
 80063e4:	3714      	adds	r7, #20
 80063e6:	46bd      	mov	sp, r7
 80063e8:	bc80      	pop	{r7}
 80063ea:	4770      	bx	lr
 80063ec:	38e38e39 	.word	0x38e38e39
 80063f0:	51eb851f 	.word	0x51eb851f
 80063f4:	24924925 	.word	0x24924925

080063f8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b082      	sub	sp, #8
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2b00      	cmp	r3, #0
 8006404:	d101      	bne.n	800640a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006406:	2301      	movs	r3, #1
 8006408:	e041      	b.n	800648e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006410:	b2db      	uxtb	r3, r3
 8006412:	2b00      	cmp	r3, #0
 8006414:	d106      	bne.n	8006424 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2200      	movs	r2, #0
 800641a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800641e:	6878      	ldr	r0, [r7, #4]
 8006420:	f7fb face 	bl	80019c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2202      	movs	r2, #2
 8006428:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681a      	ldr	r2, [r3, #0]
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	3304      	adds	r3, #4
 8006434:	4619      	mov	r1, r3
 8006436:	4610      	mov	r0, r2
 8006438:	f000 fc6a 	bl	8006d10 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2201      	movs	r2, #1
 8006440:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2201      	movs	r2, #1
 8006448:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	2201      	movs	r2, #1
 8006450:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	2201      	movs	r2, #1
 8006458:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2201      	movs	r2, #1
 8006460:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2201      	movs	r2, #1
 8006468:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2201      	movs	r2, #1
 8006470:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	2201      	movs	r2, #1
 8006478:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	2201      	movs	r2, #1
 8006480:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	2201      	movs	r2, #1
 8006488:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800648c:	2300      	movs	r3, #0
}
 800648e:	4618      	mov	r0, r3
 8006490:	3708      	adds	r7, #8
 8006492:	46bd      	mov	sp, r7
 8006494:	bd80      	pop	{r7, pc}
	...

08006498 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006498:	b480      	push	{r7}
 800649a:	b085      	sub	sp, #20
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80064a6:	b2db      	uxtb	r3, r3
 80064a8:	2b01      	cmp	r3, #1
 80064aa:	d001      	beq.n	80064b0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80064ac:	2301      	movs	r3, #1
 80064ae:	e03a      	b.n	8006526 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2202      	movs	r2, #2
 80064b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	68da      	ldr	r2, [r3, #12]
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f042 0201 	orr.w	r2, r2, #1
 80064c6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	4a18      	ldr	r2, [pc, #96]	@ (8006530 <HAL_TIM_Base_Start_IT+0x98>)
 80064ce:	4293      	cmp	r3, r2
 80064d0:	d00e      	beq.n	80064f0 <HAL_TIM_Base_Start_IT+0x58>
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064da:	d009      	beq.n	80064f0 <HAL_TIM_Base_Start_IT+0x58>
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	4a14      	ldr	r2, [pc, #80]	@ (8006534 <HAL_TIM_Base_Start_IT+0x9c>)
 80064e2:	4293      	cmp	r3, r2
 80064e4:	d004      	beq.n	80064f0 <HAL_TIM_Base_Start_IT+0x58>
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	4a13      	ldr	r2, [pc, #76]	@ (8006538 <HAL_TIM_Base_Start_IT+0xa0>)
 80064ec:	4293      	cmp	r3, r2
 80064ee:	d111      	bne.n	8006514 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	689b      	ldr	r3, [r3, #8]
 80064f6:	f003 0307 	and.w	r3, r3, #7
 80064fa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	2b06      	cmp	r3, #6
 8006500:	d010      	beq.n	8006524 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	681a      	ldr	r2, [r3, #0]
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f042 0201 	orr.w	r2, r2, #1
 8006510:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006512:	e007      	b.n	8006524 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	681a      	ldr	r2, [r3, #0]
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f042 0201 	orr.w	r2, r2, #1
 8006522:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006524:	2300      	movs	r3, #0
}
 8006526:	4618      	mov	r0, r3
 8006528:	3714      	adds	r7, #20
 800652a:	46bd      	mov	sp, r7
 800652c:	bc80      	pop	{r7}
 800652e:	4770      	bx	lr
 8006530:	40012c00 	.word	0x40012c00
 8006534:	40000400 	.word	0x40000400
 8006538:	40000800 	.word	0x40000800

0800653c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800653c:	b580      	push	{r7, lr}
 800653e:	b082      	sub	sp, #8
 8006540:	af00      	add	r7, sp, #0
 8006542:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	2b00      	cmp	r3, #0
 8006548:	d101      	bne.n	800654e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800654a:	2301      	movs	r3, #1
 800654c:	e041      	b.n	80065d2 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006554:	b2db      	uxtb	r3, r3
 8006556:	2b00      	cmp	r3, #0
 8006558:	d106      	bne.n	8006568 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	2200      	movs	r2, #0
 800655e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006562:	6878      	ldr	r0, [r7, #4]
 8006564:	f000 f839 	bl	80065da <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	2202      	movs	r2, #2
 800656c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681a      	ldr	r2, [r3, #0]
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	3304      	adds	r3, #4
 8006578:	4619      	mov	r1, r3
 800657a:	4610      	mov	r0, r2
 800657c:	f000 fbc8 	bl	8006d10 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2201      	movs	r2, #1
 8006584:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	2201      	movs	r2, #1
 800658c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2201      	movs	r2, #1
 8006594:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2201      	movs	r2, #1
 800659c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2201      	movs	r2, #1
 80065a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2201      	movs	r2, #1
 80065ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2201      	movs	r2, #1
 80065b4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2201      	movs	r2, #1
 80065bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	2201      	movs	r2, #1
 80065c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2201      	movs	r2, #1
 80065cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80065d0:	2300      	movs	r3, #0
}
 80065d2:	4618      	mov	r0, r3
 80065d4:	3708      	adds	r7, #8
 80065d6:	46bd      	mov	sp, r7
 80065d8:	bd80      	pop	{r7, pc}

080065da <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80065da:	b480      	push	{r7}
 80065dc:	b083      	sub	sp, #12
 80065de:	af00      	add	r7, sp, #0
 80065e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80065e2:	bf00      	nop
 80065e4:	370c      	adds	r7, #12
 80065e6:	46bd      	mov	sp, r7
 80065e8:	bc80      	pop	{r7}
 80065ea:	4770      	bx	lr

080065ec <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80065ec:	b580      	push	{r7, lr}
 80065ee:	b084      	sub	sp, #16
 80065f0:	af00      	add	r7, sp, #0
 80065f2:	6078      	str	r0, [r7, #4]
 80065f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80065f6:	2300      	movs	r3, #0
 80065f8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80065fa:	683b      	ldr	r3, [r7, #0]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d104      	bne.n	800660a <HAL_TIM_IC_Start_IT+0x1e>
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006606:	b2db      	uxtb	r3, r3
 8006608:	e013      	b.n	8006632 <HAL_TIM_IC_Start_IT+0x46>
 800660a:	683b      	ldr	r3, [r7, #0]
 800660c:	2b04      	cmp	r3, #4
 800660e:	d104      	bne.n	800661a <HAL_TIM_IC_Start_IT+0x2e>
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006616:	b2db      	uxtb	r3, r3
 8006618:	e00b      	b.n	8006632 <HAL_TIM_IC_Start_IT+0x46>
 800661a:	683b      	ldr	r3, [r7, #0]
 800661c:	2b08      	cmp	r3, #8
 800661e:	d104      	bne.n	800662a <HAL_TIM_IC_Start_IT+0x3e>
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006626:	b2db      	uxtb	r3, r3
 8006628:	e003      	b.n	8006632 <HAL_TIM_IC_Start_IT+0x46>
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006630:	b2db      	uxtb	r3, r3
 8006632:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8006634:	683b      	ldr	r3, [r7, #0]
 8006636:	2b00      	cmp	r3, #0
 8006638:	d104      	bne.n	8006644 <HAL_TIM_IC_Start_IT+0x58>
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006640:	b2db      	uxtb	r3, r3
 8006642:	e013      	b.n	800666c <HAL_TIM_IC_Start_IT+0x80>
 8006644:	683b      	ldr	r3, [r7, #0]
 8006646:	2b04      	cmp	r3, #4
 8006648:	d104      	bne.n	8006654 <HAL_TIM_IC_Start_IT+0x68>
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006650:	b2db      	uxtb	r3, r3
 8006652:	e00b      	b.n	800666c <HAL_TIM_IC_Start_IT+0x80>
 8006654:	683b      	ldr	r3, [r7, #0]
 8006656:	2b08      	cmp	r3, #8
 8006658:	d104      	bne.n	8006664 <HAL_TIM_IC_Start_IT+0x78>
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006660:	b2db      	uxtb	r3, r3
 8006662:	e003      	b.n	800666c <HAL_TIM_IC_Start_IT+0x80>
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800666a:	b2db      	uxtb	r3, r3
 800666c:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800666e:	7bbb      	ldrb	r3, [r7, #14]
 8006670:	2b01      	cmp	r3, #1
 8006672:	d102      	bne.n	800667a <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8006674:	7b7b      	ldrb	r3, [r7, #13]
 8006676:	2b01      	cmp	r3, #1
 8006678:	d001      	beq.n	800667e <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 800667a:	2301      	movs	r3, #1
 800667c:	e0b8      	b.n	80067f0 <HAL_TIM_IC_Start_IT+0x204>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800667e:	683b      	ldr	r3, [r7, #0]
 8006680:	2b00      	cmp	r3, #0
 8006682:	d104      	bne.n	800668e <HAL_TIM_IC_Start_IT+0xa2>
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2202      	movs	r2, #2
 8006688:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800668c:	e013      	b.n	80066b6 <HAL_TIM_IC_Start_IT+0xca>
 800668e:	683b      	ldr	r3, [r7, #0]
 8006690:	2b04      	cmp	r3, #4
 8006692:	d104      	bne.n	800669e <HAL_TIM_IC_Start_IT+0xb2>
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	2202      	movs	r2, #2
 8006698:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800669c:	e00b      	b.n	80066b6 <HAL_TIM_IC_Start_IT+0xca>
 800669e:	683b      	ldr	r3, [r7, #0]
 80066a0:	2b08      	cmp	r3, #8
 80066a2:	d104      	bne.n	80066ae <HAL_TIM_IC_Start_IT+0xc2>
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2202      	movs	r2, #2
 80066a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80066ac:	e003      	b.n	80066b6 <HAL_TIM_IC_Start_IT+0xca>
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	2202      	movs	r2, #2
 80066b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80066b6:	683b      	ldr	r3, [r7, #0]
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d104      	bne.n	80066c6 <HAL_TIM_IC_Start_IT+0xda>
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2202      	movs	r2, #2
 80066c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80066c4:	e013      	b.n	80066ee <HAL_TIM_IC_Start_IT+0x102>
 80066c6:	683b      	ldr	r3, [r7, #0]
 80066c8:	2b04      	cmp	r3, #4
 80066ca:	d104      	bne.n	80066d6 <HAL_TIM_IC_Start_IT+0xea>
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2202      	movs	r2, #2
 80066d0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80066d4:	e00b      	b.n	80066ee <HAL_TIM_IC_Start_IT+0x102>
 80066d6:	683b      	ldr	r3, [r7, #0]
 80066d8:	2b08      	cmp	r3, #8
 80066da:	d104      	bne.n	80066e6 <HAL_TIM_IC_Start_IT+0xfa>
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2202      	movs	r2, #2
 80066e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80066e4:	e003      	b.n	80066ee <HAL_TIM_IC_Start_IT+0x102>
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	2202      	movs	r2, #2
 80066ea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 80066ee:	683b      	ldr	r3, [r7, #0]
 80066f0:	2b0c      	cmp	r3, #12
 80066f2:	d841      	bhi.n	8006778 <HAL_TIM_IC_Start_IT+0x18c>
 80066f4:	a201      	add	r2, pc, #4	@ (adr r2, 80066fc <HAL_TIM_IC_Start_IT+0x110>)
 80066f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066fa:	bf00      	nop
 80066fc:	08006731 	.word	0x08006731
 8006700:	08006779 	.word	0x08006779
 8006704:	08006779 	.word	0x08006779
 8006708:	08006779 	.word	0x08006779
 800670c:	08006743 	.word	0x08006743
 8006710:	08006779 	.word	0x08006779
 8006714:	08006779 	.word	0x08006779
 8006718:	08006779 	.word	0x08006779
 800671c:	08006755 	.word	0x08006755
 8006720:	08006779 	.word	0x08006779
 8006724:	08006779 	.word	0x08006779
 8006728:	08006779 	.word	0x08006779
 800672c:	08006767 	.word	0x08006767
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	68da      	ldr	r2, [r3, #12]
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	f042 0202 	orr.w	r2, r2, #2
 800673e:	60da      	str	r2, [r3, #12]
      break;
 8006740:	e01d      	b.n	800677e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	68da      	ldr	r2, [r3, #12]
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f042 0204 	orr.w	r2, r2, #4
 8006750:	60da      	str	r2, [r3, #12]
      break;
 8006752:	e014      	b.n	800677e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	68da      	ldr	r2, [r3, #12]
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	f042 0208 	orr.w	r2, r2, #8
 8006762:	60da      	str	r2, [r3, #12]
      break;
 8006764:	e00b      	b.n	800677e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	68da      	ldr	r2, [r3, #12]
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	f042 0210 	orr.w	r2, r2, #16
 8006774:	60da      	str	r2, [r3, #12]
      break;
 8006776:	e002      	b.n	800677e <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8006778:	2301      	movs	r3, #1
 800677a:	73fb      	strb	r3, [r7, #15]
      break;
 800677c:	bf00      	nop
  }

  if (status == HAL_OK)
 800677e:	7bfb      	ldrb	r3, [r7, #15]
 8006780:	2b00      	cmp	r3, #0
 8006782:	d134      	bne.n	80067ee <HAL_TIM_IC_Start_IT+0x202>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	2201      	movs	r2, #1
 800678a:	6839      	ldr	r1, [r7, #0]
 800678c:	4618      	mov	r0, r3
 800678e:	f000 fcc4 	bl	800711a <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	4a18      	ldr	r2, [pc, #96]	@ (80067f8 <HAL_TIM_IC_Start_IT+0x20c>)
 8006798:	4293      	cmp	r3, r2
 800679a:	d00e      	beq.n	80067ba <HAL_TIM_IC_Start_IT+0x1ce>
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80067a4:	d009      	beq.n	80067ba <HAL_TIM_IC_Start_IT+0x1ce>
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	4a14      	ldr	r2, [pc, #80]	@ (80067fc <HAL_TIM_IC_Start_IT+0x210>)
 80067ac:	4293      	cmp	r3, r2
 80067ae:	d004      	beq.n	80067ba <HAL_TIM_IC_Start_IT+0x1ce>
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	4a12      	ldr	r2, [pc, #72]	@ (8006800 <HAL_TIM_IC_Start_IT+0x214>)
 80067b6:	4293      	cmp	r3, r2
 80067b8:	d111      	bne.n	80067de <HAL_TIM_IC_Start_IT+0x1f2>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	689b      	ldr	r3, [r3, #8]
 80067c0:	f003 0307 	and.w	r3, r3, #7
 80067c4:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067c6:	68bb      	ldr	r3, [r7, #8]
 80067c8:	2b06      	cmp	r3, #6
 80067ca:	d010      	beq.n	80067ee <HAL_TIM_IC_Start_IT+0x202>
      {
        __HAL_TIM_ENABLE(htim);
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	681a      	ldr	r2, [r3, #0]
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	f042 0201 	orr.w	r2, r2, #1
 80067da:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067dc:	e007      	b.n	80067ee <HAL_TIM_IC_Start_IT+0x202>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	681a      	ldr	r2, [r3, #0]
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f042 0201 	orr.w	r2, r2, #1
 80067ec:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80067ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80067f0:	4618      	mov	r0, r3
 80067f2:	3710      	adds	r7, #16
 80067f4:	46bd      	mov	sp, r7
 80067f6:	bd80      	pop	{r7, pc}
 80067f8:	40012c00 	.word	0x40012c00
 80067fc:	40000400 	.word	0x40000400
 8006800:	40000800 	.word	0x40000800

08006804 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006804:	b580      	push	{r7, lr}
 8006806:	b082      	sub	sp, #8
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	691b      	ldr	r3, [r3, #16]
 8006812:	f003 0302 	and.w	r3, r3, #2
 8006816:	2b02      	cmp	r3, #2
 8006818:	d122      	bne.n	8006860 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	68db      	ldr	r3, [r3, #12]
 8006820:	f003 0302 	and.w	r3, r3, #2
 8006824:	2b02      	cmp	r3, #2
 8006826:	d11b      	bne.n	8006860 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	f06f 0202 	mvn.w	r2, #2
 8006830:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	2201      	movs	r2, #1
 8006836:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	699b      	ldr	r3, [r3, #24]
 800683e:	f003 0303 	and.w	r3, r3, #3
 8006842:	2b00      	cmp	r3, #0
 8006844:	d003      	beq.n	800684e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006846:	6878      	ldr	r0, [r7, #4]
 8006848:	f7fa fe8e 	bl	8001568 <HAL_TIM_IC_CaptureCallback>
 800684c:	e005      	b.n	800685a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800684e:	6878      	ldr	r0, [r7, #4]
 8006850:	f000 fa43 	bl	8006cda <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006854:	6878      	ldr	r0, [r7, #4]
 8006856:	f000 fa49 	bl	8006cec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	2200      	movs	r2, #0
 800685e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	691b      	ldr	r3, [r3, #16]
 8006866:	f003 0304 	and.w	r3, r3, #4
 800686a:	2b04      	cmp	r3, #4
 800686c:	d122      	bne.n	80068b4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	68db      	ldr	r3, [r3, #12]
 8006874:	f003 0304 	and.w	r3, r3, #4
 8006878:	2b04      	cmp	r3, #4
 800687a:	d11b      	bne.n	80068b4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f06f 0204 	mvn.w	r2, #4
 8006884:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	2202      	movs	r2, #2
 800688a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	699b      	ldr	r3, [r3, #24]
 8006892:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006896:	2b00      	cmp	r3, #0
 8006898:	d003      	beq.n	80068a2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800689a:	6878      	ldr	r0, [r7, #4]
 800689c:	f7fa fe64 	bl	8001568 <HAL_TIM_IC_CaptureCallback>
 80068a0:	e005      	b.n	80068ae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80068a2:	6878      	ldr	r0, [r7, #4]
 80068a4:	f000 fa19 	bl	8006cda <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068a8:	6878      	ldr	r0, [r7, #4]
 80068aa:	f000 fa1f 	bl	8006cec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	2200      	movs	r2, #0
 80068b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	691b      	ldr	r3, [r3, #16]
 80068ba:	f003 0308 	and.w	r3, r3, #8
 80068be:	2b08      	cmp	r3, #8
 80068c0:	d122      	bne.n	8006908 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	68db      	ldr	r3, [r3, #12]
 80068c8:	f003 0308 	and.w	r3, r3, #8
 80068cc:	2b08      	cmp	r3, #8
 80068ce:	d11b      	bne.n	8006908 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f06f 0208 	mvn.w	r2, #8
 80068d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	2204      	movs	r2, #4
 80068de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	69db      	ldr	r3, [r3, #28]
 80068e6:	f003 0303 	and.w	r3, r3, #3
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d003      	beq.n	80068f6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80068ee:	6878      	ldr	r0, [r7, #4]
 80068f0:	f7fa fe3a 	bl	8001568 <HAL_TIM_IC_CaptureCallback>
 80068f4:	e005      	b.n	8006902 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80068f6:	6878      	ldr	r0, [r7, #4]
 80068f8:	f000 f9ef 	bl	8006cda <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068fc:	6878      	ldr	r0, [r7, #4]
 80068fe:	f000 f9f5 	bl	8006cec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	2200      	movs	r2, #0
 8006906:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	691b      	ldr	r3, [r3, #16]
 800690e:	f003 0310 	and.w	r3, r3, #16
 8006912:	2b10      	cmp	r3, #16
 8006914:	d122      	bne.n	800695c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	68db      	ldr	r3, [r3, #12]
 800691c:	f003 0310 	and.w	r3, r3, #16
 8006920:	2b10      	cmp	r3, #16
 8006922:	d11b      	bne.n	800695c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f06f 0210 	mvn.w	r2, #16
 800692c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	2208      	movs	r2, #8
 8006932:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	69db      	ldr	r3, [r3, #28]
 800693a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800693e:	2b00      	cmp	r3, #0
 8006940:	d003      	beq.n	800694a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006942:	6878      	ldr	r0, [r7, #4]
 8006944:	f7fa fe10 	bl	8001568 <HAL_TIM_IC_CaptureCallback>
 8006948:	e005      	b.n	8006956 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800694a:	6878      	ldr	r0, [r7, #4]
 800694c:	f000 f9c5 	bl	8006cda <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006950:	6878      	ldr	r0, [r7, #4]
 8006952:	f000 f9cb 	bl	8006cec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	2200      	movs	r2, #0
 800695a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	691b      	ldr	r3, [r3, #16]
 8006962:	f003 0301 	and.w	r3, r3, #1
 8006966:	2b01      	cmp	r3, #1
 8006968:	d10e      	bne.n	8006988 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	68db      	ldr	r3, [r3, #12]
 8006970:	f003 0301 	and.w	r3, r3, #1
 8006974:	2b01      	cmp	r3, #1
 8006976:	d107      	bne.n	8006988 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f06f 0201 	mvn.w	r2, #1
 8006980:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006982:	6878      	ldr	r0, [r7, #4]
 8006984:	f7fa fe06 	bl	8001594 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	691b      	ldr	r3, [r3, #16]
 800698e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006992:	2b80      	cmp	r3, #128	@ 0x80
 8006994:	d10e      	bne.n	80069b4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	68db      	ldr	r3, [r3, #12]
 800699c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069a0:	2b80      	cmp	r3, #128	@ 0x80
 80069a2:	d107      	bne.n	80069b4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80069ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80069ae:	6878      	ldr	r0, [r7, #4]
 80069b0:	f000 fc3f 	bl	8007232 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	691b      	ldr	r3, [r3, #16]
 80069ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069be:	2b40      	cmp	r3, #64	@ 0x40
 80069c0:	d10e      	bne.n	80069e0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	68db      	ldr	r3, [r3, #12]
 80069c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069cc:	2b40      	cmp	r3, #64	@ 0x40
 80069ce:	d107      	bne.n	80069e0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80069d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80069da:	6878      	ldr	r0, [r7, #4]
 80069dc:	f000 f98f 	bl	8006cfe <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	691b      	ldr	r3, [r3, #16]
 80069e6:	f003 0320 	and.w	r3, r3, #32
 80069ea:	2b20      	cmp	r3, #32
 80069ec:	d10e      	bne.n	8006a0c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	68db      	ldr	r3, [r3, #12]
 80069f4:	f003 0320 	and.w	r3, r3, #32
 80069f8:	2b20      	cmp	r3, #32
 80069fa:	d107      	bne.n	8006a0c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	f06f 0220 	mvn.w	r2, #32
 8006a04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006a06:	6878      	ldr	r0, [r7, #4]
 8006a08:	f000 fc0a 	bl	8007220 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006a0c:	bf00      	nop
 8006a0e:	3708      	adds	r7, #8
 8006a10:	46bd      	mov	sp, r7
 8006a12:	bd80      	pop	{r7, pc}

08006a14 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006a14:	b580      	push	{r7, lr}
 8006a16:	b086      	sub	sp, #24
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	60f8      	str	r0, [r7, #12]
 8006a1c:	60b9      	str	r1, [r7, #8]
 8006a1e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006a20:	2300      	movs	r3, #0
 8006a22:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006a2a:	2b01      	cmp	r3, #1
 8006a2c:	d101      	bne.n	8006a32 <HAL_TIM_IC_ConfigChannel+0x1e>
 8006a2e:	2302      	movs	r3, #2
 8006a30:	e088      	b.n	8006b44 <HAL_TIM_IC_ConfigChannel+0x130>
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	2201      	movs	r2, #1
 8006a36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d11b      	bne.n	8006a78 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006a44:	68bb      	ldr	r3, [r7, #8]
 8006a46:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006a48:	68bb      	ldr	r3, [r7, #8]
 8006a4a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006a4c:	68bb      	ldr	r3, [r7, #8]
 8006a4e:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8006a50:	f000 f9c0 	bl	8006dd4 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	699a      	ldr	r2, [r3, #24]
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	f022 020c 	bic.w	r2, r2, #12
 8006a62:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	6999      	ldr	r1, [r3, #24]
 8006a6a:	68bb      	ldr	r3, [r7, #8]
 8006a6c:	689a      	ldr	r2, [r3, #8]
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	430a      	orrs	r2, r1
 8006a74:	619a      	str	r2, [r3, #24]
 8006a76:	e060      	b.n	8006b3a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2b04      	cmp	r3, #4
 8006a7c:	d11c      	bne.n	8006ab8 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006a82:	68bb      	ldr	r3, [r7, #8]
 8006a84:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006a86:	68bb      	ldr	r3, [r7, #8]
 8006a88:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006a8a:	68bb      	ldr	r3, [r7, #8]
 8006a8c:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8006a8e:	f000 fa29 	bl	8006ee4 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	699a      	ldr	r2, [r3, #24]
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8006aa0:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	6999      	ldr	r1, [r3, #24]
 8006aa8:	68bb      	ldr	r3, [r7, #8]
 8006aaa:	689b      	ldr	r3, [r3, #8]
 8006aac:	021a      	lsls	r2, r3, #8
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	430a      	orrs	r2, r1
 8006ab4:	619a      	str	r2, [r3, #24]
 8006ab6:	e040      	b.n	8006b3a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	2b08      	cmp	r3, #8
 8006abc:	d11b      	bne.n	8006af6 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006ac2:	68bb      	ldr	r3, [r7, #8]
 8006ac4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006ac6:	68bb      	ldr	r3, [r7, #8]
 8006ac8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006aca:	68bb      	ldr	r3, [r7, #8]
 8006acc:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8006ace:	f000 fa74 	bl	8006fba <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	69da      	ldr	r2, [r3, #28]
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	f022 020c 	bic.w	r2, r2, #12
 8006ae0:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	69d9      	ldr	r1, [r3, #28]
 8006ae8:	68bb      	ldr	r3, [r7, #8]
 8006aea:	689a      	ldr	r2, [r3, #8]
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	430a      	orrs	r2, r1
 8006af2:	61da      	str	r2, [r3, #28]
 8006af4:	e021      	b.n	8006b3a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	2b0c      	cmp	r3, #12
 8006afa:	d11c      	bne.n	8006b36 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006b00:	68bb      	ldr	r3, [r7, #8]
 8006b02:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006b04:	68bb      	ldr	r3, [r7, #8]
 8006b06:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006b08:	68bb      	ldr	r3, [r7, #8]
 8006b0a:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8006b0c:	f000 fa90 	bl	8007030 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	69da      	ldr	r2, [r3, #28]
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8006b1e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	69d9      	ldr	r1, [r3, #28]
 8006b26:	68bb      	ldr	r3, [r7, #8]
 8006b28:	689b      	ldr	r3, [r3, #8]
 8006b2a:	021a      	lsls	r2, r3, #8
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	430a      	orrs	r2, r1
 8006b32:	61da      	str	r2, [r3, #28]
 8006b34:	e001      	b.n	8006b3a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8006b36:	2301      	movs	r3, #1
 8006b38:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	2200      	movs	r2, #0
 8006b3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006b42:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b44:	4618      	mov	r0, r3
 8006b46:	3718      	adds	r7, #24
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	bd80      	pop	{r7, pc}

08006b4c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006b4c:	b580      	push	{r7, lr}
 8006b4e:	b084      	sub	sp, #16
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	6078      	str	r0, [r7, #4]
 8006b54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006b56:	2300      	movs	r3, #0
 8006b58:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006b60:	2b01      	cmp	r3, #1
 8006b62:	d101      	bne.n	8006b68 <HAL_TIM_ConfigClockSource+0x1c>
 8006b64:	2302      	movs	r3, #2
 8006b66:	e0b4      	b.n	8006cd2 <HAL_TIM_ConfigClockSource+0x186>
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	2201      	movs	r2, #1
 8006b6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	2202      	movs	r2, #2
 8006b74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	689b      	ldr	r3, [r3, #8]
 8006b7e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006b80:	68bb      	ldr	r3, [r7, #8]
 8006b82:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006b86:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006b88:	68bb      	ldr	r3, [r7, #8]
 8006b8a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006b8e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	68ba      	ldr	r2, [r7, #8]
 8006b96:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006b98:	683b      	ldr	r3, [r7, #0]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006ba0:	d03e      	beq.n	8006c20 <HAL_TIM_ConfigClockSource+0xd4>
 8006ba2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006ba6:	f200 8087 	bhi.w	8006cb8 <HAL_TIM_ConfigClockSource+0x16c>
 8006baa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006bae:	f000 8086 	beq.w	8006cbe <HAL_TIM_ConfigClockSource+0x172>
 8006bb2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006bb6:	d87f      	bhi.n	8006cb8 <HAL_TIM_ConfigClockSource+0x16c>
 8006bb8:	2b70      	cmp	r3, #112	@ 0x70
 8006bba:	d01a      	beq.n	8006bf2 <HAL_TIM_ConfigClockSource+0xa6>
 8006bbc:	2b70      	cmp	r3, #112	@ 0x70
 8006bbe:	d87b      	bhi.n	8006cb8 <HAL_TIM_ConfigClockSource+0x16c>
 8006bc0:	2b60      	cmp	r3, #96	@ 0x60
 8006bc2:	d050      	beq.n	8006c66 <HAL_TIM_ConfigClockSource+0x11a>
 8006bc4:	2b60      	cmp	r3, #96	@ 0x60
 8006bc6:	d877      	bhi.n	8006cb8 <HAL_TIM_ConfigClockSource+0x16c>
 8006bc8:	2b50      	cmp	r3, #80	@ 0x50
 8006bca:	d03c      	beq.n	8006c46 <HAL_TIM_ConfigClockSource+0xfa>
 8006bcc:	2b50      	cmp	r3, #80	@ 0x50
 8006bce:	d873      	bhi.n	8006cb8 <HAL_TIM_ConfigClockSource+0x16c>
 8006bd0:	2b40      	cmp	r3, #64	@ 0x40
 8006bd2:	d058      	beq.n	8006c86 <HAL_TIM_ConfigClockSource+0x13a>
 8006bd4:	2b40      	cmp	r3, #64	@ 0x40
 8006bd6:	d86f      	bhi.n	8006cb8 <HAL_TIM_ConfigClockSource+0x16c>
 8006bd8:	2b30      	cmp	r3, #48	@ 0x30
 8006bda:	d064      	beq.n	8006ca6 <HAL_TIM_ConfigClockSource+0x15a>
 8006bdc:	2b30      	cmp	r3, #48	@ 0x30
 8006bde:	d86b      	bhi.n	8006cb8 <HAL_TIM_ConfigClockSource+0x16c>
 8006be0:	2b20      	cmp	r3, #32
 8006be2:	d060      	beq.n	8006ca6 <HAL_TIM_ConfigClockSource+0x15a>
 8006be4:	2b20      	cmp	r3, #32
 8006be6:	d867      	bhi.n	8006cb8 <HAL_TIM_ConfigClockSource+0x16c>
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d05c      	beq.n	8006ca6 <HAL_TIM_ConfigClockSource+0x15a>
 8006bec:	2b10      	cmp	r3, #16
 8006bee:	d05a      	beq.n	8006ca6 <HAL_TIM_ConfigClockSource+0x15a>
 8006bf0:	e062      	b.n	8006cb8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006bf6:	683b      	ldr	r3, [r7, #0]
 8006bf8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006bfa:	683b      	ldr	r3, [r7, #0]
 8006bfc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006bfe:	683b      	ldr	r3, [r7, #0]
 8006c00:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006c02:	f000 fa6b 	bl	80070dc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	689b      	ldr	r3, [r3, #8]
 8006c0c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006c0e:	68bb      	ldr	r3, [r7, #8]
 8006c10:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006c14:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	68ba      	ldr	r2, [r7, #8]
 8006c1c:	609a      	str	r2, [r3, #8]
      break;
 8006c1e:	e04f      	b.n	8006cc0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006c24:	683b      	ldr	r3, [r7, #0]
 8006c26:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006c28:	683b      	ldr	r3, [r7, #0]
 8006c2a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006c2c:	683b      	ldr	r3, [r7, #0]
 8006c2e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006c30:	f000 fa54 	bl	80070dc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	689a      	ldr	r2, [r3, #8]
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006c42:	609a      	str	r2, [r3, #8]
      break;
 8006c44:	e03c      	b.n	8006cc0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006c4a:	683b      	ldr	r3, [r7, #0]
 8006c4c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006c4e:	683b      	ldr	r3, [r7, #0]
 8006c50:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006c52:	461a      	mov	r2, r3
 8006c54:	f000 f918 	bl	8006e88 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	2150      	movs	r1, #80	@ 0x50
 8006c5e:	4618      	mov	r0, r3
 8006c60:	f000 fa22 	bl	80070a8 <TIM_ITRx_SetConfig>
      break;
 8006c64:	e02c      	b.n	8006cc0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006c6a:	683b      	ldr	r3, [r7, #0]
 8006c6c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006c6e:	683b      	ldr	r3, [r7, #0]
 8006c70:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006c72:	461a      	mov	r2, r3
 8006c74:	f000 f972 	bl	8006f5c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	2160      	movs	r1, #96	@ 0x60
 8006c7e:	4618      	mov	r0, r3
 8006c80:	f000 fa12 	bl	80070a8 <TIM_ITRx_SetConfig>
      break;
 8006c84:	e01c      	b.n	8006cc0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006c8a:	683b      	ldr	r3, [r7, #0]
 8006c8c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006c8e:	683b      	ldr	r3, [r7, #0]
 8006c90:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006c92:	461a      	mov	r2, r3
 8006c94:	f000 f8f8 	bl	8006e88 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	2140      	movs	r1, #64	@ 0x40
 8006c9e:	4618      	mov	r0, r3
 8006ca0:	f000 fa02 	bl	80070a8 <TIM_ITRx_SetConfig>
      break;
 8006ca4:	e00c      	b.n	8006cc0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681a      	ldr	r2, [r3, #0]
 8006caa:	683b      	ldr	r3, [r7, #0]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	4619      	mov	r1, r3
 8006cb0:	4610      	mov	r0, r2
 8006cb2:	f000 f9f9 	bl	80070a8 <TIM_ITRx_SetConfig>
      break;
 8006cb6:	e003      	b.n	8006cc0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006cb8:	2301      	movs	r3, #1
 8006cba:	73fb      	strb	r3, [r7, #15]
      break;
 8006cbc:	e000      	b.n	8006cc0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006cbe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	2201      	movs	r2, #1
 8006cc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	2200      	movs	r2, #0
 8006ccc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006cd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cd2:	4618      	mov	r0, r3
 8006cd4:	3710      	adds	r7, #16
 8006cd6:	46bd      	mov	sp, r7
 8006cd8:	bd80      	pop	{r7, pc}

08006cda <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006cda:	b480      	push	{r7}
 8006cdc:	b083      	sub	sp, #12
 8006cde:	af00      	add	r7, sp, #0
 8006ce0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006ce2:	bf00      	nop
 8006ce4:	370c      	adds	r7, #12
 8006ce6:	46bd      	mov	sp, r7
 8006ce8:	bc80      	pop	{r7}
 8006cea:	4770      	bx	lr

08006cec <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006cec:	b480      	push	{r7}
 8006cee:	b083      	sub	sp, #12
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006cf4:	bf00      	nop
 8006cf6:	370c      	adds	r7, #12
 8006cf8:	46bd      	mov	sp, r7
 8006cfa:	bc80      	pop	{r7}
 8006cfc:	4770      	bx	lr

08006cfe <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006cfe:	b480      	push	{r7}
 8006d00:	b083      	sub	sp, #12
 8006d02:	af00      	add	r7, sp, #0
 8006d04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006d06:	bf00      	nop
 8006d08:	370c      	adds	r7, #12
 8006d0a:	46bd      	mov	sp, r7
 8006d0c:	bc80      	pop	{r7}
 8006d0e:	4770      	bx	lr

08006d10 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006d10:	b480      	push	{r7}
 8006d12:	b085      	sub	sp, #20
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	6078      	str	r0, [r7, #4]
 8006d18:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	4a29      	ldr	r2, [pc, #164]	@ (8006dc8 <TIM_Base_SetConfig+0xb8>)
 8006d24:	4293      	cmp	r3, r2
 8006d26:	d00b      	beq.n	8006d40 <TIM_Base_SetConfig+0x30>
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d2e:	d007      	beq.n	8006d40 <TIM_Base_SetConfig+0x30>
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	4a26      	ldr	r2, [pc, #152]	@ (8006dcc <TIM_Base_SetConfig+0xbc>)
 8006d34:	4293      	cmp	r3, r2
 8006d36:	d003      	beq.n	8006d40 <TIM_Base_SetConfig+0x30>
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	4a25      	ldr	r2, [pc, #148]	@ (8006dd0 <TIM_Base_SetConfig+0xc0>)
 8006d3c:	4293      	cmp	r3, r2
 8006d3e:	d108      	bne.n	8006d52 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d46:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006d48:	683b      	ldr	r3, [r7, #0]
 8006d4a:	685b      	ldr	r3, [r3, #4]
 8006d4c:	68fa      	ldr	r2, [r7, #12]
 8006d4e:	4313      	orrs	r3, r2
 8006d50:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	4a1c      	ldr	r2, [pc, #112]	@ (8006dc8 <TIM_Base_SetConfig+0xb8>)
 8006d56:	4293      	cmp	r3, r2
 8006d58:	d00b      	beq.n	8006d72 <TIM_Base_SetConfig+0x62>
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d60:	d007      	beq.n	8006d72 <TIM_Base_SetConfig+0x62>
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	4a19      	ldr	r2, [pc, #100]	@ (8006dcc <TIM_Base_SetConfig+0xbc>)
 8006d66:	4293      	cmp	r3, r2
 8006d68:	d003      	beq.n	8006d72 <TIM_Base_SetConfig+0x62>
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	4a18      	ldr	r2, [pc, #96]	@ (8006dd0 <TIM_Base_SetConfig+0xc0>)
 8006d6e:	4293      	cmp	r3, r2
 8006d70:	d108      	bne.n	8006d84 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006d78:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006d7a:	683b      	ldr	r3, [r7, #0]
 8006d7c:	68db      	ldr	r3, [r3, #12]
 8006d7e:	68fa      	ldr	r2, [r7, #12]
 8006d80:	4313      	orrs	r3, r2
 8006d82:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006d8a:	683b      	ldr	r3, [r7, #0]
 8006d8c:	695b      	ldr	r3, [r3, #20]
 8006d8e:	4313      	orrs	r3, r2
 8006d90:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	68fa      	ldr	r2, [r7, #12]
 8006d96:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006d98:	683b      	ldr	r3, [r7, #0]
 8006d9a:	689a      	ldr	r2, [r3, #8]
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006da0:	683b      	ldr	r3, [r7, #0]
 8006da2:	681a      	ldr	r2, [r3, #0]
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	4a07      	ldr	r2, [pc, #28]	@ (8006dc8 <TIM_Base_SetConfig+0xb8>)
 8006dac:	4293      	cmp	r3, r2
 8006dae:	d103      	bne.n	8006db8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006db0:	683b      	ldr	r3, [r7, #0]
 8006db2:	691a      	ldr	r2, [r3, #16]
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2201      	movs	r2, #1
 8006dbc:	615a      	str	r2, [r3, #20]
}
 8006dbe:	bf00      	nop
 8006dc0:	3714      	adds	r7, #20
 8006dc2:	46bd      	mov	sp, r7
 8006dc4:	bc80      	pop	{r7}
 8006dc6:	4770      	bx	lr
 8006dc8:	40012c00 	.word	0x40012c00
 8006dcc:	40000400 	.word	0x40000400
 8006dd0:	40000800 	.word	0x40000800

08006dd4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006dd4:	b480      	push	{r7}
 8006dd6:	b087      	sub	sp, #28
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	60f8      	str	r0, [r7, #12]
 8006ddc:	60b9      	str	r1, [r7, #8]
 8006dde:	607a      	str	r2, [r7, #4]
 8006de0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	6a1b      	ldr	r3, [r3, #32]
 8006de6:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	6a1b      	ldr	r3, [r3, #32]
 8006dec:	f023 0201 	bic.w	r2, r3, #1
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	699b      	ldr	r3, [r3, #24]
 8006df8:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	4a1f      	ldr	r2, [pc, #124]	@ (8006e7c <TIM_TI1_SetConfig+0xa8>)
 8006dfe:	4293      	cmp	r3, r2
 8006e00:	d00b      	beq.n	8006e1a <TIM_TI1_SetConfig+0x46>
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e08:	d007      	beq.n	8006e1a <TIM_TI1_SetConfig+0x46>
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	4a1c      	ldr	r2, [pc, #112]	@ (8006e80 <TIM_TI1_SetConfig+0xac>)
 8006e0e:	4293      	cmp	r3, r2
 8006e10:	d003      	beq.n	8006e1a <TIM_TI1_SetConfig+0x46>
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	4a1b      	ldr	r2, [pc, #108]	@ (8006e84 <TIM_TI1_SetConfig+0xb0>)
 8006e16:	4293      	cmp	r3, r2
 8006e18:	d101      	bne.n	8006e1e <TIM_TI1_SetConfig+0x4a>
 8006e1a:	2301      	movs	r3, #1
 8006e1c:	e000      	b.n	8006e20 <TIM_TI1_SetConfig+0x4c>
 8006e1e:	2300      	movs	r3, #0
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d008      	beq.n	8006e36 <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006e24:	697b      	ldr	r3, [r7, #20]
 8006e26:	f023 0303 	bic.w	r3, r3, #3
 8006e2a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006e2c:	697a      	ldr	r2, [r7, #20]
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	4313      	orrs	r3, r2
 8006e32:	617b      	str	r3, [r7, #20]
 8006e34:	e003      	b.n	8006e3e <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8006e36:	697b      	ldr	r3, [r7, #20]
 8006e38:	f043 0301 	orr.w	r3, r3, #1
 8006e3c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006e3e:	697b      	ldr	r3, [r7, #20]
 8006e40:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006e44:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006e46:	683b      	ldr	r3, [r7, #0]
 8006e48:	011b      	lsls	r3, r3, #4
 8006e4a:	b2db      	uxtb	r3, r3
 8006e4c:	697a      	ldr	r2, [r7, #20]
 8006e4e:	4313      	orrs	r3, r2
 8006e50:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006e52:	693b      	ldr	r3, [r7, #16]
 8006e54:	f023 030a 	bic.w	r3, r3, #10
 8006e58:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006e5a:	68bb      	ldr	r3, [r7, #8]
 8006e5c:	f003 030a 	and.w	r3, r3, #10
 8006e60:	693a      	ldr	r2, [r7, #16]
 8006e62:	4313      	orrs	r3, r2
 8006e64:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	697a      	ldr	r2, [r7, #20]
 8006e6a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	693a      	ldr	r2, [r7, #16]
 8006e70:	621a      	str	r2, [r3, #32]
}
 8006e72:	bf00      	nop
 8006e74:	371c      	adds	r7, #28
 8006e76:	46bd      	mov	sp, r7
 8006e78:	bc80      	pop	{r7}
 8006e7a:	4770      	bx	lr
 8006e7c:	40012c00 	.word	0x40012c00
 8006e80:	40000400 	.word	0x40000400
 8006e84:	40000800 	.word	0x40000800

08006e88 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006e88:	b480      	push	{r7}
 8006e8a:	b087      	sub	sp, #28
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	60f8      	str	r0, [r7, #12]
 8006e90:	60b9      	str	r1, [r7, #8]
 8006e92:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	6a1b      	ldr	r3, [r3, #32]
 8006e98:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	6a1b      	ldr	r3, [r3, #32]
 8006e9e:	f023 0201 	bic.w	r2, r3, #1
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	699b      	ldr	r3, [r3, #24]
 8006eaa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006eac:	693b      	ldr	r3, [r7, #16]
 8006eae:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006eb2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	011b      	lsls	r3, r3, #4
 8006eb8:	693a      	ldr	r2, [r7, #16]
 8006eba:	4313      	orrs	r3, r2
 8006ebc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006ebe:	697b      	ldr	r3, [r7, #20]
 8006ec0:	f023 030a 	bic.w	r3, r3, #10
 8006ec4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006ec6:	697a      	ldr	r2, [r7, #20]
 8006ec8:	68bb      	ldr	r3, [r7, #8]
 8006eca:	4313      	orrs	r3, r2
 8006ecc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	693a      	ldr	r2, [r7, #16]
 8006ed2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	697a      	ldr	r2, [r7, #20]
 8006ed8:	621a      	str	r2, [r3, #32]
}
 8006eda:	bf00      	nop
 8006edc:	371c      	adds	r7, #28
 8006ede:	46bd      	mov	sp, r7
 8006ee0:	bc80      	pop	{r7}
 8006ee2:	4770      	bx	lr

08006ee4 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006ee4:	b480      	push	{r7}
 8006ee6:	b087      	sub	sp, #28
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	60f8      	str	r0, [r7, #12]
 8006eec:	60b9      	str	r1, [r7, #8]
 8006eee:	607a      	str	r2, [r7, #4]
 8006ef0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	6a1b      	ldr	r3, [r3, #32]
 8006ef6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	6a1b      	ldr	r3, [r3, #32]
 8006efc:	f023 0210 	bic.w	r2, r3, #16
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	699b      	ldr	r3, [r3, #24]
 8006f08:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006f0a:	693b      	ldr	r3, [r7, #16]
 8006f0c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006f10:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	021b      	lsls	r3, r3, #8
 8006f16:	693a      	ldr	r2, [r7, #16]
 8006f18:	4313      	orrs	r3, r2
 8006f1a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006f1c:	693b      	ldr	r3, [r7, #16]
 8006f1e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006f22:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006f24:	683b      	ldr	r3, [r7, #0]
 8006f26:	031b      	lsls	r3, r3, #12
 8006f28:	b29b      	uxth	r3, r3
 8006f2a:	693a      	ldr	r2, [r7, #16]
 8006f2c:	4313      	orrs	r3, r2
 8006f2e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006f30:	697b      	ldr	r3, [r7, #20]
 8006f32:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006f36:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006f38:	68bb      	ldr	r3, [r7, #8]
 8006f3a:	011b      	lsls	r3, r3, #4
 8006f3c:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8006f40:	697a      	ldr	r2, [r7, #20]
 8006f42:	4313      	orrs	r3, r2
 8006f44:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	693a      	ldr	r2, [r7, #16]
 8006f4a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	697a      	ldr	r2, [r7, #20]
 8006f50:	621a      	str	r2, [r3, #32]
}
 8006f52:	bf00      	nop
 8006f54:	371c      	adds	r7, #28
 8006f56:	46bd      	mov	sp, r7
 8006f58:	bc80      	pop	{r7}
 8006f5a:	4770      	bx	lr

08006f5c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006f5c:	b480      	push	{r7}
 8006f5e:	b087      	sub	sp, #28
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	60f8      	str	r0, [r7, #12]
 8006f64:	60b9      	str	r1, [r7, #8]
 8006f66:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	6a1b      	ldr	r3, [r3, #32]
 8006f6c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	6a1b      	ldr	r3, [r3, #32]
 8006f72:	f023 0210 	bic.w	r2, r3, #16
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	699b      	ldr	r3, [r3, #24]
 8006f7e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006f80:	693b      	ldr	r3, [r7, #16]
 8006f82:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006f86:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	031b      	lsls	r3, r3, #12
 8006f8c:	693a      	ldr	r2, [r7, #16]
 8006f8e:	4313      	orrs	r3, r2
 8006f90:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006f92:	697b      	ldr	r3, [r7, #20]
 8006f94:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006f98:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006f9a:	68bb      	ldr	r3, [r7, #8]
 8006f9c:	011b      	lsls	r3, r3, #4
 8006f9e:	697a      	ldr	r2, [r7, #20]
 8006fa0:	4313      	orrs	r3, r2
 8006fa2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	693a      	ldr	r2, [r7, #16]
 8006fa8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	697a      	ldr	r2, [r7, #20]
 8006fae:	621a      	str	r2, [r3, #32]
}
 8006fb0:	bf00      	nop
 8006fb2:	371c      	adds	r7, #28
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	bc80      	pop	{r7}
 8006fb8:	4770      	bx	lr

08006fba <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006fba:	b480      	push	{r7}
 8006fbc:	b087      	sub	sp, #28
 8006fbe:	af00      	add	r7, sp, #0
 8006fc0:	60f8      	str	r0, [r7, #12]
 8006fc2:	60b9      	str	r1, [r7, #8]
 8006fc4:	607a      	str	r2, [r7, #4]
 8006fc6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	6a1b      	ldr	r3, [r3, #32]
 8006fcc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	6a1b      	ldr	r3, [r3, #32]
 8006fd2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	69db      	ldr	r3, [r3, #28]
 8006fde:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006fe0:	693b      	ldr	r3, [r7, #16]
 8006fe2:	f023 0303 	bic.w	r3, r3, #3
 8006fe6:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8006fe8:	693a      	ldr	r2, [r7, #16]
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	4313      	orrs	r3, r2
 8006fee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006ff0:	693b      	ldr	r3, [r7, #16]
 8006ff2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006ff6:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006ff8:	683b      	ldr	r3, [r7, #0]
 8006ffa:	011b      	lsls	r3, r3, #4
 8006ffc:	b2db      	uxtb	r3, r3
 8006ffe:	693a      	ldr	r2, [r7, #16]
 8007000:	4313      	orrs	r3, r2
 8007002:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8007004:	697b      	ldr	r3, [r7, #20]
 8007006:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800700a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 800700c:	68bb      	ldr	r3, [r7, #8]
 800700e:	021b      	lsls	r3, r3, #8
 8007010:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007014:	697a      	ldr	r2, [r7, #20]
 8007016:	4313      	orrs	r3, r2
 8007018:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	693a      	ldr	r2, [r7, #16]
 800701e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	697a      	ldr	r2, [r7, #20]
 8007024:	621a      	str	r2, [r3, #32]
}
 8007026:	bf00      	nop
 8007028:	371c      	adds	r7, #28
 800702a:	46bd      	mov	sp, r7
 800702c:	bc80      	pop	{r7}
 800702e:	4770      	bx	lr

08007030 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007030:	b480      	push	{r7}
 8007032:	b087      	sub	sp, #28
 8007034:	af00      	add	r7, sp, #0
 8007036:	60f8      	str	r0, [r7, #12]
 8007038:	60b9      	str	r1, [r7, #8]
 800703a:	607a      	str	r2, [r7, #4]
 800703c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	6a1b      	ldr	r3, [r3, #32]
 8007042:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	6a1b      	ldr	r3, [r3, #32]
 8007048:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	69db      	ldr	r3, [r3, #28]
 8007054:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007056:	693b      	ldr	r3, [r7, #16]
 8007058:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800705c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	021b      	lsls	r3, r3, #8
 8007062:	693a      	ldr	r2, [r7, #16]
 8007064:	4313      	orrs	r3, r2
 8007066:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007068:	693b      	ldr	r3, [r7, #16]
 800706a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800706e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007070:	683b      	ldr	r3, [r7, #0]
 8007072:	031b      	lsls	r3, r3, #12
 8007074:	b29b      	uxth	r3, r3
 8007076:	693a      	ldr	r2, [r7, #16]
 8007078:	4313      	orrs	r3, r2
 800707a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 800707c:	697b      	ldr	r3, [r7, #20]
 800707e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007082:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8007084:	68bb      	ldr	r3, [r7, #8]
 8007086:	031b      	lsls	r3, r3, #12
 8007088:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800708c:	697a      	ldr	r2, [r7, #20]
 800708e:	4313      	orrs	r3, r2
 8007090:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	693a      	ldr	r2, [r7, #16]
 8007096:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	697a      	ldr	r2, [r7, #20]
 800709c:	621a      	str	r2, [r3, #32]
}
 800709e:	bf00      	nop
 80070a0:	371c      	adds	r7, #28
 80070a2:	46bd      	mov	sp, r7
 80070a4:	bc80      	pop	{r7}
 80070a6:	4770      	bx	lr

080070a8 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80070a8:	b480      	push	{r7}
 80070aa:	b085      	sub	sp, #20
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
 80070b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	689b      	ldr	r3, [r3, #8]
 80070b6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80070be:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80070c0:	683a      	ldr	r2, [r7, #0]
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	4313      	orrs	r3, r2
 80070c6:	f043 0307 	orr.w	r3, r3, #7
 80070ca:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	68fa      	ldr	r2, [r7, #12]
 80070d0:	609a      	str	r2, [r3, #8]
}
 80070d2:	bf00      	nop
 80070d4:	3714      	adds	r7, #20
 80070d6:	46bd      	mov	sp, r7
 80070d8:	bc80      	pop	{r7}
 80070da:	4770      	bx	lr

080070dc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80070dc:	b480      	push	{r7}
 80070de:	b087      	sub	sp, #28
 80070e0:	af00      	add	r7, sp, #0
 80070e2:	60f8      	str	r0, [r7, #12]
 80070e4:	60b9      	str	r1, [r7, #8]
 80070e6:	607a      	str	r2, [r7, #4]
 80070e8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	689b      	ldr	r3, [r3, #8]
 80070ee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80070f0:	697b      	ldr	r3, [r7, #20]
 80070f2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80070f6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80070f8:	683b      	ldr	r3, [r7, #0]
 80070fa:	021a      	lsls	r2, r3, #8
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	431a      	orrs	r2, r3
 8007100:	68bb      	ldr	r3, [r7, #8]
 8007102:	4313      	orrs	r3, r2
 8007104:	697a      	ldr	r2, [r7, #20]
 8007106:	4313      	orrs	r3, r2
 8007108:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	697a      	ldr	r2, [r7, #20]
 800710e:	609a      	str	r2, [r3, #8]
}
 8007110:	bf00      	nop
 8007112:	371c      	adds	r7, #28
 8007114:	46bd      	mov	sp, r7
 8007116:	bc80      	pop	{r7}
 8007118:	4770      	bx	lr

0800711a <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800711a:	b480      	push	{r7}
 800711c:	b087      	sub	sp, #28
 800711e:	af00      	add	r7, sp, #0
 8007120:	60f8      	str	r0, [r7, #12]
 8007122:	60b9      	str	r1, [r7, #8]
 8007124:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007126:	68bb      	ldr	r3, [r7, #8]
 8007128:	f003 031f 	and.w	r3, r3, #31
 800712c:	2201      	movs	r2, #1
 800712e:	fa02 f303 	lsl.w	r3, r2, r3
 8007132:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	6a1a      	ldr	r2, [r3, #32]
 8007138:	697b      	ldr	r3, [r7, #20]
 800713a:	43db      	mvns	r3, r3
 800713c:	401a      	ands	r2, r3
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	6a1a      	ldr	r2, [r3, #32]
 8007146:	68bb      	ldr	r3, [r7, #8]
 8007148:	f003 031f 	and.w	r3, r3, #31
 800714c:	6879      	ldr	r1, [r7, #4]
 800714e:	fa01 f303 	lsl.w	r3, r1, r3
 8007152:	431a      	orrs	r2, r3
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	621a      	str	r2, [r3, #32]
}
 8007158:	bf00      	nop
 800715a:	371c      	adds	r7, #28
 800715c:	46bd      	mov	sp, r7
 800715e:	bc80      	pop	{r7}
 8007160:	4770      	bx	lr
	...

08007164 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007164:	b480      	push	{r7}
 8007166:	b085      	sub	sp, #20
 8007168:	af00      	add	r7, sp, #0
 800716a:	6078      	str	r0, [r7, #4]
 800716c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007174:	2b01      	cmp	r3, #1
 8007176:	d101      	bne.n	800717c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007178:	2302      	movs	r3, #2
 800717a:	e046      	b.n	800720a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	2201      	movs	r2, #1
 8007180:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	2202      	movs	r2, #2
 8007188:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	685b      	ldr	r3, [r3, #4]
 8007192:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	689b      	ldr	r3, [r3, #8]
 800719a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80071a2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80071a4:	683b      	ldr	r3, [r7, #0]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	68fa      	ldr	r2, [r7, #12]
 80071aa:	4313      	orrs	r3, r2
 80071ac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	68fa      	ldr	r2, [r7, #12]
 80071b4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	4a16      	ldr	r2, [pc, #88]	@ (8007214 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80071bc:	4293      	cmp	r3, r2
 80071be:	d00e      	beq.n	80071de <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80071c8:	d009      	beq.n	80071de <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	4a12      	ldr	r2, [pc, #72]	@ (8007218 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80071d0:	4293      	cmp	r3, r2
 80071d2:	d004      	beq.n	80071de <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	4a10      	ldr	r2, [pc, #64]	@ (800721c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80071da:	4293      	cmp	r3, r2
 80071dc:	d10c      	bne.n	80071f8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80071de:	68bb      	ldr	r3, [r7, #8]
 80071e0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80071e4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80071e6:	683b      	ldr	r3, [r7, #0]
 80071e8:	685b      	ldr	r3, [r3, #4]
 80071ea:	68ba      	ldr	r2, [r7, #8]
 80071ec:	4313      	orrs	r3, r2
 80071ee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	68ba      	ldr	r2, [r7, #8]
 80071f6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	2201      	movs	r2, #1
 80071fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	2200      	movs	r2, #0
 8007204:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007208:	2300      	movs	r3, #0
}
 800720a:	4618      	mov	r0, r3
 800720c:	3714      	adds	r7, #20
 800720e:	46bd      	mov	sp, r7
 8007210:	bc80      	pop	{r7}
 8007212:	4770      	bx	lr
 8007214:	40012c00 	.word	0x40012c00
 8007218:	40000400 	.word	0x40000400
 800721c:	40000800 	.word	0x40000800

08007220 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007220:	b480      	push	{r7}
 8007222:	b083      	sub	sp, #12
 8007224:	af00      	add	r7, sp, #0
 8007226:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007228:	bf00      	nop
 800722a:	370c      	adds	r7, #12
 800722c:	46bd      	mov	sp, r7
 800722e:	bc80      	pop	{r7}
 8007230:	4770      	bx	lr

08007232 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007232:	b480      	push	{r7}
 8007234:	b083      	sub	sp, #12
 8007236:	af00      	add	r7, sp, #0
 8007238:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800723a:	bf00      	nop
 800723c:	370c      	adds	r7, #12
 800723e:	46bd      	mov	sp, r7
 8007240:	bc80      	pop	{r7}
 8007242:	4770      	bx	lr

08007244 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007244:	b580      	push	{r7, lr}
 8007246:	b082      	sub	sp, #8
 8007248:	af00      	add	r7, sp, #0
 800724a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2b00      	cmp	r3, #0
 8007250:	d101      	bne.n	8007256 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007252:	2301      	movs	r3, #1
 8007254:	e042      	b.n	80072dc <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800725c:	b2db      	uxtb	r3, r3
 800725e:	2b00      	cmp	r3, #0
 8007260:	d106      	bne.n	8007270 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	2200      	movs	r2, #0
 8007266:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800726a:	6878      	ldr	r0, [r7, #4]
 800726c:	f7fa fc2a 	bl	8001ac4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	2224      	movs	r2, #36	@ 0x24
 8007274:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	68da      	ldr	r2, [r3, #12]
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007286:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007288:	6878      	ldr	r0, [r7, #4]
 800728a:	f000 f91d 	bl	80074c8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	691a      	ldr	r2, [r3, #16]
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800729c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	695a      	ldr	r2, [r3, #20]
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80072ac:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	68da      	ldr	r2, [r3, #12]
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80072bc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	2200      	movs	r2, #0
 80072c2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	2220      	movs	r2, #32
 80072c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	2220      	movs	r2, #32
 80072d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	2200      	movs	r2, #0
 80072d8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80072da:	2300      	movs	r3, #0
}
 80072dc:	4618      	mov	r0, r3
 80072de:	3708      	adds	r7, #8
 80072e0:	46bd      	mov	sp, r7
 80072e2:	bd80      	pop	{r7, pc}

080072e4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80072e4:	b580      	push	{r7, lr}
 80072e6:	b08a      	sub	sp, #40	@ 0x28
 80072e8:	af02      	add	r7, sp, #8
 80072ea:	60f8      	str	r0, [r7, #12]
 80072ec:	60b9      	str	r1, [r7, #8]
 80072ee:	603b      	str	r3, [r7, #0]
 80072f0:	4613      	mov	r3, r2
 80072f2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80072f4:	2300      	movs	r3, #0
 80072f6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80072fe:	b2db      	uxtb	r3, r3
 8007300:	2b20      	cmp	r3, #32
 8007302:	d16d      	bne.n	80073e0 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8007304:	68bb      	ldr	r3, [r7, #8]
 8007306:	2b00      	cmp	r3, #0
 8007308:	d002      	beq.n	8007310 <HAL_UART_Transmit+0x2c>
 800730a:	88fb      	ldrh	r3, [r7, #6]
 800730c:	2b00      	cmp	r3, #0
 800730e:	d101      	bne.n	8007314 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007310:	2301      	movs	r3, #1
 8007312:	e066      	b.n	80073e2 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	2200      	movs	r2, #0
 8007318:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	2221      	movs	r2, #33	@ 0x21
 800731e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007322:	f7fa fc99 	bl	8001c58 <HAL_GetTick>
 8007326:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	88fa      	ldrh	r2, [r7, #6]
 800732c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	88fa      	ldrh	r2, [r7, #6]
 8007332:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	689b      	ldr	r3, [r3, #8]
 8007338:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800733c:	d108      	bne.n	8007350 <HAL_UART_Transmit+0x6c>
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	691b      	ldr	r3, [r3, #16]
 8007342:	2b00      	cmp	r3, #0
 8007344:	d104      	bne.n	8007350 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007346:	2300      	movs	r3, #0
 8007348:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800734a:	68bb      	ldr	r3, [r7, #8]
 800734c:	61bb      	str	r3, [r7, #24]
 800734e:	e003      	b.n	8007358 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007350:	68bb      	ldr	r3, [r7, #8]
 8007352:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007354:	2300      	movs	r3, #0
 8007356:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007358:	e02a      	b.n	80073b0 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800735a:	683b      	ldr	r3, [r7, #0]
 800735c:	9300      	str	r3, [sp, #0]
 800735e:	697b      	ldr	r3, [r7, #20]
 8007360:	2200      	movs	r2, #0
 8007362:	2180      	movs	r1, #128	@ 0x80
 8007364:	68f8      	ldr	r0, [r7, #12]
 8007366:	f000 f840 	bl	80073ea <UART_WaitOnFlagUntilTimeout>
 800736a:	4603      	mov	r3, r0
 800736c:	2b00      	cmp	r3, #0
 800736e:	d001      	beq.n	8007374 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8007370:	2303      	movs	r3, #3
 8007372:	e036      	b.n	80073e2 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8007374:	69fb      	ldr	r3, [r7, #28]
 8007376:	2b00      	cmp	r3, #0
 8007378:	d10b      	bne.n	8007392 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800737a:	69bb      	ldr	r3, [r7, #24]
 800737c:	881b      	ldrh	r3, [r3, #0]
 800737e:	461a      	mov	r2, r3
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007388:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800738a:	69bb      	ldr	r3, [r7, #24]
 800738c:	3302      	adds	r3, #2
 800738e:	61bb      	str	r3, [r7, #24]
 8007390:	e007      	b.n	80073a2 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007392:	69fb      	ldr	r3, [r7, #28]
 8007394:	781a      	ldrb	r2, [r3, #0]
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800739c:	69fb      	ldr	r3, [r7, #28]
 800739e:	3301      	adds	r3, #1
 80073a0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80073a6:	b29b      	uxth	r3, r3
 80073a8:	3b01      	subs	r3, #1
 80073aa:	b29a      	uxth	r2, r3
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80073b4:	b29b      	uxth	r3, r3
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d1cf      	bne.n	800735a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80073ba:	683b      	ldr	r3, [r7, #0]
 80073bc:	9300      	str	r3, [sp, #0]
 80073be:	697b      	ldr	r3, [r7, #20]
 80073c0:	2200      	movs	r2, #0
 80073c2:	2140      	movs	r1, #64	@ 0x40
 80073c4:	68f8      	ldr	r0, [r7, #12]
 80073c6:	f000 f810 	bl	80073ea <UART_WaitOnFlagUntilTimeout>
 80073ca:	4603      	mov	r3, r0
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d001      	beq.n	80073d4 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 80073d0:	2303      	movs	r3, #3
 80073d2:	e006      	b.n	80073e2 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	2220      	movs	r2, #32
 80073d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80073dc:	2300      	movs	r3, #0
 80073de:	e000      	b.n	80073e2 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80073e0:	2302      	movs	r3, #2
  }
}
 80073e2:	4618      	mov	r0, r3
 80073e4:	3720      	adds	r7, #32
 80073e6:	46bd      	mov	sp, r7
 80073e8:	bd80      	pop	{r7, pc}

080073ea <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80073ea:	b580      	push	{r7, lr}
 80073ec:	b090      	sub	sp, #64	@ 0x40
 80073ee:	af00      	add	r7, sp, #0
 80073f0:	60f8      	str	r0, [r7, #12]
 80073f2:	60b9      	str	r1, [r7, #8]
 80073f4:	603b      	str	r3, [r7, #0]
 80073f6:	4613      	mov	r3, r2
 80073f8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80073fa:	e050      	b.n	800749e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80073fc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80073fe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007402:	d04c      	beq.n	800749e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007404:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007406:	2b00      	cmp	r3, #0
 8007408:	d007      	beq.n	800741a <UART_WaitOnFlagUntilTimeout+0x30>
 800740a:	f7fa fc25 	bl	8001c58 <HAL_GetTick>
 800740e:	4602      	mov	r2, r0
 8007410:	683b      	ldr	r3, [r7, #0]
 8007412:	1ad3      	subs	r3, r2, r3
 8007414:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007416:	429a      	cmp	r2, r3
 8007418:	d241      	bcs.n	800749e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	330c      	adds	r3, #12
 8007420:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007422:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007424:	e853 3f00 	ldrex	r3, [r3]
 8007428:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800742a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800742c:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8007430:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	330c      	adds	r3, #12
 8007438:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800743a:	637a      	str	r2, [r7, #52]	@ 0x34
 800743c:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800743e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007440:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007442:	e841 2300 	strex	r3, r2, [r1]
 8007446:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007448:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800744a:	2b00      	cmp	r3, #0
 800744c:	d1e5      	bne.n	800741a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	3314      	adds	r3, #20
 8007454:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007456:	697b      	ldr	r3, [r7, #20]
 8007458:	e853 3f00 	ldrex	r3, [r3]
 800745c:	613b      	str	r3, [r7, #16]
   return(result);
 800745e:	693b      	ldr	r3, [r7, #16]
 8007460:	f023 0301 	bic.w	r3, r3, #1
 8007464:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	3314      	adds	r3, #20
 800746c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800746e:	623a      	str	r2, [r7, #32]
 8007470:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007472:	69f9      	ldr	r1, [r7, #28]
 8007474:	6a3a      	ldr	r2, [r7, #32]
 8007476:	e841 2300 	strex	r3, r2, [r1]
 800747a:	61bb      	str	r3, [r7, #24]
   return(result);
 800747c:	69bb      	ldr	r3, [r7, #24]
 800747e:	2b00      	cmp	r3, #0
 8007480:	d1e5      	bne.n	800744e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	2220      	movs	r2, #32
 8007486:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        huart->RxState = HAL_UART_STATE_READY;
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	2220      	movs	r2, #32
 800748e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	2200      	movs	r2, #0
 8007496:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 800749a:	2303      	movs	r3, #3
 800749c:	e00f      	b.n	80074be <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	681a      	ldr	r2, [r3, #0]
 80074a4:	68bb      	ldr	r3, [r7, #8]
 80074a6:	4013      	ands	r3, r2
 80074a8:	68ba      	ldr	r2, [r7, #8]
 80074aa:	429a      	cmp	r2, r3
 80074ac:	bf0c      	ite	eq
 80074ae:	2301      	moveq	r3, #1
 80074b0:	2300      	movne	r3, #0
 80074b2:	b2db      	uxtb	r3, r3
 80074b4:	461a      	mov	r2, r3
 80074b6:	79fb      	ldrb	r3, [r7, #7]
 80074b8:	429a      	cmp	r2, r3
 80074ba:	d09f      	beq.n	80073fc <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80074bc:	2300      	movs	r3, #0
}
 80074be:	4618      	mov	r0, r3
 80074c0:	3740      	adds	r7, #64	@ 0x40
 80074c2:	46bd      	mov	sp, r7
 80074c4:	bd80      	pop	{r7, pc}
	...

080074c8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80074c8:	b580      	push	{r7, lr}
 80074ca:	b084      	sub	sp, #16
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	691b      	ldr	r3, [r3, #16]
 80074d6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	68da      	ldr	r2, [r3, #12]
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	430a      	orrs	r2, r1
 80074e4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	689a      	ldr	r2, [r3, #8]
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	691b      	ldr	r3, [r3, #16]
 80074ee:	431a      	orrs	r2, r3
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	695b      	ldr	r3, [r3, #20]
 80074f4:	4313      	orrs	r3, r2
 80074f6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	68db      	ldr	r3, [r3, #12]
 80074fe:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8007502:	f023 030c 	bic.w	r3, r3, #12
 8007506:	687a      	ldr	r2, [r7, #4]
 8007508:	6812      	ldr	r2, [r2, #0]
 800750a:	68b9      	ldr	r1, [r7, #8]
 800750c:	430b      	orrs	r3, r1
 800750e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	695b      	ldr	r3, [r3, #20]
 8007516:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	699a      	ldr	r2, [r3, #24]
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	430a      	orrs	r2, r1
 8007524:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	4a2c      	ldr	r2, [pc, #176]	@ (80075dc <UART_SetConfig+0x114>)
 800752c:	4293      	cmp	r3, r2
 800752e:	d103      	bne.n	8007538 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8007530:	f7fe fa40 	bl	80059b4 <HAL_RCC_GetPCLK2Freq>
 8007534:	60f8      	str	r0, [r7, #12]
 8007536:	e002      	b.n	800753e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8007538:	f7fe fa28 	bl	800598c <HAL_RCC_GetPCLK1Freq>
 800753c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800753e:	68fa      	ldr	r2, [r7, #12]
 8007540:	4613      	mov	r3, r2
 8007542:	009b      	lsls	r3, r3, #2
 8007544:	4413      	add	r3, r2
 8007546:	009a      	lsls	r2, r3, #2
 8007548:	441a      	add	r2, r3
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	685b      	ldr	r3, [r3, #4]
 800754e:	009b      	lsls	r3, r3, #2
 8007550:	fbb2 f3f3 	udiv	r3, r2, r3
 8007554:	4a22      	ldr	r2, [pc, #136]	@ (80075e0 <UART_SetConfig+0x118>)
 8007556:	fba2 2303 	umull	r2, r3, r2, r3
 800755a:	095b      	lsrs	r3, r3, #5
 800755c:	0119      	lsls	r1, r3, #4
 800755e:	68fa      	ldr	r2, [r7, #12]
 8007560:	4613      	mov	r3, r2
 8007562:	009b      	lsls	r3, r3, #2
 8007564:	4413      	add	r3, r2
 8007566:	009a      	lsls	r2, r3, #2
 8007568:	441a      	add	r2, r3
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	685b      	ldr	r3, [r3, #4]
 800756e:	009b      	lsls	r3, r3, #2
 8007570:	fbb2 f2f3 	udiv	r2, r2, r3
 8007574:	4b1a      	ldr	r3, [pc, #104]	@ (80075e0 <UART_SetConfig+0x118>)
 8007576:	fba3 0302 	umull	r0, r3, r3, r2
 800757a:	095b      	lsrs	r3, r3, #5
 800757c:	2064      	movs	r0, #100	@ 0x64
 800757e:	fb00 f303 	mul.w	r3, r0, r3
 8007582:	1ad3      	subs	r3, r2, r3
 8007584:	011b      	lsls	r3, r3, #4
 8007586:	3332      	adds	r3, #50	@ 0x32
 8007588:	4a15      	ldr	r2, [pc, #84]	@ (80075e0 <UART_SetConfig+0x118>)
 800758a:	fba2 2303 	umull	r2, r3, r2, r3
 800758e:	095b      	lsrs	r3, r3, #5
 8007590:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007594:	4419      	add	r1, r3
 8007596:	68fa      	ldr	r2, [r7, #12]
 8007598:	4613      	mov	r3, r2
 800759a:	009b      	lsls	r3, r3, #2
 800759c:	4413      	add	r3, r2
 800759e:	009a      	lsls	r2, r3, #2
 80075a0:	441a      	add	r2, r3
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	685b      	ldr	r3, [r3, #4]
 80075a6:	009b      	lsls	r3, r3, #2
 80075a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80075ac:	4b0c      	ldr	r3, [pc, #48]	@ (80075e0 <UART_SetConfig+0x118>)
 80075ae:	fba3 0302 	umull	r0, r3, r3, r2
 80075b2:	095b      	lsrs	r3, r3, #5
 80075b4:	2064      	movs	r0, #100	@ 0x64
 80075b6:	fb00 f303 	mul.w	r3, r0, r3
 80075ba:	1ad3      	subs	r3, r2, r3
 80075bc:	011b      	lsls	r3, r3, #4
 80075be:	3332      	adds	r3, #50	@ 0x32
 80075c0:	4a07      	ldr	r2, [pc, #28]	@ (80075e0 <UART_SetConfig+0x118>)
 80075c2:	fba2 2303 	umull	r2, r3, r2, r3
 80075c6:	095b      	lsrs	r3, r3, #5
 80075c8:	f003 020f 	and.w	r2, r3, #15
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	440a      	add	r2, r1
 80075d2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80075d4:	bf00      	nop
 80075d6:	3710      	adds	r7, #16
 80075d8:	46bd      	mov	sp, r7
 80075da:	bd80      	pop	{r7, pc}
 80075dc:	40013800 	.word	0x40013800
 80075e0:	51eb851f 	.word	0x51eb851f

080075e4 <std>:
 80075e4:	2300      	movs	r3, #0
 80075e6:	b510      	push	{r4, lr}
 80075e8:	4604      	mov	r4, r0
 80075ea:	e9c0 3300 	strd	r3, r3, [r0]
 80075ee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80075f2:	6083      	str	r3, [r0, #8]
 80075f4:	8181      	strh	r1, [r0, #12]
 80075f6:	6643      	str	r3, [r0, #100]	@ 0x64
 80075f8:	81c2      	strh	r2, [r0, #14]
 80075fa:	6183      	str	r3, [r0, #24]
 80075fc:	4619      	mov	r1, r3
 80075fe:	2208      	movs	r2, #8
 8007600:	305c      	adds	r0, #92	@ 0x5c
 8007602:	f000 f921 	bl	8007848 <memset>
 8007606:	4b0d      	ldr	r3, [pc, #52]	@ (800763c <std+0x58>)
 8007608:	6224      	str	r4, [r4, #32]
 800760a:	6263      	str	r3, [r4, #36]	@ 0x24
 800760c:	4b0c      	ldr	r3, [pc, #48]	@ (8007640 <std+0x5c>)
 800760e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007610:	4b0c      	ldr	r3, [pc, #48]	@ (8007644 <std+0x60>)
 8007612:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007614:	4b0c      	ldr	r3, [pc, #48]	@ (8007648 <std+0x64>)
 8007616:	6323      	str	r3, [r4, #48]	@ 0x30
 8007618:	4b0c      	ldr	r3, [pc, #48]	@ (800764c <std+0x68>)
 800761a:	429c      	cmp	r4, r3
 800761c:	d006      	beq.n	800762c <std+0x48>
 800761e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007622:	4294      	cmp	r4, r2
 8007624:	d002      	beq.n	800762c <std+0x48>
 8007626:	33d0      	adds	r3, #208	@ 0xd0
 8007628:	429c      	cmp	r4, r3
 800762a:	d105      	bne.n	8007638 <std+0x54>
 800762c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007630:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007634:	f000 b93a 	b.w	80078ac <__retarget_lock_init_recursive>
 8007638:	bd10      	pop	{r4, pc}
 800763a:	bf00      	nop
 800763c:	080080fd 	.word	0x080080fd
 8007640:	0800811f 	.word	0x0800811f
 8007644:	08008157 	.word	0x08008157
 8007648:	0800817b 	.word	0x0800817b
 800764c:	20000258 	.word	0x20000258

08007650 <stdio_exit_handler>:
 8007650:	4a02      	ldr	r2, [pc, #8]	@ (800765c <stdio_exit_handler+0xc>)
 8007652:	4903      	ldr	r1, [pc, #12]	@ (8007660 <stdio_exit_handler+0x10>)
 8007654:	4803      	ldr	r0, [pc, #12]	@ (8007664 <stdio_exit_handler+0x14>)
 8007656:	f000 b869 	b.w	800772c <_fwalk_sglue>
 800765a:	bf00      	nop
 800765c:	20000010 	.word	0x20000010
 8007660:	08008095 	.word	0x08008095
 8007664:	20000020 	.word	0x20000020

08007668 <cleanup_stdio>:
 8007668:	6841      	ldr	r1, [r0, #4]
 800766a:	4b0c      	ldr	r3, [pc, #48]	@ (800769c <cleanup_stdio+0x34>)
 800766c:	b510      	push	{r4, lr}
 800766e:	4299      	cmp	r1, r3
 8007670:	4604      	mov	r4, r0
 8007672:	d001      	beq.n	8007678 <cleanup_stdio+0x10>
 8007674:	f000 fd0e 	bl	8008094 <_fflush_r>
 8007678:	68a1      	ldr	r1, [r4, #8]
 800767a:	4b09      	ldr	r3, [pc, #36]	@ (80076a0 <cleanup_stdio+0x38>)
 800767c:	4299      	cmp	r1, r3
 800767e:	d002      	beq.n	8007686 <cleanup_stdio+0x1e>
 8007680:	4620      	mov	r0, r4
 8007682:	f000 fd07 	bl	8008094 <_fflush_r>
 8007686:	68e1      	ldr	r1, [r4, #12]
 8007688:	4b06      	ldr	r3, [pc, #24]	@ (80076a4 <cleanup_stdio+0x3c>)
 800768a:	4299      	cmp	r1, r3
 800768c:	d004      	beq.n	8007698 <cleanup_stdio+0x30>
 800768e:	4620      	mov	r0, r4
 8007690:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007694:	f000 bcfe 	b.w	8008094 <_fflush_r>
 8007698:	bd10      	pop	{r4, pc}
 800769a:	bf00      	nop
 800769c:	20000258 	.word	0x20000258
 80076a0:	200002c0 	.word	0x200002c0
 80076a4:	20000328 	.word	0x20000328

080076a8 <global_stdio_init.part.0>:
 80076a8:	b510      	push	{r4, lr}
 80076aa:	4b0b      	ldr	r3, [pc, #44]	@ (80076d8 <global_stdio_init.part.0+0x30>)
 80076ac:	4c0b      	ldr	r4, [pc, #44]	@ (80076dc <global_stdio_init.part.0+0x34>)
 80076ae:	4a0c      	ldr	r2, [pc, #48]	@ (80076e0 <global_stdio_init.part.0+0x38>)
 80076b0:	4620      	mov	r0, r4
 80076b2:	601a      	str	r2, [r3, #0]
 80076b4:	2104      	movs	r1, #4
 80076b6:	2200      	movs	r2, #0
 80076b8:	f7ff ff94 	bl	80075e4 <std>
 80076bc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80076c0:	2201      	movs	r2, #1
 80076c2:	2109      	movs	r1, #9
 80076c4:	f7ff ff8e 	bl	80075e4 <std>
 80076c8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80076cc:	2202      	movs	r2, #2
 80076ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80076d2:	2112      	movs	r1, #18
 80076d4:	f7ff bf86 	b.w	80075e4 <std>
 80076d8:	20000390 	.word	0x20000390
 80076dc:	20000258 	.word	0x20000258
 80076e0:	08007651 	.word	0x08007651

080076e4 <__sfp_lock_acquire>:
 80076e4:	4801      	ldr	r0, [pc, #4]	@ (80076ec <__sfp_lock_acquire+0x8>)
 80076e6:	f000 b8e2 	b.w	80078ae <__retarget_lock_acquire_recursive>
 80076ea:	bf00      	nop
 80076ec:	20000395 	.word	0x20000395

080076f0 <__sfp_lock_release>:
 80076f0:	4801      	ldr	r0, [pc, #4]	@ (80076f8 <__sfp_lock_release+0x8>)
 80076f2:	f000 b8dd 	b.w	80078b0 <__retarget_lock_release_recursive>
 80076f6:	bf00      	nop
 80076f8:	20000395 	.word	0x20000395

080076fc <__sinit>:
 80076fc:	b510      	push	{r4, lr}
 80076fe:	4604      	mov	r4, r0
 8007700:	f7ff fff0 	bl	80076e4 <__sfp_lock_acquire>
 8007704:	6a23      	ldr	r3, [r4, #32]
 8007706:	b11b      	cbz	r3, 8007710 <__sinit+0x14>
 8007708:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800770c:	f7ff bff0 	b.w	80076f0 <__sfp_lock_release>
 8007710:	4b04      	ldr	r3, [pc, #16]	@ (8007724 <__sinit+0x28>)
 8007712:	6223      	str	r3, [r4, #32]
 8007714:	4b04      	ldr	r3, [pc, #16]	@ (8007728 <__sinit+0x2c>)
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	2b00      	cmp	r3, #0
 800771a:	d1f5      	bne.n	8007708 <__sinit+0xc>
 800771c:	f7ff ffc4 	bl	80076a8 <global_stdio_init.part.0>
 8007720:	e7f2      	b.n	8007708 <__sinit+0xc>
 8007722:	bf00      	nop
 8007724:	08007669 	.word	0x08007669
 8007728:	20000390 	.word	0x20000390

0800772c <_fwalk_sglue>:
 800772c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007730:	4607      	mov	r7, r0
 8007732:	4688      	mov	r8, r1
 8007734:	4614      	mov	r4, r2
 8007736:	2600      	movs	r6, #0
 8007738:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800773c:	f1b9 0901 	subs.w	r9, r9, #1
 8007740:	d505      	bpl.n	800774e <_fwalk_sglue+0x22>
 8007742:	6824      	ldr	r4, [r4, #0]
 8007744:	2c00      	cmp	r4, #0
 8007746:	d1f7      	bne.n	8007738 <_fwalk_sglue+0xc>
 8007748:	4630      	mov	r0, r6
 800774a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800774e:	89ab      	ldrh	r3, [r5, #12]
 8007750:	2b01      	cmp	r3, #1
 8007752:	d907      	bls.n	8007764 <_fwalk_sglue+0x38>
 8007754:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007758:	3301      	adds	r3, #1
 800775a:	d003      	beq.n	8007764 <_fwalk_sglue+0x38>
 800775c:	4629      	mov	r1, r5
 800775e:	4638      	mov	r0, r7
 8007760:	47c0      	blx	r8
 8007762:	4306      	orrs	r6, r0
 8007764:	3568      	adds	r5, #104	@ 0x68
 8007766:	e7e9      	b.n	800773c <_fwalk_sglue+0x10>

08007768 <iprintf>:
 8007768:	b40f      	push	{r0, r1, r2, r3}
 800776a:	b507      	push	{r0, r1, r2, lr}
 800776c:	4906      	ldr	r1, [pc, #24]	@ (8007788 <iprintf+0x20>)
 800776e:	ab04      	add	r3, sp, #16
 8007770:	6808      	ldr	r0, [r1, #0]
 8007772:	f853 2b04 	ldr.w	r2, [r3], #4
 8007776:	6881      	ldr	r1, [r0, #8]
 8007778:	9301      	str	r3, [sp, #4]
 800777a:	f000 f8c1 	bl	8007900 <_vfiprintf_r>
 800777e:	b003      	add	sp, #12
 8007780:	f85d eb04 	ldr.w	lr, [sp], #4
 8007784:	b004      	add	sp, #16
 8007786:	4770      	bx	lr
 8007788:	2000001c 	.word	0x2000001c

0800778c <_puts_r>:
 800778c:	6a03      	ldr	r3, [r0, #32]
 800778e:	b570      	push	{r4, r5, r6, lr}
 8007790:	4605      	mov	r5, r0
 8007792:	460e      	mov	r6, r1
 8007794:	6884      	ldr	r4, [r0, #8]
 8007796:	b90b      	cbnz	r3, 800779c <_puts_r+0x10>
 8007798:	f7ff ffb0 	bl	80076fc <__sinit>
 800779c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800779e:	07db      	lsls	r3, r3, #31
 80077a0:	d405      	bmi.n	80077ae <_puts_r+0x22>
 80077a2:	89a3      	ldrh	r3, [r4, #12]
 80077a4:	0598      	lsls	r0, r3, #22
 80077a6:	d402      	bmi.n	80077ae <_puts_r+0x22>
 80077a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80077aa:	f000 f880 	bl	80078ae <__retarget_lock_acquire_recursive>
 80077ae:	89a3      	ldrh	r3, [r4, #12]
 80077b0:	0719      	lsls	r1, r3, #28
 80077b2:	d502      	bpl.n	80077ba <_puts_r+0x2e>
 80077b4:	6923      	ldr	r3, [r4, #16]
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d135      	bne.n	8007826 <_puts_r+0x9a>
 80077ba:	4621      	mov	r1, r4
 80077bc:	4628      	mov	r0, r5
 80077be:	f000 fd1f 	bl	8008200 <__swsetup_r>
 80077c2:	b380      	cbz	r0, 8007826 <_puts_r+0x9a>
 80077c4:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 80077c8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80077ca:	07da      	lsls	r2, r3, #31
 80077cc:	d405      	bmi.n	80077da <_puts_r+0x4e>
 80077ce:	89a3      	ldrh	r3, [r4, #12]
 80077d0:	059b      	lsls	r3, r3, #22
 80077d2:	d402      	bmi.n	80077da <_puts_r+0x4e>
 80077d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80077d6:	f000 f86b 	bl	80078b0 <__retarget_lock_release_recursive>
 80077da:	4628      	mov	r0, r5
 80077dc:	bd70      	pop	{r4, r5, r6, pc}
 80077de:	2b00      	cmp	r3, #0
 80077e0:	da04      	bge.n	80077ec <_puts_r+0x60>
 80077e2:	69a2      	ldr	r2, [r4, #24]
 80077e4:	429a      	cmp	r2, r3
 80077e6:	dc17      	bgt.n	8007818 <_puts_r+0x8c>
 80077e8:	290a      	cmp	r1, #10
 80077ea:	d015      	beq.n	8007818 <_puts_r+0x8c>
 80077ec:	6823      	ldr	r3, [r4, #0]
 80077ee:	1c5a      	adds	r2, r3, #1
 80077f0:	6022      	str	r2, [r4, #0]
 80077f2:	7019      	strb	r1, [r3, #0]
 80077f4:	68a3      	ldr	r3, [r4, #8]
 80077f6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80077fa:	3b01      	subs	r3, #1
 80077fc:	60a3      	str	r3, [r4, #8]
 80077fe:	2900      	cmp	r1, #0
 8007800:	d1ed      	bne.n	80077de <_puts_r+0x52>
 8007802:	2b00      	cmp	r3, #0
 8007804:	da11      	bge.n	800782a <_puts_r+0x9e>
 8007806:	4622      	mov	r2, r4
 8007808:	210a      	movs	r1, #10
 800780a:	4628      	mov	r0, r5
 800780c:	f000 fcb9 	bl	8008182 <__swbuf_r>
 8007810:	3001      	adds	r0, #1
 8007812:	d0d7      	beq.n	80077c4 <_puts_r+0x38>
 8007814:	250a      	movs	r5, #10
 8007816:	e7d7      	b.n	80077c8 <_puts_r+0x3c>
 8007818:	4622      	mov	r2, r4
 800781a:	4628      	mov	r0, r5
 800781c:	f000 fcb1 	bl	8008182 <__swbuf_r>
 8007820:	3001      	adds	r0, #1
 8007822:	d1e7      	bne.n	80077f4 <_puts_r+0x68>
 8007824:	e7ce      	b.n	80077c4 <_puts_r+0x38>
 8007826:	3e01      	subs	r6, #1
 8007828:	e7e4      	b.n	80077f4 <_puts_r+0x68>
 800782a:	6823      	ldr	r3, [r4, #0]
 800782c:	1c5a      	adds	r2, r3, #1
 800782e:	6022      	str	r2, [r4, #0]
 8007830:	220a      	movs	r2, #10
 8007832:	701a      	strb	r2, [r3, #0]
 8007834:	e7ee      	b.n	8007814 <_puts_r+0x88>
	...

08007838 <puts>:
 8007838:	4b02      	ldr	r3, [pc, #8]	@ (8007844 <puts+0xc>)
 800783a:	4601      	mov	r1, r0
 800783c:	6818      	ldr	r0, [r3, #0]
 800783e:	f7ff bfa5 	b.w	800778c <_puts_r>
 8007842:	bf00      	nop
 8007844:	2000001c 	.word	0x2000001c

08007848 <memset>:
 8007848:	4603      	mov	r3, r0
 800784a:	4402      	add	r2, r0
 800784c:	4293      	cmp	r3, r2
 800784e:	d100      	bne.n	8007852 <memset+0xa>
 8007850:	4770      	bx	lr
 8007852:	f803 1b01 	strb.w	r1, [r3], #1
 8007856:	e7f9      	b.n	800784c <memset+0x4>

08007858 <__errno>:
 8007858:	4b01      	ldr	r3, [pc, #4]	@ (8007860 <__errno+0x8>)
 800785a:	6818      	ldr	r0, [r3, #0]
 800785c:	4770      	bx	lr
 800785e:	bf00      	nop
 8007860:	2000001c 	.word	0x2000001c

08007864 <__libc_init_array>:
 8007864:	b570      	push	{r4, r5, r6, lr}
 8007866:	2600      	movs	r6, #0
 8007868:	4d0c      	ldr	r5, [pc, #48]	@ (800789c <__libc_init_array+0x38>)
 800786a:	4c0d      	ldr	r4, [pc, #52]	@ (80078a0 <__libc_init_array+0x3c>)
 800786c:	1b64      	subs	r4, r4, r5
 800786e:	10a4      	asrs	r4, r4, #2
 8007870:	42a6      	cmp	r6, r4
 8007872:	d109      	bne.n	8007888 <__libc_init_array+0x24>
 8007874:	f000 fe4a 	bl	800850c <_init>
 8007878:	2600      	movs	r6, #0
 800787a:	4d0a      	ldr	r5, [pc, #40]	@ (80078a4 <__libc_init_array+0x40>)
 800787c:	4c0a      	ldr	r4, [pc, #40]	@ (80078a8 <__libc_init_array+0x44>)
 800787e:	1b64      	subs	r4, r4, r5
 8007880:	10a4      	asrs	r4, r4, #2
 8007882:	42a6      	cmp	r6, r4
 8007884:	d105      	bne.n	8007892 <__libc_init_array+0x2e>
 8007886:	bd70      	pop	{r4, r5, r6, pc}
 8007888:	f855 3b04 	ldr.w	r3, [r5], #4
 800788c:	4798      	blx	r3
 800788e:	3601      	adds	r6, #1
 8007890:	e7ee      	b.n	8007870 <__libc_init_array+0xc>
 8007892:	f855 3b04 	ldr.w	r3, [r5], #4
 8007896:	4798      	blx	r3
 8007898:	3601      	adds	r6, #1
 800789a:	e7f2      	b.n	8007882 <__libc_init_array+0x1e>
 800789c:	080085d0 	.word	0x080085d0
 80078a0:	080085d0 	.word	0x080085d0
 80078a4:	080085d0 	.word	0x080085d0
 80078a8:	080085d4 	.word	0x080085d4

080078ac <__retarget_lock_init_recursive>:
 80078ac:	4770      	bx	lr

080078ae <__retarget_lock_acquire_recursive>:
 80078ae:	4770      	bx	lr

080078b0 <__retarget_lock_release_recursive>:
 80078b0:	4770      	bx	lr

080078b2 <__sfputc_r>:
 80078b2:	6893      	ldr	r3, [r2, #8]
 80078b4:	b410      	push	{r4}
 80078b6:	3b01      	subs	r3, #1
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	6093      	str	r3, [r2, #8]
 80078bc:	da07      	bge.n	80078ce <__sfputc_r+0x1c>
 80078be:	6994      	ldr	r4, [r2, #24]
 80078c0:	42a3      	cmp	r3, r4
 80078c2:	db01      	blt.n	80078c8 <__sfputc_r+0x16>
 80078c4:	290a      	cmp	r1, #10
 80078c6:	d102      	bne.n	80078ce <__sfputc_r+0x1c>
 80078c8:	bc10      	pop	{r4}
 80078ca:	f000 bc5a 	b.w	8008182 <__swbuf_r>
 80078ce:	6813      	ldr	r3, [r2, #0]
 80078d0:	1c58      	adds	r0, r3, #1
 80078d2:	6010      	str	r0, [r2, #0]
 80078d4:	7019      	strb	r1, [r3, #0]
 80078d6:	4608      	mov	r0, r1
 80078d8:	bc10      	pop	{r4}
 80078da:	4770      	bx	lr

080078dc <__sfputs_r>:
 80078dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078de:	4606      	mov	r6, r0
 80078e0:	460f      	mov	r7, r1
 80078e2:	4614      	mov	r4, r2
 80078e4:	18d5      	adds	r5, r2, r3
 80078e6:	42ac      	cmp	r4, r5
 80078e8:	d101      	bne.n	80078ee <__sfputs_r+0x12>
 80078ea:	2000      	movs	r0, #0
 80078ec:	e007      	b.n	80078fe <__sfputs_r+0x22>
 80078ee:	463a      	mov	r2, r7
 80078f0:	4630      	mov	r0, r6
 80078f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80078f6:	f7ff ffdc 	bl	80078b2 <__sfputc_r>
 80078fa:	1c43      	adds	r3, r0, #1
 80078fc:	d1f3      	bne.n	80078e6 <__sfputs_r+0xa>
 80078fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007900 <_vfiprintf_r>:
 8007900:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007904:	460d      	mov	r5, r1
 8007906:	4614      	mov	r4, r2
 8007908:	4698      	mov	r8, r3
 800790a:	4606      	mov	r6, r0
 800790c:	b09d      	sub	sp, #116	@ 0x74
 800790e:	b118      	cbz	r0, 8007918 <_vfiprintf_r+0x18>
 8007910:	6a03      	ldr	r3, [r0, #32]
 8007912:	b90b      	cbnz	r3, 8007918 <_vfiprintf_r+0x18>
 8007914:	f7ff fef2 	bl	80076fc <__sinit>
 8007918:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800791a:	07d9      	lsls	r1, r3, #31
 800791c:	d405      	bmi.n	800792a <_vfiprintf_r+0x2a>
 800791e:	89ab      	ldrh	r3, [r5, #12]
 8007920:	059a      	lsls	r2, r3, #22
 8007922:	d402      	bmi.n	800792a <_vfiprintf_r+0x2a>
 8007924:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007926:	f7ff ffc2 	bl	80078ae <__retarget_lock_acquire_recursive>
 800792a:	89ab      	ldrh	r3, [r5, #12]
 800792c:	071b      	lsls	r3, r3, #28
 800792e:	d501      	bpl.n	8007934 <_vfiprintf_r+0x34>
 8007930:	692b      	ldr	r3, [r5, #16]
 8007932:	b99b      	cbnz	r3, 800795c <_vfiprintf_r+0x5c>
 8007934:	4629      	mov	r1, r5
 8007936:	4630      	mov	r0, r6
 8007938:	f000 fc62 	bl	8008200 <__swsetup_r>
 800793c:	b170      	cbz	r0, 800795c <_vfiprintf_r+0x5c>
 800793e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007940:	07dc      	lsls	r4, r3, #31
 8007942:	d504      	bpl.n	800794e <_vfiprintf_r+0x4e>
 8007944:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007948:	b01d      	add	sp, #116	@ 0x74
 800794a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800794e:	89ab      	ldrh	r3, [r5, #12]
 8007950:	0598      	lsls	r0, r3, #22
 8007952:	d4f7      	bmi.n	8007944 <_vfiprintf_r+0x44>
 8007954:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007956:	f7ff ffab 	bl	80078b0 <__retarget_lock_release_recursive>
 800795a:	e7f3      	b.n	8007944 <_vfiprintf_r+0x44>
 800795c:	2300      	movs	r3, #0
 800795e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007960:	2320      	movs	r3, #32
 8007962:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007966:	2330      	movs	r3, #48	@ 0x30
 8007968:	f04f 0901 	mov.w	r9, #1
 800796c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007970:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8007b1c <_vfiprintf_r+0x21c>
 8007974:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007978:	4623      	mov	r3, r4
 800797a:	469a      	mov	sl, r3
 800797c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007980:	b10a      	cbz	r2, 8007986 <_vfiprintf_r+0x86>
 8007982:	2a25      	cmp	r2, #37	@ 0x25
 8007984:	d1f9      	bne.n	800797a <_vfiprintf_r+0x7a>
 8007986:	ebba 0b04 	subs.w	fp, sl, r4
 800798a:	d00b      	beq.n	80079a4 <_vfiprintf_r+0xa4>
 800798c:	465b      	mov	r3, fp
 800798e:	4622      	mov	r2, r4
 8007990:	4629      	mov	r1, r5
 8007992:	4630      	mov	r0, r6
 8007994:	f7ff ffa2 	bl	80078dc <__sfputs_r>
 8007998:	3001      	adds	r0, #1
 800799a:	f000 80a7 	beq.w	8007aec <_vfiprintf_r+0x1ec>
 800799e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80079a0:	445a      	add	r2, fp
 80079a2:	9209      	str	r2, [sp, #36]	@ 0x24
 80079a4:	f89a 3000 	ldrb.w	r3, [sl]
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	f000 809f 	beq.w	8007aec <_vfiprintf_r+0x1ec>
 80079ae:	2300      	movs	r3, #0
 80079b0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80079b4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80079b8:	f10a 0a01 	add.w	sl, sl, #1
 80079bc:	9304      	str	r3, [sp, #16]
 80079be:	9307      	str	r3, [sp, #28]
 80079c0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80079c4:	931a      	str	r3, [sp, #104]	@ 0x68
 80079c6:	4654      	mov	r4, sl
 80079c8:	2205      	movs	r2, #5
 80079ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80079ce:	4853      	ldr	r0, [pc, #332]	@ (8007b1c <_vfiprintf_r+0x21c>)
 80079d0:	f000 fd46 	bl	8008460 <memchr>
 80079d4:	9a04      	ldr	r2, [sp, #16]
 80079d6:	b9d8      	cbnz	r0, 8007a10 <_vfiprintf_r+0x110>
 80079d8:	06d1      	lsls	r1, r2, #27
 80079da:	bf44      	itt	mi
 80079dc:	2320      	movmi	r3, #32
 80079de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80079e2:	0713      	lsls	r3, r2, #28
 80079e4:	bf44      	itt	mi
 80079e6:	232b      	movmi	r3, #43	@ 0x2b
 80079e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80079ec:	f89a 3000 	ldrb.w	r3, [sl]
 80079f0:	2b2a      	cmp	r3, #42	@ 0x2a
 80079f2:	d015      	beq.n	8007a20 <_vfiprintf_r+0x120>
 80079f4:	4654      	mov	r4, sl
 80079f6:	2000      	movs	r0, #0
 80079f8:	f04f 0c0a 	mov.w	ip, #10
 80079fc:	9a07      	ldr	r2, [sp, #28]
 80079fe:	4621      	mov	r1, r4
 8007a00:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007a04:	3b30      	subs	r3, #48	@ 0x30
 8007a06:	2b09      	cmp	r3, #9
 8007a08:	d94b      	bls.n	8007aa2 <_vfiprintf_r+0x1a2>
 8007a0a:	b1b0      	cbz	r0, 8007a3a <_vfiprintf_r+0x13a>
 8007a0c:	9207      	str	r2, [sp, #28]
 8007a0e:	e014      	b.n	8007a3a <_vfiprintf_r+0x13a>
 8007a10:	eba0 0308 	sub.w	r3, r0, r8
 8007a14:	fa09 f303 	lsl.w	r3, r9, r3
 8007a18:	4313      	orrs	r3, r2
 8007a1a:	46a2      	mov	sl, r4
 8007a1c:	9304      	str	r3, [sp, #16]
 8007a1e:	e7d2      	b.n	80079c6 <_vfiprintf_r+0xc6>
 8007a20:	9b03      	ldr	r3, [sp, #12]
 8007a22:	1d19      	adds	r1, r3, #4
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	9103      	str	r1, [sp, #12]
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	bfbb      	ittet	lt
 8007a2c:	425b      	neglt	r3, r3
 8007a2e:	f042 0202 	orrlt.w	r2, r2, #2
 8007a32:	9307      	strge	r3, [sp, #28]
 8007a34:	9307      	strlt	r3, [sp, #28]
 8007a36:	bfb8      	it	lt
 8007a38:	9204      	strlt	r2, [sp, #16]
 8007a3a:	7823      	ldrb	r3, [r4, #0]
 8007a3c:	2b2e      	cmp	r3, #46	@ 0x2e
 8007a3e:	d10a      	bne.n	8007a56 <_vfiprintf_r+0x156>
 8007a40:	7863      	ldrb	r3, [r4, #1]
 8007a42:	2b2a      	cmp	r3, #42	@ 0x2a
 8007a44:	d132      	bne.n	8007aac <_vfiprintf_r+0x1ac>
 8007a46:	9b03      	ldr	r3, [sp, #12]
 8007a48:	3402      	adds	r4, #2
 8007a4a:	1d1a      	adds	r2, r3, #4
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	9203      	str	r2, [sp, #12]
 8007a50:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007a54:	9305      	str	r3, [sp, #20]
 8007a56:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8007b20 <_vfiprintf_r+0x220>
 8007a5a:	2203      	movs	r2, #3
 8007a5c:	4650      	mov	r0, sl
 8007a5e:	7821      	ldrb	r1, [r4, #0]
 8007a60:	f000 fcfe 	bl	8008460 <memchr>
 8007a64:	b138      	cbz	r0, 8007a76 <_vfiprintf_r+0x176>
 8007a66:	2240      	movs	r2, #64	@ 0x40
 8007a68:	9b04      	ldr	r3, [sp, #16]
 8007a6a:	eba0 000a 	sub.w	r0, r0, sl
 8007a6e:	4082      	lsls	r2, r0
 8007a70:	4313      	orrs	r3, r2
 8007a72:	3401      	adds	r4, #1
 8007a74:	9304      	str	r3, [sp, #16]
 8007a76:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a7a:	2206      	movs	r2, #6
 8007a7c:	4829      	ldr	r0, [pc, #164]	@ (8007b24 <_vfiprintf_r+0x224>)
 8007a7e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007a82:	f000 fced 	bl	8008460 <memchr>
 8007a86:	2800      	cmp	r0, #0
 8007a88:	d03f      	beq.n	8007b0a <_vfiprintf_r+0x20a>
 8007a8a:	4b27      	ldr	r3, [pc, #156]	@ (8007b28 <_vfiprintf_r+0x228>)
 8007a8c:	bb1b      	cbnz	r3, 8007ad6 <_vfiprintf_r+0x1d6>
 8007a8e:	9b03      	ldr	r3, [sp, #12]
 8007a90:	3307      	adds	r3, #7
 8007a92:	f023 0307 	bic.w	r3, r3, #7
 8007a96:	3308      	adds	r3, #8
 8007a98:	9303      	str	r3, [sp, #12]
 8007a9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a9c:	443b      	add	r3, r7
 8007a9e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007aa0:	e76a      	b.n	8007978 <_vfiprintf_r+0x78>
 8007aa2:	460c      	mov	r4, r1
 8007aa4:	2001      	movs	r0, #1
 8007aa6:	fb0c 3202 	mla	r2, ip, r2, r3
 8007aaa:	e7a8      	b.n	80079fe <_vfiprintf_r+0xfe>
 8007aac:	2300      	movs	r3, #0
 8007aae:	f04f 0c0a 	mov.w	ip, #10
 8007ab2:	4619      	mov	r1, r3
 8007ab4:	3401      	adds	r4, #1
 8007ab6:	9305      	str	r3, [sp, #20]
 8007ab8:	4620      	mov	r0, r4
 8007aba:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007abe:	3a30      	subs	r2, #48	@ 0x30
 8007ac0:	2a09      	cmp	r2, #9
 8007ac2:	d903      	bls.n	8007acc <_vfiprintf_r+0x1cc>
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d0c6      	beq.n	8007a56 <_vfiprintf_r+0x156>
 8007ac8:	9105      	str	r1, [sp, #20]
 8007aca:	e7c4      	b.n	8007a56 <_vfiprintf_r+0x156>
 8007acc:	4604      	mov	r4, r0
 8007ace:	2301      	movs	r3, #1
 8007ad0:	fb0c 2101 	mla	r1, ip, r1, r2
 8007ad4:	e7f0      	b.n	8007ab8 <_vfiprintf_r+0x1b8>
 8007ad6:	ab03      	add	r3, sp, #12
 8007ad8:	9300      	str	r3, [sp, #0]
 8007ada:	462a      	mov	r2, r5
 8007adc:	4630      	mov	r0, r6
 8007ade:	4b13      	ldr	r3, [pc, #76]	@ (8007b2c <_vfiprintf_r+0x22c>)
 8007ae0:	a904      	add	r1, sp, #16
 8007ae2:	f3af 8000 	nop.w
 8007ae6:	4607      	mov	r7, r0
 8007ae8:	1c78      	adds	r0, r7, #1
 8007aea:	d1d6      	bne.n	8007a9a <_vfiprintf_r+0x19a>
 8007aec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007aee:	07d9      	lsls	r1, r3, #31
 8007af0:	d405      	bmi.n	8007afe <_vfiprintf_r+0x1fe>
 8007af2:	89ab      	ldrh	r3, [r5, #12]
 8007af4:	059a      	lsls	r2, r3, #22
 8007af6:	d402      	bmi.n	8007afe <_vfiprintf_r+0x1fe>
 8007af8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007afa:	f7ff fed9 	bl	80078b0 <__retarget_lock_release_recursive>
 8007afe:	89ab      	ldrh	r3, [r5, #12]
 8007b00:	065b      	lsls	r3, r3, #25
 8007b02:	f53f af1f 	bmi.w	8007944 <_vfiprintf_r+0x44>
 8007b06:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007b08:	e71e      	b.n	8007948 <_vfiprintf_r+0x48>
 8007b0a:	ab03      	add	r3, sp, #12
 8007b0c:	9300      	str	r3, [sp, #0]
 8007b0e:	462a      	mov	r2, r5
 8007b10:	4630      	mov	r0, r6
 8007b12:	4b06      	ldr	r3, [pc, #24]	@ (8007b2c <_vfiprintf_r+0x22c>)
 8007b14:	a904      	add	r1, sp, #16
 8007b16:	f000 f91f 	bl	8007d58 <_printf_i>
 8007b1a:	e7e4      	b.n	8007ae6 <_vfiprintf_r+0x1e6>
 8007b1c:	0800859a 	.word	0x0800859a
 8007b20:	080085a0 	.word	0x080085a0
 8007b24:	080085a4 	.word	0x080085a4
 8007b28:	00000000 	.word	0x00000000
 8007b2c:	080078dd 	.word	0x080078dd

08007b30 <sbrk_aligned>:
 8007b30:	b570      	push	{r4, r5, r6, lr}
 8007b32:	4e0f      	ldr	r6, [pc, #60]	@ (8007b70 <sbrk_aligned+0x40>)
 8007b34:	460c      	mov	r4, r1
 8007b36:	6831      	ldr	r1, [r6, #0]
 8007b38:	4605      	mov	r5, r0
 8007b3a:	b911      	cbnz	r1, 8007b42 <sbrk_aligned+0x12>
 8007b3c:	f000 fc4c 	bl	80083d8 <_sbrk_r>
 8007b40:	6030      	str	r0, [r6, #0]
 8007b42:	4621      	mov	r1, r4
 8007b44:	4628      	mov	r0, r5
 8007b46:	f000 fc47 	bl	80083d8 <_sbrk_r>
 8007b4a:	1c43      	adds	r3, r0, #1
 8007b4c:	d103      	bne.n	8007b56 <sbrk_aligned+0x26>
 8007b4e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8007b52:	4620      	mov	r0, r4
 8007b54:	bd70      	pop	{r4, r5, r6, pc}
 8007b56:	1cc4      	adds	r4, r0, #3
 8007b58:	f024 0403 	bic.w	r4, r4, #3
 8007b5c:	42a0      	cmp	r0, r4
 8007b5e:	d0f8      	beq.n	8007b52 <sbrk_aligned+0x22>
 8007b60:	1a21      	subs	r1, r4, r0
 8007b62:	4628      	mov	r0, r5
 8007b64:	f000 fc38 	bl	80083d8 <_sbrk_r>
 8007b68:	3001      	adds	r0, #1
 8007b6a:	d1f2      	bne.n	8007b52 <sbrk_aligned+0x22>
 8007b6c:	e7ef      	b.n	8007b4e <sbrk_aligned+0x1e>
 8007b6e:	bf00      	nop
 8007b70:	20000398 	.word	0x20000398

08007b74 <_malloc_r>:
 8007b74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b78:	1ccd      	adds	r5, r1, #3
 8007b7a:	f025 0503 	bic.w	r5, r5, #3
 8007b7e:	3508      	adds	r5, #8
 8007b80:	2d0c      	cmp	r5, #12
 8007b82:	bf38      	it	cc
 8007b84:	250c      	movcc	r5, #12
 8007b86:	2d00      	cmp	r5, #0
 8007b88:	4606      	mov	r6, r0
 8007b8a:	db01      	blt.n	8007b90 <_malloc_r+0x1c>
 8007b8c:	42a9      	cmp	r1, r5
 8007b8e:	d904      	bls.n	8007b9a <_malloc_r+0x26>
 8007b90:	230c      	movs	r3, #12
 8007b92:	6033      	str	r3, [r6, #0]
 8007b94:	2000      	movs	r0, #0
 8007b96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b9a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007c70 <_malloc_r+0xfc>
 8007b9e:	f000 faa1 	bl	80080e4 <__malloc_lock>
 8007ba2:	f8d8 3000 	ldr.w	r3, [r8]
 8007ba6:	461c      	mov	r4, r3
 8007ba8:	bb44      	cbnz	r4, 8007bfc <_malloc_r+0x88>
 8007baa:	4629      	mov	r1, r5
 8007bac:	4630      	mov	r0, r6
 8007bae:	f7ff ffbf 	bl	8007b30 <sbrk_aligned>
 8007bb2:	1c43      	adds	r3, r0, #1
 8007bb4:	4604      	mov	r4, r0
 8007bb6:	d158      	bne.n	8007c6a <_malloc_r+0xf6>
 8007bb8:	f8d8 4000 	ldr.w	r4, [r8]
 8007bbc:	4627      	mov	r7, r4
 8007bbe:	2f00      	cmp	r7, #0
 8007bc0:	d143      	bne.n	8007c4a <_malloc_r+0xd6>
 8007bc2:	2c00      	cmp	r4, #0
 8007bc4:	d04b      	beq.n	8007c5e <_malloc_r+0xea>
 8007bc6:	6823      	ldr	r3, [r4, #0]
 8007bc8:	4639      	mov	r1, r7
 8007bca:	4630      	mov	r0, r6
 8007bcc:	eb04 0903 	add.w	r9, r4, r3
 8007bd0:	f000 fc02 	bl	80083d8 <_sbrk_r>
 8007bd4:	4581      	cmp	r9, r0
 8007bd6:	d142      	bne.n	8007c5e <_malloc_r+0xea>
 8007bd8:	6821      	ldr	r1, [r4, #0]
 8007bda:	4630      	mov	r0, r6
 8007bdc:	1a6d      	subs	r5, r5, r1
 8007bde:	4629      	mov	r1, r5
 8007be0:	f7ff ffa6 	bl	8007b30 <sbrk_aligned>
 8007be4:	3001      	adds	r0, #1
 8007be6:	d03a      	beq.n	8007c5e <_malloc_r+0xea>
 8007be8:	6823      	ldr	r3, [r4, #0]
 8007bea:	442b      	add	r3, r5
 8007bec:	6023      	str	r3, [r4, #0]
 8007bee:	f8d8 3000 	ldr.w	r3, [r8]
 8007bf2:	685a      	ldr	r2, [r3, #4]
 8007bf4:	bb62      	cbnz	r2, 8007c50 <_malloc_r+0xdc>
 8007bf6:	f8c8 7000 	str.w	r7, [r8]
 8007bfa:	e00f      	b.n	8007c1c <_malloc_r+0xa8>
 8007bfc:	6822      	ldr	r2, [r4, #0]
 8007bfe:	1b52      	subs	r2, r2, r5
 8007c00:	d420      	bmi.n	8007c44 <_malloc_r+0xd0>
 8007c02:	2a0b      	cmp	r2, #11
 8007c04:	d917      	bls.n	8007c36 <_malloc_r+0xc2>
 8007c06:	1961      	adds	r1, r4, r5
 8007c08:	42a3      	cmp	r3, r4
 8007c0a:	6025      	str	r5, [r4, #0]
 8007c0c:	bf18      	it	ne
 8007c0e:	6059      	strne	r1, [r3, #4]
 8007c10:	6863      	ldr	r3, [r4, #4]
 8007c12:	bf08      	it	eq
 8007c14:	f8c8 1000 	streq.w	r1, [r8]
 8007c18:	5162      	str	r2, [r4, r5]
 8007c1a:	604b      	str	r3, [r1, #4]
 8007c1c:	4630      	mov	r0, r6
 8007c1e:	f000 fa67 	bl	80080f0 <__malloc_unlock>
 8007c22:	f104 000b 	add.w	r0, r4, #11
 8007c26:	1d23      	adds	r3, r4, #4
 8007c28:	f020 0007 	bic.w	r0, r0, #7
 8007c2c:	1ac2      	subs	r2, r0, r3
 8007c2e:	bf1c      	itt	ne
 8007c30:	1a1b      	subne	r3, r3, r0
 8007c32:	50a3      	strne	r3, [r4, r2]
 8007c34:	e7af      	b.n	8007b96 <_malloc_r+0x22>
 8007c36:	6862      	ldr	r2, [r4, #4]
 8007c38:	42a3      	cmp	r3, r4
 8007c3a:	bf0c      	ite	eq
 8007c3c:	f8c8 2000 	streq.w	r2, [r8]
 8007c40:	605a      	strne	r2, [r3, #4]
 8007c42:	e7eb      	b.n	8007c1c <_malloc_r+0xa8>
 8007c44:	4623      	mov	r3, r4
 8007c46:	6864      	ldr	r4, [r4, #4]
 8007c48:	e7ae      	b.n	8007ba8 <_malloc_r+0x34>
 8007c4a:	463c      	mov	r4, r7
 8007c4c:	687f      	ldr	r7, [r7, #4]
 8007c4e:	e7b6      	b.n	8007bbe <_malloc_r+0x4a>
 8007c50:	461a      	mov	r2, r3
 8007c52:	685b      	ldr	r3, [r3, #4]
 8007c54:	42a3      	cmp	r3, r4
 8007c56:	d1fb      	bne.n	8007c50 <_malloc_r+0xdc>
 8007c58:	2300      	movs	r3, #0
 8007c5a:	6053      	str	r3, [r2, #4]
 8007c5c:	e7de      	b.n	8007c1c <_malloc_r+0xa8>
 8007c5e:	230c      	movs	r3, #12
 8007c60:	4630      	mov	r0, r6
 8007c62:	6033      	str	r3, [r6, #0]
 8007c64:	f000 fa44 	bl	80080f0 <__malloc_unlock>
 8007c68:	e794      	b.n	8007b94 <_malloc_r+0x20>
 8007c6a:	6005      	str	r5, [r0, #0]
 8007c6c:	e7d6      	b.n	8007c1c <_malloc_r+0xa8>
 8007c6e:	bf00      	nop
 8007c70:	2000039c 	.word	0x2000039c

08007c74 <_printf_common>:
 8007c74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c78:	4616      	mov	r6, r2
 8007c7a:	4698      	mov	r8, r3
 8007c7c:	688a      	ldr	r2, [r1, #8]
 8007c7e:	690b      	ldr	r3, [r1, #16]
 8007c80:	4607      	mov	r7, r0
 8007c82:	4293      	cmp	r3, r2
 8007c84:	bfb8      	it	lt
 8007c86:	4613      	movlt	r3, r2
 8007c88:	6033      	str	r3, [r6, #0]
 8007c8a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007c8e:	460c      	mov	r4, r1
 8007c90:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007c94:	b10a      	cbz	r2, 8007c9a <_printf_common+0x26>
 8007c96:	3301      	adds	r3, #1
 8007c98:	6033      	str	r3, [r6, #0]
 8007c9a:	6823      	ldr	r3, [r4, #0]
 8007c9c:	0699      	lsls	r1, r3, #26
 8007c9e:	bf42      	ittt	mi
 8007ca0:	6833      	ldrmi	r3, [r6, #0]
 8007ca2:	3302      	addmi	r3, #2
 8007ca4:	6033      	strmi	r3, [r6, #0]
 8007ca6:	6825      	ldr	r5, [r4, #0]
 8007ca8:	f015 0506 	ands.w	r5, r5, #6
 8007cac:	d106      	bne.n	8007cbc <_printf_common+0x48>
 8007cae:	f104 0a19 	add.w	sl, r4, #25
 8007cb2:	68e3      	ldr	r3, [r4, #12]
 8007cb4:	6832      	ldr	r2, [r6, #0]
 8007cb6:	1a9b      	subs	r3, r3, r2
 8007cb8:	42ab      	cmp	r3, r5
 8007cba:	dc2b      	bgt.n	8007d14 <_printf_common+0xa0>
 8007cbc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007cc0:	6822      	ldr	r2, [r4, #0]
 8007cc2:	3b00      	subs	r3, #0
 8007cc4:	bf18      	it	ne
 8007cc6:	2301      	movne	r3, #1
 8007cc8:	0692      	lsls	r2, r2, #26
 8007cca:	d430      	bmi.n	8007d2e <_printf_common+0xba>
 8007ccc:	4641      	mov	r1, r8
 8007cce:	4638      	mov	r0, r7
 8007cd0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007cd4:	47c8      	blx	r9
 8007cd6:	3001      	adds	r0, #1
 8007cd8:	d023      	beq.n	8007d22 <_printf_common+0xae>
 8007cda:	6823      	ldr	r3, [r4, #0]
 8007cdc:	6922      	ldr	r2, [r4, #16]
 8007cde:	f003 0306 	and.w	r3, r3, #6
 8007ce2:	2b04      	cmp	r3, #4
 8007ce4:	bf14      	ite	ne
 8007ce6:	2500      	movne	r5, #0
 8007ce8:	6833      	ldreq	r3, [r6, #0]
 8007cea:	f04f 0600 	mov.w	r6, #0
 8007cee:	bf08      	it	eq
 8007cf0:	68e5      	ldreq	r5, [r4, #12]
 8007cf2:	f104 041a 	add.w	r4, r4, #26
 8007cf6:	bf08      	it	eq
 8007cf8:	1aed      	subeq	r5, r5, r3
 8007cfa:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8007cfe:	bf08      	it	eq
 8007d00:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007d04:	4293      	cmp	r3, r2
 8007d06:	bfc4      	itt	gt
 8007d08:	1a9b      	subgt	r3, r3, r2
 8007d0a:	18ed      	addgt	r5, r5, r3
 8007d0c:	42b5      	cmp	r5, r6
 8007d0e:	d11a      	bne.n	8007d46 <_printf_common+0xd2>
 8007d10:	2000      	movs	r0, #0
 8007d12:	e008      	b.n	8007d26 <_printf_common+0xb2>
 8007d14:	2301      	movs	r3, #1
 8007d16:	4652      	mov	r2, sl
 8007d18:	4641      	mov	r1, r8
 8007d1a:	4638      	mov	r0, r7
 8007d1c:	47c8      	blx	r9
 8007d1e:	3001      	adds	r0, #1
 8007d20:	d103      	bne.n	8007d2a <_printf_common+0xb6>
 8007d22:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007d26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d2a:	3501      	adds	r5, #1
 8007d2c:	e7c1      	b.n	8007cb2 <_printf_common+0x3e>
 8007d2e:	2030      	movs	r0, #48	@ 0x30
 8007d30:	18e1      	adds	r1, r4, r3
 8007d32:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007d36:	1c5a      	adds	r2, r3, #1
 8007d38:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007d3c:	4422      	add	r2, r4
 8007d3e:	3302      	adds	r3, #2
 8007d40:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007d44:	e7c2      	b.n	8007ccc <_printf_common+0x58>
 8007d46:	2301      	movs	r3, #1
 8007d48:	4622      	mov	r2, r4
 8007d4a:	4641      	mov	r1, r8
 8007d4c:	4638      	mov	r0, r7
 8007d4e:	47c8      	blx	r9
 8007d50:	3001      	adds	r0, #1
 8007d52:	d0e6      	beq.n	8007d22 <_printf_common+0xae>
 8007d54:	3601      	adds	r6, #1
 8007d56:	e7d9      	b.n	8007d0c <_printf_common+0x98>

08007d58 <_printf_i>:
 8007d58:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007d5c:	7e0f      	ldrb	r7, [r1, #24]
 8007d5e:	4691      	mov	r9, r2
 8007d60:	2f78      	cmp	r7, #120	@ 0x78
 8007d62:	4680      	mov	r8, r0
 8007d64:	460c      	mov	r4, r1
 8007d66:	469a      	mov	sl, r3
 8007d68:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007d6a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007d6e:	d807      	bhi.n	8007d80 <_printf_i+0x28>
 8007d70:	2f62      	cmp	r7, #98	@ 0x62
 8007d72:	d80a      	bhi.n	8007d8a <_printf_i+0x32>
 8007d74:	2f00      	cmp	r7, #0
 8007d76:	f000 80d1 	beq.w	8007f1c <_printf_i+0x1c4>
 8007d7a:	2f58      	cmp	r7, #88	@ 0x58
 8007d7c:	f000 80b8 	beq.w	8007ef0 <_printf_i+0x198>
 8007d80:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007d84:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007d88:	e03a      	b.n	8007e00 <_printf_i+0xa8>
 8007d8a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007d8e:	2b15      	cmp	r3, #21
 8007d90:	d8f6      	bhi.n	8007d80 <_printf_i+0x28>
 8007d92:	a101      	add	r1, pc, #4	@ (adr r1, 8007d98 <_printf_i+0x40>)
 8007d94:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007d98:	08007df1 	.word	0x08007df1
 8007d9c:	08007e05 	.word	0x08007e05
 8007da0:	08007d81 	.word	0x08007d81
 8007da4:	08007d81 	.word	0x08007d81
 8007da8:	08007d81 	.word	0x08007d81
 8007dac:	08007d81 	.word	0x08007d81
 8007db0:	08007e05 	.word	0x08007e05
 8007db4:	08007d81 	.word	0x08007d81
 8007db8:	08007d81 	.word	0x08007d81
 8007dbc:	08007d81 	.word	0x08007d81
 8007dc0:	08007d81 	.word	0x08007d81
 8007dc4:	08007f03 	.word	0x08007f03
 8007dc8:	08007e2f 	.word	0x08007e2f
 8007dcc:	08007ebd 	.word	0x08007ebd
 8007dd0:	08007d81 	.word	0x08007d81
 8007dd4:	08007d81 	.word	0x08007d81
 8007dd8:	08007f25 	.word	0x08007f25
 8007ddc:	08007d81 	.word	0x08007d81
 8007de0:	08007e2f 	.word	0x08007e2f
 8007de4:	08007d81 	.word	0x08007d81
 8007de8:	08007d81 	.word	0x08007d81
 8007dec:	08007ec5 	.word	0x08007ec5
 8007df0:	6833      	ldr	r3, [r6, #0]
 8007df2:	1d1a      	adds	r2, r3, #4
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	6032      	str	r2, [r6, #0]
 8007df8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007dfc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007e00:	2301      	movs	r3, #1
 8007e02:	e09c      	b.n	8007f3e <_printf_i+0x1e6>
 8007e04:	6833      	ldr	r3, [r6, #0]
 8007e06:	6820      	ldr	r0, [r4, #0]
 8007e08:	1d19      	adds	r1, r3, #4
 8007e0a:	6031      	str	r1, [r6, #0]
 8007e0c:	0606      	lsls	r6, r0, #24
 8007e0e:	d501      	bpl.n	8007e14 <_printf_i+0xbc>
 8007e10:	681d      	ldr	r5, [r3, #0]
 8007e12:	e003      	b.n	8007e1c <_printf_i+0xc4>
 8007e14:	0645      	lsls	r5, r0, #25
 8007e16:	d5fb      	bpl.n	8007e10 <_printf_i+0xb8>
 8007e18:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007e1c:	2d00      	cmp	r5, #0
 8007e1e:	da03      	bge.n	8007e28 <_printf_i+0xd0>
 8007e20:	232d      	movs	r3, #45	@ 0x2d
 8007e22:	426d      	negs	r5, r5
 8007e24:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007e28:	230a      	movs	r3, #10
 8007e2a:	4858      	ldr	r0, [pc, #352]	@ (8007f8c <_printf_i+0x234>)
 8007e2c:	e011      	b.n	8007e52 <_printf_i+0xfa>
 8007e2e:	6821      	ldr	r1, [r4, #0]
 8007e30:	6833      	ldr	r3, [r6, #0]
 8007e32:	0608      	lsls	r0, r1, #24
 8007e34:	f853 5b04 	ldr.w	r5, [r3], #4
 8007e38:	d402      	bmi.n	8007e40 <_printf_i+0xe8>
 8007e3a:	0649      	lsls	r1, r1, #25
 8007e3c:	bf48      	it	mi
 8007e3e:	b2ad      	uxthmi	r5, r5
 8007e40:	2f6f      	cmp	r7, #111	@ 0x6f
 8007e42:	6033      	str	r3, [r6, #0]
 8007e44:	bf14      	ite	ne
 8007e46:	230a      	movne	r3, #10
 8007e48:	2308      	moveq	r3, #8
 8007e4a:	4850      	ldr	r0, [pc, #320]	@ (8007f8c <_printf_i+0x234>)
 8007e4c:	2100      	movs	r1, #0
 8007e4e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007e52:	6866      	ldr	r6, [r4, #4]
 8007e54:	2e00      	cmp	r6, #0
 8007e56:	60a6      	str	r6, [r4, #8]
 8007e58:	db05      	blt.n	8007e66 <_printf_i+0x10e>
 8007e5a:	6821      	ldr	r1, [r4, #0]
 8007e5c:	432e      	orrs	r6, r5
 8007e5e:	f021 0104 	bic.w	r1, r1, #4
 8007e62:	6021      	str	r1, [r4, #0]
 8007e64:	d04b      	beq.n	8007efe <_printf_i+0x1a6>
 8007e66:	4616      	mov	r6, r2
 8007e68:	fbb5 f1f3 	udiv	r1, r5, r3
 8007e6c:	fb03 5711 	mls	r7, r3, r1, r5
 8007e70:	5dc7      	ldrb	r7, [r0, r7]
 8007e72:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007e76:	462f      	mov	r7, r5
 8007e78:	42bb      	cmp	r3, r7
 8007e7a:	460d      	mov	r5, r1
 8007e7c:	d9f4      	bls.n	8007e68 <_printf_i+0x110>
 8007e7e:	2b08      	cmp	r3, #8
 8007e80:	d10b      	bne.n	8007e9a <_printf_i+0x142>
 8007e82:	6823      	ldr	r3, [r4, #0]
 8007e84:	07df      	lsls	r7, r3, #31
 8007e86:	d508      	bpl.n	8007e9a <_printf_i+0x142>
 8007e88:	6923      	ldr	r3, [r4, #16]
 8007e8a:	6861      	ldr	r1, [r4, #4]
 8007e8c:	4299      	cmp	r1, r3
 8007e8e:	bfde      	ittt	le
 8007e90:	2330      	movle	r3, #48	@ 0x30
 8007e92:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007e96:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8007e9a:	1b92      	subs	r2, r2, r6
 8007e9c:	6122      	str	r2, [r4, #16]
 8007e9e:	464b      	mov	r3, r9
 8007ea0:	4621      	mov	r1, r4
 8007ea2:	4640      	mov	r0, r8
 8007ea4:	f8cd a000 	str.w	sl, [sp]
 8007ea8:	aa03      	add	r2, sp, #12
 8007eaa:	f7ff fee3 	bl	8007c74 <_printf_common>
 8007eae:	3001      	adds	r0, #1
 8007eb0:	d14a      	bne.n	8007f48 <_printf_i+0x1f0>
 8007eb2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007eb6:	b004      	add	sp, #16
 8007eb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ebc:	6823      	ldr	r3, [r4, #0]
 8007ebe:	f043 0320 	orr.w	r3, r3, #32
 8007ec2:	6023      	str	r3, [r4, #0]
 8007ec4:	2778      	movs	r7, #120	@ 0x78
 8007ec6:	4832      	ldr	r0, [pc, #200]	@ (8007f90 <_printf_i+0x238>)
 8007ec8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007ecc:	6823      	ldr	r3, [r4, #0]
 8007ece:	6831      	ldr	r1, [r6, #0]
 8007ed0:	061f      	lsls	r7, r3, #24
 8007ed2:	f851 5b04 	ldr.w	r5, [r1], #4
 8007ed6:	d402      	bmi.n	8007ede <_printf_i+0x186>
 8007ed8:	065f      	lsls	r7, r3, #25
 8007eda:	bf48      	it	mi
 8007edc:	b2ad      	uxthmi	r5, r5
 8007ede:	6031      	str	r1, [r6, #0]
 8007ee0:	07d9      	lsls	r1, r3, #31
 8007ee2:	bf44      	itt	mi
 8007ee4:	f043 0320 	orrmi.w	r3, r3, #32
 8007ee8:	6023      	strmi	r3, [r4, #0]
 8007eea:	b11d      	cbz	r5, 8007ef4 <_printf_i+0x19c>
 8007eec:	2310      	movs	r3, #16
 8007eee:	e7ad      	b.n	8007e4c <_printf_i+0xf4>
 8007ef0:	4826      	ldr	r0, [pc, #152]	@ (8007f8c <_printf_i+0x234>)
 8007ef2:	e7e9      	b.n	8007ec8 <_printf_i+0x170>
 8007ef4:	6823      	ldr	r3, [r4, #0]
 8007ef6:	f023 0320 	bic.w	r3, r3, #32
 8007efa:	6023      	str	r3, [r4, #0]
 8007efc:	e7f6      	b.n	8007eec <_printf_i+0x194>
 8007efe:	4616      	mov	r6, r2
 8007f00:	e7bd      	b.n	8007e7e <_printf_i+0x126>
 8007f02:	6833      	ldr	r3, [r6, #0]
 8007f04:	6825      	ldr	r5, [r4, #0]
 8007f06:	1d18      	adds	r0, r3, #4
 8007f08:	6961      	ldr	r1, [r4, #20]
 8007f0a:	6030      	str	r0, [r6, #0]
 8007f0c:	062e      	lsls	r6, r5, #24
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	d501      	bpl.n	8007f16 <_printf_i+0x1be>
 8007f12:	6019      	str	r1, [r3, #0]
 8007f14:	e002      	b.n	8007f1c <_printf_i+0x1c4>
 8007f16:	0668      	lsls	r0, r5, #25
 8007f18:	d5fb      	bpl.n	8007f12 <_printf_i+0x1ba>
 8007f1a:	8019      	strh	r1, [r3, #0]
 8007f1c:	2300      	movs	r3, #0
 8007f1e:	4616      	mov	r6, r2
 8007f20:	6123      	str	r3, [r4, #16]
 8007f22:	e7bc      	b.n	8007e9e <_printf_i+0x146>
 8007f24:	6833      	ldr	r3, [r6, #0]
 8007f26:	2100      	movs	r1, #0
 8007f28:	1d1a      	adds	r2, r3, #4
 8007f2a:	6032      	str	r2, [r6, #0]
 8007f2c:	681e      	ldr	r6, [r3, #0]
 8007f2e:	6862      	ldr	r2, [r4, #4]
 8007f30:	4630      	mov	r0, r6
 8007f32:	f000 fa95 	bl	8008460 <memchr>
 8007f36:	b108      	cbz	r0, 8007f3c <_printf_i+0x1e4>
 8007f38:	1b80      	subs	r0, r0, r6
 8007f3a:	6060      	str	r0, [r4, #4]
 8007f3c:	6863      	ldr	r3, [r4, #4]
 8007f3e:	6123      	str	r3, [r4, #16]
 8007f40:	2300      	movs	r3, #0
 8007f42:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007f46:	e7aa      	b.n	8007e9e <_printf_i+0x146>
 8007f48:	4632      	mov	r2, r6
 8007f4a:	4649      	mov	r1, r9
 8007f4c:	4640      	mov	r0, r8
 8007f4e:	6923      	ldr	r3, [r4, #16]
 8007f50:	47d0      	blx	sl
 8007f52:	3001      	adds	r0, #1
 8007f54:	d0ad      	beq.n	8007eb2 <_printf_i+0x15a>
 8007f56:	6823      	ldr	r3, [r4, #0]
 8007f58:	079b      	lsls	r3, r3, #30
 8007f5a:	d413      	bmi.n	8007f84 <_printf_i+0x22c>
 8007f5c:	68e0      	ldr	r0, [r4, #12]
 8007f5e:	9b03      	ldr	r3, [sp, #12]
 8007f60:	4298      	cmp	r0, r3
 8007f62:	bfb8      	it	lt
 8007f64:	4618      	movlt	r0, r3
 8007f66:	e7a6      	b.n	8007eb6 <_printf_i+0x15e>
 8007f68:	2301      	movs	r3, #1
 8007f6a:	4632      	mov	r2, r6
 8007f6c:	4649      	mov	r1, r9
 8007f6e:	4640      	mov	r0, r8
 8007f70:	47d0      	blx	sl
 8007f72:	3001      	adds	r0, #1
 8007f74:	d09d      	beq.n	8007eb2 <_printf_i+0x15a>
 8007f76:	3501      	adds	r5, #1
 8007f78:	68e3      	ldr	r3, [r4, #12]
 8007f7a:	9903      	ldr	r1, [sp, #12]
 8007f7c:	1a5b      	subs	r3, r3, r1
 8007f7e:	42ab      	cmp	r3, r5
 8007f80:	dcf2      	bgt.n	8007f68 <_printf_i+0x210>
 8007f82:	e7eb      	b.n	8007f5c <_printf_i+0x204>
 8007f84:	2500      	movs	r5, #0
 8007f86:	f104 0619 	add.w	r6, r4, #25
 8007f8a:	e7f5      	b.n	8007f78 <_printf_i+0x220>
 8007f8c:	080085ab 	.word	0x080085ab
 8007f90:	080085bc 	.word	0x080085bc

08007f94 <__sflush_r>:
 8007f94:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007f98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f9a:	0716      	lsls	r6, r2, #28
 8007f9c:	4605      	mov	r5, r0
 8007f9e:	460c      	mov	r4, r1
 8007fa0:	d454      	bmi.n	800804c <__sflush_r+0xb8>
 8007fa2:	684b      	ldr	r3, [r1, #4]
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	dc02      	bgt.n	8007fae <__sflush_r+0x1a>
 8007fa8:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	dd48      	ble.n	8008040 <__sflush_r+0xac>
 8007fae:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007fb0:	2e00      	cmp	r6, #0
 8007fb2:	d045      	beq.n	8008040 <__sflush_r+0xac>
 8007fb4:	2300      	movs	r3, #0
 8007fb6:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007fba:	682f      	ldr	r7, [r5, #0]
 8007fbc:	6a21      	ldr	r1, [r4, #32]
 8007fbe:	602b      	str	r3, [r5, #0]
 8007fc0:	d030      	beq.n	8008024 <__sflush_r+0x90>
 8007fc2:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007fc4:	89a3      	ldrh	r3, [r4, #12]
 8007fc6:	0759      	lsls	r1, r3, #29
 8007fc8:	d505      	bpl.n	8007fd6 <__sflush_r+0x42>
 8007fca:	6863      	ldr	r3, [r4, #4]
 8007fcc:	1ad2      	subs	r2, r2, r3
 8007fce:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007fd0:	b10b      	cbz	r3, 8007fd6 <__sflush_r+0x42>
 8007fd2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007fd4:	1ad2      	subs	r2, r2, r3
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	4628      	mov	r0, r5
 8007fda:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007fdc:	6a21      	ldr	r1, [r4, #32]
 8007fde:	47b0      	blx	r6
 8007fe0:	1c43      	adds	r3, r0, #1
 8007fe2:	89a3      	ldrh	r3, [r4, #12]
 8007fe4:	d106      	bne.n	8007ff4 <__sflush_r+0x60>
 8007fe6:	6829      	ldr	r1, [r5, #0]
 8007fe8:	291d      	cmp	r1, #29
 8007fea:	d82b      	bhi.n	8008044 <__sflush_r+0xb0>
 8007fec:	4a28      	ldr	r2, [pc, #160]	@ (8008090 <__sflush_r+0xfc>)
 8007fee:	40ca      	lsrs	r2, r1
 8007ff0:	07d6      	lsls	r6, r2, #31
 8007ff2:	d527      	bpl.n	8008044 <__sflush_r+0xb0>
 8007ff4:	2200      	movs	r2, #0
 8007ff6:	6062      	str	r2, [r4, #4]
 8007ff8:	6922      	ldr	r2, [r4, #16]
 8007ffa:	04d9      	lsls	r1, r3, #19
 8007ffc:	6022      	str	r2, [r4, #0]
 8007ffe:	d504      	bpl.n	800800a <__sflush_r+0x76>
 8008000:	1c42      	adds	r2, r0, #1
 8008002:	d101      	bne.n	8008008 <__sflush_r+0x74>
 8008004:	682b      	ldr	r3, [r5, #0]
 8008006:	b903      	cbnz	r3, 800800a <__sflush_r+0x76>
 8008008:	6560      	str	r0, [r4, #84]	@ 0x54
 800800a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800800c:	602f      	str	r7, [r5, #0]
 800800e:	b1b9      	cbz	r1, 8008040 <__sflush_r+0xac>
 8008010:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008014:	4299      	cmp	r1, r3
 8008016:	d002      	beq.n	800801e <__sflush_r+0x8a>
 8008018:	4628      	mov	r0, r5
 800801a:	f000 fa2f 	bl	800847c <_free_r>
 800801e:	2300      	movs	r3, #0
 8008020:	6363      	str	r3, [r4, #52]	@ 0x34
 8008022:	e00d      	b.n	8008040 <__sflush_r+0xac>
 8008024:	2301      	movs	r3, #1
 8008026:	4628      	mov	r0, r5
 8008028:	47b0      	blx	r6
 800802a:	4602      	mov	r2, r0
 800802c:	1c50      	adds	r0, r2, #1
 800802e:	d1c9      	bne.n	8007fc4 <__sflush_r+0x30>
 8008030:	682b      	ldr	r3, [r5, #0]
 8008032:	2b00      	cmp	r3, #0
 8008034:	d0c6      	beq.n	8007fc4 <__sflush_r+0x30>
 8008036:	2b1d      	cmp	r3, #29
 8008038:	d001      	beq.n	800803e <__sflush_r+0xaa>
 800803a:	2b16      	cmp	r3, #22
 800803c:	d11d      	bne.n	800807a <__sflush_r+0xe6>
 800803e:	602f      	str	r7, [r5, #0]
 8008040:	2000      	movs	r0, #0
 8008042:	e021      	b.n	8008088 <__sflush_r+0xf4>
 8008044:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008048:	b21b      	sxth	r3, r3
 800804a:	e01a      	b.n	8008082 <__sflush_r+0xee>
 800804c:	690f      	ldr	r7, [r1, #16]
 800804e:	2f00      	cmp	r7, #0
 8008050:	d0f6      	beq.n	8008040 <__sflush_r+0xac>
 8008052:	0793      	lsls	r3, r2, #30
 8008054:	bf18      	it	ne
 8008056:	2300      	movne	r3, #0
 8008058:	680e      	ldr	r6, [r1, #0]
 800805a:	bf08      	it	eq
 800805c:	694b      	ldreq	r3, [r1, #20]
 800805e:	1bf6      	subs	r6, r6, r7
 8008060:	600f      	str	r7, [r1, #0]
 8008062:	608b      	str	r3, [r1, #8]
 8008064:	2e00      	cmp	r6, #0
 8008066:	ddeb      	ble.n	8008040 <__sflush_r+0xac>
 8008068:	4633      	mov	r3, r6
 800806a:	463a      	mov	r2, r7
 800806c:	4628      	mov	r0, r5
 800806e:	6a21      	ldr	r1, [r4, #32]
 8008070:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8008074:	47e0      	blx	ip
 8008076:	2800      	cmp	r0, #0
 8008078:	dc07      	bgt.n	800808a <__sflush_r+0xf6>
 800807a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800807e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008082:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008086:	81a3      	strh	r3, [r4, #12]
 8008088:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800808a:	4407      	add	r7, r0
 800808c:	1a36      	subs	r6, r6, r0
 800808e:	e7e9      	b.n	8008064 <__sflush_r+0xd0>
 8008090:	20400001 	.word	0x20400001

08008094 <_fflush_r>:
 8008094:	b538      	push	{r3, r4, r5, lr}
 8008096:	690b      	ldr	r3, [r1, #16]
 8008098:	4605      	mov	r5, r0
 800809a:	460c      	mov	r4, r1
 800809c:	b913      	cbnz	r3, 80080a4 <_fflush_r+0x10>
 800809e:	2500      	movs	r5, #0
 80080a0:	4628      	mov	r0, r5
 80080a2:	bd38      	pop	{r3, r4, r5, pc}
 80080a4:	b118      	cbz	r0, 80080ae <_fflush_r+0x1a>
 80080a6:	6a03      	ldr	r3, [r0, #32]
 80080a8:	b90b      	cbnz	r3, 80080ae <_fflush_r+0x1a>
 80080aa:	f7ff fb27 	bl	80076fc <__sinit>
 80080ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d0f3      	beq.n	800809e <_fflush_r+0xa>
 80080b6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80080b8:	07d0      	lsls	r0, r2, #31
 80080ba:	d404      	bmi.n	80080c6 <_fflush_r+0x32>
 80080bc:	0599      	lsls	r1, r3, #22
 80080be:	d402      	bmi.n	80080c6 <_fflush_r+0x32>
 80080c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80080c2:	f7ff fbf4 	bl	80078ae <__retarget_lock_acquire_recursive>
 80080c6:	4628      	mov	r0, r5
 80080c8:	4621      	mov	r1, r4
 80080ca:	f7ff ff63 	bl	8007f94 <__sflush_r>
 80080ce:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80080d0:	4605      	mov	r5, r0
 80080d2:	07da      	lsls	r2, r3, #31
 80080d4:	d4e4      	bmi.n	80080a0 <_fflush_r+0xc>
 80080d6:	89a3      	ldrh	r3, [r4, #12]
 80080d8:	059b      	lsls	r3, r3, #22
 80080da:	d4e1      	bmi.n	80080a0 <_fflush_r+0xc>
 80080dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80080de:	f7ff fbe7 	bl	80078b0 <__retarget_lock_release_recursive>
 80080e2:	e7dd      	b.n	80080a0 <_fflush_r+0xc>

080080e4 <__malloc_lock>:
 80080e4:	4801      	ldr	r0, [pc, #4]	@ (80080ec <__malloc_lock+0x8>)
 80080e6:	f7ff bbe2 	b.w	80078ae <__retarget_lock_acquire_recursive>
 80080ea:	bf00      	nop
 80080ec:	20000394 	.word	0x20000394

080080f0 <__malloc_unlock>:
 80080f0:	4801      	ldr	r0, [pc, #4]	@ (80080f8 <__malloc_unlock+0x8>)
 80080f2:	f7ff bbdd 	b.w	80078b0 <__retarget_lock_release_recursive>
 80080f6:	bf00      	nop
 80080f8:	20000394 	.word	0x20000394

080080fc <__sread>:
 80080fc:	b510      	push	{r4, lr}
 80080fe:	460c      	mov	r4, r1
 8008100:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008104:	f000 f956 	bl	80083b4 <_read_r>
 8008108:	2800      	cmp	r0, #0
 800810a:	bfab      	itete	ge
 800810c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800810e:	89a3      	ldrhlt	r3, [r4, #12]
 8008110:	181b      	addge	r3, r3, r0
 8008112:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008116:	bfac      	ite	ge
 8008118:	6563      	strge	r3, [r4, #84]	@ 0x54
 800811a:	81a3      	strhlt	r3, [r4, #12]
 800811c:	bd10      	pop	{r4, pc}

0800811e <__swrite>:
 800811e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008122:	461f      	mov	r7, r3
 8008124:	898b      	ldrh	r3, [r1, #12]
 8008126:	4605      	mov	r5, r0
 8008128:	05db      	lsls	r3, r3, #23
 800812a:	460c      	mov	r4, r1
 800812c:	4616      	mov	r6, r2
 800812e:	d505      	bpl.n	800813c <__swrite+0x1e>
 8008130:	2302      	movs	r3, #2
 8008132:	2200      	movs	r2, #0
 8008134:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008138:	f000 f92a 	bl	8008390 <_lseek_r>
 800813c:	89a3      	ldrh	r3, [r4, #12]
 800813e:	4632      	mov	r2, r6
 8008140:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008144:	81a3      	strh	r3, [r4, #12]
 8008146:	4628      	mov	r0, r5
 8008148:	463b      	mov	r3, r7
 800814a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800814e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008152:	f000 b951 	b.w	80083f8 <_write_r>

08008156 <__sseek>:
 8008156:	b510      	push	{r4, lr}
 8008158:	460c      	mov	r4, r1
 800815a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800815e:	f000 f917 	bl	8008390 <_lseek_r>
 8008162:	1c43      	adds	r3, r0, #1
 8008164:	89a3      	ldrh	r3, [r4, #12]
 8008166:	bf15      	itete	ne
 8008168:	6560      	strne	r0, [r4, #84]	@ 0x54
 800816a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800816e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008172:	81a3      	strheq	r3, [r4, #12]
 8008174:	bf18      	it	ne
 8008176:	81a3      	strhne	r3, [r4, #12]
 8008178:	bd10      	pop	{r4, pc}

0800817a <__sclose>:
 800817a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800817e:	f000 b94d 	b.w	800841c <_close_r>

08008182 <__swbuf_r>:
 8008182:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008184:	460e      	mov	r6, r1
 8008186:	4614      	mov	r4, r2
 8008188:	4605      	mov	r5, r0
 800818a:	b118      	cbz	r0, 8008194 <__swbuf_r+0x12>
 800818c:	6a03      	ldr	r3, [r0, #32]
 800818e:	b90b      	cbnz	r3, 8008194 <__swbuf_r+0x12>
 8008190:	f7ff fab4 	bl	80076fc <__sinit>
 8008194:	69a3      	ldr	r3, [r4, #24]
 8008196:	60a3      	str	r3, [r4, #8]
 8008198:	89a3      	ldrh	r3, [r4, #12]
 800819a:	071a      	lsls	r2, r3, #28
 800819c:	d501      	bpl.n	80081a2 <__swbuf_r+0x20>
 800819e:	6923      	ldr	r3, [r4, #16]
 80081a0:	b943      	cbnz	r3, 80081b4 <__swbuf_r+0x32>
 80081a2:	4621      	mov	r1, r4
 80081a4:	4628      	mov	r0, r5
 80081a6:	f000 f82b 	bl	8008200 <__swsetup_r>
 80081aa:	b118      	cbz	r0, 80081b4 <__swbuf_r+0x32>
 80081ac:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80081b0:	4638      	mov	r0, r7
 80081b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80081b4:	6823      	ldr	r3, [r4, #0]
 80081b6:	6922      	ldr	r2, [r4, #16]
 80081b8:	b2f6      	uxtb	r6, r6
 80081ba:	1a98      	subs	r0, r3, r2
 80081bc:	6963      	ldr	r3, [r4, #20]
 80081be:	4637      	mov	r7, r6
 80081c0:	4283      	cmp	r3, r0
 80081c2:	dc05      	bgt.n	80081d0 <__swbuf_r+0x4e>
 80081c4:	4621      	mov	r1, r4
 80081c6:	4628      	mov	r0, r5
 80081c8:	f7ff ff64 	bl	8008094 <_fflush_r>
 80081cc:	2800      	cmp	r0, #0
 80081ce:	d1ed      	bne.n	80081ac <__swbuf_r+0x2a>
 80081d0:	68a3      	ldr	r3, [r4, #8]
 80081d2:	3b01      	subs	r3, #1
 80081d4:	60a3      	str	r3, [r4, #8]
 80081d6:	6823      	ldr	r3, [r4, #0]
 80081d8:	1c5a      	adds	r2, r3, #1
 80081da:	6022      	str	r2, [r4, #0]
 80081dc:	701e      	strb	r6, [r3, #0]
 80081de:	6962      	ldr	r2, [r4, #20]
 80081e0:	1c43      	adds	r3, r0, #1
 80081e2:	429a      	cmp	r2, r3
 80081e4:	d004      	beq.n	80081f0 <__swbuf_r+0x6e>
 80081e6:	89a3      	ldrh	r3, [r4, #12]
 80081e8:	07db      	lsls	r3, r3, #31
 80081ea:	d5e1      	bpl.n	80081b0 <__swbuf_r+0x2e>
 80081ec:	2e0a      	cmp	r6, #10
 80081ee:	d1df      	bne.n	80081b0 <__swbuf_r+0x2e>
 80081f0:	4621      	mov	r1, r4
 80081f2:	4628      	mov	r0, r5
 80081f4:	f7ff ff4e 	bl	8008094 <_fflush_r>
 80081f8:	2800      	cmp	r0, #0
 80081fa:	d0d9      	beq.n	80081b0 <__swbuf_r+0x2e>
 80081fc:	e7d6      	b.n	80081ac <__swbuf_r+0x2a>
	...

08008200 <__swsetup_r>:
 8008200:	b538      	push	{r3, r4, r5, lr}
 8008202:	4b29      	ldr	r3, [pc, #164]	@ (80082a8 <__swsetup_r+0xa8>)
 8008204:	4605      	mov	r5, r0
 8008206:	6818      	ldr	r0, [r3, #0]
 8008208:	460c      	mov	r4, r1
 800820a:	b118      	cbz	r0, 8008214 <__swsetup_r+0x14>
 800820c:	6a03      	ldr	r3, [r0, #32]
 800820e:	b90b      	cbnz	r3, 8008214 <__swsetup_r+0x14>
 8008210:	f7ff fa74 	bl	80076fc <__sinit>
 8008214:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008218:	0719      	lsls	r1, r3, #28
 800821a:	d422      	bmi.n	8008262 <__swsetup_r+0x62>
 800821c:	06da      	lsls	r2, r3, #27
 800821e:	d407      	bmi.n	8008230 <__swsetup_r+0x30>
 8008220:	2209      	movs	r2, #9
 8008222:	602a      	str	r2, [r5, #0]
 8008224:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008228:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800822c:	81a3      	strh	r3, [r4, #12]
 800822e:	e033      	b.n	8008298 <__swsetup_r+0x98>
 8008230:	0758      	lsls	r0, r3, #29
 8008232:	d512      	bpl.n	800825a <__swsetup_r+0x5a>
 8008234:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008236:	b141      	cbz	r1, 800824a <__swsetup_r+0x4a>
 8008238:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800823c:	4299      	cmp	r1, r3
 800823e:	d002      	beq.n	8008246 <__swsetup_r+0x46>
 8008240:	4628      	mov	r0, r5
 8008242:	f000 f91b 	bl	800847c <_free_r>
 8008246:	2300      	movs	r3, #0
 8008248:	6363      	str	r3, [r4, #52]	@ 0x34
 800824a:	89a3      	ldrh	r3, [r4, #12]
 800824c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008250:	81a3      	strh	r3, [r4, #12]
 8008252:	2300      	movs	r3, #0
 8008254:	6063      	str	r3, [r4, #4]
 8008256:	6923      	ldr	r3, [r4, #16]
 8008258:	6023      	str	r3, [r4, #0]
 800825a:	89a3      	ldrh	r3, [r4, #12]
 800825c:	f043 0308 	orr.w	r3, r3, #8
 8008260:	81a3      	strh	r3, [r4, #12]
 8008262:	6923      	ldr	r3, [r4, #16]
 8008264:	b94b      	cbnz	r3, 800827a <__swsetup_r+0x7a>
 8008266:	89a3      	ldrh	r3, [r4, #12]
 8008268:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800826c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008270:	d003      	beq.n	800827a <__swsetup_r+0x7a>
 8008272:	4621      	mov	r1, r4
 8008274:	4628      	mov	r0, r5
 8008276:	f000 f83e 	bl	80082f6 <__smakebuf_r>
 800827a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800827e:	f013 0201 	ands.w	r2, r3, #1
 8008282:	d00a      	beq.n	800829a <__swsetup_r+0x9a>
 8008284:	2200      	movs	r2, #0
 8008286:	60a2      	str	r2, [r4, #8]
 8008288:	6962      	ldr	r2, [r4, #20]
 800828a:	4252      	negs	r2, r2
 800828c:	61a2      	str	r2, [r4, #24]
 800828e:	6922      	ldr	r2, [r4, #16]
 8008290:	b942      	cbnz	r2, 80082a4 <__swsetup_r+0xa4>
 8008292:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008296:	d1c5      	bne.n	8008224 <__swsetup_r+0x24>
 8008298:	bd38      	pop	{r3, r4, r5, pc}
 800829a:	0799      	lsls	r1, r3, #30
 800829c:	bf58      	it	pl
 800829e:	6962      	ldrpl	r2, [r4, #20]
 80082a0:	60a2      	str	r2, [r4, #8]
 80082a2:	e7f4      	b.n	800828e <__swsetup_r+0x8e>
 80082a4:	2000      	movs	r0, #0
 80082a6:	e7f7      	b.n	8008298 <__swsetup_r+0x98>
 80082a8:	2000001c 	.word	0x2000001c

080082ac <__swhatbuf_r>:
 80082ac:	b570      	push	{r4, r5, r6, lr}
 80082ae:	460c      	mov	r4, r1
 80082b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80082b4:	4615      	mov	r5, r2
 80082b6:	2900      	cmp	r1, #0
 80082b8:	461e      	mov	r6, r3
 80082ba:	b096      	sub	sp, #88	@ 0x58
 80082bc:	da0c      	bge.n	80082d8 <__swhatbuf_r+0x2c>
 80082be:	89a3      	ldrh	r3, [r4, #12]
 80082c0:	2100      	movs	r1, #0
 80082c2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80082c6:	bf14      	ite	ne
 80082c8:	2340      	movne	r3, #64	@ 0x40
 80082ca:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80082ce:	2000      	movs	r0, #0
 80082d0:	6031      	str	r1, [r6, #0]
 80082d2:	602b      	str	r3, [r5, #0]
 80082d4:	b016      	add	sp, #88	@ 0x58
 80082d6:	bd70      	pop	{r4, r5, r6, pc}
 80082d8:	466a      	mov	r2, sp
 80082da:	f000 f8af 	bl	800843c <_fstat_r>
 80082de:	2800      	cmp	r0, #0
 80082e0:	dbed      	blt.n	80082be <__swhatbuf_r+0x12>
 80082e2:	9901      	ldr	r1, [sp, #4]
 80082e4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80082e8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80082ec:	4259      	negs	r1, r3
 80082ee:	4159      	adcs	r1, r3
 80082f0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80082f4:	e7eb      	b.n	80082ce <__swhatbuf_r+0x22>

080082f6 <__smakebuf_r>:
 80082f6:	898b      	ldrh	r3, [r1, #12]
 80082f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80082fa:	079d      	lsls	r5, r3, #30
 80082fc:	4606      	mov	r6, r0
 80082fe:	460c      	mov	r4, r1
 8008300:	d507      	bpl.n	8008312 <__smakebuf_r+0x1c>
 8008302:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008306:	6023      	str	r3, [r4, #0]
 8008308:	6123      	str	r3, [r4, #16]
 800830a:	2301      	movs	r3, #1
 800830c:	6163      	str	r3, [r4, #20]
 800830e:	b003      	add	sp, #12
 8008310:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008312:	466a      	mov	r2, sp
 8008314:	ab01      	add	r3, sp, #4
 8008316:	f7ff ffc9 	bl	80082ac <__swhatbuf_r>
 800831a:	9f00      	ldr	r7, [sp, #0]
 800831c:	4605      	mov	r5, r0
 800831e:	4639      	mov	r1, r7
 8008320:	4630      	mov	r0, r6
 8008322:	f7ff fc27 	bl	8007b74 <_malloc_r>
 8008326:	b948      	cbnz	r0, 800833c <__smakebuf_r+0x46>
 8008328:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800832c:	059a      	lsls	r2, r3, #22
 800832e:	d4ee      	bmi.n	800830e <__smakebuf_r+0x18>
 8008330:	f023 0303 	bic.w	r3, r3, #3
 8008334:	f043 0302 	orr.w	r3, r3, #2
 8008338:	81a3      	strh	r3, [r4, #12]
 800833a:	e7e2      	b.n	8008302 <__smakebuf_r+0xc>
 800833c:	89a3      	ldrh	r3, [r4, #12]
 800833e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008342:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008346:	81a3      	strh	r3, [r4, #12]
 8008348:	9b01      	ldr	r3, [sp, #4]
 800834a:	6020      	str	r0, [r4, #0]
 800834c:	b15b      	cbz	r3, 8008366 <__smakebuf_r+0x70>
 800834e:	4630      	mov	r0, r6
 8008350:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008354:	f000 f80c 	bl	8008370 <_isatty_r>
 8008358:	b128      	cbz	r0, 8008366 <__smakebuf_r+0x70>
 800835a:	89a3      	ldrh	r3, [r4, #12]
 800835c:	f023 0303 	bic.w	r3, r3, #3
 8008360:	f043 0301 	orr.w	r3, r3, #1
 8008364:	81a3      	strh	r3, [r4, #12]
 8008366:	89a3      	ldrh	r3, [r4, #12]
 8008368:	431d      	orrs	r5, r3
 800836a:	81a5      	strh	r5, [r4, #12]
 800836c:	e7cf      	b.n	800830e <__smakebuf_r+0x18>
	...

08008370 <_isatty_r>:
 8008370:	b538      	push	{r3, r4, r5, lr}
 8008372:	2300      	movs	r3, #0
 8008374:	4d05      	ldr	r5, [pc, #20]	@ (800838c <_isatty_r+0x1c>)
 8008376:	4604      	mov	r4, r0
 8008378:	4608      	mov	r0, r1
 800837a:	602b      	str	r3, [r5, #0]
 800837c:	f7f9 fa5d 	bl	800183a <_isatty>
 8008380:	1c43      	adds	r3, r0, #1
 8008382:	d102      	bne.n	800838a <_isatty_r+0x1a>
 8008384:	682b      	ldr	r3, [r5, #0]
 8008386:	b103      	cbz	r3, 800838a <_isatty_r+0x1a>
 8008388:	6023      	str	r3, [r4, #0]
 800838a:	bd38      	pop	{r3, r4, r5, pc}
 800838c:	200003a0 	.word	0x200003a0

08008390 <_lseek_r>:
 8008390:	b538      	push	{r3, r4, r5, lr}
 8008392:	4604      	mov	r4, r0
 8008394:	4608      	mov	r0, r1
 8008396:	4611      	mov	r1, r2
 8008398:	2200      	movs	r2, #0
 800839a:	4d05      	ldr	r5, [pc, #20]	@ (80083b0 <_lseek_r+0x20>)
 800839c:	602a      	str	r2, [r5, #0]
 800839e:	461a      	mov	r2, r3
 80083a0:	f7f9 fa55 	bl	800184e <_lseek>
 80083a4:	1c43      	adds	r3, r0, #1
 80083a6:	d102      	bne.n	80083ae <_lseek_r+0x1e>
 80083a8:	682b      	ldr	r3, [r5, #0]
 80083aa:	b103      	cbz	r3, 80083ae <_lseek_r+0x1e>
 80083ac:	6023      	str	r3, [r4, #0]
 80083ae:	bd38      	pop	{r3, r4, r5, pc}
 80083b0:	200003a0 	.word	0x200003a0

080083b4 <_read_r>:
 80083b4:	b538      	push	{r3, r4, r5, lr}
 80083b6:	4604      	mov	r4, r0
 80083b8:	4608      	mov	r0, r1
 80083ba:	4611      	mov	r1, r2
 80083bc:	2200      	movs	r2, #0
 80083be:	4d05      	ldr	r5, [pc, #20]	@ (80083d4 <_read_r+0x20>)
 80083c0:	602a      	str	r2, [r5, #0]
 80083c2:	461a      	mov	r2, r3
 80083c4:	f7f9 fa02 	bl	80017cc <_read>
 80083c8:	1c43      	adds	r3, r0, #1
 80083ca:	d102      	bne.n	80083d2 <_read_r+0x1e>
 80083cc:	682b      	ldr	r3, [r5, #0]
 80083ce:	b103      	cbz	r3, 80083d2 <_read_r+0x1e>
 80083d0:	6023      	str	r3, [r4, #0]
 80083d2:	bd38      	pop	{r3, r4, r5, pc}
 80083d4:	200003a0 	.word	0x200003a0

080083d8 <_sbrk_r>:
 80083d8:	b538      	push	{r3, r4, r5, lr}
 80083da:	2300      	movs	r3, #0
 80083dc:	4d05      	ldr	r5, [pc, #20]	@ (80083f4 <_sbrk_r+0x1c>)
 80083de:	4604      	mov	r4, r0
 80083e0:	4608      	mov	r0, r1
 80083e2:	602b      	str	r3, [r5, #0]
 80083e4:	f7f9 fa40 	bl	8001868 <_sbrk>
 80083e8:	1c43      	adds	r3, r0, #1
 80083ea:	d102      	bne.n	80083f2 <_sbrk_r+0x1a>
 80083ec:	682b      	ldr	r3, [r5, #0]
 80083ee:	b103      	cbz	r3, 80083f2 <_sbrk_r+0x1a>
 80083f0:	6023      	str	r3, [r4, #0]
 80083f2:	bd38      	pop	{r3, r4, r5, pc}
 80083f4:	200003a0 	.word	0x200003a0

080083f8 <_write_r>:
 80083f8:	b538      	push	{r3, r4, r5, lr}
 80083fa:	4604      	mov	r4, r0
 80083fc:	4608      	mov	r0, r1
 80083fe:	4611      	mov	r1, r2
 8008400:	2200      	movs	r2, #0
 8008402:	4d05      	ldr	r5, [pc, #20]	@ (8008418 <_write_r+0x20>)
 8008404:	602a      	str	r2, [r5, #0]
 8008406:	461a      	mov	r2, r3
 8008408:	f7f8 ffd2 	bl	80013b0 <_write>
 800840c:	1c43      	adds	r3, r0, #1
 800840e:	d102      	bne.n	8008416 <_write_r+0x1e>
 8008410:	682b      	ldr	r3, [r5, #0]
 8008412:	b103      	cbz	r3, 8008416 <_write_r+0x1e>
 8008414:	6023      	str	r3, [r4, #0]
 8008416:	bd38      	pop	{r3, r4, r5, pc}
 8008418:	200003a0 	.word	0x200003a0

0800841c <_close_r>:
 800841c:	b538      	push	{r3, r4, r5, lr}
 800841e:	2300      	movs	r3, #0
 8008420:	4d05      	ldr	r5, [pc, #20]	@ (8008438 <_close_r+0x1c>)
 8008422:	4604      	mov	r4, r0
 8008424:	4608      	mov	r0, r1
 8008426:	602b      	str	r3, [r5, #0]
 8008428:	f7f9 f9ed 	bl	8001806 <_close>
 800842c:	1c43      	adds	r3, r0, #1
 800842e:	d102      	bne.n	8008436 <_close_r+0x1a>
 8008430:	682b      	ldr	r3, [r5, #0]
 8008432:	b103      	cbz	r3, 8008436 <_close_r+0x1a>
 8008434:	6023      	str	r3, [r4, #0]
 8008436:	bd38      	pop	{r3, r4, r5, pc}
 8008438:	200003a0 	.word	0x200003a0

0800843c <_fstat_r>:
 800843c:	b538      	push	{r3, r4, r5, lr}
 800843e:	2300      	movs	r3, #0
 8008440:	4d06      	ldr	r5, [pc, #24]	@ (800845c <_fstat_r+0x20>)
 8008442:	4604      	mov	r4, r0
 8008444:	4608      	mov	r0, r1
 8008446:	4611      	mov	r1, r2
 8008448:	602b      	str	r3, [r5, #0]
 800844a:	f7f9 f9e7 	bl	800181c <_fstat>
 800844e:	1c43      	adds	r3, r0, #1
 8008450:	d102      	bne.n	8008458 <_fstat_r+0x1c>
 8008452:	682b      	ldr	r3, [r5, #0]
 8008454:	b103      	cbz	r3, 8008458 <_fstat_r+0x1c>
 8008456:	6023      	str	r3, [r4, #0]
 8008458:	bd38      	pop	{r3, r4, r5, pc}
 800845a:	bf00      	nop
 800845c:	200003a0 	.word	0x200003a0

08008460 <memchr>:
 8008460:	4603      	mov	r3, r0
 8008462:	b510      	push	{r4, lr}
 8008464:	b2c9      	uxtb	r1, r1
 8008466:	4402      	add	r2, r0
 8008468:	4293      	cmp	r3, r2
 800846a:	4618      	mov	r0, r3
 800846c:	d101      	bne.n	8008472 <memchr+0x12>
 800846e:	2000      	movs	r0, #0
 8008470:	e003      	b.n	800847a <memchr+0x1a>
 8008472:	7804      	ldrb	r4, [r0, #0]
 8008474:	3301      	adds	r3, #1
 8008476:	428c      	cmp	r4, r1
 8008478:	d1f6      	bne.n	8008468 <memchr+0x8>
 800847a:	bd10      	pop	{r4, pc}

0800847c <_free_r>:
 800847c:	b538      	push	{r3, r4, r5, lr}
 800847e:	4605      	mov	r5, r0
 8008480:	2900      	cmp	r1, #0
 8008482:	d040      	beq.n	8008506 <_free_r+0x8a>
 8008484:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008488:	1f0c      	subs	r4, r1, #4
 800848a:	2b00      	cmp	r3, #0
 800848c:	bfb8      	it	lt
 800848e:	18e4      	addlt	r4, r4, r3
 8008490:	f7ff fe28 	bl	80080e4 <__malloc_lock>
 8008494:	4a1c      	ldr	r2, [pc, #112]	@ (8008508 <_free_r+0x8c>)
 8008496:	6813      	ldr	r3, [r2, #0]
 8008498:	b933      	cbnz	r3, 80084a8 <_free_r+0x2c>
 800849a:	6063      	str	r3, [r4, #4]
 800849c:	6014      	str	r4, [r2, #0]
 800849e:	4628      	mov	r0, r5
 80084a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80084a4:	f7ff be24 	b.w	80080f0 <__malloc_unlock>
 80084a8:	42a3      	cmp	r3, r4
 80084aa:	d908      	bls.n	80084be <_free_r+0x42>
 80084ac:	6820      	ldr	r0, [r4, #0]
 80084ae:	1821      	adds	r1, r4, r0
 80084b0:	428b      	cmp	r3, r1
 80084b2:	bf01      	itttt	eq
 80084b4:	6819      	ldreq	r1, [r3, #0]
 80084b6:	685b      	ldreq	r3, [r3, #4]
 80084b8:	1809      	addeq	r1, r1, r0
 80084ba:	6021      	streq	r1, [r4, #0]
 80084bc:	e7ed      	b.n	800849a <_free_r+0x1e>
 80084be:	461a      	mov	r2, r3
 80084c0:	685b      	ldr	r3, [r3, #4]
 80084c2:	b10b      	cbz	r3, 80084c8 <_free_r+0x4c>
 80084c4:	42a3      	cmp	r3, r4
 80084c6:	d9fa      	bls.n	80084be <_free_r+0x42>
 80084c8:	6811      	ldr	r1, [r2, #0]
 80084ca:	1850      	adds	r0, r2, r1
 80084cc:	42a0      	cmp	r0, r4
 80084ce:	d10b      	bne.n	80084e8 <_free_r+0x6c>
 80084d0:	6820      	ldr	r0, [r4, #0]
 80084d2:	4401      	add	r1, r0
 80084d4:	1850      	adds	r0, r2, r1
 80084d6:	4283      	cmp	r3, r0
 80084d8:	6011      	str	r1, [r2, #0]
 80084da:	d1e0      	bne.n	800849e <_free_r+0x22>
 80084dc:	6818      	ldr	r0, [r3, #0]
 80084de:	685b      	ldr	r3, [r3, #4]
 80084e0:	4408      	add	r0, r1
 80084e2:	6010      	str	r0, [r2, #0]
 80084e4:	6053      	str	r3, [r2, #4]
 80084e6:	e7da      	b.n	800849e <_free_r+0x22>
 80084e8:	d902      	bls.n	80084f0 <_free_r+0x74>
 80084ea:	230c      	movs	r3, #12
 80084ec:	602b      	str	r3, [r5, #0]
 80084ee:	e7d6      	b.n	800849e <_free_r+0x22>
 80084f0:	6820      	ldr	r0, [r4, #0]
 80084f2:	1821      	adds	r1, r4, r0
 80084f4:	428b      	cmp	r3, r1
 80084f6:	bf01      	itttt	eq
 80084f8:	6819      	ldreq	r1, [r3, #0]
 80084fa:	685b      	ldreq	r3, [r3, #4]
 80084fc:	1809      	addeq	r1, r1, r0
 80084fe:	6021      	streq	r1, [r4, #0]
 8008500:	6063      	str	r3, [r4, #4]
 8008502:	6054      	str	r4, [r2, #4]
 8008504:	e7cb      	b.n	800849e <_free_r+0x22>
 8008506:	bd38      	pop	{r3, r4, r5, pc}
 8008508:	2000039c 	.word	0x2000039c

0800850c <_init>:
 800850c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800850e:	bf00      	nop
 8008510:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008512:	bc08      	pop	{r3}
 8008514:	469e      	mov	lr, r3
 8008516:	4770      	bx	lr

08008518 <_fini>:
 8008518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800851a:	bf00      	nop
 800851c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800851e:	bc08      	pop	{r3}
 8008520:	469e      	mov	lr, r3
 8008522:	4770      	bx	lr
