Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d3b8bf2b2dff492d92d0f3a55d268bc7 --incr --debug typical --relax --mt 2 -L work -L secureip --snapshot LogOpe_behav work.LogOpe -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture norele of entity work.logope
Built simulation snapshot LogOpe_behav
