# Penta-Core
This repository contains 5-stage RISC-V microprocessor, designed with a classic pipeline architecture (Fetch, Decode, Execute, Memory, Write-back). Optimized for efficient instruction handling and modularity, this project highlights essential RISC-V operations..
