{"sha": "90c19438a26683180babe6fd8007b5567cf914d3", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6OTBjMTk0MzhhMjY2ODMxODBiYWJlNmZkODAwN2I1NTY3Y2Y5MTRkMw==", "commit": {"author": {"name": "Christophe Lyon", "email": "christophe.lyon@linaro.org", "date": "2015-05-03T20:53:17Z"}, "committer": {"name": "Christophe Lyon", "email": "clyon@gcc.gnu.org", "date": "2015-05-03T20:53:17Z"}, "message": "[ARM,AArch64][testsuite] AdvSIMD intrinsics tests cleanup: remove useless expected values.\n\n2015-05-03  Christophe Lyon  <christophe.lyon@linaro.org>\n\n\t* gcc.target/aarch64/advsimd-intrinsics/binary_op.inc: Call CHECK\n\tfor each supported variant instead of CHECK_RESULTS.\n\t* gcc.target/aarch64/advsimd-intrinsics/binary_sat_op.inc: Likewise.\n\t* gcc.target/aarch64/advsimd-intrinsics/unary_op.inc: Likewise.\n\t* gcc.target/aarch64/advsimd-intrinsics/vXXXl.inc: Likewise.\n\t* gcc.target/aarch64/advsimd-intrinsics/vXXXw.inc: Likewise.\n\t* gcc.target/aarch64/advsimd-intrinsics/vsXi_n.inc: Likewise.\n\t* gcc.target/aarch64/advsimd-intrinsics/vshuffle.inc: Likewise.\n\t* gcc.target/aarch64/advsimd-intrinsics/vaba.c: Remove dummy\n\texpected results for unsupported variants.  Call CHECK for each\n\tsupported variant instead of CHECK_RESULTS.\n\t* gcc.target/aarch64/advsimd-intrinsics/vabal.c: Likewise.\n\t* gcc.target/aarch64/advsimd-intrinsics/vabd.c: Likewise.\n\t* gcc.target/aarch64/advsimd-intrinsics/vabdl.c: Likewise.\n\t* gcc.target/aarch64/advsimd-intrinsics/vcls.c: Likewise.\n\t* gcc.target/aarch64/advsimd-intrinsics/vclz.c: Likewise.\n\t* gcc.target/aarch64/advsimd-intrinsics/vcnt.c: Likewise.\n\t* gcc.target/aarch64/advsimd-intrinsics/vcombine.c: Likewise.\n\t* gcc.target/aarch64/advsimd-intrinsics/vcreate.c: Likewise.\n\t* gcc.target/aarch64/advsimd-intrinsics/vget_high.c: Likewise.\n\t* gcc.target/aarch64/advsimd-intrinsics/vget_low.c: Likewise.\n\t* gcc.target/aarch64/advsimd-intrinsics/vldX.c: Likewise.\n\t* gcc.target/aarch64/advsimd-intrinsics/vldX_dup.c: Likewise.\n\t* gcc.target/aarch64/advsimd-intrinsics/vldX_lane.c: Likewise.\n\t* gcc.target/aarch64/advsimd-intrinsics/vmul.c: Likewise.\n\t* gcc.target/aarch64/advsimd-intrinsics/vshl.c: Likewise.\n\t* gcc.target/aarch64/advsimd-intrinsics/vsli_n.c: Likewise.\n\t* gcc.target/aarch64/advsimd-intrinsics/vsri_n.c: Likewise.\n\t* gcc.target/aarch64/advsimd-intrinsics/vabs.c: Remove dummy\n\texpected results for unsupported variants.\n\t* gcc.target/aarch64/advsimd-intrinsics/vadd.c: Likewise.\n\t* gcc.target/aarch64/advsimd-intrinsics/vaddl.c: Likewise.\n\t* gcc.target/aarch64/advsimd-intrinsics/vaddw.c: Likewise.\n\t* gcc.target/aarch64/advsimd-intrinsics/vand.c: Likewise.\n\t* gcc.target/aarch64/advsimd-intrinsics/vbic.c: Likewise.\n\t* gcc.target/aarch64/advsimd-intrinsics/vcage.c: Likewise.\n\t* gcc.target/aarch64/advsimd-intrinsics/vcagt.c: Likewise.\n\t* gcc.target/aarch64/advsimd-intrinsics/vcale.c: Likewise.\n\t* gcc.target/aarch64/advsimd-intrinsics/vcalt.c: Likewise.\n\t* gcc.target/aarch64/advsimd-intrinsics/vceq.c: Likewise.\n\t* gcc.target/aarch64/advsimd-intrinsics/vcge.c: Likewise.\n\t* gcc.target/aarch64/advsimd-intrinsics/vcgt.c: Likewise.\n\t* gcc.target/aarch64/advsimd-intrinsics/vcle.c: Likewise.\n\t* gcc.target/aarch64/advsimd-intrinsics/vclt.c: Likewise.\n\t* gcc.target/aarch64/advsimd-intrinsics/veor.c: Likewise.\n\t* gcc.target/aarch64/advsimd-intrinsics/vneg.c: Likewise.\n\t* gcc.target/aarch64/advsimd-intrinsics/vorn.c: Likewise.\n\t* gcc.target/aarch64/advsimd-intrinsics/vorr.c: Likewise.\n\t* gcc.target/aarch64/advsimd-intrinsics/vqabs.c: Likewise.\n\t* gcc.target/aarch64/advsimd-intrinsics/vqadd.c: Likewise.\n\t* gcc.target/aarch64/advsimd-intrinsics/vqneg.c: Likewise.\n\t* gcc.target/aarch64/advsimd-intrinsics/vqsub.c: Likewise.\n\t* gcc.target/aarch64/advsimd-intrinsics/vsub.c: Likewise.\n\t* gcc.target/aarch64/advsimd-intrinsics/vsubl.c: Likewise.\n\t* gcc.target/aarch64/advsimd-intrinsics/vsubw.c: Likewise.\n\t* gcc.target/aarch64/advsimd-intrinsics/vtrn.c: Likewise.\n\t* gcc.target/aarch64/advsimd-intrinsics/vuzp.c: Likewise.\n\t* gcc.target/aarch64/advsimd-intrinsics/vzip.c: Likewise.\n\nFrom-SVN: r222752", "tree": {"sha": "52fa8548d501c74a2d934dc72e21726bb178cdee", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/52fa8548d501c74a2d934dc72e21726bb178cdee"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/90c19438a26683180babe6fd8007b5567cf914d3", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/90c19438a26683180babe6fd8007b5567cf914d3", "html_url": "https://github.com/Rust-GCC/gccrs/commit/90c19438a26683180babe6fd8007b5567cf914d3", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/90c19438a26683180babe6fd8007b5567cf914d3/comments", "author": null, "committer": null, "parents": [{"sha": "816426afdd2ec146cd01bb8172729c8b56f66f79", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/816426afdd2ec146cd01bb8172729c8b56f66f79", "html_url": "https://github.com/Rust-GCC/gccrs/commit/816426afdd2ec146cd01bb8172729c8b56f66f79"}], "stats": {"total": 2049, "additions": 475, "deletions": 1574}, "files": [{"sha": "eaff1ab5d762dc7f17fa907b4ea181da8737a17a", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 61, "deletions": 0, "changes": 61, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -1,3 +1,64 @@\n+2015-05-03  Christophe Lyon  <christophe.lyon@linaro.org>\n+\n+\t* gcc.target/aarch64/advsimd-intrinsics/binary_op.inc: Call CHECK\n+\tfor each supported variant instead of CHECK_RESULTS.\n+\t* gcc.target/aarch64/advsimd-intrinsics/binary_sat_op.inc: Likewise.\n+\t* gcc.target/aarch64/advsimd-intrinsics/unary_op.inc: Likewise.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vXXXl.inc: Likewise.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vXXXw.inc: Likewise.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vsXi_n.inc: Likewise.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vshuffle.inc: Likewise.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vaba.c: Remove dummy\n+\texpected results for unsupported variants.  Call CHECK for each\n+\tsupported variant instead of CHECK_RESULTS.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vabal.c: Likewise.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vabd.c: Likewise.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vabdl.c: Likewise.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vcls.c: Likewise.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vclz.c: Likewise.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vcnt.c: Likewise.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vcombine.c: Likewise.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vcreate.c: Likewise.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vget_high.c: Likewise.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vget_low.c: Likewise.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vldX.c: Likewise.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vldX_dup.c: Likewise.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vldX_lane.c: Likewise.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vmul.c: Likewise.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vshl.c: Likewise.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vsli_n.c: Likewise.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vsri_n.c: Likewise.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vabs.c: Remove dummy\n+\texpected results for unsupported variants.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vadd.c: Likewise.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vaddl.c: Likewise.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vaddw.c: Likewise.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vand.c: Likewise.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vbic.c: Likewise.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vcage.c: Likewise.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vcagt.c: Likewise.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vcale.c: Likewise.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vcalt.c: Likewise.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vceq.c: Likewise.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vcge.c: Likewise.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vcgt.c: Likewise.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vcle.c: Likewise.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vclt.c: Likewise.\n+\t* gcc.target/aarch64/advsimd-intrinsics/veor.c: Likewise.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vneg.c: Likewise.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vorn.c: Likewise.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vorr.c: Likewise.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vqabs.c: Likewise.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vqadd.c: Likewise.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vqneg.c: Likewise.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vqsub.c: Likewise.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vsub.c: Likewise.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vsubl.c: Likewise.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vsubw.c: Likewise.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vtrn.c: Likewise.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vuzp.c: Likewise.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vzip.c: Likewise.\n+\n 2015-05-03  Thomas Koenig  <tkoenig@gcc.gnu.org>\n \n \tPR fortran/37131"}, {"sha": "54652a2da4471d9db139ce6a1e3c257325f9790a", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/binary_op.inc", "status": "modified", "additions": 16, "deletions": 1, "changes": 17, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fbinary_op.inc", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fbinary_op.inc", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fbinary_op.inc?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -55,7 +55,22 @@ void FNNAME (INSN_NAME) (void)\n   /* Apply a binary operator named INSN_NAME.  */\n   TEST_MACRO_ALL_VARIANTS_1_5(TEST_BINARY_OP, INSN_NAME);\n \n-  CHECK_RESULTS (TEST_MSG, \"\");\n+  CHECK(TEST_MSG, int, 8, 8, PRIx8, expected, \"\");\n+  CHECK(TEST_MSG, int, 16, 4, PRIx16, expected, \"\");\n+  CHECK(TEST_MSG, int, 32, 2, PRIx32, expected, \"\");\n+  CHECK(TEST_MSG, int, 64, 1, PRIx64, expected, \"\");\n+  CHECK(TEST_MSG, uint, 8, 8, PRIx8, expected, \"\");\n+  CHECK(TEST_MSG, uint, 16, 4, PRIx16, expected, \"\");\n+  CHECK(TEST_MSG, uint, 32, 2, PRIx32, expected, \"\");\n+  CHECK(TEST_MSG, uint, 64, 1, PRIx64, expected, \"\");\n+  CHECK(TEST_MSG, int, 8, 16, PRIx8, expected, \"\");\n+  CHECK(TEST_MSG, int, 16, 8, PRIx16, expected, \"\");\n+  CHECK(TEST_MSG, int, 32, 4, PRIx32, expected, \"\");\n+  CHECK(TEST_MSG, int, 64, 2, PRIx64, expected, \"\");\n+  CHECK(TEST_MSG, uint, 8, 16, PRIx8, expected, \"\");\n+  CHECK(TEST_MSG, uint, 16, 8, PRIx16, expected, \"\");\n+  CHECK(TEST_MSG, uint, 32, 4, PRIx32, expected, \"\");\n+  CHECK(TEST_MSG, uint, 64, 2, PRIx64, expected, \"\");\n \n #ifdef EXTRA_TESTS\n   EXTRA_TESTS();"}, {"sha": "c91709f5f47ecea4f0e87ef747730f0495143bcf", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/binary_sat_op.inc", "status": "modified", "additions": 16, "deletions": 1, "changes": 17, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fbinary_sat_op.inc", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fbinary_sat_op.inc", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fbinary_sat_op.inc?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -76,7 +76,22 @@ void FNNAME (INSN_NAME) (void)\n   TEST_BINARY_SAT_OP(INSN_NAME, q, uint, u, 32, 4, expected_cumulative_sat, \"\");\n   TEST_BINARY_SAT_OP(INSN_NAME, q, uint, u, 64, 2, expected_cumulative_sat, \"\");\n \n-  CHECK_RESULTS (TEST_MSG, \"\");\n+  CHECK(TEST_MSG, int, 8, 8, PRIx8, expected, \"\");\n+  CHECK(TEST_MSG, int, 16, 4, PRIx16, expected, \"\");\n+  CHECK(TEST_MSG, int, 32, 2, PRIx32, expected, \"\");\n+  CHECK(TEST_MSG, int, 64, 1, PRIx64, expected, \"\");\n+  CHECK(TEST_MSG, uint, 8, 8, PRIx8, expected, \"\");\n+  CHECK(TEST_MSG, uint, 16, 4, PRIx16, expected, \"\");\n+  CHECK(TEST_MSG, uint, 32, 2, PRIx32, expected, \"\");\n+  CHECK(TEST_MSG, uint, 64, 1, PRIx64, expected, \"\");\n+  CHECK(TEST_MSG, int, 8, 16, PRIx8, expected, \"\");\n+  CHECK(TEST_MSG, int, 16, 8, PRIx16, expected, \"\");\n+  CHECK(TEST_MSG, int, 32, 4, PRIx32, expected, \"\");\n+  CHECK(TEST_MSG, int, 64, 2, PRIx64, expected, \"\");\n+  CHECK(TEST_MSG, uint, 8, 16, PRIx8, expected, \"\");\n+  CHECK(TEST_MSG, uint, 16, 8, PRIx16, expected, \"\");\n+  CHECK(TEST_MSG, uint, 32, 4, PRIx32, expected, \"\");\n+  CHECK(TEST_MSG, uint, 64, 2, PRIx64, expected, \"\");\n \n #ifdef EXTRA_TESTS\n   EXTRA_TESTS();"}, {"sha": "8b117f77cc36976db4a2f430f6fb0a56cf3c1a1c", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/unary_op.inc", "status": "modified", "additions": 6, "deletions": 1, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Funary_op.inc", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Funary_op.inc", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Funary_op.inc?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -57,7 +57,12 @@ void FNNAME (INSN_NAME) (void)\n   TEST_UNARY_OP(INSN_NAME, q, int, s, 16, 8);\n   TEST_UNARY_OP(INSN_NAME, q, int, s, 32, 4);\n \n-  CHECK_RESULTS (TEST_MSG, \"\");\n+  CHECK(TEST_MSG, int, 8, 8, PRIx8, expected, \"\");\n+  CHECK(TEST_MSG, int, 16, 4, PRIx16, expected, \"\");\n+  CHECK(TEST_MSG, int, 32, 2, PRIx32, expected, \"\");\n+  CHECK(TEST_MSG, int, 8, 16, PRIx8, expected, \"\");\n+  CHECK(TEST_MSG, int, 16, 8, PRIx16, expected, \"\");\n+  CHECK(TEST_MSG, int, 32, 4, PRIx32, expected, \"\");\n \n #ifdef EXTRA_TESTS\n   EXTRA_TESTS();"}, {"sha": "7cfb01c9cc853bc26e695a6512c6916b074f8b91", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vXXXl.inc", "status": "modified", "additions": 6, "deletions": 1, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2FvXXXl.inc", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2FvXXXl.inc", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2FvXXXl.inc?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -60,7 +60,12 @@ void FNNAME (INSN_NAME) (void)\n   TEST_VADDL(INSN_NAME, uint, u, 16, 32, 4);\n   TEST_VADDL(INSN_NAME, uint, u, 32, 64, 2);\n \n-  CHECK_RESULTS (TEST_MSG, \"\");\n+  CHECK(TEST_MSG, int, 16, 8, PRIx16, expected, \"\");\n+  CHECK(TEST_MSG, int, 32, 4, PRIx32, expected, \"\");\n+  CHECK(TEST_MSG, int, 64, 2, PRIx64, expected, \"\");\n+  CHECK(TEST_MSG, uint, 16, 8, PRIx16, expected, \"\");\n+  CHECK(TEST_MSG, uint, 32, 4, PRIx32, expected, \"\");\n+  CHECK(TEST_MSG, uint, 64, 2, PRIx64, expected, \"\");\n }\n \n int main (void)"}, {"sha": "876b7c346c27684421f41c01cb1667bd8abd50b1", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vXXXw.inc", "status": "modified", "additions": 6, "deletions": 1, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2FvXXXw.inc", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2FvXXXw.inc", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2FvXXXw.inc?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -60,7 +60,12 @@ void FNNAME (INSN_NAME) (void)\n   TEST_VADDW(INSN_NAME, uint, u, 16, 32, 4);\n   TEST_VADDW(INSN_NAME, uint, u, 32, 64, 2);\n \n-  CHECK_RESULTS (TEST_MSG, \"\");\n+  CHECK(TEST_MSG, int, 16, 8, PRIx16, expected, \"\");\n+  CHECK(TEST_MSG, int, 32, 4, PRIx32, expected, \"\");\n+  CHECK(TEST_MSG, int, 64, 2, PRIx64, expected, \"\");\n+  CHECK(TEST_MSG, uint, 16, 8, PRIx16, expected, \"\");\n+  CHECK(TEST_MSG, uint, 32, 4, PRIx32, expected, \"\");\n+  CHECK(TEST_MSG, uint, 64, 2, PRIx64, expected, \"\");\n }\n \n int main (void)"}, {"sha": "e3692f96ea27d310b3c4459155749357ea74d4c7", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vaba.c", "status": "modified", "additions": 12, "deletions": 19, "changes": 31, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvaba.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvaba.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvaba.c?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -7,42 +7,24 @@ VECT_VAR_DECL(expected,int,8,8) [] = { 0xf6, 0xf7, 0xf8, 0xf9,\n \t\t\t\t       0xfa, 0xfb, 0xfc, 0xfd };\n VECT_VAR_DECL(expected,int,16,4) [] = { 0x16, 0x17, 0x18, 0x19 };\n VECT_VAR_DECL(expected,int,32,2) [] = { 0x20, 0x21 };\n-VECT_VAR_DECL(expected,int,64,1) [] = { 0x3333333333333333 };\n VECT_VAR_DECL(expected,uint,8,8) [] = { 0x53, 0x54, 0x55, 0x56,\n \t\t\t\t\t0x57, 0x58, 0x59, 0x5a };\n VECT_VAR_DECL(expected,uint,16,4) [] = { 0x907, 0x908, 0x909, 0x90a };\n VECT_VAR_DECL(expected,uint,32,2) [] = { 0xffffffe7, 0xffffffe8 };\n-VECT_VAR_DECL(expected,uint,64,1) [] = { 0x3333333333333333 };\n-VECT_VAR_DECL(expected,poly,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,2) [] = { 0x33333333, 0x33333333 };\n VECT_VAR_DECL(expected,int,8,16) [] = { 0x5e, 0x5f, 0x60, 0x61,\n \t\t\t\t\t0x62, 0x63, 0x64, 0x65,\n \t\t\t\t\t0x66, 0x67, 0x68, 0x69,\n \t\t\t\t\t0x6a, 0x6b, 0x6c, 0x6d };\n VECT_VAR_DECL(expected,int,16,8) [] = { 0xb9c, 0xb9d, 0xb9e, 0xb9f,\n \t\t\t\t\t0xba0, 0xba1, 0xba2, 0xba3 };\n VECT_VAR_DECL(expected,int,32,4) [] = { 0x26e0, 0x26e1, 0x26e2, 0x26e3 };\n-VECT_VAR_DECL(expected,int,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t0x3333333333333333 };\n VECT_VAR_DECL(expected,uint,8,16) [] = { 0xf8, 0xf9, 0xfa, 0xfb,\n \t\t\t\t\t 0xfc, 0xfd, 0xfe, 0xff,\n \t\t\t\t\t 0x0, 0x1, 0x2, 0x3,\n \t\t\t\t\t 0x4, 0x5, 0x6, 0x7 };\n VECT_VAR_DECL(expected,uint,16,8) [] = { 0xfff9, 0xfffa, 0xfffb, 0xfffc,\n \t\t\t\t\t 0xfffd, 0xfffe, 0xffff, 0x0 };\n VECT_VAR_DECL(expected,uint,32,4) [] = { 0xc, 0xd, 0xe, 0xf };\n-VECT_VAR_DECL(expected,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t 0x3333333333333333 };\n-VECT_VAR_DECL(expected,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t   0x33333333, 0x33333333 };\n \n #define TEST_MSG \"VABA/VABAQ\"\n void exec_vaba (void)\n@@ -132,7 +114,18 @@ void exec_vaba (void)\n   TEST_VABA(q, uint, u, 16, 8);\n   TEST_VABA(q, uint, u, 32, 4);\n \n-  CHECK_RESULTS (TEST_MSG, \"\");\n+  CHECK(TEST_MSG, int, 8, 8, PRIx8, expected, \"\");\n+  CHECK(TEST_MSG, int, 16, 4, PRIx16, expected, \"\");\n+  CHECK(TEST_MSG, int, 32, 2, PRIx32, expected, \"\");\n+  CHECK(TEST_MSG, uint, 8, 8, PRIx8, expected, \"\");\n+  CHECK(TEST_MSG, uint, 16, 4, PRIx16, expected, \"\");\n+  CHECK(TEST_MSG, uint, 32, 2, PRIx32, expected, \"\");\n+  CHECK(TEST_MSG, int, 8, 16, PRIx8, expected, \"\");\n+  CHECK(TEST_MSG, int, 16, 8, PRIx16, expected, \"\");\n+  CHECK(TEST_MSG, int, 32, 4, PRIx32, expected, \"\");\n+  CHECK(TEST_MSG, uint, 8, 16, PRIx8, expected, \"\");\n+  CHECK(TEST_MSG, uint, 16, 8, PRIx16, expected, \"\");\n+  CHECK(TEST_MSG, uint, 32, 4, PRIx32, expected, \"\");\n }\n \n int main (void)"}, {"sha": "1122a6b8706a5e0be6f55a4a29ef94c15ed0609b", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vabal.c", "status": "modified", "additions": 6, "deletions": 31, "changes": 37, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvabal.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvabal.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvabal.c?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -3,45 +3,15 @@\n #include \"compute-ref-data.h\"\n \n /* Expected results.  */\n-VECT_VAR_DECL(expected,int,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t       0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,int,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,int,32,2) [] = { 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,int,64,1) [] = { 0x3333333333333333 };\n-VECT_VAR_DECL(expected,uint,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,uint,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,uint,32,2) [] = { 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,uint,64,1) [] = { 0x3333333333333333 };\n-VECT_VAR_DECL(expected,poly,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,2) [] = { 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,int,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n VECT_VAR_DECL(expected,int,16,8) [] = { 0xfff6, 0xfff7, 0xfff8, 0xfff9,\n \t\t\t\t\t0xfffa, 0xfffb, 0xfffc, 0xfffd };\n VECT_VAR_DECL(expected,int,32,4) [] = { 0x16, 0x17, 0x18, 0x19 };\n VECT_VAR_DECL(expected,int,64,2) [] = { 0x20, 0x21 };\n-VECT_VAR_DECL(expected,uint,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n VECT_VAR_DECL(expected,uint,16,8) [] = { 0x53, 0x54, 0x55, 0x56,\n \t\t\t\t\t 0x57, 0x58, 0x59, 0x5a };\n VECT_VAR_DECL(expected,uint,32,4) [] = { 0x907, 0x908, 0x909, 0x90a };\n VECT_VAR_DECL(expected,uint,64,2) [] = { 0xffffffe7,\n \t\t\t\t\t 0xffffffe8 };\n-VECT_VAR_DECL(expected,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t   0x33333333, 0x33333333 };\n \n /* Expected results for cases with input values chosen to test\n    possible intermediate overflow.  */\n@@ -121,7 +91,12 @@ void exec_vabal (void)\n   TEST_VABAL(uint, u, 16, 32, 4);\n   TEST_VABAL(uint, u, 32, 64, 2);\n \n-  CHECK_RESULTS (TEST_MSG, \"\");\n+  CHECK(TEST_MSG, int, 16, 8, PRIx16, expected, \"\");\n+  CHECK(TEST_MSG, int, 32, 4, PRIx32, expected, \"\");\n+  CHECK(TEST_MSG, int, 64, 2, PRIx64, expected, \"\");\n+  CHECK(TEST_MSG, uint, 16, 8, PRIx16, expected, \"\");\n+  CHECK(TEST_MSG, uint, 32, 4, PRIx32, expected, \"\");\n+  CHECK(TEST_MSG, uint, 64, 2, PRIx64, expected, \"\");\n \n   /* Use values that could lead to overflow intermediate\n    * calculations.  */"}, {"sha": "67d2af144d5612d557573c8c6b24eda8607c6c8b", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vabd.c", "status": "modified", "additions": 14, "deletions": 16, "changes": 30, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvabd.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvabd.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvabd.c?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -8,15 +8,10 @@ VECT_VAR_DECL(expected,int,8,8) [] = { 0x11, 0x10, 0xf, 0xe,\n \t\t\t\t       0xd, 0xc, 0xb, 0xa };\n VECT_VAR_DECL(expected,int,16,4) [] = { 0x3, 0x2, 0x1, 0x0 };\n VECT_VAR_DECL(expected,int,32,2) [] = { 0x18, 0x17 };\n-VECT_VAR_DECL(expected,int,64,1) [] = { 0x3333333333333333 };\n VECT_VAR_DECL(expected,uint,8,8) [] = { 0xef, 0xf0, 0xf1, 0xf2,\n \t\t\t\t\t0xf3, 0xf4, 0xf5, 0xf6 };\n VECT_VAR_DECL(expected,uint,16,4) [] = { 0xffe3, 0xffe4, 0xffe5, 0xffe6 };\n VECT_VAR_DECL(expected,uint,32,2) [] = { 0xffffffe8, 0xffffffe9 };\n-VECT_VAR_DECL(expected,uint,64,1) [] = { 0x3333333333333333 };\n-VECT_VAR_DECL(expected,poly,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n VECT_VAR_DECL(expected,hfloat,32,2) [] = { 0x41c26666, 0x41ba6666 };\n VECT_VAR_DECL(expected,int,8,16) [] = { 0x1a, 0x19, 0x18, 0x17,\n \t\t\t\t\t0x16, 0x15, 0x14, 0x13,\n@@ -25,8 +20,6 @@ VECT_VAR_DECL(expected,int,8,16) [] = { 0x1a, 0x19, 0x18, 0x17,\n VECT_VAR_DECL(expected,int,16,8) [] = { 0x4, 0x3, 0x2, 0x1,\n \t\t\t\t\t0x0, 0x1, 0x2, 0x3 };\n VECT_VAR_DECL(expected,int,32,4) [] = { 0x30, 0x2f, 0x2e, 0x2d };\n-VECT_VAR_DECL(expected,int,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t0x3333333333333333 };\n VECT_VAR_DECL(expected,uint,8,16) [] = { 0xe6, 0xe7, 0xe8, 0xe9,\n \t\t\t\t\t 0xea, 0xeb, 0xec, 0xed,\n \t\t\t\t\t 0xee, 0xef, 0xf0, 0xf1,\n@@ -35,14 +28,6 @@ VECT_VAR_DECL(expected,uint,16,8) [] = { 0xffe4, 0xffe5, 0xffe6, 0xffe7,\n \t\t\t\t\t 0xffe8, 0xffe9, 0xffea, 0xffeb };\n VECT_VAR_DECL(expected,uint,32,4) [] = { 0xffffffd0, 0xffffffd1,\n \t\t\t\t\t 0xffffffd2, 0xffffffd3 };\n-VECT_VAR_DECL(expected,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t 0x3333333333333333 };\n-VECT_VAR_DECL(expected,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t 0x3333, 0x3333, 0x3333, 0x3333 };\n VECT_VAR_DECL(expected,hfloat,32,4) [] = { 0x42407ae1, 0x423c7ae1,\n \t\t\t\t\t   0x42387ae1, 0x42347ae1 };\n \n@@ -130,7 +115,20 @@ void exec_vabd (void)\n   TEST_VABD(q, uint, u, 32, 4);\n   TEST_VABD(q, float, f, 32, 4);\n \n-  CHECK_RESULTS (TEST_MSG, \"\");\n+  CHECK(TEST_MSG, int, 8, 8, PRIx8, expected, \"\");\n+  CHECK(TEST_MSG, int, 16, 4, PRIx16, expected, \"\");\n+  CHECK(TEST_MSG, int, 32, 2, PRIx32, expected, \"\");\n+  CHECK(TEST_MSG, uint, 8, 8, PRIx8, expected, \"\");\n+  CHECK(TEST_MSG, uint, 16, 4, PRIx16, expected, \"\");\n+  CHECK(TEST_MSG, uint, 32, 2, PRIx32, expected, \"\");\n+  CHECK_FP(TEST_MSG, float, 32, 2, PRIx32, expected, \"\");\n+  CHECK(TEST_MSG, int, 8, 16, PRIx8, expected, \"\");\n+  CHECK(TEST_MSG, int, 16, 8, PRIx16, expected, \"\");\n+  CHECK(TEST_MSG, int, 32, 4, PRIx32, expected, \"\");\n+  CHECK(TEST_MSG, uint, 8, 16, PRIx8, expected, \"\");\n+  CHECK(TEST_MSG, uint, 16, 8, PRIx16, expected, \"\");\n+  CHECK(TEST_MSG, uint, 32, 4, PRIx32, expected, \"\");\n+  CHECK_FP(TEST_MSG, float, 32, 4, PRIx32, expected, \"\");\n \n \n   /* Extra FP tests with special values (-0.0, ....) */"}, {"sha": "7f7cc6739a1dfa23712efe842e8db3aed156a6e1", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vabdl.c", "status": "modified", "additions": 6, "deletions": 31, "changes": 37, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvabdl.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvabdl.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvabdl.c?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -3,45 +3,15 @@\n #include \"compute-ref-data.h\"\n \n /* Expected results.  */\n-VECT_VAR_DECL(expected,int,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t       0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,int,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,int,32,2) [] = { 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,int,64,1) [] = { 0x3333333333333333 };\n-VECT_VAR_DECL(expected,uint,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,uint,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,uint,32,2) [] = { 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,uint,64,1) [] = { 0x3333333333333333 };\n-VECT_VAR_DECL(expected,poly,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,2) [] = { 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,int,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n VECT_VAR_DECL(expected,int,16,8) [] = { 0x11, 0x10, 0xf, 0xe,\n \t\t\t\t\t0xd, 0xc, 0xb, 0xa };\n VECT_VAR_DECL(expected,int,32,4) [] = { 0x3, 0x2, 0x1, 0x0 };\n VECT_VAR_DECL(expected,int,64,2) [] = { 0x18, 0x17 };\n-VECT_VAR_DECL(expected,uint,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n VECT_VAR_DECL(expected,uint,16,8) [] = { 0xef, 0xf0, 0xf1, 0xf2,\n \t\t\t\t\t 0xf3, 0xf4, 0xf5, 0xf6 };\n VECT_VAR_DECL(expected,uint,32,4) [] = { 0xffe3, 0xffe4, 0xffe5, 0xffe6 };\n VECT_VAR_DECL(expected,uint,64,2) [] = { 0xffffffe8,\n \t\t\t\t\t 0xffffffe9 };\n-VECT_VAR_DECL(expected,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t   0x33333333, 0x33333333 };\n \n #define TEST_MSG \"VABDL\"\n void exec_vabdl (void)\n@@ -99,7 +69,12 @@ void exec_vabdl (void)\n   TEST_VABDL(uint, u, 16, 32, 4);\n   TEST_VABDL(uint, u, 32, 64, 2);\n \n-  CHECK_RESULTS (TEST_MSG, \"\");\n+  CHECK(TEST_MSG, int, 16, 8, PRIx16, expected, \"\");\n+  CHECK(TEST_MSG, int, 32, 4, PRIx32, expected, \"\");\n+  CHECK(TEST_MSG, int, 64, 2, PRIx64, expected, \"\");\n+  CHECK(TEST_MSG, uint, 16, 8, PRIx16, expected, \"\");\n+  CHECK(TEST_MSG, uint, 32, 4, PRIx32, expected, \"\");\n+  CHECK(TEST_MSG, uint, 64, 2, PRIx64, expected, \"\");\n }\n \n int main (void)"}, {"sha": "9c80ef1fca2814e95aac1a653ccfdcdb720f2d29", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vabs.c", "status": "modified", "additions": 0, "deletions": 30, "changes": 30, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvabs.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvabs.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvabs.c?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -12,41 +12,11 @@ VECT_VAR_DECL(expected,int,8,8) [] = { 0x10, 0xf, 0xe, 0xd,\n \t\t\t\t       0xc, 0xb, 0xa, 0x9 };\n VECT_VAR_DECL(expected,int,16,4) [] = { 0x10, 0xf, 0xe, 0xd };\n VECT_VAR_DECL(expected,int,32,2) [] = { 0x10, 0xf };\n-VECT_VAR_DECL(expected,int,64,1) [] = { 0x3333333333333333 };\n-VECT_VAR_DECL(expected,uint,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,uint,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,uint,32,2) [] = { 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,uint,64,1) [] = { 0x3333333333333333 };\n-VECT_VAR_DECL(expected,poly,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,2) [] = { 0x33333333, 0x33333333 };\n VECT_VAR_DECL(expected,int,8,16) [] = { 0x10, 0xf, 0xe, 0xd, 0xc, 0xb, 0xa, 0x9,\n \t\t\t\t\t0x8, 0x7, 0x6, 0x5, 0x4, 0x3, 0x2, 0x1 };\n VECT_VAR_DECL(expected,int,16,8) [] = { 0x10, 0xf, 0xe, 0xd,\n \t\t\t\t\t0xc, 0xb, 0xa, 0x9 };\n VECT_VAR_DECL(expected,int,32,4) [] = { 0x10, 0xf, 0xe, 0xd };\n-VECT_VAR_DECL(expected,int,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t0x3333333333333333 };\n-VECT_VAR_DECL(expected,uint,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,uint,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,uint,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t 0x3333333333333333 };\n-VECT_VAR_DECL(expected,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t  0x33333333, 0x33333333 };\n \n /* Expected results for float32 variants. Needs to be separated since\n    the generic test function does not test floating-point"}, {"sha": "7be14016f42454f8b343822a9c6d0e0e10e97416", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vadd.c", "status": "modified", "additions": 0, "deletions": 12, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvadd.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvadd.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvadd.c?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -18,10 +18,6 @@ VECT_VAR_DECL(expected,uint,8,8) [] = { 0x4, 0x5, 0x6, 0x7,\n VECT_VAR_DECL(expected,uint,16,4) [] = { 0xe, 0xf, 0x10, 0x11 };\n VECT_VAR_DECL(expected,uint,32,2) [] = { 0x18, 0x19 };\n VECT_VAR_DECL(expected,uint,64,1) [] = { 0xfffffffffffffff2 };\n-VECT_VAR_DECL(expected,poly,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,2) [] = { 0x33333333, 0x33333333 };\n VECT_VAR_DECL(expected,int,8,16) [] = { 0xe6, 0xe7, 0xe8, 0xe9,\n \t\t\t\t\t0xea, 0xeb, 0xec, 0xed,\n \t\t\t\t\t0xee, 0xef, 0xf0, 0xf1,\n@@ -40,14 +36,6 @@ VECT_VAR_DECL(expected,uint,16,8) [] = { 0xfff3, 0xfff4, 0xfff5, 0xfff6,\n VECT_VAR_DECL(expected,uint,32,4) [] = { 0x27, 0x28, 0x29, 0x2a };\n VECT_VAR_DECL(expected,uint,64,2) [] = { 0xfffffffffffffff3,\n \t\t\t\t\t 0xfffffffffffffff4 };\n-VECT_VAR_DECL(expected,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t   0x33333333, 0x33333333 };\n \n /* Expected results for float32 variants. Needs to be separated since\n    the generic test function does not test floating-point"}, {"sha": "fd8a64fe2c672b143a09909b6e6a6260309f48f6", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vaddl.c", "status": "modified", "additions": 0, "deletions": 30, "changes": 30, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvaddl.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvaddl.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvaddl.c?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -6,46 +6,16 @@\n #define TEST_MSG \"VADDL\"\n \n /* Expected results.  */\n-VECT_VAR_DECL(expected,int,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t       0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,int,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,int,32,2) [] = { 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,int,64,1) [] = { 0x3333333333333333 };\n-VECT_VAR_DECL(expected,uint,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,uint,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,uint,32,2) [] = { 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,uint,64,1) [] = { 0x3333333333333333 };\n-VECT_VAR_DECL(expected,poly,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,2) [] = { 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,int,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n VECT_VAR_DECL(expected,int,16,8) [] = {  0xffe3, 0xffe4, 0xffe5, 0xffe6,\n \t\t\t\t\t 0xffe7, 0xffe8, 0xffe9, 0xffea };\n VECT_VAR_DECL(expected,int,32,4) [] = { 0xffffffe2, 0xffffffe3,\n \t\t\t\t\t0xffffffe4, 0xffffffe5 };\n VECT_VAR_DECL(expected,int,64,2) [] = { 0xffffffffffffffe0,\n \t\t\t\t\t0xffffffffffffffe1 };\n-VECT_VAR_DECL(expected,uint,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n VECT_VAR_DECL(expected,uint,16,8) [] = { 0x1e3, 0x1e4, 0x1e5, 0x1e6,\n \t\t\t\t\t 0x1e7, 0x1e8, 0x1e9, 0x1ea };\n VECT_VAR_DECL(expected,uint,32,4) [] = { 0x1ffe1, 0x1ffe2,\n \t\t\t\t\t 0x1ffe3, 0x1ffe4 };\n VECT_VAR_DECL(expected,uint,64,2) [] = { 0x1ffffffe0, 0x1ffffffe1 };\n-VECT_VAR_DECL(expected,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t   0x33333333, 0x33333333 };\n \n #include \"vXXXl.inc\""}, {"sha": "bfd9ef708ce48ef5a6549639e45a7a0eea32e966", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vaddw.c", "status": "modified", "additions": 0, "deletions": 30, "changes": 30, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvaddw.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvaddw.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvaddw.c?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -6,46 +6,16 @@\n #define TEST_MSG \"VADDW\"\n \n /* Expected results.  */\n-VECT_VAR_DECL(expected,int,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t       0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,int,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,int,32,2) [] = { 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,int,64,1) [] = { 0x3333333333333333 };\n-VECT_VAR_DECL(expected,uint,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,uint,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,uint,32,2) [] = { 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,uint,64,1) [] = { 0x3333333333333333 };\n-VECT_VAR_DECL(expected,poly,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,2) [] = { 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,int,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n VECT_VAR_DECL(expected,int,16,8) [] = {  0xffe3, 0xffe4, 0xffe5, 0xffe6,\n \t\t\t\t\t 0xffe7, 0xffe8, 0xffe9, 0xffea };\n VECT_VAR_DECL(expected,int,32,4) [] = { 0xffffffe2, 0xffffffe3,\n \t\t\t\t\t0xffffffe4, 0xffffffe5 };\n VECT_VAR_DECL(expected,int,64,2) [] = { 0xffffffffffffffe0,\n \t\t\t\t\t0xffffffffffffffe1 };\n-VECT_VAR_DECL(expected,uint,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n VECT_VAR_DECL(expected,uint,16,8) [] = { 0xe3, 0xe4, 0xe5, 0xe6,\n \t\t\t\t\t 0xe7, 0xe8, 0xe9, 0xea };\n VECT_VAR_DECL(expected,uint,32,4) [] = { 0xffe1, 0xffe2,\n \t\t\t\t\t 0xffe3, 0xffe4 };\n VECT_VAR_DECL(expected,uint,64,2) [] = { 0xffffffe0, 0xffffffe1 };\n-VECT_VAR_DECL(expected,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t   0x33333333, 0x33333333 };\n \n #include \"vXXXw.inc\""}, {"sha": "3ce13a3a79006d4ea9d9a1efc5a915774fbe7471", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vand.c", "status": "modified", "additions": 0, "deletions": 12, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvand.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvand.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvand.c?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -14,10 +14,6 @@ VECT_VAR_DECL(expected,uint,8,8) [] = { 0x10, 0x10, 0x10, 0x10,\n VECT_VAR_DECL(expected,uint,16,4) [] = { 0x10, 0x10, 0x12, 0x12 };\n VECT_VAR_DECL(expected,uint,32,2) [] = { 0x20, 0x20 };\n VECT_VAR_DECL(expected,uint,64,1) [] = { 0x0 };\n-VECT_VAR_DECL(expected,poly,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,2) [] = { 0x33333333, 0x33333333 };\n VECT_VAR_DECL(expected,int,8,16) [] = { 0xf0, 0xf0, 0xf2, 0xf2,\n \t\t\t\t\t0xf4, 0xf4, 0xf6, 0xf6,\n \t\t\t\t\t0xf0, 0xf0, 0xf2, 0xf2,\n@@ -35,11 +31,3 @@ VECT_VAR_DECL(expected,uint,16,8) [] = { 0x0, 0x1, 0x2, 0x3,\n \t\t\t\t\t 0x0, 0x1, 0x2, 0x3 };\n VECT_VAR_DECL(expected,uint,32,4) [] = { 0x30, 0x31, 0x32, 0x33 };\n VECT_VAR_DECL(expected,uint,64,2) [] = { 0x0, 0x1 };\n-VECT_VAR_DECL(expected,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t   0x33333333, 0x33333333 };"}, {"sha": "5a3989f021f3c730504917a6c5fc44842715865c", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vbic.c", "status": "modified", "additions": 0, "deletions": 12, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvbic.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvbic.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvbic.c?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -14,10 +14,6 @@ VECT_VAR_DECL(expected,uint,8,8) [] = { 0xe0, 0xe1, 0xe2, 0xe3,\n VECT_VAR_DECL(expected,uint,16,4) [] = { 0xffe0, 0xffe1, 0xffe0, 0xffe1 };\n VECT_VAR_DECL(expected,uint,32,2) [] = { 0xffffffd0, 0xffffffd1 };\n VECT_VAR_DECL(expected,uint,64,1) [] = { 0xfffffffffffffff0 };\n-VECT_VAR_DECL(expected,poly,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,2) [] = { 0x33333333, 0x33333333 };\n VECT_VAR_DECL(expected,int,8,16) [] = { 0x0, 0x1, 0x0, 0x1,\n \t\t\t\t\t0x0, 0x1, 0x0, 0x1,\n \t\t\t\t\t0x8, 0x9, 0x8, 0x9,\n@@ -36,11 +32,3 @@ VECT_VAR_DECL(expected,uint,32,4) [] = { 0xffffffc0, 0xffffffc0,\n \t\t\t\t\t 0xffffffc0, 0xffffffc0 };\n VECT_VAR_DECL(expected,uint,64,2) [] = { 0xfffffffffffffff0,\n \t\t\t\t\t 0xfffffffffffffff0 };\n-VECT_VAR_DECL(expected,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t   0x33333333, 0x33333333 };"}, {"sha": "1fadf6644a5077bbba2cc1b81183bd5a7baebfad", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vcage.c", "status": "modified", "additions": 0, "deletions": 39, "changes": 39, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvcage.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvcage.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvcage.c?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -4,48 +4,9 @@\n #include \"cmp_fp_op.inc\"\n \n /* Expected results.  */\n-VECT_VAR_DECL(expected,int,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t       0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,int,16,4) [] = { 0x333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,int,32,2) [] = { 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,int,64,1) [] = { 0x3333333333333333 };\n-VECT_VAR_DECL(expected,uint,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,uint,16,4) [] = { 0x333, 0x3333, 0x3333, 0x3333 };\n VECT_VAR_DECL(expected,uint,32,2) [] = { 0xffffffff, 0x0 };\n-VECT_VAR_DECL(expected,uint,64,1) [] = { 0x3333333333333333 };\n-VECT_VAR_DECL(expected,poly,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,2) [] = { 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,int,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,int,16,8) [] = { 0x333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t0x333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,int,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,int,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t0x3333333333333333 };\n-VECT_VAR_DECL(expected,uint,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,uint,16,8) [] = { 0x333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t 0x333, 0x3333, 0x3333, 0x3333 };\n VECT_VAR_DECL(expected,uint,32,4) [] = { 0xffffffff, 0xffffffff,\n \t\t\t\t\t 0xffffffff, 0x0 };\n-VECT_VAR_DECL(expected,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t 0x3333333333333333 };\n-VECT_VAR_DECL(expected,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t   0x33333333, 0x33333333 };\n \n VECT_VAR_DECL(expected2,uint,32,2) [] = { 0xffffffff, 0xffffffff };\n VECT_VAR_DECL(expected2,uint,32,4) [] = { 0xffffffff, 0xffffffff,"}, {"sha": "b1144a20bdbc212151d623eae53bace61a231b0f", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vcagt.c", "status": "modified", "additions": 0, "deletions": 38, "changes": 38, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvcagt.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvcagt.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvcagt.c?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -4,47 +4,9 @@\n #include \"cmp_fp_op.inc\"\n \n /* Expected results.  */\n-VECT_VAR_DECL(expected,int,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t       0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,int,16,4) [] = { 0x333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,int,32,2) [] = { 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,int,64,1) [] = { 0x3333333333333333 };\n-VECT_VAR_DECL(expected,uint,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,uint,16,4) [] = { 0x333, 0x3333, 0x3333, 0x3333 };\n VECT_VAR_DECL(expected,uint,32,2) [] = { 0x0, 0x0 };\n-VECT_VAR_DECL(expected,uint,64,1) [] = { 0x3333333333333333 };\n-VECT_VAR_DECL(expected,poly,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,2) [] = { 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,int,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,int,16,8) [] = { 0x333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t0x333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,int,32,4) [] = { 0xffffffff, 0xffffffff, 0x0, 0x0 };\n-VECT_VAR_DECL(expected,int,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t0x3333333333333333 };\n-VECT_VAR_DECL(expected,uint,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,uint,16,8) [] = { 0x333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t 0x333, 0x3333, 0x3333, 0x3333 };\n VECT_VAR_DECL(expected,uint,32,4) [] = { 0xffffffff, 0xffffffff,\n \t\t\t\t\t 0x0, 0x0 };\n-VECT_VAR_DECL(expected,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t 0x3333333333333333 };\n-VECT_VAR_DECL(expected,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t   0x33333333, 0x33333333 };\n \n VECT_VAR_DECL(expected2,uint,32,2) [] = { 0xffffffff, 0xffffffff };\n VECT_VAR_DECL(expected2,uint,32,4) [] = { 0xffffffff, 0xffffffff,"}, {"sha": "bff9e4a1a3371bebab1046f3a4d38c134e247682", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vcale.c", "status": "modified", "additions": 0, "deletions": 38, "changes": 38, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvcale.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvcale.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvcale.c?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -4,46 +4,8 @@\n #include \"cmp_fp_op.inc\"\n \n /* Expected results.  */\n-VECT_VAR_DECL(expected,int,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t       0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,int,16,4) [] = { 0x333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,int,32,2) [] = { 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,int,64,1) [] = { 0x3333333333333333 };\n-VECT_VAR_DECL(expected,uint,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,uint,16,4) [] = { 0x333, 0x3333, 0x3333, 0x3333 };\n VECT_VAR_DECL(expected,uint,32,2) [] = { 0xffffffff, 0xffffffff };\n-VECT_VAR_DECL(expected,uint,64,1) [] = { 0x3333333333333333 };\n-VECT_VAR_DECL(expected,poly,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,2) [] = { 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,int,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,int,16,8) [] = { 0x333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t0x333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,int,32,4) [] = { 0xffffffff, 0xffffffff, 0x0, 0x0 };\n-VECT_VAR_DECL(expected,int,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t0x3333333333333333 };\n-VECT_VAR_DECL(expected,uint,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,uint,16,8) [] = { 0x333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t 0x333, 0x3333, 0x3333, 0x3333 };\n VECT_VAR_DECL(expected,uint,32,4) [] = { 0x0, 0x0, 0xffffffff, 0xffffffff };\n-VECT_VAR_DECL(expected,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t 0x3333333333333333 };\n-VECT_VAR_DECL(expected,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t   0x33333333, 0x33333333 };\n \n VECT_VAR_DECL(expected2,uint,32,2) [] = { 0x0, 0x0 };\n VECT_VAR_DECL(expected2,uint,32,4) [] = { 0x0, 0x0, 0x0, 0x0 };"}, {"sha": "ed652ebeb3f4c34551b62b65634d7a247167c12f", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vcalt.c", "status": "modified", "additions": 0, "deletions": 38, "changes": 38, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvcalt.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvcalt.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvcalt.c?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -4,46 +4,8 @@\n #include \"cmp_fp_op.inc\"\n \n /* Expected results.  */\n-VECT_VAR_DECL(expected,int,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t       0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,int,16,4) [] = { 0x333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,int,32,2) [] = { 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,int,64,1) [] = { 0x3333333333333333 };\n-VECT_VAR_DECL(expected,uint,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,uint,16,4) [] = { 0x333, 0x3333, 0x3333, 0x3333 };\n VECT_VAR_DECL(expected,uint,32,2) [] = { 0x0, 0xffffffff };\n-VECT_VAR_DECL(expected,uint,64,1) [] = { 0x3333333333333333 };\n-VECT_VAR_DECL(expected,poly,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,2) [] = { 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,int,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,int,16,8) [] = { 0x333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t0x333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,int,32,4) [] = { 0xffffffff, 0xffffffff, 0x0, 0x0 };\n-VECT_VAR_DECL(expected,int,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t0x3333333333333333 };\n-VECT_VAR_DECL(expected,uint,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,uint,16,8) [] = { 0x333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t 0x333, 0x3333, 0x3333, 0x3333 };\n VECT_VAR_DECL(expected,uint,32,4) [] = { 0x0, 0x0, 0x0, 0xffffffff };\n-VECT_VAR_DECL(expected,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t 0x3333333333333333 };\n-VECT_VAR_DECL(expected,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t   0x33333333, 0x33333333 };\n \n VECT_VAR_DECL(expected2,uint,32,2) [] = { 0x0, 0x0 };\n VECT_VAR_DECL(expected2,uint,32,4) [] = { 0x0, 0x0, 0x0, 0x0 };"}, {"sha": "1e21d50402fe725c8b57ae6f02f45ae1ebd25251", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vceq.c", "status": "modified", "additions": 0, "deletions": 30, "changes": 30, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvceq.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvceq.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvceq.c?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -8,46 +8,16 @@ void exec_vceq_p8(void);\n #include \"cmp_op.inc\"\n \n /* Expected results.  */\n-VECT_VAR_DECL(expected,int,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t       0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,int,16,4) [] = { 0x333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,int,32,2) [] = { 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,int,64,1) [] = { 0x3333333333333333 };\n VECT_VAR_DECL(expected,uint,8,8) [] = { 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0xff, 0x0 };\n VECT_VAR_DECL(expected,uint,16,4) [] = { 0x0, 0x0, 0xffff, 0x0 };\n VECT_VAR_DECL(expected,uint,32,2) [] = { 0xffffffff, 0x0 };\n-VECT_VAR_DECL(expected,uint,64,1) [] = { 0x3333333333333333 };\n-VECT_VAR_DECL(expected,poly,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,2) [] = { 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,int,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,int,16,8) [] = { 0x333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t0x333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,int,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,int,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t0x3333333333333333 };\n VECT_VAR_DECL(expected,uint,8,16) [] = { 0x0, 0x0, 0x0, 0x0,\n \t\t\t\t\t 0x0, 0x0, 0x0, 0x0,\n \t\t\t\t\t 0x0, 0x0, 0x0, 0x0,\n \t\t\t\t\t 0xff, 0x0, 0x0, 0x0 };\n VECT_VAR_DECL(expected,uint,16,8) [] = { 0x0, 0x0, 0x0, 0x0,\n \t\t\t\t\t 0x0, 0x0, 0xffff, 0x0 };\n VECT_VAR_DECL(expected,uint,32,4) [] = { 0x0, 0x0, 0xffffffff, 0x0 };\n-VECT_VAR_DECL(expected,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t 0x3333333333333333 };\n-VECT_VAR_DECL(expected,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t   0x33333333, 0x33333333 };\n \n VECT_VAR_DECL(expected_uint,uint,8,8) [] = { 0x0, 0x0, 0x0, 0xff,\n \t\t\t\t\t     0x0, 0x0, 0x0, 0x0 };"}, {"sha": "22a5d67bfa7b2edf0aca0386d711de87dbce6fa1", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vcge.c", "status": "modified", "additions": 0, "deletions": 30, "changes": 30, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvcge.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvcge.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvcge.c?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -4,46 +4,16 @@\n #include \"cmp_op.inc\"\n \n /* Expected results.  */\n-VECT_VAR_DECL(expected,int,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t       0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,int,16,4) [] = { 0x333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,int,32,2) [] = { 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,int,64,1) [] = { 0x3333333333333333 };\n VECT_VAR_DECL(expected,uint,8,8) [] = { 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0xff, 0xff };\n VECT_VAR_DECL(expected,uint,16,4) [] = { 0x0, 0x0, 0xffff, 0xffff };\n VECT_VAR_DECL(expected,uint,32,2) [] = { 0xffffffff, 0xffffffff };\n-VECT_VAR_DECL(expected,uint,64,1) [] = { 0x3333333333333333 };\n-VECT_VAR_DECL(expected,poly,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,2) [] = { 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,int,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,int,16,8) [] = { 0x333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t0x333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,int,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,int,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t0x3333333333333333 };\n VECT_VAR_DECL(expected,uint,8,16) [] = { 0x0, 0x0, 0x0, 0x0,\n \t\t\t\t\t 0x0, 0x0, 0x0, 0x0,\n \t\t\t\t\t 0x0, 0x0, 0x0, 0x0,\n \t\t\t\t\t 0xff, 0xff, 0xff, 0xff };\n VECT_VAR_DECL(expected,uint,16,8) [] = { 0x0, 0x0, 0x0, 0x0,\n \t\t\t\t\t 0x0, 0x0, 0xffff, 0xffff };\n VECT_VAR_DECL(expected,uint,32,4) [] = { 0x0, 0x0, 0xffffffff, 0xffffffff };\n-VECT_VAR_DECL(expected,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t 0x3333333333333333 };\n-VECT_VAR_DECL(expected,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t   0x33333333, 0x33333333 };\n \n VECT_VAR_DECL(expected_uint,uint,8,8) [] = { 0x0, 0x0, 0x0, 0xff,\n \t\t\t\t\t     0xff, 0xff, 0xff, 0xff };"}, {"sha": "c44819a0d166a8607658ca4cead671b5b2888a08", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vcgt.c", "status": "modified", "additions": 0, "deletions": 30, "changes": 30, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvcgt.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvcgt.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvcgt.c?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -4,46 +4,16 @@\n #include \"cmp_op.inc\"\n \n /* Expected results.  */\n-VECT_VAR_DECL(expected,int,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t       0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,int,16,4) [] = { 0x333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,int,32,2) [] = { 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,int,64,1) [] = { 0x3333333333333333 };\n VECT_VAR_DECL(expected,uint,8,8) [] = { 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0xff };\n VECT_VAR_DECL(expected,uint,16,4) [] = { 0x0, 0x0, 0x0, 0xffff };\n VECT_VAR_DECL(expected,uint,32,2) [] = { 0x0, 0xffffffff };\n-VECT_VAR_DECL(expected,uint,64,1) [] = { 0x3333333333333333 };\n-VECT_VAR_DECL(expected,poly,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,2) [] = { 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,int,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,int,16,8) [] = { 0x333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t0x333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,int,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,int,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t0x3333333333333333 };\n VECT_VAR_DECL(expected,uint,8,16) [] = { 0x0, 0x0, 0x0, 0x0,\n \t\t\t\t\t 0x0, 0x0, 0x0, 0x0,\n \t\t\t\t\t 0x0, 0x0, 0x0, 0x0,\n \t\t\t\t\t 0x0, 0xff, 0xff, 0xff };\n VECT_VAR_DECL(expected,uint,16,8) [] = { 0x0, 0x0, 0x0, 0x0,\n \t\t\t\t\t 0x0, 0x0, 0x0, 0xffff };\n VECT_VAR_DECL(expected,uint,32,4) [] = { 0x0, 0x0, 0x0, 0xffffffff };\n-VECT_VAR_DECL(expected,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t 0x3333333333333333 };\n-VECT_VAR_DECL(expected,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t   0x33333333, 0x33333333 };\n \n VECT_VAR_DECL(expected_uint,uint,8,8) [] = { 0x0, 0x0, 0x0, 0x0,\n \t\t\t\t\t     0xff, 0xff, 0xff, 0xff };"}, {"sha": "a59b54328010c27431bc0c5fc2c86adcf230ba71", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vcle.c", "status": "modified", "additions": 0, "deletions": 30, "changes": 30, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvcle.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvcle.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvcle.c?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -4,30 +4,10 @@\n #include \"cmp_op.inc\"\n \n /* Expected results.  */\n-VECT_VAR_DECL(expected,int,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t       0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,int,16,4) [] = { 0x333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,int,32,2) [] = { 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,int,64,1) [] = { 0x3333333333333333 };\n VECT_VAR_DECL(expected,uint,8,8) [] = { 0xff, 0xff, 0xff, 0xff,\n \t\t\t\t\t0xff, 0xff, 0xff, 0x0 };\n VECT_VAR_DECL(expected,uint,16,4) [] = { 0xffff, 0xffff, 0xffff, 0x0 };\n VECT_VAR_DECL(expected,uint,32,2) [] = { 0xffffffff, 0x0 };\n-VECT_VAR_DECL(expected,uint,64,1) [] = { 0x3333333333333333 };\n-VECT_VAR_DECL(expected,poly,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,2) [] = { 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,int,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,int,16,8) [] = { 0x333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t0x333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,int,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,int,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t0x3333333333333333 };\n VECT_VAR_DECL(expected,uint,8,16) [] = { 0xff, 0xff, 0xff, 0xff,\n \t\t\t\t\t 0xff, 0xff, 0xff, 0xff,\n \t\t\t\t\t 0xff, 0xff, 0xff, 0xff,\n@@ -36,16 +16,6 @@ VECT_VAR_DECL(expected,uint,16,8) [] = { 0xffff, 0xffff, 0xffff, 0xffff,\n \t\t\t\t\t 0xffff, 0xffff, 0xffff, 0x0 };\n VECT_VAR_DECL(expected,uint,32,4) [] = { 0xffffffff, 0xffffffff,\n \t\t\t\t\t 0xffffffff, 0x0 };\n-VECT_VAR_DECL(expected,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t 0x3333333333333333 };\n-VECT_VAR_DECL(expected,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t   0x33333333, 0x33333333 };\n \n VECT_VAR_DECL(expected_uint,uint,8,8) [] = { 0xff, 0xff, 0xff, 0xff,\n \t\t\t\t\t     0x0, 0x0, 0x0, 0x0 };"}, {"sha": "5f7565d16a8f779c46707e1838ee21e3c35b06b4", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vcls.c", "status": "modified", "additions": 14, "deletions": 71, "changes": 85, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvcls.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvcls.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvcls.c?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -6,95 +6,26 @@\n VECT_VAR_DECL(expected,int,8,8) [] = { 0x6, 0x6, 0x6, 0x6, 0x6, 0x6, 0x6, 0x6 };\n VECT_VAR_DECL(expected,int,16,4) [] = { 0x2, 0x2, 0x2, 0x2 };\n VECT_VAR_DECL(expected,int,32,2) [] = { 0x19, 0x19 };\n-VECT_VAR_DECL(expected,int,64,1) [] = { 0x3333333333333333 };\n-VECT_VAR_DECL(expected,uint,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,uint,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,uint,32,2) [] = { 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,uint,64,1) [] = { 0x3333333333333333 };\n-VECT_VAR_DECL(expected,poly,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,2) [] = { 0x33333333, 0x33333333 };\n VECT_VAR_DECL(expected,int,8,16) [] = { 0x7, 0x7, 0x7, 0x7,\n \t\t\t\t\t0x7, 0x7, 0x7, 0x7,\n \t\t\t\t\t0x7, 0x7, 0x7, 0x7,\n \t\t\t\t\t0x7, 0x7, 0x7, 0x7 };\n VECT_VAR_DECL(expected,int,16,8) [] = { 0x2, 0x2, 0x2, 0x2,\n \t\t\t\t\t0x2, 0x2, 0x2, 0x2 };\n VECT_VAR_DECL(expected,int,32,4) [] = { 0x14, 0x14, 0x14, 0x14 };\n-VECT_VAR_DECL(expected,int,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t0x3333333333333333 };\n-VECT_VAR_DECL(expected,uint,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,uint,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,uint,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t 0x3333333333333333 };\n-VECT_VAR_DECL(expected,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t   0x33333333, 0x33333333 };\n \n /* Expected results with negative input.  */\n VECT_VAR_DECL(expected_with_negative,int,8,8) [] = { 0x7, 0x7, 0x7, 0x7,\n \t\t\t\t\t\t     0x7, 0x7, 0x7, 0x7 };\n VECT_VAR_DECL(expected_with_negative,int,16,4) [] = { 0x1, 0x1, 0x1, 0x1 };\n VECT_VAR_DECL(expected_with_negative,int,32,2) [] = { 0x1, 0x1 };\n-VECT_VAR_DECL(expected_with_negative,int,64,1) [] = { 0x3333333333333333 };\n-VECT_VAR_DECL(expected_with_negative,uint,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t      0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected_with_negative,uint,16,4) [] = { 0x3333, 0x3333,\n-\t\t\t\t\t\t       0x3333, 0x3333 };\n-VECT_VAR_DECL(expected_with_negative,uint,32,2) [] = { 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected_with_negative,uint,64,1) [] = { 0x3333333333333333 };\n-VECT_VAR_DECL(expected_with_negative,poly,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t      0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected_with_negative,poly,16,4) [] = { 0x3333, 0x3333,\n-\t\t\t\t\t\t       0x3333, 0x3333 };\n-VECT_VAR_DECL(expected_with_negative,hfloat,32,2) [] = { 0x33333333,\n-\t\t\t\t\t\t\t 0x33333333 };\n VECT_VAR_DECL(expected_with_negative,int,8,16) [] = { 0x0, 0x0, 0x0, 0x0,\n \t\t\t\t\t\t      0x0, 0x0, 0x0, 0x0,\n \t\t\t\t\t\t      0x0, 0x0, 0x0, 0x0,\n \t\t\t\t\t\t      0x0, 0x0, 0x0, 0x0 };\n VECT_VAR_DECL(expected_with_negative,int,16,8) [] = { 0x2, 0x2, 0x2, 0x2,\n \t\t\t\t\t\t      0x2, 0x2, 0x2, 0x2 };\n VECT_VAR_DECL(expected_with_negative,int,32,4) [] = { 0x0, 0x0, 0x0, 0x0 };\n-VECT_VAR_DECL(expected_with_negative,int,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t\t      0x3333333333333333 };\n-VECT_VAR_DECL(expected_with_negative,uint,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t       0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t       0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t       0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected_with_negative,uint,16,8) [] = { 0x3333, 0x3333,\n-\t\t\t\t\t\t       0x3333, 0x3333,\n-\t\t\t\t\t\t       0x3333, 0x3333,\n-\t\t\t\t\t\t       0x3333, 0x3333 };\n-VECT_VAR_DECL(expected_with_negative,uint,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t\t       0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected_with_negative,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t\t       0x3333333333333333 };\n-VECT_VAR_DECL(expected_with_negative,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t       0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t       0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t       0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected_with_negative,poly,16,8) [] = { 0x3333, 0x3333,\n-\t\t\t\t\t\t       0x3333, 0x3333,\n-\t\t\t\t\t\t       0x3333, 0x3333,\n-\t\t\t\t\t\t       0x3333, 0x3333 };\n-VECT_VAR_DECL(expected_with_negative,hfloat,32,4) [] = { 0x33333333,\n-\t\t\t\t\t\t\t 0x33333333,\n-\t\t\t\t\t\t\t 0x33333333,\n-\t\t\t\t\t\t\t 0x33333333 };\n \n #define INSN_NAME vcls\n #define TEST_MSG \"VCLS/VCLSQ\"\n@@ -146,7 +77,13 @@ FNNAME (INSN_NAME)\n   TEST_UNARY_OP(INSN_NAME, q, int, s, 16, 8);\n   TEST_UNARY_OP(INSN_NAME, q, int, s, 32, 4);\n \n-  CHECK_RESULTS (TEST_MSG, \" (positive input)\");\n+#define MSG_POSITIVE \" (positive input)\"\n+  CHECK(TEST_MSG, int, 8, 8, PRIx8, expected, MSG_POSITIVE);\n+  CHECK(TEST_MSG, int, 16, 4, PRIx16, expected, MSG_POSITIVE);\n+  CHECK(TEST_MSG, int, 32, 2, PRIx32, expected, MSG_POSITIVE);\n+  CHECK(TEST_MSG, int, 8, 16, PRIx8, expected, MSG_POSITIVE);\n+  CHECK(TEST_MSG, int, 16, 8, PRIx16, expected, MSG_POSITIVE);\n+  CHECK(TEST_MSG, int, 32, 4, PRIx32, expected, MSG_POSITIVE);\n \n   /* Fill input vector with arbitrary values (negative).  */\n   VDUP(vector, , int, s, 8, 8, 0xFF);\n@@ -164,7 +101,13 @@ FNNAME (INSN_NAME)\n   TEST_UNARY_OP(INSN_NAME, q, int, s, 16, 8);\n   TEST_UNARY_OP(INSN_NAME, q, int, s, 32, 4);\n \n-  CHECK_RESULTS_NAMED (TEST_MSG, expected_with_negative, \" (negative input)\");\n+#define MSG_NEGATIVE \" (negative input)\"\n+  CHECK(TEST_MSG, int, 8, 8, PRIx8, expected_with_negative, MSG_NEGATIVE);\n+  CHECK(TEST_MSG, int, 16, 4, PRIx16, expected_with_negative, MSG_NEGATIVE);\n+  CHECK(TEST_MSG, int, 32, 2, PRIx32, expected_with_negative, MSG_NEGATIVE);\n+  CHECK(TEST_MSG, int, 8, 16, PRIx8, expected_with_negative, MSG_NEGATIVE);\n+  CHECK(TEST_MSG, int, 16, 8, PRIx16, expected_with_negative, MSG_NEGATIVE);\n+  CHECK(TEST_MSG, int, 32, 4, PRIx32, expected_with_negative, MSG_NEGATIVE);\n }\n \n int main (void)"}, {"sha": "6ef2b4c6ed30db0e16f752ae4ba1c3be4ef638b2", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vclt.c", "status": "modified", "additions": 0, "deletions": 30, "changes": 30, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvclt.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvclt.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvclt.c?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -4,47 +4,17 @@\n #include \"cmp_op.inc\"\n \n /* Expected results.  */\n-VECT_VAR_DECL(expected,int,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t       0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,int,16,4) [] = { 0x333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,int,32,2) [] = { 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,int,64,1) [] = { 0x3333333333333333 };\n VECT_VAR_DECL(expected,uint,8,8) [] = { 0xff, 0xff, 0xff, 0xff,\n \t\t\t\t\t0xff, 0xff, 0x0, 0x0 };\n VECT_VAR_DECL(expected,uint,16,4) [] = { 0xffff, 0xffff, 0x0, 0x0 };\n VECT_VAR_DECL(expected,uint,32,2) [] = { 0x0, 0x0 };\n-VECT_VAR_DECL(expected,uint,64,1) [] = { 0x3333333333333333 };\n-VECT_VAR_DECL(expected,poly,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,2) [] = { 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,int,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,int,16,8) [] = { 0x333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t0x333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,int,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,int,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t0x3333333333333333 };\n VECT_VAR_DECL(expected,uint,8,16) [] = { 0xff, 0xff, 0xff, 0xff,\n \t\t\t\t\t 0xff, 0xff, 0xff, 0xff,\n \t\t\t\t\t 0xff, 0xff, 0xff, 0xff,\n \t\t\t\t\t 0x0, 0x0, 0x0, 0x0 };\n VECT_VAR_DECL(expected,uint,16,8) [] = { 0xffff, 0xffff, 0xffff, 0xffff,\n \t\t\t\t\t 0xffff, 0xffff, 0x0, 0x0 };\n VECT_VAR_DECL(expected,uint,32,4) [] = { 0xffffffff, 0xffffffff, 0x0, 0x0 };\n-VECT_VAR_DECL(expected,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t 0x3333333333333333 };\n-VECT_VAR_DECL(expected,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t   0x33333333, 0x33333333 };\n \n VECT_VAR_DECL(expected_uint,uint,8,8) [] = { 0xff, 0xff, 0xff, 0x0,\n \t\t\t\t\t     0x0, 0x0, 0x0, 0x0 };"}, {"sha": "5d5e93295e05b12407a4f2f5eb4e9f45387312a2", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vclz.c", "status": "modified", "additions": 25, "deletions": 38, "changes": 63, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvclz.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvclz.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvclz.c?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -6,79 +6,43 @@\n VECT_VAR_DECL(expected,int,8,8) [] = { 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 };\n VECT_VAR_DECL(expected,int,16,4) [] = { 0x3, 0x3, 0x3, 0x3 };\n VECT_VAR_DECL(expected,int,32,2) [] = { 0x11, 0x11 };\n-VECT_VAR_DECL(expected,int,64,1) [] = { 0x3333333333333333 };\n VECT_VAR_DECL(expected,uint,8,8) [] = { 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2 };\n VECT_VAR_DECL(expected,uint,16,4) [] = { 0x0, 0x0, 0x0, 0x0 };\n VECT_VAR_DECL(expected,uint,32,2) [] = { 0x5, 0x5 };\n-VECT_VAR_DECL(expected,uint,64,1) [] = { 0x3333333333333333 };\n-VECT_VAR_DECL(expected,poly,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,2) [] = { 0x33333333, 0x33333333 };\n VECT_VAR_DECL(expected,int,8,16) [] = { 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2,\n \t\t\t\t\t0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2 };\n VECT_VAR_DECL(expected,int,16,8) [] = { 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3 };\n VECT_VAR_DECL(expected,int,32,4) [] = { 0x3, 0x3, 0x3, 0x3 };\n-VECT_VAR_DECL(expected,int,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t0x3333333333333333 };\n VECT_VAR_DECL(expected,uint,8,16) [] = { 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3,\n \t\t\t\t\t 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3 };\n VECT_VAR_DECL(expected,uint,16,8) [] = { 0xd, 0xd, 0xd, 0xd,\n \t\t\t\t\t 0xd, 0xd, 0xd, 0xd };\n VECT_VAR_DECL(expected,uint,32,4) [] = { 0x1f, 0x1f, 0x1f, 0x1f };\n-VECT_VAR_DECL(expected,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t 0x3333333333333333 };\n-VECT_VAR_DECL(expected,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t   0x33333333, 0x33333333 };\n \n \n /* Expected results with input=0.  */\n VECT_VAR_DECL(expected_with_0,int,8,8) [] = { 0x8, 0x8, 0x8, 0x8,\n \t\t\t\t\t      0x8, 0x8, 0x8, 0x8 };\n VECT_VAR_DECL(expected_with_0,int,16,4) [] = { 0x10, 0x10, 0x10, 0x10 };\n VECT_VAR_DECL(expected_with_0,int,32,2) [] = { 0x20, 0x20 };\n-VECT_VAR_DECL(expected_with_0,int,64,1) [] = { 0x3333333333333333 };\n VECT_VAR_DECL(expected_with_0,uint,8,8) [] = { 0x8, 0x8, 0x8, 0x8,\n \t\t\t\t\t       0x8, 0x8, 0x8, 0x8 };\n VECT_VAR_DECL(expected_with_0,uint,16,4) [] = { 0x10, 0x10, 0x10, 0x10 };\n VECT_VAR_DECL(expected_with_0,uint,32,2) [] = { 0x20, 0x20 };\n-VECT_VAR_DECL(expected_with_0,uint,64,1) [] = { 0x3333333333333333 };\n-VECT_VAR_DECL(expected_with_0,poly,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t       0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected_with_0,poly,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected_with_0,hfloat,32,2) [] = { 0x33333333, 0x33333333 };\n VECT_VAR_DECL(expected_with_0,int,8,16) [] = { 0x8, 0x8, 0x8, 0x8,\n \t\t\t\t\t       0x8, 0x8, 0x8, 0x8,\n \t\t\t\t\t       0x8, 0x8, 0x8, 0x8,\n \t\t\t\t\t       0x8, 0x8, 0x8, 0x8 };\n VECT_VAR_DECL(expected_with_0,int,16,8) [] = { 0x10, 0x10, 0x10, 0x10,\n \t\t\t\t\t       0x10, 0x10, 0x10, 0x10 };\n VECT_VAR_DECL(expected_with_0,int,32,4) [] = { 0x20, 0x20, 0x20, 0x20 };\n-VECT_VAR_DECL(expected_with_0,int,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t       0x3333333333333333 };\n VECT_VAR_DECL(expected_with_0,uint,8,16) [] = { 0x8, 0x8, 0x8, 0x8,\n \t\t\t\t\t\t0x8, 0x8, 0x8, 0x8,\n \t\t\t\t\t\t0x8, 0x8, 0x8, 0x8,\n \t\t\t\t\t\t0x8, 0x8, 0x8, 0x8 };\n VECT_VAR_DECL(expected_with_0,uint,16,8) [] = { 0x10, 0x10, 0x10, 0x10,\n \t\t\t\t\t\t0x10, 0x10, 0x10, 0x10 };\n VECT_VAR_DECL(expected_with_0,uint,32,4) [] = { 0x20, 0x20, 0x20, 0x20 };\n-VECT_VAR_DECL(expected_with_0,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t\t0x3333333333333333 };\n-VECT_VAR_DECL(expected_with_0,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected_with_0,poly,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t\t0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected_with_0,hfloat,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t\t  0x33333333, 0x33333333 };\n \n #define INSN_NAME vclz\n #define TEST_MSG \"VCLZ/VCLZQ\"\n@@ -154,7 +118,18 @@ FNNAME (INSN_NAME)\n   TEST_UNARY_OP(INSN_NAME, q, uint, u, 16, 8);\n   TEST_UNARY_OP(INSN_NAME, q, uint, u, 32, 4);\n \n-  CHECK_RESULTS (TEST_MSG, \"\");\n+  CHECK(TEST_MSG, int, 8, 8, PRIx8, expected, \"\");\n+  CHECK(TEST_MSG, int, 16, 4, PRIx16, expected, \"\");\n+  CHECK(TEST_MSG, int, 32, 2, PRIx32, expected, \"\");\n+  CHECK(TEST_MSG, uint, 8, 8, PRIx8, expected, \"\");\n+  CHECK(TEST_MSG, uint, 16, 4, PRIx16, expected, \"\");\n+  CHECK(TEST_MSG, uint, 32, 2, PRIx32, expected, \"\");\n+  CHECK(TEST_MSG, int, 8, 16, PRIx8, expected, \"\");\n+  CHECK(TEST_MSG, int, 16, 8, PRIx16, expected, \"\");\n+  CHECK(TEST_MSG, int, 32, 4, PRIx32, expected, \"\");\n+  CHECK(TEST_MSG, uint, 8, 16, PRIx8, expected, \"\");\n+  CHECK(TEST_MSG, uint, 16, 8, PRIx16, expected, \"\");\n+  CHECK(TEST_MSG, uint, 32, 4, PRIx32, expected, \"\");\n \n   /* Test with zero as input.  */\n   VDUP(vector, , int, s, 8, 8, 0);\n@@ -184,7 +159,19 @@ FNNAME (INSN_NAME)\n   TEST_UNARY_OP(INSN_NAME, q, uint, u, 16, 8);\n   TEST_UNARY_OP(INSN_NAME, q, uint, u, 32, 4);\n \n-  CHECK_RESULTS_NAMED (TEST_MSG, expected_with_0, \" (input=0)\");\n+#define MSG_ZERO \" (input=0)\"\n+  CHECK(TEST_MSG, int, 8, 8, PRIx8, expected_with_0, MSG_ZERO);\n+  CHECK(TEST_MSG, int, 16, 4, PRIx16, expected_with_0, MSG_ZERO);\n+  CHECK(TEST_MSG, int, 32, 2, PRIx32, expected_with_0, MSG_ZERO);\n+  CHECK(TEST_MSG, uint, 8, 8, PRIx8, expected_with_0, MSG_ZERO);\n+  CHECK(TEST_MSG, uint, 16, 4, PRIx16, expected_with_0, MSG_ZERO);\n+  CHECK(TEST_MSG, uint, 32, 2, PRIx32, expected_with_0, MSG_ZERO);\n+  CHECK(TEST_MSG, int, 8, 16, PRIx8, expected_with_0, MSG_ZERO);\n+  CHECK(TEST_MSG, int, 16, 8, PRIx16, expected_with_0, MSG_ZERO);\n+  CHECK(TEST_MSG, int, 32, 4, PRIx32, expected_with_0, MSG_ZERO);\n+  CHECK(TEST_MSG, uint, 8, 16, PRIx8, expected_with_0, MSG_ZERO);\n+  CHECK(TEST_MSG, uint, 16, 8, PRIx16, expected_with_0, MSG_ZERO);\n+  CHECK(TEST_MSG, uint, 32, 4, PRIx32, expected_with_0, MSG_ZERO);\n }\n \n int main (void)"}, {"sha": "ddc0865a3700eccd6cb61fb8af2430732649f313", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vcnt.c", "status": "modified", "additions": 6, "deletions": 24, "changes": 30, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvcnt.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvcnt.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvcnt.c?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -4,37 +4,14 @@\n \n /* Expected results.  */\n VECT_VAR_DECL(expected,int,8,8) [] = { 0x8, 0x8, 0x8, 0x8, 0x8, 0x8, 0x8, 0x8 };\n-VECT_VAR_DECL(expected,int,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,int,32,2) [] = { 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,int,64,1) [] = { 0x3333333333333333 };\n VECT_VAR_DECL(expected,uint,8,8) [] = { 0x4, 0x4, 0x4, 0x4, 0x4, 0x4, 0x4, 0x4 };\n-VECT_VAR_DECL(expected,uint,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,uint,32,2) [] = { 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,uint,64,1) [] = { 0x3333333333333333 };\n VECT_VAR_DECL(expected,poly,8,8) [] = { 0x4, 0x4, 0x4, 0x4, 0x4, 0x4, 0x4, 0x4 };\n-VECT_VAR_DECL(expected,poly,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,2) [] = { 0x33333333, 0x33333333 };\n VECT_VAR_DECL(expected,int,8,16) [] = { 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0,\n \t\t\t\t\t0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 };\n-VECT_VAR_DECL(expected,int,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,int,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,int,64,2) [] = { 0x3333333333333333, 0x3333333333333333 };\n VECT_VAR_DECL(expected,uint,8,16) [] = { 0x6, 0x6, 0x6, 0x6, 0x6, 0x6, 0x6, 0x6,\n \t\t\t\t\t 0x6, 0x6, 0x6, 0x6, 0x6, 0x6, 0x6, 0x6 };\n-VECT_VAR_DECL(expected,uint,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,uint,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t 0x3333333333333333 };\n VECT_VAR_DECL(expected,poly,8,16) [] = { 0x6, 0x6, 0x6, 0x6, 0x6, 0x6, 0x6, 0x6,\n \t\t\t\t\t 0x6, 0x6, 0x6, 0x6, 0x6, 0x6, 0x6, 0x6 };\n-VECT_VAR_DECL(expected,poly,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t   0x33333333, 0x33333333 };\n \n #define INSN_NAME vcnt\n #define TEST_MSG \"VCNT/VCNTQ\"\n@@ -86,7 +63,12 @@ FNNAME (INSN_NAME)\n   TEST_UNARY_OP(INSN_NAME, q, uint, u, 8, 16);\n   TEST_UNARY_OP(INSN_NAME, q, poly, p, 8, 16);\n \n-  CHECK_RESULTS (TEST_MSG, \"\");\n+  CHECK(TEST_MSG, int, 8, 8, PRIx8, expected, \"\");\n+  CHECK(TEST_MSG, uint, 8, 8, PRIx8, expected, \"\");\n+  CHECK(TEST_MSG, poly, 8, 8, PRIx8, expected, \"\");\n+  CHECK(TEST_MSG, int, 8, 16, PRIx8, expected, \"\");\n+  CHECK(TEST_MSG, uint, 8, 16, PRIx8, expected, \"\");\n+  CHECK(TEST_MSG, poly, 8, 16, PRIx8, expected, \"\");\n }\n \n int main (void)"}, {"sha": "295768a0348185c663994c8361d063454cc8467a", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vcombine.c", "status": "modified", "additions": 11, "deletions": 15, "changes": 26, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvcombine.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvcombine.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvcombine.c?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -3,20 +3,6 @@\n #include \"compute-ref-data.h\"\n \n /* Expected results.  */\n-VECT_VAR_DECL(expected,int,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t       0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,int,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,int,32,2) [] = { 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,int,64,1) [] = { 0x3333333333333333 };\n-VECT_VAR_DECL(expected,uint,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,uint,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,uint,32,2) [] = { 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,uint,64,1) [] = { 0x3333333333333333 };\n-VECT_VAR_DECL(expected,poly,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,2) [] = { 0x33333333, 0x33333333 };\n VECT_VAR_DECL(expected,int,8,16) [] = { 0xf0, 0xf1, 0xf2, 0xf3,\n \t\t\t\t\t0xf4, 0xf5, 0xf6, 0xf7,\n \t\t\t\t\t0x11, 0x11, 0x11, 0x11,\n@@ -88,7 +74,17 @@ void exec_vcombine (void)\n   TEST_VCOMBINE(poly, p, 16, 4, 8);\n   TEST_VCOMBINE(float, f, 32, 2, 4);\n \n-  CHECK_RESULTS (TEST_MSG, \"\");\n+  CHECK(TEST_MSG, int, 8, 16, PRIx8, expected, \"\");\n+  CHECK(TEST_MSG, int, 16, 8, PRIx16, expected, \"\");\n+  CHECK(TEST_MSG, int, 32, 4, PRIx32, expected, \"\");\n+  CHECK(TEST_MSG, int, 64, 2, PRIx64, expected, \"\");\n+  CHECK(TEST_MSG, uint, 8, 16, PRIx8, expected, \"\");\n+  CHECK(TEST_MSG, uint, 16, 8, PRIx16, expected, \"\");\n+  CHECK(TEST_MSG, uint, 32, 4, PRIx32, expected, \"\");\n+  CHECK(TEST_MSG, uint, 64, 2, PRIx64, expected, \"\");\n+  CHECK(TEST_MSG, poly, 8, 16, PRIx8, expected, \"\");\n+  CHECK(TEST_MSG, poly, 16, 8, PRIx16, expected, \"\");\n+  CHECK_FP(TEST_MSG, float, 32, 4, PRIx32, expected, \"\");\n }\n \n int main (void)"}, {"sha": "b2289d3a628245835f8359c8770d83b15b13e931", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vcreate.c", "status": "modified", "additions": 11, "deletions": 29, "changes": 40, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvcreate.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvcreate.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvcreate.c?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -17,34 +17,6 @@ VECT_VAR_DECL(expected,poly,8,8) [] = { 0xf0, 0xde, 0xbc, 0x9a,\n \t\t\t\t\t0x78, 0x56, 0x34, 0x12 };\n VECT_VAR_DECL(expected,poly,16,4) [] = { 0xdef0, 0x9abc, 0x5678, 0x1234 };\n VECT_VAR_DECL(expected,hfloat,32,2) [] = { 0x9abcdef0, 0x12345678 };\n-VECT_VAR_DECL(expected,int,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,int,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,int,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,int,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t0x3333333333333333 };\n-VECT_VAR_DECL(expected,uint,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,uint,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,uint,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t 0x3333333333333333 };\n-VECT_VAR_DECL(expected,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t   0x33333333, 0x33333333 };\n \n #define INSN_NAME vcreate\n #define TEST_MSG \"VCREATE\"\n@@ -113,7 +85,17 @@ FNNAME (INSN_NAME)\n   TEST_VCREATE(poly, p, 8, 8);\n   TEST_VCREATE(poly, p, 16, 4);\n \n-  CHECK_RESULTS (TEST_MSG, \"\");\n+  CHECK(TEST_MSG, int, 8, 8, PRIx8, expected, \"\");\n+  CHECK(TEST_MSG, int, 16, 4, PRIx16, expected, \"\");\n+  CHECK(TEST_MSG, int, 32, 2, PRIx32, expected, \"\");\n+  CHECK(TEST_MSG, int, 64, 1, PRIx64, expected, \"\");\n+  CHECK(TEST_MSG, uint, 8, 8, PRIx8, expected, \"\");\n+  CHECK(TEST_MSG, uint, 16, 4, PRIx16, expected, \"\");\n+  CHECK(TEST_MSG, uint, 32, 2, PRIx32, expected, \"\");\n+  CHECK(TEST_MSG, uint, 64, 1, PRIx64, expected, \"\");\n+  CHECK(TEST_MSG, poly, 8, 8, PRIx8, expected, \"\");\n+  CHECK(TEST_MSG, poly, 16, 4, PRIx16, expected, \"\");\n+  CHECK_FP(TEST_MSG, float, 32, 2, PRIx32, expected, \"\");\n }\n \n int main (void)"}, {"sha": "5e30c251a4d9c0a14cdbd2a77feb6a63e01bb842", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/veor.c", "status": "modified", "additions": 0, "deletions": 12, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fveor.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fveor.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fveor.c?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -14,10 +14,6 @@ VECT_VAR_DECL(expected,uint,8,8) [] = { 0xe4, 0xe5, 0xe6, 0xe7,\n VECT_VAR_DECL(expected,uint,16,4) [] = { 0xffee, 0xffef, 0xffec, 0xffed };\n VECT_VAR_DECL(expected,uint,32,2) [] = { 0xffffffd8, 0xffffffd9 };\n VECT_VAR_DECL(expected,uint,64,1) [] = { 0xfffffffffffffff2 };\n-VECT_VAR_DECL(expected,poly,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,2) [] = { 0x33333333, 0x33333333 };\n VECT_VAR_DECL(expected,int,8,16) [] = { 0x6, 0x7, 0x4, 0x5,\n \t\t\t\t\t0x2, 0x3, 0x0, 0x1,\n \t\t\t\t\t0xe, 0xf, 0xc, 0xd,\n@@ -37,11 +33,3 @@ VECT_VAR_DECL(expected,uint,32,4) [] = { 0xffffffc7, 0xffffffc6,\n \t\t\t\t\t 0xffffffc5, 0xffffffc4 };\n VECT_VAR_DECL(expected,uint,64,2) [] = { 0xfffffffffffffff3,\n \t\t\t\t\t 0xfffffffffffffff2 };\n-VECT_VAR_DECL(expected,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t   0x33333333, 0x33333333 };"}, {"sha": "d7581125edd133877cedbdf2bb7262d9f93337fd", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vget_high.c", "status": "modified", "additions": 11, "deletions": 29, "changes": 40, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvget_high.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvget_high.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvget_high.c?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -17,34 +17,6 @@ VECT_VAR_DECL(expected,poly,8,8) [] = { 0xf8, 0xf9, 0xfa, 0xfb,\n \t\t\t\t\t0xfc, 0xfd, 0xfe, 0xff };\n VECT_VAR_DECL(expected,poly,16,4) [] = { 0xfff4, 0xfff5, 0xfff6, 0xfff7 };\n VECT_VAR_DECL(expected,hfloat,32,2) [] = { 0xc1600000, 0xc1500000 };\n-VECT_VAR_DECL(expected,int,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,int,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,int,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,int,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t0x3333333333333333 };\n-VECT_VAR_DECL(expected,uint,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,uint,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,uint,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t 0x3333333333333333 };\n-VECT_VAR_DECL(expected,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t   0x33333333, 0x33333333 };\n \n #define TEST_MSG \"VGET_HIGH\"\n void exec_vget_high (void)\n@@ -76,7 +48,17 @@ void exec_vget_high (void)\n   TEST_VGET_HIGH(poly, p, 16, 4, 8);\n   TEST_VGET_HIGH(float, f, 32, 2, 4);\n \n-  CHECK_RESULTS (TEST_MSG, \"\");\n+  CHECK(TEST_MSG, int, 8, 8, PRIx8, expected, \"\");\n+  CHECK(TEST_MSG, int, 16, 4, PRIx16, expected, \"\");\n+  CHECK(TEST_MSG, int, 32, 2, PRIx32, expected, \"\");\n+  CHECK(TEST_MSG, int, 64, 1, PRIx64, expected, \"\");\n+  CHECK(TEST_MSG, uint, 8, 8, PRIx8, expected, \"\");\n+  CHECK(TEST_MSG, uint, 16, 4, PRIx16, expected, \"\");\n+  CHECK(TEST_MSG, uint, 32, 2, PRIx32, expected, \"\");\n+  CHECK(TEST_MSG, uint, 64, 1, PRIx64, expected, \"\");\n+  CHECK(TEST_MSG, poly, 8, 8, PRIx8, expected, \"\");\n+  CHECK(TEST_MSG, poly, 16, 4, PRIx16, expected, \"\");\n+  CHECK_FP(TEST_MSG, float, 32, 2, PRIx32, expected, \"\");\n }\n \n int main (void)"}, {"sha": "12ecfc21ba03225ddd9c9d88eec64c2f6774227f", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vget_low.c", "status": "modified", "additions": 11, "deletions": 29, "changes": 40, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvget_low.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvget_low.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvget_low.c?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -17,34 +17,6 @@ VECT_VAR_DECL(expected,poly,8,8) [] = { 0xf0, 0xf1, 0xf2, 0xf3,\n \t\t\t\t\t0xf4, 0xf5, 0xf6, 0xf7 };\n VECT_VAR_DECL(expected,poly,16,4) [] = { 0xfff0, 0xfff1, 0xfff2, 0xfff3 };\n VECT_VAR_DECL(expected,hfloat,32,2) [] = { 0xc1800000, 0xc1700000 };\n-VECT_VAR_DECL(expected,int,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,int,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,int,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,int,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t0x3333333333333333 };\n-VECT_VAR_DECL(expected,uint,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,uint,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,uint,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t 0x3333333333333333 };\n-VECT_VAR_DECL(expected,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t   0x33333333, 0x33333333 };\n \n #define TEST_MSG \"VGET_LOW\"\n void exec_vget_low (void)\n@@ -76,7 +48,17 @@ void exec_vget_low (void)\n   TEST_VGET_LOW(poly, p, 16, 4, 8);\n   TEST_VGET_LOW(float, f, 32, 2, 4);\n \n-  CHECK_RESULTS (TEST_MSG, \"\");\n+  CHECK(TEST_MSG, int, 8, 8, PRIx8, expected, \"\");\n+  CHECK(TEST_MSG, int, 16, 4, PRIx16, expected, \"\");\n+  CHECK(TEST_MSG, int, 32, 2, PRIx32, expected, \"\");\n+  CHECK(TEST_MSG, int, 64, 1, PRIx64, expected, \"\");\n+  CHECK(TEST_MSG, uint, 8, 8, PRIx8, expected, \"\");\n+  CHECK(TEST_MSG, uint, 16, 4, PRIx16, expected, \"\");\n+  CHECK(TEST_MSG, uint, 32, 2, PRIx32, expected, \"\");\n+  CHECK(TEST_MSG, uint, 64, 1, PRIx64, expected, \"\");\n+  CHECK(TEST_MSG, poly, 8, 8, PRIx8, expected, \"\");\n+  CHECK(TEST_MSG, poly, 16, 4, PRIx16, expected, \"\");\n+  CHECK_FP(TEST_MSG, float, 32, 2, PRIx32, expected, \"\");\n }\n \n int main (void)"}, {"sha": "f20aa03f51b770db68bc2e48181fcfb50f025f55", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vldX.c", "status": "modified", "additions": 35, "deletions": 45, "changes": 80, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2FvldX.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2FvldX.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2FvldX.c?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -27,8 +27,6 @@ VECT_VAR_DECL(expected_vld2_0,int,16,8) [] = { 0xfff0, 0xfff1, 0xfff2, 0xfff3,\n \t\t\t\t\t       0xfff4, 0xfff5, 0xfff6, 0xfff7 };\n VECT_VAR_DECL(expected_vld2_0,int,32,4) [] = { 0xfffffff0, 0xfffffff1,\n \t\t\t\t\t       0xfffffff2, 0xfffffff3 };\n-VECT_VAR_DECL(expected_vld2_0,int,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t       0x3333333333333333 };\n VECT_VAR_DECL(expected_vld2_0,uint,8,16) [] = { 0xf0, 0xf1, 0xf2, 0xf3,\n \t\t\t\t\t\t0xf4, 0xf5, 0xf6, 0xf7,\n \t\t\t\t\t\t0xf8, 0xf9, 0xfa, 0xfb,\n@@ -37,8 +35,6 @@ VECT_VAR_DECL(expected_vld2_0,uint,16,8) [] = { 0xfff0, 0xfff1, 0xfff2, 0xfff3,\n \t\t\t\t\t\t0xfff4, 0xfff5, 0xfff6, 0xfff7 };\n VECT_VAR_DECL(expected_vld2_0,uint,32,4) [] = { 0xfffffff0, 0xfffffff1,\n \t\t\t\t\t\t0xfffffff2, 0xfffffff3 };\n-VECT_VAR_DECL(expected_vld2_0,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t\t0x3333333333333333 };\n VECT_VAR_DECL(expected_vld2_0,poly,8,16) [] = { 0xf0, 0xf1, 0xf2, 0xf3,\n \t\t\t\t\t\t0xf4, 0xf5, 0xf6, 0xf7,\n \t\t\t\t\t\t0xf8, 0xf9, 0xfa, 0xfb,\n@@ -71,8 +67,6 @@ VECT_VAR_DECL(expected_vld2_1,int,16,8) [] = { 0xfff8, 0xfff9, 0xfffa, 0xfffb,\n \t\t\t\t\t       0xfffc, 0xfffd, 0xfffe, 0xffff };\n VECT_VAR_DECL(expected_vld2_1,int,32,4) [] = { 0xfffffff4, 0xfffffff5,\n \t\t\t\t\t       0xfffffff6, 0xfffffff7 };\n-VECT_VAR_DECL(expected_vld2_1,int,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t       0x3333333333333333 };\n VECT_VAR_DECL(expected_vld2_1,uint,8,16) [] = { 0x0, 0x1, 0x2, 0x3,\n \t\t\t\t\t\t0x4, 0x5, 0x6, 0x7,\n \t\t\t\t\t\t0x8, 0x9, 0xa, 0xb,\n@@ -81,8 +75,6 @@ VECT_VAR_DECL(expected_vld2_1,uint,16,8) [] = { 0xfff8, 0xfff9, 0xfffa, 0xfffb,\n \t\t\t\t\t\t0xfffc, 0xfffd, 0xfffe, 0xffff };\n VECT_VAR_DECL(expected_vld2_1,uint,32,4) [] = { 0xfffffff4, 0xfffffff5,\n \t\t\t\t\t\t0xfffffff6, 0xfffffff7 };\n-VECT_VAR_DECL(expected_vld2_1,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t\t0x3333333333333333 };\n VECT_VAR_DECL(expected_vld2_1,poly,8,16) [] = { 0x0, 0x1, 0x2, 0x3,\n \t\t\t\t\t\t0x4, 0x5, 0x6, 0x7,\n \t\t\t\t\t\t0x8, 0x9, 0xa, 0xb,\n@@ -115,8 +107,6 @@ VECT_VAR_DECL(expected_vld3_0,int,16,8) [] = { 0xfff0, 0xfff1, 0xfff2, 0xfff3,\n \t\t\t\t\t       0xfff4, 0xfff5, 0xfff6, 0xfff7 };\n VECT_VAR_DECL(expected_vld3_0,int,32,4) [] = { 0xfffffff0, 0xfffffff1,\n \t\t\t\t\t       0xfffffff2, 0xfffffff3 };\n-VECT_VAR_DECL(expected_vld3_0,int,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t       0x3333333333333333 };\n VECT_VAR_DECL(expected_vld3_0,uint,8,16) [] = { 0xf0, 0xf1, 0xf2, 0xf3,\n \t\t\t\t\t\t0xf4, 0xf5, 0xf6, 0xf7,\n \t\t\t\t\t\t0xf8, 0xf9, 0xfa, 0xfb,\n@@ -125,8 +115,6 @@ VECT_VAR_DECL(expected_vld3_0,uint,16,8) [] = { 0xfff0, 0xfff1, 0xfff2, 0xfff3,\n \t\t\t\t\t\t0xfff4, 0xfff5, 0xfff6, 0xfff7 };\n VECT_VAR_DECL(expected_vld3_0,uint,32,4) [] = { 0xfffffff0, 0xfffffff1,\n \t\t\t\t\t\t0xfffffff2, 0xfffffff3 };\n-VECT_VAR_DECL(expected_vld3_0,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t\t0x3333333333333333 };\n VECT_VAR_DECL(expected_vld3_0,poly,8,16) [] = { 0xf0, 0xf1, 0xf2, 0xf3,\n \t\t\t\t\t\t0xf4, 0xf5, 0xf6, 0xf7,\n \t\t\t\t\t\t0xf8, 0xf9, 0xfa, 0xfb,\n@@ -159,8 +147,6 @@ VECT_VAR_DECL(expected_vld3_1,int,16,8) [] = { 0xfff8, 0xfff9, 0xfffa, 0xfffb,\n \t\t\t\t\t       0xfffc, 0xfffd, 0xfffe, 0xffff };\n VECT_VAR_DECL(expected_vld3_1,int,32,4) [] = { 0xfffffff4, 0xfffffff5,\n \t\t\t\t\t       0xfffffff6, 0xfffffff7 };\n-VECT_VAR_DECL(expected_vld3_1,int,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t       0x3333333333333333 };\n VECT_VAR_DECL(expected_vld3_1,uint,8,16) [] = { 0x0, 0x1, 0x2, 0x3,\n \t\t\t\t\t\t0x4, 0x5, 0x6, 0x7,\n \t\t\t\t\t\t0x8, 0x9, 0xa, 0xb,\n@@ -169,8 +155,6 @@ VECT_VAR_DECL(expected_vld3_1,uint,16,8) [] = { 0xfff8, 0xfff9, 0xfffa, 0xfffb,\n \t\t\t\t\t\t0xfffc, 0xfffd, 0xfffe, 0xffff };\n VECT_VAR_DECL(expected_vld3_1,uint,32,4) [] = { 0xfffffff4, 0xfffffff5,\n \t\t\t\t\t\t0xfffffff6, 0xfffffff7 };\n-VECT_VAR_DECL(expected_vld3_1,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t\t0x3333333333333333 };\n VECT_VAR_DECL(expected_vld3_1,poly,8,16) [] = { 0x0, 0x1, 0x2, 0x3,\n \t\t\t\t\t\t0x4, 0x5, 0x6, 0x7,\n \t\t\t\t\t\t0x8, 0x9, 0xa, 0xb,\n@@ -206,8 +190,6 @@ VECT_VAR_DECL(expected_vld3_2,int,16,8) [] = { 0x0, 0x1, 0x2, 0x3,\n \t\t\t\t\t       0x4, 0x5, 0x6, 0x7 };\n VECT_VAR_DECL(expected_vld3_2,int,32,4) [] = { 0xfffffff8, 0xfffffff9,\n \t\t\t\t\t       0xfffffffa, 0xfffffffb };\n-VECT_VAR_DECL(expected_vld3_2,int,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t       0x3333333333333333 };\n VECT_VAR_DECL(expected_vld3_2,uint,8,16) [] = { 0x10, 0x11, 0x12, 0x13,\n \t\t\t\t\t\t0x14, 0x15, 0x16, 0x17,\n \t\t\t\t\t\t0x18, 0x19, 0x1a, 0x1b,\n@@ -216,8 +198,6 @@ VECT_VAR_DECL(expected_vld3_2,uint,16,8) [] = { 0x0, 0x1, 0x2, 0x3,\n \t\t\t\t\t\t0x4, 0x5, 0x6, 0x7 };\n VECT_VAR_DECL(expected_vld3_2,uint,32,4) [] = { 0xfffffff8, 0xfffffff9,\n \t\t\t\t\t\t0xfffffffa, 0xfffffffb };\n-VECT_VAR_DECL(expected_vld3_2,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t\t0x3333333333333333 };\n VECT_VAR_DECL(expected_vld3_2,poly,8,16) [] = { 0x10, 0x11, 0x12, 0x13,\n \t\t\t\t\t\t0x14, 0x15, 0x16, 0x17,\n \t\t\t\t\t\t0x18, 0x19, 0x1a, 0x1b,\n@@ -252,8 +232,6 @@ VECT_VAR_DECL(expected_vld4_0,int,16,8) [] = { 0xfff0, 0xfff1, 0xfff2, 0xfff3,\n \t\t\t\t\t       0xfff4, 0xfff5, 0xfff6, 0xfff7 };\n VECT_VAR_DECL(expected_vld4_0,int,32,4) [] = { 0xfffffff0, 0xfffffff1,\n \t\t\t\t\t       0xfffffff2, 0xfffffff3 };\n-VECT_VAR_DECL(expected_vld4_0,int,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t       0x3333333333333333 };\n VECT_VAR_DECL(expected_vld4_0,uint,8,16) [] = { 0xf0, 0xf1, 0xf2, 0xf3,\n \t\t\t\t\t\t0xf4, 0xf5, 0xf6, 0xf7,\n \t\t\t\t\t\t0xf8, 0xf9, 0xfa, 0xfb,\n@@ -262,8 +240,6 @@ VECT_VAR_DECL(expected_vld4_0,uint,16,8) [] = { 0xfff0, 0xfff1, 0xfff2, 0xfff3,\n \t\t\t\t\t\t0xfff4, 0xfff5, 0xfff6, 0xfff7 };\n VECT_VAR_DECL(expected_vld4_0,uint,32,4) [] = { 0xfffffff0, 0xfffffff1,\n \t\t\t\t\t\t0xfffffff2, 0xfffffff3 };\n-VECT_VAR_DECL(expected_vld4_0,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t\t0x3333333333333333 };\n VECT_VAR_DECL(expected_vld4_0,poly,8,16) [] = { 0xf0, 0xf1, 0xf2, 0xf3,\n \t\t\t\t\t\t0xf4, 0xf5, 0xf6, 0xf7,\n \t\t\t\t\t\t0xf8, 0xf9, 0xfa, 0xfb,\n@@ -296,8 +272,6 @@ VECT_VAR_DECL(expected_vld4_1,int,16,8) [] = { 0xfff8, 0xfff9, 0xfffa, 0xfffb,\n \t\t\t\t\t       0xfffc, 0xfffd, 0xfffe, 0xffff };\n VECT_VAR_DECL(expected_vld4_1,int,32,4) [] = { 0xfffffff4, 0xfffffff5,\n \t\t\t\t\t       0xfffffff6, 0xfffffff7 };\n-VECT_VAR_DECL(expected_vld4_1,int,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t       0x3333333333333333 };\n VECT_VAR_DECL(expected_vld4_1,uint,8,16) [] = { 0x0, 0x1, 0x2, 0x3,\n \t\t\t\t\t\t0x4, 0x5, 0x6, 0x7,\n \t\t\t\t\t\t0x8, 0x9, 0xa, 0xb,\n@@ -306,8 +280,6 @@ VECT_VAR_DECL(expected_vld4_1,uint,16,8) [] = { 0xfff8, 0xfff9, 0xfffa, 0xfffb,\n \t\t\t\t\t\t0xfffc, 0xfffd, 0xfffe, 0xffff };\n VECT_VAR_DECL(expected_vld4_1,uint,32,4) [] = { 0xfffffff4, 0xfffffff5,\n \t\t\t\t\t\t0xfffffff6, 0xfffffff7 };\n-VECT_VAR_DECL(expected_vld4_1,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t\t0x3333333333333333 };\n VECT_VAR_DECL(expected_vld4_1,poly,8,16) [] = { 0x0, 0x1, 0x2, 0x3,\n \t\t\t\t\t\t0x4, 0x5, 0x6, 0x7,\n \t\t\t\t\t\t0x8, 0x9, 0xa, 0xb,\n@@ -340,8 +312,6 @@ VECT_VAR_DECL(expected_vld4_2,int,16,8) [] = { 0x0, 0x1, 0x2, 0x3,\n \t\t\t\t\t       0x4, 0x5, 0x6, 0x7 };\n VECT_VAR_DECL(expected_vld4_2,int,32,4) [] = { 0xfffffff8, 0xfffffff9,\n \t\t\t\t\t       0xfffffffa, 0xfffffffb };\n-VECT_VAR_DECL(expected_vld4_2,int,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t       0x3333333333333333 };\n VECT_VAR_DECL(expected_vld4_2,uint,8,16) [] = { 0x10, 0x11, 0x12, 0x13,\n \t\t\t\t\t\t0x14, 0x15, 0x16, 0x17,\n \t\t\t\t\t\t0x18, 0x19, 0x1a, 0x1b,\n@@ -350,8 +320,6 @@ VECT_VAR_DECL(expected_vld4_2,uint,16,8) [] = { 0x0, 0x1, 0x2, 0x3,\n \t\t\t\t\t\t0x4, 0x5, 0x6, 0x7 };\n VECT_VAR_DECL(expected_vld4_2,uint,32,4) [] = { 0xfffffff8, 0xfffffff9,\n \t\t\t\t\t\t0xfffffffa, 0xfffffffb };\n-VECT_VAR_DECL(expected_vld4_2,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t\t0x3333333333333333 };\n VECT_VAR_DECL(expected_vld4_2,poly,8,16) [] = { 0x10, 0x11, 0x12, 0x13,\n \t\t\t\t\t\t0x14, 0x15, 0x16, 0x17,\n \t\t\t\t\t\t0x18, 0x19, 0x1a, 0x1b,\n@@ -384,8 +352,6 @@ VECT_VAR_DECL(expected_vld4_3,int,16,8) [] = { 0x8, 0x9, 0xa, 0xb,\n \t\t\t\t\t       0xc, 0xd, 0xe, 0xf };\n VECT_VAR_DECL(expected_vld4_3,int,32,4) [] = { 0xfffffffc, 0xfffffffd,\n \t\t\t\t\t       0xfffffffe, 0xffffffff };\n-VECT_VAR_DECL(expected_vld4_3,int,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t       0x3333333333333333 };\n VECT_VAR_DECL(expected_vld4_3,uint,8,16) [] = { 0x20, 0x21, 0x22, 0x23,\n \t\t\t\t\t\t0x24, 0x25, 0x26, 0x27,\n \t\t\t\t\t\t0x28, 0x29, 0x2a, 0x2b,\n@@ -394,8 +360,6 @@ VECT_VAR_DECL(expected_vld4_3,uint,16,8) [] = { 0x8, 0x9, 0xa, 0xb,\n \t\t\t\t\t\t0xc, 0xd, 0xe, 0xf };\n VECT_VAR_DECL(expected_vld4_3,uint,32,4) [] = { 0xfffffffc, 0xfffffffd,\n \t\t\t\t\t\t0xfffffffe, 0xffffffff };\n-VECT_VAR_DECL(expected_vld4_3,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t\t0x3333333333333333 };\n VECT_VAR_DECL(expected_vld4_3,poly,8,16) [] = { 0x20, 0x21, 0x22, 0x23,\n \t\t\t\t\t\t0x24, 0x25, 0x26, 0x27,\n \t\t\t\t\t\t0x28, 0x29, 0x2a, 0x2b,\n@@ -500,6 +464,32 @@ void exec_vldX (void)\n   TEST_EXTRA_CHUNK(poly, 16, 8, X, Y);\t\t\\\n   TEST_EXTRA_CHUNK(float, 32, 4, X, Y)\n \n+  /* vldX supports all vector types except [u]int64x2.  */\n+#define CHECK_RESULTS_VLDX(test_name,EXPECTED,comment)\t\t\t\\\n+  {\t\t\t\t\t\t\t\t\t\\\n+    CHECK(test_name, int, 8, 8, PRIx8, EXPECTED, comment);\t\t\\\n+    CHECK(test_name, int, 16, 4, PRIx16, EXPECTED, comment);\t\t\\\n+    CHECK(test_name, int, 32, 2, PRIx32, EXPECTED, comment);\t\t\\\n+    CHECK(test_name, int, 64, 1, PRIx64, EXPECTED, comment);\t\t\\\n+    CHECK(test_name, uint, 8, 8, PRIx8, EXPECTED, comment);\t\t\\\n+    CHECK(test_name, uint, 16, 4, PRIx16, EXPECTED, comment);\t\t\\\n+    CHECK(test_name, uint, 32, 2, PRIx32, EXPECTED, comment);\t\t\\\n+    CHECK(test_name, uint, 64, 1, PRIx64, EXPECTED, comment);\t\t\\\n+    CHECK(test_name, poly, 8, 8, PRIx8, EXPECTED, comment);\t\t\\\n+    CHECK(test_name, poly, 16, 4, PRIx16, EXPECTED, comment);\t\t\\\n+    CHECK_FP(test_name, float, 32, 2, PRIx32, EXPECTED, comment);\t\\\n+\t\t\t\t\t\t\t\t\t\\\n+    CHECK(test_name, int, 8, 16, PRIx8, EXPECTED, comment);\t\t\\\n+    CHECK(test_name, int, 16, 8, PRIx16, EXPECTED, comment);\t\t\\\n+    CHECK(test_name, int, 32, 4, PRIx32, EXPECTED, comment);\t\t\\\n+    CHECK(test_name, uint, 8, 16, PRIx8, EXPECTED, comment);\t\t\\\n+    CHECK(test_name, uint, 16, 8, PRIx16, EXPECTED, comment);\t\t\\\n+    CHECK(test_name, uint, 32, 4, PRIx32, EXPECTED, comment);\t\t\\\n+    CHECK(test_name, poly, 8, 16, PRIx8, EXPECTED, comment);\t\t\\\n+    CHECK(test_name, poly, 16, 8, PRIx16, EXPECTED, comment);\t\t\\\n+    CHECK_FP(test_name, float, 32, 4, PRIx32, EXPECTED, comment);\t\\\n+  }\t\t\t\t\t\t\t\t\t\\\n+\n   DECL_ALL_VLDX(2);\n   DECL_ALL_VLDX(3);\n   DECL_ALL_VLDX(4);\n@@ -650,39 +640,39 @@ void exec_vldX (void)\n   clean_results ();\n #define TEST_MSG \"VLD2/VLD2Q\"\n   TEST_ALL_VLDX(2);\n-  CHECK_RESULTS_NAMED (TEST_MSG, expected_vld2_0, \"chunk 0\");\n+  CHECK_RESULTS_VLDX (TEST_MSG, expected_vld2_0, \"chunk 0\");\n \n   TEST_ALL_EXTRA_CHUNKS(2, 1);\n-  CHECK_RESULTS_NAMED (TEST_MSG, expected_vld2_1, \"chunk 1\");\n+  CHECK_RESULTS_VLDX (TEST_MSG, expected_vld2_1, \"chunk 1\");\n \n   /* Check vld3/vld3q.  */\n   clean_results ();\n #undef TEST_MSG\n #define TEST_MSG \"VLD3/VLD3Q\"\n   TEST_ALL_VLDX(3);\n-  CHECK_RESULTS_NAMED (TEST_MSG, expected_vld3_0, \"chunk 0\");\n+  CHECK_RESULTS_VLDX (TEST_MSG, expected_vld3_0, \"chunk 0\");\n \n   TEST_ALL_EXTRA_CHUNKS(3, 1);\n-  CHECK_RESULTS_NAMED (TEST_MSG, expected_vld3_1, \"chunk 1\");\n+  CHECK_RESULTS_VLDX (TEST_MSG, expected_vld3_1, \"chunk 1\");\n \n   TEST_ALL_EXTRA_CHUNKS(3, 2);\n-  CHECK_RESULTS_NAMED (TEST_MSG, expected_vld3_2, \"chunk 2\");\n+  CHECK_RESULTS_VLDX (TEST_MSG, expected_vld3_2, \"chunk 2\");\n \n   /* Check vld4/vld4q.  */\n   clean_results ();\n #undef TEST_MSG\n #define TEST_MSG \"VLD4/VLD4Q\"\n   TEST_ALL_VLDX(4);\n-  CHECK_RESULTS_NAMED (TEST_MSG, expected_vld4_0, \"chunk 0\");\n+  CHECK_RESULTS_VLDX (TEST_MSG, expected_vld4_0, \"chunk 0\");\n \n   TEST_ALL_EXTRA_CHUNKS(4, 1);\n-  CHECK_RESULTS_NAMED (TEST_MSG, expected_vld4_1, \"chunk 1\");\n+  CHECK_RESULTS_VLDX (TEST_MSG, expected_vld4_1, \"chunk 1\");\n \n   TEST_ALL_EXTRA_CHUNKS(4, 2);\n-  CHECK_RESULTS_NAMED (TEST_MSG, expected_vld4_2, \"chunk 2\");\n+  CHECK_RESULTS_VLDX (TEST_MSG, expected_vld4_2, \"chunk 2\");\n \n   TEST_ALL_EXTRA_CHUNKS(4, 3);\n-  CHECK_RESULTS_NAMED (TEST_MSG, expected_vld4_3, \"chunk 3\");\n+  CHECK_RESULTS_VLDX (TEST_MSG, expected_vld4_3, \"chunk 3\");\n }\n \n int main (void)"}, {"sha": "c66dade8e45b9550612b7d736391f56622f510e3", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vldX_dup.c", "status": "modified", "additions": 24, "deletions": 260, "changes": 284, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2FvldX_dup.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2FvldX_dup.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2FvldX_dup.c?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -19,34 +19,6 @@ VECT_VAR_DECL(expected_vld2_0,poly,8,8) [] = { 0xf0, 0xf1, 0xf0, 0xf1,\n \t\t\t\t\t0xf0, 0xf1, 0xf0, 0xf1 };\n VECT_VAR_DECL(expected_vld2_0,poly,16,4) [] = { 0xfff0, 0xfff1, 0xfff0, 0xfff1 };\n VECT_VAR_DECL(expected_vld2_0,hfloat,32,2) [] = { 0xc1800000, 0xc1700000 };\n-VECT_VAR_DECL(expected_vld2_0,int,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected_vld2_0,int,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected_vld2_0,int,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected_vld2_0,int,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t0x3333333333333333 };\n-VECT_VAR_DECL(expected_vld2_0,uint,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected_vld2_0,uint,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected_vld2_0,uint,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected_vld2_0,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t 0x3333333333333333 };\n-VECT_VAR_DECL(expected_vld2_0,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected_vld2_0,poly,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected_vld2_0,hfloat,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t   0x33333333, 0x33333333 };\n \n /* vld2_dup/chunk 1.  */\n VECT_VAR_DECL(expected_vld2_1,int,8,8) [] = { 0xf0, 0xf1, 0xf0, 0xf1,\n@@ -64,34 +36,6 @@ VECT_VAR_DECL(expected_vld2_1,poly,8,8) [] = { 0xf0, 0xf1, 0xf0, 0xf1,\n VECT_VAR_DECL(expected_vld2_1,poly,16,4) [] = { 0xfff0, 0xfff1,\n \t\t\t\t\t\t0xfff0, 0xfff1 };\n VECT_VAR_DECL(expected_vld2_1,hfloat,32,2) [] = { 0xc1800000, 0xc1700000 };\n-VECT_VAR_DECL(expected_vld2_1,int,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t       0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t       0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t       0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected_vld2_1,int,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t       0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected_vld2_1,int,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t       0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected_vld2_1,int,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t       0x3333333333333333 };\n-VECT_VAR_DECL(expected_vld2_1,uint,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected_vld2_1,uint,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t\t0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected_vld2_1,uint,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t\t0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected_vld2_1,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t\t0x3333333333333333 };\n-VECT_VAR_DECL(expected_vld2_1,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected_vld2_1,poly,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t\t0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected_vld2_1,hfloat,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t\t  0x33333333, 0x33333333 };\n \n /* vld3_dup/chunk 0.  */\n VECT_VAR_DECL(expected_vld3_0,int,8,8) [] = { 0xf0, 0xf1, 0xf2, 0xf0,\n@@ -111,34 +55,6 @@ VECT_VAR_DECL(expected_vld3_0,poly,8,8) [] = { 0xf0, 0xf1, 0xf2, 0xf0,\n VECT_VAR_DECL(expected_vld3_0,poly,16,4) [] = { 0xfff0, 0xfff1,\n \t\t\t\t\t\t0xfff2, 0xfff0 };\n VECT_VAR_DECL(expected_vld3_0,hfloat,32,2) [] = { 0xc1800000, 0xc1700000 };\n-VECT_VAR_DECL(expected_vld3_0,int,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t       0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t       0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t       0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected_vld3_0,int,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t       0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected_vld3_0,int,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t       0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected_vld3_0,int,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t       0x3333333333333333 };\n-VECT_VAR_DECL(expected_vld3_0,uint,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected_vld3_0,uint,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t\t0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected_vld3_0,uint,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t\t0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected_vld3_0,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t\t0x3333333333333333 };\n-VECT_VAR_DECL(expected_vld3_0,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected_vld3_0,poly,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t\t0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected_vld3_0,hfloat,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t\t  0x33333333, 0x33333333 };\n \n /* vld3_dup/chunk 1.  */\n VECT_VAR_DECL(expected_vld3_1,int,8,8) [] = { 0xf2, 0xf0, 0xf1, 0xf2,\n@@ -158,34 +74,6 @@ VECT_VAR_DECL(expected_vld3_1,poly,8,8) [] = { 0xf2, 0xf0, 0xf1, 0xf2,\n VECT_VAR_DECL(expected_vld3_1,poly,16,4) [] = { 0xfff1, 0xfff2,\n \t\t\t\t\t\t0xfff0, 0xfff1 };\n VECT_VAR_DECL(expected_vld3_1,hfloat,32,2) [] = { 0xc1600000, 0xc1800000 };\n-VECT_VAR_DECL(expected_vld3_1,int,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t       0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t       0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t       0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected_vld3_1,int,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t       0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected_vld3_1,int,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t       0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected_vld3_1,int,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t       0x3333333333333333 };\n-VECT_VAR_DECL(expected_vld3_1,uint,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected_vld3_1,uint,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t\t0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected_vld3_1,uint,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t\t0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected_vld3_1,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t\t0x3333333333333333 };\n-VECT_VAR_DECL(expected_vld3_1,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected_vld3_1,poly,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t\t0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected_vld3_1,hfloat,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t\t  0x33333333, 0x33333333 };\n \n /* vld3_dup/chunk 2.  */\n VECT_VAR_DECL(expected_vld3_2,int,8,8) [] = { 0xf1, 0xf2, 0xf0, 0xf1,\n@@ -205,34 +93,6 @@ VECT_VAR_DECL(expected_vld3_2,poly,8,8) [] = { 0xf1, 0xf2, 0xf0, 0xf1,\n VECT_VAR_DECL(expected_vld3_2,poly,16,4) [] = { 0xfff2, 0xfff0,\n \t\t\t\t\t\t0xfff1, 0xfff2 };\n VECT_VAR_DECL(expected_vld3_2,hfloat,32,2) [] = { 0xc1700000, 0xc1600000 };\n-VECT_VAR_DECL(expected_vld3_2,int,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t       0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t       0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t       0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected_vld3_2,int,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t       0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected_vld3_2,int,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t       0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected_vld3_2,int,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t       0x3333333333333333 };\n-VECT_VAR_DECL(expected_vld3_2,uint,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected_vld3_2,uint,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t\t0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected_vld3_2,uint,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t\t0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected_vld3_2,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t\t0x3333333333333333 };\n-VECT_VAR_DECL(expected_vld3_2,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected_vld3_2,poly,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t\t0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected_vld3_2,hfloat,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t\t  0x33333333, 0x33333333 };\n \n /* vld4_dup/chunk 0.  */\n VECT_VAR_DECL(expected_vld4_0,int,8,8) [] = { 0xf0, 0xf1, 0xf2, 0xf3,\n@@ -250,34 +110,6 @@ VECT_VAR_DECL(expected_vld4_0,poly,8,8) [] = { 0xf0, 0xf1, 0xf2, 0xf3,\n \t\t\t\t\t       0xf0, 0xf1, 0xf2, 0xf3 };\n VECT_VAR_DECL(expected_vld4_0,poly,16,4) [] = { 0xfff0, 0xfff1, 0xfff2, 0xfff3 };\n VECT_VAR_DECL(expected_vld4_0,hfloat,32,2) [] = { 0xc1800000, 0xc1700000 };\n-VECT_VAR_DECL(expected_vld4_0,int,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t       0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t       0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t       0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected_vld4_0,int,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t       0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected_vld4_0,int,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t       0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected_vld4_0,int,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t       0x3333333333333333 };\n-VECT_VAR_DECL(expected_vld4_0,uint,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected_vld4_0,uint,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t\t0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected_vld4_0,uint,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t\t0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected_vld4_0,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t\t0x3333333333333333 };\n-VECT_VAR_DECL(expected_vld4_0,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected_vld4_0,poly,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t\t0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected_vld4_0,hfloat,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t\t  0x33333333, 0x33333333 };\n \n /* vld4_dup/chunk 1.  */\n VECT_VAR_DECL(expected_vld4_1,int,8,8) [] = { 0xf0, 0xf1, 0xf2, 0xf3,\n@@ -294,34 +126,6 @@ VECT_VAR_DECL(expected_vld4_1,poly,8,8) [] = { 0xf0, 0xf1, 0xf2, 0xf3,\n \t\t\t\t\t       0xf0, 0xf1, 0xf2, 0xf3 };\n VECT_VAR_DECL(expected_vld4_1,poly,16,4) [] = { 0xfff0, 0xfff1, 0xfff2, 0xfff3 };\n VECT_VAR_DECL(expected_vld4_1,hfloat,32,2) [] = { 0xc1600000, 0xc1500000 };\n-VECT_VAR_DECL(expected_vld4_1,int,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t       0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t       0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t       0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected_vld4_1,int,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t       0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected_vld4_1,int,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t       0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected_vld4_1,int,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t       0x3333333333333333 };\n-VECT_VAR_DECL(expected_vld4_1,uint,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected_vld4_1,uint,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t\t0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected_vld4_1,uint,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t\t0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected_vld4_1,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t\t0x3333333333333333 };\n-VECT_VAR_DECL(expected_vld4_1,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected_vld4_1,poly,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t\t0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected_vld4_1,hfloat,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t\t  0x33333333, 0x33333333 };\n \n /* vld4_dup/chunk 2.  */\n VECT_VAR_DECL(expected_vld4_2,int,8,8) [] = { 0xf0, 0xf1, 0xf2, 0xf3,\n@@ -338,34 +142,6 @@ VECT_VAR_DECL(expected_vld4_2,poly,8,8) [] = { 0xf0, 0xf1, 0xf2, 0xf3,\n \t\t\t\t\t       0xf0, 0xf1, 0xf2, 0xf3 };\n VECT_VAR_DECL(expected_vld4_2,poly,16,4) [] = { 0xfff0, 0xfff1, 0xfff2, 0xfff3 };\n VECT_VAR_DECL(expected_vld4_2,hfloat,32,2) [] = { 0xc1800000, 0xc1700000 };\n-VECT_VAR_DECL(expected_vld4_2,int,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t       0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t       0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t       0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected_vld4_2,int,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t       0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected_vld4_2,int,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t       0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected_vld4_2,int,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t       0x3333333333333333 };\n-VECT_VAR_DECL(expected_vld4_2,uint,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected_vld4_2,uint,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t\t0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected_vld4_2,uint,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t\t0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected_vld4_2,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t\t0x3333333333333333 };\n-VECT_VAR_DECL(expected_vld4_2,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected_vld4_2,poly,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t\t0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected_vld4_2,hfloat,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t\t  0x33333333, 0x33333333 };\n \n /* vld4_dup/chunk3.  */\n VECT_VAR_DECL(expected_vld4_3,int,8,8) [] = { 0xf0, 0xf1, 0xf2, 0xf3,\n@@ -382,33 +158,6 @@ VECT_VAR_DECL(expected_vld4_3,poly,8,8) [] = { 0xf0, 0xf1, 0xf2, 0xf3,\n \t\t\t\t\t       0xf0, 0xf1, 0xf2, 0xf3 };\n VECT_VAR_DECL(expected_vld4_3,poly,16,4) [] = { 0xfff0, 0xfff1, 0xfff2, 0xfff3 };\n VECT_VAR_DECL(expected_vld4_3,hfloat,32,2) [] = { 0xc1600000, 0xc1500000 };\n-VECT_VAR_DECL(expected_vld4_3,int,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t       0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t       0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t       0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected_vld4_3,int,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t       0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected_vld4_3,int,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t       0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected_vld4_3,int,64,2) [] = { 0x3333333333333333, 0x3333333333333333 };\n-VECT_VAR_DECL(expected_vld4_3,uint,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected_vld4_3,uint,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t\t0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected_vld4_3,uint,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t\t0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected_vld4_3,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t\t0x3333333333333333 };\n-VECT_VAR_DECL(expected_vld4_3,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected_vld4_3,poly,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t\t0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected_vld4_3,hfloat,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t\t  0x33333333, 0x33333333 };\n \n void exec_vldX_dup (void)\n {\n@@ -478,6 +227,21 @@ void exec_vldX_dup (void)\n   TEST_EXTRA_CHUNK(poly, 16, 4, X, Y);\t\t\\\n   TEST_EXTRA_CHUNK(float, 32, 2, X, Y)\n \n+  /* vldX_dup supports only 64-bit inputs.  */\n+#define CHECK_RESULTS_VLDX_DUP(test_name,EXPECTED,comment)\t\t\\\n+  {\t\t\t\t\t\t\t\t\t\\\n+    CHECK(test_name, int, 8, 8, PRIx8, EXPECTED, comment);\t\t\\\n+    CHECK(test_name, int, 16, 4, PRIx16, EXPECTED, comment);\t\t\\\n+    CHECK(test_name, int, 32, 2, PRIx32, EXPECTED, comment);\t\t\\\n+    CHECK(test_name, int, 64, 1, PRIx64, EXPECTED, comment);\t\t\\\n+    CHECK(test_name, uint, 8, 8, PRIx8, EXPECTED, comment);\t\t\\\n+    CHECK(test_name, uint, 16, 4, PRIx16, EXPECTED, comment);\t\t\\\n+    CHECK(test_name, uint, 32, 2, PRIx32, EXPECTED, comment);\t\t\\\n+    CHECK(test_name, uint, 64, 1, PRIx64, EXPECTED, comment);\t\t\\\n+    CHECK(test_name, poly, 8, 8, PRIx8, EXPECTED, comment);\t\t\\\n+    CHECK(test_name, poly, 16, 4, PRIx16, EXPECTED, comment);\t\t\\\n+    CHECK_FP(test_name, float, 32, 2, PRIx32, EXPECTED, comment);\t\\\n+  }\t\t\t\t\t\t\t\t\t\\\n \n   DECL_ALL_VLDX_DUP(2);\n   DECL_ALL_VLDX_DUP(3);\n@@ -629,39 +393,39 @@ void exec_vldX_dup (void)\n   clean_results ();\n #define TEST_MSG \"VLD2_DUP/VLD2Q_DUP\"\n   TEST_ALL_VLDX_DUP(2);\n-  CHECK_RESULTS_NAMED (TEST_MSG, expected_vld2_0, \"chunk 0\");\n+  CHECK_RESULTS_VLDX_DUP (TEST_MSG, expected_vld2_0, \"chunk 0\");\n \n   TEST_ALL_EXTRA_CHUNKS(2, 1);\n-  CHECK_RESULTS_NAMED (TEST_MSG, expected_vld2_1, \"chunk 1\");\n+  CHECK_RESULTS_VLDX_DUP (TEST_MSG, expected_vld2_1, \"chunk 1\");\n \n   /* Check vld3_dup/vld3q_dup.  */\n   clean_results ();\n #undef TEST_MSG\n #define TEST_MSG \"VLD3_DUP/VLD3Q_DUP\"\n   TEST_ALL_VLDX_DUP(3);\n-  CHECK_RESULTS_NAMED (TEST_MSG, expected_vld3_0, \"chunk 0\");\n+  CHECK_RESULTS_VLDX_DUP (TEST_MSG, expected_vld3_0, \"chunk 0\");\n \n   TEST_ALL_EXTRA_CHUNKS(3, 1);\n-  CHECK_RESULTS_NAMED (TEST_MSG, expected_vld3_1, \"chunk 1\");\n+  CHECK_RESULTS_VLDX_DUP (TEST_MSG, expected_vld3_1, \"chunk 1\");\n \n   TEST_ALL_EXTRA_CHUNKS(3, 2);\n-  CHECK_RESULTS_NAMED (TEST_MSG, expected_vld3_2, \"chunk 2\");\n+  CHECK_RESULTS_VLDX_DUP (TEST_MSG, expected_vld3_2, \"chunk 2\");\n \n   /* Check vld4_dup/vld4q_dup */\n   clean_results ();\n #undef TEST_MSG\n #define TEST_MSG \"VLD4_DUP/VLD4Q_DUP\"\n   TEST_ALL_VLDX_DUP(4);\n-  CHECK_RESULTS_NAMED (TEST_MSG, expected_vld4_0, \"chunk 0\");\n+  CHECK_RESULTS_VLDX_DUP (TEST_MSG, expected_vld4_0, \"chunk 0\");\n \n   TEST_ALL_EXTRA_CHUNKS(4, 1);\n-  CHECK_RESULTS_NAMED (TEST_MSG, expected_vld4_1, \"chunk 1\");\n+  CHECK_RESULTS_VLDX_DUP (TEST_MSG, expected_vld4_1, \"chunk 1\");\n \n   TEST_ALL_EXTRA_CHUNKS(4, 2);\n-  CHECK_RESULTS_NAMED (TEST_MSG, expected_vld4_2, \"chunk 2\");\n+  CHECK_RESULTS_VLDX_DUP (TEST_MSG, expected_vld4_2, \"chunk 2\");\n \n   TEST_ALL_EXTRA_CHUNKS(4, 3);\n-  CHECK_RESULTS_NAMED (TEST_MSG, expected_vld4_3, \"chunk 3\");\n+  CHECK_RESULTS_VLDX_DUP (TEST_MSG, expected_vld4_3, \"chunk 3\");\n }\n \n int main (void)"}, {"sha": "2f2e62f0e3e0f43770d66e2255907a0abc4df919", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vldX_lane.c", "status": "modified", "additions": 29, "deletions": 171, "changes": 200, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2FvldX_lane.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2FvldX_lane.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2FvldX_lane.c?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -9,42 +9,24 @@ VECT_VAR_DECL(expected_vld2_0,int,8,8) [] = { 0xaa, 0xaa, 0xaa, 0xaa,\n \t\t\t\t\t      0xaa, 0xaa, 0xaa, 0xaa };\n VECT_VAR_DECL(expected_vld2_0,int,16,4) [] = { 0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa };\n VECT_VAR_DECL(expected_vld2_0,int,32,2) [] = { 0xfffffff0, 0xfffffff1 };\n-VECT_VAR_DECL(expected_vld2_0,int,64,1) [] = { 0x3333333333333333 };\n VECT_VAR_DECL(expected_vld2_0,uint,8,8) [] = { 0xaa, 0xaa, 0xaa, 0xaa,\n \t\t\t\t\t       0xaa, 0xaa, 0xaa, 0xaa };\n VECT_VAR_DECL(expected_vld2_0,uint,16,4) [] = { 0xaaaa, 0xaaaa,\n \t\t\t\t\t\t0xaaaa, 0xaaaa };\n VECT_VAR_DECL(expected_vld2_0,uint,32,2) [] = { 0xaaaaaaaa, 0xaaaaaaaa };\n-VECT_VAR_DECL(expected_vld2_0,uint,64,1) [] = { 0x3333333333333333 };\n VECT_VAR_DECL(expected_vld2_0,poly,8,8) [] = { 0xaa, 0xaa, 0xaa, 0xaa,\n \t\t\t\t\t       0xaa, 0xaa, 0xaa, 0xaa };\n VECT_VAR_DECL(expected_vld2_0,poly,16,4) [] = { 0xaaaa, 0xaaaa,\n \t\t\t\t\t\t0xaaaa, 0xaaaa };\n VECT_VAR_DECL(expected_vld2_0,hfloat,32,2) [] = { 0xc1800000, 0xc1700000 };\n-VECT_VAR_DECL(expected_vld2_0,int,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t       0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t       0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t       0x33, 0x33, 0x33, 0x33 };\n VECT_VAR_DECL(expected_vld2_0,int,16,8) [] = { 0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa,\n \t\t\t\t\t       0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa };\n VECT_VAR_DECL(expected_vld2_0,int,32,4) [] = { 0xaaaaaaaa, 0xaaaaaaaa,\n \t\t\t\t\t       0xaaaaaaaa, 0xaaaaaaaa };\n-VECT_VAR_DECL(expected_vld2_0,int,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t       0x3333333333333333 };\n-VECT_VAR_DECL(expected_vld2_0,uint,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n VECT_VAR_DECL(expected_vld2_0,uint,16,8) [] = { 0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa,\n \t\t\t\t\t\t0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa };\n VECT_VAR_DECL(expected_vld2_0,uint,32,4) [] = { 0xfffffff0, 0xfffffff1,\n \t\t\t\t\t\t0xaaaaaaaa, 0xaaaaaaaa };\n-VECT_VAR_DECL(expected_vld2_0,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t\t0x3333333333333333 };\n-VECT_VAR_DECL(expected_vld2_0,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n VECT_VAR_DECL(expected_vld2_0,poly,16,8) [] = { 0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa,\n \t\t\t\t\t\t0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa };\n VECT_VAR_DECL(expected_vld2_0,hfloat,32,4) [] = { 0xaaaaaaaa, 0xaaaaaaaa,\n@@ -55,40 +37,22 @@ VECT_VAR_DECL(expected_vld2_1,int,8,8) [] = { 0xaa, 0xaa, 0xaa, 0xaa,\n \t\t\t\t\t      0xaa, 0xaa, 0xf0, 0xf1 };\n VECT_VAR_DECL(expected_vld2_1,int,16,4) [] = { 0xfff0, 0xfff1, 0xaaaa, 0xaaaa };\n VECT_VAR_DECL(expected_vld2_1,int,32,2) [] = { 0xaaaaaaaa, 0xaaaaaaaa };\n-VECT_VAR_DECL(expected_vld2_1,int,64,1) [] = { 0x3333333333333333 };\n VECT_VAR_DECL(expected_vld2_1,uint,8,8) [] = { 0xf0, 0xf1, 0xaa, 0xaa,\n \t\t\t\t\t       0xaa, 0xaa, 0xaa, 0xaa };\n VECT_VAR_DECL(expected_vld2_1,uint,16,4) [] = { 0xaaaa, 0xaaaa, 0xfff0, 0xfff1 };\n VECT_VAR_DECL(expected_vld2_1,uint,32,2) [] = { 0xfffffff0, 0xfffffff1 };\n-VECT_VAR_DECL(expected_vld2_1,uint,64,1) [] = { 0x3333333333333333 };\n VECT_VAR_DECL(expected_vld2_1,poly,8,8) [] = { 0xf0, 0xf1, 0xaa, 0xaa,\n \t\t\t\t\t       0xaa, 0xaa, 0xaa, 0xaa };\n VECT_VAR_DECL(expected_vld2_1,poly,16,4) [] = { 0xaaaa, 0xaaaa, 0xfff0, 0xfff1 };\n VECT_VAR_DECL(expected_vld2_1,hfloat,32,2) [] = { 0xaaaaaaaa, 0xaaaaaaaa };\n-VECT_VAR_DECL(expected_vld2_1,int,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t       0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t       0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t       0x33, 0x33, 0x33, 0x33 };\n VECT_VAR_DECL(expected_vld2_1,int,16,8) [] = { 0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa,\n \t\t\t\t\t       0xfff0, 0xfff1, 0xaaaa, 0xaaaa };\n VECT_VAR_DECL(expected_vld2_1,int,32,4) [] = { 0xfffffff0, 0xfffffff1,\n \t\t\t\t\t       0xaaaaaaaa, 0xaaaaaaaa };\n-VECT_VAR_DECL(expected_vld2_1,int,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t       0x3333333333333333 };\n-VECT_VAR_DECL(expected_vld2_1,uint,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n VECT_VAR_DECL(expected_vld2_1,uint,16,8) [] = { 0xaaaa, 0xaaaa, 0xfff0, 0xfff1,\n \t\t\t\t\t\t0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa };\n VECT_VAR_DECL(expected_vld2_1,uint,32,4) [] = { 0xaaaaaaaa, 0xaaaaaaaa,\n \t\t\t\t\t\t0xaaaaaaaa, 0xaaaaaaaa };\n-VECT_VAR_DECL(expected_vld2_1,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t\t0x3333333333333333 };\n-VECT_VAR_DECL(expected_vld2_1,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n VECT_VAR_DECL(expected_vld2_1,poly,16,8) [] = { 0xaaaa, 0xaaaa, 0xfff0, 0xfff1,\n \t\t\t\t\t\t0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa };\n VECT_VAR_DECL(expected_vld2_1,hfloat,32,4) [] = { 0xc1800000, 0xc1700000,\n@@ -99,40 +63,22 @@ VECT_VAR_DECL(expected_vld3_0,int,8,8) [] = { 0xaa, 0xaa, 0xaa, 0xaa,\n \t\t\t\t\t      0xaa, 0xaa, 0xaa, 0xaa };\n VECT_VAR_DECL(expected_vld3_0,int,16,4) [] = { 0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa };\n VECT_VAR_DECL(expected_vld3_0,int,32,2) [] = { 0xfffffff0, 0xfffffff1 };\n-VECT_VAR_DECL(expected_vld3_0,int,64,1) [] = { 0x3333333333333333 };\n VECT_VAR_DECL(expected_vld3_0,uint,8,8) [] = { 0xaa, 0xaa, 0xaa, 0xaa,\n \t\t\t\t\t       0xaa, 0xaa, 0xaa, 0xaa };\n VECT_VAR_DECL(expected_vld3_0,uint,16,4) [] = { 0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa };\n VECT_VAR_DECL(expected_vld3_0,uint,32,2) [] = { 0xaaaaaaaa, 0xaaaaaaaa };\n-VECT_VAR_DECL(expected_vld3_0,uint,64,1) [] = { 0x3333333333333333 };\n VECT_VAR_DECL(expected_vld3_0,poly,8,8) [] = { 0xaa, 0xaa, 0xaa, 0xaa,\n \t\t\t\t\t       0xaa, 0xaa, 0xaa, 0xaa };\n VECT_VAR_DECL(expected_vld3_0,poly,16,4) [] = { 0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa };\n VECT_VAR_DECL(expected_vld3_0,hfloat,32,2) [] = { 0xc1800000, 0xc1700000 };\n-VECT_VAR_DECL(expected_vld3_0,int,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t       0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t       0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t       0x33, 0x33, 0x33, 0x33 };\n VECT_VAR_DECL(expected_vld3_0,int,16,8) [] = { 0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa,\n \t\t\t\t\t       0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa };\n VECT_VAR_DECL(expected_vld3_0,int,32,4) [] = { 0xaaaaaaaa, 0xaaaaaaaa,\n \t\t\t\t\t       0xaaaaaaaa, 0xaaaaaaaa };\n-VECT_VAR_DECL(expected_vld3_0,int,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t       0x3333333333333333 };\n-VECT_VAR_DECL(expected_vld3_0,uint,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n VECT_VAR_DECL(expected_vld3_0,uint,16,8) [] = { 0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa,\n \t\t\t\t\t\t0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa };\n VECT_VAR_DECL(expected_vld3_0,uint,32,4) [] = { 0xfffffff0, 0xfffffff1,\n \t\t\t\t\t\t0xfffffff2, 0xaaaaaaaa };\n-VECT_VAR_DECL(expected_vld3_0,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t\t0x3333333333333333 };\n-VECT_VAR_DECL(expected_vld3_0,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n VECT_VAR_DECL(expected_vld3_0,poly,16,8) [] = { 0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa,\n \t\t\t\t\t\t0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa };\n VECT_VAR_DECL(expected_vld3_0,hfloat,32,4) [] = { 0xaaaaaaaa, 0xaaaaaaaa,\n@@ -143,40 +89,22 @@ VECT_VAR_DECL(expected_vld3_1,int,8,8) [] = { 0xaa, 0xaa, 0xaa, 0xaa,\n \t\t\t\t\t      0xaa, 0xaa, 0xaa, 0xaa };\n VECT_VAR_DECL(expected_vld3_1,int,16,4) [] = { 0xaaaa, 0xaaaa, 0xfff0, 0xfff1 };\n VECT_VAR_DECL(expected_vld3_1,int,32,2) [] = { 0xfffffff2, 0xaaaaaaaa };\n-VECT_VAR_DECL(expected_vld3_1,int,64,1) [] = { 0x3333333333333333 };\n VECT_VAR_DECL(expected_vld3_1,uint,8,8) [] = { 0xaa, 0xaa, 0xaa, 0xaa,\n \t\t\t\t\t       0xf0, 0xf1, 0xf2, 0xaa };\n VECT_VAR_DECL(expected_vld3_1,uint,16,4) [] = { 0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa };\n VECT_VAR_DECL(expected_vld3_1,uint,32,2) [] = { 0xaaaaaaaa, 0xfffffff0 };\n-VECT_VAR_DECL(expected_vld3_1,uint,64,1) [] = { 0x3333333333333333 };\n VECT_VAR_DECL(expected_vld3_1,poly,8,8) [] = { 0xaa, 0xaa, 0xaa, 0xaa,\n \t\t\t\t\t       0xf0, 0xf1, 0xf2, 0xaa };\n VECT_VAR_DECL(expected_vld3_1,poly,16,4) [] = { 0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa };\n VECT_VAR_DECL(expected_vld3_1,hfloat,32,2) [] = { 0xc1600000, 0xaaaaaaaa };\n-VECT_VAR_DECL(expected_vld3_1,int,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t       0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t       0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t       0x33, 0x33, 0x33, 0x33 };\n VECT_VAR_DECL(expected_vld3_1,int,16,8) [] = { 0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa,\n \t\t\t\t\t       0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa };\n VECT_VAR_DECL(expected_vld3_1,int,32,4) [] = { 0xaaaaaaaa, 0xaaaaaaaa,\n \t\t\t\t\t       0xfffffff0, 0xfffffff1 };\n-VECT_VAR_DECL(expected_vld3_1,int,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t       0x3333333333333333 };\n-VECT_VAR_DECL(expected_vld3_1,uint,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n VECT_VAR_DECL(expected_vld3_1,uint,16,8) [] = { 0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa,\n \t\t\t\t\t\t0xaaaa, 0xaaaa, 0xaaaa, 0xfff0 };\n VECT_VAR_DECL(expected_vld3_1,uint,32,4) [] = { 0xaaaaaaaa, 0xaaaaaaaa,\n \t\t\t\t\t\t0xaaaaaaaa, 0xaaaaaaaa };\n-VECT_VAR_DECL(expected_vld3_1,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t\t0x3333333333333333 };\n-VECT_VAR_DECL(expected_vld3_1,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n VECT_VAR_DECL(expected_vld3_1,poly,16,8) [] = { 0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa,\n \t\t\t\t\t\t0xaaaa, 0xaaaa, 0xaaaa, 0xfff0 };\n VECT_VAR_DECL(expected_vld3_1,hfloat,32,4) [] = { 0xaaaaaaaa, 0xaaaaaaaa,\n@@ -187,40 +115,22 @@ VECT_VAR_DECL(expected_vld3_2,int,8,8) [] = { 0xaa, 0xaa, 0xaa, 0xaa,\n \t\t\t\t\t      0xaa, 0xf0, 0xf1, 0xf2 };\n VECT_VAR_DECL(expected_vld3_2,int,16,4) [] = { 0xfff2, 0xaaaa, 0xaaaa, 0xaaaa };\n VECT_VAR_DECL(expected_vld3_2,int,32,2) [] = { 0xaaaaaaaa, 0xaaaaaaaa };\n-VECT_VAR_DECL(expected_vld3_2,int,64,1) [] = { 0x3333333333333333 };\n VECT_VAR_DECL(expected_vld3_2,uint,8,8) [] = { 0xaa, 0xaa, 0xaa, 0xaa,\n \t\t\t\t\t       0xaa, 0xaa, 0xaa, 0xaa };\n VECT_VAR_DECL(expected_vld3_2,uint,16,4) [] = { 0xaaaa, 0xfff0, 0xfff1, 0xfff2 };\n VECT_VAR_DECL(expected_vld3_2,uint,32,2) [] = { 0xfffffff1, 0xfffffff2 };\n-VECT_VAR_DECL(expected_vld3_2,uint,64,1) [] = { 0x3333333333333333 };\n VECT_VAR_DECL(expected_vld3_2,poly,8,8) [] = { 0xaa, 0xaa, 0xaa, 0xaa,\n \t\t\t\t\t       0xaa, 0xaa, 0xaa, 0xaa };\n VECT_VAR_DECL(expected_vld3_2,poly,16,4) [] = { 0xaaaa, 0xfff0, 0xfff1, 0xfff2 };\n VECT_VAR_DECL(expected_vld3_2,hfloat,32,2) [] = { 0xaaaaaaaa, 0xaaaaaaaa };\n-VECT_VAR_DECL(expected_vld3_2,int,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t       0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t       0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t       0x33, 0x33, 0x33, 0x33 };\n VECT_VAR_DECL(expected_vld3_2,int,16,8) [] = { 0xaaaa, 0xaaaa, 0xfff0, 0xfff1,\n \t\t\t\t\t       0xfff2, 0xaaaa, 0xaaaa, 0xaaaa };\n VECT_VAR_DECL(expected_vld3_2,int,32,4) [] = { 0xfffffff2, 0xaaaaaaaa,\n \t\t\t\t\t       0xaaaaaaaa, 0xaaaaaaaa };\n-VECT_VAR_DECL(expected_vld3_2,int,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t       0x3333333333333333 };\n-VECT_VAR_DECL(expected_vld3_2,uint,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n VECT_VAR_DECL(expected_vld3_2,uint,16,8) [] = { 0xfff1, 0xfff2, 0xaaaa, 0xaaaa,\n \t\t\t\t\t\t0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa };\n VECT_VAR_DECL(expected_vld3_2,uint,32,4) [] = { 0xaaaaaaaa, 0xaaaaaaaa,\n \t\t\t\t\t\t0xaaaaaaaa, 0xaaaaaaaa };\n-VECT_VAR_DECL(expected_vld3_2,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t\t0x3333333333333333 };\n-VECT_VAR_DECL(expected_vld3_2,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n VECT_VAR_DECL(expected_vld3_2,poly,16,8) [] = { 0xfff1, 0xfff2, 0xaaaa, 0xaaaa,\n \t\t\t\t\t\t0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa };\n VECT_VAR_DECL(expected_vld3_2,hfloat,32,4) [] = { 0xc1600000, 0xaaaaaaaa,\n@@ -231,40 +141,22 @@ VECT_VAR_DECL(expected_vld4_0,int,8,8) [] = { 0xaa, 0xaa, 0xaa, 0xaa,\n \t\t\t\t\t      0xaa, 0xaa, 0xaa, 0xaa };\n VECT_VAR_DECL(expected_vld4_0,int,16,4) [] = { 0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa };\n VECT_VAR_DECL(expected_vld4_0,int,32,2) [] = { 0xfffffff0, 0xfffffff1 };\n-VECT_VAR_DECL(expected_vld4_0,int,64,1) [] = { 0x3333333333333333 };\n VECT_VAR_DECL(expected_vld4_0,uint,8,8) [] = { 0xaa, 0xaa, 0xaa, 0xaa,\n \t\t\t\t\t       0xaa, 0xaa, 0xaa, 0xaa };\n VECT_VAR_DECL(expected_vld4_0,uint,16,4) [] = { 0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa };\n VECT_VAR_DECL(expected_vld4_0,uint,32,2) [] = { 0xaaaaaaaa, 0xaaaaaaaa };\n-VECT_VAR_DECL(expected_vld4_0,uint,64,1) [] = { 0x3333333333333333 };\n VECT_VAR_DECL(expected_vld4_0,poly,8,8) [] = { 0xaa, 0xaa, 0xaa, 0xaa,\n \t\t\t\t\t       0xaa, 0xaa, 0xaa, 0xaa };\n VECT_VAR_DECL(expected_vld4_0,poly,16,4) [] = { 0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa };\n VECT_VAR_DECL(expected_vld4_0,hfloat,32,2) [] = { 0xc1800000, 0xc1700000 };\n-VECT_VAR_DECL(expected_vld4_0,int,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t       0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t       0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t       0x33, 0x33, 0x33, 0x33 };\n VECT_VAR_DECL(expected_vld4_0,int,16,8) [] = { 0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa,\n \t\t\t\t\t       0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa };\n VECT_VAR_DECL(expected_vld4_0,int,32,4) [] = { 0xaaaaaaaa, 0xaaaaaaaa,\n \t\t\t\t\t       0xaaaaaaaa, 0xaaaaaaaa };\n-VECT_VAR_DECL(expected_vld4_0,int,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t       0x3333333333333333 };\n-VECT_VAR_DECL(expected_vld4_0,uint,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n VECT_VAR_DECL(expected_vld4_0,uint,16,8) [] = { 0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa,\n \t\t\t\t\t\t0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa };\n VECT_VAR_DECL(expected_vld4_0,uint,32,4) [] = { 0xfffffff0, 0xfffffff1,\n \t\t\t\t\t\t0xfffffff2, 0xfffffff3 };\n-VECT_VAR_DECL(expected_vld4_0,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t\t0x3333333333333333 };\n-VECT_VAR_DECL(expected_vld4_0,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n VECT_VAR_DECL(expected_vld4_0,poly,16,8) [] = { 0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa,\n \t\t\t\t\t\t0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa };\n VECT_VAR_DECL(expected_vld4_0,hfloat,32,4) [] = { 0xaaaaaaaa, 0xaaaaaaaa,\n@@ -275,40 +167,22 @@ VECT_VAR_DECL(expected_vld4_1,int,8,8) [] = { 0xaa, 0xaa, 0xaa, 0xaa,\n \t\t\t\t\t      0xaa, 0xaa, 0xaa, 0xaa };\n VECT_VAR_DECL(expected_vld4_1,int,16,4) [] = { 0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa };\n VECT_VAR_DECL(expected_vld4_1,int,32,2) [] = { 0xfffffff2, 0xfffffff3 };\n-VECT_VAR_DECL(expected_vld4_1,int,64,1) [] = { 0x3333333333333333 };\n VECT_VAR_DECL(expected_vld4_1,uint,8,8) [] = { 0xaa, 0xaa, 0xaa, 0xaa,\n \t\t\t\t\t       0xaa, 0xaa, 0xaa, 0xaa };\n VECT_VAR_DECL(expected_vld4_1,uint,16,4) [] = { 0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa };\n VECT_VAR_DECL(expected_vld4_1,uint,32,2) [] = { 0xaaaaaaaa, 0xaaaaaaaa };\n-VECT_VAR_DECL(expected_vld4_1,uint,64,1) [] = { 0x3333333333333333 };\n VECT_VAR_DECL(expected_vld4_1,poly,8,8) [] = { 0xaa, 0xaa, 0xaa, 0xaa,\n \t\t\t\t\t       0xaa, 0xaa, 0xaa, 0xaa };\n VECT_VAR_DECL(expected_vld4_1,poly,16,4) [] = { 0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa };\n VECT_VAR_DECL(expected_vld4_1,hfloat,32,2) [] = { 0xc1600000, 0xc1500000 };\n-VECT_VAR_DECL(expected_vld4_1,int,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t       0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t       0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t       0x33, 0x33, 0x33, 0x33 };\n VECT_VAR_DECL(expected_vld4_1,int,16,8) [] = { 0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa,\n \t\t\t\t\t       0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa };\n VECT_VAR_DECL(expected_vld4_1,int,32,4) [] = { 0xaaaaaaaa, 0xaaaaaaaa,\n \t\t\t\t\t       0xaaaaaaaa, 0xaaaaaaaa };\n-VECT_VAR_DECL(expected_vld4_1,int,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t       0x3333333333333333 };\n-VECT_VAR_DECL(expected_vld4_1,uint,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n VECT_VAR_DECL(expected_vld4_1,uint,16,8) [] = { 0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa,\n \t\t\t\t\t\t0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa };\n VECT_VAR_DECL(expected_vld4_1,uint,32,4) [] = { 0xaaaaaaaa, 0xaaaaaaaa,\n \t\t\t\t\t\t0xaaaaaaaa, 0xaaaaaaaa };\n-VECT_VAR_DECL(expected_vld4_1,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t\t0x3333333333333333 };\n-VECT_VAR_DECL(expected_vld4_1,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n VECT_VAR_DECL(expected_vld4_1,poly,16,8) [] = { 0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa,\n \t\t\t\t\t\t0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa };\n VECT_VAR_DECL(expected_vld4_1,hfloat,32,4) [] = { 0xaaaaaaaa, 0xaaaaaaaa,\n@@ -319,40 +193,22 @@ VECT_VAR_DECL(expected_vld4_2,int,8,8) [] = { 0xaa, 0xaa, 0xaa, 0xaa,\n \t\t\t\t\t      0xaa, 0xaa, 0xaa, 0xaa };\n VECT_VAR_DECL(expected_vld4_2,int,16,4) [] = { 0xfff0, 0xfff1, 0xfff2, 0xfff3 };\n VECT_VAR_DECL(expected_vld4_2,int,32,2) [] = { 0xaaaaaaaa, 0xaaaaaaaa };\n-VECT_VAR_DECL(expected_vld4_2,int,64,1) [] = { 0x3333333333333333 };\n VECT_VAR_DECL(expected_vld4_2,uint,8,8) [] = { 0xf0, 0xf1, 0xf2, 0xf3,\n \t\t\t\t\t       0xaa, 0xaa, 0xaa, 0xaa };\n VECT_VAR_DECL(expected_vld4_2,uint,16,4) [] = { 0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa };\n VECT_VAR_DECL(expected_vld4_2,uint,32,2) [] = { 0xfffffff0, 0xfffffff1 };\n-VECT_VAR_DECL(expected_vld4_2,uint,64,1) [] = { 0x3333333333333333 };\n VECT_VAR_DECL(expected_vld4_2,poly,8,8) [] = { 0xf0, 0xf1, 0xf2, 0xf3,\n \t\t\t\t\t       0xaa, 0xaa, 0xaa, 0xaa };\n VECT_VAR_DECL(expected_vld4_2,poly,16,4) [] = { 0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa };\n VECT_VAR_DECL(expected_vld4_2,hfloat,32,2) [] = { 0xaaaaaaaa, 0xaaaaaaaa };\n-VECT_VAR_DECL(expected_vld4_2,int,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t       0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t       0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t       0x33, 0x33, 0x33, 0x33 };\n VECT_VAR_DECL(expected_vld4_2,int,16,8) [] = { 0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa,\n \t\t\t\t\t       0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa };\n VECT_VAR_DECL(expected_vld4_2,int,32,4) [] = { 0xfffffff0, 0xfffffff1,\n \t\t\t\t\t       0xfffffff2, 0xfffffff3 };\n-VECT_VAR_DECL(expected_vld4_2,int,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t       0x3333333333333333 };\n-VECT_VAR_DECL(expected_vld4_2,uint,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n VECT_VAR_DECL(expected_vld4_2,uint,16,8) [] = { 0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa,\n \t\t\t\t\t\t0xfff0, 0xfff1, 0xfff2, 0xfff3 };\n VECT_VAR_DECL(expected_vld4_2,uint,32,4) [] = { 0xaaaaaaaa, 0xaaaaaaaa,\n \t\t\t\t\t\t0xaaaaaaaa, 0xaaaaaaaa };\n-VECT_VAR_DECL(expected_vld4_2,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t\t0x3333333333333333 };\n-VECT_VAR_DECL(expected_vld4_2,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n VECT_VAR_DECL(expected_vld4_2,poly,16,8) [] = { 0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa,\n \t\t\t\t\t\t0xfff0, 0xfff1, 0xfff2, 0xfff3 };\n VECT_VAR_DECL(expected_vld4_2,hfloat,32,4) [] = { 0xc1800000, 0xc1700000,\n@@ -363,40 +219,22 @@ VECT_VAR_DECL(expected_vld4_3,int,8,8) [] = { 0xaa, 0xaa, 0xaa, 0xaa,\n \t\t\t\t\t      0xf0, 0xf1, 0xf2, 0xf3 };\n VECT_VAR_DECL(expected_vld4_3,int,16,4) [] = { 0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa };\n VECT_VAR_DECL(expected_vld4_3,int,32,2) [] = { 0xaaaaaaaa, 0xaaaaaaaa };\n-VECT_VAR_DECL(expected_vld4_3,int,64,1) [] = { 0x3333333333333333 };\n VECT_VAR_DECL(expected_vld4_3,uint,8,8) [] = { 0xaa, 0xaa, 0xaa, 0xaa,\n \t\t\t\t\t       0xaa, 0xaa, 0xaa, 0xaa };\n VECT_VAR_DECL(expected_vld4_3,uint,16,4) [] = { 0xfff0, 0xfff1, 0xfff2, 0xfff3 };\n VECT_VAR_DECL(expected_vld4_3,uint,32,2) [] = { 0xfffffff2, 0xfffffff3 };\n-VECT_VAR_DECL(expected_vld4_3,uint,64,1) [] = { 0x3333333333333333 };\n VECT_VAR_DECL(expected_vld4_3,poly,8,8) [] = { 0xaa, 0xaa, 0xaa, 0xaa,\n \t\t\t\t\t       0xaa, 0xaa, 0xaa, 0xaa };\n VECT_VAR_DECL(expected_vld4_3,poly,16,4) [] = { 0xfff0, 0xfff1, 0xfff2, 0xfff3 };\n VECT_VAR_DECL(expected_vld4_3,hfloat,32,2) [] = { 0xaaaaaaaa, 0xaaaaaaaa };\n-VECT_VAR_DECL(expected_vld4_3,int,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t       0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t       0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t       0x33, 0x33, 0x33, 0x33 };\n VECT_VAR_DECL(expected_vld4_3,int,16,8) [] = { 0xfff0, 0xfff1, 0xfff2, 0xfff3,\n \t\t\t\t\t       0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa };\n VECT_VAR_DECL(expected_vld4_3,int,32,4) [] = { 0xaaaaaaaa, 0xaaaaaaaa,\n \t\t\t\t\t       0xaaaaaaaa, 0xaaaaaaaa };\n-VECT_VAR_DECL(expected_vld4_3,int,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t       0x3333333333333333 };\n-VECT_VAR_DECL(expected_vld4_3,uint,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n VECT_VAR_DECL(expected_vld4_3,uint,16,8) [] = { 0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa,\n \t\t\t\t\t\t0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa };\n VECT_VAR_DECL(expected_vld4_3,uint,32,4) [] = { 0xaaaaaaaa, 0xaaaaaaaa,\n \t\t\t\t\t\t0xaaaaaaaa, 0xaaaaaaaa };\n-VECT_VAR_DECL(expected_vld4_3,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t\t0x3333333333333333 };\n-VECT_VAR_DECL(expected_vld4_3,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n VECT_VAR_DECL(expected_vld4_3,poly,16,8) [] = { 0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa,\n \t\t\t\t\t\t0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa };\n VECT_VAR_DECL(expected_vld4_3,hfloat,32,4) [] = { 0xaaaaaaaa, 0xaaaaaaaa,\n@@ -542,6 +380,26 @@ void exec_vldX_lane (void)\n   TEST_EXTRA_CHUNK(float, 32, 2, X, Y);\t\t\\\n   TEST_EXTRA_CHUNK(float, 32, 4, X, Y)\n \n+  /* vldX_lane supports only a subset of all variants.  */\n+#define CHECK_RESULTS_VLDX_LANE(test_name,EXPECTED,comment)\t\t\\\n+  {\t\t\t\t\t\t\t\t\t\\\n+    CHECK(test_name, int, 8, 8, PRIx8, EXPECTED, comment);\t\t\\\n+    CHECK(test_name, int, 16, 4, PRIx16, EXPECTED, comment);\t\t\\\n+    CHECK(test_name, int, 32, 2, PRIx32, EXPECTED, comment);\t\t\\\n+    CHECK(test_name, uint, 8, 8, PRIx8, EXPECTED, comment);\t\t\\\n+    CHECK(test_name, uint, 16, 4, PRIx16, EXPECTED, comment);\t\t\\\n+    CHECK(test_name, uint, 32, 2, PRIx32, EXPECTED, comment);\t\t\\\n+    CHECK(test_name, poly, 8, 8, PRIx8, EXPECTED, comment);\t\t\\\n+    CHECK(test_name, poly, 16, 4, PRIx16, EXPECTED, comment);\t\t\\\n+    CHECK_FP(test_name, float, 32, 2, PRIx32, EXPECTED, comment);\t\\\n+    CHECK(test_name, int, 16, 8, PRIx16, EXPECTED, comment);\t\t\\\n+    CHECK(test_name, int, 32, 4, PRIx32, EXPECTED, comment);\t\t\\\n+    CHECK(test_name, uint, 16, 8, PRIx16, EXPECTED, comment);\t\t\\\n+    CHECK(test_name, uint, 32, 4, PRIx32, EXPECTED, comment);\t\t\\\n+    CHECK(test_name, poly, 16, 8, PRIx16, EXPECTED, comment);\t\t\\\n+    CHECK_FP(test_name, float, 32, 4, PRIx32, EXPECTED, comment);\t\\\n+  }\t\t\t\t\t\t\t\t\t\\\n+\n   /* Declare the temporary buffers / variables.  */\n   DECL_ALL_VLDX_LANE(2);\n   DECL_ALL_VLDX_LANE(3);\n@@ -568,39 +426,39 @@ void exec_vldX_lane (void)\n   clean_results ();\n #define TEST_MSG \"VLD2_LANE/VLD2Q_LANE\"\n   TEST_ALL_VLDX_LANE(2);\n-  CHECK_RESULTS_NAMED (TEST_MSG, expected_vld2_0, \" chunk 0\");\n+  CHECK_RESULTS_VLDX_LANE (TEST_MSG, expected_vld2_0, \" chunk 0\");\n \n   TEST_ALL_EXTRA_CHUNKS(2, 1);\n-  CHECK_RESULTS_NAMED (TEST_MSG, expected_vld2_1, \" chunk 1\");\n+  CHECK_RESULTS_VLDX_LANE (TEST_MSG, expected_vld2_1, \" chunk 1\");\n \n   /* Check vld3_lane/vld3q_lane.  */\n   clean_results ();\n #undef TEST_MSG\n #define TEST_MSG \"VLD3_LANE/VLD3Q_LANE\"\n   TEST_ALL_VLDX_LANE(3);\n-  CHECK_RESULTS_NAMED (TEST_MSG, expected_vld3_0, \" chunk 0\");\n+  CHECK_RESULTS_VLDX_LANE (TEST_MSG, expected_vld3_0, \" chunk 0\");\n \n   TEST_ALL_EXTRA_CHUNKS(3, 1);\n-  CHECK_RESULTS_NAMED (TEST_MSG, expected_vld3_1, \" chunk 1\");\n+  CHECK_RESULTS_VLDX_LANE (TEST_MSG, expected_vld3_1, \" chunk 1\");\n \n   TEST_ALL_EXTRA_CHUNKS(3, 2);\n-  CHECK_RESULTS_NAMED (TEST_MSG, expected_vld3_2, \" chunk 2\");\n+  CHECK_RESULTS_VLDX_LANE (TEST_MSG, expected_vld3_2, \" chunk 2\");\n \n   /* Check vld4_lane/vld4q_lane.  */\n   clean_results ();\n #undef TEST_MSG\n #define TEST_MSG \"VLD4_LANE/VLD4Q_LANE\"\n   TEST_ALL_VLDX_LANE(4);\n-  CHECK_RESULTS_NAMED (TEST_MSG, expected_vld4_0, \" chunk 0\");\n+  CHECK_RESULTS_VLDX_LANE (TEST_MSG, expected_vld4_0, \" chunk 0\");\n \n   TEST_ALL_EXTRA_CHUNKS(4, 1);\n-  CHECK_RESULTS_NAMED (TEST_MSG, expected_vld4_1, \" chunk 1\");\n+  CHECK_RESULTS_VLDX_LANE (TEST_MSG, expected_vld4_1, \" chunk 1\");\n   TEST_ALL_EXTRA_CHUNKS(4, 2);\n \n-  CHECK_RESULTS_NAMED (TEST_MSG, expected_vld4_2, \" chunk 2\");\n+  CHECK_RESULTS_VLDX_LANE (TEST_MSG, expected_vld4_2, \" chunk 2\");\n \n   TEST_ALL_EXTRA_CHUNKS(4, 3);\n-  CHECK_RESULTS_NAMED (TEST_MSG, expected_vld4_3, \" chunk 3\");\n+  CHECK_RESULTS_VLDX_LANE (TEST_MSG, expected_vld4_3, \" chunk 3\");\n }\n \n int main (void)"}, {"sha": "0cbb6565893f3da3b9369307ad303ecacce3f303", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vmul.c", "status": "modified", "additions": 16, "deletions": 10, "changes": 26, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvmul.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvmul.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvmul.c?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -7,15 +7,12 @@ VECT_VAR_DECL(expected,int,8,8) [] = { 0xf0, 0x1, 0x12, 0x23,\n \t\t\t\t       0x34, 0x45, 0x56, 0x67 };\n VECT_VAR_DECL(expected,int,16,4) [] = { 0xfde0, 0xfe02, 0xfe24, 0xfe46 };\n VECT_VAR_DECL(expected,int,32,2) [] = { 0xfffffcd0, 0xfffffd03 };\n-VECT_VAR_DECL(expected,int,64,1) [] = { 0x3333333333333333 };\n VECT_VAR_DECL(expected,uint,8,8) [] = { 0xc0, 0x4, 0x48, 0x8c,\n \t\t\t\t\t0xd0, 0x14, 0x58, 0x9c };\n VECT_VAR_DECL(expected,uint,16,4) [] = { 0xfab0, 0xfb05, 0xfb5a, 0xfbaf };\n VECT_VAR_DECL(expected,uint,32,2) [] = { 0xfffff9a0, 0xfffffa06 };\n-VECT_VAR_DECL(expected,uint,64,1) [] = { 0x3333333333333333 };\n VECT_VAR_DECL(expected,poly,8,8) [] = { 0xc0, 0x84, 0x48, 0xc,\n \t\t\t\t\t0xd0, 0x94, 0x58, 0x1c };\n-VECT_VAR_DECL(expected,poly,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n VECT_VAR_DECL(expected,hfloat,32,2) [] = { 0xc4053333, 0xc3f9c000 };\n VECT_VAR_DECL(expected,int,8,16) [] = { 0x90, 0x7, 0x7e, 0xf5,\n \t\t\t\t\t0x6c, 0xe3, 0x5a, 0xd1,\n@@ -25,8 +22,6 @@ VECT_VAR_DECL(expected,int,16,8) [] = { 0xf780, 0xf808, 0xf890, 0xf918,\n \t\t\t\t\t0xf9a0, 0xfa28, 0xfab0, 0xfb38 };\n VECT_VAR_DECL(expected,int,32,4) [] = { 0xfffff670, 0xfffff709,\n \t\t\t\t\t0xfffff7a2, 0xfffff83b };\n-VECT_VAR_DECL(expected,int,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t0x3333333333333333 };\n VECT_VAR_DECL(expected,uint,8,16) [] = { 0x60, 0xa, 0xb4, 0x5e,\n \t\t\t\t\t 0x8, 0xb2, 0x5c, 0x6,\n \t\t\t\t\t 0xb0, 0x5a, 0x4, 0xae,\n@@ -35,14 +30,10 @@ VECT_VAR_DECL(expected,uint,16,8) [] = { 0xf450, 0xf50b, 0xf5c6, 0xf681,\n \t\t\t\t\t 0xf73c, 0xf7f7, 0xf8b2, 0xf96d };\n VECT_VAR_DECL(expected,uint,32,4) [] = { 0xfffff340, 0xfffff40c,\n \t\t\t\t\t 0xfffff4d8, 0xfffff5a4 };\n-VECT_VAR_DECL(expected,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t 0x3333333333333333 };\n VECT_VAR_DECL(expected,poly,8,16) [] = { 0x60, 0xca, 0x34, 0x9e,\n \t\t\t\t\t 0xc8, 0x62, 0x9c, 0x36,\n \t\t\t\t\t 0x30, 0x9a, 0x64, 0xce,\n \t\t\t\t\t 0x98, 0x32, 0xcc, 0x66 };\n-VECT_VAR_DECL(expected,poly,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t 0x3333, 0x3333, 0x3333, 0x3333 };\n VECT_VAR_DECL(expected,hfloat,32,4) [] = { 0xc4c73333, 0xc4bac000,\n \t\t\t\t\t   0xc4ae4ccd, 0xc4a1d999 };\n \n@@ -145,7 +136,22 @@ void FNNAME (INSN_NAME) (void)\n   TEST_VMUL(INSN_NAME, q, poly, p, 8, 16);\n   TEST_VMUL(INSN_NAME, q, float, f, 32, 4);\n \n-  CHECK_RESULTS (TEST_MSG, \"\");\n+  CHECK(TEST_MSG, int, 8, 8, PRIx8, expected, \"\");\n+  CHECK(TEST_MSG, int, 16, 4, PRIx16, expected, \"\");\n+  CHECK(TEST_MSG, int, 32, 2, PRIx32, expected, \"\");\n+  CHECK(TEST_MSG, uint, 8, 8, PRIx8, expected, \"\");\n+  CHECK(TEST_MSG, uint, 16, 4, PRIx16, expected, \"\");\n+  CHECK(TEST_MSG, uint, 32, 2, PRIx32, expected, \"\");\n+  CHECK(TEST_MSG, poly, 8, 8, PRIx8, expected, \"\");\n+  CHECK_FP(TEST_MSG, float, 32, 2, PRIx32, expected, \"\");\n+  CHECK(TEST_MSG, int, 8, 16, PRIx8, expected, \"\");\n+  CHECK(TEST_MSG, int, 16, 8, PRIx16, expected, \"\");\n+  CHECK(TEST_MSG, int, 32, 4, PRIx32, expected, \"\");\n+  CHECK(TEST_MSG, uint, 8, 16, PRIx8, expected, \"\");\n+  CHECK(TEST_MSG, uint, 16, 8, PRIx16, expected, \"\");\n+  CHECK(TEST_MSG, uint, 32, 4, PRIx32, expected, \"\");\n+  CHECK(TEST_MSG, poly, 8, 16, PRIx8, expected, \"\");\n+  CHECK_FP(TEST_MSG, float, 32, 4, PRIx32, expected, \"\");\n }\n \n int main (void)"}, {"sha": "78f17ed155c920b693b0793ecd1ce200ab25ee2d", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vneg.c", "status": "modified", "additions": 0, "deletions": 30, "changes": 30, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvneg.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvneg.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvneg.c?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -12,41 +12,11 @@ VECT_VAR_DECL(expected,int,8,8) [] = { 0x10, 0xf, 0xe, 0xd,\n \t\t\t\t       0xc, 0xb, 0xa, 0x9 };\n VECT_VAR_DECL(expected,int,16,4) [] = { 0x10, 0xf, 0xe, 0xd };\n VECT_VAR_DECL(expected,int,32,2) [] = { 0x10, 0xf };\n-VECT_VAR_DECL(expected,int,64,1) [] = { 0x3333333333333333 };\n-VECT_VAR_DECL(expected,uint,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,uint,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,uint,32,2) [] = { 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,uint,64,1) [] = { 0x3333333333333333 };\n-VECT_VAR_DECL(expected,poly,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,2) [] = { 0x33333333, 0x33333333 };\n VECT_VAR_DECL(expected,int,8,16) [] = { 0x10, 0xf, 0xe, 0xd, 0xc, 0xb, 0xa, 0x9,\n \t\t\t\t\t0x8, 0x7, 0x6, 0x5, 0x4, 0x3, 0x2, 0x1 };\n VECT_VAR_DECL(expected,int,16,8) [] = { 0x10, 0xf, 0xe, 0xd,\n \t\t\t\t\t0xc, 0xb, 0xa, 0x9 };\n VECT_VAR_DECL(expected,int,32,4) [] = { 0x10, 0xf, 0xe, 0xd };\n-VECT_VAR_DECL(expected,int,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t0x3333333333333333 };\n-VECT_VAR_DECL(expected,uint,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,uint,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,uint,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t 0x3333333333333333 };\n-VECT_VAR_DECL(expected,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t   0x33333333, 0x33333333 };\n \n /* Expected results for float32 variants. Needs to be separated since\n    the generic test function does not test floating-point"}, {"sha": "d167473307516209e4fd290d448f9d5b8f99c81f", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vorn.c", "status": "modified", "additions": 0, "deletions": 12, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvorn.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvorn.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvorn.c?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -14,10 +14,6 @@ VECT_VAR_DECL(expected,uint,8,8) [] = { 0xfb, 0xfb, 0xfb, 0xfb,\n VECT_VAR_DECL(expected,uint,16,4) [] = { 0xfff1, 0xfff1, 0xfff3, 0xfff3 };\n VECT_VAR_DECL(expected,uint,32,2) [] = { 0xfffffff7, 0xfffffff7 };\n VECT_VAR_DECL(expected,uint,64,1) [] = { 0xfffffffffffffffd };\n-VECT_VAR_DECL(expected,poly,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,2) [] = { 0x33333333, 0x33333333 };\n VECT_VAR_DECL(expected,int,8,16) [] = { 0xf9, 0xf9, 0xfb, 0xfb,\n \t\t\t\t\t0xfd, 0xfd, 0xff, 0xff,\n \t\t\t\t\t0xf9, 0xf9, 0xfb, 0xfb,\n@@ -38,11 +34,3 @@ VECT_VAR_DECL(expected,uint,32,4) [] = { 0xfffffff8, 0xfffffff9,\n \t\t\t\t\t 0xfffffffa, 0xfffffffb };\n VECT_VAR_DECL(expected,uint,64,2) [] = { 0xfffffffffffffffc,\n \t\t\t\t\t 0xfffffffffffffffd };\n-VECT_VAR_DECL(expected,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t   0x33333333, 0x33333333 };"}, {"sha": "4948964ae4bb83a5ed41584b33b282b9a09d300f", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vorr.c", "status": "modified", "additions": 0, "deletions": 12, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvorr.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvorr.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvorr.c?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -14,10 +14,6 @@ VECT_VAR_DECL(expected,uint,8,8) [] = { 0xf4, 0xf5, 0xf6, 0xf7,\n VECT_VAR_DECL(expected,uint,16,4) [] = { 0xfffe, 0xffff, 0xfffe, 0xffff };\n VECT_VAR_DECL(expected,uint,32,2) [] = { 0xfffffff8, 0xfffffff9 };\n VECT_VAR_DECL(expected,uint,64,1) [] = { 0xfffffffffffffff2 };\n-VECT_VAR_DECL(expected,poly,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,2) [] = { 0x33333333, 0x33333333 };\n VECT_VAR_DECL(expected,int,8,16) [] = { 0xf6, 0xf7, 0xf6, 0xf7,\n \t\t\t\t\t0xf6, 0xf7, 0xf6, 0xf7,\n \t\t\t\t\t0xfe, 0xff, 0xfe, 0xff,\n@@ -38,11 +34,3 @@ VECT_VAR_DECL(expected,uint,32,4) [] = { 0xfffffff7, 0xfffffff7,\n \t\t\t\t\t 0xfffffff7, 0xfffffff7 };\n VECT_VAR_DECL(expected,uint,64,2) [] = { 0xfffffffffffffff3,\n \t\t\t\t\t 0xfffffffffffffff3 };\n-VECT_VAR_DECL(expected,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t   0x33333333, 0x33333333 };"}, {"sha": "4a7ab17d0090eee286131860a33e0045a41169dd", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vqabs.c", "status": "modified", "additions": 0, "deletions": 29, "changes": 29, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvqabs.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvqabs.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvqabs.c?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -11,42 +11,13 @@ void vqabs_extra(void);\n VECT_VAR_DECL(expected,int,8,8) [] = { 0x10, 0xf, 0xe, 0xd, 0xc, 0xb, 0xa, 0x9 };\n VECT_VAR_DECL(expected,int,16,4) [] = { 0x10, 0xf, 0xe, 0xd };\n VECT_VAR_DECL(expected,int,32,2) [] = { 0x10, 0xf };\n-VECT_VAR_DECL(expected,int,64,1) [] = { 0x3333333333333333 };\n-VECT_VAR_DECL(expected,uint,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,uint,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,uint,32,2) [] = { 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,uint,64,1) [] = { 0x3333333333333333 };\n-VECT_VAR_DECL(expected,poly,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,2) [] = { 0x33333333, 0x33333333 };\n VECT_VAR_DECL(expected,int,8,16) [] = { 0x10, 0xf, 0xe, 0xd,\n \t\t\t\t\t0xc, 0xb, 0xa, 0x9,\n \t\t\t\t\t0x8, 0x7, 0x6, 0x5,\n \t\t\t\t\t0x4, 0x3, 0x2, 0x1 };\n VECT_VAR_DECL(expected,int,16,8) [] = { 0x10, 0xf, 0xe, 0xd,\n \t\t\t\t\t0xc, 0xb, 0xa, 0x9 };\n VECT_VAR_DECL(expected,int,32,4) [] = { 0x10, 0xf, 0xe, 0xd };\n-VECT_VAR_DECL(expected,int,64,2) [] = { 0x3333333333333333, 0x3333333333333333 };\n-VECT_VAR_DECL(expected,uint,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,uint,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,uint,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t 0x3333333333333333 };\n-VECT_VAR_DECL(expected,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t   0x33333333, 0x33333333 };\n \n /* Expected values of cumulative_saturation flag.  */\n int VECT_VAR(expected_cumulative_sat,int,8,8) = 0;"}, {"sha": "eaa6e8204ee8e31ee7b98ae2fceca51910b3e906", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vqadd.c", "status": "modified", "additions": 0, "deletions": 12, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvqadd.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvqadd.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvqadd.c?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -39,10 +39,6 @@ VECT_VAR_DECL(expected,uint,8,8) [] = { 0xff, 0xff, 0xff, 0xff,\n VECT_VAR_DECL(expected,uint,16,4) [] = { 0xffff, 0xffff, 0xffff, 0xffff };\n VECT_VAR_DECL(expected,uint,32,2) [] = { 0xffffffff, 0xffffffff };\n VECT_VAR_DECL(expected,uint,64,1) [] = { 0xffffffffffffffff };\n-VECT_VAR_DECL(expected,poly,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,2) [] = { 0x33333333, 0x33333333 };\n VECT_VAR_DECL(expected,int,8,16) [] = { 0x1, 0x2, 0x3, 0x4,\n \t\t\t\t\t0x5, 0x6, 0x7, 0x8,\n \t\t\t\t\t0x9, 0xa, 0xb, 0xc,\n@@ -61,14 +57,6 @@ VECT_VAR_DECL(expected,uint,32,4) [] = { 0xffffffff, 0xffffffff,\n \t\t\t\t\t 0xffffffff, 0xffffffff };\n VECT_VAR_DECL(expected,uint,64,2) [] = { 0xffffffffffffffff,\n \t\t\t\t\t 0xffffffffffffffff };\n-VECT_VAR_DECL(expected,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t   0x33333333, 0x33333333 };\n \n \n /* 64-bits types, with 0 as second input.  */"}, {"sha": "21a0926813a396c51986304e80e21cce89dd6095", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vqneg.c", "status": "modified", "additions": 0, "deletions": 29, "changes": 29, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvqneg.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvqneg.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvqneg.c?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -11,42 +11,13 @@ void vqneg_extra(void);\n VECT_VAR_DECL(expected,int,8,8) [] = { 0x10, 0xf, 0xe, 0xd, 0xc, 0xb, 0xa, 0x9 };\n VECT_VAR_DECL(expected,int,16,4) [] = { 0x10, 0xf, 0xe, 0xd };\n VECT_VAR_DECL(expected,int,32,2) [] = { 0x10, 0xf };\n-VECT_VAR_DECL(expected,int,64,1) [] = { 0x3333333333333333 };\n-VECT_VAR_DECL(expected,uint,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,uint,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,uint,32,2) [] = { 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,uint,64,1) [] = { 0x3333333333333333 };\n-VECT_VAR_DECL(expected,poly,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,2) [] = { 0x33333333, 0x33333333 };\n VECT_VAR_DECL(expected,int,8,16) [] = { 0x10, 0xf, 0xe, 0xd,\n \t\t\t\t\t0xc, 0xb, 0xa, 0x9,\n \t\t\t\t\t0x8, 0x7, 0x6, 0x5,\n \t\t\t\t\t0x4, 0x3, 0x2, 0x1 };\n VECT_VAR_DECL(expected,int,16,8) [] = { 0x10, 0xf, 0xe, 0xd,\n \t\t\t\t\t0xc, 0xb, 0xa, 0x9 };\n VECT_VAR_DECL(expected,int,32,4) [] = { 0x10, 0xf, 0xe, 0xd };\n-VECT_VAR_DECL(expected,int,64,2) [] = { 0x3333333333333333, 0x3333333333333333 };\n-VECT_VAR_DECL(expected,uint,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,uint,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,uint,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t 0x3333333333333333 };\n-VECT_VAR_DECL(expected,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t   0x33333333, 0x33333333 };\n \n /* Expected values of cumulative_saturation flag.  */\n int VECT_VAR(expected_cumulative_sat,int,8,8) = 0;"}, {"sha": "3068d4b413f83b98cfb305eb1ae889869ee77a41", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vqsub.c", "status": "modified", "additions": 0, "deletions": 12, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvqsub.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvqsub.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvqsub.c?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -25,10 +25,6 @@ VECT_VAR_DECL(expected,uint,16,4) [] = { 0xff8a, 0xff8b,\n \t\t\t\t\t 0xff8c, 0xff8d };\n VECT_VAR_DECL(expected,uint,32,2) [] = { 0xffffff79, 0xffffff7a };\n VECT_VAR_DECL(expected,uint,64,1) [] = { 0xffffffffffffff68 };\n-VECT_VAR_DECL(expected,poly,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,2) [] = { 0x33333333, 0x33333333 };\n VECT_VAR_DECL(expected,int,8,16) [] = { 0xdf, 0xe0, 0xe1, 0xe2,\n \t\t\t\t\t0xe3, 0xe4, 0xe5, 0xe6,\n \t\t\t\t\t0xe7, 0xe8, 0xe9, 0xea,\n@@ -49,14 +45,6 @@ VECT_VAR_DECL(expected,uint,32,4) [] = { 0xffffff79, 0xffffff7a,\n \t\t\t\t\t 0xffffff7b, 0xffffff7c };\n VECT_VAR_DECL(expected,uint,64,2) [] = { 0xffffffffffffff68,\n \t\t\t\t\t 0xffffffffffffff69 };\n-VECT_VAR_DECL(expected,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t   0x33333333, 0x33333333 };\n \n /* Expected values of cumulative saturation flag.  */\n int VECT_VAR(expected_cumulative_sat,int,8,8) = 0;"}, {"sha": "fec90b265e0b27493173d2fe6d9abc0285a0c16a", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vsXi_n.inc", "status": "modified", "additions": 18, "deletions": 1, "changes": 19, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2FvsXi_n.inc", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2FvsXi_n.inc", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2FvsXi_n.inc?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -68,7 +68,24 @@ void FNNAME (INSN_NAME) (void)\n   TEST_VSXI_N(INSN_NAME, q, poly, p, 8, 16, 3);\n   TEST_VSXI_N(INSN_NAME, q, poly, p, 16, 8, 12);\n \n-  CHECK_RESULTS (TEST_MSG, \"\");\n+  CHECK(TEST_MSG, int, 8, 8, PRIx8, expected, \"\");\n+  CHECK(TEST_MSG, int, 16, 4, PRIx16, expected, \"\");\n+  CHECK(TEST_MSG, int, 32, 2, PRIx32, expected, \"\");\n+  CHECK(TEST_MSG, int, 64, 1, PRIx64, expected, \"\");\n+  CHECK(TEST_MSG, uint, 8, 8, PRIx8, expected, \"\");\n+  CHECK(TEST_MSG, uint, 16, 4, PRIx16, expected, \"\");\n+  CHECK(TEST_MSG, uint, 32, 2, PRIx32, expected, \"\");\n+  CHECK(TEST_MSG, uint, 64, 1, PRIx64, expected, \"\");\n+  CHECK(TEST_MSG, poly, 8, 8, PRIx8, expected, \"\");\n+  CHECK(TEST_MSG, poly, 16, 4, PRIx16, expected, \"\");\n+  CHECK(TEST_MSG, int, 8, 16, PRIx8, expected, \"\");\n+  CHECK(TEST_MSG, int, 16, 8, PRIx16, expected, \"\");\n+  CHECK(TEST_MSG, int, 32, 4, PRIx32, expected, \"\");\n+  CHECK(TEST_MSG, uint, 8, 16, PRIx8, expected, \"\");\n+  CHECK(TEST_MSG, uint, 16, 8, PRIx16, expected, \"\");\n+  CHECK(TEST_MSG, uint, 32, 4, PRIx32, expected, \"\");\n+  CHECK(TEST_MSG, poly, 8, 16, PRIx8, expected, \"\");\n+  CHECK(TEST_MSG, poly, 16, 8, PRIx16, expected, \"\");\n \n #ifdef EXTRA_TESTS\n   EXTRA_TESTS();"}, {"sha": "821c11e2063a946f370629f32deef46ec3f5accf", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vshl.c", "status": "modified", "additions": 50, "deletions": 49, "changes": 99, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvshl.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvshl.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvshl.c?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -13,11 +13,6 @@ VECT_VAR_DECL(expected,uint,8,8) [] = { 0xe0, 0xe2, 0xe4, 0xe6,\n VECT_VAR_DECL(expected,uint,16,4) [] = { 0xff80, 0xff88, 0xff90, 0xff98 };\n VECT_VAR_DECL(expected,uint,32,2) [] = { 0xfffff000, 0xfffff100 };\n VECT_VAR_DECL(expected,uint,64,1) [] = { 0xffffffffffffff80 };\n-VECT_VAR_DECL(expected,poly,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,4) [] = { 0x3333, 0x3333,\n-\t\t\t\t\t 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,2) [] = { 0x33333333, 0x33333333 };\n VECT_VAR_DECL(expected,int,8,16) [] = { 0x0, 0x20, 0x40, 0x60,\n \t\t\t\t\t0x80, 0xa0, 0xc0, 0xe0,\n \t\t\t\t\t0x0, 0x20, 0x40, 0x60,\n@@ -36,14 +31,6 @@ VECT_VAR_DECL(expected,uint,16,8) [] = { 0x0, 0x1000, 0x2000, 0x3000,\n VECT_VAR_DECL(expected,uint,32,4) [] = { 0x0, 0x40000000,\n \t\t\t\t\t 0x80000000, 0xc0000000 };\n VECT_VAR_DECL(expected,uint,64,2) [] = { 0x0, 0x8000000000000000 };\n-VECT_VAR_DECL(expected,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t   0x33333333, 0x33333333 };\n \n /* Expected results with large shift amount.  */\n VECT_VAR_DECL(expected_large_shift,int,8,8) [] = { 0x0, 0x0, 0x0, 0x0,\n@@ -56,11 +43,6 @@ VECT_VAR_DECL(expected_large_shift,uint,8,8) [] = { 0x0, 0x0, 0x0, 0x0,\n VECT_VAR_DECL(expected_large_shift,uint,16,4) [] = { 0x0, 0x0, 0x0, 0x0 };\n VECT_VAR_DECL(expected_large_shift,uint,32,2) [] = { 0x0, 0x0 };\n VECT_VAR_DECL(expected_large_shift,uint,64,1) [] = { 0x0 };\n-VECT_VAR_DECL(expected_large_shift,poly,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t    0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected_large_shift,poly,16,4) [] = { 0x3333, 0x3333,\n-\t\t\t\t\t\t     0x3333, 0x3333 };\n-VECT_VAR_DECL(expected_large_shift,hfloat,32,2) [] = { 0x33333333, 0x33333333 };\n VECT_VAR_DECL(expected_large_shift,int,8,16) [] = { 0x0, 0x0, 0x0, 0x0,\n \t\t\t\t\t\t    0x0, 0x0, 0x0, 0x0,\n \t\t\t\t\t\t    0x0, 0x0, 0x0, 0x0,\n@@ -77,16 +59,6 @@ VECT_VAR_DECL(expected_large_shift,uint,16,8) [] = { 0x0, 0x0, 0x0, 0x0,\n \t\t\t\t\t\t     0x0, 0x0, 0x0, 0x0 };\n VECT_VAR_DECL(expected_large_shift,uint,32,4) [] = { 0x0, 0x0, 0x0, 0x0 };\n VECT_VAR_DECL(expected_large_shift,uint,64,2) [] = { 0x0, 0x0 };\n-VECT_VAR_DECL(expected_large_shift,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t     0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t     0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t     0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected_large_shift,poly,16,8) [] = { 0x3333, 0x3333,\n-\t\t\t\t\t\t     0x3333, 0x3333,\n-\t\t\t\t\t\t     0x3333, 0x3333,\n-\t\t\t\t\t\t     0x3333, 0x3333 };\n-VECT_VAR_DECL(expected_large_shift,hfloat,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t\t       0x33333333, 0x33333333 };\n \n \n /* Expected results with negative shift amount.  */\n@@ -103,12 +75,6 @@ VECT_VAR_DECL(expected_negative_shift,uint,16,4) [] = { 0x7ff8, 0x7ff8,\n VECT_VAR_DECL(expected_negative_shift,uint,32,2) [] = { 0x3ffffffc,\n \t\t\t\t\t\t\t0x3ffffffc };\n VECT_VAR_DECL(expected_negative_shift,uint,64,1) [] = { 0xfffffffffffffff };\n-VECT_VAR_DECL(expected_negative_shift,poly,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t       0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected_negative_shift,poly,16,4) [] = { 0x3333, 0x3333,\n-\t\t\t\t\t\t\t0x3333, 0x3333 };\n-VECT_VAR_DECL(expected_negative_shift,hfloat,32,2) [] = { 0x33333333,\n-\t\t\t\t\t\t\t  0x33333333 };\n VECT_VAR_DECL(expected_negative_shift,int,8,16) [] = { 0xfc, 0xfc, 0xfc, 0xfc,\n \t\t\t\t\t\t       0xfd, 0xfd, 0xfd, 0xfd,\n \t\t\t\t\t\t       0xfe, 0xfe, 0xfe, 0xfe,\n@@ -133,18 +99,6 @@ VECT_VAR_DECL(expected_negative_shift,uint,32,4) [] = { 0x1ffffffe, 0x1ffffffe,\n \t\t\t\t\t\t\t0x1ffffffe, 0x1ffffffe };\n VECT_VAR_DECL(expected_negative_shift,uint,64,2) [] = { 0x7ffffffffffffff,\n \t\t\t\t\t\t\t0x7ffffffffffffff };\n-VECT_VAR_DECL(expected_negative_shift,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected_negative_shift,poly,16,8) [] = { 0x3333, 0x3333,\n-\t\t\t\t\t\t\t0x3333, 0x3333,\n-\t\t\t\t\t\t\t0x3333, 0x3333,\n-\t\t\t\t\t\t\t0x3333, 0x3333 };\n-VECT_VAR_DECL(expected_negative_shift,hfloat,32,4) [] = { 0x33333333,\n-\t\t\t\t\t\t\t  0x33333333,\n-\t\t\t\t\t\t\t  0x33333333,\n-\t\t\t\t\t\t\t  0x33333333 };\n \n \n #ifndef INSN_NAME\n@@ -187,7 +141,22 @@ void FNNAME (INSN_NAME) (void)\n   /* Execute the tests.  */\n   TEST_MACRO_ALL_VARIANTS_1_5(TEST_VSHL, int);\n \n-  CHECK_RESULTS (TEST_MSG, \"\");\n+  CHECK(TEST_MSG, int, 8, 8, PRIx8, expected, \"\");\n+  CHECK(TEST_MSG, int, 16, 4, PRIx16, expected, \"\");\n+  CHECK(TEST_MSG, int, 32, 2, PRIx32, expected, \"\");\n+  CHECK(TEST_MSG, int, 64, 1, PRIx64, expected, \"\");\n+  CHECK(TEST_MSG, uint, 8, 8, PRIx8, expected, \"\");\n+  CHECK(TEST_MSG, uint, 16, 4, PRIx16, expected, \"\");\n+  CHECK(TEST_MSG, uint, 32, 2, PRIx32, expected, \"\");\n+  CHECK(TEST_MSG, uint, 64, 1, PRIx64, expected, \"\");\n+  CHECK(TEST_MSG, int, 8, 16, PRIx8, expected, \"\");\n+  CHECK(TEST_MSG, int, 16, 8, PRIx16, expected, \"\");\n+  CHECK(TEST_MSG, int, 32, 4, PRIx32, expected, \"\");\n+  CHECK(TEST_MSG, int, 64, 2, PRIx64, expected, \"\");\n+  CHECK(TEST_MSG, uint, 8, 16, PRIx8, expected, \"\");\n+  CHECK(TEST_MSG, uint, 16, 8, PRIx16, expected, \"\");\n+  CHECK(TEST_MSG, uint, 32, 4, PRIx32, expected, \"\");\n+  CHECK(TEST_MSG, uint, 64, 2, PRIx64, expected, \"\");\n \n \n   /* Test large shift amount (larger or equal to the type width.  */\n@@ -203,7 +172,23 @@ void FNNAME (INSN_NAME) (void)\n   /* Execute the tests.  */\n   TEST_MACRO_ALL_VARIANTS_1_5(TEST_VSHL, int);\n \n-  CHECK_RESULTS_NAMED (TEST_MSG, expected_large_shift, \"(large shift amount)\");\n+#define COMMENT1 \"(large shift amount)\"\n+  CHECK(TEST_MSG, int, 8, 8, PRIx8, expected_large_shift, COMMENT1);\n+  CHECK(TEST_MSG, int, 16, 4, PRIx16, expected_large_shift, COMMENT1);\n+  CHECK(TEST_MSG, int, 32, 2, PRIx32, expected_large_shift, COMMENT1);\n+  CHECK(TEST_MSG, int, 64, 1, PRIx64, expected_large_shift, COMMENT1);\n+  CHECK(TEST_MSG, uint, 8, 8, PRIx8, expected_large_shift, COMMENT1);\n+  CHECK(TEST_MSG, uint, 16, 4, PRIx16, expected_large_shift, COMMENT1);\n+  CHECK(TEST_MSG, uint, 32, 2, PRIx32, expected_large_shift, COMMENT1);\n+  CHECK(TEST_MSG, uint, 64, 1, PRIx64, expected_large_shift, COMMENT1);\n+  CHECK(TEST_MSG, int, 8, 16, PRIx8, expected_large_shift, COMMENT1);\n+  CHECK(TEST_MSG, int, 16, 8, PRIx16, expected_large_shift, COMMENT1);\n+  CHECK(TEST_MSG, int, 32, 4, PRIx32, expected_large_shift, COMMENT1);\n+  CHECK(TEST_MSG, int, 64, 2, PRIx64, expected_large_shift, COMMENT1);\n+  CHECK(TEST_MSG, uint, 8, 16, PRIx8, expected_large_shift, COMMENT1);\n+  CHECK(TEST_MSG, uint, 16, 8, PRIx16, expected_large_shift, COMMENT1);\n+  CHECK(TEST_MSG, uint, 32, 4, PRIx32, expected_large_shift, COMMENT1);\n+  CHECK(TEST_MSG, uint, 64, 2, PRIx64, expected_large_shift, COMMENT1);\n \n \n   /* Test negative shift amount. */\n@@ -219,7 +204,23 @@ void FNNAME (INSN_NAME) (void)\n   /* Execute the tests.  */\n   TEST_MACRO_ALL_VARIANTS_1_5(TEST_VSHL, int);\n \n-  CHECK_RESULTS_NAMED (TEST_MSG, expected_negative_shift, \"(negative shift amount)\");\n+#define COMMENT2 \"(negative shift amount)\"\n+  CHECK(TEST_MSG, int, 8, 8, PRIx8, expected_negative_shift, COMMENT2);\n+  CHECK(TEST_MSG, int, 16, 4, PRIx16, expected_negative_shift, COMMENT2);\n+  CHECK(TEST_MSG, int, 32, 2, PRIx32, expected_negative_shift, COMMENT2);\n+  CHECK(TEST_MSG, int, 64, 1, PRIx64, expected_negative_shift, COMMENT2);\n+  CHECK(TEST_MSG, uint, 8, 8, PRIx8, expected_negative_shift, COMMENT2);\n+  CHECK(TEST_MSG, uint, 16, 4, PRIx16, expected_negative_shift, COMMENT2);\n+  CHECK(TEST_MSG, uint, 32, 2, PRIx32, expected_negative_shift, COMMENT2);\n+  CHECK(TEST_MSG, uint, 64, 1, PRIx64, expected_negative_shift, COMMENT2);\n+  CHECK(TEST_MSG, int, 8, 16, PRIx8, expected_negative_shift, COMMENT2);\n+  CHECK(TEST_MSG, int, 16, 8, PRIx16, expected_negative_shift, COMMENT2);\n+  CHECK(TEST_MSG, int, 32, 4, PRIx32, expected_negative_shift, COMMENT2);\n+  CHECK(TEST_MSG, int, 64, 2, PRIx64, expected_negative_shift, COMMENT2);\n+  CHECK(TEST_MSG, uint, 8, 16, PRIx8, expected_negative_shift, COMMENT2);\n+  CHECK(TEST_MSG, uint, 16, 8, PRIx16, expected_negative_shift, COMMENT2);\n+  CHECK(TEST_MSG, uint, 32, 4, PRIx32, expected_negative_shift, COMMENT2);\n+  CHECK(TEST_MSG, uint, 64, 2, PRIx64, expected_negative_shift, COMMENT2);\n }\n \n int main (void)"}, {"sha": "ad0b4ff9faeda87117bb469eb2bc3b91012b71f3", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vshuffle.inc", "status": "modified", "additions": 27, "deletions": 2, "changes": 29, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvshuffle.inc", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvshuffle.inc", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvshuffle.inc?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -120,15 +120,40 @@ void FNNAME (INSN_NAME) (void)\n   TEST_EXTRA_CHUNK(poly, 16, 8, 1);\t\t\\\n   TEST_EXTRA_CHUNK(float, 32, 4, 1)\n \n+  /* vshuffle support all vector types except [u]int64x1 and\n+     [u]int64x2.  */\n+#define CHECK_RESULTS_VSHUFFLE(test_name,EXPECTED,comment)\t\t\\\n+  {\t\t\t\t\t\t\t\t\t\\\n+    CHECK(test_name, int, 8, 8, PRIx8, EXPECTED, comment);\t\t\\\n+    CHECK(test_name, int, 16, 4, PRIx16, EXPECTED, comment);\t\t\\\n+    CHECK(test_name, int, 32, 2, PRIx32, EXPECTED, comment);\t\t\\\n+    CHECK(test_name, uint, 8, 8, PRIx8, EXPECTED, comment);\t\t\\\n+    CHECK(test_name, uint, 16, 4, PRIx16, EXPECTED, comment);\t\t\\\n+    CHECK(test_name, uint, 32, 2, PRIx32, EXPECTED, comment);\t\t\\\n+    CHECK(test_name, poly, 8, 8, PRIx8, EXPECTED, comment);\t\t\\\n+    CHECK(test_name, poly, 16, 4, PRIx16, EXPECTED, comment);\t\t\\\n+    CHECK_FP(test_name, float, 32, 2, PRIx32, EXPECTED, comment);\t\\\n+\t\t\t\t\t\t\t\t\t\\\n+    CHECK(test_name, int, 8, 16, PRIx8, EXPECTED, comment);\t\t\\\n+    CHECK(test_name, int, 16, 8, PRIx16, EXPECTED, comment);\t\t\\\n+    CHECK(test_name, int, 32, 4, PRIx32, EXPECTED, comment);\t\t\\\n+    CHECK(test_name, uint, 8, 16, PRIx8, EXPECTED, comment);\t\t\\\n+    CHECK(test_name, uint, 16, 8, PRIx16, EXPECTED, comment);\t\t\\\n+    CHECK(test_name, uint, 32, 4, PRIx32, EXPECTED, comment);\t\t\\\n+    CHECK(test_name, poly, 8, 16, PRIx8, EXPECTED, comment);\t\t\\\n+    CHECK(test_name, poly, 16, 8, PRIx16, EXPECTED, comment);\t\t\\\n+    CHECK_FP(test_name, float, 32, 4, PRIx32, EXPECTED, comment);\t\\\n+  }\t\t\t\t\t\t\t\t\t\\\n+\n   clean_results ();\n \n   /* Execute the tests.  */\n   TEST_ALL_VSHUFFLE(INSN_NAME);\n \n-  CHECK_RESULTS_NAMED (TEST_MSG, expected0, \"(chunk 0)\");\n+  CHECK_RESULTS_VSHUFFLE (TEST_MSG, expected0, \"(chunk 0)\");\n \n   TEST_ALL_EXTRA_CHUNKS();\n-  CHECK_RESULTS_NAMED (TEST_MSG, expected1, \"(chunk 1)\");\n+  CHECK_RESULTS_VSHUFFLE (TEST_MSG, expected1, \"(chunk 1)\");\n }\n \n int main (void)"}, {"sha": "0285083425d676b8eef054bb0496b69319d7b63f", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vsli_n.c", "status": "modified", "additions": 19, "deletions": 7, "changes": 26, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvsli_n.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvsli_n.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvsli_n.c?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -23,7 +23,6 @@ VECT_VAR_DECL(expected,uint,64,1) [] = { 0x10 };\n VECT_VAR_DECL(expected,poly,8,8) [] = { 0x50, 0x51, 0x52, 0x53,\n \t\t\t\t\t0x50, 0x51, 0x52, 0x53 };\n VECT_VAR_DECL(expected,poly,16,4) [] = { 0x7bf0, 0x7bf1, 0x7bf2, 0x7bf3 };\n-VECT_VAR_DECL(expected,hfloat,32,2) [] = { 0x33333333, 0x33333333 };\n VECT_VAR_DECL(expected,int,8,16) [] = { 0xd0, 0xd1, 0xd2, 0xd3,\n \t\t\t\t\t0xd4, 0xd5, 0xd6, 0xd7,\n \t\t\t\t\t0xd8, 0xd9, 0xda, 0xdb,\n@@ -48,8 +47,6 @@ VECT_VAR_DECL(expected,poly,8,16) [] = { 0x60, 0x61, 0x62, 0x63,\n \t\t\t\t\t 0x64, 0x65, 0x66, 0x67 };\n VECT_VAR_DECL(expected,poly,16,8) [] = { 0x3ff0, 0x3ff1, 0x3ff2, 0x3ff3,\n \t\t\t\t\t 0x3ff4, 0x3ff5, 0x3ff6, 0x3ff7 };\n-VECT_VAR_DECL(expected,hfloat,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t   0x33333333, 0x33333333 };\n \n /* Expected results with max shift amount.  */\n VECT_VAR_DECL(expected_max_shift,int,8,8) [] = { 0x70, 0x71, 0x72, 0x73,\n@@ -68,7 +65,6 @@ VECT_VAR_DECL(expected_max_shift,poly,8,8) [] = { 0x70, 0x71, 0x72, 0x73,\n \t\t\t\t\t\t  0x74, 0x75, 0x76, 0x77 };\n VECT_VAR_DECL(expected_max_shift,poly,16,4) [] = { 0x7ff0, 0x7ff1,\n \t\t\t\t\t\t   0x7ff2, 0x7ff3 };\n-VECT_VAR_DECL(expected_max_shift,hfloat,32,2) [] = { 0x33333333, 0x33333333 };\n VECT_VAR_DECL(expected_max_shift,int,8,16) [] = { 0x70, 0x71, 0x72, 0x73,\n \t\t\t\t\t\t  0x74, 0x75, 0x76, 0x77,\n \t\t\t\t\t\t  0x78, 0x79, 0x7a, 0x7b,\n@@ -95,8 +91,6 @@ VECT_VAR_DECL(expected_max_shift,poly,8,16) [] = { 0x70, 0x71, 0x72, 0x73,\n \t\t\t\t\t\t   0x7c, 0x7d, 0x7e, 0x7f };\n VECT_VAR_DECL(expected_max_shift,poly,16,8) [] = { 0xfff0, 0xfff1, 0xfff2, 0xfff3,\n \t\t\t\t\t\t   0xfff4, 0xfff5, 0xfff6, 0xfff7 };\n-VECT_VAR_DECL(expected_max_shift,hfloat,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t\t     0x33333333, 0x33333333 };\n \n #include \"vsXi_n.inc\"\n \n@@ -158,5 +152,23 @@ void vsli_extra(void)\n   TEST_VSXI_N(INSN_NAME, q, poly, p, 8, 16, 7);\n   TEST_VSXI_N(INSN_NAME, q, poly, p, 16, 8, 15);\n \n-  CHECK_RESULTS_NAMED (TEST_MSG, expected_max_shift, \"(max shift amount)\");\n+#define COMMENT \"(max shift amount)\"\n+  CHECK(TEST_MSG, int, 8, 8, PRIx8, expected_max_shift, COMMENT);\n+  CHECK(TEST_MSG, int, 16, 4, PRIx16, expected_max_shift, COMMENT);\n+  CHECK(TEST_MSG, int, 32, 2, PRIx32, expected_max_shift, COMMENT);\n+  CHECK(TEST_MSG, int, 64, 1, PRIx64, expected_max_shift, COMMENT);\n+  CHECK(TEST_MSG, uint, 8, 8, PRIx8, expected_max_shift, COMMENT);\n+  CHECK(TEST_MSG, uint, 16, 4, PRIx16, expected_max_shift, COMMENT);\n+  CHECK(TEST_MSG, uint, 32, 2, PRIx32, expected_max_shift, COMMENT);\n+  CHECK(TEST_MSG, uint, 64, 1, PRIx64, expected_max_shift, COMMENT);\n+  CHECK(TEST_MSG, poly, 8, 8, PRIx8, expected_max_shift, COMMENT);\n+  CHECK(TEST_MSG, poly, 16, 4, PRIx16, expected_max_shift, COMMENT);\n+  CHECK(TEST_MSG, int, 8, 16, PRIx8, expected_max_shift, COMMENT);\n+  CHECK(TEST_MSG, int, 16, 8, PRIx16, expected_max_shift, COMMENT);\n+  CHECK(TEST_MSG, int, 32, 4, PRIx32, expected_max_shift, COMMENT);\n+  CHECK(TEST_MSG, uint, 8, 16, PRIx8, expected_max_shift, COMMENT);\n+  CHECK(TEST_MSG, uint, 16, 8, PRIx16, expected_max_shift, COMMENT);\n+  CHECK(TEST_MSG, uint, 32, 4, PRIx32, expected_max_shift, COMMENT);\n+  CHECK(TEST_MSG, poly, 8, 16, PRIx8, expected_max_shift, COMMENT);\n+  CHECK(TEST_MSG, poly, 16, 8, PRIx16, expected_max_shift, COMMENT);\n }"}, {"sha": "5f05314de2aaad7f2ad388dad89c26dbae64567a", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vsri_n.c", "status": "modified", "additions": 19, "deletions": 7, "changes": 26, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvsri_n.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvsri_n.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvsri_n.c?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -23,7 +23,6 @@ VECT_VAR_DECL(expected,uint,64,1) [] = { 0xe000000000000000 };\n VECT_VAR_DECL(expected,poly,8,8) [] = { 0xc5, 0xc5, 0xc5, 0xc5,\n \t\t\t\t\t0xc5, 0xc5, 0xc5, 0xc5 };\n VECT_VAR_DECL(expected,poly,16,4) [] = { 0xffc0, 0xffc0, 0xffc0, 0xffc0 };\n-VECT_VAR_DECL(expected,hfloat,32,2) [] = { 0x33333333, 0x33333333 };\n VECT_VAR_DECL(expected,int,8,16) [] = { 0xf7, 0xf7, 0xf7, 0xf7,\n \t\t\t\t\t0xf7, 0xf7, 0xf7, 0xf7,\n \t\t\t\t\t0xff, 0xff, 0xff, 0xff,\n@@ -50,8 +49,6 @@ VECT_VAR_DECL(expected,poly,8,16) [] = { 0xe1, 0xe1, 0xe1, 0xe1,\n \t\t\t\t\t 0xe1, 0xe1, 0xe1, 0xe1 };\n VECT_VAR_DECL(expected,poly,16,8) [] = { 0xfff0, 0xfff0, 0xfff0, 0xfff0,\n \t\t\t\t\t 0xfff0, 0xfff0, 0xfff0, 0xfff0 };\n-VECT_VAR_DECL(expected,hfloat,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t   0x33333333, 0x33333333 };\n \n /* Expected results with max shift amount.  */\n VECT_VAR_DECL(expected_max_shift,int,8,8) [] = { 0xf0, 0xf1, 0xf2, 0xf3,\n@@ -70,7 +67,6 @@ VECT_VAR_DECL(expected_max_shift,poly,8,8) [] = { 0xf0, 0xf1, 0xf2, 0xf3,\n \t\t\t\t\t\t  0xf4, 0xf5, 0xf6, 0xf7 };\n VECT_VAR_DECL(expected_max_shift,poly,16,4) [] = { 0xfff0, 0xfff1,\n \t\t\t\t\t\t   0xfff2, 0xfff3 };\n-VECT_VAR_DECL(expected_max_shift,hfloat,32,2) [] = { 0x33333333, 0x33333333 };\n VECT_VAR_DECL(expected_max_shift,int,8,16) [] = { 0xf0, 0xf1, 0xf2, 0xf3,\n \t\t\t\t\t\t  0xf4, 0xf5, 0xf6, 0xf7,\n \t\t\t\t\t\t  0xf8, 0xf9, 0xfa, 0xfb,\n@@ -97,8 +93,6 @@ VECT_VAR_DECL(expected_max_shift,poly,8,16) [] = { 0xf0, 0xf1, 0xf2, 0xf3,\n \t\t\t\t\t\t   0xfc, 0xfd, 0xfe, 0xff };\n VECT_VAR_DECL(expected_max_shift,poly,16,8) [] = { 0xfff0, 0xfff1, 0xfff2, 0xfff3,\n \t\t\t\t\t\t   0xfff4, 0xfff5, 0xfff6, 0xfff7 };\n-VECT_VAR_DECL(expected_max_shift,hfloat,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t\t     0x33333333, 0x33333333 };\n \n #include \"vsXi_n.inc\"\n \n@@ -160,5 +154,23 @@ void vsri_extra(void)\n   TEST_VSXI_N(INSN_NAME, q, poly, p, 8, 16, 8);\n   TEST_VSXI_N(INSN_NAME, q, poly, p, 16, 8, 16);\n \n-  CHECK_RESULTS_NAMED (TEST_MSG, expected_max_shift, \"(max shift amount)\");\n+#define COMMENT \"(max shift amount)\"\n+  CHECK(TEST_MSG, int, 8, 8, PRIx8, expected_max_shift, COMMENT);\n+  CHECK(TEST_MSG, int, 16, 4, PRIx16, expected_max_shift, COMMENT);\n+  CHECK(TEST_MSG, int, 32, 2, PRIx32, expected_max_shift, COMMENT);\n+  CHECK(TEST_MSG, int, 64, 1, PRIx64, expected_max_shift, COMMENT);\n+  CHECK(TEST_MSG, uint, 8, 8, PRIx8, expected_max_shift, COMMENT);\n+  CHECK(TEST_MSG, uint, 16, 4, PRIx16, expected_max_shift, COMMENT);\n+  CHECK(TEST_MSG, uint, 32, 2, PRIx32, expected_max_shift, COMMENT);\n+  CHECK(TEST_MSG, uint, 64, 1, PRIx64, expected_max_shift, COMMENT);\n+  CHECK(TEST_MSG, poly, 8, 8, PRIx8, expected_max_shift, COMMENT);\n+  CHECK(TEST_MSG, poly, 16, 4, PRIx16, expected_max_shift, COMMENT);\n+  CHECK(TEST_MSG, int, 8, 16, PRIx8, expected_max_shift, COMMENT);\n+  CHECK(TEST_MSG, int, 16, 8, PRIx16, expected_max_shift, COMMENT);\n+  CHECK(TEST_MSG, int, 32, 4, PRIx32, expected_max_shift, COMMENT);\n+  CHECK(TEST_MSG, uint, 8, 16, PRIx8, expected_max_shift, COMMENT);\n+  CHECK(TEST_MSG, uint, 16, 8, PRIx16, expected_max_shift, COMMENT);\n+  CHECK(TEST_MSG, uint, 32, 4, PRIx32, expected_max_shift, COMMENT);\n+  CHECK(TEST_MSG, poly, 8, 16, PRIx8, expected_max_shift, COMMENT);\n+  CHECK(TEST_MSG, poly, 16, 8, PRIx16, expected_max_shift, COMMENT);\n }"}, {"sha": "1a108d5110fcb878070338e33db7ce850c2025b9", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vsub.c", "status": "modified", "additions": 0, "deletions": 12, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvsub.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvsub.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvsub.c?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -18,10 +18,6 @@ VECT_VAR_DECL(expected,uint,8,8) [] = { 0xdc, 0xdd, 0xde, 0xdf,\n VECT_VAR_DECL(expected,uint,16,4) [] = { 0xffd2, 0xffd3, 0xffd4, 0xffd5 };\n VECT_VAR_DECL(expected,uint,32,2) [] = { 0xffffffc8, 0xffffffc9 };\n VECT_VAR_DECL(expected,uint,64,1) [] = { 0xffffffffffffffee };\n-VECT_VAR_DECL(expected,poly,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,2) [] = { 0x33333333, 0x33333333 };\n VECT_VAR_DECL(expected,int,8,16) [] = { 0xfa, 0xfb, 0xfc, 0xfd,\n \t\t\t\t\t0xfe, 0xff, 0x0, 0x1,\n \t\t\t\t\t0x2, 0x3, 0x4, 0x5,\n@@ -41,14 +37,6 @@ VECT_VAR_DECL(expected,uint,32,4) [] = { 0xffffffb9, 0xffffffba,\n \t\t\t\t\t 0xffffffbb, 0xffffffbc };\n VECT_VAR_DECL(expected,uint,64,2) [] = { 0xffffffffffffffed,\n \t\t\t\t\t 0xffffffffffffffee };\n-VECT_VAR_DECL(expected,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t  0x33333333, 0x33333333 };\n \n /* Expected results for float32 variants. Needs to be separated since\n    the generic test function does not test floating-point"}, {"sha": "840b48923a914e256df2136242e08d0cf4c3d326", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vsubl.c", "status": "modified", "additions": 0, "deletions": 30, "changes": 30, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvsubl.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvsubl.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvsubl.c?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -6,43 +6,13 @@\n #define TEST_MSG \"VSUBL\"\n \n /* Expected results.  */\n-VECT_VAR_DECL(expected,int,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t       0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,int,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,int,32,2) [] = { 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,int,64,1) [] = { 0x3333333333333333 };\n-VECT_VAR_DECL(expected,uint,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,uint,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,uint,32,2) [] = { 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,uint,64,1) [] = { 0x3333333333333333 };\n-VECT_VAR_DECL(expected,poly,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,2) [] = { 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,int,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n VECT_VAR_DECL(expected,int,16,8) [] = { 0xfffd, 0xfffe, 0xffff, 0x0,\n \t\t\t\t\t0x1, 0x2, 0x3, 0x4 };\n VECT_VAR_DECL(expected,int,32,4) [] = { 0xfffffffe, 0xffffffff, 0x0, 0x1 };\n VECT_VAR_DECL(expected,int,64,2) [] = { 0x0, 0x1 };\n-VECT_VAR_DECL(expected,uint,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n VECT_VAR_DECL(expected,uint,16,8) [] = { 0xfffd, 0xfffe, 0xffff, 0x0,\n \t\t\t\t\t 0x1, 0x2, 0x3, 0x4 };\n VECT_VAR_DECL(expected,uint,32,4) [] = { 0xffffffff, 0x0, 0x1, 0x2 };\n VECT_VAR_DECL(expected,uint,64,2) [] = { 0x0, 0x1 };\n-VECT_VAR_DECL(expected,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t   0x33333333, 0x33333333 };\n \n #include \"vXXXl.inc\""}, {"sha": "7de1fe9ac56b3c6c1c1caadb764cc18185061606", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vsubw.c", "status": "modified", "additions": 0, "deletions": 30, "changes": 30, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvsubw.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvsubw.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvsubw.c?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -6,45 +6,15 @@\n #define TEST_MSG \"VSUBW\"\n \n /* Expected results.  */\n-VECT_VAR_DECL(expected,int,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t       0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,int,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,int,32,2) [] = { 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,int,64,1) [] = { 0x3333333333333333 };\n-VECT_VAR_DECL(expected,uint,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,uint,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,uint,32,2) [] = { 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,uint,64,1) [] = { 0x3333333333333333 };\n-VECT_VAR_DECL(expected,poly,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,2) [] = { 0x33333333, 0x33333333 };\n-VECT_VAR_DECL(expected,int,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n VECT_VAR_DECL(expected,int,16,8) [] = { 0xfffd, 0xfffe, 0xffff, 0x0,\n \t\t\t\t\t0x1, 0x2, 0x3, 0x4 };\n VECT_VAR_DECL(expected,int,32,4) [] = { 0xfffffffe, 0xffffffff, 0x0, 0x1 };\n VECT_VAR_DECL(expected,int,64,2) [] = { 0x0, 0x1 };\n-VECT_VAR_DECL(expected,uint,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n VECT_VAR_DECL(expected,uint,16,8) [] = { 0xfefd, 0xfefe, 0xfeff, 0xff00,\n \t\t\t\t\t 0xff01, 0xff02, 0xff03, 0xff04 };\n VECT_VAR_DECL(expected,uint,32,4) [] = { 0xfffeffff, 0xffff0000,\n \t\t\t\t\t 0xffff0001, 0xffff0002 };\n VECT_VAR_DECL(expected,uint,64,2) [] = { 0xffffffff00000000,\n \t\t\t\t\t 0xffffffff00000001 };\n-VECT_VAR_DECL(expected,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n-\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected,poly,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n-\t\t\t\t\t 0x3333, 0x3333, 0x3333, 0x3333 };\n-VECT_VAR_DECL(expected,hfloat,32,4) [] = { 0x33333333, 0x33333333,\n-\t\t\t\t\t   0x33333333, 0x33333333 };\n \n #include \"vXXXw.inc\""}, {"sha": "2c4a09c1c4e00282db97e216438ff2248d6f7477", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vtrn.c", "status": "modified", "additions": 0, "deletions": 12, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvtrn.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvtrn.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvtrn.c?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -8,12 +8,10 @@ VECT_VAR_DECL(expected0,int,8,8) [] = { 0xf0, 0xf1, 0x11, 0x11,\n \t\t\t\t\t0xf2, 0xf3, 0x11, 0x11 };\n VECT_VAR_DECL(expected0,int,16,4) [] = { 0xfff0, 0xfff1, 0x22, 0x22 };\n VECT_VAR_DECL(expected0,int,32,2) [] = { 0xfffffff0, 0xfffffff1 };\n-VECT_VAR_DECL(expected0,int,64,1) [] = { 0x3333333333333333 };\n VECT_VAR_DECL(expected0,uint,8,8) [] = { 0xf0, 0xf1, 0x55, 0x55,\n \t\t\t\t\t 0xf2, 0xf3, 0x55, 0x55 };\n VECT_VAR_DECL(expected0,uint,16,4) [] = { 0xfff0, 0xfff1, 0x66, 0x66 };\n VECT_VAR_DECL(expected0,uint,32,2) [] = { 0xfffffff0, 0xfffffff1 };\n-VECT_VAR_DECL(expected0,uint,64,1) [] = { 0x3333333333333333 };\n VECT_VAR_DECL(expected0,poly,8,8) [] = { 0xf0, 0xf1, 0x55, 0x55,\n \t\t\t\t\t 0xf2, 0xf3, 0x55, 0x55 };\n VECT_VAR_DECL(expected0,poly,16,4) [] = { 0xfff0, 0xfff1, 0x66, 0x66 };\n@@ -25,17 +23,13 @@ VECT_VAR_DECL(expected0,int,8,16) [] = { 0xf0, 0xf1, 0x11, 0x11,\n VECT_VAR_DECL(expected0,int,16,8) [] = { 0xfff0, 0xfff1, 0x22, 0x22,\n \t\t\t\t\t 0xfff2, 0xfff3, 0x22, 0x22 };\n VECT_VAR_DECL(expected0,int,32,4) [] = { 0xfffffff0, 0xfffffff1, 0x33, 0x33 };\n-VECT_VAR_DECL(expected0,int,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t 0x3333333333333333 };\n VECT_VAR_DECL(expected0,uint,8,16) [] = { 0xf0, 0xf1, 0x55, 0x55,\n \t\t\t\t\t  0xf2, 0xf3, 0x55, 0x55,\n \t\t\t\t\t  0xf4, 0xf5, 0x55, 0x55,\n \t\t\t\t\t  0xf6, 0xf7, 0x55, 0x55 };\n VECT_VAR_DECL(expected0,uint,16,8) [] = { 0xfff0, 0xfff1, 0x66, 0x66,\n \t\t\t\t\t  0xfff2, 0xfff3, 0x66, 0x66 };\n VECT_VAR_DECL(expected0,uint,32,4) [] = { 0xfffffff0, 0xfffffff1, 0x77, 0x77 };\n-VECT_VAR_DECL(expected0,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t  0x3333333333333333 };\n VECT_VAR_DECL(expected0,poly,8,16) [] = { 0xf0, 0xf1, 0x55, 0x55,\n \t\t\t\t\t  0xf2, 0xf3, 0x55, 0x55,\n \t\t\t\t\t  0xf4, 0xf5, 0x55, 0x55,\n@@ -50,12 +44,10 @@ VECT_VAR_DECL(expected1,int,8,8) [] = { 0xf4, 0xf5, 0x11, 0x11,\n \t\t\t\t\t0xf6, 0xf7, 0x11, 0x11 };\n VECT_VAR_DECL(expected1,int,16,4) [] = { 0xfff2, 0xfff3, 0x22, 0x22 };\n VECT_VAR_DECL(expected1,int,32,2) [] = { 0x33, 0x33 };\n-VECT_VAR_DECL(expected1,int,64,1) [] = { 0x3333333333333333 };\n VECT_VAR_DECL(expected1,uint,8,8) [] = { 0xf4, 0xf5, 0x55, 0x55,\n \t\t\t\t\t 0xf6, 0xf7, 0x55, 0x55 };\n VECT_VAR_DECL(expected1,uint,16,4) [] = { 0xfff2, 0xfff3, 0x66, 0x66 };\n VECT_VAR_DECL(expected1,uint,32,2) [] = { 0x77, 0x77 };\n-VECT_VAR_DECL(expected1,uint,64,1) [] = { 0x3333333333333333 };\n VECT_VAR_DECL(expected1,poly,8,8) [] = { 0xf4, 0xf5, 0x55, 0x55,\n \t\t\t\t\t 0xf6, 0xf7, 0x55, 0x55 };\n VECT_VAR_DECL(expected1,poly,16,4) [] = { 0xfff2, 0xfff3, 0x66, 0x66 };\n@@ -67,17 +59,13 @@ VECT_VAR_DECL(expected1,int,8,16) [] = { 0xf8, 0xf9, 0x11, 0x11,\n VECT_VAR_DECL(expected1,int,16,8) [] = { 0xfff4, 0xfff5, 0x22, 0x22,\n \t\t\t\t\t 0xfff6, 0xfff7, 0x22, 0x22 };\n VECT_VAR_DECL(expected1,int,32,4) [] = { 0xfffffff2, 0xfffffff3, 0x33, 0x33 };\n-VECT_VAR_DECL(expected1,int,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t 0x3333333333333333 };\n VECT_VAR_DECL(expected1,uint,8,16) [] = { 0xf8, 0xf9, 0x55, 0x55,\n \t\t\t\t\t  0xfa, 0xfb, 0x55, 0x55,\n \t\t\t\t\t  0xfc, 0xfd, 0x55, 0x55,\n \t\t\t\t\t  0xfe, 0xff, 0x55, 0x55 };\n VECT_VAR_DECL(expected1,uint,16,8) [] = { 0xfff4, 0xfff5, 0x66, 0x66,\n \t\t\t\t\t  0xfff6, 0xfff7, 0x66, 0x66 };\n VECT_VAR_DECL(expected1,uint,32,4) [] = { 0xfffffff2, 0xfffffff3, 0x77, 0x77 };\n-VECT_VAR_DECL(expected1,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t  0x3333333333333333 };\n VECT_VAR_DECL(expected1,poly,8,16) [] = { 0xf8, 0xf9, 0x55, 0x55,\n \t\t\t\t\t  0xfa, 0xfb, 0x55, 0x55,\n \t\t\t\t\t  0xfc, 0xfd, 0x55, 0x55,"}, {"sha": "ab6e57693ac7114a2f7e15eb792e5cf2b6f11c3f", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vuzp.c", "status": "modified", "additions": 0, "deletions": 12, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvuzp.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvuzp.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvuzp.c?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -9,14 +9,12 @@ VECT_VAR_DECL(expected0,int,8,8) [] = { 0xf0, 0xf1, 0xf2, 0xf3,\n VECT_VAR_DECL(expected0,int,16,4) [] = { 0xfff0, 0xfff1,\n \t\t\t\t\t 0xfff2, 0xfff3 };\n VECT_VAR_DECL(expected0,int,32,2) [] = { 0xfffffff0, 0xfffffff1 };\n-VECT_VAR_DECL(expected0,int,64,1) [] = { 0x3333333333333333 };\n VECT_VAR_DECL(expected0,uint,8,8) [] = { 0xf0, 0xf1, 0xf2, 0xf3,\n \t\t\t\t\t 0xf4, 0xf5, 0xf6, 0xf7 };\n VECT_VAR_DECL(expected0,uint,16,4) [] = { 0xfff0, 0xfff1,\n \t\t\t\t\t  0xfff2, 0xfff3 };\n VECT_VAR_DECL(expected0,uint,32,2) [] = { 0xfffffff0,\n \t\t\t\t\t  0xfffffff1 };\n-VECT_VAR_DECL(expected0,uint,64,1) [] = { 0x3333333333333333 };\n VECT_VAR_DECL(expected0,poly,8,8) [] = { 0xf0, 0xf1, 0xf2, 0xf3,\n \t\t\t\t\t 0xf4, 0xf5, 0xf6, 0xf7 };\n VECT_VAR_DECL(expected0,poly,16,4) [] = { 0xfff0, 0xfff1,\n@@ -32,8 +30,6 @@ VECT_VAR_DECL(expected0,int,16,8) [] = { 0xfff0, 0xfff1,\n \t\t\t\t\t 0xfff6, 0xfff7 };\n VECT_VAR_DECL(expected0,int,32,4) [] = { 0xfffffff0, 0xfffffff1,\n \t\t\t\t\t 0xfffffff2, 0xfffffff3 };\n-VECT_VAR_DECL(expected0,int,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t 0x3333333333333333 };\n VECT_VAR_DECL(expected0,uint,8,16) [] = { 0xf0, 0xf1, 0xf2, 0xf3,\n \t\t\t\t\t  0xf4, 0xf5, 0xf6, 0xf7,\n \t\t\t\t\t  0xf8, 0xf9, 0xfa, 0xfb,\n@@ -44,8 +40,6 @@ VECT_VAR_DECL(expected0,uint,16,8) [] = { 0xfff0, 0xfff1,\n \t\t\t\t\t  0xfff6, 0xfff7 };\n VECT_VAR_DECL(expected0,uint,32,4) [] = { 0xfffffff0, 0xfffffff1,\n \t\t\t\t\t  0xfffffff2, 0xfffffff3 };\n-VECT_VAR_DECL(expected0,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t  0x3333333333333333 };\n VECT_VAR_DECL(expected0,poly,8,16) [] = { 0xf0, 0xf1, 0xf2, 0xf3,\n \t\t\t\t\t  0xf4, 0xf5, 0xf6, 0xf7,\n \t\t\t\t\t  0xf8, 0xf9, 0xfa, 0xfb,\n@@ -62,12 +56,10 @@ VECT_VAR_DECL(expected1,int,8,8) [] = { 0x11, 0x11, 0x11, 0x11,\n \t\t\t\t\t0x11, 0x11, 0x11, 0x11 };\n VECT_VAR_DECL(expected1,int,16,4) [] = { 0x22, 0x22, 0x22, 0x22 };\n VECT_VAR_DECL(expected1,int,32,2) [] = { 0x33, 0x33 };\n-VECT_VAR_DECL(expected1,int,64,1) [] = { 0x3333333333333333 };\n VECT_VAR_DECL(expected1,uint,8,8) [] = { 0x55, 0x55, 0x55, 0x55,\n \t\t\t\t\t 0x55, 0x55, 0x55, 0x55 };\n VECT_VAR_DECL(expected1,uint,16,4) [] = { 0x66, 0x66, 0x66, 0x66 };\n VECT_VAR_DECL(expected1,uint,32,2) [] = { 0x77, 0x77 };\n-VECT_VAR_DECL(expected1,uint,64,1) [] = { 0x3333333333333333 };\n VECT_VAR_DECL(expected1,poly,8,8) [] = { 0x55, 0x55, 0x55, 0x55,\n \t\t\t\t\t 0x55, 0x55, 0x55, 0x55 };\n VECT_VAR_DECL(expected1,poly,16,4) [] = { 0x66, 0x66, 0x66, 0x66 };\n@@ -79,17 +71,13 @@ VECT_VAR_DECL(expected1,int,8,16) [] = { 0x11, 0x11, 0x11, 0x11,\n VECT_VAR_DECL(expected1,int,16,8) [] = { 0x22, 0x22, 0x22, 0x22,\n \t\t\t\t\t 0x22, 0x22, 0x22, 0x22 };\n VECT_VAR_DECL(expected1,int,32,4) [] = { 0x33, 0x33, 0x33, 0x33 };\n-VECT_VAR_DECL(expected1,int,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t 0x3333333333333333 };\n VECT_VAR_DECL(expected1,uint,8,16) [] = { 0x55, 0x55, 0x55, 0x55,\n \t\t\t\t\t  0x55, 0x55, 0x55, 0x55,\n \t\t\t\t\t  0x55, 0x55, 0x55, 0x55,\n \t\t\t\t\t  0x55, 0x55, 0x55, 0x55 };\n VECT_VAR_DECL(expected1,uint,16,8) [] = { 0x66, 0x66, 0x66, 0x66,\n \t\t\t\t\t  0x66, 0x66, 0x66, 0x66 };\n VECT_VAR_DECL(expected1,uint,32,4) [] = { 0x77, 0x77, 0x77, 0x77 };\n-VECT_VAR_DECL(expected1,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t  0x3333333333333333 };\n VECT_VAR_DECL(expected1,poly,8,16) [] = { 0x55, 0x55, 0x55, 0x55,\n \t\t\t\t\t  0x55, 0x55, 0x55, 0x55,\n \t\t\t\t\t  0x55, 0x55, 0x55, 0x55,"}, {"sha": "b5fe51644f58759127ccb364024aead2a4cebb15", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vzip.c", "status": "modified", "additions": 0, "deletions": 12, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvzip.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90c19438a26683180babe6fd8007b5567cf914d3/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvzip.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvzip.c?ref=90c19438a26683180babe6fd8007b5567cf914d3", "patch": "@@ -9,13 +9,11 @@ VECT_VAR_DECL(expected0,int,8,8) [] = { 0xf0, 0xf4, 0x11, 0x11,\n VECT_VAR_DECL(expected0,int,16,4) [] = { 0xfff0, 0xfff2,\n \t\t\t\t\t 0x22, 0x22 };\n VECT_VAR_DECL(expected0,int,32,2) [] = { 0xfffffff0, 0xfffffff1 };\n-VECT_VAR_DECL(expected0,int,64,1) [] = { 0x3333333333333333 };\n VECT_VAR_DECL(expected0,uint,8,8) [] = { 0xf0, 0xf4, 0x55, 0x55,\n \t\t\t\t\t 0xf1, 0xf5, 0x55, 0x55 };\n VECT_VAR_DECL(expected0,uint,16,4) [] = { 0xfff0, 0xfff2,\n \t\t\t\t\t  0x66, 0x66 };\n VECT_VAR_DECL(expected0,uint,32,2) [] = { 0xfffffff0, 0xfffffff1 };\n-VECT_VAR_DECL(expected0,uint,64,1) [] = { 0x3333333333333333 };\n VECT_VAR_DECL(expected0,poly,8,8) [] = { 0xf0, 0xf4, 0x55, 0x55,\n \t\t\t\t\t 0xf1, 0xf5, 0x55, 0x55 };\n VECT_VAR_DECL(expected0,poly,16,4) [] = { 0xfff0, 0xfff2,\n@@ -29,8 +27,6 @@ VECT_VAR_DECL(expected0,int,16,8) [] = { 0xfff0, 0xfff4, 0x22, 0x22,\n \t\t\t\t\t 0xfff1, 0xfff5, 0x22, 0x22 };\n VECT_VAR_DECL(expected0,int,32,4) [] = { 0xfffffff0, 0xfffffff2,\n \t\t\t\t\t 0x33, 0x33 };\n-VECT_VAR_DECL(expected0,int,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t 0x3333333333333333 };\n VECT_VAR_DECL(expected0,uint,8,16) [] = { 0xf0, 0xf8, 0x55, 0x55,\n \t\t\t\t\t  0xf1, 0xf9, 0x55, 0x55,\n \t\t\t\t\t  0xf2, 0xfa, 0x55, 0x55,\n@@ -39,8 +35,6 @@ VECT_VAR_DECL(expected0,uint,16,8) [] = { 0xfff0, 0xfff4, 0x66, 0x66,\n \t\t\t\t\t  0xfff1, 0xfff5, 0x66, 0x66 };\n VECT_VAR_DECL(expected0,uint,32,4) [] = { 0xfffffff0, 0xfffffff2,\n \t\t\t\t\t  0x77, 0x77 };\n-VECT_VAR_DECL(expected0,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t  0x3333333333333333 };\n VECT_VAR_DECL(expected0,poly,8,16) [] = { 0xf0, 0xf8, 0x55, 0x55,\n \t\t\t\t\t  0xf1, 0xf9, 0x55, 0x55,\n \t\t\t\t\t  0xf2, 0xfa, 0x55, 0x55,\n@@ -56,13 +50,11 @@ VECT_VAR_DECL(expected1,int,8,8) [] = { 0xf2, 0xf6, 0x11, 0x11,\n VECT_VAR_DECL(expected1,int,16,4) [] = { 0xfff1, 0xfff3,\n \t\t\t\t\t 0x22, 0x22 };\n VECT_VAR_DECL(expected1,int,32,2) [] = { 0x33, 0x33 };\n-VECT_VAR_DECL(expected1,int,64,1) [] = { 0x3333333333333333 };\n VECT_VAR_DECL(expected1,uint,8,8) [] = { 0xf2, 0xf6, 0x55, 0x55,\n \t\t\t\t\t 0xf3, 0xf7, 0x55, 0x55 };\n VECT_VAR_DECL(expected1,uint,16,4) [] = { 0xfff1, 0xfff3,\n \t\t\t\t\t  0x66, 0x66 };\n VECT_VAR_DECL(expected1,uint,32,2) [] = { 0x77, 0x77 };\n-VECT_VAR_DECL(expected1,uint,64,1) [] = { 0x3333333333333333 };\n VECT_VAR_DECL(expected1,poly,8,8) [] = { 0xf2, 0xf6, 0x55, 0x55,\n \t\t\t\t\t 0xf3, 0xf7, 0x55, 0x55 };\n VECT_VAR_DECL(expected1,poly,16,4) [] = { 0xfff1, 0xfff3,\n@@ -76,8 +68,6 @@ VECT_VAR_DECL(expected1,int,16,8) [] = { 0xfff2, 0xfff6, 0x22, 0x22,\n \t\t\t\t\t 0xfff3, 0xfff7, 0x22, 0x22 };\n VECT_VAR_DECL(expected1,int,32,4) [] = { 0xfffffff1, 0xfffffff3,\n \t\t\t\t\t 0x33, 0x33 };\n-VECT_VAR_DECL(expected1,int,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t 0x3333333333333333 };\n VECT_VAR_DECL(expected1,uint,8,16) [] = { 0xf4, 0xfc, 0x55, 0x55,\n \t\t\t\t\t  0xf5, 0xfd, 0x55, 0x55,\n \t\t\t\t\t  0xf6, 0xfe, 0x55, 0x55,\n@@ -86,8 +76,6 @@ VECT_VAR_DECL(expected1,uint,16,8) [] = { 0xfff2, 0xfff6, 0x66, 0x66,\n \t\t\t\t\t  0xfff3, 0xfff7, 0x66, 0x66 };\n VECT_VAR_DECL(expected1,uint,32,4) [] = { 0xfffffff1, 0xfffffff3,\n \t\t\t\t\t  0x77, 0x77 };\n-VECT_VAR_DECL(expected1,uint,64,2) [] = { 0x3333333333333333,\n-\t\t\t\t\t  0x3333333333333333 };\n VECT_VAR_DECL(expected1,poly,8,16) [] = { 0xf4, 0xfc, 0x55, 0x55,\n \t\t\t\t\t  0xf5, 0xfd, 0x55, 0x55,\n \t\t\t\t\t  0xf6, 0xfe, 0x55, 0x55,"}]}