$date
	Tue Feb  6 14:54:17 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 2 ! M [1:0] $end
$var reg 1 " A $end
$var reg 1 # F $end
$var reg 2 $ T [1:0] $end
$scope module m $end
$var wire 1 " A $end
$var wire 1 # F $end
$var wire 2 % T [1:0] $end
$var wire 1 & m1 $end
$var wire 1 ' m2 $end
$var wire 1 ( m3 $end
$var wire 1 ) m4 $end
$var wire 1 * w1 $end
$var wire 1 + w2 $end
$var wire 1 , w3 $end
$var wire 1 - w4 $end
$var wire 1 . w5 $end
$var wire 1 / w6 $end
$var wire 1 0 w7 $end
$var wire 1 1 t4 $end
$var wire 1 2 t3 $end
$var wire 1 3 t2 $end
$var wire 1 4 t1 $end
$var wire 2 5 M [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 5
14
03
02
01
10
1/
0.
0-
1,
1+
1*
0)
0(
0'
1&
b0 %
b0 $
0#
0"
b0 !
$end
#10
1.
0/
b1 !
b1 5
0&
1'
00
0*
1-
04
13
b1 $
b1 %
#20
1(
1/
0)
b10 !
b10 5
0'
0-
10
0,
03
12
b10 $
b10 %
#30
b0 !
b0 5
0.
0(
1&
00
1,
1*
02
11
b11 $
b11 %
#40
1.
0/
b1 !
b1 5
0&
1'
10
0+
1-
14
01
b0 $
b0 %
1#
#50
00
0*
04
13
b1 $
b1 %
#60
1(
1/
0)
b10 !
b10 5
0'
10
0,
03
12
b10 $
b10 %
#70
0/
b1 !
b1 5
0(
1'
00
1,
1*
02
11
b11 $
b11 %
#80
1(
1/
0)
b10 !
b10 5
0'
0-
10
14
01
b0 $
b0 %
0#
1"
#90
0(
0/
b1 !
b1 5
1'
0*
1-
04
13
b1 $
b1 %
#100
1(
1/
0)
b10 !
b10 5
0'
0-
0,
03
12
b10 $
b10 %
#110
1,
1*
02
11
b11 $
b11 %
#120
0(
0/
b1 !
b1 5
1'
1-
14
01
b0 $
b0 %
1#
#130
0*
04
13
b1 $
b1 %
#140
1(
1/
0)
b10 !
b10 5
0'
0,
03
12
b10 $
b10 %
#150
0(
0/
b1 !
b1 5
1'
1,
1*
02
11
b11 $
b11 %
#160
