# power-efficient-clock-gating
A simple enable-based Verilog clock gating module for power-efficient design.
