INFO: [VRFC 10-2263] Analyzing Verilog file "D:/XilinxProject/CS202-Project/CS202-project/CS202-project.sim/sim_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decoder
