<profile>

<section name = "Vitis HLS Report for 'mm_Pipeline_VITIS_LOOP_92_10'" level="0">
<item name = "Date">Mon Mar 11 09:29:16 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">proj_gemm</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7v585t-ffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">20.00 ns, 25.068 ns, 5.40 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">19, 19, 0.476 us, 0.476 us, 19, 19, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_92_10">17, 17, 3, 1, 1, 16, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 649, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 45, -</column>
<column name="Register">-, -, 77, -, -</column>
<specialColumn name="Available">1590, 1260, 728400, 364200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="fold71_fu_406_p2">+, 0, 0, 39, 32, 32</column>
<column name="fold72_fu_438_p2">+, 0, 0, 39, 32, 32</column>
<column name="fold73_fu_470_p2">+, 0, 0, 39, 32, 32</column>
<column name="fold74_fu_502_p2">+, 0, 0, 39, 32, 32</column>
<column name="fold75_fu_534_p2">+, 0, 0, 39, 32, 32</column>
<column name="fold76_fu_566_p2">+, 0, 0, 39, 32, 32</column>
<column name="fold77_fu_598_p2">+, 0, 0, 39, 32, 32</column>
<column name="fold78_fu_630_p2">+, 0, 0, 39, 32, 32</column>
<column name="fold79_fu_662_p2">+, 0, 0, 39, 32, 32</column>
<column name="fold80_fu_694_p2">+, 0, 0, 39, 32, 32</column>
<column name="fold81_fu_726_p2">+, 0, 0, 39, 32, 32</column>
<column name="fold82_fu_758_p2">+, 0, 0, 39, 32, 32</column>
<column name="fold83_fu_790_p2">+, 0, 0, 39, 32, 32</column>
<column name="fold84_fu_822_p2">+, 0, 0, 39, 32, 32</column>
<column name="fold85_fu_342_p2">+, 0, 0, 39, 32, 32</column>
<column name="fold_fu_374_p2">+, 0, 0, 39, 32, 32</column>
<column name="indvars_iv_next52_fu_316_p2">+, 0, 0, 13, 5, 1</column>
<column name="exitcond546_fu_310_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvars_iv51_load">9, 2, 5, 10</column>
<column name="indvars_iv51_fu_78">9, 2, 5, 10</column>
<column name="sum_s8_24fixp_06_fu_74">9, 2, 30, 60</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="D_s9_23fixp_0_load_reg_973">31, 0, 31, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="exitcond546_reg_870">1, 0, 1, 0</column>
<column name="indvars_iv51_cast_reg_874">5, 0, 64, 59</column>
<column name="indvars_iv51_fu_78">5, 0, 5, 0</column>
<column name="sum_s8_24fixp_06_fu_74">30, 0, 32, 2</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, mm_Pipeline_VITIS_LOOP_92_10, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, mm_Pipeline_VITIS_LOOP_92_10, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, mm_Pipeline_VITIS_LOOP_92_10, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, mm_Pipeline_VITIS_LOOP_92_10, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, mm_Pipeline_VITIS_LOOP_92_10, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, mm_Pipeline_VITIS_LOOP_92_10, return value</column>
<column name="D_s9_23fixp_0_address0">out, 4, ap_memory, D_s9_23fixp_0, array</column>
<column name="D_s9_23fixp_0_ce0">out, 1, ap_memory, D_s9_23fixp_0, array</column>
<column name="D_s9_23fixp_0_q0">in, 31, ap_memory, D_s9_23fixp_0, array</column>
<column name="D_s9_23fixp_1_address0">out, 4, ap_memory, D_s9_23fixp_1, array</column>
<column name="D_s9_23fixp_1_ce0">out, 1, ap_memory, D_s9_23fixp_1, array</column>
<column name="D_s9_23fixp_1_q0">in, 31, ap_memory, D_s9_23fixp_1, array</column>
<column name="D_s9_23fixp_2_address0">out, 4, ap_memory, D_s9_23fixp_2, array</column>
<column name="D_s9_23fixp_2_ce0">out, 1, ap_memory, D_s9_23fixp_2, array</column>
<column name="D_s9_23fixp_2_q0">in, 31, ap_memory, D_s9_23fixp_2, array</column>
<column name="D_s9_23fixp_3_address0">out, 4, ap_memory, D_s9_23fixp_3, array</column>
<column name="D_s9_23fixp_3_ce0">out, 1, ap_memory, D_s9_23fixp_3, array</column>
<column name="D_s9_23fixp_3_q0">in, 31, ap_memory, D_s9_23fixp_3, array</column>
<column name="D_s9_23fixp_4_address0">out, 4, ap_memory, D_s9_23fixp_4, array</column>
<column name="D_s9_23fixp_4_ce0">out, 1, ap_memory, D_s9_23fixp_4, array</column>
<column name="D_s9_23fixp_4_q0">in, 31, ap_memory, D_s9_23fixp_4, array</column>
<column name="D_s9_23fixp_5_address0">out, 4, ap_memory, D_s9_23fixp_5, array</column>
<column name="D_s9_23fixp_5_ce0">out, 1, ap_memory, D_s9_23fixp_5, array</column>
<column name="D_s9_23fixp_5_q0">in, 31, ap_memory, D_s9_23fixp_5, array</column>
<column name="D_s9_23fixp_6_address0">out, 4, ap_memory, D_s9_23fixp_6, array</column>
<column name="D_s9_23fixp_6_ce0">out, 1, ap_memory, D_s9_23fixp_6, array</column>
<column name="D_s9_23fixp_6_q0">in, 31, ap_memory, D_s9_23fixp_6, array</column>
<column name="D_s9_23fixp_7_address0">out, 4, ap_memory, D_s9_23fixp_7, array</column>
<column name="D_s9_23fixp_7_ce0">out, 1, ap_memory, D_s9_23fixp_7, array</column>
<column name="D_s9_23fixp_7_q0">in, 31, ap_memory, D_s9_23fixp_7, array</column>
<column name="D_s9_23fixp_8_address0">out, 4, ap_memory, D_s9_23fixp_8, array</column>
<column name="D_s9_23fixp_8_ce0">out, 1, ap_memory, D_s9_23fixp_8, array</column>
<column name="D_s9_23fixp_8_q0">in, 31, ap_memory, D_s9_23fixp_8, array</column>
<column name="D_s9_23fixp_9_address0">out, 4, ap_memory, D_s9_23fixp_9, array</column>
<column name="D_s9_23fixp_9_ce0">out, 1, ap_memory, D_s9_23fixp_9, array</column>
<column name="D_s9_23fixp_9_q0">in, 31, ap_memory, D_s9_23fixp_9, array</column>
<column name="D_s9_23fixp_10_address0">out, 4, ap_memory, D_s9_23fixp_10, array</column>
<column name="D_s9_23fixp_10_ce0">out, 1, ap_memory, D_s9_23fixp_10, array</column>
<column name="D_s9_23fixp_10_q0">in, 31, ap_memory, D_s9_23fixp_10, array</column>
<column name="D_s9_23fixp_11_address0">out, 4, ap_memory, D_s9_23fixp_11, array</column>
<column name="D_s9_23fixp_11_ce0">out, 1, ap_memory, D_s9_23fixp_11, array</column>
<column name="D_s9_23fixp_11_q0">in, 31, ap_memory, D_s9_23fixp_11, array</column>
<column name="D_s9_23fixp_12_address0">out, 4, ap_memory, D_s9_23fixp_12, array</column>
<column name="D_s9_23fixp_12_ce0">out, 1, ap_memory, D_s9_23fixp_12, array</column>
<column name="D_s9_23fixp_12_q0">in, 31, ap_memory, D_s9_23fixp_12, array</column>
<column name="D_s9_23fixp_13_address0">out, 4, ap_memory, D_s9_23fixp_13, array</column>
<column name="D_s9_23fixp_13_ce0">out, 1, ap_memory, D_s9_23fixp_13, array</column>
<column name="D_s9_23fixp_13_q0">in, 31, ap_memory, D_s9_23fixp_13, array</column>
<column name="D_s9_23fixp_14_address0">out, 4, ap_memory, D_s9_23fixp_14, array</column>
<column name="D_s9_23fixp_14_ce0">out, 1, ap_memory, D_s9_23fixp_14, array</column>
<column name="D_s9_23fixp_14_q0">in, 31, ap_memory, D_s9_23fixp_14, array</column>
<column name="D_s9_23fixp_15_address0">out, 4, ap_memory, D_s9_23fixp_15, array</column>
<column name="D_s9_23fixp_15_ce0">out, 1, ap_memory, D_s9_23fixp_15, array</column>
<column name="D_s9_23fixp_15_q0">in, 31, ap_memory, D_s9_23fixp_15, array</column>
<column name="sum_s8_24fixp_06_out">out, 32, ap_vld, sum_s8_24fixp_06_out, pointer</column>
<column name="sum_s8_24fixp_06_out_ap_vld">out, 1, ap_vld, sum_s8_24fixp_06_out, pointer</column>
</table>
</item>
</section>
</profile>
