

================================================================
== Vitis HLS Report for 'SMM_1u_500u_50u_Pipeline_L2_L3'
================================================================
* Date:           Sun Nov  3 13:42:34 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.077 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L2_L3   |        ?|        ?|        19|          1|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    6|       -|      -|    -|
|Expression       |        -|    -|       0|    504|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|     162|   1024|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    886|    -|
|Register         |        -|    -|     642|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    9|     804|   2542|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    4|      ~0|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+-----+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------+----------------------+---------+----+-----+-----+-----+
    |mul_12s_7ns_12_1_1_U212    |mul_12s_7ns_12_1_1    |        0|   1|    0|    6|    0|
    |mul_7ns_9ns_15_1_1_U209    |mul_7ns_9ns_15_1_1    |        0|   0|    0|   51|    0|
    |mul_8ns_10ns_17_1_1_U210   |mul_8ns_10ns_17_1_1   |        0|   0|    0|   63|    0|
    |mul_8s_8s_16_1_1_U226      |mul_8s_8s_16_1_1      |        0|   0|    0|   41|    0|
    |mul_8s_8s_16_1_1_U227      |mul_8s_8s_16_1_1      |        0|   0|    0|   41|    0|
    |mul_9ns_11ns_19_1_1_U211   |mul_9ns_11ns_19_1_1   |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U213   |mul_9ns_11ns_19_1_1   |        0|   1|    0|    6|    0|
    |sparsemux_23_4_8_1_1_U214  |sparsemux_23_4_8_1_1  |        0|   0|    0|   59|    0|
    |sparsemux_23_4_8_1_1_U215  |sparsemux_23_4_8_1_1  |        0|   0|    0|   59|    0|
    |sparsemux_23_4_8_1_1_U216  |sparsemux_23_4_8_1_1  |        0|   0|    0|   59|    0|
    |sparsemux_23_4_8_1_1_U217  |sparsemux_23_4_8_1_1  |        0|   0|    0|   59|    0|
    |sparsemux_23_4_8_1_1_U218  |sparsemux_23_4_8_1_1  |        0|   0|    0|   59|    0|
    |sparsemux_23_4_8_1_1_U219  |sparsemux_23_4_8_1_1  |        0|   0|    0|   59|    0|
    |sparsemux_23_4_8_1_1_U220  |sparsemux_23_4_8_1_1  |        0|   0|    0|   59|    0|
    |sparsemux_23_4_8_1_1_U221  |sparsemux_23_4_8_1_1  |        0|   0|    0|   59|    0|
    |sparsemux_23_4_8_1_1_U222  |sparsemux_23_4_8_1_1  |        0|   0|    0|   59|    0|
    |sparsemux_23_4_8_1_1_U223  |sparsemux_23_4_8_1_1  |        0|   0|    0|   59|    0|
    |sparsemux_23_4_8_1_1_U224  |sparsemux_23_4_8_1_1  |        0|   0|    0|   59|    0|
    |sparsemux_23_4_8_1_1_U225  |sparsemux_23_4_8_1_1  |        0|   0|    0|   59|    0|
    |urem_7ns_5ns_4_11_1_U208   |urem_7ns_5ns_4_11_1   |        0|   0|  162|  102|    0|
    +---------------------------+----------------------+---------+----+-----+-----+-----+
    |Total                      |                      |        0|   3|  162| 1024|    0|
    +---------------------------+----------------------+---------+----+-----+-----+-----+

    * DSP: 
    +------------------------------------+-------------------------------+----------------+
    |              Instance              |             Module            |   Expression   |
    +------------------------------------+-------------------------------+----------------+
    |am_addmul_7ns_7ns_9ns_17_4_1_U229   |am_addmul_7ns_7ns_9ns_17_4_1   |  (i0 + i1) * i2|
    |am_addmul_7ns_8ns_10ns_19_4_1_U228  |am_addmul_7ns_8ns_10ns_19_4_1  |  (i0 + i1) * i2|
    |mac_muladd_8s_8s_16s_17_4_1_U230    |mac_muladd_8s_8s_16s_17_4_1    |    i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_17_4_1_U231    |mac_muladd_8s_8s_16s_17_4_1    |    i0 + i1 * i2|
    |mac_muladd_8s_8s_17s_17_4_1_U232    |mac_muladd_8s_8s_17s_17_4_1    |    i0 + i1 * i2|
    |mac_muladd_8s_8s_17s_17_4_1_U233    |mac_muladd_8s_8s_17s_17_4_1    |    i0 + i1 * i2|
    +------------------------------------+-------------------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln121_1_fu_1391_p2              |         +|   0|  0|  46|          39|           1|
    |add_ln121_fu_1476_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln123_1_fu_1448_p2              |         +|   0|  0|  14|           9|           9|
    |add_ln123_3_fu_1498_p2              |         +|   0|  0|  15|           8|           8|
    |add_ln123_fu_1493_p2                |         +|   0|  0|  15|           8|           8|
    |add_ln124_fu_1420_p2                |         +|   0|  0|  14|           7|           1|
    |add_ln127_10_fu_1803_p2             |         +|   0|  0|  12|          12|          12|
    |add_ln127_4_fu_2501_p2              |         +|   0|  0|  25|          18|          18|
    |add_ln127_5_fu_1596_p2              |         +|   0|  0|  12|          12|          12|
    |add_ln127_6_fu_1644_p2              |         +|   0|  0|  12|          12|          12|
    |add_ln127_7_fu_1681_p2              |         +|   0|  0|  12|          12|          12|
    |add_ln127_8_fu_1729_p2              |         +|   0|  0|  12|          12|          12|
    |add_ln127_9_fu_1766_p2              |         +|   0|  0|  12|          12|          12|
    |sum_1_fu_2520_p2                    |         +|   0|  0|  31|          24|          24|
    |sub_ln130_1_fu_2572_p2              |         -|   0|  0|  33|           1|          26|
    |sub_ln130_fu_2534_p2                |         -|   0|  0|  31|           1|          24|
    |ap_block_pp0_stage0_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_state20_pp0_stage0_iter19  |       and|   0|  0|   2|           1|           1|
    |icmp_ln121_fu_1386_p2               |      icmp|   0|  0|  46|          39|          39|
    |icmp_ln124_1_fu_1426_p2             |      icmp|   0|  0|  14|           7|           7|
    |icmp_ln124_fu_1400_p2               |      icmp|   0|  0|  14|           7|           7|
    |output_data_fu_2585_p3              |    select|   0|  0|  26|           1|          26|
    |select_ln121_1_fu_2510_p3           |    select|   0|  0|  24|           1|           1|
    |select_ln121_2_fu_1482_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln121_fu_1406_p3             |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 504|         279|         309|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                        Name                                       | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                                                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                                                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                                                            |   9|          2|    1|          2|
    |connect_5_blk_n                                                                    |   9|          2|    1|          2|
    |ib_fu_176                                                                          |   9|          2|   32|         64|
    |ic_fu_172                                                                          |   9|          2|    7|         14|
    |indvar_flatten6_fu_180                                                             |   9|          2|   39|         78|
    |p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_address0  |  37|          7|    6|         42|
    |p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_address0  |  37|          7|   12|         84|
    |sum_fu_168                                                                         |   9|          2|   24|         48|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_address0      |  37|          7|    6|         42|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_address0      |  37|          7|    6|         42|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_address0      |  37|          7|    6|         42|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_address0      |  37|          7|    6|         42|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_address0      |  37|          7|    6|         42|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_address0      |  37|          7|    6|         42|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_address0      |  37|          7|    6|         42|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_address0      |  37|          7|    6|         42|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_address0      |  37|          7|    6|         42|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_address0        |  37|          7|    6|         42|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_address0      |  37|          7|   12|         84|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_address0      |  37|          7|   12|         84|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_address0      |  37|          7|   12|         84|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_address0      |  37|          7|   12|         84|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_address0      |  37|          7|   12|         84|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_address0      |  37|          7|   12|         84|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_address0      |  37|          7|   12|         84|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_address0      |  37|          7|   12|         84|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_address0      |  37|          7|   12|         84|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_address0        |  37|          7|   12|         84|
    +-----------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                              | 886|        170|  304|       1598|
    +-----------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln123_1_reg_2710                 |   9|   0|    9|          0|
    |add_ln123_reg_2726                   |   8|   0|    8|          0|
    |add_ln127_4_reg_3535                 |  18|   0|   18|          0|
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg     |   1|   0|    1|          0|
    |ib_fu_176                            |  32|   0|   32|          0|
    |ic_fu_172                            |   7|   0|    7|          0|
    |icmp_ln124_1_reg_2700                |   1|   0|    1|          0|
    |icmp_ln124_reg_2686                  |   1|   0|    1|          0|
    |indvar_flatten6_fu_180               |  39|   0|   39|          0|
    |mul_ln127_6_reg_2743                 |  12|   0|   12|          0|
    |select_ln121_reg_2692                |   7|   0|    7|          0|
    |sum_fu_168                           |  24|   0|   24|          0|
    |tmp_11_reg_2715                      |   4|   0|    4|          0|
    |tmp_13_reg_2731                      |   5|   0|    5|          0|
    |tmp_13_reg_2731_pp0_iter11_reg       |   5|   0|    5|          0|
    |tmp_15_reg_2737                      |   6|   0|    6|          0|
    |tmp_15_reg_2737_pp0_iter11_reg       |   6|   0|    6|          0|
    |tmp_16_reg_2769                      |   6|   0|    6|          0|
    |tmp_17_reg_3540                      |   1|   0|    1|          0|
    |tmp_1_reg_3480                       |   8|   0|    8|          0|
    |tmp_1_reg_3480_pp0_iter14_reg        |   8|   0|    8|          0|
    |tmp_3_reg_3440                       |   8|   0|    8|          0|
    |tmp_4_reg_3445                       |   8|   0|    8|          0|
    |tmp_4_reg_3445_pp0_iter14_reg        |   8|   0|    8|          0|
    |tmp_5_reg_3450                       |   8|   0|    8|          0|
    |tmp_5_reg_3450_pp0_iter14_reg        |   8|   0|    8|          0|
    |tmp_8_reg_3465                       |   8|   0|    8|          0|
    |tmp_9_reg_3470                       |   8|   0|    8|          0|
    |tmp_reg_3435                         |   8|   0|    8|          0|
    |tmp_s_reg_3475                       |   8|   0|    8|          0|
    |tmp_s_reg_3475_pp0_iter14_reg        |   8|   0|    8|          0|
    |trunc_ln123_reg_2753                 |   4|   0|    4|          0|
    |trunc_ln123_reg_2753_pp0_iter12_reg  |   4|   0|    4|          0|
    |trunc_ln127_reg_2721                 |  12|   0|   12|          0|
    |trunc_ln130_3_reg_3545               |  17|   0|   17|          0|
    |trunc_ln130_4_reg_3550               |  17|   0|   17|          0|
    |zext_ln124_reg_2704                  |   7|   0|    8|          1|
    |icmp_ln124_1_reg_2700                |  64|  32|    1|          0|
    |icmp_ln124_reg_2686                  |  64|  32|    1|          0|
    |select_ln121_reg_2692                |  64|  32|    7|          0|
    |tmp_11_reg_2715                      |  64|  32|    4|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 642| 128|  400|          1|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|                                     RTL Ports                                     | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+-----------------------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk                                                                             |   in|    1|  ap_ctrl_hs|                                         SMM<1u, 500u, 50u>_Pipeline_L2_L3|  return value|
|ap_rst                                                                             |   in|    1|  ap_ctrl_hs|                                         SMM<1u, 500u, 50u>_Pipeline_L2_L3|  return value|
|ap_start                                                                           |   in|    1|  ap_ctrl_hs|                                         SMM<1u, 500u, 50u>_Pipeline_L2_L3|  return value|
|ap_done                                                                            |  out|    1|  ap_ctrl_hs|                                         SMM<1u, 500u, 50u>_Pipeline_L2_L3|  return value|
|ap_idle                                                                            |  out|    1|  ap_ctrl_hs|                                         SMM<1u, 500u, 50u>_Pipeline_L2_L3|  return value|
|ap_ready                                                                           |  out|    1|  ap_ctrl_hs|                                         SMM<1u, 500u, 50u>_Pipeline_L2_L3|  return value|
|connect_5_din                                                                      |  out|   32|     ap_fifo|                                                                 connect_5|       pointer|
|connect_5_num_data_valid                                                           |   in|    3|     ap_fifo|                                                                 connect_5|       pointer|
|connect_5_fifo_cap                                                                 |   in|    3|     ap_fifo|                                                                 connect_5|       pointer|
|connect_5_full_n                                                                   |   in|    1|     ap_fifo|                                                                 connect_5|       pointer|
|connect_5_write                                                                    |  out|    1|     ap_fifo|                                                                 connect_5|       pointer|
|bound4                                                                             |   in|   39|     ap_none|                                                                    bound4|        scalar|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_address0      |  out|    6|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_ce0           |  out|    1|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_q0            |   in|    8|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_address0      |  out|    6|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_ce0           |  out|    1|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_q0            |   in|    8|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_address0      |  out|    6|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_ce0           |  out|    1|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_q0            |   in|    8|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_address0      |  out|    6|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_ce0           |  out|    1|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_q0            |   in|    8|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_address0      |  out|    6|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_ce0           |  out|    1|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_q0            |   in|    8|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_address0      |  out|    6|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_ce0           |  out|    1|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_q0            |   in|    8|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_address0      |  out|    6|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_ce0           |  out|    1|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_q0            |   in|    8|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_address0      |  out|    6|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_ce0           |  out|    1|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_q0            |   in|    8|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_address0      |  out|    6|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_ce0           |  out|    1|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_q0            |   in|    8|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_address0        |  out|    6|   ap_memory|        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_ce0             |  out|    1|   ap_memory|        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_q0              |   in|    8|   ap_memory|        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A|         array|
|p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_address0  |  out|    6|   ap_memory|  p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10|         array|
|p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_ce0       |  out|    1|   ap_memory|  p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10|         array|
|p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_q0        |   in|    8|   ap_memory|  p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_address0      |  out|   12|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_ce0           |  out|    1|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_q0            |   in|    8|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_address0      |  out|   12|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_ce0           |  out|    1|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_q0            |   in|    8|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_address0      |  out|   12|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_ce0           |  out|    1|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_q0            |   in|    8|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_address0      |  out|   12|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_ce0           |  out|    1|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_q0            |   in|    8|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_address0      |  out|   12|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_ce0           |  out|    1|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_q0            |   in|    8|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_address0      |  out|   12|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_ce0           |  out|    1|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_q0            |   in|    8|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_address0      |  out|   12|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_ce0           |  out|    1|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_q0            |   in|    8|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_address0      |  out|   12|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_ce0           |  out|    1|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_q0            |   in|    8|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_address0      |  out|   12|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_ce0           |  out|    1|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_q0            |   in|    8|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_address0        |  out|   12|   ap_memory|        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_ce0             |  out|    1|   ap_memory|        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_q0              |   in|    8|   ap_memory|        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B|         array|
|p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_address0  |  out|   12|   ap_memory|  p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10|         array|
|p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_ce0       |  out|    1|   ap_memory|  p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10|         array|
|p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_q0        |   in|    8|   ap_memory|  p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10|         array|
+-----------------------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

