// Seed: 2719062470
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = id_2 || 1'd0;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    input supply1 id_2
);
  assign id_4 = (id_0);
  wire id_5;
  tri0 id_6;
  initial begin
    id_6 = id_4;
  end
  module_0(
      id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5
  );
endmodule
