<!doctype html>
<html lang="zh-Hans" dir="ltr" class="docs-wrapper docs-doc-page docs-version-current plugin-docs plugin-id-default docs-doc-id-standards/semi/semi-chapter-124">
<head>
<meta charset="UTF-8">
<meta name="generator" content="Docusaurus v2.4.1">
<title data-rh="true">G31-0997 - © SEMI 1986, 19975... | 半导体知识文档库</title><meta data-rh="true" name="viewport" content="width=device-width,initial-scale=1"><meta data-rh="true" name="twitter:card" content="summary_large_image"><meta data-rh="true" property="og:url" content="https://moxixuan.github.io/semiconductor-docs/docs/standards/semi/semi-chapter-124"><meta data-rh="true" name="docusaurus_locale" content="zh-Hans"><meta data-rh="true" name="docsearch:language" content="zh-Hans"><meta data-rh="true" name="docusaurus_version" content="current"><meta data-rh="true" name="docusaurus_tag" content="docs-default-current"><meta data-rh="true" name="docsearch:version" content="current"><meta data-rh="true" name="docsearch:docusaurus_tag" content="docs-default-current"><meta data-rh="true" property="og:title" content="G31-0997 - © SEMI 1986, 19975... | 半导体知识文档库"><meta data-rh="true" name="description" content="SEMI标准文档"><meta data-rh="true" property="og:description" content="SEMI标准文档"><link data-rh="true" rel="canonical" href="https://moxixuan.github.io/semiconductor-docs/docs/standards/semi/semi-chapter-124"><link data-rh="true" rel="alternate" href="https://moxixuan.github.io/semiconductor-docs/docs/standards/semi/semi-chapter-124" hreflang="zh-Hans"><link data-rh="true" rel="alternate" href="https://moxixuan.github.io/semiconductor-docs/docs/standards/semi/semi-chapter-124" hreflang="x-default"><link rel="stylesheet" href="/semiconductor-docs/assets/css/styles.488ea4dc.css">
<link rel="preload" href="/semiconductor-docs/assets/js/runtime~main.90611370.js" as="script">
<link rel="preload" href="/semiconductor-docs/assets/js/main.8642566b.js" as="script">
</head>
<body class="navigation-with-keyboard">
<script>!function(){function t(t){document.documentElement.setAttribute("data-theme",t)}var e=function(){var t=null;try{t=new URLSearchParams(window.location.search).get("docusaurus-theme")}catch(t){}return t}()||function(){var t=null;try{t=localStorage.getItem("theme")}catch(t){}return t}();t(null!==e?e:"dark")}()</script><div id="__docusaurus">
<div role="region" aria-label="跳到主要内容"><a class="skipToContent_fXgn" href="#__docusaurus_skipToContent_fallback">跳到主要内容</a></div><nav aria-label="主导航" class="navbar navbar--fixed-top navbar--dark"><div class="navbar__inner"><div class="navbar__items"><button aria-label="切换导航栏" aria-expanded="false" class="navbar__toggle clean-btn" type="button"><svg width="30" height="30" viewBox="0 0 30 30" aria-hidden="true"><path stroke="currentColor" stroke-linecap="round" stroke-miterlimit="10" stroke-width="2" d="M4 7h22M4 15h22M4 23h22"></path></svg></button><a class="navbar__brand" href="/semiconductor-docs/"><b class="navbar__title text--truncate">⚡ 半导体知识库</b></a><a class="navbar__item navbar__link" href="/semiconductor-docs/docs/ic-design/intro">芯片设计</a><a class="navbar__item navbar__link" href="/semiconductor-docs/docs/process/intro">工艺制造</a><a class="navbar__item navbar__link" href="/semiconductor-docs/docs/eda-tools/intro">EDA工具</a><a aria-current="page" class="navbar__item navbar__link navbar__link--active" href="/semiconductor-docs/docs/standards/intro">协议标准</a><a class="navbar__item navbar__link" href="/semiconductor-docs/blog">技术博客</a></div><div class="navbar__items navbar__items--right"><a href="https://github.com/your-org/semiconductor-docs" target="_blank" rel="noopener noreferrer" class="navbar__item navbar__link">GitHub<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a><div class="searchBox_ZlJk"></div></div></div><div role="presentation" class="navbar-sidebar__backdrop"></div></nav><div id="__docusaurus_skipToContent_fallback" class="main-wrapper mainWrapper_z2l0 docsWrapper_BCFX"><button aria-label="回到顶部" class="clean-btn theme-back-to-top-button backToTopButton_sjWU" type="button"></button><div class="docPage__5DB"><aside class="theme-doc-sidebar-container docSidebarContainer_b6E3"><div class="sidebarViewport_Xe31"><div class="sidebar_njMd"><nav aria-label="文档侧边栏" class="menu thin-scrollbar menu_SIkG"><ul class="theme-doc-sidebar-menu menu__list"><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret menu__link--active" aria-expanded="true" href="/semiconductor-docs/docs/standards/intro">协议与标准</a></div><ul style="display:block;overflow:visible;height:auto" class="menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/intro">协议与标准概述</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/secs-e5">SECS-II 标准</a></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-2 menu__list-item"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret menu__link--active" aria-expanded="true" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-133">SEMI标准合集</a></div><ul style="display:block;overflow:visible;height:auto" class="menu__list"><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-3 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-133">C系列 - 其他 (Others)</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-3 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-090">D系列 - 文档 (Documentation)</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-3 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-001">E系列 - 设备自动化 (Equipment Automation)</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-3 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-076">F系列 - 设施 (Facilities)</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-3 menu__list-item"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret menu__link--active" aria-expanded="true" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-122">G系列 - 气体 (Gases)</a></div><ul style="display:block;overflow:visible;height:auto" class="menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-122">G5-87 - © SEMI 1980, 19963...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-123">G20-96 - © SEMI 1980, 19961...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link menu__link--active" aria-current="page" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-124">G31-0997 - © SEMI 1986, 19975...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-125">G42-0996 - © SEMI 1986, 2004...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-126">G48-89 - © SEMI 1989, 1996...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-127">G61-94 - © SEMI 19941 SEMI...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-128">G69-0996 - © SEMI 1996, 2004...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-129">G73-0997 - © SEMI 1997, 2004...</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-130">G76-0299 - © SEMI 1999 7...</a></li></ul></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-3 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-098">M系列 - 材料 (Materials)</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-3 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-111">P系列 - 光掩模 (Photomask)</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-3 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-137">S系列 - 安全 (Safety)</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-3 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" tabindex="0" href="/semiconductor-docs/docs/standards/semi/semi-chapter-152">T系列 - 追溯性 (Traceability)</a></div></li></ul></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-2 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" tabindex="0" href="/semiconductor-docs/docs/standards/bus/amba-axi">总线协议</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-2 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" tabindex="0" href="/semiconductor-docs/docs/standards/memory/ddr4-ddr5">存储协议</a></div></li></ul></li></ul></nav></div></div></aside><main class="docMainContainer_gTbr"><div class="container padding-top--md padding-bottom--lg"><div class="row"><div class="col docItemCol_VOVn"><div class="docItemContainer_Djhp"><article><nav class="theme-doc-breadcrumbs breadcrumbsContainer_Z_bl" aria-label="页面路径"><ul class="breadcrumbs" itemscope="" itemtype="https://schema.org/BreadcrumbList"><li class="breadcrumbs__item"><a aria-label="主页面" class="breadcrumbs__link" href="/semiconductor-docs/"><svg viewBox="0 0 24 24" class="breadcrumbHomeIcon_YNFT"><path d="M10 19v-5h4v5c0 .55.45 1 1 1h3c.55 0 1-.45 1-1v-7h1.7c.46 0 .68-.57.33-.87L12.67 3.6c-.38-.34-.96-.34-1.34 0l-8.36 7.53c-.34.3-.13.87.33.87H5v7c0 .55.45 1 1 1h3c.55 0 1-.45 1-1z" fill="currentColor"></path></svg></a></li><li class="breadcrumbs__item"><span class="breadcrumbs__link">协议与标准</span><meta itemprop="position" content="1"></li><li class="breadcrumbs__item"><span class="breadcrumbs__link">SEMI标准合集</span><meta itemprop="position" content="2"></li><li class="breadcrumbs__item"><span class="breadcrumbs__link">G系列 - 气体 (Gases)</span><meta itemprop="position" content="3"></li><li itemscope="" itemprop="itemListElement" itemtype="https://schema.org/ListItem" class="breadcrumbs__item breadcrumbs__item--active"><span class="breadcrumbs__link" itemprop="name">G31-0997 - © SEMI 1986, 19975...</span><meta itemprop="position" content="4"></li></ul></nav><div class="theme-doc-markdown markdown"><header><h1>G31-0997 - © SEMI 1986, 19975...</h1></header><p>PdfDownloadCard
pdfLink=&quot;/pdfs/semi/124.pdf&quot;
pdfSize=&quot;1.25MB&quot;
title=&quot;G31-0997 - © SEMI 1986, 19975...&quot;
description=&quot;SEMI标准文档，共50页&quot;
/</p><h1>文档标题</h1><p>SEMI G31-0997 © SEMI 1986, 19975
Figure 5
Orifice
Figure 6
Cover
NOTICE:
These  standards  do  not  purport  to  address  safety  issues,  if  any,  associated  with  their  use.  It  is  the
responsibility  of  the  user  of  these  standards  to  establish  appropriate  safety  and  health  practices  and  determine  the
applicability of regulatory limitations prior to use. SEMI makes no warranties or representations as to the suitability
of the standards set forth herein for any particular application. The determination of the suitability of the standard is
solely  the  responsibility  of  the  user.  Users  are  cautioned  to  refer  to  manufacturer’s  instructions,  product  labels,
product  data  sheets,  and  other  relevant  literature  respecting  any  materials  mentioned  herein.  These  standards  are
subject to change without notice.
The  user’s  attention  is  called  to  the  possibility  that  compliance  with  this  standard  may  require  use  of  copyrighted
material  or  of  an  invention  covered  by  patent  rights.  By  publication  of  this  standard,  SEMI  takes  no  position
respecting  the  validity  of  any  patent  rights  or  copyrights  asserted  in  connection  with  any  item  mentioned  in  this
standard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and
the risk of infringement of such rights, are entirely their own responsibility.
Copyright   by   SEMI®   (Semiconductor   Equipment   and   Materials
International), 3081 Zanker Road, San Jose, CA 95134. Reproduction o
f
the  contents  in  whole  or  in  part  is  forbidden  without  express  written
consent of SEMI.</p><p>SEMI G32-94 © SEMI 1986, 19941
SEMI G32-94
GUIDELINE FOR UNENCAPSULATED THERMAL TEST CHIP
1  Preface
This     guideline     details     recommendations     for     a
standardized  thermal  test  chip  design  for  referee  test
purposes. A sample data format for the test chip can be
found in Appendix A. Based on the results of computer
simulations   of   various   chip-substrate   configurations
(Section 3.1), the following recommendations are made
for  the  design  of  thermal  test  chips  for  VLSI  package
characterization (Section 3.2).
2  General Guideline
2. 1  Heat Sources — The heat sour ces (i.e., transistors
or  resistor  stripes),  should  use  as  much  of  the  active
chip  area  as  possible  so  that  the  measured  package
thermal  resistance  is  indicative  of  the  chip  size  being
used.  A  10  mil  (0.25  mm)  parameter  stripe  (inactive
area)  should  be  sufficient  for  bonding  pads  and  scribe
lanes. It is desirable to use a range of test chip sizes so
that  the  package  thermal  resistance  can  be  determined
as  a  function  of  chip  size.  A  basic  cell  size  of  75  mil
(1.91 mm) square with a power dissipation capability of
7. 5  to  10  W  is  recommended.  The  heat  source  area
should  exceed  85%  of  this  basic  cell  active  chip  area.
This  basic  cell  could  be  arrayed  or  scaled  up  to  a  450
mil  (11.43  mm)  square  chip  in  increments  of  75  mil
(1.91 mm) on a side. For larger chip sizes, the basic cell
size should be chosen so arrays can match the chip sizes
in actual use. Since the larger chips can be 15—20 mm
per  side,  the  basic  cell  may  need  to  be  5  mm  per  side,
so a 3 × 3 array can be 15 mm square minimum.
2. 2   Spacing  between  Heat  Sources  —  The  spacing
between heat sources, which is needed to accommodate
the  temperature-sensing  elements  (i.e.,  p-n  junctions),
should  be  minimized.  The  spacing  should  be  less  than
or  equal  to  2  mil  (0.051  mm).  The  sensing  element
should  be  located  at  the  center  of  the  chip  surface.  For
chips  that  are  built  up  from  an  array  of  standard  cells,
sensing  elements  are  also  needed  near  a  corner  and
between   two   adjacent   corners   (i.e.,   near   or   in   the
inactive  regions),  of  the  basic  cell.  Additional  sensing
elements for such purposes as die attachment evaluation
and  non-uniform  power  dissipation  studies  may  be
included   as   appropriate.   All   sensing   elements   and
associated   metallization   runs   must   be   electrically
isolated from the heat sources.
2. 3   Thermal  Test  Chip  Thickness  —   T he  thermal  test
chip thickness should be between 18 mil (0.46 mm) and
22  mil  (0.56  mm).  For  thin  packages,  the  test  chip
thickness should be reduced to the normal die thickness
for that package.
2. 4  Thermal Test Chip — The ther mal test chip should
be  designed  such  that  its  power  dissipation  limitations
are   consistent   with   the   range   of   package   thermal
resistance encountered. This includes properly designed
metallization   runs   such   that   for   arrayed   test   chips,
heating  current  for  inner  chips  is  routed  so  that  wire
runs  from  the  package  to  inner  chips  are  minimized.
The  ability  to  cause  a  chip  surface-to-case  temperature
difference  of  at  least  20°C  is  desirable.  To  accomplish
this for silicon chips mounted on a variety of substrates
(ranging   from   alumina   to   beryllia),   the   basic   cell
structure  (i.e.,  75  mil  (1.91  mm)  on  a  side)  should
dissipate a minimum of 7.5 W.
2. 5  Bond Pads — Band pads (clea r opening) should be
equal  to  or  greater  than  4  mil  (0.10  mm)  on  a  side.
Sensing  and  heating  elements  should  not  be  connected
to  common  bonding  pads.  Bonding  pad  location  and
size  can  or  should  be  configured  such  that  for  arrayed
test   chips,   chip-to-chip   bonding   is   facilitated   (i.e.,
bonding  wire  runs  from  the  package  to  inner  chips  are
minimized),  but  this  is  not  mandatory  for  acceptable
functional operation.
2. 6       Temperature-Sensing      Diode/D iode      Bridge
Elements   —   The   temperature-sensing   diode/diode
bridge  elements  should  be  usable  over  the  complete
operating  power  and  temperature  range  of  the  thermal
test  chip.  The  thermal  test  chip  should  function  at
junction temperature of 130°C minimum.
2. 7   Arrayed  and  Scaled  Up  Therm al  Test  Chips —
Pictorial   representation   of   arrayed   and   scaled   up
thermal  test  chips  are  depicted  in  Figures  1  and  2,
respectively.   Heating   elements   (shaded   areas)   are
transistors  or  resistor  stripes  connected  in  a  variety  of
series-parallel  combinations  on  as  well  as  off  the  chip.
The heating elements should fill as much of the shaded
area  as  practical  (consistent  with  the  integrated  circuit
layout design rules).
3  References
3. 1      Albers,     J.,     “Semiconductor     Me asurement
Technology:  TXYZ:  A  Program  for  Semiconductor  IC
Thermal  Analysis,”  NIST  Spec.  Publ.  400-76  (April
1984).
3. 2   Oettinger,  F.F.,  “Thermal  Eval uation  of  VLSI
Packages  Using  Test  Chips  —  A  Critical  Review,”
Solid State Technology 27, 169 - 179 (Feb. 1984).</p><p>SEMI G32-94 © SEMI 1986, 19942
APPENDIX A
Sample Data Format for an Unencapsulated
Thermal Test Chip
A1  General Description
(Select appropriate descriptors)
This  device  is  an  unencapsulated  bipolar,  MOS  silicon
chip,  with  metallized  top,  metallized  top  and  bottom
surface(s),    with    transistors    or    with    metal    film
polysilicon,  implanted,  diffused  resistors  for  heating,
and with emitter-base transistor, diode p-n junctions for
temperature-sensing      in      a      diode/diode      bridge
arrangement.  This  device  is  designed  for  thermally
characterizing integrated circuit packages.
A2  Mechanical Data</p><h1>1</h1><ol><li>Show   dimensioned   drawing   of   chip   indicating
temperature-sensing  and  heating  elements,  on-chip
interconnects,  and  bonding  pad  locations.  Identify
all  bonding  pads,  indicate  any  bonding  pads  that
must be connected to most negative or most positive
external    biases.    State    whether    an    electrically
conductive  connection  to  the  bottom  (back)  surface
of the chip is required for proper operation.</li></ol><h1>2</h1><ol start="2"><li>State chip thickness.</li></ol><h1>3</h1><ol start="3"><li>State   all   necessary   handling   and   chip   testing
precautions.</li></ol><h1>4</h1><ol start="4"><li>State type of metallization used on chip top contact
areas and on bottom mounting surface.</li></ol><h1>5</h1><ol start="5"><li>State  type  of  junction  passivation  used  and  any
special    mounting    ambient    requirements.    State
preferred    chip    mounting    and    lead    bonding
procedures.</li></ol><h1>6</h1><ol start="6"><li>Show  wire  bonding  configurations  for  various  chip
arrays and indicate heating power limits.
A3  Maximum Ratings</li><li>Temperature
a.   Storage temperature range, T
stg
°C to
°C
b.   Operating junction temperature range, T
J
°C to
°C</li><li>Voltage Over Operating Temperature Range
a.   DC   voltage   applied   to   collector   of   heating
transistors,  or  to  heating  resistors  (limited  by
reverse  voltage  breakdown  of  substrate  diode),
V
H
— <strong>_</strong>  V</li><li>Current Over Operating Temperature Range
a.   DC   current   applied   to   collector   of   heating
transistors, or to heating resistors, I
H
— <strong>_</strong> A
A4  Electric Characteristics</li><li>Temperature-Sensing Element (Diodes)
a.   Reverse leakage current at    T
A
=  <strong>_</strong>  °C  and
V
R
V, I
R
— <strong>_</strong>  mA
b.   Forward   measuring   current   range   applied   to
sensing   p-n   junction   over   which   temperature
coefficient is linear, I
M
—              mA  to  <strong>_</strong>
mA
c.   Forward  voltage  drop  at  maximum  measuring
current and T
A
= 25°C, V
M
—                V</li><li>Heating Element (Transistors or Resistors)
a.   Forward   current   transfer   ratio   of   transistor
heating  elements  at  maximum  collector  voltage
and collector current at T
A
= 25°C, h
FE
—
or,
b.   Resistance  of  resistor  heating  elements  at  T<h1>A</h1>25°C, RH —              ohms
A5  Additional Information
The  following  information,  which  depends  upon  the
mounting  of  the  chip  and  connection  of  lead  wires,  is
given   only   as   an   indication   of   the   full   electrical
capability  of  the  chip.  No  guarantee  is  to  be  inferred
from  the  following  information.  When  this  chip  is
properly   assembled   in   a   ceramic   integrated   circuit
package,  the  following  electrical  specifications  for  the
heating elements may be expected:
Max. Power Rating at T
C
=25°C, P
H
—               W</li></ol><p>SEMI G32-94 © SEMI 1986, 19943
Figure 1
Pictorial Representation of Arrayed Thermal Test Chip</p><p>SEMI G32-94 © SEMI 1986, 19944
Figure 2
Pictorial Representation of Scaled Test Chip
NOTICE: These  standards  do  not  purport  to  address  safety  issues,  if  any,  associated  with  their  use.  It  is  the
responsibility  of  the  user  of  these  standards  to  establish  appropriate  safety  and  health  practices  and  determine  the
applicability of regulatory limitations prior to use. SEMI makes no warranties or representations as to the suitability
of the standards set forth herein for any particular application. The determination of the suitability of the standard is
solely  the  responsibility  of  the  user.  Users  are  cautioned  to  refer  to  manufacturer’s  instructions,  product  labels,
product  data  sheets,  and  other  relevant  literature  respecting  any  materials  mentioned  herein.  These  standards  are
subject to change without notice.
The  user’s  attention  is  called  to  the  possibility  that  compliance  with  this  standard  may  require  use  of  copyrighted
material  or  of  an  invention  covered  by  patent  rights.  By  publication  of  this  standard,  SEMI  takes  no  position
respecting  the  validity  of  any  patent  rights  or  copyrights  asserted  in  connection  with  any  item  mentioned  in  this
standard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and
the risk of infringement of such rights, are entirely their own responsibility.
Copyright   by   SEMI®   (Semiconductor   Equipment   and   Materials
International), 3081 Zanker Road, San Jose, CA 95134. Reproduction o
f
the  contents  in  whole  or  in  part  is  forbidden  without  express  written
consent of SEMI.</p><p>SEMI G33-90 © SEMI 1986, 19961
SEMI G33-90
SPECIFICATION FOR PRESSED CERAMIC PIN GRID ARRAY
PACKAGES
1  Preface
This  specification  defines  the  acceptance  criteria  for
ceramic pin grid array packages produced using pressed
ceramic,   mechanically   inserted   pins   and   solder   for
electrical interconnection of pins.
2  Applicable Documents
2. 1  ANSI Specification
1
Y14.5 — Dimensioning and Tolerancing
2. 2  ASTM Specification
2
B 152 — Copper Metal Specification
2. 3  Federal Specification
3
QQ-N-290A — Nickel Plating
QQ-S-571E — Solder-Alloy Compositions
2. 4  Military Specifications
3
MIL-STD-105  —  Sampling  Procedures  and  Tables  for
Inspection by Attributes
MIL-STD-883  —  Test  Methods  and  Procedures  for
Microelectronics
MIL-G-45204 — Gold Plating, Electrodeposited
MIL-M-38510      —      General      Specification      for
Microcircuits
2. 5  JEDEC Specification
4
Pub.  No.  95  —  Registered  and  Standard  Outlines  for
Semiconductor Devices
3  Selected Definitions
blister  (bubble)  ceramic  —  Any  separation  within  the
ceramic  which  does  not  expose  underlying  ceramic
material.
blister   (bubble)   metal   —   Any   localized   separation
within  the  metallization  or  between  the  metallization
and    ceramic    which    does    not    expose    underlying
metallization or ceramic material.</p><p>1 ANSI, 1430 Broadway, New York, NY 10018
2 American Society of Testing and Materials, 100 Barr Harbor Drive,
West Conshohoken, PA 19428-2959
3 Military Standards, Naval Publications and Form Center, 5801
Tabor Avenue, Philadelphia, PA 19120
4 JEDEC, 2001 Eye Street N.W., Washington, D.C. 20006
burr — An adherent fragment of excess parent material
at the component edge.
chip — A region of ceramic missing from the surface or
edge   of   a   package   which   does   not   go   completely
through  the  package.  Chip  size  is  given  by  its  length,
width  and  depth  from  a  projection  of  design  planform
(see Figure 1).
crack  —  A  cleavage  or  fracture  that  extends  to  the
surface  of  a  package  which  may  or  may  not  pass
through the entire thickness of the package.
contact  pad  —  That  metallized  pattern  that  provides
mechanical   or   electrical   connection   to   the   external
circuitry.
die attach surface — A dimensional outline designated
for die attach.
dielectric  —  A  material  applied  to  the  surface  of  a
package  which  provides  such  functions  as  electrical
insulation,  passivation  of  underlying  metallization  and
limitation of solder flow.
discoloration   —   Any   change   in   the   color   of   the
package metallization as detected by the unaided eye.
flatness — The allowable deviation of a surface from a
reference  plane.  The  tolerance  zone  is  defined  by  two
parallel planes within which the surface must lie.
footprint — Pin pattern.
foreign  material  —  An  adherent  particle  other  than
parent material.
isolation  gap  —  Metal-free  space  between  conductive
areas.
peeling  (flaking)  —  Any  separation  of  metallization
from the base material exposing the base material.
pit — Any unspecified depression in the package.
post-metallization     —     The     process     by     which
metallization  is  applied  to  a  body  (substrate)  after  the
body has been fully sintered.
projection  —  An  adherent  fragment  of  parent  material
on the package surface.
pullback — The linear distance between the edge of the
ceramic  and  the  first  measurable  metallization  and/or
glass interface (see Figure 2).
refractory metallization — The process by which a high
melting  point  (typically  in  excess  of  1800°C)  metal  or</p><p>SEMI G33-90 © SEMI 1986, 19962
combination  of  metals  is  applied  to  a  suitable  substrate
and fired.
rundown  —  The  vertical  extension  of  metallization
from the ceramic (see Figure 2).
seal  area  —  A  dimensional  outline  area  designated  to
provide a surface for sealing.
seating plane — Defined by the standoff features or the
package base plane if no standoff is used (see Figure 3).
SLAM   —   Abbreviation   for   “Single   Layer   Alumina
Metallization,” which denotes a package design without
a physical die attach cavity.
solder — An alloy with a melting point equal to or less
than 427°C.
standoff  —  The  designed  separation  between  the  base
plane   and   the   seating   plane   created   by   a   physical
feature.  Standoff  use,  configuration,  and  placement  is
optional (see Figure 3).
terminal  —  Case  outline  at  point  of  entry  or  exit  of  an
electrical contact.
thick film metallization — The process by which a thin
layer  of  metal  (usually  in  the  0.3  to  1.0  μm  range)  is
applied  to  a  suitable  substrate  by  methods  including
sputtering,  vacuum  evaporation  and  chemical  vapor
deposition.
TIR — Total Indicator Reading.
window frame — A separate member of ceramic which
is  joined  to  the  surface  of  the  package  on  which  a  flat
lid is attached for sealing.
4  Ordering Information
Purchase orders for pin grid array packages furnished to
this specification shall include the following items:</p><ol><li>Drawing number and revision level</li><li>Certification requirements</li><li>Quantity</li><li>Reference to this document</li><li>Any exceptions to print or specifications
5  Dimensions and Permissi b le Variations
The  dimensions  of  the  pin  grid  array  package  shall
conform   to   SEMI   Standards   or   to   the   customer
drawing,  and  be  within  the  outline  of  the  appropriate
JEDEC standard.
6  Material Parameters
The    definitions,    defects,    and    functional    testing
described   in   this   specification   relate   directly   to   a
nominal  package  made  with  the  following  materials.
They  may  also  be  applicable  to  similar  pin  grid  array
packages made with other materials.</li><li>1  Ceramic Properties</li><li>1.1   Materials  —  Alumina  content   90%  minimum.
Beryllia content to be in excess of 98.5% BeO.</li><li>1.2  Color — Dark or white.</li><li>2  Metal Properties</li><li>2.1  Plating</li><li>2.1.1    Plating   finish   shall   be   per   MIL -M-38510;
Nickel Plating (if designated) shall be per QQ-N-290A,
50 μ&quot;–350 μ&quot; (0.1300 mm–0.08890 mm).  Gold plating
(if  desired)  shall  conform  to  MIL-G-45204,  Type  III
and 50 μ&quot;–225 μ&quot; (0.1300 mm–0.05080 mm).</li><li>2.2  Metallization</li><li>2.2.1  Metallized circuits and areas c an be thick film,
thin     film     or     refractory     post-metallized.     Such
metallization  materials  may  be,  but  are  not  limited  to,
the following:</li><li>Thick Film Materials
a.   Gold (Au) and Gold Alloys
b.    Silver (Ag)
c.   Silver - Platinum - Palladium (AgPtPd)
d.   Silver - Palladium - Platinum (AgPdPt)
e.   Copper (Cu)</li><li>Thin Film Materials
a.   Copper (Cu)
b.   Chromium (Cr)
c.   Nickel (Ni)
d.   Titanium (Ti)</li><li>Refractory Materials
a.   Molybdenum - Manganese (MoMn)
b.   Molybdenum - Tungsten (MoW)</li><li>2.3    Solder   —   Solder   compositions    used   in   the
manufacture of pressed ceramic pin grid array packages
shall  include,  but  not  be  limited  to,  the  following,  per
QQ-S-571E:</li><li>10/90 — 10% Sn/90% Pb</li></ol><p>SEMI G33-90 © SEMI 1986, 19963
2.   63/37 — 63% Sn/37% Pb
3.   10/88/2 — 10% Sn/88% Pb/2% Ag
6. 2.4    Pin   Material   —   CDA150,   OFH C   Copper,
Zirconium alloy per ASTM B 152.
6. 3    Thick   Film   Dielectric   —   An   am orphous   or
polycrystalline  glass  or  approved  equivalent  ranging  in
thickness   from   0.013   mm   (0.0005&quot;)   to   0.038   mm
(0.0015&quot;).
7  Defect Limits
A  magnification  of  10×  shall  be  used  to  inspect  the
packages unless otherwise specified.
7. 1  Ceramic
7. 1.1  Cracks — Per MIL-STD-883,  Method 2009.
7. 1.2  Chips — (See Figure 1.)
7. 1.2.1 General
7. 1.2.1.1  Corner — Chips shall not exce ed 0.762 mm
(0.030&quot;) length × 0.762 mm (0.030&quot;) width × 0.762 mm
(0.030&quot;) depth (see Figure 1-B).
7. 1.2.1.2   Edge  —  Chips  shall  not  excee d  1.52  mm
(0.060&quot;) length × 0.635 mm (0.025&quot;) width × 0.635 mm
(0.025&quot;) depth (see Figure 1-A).
7. 1.2.1.3   Chips  cannot  encroach  upon  c ontact  pad  or
penetrate metallization.
7. 1.2.2  Seal Area
7. 1.2.2.1 Design  With  Window  Frame  —   Chips  shall
not  exceed  0.635  mm  (0.025&quot;)  length  ×  0.635  mm
(0.025&quot;)  width  ×  0.635  mm  (0.025&quot;)  depth  maximum.
Chips  cannot  reduce  the  seal  area  width  by  more  than
1/3 of the design width.
7. 1.2.2.2    Design   Without   Window   Fram e   —   See
Section 7.5 of this specification for dielectric inspection
criteria.
7. 1.2.3  Cavity Edges
7. 1.2.3.1  Chips in the edges around the  cavity shall not
exceed  0.381  mm  (0.015&quot;)  along  the  edges  or  0.127
mm (0.005&quot;) in depth.
7. 2  Package Flatness — 0.004 inc h/inch maximum
7. 2.1  Seal Area Flatness
7. 2.1.1  With Window Frame
Seal Area SizeSeal Area Flatness (TIR)
0–12.7 mm (0.000&quot;-0.500&quot;)0.051 mm (0.002&quot;) MAX
12. 72–19.05 mm (0.501&quot;-0.750&quot;)   0.076 mm (0.003&quot;) MAX
19. 07 mm &amp; greater (0.751&quot;)0.101 mm (0.004&quot;) MAX
7. 2.1.2   Without  Window  Frame  —  Fla tness  shall  be
0. 004&quot; per inch maximum TIR.
7. 2.2  Die Attach Area Flatness
Die Attach Area Size
Die Attach Area Flatness
(TIR)
0–12.7 mm (0.000&quot;-0.500&quot;)0.051 mm (0.002&quot;) MAX
12. 72–19.05 mm (0.501&quot;-0.750&quot;)   0.088 mm (0.0035&quot;) MAX
7. 3  Metallization Misalignment (s ee Figure 2)
7. 3.1  Metallization Rundown — For  the internal cavity
shall  not  exceed  25%  of  the  cavity  depth,  with  a
minimum  of  0.127  mm  (0.005&quot;)  minimum  isolation
required.
7. 3.2    Wire   Bond   Finger   Pullback   —    0.254   mm
(0.010&quot;) maximum.
7. 3.3   Wire  Bond  Finger  Rundown  —   Not  to  exceed
1/3  of  the  ceramic  cavity  depth;  0.127  mm  (0.005&quot;)
isolation required.
7. 3.4   Pattern  Isolation  —  Dimensio n  shall  not  be
reduced by more than 50% of the design.
7. 4  Metallization Voids
7. 4.1   Wire  Bond  Finger  —  Must  be   free  of  voids  or
bare  spots  in  the  bonding  area  as  defined  by  customer
drawing.
7. 4.2  Die Attach Surface
7. 4.2.1  SLAM Design — Three voids  are allowed, with
a  maximum  of  0.127  mm  (0.005&quot;)  diameter  separated
by  a  distance  greater  than  0.254  mm  (0.010&quot;).  Voids
within  0.254  mm  (0.010&quot;)  of  perimeter  of  die  attach
print  area  shall  not  be  considered  as  the  basis  for
rejection.
7. 4.2.2  Cavity Design — Three voids  are allowed with
a  maximum  of  0.254  mm  (0.010&quot;)  diameter  separated
by  a  distance  greater  than  0.254  mm  (0.010&quot;).  Voids
within 0.381 mm (0.015&quot;) of die attach cavity wall shall
not be considered as the basis for rejection.
7. 4.3  Solder
7. 4.3.1   Pin  Coating  —  Solder  wetting   acceptability
shall be per criteria in MIL-STD-883, Method 2003.</p><p>SEMI G33-90 © SEMI 1986, 19964
7. 4.3.2   Contact  Pad  Coating  —  A  min imum  of  50%
filleting  must  exist  on  the  pin  to  pad  solder  joint  with
no exposed copper. A maximum of 0.889 mm (0.035&quot;)
height  of  solder  shall  be  allowed  on  pin  to  pad  solder
joints.
7. 5  Dielectric
7. 5.1   Voids  —  No  single  void  in  the   dielectric  shall
expose  two  adjacent  traces.  Voids  in  the  dielectric
closer  than  0.635  mm  (0.025&quot;)  shall  not  expose  two
adjacent traces.
7. 5.2      Contamination     —     There     shall      be     no
contamination or foreign material upon dielectric with a
diameter greater than 0.381 mm (0.015&quot;).
8  Sampling
Sampling  size  must  meet  the  requirements  of  MIL-
STD-105  or  MIL-M-38510  or  as  agreed  to  between
vendor   and   customer.   Single,   double,   or   multiple
samples   may   be   used   per   vendor   and   customer
agreement.
9  Test Methods
9. 1   Mechanical,  electrical,  and  the rmal  test  methods
are per MIL-STD-883, unless otherwise noted.
9. 1.1  Lead Pull — Under the test co ndition of five (5)
pounds  ±  one  quarter  (1/4)  pound,  pull  at  an  angle  of
20°   or   less   from   the   pins   vertical   line   measured
perpendicular  to  the  package,  there  shall  be  no  visible
separation of the solder joint under 10× magnification.
9. 1.2   Lead  Fatigue  —  Shall  be  per  M IL-STD-883,
Method 2004, Test Condition B2, Paragraph 3.2.
9. 2  Functional Test Methods
9. 2.1  Die Attach Quality  —  Destruc tive  die  shear  test
shall  be  after  environmental  testing  shall  be  per  MIL-
STD-883, Method 2019, Paragraph 3.2C.
9. 2.2   Wire  Bond  Quality  —  Minimu m  pre-seal  and
post-seal   bond   strength   test   is   per   MIL-STD-883,
Method  2011,  Test  Condition  D.  Reject  for  bonds
which  cause  metallization  to  lift  from  the  package  or
fail to meet minimum strength requirement.
9. 2.3    Solderability   —   Per   MIL-STD -883,   Method</p><h1>2003</h1><ol start="2003"><li></li><li>2.4  Insulation Resistance Test — P er MIL-STD-883,
Method 1003, Condition D.</li><li>2.5   Hermetic  and  Environmental  T esting  —  Per
MIL-STD-883.</li><li>2.5.1  The hermetic integrity of the p ackage must be
maintained  after  all  environmental  testing.  Hermetic
checks shall comply with MIL-STD-883, Method 1014
Test Conditions A, B, C or D.</li><li>2.5.2  Environmental testing shall inc lude, but not be
limited to, the following:</li><li>Temperature   Cycle   per   MIL-STD-883,   Method
1010, Condition B.</li><li>Thermal  Shock  per  MIL-STD-883,  Method  1011,
Condition B.</li><li>Centrifuge    per    MIL-STD-883,    Method    2001,
Condition  E.  Y1  axis  only  —  cavity  up;  Y2  axis
only — cavity down. (optional)</li><li>Mechanical   Shock   per   MIL-STD-883,   Method
2002, Condition B.</li><li>Vibration    per    MIL-STD-883,    Method    2007,
Condition A.
NOTE: Package applications requiring a heat sink attach will
have  the  environmental  tests  (temperature  cycle,  shock,  etc.)
evaluated  on  an  individual  basis.  The  material,  form  factor
and  method  of  attachment  used  for  heat  sinks  may  result  in
severe stresses on the package assembly during environmental
testing.  Actual  accelerated  test  requirements  should  be  based
on the expected product application environment and may be
less stringent than those tests for packages without heat sinks.
10  Sequence of Events and I ncoming Testing
During  incoming  inspection,  the  sequence  of  testing
shall be:</li><li>Visual</li><li>Dimensional</li><li>Functional
a.   Die Attach
b.   Wire Bond
c.   Pre-Seal Wire Pull
d.   Seal
e.   Heat Sink Attach (if applicable)
f.   Environmental Test
g.   Fine    Leak,    MIL-STD-883,    Method    1014,
Condition B
h.   Gross    Leak,    MIL-STD-883,    Method    1014,
Condition C
i.   Post-Seal Bond Pull
j.   Radiography
k.   Die Shear, MIL-STD-883, Method 2019
l.   Solderability, MIL-STD-883, Method 2003</li></ol><p>SEMI G33-90 © SEMI 1986, 19965
NOTE:  An  initial  vendor  qualification  may  be  performed  on
the  thermal  and  electrical  characteristics  of  the  package.  The
characteristics tested will be:
Insulation  Resistance  —  Per  MIL-STD-883,  Method
1003, Test Condition D.
Thermal  Dissipation  —  Per  MIL-STD-883,  Method</p><h1>1012</h1><ol start="1012"><li>11  Packaging and Marking</li><li>1  Packaging — Containers selec ted shall be strong
enough  and  suitably  designed  to  provide  maximum
protection against crushing, spillage, and other forms of
damage to the container or its contents or contamination
from  exposure  to  excessive  moisture  or  oxidation  by
gases.   Packaging   materials   shall   be   so   selected   to
prevent  any  contamination  of  the  ceramic  component
parts with fibers or organic particles.</li><li>2  Marking — The outer containe rs shall be clearly
marked identifying the customer part number, customer
purchase  order  number,  drawing  number  (optional),
quantity, date, and vendor lot number (optional).
Figure 1
Chip Illustration
Figure 2
Metallization Misalignment
Figure 3
Seating Plane
NOTICE: These  standards  do  not  purport  to  address
safety  issues,  if  any,  associated  with  their  use.  It  is  the
responsibility of the user of these standards to establish
appropriate  safety  and  health  practices  and  determine
the  applicability  of  regulatory  limitations  prior  to  use.
SEMI  makes  no  warranties  or  representations  as  to  the
suitability  of  the  standards  set  forth  herein  for  any
particular    application.    The    determination    of    the
suitability of the standard is solely the responsibility of
the user. Users are cautioned to refer to manufacturer’s
instructions,  product  labels,  product  data  sheets,  and
other    relevant    literature    respecting    any    materials
mentioned   herein.   These   standards   are   subject   to
change without notice.
The  user’s  attention  is  called  to  the  possibility  that
compliance   with   this   standard   may   require   use   of
copyrighted  material  or  of  an  invention  covered  by
patent  rights.  By  publication  of  this  standard,  SEMI
takes  no  position  respecting  the  validity  of  any  patent
rights  or  copyrights  asserted  in  connection  with  any
item  mentioned  in  this  standard.  Users  of  this  standard
are  expressly  advised  that  determination  of  any  such
patent rights or copyrights, and the risk of infringement
of such rights, are entirely their own responsibility.
Copyright   by   SEMI®   (Semiconductor   Equipment   and   Materials
International), 3081 Zanker Road, San Jose, CA 95134. Reproduction o
f
the  contents  in  whole  or  in  part  is  forbidden  without  express  written
consent of SEMI.</li></ol><p>SEMI G34-89 © SEMI 1986, 19961
SEMI G34-89
SPECIFICATION FOR CER-PACK PACKAGE CONSTRUCTIONS,
INCLUDING LEADFRAMES, SUITABLE FOR AUTOMATED ASSEMBLY
BY END USERS
1  Preface
This specification defines the standard requirements for
Cer-Pack  package  construction  intended  for  automated
assembly  to  printed  wiring  boards.  Acceptance  criteria
for  package  constructions,  including  leadframes,  are
included.
2  Applicable Documents
1
2. 1  This document specifically ref ers to:
MIL-STD-883 —  Test  Methods  and  Procedures  for
Microelectronics
2. 2  Related information may also  be found in:
MIL-M-38510      —      General      Specification      for
Microcircuits
3  Selected Definitions
burr  —  A  fragment  of  excess  material  or  foreign
particle adhering to the surface.
chip — Region of ceramic missing from the surface or
edge   of   a   package   which   does   not   go   completely
through  the  package.  Chip  size  is  given  by  its  length,
width,  and  depth  from  a  projection  of  the  design  plan-
form (see Figure 1).
crack   —   Cleavage   or   fracture   that   extends   to   the
surface  of  a  package.  It  may  or  may  not  pass  through
the entire thickness of the package.
critical seal area — The area bound by the shortest line
from the cavity corners to the ceramic edge (see Figure
2).
critical seal path — The nominal design distance across
the  critical  seal  area  from  the  die  cavity  to  ceramic
edge.
fin — A fine, feathery-edged projection on the edge or
corner of the ceramic.
glass  flow  —  Heated  sufficiently  to  remove  all  screen
mesh marks visible at 10× magnification.
non-critical  seal  area  —  Those  portions  of  the  sealing
surface falling outside the critical area (see Figure 2).</p><p>1 Military Standards, Naval Publications and Form Center, 5801
Tabor Avenue, Philadelphia, PA  19120
overhang  —  Horizontal  extension  of  glass  from  the
ceramic (see Figure 3).
projection  —  Raised  portion  of  the  surface  indigenous
with the parent material.
pull  back  —  Defines  a  dimension  covering  the  linear
distance  between  the  edge  of  the  ceramic  and  the  first
measurable glass interface (see Figures 3, 4, and 5).
rundown   —   Vertical   extension   of   glass   from   the
ceramic (see Figure 3).
seal area — A dimensional outline area designated for
sealing the base and cap together to provide a hermetic
seal (see Figure 5).
void  —  An  absence  of  metallization  or  glass  from  a
designated  metallized  or  glassed  area  on  the  ceramic
surface.
4  Ordering Information
Purchase order for Cer-Pack package devices furnished
to this specification shall include the following items:</p><ol><li>Drawing number and revision level</li><li>Type and color of ceramic</li><li>Type and thickness of glass</li><li>Type and thickness of metallization</li><li>Description</li><li>Certification by vendor</li></ol><h1>7</h1><ol start="7"><li>Method of test and measurements (see Section 9)</li></ol><h1>8</h1><ol start="8"><li>Lot acceptance procedures (see Section 8)</li></ol><h1>9</h1><ol start="9"><li>Packaging and marking (see Section 10)</li></ol><h1>10</h1><ol start="10"><li>Lead finish requirements (see Section 6.5)
5  Dimensions and Permissi b le Variations
Packaged  device  dimensions  shall  conform  to  JEDEC
JC-11  registered  outline  dimensions  for  Cer-Packs  for
Automated Assembly.
6  Materials</li><li>1  Ceramic</li><li>1.1  Alumina content to be 90% mi nimum.</li></ol><p>SEMI G34-89 © SEMI 1986, 19962
6. 1.2  Color — Black, dark brown, o r dark violet.
6. 2  Sealing Material — Solder gla ss designed to form
a hermetic seal. Glass type and temperature/time profile
shall be specified.
6. 3    Die   Attach   Pad —   Gold   (or   ot her   suitable
material).
6. 4  Leadframe — Fully annealed A lloy 42.
6. 5  Lead Finish — Unless otherw ise specified, hot tin-
lead  solder  dip,  Type  A,  per  MIL-M-38510,  to  within
0. 030&quot; of lead seal on plated leads, and 100% coverage
if applied directly over base metal.
7  Defect Limits
7. 1  Ceramic
7. 1.1  Cracks — Cracks are not allow ed.
7. 1.2  Chips — See Figures 1 and 2.
7. 1.2.1   Corner  Chips —  0.762  mm  (0 .030&quot;)  ×  0.762
mm (0.030&quot;) × 25% of package element thickness.
7. 1.2.2  Edge Chips — 2.54 mm (0.060 &quot;) × 0.762 mm
(0.030&quot;) × 25% of package element thickness.
7. 1.2.3   Critical  Seal  Area — Chips ca nnot reduce the
critical  seal  path  to  less  than  half  the  nominal  design
dimension  at  any  point.  No  more  than  four  chips  are
allowed in the critical seal area.
7. 1.3  Burrs, Projections, and Fins
7. 1.3.1  Cap — 0.127 mm (0.005&quot;) ma ximum.
7. 1.3.2  Base — 0.076 mm (0.003&quot;) ma ximum.
7. 1.3.3   Die  Attach  Surface  —  0.025  m m  (0.001&quot;)
maximum  above  metallization  excluding  a  0.254  mm
(0.010&quot;) perimeter.
7. 1.4  Camber — 0.050 mm (0.002&quot;)  camber permitted
up to maximum of 0.004 inch/inch (mm/mm).
7. 2  Glass
7. 2.1   Chips  or  Voids  —  Chips  in  the   glass  or  missing
glass  is  allowed,  provided  the  region  of  the  chipped  or
missing   glass   meets   the   minimum   specified   glass
thickness after melting the glass as specified.
7. 2.2   Glass  Misalignment —  (after  g lass  flow)  (see
Figure 3.)
7. 2.2.1   External  Overhang —  0.127  m m  (0.005&quot;)
maximum.
7. 2.2.2    External   Rundown —   30%   of    ceramic
thickness maximum.
7. 2.2.3  Pullback — See Table 1 and F igures 2, 3, and
4.
Table 1  Maximum Allowable Pullback
Side external (critical seal)0.010&quot; (2.54 mm)
Side external (other)0.015&quot; (0.381 mm)
End external0.020&quot; (0.508 mm)
Side cavity0.010&quot; (0.254 mm)
End cavity0.010&quot; (0.254 mm)
NOTE:  Maximum  allowable  critical  seal  area  reduction  on
any  one  side  between  side  cavity  and  side  external  shall  not
reduce critical seal path to less than 0.635 mm (0.025&quot;).
8  Sampling
Sampling  will  be  determined  between  supplier  and
purchaser.
9  Functional Test Methods
9. 1  Die Attach Quality
9. 1.1  Visually inspect preform weto ut after die attach.
Minimum fillet shall be 75% of the die perimeter.
9. 1.2     Perform    destructive    die    shear    t est    post
environmental testing per MIL-STD-883, Method 2019.
9. 1.3   Inspect  to  reveal  voids  in  the  d ie  attach  eutectic
alloy or approved silver-filled glass per MIL-STD-883,
Method 2012.
9. 2  Lead Bond Quality — Perform   minimum pre-seal
and  post-seal  bond  strength  test  per  MIL-STD-883,
Method  2011,  Test  Condition  D.  Reject  for  bonds
causing  the  metallization  to  lift  from  the  leadframe
post.
9. 3  Hermetic Environmental Testi ng
9. 3.1   The  hermetic  integrity  of  the  p ackage  must  be
maintained  after  all  environmental  testing.  Hermetic
check  shall  comply  with  MIL-STD-883,  Method  1014,
Test Condition A, or B and C.
9. 3.2   Environmental  testing  shall  inc lude,  but  not  be
limited to, the following:
9. 3.2.1  Temperature Cycle per MIL-S TD-883, Method
1010, Condition C.
9. 3.2.2   Thermal  Shock  per  MIL-STD-8 83,  Method
1011, Condition B.
9. 3.2.3   Centrifuge  per  MIL-STD-883,   Method  2001,
Condition D, Y axis only.
9. 3.2.4     Moisture    Resistance    per    MIL-S TD-883,
Method 1004.
9. 4    Die   Attach   Material   Thickness —   Die   attach
material thickness shall be measured by standard cross-
sectioning without smearing.</p><p>SEMI G34-89 © SEMI 1986, 19963
9. 5  Solderability — Per MIL-STD -883, Method 2003.
9. 6   Sequence  of  Events  and  Incom ing  Testing —
During  incoming  inspection,  the  sequence  of  testing
shall be:</p><ol><li>Frame Attach</li><li>Die Attach</li><li>Bond (if applicable)</li><li>Seal</li><li>Lead Finish (Type A per MIL-M-38510)</li><li>Environmental Testing</li><li>Lead Trim</li><li>Fine Leak</li><li>Gross Leak</li><li>Torque Test (test method pending)</li></ol><h1>11</h1><ol start="11"><li>Bond Pull</li></ol><h1>12</h1><ol start="12"><li>Die Shear (optional)</li><li>6.1   Solderability  — A  separate  sam ple  with  lead
finish  Type  A  shall  be  subjected  to  preconditioning  of
Class  B  time/temperature  exposure  per  burn-in  Test
Method  1015,  MIL-STD-883,  then  tested  to  Method</li><li>NOTE:  An  initial  qualification  on  the  thermal  and  electrical
characteristics   of   the   package   may   be   performed.   The
characteristics tested will be:
Insulation  Resistance —  Per  MIL-STD-883,  Method
1003, Test Condition B.
Thermal  Dissipation —  Per  MIL-STD-883,  Method</li><li>10  Packaging and Marking</li><li>1  Packaging — Containers selec ted shall be strong
enough  and  suitably  designed  to  provide  maximum
protection against crushing, spillage, and other forms of
damage to the container or its contents. Containers shall
afford  protection  of  the  contents  from  contamination
and  exposure  to  excessive  moisture  or  oxidation  by
gases.   Packaging   materials   shall   be   so   selected   to
prevent  any  contamination  of  the  ceramic  component
parts with paper fibers or organic particles.</li><li>2  Marking — The outer containe rs shall be clearly
marked to identify the user stock number, user purchase
order  number,  drawing  number,  quantity,  vendor  lot
number, and solder glass type.
Figure 1
Chip Illustration
Non-Critical
Critical
Figure 2
Critical and Non-Critical Seal Areas
Figure 3
Glass Misalignment
Figure 4
Pullback Measurement Area</li></ol><p>SEMI G34-89 © SEMI 1986, 19964
Seal Area
Figure 5
Seal Area
NOTICE: These  standards  do  not  purport  to  address
safety  issues,  if  any,  associated  with  their  use.  It  is  the
responsibility of the user of these standards to establish
appropriate  safety  and  health  practices  and  determine
the  applicability  of  regulatory  limitations  prior  to  use.
SEMI  makes  no  warranties  or  representations  as  to  the
suitability  of  the  standards  set  forth  herein  for  any
particular    application.    The    determination    of    the
suitability of the standard is solely the responsibility of
the user. Users are cautioned to refer to manufacturer’s
instructions,  product  labels,  product  data  sheets,  and
other    relevant    literature    respecting    any    materials
mentioned   herein.   These   standards   are   subject   to
change without notice.
The  user’s  attention  is  called  to  the  possibility  that
compliance   with   this   standard   may   require   use   of
copyrighted  material  or  of  an  invention  covered  by
patent  rights.  By  publication  of  this  standard,  SEMI
takes  no  position  respecting  the  validity  of  any  patent
rights  or  copyrights  asserted  in  connection  with  any
item  mentioned  in  this  standard.  Users  of  this  standard
are  expressly  advised  that  determination  of  any  such
patent rights or copyrights, and the risk of infringement
of such rights, are entirely their own responsibility.
Copyright   by   SEMI®   (Semiconductor   Equipment   and   Materials
International), 3081 Zanker Road, San Jose, CA 95134. Reproduction of
the  contents  in  whole  or  in  part  is  forbidden  without  express  written
consent of SEMI.</p><p>SEMI G35-87 © SEMI 1986, 19871
SEMI G35-87
SPECIFICATION FOR TEST METHODS FOR LEAD FINISHES ON
SEMICONDUCTOR (ACTIVE) DEVICES
1  Scope
This  specification  shall  be  used  by  suppliers  and/or
users of semiconductor (active) devices, and is effective
for all lead finishes used.
2  Purpose
This   specification   establishes   uniform   methods   and
procedures  for  conducting  tests  on  lead  finishes  on
(active   device)   electronic   packages.   Other   SEMI
standards  establish  materials  used  and  the  finishes  for
them.
3  Applicable Documents
3. 1  Order of Precedence  —  In  the   event  of  a  conflict
between the text of this specification and the references
cited  herein,  the  text  of  this  specification  shall  take
precedence.
3. 2    Referenced   Documents   —   Unl ess   otherwise
specified,  the  following  standards  and  specifications,
with appropriate issue letter at time of order entry, form
a  part  of  this  specification  to  the  extent  and  for  the
purpose specified herein.
3. 3  ASTM Specifications
1
E 10 — Standard Test Method for Brinell Hardness for
Metallic Materials
E  122  —  Choice  of  Sample  Size  to  Estimate  the
Average Quality of a Lot or Process
E 384 — Standard Test Methods for Micro-Hardness of
Materials
B   487   —   Measuring   Metal   and   Oxide   Coating
Thickness  by  Microscopical  Examination  of  a  Cross
Section
B  545  —  Standard  Specification  for  Electro  Deposited
Coatings of Tin
B  567  —  Measurement  of  Coating  Thickness  by  the
Beta Backscatter Principle
B 568 — Measurement of Coating Thickness by X-Ray
Spectrometry
3. 4  Military Specifications
2</p><p>1 American Society for Testing and Materials, 100 Barr Harbor
Drive, West Conshohoken, PA 19428-2959
MIL-STD-883  —  Test  Methods  and  Procedures  for
Microelectronics
MIL-STD-105 — Sampling Procedures with Tables for
Inspection by Attributes
3. 5  SEMI Specifications
SEMI  G4  —  Integrated  Circuit  Leadframe  Materials
Used in the Production of Stamped Leadframes
SEMI  G18  —  Integrated  Circuit  Leadframe  Materials
Used in the Production of Etched Leadframes
SEMI   G20   —   Lead   Finishes   for   Plastic   Packages
(Active Devices Only)
4  Selected Definitions
active  devices  —  semiconductor  devices  with  active
function   (e.g.,   IC,   transistor,   diode)   as   opposed   to
passive devices (e.g., inductors, capacitors).
air  atmosphere  —  air  heated  to  specified  temperature
which,  when  cooled  to  ambient,  will  normalize  to  one
(1) standard atmosphere.
steam  atmosphere  —  atmosphere  in  a  closed  vessel
containing  water,  with  venting  sufficient  to  maintain
temperature at one (1) standard atmosphere and 100°  +
0, -5°C.
NOTE:  The  intent  of  this  requirement  is  to  replace  air  with
steam.
5  Sampling
Unless  otherwise  specified,  Practice  E  122  shall  be
used. When so specified, appropriate sample sizes shall
be selected from each lot in accordance with MIL-STD-</p><h1>105</h1><ol start="105"><li>Each  quality  characteristic  shall  be  assigned  an
acceptable   quality   level   (AQL)   and   lot   tolerance
percent  defective  (LTPD)  value  in  accordance  with
MIL-STD-105 definitions for critical, major, and minor
classifications.   If   desired   and   so   specified   in   the
contract  or  order,  each  of  these  classifications  may
alternatively  be  assigned  cumulative  AQL  and  LTPD
values.  Inspection  levels  shall  be  agreed  upon  between
the user and supplier.</li></ol><p>2 Military Standards, Naval Publications and Form Center, 5801
Tabor Avenue, Philadelphia, PA 19120</p><p>SEMI G35-87 © SEMI 1986, 19872
6  Test Methods
6. 1  Visual Inspection
6. 1.1   For  reference  purposes  the  req uired  appearance
and associated properties for any specific lead finish are
specified  in  the  detailed  SEMI  specification  for  the
specific lead finish to be evaluated.
6. 1.2  Purpose
6. 1.2.1    Visual   inspection   shall   be   perf ormed   to
evaluate   application   of   the   required   lead   finish.
Magnification at 10× preferred.
6. 1.3  Failure Criteria
6. 1.3.1   Finish  is  wrong  type,  is  missin g,  or  is  non-
adherent (has peeling, flaking, or blistering).
NOTE:  Variations  in  color  are  not  cause  for  failure  unless
there is evidence of corrosion and flaking or pitting.
6. 1.3.2   Finish  contains  foreign  materia l  or  surface
contamination such as water marks.
6. 1.3.3   Leads  and  terminations  shall  b e  electrically
sound  and  mechanically  intact.  Nothing  in  the  lead
finish shall detract from lead integrity.
6. 2  Solderability
6. 2.1   The  purpose  of  the  test,  terms   and  definitions,
apparatus,  and  materials  to  be  used  are  specified  in
MIL-STD-883, Method 2003.
6. 2.2   Procedure  to  be  used  shall  be  a s  specified  in
MIL-STD-883,   Method   2003,   except   as   specified
below.
6. 2.2.1   Aging  as  specified  in  MIL-ST D-883,  Method
2003, shall not be performed. (See Section 6.2.2.2.)
6. 2.2.2   At  user’s  option,  pre-aging  at  t he  indicated
level below shall be performed:</p><ol><li>Condition A — No pre-age.</li><li>Condition    B    —    5    hours    at    150°C    in    Air
Atmosphere.</li><li>Condition    C    —    5    hours    at    200°C    in    Air
Atmosphere.</li><li>Condition   D   —   4   hours   suspended   in   Steam
Atmosphere.</li><li>Condition   E   —   8   hours   suspended   in   Steam
Atmosphere.
NOTE:  See  definition  section  for  above  noted  atmospheric
conditions.</li><li>2.3   Failure  criteria  shall  be  as  spec ified  in  MIL-
STD-883, Method 2003, except as specified below.</li><li>2.3.1    Coverage   shall   be   90%   on   maj or   flat
(excluding  non-functional  areas).  Non-functional  areas
include end of termination, edges in clad materials, and
areas above the seating plane.</li><li>3  Lead Fatigue/Lead Finish Adh erence</li><li>3.1  The purpose of the test, appara tus, and procedure
to  be  used  are  as  specified  in  MIL-STD-883,  Method
2004, Test Condition B1, except as specified below.</li><li>3.1.1  Purpose of this test is limited t o a check of lead
finish integrity after stressing.</li><li>3.1.2  Three (3) leads per device shal l be tested.</li><li>3.1.3  Three (3) cycles of rotation sh all be used.</li><li>3.2  Failure Criteria
When examined at 10× magnification, any evidence of
peeling,  or  gross  discontinuity  shall  be  considered  a
device failure.</li><li>4  Thickness</li><li>4.1  Thickness, when specified, sha ll be measured in
functional  lead  area.  On  flat  leads,  measure  in  the
center of the major flat. On round leads, measure below
the seating plane and above the gauge plane.</li><li>4.2  Thickness, when specified, sha ll be measured in
accordance   with   ASTM   B   568   (Measurement   of
Coating   Thickness   by   X-Ray   Spectrometry)   as   the
preferred method.</li><li>4.3   Thickness  may  be  measured  as   an  alternative  to
the  above  by  either  ASTM  B  567  (Beta  Backskatter
Principle) or ASTM B 487 (Cross Section Principle).</li><li>5  Hardness</li><li>5.1   Hardness,  when  specified,  sha ll  be  measured  in
functional  lead  area.  On  flat  leads,  measure  in  the
center of the major flat. On round leads, measure below
the seating plane and above the gauge plane.</li><li>5.2  Hardness shall be tested only w hen specified as a
Lead Finish Detail (e.g., for socketing application).</li><li>5.3   Hardness  shall  be  tested  in  acc ordance  with
ASTM   E   384   (Standard   Test   Methods   for   Micro-
Hardness  of  Materials),  or  ASTM  E  10  (Standard  Test
Method  for  Brinnel  Hardness  for  Metallic  Materials),
whichever  is  appropriate  (see  detailed  specification  or
procurement document).
7  Certification</li><li>1   Upon  request  of  the  purchaser   in  the  contract  or
order,  a  manufacturer’s  or  supplier’s  certification  that
the material was manufactured and tested in accordance</li></ol><p>SEMI G35-87 © SEMI 1986, 19873
with this specification, together with a report of the test
results, shall be furnished at the time of shipment.
7. 2   In  the  interest  of  controlling  in spection  costs,  the
supplier  and  the  purchaser  may  agree  that  the  material
shall   be   certified   as   capable   of   meeting   certain
requirements.  In  this  context,  capable  of  meeting  shall
signify  that  the  supplier  is  not  required  to  perform  the
appropriate  tests  in  Section  6.  However,  if  the  user
performs  the  test  and  the  material  fails  to  meet  the
requirement, the material may be subject to rejection.
NOTICE: These  standards  do  not  purport  to  address
safety  issues,  if  any,  associated  with  their  use.  It  is  the
responsibility of the user of these standards to establish
appropriate  safety  and  health  practices  and  determine
the  applicability  of  regulatory  limitations  prior  to  use.
SEMI  makes  no  warranties  or  representations  as  to  the
suitability  of  the  standards  set  forth  herein  for  any
particular    application.    The    determination    of    the
suitability of the standard is solely the responsibility of
the user. Users are cautioned to refer to manufacturer’s
instructions,  product  labels,  product  data  sheets,  and
other    relevant    literature    respecting    any    materials
mentioned   herein.   These   standards   are   subject   to
change without notice.
The  user’s  attention  is  called  to  the  possibility  that
compliance   with   this   standard   may   require   use   of
copyrighted  material  or  of  an  invention  covered  by
patent  rights.  By  publication  of  this  standard,  SEMI
takes  no  position  respecting  the  validity  of  any  patent
rights  or  copyrights  asserted  in  connection  with  any
item  mentioned  in  this  standard.  Users  of  this  standard
are  expressly  advised  that  determination  of  any  such
patent rights or copyrights, and the risk of infringement
of such rights, are entirely their own responsibility.
Copyright   by   SEMI®   (Semiconductor   Equipment   and   Materials
International), 3081 Zanker Road, San Jose, CA 95134. Reproduction o
f
the  contents  in  whole  or  in  part  is  forbidden  without  express  written
consent of SEMI.</p><p>SEMI G36-88 © SEMI 1986, 19881
SEMI G36-88
SPECIFICATION FOR DIMENSIONS AND TOLERANCES USED TO
MANUFACTURE PLASTIC MOLDED HIGH DENSITY TAB QUAD
SEMICONDUCTOR PACKAGE TOOLING
1  Preface
This document is for the ordering of tooling required to
mold   and   form   plastic   high   density   TAB   quad
semiconductor  packages.  It  is  to  be  used  by  packaging
engineers,     mold     manufacturers,     and     end-of-line
toolmakers   as   the   basis   for   defining   the   limits   of
manufacturing tolerances.
2  Applicable Documents
2. 1  ANSI Specification
1
Y14.5 — Dimensioning and Tolerancing
2. 2  JEDEC Specification
2
Pub No.95 — JEDEC Registered and Standard Outline
and Standard Outline for Semiconductor Devices
2. 3  Military Specification
3
MIL-STD-100 — Engineering Drawing Practices
3  Selected Definitions — Pr oduct Criteria
Tolerance Limits
mismatch and offset — defined with respect to package
only.  All  statements  will  be  equally  applicable  in  two
(2)  axes.  All  mismatch  and  offset  measurements  are
made after molding and prior to trimming.
cavity  to  frame  offset  —  will  be  measured  prior  to  any
trimming   operation.   Offset   will   be   defined   as   the
difference  in  bottom  cavity  position  with  respect  to  a
leadframe datum. The offset measurement will exclude
leadframe tolerances (see Figure 2).
top  to  bottom  cavity  mismatch  —  characterized  by  the
fact that the top and bottom cavities in the mold are not
aligned  properly,  causing  a  mismatch  condition.  The
measurement shall be stated as the difference in the top
cavity  position  relative  to  the  bottom  cavity  position
(see Figure 1).
package   warpage   —   any   non-linear   dimensional
change  from  the  mold  cavity  characteristic,  usually
caused   by   incorrect   package   design   or   molding
practices (see Figure 3).</p><p>1 ANSI, 1430 Broadway, New York, NY 10018
2 JEDEC, 2001 Eye Street N.W., Washington, D.C. 20006
3 Military Standards, Naval Publications and Form Center, 5801
Tabor Avenue, Philadelphia, PA 19120
parting line protrusions — those plastic excesses which
remain as a normal characteristic after normal molding,
deflashing, trimming, and singulation (see Figure 4).
top,   bottom   protrusions   —   those   plastic   excesses
(includes ejector pin crowns) which remain as a normal
characteristic extending from the smooth surface of the
molded package.
variations in lead location — defined with respect to a
90° angle from the top or bottom of the smooth surface
of  the  molded  package  as  viewed  on  the  end  or  side
projections (see Figure 4).
lead   shoulder   intrusions   and   protrusions   —   any
variations  in  straightness  along  the  defined  shoulder
essentially caused by dambar removal (see Figure 4).
lead position overlay (footprint) — (See Figure 5.)
shoulder bend location — measured from the outermost
point of the shoulder bend radius (see Figure 6).
lead   co-planarity   —   defined   as   the   vertical   lead
position  with  respect  to  a  reference  plane  measured
after  forming.  The  reference  plane  is  defined  by  the
three lowest leads from the bottom of the package (see
Figure 6).
4  Ordering Information
4. 1  Purchase orders for tooling for  plastic molded high
density  TAB  semiconductor  packages  furnished  to  this
specification shall include the following items:</p><ol><li>A  package  tooling  outline  drawing  showing  all
required  dimensions  listed  in  Section  5.  Package
surface finish to be included.</li><li>A  list  of  any  tolerance  limits  which  differ  from
those in Section 6.</li><li>The type of tooling steel required.</li><li>The  type  of  leadframe  material  and  temper  to  be
used.</li><li>The  type  of  plastic  to  be  molded  (if  proprietary,  a
statement   of   its   shrinkage   characteristics)   and
molding temperature.</li><li>Sampling plan shall be determined between vendor
and purchaser.</li><li>The  number  of  spare  parts  or  expendable  parts
desired.</li></ol><p>SEMI G36-88 © SEMI 1986, 19882
8. Molding press to be used.
9. Electrical power available for heating.
10. Applicable    leadframe    drawing,    including    all
dimensions.
5  Dimensions
5. 1   Drawing  must  show  dimension s  for  the  following
items, if applicable:</p><ol><li>Package length</li><li>Package width</li><li>Top cavity thickness</li><li>Bottom cavity thickness</li><li>Frame thickness</li><li>Top ejector pin locations from datum lines</li><li>Bottom ejector pin locations from datum lines</li><li>Ejector pin sizes (top and bottom)</li><li>Ejector  depth  (top  and  bottom,  draft  angle  top  and
bottom side)</li><li>Pin 1 ID location from package center</li><li>Pin 1 ID shape and size</li><li>All applicable package radii</li></ol><h1>13</h1><ol start="13"><li>Draft angles (top and bottom)</li></ol><h1>14</h1><ol start="14"><li>Package parting line location</li></ol><h1>15</h1><ol start="15"><li>Shoulder bend location
6  Product Criteria</li><li>1  Dimensional tolerance limits f or high density TAB
products (see Section 3).</li><li>1.1  Recognizing that every manuf acturing process is
subject   to   variation,   the   following   list   details   the
acceptable limit of this variation:
28-328 LEAD
OVERLAP/OFFSET
Cavity Overlap (See Figure 1)0.002&quot; (maximum)
Cavity Mismatch (See Figure 10.002&quot; (maximum)
CAVITY TO FRAME OFFSET
(See Figure 2)
(not including leadframe tolerances)</li><li>002&quot; (maximum)
PACKAGE WARPAGE
Warp factor (See Figure 3)2.5 to a max. of</li><li>003&quot;
PROTRUSIONS &amp; INTRUSIONS
(See Figure 4) Parting line0.005&quot; (maximum)
Gating0.005&quot; (maximum)
Top or bottom ejector pin0.002&quot; (maximum)
VARIATIONS IN LEAD POSITION
(See Figure 4)0.003&quot; (maximum)
LEAD COPLANARITY
(See Figure 6)0.002&quot; (maximum)
DAMBAR TRIMMING
INTRUSIONS/PROTRUSIONS
Intrustions (See Figure 6)0.002&quot; (maximum)
Protrusions (See Figure 4) (shall not
decrease gap more than 20%)</li><li>003&quot; (maximum)
7  Packaging
Tooling  must  be  packed  in  containers  designed  and
constructed  to  prevent  damage  and/or  contamination.</li></ol><p>SEMI G36-88 © SEMI 1986, 19883
Figure 1
Top to Bottom Cavity Mismatch
Figure 2
Cavity to Frame Offset
Figure 3
Package Warpage</p><p>SEMI G36-88 © SEMI 1986, 19884
Figure 4
Parting Line Protrusion/Intrusion and Variation in Lead Location
Figure 5
Lead Position Overlay Example
NOTICE: These  standards  do  not  purport  to  address  safety  issues,  if  any,  associated  with  their  use.  It  is  the
responsibility  of  the  user  of  these  standards  to  establish  appropriate  safety  and  health  practices  and  determine  the
applicability of regulatory limitations prior to use. SEMI makes no warranties or representations as to the suitability
of the standards set forth herein for any particular application. The determination of the suitability of the standard is
solely  the  responsibility  of  the  user.  Users  are  cautioned  to  refer  to  manufacturer’s  instructions,  product  labels,
product  data  sheets,  and  other  relevant  literature  respecting  any  materials  mentioned  herein.  These  standards  are
subject to change without notice.
The  user’s  attention  is  called  to  the  possibility  that  compliance  with  this  standard  may  require  use  of  copyrighted
material  or  of  an  invention  covered  by  patent  rights.  By  publication  of  this  standard,  SEMI  takes  no  position
respecting  the  validity  of  any  patent  rights  or  copyrights  asserted  in  connection  with  any  item  mentioned  in  this
standard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and
the risk of infringement of such rights, are entirely their own responsibility.
Copyright   by   SEMI®   (Semiconductor   Equipment   and   Materials
International), 3081 Zanker Road, San Jose, CA 95134. Reproduction o
f
the  contents  in  whole  or  in  part  is  forbidden  without  express  written
consent of SEMI.</p><p>SEMI G37-88 © SEMI 1986, 19881
SEMI G37-88
SPECIFICATION FOR DIMENSIONS AND TOLERANCES USED TO
MANUFACTURE PLASTIC MOLDED SMALL OUTLINE PACKAGE
TOOLING
1  Preface
This document is a guideline for the ordering of tooling
required to mold and form plastic molded small outline
semiconductor  packages.  It  is  to  be  used  by  packaging
engineers,     mold     manufacturers,     and     end-of-line
toolmakers   as   the   basis   for   defining   the   limits   of
manufacturing tolerances.
2  Applicable Documents
2. 1  ANSI Specification
1
Y14.5 — Dimensioning and Tolerancing
2. 2  JEDEC Specification
2
Pub.  No.  95  —  Registered  and  Standard  Outline  for
Semiconductor Devices
2. 3  Military Specification
3
MIL-STD-100 — Engineering Drawing Practices
3  Selected Definitions — Pr oduct Criteria
Tolerance Limits
mismatch and offset — defined with respect to package
only.  As  this  family  of  packages  has  four  sides,  all
statements  will  be  equally  applicable  in  two  (2)  axes.
All  mismatch  and  offset  measurements  are  made  after
molding and prior to trimming.
cavity  to  frame  offset  —  will  be  measured  prior  to  any
trimming   operation.   Offset   will   be   defined   as   the
difference  in  bottom  cavity  position  with  respect  to  a
leadframe datum. The offset measurement will exclude
leadframe tolerances (see Figure 1).
top  to  bottom  cavity  mismatch  —  characterized  by  the
fact that the top and bottom cavities in the mold are not
aligned  properly,  causing  a  mismatch  condition.  The
measurement  shall  be  stated  as  the  difference  in  the
package top cavity position relative to the bottom cavity
position (see Figure 2).
parting line protrusions — those plastic excesses which
remain as a normal characteristic after normal molding,
deflashing, trimming, and singulation (see Figure 3).</p><p>1 ANSI, 1430 Broadway, New York, NY 10018
2 JEDEC, 20001 Eye Street, N.W., Washington, D.C. 20006
3 Military Standards, Naval Publications and Form Center, 5801
Tabor Avenue, PA 19120
top  or  bottom  protrusions  —  those  plastic  excesses
(includes ejector pin crowns), which remain as a normal
characteristic extending from the smooth surface of the
molded package.
variations in lead location — defined with respect to a
90° angle from the top or bottom of the smooth surface
of  the  molded  package  as  viewed  on  the  end  or  side
projections (see Figure 3).
lead   shoulder   intrusions   and   protrusions   —   any
variations  in  straightness  along  the  defined  shoulder
essentially caused by dambar removal (see Figure 3).
package   warpage   —   any   non-linear   dimensional
change  from  the  mold  cavity  characteristic,  usually
caused   by   incorrect   package   design   or   molding
practices (see Figure 4).
shoulder bend location — measured from the outermost
point of the shoulder bend radius (see Figure 5).
lead   co-planarity   —   defined   as   the   vertical   lead
position  with  respect  to  a  reference  plane  measured
after  forming.  The  reference  plane  is  defined  by  the
three lowest leads from the bottom of the package (see
Figure 6).
4  Ordering Information
4. 1  Purchase orders for tooling for  plastic molded high
density  TAB  semiconductor  packages  furnished  to  this
specification shall include the following items:</p><ol><li>A   package   tooling   outline   drawing   showing   all
required  dimensions  listed  in  Section  5.  Package
surface finish to be included.</li><li>A  list  of  any  tolerance  limits  which  differ  from
those in Section 6.</li><li>The type of tooling steel required.</li><li>The  type  of  leadframe  material  and  temper  to  be
used.</li><li>The  type  of  plastic  to  be  molded  (if  proprietary,  a
statement of its shrinkage characteristics).</li><li>Sampling plan for compliance to Section 7.</li><li>The  number  of  spare  parts  or  expendable  parts
desired.</li></ol><p>SEMI G37-88 © SEMI 1986, 19882
8.   The  type  of  molding  press  to  be  used,  including
power requirements.
9.   Applicable    leadframe    drawing,    including    all
dimensions.
5  Dimensions
5. 1   Drawing  must  show  dimension   for  the  following
items, if applicable:</p><ol><li>Package length</li><li>Package width</li><li>Top cavity thickness</li><li>Bottom cavity thickness</li><li>Frame thickness</li><li>Ejector top locations from cavity centerline</li><li>Ejector bottom locations from cavity centerline</li><li>Ejector size (top and bottom)</li><li>Ejector  depth  (top  and  bottom,  draft  angle  top  side,
bottom side, and end)</li><li>End notch shape, depth, width, length</li><li>Pin 1 ID location from package center</li><li>Pin 1 ID shape and size</li><li>Corner radius or sides</li><li>Corner radius or ends</li><li>Lead spread (nominal)</li></ol><h1>16</h1><ol start="16"><li>Shoulder bend location</li></ol><h1>17</h1><ol start="17"><li>Shoulder width
6  Product Criteria — Dimen sional Tolerance
Limits for S.O. Packages</li><li>1  In recognizing that every manu facturing process is
subject   to   variation,   the   following   list   details   the
acceptable limit of this variation:
CAVITY MISMATCH
(See Figure 2)0.05 mm (0.002&quot;)
PACKAGE/FRAME OFFSET
(See Figure 1), (excluding leadframe
tolerances)</li><li>05 mm (0.002&quot;)
MOLDED PROTRUSIONS
(See Figure 3) Parting line0.15 mm (0.006&quot;)
Top or bottom0.025 mm (0.001&quot;)
VARIATION IN LEAD LOCATION
(See Figure 3)0.101 mm (0.004&quot;)
SHOULDER INTRUSIONS AND
PROTRUSIONS
Intrusions0.025 mm (0.001&quot;)
Protrusions*0.004&quot;
PACKAGE WARPAGE
Warp factor:2.5
LEAD CO-PLANARITY</li><li>003&quot; (maximum)
EJECTOR PIN DEPTH</li><li>003&quot;</li></ol><ul><li>Assumes 0.002&quot; design protrusion.
7  Sampling
Samples  used  to  determine  compliance  to  Section  6
shall be determined between user and supplier.
8  Packaging
Tooling must be packed in containers designed and
constructed to prevent damage and/or contamination.
Specific protection must be provided if tooling is to be
shipped any great distance.</li></ul><p>SEMI G37-88 © SEMI 1986, 19883
Figure 1
Cavity to Frame Offset
Figure 2
Cavity Mismatch
Figure 3
Parting Line Protrusions</p><p>SEMI G37-88 © SEMI 1986, 19884
Figure 4
Package Warpage Warp in mils/Length in Inches = Warp Factor
Figure 5
Shoulder Bend Location
Figure 6
Lead Co-planarity
NOTICE:  These  standards  do  not  purport  to  address  safety  issues,  if  any,  associated  with  their  use.  It  is  the
responsibility  of  the  user  of  these  standards  to  establish  appropriate  safety  and  health  practices  and  determine  the
applicability of regulatory limitations prior to use. SEMI makes no warranties or representations as to the suitability
of the standards set forth herein for any particular application. The determination of the suitability of the standard is
solely  the  responsibility  of  the  user.  Users  are  cautioned  to  refer  to  manufacturer’s  instructions,  product  labels,
product  data  sheets,  and  other  relevant  literature  respecting  any  materials  mentioned  herein.  These  standards  are
subject to change without notice.
The  user’s  attention  is  called  to  the  possibility  that  compliance  with  this  standard  may  require  use  of  copyrighted
material  or  of  an  invention  covered  by  patent  rights.  By  publication  of  this  standard,  SEMI  takes  no  position
respecting  the  validity  of  any  patent  rights  or  copyrights  asserted  in  connection  with  any  item  mentioned  in  this
standard. Users of this standard are expressly advised that determination of any such patent rights or copyrights and
the risk of infringement of such rights, are entirely their own responsibility.
Copyright   by   SEMI®   (Semiconductor   Equipment   and   Materials
International), 3081 Zanker Road, San Jose, CA 95134. Reproduction o
f
the  contents  in  whole  or  in  part  is  forbidden  without  express  written
consent of SEMI.</p><p>SEMI G38-0996 © SEMI 1987, 2004 1
SEMI G38-0996 (Reapproved 1104)
TEST METHOD FOR STILL- AND FORCED-AIR JUNCTION-TO-
AMBIENT THERMAL RESISTANCE MEASUREMENTS OF
INTEGRATED CIRCUIT PACKAGES
This  test  method  was  technically  reapproved  by  the  Global  Assembly  and  Packaging  Committee  and  is  the
direct  responsibility  of  the  Japanese  Packaging  Committee.  Current  edition  approved  by  the  Japanese
Regional Standards Committee on July 23, 2004.  Initially available at <a href="http://www.semi.org" target="_blank" rel="noopener noreferrer">www.semi.org</a> September 2004; to be
published November. Originally published in 1987; previously published September 1996.
1  Purpose</p><ol><li>1  The purpose of this test is to determine the thermal
resistance  of  integrated  circuit  packages  using  thermal
test chips.
2  Scope</li><li>1      This   test   method   deals   only   with   junction-to-
ambient  measurements  of  thermal  resistance  and  limits
itself    to    still-    and    forced-air    convection    testing
environments.
NOTICE:  This  standard  does  not  purport  to  address
safety  issues,  if  any,  associated  with  its  use.    It  is  the
responsibility  of  the  users  of  this  standard  to  establish
appropriate  safety  and  health  practices  and  determine
the applicability of regulatory or other limitations prior
to use.
3  Referenced Standards</li><li>1  SEMI Standards
SEMI  G32  ó  Guideline  for  Unencapsulated  Thermal
Test Chip
SEMI  G42  ó  Specification  for  Thermal  Test  Board
Standardization   for   Measuring   Junction-to-Ambient
Thermal Resistance of Semiconductor Packages
NOTICE:  Unless  otherwise  indicated,  all  documents
cited shall be the latest published versions.
4  Terminology</li><li>1  Definitions</li><li>1.1      The   following   definitions   and   symbols   shall
apply for the purpose of this test:</li><li>1.2  ambient  temperature  (T
A
,  in  degrees  Celsius)  ó
the ambient temperature is the temperature of the air at
a     specified     location     in     the     vicinity     of     the
microelectronic device under test (DUT).</li><li>1.3  junction  temperature  (T
J
,  in  degrees  Celsius)  ó
the  term  is  used  to  denote  the  temperature  of  the
semiconductor junction in the microcircuit in which the
major part of the heat is generated. For purposes of this
test,    the    measured    junction    temperature    is    only
indicative  of  the  temperature  in  the  immediate  vicinity
of the element used to sense the temperature.</li><li>1.4  power  dissipation  (P
H
,  in  watts)  ó  the  heating
power  applied  to  the  device  causing  a  junction-to-
reference point temperature difference.</li><li>1.5  temperature-sensitive   parameter   (TSP)   ó   the
temperature-dependent  electrical  characteristic  of  the
junction under test which can be calibrated with respect
to  temperature  and  subsequently  used  to  detect  the
junction temperature of interest.</li><li>1.6  thermal   resistance   ó   junction   to   specified
reference point, R
θJR
degrees Celsius/watt. The thermal
resistance   of   the   microcircuit   is   the   temperature
difference from the junction to some reference point in
the ambient divided by the power dissipation P
H
.</li><li>1.7  velocity (v
A
, in linear feet per minute (LFPM)) ó
the  velocity  of  the  air  at  a  specified  location  upstream
of the DUT.
5  Apparatus</li><li>1  The apparatus required for these tests shall include
the   following   as   applicable   to   the   specified   test
procedures.</li><li>1.1  Thermocouple   Material   ó   Shall   be   copper
constantan  (type  T)  or  equivalent,  for  the  temperature
range −100 to + 300∞C. The wire size shall be no larger
than  AWG  size  30.  The  junction  of  the  thermocouple
shall  be  welded  to  form  a  bead  rather  than  soldered  or
twisted.   The   accuracy   of   the   thermocouple   and
associated measuring system shall be ± 0.5∞C.</li><li>1.2  Suitable  Electrical  Equipment  ó  As  required  to
provide  controlled  levels  of  conditioning  power  and  to
make the specified measurements. The instrument used
to    electrically    measure    the    temperature-sensitive
parameter   shall   be   capable   of   resolving   a   voltage
change of 0.5 mV.</li><li>1.3  Controlled Temperature Chamber, Fluid Bath, or
Wind  Tunnel  ó  Capable  of  maintaining  the  specific
reference  point  temperature  to  within  ±  0.5∞C  of  the
reset  (measured)  value.  Typical  still-air  enclosure  and</li></ol><p>SEMI G38-0996 © SEMI 1987, 2004 2
wind  tunnel  assemblies  are  presented  for  reference
purposes only.
5. 1.4  Still-Air Enclosure Assembly ó The microcircuit
shall  be  mounted  in  a  cubic  enclosure  of  not  less  than
0. 028  m
3
(1.0  ft
3
).  There  shall  be  no  radiation  sources
other  than  the  microcircuit  under  test  in  the  enclosure.
The interior enclosure wall shall have a high reflectance
finish   (emissivity   &lt;   0.1).   The   ambient   temperature
should   be   measured   by   means   of   a   thermocouple
mounted at a distance of approximately 2.54 cm (1.0 in)
beneath  the  DUT  and  1.27  cm  (0.5  in)  from  the  test
board or socket.
5. 1.4.1    The  microcircuit  shall  be  mounted  in  such  a
manner that conduction cooling through the leads or the
test socket or both shall be small compared to the other
cooling  mechanisms.  No.  36  AWG  wire  should  be
connected  to  the  device  test  socket.  The  air  flow  (by
natural  convection)  should  be  unrestricted  above  and
beneath  the  device.  An  alternative  approach  would  be
to  use  a  mounting  arrangement  that  approximates  an
application  environment.  Such  a  reference  mounting
configuration  can  be  found  in  Specification,  Thermal
Test  Board  Standardization  for  Measuring  Junction-to-
Ambient    Thermal    Resistance    of    Semiconductor
Packages.  Device  mounting  and  test  board  positioning
inside the measuring chamber are depicted in Figure 1.
5. 1.5  Wind  Tunnel  Assembly  ó  A  typical  wind  tunnel
design is shown with its dimensions in Figure 2.
5. 1.5.1        The    fan    or    blower    should    be    placed
downstream  of  the  DUT  as  depicted  in  Figure  2.  A
static   pressure   differential   measurement   across   a
calibrated nozzle is used to calculate the wind tunnel air
velocity,  while  a  thermocouple  is  used  to  measure  the
ambient  temperature  upstream  of  the  DUT.  Both  of
these  devices  should  be  placed  at  a  specified  location
upstream  of  the  DUT,  as  shown  in  Figure  2.  The
thermocouple  is  located  in  the  center  of  the  wind
tunnel,  5.08  cm  (2.0  in)  from  the  test  section  and  2.54
cm (1.0 in) above the center plane of the DUT.
5. 1.5.2    The  microcircuit  shall  be  mounted  in  such  a
manner that conduction cooling through the leads or the
test  socket,  or  both,  shall  be  small  compared  to  the
other  cooling  mechanisms.  To  minimize  conduction
through   the   leads,   No.   36   AWG   wire   should   be
connected to the device test socket. The DUT should be
aligned so that the air front is parallel to the longer edge
of  the  package  (air  front  hitting  the  package  side).  An
alternative   approach   would   be   to   use   a   mounting
arrangement     that     approximates     an     application
environment.  Such  a  referee  mounting  configuration
can  be  found  in  SEMI  G42.  Device  mounting  and  test
board orientation inside the wind tunnel are depicted in
Figure 3.
5. 1.5.3  Flow  straighteners  should  be  placed  upstream
of   the   DUT,   as   shown   in   Figure   2.   The   flow
straighteners   should   provide   a   flat   velocity   profile
across  the  test  section  of  the  wind  tunnel.  This  will
ensure  that  the  DUT  is  exposed  to  a  uniform  velocity
across its entire cross section. A typical velocity profile
for well-developed turbulent flow is depicted in Figure
3.
5. 1.5.4  Calibrated hot wire anemometer or nozzle with
suitable  pressure  gauges  (p
1
and  p
2
)  for  measuring  the
pressure   difference   across   the   nozzle   is   used   to
calculate  the  wind  tunnel  air  velocity.  When  using  the
nozzle,  the  pressure  differential  across  the  calibrated
nozzle is measured using a liquid monometer, typically
in inches of water.
5. 1.5.5    Hot  wire  anemometer  capable  of  verifying  the
air  velocity  profile  with  an  accuracy  of  ±  5%.  The
velocity  sensor  should  disrupt  the  airflow  as  little  as
possible.
6  Procedure
6. 1  Measurement  of  Wind  Tunnel  Air  Velocity,  v
A
ó
The  air  velocity  measurement  techniques  are  direct
method and indirect method.
6. 1.1  Direct Measurement of Wind Tunnel Air Velocity
ó  The  direct  method  is  based  on  a  measurement  by  a
hot wire anemometer in wind tunnel.
6. 1.2  Indirect    Measurement    of    Wind    Tunnel    Air
Velocity, vA ó The air velocity measurement technique
is  an  indirect  method  based  on  a  pressure  differential
measurement  across  a  calibrated  nozzle.  The  actual
velocity  of  interest  is  derived  from  a  calibration  curve
relating  the  pressure  differential  of  the  nozzle  to  the
volume  (or  mass)  flow  rate  of  the  air  through  the
nozzle.  The  required  air  velocity  (in  linear  feet  per
minute) is then calculated by dividing the volume flow
rate  (in  cubic  feet  per  minute)  by  the  cross  sectional
area  at  the  entrance  of  the  DUT  test  section  (in  square
feet).  The  volume  flow  rate  shall  be  determined  to
within an accuracy of ± 10%.
6. 1.2.1  Air   Flow   Profile   ó   Hot   wire   anemometer
should be used to verify that the flow profile of the air
front,  measured  within  5.08  cm  (2.0  in.)  of  the  test
section,  does  not  vary  by  more  than  10%  across  the
center 90% of the test section. The DUT and mounting
board/socket  should  not  be  in  the  test  section  when  the
flow profile is determined.
6. 2  Direct      Measurement      of      Reference      Point
Temperature,  T
S
ó  For  the  purpose  of  measuring  the
still-air    junction-to-ambient    microelectronic    device
thermal    resistance    in    a    chamber,    the    ambient
temperature  (T
R
=  T
A
)  should  be  measured  with  a</p><p>SEMI G38-0996 © SEMI 1987, 2004 3
thermocouple   beneath   the   DUT.   For   purposes   of
measuring    forced    air    junction-to-ambient    thermal
resistance  in  a  wind  tunnel,  the  ambient  temperature
should  be  measured  with  a  thermocouple  upstream  of
the  DUT  in  the  section  of  the  tunnel  that  experiences
fully developed flow.
6. 3  Thermal     Resistance,     Junction     to     Specified
Reference Point, R
θJR
.
6. 3.1  General     Considerations     ó     The     thermal
resistance of a semiconductor device is a measure of the
ability of its carrier, or package and mounting technique
to  provide  for  heat  removal  from  the  semiconductor
junction.  The  thermal  resistance  of  a  microelectronic
device can be calculated when the ambient temperature
and power dissipation in the device and a measurement
of  the  junction  temperature  are  known.  When  making
the   indicated   measurements,   the   package   shall   be
considered  to  have  achieved  thermal  equilibrium  when
halving  the  time  between  the  application  of  power  and
the taking of the reading causes no error in the indicated
results within the required accuracy of measurement.
6. 3.2  Indirect  Measurement  of  Junction  Temperature
for the Determination of R
θJA
ó The purpose of the test
is   to   measure   the   thermal   resistance   of   integrated
circuits  by  using  particular  semiconductor  elements  on
the  chip  to  indicate  the  device  junction  temperature.  In
order  to  obtain  a  realistic  estimate  of  the  operating
junction  temperature,  the  whole  chip  in  the  package
should  be  powered  in  order  to  provide  the  proper
internal  temperature  distribution.  During  measurement
of  the  junction  temperature,  the  chip  heating  power
(constant  voltage  source)  shall  remain  constant  while
the  junction  calibration  current  remains  stable.  It  is
assumed that the calibration current will not be affected
by   the   circuit   operation   during   the   application   of
heating power.
6. 3.3      The   temperature-sensitive   device   parameter   is
used  as  an  indicator  of  an  average  (weighted)  junction
temperature    of    the    semiconductor    element    for
calculations   of   thermal   resistance.   The   measured
junction  temperature  is  indicative  of  the  temperature
only  in  the  immediate  vicinity  of  the  element  used  to
sense the temperature.
6. 3.4    The  temperature-sensitive  electrical  parameters
generally   used   to   indirectly   measure   the   junction
temperature  are  the  forward  voltage  of  diodes  and  the
emitter-base   voltage   of   bipolar   transistors.   Other
appropriate  temperature-sensitive  parameters  may  be
used  for  indirectly  measuring  junction  temperature  for
fabrication  technologies  that  do  not  lend  themselves  to
sensing the active junction voltages.
6. 3.4.1  Steady-State  Technique  for  Measuring  T
J
ó
The  following  symbols  shall  apply  for  the  purpose  of
these measurements:
I
M
Measuring current in milliamperes.
V
MH
Value of temperature-sensitive parameters in
millivolts, measured at I
M
, and corresponding to
the temperature of the junction heated by P
H
.
T
MC
Calibration temperature in degrees Celsius,
measured at the reference point.
V
MC
Value of temperature-sensitive parameter in
millivolts, measured at I
M
and specific value of
T
MC
.</p><ol start="6"><li>3.4.2  The measurement of T
J
, using junction forward
voltage as the TSP, is made in the following manner:</li><li>3.4.2.1  Step  1  ó  Measurement  of  the  temperature
coefficient of the TSP (calibration).</li><li>3.4.2.2    The  coefficient  of  the  temperature-sensitive
parameter  is  generated  by  measuring  the  TSP  as  a
function   of   the   reference   point   temperature,   for   a
specified  constant  measuring  current,  I
M
,  by  externally
heating the device under test in a controlled temperature
oven  or  fluid  bath.  The  reference  point  temperature
range   used   during   calibration   shall   encompass   the
temperature range encountered in the power application
test  (see  Step  2).  The  measuring  current  is  generally
chosen   such   that   the   TSP   decreases   linearly   with
increasing  temperature  over  the  range  of  interest  and
that negligible internal heating occurs in the silicon and
metal   traces.   For   determining   the   optimum   TSP
calibration or measuring current, V
MC
vs. log I
M
curves
for    two    temperature    levels    that    encompass    the
calibration   temperature   range   of   interest   should   be
blotted.  The  optimum  measuring  current,  I
M
,  is  then
selected such that it resides on the linear portion of the
two  V
MC
vs.  log  I
M
curves  that  were  generated.  A
measuring   current   ranging   from   0.05   to   5   mA   is
generally  used,  depending  on  the  specifications  and
operating   conditions   of   the   device   under   test   for
measuring  the  TSP.  The  value  of  the  TSP  temperature
coefficient,   V
MC
/T
MC
,   for   the   particular   measuring
current   used   in   the   test,   is   calculated   from   the
calibration  curve,  V
MC
vs.  T
MC
.  At  least  three  points
should  be  used  to  generate  the  voltage  vs.  temperature
curve  for  the  determination  of  the  TSP  temperature
coefficient.</li><li>3.4.3  Step 2 ó Power application test</li><li>3.4.3.1    The  power  application  test  is  performed  in
two  parts.  For  both  portions  of  the  test,  the  reference
point temperature and the specified air velocity are held
constant  at  a  preset  value.  The  first  measurement  to  be
made  is  that  of  the  temperature-sensitive  parameter
(i.e.,    V
MC
,    under    operating    conditions    with    the</li></ol><p>SEMI G38-0996 © SEMI 1987, 2004 4
measuring   current,   I
M
,   used   during   the   calibration
procedure).   The   DUT   shall   then   be   operated   with
heating  power  (P
H
)  applied.  The  temperature-sensitive
parameter,   V
MH
,   shall   be   measured   with   constant
measuring  current,  I
M
,  that  was  applied  during  the
calibration procedure (see Step 1).
6. 3.4.3.2    The  heating  power,  P
H
,  shall  be  chosen  such
that     the     calculated     junction-to-reference     point
temperature  difference  as  measured  at  V
MH
is  greater
than or equal to 20∞C. In accomplishing this, the device
under test should not be operated at such a high heating
power  level  that  the  on-chip  temperature  sensing  and
heating  circuitry  is  no  longer electrically isolated. Care
should also be taken not to exceed the design ratings of
the package-interconnect system, as this may lead to an
overestimation  of  the  power  being  dissipated  in  the
active area of the chip due to excessive power losses in
the  package  leads  and  wire  bonds.  The  values  of  V
MH
,
V
MC
, and P
H
are recorded during the power application
test.
6. 3.4.3.3  The following data shall be recorded for these
test conditions:
a.   Temperature-sensitive   electrical   parameters   (V
F
,
V
EB
, or other appropriate TSP).
b.  Junction  temperature,  T
J
,  is  calculated  from  the
equation:
T
J
=T
R
+V
MH
−V
MC
()
∆V
MC
∆T
MC








−1
where  T
R
=T
A</p><p>c.   Ambient (air) temperature, T
A
.
d.  Ambient  (air)  velocity,  v
A
,  (v
A
=  0  for  still-air
enclosure).
e.   Power   dissipation,   P
H
.
f.   Mounting  arrangement  (including  offset  from  test
board).
6. 4  Calculations of R
θJR</p><ol start="6"><li>4.1  Calculation  of  Package  Thermal  Resistance  ó
The  thermal  resistance  of  a  microelectronic  device  can
be  calculated  when  the  junction  temperature,  T
J
,  has
been  measured  in  accordance  with  procedures  outlined
in  Sections  6.1  through  6.3.  With  the  data  recorded
from   each   test,   the   thermal   resistance   shall   be
determined from:
R
θ<h1>JR</h1>T
J
−
T
R
P
H(Package)
where :  R
θ<h1>JR</h1>R
θ
JA
and T<h1>R</h1>T
A
.</li></ol><p>SEMI G38-0996 © SEMI 1987, 2004 5
7  Summary Report
7. 1  The following details shall be specified:</p><ol><li><div class="codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#F8F8F2;--prism-background-color:#282A36"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-text codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#F8F8F2"><span class="token plain">     Description          of          Package</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="复制代码到剪贴板" title="复制" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div></li><li><p>1        Package        Type
Package Name  <strong><strong><strong>____</strong></strong></strong> (per JEDEC or EIAJ)
Pin Counts <strong><strong><strong>____</strong></strong></strong> pins
Special Specification <strong><strong><strong>____</strong></strong></strong> Yes                <strong><strong><strong>____</strong></strong></strong> No
If Yes, describe the detail specification.</p></li></ol><ol><li>2        Test        Chip
Chip per SEMI G32 <strong><strong><strong>____</strong></strong></strong> Yes                <strong><strong><strong>____</strong></strong></strong> No
Chip Size <strong><strong><strong>____</strong></strong></strong> mm   x        <strong><strong><strong>____</strong></strong></strong> mm
Chip Thickness <strong><strong><strong>____</strong></strong></strong> mm</li><li>3        Leadframe
Leadframe Material Fe/Ni       Alloy,       Cu,       Cu   Alloy,       Other       (<strong><strong>____</strong></strong> )
Leadframe Thickness <strong><strong><strong>____</strong></strong></strong> mm
Die Pad Size <strong><strong><strong>____</strong></strong></strong> mm   x        <strong><strong><strong>____</strong></strong></strong> mm</li><li>4 Package Dimension &amp; Compound
Package Size <strong><strong><strong>____</strong></strong></strong> mm   x        <strong><strong><strong>____</strong></strong></strong> mm
Package Thickness <strong><strong><strong>____</strong></strong></strong> mm
Compound Material <strong><strong><strong><strong><strong><strong><strong><strong><strong><strong>___</strong></strong></strong></strong></strong></strong></strong></strong></strong></strong></li><li>5        Others
Die Attach Material <strong><strong><strong><strong><strong><strong><strong><strong><strong><strong>____</strong></strong></strong></strong></strong></strong></strong></strong></strong></strong>
Heat Sink/Spreader <strong><strong><strong>____</strong></strong></strong> Yes                <strong><strong><strong>____</strong></strong></strong> No
If yes, describe the configuration, dimension, method of attachment, location, etc.</li></ol><ol start="2"><li>Description of Test Board</li></ol><p>Test Board per SEMI G42 <strong><strong><strong>____</strong></strong></strong> Yes                <strong><strong><strong>____</strong></strong></strong> No
No.             of             Layers             <strong><strong><strong><strong><strong><strong><strong><strong><strong><strong>___</strong></strong></strong></strong></strong></strong></strong></strong></strong></strong>
If test board is specified, describe the specification of the following items:
Dimension <strong><strong><strong>____</strong></strong></strong> mm x <strong><strong><strong>____</strong></strong></strong> mm x <strong><strong><strong>____</strong></strong></strong>mmt
No.             of             Layers             <strong><strong><strong><strong><strong><strong><strong><strong><strong><strong>___</strong></strong></strong></strong></strong></strong></strong></strong></strong></strong>
Material             <strong><strong><strong><strong><strong><strong><strong><strong><strong><strong>___</strong></strong></strong></strong></strong></strong></strong></strong></strong></strong></p><p>SEMI G38-0996 © SEMI 1987, 2004 6
Pattern             <strong><strong><strong><strong><strong><strong><strong><strong><strong><strong>___</strong></strong></strong></strong></strong></strong></strong></strong></strong></strong>
3.  Measurement Condition</p><p>Ambient             Temperature,             T
a
<strong><strong><strong>____</strong></strong></strong>                     ∞C
Ambient Humidity, H
a
<strong><strong><strong>____</strong></strong></strong>                          %RH
Air Velocity, V
a
0,     1,     2,     5,     (          ) mm/sec.
Power Dissipation, P
H
0,     1,     2     W
4. No. of Samples, N</p><hr><ol start="5"><li>Thermal Resistance, R
θJA</li></ol><p><strong><strong><strong>____</strong></strong></strong> ∞C/W</p><p>8  Related Documents
8. 1  Laboratory  Methods  of  Testing  Fans  for  Rating,  AMCA  Standard  210-74/ASHRAE  Standard  51-75,  Air
Movement  and  Control  Association  and  the  American  Society  of  Heating,  Refrigerating  and  Air-Conditioning
Engineers, 1975.
8. 2  Fluid Meters ó Their Theory and Application, American Society of Mechanical Engineers, Sixth Edition, 1971.</p><p>Figure 1
Test Board Positioning</p><p>Figure 2
Wind Tunnel Set-Up</p><p>SEMI G38-0996 © SEMI 1987, 2004 7</p><p>Figure 3
Test Board Orientation Inside Wind Tunnel</p><p>SEMI G38-0996 © SEMI 1987, 2004 8
APPENDIX 1
REPORT FORMAT
NOTICE: This appendix was approved as an official part of SEMI G38 by full letter ballot procedure.
The following format is a sample of report format:</p><ol><li><div class="codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#F8F8F2;--prism-background-color:#282A36"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-text codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#F8F8F2"><span class="token plain">            Description                 of                 Package</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="复制代码到剪贴板" title="复制" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div></li><li><p>1               Package               Type
Package Name <strong><strong><strong>____</strong></strong></strong>       (per JEDEC or EIAJ)
Pin Counts <strong><strong><strong>____</strong></strong></strong>       pins
Special Specification <strong><strong><strong>____</strong></strong></strong>         Yes            <strong><strong><strong>____</strong></strong></strong> No</p></li><li><p>2               Test               Chip
Chip per SEMI G32 <strong><strong><strong>____</strong></strong></strong>         Yes            <strong><strong><strong>____</strong></strong></strong> No
Chip Size <strong><strong><strong>____</strong></strong></strong>       mm   x      <strong><strong><strong>____</strong></strong></strong> mm
Chip Thickness <strong><strong><strong>____</strong></strong></strong>       mm</p></li><li><p>3               Leadframe
Leadframe Material Fe/Ni     Alloy,       Cu,       Cu     Alloy,       Other     (<strong><strong><strong>____</strong></strong></strong>)
Leadframe Thickness <strong><strong><strong>____</strong></strong></strong>       mm
Die Pad Size <strong><strong><strong>____</strong></strong></strong>       mm x      <strong><strong><strong>____</strong></strong></strong> mm</p></li><li><p>4 Package Dimension &amp; Compound
Package Size <strong><strong><strong>____</strong></strong></strong>       mm x      <strong><strong><strong>____</strong></strong></strong> mm
Package Thickness <strong><strong><strong>____</strong></strong></strong>       mm
Compound Material <strong><strong><strong><strong><strong><strong><strong>____</strong></strong></strong></strong></strong></strong></strong></p></li><li><p>5               Others
Die Attach Material <strong><strong><strong><strong><strong><strong><strong>____</strong></strong></strong></strong></strong></strong></strong>
Heat Sink/Spreader <strong><strong><strong>____</strong></strong></strong>         Yes          <strong><strong><strong>____</strong></strong></strong> No</p></li><li><p>Description of Test Board</p></li></ol><p>Test Board per SEMI G42 <strong><strong><strong>____</strong></strong></strong>         Yes          <strong><strong><strong>____</strong></strong></strong> No
No. of Layers <strong><strong><strong><strong><strong><strong><strong>____</strong></strong></strong></strong></strong></strong></strong>
3.                 Measurement                 Result</p><p>Power Dissipation <strong><strong><strong>____</strong></strong></strong> W</p><p>SEMI G38-0996 © SEMI 1987, 2004 9</p><p>Units: ∞C/W
Air Velocity (m/s)
Sample No.
0                                       1                                       3                                        5</p><p>1
2
3
4
5
6
7
8
9
10</p><p>Average</p><p>NOTICE: SEMI makes no warranties or representations as to the suitability of the standards set forth herein for any
particular  application.  The  determination  of  the  suitability  of  the  standard  is  solely  the  responsibility  of  the  user.
Users  are  cautioned  to  refer  to  manufacturerís  instructions,  product  labels,  product  data  sheets,  and  other  relevant
literature respecting any materials mentioned herein. These standards are subject to change without notice.
The  userís  attention  is  called  to  the  possibility  that  compliance  with  this  standard  may  require  use  of  copyrighted
material  or  of  an  invention  covered  by  patent  rights.  By  publication  of  this  standard,  SEMI  takes  no  position
respecting  the  validity  of  any  patent  rights  or  copyrights  asserted  in  connection  with  any  item  mentioned  in  this
standard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and
the risk of infringement of such rights, are entirely their own responsibility.</p><p>Copyright   by   SEMIÆ   (Semiconductor   Equipment   and   Materials
International), 3081 Zanker Road, San Jose, CA 95134. Reproduction o
f
the  contents  in  whole  or  in  part  is  forbidden  without  express  written
consent of SEMI.</p><p>SEMI G39-89 © SEMI 1986, 19891
SEMI G39-89
SPECIFICATION FOR BRAZED LEAD FLATPACK CONSTRUCTIONS,
INCLUDING LEADFRAMES, SUITABLE FOR AUTOMATED ASSEMBLY
1  Preface
This specification defines the standard requirements for
co-fired    ceramic    brazed    lead    flatpack    package
constructions   intended   for   automated   assembly   to
printed  wiring  boards.  Acceptance  criteria  for  package
constructions, including leadframes, are included.
2  Applicable Documents
2. 1  ANSI Standard
1
ANSI Y14.5 — Dimensioning and Tolerancing
2. 2  Federal Specification
2
QQ-N-290 — Nickel Plating
2. 3  JEDEC Standard
3
JEDEC Pub 95 — Registered and Standard Outlines for
Solid State Products
2. 4  Military Specifications
2
MIL-M-38510  —  General  Specifications  for  Micro-
circuits
MIL-STD-1051 — Sampling Procedures and Tables for
Inspections by Attributes
MIL-STD-23011  —  Iron  Nickel  Alloys  for  Sealing  to
Glass and Ceramics
MIL-STD-45204 — Gold Plating Electrodeposited
MIL-STD-87883 — Brazing
MIL-STD-883  —  Test  Methods  and  Procedures  for
Microelectronics
3  Selected Definitions
blister  bubble  (ceramic)  —  any  separation  within  the
ceramic  which  does  not  expose  underlying  ceramic
material.
blister   bubble   (metal)   —   any   localized   separation
within  the  metallization  or  between  the  metallization
and ceramic which does not expose underlying metal or
ceramic material.</p><p>1 ANSI, 1430, Broadway, New York, NY 10018
2 Military Standards, Naval Publications and Form Center, 5801
Tabor Avenue, Philadelphia, PA 19120
3 JEDEC, 2001 Eye Street, N.W., Washington, D.C. 20006
bond  finger  —  a  region  of  refractory  metallization
within the package cavity intended for wirebonding to a
mirocircuit die pad.
braze  —  an  alloy  with  a  melting  point  equal  to  or
greater than 600°C.
burr — an adherent fragment of excess parent material
at the component edge.
chip-out  —  a  region  of  ceramic  missing  from  the
surface   or   edge   of   a   package   which   does   not   go
completely through the package. Chip-out size is given
by its length, width, and depth from a projection of the
design plan-form (see Figure 1).
co-fired  —  a  process  or  technology  for  manufacturing
products    in    which    the    ceramic    and    refractory
metallizations are fired simultaneously.
contact  pad  —  that  metallized  pattern  to  which  the
leadframe is brazed.
crack — a cleavage or fracture, internal or external.
die  attach  surface  —  a  designated  dimensional  outline
area intended for die attach (see Figure 2).
foreign  material  —  an  adherent  particle  other  than
parent material of that component.
layer — a dielectric sheet with or without metallization
that performs a discrete function as part of the package
construction.
lead offset — alignment of leads across the package.
peeling  (flaking)   —   any   separation   from   the   basis
material that exposes the basis material.
projection  —  an  adherent  fragment  of  excess  material
on the component surface.
pullback — the linear distance between the edge of the
ceramic  and  the  first  measurable  metallization  surface
(see Figure 3).
rundown — the linear distance down a vertical surface
from  the  top  to  the  point  of  maximum  metallization
overhang (see Figure 3).
seal  area  —  a  dimensional  outline  area  designated  for
either metallization or bare ceramic to provide a surface
area for lid sealing (see Figure 2).
terminal   —   metallization   at   the   point   of   electrical
contact  to  package  interior  circuitry;  also  the  brazing
surface for a lead.</p><p>SEMI G39-89 © SEMI 1986, 19892
TIR  —  total  Indicator  Reading;  the  span  of  readings
from minimum to maximum of a given dimension over
the total surface to which it applies.
void (ceramic) — an absence of screen printed ceramic
from a designated area greater than 0.075 mm (0.003&quot;)
in diameter.
void  (metal)  —  an  absence  of  refractory  metallization,
braze or plating material from a designated area greater
than 0.075 mm (0.003&quot;) in diameter.
4  Ordering Information
4. 1   Purchase  orders  for  co-fired  ce ramic  brazed  lead
flatpack  packaged  devices  shall  specify  the  following
information:</p><ol><li>Quantity.</li><li>Drawing number and revision level or date.</li><li>Reference to this specification.</li><li>Any exception to drawing or specification.</li><li>2  Drawings for co-fired ceramic  brazed lead flatpack
packaged     devices     shall     specify     the     following
information:</li><li>Drawing number and revision level.</li><li>Number   of   terminals   and   terminal   center   line
pacing.</li><li>Lead material, finish, and dimensions.</li><li>Ceramic   material   color   and   composition;   and
refractory metal type.</li><li>Type  and  thickness  of  plating  on  both  device  body
and leads.</li><li>Dimensioning and tolerancing per ANSI Y14.5.</li><li>Internal bonding pattern.</li><li>Lead number 1 position.</li><li>Method of test and measurements.</li><li>Electrical,       mechanical       and       environmental
requirements.
5  Dimensions and Permissi b le Variations
Packaged  device  dimensions  shall  conform  to  JEDEC
JC-11  registered  outline  dimension  drawings  for  Co-
fired   Ceramic   Brazed   Lead   Flatpack   Devices   for
Automated Assembly, unless otherwise specified.
6  Materials</li><li>1  Ceramic</li><li>1.1    Alumina   Content   —   To   be   90%    minimum.
Beryllia content to be 99% minimum.</li><li>1.2  Color — To be black, dark bro wn, or dark violet
unless otherwise specified.</li><li>2   Metals  —  External  metal  surfa ces  shall  be  in
accordance with MIL-M-38510.</li><li>3  Braze — Copper/silver per MI L-STD-7883.</li><li>4   Refractory  Metallization  —  To   be  per  MIL-M-
38510, Type C.</li><li>5   Leadframe  —  Fully  annealed  i ron  nickel  cobalt
alloy  (per  MIL-M-38510,  Type  A)  or  iron  nickel  alloy
(per MIL-M-38510, Type B).</li><li>6   Microcircuit  Finishes  —  Shall   be  per  MIL-M-
38510 unless otherwise specified.
7  Incoming Testing Sequen ce</li><li>Visual inspection.</li><li>Dimensional check.</li><li>Electrical parameter testing.</li><li>Sampling  testing  of  plating  quality,  die  attach,  die
shear,   wire   bond   pull,   seal,   hermeticity,   lead
integrity, and solderability.
8  Visual Criteria (10× Magni fication)</li><li>1    Cracks   —   None   allowed   per   M IL-STD-883,
Method 2009.</li><li>2  Chip-Outs</li><li>2.1   Corner  —  0.762  mm  (0.030&quot;)   ×  0.762  mm
(0.030&quot;) × 1 tape layer, maximum.</li><li>2.2  Edge — 2.54 mm (0.100&quot;) × 0 .762 mm (0.030&quot;)
× 1 tape layer, maximum.</li><li>2.3   Encroachment  —  No  encroach ment  upon  seal
areas,   bonding   fingers,   or   external   terminal   areas
permitted.  Chips  that  expose  any  buried  metallization
are not permitted.</li><li>3  Burrs, Projections, and Blister s — Must fit within
outline limits.</li><li>3.1   Top  Plane  —  excluding  seal  a rea  —  0.102  mm
(0.004&quot;), maximum.</li><li>3.2  Unmetallized Seal Area — 0.0 762 mm (0.003&quot;),
maximum.</li></ol><p>SEMI G39-89 © SEMI 1986, 19893
8. 3.3   Metallized  Seal  Area  —  0.025   mm  (0.001&quot;),
maximum.
8. 3.4     Bottom    Surface    —    0.051    mm    ( 0.002&quot;),
maximum.
8. 3.5  Edges — 0.152 mm (0.006&quot;),  maximum.
8. 3.6     Terminal    Pads    —    0.051    mm    ( 0.002&quot;),
maximum.
8. 3.7    Wire   Bond   Fingers   —   0.025   m m   (0.001&quot;),
maximum.
8. 3.8    Die   Attach   Surface   Flatness   —    0.025   mm
(0.001&quot;), maximum.
8. 4   Camber  —  .004  inch/inch  (mm /mm),  maximum.
For  dimensions  less  than  10.5  mm  (0.750&quot;),  0.127  mm
(0.003&quot;)    camber    is    permitted    along    any    planar
dimension of the device package.
8. 5  Seal Area Flatness — The sea l area shall be within
the limits listed in Table 1.
8. 6   Die  Attach  Surface  Flatness  —   The  die  attach
surface shall be flat within the limits listed in Table 2.
Table 1  Seal Ring Flatness Limits
Seal Ring O.D.Seal Ring Flatness
0—6.35 mm (0–0.250&quot;)0.051 mm max. (0.002&quot;)
6. 37—12.7 mm (0.251&quot;–0.500&quot;)0.051 mm max. (0.002&quot;)
12. 72—25.40       mm       (0.501&quot;–</p><ol><li>000&quot;)</li><li>101 mm max. (0.004&quot;)</li><li>40 mm (1.000&quot;)0.101 mm/mm (0.004&quot;/in.)
Table 2  Die Attach Area Flatness Limits
Die Attach Pad DimensionTIR Flatness
0—12.7 mm (0—0.500&quot;)0.051 mm max. (0.002&quot;)</li><li>72—19.5 mm (0.501&quot;—0.750&quot;)  0.088 mm max. (0.0035&quot;)</li><li>7  Voids</li><li>7.1   Seal  Area  Voids  —  A  maximu m  of  3  voids
permitted.  Not  more  than  two  voids  per  side  of  0.010&quot;
diameter.  Any  two  voids  must  be  separated  by  0.762
mm  (0.030&quot;)  minimum,  not  to  degrade  the  seal  width
by more than 25%.</li><li>7.2  Terminal Void  —  A  maximum   of  two  voids  per
terminal   pad   permissible.   Maximum   void   diameter
acceptable  is  0.254  mm  (0.101).  Voids  may  never
reduce  the  minimum  terminal  width  to  less  than  2/3  of
the nominal design dimension.</li><li>7.3   Wire  Bond  Finger  Voids  —  Vo id  free  0.015&quot;
back from the bond finger tip.</li><li>7.4   Die  Attach  Surface  Voids  —  T hree  voids  of</li><li>010&quot; diameter are the maximum allowed separated by</li><li>030&quot; minimum.
NOTE — Voids 0.015&quot; from the cavity wall not included.</li><li>7.5  Internal Metallization Voids —  Voids in internal
metallization planes or traces shall not break continuity.
Specific  requirements  for  resistance  and  capacitance
parameters  shall  be  specified  in  the  purchase  order,  if
applicable.</li><li>8  Pattern Metallizations</li><li>8.1   Seal  Plan  Rundown  (internal  c avity)  —  Not  to
exceed 25% of the cavity layer thickness.</li><li>8.2   Seal  Plan  Rundown  (external  t o  cavity)  —  Not
to  exceed  half  the  nominal  design  distance  to  adjacent
edge  metallization.  In  no  event  shall  the  rundown  be
closer    than    0.254    mm    (0.010&quot;)    to    any    edge
metallization.</li><li>8.3    Wire   Bond   Rundown   —   Wire    bond   finger
rundown  shall  not  exceed  25%  of  the  cavity  depth  or</li><li>005&quot; (0.127 mm) whichever is smaller.</li><li>8.4  Wire Bond Finger Pullback —  Wire bond finger
pullback  shall  not  exceed  0.127  mm  (0.005&quot;)  from  the
nominal design dimension for finger end to cavity edge.</li><li>8.5  Seal Plane Pullback — Seal p lane pullback shall
not exceed 0.127 mm (0.005&quot;) from the nominal design
dimension for seal plane metallization to edge.</li><li>9  Lead Attachment</li><li>9.1  Voids in Braze — Braze fillets  must be 95% free
of voids, shall not cause voids under a lead.</li><li>9.2  Lead Offset — Lead centerline s must be aligned
to  within  0.127  mm  (0.005&quot;)  of  the  centerlines  of
corresponding  braze  pad  metallizations.  Side  to  side
within 0.010&quot;.</li><li>9.3   Lead-to-Lead  Misalignment  —   To  exceed  10%
of nominal spacing.</li><li>9.4    Dimensional   Criteria   —   Per   J EDEC   JC-11
registered  outline  drawings  in  JEDEC  Publication  95,
or as specified on the user drawings.
9  Sampling
Sample  size  must  meet  requirements  of  MIL-STD-105
or   MIL-M-38510   as   agreed   to   between   user   and
supplier.
10  Test Methods (Mechanica l, Electrical, and
Thermal)</li><li>1   Gold  Plating  Thickness  —  Sha ll  conform  to
MIL-STD-45204.  Gold  thickness  may  be  determined</li></ol><p>SEMI G39-89 © SEMI 1986, 19894
using  the  Beta  Backscatter  Radiation  Method,  X-Ray
Fluorescence or by Cross Sectioning.
10. 2   Nickel  Plating  —  Shall  confor m  to  QQ-N-290.
Nickel  thickness  may  be  determined  using  the  Beta
Backscatter Radiation Method, X-Ray Fluorescence, or
by Cross Sectioning.
10. 3    Destructive   Die   Shear   Testing   —   Shall   be
performed per Method 2019 of MIL-STD-883.
10. 4   Wire  Bond  Pull  Testing  —  Sha ll  be  performed
per Method 2011, Condition D of MIL-STD-883.
10. 5    Temperature   Cycling   Testing   —    Shall   be
performed per Method 1010, Condition C of MIL-STD-</p><h1>883</h1><ol start="883"><li></li><li>6  Thermal Shock Testing — Sha ll be performed per
Method 1011, Condition C of MIL-STD-883.</li><li>7    Constant   Acceleration   Testing    —    Shall    be
performed per Method 2001, Condition E, Y axis only,
of MIL-STD-883.</li><li>8  Mechanical Shock Testing —  Shall be performed
per Method 2002, Condition B of MIL-STD-883.</li><li>9    Insulation   Resistance   Testing   —    Shall   be
performed per Method 1003 of MIL-STD-883.</li><li>10   Internal  Water  Vapor  Content   Testing  —  Shall
be performed per Method 1018 of MIL-STD-883.</li><li>11   Hermeticity  Testing  —  Shall  b e  performed  per
Method   1014,   Condition   A   of   MIL-STD-883.   The
hermetic  integrity  of  the  packaged  device  must  be
maintained after all testing.</li><li>12   Lead  Integrity  Testing  —  Shal l  be  performed
per  Method  2004,  Condition  A,  B1,  and  B2  of  MIL-
STD-883.</li><li>13  Solderability Testing — Shall  be performed per
Method 2003 of MIL-STD-883.</li><li>14    Moisture   Resistance   Testing   —    Shall   be
performed per Method 1004 of MIL-STD-883.
11  Packaging and Marking</li><li>1  Packaging — Containers selec ted shall be strong
enough  and  suitably  designed  to  provide  maximum
protection against crushing, spillage and other forms of
damage to the container or its contents. Container shall
afford protection of the contents to contamination from
exposure  to  excessive  moisture  or  oxidation  by  gases.
Packaging  material  shall  be  so  selected  to  prevent  any
contamination  of  the  ceramic  component  parts  with
fibers or organic particles.</li><li>2  Marking — The outer containe rs shall be clearly
marked identifying:</li><li>Supplier part number.</li><li>User part number.</li><li>Quantity.</li><li>Date of manufacture.</li><li>Supplier lot number.
12  Applicability
This  specification  is  intended  to  apply  to  construction
utilizing  the  tall  brazed  lead  flatpack  outlines  included
in JEDEC Publication 95.
Figure 1
Chip Illustration
Figure 2
Die Attach Surface and Seal Area</li></ol><p>SEMI G39-89 © SEMI 1986, 19895
Figure 3
Metallization Misalignment
NOTICE: These  standards  do  not  purport  to  address
safety  issues,  if  any,  associated  with  their  use.  It  is  the
responsibility of the user of these standards to establish
appropriate  safety  and  health  practices  and  determine
the  applicability  of  regulatory  limitations  prior  to  use.
SEMI  makes  no  warranties  or  representations  as  to  the
suitability  of  the  standards  set  forth  herein  for  any
particular    application.    The    determination    of    the
suitability of the standard is solely the responsibility of
the user. Users are cautioned to refer to manufacturer’s
instructions,  product  labels,  product  data  sheets,  and
other    relevant    literature    respecting    any    materials
mentioned   herein.   These   standards   are   subject   to
change without notice.
The  user’s  attention  is  called  to  the  possibility  that
compliance   with   this   standard   may   require   use   of
copyrighted  material  or  of  an  invention  covered  by
patent  rights.  By  publication  of  this  standard,  SEMI
takes  no  position  respecting  the  validity  of  any  patent
rights  or  copyrights  asserted  in  connection  with  any
item  mentioned  in  this  standard.  Users  of  this  standard
are  expressly  advised  that  determination  of  any  such
patent rights or copyrights, and the risk of infringement
of such rights, are entirely their own responsibility.
Copyright   by   SEMI®   (Semiconductor   Equipment   and   Materials
International), 3081 Zanker Road, San Jose, CA 95134. Reproduction o
f
the  contents  in  whole  or  in  part  is  forbidden  without  express  written
consent of SEMI.</p><p>SEMI G41-87 © SEMI 19871
SEMI G41-87
SPECIFICATION FOR DUAL STRIP SOIC LEADFRAME
1  Preface
This   specification   is   a   guideline   for   high   volume
production  of  leadframes,  including  internal  package
plating,    for    plastic    molded    S.O.    semiconductor
packages.   It   is   a   design   guideline   for   packaging
engineers,  leadframe  stampers  and  mold  manufacturers
and  has  been  developed  to  meet  the  requirements  of
automated assembly.
2  Applicable Documents
2. 1  SEMI Specifications
SEMI  G4  —  Integrated  Circuit  Leadframe  Materials
used in the Production of Stamped Leadframes
SEMI  G10  —  Mechanical  Measurement  for  Plastic
Package Leadframes
2. 2  Military Specifications
1
MIL-STD-105  —  Sampling  Procedures  and  Tables  for
Inspection by Attributes
MIL-STD-883  —  Test  Methods  and  Procedures  for
Microelectronics
3  Selected Definitions
burr — a fragment of excess material either horizontal
or vertical attached to the leadframe.
camber  —  curvature  of  the  leadframe  strip  edge  (see
Figure 1).
coil  set  —  longitudinal  bowing  of  the  leadframe  (see
Figure 2).
coined  area  —  that  area  at  the  tip  end  of  the  bond
fingers coined to produce a flattened area for wire bond
(see Figure 3).
crossbow  —  transverse  bowing  of  the  leadframe  (see
Figure 4).
functional area — the die attach pad and the lead tips.
lead  twist  —  angular  rotation  of  bonding  fingers  (see
Figure 5).
pits  —  shallow  surface  depressions  or  craters  in  the
leadframe material.
slug marks — random dents in the leadframe caused by
foreign material in the stamping die.</p><p>1 Military Standards, Naval Publications and Form Center, 5801
Tabor Avenue, Philadelphia, PA 19120
stamped leadframe terminology — (See Figure 6.)
Z plane — lead and pad planarity require a reference in
the Z dimension. The recommendation for the reference
plane, hereafter called the Z plane, is the average of the
two  dambars  when  measured  at  their  geometric  center.
This reference method is incorporated into SEMI G10.
4  Ordering Information
4. 1  Purchase orders for leadframes  for plastic molded
S.O.   packages   furnished   to   this   specification   shall
include the following items:</p><ol><li>Part specification number and revision level</li><li>Material</li><li>Number of leads</li><li>Material certification</li><li>Packaging and marking (see Section 8)
5  Dimensions
See Table 1 and Figure 7.
6  Defect Limits and Parame ters
(See SEMI G10 for Measurement Methods)</li><li>1  Internal Frame Area</li><li>1.1   Minimum  Flat  Wire  Bonding  A rea  —  80%  of
nominal lead width and 0.381 mm (0.015&quot;) in length.</li><li>1.2  Coin Depth</li><li>1.2.1    0.20   mm   (0.008&quot;)   material:   0.0 13   mm
(0.0005&quot;) minimum/0.02 mm (0.001&quot;) maximum.</li><li>1.2.2    0.25   mm   (0.010&quot;)   material:   0.0 13   mm
(0.0005&quot;) minimum/0.05 mm (0.002&quot;) maximum.
NOTE:  Maximum  coin  depth  may  also  be  constrained  by
minimum  lead  spacing  requirement  given  in  Section  6.1.3.
Minimum  coin  depth  may  also  be  constrained  by  minimum
bond area requirement given in Section 6.1.1.</li><li>1.3  X-Y Plane Lead Spacing and L ocation</li><li>1.3.1    Spacing   between   leads   to   be   0. 152   mm
(0.006&quot;) minimum.</li><li>1.3.2   Leads  to  be  located  so  that  a  0 .007&quot;  diameter
circle centered on the nominal center of the coined lead
in  width  and  0.152  mm  (0.006&quot;)  back  from  lead  tip  in
length shall be totally encompassed by the coined area.</li></ol><p>SEMI G41-87 © SEMI 19872
6. 1.4   X-Y  Plane  Die  Attach  Pad  Loc ation  —  Die
attach pad to be located within ± 0.151 mm (0.002&quot;) as
measured  from  the  centerline  of  the  reference  hold  in
the side rail.
6. 1.5  Lead Twist — Shall not exceed  330 or 0.015 mm
(0.0006&quot;) per 0.254 mm (0.010&quot;) of lead width.
6. 1.6  Die Attach Pad Tilt and Flatne ss
6. 1.6.1   Tilt  —  0.025  mm  (0.001&quot;)  max imum  per  2.54
mm   (0.100&quot;)   in   the   undepressed   state.   0.051   mm
(0.002&quot;)   maximum   per   2.54   mm   (0.100&quot;)   in   the
depressed condition.
6. 1.6.2    Flatness   —   0.0005   mm   (0.000 2&quot;)   when
measuring  from  the  center  to  the  average  of  the  four
corners.  The  corners  are  defined  at  0.127  mm  (0.005&quot;)
from each edge.
6. 1.7    Die   Attach   Pad   Downset   —   ±    0.051   mm
(0.002&quot;)  as  measured  from  the  center  of  the  pad  to  a
point  on  the  bar  support  strip.  The  nominal  downset
recommended   is   0.30   mm   (0.012&quot;)   for   0.25   mm
(0.010&quot;)  thick  material  and  0.20  mm  (0.008&quot;)  for  0.20
mm (0.008&quot;) thick material.
6. 1.8  Lead and Die Attach Pad Cop lanarity
6. 1.8.1   Coplanarity  —  The  relationsh ip  between  the
leads and die attach pad is the axis relationship of these
parts to the Z plane.
6. 1.8.2  Lead Planarity — The lead tip s as measured in
the  center  of  the  back,  uncoined  surface  of  the  lead  tip
shall be located within the following tolerances of the Z
plane: Lead Planarity: ± 0.004&quot;.
6. 1.8.3   Die  Attach  Pad  Planarity  —  T he  die  attach
pad  when  measured  at  the  center  must  be  within  the
following  tolerances  of  the  Z  plane:  Pad  Planarity:  ±
0. 003&quot;/-0.005&quot;.
6. 2  External Area and Strip
6. 2.1  Material
6. 2.1.1      0.20     mm     (0.008&quot;)     material     thic kness
recommended for 0.300&quot; wide packages.
6. 2.1.2      0.25     mm     (0.010&quot;)     material     thic kness
recommended for 0.300&quot; wide packages.
6. 2.1.3   Nominal  thickness  tolerances  s hall  be  ±  0.008
mm (0.0003&quot;).
6. 2.1.4  Width Tolerance — ± 0.051 m m (0.002&quot;).
6. 2.2   Coil  Set  —  Maximum  of  3.175   mm  (0.125&quot;)
measured in a free standing state over strip length.
6. 2.3   Crossbow  —  crossbow  shall  n ot  exceed  the
following  dimensions:  Maximum  Crossbow  ±  0.127
mm (0.005&quot;).
6. 2.4   Camber  —  Shall  not  exceed  0 .05  mm  (0.002&quot;)
over  a  gauge  length  of  150  mm  (6.00&quot;).  (See  SEMI
G10, Section 8).
6. 2.5  Progression — The progressio n over strip length
shall be within ± 0.051 mm (0.002&quot;) of nominal.
6. 2.6  Burrs — Burrs shall be firmly  attached and able
to  withstand  a  probe  force  of  10  grams.  Vertical  burrs
inside  the  dambar  shall  not  exceed  0.02  mm  (0.001&quot;).
Vertical  burrs  outside  the  dambar  and  horizontal  burrs
in any location shall not exceed 0.05 mm (0.002&quot;).
6. 2.7  Pits and Slug Marks
6. 2.7.1   Within  functional  area  and  on   external  leads
there shall be no slug marks. Pits shall not exceed .008
mm  (0.0003&quot;)  in  depth  and  0.013  mm  (0.0005&quot;)  in
largest surface dimension in these areas.
APPLICATION  NOTE:  There  is  a  question  regarding
the    ability    of    material    suppliers    to    meet    this
specification.  Revision  of  this  specification  is  under
review.
6. 2.7.2    Areas   Other   than   6.2.7.1    —    Pi ts    and
imperfections    shall    not    affect    leadframe    strength
regardless   of   size   and   shall   not   exceed   0.05   mm
(0.002&quot;)  in  depth  and  0.07  mm  (0.005&quot;)  in  largest
surface dimension.
6. 2.8   Strip  Cutoff  Location  —  Strip   cutoff  shall  be
within ± 0.05 mm (0.002&quot;) of basic strip length.
7  Sampling
Sampling will be determined between user and supplier.
8  Packaging and Marking
8. 1   Packaging  —  Leadframes  mus t  be  packed  in
containers designed and constructed to prevent damage
and/or   contamination.   Specific   protection   must   be
provided      against      foreseeable      mechanical      and
environmental hazards.
8. 2   Marking  —  The  outer  containe rs  shall  be  clearly
marked,   identifying   the   user   stock   number,   user
purchase  order  number,  drawing  number,  and  vendor
lot number within the carton.</p><p>SEMI G41-87 © SEMI 19873
8. 3
Figure 1
Camber
Figure 2
Coil Set
Figure 3
Coined Area
Figure 4
Crossbow
Figure 5</p><p>SEMI G41-87 © SEMI 19874
Lead Twist
Table 1  SOIC Dual Standard Dimensions
0. 150 WIDE (NARROW)0.300 WIDTH (WIDE)
81416  141618202428
MATERIAL
GAGE
0. 0080.0080.0080.0100.0100.0100.0100.0100.010
STRIP WIDTH0.6001.0301.0301.0301.0301.2401.2401.4701.670
PROGRESSION0.3160.3160.3160.5300.5300.5300.5300.5300.530
TOOLING
HOLE
0. 0600.0600.0600.0600.0600.0600.0600.0600.060
DAMBAR
WIDTH
0. 0120.0120.0120.0120.0120.0120.0120.0120.012
DAMBARDIST
ANCE
0. 1020.1020.1020.1720.1720.1720.1720.1720.172
FROM PARTS
PER STRIP
202424
STRIP LENGTH6.327.5847.5847.427.427.427.427.427.42
PAD DOWNSET0.0080.0080.0080.0120.0120.0120.0120.0120.012
Figure 6
Stamped Leadframe Terminology</p><p>SEMI G41-87 © SEMI 19875
Note:</p><ol><li>The oblong slots in frames, slot dimensions and locations are optional.
Figure 7
8 Lead Dual SOIC .150 (Narrow)
NOTE:</li><li>THE OBLONG SLOTS IN FRAMES, SLOT DIMENSIONS AND LOCATIONS ARE
OPTIONAL
Figure 8
16 Lead SOIC .150 (Narrow)</li></ol><p>SEMI G41-87 © SEMI 19876
NOTE:</p><ol><li>THE OBLONG SLOTS IN FRAMES, SLOT DIMENSIONS AND LOCATIONS
ARE OPTIONAL.
Figure 9
14 Lead Dual SOIC .300 (Wide)
Figure 10
16 Lead Dual SOIC .300 (Wide)
Figure 11
18 Lead Dual SOIC .300 (Wide)</li></ol><p>SEMI G41-87 © SEMI 19877
Figure 12
20 Lead Dual SOIC .300 (Wide)
Figure 13
24 Lead Dual SOIC .300 (Wide)
Figure 14
28 Lead Dual SOIC .300 (Wide)</p><p>SEMI G41-87 © SEMI 19878
NOTICE: These  standards  do  not  purport  to  address
safety  issues,  if  any,  associated  with  their  use.  It  is  the
responsibility of the user of these standards to establish
appropriate  safety  and  health  practices  and  determine
the  applicability  of  regulatory  limitations  prior  to  use.
SEMI  makes  no  warranties  or  representations  as  to  the
suitability  of  the  standards  set  forth  herein  for  any
particular    application.    The    determination    of    the
suitability of the standard is solely the responsibility of
the user. Users are cautioned to refer to manufacturer’s
instructions,  product  labels,  product  data  sheets,  and
other    relevant    literature    respecting    any    materials
mentioned   herein.   These   standards   are   subject   to
change without notice.
The  user’s  attention  is  called  to  the  possibility  that
compliance   with   this   standard   may   require   use   of
copyrighted  material  or  of  an  invention  covered  by
patent  rights.  By  publication  of  this  standard,  SEMI
takes  no  position  respecting  the  validity  of  any  patent
rights  or  copyrights  asserted  in  connection  with  any
item  mentioned  in  this  standard.  Users  of  this  standard
are  expressly  advised  that  determination  of  any  such
patent rights or copyrights, and the risk of infringement
of such rights, are entirely their own responsibility.
Copyright   by   SEMI®   (Semiconductor   Equipment   and   Materials
International),3081 Zanker Road, San Jose, CA 95134. Reproduction o
f
the  contents  in  whole  or  in  part  is  forbidden  without  express  written
consent of SEMI.</p><p>SEMI G42-0996 © SEMI 1986, 2004 1
SEMI G42-0996 (Reapproved 1104)
SPECIFICATION FOR THERMAL TEST BOARD STANDARDIZATION
FOR MEASURING JUNCTION-TO-AMBIENT THERMAL RESISTANCE
OF SEMICONDUCTOR PACKAGES
This  specification  was  technically  reapproved  by  the  Global  Assembly  &amp;  Packaging  Committee  and  is  the
direct  responsibility  of  the  Japanese  Packaging  Committee.  Current  edition  approved  by  the  Japanese
Regional Standards Committee on July 23, 2004.  Initially available at <a href="http://www.semi.org" target="_blank" rel="noopener noreferrer">www.semi.org</a> September 2004; to be
published November 2004. Originally published in 1986; previously published September 1996.
1  Purpose</p><ol><li>1    This  document  provides  the  requirements  for  a
standard  thermal  resistance  test  board  to  be  used  in
junction- to-ambient thermal resistance measurement of
a  semiconductor  package  under  still-  and  forced-air
condition as a referee method.
2  Scope</li><li>1  This document describes the thermal resistance test
board for measurement of the following packages:
• Dual-In-Line Packages (DIP),
• Plastic Chip Carrier Package (PCC),
• Quad Flat Package (QFP),
• Pin Grid Array Package (PGA), and
• Ball Grid Array Package (BGA).</li><li>2  This document uses SI units.
NOTICE:  This  standard  does  not  purport  to  address
safety  issues,  if  any,  associated  with  its  use.    It  is  the
responsibility  of  the  users  of  this  standard  to  establish
appropriate  safety  and  health  practices  and  determine
the applicability of regulatory or other limitations prior
to use.
3  Referenced Standards</li><li>1    Information  regarding  the  methods  for  measuring
junction-to-ambient   thermal   resistance,   the   proper
design  and  use  of  thermal  test  chips,  and  material
specifications for printed circuit boards, can be found in
the applicable documents listed below.</li><li>2  SEMI Standards
SEMI  G32  ó  Guideline  for  Unencapsulated  Thermal
Test Chip
SEMI  G38  ó  Test  Method  for  Still-  and  Forced-Air
Junction-to-Ambient             Thermal             Resistance
Measurements of Integrated Circuit Packages</li><li>3  Military Specifications
1</li></ol><p>MIL-P-13949   ó   Material   Specification   for   NEMA
Grade G-10 Printed Circuit Board Material
MIL-STD-883C     ó     Method     1012.1,     Thermal
Characteristics
NOTICE:  Unless  otherwise  indicated,  all  documents
cited shall be the latest published versions.
4  Terminology
4. 1  Definitions
4. 1.1  junction  temperature,T
J
ó  in  degrees  Celsius  is
used  to  denote  the  temperature  of  the  semiconductor
junction  in  the  microcircuit  in  which  the  major  part  of
the  heat  is  generated.  Usually  the  measured  junction
temperature is only indicative of the temperature in the
immediate  vicinity  of  the  element  used  to  sense  the
temperature.
4. 1.2  junction-to-ambient  thermal  resistance,  R
θJA
ó
in  degrees  Celsius/watt  is  the  temperature  difference
between  the  junction  and  the  ambient,  divided  by  the
power dissipation P
H
.
4. 1.3  power  dissipation,  P
H
ó  in  watts  is  the  heating
power  applied  to  the  device  causing  a  junction-to-
reference point temperature difference.
4. 1.4  temperature  sensitive  parameter,  TSP  ó  is  the
temperature  dependent  electrical  characteristic  of  the
junction under test which can be calibrated with respect
to  temperature  and  subsequently  used  to  detect  the
junction temperature of interest.
5  Ordering Information
5. 1    The  material  required  for  making  the  thermal  test
board  can  be  ordered  through  any  electronic  supply
store.</p><p>1 United States Military Standards, Available through the Naval
Publications and Forms Center, 5801 Tabor Avenue, Philadelphia,
PA 19120-5099, USA. Telephone: 215.697.3321</p><p>SEMI G42-0996 © SEMI 1986, 2004 2
6  Requirements
6. 1    General  requirements  regarding  the  materials  used
for  test  board,  the  specified  physical  dimensions  of  the
test board and other necessary conditions are described
in the following paragraphs:
6. 1.1  Material Requirements
6. 1.1.1  The test board material should be NEMA Grade
G-10 or equivalent.
6. 1.1.2    The  conductor  traces  on  the  board  must  be
copper  and  the  total  amount  of  copper  should  not
exceed 20% of the surface area of the board.
6. 1.1.3  The vias should be plated through.
6. 1.1.4    External  wire  connections  from  the  package
leads  to  edge  connector  leads  must  be  made  with  24-
gauge copper wire.
6. 1.2  Thermal  Test  Board  Physical  Dimensions and
Layout  ó  Five  separate  boards  are  designed  for  the
purpose  of  thermal  measurements  of  different  types  of
semiconductor packages.
6. 1.2.1  Physical Dimensions
6. 1.2.1.1  Length  ó  114.3  mm  ±  0.254  (4.50  inches  ±
0. 01)
6. 1.2.1.2  Width  ó  76.2  mm  ±  0.254  (3.00  inches  ±
0. 01)
6. 1.2.1.3  Thickness  ó  1.524  ñ  1.651  mm  ±  0.127  mm
(0.060 ñ 0.065 inches ± 0.005 inches)
6. 1.2.2  Layout
6. 1.2.2.1  Dual-in-Line    Packages    or    Sockets (See
Figure 1.)
a.   The  vias  shall  be  located  on  2.54  mm  (0.10  inch)
centers    ±    0.076    mm    (0.003    inches)    non-
accumulative.
b.   The diameter of the vias shall be 1.143 mm (0.045
inches) ± 0.076 mm (0.003 inches).
c.   The  location  of  the  vias  on  the  board  shall  be  as
shown in Figure 1.
6. 1.2.2.2  Chip Carrier Packages (See Figure 2.)
a.   The copper traces shall be laid out on the PC board
as shown in Figure 2. The traces are drawn on 1.27
mm  (0.050  inch)  centers  ±  0.127  mm  (0.005  inch)
non-accumulative.
b.   The  vias  at  the  end  of  the  copper  traces  shall  be
located on the 2.54 mm (0.10 inch) centers ± 0.076
mm (0.003 inch) non-accumulative.
6. 1.2.2.3  Quad  Flat  Packages  (0.3,  0.4,  0.5,  and  0.65
mm lead pitch) or sockets (See Figures 3ñ6.)
a.   The copper traces shall be laid out on the PC board
as  shown  in  Figures  3ñ6.  The  traces  are  drawn  in
accordance with pitch and width as shown in Table</p><ol><li>Table 1  Trace Pitch and Width for QFP Package
Boards
Package Lead Pitch
(mm)</li></ol><p>Trace Pitch (mm)</p><p>Trace Width (mm)
0. 65 0.65 ± 0.05 0.35
0. 5 0.5 ± 0.05 0.25
0. 4 0.4 ± 0.04 0.2
0. 3 0.3 ± 0.03 0.15</p><ol start="6"><li>1.2.2.4  Pin  Grid  Array  Packages  or Sockets  (See
Figure 7.)
a.   The  vias  shall  be  located  on  2.54  mm  (0.10  inch)
centers    ±    0.076    mm    (0.003    inches)    non-
accumulative.
b.   The diameter of the copper lead shall be 1.2 mm ±</li><li>046  mm  and  the  hole  shall  be  0.95  mm  ±  0.046
mm.
c.   The  location  of  the  vias  on  the  board  shall  be  as
shown in Figure 7-1.</li><li>1.2.2.5  Ball Grid Array Packages (1.5, 1.27, and 1.0
mm Ball Pitch) (See Figure 8.)
a.   The copper traces shall be laid out on the PC board
as  shown  in  Figure  8-1.  The  traces  and  vias  are
drawn   in   accordance   with   configuration   and
dimension as shown in Table 2.
b.   The  board  shall  be  covered  by  resist  as  shown  in
Figure 8-2. The back side of the board shall not be
covered by resist.</li></ol><p>SEMI G42-0996 © SEMI 1986, 2004 3
Table 2  Trace Dimension for BGA Package Boards</p><p>Pad Pitch (mm)</p><p>Trace Radius, R (mm)
Solder Mask Opening
Diameter ÿ1 (mm)</p><p>Hole Diameter ÿ 2 (mm)</p><p>Number of Pads</p><ol><li><p>5 0.9 0.6 0.2 33 x 33</p></li><li><p>27 0.8 0.6 0.35 39 x 39</p></li><li><p>0 0.6 0.45 0.3 49 x 49</p></li><li><p>1.2.2.6    Equivalent  boards  for  other  packages  should
follow guidelines similar to those described in Sections</p></li><li><p>1.2.2.1ñ6.1.2.2.5.</p></li><li><p>1.2.2.7  Multi-Layer    Board    ó    When    measuring
thermal  resistance  using  a  multi-layer  board,  the  layer
shall  be  constructed  as  shown  in  Figure  9.  The  inner
pattern should have the clearance as shown in Figure 10
to isolate with via holes.</p></li><li><p>1.3  Mounting Guidelines</p></li><li><p>1.3.1  Example of package mounting on the boards is
shown   in   Figures   11   and   12.   Packages   should   be
mounted  such  that  the  center  line  of  the  test  board  is
coincidental with the center line of the package.</p></li><li><p>1.3.2    For  DIP  and  CCP,  the  longer  edge  of  the
package should be closest to the long edge of the board.</p></li><li><p>1.3.3    For  QFP,  PGA,  and  BGA  package  board,  the
package should be mounted in the center of the board.</p></li><li><p>1.3.4      Packages   must   be   mounted   such   that   the
standoff   height   above   the   board   is   as   per   JEDEC
guidelines.  In  the  case  of  a  new  package  without  such
information available, a minimum of 0.127 mm (5 mil)
air  gap  between  the  bottom  surface of the package and
the thermal test board is acceptable.</p></li><li><p>1.4  Mounting   the   Test   Board   for   Still-Air R
θJA</p></li></ol><p>Measurement
6. 1.4.1    The  test  board  should  be  mounted  on  a  clamp
as   shown   in   Figure   13   through   a   suitable   edge
connector clamp.
6. 1.4.2    The  test  board  and  the  edge  connector  clamp
are placed in a 0.0283 m
3
(one cubic foot) enclosure as
shown  in  Figure  13.  The  edge  connector  clamp  height
must be adjusted to ensure positioning of the package in
the center of the chamber.
6. 1.4.3      The   electrical   wire   connections   from   the
package  are  routed  out  of  the  one  cubic  foot  enclosure
either  through  an  edge  connector  or  through  small
diameter holes in the box.
6. 1.5  Mounting  the  Test  Board  for  Forced-Air  R
θJA</p><p>Measurement  ó  Forced  air  R
θJA
measurements  are
performed  in  a  wind  tunnel  whose  diameter  is  203.2
mm (8.00 inches). Details of the wind tunnel are given
in SEMI G38.
6. 1.5.1    The  test  board  should  be  mounted  inside  the
wind  tunnel  on  an  edge  connector  clamp  as  shown  in
Figure 14.
6. 1.5.2  The test board is placed in the wind tunnel such
that  the  longer  edge  of  the  package  is  in  a  vertical
position (see Figure 14).
6. 1.5.3  The longer edge of the package should face the
direction of air flow.
6. 1.5.4    The  longer  side  of  the  package  must  meet  the
air front first, as shown in Figure 14.
6. 1.5.5    Air  may  be  forced  through  the  wind  tunnel  by
either  blowing  from  one  end  or  by  suction.  (Suction
being preferred.)
6. 1.5.6    The  test  board  and  the  edge  connector  clamp
are  placed  in  the  wind  tunnel  as  shown  in  Figure  14.
The  edge  connector  clamp  height  must  be  adjusted  to
ensure  positioning  of  the  package  in  the  center  of  the
wind tunnel.
6. 1.6    Thermal  Resistance  Measurement  Methods  ó
Methods   for   measuring   R
θJA
(Junction-to-Ambient
Thermal  Resistance)  of  IC  packages  using  thermal  test
chips  have  been  described  in  SEMI  G32  and  SEMI
G38,    respectively.    These    methods    or    equivalent
methods  such  as  the  use  of  switching  techniques,  as
described  in  MIL-STD-883C,  Method  1021.1,  should
be used for making thermal resistance measurements of
IC packages using thermal test chips or IC devices.</p></div><footer class="theme-doc-footer docusaurus-mt-lg"><div class="theme-doc-footer-tags-row row margin-bottom--sm"><div class="col"><b>标签：</b><ul class="tags_jXut padding--none margin-left--sm"><li class="tag_QGVx"><a class="tag_zVej tagRegular_sFm0" href="/semiconductor-docs/docs/tags/semi">SEMI</a></li><li class="tag_QGVx"><a class="tag_zVej tagRegular_sFm0" href="/semiconductor-docs/docs/tags/standard">Standard</a></li></ul></div></div><div class="theme-doc-footer-edit-meta-row row"><div class="col"><a href="https://github.com/your-org/semiconductor-docs/tree/main/docs/standards/semi/semi-chapter-124.md" target="_blank" rel="noreferrer noopener" class="theme-edit-this-page"><svg fill="currentColor" height="20" width="20" viewBox="0 0 40 40" class="iconEdit_Z9Sw" aria-hidden="true"><g><path d="m34.5 11.7l-3 3.1-6.3-6.3 3.1-3q0.5-0.5 1.2-0.5t1.1 0.5l3.9 3.9q0.5 0.4 0.5 1.1t-0.5 1.2z m-29.5 17.1l18.4-18.5 6.3 6.3-18.4 18.4h-6.3v-6.2z"></path></g></svg>编辑此页</a></div><div class="col lastUpdated_vwxv"></div></div></footer></article><nav class="pagination-nav docusaurus-mt-lg" aria-label="文件选项卡"><a class="pagination-nav__link pagination-nav__link--prev" href="/semiconductor-docs/docs/standards/semi/semi-chapter-123"><div class="pagination-nav__sublabel">上一页</div><div class="pagination-nav__label">G20-96 - © SEMI 1980, 19961...</div></a><a class="pagination-nav__link pagination-nav__link--next" href="/semiconductor-docs/docs/standards/semi/semi-chapter-125"><div class="pagination-nav__sublabel">下一页</div><div class="pagination-nav__label">G42-0996 - © SEMI 1986, 2004...</div></a></nav></div></div></div></div></main></div></div><footer class="footer footer--dark"><div class="container container-fluid"><div class="row footer__links"><div class="col footer__col"><div class="footer__title">文档</div><ul class="footer__items clean-list"><li class="footer__item"><a class="footer__link-item" href="/semiconductor-docs/docs/ic-design/intro">芯片设计</a></li><li class="footer__item"><a class="footer__link-item" href="/semiconductor-docs/docs/process/intro">工艺制造</a></li><li class="footer__item"><a class="footer__link-item" href="/semiconductor-docs/docs/eda-tools/intro">EDA工具</a></li><li class="footer__item"><a class="footer__link-item" href="/semiconductor-docs/docs/standards/intro">协议标准</a></li></ul></div><div class="col footer__col"><div class="footer__title">社区</div><ul class="footer__items clean-list"><li class="footer__item"><a href="https://github.com/your-org/semiconductor-docs" target="_blank" rel="noopener noreferrer" class="footer__link-item">GitHub<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li><li class="footer__item"><a class="footer__link-item" href="/semiconductor-docs/blog">技术博客</a></li></ul></div><div class="col footer__col"><div class="footer__title">更多</div><ul class="footer__items clean-list"><li class="footer__item"><a class="footer__link-item" href="/semiconductor-docs/blog">更新日志</a></li><li class="footer__item">
                  <a href="#" target="_blank" rel="noreferrer noopener">
                    <span style="margin-right: 8px;">AI 集成</span>
                    <span style="background: linear-gradient(135deg, #00d4ff, #a855f7); -webkit-background-clip: text; -webkit-text-fill-color: transparent; font-weight: bold;">NEW</span>
                  </a>
                </li></ul></div></div><div class="footer__bottom text--center"><div class="footer__copyright">
          <div style="text-align: center;">
            <p style="margin: 0; opacity: 0.8;">Copyright © 2025 半导体知识文档库</p>
            <p style="margin: 8px 0 0 0; opacity: 0.6; font-size: 0.9em;">
              Built with <span style="color: #00d4ff;">❤</span> using Docusaurus •
              <span style="background: linear-gradient(135deg, #00d4ff, #a855f7); -webkit-background-clip: text; -webkit-text-fill-color: transparent; font-weight: bold;">AI-Powered</span>
            </p>
          </div>
        </div></div></div></footer></div>
<script src="/semiconductor-docs/assets/js/runtime~main.90611370.js"></script>
<script src="/semiconductor-docs/assets/js/main.8642566b.js"></script>
</body>
</html>