INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/adity/Downloads/project_4.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/adity/Downloads/project_4.srcs/sources_1/new/hex_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_driver
INFO: [VRFC 10-311] analyzing module nibble_to_hex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/adity/Downloads/project_4.srcs/sources_1/new/load_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/adity/Downloads/project_4.srcs/sources_1/new/register8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/adity/Downloads/project_4.srcs/sources_1/new/register9.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/adity/Downloads/project_4.srcs/sources_1/new/ripple_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module ADDER9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/adity/Downloads/project_4.srcs/sources_1/new/synchronizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_debounce
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'q' is not allowed [C:/Users/adity/Downloads/project_4.srcs/sources_1/new/synchronizer.sv:14]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/adity/Downloads/project_4.srcs/sources_1/new/toplevel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplevel
WARNING: [VRFC 10-2938] 'reset_clearA_loadB_s' is already implicitly declared on line 16 [C:/Users/adity/Downloads/project_4.srcs/sources_1/new/toplevel.sv:36]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/adity/Downloads/hello/Lab 3/Lab 3.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
