# RINSC, is not so complex

RINSC is a 32-bit 5-stage pipelined CPU with L1 cache and memory. 
RINSC has 2 ALUs and forwarding capabilities to decrease CPI. 
D cache is 512bytes, I cache is 256bytes, while the main memory is 4095kB.

It was part of laboratory work where there were 5 modules. In each module CPU is developed 
more and features are added. Lastly it is tested in 3 different benchmarks.

QUARTUS II is used for power analysis. Verilator and GTKWave are used for testing and validation.

Detailed reports are listed below.
