library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity counter_tb is
end counter_tb;

architecture Behavioral of counter_tb is
component counter is
port(
    clk,reset,enable:in std_logic;
    count:out std_logic_vector(3 downto 0)
);
end component;

signal clk_tb,reset_tb,enable_tb:std_logic:='0';
signal count_tb:std_logic_vector(3 downto 0);

begin
uut: counter port map(clk=>clk_tb,reset=>reset_tb,enable=>enable_tb,count=>count_tb);

clk_tb<=not clk_tb after 7ns;
enable_tb<=not enable_tb after 14ns;

end Behavioral;
