// Seed: 3645507882
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  assign module_1.id_3 = 0;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  always id_5 += -1;
endmodule
module module_1 #(
    parameter id_10 = 32'd87,
    parameter id_4  = 32'd53
) (
    input uwire id_0,
    output tri0 id_1,
    output uwire id_2,
    input tri id_3,
    input tri1 _id_4,
    output supply0 id_5,
    input wand id_6,
    input wire id_7,
    output logic id_8,
    input supply0 id_9,
    input wand _id_10,
    input tri0 id_11,
    input uwire id_12
);
  supply0 [id_4 : id_10] id_14;
  assign id_14 = -1;
  id_15 :
  assert property (@(1) -1)
  else id_8 = -1;
  module_0 modCall_1 (
      id_15,
      id_14,
      id_15,
      id_14,
      id_15,
      id_14,
      id_14,
      id_14,
      id_15,
      id_15
  );
endmodule
