Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Apr 20 14:02:26 2019
| Host         : Oz-Bejerano-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RV32I_pipelined_wrapper_timing_summary_routed.rpt -pb RV32I_pipelined_wrapper_timing_summary_routed.pb -rpx RV32I_pipelined_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : RV32I_pipelined_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1772 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.640        0.000                      0                 4734        0.080        0.000                      0                 4734        2.000        0.000                       0                  1778  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                     ------------         ----------      --------------
clk                                       {0.000 4.000}        8.000           125.000         
  clk_out1_RV32I_pipelined_clk_wiz_0_0    {0.000 10.000}       20.000          50.000          
  clkfbout_RV32I_pipelined_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         
sys_clk_pin                               {0.000 4.000}        8.000           125.000         
  clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {0.000 10.000}       20.000          50.000          
  clkfbout_RV32I_pipelined_clk_wiz_0_0_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                         2.000        0.000                       0                     1  
  clk_out1_RV32I_pipelined_clk_wiz_0_0          0.640        0.000                      0                 4734        0.160        0.000                      0                 4734        9.500        0.000                       0                  1774  
  clkfbout_RV32I_pipelined_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_RV32I_pipelined_clk_wiz_0_0_1        0.642        0.000                      0                 4734        0.160        0.000                      0                 4734        9.500        0.000                       0                  1774  
  clkfbout_RV32I_pipelined_clk_wiz_0_0_1                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_RV32I_pipelined_clk_wiz_0_0_1  clk_out1_RV32I_pipelined_clk_wiz_0_0          0.640        0.000                      0                 4734        0.080        0.000                      0                 4734  
clk_out1_RV32I_pipelined_clk_wiz_0_0    clk_out1_RV32I_pipelined_clk_wiz_0_0_1        0.640        0.000                      0                 4734        0.080        0.000                      0                 4734  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0
  To Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.640ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.196ns  (logic 6.435ns (33.522%)  route 12.761ns (66.478%))
  Logic Levels:           28  (CARRY4=12 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 18.661 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.753    -0.606    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X38Y40         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.088 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/Q
                         net (fo=2, routed)           1.516     1.428    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[19]
    SLICE_X19Y33         LUT3 (Prop_lut3_I1_O)        0.152     1.580 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[19]_INST_0/O
                         net (fo=13, routed)          0.962     2.542    RV32I_pipelined_i/ALU_0/U0/B[19]
    SLICE_X20Y31         LUT2 (Prop_lut2_I0_O)        0.332     2.874 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     2.874    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.407 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.407    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.524 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.418     4.943    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X18Y34         LUT5 (Prop_lut5_I3_O)        0.152     5.095 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.436     5.531    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.857 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.782     6.639    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.763 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.599     7.362    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.603     8.089    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.213 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.759     8.972    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.498 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.498    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.811 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.768    10.579    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.332    10.911 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.668    11.579    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I4_O)        0.326    11.905 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.452    12.357    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.481 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.107    13.588    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X18Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.712 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.299    14.011    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I4_O)        0.124    14.135 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.289    14.425    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.549 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.472    15.020    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X21Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.144 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          1.026    16.170    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X24Y28         LUT6 (Prop_lut6_I2_O)        0.124    16.294 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.604    16.899    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X25Y28         LUT4 (Prop_lut4_I0_O)        0.124    17.023 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.023    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.573 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.573    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.687 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.687    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.801 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.801    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.915 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.915    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.029 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.029    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.143 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.143    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.257 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.257    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.591 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.591    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1_n_6
    SLICE_X25Y35         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.493    18.661    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X25Y35         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/C
                         clock pessimism              0.588    19.249    
                         clock uncertainty           -0.080    19.169    
    SLICE_X25Y35         FDRE (Setup_fdre_C_D)        0.062    19.231    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         19.231    
                         arrival time                         -18.591    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.735ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.101ns  (logic 6.340ns (33.191%)  route 12.761ns (66.809%))
  Logic Levels:           28  (CARRY4=12 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 18.661 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.753    -0.606    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X38Y40         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.088 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/Q
                         net (fo=2, routed)           1.516     1.428    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[19]
    SLICE_X19Y33         LUT3 (Prop_lut3_I1_O)        0.152     1.580 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[19]_INST_0/O
                         net (fo=13, routed)          0.962     2.542    RV32I_pipelined_i/ALU_0/U0/B[19]
    SLICE_X20Y31         LUT2 (Prop_lut2_I0_O)        0.332     2.874 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     2.874    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.407 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.407    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.524 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.418     4.943    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X18Y34         LUT5 (Prop_lut5_I3_O)        0.152     5.095 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.436     5.531    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.857 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.782     6.639    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.763 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.599     7.362    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.603     8.089    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.213 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.759     8.972    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.498 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.498    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.811 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.768    10.579    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.332    10.911 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.668    11.579    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I4_O)        0.326    11.905 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.452    12.357    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.481 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.107    13.588    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X18Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.712 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.299    14.011    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I4_O)        0.124    14.135 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.289    14.425    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.549 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.472    15.020    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X21Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.144 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          1.026    16.170    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X24Y28         LUT6 (Prop_lut6_I2_O)        0.124    16.294 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.604    16.899    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X25Y28         LUT4 (Prop_lut4_I0_O)        0.124    17.023 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.023    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.573 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.573    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.687 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.687    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.801 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.801    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.915 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.915    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.029 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.029    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.143 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.143    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.257 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.257    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.496 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.496    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1_n_5
    SLICE_X25Y35         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.493    18.661    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X25Y35         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/C
                         clock pessimism              0.588    19.249    
                         clock uncertainty           -0.080    19.169    
    SLICE_X25Y35         FDRE (Setup_fdre_C_D)        0.062    19.231    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         19.231    
                         arrival time                         -18.496    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.085ns  (logic 6.324ns (33.135%)  route 12.761ns (66.865%))
  Logic Levels:           28  (CARRY4=12 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 18.661 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.753    -0.606    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X38Y40         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.088 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/Q
                         net (fo=2, routed)           1.516     1.428    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[19]
    SLICE_X19Y33         LUT3 (Prop_lut3_I1_O)        0.152     1.580 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[19]_INST_0/O
                         net (fo=13, routed)          0.962     2.542    RV32I_pipelined_i/ALU_0/U0/B[19]
    SLICE_X20Y31         LUT2 (Prop_lut2_I0_O)        0.332     2.874 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     2.874    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.407 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.407    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.524 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.418     4.943    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X18Y34         LUT5 (Prop_lut5_I3_O)        0.152     5.095 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.436     5.531    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.857 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.782     6.639    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.763 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.599     7.362    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.603     8.089    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.213 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.759     8.972    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.498 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.498    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.811 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.768    10.579    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.332    10.911 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.668    11.579    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I4_O)        0.326    11.905 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.452    12.357    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.481 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.107    13.588    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X18Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.712 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.299    14.011    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I4_O)        0.124    14.135 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.289    14.425    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.549 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.472    15.020    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X21Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.144 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          1.026    16.170    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X24Y28         LUT6 (Prop_lut6_I2_O)        0.124    16.294 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.604    16.899    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X25Y28         LUT4 (Prop_lut4_I0_O)        0.124    17.023 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.023    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.573 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.573    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.687 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.687    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.801 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.801    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.915 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.915    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.029 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.029    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.143 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.143    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.257 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.257    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.480 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.480    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1_n_7
    SLICE_X25Y35         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.493    18.661    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X25Y35         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/C
                         clock pessimism              0.588    19.249    
                         clock uncertainty           -0.080    19.169    
    SLICE_X25Y35         FDRE (Setup_fdre_C_D)        0.062    19.231    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         19.231    
                         arrival time                         -18.480    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.753ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.082ns  (logic 6.321ns (33.125%)  route 12.761ns (66.875%))
  Logic Levels:           27  (CARRY4=11 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.753    -0.606    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X38Y40         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.088 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/Q
                         net (fo=2, routed)           1.516     1.428    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[19]
    SLICE_X19Y33         LUT3 (Prop_lut3_I1_O)        0.152     1.580 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[19]_INST_0/O
                         net (fo=13, routed)          0.962     2.542    RV32I_pipelined_i/ALU_0/U0/B[19]
    SLICE_X20Y31         LUT2 (Prop_lut2_I0_O)        0.332     2.874 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     2.874    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.407 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.407    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.524 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.418     4.943    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X18Y34         LUT5 (Prop_lut5_I3_O)        0.152     5.095 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.436     5.531    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.857 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.782     6.639    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.763 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.599     7.362    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.603     8.089    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.213 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.759     8.972    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.498 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.498    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.811 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.768    10.579    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.332    10.911 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.668    11.579    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I4_O)        0.326    11.905 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.452    12.357    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.481 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.107    13.588    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X18Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.712 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.299    14.011    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I4_O)        0.124    14.135 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.289    14.425    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.549 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.472    15.020    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X21Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.144 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          1.026    16.170    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X24Y28         LUT6 (Prop_lut6_I2_O)        0.124    16.294 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.604    16.899    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X25Y28         LUT4 (Prop_lut4_I0_O)        0.124    17.023 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.023    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.573 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.573    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.687 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.687    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.801 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.801    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.915 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.915    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.029 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.029    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.143 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.143    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.477 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.477    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_6
    SLICE_X25Y34         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.492    18.660    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X25Y34         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/C
                         clock pessimism              0.588    19.248    
                         clock uncertainty           -0.080    19.168    
    SLICE_X25Y34         FDRE (Setup_fdre_C_D)        0.062    19.230    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         19.230    
                         arrival time                         -18.477    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.774ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.061ns  (logic 6.300ns (33.051%)  route 12.761ns (66.949%))
  Logic Levels:           27  (CARRY4=11 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.753    -0.606    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X38Y40         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.088 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/Q
                         net (fo=2, routed)           1.516     1.428    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[19]
    SLICE_X19Y33         LUT3 (Prop_lut3_I1_O)        0.152     1.580 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[19]_INST_0/O
                         net (fo=13, routed)          0.962     2.542    RV32I_pipelined_i/ALU_0/U0/B[19]
    SLICE_X20Y31         LUT2 (Prop_lut2_I0_O)        0.332     2.874 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     2.874    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.407 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.407    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.524 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.418     4.943    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X18Y34         LUT5 (Prop_lut5_I3_O)        0.152     5.095 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.436     5.531    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.857 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.782     6.639    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.763 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.599     7.362    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.603     8.089    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.213 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.759     8.972    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.498 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.498    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.811 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.768    10.579    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.332    10.911 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.668    11.579    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I4_O)        0.326    11.905 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.452    12.357    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.481 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.107    13.588    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X18Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.712 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.299    14.011    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I4_O)        0.124    14.135 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.289    14.425    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.549 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.472    15.020    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X21Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.144 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          1.026    16.170    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X24Y28         LUT6 (Prop_lut6_I2_O)        0.124    16.294 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.604    16.899    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X25Y28         LUT4 (Prop_lut4_I0_O)        0.124    17.023 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.023    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.573 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.573    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.687 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.687    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.801 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.801    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.915 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.915    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.029 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.029    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.143 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.143    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.456 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.456    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_4
    SLICE_X25Y34         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.492    18.660    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X25Y34         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/C
                         clock pessimism              0.588    19.248    
                         clock uncertainty           -0.080    19.168    
    SLICE_X25Y34         FDRE (Setup_fdre_C_D)        0.062    19.230    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         19.230    
                         arrival time                         -18.456    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.848ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.987ns  (logic 6.226ns (32.790%)  route 12.761ns (67.210%))
  Logic Levels:           27  (CARRY4=11 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.753    -0.606    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X38Y40         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.088 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/Q
                         net (fo=2, routed)           1.516     1.428    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[19]
    SLICE_X19Y33         LUT3 (Prop_lut3_I1_O)        0.152     1.580 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[19]_INST_0/O
                         net (fo=13, routed)          0.962     2.542    RV32I_pipelined_i/ALU_0/U0/B[19]
    SLICE_X20Y31         LUT2 (Prop_lut2_I0_O)        0.332     2.874 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     2.874    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.407 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.407    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.524 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.418     4.943    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X18Y34         LUT5 (Prop_lut5_I3_O)        0.152     5.095 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.436     5.531    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.857 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.782     6.639    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.763 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.599     7.362    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.603     8.089    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.213 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.759     8.972    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.498 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.498    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.811 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.768    10.579    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.332    10.911 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.668    11.579    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I4_O)        0.326    11.905 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.452    12.357    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.481 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.107    13.588    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X18Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.712 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.299    14.011    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I4_O)        0.124    14.135 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.289    14.425    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.549 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.472    15.020    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X21Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.144 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          1.026    16.170    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X24Y28         LUT6 (Prop_lut6_I2_O)        0.124    16.294 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.604    16.899    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X25Y28         LUT4 (Prop_lut4_I0_O)        0.124    17.023 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.023    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.573 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.573    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.687 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.687    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.801 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.801    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.915 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.915    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.029 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.029    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.143 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.143    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.382 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.382    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_5
    SLICE_X25Y34         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.492    18.660    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X25Y34         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/C
                         clock pessimism              0.588    19.248    
                         clock uncertainty           -0.080    19.168    
    SLICE_X25Y34         FDRE (Setup_fdre_C_D)        0.062    19.230    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         19.230    
                         arrival time                         -18.382    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.864ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.971ns  (logic 6.210ns (32.733%)  route 12.761ns (67.267%))
  Logic Levels:           27  (CARRY4=11 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.753    -0.606    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X38Y40         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.088 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/Q
                         net (fo=2, routed)           1.516     1.428    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[19]
    SLICE_X19Y33         LUT3 (Prop_lut3_I1_O)        0.152     1.580 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[19]_INST_0/O
                         net (fo=13, routed)          0.962     2.542    RV32I_pipelined_i/ALU_0/U0/B[19]
    SLICE_X20Y31         LUT2 (Prop_lut2_I0_O)        0.332     2.874 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     2.874    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.407 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.407    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.524 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.418     4.943    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X18Y34         LUT5 (Prop_lut5_I3_O)        0.152     5.095 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.436     5.531    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.857 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.782     6.639    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.763 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.599     7.362    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.603     8.089    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.213 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.759     8.972    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.498 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.498    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.811 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.768    10.579    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.332    10.911 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.668    11.579    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I4_O)        0.326    11.905 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.452    12.357    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.481 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.107    13.588    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X18Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.712 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.299    14.011    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I4_O)        0.124    14.135 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.289    14.425    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.549 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.472    15.020    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X21Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.144 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          1.026    16.170    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X24Y28         LUT6 (Prop_lut6_I2_O)        0.124    16.294 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.604    16.899    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X25Y28         LUT4 (Prop_lut4_I0_O)        0.124    17.023 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.023    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.573 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.573    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.687 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.687    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.801 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.801    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.915 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.915    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.029 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.029    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.143 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.143    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.366 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.366    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_7
    SLICE_X25Y34         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.492    18.660    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X25Y34         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/C
                         clock pessimism              0.588    19.248    
                         clock uncertainty           -0.080    19.168    
    SLICE_X25Y34         FDRE (Setup_fdre_C_D)        0.062    19.230    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         19.230    
                         arrival time                         -18.366    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.866ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.968ns  (logic 6.207ns (32.723%)  route 12.761ns (67.277%))
  Logic Levels:           26  (CARRY4=10 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 18.659 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.753    -0.606    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X38Y40         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.088 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/Q
                         net (fo=2, routed)           1.516     1.428    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[19]
    SLICE_X19Y33         LUT3 (Prop_lut3_I1_O)        0.152     1.580 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[19]_INST_0/O
                         net (fo=13, routed)          0.962     2.542    RV32I_pipelined_i/ALU_0/U0/B[19]
    SLICE_X20Y31         LUT2 (Prop_lut2_I0_O)        0.332     2.874 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     2.874    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.407 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.407    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.524 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.418     4.943    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X18Y34         LUT5 (Prop_lut5_I3_O)        0.152     5.095 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.436     5.531    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.857 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.782     6.639    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.763 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.599     7.362    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.603     8.089    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.213 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.759     8.972    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.498 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.498    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.811 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.768    10.579    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.332    10.911 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.668    11.579    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I4_O)        0.326    11.905 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.452    12.357    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.481 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.107    13.588    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X18Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.712 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.299    14.011    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I4_O)        0.124    14.135 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.289    14.425    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.549 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.472    15.020    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X21Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.144 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          1.026    16.170    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X24Y28         LUT6 (Prop_lut6_I2_O)        0.124    16.294 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.604    16.899    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X25Y28         LUT4 (Prop_lut4_I0_O)        0.124    17.023 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.023    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.573 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.573    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.687 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.687    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.801 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.801    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.915 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.915    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.029 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.029    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.363 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.363    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_6
    SLICE_X25Y33         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.491    18.659    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X25Y33         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/C
                         clock pessimism              0.588    19.247    
                         clock uncertainty           -0.080    19.167    
    SLICE_X25Y33         FDRE (Setup_fdre_C_D)        0.062    19.229    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         19.229    
                         arrival time                         -18.363    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.887ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.947ns  (logic 6.186ns (32.648%)  route 12.761ns (67.352%))
  Logic Levels:           26  (CARRY4=10 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 18.659 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.753    -0.606    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X38Y40         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.088 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/Q
                         net (fo=2, routed)           1.516     1.428    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[19]
    SLICE_X19Y33         LUT3 (Prop_lut3_I1_O)        0.152     1.580 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[19]_INST_0/O
                         net (fo=13, routed)          0.962     2.542    RV32I_pipelined_i/ALU_0/U0/B[19]
    SLICE_X20Y31         LUT2 (Prop_lut2_I0_O)        0.332     2.874 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     2.874    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.407 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.407    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.524 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.418     4.943    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X18Y34         LUT5 (Prop_lut5_I3_O)        0.152     5.095 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.436     5.531    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.857 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.782     6.639    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.763 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.599     7.362    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.603     8.089    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.213 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.759     8.972    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.498 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.498    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.811 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.768    10.579    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.332    10.911 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.668    11.579    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I4_O)        0.326    11.905 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.452    12.357    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.481 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.107    13.588    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X18Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.712 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.299    14.011    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I4_O)        0.124    14.135 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.289    14.425    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.549 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.472    15.020    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X21Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.144 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          1.026    16.170    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X24Y28         LUT6 (Prop_lut6_I2_O)        0.124    16.294 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.604    16.899    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X25Y28         LUT4 (Prop_lut4_I0_O)        0.124    17.023 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.023    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.573 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.573    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.687 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.687    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.801 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.801    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.915 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.915    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.029 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.029    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.342 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.342    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_4
    SLICE_X25Y33         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.491    18.659    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X25Y33         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/C
                         clock pessimism              0.588    19.247    
                         clock uncertainty           -0.080    19.167    
    SLICE_X25Y33         FDRE (Setup_fdre_C_D)        0.062    19.229    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         19.229    
                         arrival time                         -18.342    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.873ns  (logic 6.112ns (32.384%)  route 12.761ns (67.616%))
  Logic Levels:           26  (CARRY4=10 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 18.659 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.753    -0.606    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X38Y40         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.088 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/Q
                         net (fo=2, routed)           1.516     1.428    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[19]
    SLICE_X19Y33         LUT3 (Prop_lut3_I1_O)        0.152     1.580 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[19]_INST_0/O
                         net (fo=13, routed)          0.962     2.542    RV32I_pipelined_i/ALU_0/U0/B[19]
    SLICE_X20Y31         LUT2 (Prop_lut2_I0_O)        0.332     2.874 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     2.874    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.407 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.407    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.524 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.418     4.943    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X18Y34         LUT5 (Prop_lut5_I3_O)        0.152     5.095 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.436     5.531    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.857 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.782     6.639    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.763 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.599     7.362    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.603     8.089    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.213 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.759     8.972    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.498 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.498    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.811 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.768    10.579    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.332    10.911 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.668    11.579    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I4_O)        0.326    11.905 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.452    12.357    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.481 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.107    13.588    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X18Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.712 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.299    14.011    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I4_O)        0.124    14.135 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.289    14.425    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.549 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.472    15.020    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X21Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.144 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          1.026    16.170    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X24Y28         LUT6 (Prop_lut6_I2_O)        0.124    16.294 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.604    16.899    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X25Y28         LUT4 (Prop_lut4_I0_O)        0.124    17.023 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.023    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.573 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.573    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.687 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.687    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.801 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.801    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.915 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.915    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.029 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.029    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.268 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.268    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_5
    SLICE_X25Y33         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.491    18.659    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X25Y33         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/C
                         clock pessimism              0.588    19.247    
                         clock uncertainty           -0.080    19.167    
    SLICE_X25Y33         FDRE (Setup_fdre_C_D)        0.062    19.229    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         19.229    
                         arrival time                         -18.268    
  -------------------------------------------------------------------
                         slack                                  0.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.141ns (59.832%)  route 0.095ns (40.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.552    -0.509    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X25Y28         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[3]/Q
                         net (fo=36, routed)          0.095    -0.273    RV32I_pipelined_i/stage_FD_0/U0/PC[3]
    SLICE_X25Y28         FDRE                                         r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.818    -0.745    RV32I_pipelined_i/stage_FD_0/U0/clk
    SLICE_X25Y28         FDRE                                         r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[3]/C
                         clock pessimism              0.236    -0.509    
    SLICE_X25Y28         FDRE (Hold_fdre_C_D)         0.076    -0.433    RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.406%)  route 0.257ns (64.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.588    -0.473    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X36Y35         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[5]/Q
                         net (fo=1, routed)           0.257    -0.075    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB36_X2Y7          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.871    -0.692    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.422    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.239    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.561    -0.500    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X33Y35         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.128    -0.372 r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[11]/Q
                         net (fo=1, routed)           0.059    -0.313    RV32I_pipelined_i/stage_MW_0/U0/output_bus_EM[11]
    SLICE_X32Y35         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.828    -0.735    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X32Y35         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[11]/C
                         clock pessimism              0.248    -0.487    
    SLICE_X32Y35         FDRE (Hold_fdre_C_D)         0.009    -0.478    RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/instruction_DE_reg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.642%)  route 0.132ns (48.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.564    -0.497    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X17Y42         FDSE                                         r  RV32I_pipelined_i/stage_DE_0/U0/instruction_DE_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDSE (Prop_fdse_C_Q)         0.141    -0.356 r  RV32I_pipelined_i/stage_DE_0/U0/instruction_DE_reg_reg[4]/Q
                         net (fo=2, routed)           0.132    -0.224    RV32I_pipelined_i/stage_EM_0/U0/instruction_DE[4]
    SLICE_X14Y43         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.833    -0.730    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X14Y43         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[4]/C
                         clock pessimism              0.269    -0.461    
    SLICE_X14Y43         FDRE (Hold_fdre_C_D)         0.070    -0.391    RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/pc_DE_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.559    -0.502    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X29Y32         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/pc_DE_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  RV32I_pipelined_i/stage_DE_0/U0/pc_DE_reg_reg[19]/Q
                         net (fo=5, routed)           0.122    -0.239    RV32I_pipelined_i/stage_EM_0/U0/PC_DE[19]
    SLICE_X29Y33         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.826    -0.737    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X29Y33         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[19]/C
                         clock pessimism              0.250    -0.487    
    SLICE_X29Y33         FDRE (Hold_fdre_C_D)         0.075    -0.412    RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.222%)  route 0.124ns (46.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.561    -0.500    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X26Y34         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[20]/Q
                         net (fo=1, routed)           0.124    -0.235    RV32I_pipelined_i/stage_MW_0/U0/output_bus_EM[20]
    SLICE_X26Y36         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.828    -0.735    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X26Y36         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[20]/C
                         clock pessimism              0.250    -0.485    
    SLICE_X26Y36         FDRE (Hold_fdre_C_D)         0.075    -0.410    RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[20]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/instruction_DE_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.564    -0.497    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X17Y42         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/instruction_DE_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  RV32I_pipelined_i/stage_DE_0/U0/instruction_DE_reg_reg[6]/Q
                         net (fo=2, routed)           0.122    -0.234    RV32I_pipelined_i/stage_EM_0/U0/instruction_DE[6]
    SLICE_X17Y43         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.833    -0.730    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X17Y43         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[6]/C
                         clock pessimism              0.250    -0.480    
    SLICE_X17Y43         FDRE (Hold_fdre_C_D)         0.070    -0.410    RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.831%)  route 0.107ns (43.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.552    -0.509    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X25Y28         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[2]/Q
                         net (fo=38, routed)          0.107    -0.261    RV32I_pipelined_i/stage_FD_0/U0/PC[2]
    SLICE_X25Y28         FDRE                                         r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.818    -0.745    RV32I_pipelined_i/stage_FD_0/U0/clk
    SLICE_X25Y28         FDRE                                         r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[2]/C
                         clock pessimism              0.236    -0.509    
    SLICE_X25Y28         FDRE (Hold_fdre_C_D)         0.071    -0.438    RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.560    -0.501    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X23Y38         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[30]/Q
                         net (fo=1, routed)           0.110    -0.250    RV32I_pipelined_i/stage_MW_0/U0/PC_EM[30]
    SLICE_X23Y38         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.828    -0.735    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X23Y38         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[30]/C
                         clock pessimism              0.234    -0.501    
    SLICE_X23Y38         FDRE (Hold_fdre_C_D)         0.072    -0.429    RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.561    -0.500    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X33Y34         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[9]/Q
                         net (fo=1, routed)           0.110    -0.249    RV32I_pipelined_i/stage_MW_0/U0/output_bus_EM[9]
    SLICE_X33Y34         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.827    -0.736    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X33Y34         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[9]/C
                         clock pessimism              0.236    -0.500    
    SLICE_X33Y34         FDRE (Hold_fdre_C_D)         0.072    -0.428    RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_RV32I_pipelined_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y9      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y9      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y9      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y9      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y0      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y0      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y2      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y2      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y2      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y2      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y30     RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y31     RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y31     RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y31     RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y31     RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y32     RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y32     RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y32     RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y32     RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y32     RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X29Y46     RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_cooolgate_en_gate_11_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X29Y46     RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_cooolgate_en_gate_20_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y30     RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y28     RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y42     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[18][21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y48     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[18][23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y48     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[18][25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X27Y42     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[18][28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X26Y27     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[18][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y49     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[18][31]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_RV32I_pipelined_clk_wiz_0_0
  To Clock:  clkfbout_RV32I_pipelined_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_RV32I_pipelined_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   RV32I_pipelined_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  To Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.642ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.196ns  (logic 6.435ns (33.522%)  route 12.761ns (66.478%))
  Logic Levels:           28  (CARRY4=12 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 18.661 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.753    -0.606    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X38Y40         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.088 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/Q
                         net (fo=2, routed)           1.516     1.428    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[19]
    SLICE_X19Y33         LUT3 (Prop_lut3_I1_O)        0.152     1.580 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[19]_INST_0/O
                         net (fo=13, routed)          0.962     2.542    RV32I_pipelined_i/ALU_0/U0/B[19]
    SLICE_X20Y31         LUT2 (Prop_lut2_I0_O)        0.332     2.874 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     2.874    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.407 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.407    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.524 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.418     4.943    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X18Y34         LUT5 (Prop_lut5_I3_O)        0.152     5.095 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.436     5.531    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.857 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.782     6.639    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.763 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.599     7.362    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.603     8.089    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.213 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.759     8.972    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.498 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.498    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.811 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.768    10.579    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.332    10.911 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.668    11.579    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I4_O)        0.326    11.905 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.452    12.357    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.481 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.107    13.588    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X18Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.712 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.299    14.011    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I4_O)        0.124    14.135 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.289    14.425    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.549 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.472    15.020    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X21Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.144 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          1.026    16.170    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X24Y28         LUT6 (Prop_lut6_I2_O)        0.124    16.294 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.604    16.899    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X25Y28         LUT4 (Prop_lut4_I0_O)        0.124    17.023 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.023    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.573 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.573    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.687 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.687    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.801 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.801    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.915 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.915    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.029 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.029    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.143 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.143    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.257 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.257    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.591 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.591    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1_n_6
    SLICE_X25Y35         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.493    18.661    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X25Y35         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/C
                         clock pessimism              0.588    19.249    
                         clock uncertainty           -0.079    19.170    
    SLICE_X25Y35         FDRE (Setup_fdre_C_D)        0.062    19.232    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         19.232    
                         arrival time                         -18.591    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.101ns  (logic 6.340ns (33.191%)  route 12.761ns (66.809%))
  Logic Levels:           28  (CARRY4=12 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 18.661 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.753    -0.606    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X38Y40         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.088 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/Q
                         net (fo=2, routed)           1.516     1.428    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[19]
    SLICE_X19Y33         LUT3 (Prop_lut3_I1_O)        0.152     1.580 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[19]_INST_0/O
                         net (fo=13, routed)          0.962     2.542    RV32I_pipelined_i/ALU_0/U0/B[19]
    SLICE_X20Y31         LUT2 (Prop_lut2_I0_O)        0.332     2.874 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     2.874    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.407 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.407    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.524 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.418     4.943    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X18Y34         LUT5 (Prop_lut5_I3_O)        0.152     5.095 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.436     5.531    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.857 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.782     6.639    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.763 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.599     7.362    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.603     8.089    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.213 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.759     8.972    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.498 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.498    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.811 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.768    10.579    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.332    10.911 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.668    11.579    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I4_O)        0.326    11.905 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.452    12.357    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.481 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.107    13.588    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X18Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.712 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.299    14.011    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I4_O)        0.124    14.135 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.289    14.425    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.549 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.472    15.020    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X21Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.144 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          1.026    16.170    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X24Y28         LUT6 (Prop_lut6_I2_O)        0.124    16.294 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.604    16.899    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X25Y28         LUT4 (Prop_lut4_I0_O)        0.124    17.023 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.023    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.573 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.573    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.687 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.687    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.801 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.801    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.915 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.915    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.029 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.029    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.143 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.143    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.257 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.257    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.496 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.496    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1_n_5
    SLICE_X25Y35         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.493    18.661    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X25Y35         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/C
                         clock pessimism              0.588    19.249    
                         clock uncertainty           -0.079    19.170    
    SLICE_X25Y35         FDRE (Setup_fdre_C_D)        0.062    19.232    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         19.232    
                         arrival time                         -18.496    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.753ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.085ns  (logic 6.324ns (33.135%)  route 12.761ns (66.865%))
  Logic Levels:           28  (CARRY4=12 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 18.661 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.753    -0.606    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X38Y40         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.088 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/Q
                         net (fo=2, routed)           1.516     1.428    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[19]
    SLICE_X19Y33         LUT3 (Prop_lut3_I1_O)        0.152     1.580 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[19]_INST_0/O
                         net (fo=13, routed)          0.962     2.542    RV32I_pipelined_i/ALU_0/U0/B[19]
    SLICE_X20Y31         LUT2 (Prop_lut2_I0_O)        0.332     2.874 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     2.874    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.407 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.407    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.524 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.418     4.943    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X18Y34         LUT5 (Prop_lut5_I3_O)        0.152     5.095 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.436     5.531    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.857 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.782     6.639    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.763 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.599     7.362    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.603     8.089    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.213 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.759     8.972    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.498 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.498    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.811 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.768    10.579    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.332    10.911 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.668    11.579    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I4_O)        0.326    11.905 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.452    12.357    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.481 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.107    13.588    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X18Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.712 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.299    14.011    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I4_O)        0.124    14.135 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.289    14.425    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.549 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.472    15.020    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X21Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.144 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          1.026    16.170    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X24Y28         LUT6 (Prop_lut6_I2_O)        0.124    16.294 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.604    16.899    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X25Y28         LUT4 (Prop_lut4_I0_O)        0.124    17.023 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.023    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.573 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.573    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.687 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.687    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.801 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.801    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.915 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.915    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.029 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.029    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.143 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.143    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.257 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.257    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.480 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.480    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1_n_7
    SLICE_X25Y35         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.493    18.661    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X25Y35         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/C
                         clock pessimism              0.588    19.249    
                         clock uncertainty           -0.079    19.170    
    SLICE_X25Y35         FDRE (Setup_fdre_C_D)        0.062    19.232    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         19.232    
                         arrival time                         -18.480    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.755ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.082ns  (logic 6.321ns (33.125%)  route 12.761ns (66.875%))
  Logic Levels:           27  (CARRY4=11 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.753    -0.606    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X38Y40         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.088 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/Q
                         net (fo=2, routed)           1.516     1.428    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[19]
    SLICE_X19Y33         LUT3 (Prop_lut3_I1_O)        0.152     1.580 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[19]_INST_0/O
                         net (fo=13, routed)          0.962     2.542    RV32I_pipelined_i/ALU_0/U0/B[19]
    SLICE_X20Y31         LUT2 (Prop_lut2_I0_O)        0.332     2.874 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     2.874    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.407 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.407    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.524 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.418     4.943    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X18Y34         LUT5 (Prop_lut5_I3_O)        0.152     5.095 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.436     5.531    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.857 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.782     6.639    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.763 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.599     7.362    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.603     8.089    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.213 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.759     8.972    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.498 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.498    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.811 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.768    10.579    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.332    10.911 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.668    11.579    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I4_O)        0.326    11.905 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.452    12.357    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.481 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.107    13.588    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X18Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.712 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.299    14.011    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I4_O)        0.124    14.135 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.289    14.425    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.549 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.472    15.020    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X21Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.144 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          1.026    16.170    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X24Y28         LUT6 (Prop_lut6_I2_O)        0.124    16.294 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.604    16.899    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X25Y28         LUT4 (Prop_lut4_I0_O)        0.124    17.023 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.023    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.573 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.573    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.687 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.687    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.801 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.801    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.915 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.915    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.029 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.029    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.143 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.143    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.477 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.477    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_6
    SLICE_X25Y34         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.492    18.660    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X25Y34         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/C
                         clock pessimism              0.588    19.248    
                         clock uncertainty           -0.079    19.169    
    SLICE_X25Y34         FDRE (Setup_fdre_C_D)        0.062    19.231    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         19.231    
                         arrival time                         -18.477    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.061ns  (logic 6.300ns (33.051%)  route 12.761ns (66.949%))
  Logic Levels:           27  (CARRY4=11 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.753    -0.606    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X38Y40         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.088 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/Q
                         net (fo=2, routed)           1.516     1.428    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[19]
    SLICE_X19Y33         LUT3 (Prop_lut3_I1_O)        0.152     1.580 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[19]_INST_0/O
                         net (fo=13, routed)          0.962     2.542    RV32I_pipelined_i/ALU_0/U0/B[19]
    SLICE_X20Y31         LUT2 (Prop_lut2_I0_O)        0.332     2.874 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     2.874    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.407 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.407    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.524 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.418     4.943    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X18Y34         LUT5 (Prop_lut5_I3_O)        0.152     5.095 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.436     5.531    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.857 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.782     6.639    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.763 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.599     7.362    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.603     8.089    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.213 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.759     8.972    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.498 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.498    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.811 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.768    10.579    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.332    10.911 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.668    11.579    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I4_O)        0.326    11.905 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.452    12.357    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.481 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.107    13.588    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X18Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.712 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.299    14.011    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I4_O)        0.124    14.135 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.289    14.425    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.549 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.472    15.020    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X21Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.144 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          1.026    16.170    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X24Y28         LUT6 (Prop_lut6_I2_O)        0.124    16.294 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.604    16.899    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X25Y28         LUT4 (Prop_lut4_I0_O)        0.124    17.023 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.023    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.573 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.573    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.687 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.687    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.801 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.801    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.915 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.915    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.029 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.029    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.143 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.143    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.456 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.456    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_4
    SLICE_X25Y34         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.492    18.660    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X25Y34         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/C
                         clock pessimism              0.588    19.248    
                         clock uncertainty           -0.079    19.169    
    SLICE_X25Y34         FDRE (Setup_fdre_C_D)        0.062    19.231    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         19.231    
                         arrival time                         -18.456    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.987ns  (logic 6.226ns (32.790%)  route 12.761ns (67.210%))
  Logic Levels:           27  (CARRY4=11 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.753    -0.606    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X38Y40         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.088 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/Q
                         net (fo=2, routed)           1.516     1.428    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[19]
    SLICE_X19Y33         LUT3 (Prop_lut3_I1_O)        0.152     1.580 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[19]_INST_0/O
                         net (fo=13, routed)          0.962     2.542    RV32I_pipelined_i/ALU_0/U0/B[19]
    SLICE_X20Y31         LUT2 (Prop_lut2_I0_O)        0.332     2.874 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     2.874    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.407 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.407    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.524 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.418     4.943    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X18Y34         LUT5 (Prop_lut5_I3_O)        0.152     5.095 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.436     5.531    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.857 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.782     6.639    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.763 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.599     7.362    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.603     8.089    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.213 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.759     8.972    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.498 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.498    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.811 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.768    10.579    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.332    10.911 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.668    11.579    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I4_O)        0.326    11.905 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.452    12.357    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.481 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.107    13.588    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X18Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.712 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.299    14.011    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I4_O)        0.124    14.135 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.289    14.425    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.549 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.472    15.020    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X21Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.144 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          1.026    16.170    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X24Y28         LUT6 (Prop_lut6_I2_O)        0.124    16.294 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.604    16.899    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X25Y28         LUT4 (Prop_lut4_I0_O)        0.124    17.023 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.023    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.573 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.573    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.687 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.687    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.801 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.801    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.915 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.915    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.029 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.029    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.143 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.143    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.382 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.382    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_5
    SLICE_X25Y34         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.492    18.660    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X25Y34         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/C
                         clock pessimism              0.588    19.248    
                         clock uncertainty           -0.079    19.169    
    SLICE_X25Y34         FDRE (Setup_fdre_C_D)        0.062    19.231    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         19.231    
                         arrival time                         -18.382    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.866ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.971ns  (logic 6.210ns (32.733%)  route 12.761ns (67.267%))
  Logic Levels:           27  (CARRY4=11 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.753    -0.606    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X38Y40         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.088 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/Q
                         net (fo=2, routed)           1.516     1.428    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[19]
    SLICE_X19Y33         LUT3 (Prop_lut3_I1_O)        0.152     1.580 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[19]_INST_0/O
                         net (fo=13, routed)          0.962     2.542    RV32I_pipelined_i/ALU_0/U0/B[19]
    SLICE_X20Y31         LUT2 (Prop_lut2_I0_O)        0.332     2.874 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     2.874    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.407 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.407    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.524 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.418     4.943    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X18Y34         LUT5 (Prop_lut5_I3_O)        0.152     5.095 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.436     5.531    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.857 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.782     6.639    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.763 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.599     7.362    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.603     8.089    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.213 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.759     8.972    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.498 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.498    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.811 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.768    10.579    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.332    10.911 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.668    11.579    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I4_O)        0.326    11.905 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.452    12.357    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.481 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.107    13.588    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X18Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.712 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.299    14.011    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I4_O)        0.124    14.135 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.289    14.425    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.549 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.472    15.020    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X21Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.144 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          1.026    16.170    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X24Y28         LUT6 (Prop_lut6_I2_O)        0.124    16.294 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.604    16.899    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X25Y28         LUT4 (Prop_lut4_I0_O)        0.124    17.023 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.023    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.573 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.573    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.687 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.687    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.801 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.801    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.915 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.915    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.029 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.029    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.143 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.143    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.366 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.366    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_7
    SLICE_X25Y34         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.492    18.660    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X25Y34         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/C
                         clock pessimism              0.588    19.248    
                         clock uncertainty           -0.079    19.169    
    SLICE_X25Y34         FDRE (Setup_fdre_C_D)        0.062    19.231    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         19.231    
                         arrival time                         -18.366    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.968ns  (logic 6.207ns (32.723%)  route 12.761ns (67.277%))
  Logic Levels:           26  (CARRY4=10 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 18.659 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.753    -0.606    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X38Y40         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.088 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/Q
                         net (fo=2, routed)           1.516     1.428    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[19]
    SLICE_X19Y33         LUT3 (Prop_lut3_I1_O)        0.152     1.580 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[19]_INST_0/O
                         net (fo=13, routed)          0.962     2.542    RV32I_pipelined_i/ALU_0/U0/B[19]
    SLICE_X20Y31         LUT2 (Prop_lut2_I0_O)        0.332     2.874 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     2.874    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.407 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.407    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.524 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.418     4.943    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X18Y34         LUT5 (Prop_lut5_I3_O)        0.152     5.095 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.436     5.531    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.857 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.782     6.639    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.763 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.599     7.362    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.603     8.089    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.213 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.759     8.972    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.498 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.498    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.811 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.768    10.579    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.332    10.911 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.668    11.579    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I4_O)        0.326    11.905 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.452    12.357    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.481 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.107    13.588    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X18Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.712 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.299    14.011    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I4_O)        0.124    14.135 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.289    14.425    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.549 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.472    15.020    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X21Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.144 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          1.026    16.170    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X24Y28         LUT6 (Prop_lut6_I2_O)        0.124    16.294 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.604    16.899    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X25Y28         LUT4 (Prop_lut4_I0_O)        0.124    17.023 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.023    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.573 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.573    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.687 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.687    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.801 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.801    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.915 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.915    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.029 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.029    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.363 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.363    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_6
    SLICE_X25Y33         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.491    18.659    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X25Y33         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/C
                         clock pessimism              0.588    19.247    
                         clock uncertainty           -0.079    19.168    
    SLICE_X25Y33         FDRE (Setup_fdre_C_D)        0.062    19.230    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         19.230    
                         arrival time                         -18.363    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.947ns  (logic 6.186ns (32.648%)  route 12.761ns (67.352%))
  Logic Levels:           26  (CARRY4=10 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 18.659 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.753    -0.606    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X38Y40         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.088 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/Q
                         net (fo=2, routed)           1.516     1.428    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[19]
    SLICE_X19Y33         LUT3 (Prop_lut3_I1_O)        0.152     1.580 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[19]_INST_0/O
                         net (fo=13, routed)          0.962     2.542    RV32I_pipelined_i/ALU_0/U0/B[19]
    SLICE_X20Y31         LUT2 (Prop_lut2_I0_O)        0.332     2.874 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     2.874    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.407 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.407    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.524 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.418     4.943    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X18Y34         LUT5 (Prop_lut5_I3_O)        0.152     5.095 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.436     5.531    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.857 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.782     6.639    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.763 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.599     7.362    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.603     8.089    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.213 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.759     8.972    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.498 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.498    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.811 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.768    10.579    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.332    10.911 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.668    11.579    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I4_O)        0.326    11.905 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.452    12.357    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.481 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.107    13.588    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X18Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.712 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.299    14.011    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I4_O)        0.124    14.135 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.289    14.425    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.549 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.472    15.020    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X21Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.144 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          1.026    16.170    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X24Y28         LUT6 (Prop_lut6_I2_O)        0.124    16.294 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.604    16.899    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X25Y28         LUT4 (Prop_lut4_I0_O)        0.124    17.023 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.023    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.573 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.573    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.687 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.687    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.801 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.801    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.915 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.915    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.029 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.029    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.342 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.342    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_4
    SLICE_X25Y33         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.491    18.659    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X25Y33         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/C
                         clock pessimism              0.588    19.247    
                         clock uncertainty           -0.079    19.168    
    SLICE_X25Y33         FDRE (Setup_fdre_C_D)        0.062    19.230    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         19.230    
                         arrival time                         -18.342    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.873ns  (logic 6.112ns (32.384%)  route 12.761ns (67.616%))
  Logic Levels:           26  (CARRY4=10 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 18.659 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.753    -0.606    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X38Y40         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.088 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/Q
                         net (fo=2, routed)           1.516     1.428    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[19]
    SLICE_X19Y33         LUT3 (Prop_lut3_I1_O)        0.152     1.580 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[19]_INST_0/O
                         net (fo=13, routed)          0.962     2.542    RV32I_pipelined_i/ALU_0/U0/B[19]
    SLICE_X20Y31         LUT2 (Prop_lut2_I0_O)        0.332     2.874 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     2.874    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.407 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.407    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.524 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.418     4.943    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X18Y34         LUT5 (Prop_lut5_I3_O)        0.152     5.095 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.436     5.531    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.857 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.782     6.639    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.763 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.599     7.362    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.603     8.089    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.213 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.759     8.972    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.498 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.498    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.811 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.768    10.579    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.332    10.911 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.668    11.579    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I4_O)        0.326    11.905 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.452    12.357    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.481 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.107    13.588    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X18Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.712 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.299    14.011    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I4_O)        0.124    14.135 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.289    14.425    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.549 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.472    15.020    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X21Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.144 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          1.026    16.170    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X24Y28         LUT6 (Prop_lut6_I2_O)        0.124    16.294 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.604    16.899    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X25Y28         LUT4 (Prop_lut4_I0_O)        0.124    17.023 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.023    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.573 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.573    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.687 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.687    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.801 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.801    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.915 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.915    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.029 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.029    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.268 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.268    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_5
    SLICE_X25Y33         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.491    18.659    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X25Y33         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/C
                         clock pessimism              0.588    19.247    
                         clock uncertainty           -0.079    19.168    
    SLICE_X25Y33         FDRE (Setup_fdre_C_D)        0.062    19.230    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         19.230    
                         arrival time                         -18.268    
  -------------------------------------------------------------------
                         slack                                  0.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.141ns (59.832%)  route 0.095ns (40.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.552    -0.509    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X25Y28         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[3]/Q
                         net (fo=36, routed)          0.095    -0.273    RV32I_pipelined_i/stage_FD_0/U0/PC[3]
    SLICE_X25Y28         FDRE                                         r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.818    -0.745    RV32I_pipelined_i/stage_FD_0/U0/clk
    SLICE_X25Y28         FDRE                                         r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[3]/C
                         clock pessimism              0.236    -0.509    
    SLICE_X25Y28         FDRE (Hold_fdre_C_D)         0.076    -0.433    RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.406%)  route 0.257ns (64.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.588    -0.473    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X36Y35         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[5]/Q
                         net (fo=1, routed)           0.257    -0.075    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB36_X2Y7          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.871    -0.692    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.422    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.239    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.561    -0.500    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X33Y35         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.128    -0.372 r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[11]/Q
                         net (fo=1, routed)           0.059    -0.313    RV32I_pipelined_i/stage_MW_0/U0/output_bus_EM[11]
    SLICE_X32Y35         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.828    -0.735    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X32Y35         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[11]/C
                         clock pessimism              0.248    -0.487    
    SLICE_X32Y35         FDRE (Hold_fdre_C_D)         0.009    -0.478    RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/instruction_DE_reg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.642%)  route 0.132ns (48.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.564    -0.497    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X17Y42         FDSE                                         r  RV32I_pipelined_i/stage_DE_0/U0/instruction_DE_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDSE (Prop_fdse_C_Q)         0.141    -0.356 r  RV32I_pipelined_i/stage_DE_0/U0/instruction_DE_reg_reg[4]/Q
                         net (fo=2, routed)           0.132    -0.224    RV32I_pipelined_i/stage_EM_0/U0/instruction_DE[4]
    SLICE_X14Y43         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.833    -0.730    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X14Y43         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[4]/C
                         clock pessimism              0.269    -0.461    
    SLICE_X14Y43         FDRE (Hold_fdre_C_D)         0.070    -0.391    RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/pc_DE_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.559    -0.502    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X29Y32         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/pc_DE_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  RV32I_pipelined_i/stage_DE_0/U0/pc_DE_reg_reg[19]/Q
                         net (fo=5, routed)           0.122    -0.239    RV32I_pipelined_i/stage_EM_0/U0/PC_DE[19]
    SLICE_X29Y33         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.826    -0.737    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X29Y33         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[19]/C
                         clock pessimism              0.250    -0.487    
    SLICE_X29Y33         FDRE (Hold_fdre_C_D)         0.075    -0.412    RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.222%)  route 0.124ns (46.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.561    -0.500    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X26Y34         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[20]/Q
                         net (fo=1, routed)           0.124    -0.235    RV32I_pipelined_i/stage_MW_0/U0/output_bus_EM[20]
    SLICE_X26Y36         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.828    -0.735    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X26Y36         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[20]/C
                         clock pessimism              0.250    -0.485    
    SLICE_X26Y36         FDRE (Hold_fdre_C_D)         0.075    -0.410    RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[20]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/instruction_DE_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.564    -0.497    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X17Y42         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/instruction_DE_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  RV32I_pipelined_i/stage_DE_0/U0/instruction_DE_reg_reg[6]/Q
                         net (fo=2, routed)           0.122    -0.234    RV32I_pipelined_i/stage_EM_0/U0/instruction_DE[6]
    SLICE_X17Y43         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.833    -0.730    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X17Y43         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[6]/C
                         clock pessimism              0.250    -0.480    
    SLICE_X17Y43         FDRE (Hold_fdre_C_D)         0.070    -0.410    RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.831%)  route 0.107ns (43.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.552    -0.509    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X25Y28         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[2]/Q
                         net (fo=38, routed)          0.107    -0.261    RV32I_pipelined_i/stage_FD_0/U0/PC[2]
    SLICE_X25Y28         FDRE                                         r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.818    -0.745    RV32I_pipelined_i/stage_FD_0/U0/clk
    SLICE_X25Y28         FDRE                                         r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[2]/C
                         clock pessimism              0.236    -0.509    
    SLICE_X25Y28         FDRE (Hold_fdre_C_D)         0.071    -0.438    RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.560    -0.501    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X23Y38         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[30]/Q
                         net (fo=1, routed)           0.110    -0.250    RV32I_pipelined_i/stage_MW_0/U0/PC_EM[30]
    SLICE_X23Y38         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.828    -0.735    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X23Y38         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[30]/C
                         clock pessimism              0.234    -0.501    
    SLICE_X23Y38         FDRE (Hold_fdre_C_D)         0.072    -0.429    RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.561    -0.500    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X33Y34         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[9]/Q
                         net (fo=1, routed)           0.110    -0.249    RV32I_pipelined_i/stage_MW_0/U0/output_bus_EM[9]
    SLICE_X33Y34         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.827    -0.736    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X33Y34         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[9]/C
                         clock pessimism              0.236    -0.500    
    SLICE_X33Y34         FDRE (Hold_fdre_C_D)         0.072    -0.428    RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_RV32I_pipelined_clk_wiz_0_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y9      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y9      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y9      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y9      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y0      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y0      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y2      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y2      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y2      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y2      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y30     RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y31     RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y31     RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y31     RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y31     RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y32     RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y32     RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y32     RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y32     RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y32     RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X29Y46     RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_cooolgate_en_gate_11_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X29Y46     RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_cooolgate_en_gate_20_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y30     RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y28     RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y42     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[18][21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y48     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[18][23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y48     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[18][25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X27Y42     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[18][28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X26Y27     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[18][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y49     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[18][31]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_RV32I_pipelined_clk_wiz_0_0_1
  To Clock:  clkfbout_RV32I_pipelined_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_RV32I_pipelined_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   RV32I_pipelined_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  To Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.640ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.196ns  (logic 6.435ns (33.522%)  route 12.761ns (66.478%))
  Logic Levels:           28  (CARRY4=12 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 18.661 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.753    -0.606    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X38Y40         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.088 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/Q
                         net (fo=2, routed)           1.516     1.428    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[19]
    SLICE_X19Y33         LUT3 (Prop_lut3_I1_O)        0.152     1.580 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[19]_INST_0/O
                         net (fo=13, routed)          0.962     2.542    RV32I_pipelined_i/ALU_0/U0/B[19]
    SLICE_X20Y31         LUT2 (Prop_lut2_I0_O)        0.332     2.874 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     2.874    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.407 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.407    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.524 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.418     4.943    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X18Y34         LUT5 (Prop_lut5_I3_O)        0.152     5.095 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.436     5.531    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.857 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.782     6.639    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.763 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.599     7.362    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.603     8.089    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.213 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.759     8.972    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.498 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.498    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.811 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.768    10.579    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.332    10.911 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.668    11.579    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I4_O)        0.326    11.905 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.452    12.357    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.481 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.107    13.588    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X18Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.712 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.299    14.011    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I4_O)        0.124    14.135 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.289    14.425    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.549 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.472    15.020    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X21Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.144 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          1.026    16.170    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X24Y28         LUT6 (Prop_lut6_I2_O)        0.124    16.294 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.604    16.899    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X25Y28         LUT4 (Prop_lut4_I0_O)        0.124    17.023 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.023    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.573 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.573    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.687 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.687    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.801 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.801    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.915 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.915    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.029 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.029    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.143 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.143    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.257 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.257    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.591 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.591    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1_n_6
    SLICE_X25Y35         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.493    18.661    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X25Y35         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/C
                         clock pessimism              0.588    19.249    
                         clock uncertainty           -0.080    19.169    
    SLICE_X25Y35         FDRE (Setup_fdre_C_D)        0.062    19.231    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         19.231    
                         arrival time                         -18.591    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.735ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.101ns  (logic 6.340ns (33.191%)  route 12.761ns (66.809%))
  Logic Levels:           28  (CARRY4=12 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 18.661 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.753    -0.606    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X38Y40         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.088 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/Q
                         net (fo=2, routed)           1.516     1.428    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[19]
    SLICE_X19Y33         LUT3 (Prop_lut3_I1_O)        0.152     1.580 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[19]_INST_0/O
                         net (fo=13, routed)          0.962     2.542    RV32I_pipelined_i/ALU_0/U0/B[19]
    SLICE_X20Y31         LUT2 (Prop_lut2_I0_O)        0.332     2.874 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     2.874    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.407 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.407    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.524 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.418     4.943    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X18Y34         LUT5 (Prop_lut5_I3_O)        0.152     5.095 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.436     5.531    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.857 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.782     6.639    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.763 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.599     7.362    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.603     8.089    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.213 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.759     8.972    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.498 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.498    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.811 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.768    10.579    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.332    10.911 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.668    11.579    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I4_O)        0.326    11.905 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.452    12.357    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.481 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.107    13.588    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X18Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.712 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.299    14.011    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I4_O)        0.124    14.135 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.289    14.425    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.549 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.472    15.020    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X21Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.144 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          1.026    16.170    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X24Y28         LUT6 (Prop_lut6_I2_O)        0.124    16.294 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.604    16.899    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X25Y28         LUT4 (Prop_lut4_I0_O)        0.124    17.023 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.023    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.573 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.573    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.687 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.687    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.801 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.801    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.915 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.915    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.029 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.029    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.143 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.143    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.257 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.257    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.496 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.496    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1_n_5
    SLICE_X25Y35         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.493    18.661    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X25Y35         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/C
                         clock pessimism              0.588    19.249    
                         clock uncertainty           -0.080    19.169    
    SLICE_X25Y35         FDRE (Setup_fdre_C_D)        0.062    19.231    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         19.231    
                         arrival time                         -18.496    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.085ns  (logic 6.324ns (33.135%)  route 12.761ns (66.865%))
  Logic Levels:           28  (CARRY4=12 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 18.661 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.753    -0.606    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X38Y40         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.088 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/Q
                         net (fo=2, routed)           1.516     1.428    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[19]
    SLICE_X19Y33         LUT3 (Prop_lut3_I1_O)        0.152     1.580 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[19]_INST_0/O
                         net (fo=13, routed)          0.962     2.542    RV32I_pipelined_i/ALU_0/U0/B[19]
    SLICE_X20Y31         LUT2 (Prop_lut2_I0_O)        0.332     2.874 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     2.874    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.407 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.407    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.524 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.418     4.943    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X18Y34         LUT5 (Prop_lut5_I3_O)        0.152     5.095 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.436     5.531    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.857 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.782     6.639    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.763 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.599     7.362    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.603     8.089    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.213 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.759     8.972    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.498 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.498    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.811 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.768    10.579    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.332    10.911 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.668    11.579    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I4_O)        0.326    11.905 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.452    12.357    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.481 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.107    13.588    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X18Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.712 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.299    14.011    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I4_O)        0.124    14.135 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.289    14.425    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.549 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.472    15.020    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X21Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.144 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          1.026    16.170    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X24Y28         LUT6 (Prop_lut6_I2_O)        0.124    16.294 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.604    16.899    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X25Y28         LUT4 (Prop_lut4_I0_O)        0.124    17.023 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.023    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.573 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.573    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.687 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.687    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.801 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.801    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.915 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.915    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.029 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.029    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.143 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.143    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.257 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.257    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.480 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.480    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1_n_7
    SLICE_X25Y35         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.493    18.661    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X25Y35         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/C
                         clock pessimism              0.588    19.249    
                         clock uncertainty           -0.080    19.169    
    SLICE_X25Y35         FDRE (Setup_fdre_C_D)        0.062    19.231    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         19.231    
                         arrival time                         -18.480    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.753ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.082ns  (logic 6.321ns (33.125%)  route 12.761ns (66.875%))
  Logic Levels:           27  (CARRY4=11 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.753    -0.606    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X38Y40         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.088 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/Q
                         net (fo=2, routed)           1.516     1.428    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[19]
    SLICE_X19Y33         LUT3 (Prop_lut3_I1_O)        0.152     1.580 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[19]_INST_0/O
                         net (fo=13, routed)          0.962     2.542    RV32I_pipelined_i/ALU_0/U0/B[19]
    SLICE_X20Y31         LUT2 (Prop_lut2_I0_O)        0.332     2.874 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     2.874    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.407 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.407    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.524 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.418     4.943    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X18Y34         LUT5 (Prop_lut5_I3_O)        0.152     5.095 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.436     5.531    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.857 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.782     6.639    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.763 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.599     7.362    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.603     8.089    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.213 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.759     8.972    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.498 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.498    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.811 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.768    10.579    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.332    10.911 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.668    11.579    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I4_O)        0.326    11.905 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.452    12.357    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.481 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.107    13.588    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X18Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.712 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.299    14.011    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I4_O)        0.124    14.135 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.289    14.425    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.549 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.472    15.020    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X21Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.144 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          1.026    16.170    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X24Y28         LUT6 (Prop_lut6_I2_O)        0.124    16.294 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.604    16.899    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X25Y28         LUT4 (Prop_lut4_I0_O)        0.124    17.023 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.023    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.573 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.573    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.687 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.687    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.801 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.801    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.915 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.915    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.029 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.029    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.143 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.143    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.477 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.477    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_6
    SLICE_X25Y34         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.492    18.660    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X25Y34         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/C
                         clock pessimism              0.588    19.248    
                         clock uncertainty           -0.080    19.168    
    SLICE_X25Y34         FDRE (Setup_fdre_C_D)        0.062    19.230    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         19.230    
                         arrival time                         -18.477    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.774ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.061ns  (logic 6.300ns (33.051%)  route 12.761ns (66.949%))
  Logic Levels:           27  (CARRY4=11 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.753    -0.606    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X38Y40         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.088 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/Q
                         net (fo=2, routed)           1.516     1.428    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[19]
    SLICE_X19Y33         LUT3 (Prop_lut3_I1_O)        0.152     1.580 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[19]_INST_0/O
                         net (fo=13, routed)          0.962     2.542    RV32I_pipelined_i/ALU_0/U0/B[19]
    SLICE_X20Y31         LUT2 (Prop_lut2_I0_O)        0.332     2.874 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     2.874    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.407 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.407    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.524 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.418     4.943    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X18Y34         LUT5 (Prop_lut5_I3_O)        0.152     5.095 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.436     5.531    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.857 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.782     6.639    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.763 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.599     7.362    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.603     8.089    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.213 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.759     8.972    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.498 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.498    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.811 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.768    10.579    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.332    10.911 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.668    11.579    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I4_O)        0.326    11.905 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.452    12.357    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.481 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.107    13.588    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X18Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.712 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.299    14.011    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I4_O)        0.124    14.135 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.289    14.425    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.549 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.472    15.020    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X21Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.144 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          1.026    16.170    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X24Y28         LUT6 (Prop_lut6_I2_O)        0.124    16.294 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.604    16.899    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X25Y28         LUT4 (Prop_lut4_I0_O)        0.124    17.023 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.023    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.573 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.573    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.687 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.687    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.801 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.801    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.915 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.915    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.029 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.029    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.143 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.143    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.456 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.456    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_4
    SLICE_X25Y34         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.492    18.660    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X25Y34         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/C
                         clock pessimism              0.588    19.248    
                         clock uncertainty           -0.080    19.168    
    SLICE_X25Y34         FDRE (Setup_fdre_C_D)        0.062    19.230    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         19.230    
                         arrival time                         -18.456    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.848ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.987ns  (logic 6.226ns (32.790%)  route 12.761ns (67.210%))
  Logic Levels:           27  (CARRY4=11 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.753    -0.606    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X38Y40         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.088 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/Q
                         net (fo=2, routed)           1.516     1.428    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[19]
    SLICE_X19Y33         LUT3 (Prop_lut3_I1_O)        0.152     1.580 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[19]_INST_0/O
                         net (fo=13, routed)          0.962     2.542    RV32I_pipelined_i/ALU_0/U0/B[19]
    SLICE_X20Y31         LUT2 (Prop_lut2_I0_O)        0.332     2.874 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     2.874    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.407 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.407    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.524 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.418     4.943    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X18Y34         LUT5 (Prop_lut5_I3_O)        0.152     5.095 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.436     5.531    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.857 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.782     6.639    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.763 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.599     7.362    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.603     8.089    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.213 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.759     8.972    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.498 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.498    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.811 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.768    10.579    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.332    10.911 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.668    11.579    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I4_O)        0.326    11.905 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.452    12.357    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.481 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.107    13.588    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X18Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.712 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.299    14.011    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I4_O)        0.124    14.135 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.289    14.425    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.549 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.472    15.020    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X21Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.144 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          1.026    16.170    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X24Y28         LUT6 (Prop_lut6_I2_O)        0.124    16.294 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.604    16.899    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X25Y28         LUT4 (Prop_lut4_I0_O)        0.124    17.023 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.023    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.573 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.573    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.687 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.687    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.801 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.801    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.915 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.915    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.029 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.029    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.143 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.143    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.382 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.382    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_5
    SLICE_X25Y34         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.492    18.660    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X25Y34         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/C
                         clock pessimism              0.588    19.248    
                         clock uncertainty           -0.080    19.168    
    SLICE_X25Y34         FDRE (Setup_fdre_C_D)        0.062    19.230    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         19.230    
                         arrival time                         -18.382    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.864ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.971ns  (logic 6.210ns (32.733%)  route 12.761ns (67.267%))
  Logic Levels:           27  (CARRY4=11 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.753    -0.606    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X38Y40         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.088 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/Q
                         net (fo=2, routed)           1.516     1.428    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[19]
    SLICE_X19Y33         LUT3 (Prop_lut3_I1_O)        0.152     1.580 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[19]_INST_0/O
                         net (fo=13, routed)          0.962     2.542    RV32I_pipelined_i/ALU_0/U0/B[19]
    SLICE_X20Y31         LUT2 (Prop_lut2_I0_O)        0.332     2.874 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     2.874    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.407 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.407    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.524 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.418     4.943    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X18Y34         LUT5 (Prop_lut5_I3_O)        0.152     5.095 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.436     5.531    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.857 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.782     6.639    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.763 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.599     7.362    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.603     8.089    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.213 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.759     8.972    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.498 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.498    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.811 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.768    10.579    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.332    10.911 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.668    11.579    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I4_O)        0.326    11.905 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.452    12.357    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.481 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.107    13.588    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X18Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.712 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.299    14.011    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I4_O)        0.124    14.135 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.289    14.425    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.549 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.472    15.020    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X21Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.144 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          1.026    16.170    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X24Y28         LUT6 (Prop_lut6_I2_O)        0.124    16.294 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.604    16.899    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X25Y28         LUT4 (Prop_lut4_I0_O)        0.124    17.023 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.023    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.573 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.573    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.687 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.687    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.801 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.801    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.915 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.915    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.029 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.029    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.143 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.143    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.366 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.366    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_7
    SLICE_X25Y34         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.492    18.660    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X25Y34         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/C
                         clock pessimism              0.588    19.248    
                         clock uncertainty           -0.080    19.168    
    SLICE_X25Y34         FDRE (Setup_fdre_C_D)        0.062    19.230    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         19.230    
                         arrival time                         -18.366    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.866ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.968ns  (logic 6.207ns (32.723%)  route 12.761ns (67.277%))
  Logic Levels:           26  (CARRY4=10 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 18.659 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.753    -0.606    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X38Y40         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.088 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/Q
                         net (fo=2, routed)           1.516     1.428    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[19]
    SLICE_X19Y33         LUT3 (Prop_lut3_I1_O)        0.152     1.580 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[19]_INST_0/O
                         net (fo=13, routed)          0.962     2.542    RV32I_pipelined_i/ALU_0/U0/B[19]
    SLICE_X20Y31         LUT2 (Prop_lut2_I0_O)        0.332     2.874 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     2.874    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.407 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.407    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.524 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.418     4.943    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X18Y34         LUT5 (Prop_lut5_I3_O)        0.152     5.095 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.436     5.531    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.857 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.782     6.639    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.763 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.599     7.362    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.603     8.089    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.213 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.759     8.972    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.498 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.498    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.811 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.768    10.579    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.332    10.911 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.668    11.579    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I4_O)        0.326    11.905 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.452    12.357    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.481 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.107    13.588    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X18Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.712 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.299    14.011    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I4_O)        0.124    14.135 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.289    14.425    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.549 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.472    15.020    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X21Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.144 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          1.026    16.170    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X24Y28         LUT6 (Prop_lut6_I2_O)        0.124    16.294 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.604    16.899    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X25Y28         LUT4 (Prop_lut4_I0_O)        0.124    17.023 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.023    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.573 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.573    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.687 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.687    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.801 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.801    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.915 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.915    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.029 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.029    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.363 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.363    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_6
    SLICE_X25Y33         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.491    18.659    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X25Y33         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/C
                         clock pessimism              0.588    19.247    
                         clock uncertainty           -0.080    19.167    
    SLICE_X25Y33         FDRE (Setup_fdre_C_D)        0.062    19.229    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         19.229    
                         arrival time                         -18.363    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.887ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.947ns  (logic 6.186ns (32.648%)  route 12.761ns (67.352%))
  Logic Levels:           26  (CARRY4=10 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 18.659 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.753    -0.606    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X38Y40         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.088 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/Q
                         net (fo=2, routed)           1.516     1.428    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[19]
    SLICE_X19Y33         LUT3 (Prop_lut3_I1_O)        0.152     1.580 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[19]_INST_0/O
                         net (fo=13, routed)          0.962     2.542    RV32I_pipelined_i/ALU_0/U0/B[19]
    SLICE_X20Y31         LUT2 (Prop_lut2_I0_O)        0.332     2.874 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     2.874    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.407 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.407    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.524 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.418     4.943    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X18Y34         LUT5 (Prop_lut5_I3_O)        0.152     5.095 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.436     5.531    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.857 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.782     6.639    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.763 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.599     7.362    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.603     8.089    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.213 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.759     8.972    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.498 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.498    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.811 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.768    10.579    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.332    10.911 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.668    11.579    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I4_O)        0.326    11.905 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.452    12.357    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.481 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.107    13.588    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X18Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.712 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.299    14.011    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I4_O)        0.124    14.135 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.289    14.425    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.549 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.472    15.020    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X21Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.144 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          1.026    16.170    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X24Y28         LUT6 (Prop_lut6_I2_O)        0.124    16.294 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.604    16.899    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X25Y28         LUT4 (Prop_lut4_I0_O)        0.124    17.023 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.023    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.573 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.573    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.687 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.687    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.801 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.801    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.915 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.915    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.029 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.029    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.342 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.342    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_4
    SLICE_X25Y33         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.491    18.659    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X25Y33         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/C
                         clock pessimism              0.588    19.247    
                         clock uncertainty           -0.080    19.167    
    SLICE_X25Y33         FDRE (Setup_fdre_C_D)        0.062    19.229    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         19.229    
                         arrival time                         -18.342    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.873ns  (logic 6.112ns (32.384%)  route 12.761ns (67.616%))
  Logic Levels:           26  (CARRY4=10 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 18.659 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.753    -0.606    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X38Y40         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.088 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/Q
                         net (fo=2, routed)           1.516     1.428    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[19]
    SLICE_X19Y33         LUT3 (Prop_lut3_I1_O)        0.152     1.580 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[19]_INST_0/O
                         net (fo=13, routed)          0.962     2.542    RV32I_pipelined_i/ALU_0/U0/B[19]
    SLICE_X20Y31         LUT2 (Prop_lut2_I0_O)        0.332     2.874 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     2.874    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.407 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.407    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.524 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.418     4.943    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X18Y34         LUT5 (Prop_lut5_I3_O)        0.152     5.095 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.436     5.531    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.857 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.782     6.639    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.763 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.599     7.362    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.603     8.089    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.213 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.759     8.972    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.498 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.498    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.811 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.768    10.579    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.332    10.911 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.668    11.579    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I4_O)        0.326    11.905 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.452    12.357    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.481 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.107    13.588    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X18Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.712 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.299    14.011    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I4_O)        0.124    14.135 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.289    14.425    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.549 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.472    15.020    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X21Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.144 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          1.026    16.170    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X24Y28         LUT6 (Prop_lut6_I2_O)        0.124    16.294 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.604    16.899    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X25Y28         LUT4 (Prop_lut4_I0_O)        0.124    17.023 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.023    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.573 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.573    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.687 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.687    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.801 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.801    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.915 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.915    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.029 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.029    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.268 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.268    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_5
    SLICE_X25Y33         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.491    18.659    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X25Y33         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/C
                         clock pessimism              0.588    19.247    
                         clock uncertainty           -0.080    19.167    
    SLICE_X25Y33         FDRE (Setup_fdre_C_D)        0.062    19.229    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         19.229    
                         arrival time                         -18.268    
  -------------------------------------------------------------------
                         slack                                  0.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.141ns (59.832%)  route 0.095ns (40.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.552    -0.509    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X25Y28         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[3]/Q
                         net (fo=36, routed)          0.095    -0.273    RV32I_pipelined_i/stage_FD_0/U0/PC[3]
    SLICE_X25Y28         FDRE                                         r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.818    -0.745    RV32I_pipelined_i/stage_FD_0/U0/clk
    SLICE_X25Y28         FDRE                                         r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[3]/C
                         clock pessimism              0.236    -0.509    
                         clock uncertainty            0.080    -0.429    
    SLICE_X25Y28         FDRE (Hold_fdre_C_D)         0.076    -0.353    RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.406%)  route 0.257ns (64.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.588    -0.473    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X36Y35         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[5]/Q
                         net (fo=1, routed)           0.257    -0.075    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB36_X2Y7          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.871    -0.692    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.422    
                         clock uncertainty            0.080    -0.342    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.159    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.561    -0.500    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X33Y35         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.128    -0.372 r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[11]/Q
                         net (fo=1, routed)           0.059    -0.313    RV32I_pipelined_i/stage_MW_0/U0/output_bus_EM[11]
    SLICE_X32Y35         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.828    -0.735    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X32Y35         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[11]/C
                         clock pessimism              0.248    -0.487    
                         clock uncertainty            0.080    -0.407    
    SLICE_X32Y35         FDRE (Hold_fdre_C_D)         0.009    -0.398    RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/instruction_DE_reg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.642%)  route 0.132ns (48.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.564    -0.497    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X17Y42         FDSE                                         r  RV32I_pipelined_i/stage_DE_0/U0/instruction_DE_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDSE (Prop_fdse_C_Q)         0.141    -0.356 r  RV32I_pipelined_i/stage_DE_0/U0/instruction_DE_reg_reg[4]/Q
                         net (fo=2, routed)           0.132    -0.224    RV32I_pipelined_i/stage_EM_0/U0/instruction_DE[4]
    SLICE_X14Y43         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.833    -0.730    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X14Y43         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[4]/C
                         clock pessimism              0.269    -0.461    
                         clock uncertainty            0.080    -0.381    
    SLICE_X14Y43         FDRE (Hold_fdre_C_D)         0.070    -0.311    RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/pc_DE_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.559    -0.502    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X29Y32         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/pc_DE_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  RV32I_pipelined_i/stage_DE_0/U0/pc_DE_reg_reg[19]/Q
                         net (fo=5, routed)           0.122    -0.239    RV32I_pipelined_i/stage_EM_0/U0/PC_DE[19]
    SLICE_X29Y33         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.826    -0.737    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X29Y33         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[19]/C
                         clock pessimism              0.250    -0.487    
                         clock uncertainty            0.080    -0.407    
    SLICE_X29Y33         FDRE (Hold_fdre_C_D)         0.075    -0.332    RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.222%)  route 0.124ns (46.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.561    -0.500    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X26Y34         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[20]/Q
                         net (fo=1, routed)           0.124    -0.235    RV32I_pipelined_i/stage_MW_0/U0/output_bus_EM[20]
    SLICE_X26Y36         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.828    -0.735    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X26Y36         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[20]/C
                         clock pessimism              0.250    -0.485    
                         clock uncertainty            0.080    -0.405    
    SLICE_X26Y36         FDRE (Hold_fdre_C_D)         0.075    -0.330    RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[20]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/instruction_DE_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.564    -0.497    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X17Y42         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/instruction_DE_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  RV32I_pipelined_i/stage_DE_0/U0/instruction_DE_reg_reg[6]/Q
                         net (fo=2, routed)           0.122    -0.234    RV32I_pipelined_i/stage_EM_0/U0/instruction_DE[6]
    SLICE_X17Y43         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.833    -0.730    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X17Y43         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[6]/C
                         clock pessimism              0.250    -0.480    
                         clock uncertainty            0.080    -0.400    
    SLICE_X17Y43         FDRE (Hold_fdre_C_D)         0.070    -0.330    RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.831%)  route 0.107ns (43.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.552    -0.509    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X25Y28         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[2]/Q
                         net (fo=38, routed)          0.107    -0.261    RV32I_pipelined_i/stage_FD_0/U0/PC[2]
    SLICE_X25Y28         FDRE                                         r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.818    -0.745    RV32I_pipelined_i/stage_FD_0/U0/clk
    SLICE_X25Y28         FDRE                                         r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[2]/C
                         clock pessimism              0.236    -0.509    
                         clock uncertainty            0.080    -0.429    
    SLICE_X25Y28         FDRE (Hold_fdre_C_D)         0.071    -0.358    RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.560    -0.501    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X23Y38         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[30]/Q
                         net (fo=1, routed)           0.110    -0.250    RV32I_pipelined_i/stage_MW_0/U0/PC_EM[30]
    SLICE_X23Y38         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.828    -0.735    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X23Y38         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[30]/C
                         clock pessimism              0.234    -0.501    
                         clock uncertainty            0.080    -0.421    
    SLICE_X23Y38         FDRE (Hold_fdre_C_D)         0.072    -0.349    RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.561    -0.500    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X33Y34         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[9]/Q
                         net (fo=1, routed)           0.110    -0.249    RV32I_pipelined_i/stage_MW_0/U0/output_bus_EM[9]
    SLICE_X33Y34         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.827    -0.736    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X33Y34         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[9]/C
                         clock pessimism              0.236    -0.500    
                         clock uncertainty            0.080    -0.420    
    SLICE_X33Y34         FDRE (Hold_fdre_C_D)         0.072    -0.348    RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.099    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0
  To Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.640ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.196ns  (logic 6.435ns (33.522%)  route 12.761ns (66.478%))
  Logic Levels:           28  (CARRY4=12 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 18.661 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.753    -0.606    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X38Y40         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.088 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/Q
                         net (fo=2, routed)           1.516     1.428    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[19]
    SLICE_X19Y33         LUT3 (Prop_lut3_I1_O)        0.152     1.580 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[19]_INST_0/O
                         net (fo=13, routed)          0.962     2.542    RV32I_pipelined_i/ALU_0/U0/B[19]
    SLICE_X20Y31         LUT2 (Prop_lut2_I0_O)        0.332     2.874 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     2.874    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.407 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.407    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.524 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.418     4.943    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X18Y34         LUT5 (Prop_lut5_I3_O)        0.152     5.095 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.436     5.531    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.857 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.782     6.639    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.763 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.599     7.362    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.603     8.089    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.213 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.759     8.972    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.498 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.498    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.811 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.768    10.579    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.332    10.911 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.668    11.579    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I4_O)        0.326    11.905 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.452    12.357    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.481 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.107    13.588    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X18Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.712 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.299    14.011    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I4_O)        0.124    14.135 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.289    14.425    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.549 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.472    15.020    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X21Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.144 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          1.026    16.170    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X24Y28         LUT6 (Prop_lut6_I2_O)        0.124    16.294 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.604    16.899    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X25Y28         LUT4 (Prop_lut4_I0_O)        0.124    17.023 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.023    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.573 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.573    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.687 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.687    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.801 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.801    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.915 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.915    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.029 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.029    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.143 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.143    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.257 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.257    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.591 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.591    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1_n_6
    SLICE_X25Y35         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.493    18.661    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X25Y35         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/C
                         clock pessimism              0.588    19.249    
                         clock uncertainty           -0.080    19.169    
    SLICE_X25Y35         FDRE (Setup_fdre_C_D)        0.062    19.231    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         19.231    
                         arrival time                         -18.591    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.735ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.101ns  (logic 6.340ns (33.191%)  route 12.761ns (66.809%))
  Logic Levels:           28  (CARRY4=12 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 18.661 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.753    -0.606    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X38Y40         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.088 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/Q
                         net (fo=2, routed)           1.516     1.428    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[19]
    SLICE_X19Y33         LUT3 (Prop_lut3_I1_O)        0.152     1.580 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[19]_INST_0/O
                         net (fo=13, routed)          0.962     2.542    RV32I_pipelined_i/ALU_0/U0/B[19]
    SLICE_X20Y31         LUT2 (Prop_lut2_I0_O)        0.332     2.874 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     2.874    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.407 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.407    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.524 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.418     4.943    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X18Y34         LUT5 (Prop_lut5_I3_O)        0.152     5.095 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.436     5.531    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.857 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.782     6.639    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.763 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.599     7.362    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.603     8.089    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.213 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.759     8.972    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.498 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.498    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.811 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.768    10.579    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.332    10.911 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.668    11.579    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I4_O)        0.326    11.905 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.452    12.357    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.481 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.107    13.588    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X18Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.712 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.299    14.011    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I4_O)        0.124    14.135 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.289    14.425    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.549 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.472    15.020    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X21Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.144 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          1.026    16.170    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X24Y28         LUT6 (Prop_lut6_I2_O)        0.124    16.294 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.604    16.899    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X25Y28         LUT4 (Prop_lut4_I0_O)        0.124    17.023 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.023    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.573 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.573    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.687 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.687    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.801 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.801    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.915 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.915    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.029 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.029    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.143 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.143    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.257 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.257    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.496 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.496    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1_n_5
    SLICE_X25Y35         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.493    18.661    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X25Y35         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/C
                         clock pessimism              0.588    19.249    
                         clock uncertainty           -0.080    19.169    
    SLICE_X25Y35         FDRE (Setup_fdre_C_D)        0.062    19.231    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         19.231    
                         arrival time                         -18.496    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.085ns  (logic 6.324ns (33.135%)  route 12.761ns (66.865%))
  Logic Levels:           28  (CARRY4=12 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 18.661 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.753    -0.606    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X38Y40         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.088 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/Q
                         net (fo=2, routed)           1.516     1.428    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[19]
    SLICE_X19Y33         LUT3 (Prop_lut3_I1_O)        0.152     1.580 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[19]_INST_0/O
                         net (fo=13, routed)          0.962     2.542    RV32I_pipelined_i/ALU_0/U0/B[19]
    SLICE_X20Y31         LUT2 (Prop_lut2_I0_O)        0.332     2.874 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     2.874    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.407 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.407    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.524 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.418     4.943    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X18Y34         LUT5 (Prop_lut5_I3_O)        0.152     5.095 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.436     5.531    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.857 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.782     6.639    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.763 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.599     7.362    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.603     8.089    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.213 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.759     8.972    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.498 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.498    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.811 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.768    10.579    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.332    10.911 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.668    11.579    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I4_O)        0.326    11.905 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.452    12.357    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.481 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.107    13.588    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X18Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.712 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.299    14.011    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I4_O)        0.124    14.135 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.289    14.425    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.549 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.472    15.020    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X21Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.144 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          1.026    16.170    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X24Y28         LUT6 (Prop_lut6_I2_O)        0.124    16.294 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.604    16.899    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X25Y28         LUT4 (Prop_lut4_I0_O)        0.124    17.023 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.023    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.573 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.573    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.687 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.687    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.801 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.801    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.915 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.915    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.029 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.029    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.143 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.143    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.257 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.257    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.480 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.480    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1_n_7
    SLICE_X25Y35         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.493    18.661    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X25Y35         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/C
                         clock pessimism              0.588    19.249    
                         clock uncertainty           -0.080    19.169    
    SLICE_X25Y35         FDRE (Setup_fdre_C_D)        0.062    19.231    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         19.231    
                         arrival time                         -18.480    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.753ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.082ns  (logic 6.321ns (33.125%)  route 12.761ns (66.875%))
  Logic Levels:           27  (CARRY4=11 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.753    -0.606    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X38Y40         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.088 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/Q
                         net (fo=2, routed)           1.516     1.428    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[19]
    SLICE_X19Y33         LUT3 (Prop_lut3_I1_O)        0.152     1.580 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[19]_INST_0/O
                         net (fo=13, routed)          0.962     2.542    RV32I_pipelined_i/ALU_0/U0/B[19]
    SLICE_X20Y31         LUT2 (Prop_lut2_I0_O)        0.332     2.874 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     2.874    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.407 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.407    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.524 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.418     4.943    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X18Y34         LUT5 (Prop_lut5_I3_O)        0.152     5.095 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.436     5.531    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.857 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.782     6.639    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.763 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.599     7.362    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.603     8.089    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.213 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.759     8.972    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.498 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.498    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.811 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.768    10.579    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.332    10.911 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.668    11.579    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I4_O)        0.326    11.905 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.452    12.357    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.481 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.107    13.588    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X18Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.712 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.299    14.011    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I4_O)        0.124    14.135 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.289    14.425    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.549 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.472    15.020    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X21Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.144 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          1.026    16.170    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X24Y28         LUT6 (Prop_lut6_I2_O)        0.124    16.294 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.604    16.899    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X25Y28         LUT4 (Prop_lut4_I0_O)        0.124    17.023 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.023    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.573 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.573    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.687 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.687    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.801 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.801    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.915 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.915    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.029 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.029    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.143 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.143    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.477 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.477    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_6
    SLICE_X25Y34         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.492    18.660    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X25Y34         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/C
                         clock pessimism              0.588    19.248    
                         clock uncertainty           -0.080    19.168    
    SLICE_X25Y34         FDRE (Setup_fdre_C_D)        0.062    19.230    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         19.230    
                         arrival time                         -18.477    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.774ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.061ns  (logic 6.300ns (33.051%)  route 12.761ns (66.949%))
  Logic Levels:           27  (CARRY4=11 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.753    -0.606    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X38Y40         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.088 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/Q
                         net (fo=2, routed)           1.516     1.428    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[19]
    SLICE_X19Y33         LUT3 (Prop_lut3_I1_O)        0.152     1.580 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[19]_INST_0/O
                         net (fo=13, routed)          0.962     2.542    RV32I_pipelined_i/ALU_0/U0/B[19]
    SLICE_X20Y31         LUT2 (Prop_lut2_I0_O)        0.332     2.874 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     2.874    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.407 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.407    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.524 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.418     4.943    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X18Y34         LUT5 (Prop_lut5_I3_O)        0.152     5.095 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.436     5.531    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.857 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.782     6.639    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.763 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.599     7.362    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.603     8.089    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.213 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.759     8.972    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.498 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.498    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.811 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.768    10.579    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.332    10.911 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.668    11.579    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I4_O)        0.326    11.905 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.452    12.357    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.481 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.107    13.588    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X18Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.712 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.299    14.011    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I4_O)        0.124    14.135 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.289    14.425    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.549 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.472    15.020    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X21Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.144 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          1.026    16.170    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X24Y28         LUT6 (Prop_lut6_I2_O)        0.124    16.294 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.604    16.899    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X25Y28         LUT4 (Prop_lut4_I0_O)        0.124    17.023 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.023    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.573 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.573    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.687 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.687    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.801 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.801    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.915 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.915    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.029 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.029    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.143 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.143    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.456 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.456    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_4
    SLICE_X25Y34         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.492    18.660    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X25Y34         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/C
                         clock pessimism              0.588    19.248    
                         clock uncertainty           -0.080    19.168    
    SLICE_X25Y34         FDRE (Setup_fdre_C_D)        0.062    19.230    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         19.230    
                         arrival time                         -18.456    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.848ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.987ns  (logic 6.226ns (32.790%)  route 12.761ns (67.210%))
  Logic Levels:           27  (CARRY4=11 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.753    -0.606    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X38Y40         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.088 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/Q
                         net (fo=2, routed)           1.516     1.428    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[19]
    SLICE_X19Y33         LUT3 (Prop_lut3_I1_O)        0.152     1.580 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[19]_INST_0/O
                         net (fo=13, routed)          0.962     2.542    RV32I_pipelined_i/ALU_0/U0/B[19]
    SLICE_X20Y31         LUT2 (Prop_lut2_I0_O)        0.332     2.874 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     2.874    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.407 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.407    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.524 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.418     4.943    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X18Y34         LUT5 (Prop_lut5_I3_O)        0.152     5.095 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.436     5.531    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.857 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.782     6.639    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.763 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.599     7.362    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.603     8.089    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.213 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.759     8.972    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.498 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.498    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.811 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.768    10.579    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.332    10.911 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.668    11.579    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I4_O)        0.326    11.905 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.452    12.357    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.481 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.107    13.588    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X18Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.712 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.299    14.011    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I4_O)        0.124    14.135 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.289    14.425    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.549 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.472    15.020    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X21Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.144 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          1.026    16.170    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X24Y28         LUT6 (Prop_lut6_I2_O)        0.124    16.294 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.604    16.899    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X25Y28         LUT4 (Prop_lut4_I0_O)        0.124    17.023 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.023    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.573 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.573    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.687 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.687    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.801 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.801    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.915 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.915    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.029 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.029    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.143 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.143    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.382 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.382    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_5
    SLICE_X25Y34         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.492    18.660    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X25Y34         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/C
                         clock pessimism              0.588    19.248    
                         clock uncertainty           -0.080    19.168    
    SLICE_X25Y34         FDRE (Setup_fdre_C_D)        0.062    19.230    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         19.230    
                         arrival time                         -18.382    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.864ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.971ns  (logic 6.210ns (32.733%)  route 12.761ns (67.267%))
  Logic Levels:           27  (CARRY4=11 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.753    -0.606    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X38Y40         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.088 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/Q
                         net (fo=2, routed)           1.516     1.428    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[19]
    SLICE_X19Y33         LUT3 (Prop_lut3_I1_O)        0.152     1.580 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[19]_INST_0/O
                         net (fo=13, routed)          0.962     2.542    RV32I_pipelined_i/ALU_0/U0/B[19]
    SLICE_X20Y31         LUT2 (Prop_lut2_I0_O)        0.332     2.874 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     2.874    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.407 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.407    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.524 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.418     4.943    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X18Y34         LUT5 (Prop_lut5_I3_O)        0.152     5.095 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.436     5.531    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.857 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.782     6.639    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.763 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.599     7.362    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.603     8.089    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.213 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.759     8.972    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.498 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.498    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.811 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.768    10.579    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.332    10.911 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.668    11.579    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I4_O)        0.326    11.905 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.452    12.357    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.481 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.107    13.588    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X18Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.712 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.299    14.011    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I4_O)        0.124    14.135 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.289    14.425    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.549 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.472    15.020    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X21Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.144 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          1.026    16.170    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X24Y28         LUT6 (Prop_lut6_I2_O)        0.124    16.294 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.604    16.899    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X25Y28         LUT4 (Prop_lut4_I0_O)        0.124    17.023 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.023    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.573 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.573    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.687 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.687    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.801 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.801    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.915 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.915    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.029 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.029    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.143 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.143    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.366 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.366    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_7
    SLICE_X25Y34         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.492    18.660    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X25Y34         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/C
                         clock pessimism              0.588    19.248    
                         clock uncertainty           -0.080    19.168    
    SLICE_X25Y34         FDRE (Setup_fdre_C_D)        0.062    19.230    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         19.230    
                         arrival time                         -18.366    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.866ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.968ns  (logic 6.207ns (32.723%)  route 12.761ns (67.277%))
  Logic Levels:           26  (CARRY4=10 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 18.659 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.753    -0.606    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X38Y40         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.088 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/Q
                         net (fo=2, routed)           1.516     1.428    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[19]
    SLICE_X19Y33         LUT3 (Prop_lut3_I1_O)        0.152     1.580 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[19]_INST_0/O
                         net (fo=13, routed)          0.962     2.542    RV32I_pipelined_i/ALU_0/U0/B[19]
    SLICE_X20Y31         LUT2 (Prop_lut2_I0_O)        0.332     2.874 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     2.874    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.407 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.407    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.524 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.418     4.943    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X18Y34         LUT5 (Prop_lut5_I3_O)        0.152     5.095 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.436     5.531    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.857 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.782     6.639    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.763 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.599     7.362    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.603     8.089    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.213 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.759     8.972    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.498 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.498    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.811 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.768    10.579    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.332    10.911 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.668    11.579    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I4_O)        0.326    11.905 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.452    12.357    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.481 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.107    13.588    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X18Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.712 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.299    14.011    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I4_O)        0.124    14.135 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.289    14.425    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.549 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.472    15.020    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X21Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.144 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          1.026    16.170    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X24Y28         LUT6 (Prop_lut6_I2_O)        0.124    16.294 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.604    16.899    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X25Y28         LUT4 (Prop_lut4_I0_O)        0.124    17.023 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.023    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.573 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.573    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.687 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.687    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.801 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.801    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.915 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.915    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.029 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.029    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.363 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.363    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_6
    SLICE_X25Y33         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.491    18.659    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X25Y33         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/C
                         clock pessimism              0.588    19.247    
                         clock uncertainty           -0.080    19.167    
    SLICE_X25Y33         FDRE (Setup_fdre_C_D)        0.062    19.229    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         19.229    
                         arrival time                         -18.363    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.887ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.947ns  (logic 6.186ns (32.648%)  route 12.761ns (67.352%))
  Logic Levels:           26  (CARRY4=10 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 18.659 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.753    -0.606    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X38Y40         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.088 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/Q
                         net (fo=2, routed)           1.516     1.428    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[19]
    SLICE_X19Y33         LUT3 (Prop_lut3_I1_O)        0.152     1.580 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[19]_INST_0/O
                         net (fo=13, routed)          0.962     2.542    RV32I_pipelined_i/ALU_0/U0/B[19]
    SLICE_X20Y31         LUT2 (Prop_lut2_I0_O)        0.332     2.874 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     2.874    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.407 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.407    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.524 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.418     4.943    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X18Y34         LUT5 (Prop_lut5_I3_O)        0.152     5.095 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.436     5.531    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.857 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.782     6.639    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.763 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.599     7.362    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.603     8.089    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.213 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.759     8.972    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.498 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.498    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.811 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.768    10.579    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.332    10.911 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.668    11.579    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I4_O)        0.326    11.905 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.452    12.357    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.481 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.107    13.588    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X18Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.712 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.299    14.011    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I4_O)        0.124    14.135 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.289    14.425    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.549 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.472    15.020    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X21Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.144 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          1.026    16.170    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X24Y28         LUT6 (Prop_lut6_I2_O)        0.124    16.294 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.604    16.899    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X25Y28         LUT4 (Prop_lut4_I0_O)        0.124    17.023 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.023    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.573 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.573    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.687 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.687    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.801 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.801    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.915 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.915    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.029 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.029    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.342 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.342    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_4
    SLICE_X25Y33         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.491    18.659    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X25Y33         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/C
                         clock pessimism              0.588    19.247    
                         clock uncertainty           -0.080    19.167    
    SLICE_X25Y33         FDRE (Setup_fdre_C_D)        0.062    19.229    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         19.229    
                         arrival time                         -18.342    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.873ns  (logic 6.112ns (32.384%)  route 12.761ns (67.616%))
  Logic Levels:           26  (CARRY4=10 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 18.659 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.753    -0.606    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X38Y40         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518    -0.088 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[19]/Q
                         net (fo=2, routed)           1.516     1.428    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[19]
    SLICE_X19Y33         LUT3 (Prop_lut3_I1_O)        0.152     1.580 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[19]_INST_0/O
                         net (fo=13, routed)          0.962     2.542    RV32I_pipelined_i/ALU_0/U0/B[19]
    SLICE_X20Y31         LUT2 (Prop_lut2_I0_O)        0.332     2.874 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7/O
                         net (fo=1, routed)           0.000     2.874    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_i_7_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.407 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.407    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.524 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.418     4.943    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X18Y34         LUT5 (Prop_lut5_I3_O)        0.152     5.095 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.436     5.531    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.857 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           0.782     6.639    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.763 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.599     7.362    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.486 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.603     8.089    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.213 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.759     8.972    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.498 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.498    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.811 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/O[3]
                         net (fo=1, routed)           0.768    10.579    RV32I_pipelined_i/ALU_0/U0/operation4[20]
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.332    10.911 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.668    11.579    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_6_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I4_O)        0.326    11.905 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.452    12.357    RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0_i_1_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.481 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[20]_INST_0/O
                         net (fo=2, routed)           1.107    13.588    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[20]
    SLICE_X18Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.712 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.299    14.011    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I4_O)        0.124    14.135 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.289    14.425    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.549 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.472    15.020    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X21Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.144 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          1.026    16.170    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X24Y28         LUT6 (Prop_lut6_I2_O)        0.124    16.294 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.604    16.899    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X25Y28         LUT4 (Prop_lut4_I0_O)        0.124    17.023 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.023    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.573 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.573    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.687 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.687    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.801 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.801    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.915 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.915    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.029 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.029    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.268 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.268    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_5
    SLICE_X25Y33         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        1.491    18.659    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X25Y33         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/C
                         clock pessimism              0.588    19.247    
                         clock uncertainty           -0.080    19.167    
    SLICE_X25Y33         FDRE (Setup_fdre_C_D)        0.062    19.229    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         19.229    
                         arrival time                         -18.268    
  -------------------------------------------------------------------
                         slack                                  0.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.141ns (59.832%)  route 0.095ns (40.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.552    -0.509    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X25Y28         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[3]/Q
                         net (fo=36, routed)          0.095    -0.273    RV32I_pipelined_i/stage_FD_0/U0/PC[3]
    SLICE_X25Y28         FDRE                                         r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.818    -0.745    RV32I_pipelined_i/stage_FD_0/U0/clk
    SLICE_X25Y28         FDRE                                         r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[3]/C
                         clock pessimism              0.236    -0.509    
                         clock uncertainty            0.080    -0.429    
    SLICE_X25Y28         FDRE (Hold_fdre_C_D)         0.076    -0.353    RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.406%)  route 0.257ns (64.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.588    -0.473    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X36Y35         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[5]/Q
                         net (fo=1, routed)           0.257    -0.075    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB36_X2Y7          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.871    -0.692    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.422    
                         clock uncertainty            0.080    -0.342    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.159    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.561    -0.500    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X33Y35         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.128    -0.372 r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[11]/Q
                         net (fo=1, routed)           0.059    -0.313    RV32I_pipelined_i/stage_MW_0/U0/output_bus_EM[11]
    SLICE_X32Y35         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.828    -0.735    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X32Y35         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[11]/C
                         clock pessimism              0.248    -0.487    
                         clock uncertainty            0.080    -0.407    
    SLICE_X32Y35         FDRE (Hold_fdre_C_D)         0.009    -0.398    RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/instruction_DE_reg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.642%)  route 0.132ns (48.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.564    -0.497    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X17Y42         FDSE                                         r  RV32I_pipelined_i/stage_DE_0/U0/instruction_DE_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDSE (Prop_fdse_C_Q)         0.141    -0.356 r  RV32I_pipelined_i/stage_DE_0/U0/instruction_DE_reg_reg[4]/Q
                         net (fo=2, routed)           0.132    -0.224    RV32I_pipelined_i/stage_EM_0/U0/instruction_DE[4]
    SLICE_X14Y43         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.833    -0.730    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X14Y43         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[4]/C
                         clock pessimism              0.269    -0.461    
                         clock uncertainty            0.080    -0.381    
    SLICE_X14Y43         FDRE (Hold_fdre_C_D)         0.070    -0.311    RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/pc_DE_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.559    -0.502    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X29Y32         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/pc_DE_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  RV32I_pipelined_i/stage_DE_0/U0/pc_DE_reg_reg[19]/Q
                         net (fo=5, routed)           0.122    -0.239    RV32I_pipelined_i/stage_EM_0/U0/PC_DE[19]
    SLICE_X29Y33         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.826    -0.737    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X29Y33         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[19]/C
                         clock pessimism              0.250    -0.487    
                         clock uncertainty            0.080    -0.407    
    SLICE_X29Y33         FDRE (Hold_fdre_C_D)         0.075    -0.332    RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.222%)  route 0.124ns (46.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.561    -0.500    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X26Y34         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[20]/Q
                         net (fo=1, routed)           0.124    -0.235    RV32I_pipelined_i/stage_MW_0/U0/output_bus_EM[20]
    SLICE_X26Y36         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.828    -0.735    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X26Y36         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[20]/C
                         clock pessimism              0.250    -0.485    
                         clock uncertainty            0.080    -0.405    
    SLICE_X26Y36         FDRE (Hold_fdre_C_D)         0.075    -0.330    RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[20]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/instruction_DE_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.564    -0.497    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X17Y42         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/instruction_DE_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  RV32I_pipelined_i/stage_DE_0/U0/instruction_DE_reg_reg[6]/Q
                         net (fo=2, routed)           0.122    -0.234    RV32I_pipelined_i/stage_EM_0/U0/instruction_DE[6]
    SLICE_X17Y43         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.833    -0.730    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X17Y43         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[6]/C
                         clock pessimism              0.250    -0.480    
                         clock uncertainty            0.080    -0.400    
    SLICE_X17Y43         FDRE (Hold_fdre_C_D)         0.070    -0.330    RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.831%)  route 0.107ns (43.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.552    -0.509    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X25Y28         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[2]/Q
                         net (fo=38, routed)          0.107    -0.261    RV32I_pipelined_i/stage_FD_0/U0/PC[2]
    SLICE_X25Y28         FDRE                                         r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.818    -0.745    RV32I_pipelined_i/stage_FD_0/U0/clk
    SLICE_X25Y28         FDRE                                         r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[2]/C
                         clock pessimism              0.236    -0.509    
                         clock uncertainty            0.080    -0.429    
    SLICE_X25Y28         FDRE (Hold_fdre_C_D)         0.071    -0.358    RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.560    -0.501    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X23Y38         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[30]/Q
                         net (fo=1, routed)           0.110    -0.250    RV32I_pipelined_i/stage_MW_0/U0/PC_EM[30]
    SLICE_X23Y38         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.828    -0.735    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X23Y38         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[30]/C
                         clock pessimism              0.234    -0.501    
                         clock uncertainty            0.080    -0.421    
    SLICE_X23Y38         FDRE (Hold_fdre_C_D)         0.072    -0.349    RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.561    -0.500    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X33Y34         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[9]/Q
                         net (fo=1, routed)           0.110    -0.249    RV32I_pipelined_i/stage_MW_0/U0/output_bus_EM[9]
    SLICE_X33Y34         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1772, routed)        0.827    -0.736    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X33Y34         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[9]/C
                         clock pessimism              0.236    -0.500    
                         clock uncertainty            0.080    -0.420    
    SLICE_X33Y34         FDRE (Hold_fdre_C_D)         0.072    -0.348    RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.099    





