ARM GAS  /tmp/cckjesMY.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"adc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/adc.c"
  18              		.section	.text.MX_ADC1_Init,"ax",%progbits
  19              		.align	1
  20              		.global	MX_ADC1_Init
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_ADC1_Init:
  26              	.LFB65:
   1:Core/Src/adc.c **** /* USER CODE BEGIN Header */
   2:Core/Src/adc.c **** /**
   3:Core/Src/adc.c ****   ******************************************************************************
   4:Core/Src/adc.c ****   * @file    adc.c
   5:Core/Src/adc.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/adc.c ****   *          of the ADC instances.
   7:Core/Src/adc.c ****   ******************************************************************************
   8:Core/Src/adc.c ****   * @attention
   9:Core/Src/adc.c ****   *
  10:Core/Src/adc.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/adc.c ****   * All rights reserved.
  12:Core/Src/adc.c ****   *
  13:Core/Src/adc.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/adc.c ****   * in the root directory of this software component.
  15:Core/Src/adc.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/adc.c ****   *
  17:Core/Src/adc.c ****   ******************************************************************************
  18:Core/Src/adc.c ****   */
  19:Core/Src/adc.c **** /* USER CODE END Header */
  20:Core/Src/adc.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/adc.c **** #include "adc.h"
  22:Core/Src/adc.c **** 
  23:Core/Src/adc.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/adc.c **** 
  25:Core/Src/adc.c **** /* USER CODE END 0 */
  26:Core/Src/adc.c **** 
  27:Core/Src/adc.c **** ADC_HandleTypeDef hadc1;
  28:Core/Src/adc.c **** 
  29:Core/Src/adc.c **** /* ADC1 init function */
  30:Core/Src/adc.c **** void MX_ADC1_Init(void)
  31:Core/Src/adc.c **** {
  27              		.loc 1 31 1 view -0
ARM GAS  /tmp/cckjesMY.s 			page 2


  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 16
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              		.cfi_def_cfa_offset 4
  33              		.cfi_offset 14, -4
  34 0002 85B0     		sub	sp, sp, #20
  35              		.cfi_def_cfa_offset 24
  32:Core/Src/adc.c **** 
  33:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_Init 0 */
  34:Core/Src/adc.c **** 
  35:Core/Src/adc.c ****   /* USER CODE END ADC1_Init 0 */
  36:Core/Src/adc.c **** 
  37:Core/Src/adc.c ****   ADC_ChannelConfTypeDef sConfig = {0};
  36              		.loc 1 37 3 view .LVU1
  37              		.loc 1 37 26 is_stmt 0 view .LVU2
  38 0004 0023     		movs	r3, #0
  39 0006 0193     		str	r3, [sp, #4]
  40 0008 0293     		str	r3, [sp, #8]
  41 000a 0393     		str	r3, [sp, #12]
  38:Core/Src/adc.c **** 
  39:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_Init 1 */
  40:Core/Src/adc.c **** 
  41:Core/Src/adc.c ****   /* USER CODE END ADC1_Init 1 */
  42:Core/Src/adc.c **** 
  43:Core/Src/adc.c ****   /** Common config
  44:Core/Src/adc.c ****   */
  45:Core/Src/adc.c ****   hadc1.Instance = ADC1;
  42              		.loc 1 45 3 is_stmt 1 view .LVU3
  43              		.loc 1 45 18 is_stmt 0 view .LVU4
  44 000c 1848     		ldr	r0, .L9
  45 000e 194A     		ldr	r2, .L9+4
  46 0010 0260     		str	r2, [r0]
  46:Core/Src/adc.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
  47              		.loc 1 46 3 is_stmt 1 view .LVU5
  48              		.loc 1 46 27 is_stmt 0 view .LVU6
  49 0012 4FF48072 		mov	r2, #256
  50 0016 8260     		str	r2, [r0, #8]
  47:Core/Src/adc.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
  51              		.loc 1 47 3 is_stmt 1 view .LVU7
  52              		.loc 1 47 33 is_stmt 0 view .LVU8
  53 0018 0373     		strb	r3, [r0, #12]
  48:Core/Src/adc.c ****   hadc1.Init.DiscontinuousConvMode = ENABLE;
  54              		.loc 1 48 3 is_stmt 1 view .LVU9
  55              		.loc 1 48 36 is_stmt 0 view .LVU10
  56 001a 0122     		movs	r2, #1
  57 001c 0275     		strb	r2, [r0, #20]
  49:Core/Src/adc.c ****   hadc1.Init.NbrOfDiscConversion = 1;
  58              		.loc 1 49 3 is_stmt 1 view .LVU11
  59              		.loc 1 49 34 is_stmt 0 view .LVU12
  60 001e 8261     		str	r2, [r0, #24]
  50:Core/Src/adc.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  61              		.loc 1 50 3 is_stmt 1 view .LVU13
  62              		.loc 1 50 31 is_stmt 0 view .LVU14
  63 0020 4FF46022 		mov	r2, #917504
  64 0024 C261     		str	r2, [r0, #28]
  51:Core/Src/adc.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
ARM GAS  /tmp/cckjesMY.s 			page 3


  65              		.loc 1 51 3 is_stmt 1 view .LVU15
  66              		.loc 1 51 24 is_stmt 0 view .LVU16
  67 0026 4360     		str	r3, [r0, #4]
  52:Core/Src/adc.c ****   hadc1.Init.NbrOfConversion = 2;
  68              		.loc 1 52 3 is_stmt 1 view .LVU17
  69              		.loc 1 52 30 is_stmt 0 view .LVU18
  70 0028 0223     		movs	r3, #2
  71 002a 0361     		str	r3, [r0, #16]
  53:Core/Src/adc.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
  72              		.loc 1 53 3 is_stmt 1 view .LVU19
  73              		.loc 1 53 7 is_stmt 0 view .LVU20
  74 002c FFF7FEFF 		bl	HAL_ADC_Init
  75              	.LVL0:
  76              		.loc 1 53 6 view .LVU21
  77 0030 A8B9     		cbnz	r0, .L6
  78              	.L2:
  54:Core/Src/adc.c ****   {
  55:Core/Src/adc.c ****     Error_Handler();
  56:Core/Src/adc.c ****   }
  57:Core/Src/adc.c **** 
  58:Core/Src/adc.c ****   /** Configure Regular Channel
  59:Core/Src/adc.c ****   */
  60:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_0;
  79              		.loc 1 60 3 is_stmt 1 view .LVU22
  80              		.loc 1 60 19 is_stmt 0 view .LVU23
  81 0032 0023     		movs	r3, #0
  82 0034 0193     		str	r3, [sp, #4]
  61:Core/Src/adc.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
  83              		.loc 1 61 3 is_stmt 1 view .LVU24
  84              		.loc 1 61 16 is_stmt 0 view .LVU25
  85 0036 0122     		movs	r2, #1
  86 0038 0292     		str	r2, [sp, #8]
  62:Core/Src/adc.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
  87              		.loc 1 62 3 is_stmt 1 view .LVU26
  88              		.loc 1 62 24 is_stmt 0 view .LVU27
  89 003a 0393     		str	r3, [sp, #12]
  63:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
  90              		.loc 1 63 3 is_stmt 1 view .LVU28
  91              		.loc 1 63 7 is_stmt 0 view .LVU29
  92 003c 01A9     		add	r1, sp, #4
  93 003e 0C48     		ldr	r0, .L9
  94 0040 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
  95              	.LVL1:
  96              		.loc 1 63 6 view .LVU30
  97 0044 70B9     		cbnz	r0, .L7
  98              	.L3:
  64:Core/Src/adc.c ****   {
  65:Core/Src/adc.c ****     Error_Handler();
  66:Core/Src/adc.c ****   }
  67:Core/Src/adc.c **** 
  68:Core/Src/adc.c ****   /** Configure Regular Channel
  69:Core/Src/adc.c ****   */
  70:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_1;
  99              		.loc 1 70 3 is_stmt 1 view .LVU31
 100              		.loc 1 70 19 is_stmt 0 view .LVU32
 101 0046 0123     		movs	r3, #1
 102 0048 0193     		str	r3, [sp, #4]
ARM GAS  /tmp/cckjesMY.s 			page 4


  71:Core/Src/adc.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 103              		.loc 1 71 3 is_stmt 1 view .LVU33
 104              		.loc 1 71 16 is_stmt 0 view .LVU34
 105 004a 0223     		movs	r3, #2
 106 004c 0293     		str	r3, [sp, #8]
  72:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 107              		.loc 1 72 3 is_stmt 1 view .LVU35
 108              		.loc 1 72 7 is_stmt 0 view .LVU36
 109 004e 01A9     		add	r1, sp, #4
 110 0050 0748     		ldr	r0, .L9
 111 0052 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 112              	.LVL2:
 113              		.loc 1 72 6 view .LVU37
 114 0056 40B9     		cbnz	r0, .L8
 115              	.L1:
  73:Core/Src/adc.c ****   {
  74:Core/Src/adc.c ****     Error_Handler();
  75:Core/Src/adc.c ****   }
  76:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_Init 2 */
  77:Core/Src/adc.c **** 
  78:Core/Src/adc.c ****   /* USER CODE END ADC1_Init 2 */
  79:Core/Src/adc.c **** 
  80:Core/Src/adc.c **** }
 116              		.loc 1 80 1 view .LVU38
 117 0058 05B0     		add	sp, sp, #20
 118              		.cfi_remember_state
 119              		.cfi_def_cfa_offset 4
 120              		@ sp needed
 121 005a 5DF804FB 		ldr	pc, [sp], #4
 122              	.L6:
 123              		.cfi_restore_state
  55:Core/Src/adc.c ****   }
 124              		.loc 1 55 5 is_stmt 1 view .LVU39
 125 005e FFF7FEFF 		bl	Error_Handler
 126              	.LVL3:
 127 0062 E6E7     		b	.L2
 128              	.L7:
  65:Core/Src/adc.c ****   }
 129              		.loc 1 65 5 view .LVU40
 130 0064 FFF7FEFF 		bl	Error_Handler
 131              	.LVL4:
 132 0068 EDE7     		b	.L3
 133              	.L8:
  74:Core/Src/adc.c ****   }
 134              		.loc 1 74 5 view .LVU41
 135 006a FFF7FEFF 		bl	Error_Handler
 136              	.LVL5:
 137              		.loc 1 80 1 is_stmt 0 view .LVU42
 138 006e F3E7     		b	.L1
 139              	.L10:
 140              		.align	2
 141              	.L9:
 142 0070 00000000 		.word	hadc1
 143 0074 00240140 		.word	1073816576
 144              		.cfi_endproc
 145              	.LFE65:
 147              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
ARM GAS  /tmp/cckjesMY.s 			page 5


 148              		.align	1
 149              		.global	HAL_ADC_MspInit
 150              		.syntax unified
 151              		.thumb
 152              		.thumb_func
 154              	HAL_ADC_MspInit:
 155              	.LVL6:
 156              	.LFB66:
  81:Core/Src/adc.c **** 
  82:Core/Src/adc.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
  83:Core/Src/adc.c **** {
 157              		.loc 1 83 1 is_stmt 1 view -0
 158              		.cfi_startproc
 159              		@ args = 0, pretend = 0, frame = 24
 160              		@ frame_needed = 0, uses_anonymous_args = 0
 161              		.loc 1 83 1 is_stmt 0 view .LVU44
 162 0000 00B5     		push	{lr}
 163              		.cfi_def_cfa_offset 4
 164              		.cfi_offset 14, -4
 165 0002 87B0     		sub	sp, sp, #28
 166              		.cfi_def_cfa_offset 32
  84:Core/Src/adc.c **** 
  85:Core/Src/adc.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 167              		.loc 1 85 3 is_stmt 1 view .LVU45
 168              		.loc 1 85 20 is_stmt 0 view .LVU46
 169 0004 0023     		movs	r3, #0
 170 0006 0293     		str	r3, [sp, #8]
 171 0008 0393     		str	r3, [sp, #12]
 172 000a 0493     		str	r3, [sp, #16]
 173 000c 0593     		str	r3, [sp, #20]
  86:Core/Src/adc.c ****   if(adcHandle->Instance==ADC1)
 174              		.loc 1 86 3 is_stmt 1 view .LVU47
 175              		.loc 1 86 15 is_stmt 0 view .LVU48
 176 000e 0268     		ldr	r2, [r0]
 177              		.loc 1 86 5 view .LVU49
 178 0010 104B     		ldr	r3, .L15
 179 0012 9A42     		cmp	r2, r3
 180 0014 02D0     		beq	.L14
 181              	.LVL7:
 182              	.L11:
  87:Core/Src/adc.c ****   {
  88:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  89:Core/Src/adc.c **** 
  90:Core/Src/adc.c ****   /* USER CODE END ADC1_MspInit 0 */
  91:Core/Src/adc.c ****     /* ADC1 clock enable */
  92:Core/Src/adc.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
  93:Core/Src/adc.c **** 
  94:Core/Src/adc.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  95:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
  96:Core/Src/adc.c ****     PA0-WKUP     ------> ADC1_IN0
  97:Core/Src/adc.c ****     PA1     ------> ADC1_IN1
  98:Core/Src/adc.c ****     */
  99:Core/Src/adc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 100:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 101:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 102:Core/Src/adc.c **** 
 103:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
ARM GAS  /tmp/cckjesMY.s 			page 6


 104:Core/Src/adc.c **** 
 105:Core/Src/adc.c ****   /* USER CODE END ADC1_MspInit 1 */
 106:Core/Src/adc.c ****   }
 107:Core/Src/adc.c **** }
 183              		.loc 1 107 1 view .LVU50
 184 0016 07B0     		add	sp, sp, #28
 185              		.cfi_remember_state
 186              		.cfi_def_cfa_offset 4
 187              		@ sp needed
 188 0018 5DF804FB 		ldr	pc, [sp], #4
 189              	.LVL8:
 190              	.L14:
 191              		.cfi_restore_state
  92:Core/Src/adc.c **** 
 192              		.loc 1 92 5 is_stmt 1 view .LVU51
 193              	.LBB2:
  92:Core/Src/adc.c **** 
 194              		.loc 1 92 5 view .LVU52
  92:Core/Src/adc.c **** 
 195              		.loc 1 92 5 view .LVU53
 196 001c 03F56C43 		add	r3, r3, #60416
 197 0020 9A69     		ldr	r2, [r3, #24]
 198 0022 42F40072 		orr	r2, r2, #512
 199 0026 9A61     		str	r2, [r3, #24]
  92:Core/Src/adc.c **** 
 200              		.loc 1 92 5 view .LVU54
 201 0028 9A69     		ldr	r2, [r3, #24]
 202 002a 02F40072 		and	r2, r2, #512
 203 002e 0092     		str	r2, [sp]
  92:Core/Src/adc.c **** 
 204              		.loc 1 92 5 view .LVU55
 205 0030 009A     		ldr	r2, [sp]
 206              	.LBE2:
  92:Core/Src/adc.c **** 
 207              		.loc 1 92 5 view .LVU56
  94:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 208              		.loc 1 94 5 view .LVU57
 209              	.LBB3:
  94:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 210              		.loc 1 94 5 view .LVU58
  94:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 211              		.loc 1 94 5 view .LVU59
 212 0032 9A69     		ldr	r2, [r3, #24]
 213 0034 42F00402 		orr	r2, r2, #4
 214 0038 9A61     		str	r2, [r3, #24]
  94:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 215              		.loc 1 94 5 view .LVU60
 216 003a 9B69     		ldr	r3, [r3, #24]
 217 003c 03F00403 		and	r3, r3, #4
 218 0040 0193     		str	r3, [sp, #4]
  94:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 219              		.loc 1 94 5 view .LVU61
 220 0042 019B     		ldr	r3, [sp, #4]
 221              	.LBE3:
  94:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 222              		.loc 1 94 5 view .LVU62
  99:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
ARM GAS  /tmp/cckjesMY.s 			page 7


 223              		.loc 1 99 5 view .LVU63
  99:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 224              		.loc 1 99 25 is_stmt 0 view .LVU64
 225 0044 0323     		movs	r3, #3
 226 0046 0293     		str	r3, [sp, #8]
 100:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 227              		.loc 1 100 5 is_stmt 1 view .LVU65
 100:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 228              		.loc 1 100 26 is_stmt 0 view .LVU66
 229 0048 0393     		str	r3, [sp, #12]
 101:Core/Src/adc.c **** 
 230              		.loc 1 101 5 is_stmt 1 view .LVU67
 231 004a 02A9     		add	r1, sp, #8
 232 004c 0248     		ldr	r0, .L15+4
 233              	.LVL9:
 101:Core/Src/adc.c **** 
 234              		.loc 1 101 5 is_stmt 0 view .LVU68
 235 004e FFF7FEFF 		bl	HAL_GPIO_Init
 236              	.LVL10:
 237              		.loc 1 107 1 view .LVU69
 238 0052 E0E7     		b	.L11
 239              	.L16:
 240              		.align	2
 241              	.L15:
 242 0054 00240140 		.word	1073816576
 243 0058 00080140 		.word	1073809408
 244              		.cfi_endproc
 245              	.LFE66:
 247              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 248              		.align	1
 249              		.global	HAL_ADC_MspDeInit
 250              		.syntax unified
 251              		.thumb
 252              		.thumb_func
 254              	HAL_ADC_MspDeInit:
 255              	.LVL11:
 256              	.LFB67:
 108:Core/Src/adc.c **** 
 109:Core/Src/adc.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
 110:Core/Src/adc.c **** {
 257              		.loc 1 110 1 is_stmt 1 view -0
 258              		.cfi_startproc
 259              		@ args = 0, pretend = 0, frame = 0
 260              		@ frame_needed = 0, uses_anonymous_args = 0
 261              		.loc 1 110 1 is_stmt 0 view .LVU71
 262 0000 08B5     		push	{r3, lr}
 263              		.cfi_def_cfa_offset 8
 264              		.cfi_offset 3, -8
 265              		.cfi_offset 14, -4
 111:Core/Src/adc.c **** 
 112:Core/Src/adc.c ****   if(adcHandle->Instance==ADC1)
 266              		.loc 1 112 3 is_stmt 1 view .LVU72
 267              		.loc 1 112 15 is_stmt 0 view .LVU73
 268 0002 0268     		ldr	r2, [r0]
 269              		.loc 1 112 5 view .LVU74
 270 0004 064B     		ldr	r3, .L21
 271 0006 9A42     		cmp	r2, r3
ARM GAS  /tmp/cckjesMY.s 			page 8


 272 0008 00D0     		beq	.L20
 273              	.LVL12:
 274              	.L17:
 113:Core/Src/adc.c ****   {
 114:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 115:Core/Src/adc.c **** 
 116:Core/Src/adc.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 117:Core/Src/adc.c ****     /* Peripheral clock disable */
 118:Core/Src/adc.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 119:Core/Src/adc.c **** 
 120:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 121:Core/Src/adc.c ****     PA0-WKUP     ------> ADC1_IN0
 122:Core/Src/adc.c ****     PA1     ------> ADC1_IN1
 123:Core/Src/adc.c ****     */
 124:Core/Src/adc.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
 125:Core/Src/adc.c **** 
 126:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 127:Core/Src/adc.c **** 
 128:Core/Src/adc.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 129:Core/Src/adc.c ****   }
 130:Core/Src/adc.c **** }
 275              		.loc 1 130 1 view .LVU75
 276 000a 08BD     		pop	{r3, pc}
 277              	.LVL13:
 278              	.L20:
 118:Core/Src/adc.c **** 
 279              		.loc 1 118 5 is_stmt 1 view .LVU76
 280 000c 054A     		ldr	r2, .L21+4
 281 000e 9369     		ldr	r3, [r2, #24]
 282 0010 23F40073 		bic	r3, r3, #512
 283 0014 9361     		str	r3, [r2, #24]
 124:Core/Src/adc.c **** 
 284              		.loc 1 124 5 view .LVU77
 285 0016 0321     		movs	r1, #3
 286 0018 0348     		ldr	r0, .L21+8
 287              	.LVL14:
 124:Core/Src/adc.c **** 
 288              		.loc 1 124 5 is_stmt 0 view .LVU78
 289 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 290              	.LVL15:
 291              		.loc 1 130 1 view .LVU79
 292 001e F4E7     		b	.L17
 293              	.L22:
 294              		.align	2
 295              	.L21:
 296 0020 00240140 		.word	1073816576
 297 0024 00100240 		.word	1073876992
 298 0028 00080140 		.word	1073809408
 299              		.cfi_endproc
 300              	.LFE67:
 302              		.global	hadc1
 303              		.section	.bss.hadc1,"aw",%nobits
 304              		.align	2
 307              	hadc1:
 308 0000 00000000 		.space	48
 308      00000000 
 308      00000000 
ARM GAS  /tmp/cckjesMY.s 			page 9


 308      00000000 
 308      00000000 
 309              		.text
 310              	.Letext0:
 311              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 312              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 313              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 314              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 315              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 316              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 317              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 318              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_adc.h"
 319              		.file 10 "Core/Inc/adc.h"
 320              		.file 11 "Core/Inc/main.h"
ARM GAS  /tmp/cckjesMY.s 			page 10


DEFINED SYMBOLS
                            *ABS*:0000000000000000 adc.c
     /tmp/cckjesMY.s:19     .text.MX_ADC1_Init:0000000000000000 $t
     /tmp/cckjesMY.s:25     .text.MX_ADC1_Init:0000000000000000 MX_ADC1_Init
     /tmp/cckjesMY.s:142    .text.MX_ADC1_Init:0000000000000070 $d
     /tmp/cckjesMY.s:307    .bss.hadc1:0000000000000000 hadc1
     /tmp/cckjesMY.s:148    .text.HAL_ADC_MspInit:0000000000000000 $t
     /tmp/cckjesMY.s:154    .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
     /tmp/cckjesMY.s:242    .text.HAL_ADC_MspInit:0000000000000054 $d
     /tmp/cckjesMY.s:248    .text.HAL_ADC_MspDeInit:0000000000000000 $t
     /tmp/cckjesMY.s:254    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
     /tmp/cckjesMY.s:296    .text.HAL_ADC_MspDeInit:0000000000000020 $d
     /tmp/cckjesMY.s:304    .bss.hadc1:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_ADC_Init
HAL_ADC_ConfigChannel
Error_Handler
HAL_GPIO_Init
HAL_GPIO_DeInit
