`timescale 1ns / 1ps


module datapath(
    input clk,          // æ—¶é’Ÿä¿¡å·
    input rst,          // 
    input [31:0] instr, //32ä½æŒ‡ä»?
    input memtoreg,     //å›å†™çš„æ•°æ®æ¥è‡ªäº ALU è®¡ç®—çš„ç»“æ?/å­˜å‚¨å™¨è¯»å–çš„æ•°æ®
    input pcsrc,        //å›å†™çš„æ•°æ®æ¥è‡ªäº ALU è®¡ç®—çš„ç»“æ?/å­˜å‚¨å™¨è¯»å–çš„æ•°æ®
    input alusrc,       //é€å…¥ ALU B ç«¯å£çš„å?¼æ˜¯ç«‹å³æ•°çš„ 32ä½æ‰©å±?/å¯„å­˜å™¨å †è¯»å–çš„å??
    input regdst,       //é€å…¥ ALU B ç«¯å£çš„å?¼æ˜¯ç«‹å³æ•°çš„ 32ä½æ‰©å±?/å¯„å­˜å™¨å †è¯»å–çš„å??
    input regwrite,     //æ˜¯å¦éœ?è¦å†™å¯„å­˜å™¨å †
    input jump,         //æ˜¯å¦ä¸? jump æŒ‡ä»¤        
    input [2:0] alucontrol,     //ALU æ§åˆ¶ä¿¡å·ï¼Œä»£è¡¨ä¸åŒçš„è¿ç®—ç±»å‹
    input [31:0] readdata,      //å†…å­˜è¯»å–æ•°æ®
    output zero,                //è®¡ç®—ç»“æœæ˜¯å¦ä¸ºé›¶
    output [31:0] pc,           //pc
    output [31:0] aluout,       //aluè®¡ç®—ç»“æœ
    output [31:0] writedata,     //å†™å…¥å†…å­˜æ•°æ®
    output wire [31:0] result
    );

    wire [31:0] newpc1, newpc2, pcplus4;
    wire [31:0] pcbranch;
    wire [31:0] srcA, srcB;
    wire [4:0] writereg;           
    wire [31:0] signimm, signimm_sl2;
    // wire [31:0] result;             
    
    assign pcplus4 = pc + 32'h4;

    // å–æŒ‡ä»?
    mux2 #(32) pc_mux1(.a(pcplus4), .b(pcbranch), .f(pcsrc), .c(newpc1));
    mux2 #(32) pc_mux2(.a(newpc1), .b({pcplus4[31:28], instr[25:0], 2'b00}), .f(jump), .c(newpc2));
    
    pc p(
        .clk(clk), 
        .rst(rst),
        .newpc(newpc2), 
        .pc(pc)
    );


    // æŒ‡ä»¤è¯‘ç 
    mux2 #(5) reg_mux(.a(instr[20:16]), .b(instr[15:11]), .f(regdst), .c(writereg));

    regfile rf( 
        .clk(clk),
        .we3(regwrite), 
        .ra1(instr[25:21]), 
        .ra2(instr[20:16]), 
        .wa3(writereg), 
        .wd3(result),
        .rd1(srcA), 
        .rd2(writedata)
    );

    assign signimm = {{16{instr[15]}}, instr[15:0]};
    sl2 sl2(.a(signimm), .y(signimm_sl2));
    adder branch_add(.a(signimm_sl2), .b(pcplus4), .y(pcbranch));


    // è®¡ç®—æ‰§è¡Œ
    mux2 #(32) src_mux(.a(writedata), .b(signimm), .f(alusrc), .c(srcB));
    alu #(32) alu(.A(srcA), .B(srcB), .F(alucontrol), .result(aluout));
    assign zero = aluout == 32'b0;
    

    // å†…å­˜è®¿é—®

    // å›å†™
    mux2 #(32) result_mux(.a(aluout), .b(readdata), .f(memtoreg), .c(result));


endmodule