<?xml version="1.0" encoding="UTF-8"?>
<module id="i2c" HW_revision="">
    <register id="MSA" width="32" offset="0x0" description="">
        <bitfield id="SA" description="I2C Slave Address" begin="7" end="1" width="7" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MCS" width="32" offset="0x4" description="">
    </register>
    <register id="MDR" width="32" offset="0x8" description="">
        <bitfield id="DATA" description="Data Transferred" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MTPR" width="32" offset="0xC" description="">
        <bitfield id="TPR" description="SCL Clock Period" begin="6" end="0" width="7" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MIMR" width="32" offset="0x10" description="">
    </register>
    <register id="MRIS" width="32" offset="0x14" description="">
    </register>
    <register id="MMIS" width="32" offset="0x18" description="">
    </register>
    <register id="MICR" width="32" offset="0x1C" description="">
    </register>
    <register id="MCR" width="32" offset="0x20" description="">
    </register>
    <register id="MCLKOCNT" width="32" offset="0x24" description="">
        <bitfield id="CNTL" description="I2C Master Count" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MBMON" width="32" offset="0x2C" description="">
    </register>
    <register id="MBLEN" width="32" offset="0x30" description="">
        <bitfield id="CNTL" description="I2C Burst Length" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MBCNT" width="32" offset="0x34" description="">
        <bitfield id="CNTL" description="I2C Master Burst Count" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="SOAR" width="32" offset="0x800" description="">
        <bitfield id="OAR" description="I2C Slave Own Address" begin="6" end="0" width="7" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="SCSR" width="32" offset="0x804" description="">
    </register>
    <register id="SDR" width="32" offset="0x808" description="">
        <bitfield id="DATA" description="Data for Transfer" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="SIMR" width="32" offset="0x80C" description="">
    </register>
    <register id="SRIS" width="32" offset="0x810" description="">
    </register>
    <register id="SMIS" width="32" offset="0x814" description="">
    </register>
    <register id="SICR" width="32" offset="0x818" description="">
    </register>
    <register id="SOAR2" width="32" offset="0x81C" description="">
        <bitfield id="OAR2" description="I2C Slave Own Address 2" begin="6" end="0" width="7" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="SACKCTL" width="32" offset="0x820" description="">
    </register>
    <register id="FIFODATA" width="32" offset="0xF00" description="">
        <bitfield id="DATA" description="I2C FIFO Data Byte" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="FIFOCTL" width="32" offset="0xF04" description="">
        <bitfield id="RXTRIG" description="RX FIFO Trigger" begin="18" end="16" width="3" rwaccess="R/W">
        </bitfield>
        <bitfield id="TXTRIG" description="TX FIFO Trigger" begin="2" end="0" width="3" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="FIFOSTATUS" width="32" offset="0xF08" description="">
    </register>
    <register id="OBSMUXSEL0" width="32" offset="0xF80" description="">
        <bitfield id="LN3" description="Observation Mux Lane 3" begin="26" end="24" width="3" rwaccess="R/W">
        </bitfield>
        <bitfield id="LN2" description="Observation Mux Lane 2" begin="18" end="16" width="3" rwaccess="R/W">
        </bitfield>
        <bitfield id="LN1" description="Observation Mux Lane 1" begin="10" end="8" width="3" rwaccess="R/W">
        </bitfield>
        <bitfield id="LN0" description="Observation Mux Lane 0" begin="2" end="0" width="3" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="OBSMUXSEL1" width="32" offset="0xF84" description="">
        <bitfield id="LN7" description="Observation Mux Lane 7" begin="26" end="24" width="3" rwaccess="R/W">
        </bitfield>
        <bitfield id="LN6" description="Observation Mux Lane 6" begin="18" end="16" width="3" rwaccess="R/W">
        </bitfield>
        <bitfield id="LN5" description="Observation Mux Lane 5" begin="10" end="8" width="3" rwaccess="R/W">
        </bitfield>
        <bitfield id="LN4" description="Observation Mux Lane 4" begin="2" end="0" width="3" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MUXROUTE" width="32" offset="0xF88" description="">
        <bitfield id="LN7ROUTE" description="Lane 7 output is routed to the lane pointed to by the offset in this bit field" begin="30" end="28" width="3" rwaccess="R/W">
        </bitfield>
        <bitfield id="LN6ROUTE" description="Lane 6 output is routed to the lane pointed to by the offset in this bit field" begin="26" end="24" width="3" rwaccess="R/W">
        </bitfield>
        <bitfield id="LN5ROUTE" description="Lane 5 output is routed to the lane pointed to by the offset in this bit field" begin="22" end="20" width="3" rwaccess="R/W">
        </bitfield>
        <bitfield id="LN4ROUTE" description="Lane 4 output is routed to the lane pointed to by the offset in this bit field" begin="18" end="16" width="3" rwaccess="R/W">
        </bitfield>
        <bitfield id="LN3ROUTE" description="Lane 3 output is routed to the lane pointed to by the offset in this bit field" begin="14" end="12" width="3" rwaccess="R/W">
        </bitfield>
        <bitfield id="LN2ROUTE" description="Lane 2 output is routed to the lane pointed to by the offset in this bit field" begin="10" end="8" width="3" rwaccess="R/W">
        </bitfield>
        <bitfield id="LN1ROUTE" description="Lane 1 output is routed to the lane pointed to by the offset in this bit field" begin="6" end="4" width="3" rwaccess="R/W">
        </bitfield>
        <bitfield id="LN0ROUTE" description="Lane 0 output is routed to the lane pointed to by the offset in this bit field" begin="2" end="0" width="3" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="PV" width="32" offset="0xFB0" description="">
        <bitfield id="MAJOR" description="Major Revision" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="MINOR" description="Minor Revision" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="PP" width="32" offset="0xFC0" description="">
    </register>
    <register id="PC" width="32" offset="0xFC4" description="">
    </register>
    <register id="CC" width="32" offset="0xFC8" description="">
    </register>
</module>
