Library {
  Name			  "CurrentsLib"
  Version		  7.7
  MdlSubVersion		  0
  SavedCharacterEncoding  "windows-1252"
  LibraryType		  "BlockLibrary"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  MaxMDLFileLineLength	  120
  Created		  "Thu Aug 13 13:33:44 2009"
  Creator		  "jpalma"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "jpalma"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Mon Aug 13 12:19:55 2012"
  RTWModifiedTimeStamp	  266759859
  ModelVersionFormat	  "1.%<AutoIncrement:1090>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  on
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  on
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  RecordCoverage	  off
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.11.0"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.11.0"
	  StartTime		  "0.0"
	  StopTime		  "10.0"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "SingleTasking"
	  ConcurrentTasks	  off
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.11.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SignalLoggingSaveFormat "ModelDataLogs"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.11.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    7
	    Cell		    "BooleansAsBitfields"
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  off
	  BooleanDataType	  off
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	  AccelParallelForEachSubsystem	on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.11.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"none"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "none"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  SimStateOlderReleaseMsg "error"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "Warning"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.11.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  on
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.11.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  8
	  Version		  "1.11.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  9
	  Version		  "1.11.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    6
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  GenerateSLWebview	  off
	  GenerateCodeMetricsReport off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      10
	      Version		      "1.11.0"
	      Array {
		Type			"Cell"
		Dimension		19
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrFcnArg"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		Cell			"ReqsInCode"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      11
	      Version		      "1.11.0"
	      Array {
		Type			"Cell"
		Dimension		16
		Cell			"GeneratePreprocessorConditionals"
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"CPPClassGenCompliant"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"PortableWordSizes"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      FunctionExecutionProfile off
	      CodeExecutionProfiling  off
	      ERTCodeCoverageTool     "None"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      RTWCAPIRootIO	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition     [ 400, 210, 1280, 840 ] 
    }
    PropName		    "ConfigurationSets"
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Bias
      Bias		      "0"
      SaturateOnIntegerOverflow	on
    }
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
      PreserveConstantTs      off
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParamMin		      "[]"
      ParamMax		      "[]"
      ParamDataTypeStr	      "Inherit: Same as input"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      OutputFunctionCall      off
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Integrator
      ExternalReset	      "none"
      InitialConditionSource  "internal"
      InitialCondition	      "0"
      LimitOutput	      off
      UpperSaturationLimit    "inf"
      LowerSaturationLimit    "-inf"
      ShowSaturationPort      off
      ShowStatePort	      off
      AbsoluteTolerance	      "auto"
      IgnoreLimit	      off
      ZeroCross		      on
      ContinuousStateAttributes	"''"
    }
    Block {
      BlockType		      Math
      Operator		      "exp"
      OutputSignalType	      "auto"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      IntermediateResultsDataTypeStr "Inherit: Inherit via internal rule"
      AlgorithmType	      "Newton-Raphson"
      Iterations	      "3"
    }
    Block {
      BlockType		      Mux
      Inputs		      "4"
      DisplayOption	      "none"
      UseBusObject	      off
      BusObject		      "BusObject"
      NonVirtualBus	      off
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Product
      Inputs		      "2"
      Multiplication	      "Element-wise(.*)"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      Variant		      off
      GeneratePreprocessorConditionals off
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      AccumDataTypeStr	      "Inherit: Inherit via internal rule"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Trigonometry
      Operator		      "sin"
      ApproximationMethod     "None"
      NumberOfIterations      "11"
      OutputSignalType	      "auto"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      UnaryMinus
      SampleTime	      "-1"
      SaturateOnIntegerOverflow	off
    }
  }
  System {
    Name		    "CurrentsLib"
    Location		    [577, 95, 1561, 929]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    212
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "1114"
    Block {
      BlockType		      SubSystem
      Name		      "3AHPCurrents-Diffstyle"
      SID		      "623"
      Ports		      [2, 3]
      Position		      [40, 717, 150, 783]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDescription	      "Author: Jesse Palma"
      MaskHelp		      "Author: Jesse Palma"
      MaskPromptString	      "Eq fAHP, EfAHP|Conductance fAHP, gfAHP|Rise Time fAHP|Fall Time fAHP|Eq mAHP, EmAHP|Cond"
      "uctance mAHP, gmAHP|Rise Time mAHP|Fall Time mAHP|Eq sAHP, EsAHP|Conductance sAHP, gsAHP|Rise Time sAHP|Fall Tim"
      "e sAHP"
      MaskStyleString	      "edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit"
      MaskVariables	      "EfAHP=@1;gfAHP=@2;tauRfAHP=@3;tauFfAHP=@4;EmAHP=@5;gmAHP=@6;tauRmAHP=@7;tauFmAHP=@8;EsAHP=@"
      "9;gsAHP=@10;tauRsAHP=@11;tauFsAHP=@12;"
      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on"
      MaskCallbackString      "|||||||||||"
      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on"
      MaskDisplay	      "image(imread('../Libs/icons/ChannelV.jpg'),'center');"
      MaskIconFrame	      on
      MaskIconOpaque	      off
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "PfAHP(1)|PfAHP(2)|PfAHP(3)|PfAHP(4)|PmAHP(1)|PmAHP(2)|PmAHP(3)|PmAHP(4)|PsAHP(1)|PsAHP(2)"
      "|PsAHP(3)|PsAHP(4)"
      MaskTabNameString	      "fAHP,fAHP,fAHP,fAHP,mAHP,mAHP,mAHP,mAHP,sAHP,sAHP,sAHP,sAHP"
      System {
	Name			"3AHPCurrents-Diffstyle"
	Location		[823, 290, 1600, 913]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "spike"
	  SID			  "624"
	  Position		  [80, 58, 110, 72]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "v"
	  SID			  "625"
	  Position		  [80, 478, 110, 492]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add"
	  SID			  "626"
	  Ports			  [3, 1]
	  Position		  [605, 141, 630, 349]
	  Inputs		  "+++"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compound Diffentials1"
	  SID			  "646"
	  Ports			  [1, 2]
	  Position		  [195, 35, 310, 95]
	  LibraryVersion	  "1.349"
	  FontName		  "Arial"
	  SourceBlock		  "WaveformsLib/Compound Diffentials"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortBlockName"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  tauRise		  "tauRfAHP"
	  tauFall		  "tauFfAHP"
	  squareWaveWidth	  "tauRfAHP"
	  squareWaveHeight	  "1/tauRfAHP"
	  interGain		  "2/tauRfAHP"
	  finalGain		  "(tauFfAHP+tauRfAHP)/(1*tauFfAHP)"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compound Diffentials2"
	  SID			  "645"
	  Ports			  [1, 2]
	  Position		  [195, 170, 310, 230]
	  LibraryVersion	  "1.349"
	  FontName		  "Arial"
	  SourceBlock		  "WaveformsLib/Compound Diffentials"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortBlockName"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  tauRise		  "tauRmAHP"
	  tauFall		  "tauFmAHP"
	  squareWaveWidth	  "tauRmAHP"
	  squareWaveHeight	  "1/tauRmAHP"
	  interGain		  "2/tauRmAHP"
	  finalGain		  "(tauFmAHP+tauRmAHP)/(1*tauFmAHP)"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compound Diffentials3"
	  SID			  "647"
	  Ports			  [1, 2]
	  Position		  [195, 320, 310, 380]
	  LibraryVersion	  "1.349"
	  FontName		  "Arial"
	  SourceBlock		  "WaveformsLib/Compound Diffentials"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortBlockName"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  tauRise		  "tauRsAHP"
	  tauFall		  "tauFsAHP"
	  squareWaveWidth	  "tauRsAHP"
	  squareWaveHeight	  "1/tauRsAHP"
	  interGain		  "2/tauRsAHP"
	  finalGain		  "(tauFsAHP+tauRsAHP)/(1*tauFsAHP)"
	}
	Block {
	  BlockType		  Bias
	  Name			  "EfAHP"
	  SID			  "627"
	  Position		  [400, 114, 460, 146]
	  Bias			  "EfAHP"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Bias
	  Name			  "EmAHP"
	  SID			  "628"
	  Position		  [400, 254, 460, 286]
	  Bias			  "EmAHP"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Bias
	  Name			  "EsAHP"
	  SID			  "629"
	  Position		  [400, 401, 460, 429]
	  Bias			  "EsAHP"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux"
	  SID			  "630"
	  Ports			  [3, 1]
	  Position		  [625, 421, 630, 459]
	  ShowName		  off
	  Inputs		  "3"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux1"
	  SID			  "631"
	  Ports			  [3, 1]
	  Position		  [520, 511, 525, 549]
	  ShowName		  off
	  Inputs		  "3"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Product
	  Name			  "Product f"
	  SID			  "632"
	  Ports			  [2, 1]
	  Position		  [505, 54, 520, 156]
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "Product m"
	  SID			  "633"
	  Ports			  [2, 1]
	  Position		  [505, 186, 520, 299]
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "Product s"
	  SID			  "634"
	  Ports			  [2, 1]
	  Position		  [505, 340, 520, 440]
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  UnaryMinus
	  Name			  "Unary Minus"
	  SID			  "635"
	  Position		  [240, 470, 270, 500]
	}
	Block {
	  BlockType		  Gain
	  Name			  "gfAHP"
	  SID			  "637"
	  Position		  [395, 63, 470, 97]
	  Gain			  "gfAHP"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "gmAHP"
	  SID			  "638"
	  Position		  [400, 199, 475, 231]
	  Gain			  "gmAHP"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "gsAHP"
	  SID			  "639"
	  Position		  [400, 349, 470, 381]
	  Gain			  "gsAHP"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Outport
	  Name			  "I"
	  SID			  "642"
	  Position		  [675, 238, 705, 252]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "I's"
	  SID			  "643"
	  Position		  [665, 433, 695, 447]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "g's"
	  SID			  "644"
	  Position		  [595, 523, 625, 537]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  DstBlock		  "g's"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "I's"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Unary Minus"
	  SrcPort		  1
	  Points		  [95, 0; 0, -70]
	  Branch {
	    DstBlock		    "EsAHP"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -145]
	    Branch {
	      DstBlock		      "EmAHP"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -140]
	      DstBlock		      "EfAHP"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Product s"
	  SrcPort		  1
	  Points		  [25, 0; 0, -75; 35, 0]
	  Branch {
	    Points		    [0, 135]
	    DstBlock		    "Mux"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "Add"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Product m"
	  SrcPort		  1
	  Points		  [55, 0]
	  Branch {
	    Points		    [0, 195]
	    DstBlock		    "Mux"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Add"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Product f"
	  SrcPort		  1
	  Points		  [20, 0; 0, 70; 30, 0]
	  Branch {
	    Points		    [0, 255]
	    DstBlock		    "Mux"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Add"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "v"
	  SrcPort		  1
	  DstBlock		  "Unary Minus"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "spike"
	  SrcPort		  1
	  Points		  [45, 0]
	  Branch {
	    Points		    [0, 135]
	    Branch {
	      DstBlock		      "Compound Diffentials2"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 150]
	      DstBlock		      "Compound Diffentials3"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "Compound Diffentials1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Compound Diffentials3"
	  SrcPort		  2
	  DstBlock		  "gsAHP"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "EsAHP"
	  SrcPort		  1
	  DstBlock		  "Product s"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "gsAHP"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [0, 175]
	    DstBlock		    "Mux1"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "Product s"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Compound Diffentials2"
	  SrcPort		  2
	  DstBlock		  "gmAHP"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "EmAHP"
	  SrcPort		  1
	  DstBlock		  "Product m"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "gmAHP"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    Points		    [0, 315]
	    DstBlock		    "Mux1"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Product m"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Compound Diffentials1"
	  SrcPort		  2
	  DstBlock		  "gfAHP"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "EfAHP"
	  SrcPort		  1
	  DstBlock		  "Product f"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "gfAHP"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    Points		    [0, 440]
	    DstBlock		    "Mux1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Product f"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Add"
	  SrcPort		  1
	  DstBlock		  "I"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "3AHPCurrents-Kstyle"
      SID		      "1"
      Ports		      [2, 3]
      Position		      [40, 612, 150, 678]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDescription	      "Author: Jesse Palma"
      MaskHelp		      "Author: Jesse Palma"
      MaskPromptString	      "Eq fAHP, EfAHP|Conductance fAHP, gfAHP|Rise Time fAHP|Fall Time fAHP|Eq mAHP, EmAHP|Cond"
      "uctance mAHP, gmAHP|Rise Time mAHP|Fall Time mAHP|Eq sAHP, EsAHP|Conductance sAHP, gsAHP|Rise Time sAHP|Fall Tim"
      "e sAHP"
      MaskStyleString	      "edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit"
      MaskVariables	      "EfAHP=@1;gfAHP=@2;tauRfAHP=@3;tauFfAHP=@4;EmAHP=@5;gmAHP=@6;tauRmAHP=@7;tauFmAHP=@8;EsAHP=@"
      "9;gsAHP=@10;tauRsAHP=@11;tauFsAHP=@12;"
      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on"
      MaskCallbackString      "|||||||||||"
      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on"
      MaskDisplay	      "image(imread('../Libs/icons/ChannelV.jpg'),'center');"
      MaskIconFrame	      on
      MaskIconOpaque	      off
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "PfAHP(1)|PfAHP(2)|PfAHP(3)|PfAHP(4)|PmAHP(1)|PmAHP(2)|PmAHP(3)|PmAHP(4)|PsAHP(1)|PsAHP(2)"
      "|PsAHP(3)|PsAHP(4)"
      MaskTabNameString	      "fAHP,fAHP,fAHP,fAHP,mAHP,mAHP,mAHP,mAHP,sAHP,sAHP,sAHP,sAHP"
      System {
	Name			"3AHPCurrents-Kstyle"
	Location		[816, 326, 1593, 949]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "spike"
	  SID			  "2"
	  Position		  [75, 73, 105, 87]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "v"
	  SID			  "3"
	  Position		  [80, 478, 110, 492]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add"
	  SID			  "4"
	  Ports			  [3, 1]
	  Position		  [605, 141, 630, 349]
	  Inputs		  "+++"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Bias
	  Name			  "EfAHP"
	  SID			  "5"
	  Position		  [400, 114, 460, 146]
	  Bias			  "EfAHP"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Bias
	  Name			  "EmAHP"
	  SID			  "6"
	  Position		  [400, 254, 460, 286]
	  Bias			  "EmAHP"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Bias
	  Name			  "EsAHP"
	  SID			  "7"
	  Position		  [400, 401, 460, 429]
	  Bias			  "EsAHP"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux"
	  SID			  "8"
	  Ports			  [3, 1]
	  Position		  [625, 421, 630, 459]
	  ShowName		  off
	  Inputs		  "3"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux1"
	  SID			  "9"
	  Ports			  [3, 1]
	  Position		  [520, 511, 525, 549]
	  ShowName		  off
	  Inputs		  "3"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Product
	  Name			  "Product f"
	  SID			  "10"
	  Ports			  [2, 1]
	  Position		  [505, 54, 520, 156]
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "Product m"
	  SID			  "11"
	  Ports			  [2, 1]
	  Position		  [505, 186, 520, 299]
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "Product s"
	  SID			  "12"
	  Ports			  [2, 1]
	  Position		  [505, 340, 520, 440]
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  UnaryMinus
	  Name			  "Unary Minus"
	  SID			  "13"
	  Position		  [240, 470, 270, 500]
	}
	Block {
	  BlockType		  Reference
	  Name			  "f, Norm Double Exp of Last 2"
	  SID			  "602"
	  Ports			  [1, 1]
	  Position		  [195, 52, 310, 108]
	  LibraryVersion	  "1.349"
	  FontName		  "Arial"
	  SourceBlock		  "WaveformsLib/Norm Double Exp of Last 2"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortBlockName"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  tauRise		  "tauRfAHP"
	  tauFall		  "tauFfAHP"
	}
	Block {
	  BlockType		  Gain
	  Name			  "gfAHP"
	  SID			  "15"
	  Position		  [395, 63, 470, 97]
	  Gain			  "gfAHP"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "gmAHP"
	  SID			  "16"
	  Position		  [400, 199, 475, 231]
	  Gain			  "gmAHP"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "gsAHP"
	  SID			  "17"
	  Position		  [400, 349, 470, 381]
	  Gain			  "gsAHP"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Reference
	  Name			  "m, Norm Double Exp of Last 2"
	  SID			  "603"
	  Ports			  [1, 1]
	  Position		  [195, 187, 310, 243]
	  LibraryVersion	  "1.349"
	  FontName		  "Arial"
	  SourceBlock		  "WaveformsLib/Norm Double Exp of Last 2"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortBlockName"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  tauRise		  "tauRmAHP"
	  tauFall		  "tauFmAHP"
	}
	Block {
	  BlockType		  Reference
	  Name			  "s, Norm Double Exp of Last 2"
	  SID			  "604"
	  Ports			  [1, 1]
	  Position		  [195, 337, 310, 393]
	  LibraryVersion	  "1.349"
	  FontName		  "Arial"
	  SourceBlock		  "WaveformsLib/Norm Double Exp of Last 2"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortBlockName"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  tauRise		  "tauRsAHP"
	  tauFall		  "tauFsAHP"
	}
	Block {
	  BlockType		  Outport
	  Name			  "I"
	  SID			  "20"
	  Position		  [675, 238, 705, 252]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "I's"
	  SID			  "21"
	  Position		  [665, 433, 695, 447]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "g's"
	  SID			  "22"
	  Position		  [595, 523, 625, 537]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Add"
	  SrcPort		  1
	  DstBlock		  "I"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "gfAHP"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "Product f"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 440]
	    DstBlock		    "Mux1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "EfAHP"
	  SrcPort		  1
	  DstBlock		  "Product f"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "f, Norm Double Exp of Last 2"
	  SrcPort		  1
	  DstBlock		  "gfAHP"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "gmAHP"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "Product m"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 315]
	    DstBlock		    "Mux1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "EmAHP"
	  SrcPort		  1
	  DstBlock		  "Product m"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "m, Norm Double Exp of Last 2"
	  SrcPort		  1
	  DstBlock		  "gmAHP"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "gsAHP"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "Product s"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 175]
	    DstBlock		    "Mux1"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "EsAHP"
	  SrcPort		  1
	  DstBlock		  "Product s"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "s, Norm Double Exp of Last 2"
	  SrcPort		  1
	  DstBlock		  "gsAHP"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "spike"
	  SrcPort		  1
	  Points		  [45, 0]
	  Branch {
	    Points		    [0, 135]
	    Branch {
	      DstBlock		      "m, Norm Double Exp of Last 2"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 150]
	      DstBlock		      "s, Norm Double Exp of Last 2"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "f, Norm Double Exp of Last 2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "v"
	  SrcPort		  1
	  DstBlock		  "Unary Minus"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Product f"
	  SrcPort		  1
	  Points		  [20, 0; 0, 70; 30, 0]
	  Branch {
	    DstBlock		    "Add"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 255]
	    DstBlock		    "Mux"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Product m"
	  SrcPort		  1
	  Points		  [55, 0]
	  Branch {
	    DstBlock		    "Add"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 195]
	    DstBlock		    "Mux"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Product s"
	  SrcPort		  1
	  Points		  [25, 0; 0, -75; 35, 0]
	  Branch {
	    DstBlock		    "Add"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, 135]
	    DstBlock		    "Mux"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Unary Minus"
	  SrcPort		  1
	  Points		  [95, 0; 0, -70]
	  Branch {
	    DstBlock		    "EsAHP"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -145]
	    Branch {
	      Points		      [0, -140]
	      DstBlock		      "EfAHP"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "EmAHP"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "I's"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  DstBlock		  "g's"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "A Current, IKA"
      SID		      "551"
      Ports		      [1, 1]
      Position		      [165, 462, 250, 528]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDescription	      "Potassium A Current\nIKA =  gKA m^4 h (EKA - V)\n\n(Traub et al. 2003)"
      MaskHelp		      "Potassium A Current\nIKA =  gKA m^4 h (EKA - V)\n\n(Traub et al. 2003)"
      MaskPromptString	      "A Equilibrium, EKA (mV)|A Conductance, gKA (mS/cm^2)|Activation m Fwd Rate Eq, m_a|Activ"
      "ation m Bckwd Rate Eq, m_b|Inactivation h Fwd Rate Eq, h_a|Inactivation h Bckwd Rate Eq, h_b"
      MaskStyleString	      "edit,edit,popup(KAm_alpha),popup(KAm_beta),popup(KAh_alpha),popup(KAh_beta)"
      MaskVariables	      "EKA=@1;gKA=@2;m_a=&3;m_b=&4;h_a=&5;h_b=&6;"
      MaskTunableValueString  "on,on,on,on,on,on"
      MaskCallbackString      "|||||"
      MaskEnableString	      "on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on"
      MaskInitialization      "set_param([gcb '/m Rate-Eqs Gate'], 'alphaF', m_a);\nset_param([gcb '/m Rate-Eqs Gate']"
      ", 'betaF', m_b);\nset_param([gcb '/h Rate-Eqs Gate'], 'alphaF', h_a);\nset_param([gcb '/h Rate-Eqs Gate'], 'beta"
      "F', h_b);\n"
      MaskSelfModifiable      on
      MaskDisplay	      "image(imread('../Libs/icons/ChannelV.jpg'),'center');"
      MaskIconFrame	      on
      MaskIconOpaque	      off
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "-70|0.1|KAm_alpha|KAm_beta|KAh_alpha|KAh_beta"
      MaskTabNameString	      "Basic,Basic,Gating,Gating,Gating,Gating"
      System {
	Name			"A Current, IKA"
	Location		[756, 365, 1338, 727]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"92"
	SIDHighWatermark	"559"
	Block {
	  BlockType		  Inport
	  Name			  "V"
	  SID			  "551:551"
	  Position		  [510, 118, 540, 132]
	  BlockMirror		  on
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Constant
	  Name			  " 3"
	  SID			  "551:551"
	  Position		  [300, 144, 320, 166]
	  BlockMirror		  on
	  Value			  "4"
	}
	Block {
	  BlockType		  Math
	  Name			  "4th"
	  SID			  "551:551"
	  Ports			  [2, 1]
	  Position		  [250, 134, 275, 161]
	  BlockMirror		  on
	  Operator		  "pow"
	}
	Block {
	  BlockType		  Product
	  Name			  "Product"
	  SID			  "551:551"
	  Ports			  [3, 1]
	  Position		  [215, 123, 230, 277]
	  BlockMirror		  on
	  Inputs		  "3"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Ungated Current, gKA (EKA - V)"
	  SID			  "551:551"
	  Ports			  [1, 1]
	  Position		  [315, 253, 400, 307]
	  BlockMirror		  on
	  LibraryVersion	  "1.1070"
	  SourceBlock		  "CurrentsLib/Ungated Current"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  EX			  "EKA"
	  gX			  "gKA"
	}
	Block {
	  BlockType		  Reference
	  Name			  "h Rate-Eqs Gate"
	  SID			  "551:551"
	  Ports			  [1, 1]
	  Position		  [325, 172, 390, 228]
	  BlockMirror		  on
	  LibraryVersion	  "1.1071"
	  SourceBlock		  "CurrentsLib/Rate-Eqs Gate"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  alphaF		  "KAh_alpha"
	  betaF			  "KAh_beta"
	}
	Block {
	  BlockType		  Reference
	  Name			  "m Rate-Eqs Gate"
	  SID			  "551:551"
	  Ports			  [1, 1]
	  Position		  [390, 97, 455, 153]
	  BlockMirror		  on
	  LibraryVersion	  "1.1071"
	  SourceBlock		  "CurrentsLib/Rate-Eqs Gate"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  alphaF		  "KAm_alpha"
	  betaF			  "KAm_beta"
	}
	Block {
	  BlockType		  Outport
	  Name			  "I"
	  SID			  "551:551"
	  Position		  [105, 193, 135, 207]
	  BlockMirror		  on
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Product"
	  SrcPort		  1
	  DstBlock		  "I"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Ungated Current, gKA (EKA - V)"
	  SrcPort		  1
	  Points		  [-55, 0; 0, -30]
	  DstBlock		  "Product"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "V"
	  SrcPort		  1
	  Points		  [-25, 0]
	  Branch {
	    Points		    [0, 75]
	    Branch {
	      Points		      [0, 80]
	      DstBlock		      "Ungated Current, gKA (EKA - V)"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "h Rate-Eqs Gate"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "m Rate-Eqs Gate"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  " 3"
	  SrcPort		  1
	  DstBlock		  "4th"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "m Rate-Eqs Gate"
	  SrcPort		  1
	  Points		  [-95, 0]
	  DstBlock		  "4th"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "4th"
	  SrcPort		  1
	  DstBlock		  "Product"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "h Rate-Eqs Gate"
	  SrcPort		  1
	  DstBlock		  "Product"
	  DstPort		  2
	}
	Annotation {
	  Name			  "I_{KA} =  g_{KA} m^4 h (E_{KA} - V)"
	  Position		  [336, 52]
	  ForegroundColor	  "red"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "BoltzmannEqSigmoid"
      SID		      "333"
      Ports		      [1, 1]
      Position		      [910, 41, 975, 89]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDescription	      "Boltzmann Equation as Sigmoid with Gain\n[See (Dobois et al., 2009), doi:10.1016/j.pbiomo"
      "lbio.2009.07.001]\n\n   s = g / (1 + exp((v_0.5-v)/k)\n\n   where k = zF/RT (slope factor)"
      MaskHelp		      "Boltzmann Equation as Sigmoid with Gain\n[See (Dobois et al., 2009), doi:10.1016/j.pbiomolbio.2"
      "009.07.001]\n\n   s = g / (1 + exp((v_0.5-v)/k))\n\n   where k = zF/RT (Slope factor)"
      MaskPromptString	      "Inflexion Point, v_0.5|Slope factor, k|Gain, g"
      MaskStyleString	      "edit,edit,edit"
      MaskVariables	      "v05=@1;k=@2;g=@3;"
      MaskTunableValueString  "on,on,on"
      MaskCallbackString      "||"
      MaskEnableString	      "on,on,on"
      MaskVisibilityString    "on,on,on"
      MaskToolTipString	      "on,on,on"
      MaskDisplay	      "image(imread('../Libs/icons/SigmoidSF.jpg'),'center');"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "-20|1/5|4"
      System {
	Name			"BoltzmannEqSigmoid"
	Location		[204, 486, 916, 751]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "v"
	  SID			  "334"
	  Position		  [105, 108, 135, 122]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain"
	  SID			  "335"
	  Position		  [505, 98, 550, 132]
	  Gain			  "G"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "Slope"
	  SID			  "336"
	  Position		  [240, 99, 275, 131]
	  Gain			  "-S"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Bias
	  Name			  "Turn"
	  SID			  "337"
	  Position		  [165, 100, 205, 130]
	  Bias			  "-T"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Bias
	  Name			  "Turn1"
	  SID			  "338"
	  Position		  [360, 100, 400, 130]
	  Bias			  "B"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Math
	  Name			  "exp"
	  SID			  "339"
	  Ports			  [1, 1]
	  Position		  [300, 100, 330, 130]
	}
	Block {
	  BlockType		  Math
	  Name			  "recip"
	  SID			  "340"
	  Ports			  [1, 1]
	  Position		  [440, 100, 470, 130]
	  Operator		  "reciprocal"
	}
	Block {
	  BlockType		  Outport
	  Name			  "s"
	  SID			  "341"
	  Position		  [590, 108, 620, 122]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "recip"
	  SrcPort		  1
	  DstBlock		  "Gain"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Turn1"
	  SrcPort		  1
	  DstBlock		  "recip"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Turn"
	  SrcPort		  1
	  DstBlock		  "Slope"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slope"
	  SrcPort		  1
	  DstBlock		  "exp"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "v"
	  SrcPort		  1
	  DstBlock		  "Turn"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gain"
	  SrcPort		  1
	  DstBlock		  "s"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "exp"
	  SrcPort		  1
	  DstBlock		  "Turn1"
	  DstPort		  1
	}
	Annotation {
	  Name			  "s = G ./ (exp( -S*(-T+v)) + B)"
	  Position		  [335, 44]
	  ForegroundColor	  "blue"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  14
	  FontWeight		  "bold"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "CaK (BK) Channel"
      SID		      "513"
      Ports		      [2, 1]
      Position		      [50, 339, 140, 406]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "EBK|gBK"
      MaskStyleString	      "edit,edit"
      MaskVariables	      "EBK=@1;gBK=@2;"
      MaskTunableValueString  "on,on"
      MaskCallbackString      "|"
      MaskEnableString	      "on,on"
      MaskVisibilityString    "on,on"
      MaskToolTipString	      "on,on"
      MaskDisplay	      "image(imread('../Libs/icons/ChannelVC.jpg'),'center');"
      MaskIconFrame	      on
      MaskIconOpaque	      off
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "-65|4.0"
      System {
	Name			"CaK (BK) Channel"
	Location		[181, 550, 679, 869]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "v"
	  SID			  "514"
	  Position		  [395, 68, 425, 82]
	  BlockMirror		  on
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "ca"
	  SID			  "515"
	  Position		  [395, 103, 425, 117]
	  BlockMirror		  on
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Product
	  Name			  "Product1"
	  SID			  "519"
	  Ports			  [2, 1]
	  Position		  [170, 125, 180, 180]
	  BlockMirror		  on
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Ungated Current"
	  SID			  "622"
	  Ports			  [1, 1]
	  Position		  [235, 188, 320, 252]
	  BlockMirror		  on
	  LibraryVersion	  "1.1070"
	  SourceBlock		  "CurrentsLib/Ungated Current"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  EX			  "EBK"
	  gX			  "gBK"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "p-gate"
	  SID			  "520"
	  Ports			  [2, 1]
	  Position		  [250, 65, 300, 100]
	  BlockMirror		  on
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "p-gate"
	    Location		    [49, 276, 732, 779]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "v"
	      SID		      "521"
	      Position		      [95, 143, 125, 157]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "ca"
	      SID		      "522"
	      Position		      [95, 188, 125, 202]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Add"
	      SID		      "523"
	      Ports		      [2, 1]
	      Position		      [325, 147, 340, 178]
	      Inputs		      "-+"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant"
	      SID		      "524"
	      Position		      [205, 265, 235, 295]
	      Value		      "2"
	    }
	    Block {
	      BlockType		      Integrator
	      Name		      "Integrator"
	      SID		      "525"
	      Ports		      [1, 1]
	      Position		      [430, 182, 480, 218]
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Product"
	      SID		      "528"
	      Ports		      [2, 1]
	      Position		      [380, 181, 405, 214]
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "p Infin"
	      SID		      "618"
	      Ports		      [2, 1]
	      Position		      [190, 149, 245, 191]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"p Infin"
		Location		[648, 284, 1273, 527]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "v"
		  SID			  "619"
		  Position		  [45, 43, 75, 57]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "ca"
		  SID			  "621"
		  Position		  [25, 118, 55, 132]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Bias
		  Name			  "Bias"
		  SID			  "608"
		  Position		  [440, 70, 480, 100]
		  Bias			  "1"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Bias
		  Name			  "Bias1"
		  SID			  "609"
		  Position		  [180, 110, 220, 140]
		  Bias			  "1"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Bias
		  Name			  "Bias2"
		  SID			  "612"
		  Position		  [180, 170, 220, 200]
		  Bias			  "1"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Constant
		  Name			  "Constant1"
		  SID			  "615"
		  Position		  [260, 201, 280, 219]
		  Value			  "4"
		}
		Block {
		  BlockType		  Gain
		  Name			  "Gain"
		  SID			  "605"
		  Position		  [95, 27, 150, 73]
		  Gain			  "-12.65"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "Gain1"
		  SID			  "607"
		  Position		  [230, 32, 275, 68]
		  Gain			  "1806"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "Gain2"
		  SID			  "610"
		  Position		  [100, 104, 150, 146]
		  Gain			  "1/9.03"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Gain
		  Name			  "Gain3"
		  SID			  "611"
		  Position		  [100, 166, 150, 204]
		  Gain			  "1/1.08"
		  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Math
		  Name			  "Math\nFunction"
		  SID			  "614"
		  Ports			  [2, 1]
		  Position		  [325, 147, 355, 178]
		  Operator		  "pow"
		}
		Block {
		  BlockType		  Product
		  Name			  "div"
		  SID			  "613"
		  Ports			  [2, 1]
		  Position		  [260, 136, 285, 169]
		  Inputs		  "*/"
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "div1"
		  SID			  "616"
		  Ports			  [2, 1]
		  Position		  [385, 66, 410, 99]
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Math
		  Name			  "exp"
		  SID			  "606"
		  Ports			  [1, 1]
		  Position		  [170, 35, 200, 65]
		}
		Block {
		  BlockType		  Math
		  Name			  "recip1"
		  SID			  "617"
		  Ports			  [1, 1]
		  Position		  [515, 60, 545, 90]
		  Operator		  "reciprocal"
		}
		Block {
		  BlockType		  Outport
		  Name			  "p"
		  SID			  "620"
		  Position		  [570, 68, 600, 82]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Gain"
		  SrcPort		  1
		  DstBlock		  "exp"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "exp"
		  SrcPort		  1
		  DstBlock		  "Gain1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ca"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    DstBlock		    "Gain2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 60]
		    DstBlock		    "Gain3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Gain2"
		  SrcPort		  1
		  DstBlock		  "Bias1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gain3"
		  SrcPort		  1
		  DstBlock		  "Bias2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Bias1"
		  SrcPort		  1
		  Points		  [10, 0; 0, 20]
		  DstBlock		  "div"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Bias2"
		  SrcPort		  1
		  Points		  [10, 0; 0, -25]
		  DstBlock		  "div"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "div"
		  SrcPort		  1
		  DstBlock		  "Math\nFunction"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant1"
		  SrcPort		  1
		  Points		  [20, 0; 0, -40]
		  DstBlock		  "Math\nFunction"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Gain1"
		  SrcPort		  1
		  Points		  [15, 0; 0, 25]
		  DstBlock		  "div1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Math\nFunction"
		  SrcPort		  1
		  Points		  [0, -75]
		  DstBlock		  "div1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "div1"
		  SrcPort		  1
		  DstBlock		  "Bias"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Bias"
		  SrcPort		  1
		  Points		  [5, 0; 0, -10]
		  DstBlock		  "recip1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "v"
		  SrcPort		  1
		  DstBlock		  "Gain"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "recip1"
		  SrcPort		  1
		  DstBlock		  "p"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Math
	      Name		      "recip"
	      SID		      "526"
	      Ports		      [1, 1]
	      Position		      [305, 265, 335, 295]
	      Operator		      "reciprocal"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "p"
	      SID		      "531"
	      Position		      [540, 193, 570, 207]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "recip"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Integrator"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"p"
		DstPort			1
	      }
	      Branch {
		Points			[0, -70; -200, 0; 0, 25]
		DstBlock		"Add"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Add"
	      SrcPort		      1
	      Points		      [10, 0; 0, 25]
	      DstBlock		      "Product"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Product"
	      SrcPort		      1
	      DstBlock		      "Integrator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "recip"
	      SrcPort		      1
	      Points		      [20, 0; 0, -75]
	      DstBlock		      "Product"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "v"
	      SrcPort		      1
	      Points		      [0, 10]
	      DstBlock		      "p Infin"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "p Infin"
	      SrcPort		      1
	      DstBlock		      "Add"
	      DstPort		      2
	    }
	    Line {
	      Labels		      [0, 0]
	      SrcBlock		      "ca"
	      SrcPort		      1
	      Points		      [0, -15]
	      DstBlock		      "p Infin"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "I"
	  SID			  "532"
	  Position		  [75, 148, 105, 162]
	  BlockMirror		  on
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "ca"
	  SrcPort		  1
	  Points		  [-75, 0]
	  DstBlock		  "p-gate"
	  DstPort		  2
	}
	Line {
	  Labels		  [1, 0]
	  SrcBlock		  "p-gate"
	  SrcPort		  1
	  Points		  [-25, 0; 0, 55]
	  DstBlock		  "Product1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Product1"
	  SrcPort		  1
	  DstBlock		  "I"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Ungated Current"
	  SrcPort		  1
	  Points		  [-10, 0; 0, -55]
	  DstBlock		  "Product1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "v"
	  SrcPort		  1
	  Points		  [-25, 0]
	  Branch {
	    DstBlock		    "p-gate"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 145]
	    DstBlock		    "Ungated Current"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "CaK (SK) Channel"
      SID		      "505"
      Ports		      [2, 1]
      Position		      [165, 339, 255, 406]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "SK Equilibrium Potential, ESK|SK Conductance, gSK"
      MaskStyleString	      "edit,edit"
      MaskVariables	      "ESK=@1;gSK=@2;"
      MaskTunableValueString  "on,on"
      MaskCallbackString      "|"
      MaskEnableString	      "on,on"
      MaskVisibilityString    "on,on"
      MaskToolTipString	      "on,on"
      MaskDisplay	      "image(imread('../Libs/icons/ChannelVC.jpg'),'center');"
      MaskIconFrame	      on
      MaskIconOpaque	      off
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "-100|0.5"
      System {
	Name			"CaK (SK) Channel"
	Location		[324, 529, 855, 811]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "v"
	  SID			  "512"
	  Position		  [290, 53, 320, 67]
	  BlockMirror		  on
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "ca"
	  SID			  "506"
	  Position		  [290, 148, 320, 162]
	  BlockMirror		  on
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Product
	  Name			  "Product"
	  SID			  "508"
	  Ports			  [2, 1]
	  Position		  [135, 77, 165, 108]
	  BlockMirror		  on
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Reference
	  Name			  "SK Equil"
	  SID			  "509"
	  Ports			  [1, 1]
	  Position		  [205, 36, 260, 84]
	  BlockMirror		  on
	  LibraryVersion	  "1.1065"
	  SourceBlock		  "CurrentsLib/Ungated Current"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  EX			  "ESK"
	  gX			  "gSK"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SK Gate"
	  SID			  "510"
	  Ports			  [1, 1]
	  Position		  [200, 108, 260, 192]
	  BlockMirror		  on
	  LibraryVersion	  "1.1065"
	  SourceBlock		  "CurrentsLib/SK Current Gate"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Outport
	  Name			  "I"
	  SID			  "511"
	  Position		  [65, 88, 95, 102]
	  BlockMirror		  on
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Product"
	  SrcPort		  1
	  DstBlock		  "I"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "v"
	  SrcPort		  1
	  DstBlock		  "SK Equil"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ca"
	  SrcPort		  1
	  Points		  [-10, 0]
	  DstBlock		  "SK Gate"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SK Equil"
	  SrcPort		  1
	  Points		  [-15, 0; 0, 25]
	  DstBlock		  "Product"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SK Gate"
	  SrcPort		  1
	  Points		  [-5, 0; 0, -50]
	  DstBlock		  "Product"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Chemical Pool"
      SID		      "487"
      Ports		      [1, 1]
      Position		      [360, 627, 415, 683]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "f|d|a"
      MaskStyleString	      "edit,edit,edit"
      MaskVariables	      "f=@1;d=@2;a=@3;"
      MaskTunableValueString  "on,on,on"
      MaskCallbackString      "||"
      MaskEnableString	      "on,on,on"
      MaskVisibilityString    "on,on,on"
      MaskToolTipString	      "on,on,on"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "10/(69843)|1/1000|1/200"
      System {
	Name			"Chemical Pool"
	Location		[755, 633, 1293, 948]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "AdjQ"
	  SID			  "489"
	  Position		  [35, 133, 65, 147]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Leaky Integrator"
	  SID			  "497"
	  Ports			  [1, 1]
	  Position		  [270, 52, 350, 108]
	  LibraryVersion	  "1.349"
	  FontName		  "Arial"
	  SourceBlock		  "WaveformsLib/Leaky Integrator"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortBlockName"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  X0			  "Q0"
	  A			  "A"
	}
	Block {
	  BlockType		  Sum
	  Name			  "QDiff"
	  SID			  "490"
	  Ports			  [2, 1]
	  Position		  [140, 127, 150, 178]
	  Inputs		  "+-"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "d"
	  SID			  "494"
	  Position		  [180, 141, 225, 169]
	  Gain			  "diff1"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Q"
	  SID			  "496"
	  Position		  [460, 73, 490, 87]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "d"
	  SrcPort		  1
	  Points		  [0, -75]
	  DstBlock		  "Leaky Integrator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "QDiff"
	  SrcPort		  1
	  DstBlock		  "d"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AdjQ"
	  SrcPort		  1
	  DstBlock		  "QDiff"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Leaky Integrator"
	  SrcPort		  1
	  Points		  [30, 0]
	  Branch {
	    DstBlock		    "Q"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 120; -285, 0; 0, -35]
	    DstBlock		    "QDiff"
	    DstPort		    2
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Equil-Eqs Gate"
      SID		      "263"
      Ports		      [1, 1]
      Position		      [640, 135, 705, 195]
      BlockMirror	      on
      LibraryVersion	      "1.360"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDescription	      "dF/dt = ( infty_F-F) / tau_F"
      MaskHelp		      "dF/dt = ( infty_F-F) / tau_F"
      MaskPromptString	      "Equilbrium Eq (Steady State)|Tau Eq (Time constant)"
      MaskStyleString	      "popup(caLm_infin|caLh_infin|caLm_infin2|caLh_infin2|caNm_infin2|caNh_infin2|caPm_infin2|c"
      "aPh_infin2),popup(caLm_tau|caLh_tau|cam_tau2|cah_tau2)"
      MaskVariables	      "equilF=&1;tauF=&2;"
      MaskTunableValueString  "on,on"
      MaskCallbackString      "|"
      MaskEnableString	      "on,on"
      MaskVisibilityString    "on,on"
      MaskToolTipString	      "on,on"
      MaskInitialization      "set_param([gcb '/TauFunct'], 'BlockChoice', tauF);\nset_param([gcb '/EquilFunct'], 'Blo"
      "ckChoice', equilF);"
      MaskSelfModifiable      on
      MaskDisplay	      "image(imread('../Libs/icons/EquilEq.jpg'),'center');"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "caLh_infin|caLh_tau"
      System {
	Name			"Equil-Eqs Gate"
	Location		[454, 561, 1145, 946]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"318"
	SIDPrevWatermark	"317"
	Block {
	  BlockType		  Inport
	  Name			  "V"
	  SID			  "263:263"
	  Position		  [100, 163, 130, 177]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add1"
	  SID			  "263:263"
	  Ports			  [2, 1]
	  Position		  [350, 147, 365, 178]
	  Inputs		  "-+"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "Divide"
	  SID			  "263:263"
	  Ports			  [2, 1]
	  Position		  [410, 172, 440, 203]
	  Inputs		  "*/"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "EquilFunct"
	  SID			  "263:263"
	  Ports			  [1, 1]
	  Position		  [220, 156, 260, 184]
	  AttributesFormatString  "%<BlockChoice>"
	  BlockChoice		  "caLh_infin"
	  TemplateBlock		  "CurrentsLib/EquilFunct"
	  MemberBlocks		  "caLh_infin,caLh_infin2,caLm_infin,caLm_infin2,caNh_infin2,caNm_infin2,caPh_infin2,caPm_infin2"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "EquilFunct"
	    Location		    [148, 182, 646, 482]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "1112"
	    Block {
	      BlockType		      Inport
	      Name		      "v"
	      SID		      "263:263::285"
	      Position		      [20, 40, 40, 60]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "caLh_infin"
	      SID		      "263:263::315"
	      Ports		      [1, 1]
	      Position		      [100, 40, 140, 80]
	      LibraryVersion	      "1.1071"
	      SourceBlock	      "CurrentsLib/StateFunctFormIII"
	      SourceType	      ""
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	      T			      "-12.6"
	      S			      "1/18.9"
	      B			      "1"
	      G			      "1"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "s"
	      SID		      "263:263::286"
	      Position		      [200, 40, 220, 60]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "v"
	      SrcPort		      1
	      DstBlock		      "caLh_infin"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "caLh_infin"
	      SrcPort		      1
	      DstBlock		      "s"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Integrator
	  Name			  "Integrator"
	  SID			  "263:263"
	  Ports			  [1, 1]
	  Position		  [465, 172, 515, 208]
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "TauFunct"
	  SID			  "263:263"
	  Ports			  [1, 1]
	  Position		  [290, 197, 340, 233]
	  AttributesFormatString  "%<BlockChoice>"
	  BlockChoice		  "caLh_tau"
	  TemplateBlock		  "CurrentsLib/TauFunct"
	  MemberBlocks		  "caLh_tau,caLm_tau,cah_tau2,cam_tau2"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "TauFunct"
	    Location		    [148, 182, 646, 482]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "1112"
	    Block {
	      BlockType		      Inport
	      Name		      "v"
	      SID		      "263:263::289"
	      Position		      [20, 40, 40, 60]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "caLh_tau"
	      SID		      "263:263::310"
	      Ports		      [1, 1]
	      Position		      [100, 40, 140, 80]
	      LibraryVersion	      "1.1071"
	      SourceBlock	      "CurrentsLib/caLh_tau"
	      SourceType	      ""
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "s"
	      SID		      "263:263::290"
	      Position		      [200, 40, 220, 60]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "v"
	      SrcPort		      1
	      DstBlock		      "caLh_tau"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "caLh_tau"
	      SrcPort		      1
	      DstBlock		      "s"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "State"
	  SID			  "263:263"
	  Position		  [590, 183, 620, 197]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Integrator"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [0, -60; -210, 0; 0, 25]
	    DstBlock		    "Add1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "State"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Add1"
	  SrcPort		  1
	  Points		  [0, 15]
	  DstBlock		  "Divide"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Divide"
	  SrcPort		  1
	  DstBlock		  "Integrator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "TauFunct"
	  SrcPort		  1
	  Points		  [50, 0]
	  DstBlock		  "Divide"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "EquilFunct"
	  SrcPort		  1
	  DstBlock		  "Add1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "V"
	  SrcPort		  1
	  Points		  [60, 0]
	  Branch {
	    Points		    [0, 45]
	    DstBlock		    "TauFunct"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "EquilFunct"
	    DstPort		    1
	  }
	}
	Annotation {
	  Name			  "dF/dt = ( \\infty _F-F) / \\tau_F"
	  Position		  [341, 52]
	  ForegroundColor	  "red"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "EquilFunct"
      SID		      "284"
      Ports		      [1, 1]
      Position		      [930, 155, 975, 195]
      BlockChoice	      "caLh_infin"
      TemplateBlock	      "self"
      MemberBlocks	      "caLh_infin,caLh_infin2,caLm_infin,caLm_infin2,caNh_infin2,caNm_infin2,caPh_infin2,caPm_infin2"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"EquilFunct"
	Location		[148, 182, 646, 482]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "v"
	  SID			  "285"
	  Position		  [20, 40, 40, 60]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "caLh_infin"
	  SID			  "315"
	  Ports			  [1, 1]
	  Position		  [100, 40, 140, 80]
	  LibraryVersion	  "1.868"
	  SourceBlock		  "CurrentsLib/StateFunctFormIII"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  T			  "-12.6"
	  S			  "1/18.9"
	  B			  "1"
	  G			  "1"
	}
	Block {
	  BlockType		  Outport
	  Name			  "s"
	  SID			  "286"
	  Position		  [200, 40, 220, 60]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "v"
	  SrcPort		  1
	  DstBlock		  "caLh_infin"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "caLh_infin"
	  SrcPort		  1
	  DstBlock		  "s"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "GHK-I-Eq"
      SID		      "372"
      Ports		      [2, 1]
      Position		      [805, 44, 865, 86]
      LibraryVersion	      "*1.620"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDescription	      "GHK Current Equation\n\n   s = {PFz} kV (Xi-Xo exp (-kV))/(1 - exp(-kV))\n\n   where k = "
      "zF/RT\n\n{PFz} is a scaling factor, based on permeability\n\nz is the valence of ion\nV is the transmembrane pot"
      "ential in volts\nF is the Faraday constant, equal to 96,485 Cmol-1 or JV-1mol-1\nR is the gas constant, equal"
      " to 8.314 JK-1mol-1\nT is the absolute temperature, measured in kelvins (= degrees Celsius + 273.15)\nXi is th"
      "e intracellular concentration of ion, measured in molm-3 or mmoll-1\nXo is the extracellular concentration of "
      "ion, measured in molm-3"
      MaskHelp		      "GHK Current Equation\n\n   s = {PFz} kV (Xi-Xo exp (-kV))/(1 - exp(-kV))\n\n   where k = zF/RT\n"
      "\n{PFz} is removed because it is scaling factor, which is performed outside this block\n\nz is the valence of io"
      "n\nV is the transmembrane potential in volts\nF is the Faraday constant, equal to 96,485 Cmol-1 or JV-1mol-1\n"
      "R is the gas constant, equal to 8.314 JK-1mol-1\nT is the absolute temperature, measured in kelvins (= degrees"
      " Celsius + 273.15)\nXi is the intracellular concentration of ion, measured in molm-3 or mmoll-1\nXo is the ext"
      "racellular concentration of ion, measured in molm-3"
      MaskPromptString	      "Ion charge, z|Internal concentration, Xi|External concentration, Xo|Permeability Scaling"
      " Factor, P"
      MaskStyleString	      "edit,edit,edit,edit"
      MaskVariables	      "z=@1;Xi=@2;Xo=@3;P=@4;"
      MaskTunableValueString  "on,on,on,on"
      MaskCallbackString      "|||"
      MaskEnableString	      "on,on,on,on"
      MaskVisibilityString    "on,on,on,on"
      MaskToolTipString	      "on,on,on,on"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "2|10*10^(-6)|5|3.4*10^(-5)"
      System {
	Name			"GHK-I-Eq"
	Location		[371, 410, 1223, 902]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "v"
	  SID			  "373"
	  Position		  [150, 118, 180, 132]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "xi"
	  SID			  "404"
	  Position		  [505, 83, 535, 97]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Constant
	  Name			  "1"
	  SID			  "396"
	  Position		  [505, 206, 535, 224]
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add"
	  SID			  "395"
	  Ports			  [2, 1]
	  Position		  [565, 207, 595, 238]
	  Inputs		  "+-"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add1"
	  SID			  "403"
	  Ports			  [2, 1]
	  Position		  [570, 138, 585, 167]
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "Divide"
	  SID			  "385"
	  Ports			  [3, 1]
	  Position		  [155, 225, 175, 255]
	  Inputs		  "*//"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "Divide2"
	  SID			  "390"
	  Ports			  [3, 1]
	  Position		  [645, 139, 665, 171]
	  Inputs		  "**/"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Constant
	  Name			  "F"
	  SID			  "381"
	  Position		  [90, 186, 130, 214]
	  Value			  "96485"
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain"
	  SID			  "387"
	  Position		  [250, 225, 280, 255]
	  Gain			  "z"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain1"
	  SID			  "391"
	  Position		  [500, 144, 540, 176]
	  Gain			  "-Xo"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain2"
	  SID			  "402"
	  Position		  [690, 129, 770, 181]
	  Gain			  "-96485*z*P"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Math
	  Name			  "Math\nFunction"
	  SID			  "389"
	  Ports			  [1, 1]
	  Position		  [435, 165, 465, 195]
	}
	Block {
	  BlockType		  Product
	  Name			  "Product"
	  SID			  "386"
	  Ports			  [2, 1]
	  Position		  [305, 162, 335, 193]
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Constant
	  Name			  "R"
	  SID			  "382"
	  Position		  [90, 227, 130, 253]
	  Value			  "8.314"
	}
	Block {
	  BlockType		  Constant
	  Name			  "T"
	  SID			  "383"
	  Position		  [90, 267, 130, 293]
	  Value			  "293"
	}
	Block {
	  BlockType		  UnaryMinus
	  Name			  "Unary Minus"
	  SID			  "388"
	  Position		  [380, 169, 410, 191]
	}
	Block {
	  BlockType		  Constant
	  Name			  "k"
	  SID			  "401"
	  Position		  [155, 320, 215, 350]
	  Value			  "1/61.5"
	}
	Block {
	  BlockType		  Outport
	  Name			  "s"
	  SID			  "380"
	  Position		  [805, 148, 835, 162]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "k"
	  SrcPort		  1
	  Points		  [10, 0; 0, -95]
	  DstBlock		  "Gain"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Divide2"
	  SrcPort		  1
	  DstBlock		  "Gain2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "v"
	  SrcPort		  1
	  Points		  [95, 0; 0, 45]
	  DstBlock		  "Product"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "F"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Divide"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "R"
	  SrcPort		  1
	  DstBlock		  "Divide"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "T"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Divide"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gain"
	  SrcPort		  1
	  Points		  [0, -55]
	  DstBlock		  "Product"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Product"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    DstBlock		    "Unary Minus"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -55; 260, 0; 0, 20]
	    DstBlock		    "Divide2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Unary Minus"
	  SrcPort		  1
	  DstBlock		  "Math\nFunction"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Math\nFunction"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [0, 60; 75, 0]
	    DstBlock		    "Add"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -20]
	    DstBlock		    "Gain1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Gain1"
	  SrcPort		  1
	  DstBlock		  "Add1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Add1"
	  SrcPort		  1
	  DstBlock		  "Divide2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Add"
	  SrcPort		  1
	  Points		  [20, 0; 0, -60]
	  DstBlock		  "Divide2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "1"
	  SrcPort		  1
	  DstBlock		  "Add"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gain2"
	  SrcPort		  1
	  DstBlock		  "s"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xi"
	  SrcPort		  1
	  Points		  [15, 0]
	  DstBlock		  "Add1"
	  DstPort		  1
	}
	Annotation {
	  Name			  "s = kV (Xi-Xo exp (-kV))/(1 - exp(-kV))\n\n   where k = zF/RT"
	  Position		  [400, 64]
	  ForegroundColor	  "blue"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  14
	  FontWeight		  "bold"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "K Current Ex, IK"
      SID		      "1114"
      Ports		      [3, 1]
      Position		      [470, 131, 565, 199]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDescription	      "Basic Potassium Current (Delayed Rectifier)\n IK =  gK n^4 (EK - V)\n\n Model 1: Hodgkin "
      "& Huxley\n Model 2: Traub et al. 1991\n Model 3: AHP Model\n          EK=-100 mV, gK = 16 mS/cm^2\n Model 4: Sot"
      "o et al. 2006"
      MaskHelp		      "Basic Potassium Current (Delayed Rectifier)\n IK =  gK n^4 (EK - V)\n\n Model 1: Hodgkin & Huxl"
      "ey\n Model 2: Traub et al. 1991\n Model 3: AHP Model\n          EK=-100 mV, gK = 16 mS/cm^2\n Model 4: Soto et a"
      "l. 2006"
      MaskPromptString	      "Activation n Fwd Rate Eq, n_a|Activation n Bckwd Rate Eq, n_b"
      MaskStyleString	      "popup(n_alpha|n2_alpha|n3_alpha|n4_alpha),popup(n_beta|n2_beta|n3_beta|n4_beta)"
      MaskVariables	      "n_a=&1;n_b=&2;"
      MaskTunableValueString  "on,on"
      MaskCallbackString      "|"
      MaskEnableString	      "on,on"
      MaskVisibilityString    "on,on"
      MaskToolTipString	      "on,on"
      MaskInitialization      "set_param([gcb '/n Rate-Eqs Gate'], 'alphaF', n_a);\nset_param([gcb '/n Rate-Eqs Gate']"
      ", 'betaF', n_b);\n"
      MaskSelfModifiable      on
      MaskDisplay	      "image(imread('../Libs/icons/ChannelV.jpg'),'center');"
      MaskIconFrame	      on
      MaskIconOpaque	      off
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "n3_alpha|n3_beta"
      MaskTabNameString	      "Gating,Gating"
      System {
	Name			"K Current Ex, IK"
	Location		[585, 517, 1229, 842]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"92"
	SIDHighWatermark	"321"
	SIDPrevWatermark	"317"
	Block {
	  BlockType		  Inport
	  Name			  "V"
	  SID			  "1114:212"
	  Position		  [505, 133, 535, 147]
	  BlockMirror		  on
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "EK"
	  SID			  "1114:319"
	  Position		  [505, 213, 535, 227]
	  BlockMirror		  on
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "gK"
	  SID			  "1114:320"
	  Position		  [505, 273, 535, 287]
	  BlockMirror		  on
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Constant
	  Name			  " 4"
	  SID			  "1114:212"
	  Position		  [325, 144, 345, 166]
	  BlockMirror		  on
	  Value			  "4"
	}
	Block {
	  BlockType		  Math
	  Name			  "4th"
	  SID			  "1114:212"
	  Ports			  [2, 1]
	  Position		  [260, 134, 285, 161]
	  BlockMirror		  on
	  Operator		  "pow"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Drive Term Ex"
	  SID			  "1114:318"
	  Ports			  [3, 1]
	  Position		  [285, 188, 385, 252]
	  BlockMirror		  on
	  LibraryVersion	  "1.390"
	  SourceBlock		  "WaveformsLib/Drive Term Ex"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	}
	Block {
	  BlockType		  Product
	  Name			  "Product"
	  SID			  "1114:212"
	  Ports			  [2, 1]
	  Position		  [195, 114, 210, 256]
	  BlockMirror		  on
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Reference
	  Name			  "n Rate-Eqs Gate"
	  SID			  "1114:212"
	  Ports			  [1, 1]
	  Position		  [375, 109, 440, 171]
	  BlockMirror		  on
	  LibraryVersion	  "1.1071"
	  SourceBlock		  "CurrentsLib/Rate-Eqs Gate"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  alphaF		  "n3_alpha"
	  betaF			  "n3_beta"
	}
	Block {
	  BlockType		  Math
	  Name			  "recip"
	  SID			  "1114:321"
	  Ports			  [1, 1]
	  Position		  [420, 265, 450, 295]
	  BlockMirror		  on
	  Operator		  "reciprocal"
	}
	Block {
	  BlockType		  Outport
	  Name			  "I"
	  SID			  "1114:212"
	  Position		  [100, 178, 130, 192]
	  BlockMirror		  on
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Drive Term Ex"
	  SrcPort		  1
	  DstBlock		  "Product"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Product"
	  SrcPort		  1
	  DstBlock		  "I"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "4th"
	  SrcPort		  1
	  DstBlock		  "Product"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "n Rate-Eqs Gate"
	  SrcPort		  1
	  DstBlock		  "4th"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  " 4"
	  SrcPort		  1
	  DstBlock		  "4th"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "V"
	  SrcPort		  1
	  Points		  [-30, 0]
	  Branch {
	    DstBlock		    "n Rate-Eqs Gate"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 60]
	    DstBlock		    "Drive Term Ex"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "EK"
	  SrcPort		  1
	  DstBlock		  "Drive Term Ex"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "gK"
	  SrcPort		  1
	  DstBlock		  "recip"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "recip"
	  SrcPort		  1
	  Points		  [-5, 0; 0, -40]
	  DstBlock		  "Drive Term Ex"
	  DstPort		  3
	}
	Annotation {
	  Name			  "I_{K} =  g_{K} n^4 (E_{K} - V)"
	  Position		  [331, 52]
	  ForegroundColor	  "red"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "K Current, IK"
      SID		      "212"
      Ports		      [1, 1]
      Position		      [350, 62, 435, 128]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDescription	      "Basic Potassium Current (Delayed Rectifier)\n IK =  gK n^4 (EK - V)\n\n Model 1: Hodgkin "
      "& Huxley\n Model 2: Traub et al. 1991\n Model 3: AHP Model\n          EK=-100 mV, gK = 16 mS/cm^2\n Model 4: Sot"
      "o et al. 2006"
      MaskHelp		      "Basic Potassium Current (Delayed Rectifier)\n IK =  gK n^4 (EK - V)\n\n Model 1: Hodgkin & Huxl"
      "ey\n Model 2: Traub et al. 1991\n Model 3: AHP Model\n          EK=-100 mV, gK = 16 mS/cm^2\n Model 4: Soto et a"
      "l. 2006"
      MaskPromptString	      "Potassium Equilibrium, EK (mV)|Potassium Conductance, gK (mS/cm^2)|Activation n Fwd Rate"
      " Eq, n_a|Activation n Bckwd Rate Eq, n_b"
      MaskStyleString	      "edit,edit,popup(n_alpha|n2_alpha|n3_alpha|n4_alpha),popup(n_beta|n2_beta|n3_beta|n4_beta)"
      MaskVariables	      "EK=@1;gK=@2;n_a=&3;n_b=&4;"
      MaskTunableValueString  "on,on,on,on"
      MaskCallbackString      "|||"
      MaskEnableString	      "on,on,on,on"
      MaskVisibilityString    "on,on,on,on"
      MaskToolTipString	      "on,on,on,on"
      MaskInitialization      "set_param([gcb '/n Rate-Eqs Gate'], 'alphaF', n_a);\nset_param([gcb '/n Rate-Eqs Gate']"
      ", 'betaF', n_b);\n"
      MaskSelfModifiable      on
      MaskDisplay	      "image(imread('../Libs/icons/ChannelV.jpg'),'center');"
      MaskIconFrame	      on
      MaskIconOpaque	      off
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "-100|16|n3_alpha|n3_beta"
      MaskTabNameString	      "Basic,Basic,Gating,Gating"
      System {
	Name			"K Current, IK"
	Location		[368, 533, 1012, 858]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"92"
	SIDHighWatermark	"317"
	Block {
	  BlockType		  Inport
	  Name			  "V"
	  SID			  "212:212"
	  Position		  [545, 133, 575, 147]
	  BlockMirror		  on
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Constant
	  Name			  " 4"
	  SID			  "212:212"
	  Position		  [325, 144, 345, 166]
	  BlockMirror		  on
	  Value			  "4"
	}
	Block {
	  BlockType		  Math
	  Name			  "4th"
	  SID			  "212:212"
	  Ports			  [2, 1]
	  Position		  [260, 134, 285, 161]
	  BlockMirror		  on
	  Operator		  "pow"
	}
	Block {
	  BlockType		  Product
	  Name			  "Product"
	  SID			  "212:212"
	  Ports			  [2, 1]
	  Position		  [195, 116, 210, 249]
	  BlockMirror		  on
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Ungated Current, gK (EK - V)"
	  SID			  "212:212"
	  Ports			  [1, 1]
	  Position		  [260, 183, 355, 247]
	  BlockMirror		  on
	  LibraryVersion	  "1.786"
	  SourceBlock		  "CurrentsLib/Ungated Current"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  EX			  "EK"
	  gX			  "gK"
	}
	Block {
	  BlockType		  Reference
	  Name			  "n Rate-Eqs Gate"
	  SID			  "212:212"
	  Ports			  [1, 1]
	  Position		  [375, 109, 440, 171]
	  BlockMirror		  on
	  LibraryVersion	  "1.1071"
	  SourceBlock		  "CurrentsLib/Rate-Eqs Gate"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  alphaF		  "n3_alpha"
	  betaF			  "n3_beta"
	}
	Block {
	  BlockType		  Outport
	  Name			  "I"
	  SID			  "212:212"
	  Position		  [100, 178, 130, 192]
	  BlockMirror		  on
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "V"
	  SrcPort		  1
	  Points		  [-45, 0]
	  Branch {
	    DstBlock		    "n Rate-Eqs Gate"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 75]
	    DstBlock		    "Ungated Current, gK (EK - V)"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  " 4"
	  SrcPort		  1
	  DstBlock		  "4th"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "n Rate-Eqs Gate"
	  SrcPort		  1
	  DstBlock		  "4th"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "4th"
	  SrcPort		  1
	  DstBlock		  "Product"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Product"
	  SrcPort		  1
	  DstBlock		  "I"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Ungated Current, gK (EK - V)"
	  SrcPort		  1
	  DstBlock		  "Product"
	  DstPort		  2
	}
	Annotation {
	  Name			  "I_{K} =  g_{K} n^4 (E_{K} - V)"
	  Position		  [331, 52]
	  ForegroundColor	  "red"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "KAh_alpha"
      SID		      "563"
      Ports		      [1, 1]
      Position		      [965, 712, 1000, 738]
      LibraryVersion	      "1.1089"
      SourceBlock	      "CurrentsLib/StateFunctFormIII"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      T			      "-85"
      S			      "-1/16"
      B			      "1"
      G			      "1/8"
    }
    Block {
      BlockType		      SubSystem
      Name		      "KAh_beta"
      SID		      "572"
      Ports		      [1, 1]
      Position		      [1025, 712, 1065, 738]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDescription	      "1.2"
      MaskHelp		      "1.2"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      System {
	Name			"KAh_beta"
	Location		[950, 749, 1332, 921]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "v"
	  SID			  "573"
	  Position		  [25, 38, 55, 52]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Bias
	  Name			  "Bias"
	  SID			  "574"
	  Position		  [145, 30, 185, 60]
	  Bias			  "1.2"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain"
	  SID			  "575"
	  Position		  [80, 30, 110, 60]
	  Gain			  "0"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Outport
	  Name			  "s"
	  SID			  "576"
	  Position		  [210, 38, 240, 52]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Gain"
	  SrcPort		  1
	  DstBlock		  "Bias"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "v"
	  SrcPort		  1
	  DstBlock		  "Gain"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Bias"
	  SrcPort		  1
	  DstBlock		  "s"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "KAm_alpha"
      SID		      "560"
      Ports		      [1, 1]
      Position		      [965, 662, 1000, 688]
      LibraryVersion	      "1.1089"
      SourceBlock	      "CurrentsLib/StateFunctFormIII"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      T			      "-28"
      S			      "1/22.5"
      B			      "1"
      G			      "1/8"
    }
    Block {
      BlockType		      SubSystem
      Name		      "KAm_beta"
      SID		      "577"
      Ports		      [1, 1]
      Position		      [1025, 661, 1065, 689]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"KAm_beta"
	Location		[749, 303, 1397, 649]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "v"
	  SID			  "578"
	  Position		  [20, 118, 50, 132]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add"
	  SID			  "587"
	  Ports			  [2, 1]
	  Position		  [310, 117, 340, 148]
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Bias
	  Name			  "Bias"
	  SID			  "580"
	  Position		  [465, 120, 505, 150]
	  Bias			  "0.0"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Bias
	  Name			  "Bias1"
	  SID			  "581"
	  Position		  [100, 75, 140, 105]
	  Bias			  "52.8"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Bias
	  Name			  "Bias2"
	  SID			  "582"
	  Position		  [100, 165, 140, 195]
	  Bias			  "82.7"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain"
	  SID			  "583"
	  Position		  [165, 68, 220, 112]
	  Gain			  "1/34.7"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain1"
	  SID			  "584"
	  Position		  [165, 158, 225, 202]
	  Gain			  "-1/38.7"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain2"
	  SID			  "589"
	  Position		  [410, 119, 450, 151]
	  Gain			  "1/16"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Math
	  Name			  "e"
	  SID			  "585"
	  Ports			  [1, 1]
	  Position		  [250, 75, 280, 105]
	}
	Block {
	  BlockType		  Math
	  Name			  "e1"
	  SID			  "586"
	  Ports			  [1, 1]
	  Position		  [250, 165, 280, 195]
	}
	Block {
	  BlockType		  Math
	  Name			  "recip"
	  SID			  "588"
	  Ports			  [1, 1]
	  Position		  [360, 120, 390, 150]
	  Operator		  "reciprocal"
	}
	Block {
	  BlockType		  Outport
	  Name			  "s"
	  SID			  "579"
	  Position		  [530, 128, 560, 142]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "v"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, -35]
	    DstBlock		    "Bias1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 55]
	    DstBlock		    "Bias2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Bias"
	  SrcPort		  1
	  DstBlock		  "s"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Bias2"
	  SrcPort		  1
	  DstBlock		  "Gain1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Bias1"
	  SrcPort		  1
	  DstBlock		  "Gain"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gain1"
	  SrcPort		  1
	  DstBlock		  "e1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gain"
	  SrcPort		  1
	  DstBlock		  "e"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "e"
	  SrcPort		  1
	  Points		  [10, 0]
	  DstBlock		  "Add"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "e1"
	  SrcPort		  1
	  Points		  [10, 0]
	  DstBlock		  "Add"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Add"
	  SrcPort		  1
	  DstBlock		  "recip"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gain2"
	  SrcPort		  1
	  DstBlock		  "Bias"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "recip"
	  SrcPort		  1
	  DstBlock		  "Gain2"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "L-type Ca Current , ICaL"
      SID		      "299"
      Ports		      [2, 1]
      Position		      [45, 203, 135, 267]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDescription	      "L-type Calcium Current\nICaL =  gCaL m^2 h (ECaL - V)\n\nBased on (Brown et al. 1993)"
      MaskHelp		      "L-type Calcium Current\nICaL =  gCaL m^2 h (ECaL - V)\n\nBased on (Brown et al. 1993)"
      MaskPromptString	      "Sodium Equilibrium, ECaL (mV)|Sodium Conductance, gCaL (mS/cm^2)|Activation m Equil Eq, "
      "m_e|Activation m Tau Eq, m_t|Inactivation h Equil Eq, h_e|Inactivation h Tau Eq, h_t"
      MaskStyleString	      "edit,edit,popup(caLm_infin|caLm_infin2),popup(caLm_tau|cam_tau2),popup(caLh_infin|caLh_in"
      "fin2),popup(caLh_tau|cah_tau2)"
      MaskVariables	      "ECaL=@1;gCaL=@2;m_e=&3;m_t=&4;h_e=&5;h_t=&6;"
      MaskTunableValueString  "on,on,on,on,on,on"
      MaskCallbackString      "|||||"
      MaskEnableString	      "on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on"
      MaskInitialization      "set_param([gcb '/m Equil-Eqs Gate'], 'equilF', m_e);\nset_param([gcb '/m Equil-Eqs Gate"
      "'], 'tauF', m_t);\nset_param([gcb '/h Equil-Eqs Gate'], 'equilF', h_e);\nset_param([gcb '/h Equil-Eqs Gate'], 't"
      "auF', h_t);\n"
      MaskSelfModifiable      on
      MaskDisplay	      "image(imread('../Libs/icons/ChannelV.jpg'),'center');"
      MaskIconFrame	      on
      MaskIconOpaque	      off
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "130|0.1|caLm_infin2|cam_tau2|caLh_infin2|cah_tau2"
      MaskTabNameString	      "Basic,Basic,Gating,Gating,Gating,Gating"
      System {
	Name			"L-type Ca Current , ICaL"
	Location		[344, 115, 1540, 962]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"92"
	SIDHighWatermark	"327"
	Block {
	  BlockType		  Inport
	  Name			  "V"
	  SID			  "299:299"
	  Position		  [510, 118, 540, 132]
	  BlockMirror		  on
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "ca"
	  SID			  "299:299"
	  Position		  [515, 283, 545, 297]
	  BlockMirror		  on
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "GHK-I-Eq"
	  SID			  "299:299"
	  Ports			  [2, 1]
	  Position		  [335, 262, 385, 298]
	  BlockMirror		  on
	  LibraryVersion	  "1.1070"
	  SourceBlock		  "CurrentsLib/GHK-I-Eq"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  z			  "2"
	  Xi			  "10*10^(-6)"
	  Xo			  "5"
	  P			  "3.4*10^(-5)"
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain"
	  SID			  "299:299"
	  Position		  [265, 264, 315, 296]
	  BlockMirror		  on
	  Gain			  "gCaL"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "Product"
	  SID			  "299:299"
	  Ports			  [3, 1]
	  Position		  [215, 123, 230, 277]
	  BlockMirror		  on
	  Inputs		  "3"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "h Equil-Eqs Gate"
	  SID			  "299:299"
	  Ports			  [1, 1]
	  Position		  [325, 172, 390, 228]
	  BlockMirror		  on
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskDescription	  "dF/dt = ( infty_F-F) / tau_F"
	  MaskHelp		  "dF/dt = ( infty_F-F) / tau_F"
	  MaskPromptString	  "Equilbrium Eq (Steady State)|Tau Eq (Time constant)"
	  MaskStyleString	  "popup(caLm_infin|caLh_infin|caLm_infin2|caLh_infin2|caNm_infin2|caNh_infin2|caPm_infin2|caPh_inf"
	  "in2),popup(caLm_tau|caLh_tau|cam_tau2|cah_tau2)"
	  MaskVariables		  "equilF=&1;tauF=&2;"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskInitialization	  "set_param([gcb '/TauFunct'], 'BlockChoice', tauF);\nset_param([gcb '/EquilFunct'], 'BlockChoi"
	  "ce', equilF);"
	  MaskSelfModifiable	  on
	  MaskDisplay		  "image(imread('..\\Libs\\icons\\EquilEq.jpg'),'center');"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "caLh_infin2|cah_tau2"
	  System {
	    Name		    "h Equil-Eqs Gate"
	    Location		    [489, 568, 1180, 953]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "327"
	    Block {
	      BlockType		      Inport
	      Name		      "V"
	      SID		      "299:299:299"
	      Position		      [100, 163, 130, 177]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Add1"
	      SID		      "299:299:299"
	      Ports		      [2, 1]
	      Position		      [350, 147, 365, 178]
	      Inputs		      "-+"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Divide"
	      SID		      "299:299:299"
	      Ports		      [2, 1]
	      Position		      [410, 172, 440, 203]
	      Inputs		      "*/"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "EquilFunct"
	      SID		      "299:299:299"
	      Ports		      [1, 1]
	      Position		      [220, 156, 260, 184]
	      AttributesFormatString  "%<BlockChoice>"
	      BlockChoice	      "caLh_infin2"
	      TemplateBlock	      "CurrentsLib/EquilFunct"
	      MemberBlocks	      "caLh_infin,caLh_infin2,caLm_infin,caLm_infin2,caNh_infin2,caNm_infin2,caPh_infin2,caPm_infi"
	      "n2"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"EquilFunct"
		Location		[148, 182, 646, 482]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"1112"
		Block {
		  BlockType		  Inport
		  Name			  "v"
		  SID			  "299:299:299::285"
		  Position		  [20, 40, 40, 60]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "caLh_infin2"
		  SID			  "299:299:299::343"
		  Ports			  [1, 1]
		  Position		  [100, 40, 140, 80]
		  LibraryVersion	  "1.1071"
		  SourceBlock		  "CurrentsLib/StateFunctFormIII"
		  SourceType		  ""
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  T			  "-20"
		  S			  "-1/5"
		  B			  "1"
		  G			  "1"
		}
		Block {
		  BlockType		  Outport
		  Name			  "s"
		  SID			  "299:299:299::286"
		  Position		  [200, 40, 220, 60]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "v"
		  SrcPort		  1
		  DstBlock		  "caLh_infin2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "caLh_infin2"
		  SrcPort		  1
		  DstBlock		  "s"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Integrator
	      Name		      "Integrator"
	      SID		      "299:299:299"
	      Ports		      [1, 1]
	      Position		      [465, 172, 515, 208]
	      InitialCondition	      "1"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "TauFunct"
	      SID		      "299:299:299"
	      Ports		      [1, 1]
	      Position		      [290, 197, 340, 233]
	      AttributesFormatString  "%<BlockChoice>"
	      BlockChoice	      "cah_tau2"
	      TemplateBlock	      "CurrentsLib/TauFunct"
	      MemberBlocks	      "caLh_tau,caLm_tau,cah_tau2,cam_tau2"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"TauFunct"
		Location		[148, 182, 646, 482]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"1112"
		Block {
		  BlockType		  Inport
		  Name			  "v"
		  SID			  "299:299:299::289"
		  Position		  [20, 40, 40, 60]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cah_tau2"
		  SID			  "299:299:299::345"
		  Ports			  [1, 1]
		  Position		  [100, 40, 140, 80]
		  LibraryVersion	  "1.1071"
		  SourceBlock		  "CurrentsLib/caLh_tau"
		  SourceType		  ""
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		}
		Block {
		  BlockType		  Outport
		  Name			  "s"
		  SID			  "299:299:299::290"
		  Position		  [200, 40, 220, 60]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "v"
		  SrcPort		  1
		  DstBlock		  "cah_tau2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cah_tau2"
		  SrcPort		  1
		  DstBlock		  "s"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "State"
	      SID		      "299:299:299"
	      Position		      [590, 183, 620, 197]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "V"
	      SrcPort		      1
	      Points		      [60, 0]
	      Branch {
		DstBlock		"EquilFunct"
		DstPort			1
	      }
	      Branch {
		Points			[0, 45]
		DstBlock		"TauFunct"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "EquilFunct"
	      SrcPort		      1
	      DstBlock		      "Add1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "TauFunct"
	      SrcPort		      1
	      Points		      [50, 0]
	      DstBlock		      "Divide"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Divide"
	      SrcPort		      1
	      DstBlock		      "Integrator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Add1"
	      SrcPort		      1
	      Points		      [0, 15]
	      DstBlock		      "Divide"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Integrator"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"State"
		DstPort			1
	      }
	      Branch {
		Points			[0, -60; -210, 0; 0, 25]
		DstBlock		"Add1"
		DstPort			1
	      }
	    }
	    Annotation {
	      Name		      "dF/dt = ( \\infty _F-F) / \\tau_F"
	      Position		      [341, 52]
	      ForegroundColor	      "red"
	      Interpreter	      "tex"
	      FontName		      "Arial"
	      FontSize		      16
	      FontWeight	      "bold"
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "m Equil-Eqs Gate"
	  SID			  "299:299"
	  Ports			  [1, 1]
	  Position		  [385, 96, 450, 154]
	  BlockMirror		  on
	  LibraryVersion	  "1.1071"
	  SourceBlock		  "CurrentsLib/Equil-Eqs Gate"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  equilF		  "caLm_infin2"
	  tauF			  "cam_tau2"
	}
	Block {
	  BlockType		  Outport
	  Name			  "I"
	  SID			  "299:299"
	  Position		  [70, 193, 100, 207]
	  BlockMirror		  on
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Product"
	  SrcPort		  1
	  DstBlock		  "I"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "GHK-I-Eq"
	  SrcPort		  1
	  DstBlock		  "Gain"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "V"
	  SrcPort		  1
	  Points		  [-25, 0]
	  Branch {
	    Points		    [0, 75]
	    Branch {
	      DstBlock		      "h Equil-Eqs Gate"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 70]
	      DstBlock		      "GHK-I-Eq"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "m Equil-Eqs Gate"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "m Equil-Eqs Gate"
	  SrcPort		  1
	  Points		  [-90, 0; 0, 25]
	  DstBlock		  "Product"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "h Equil-Eqs Gate"
	  SrcPort		  1
	  DstBlock		  "Product"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gain"
	  SrcPort		  1
	  Points		  [-5, 0; 0, -30]
	  DstBlock		  "Product"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "ca"
	  SrcPort		  1
	  DstBlock		  "GHK-I-Eq"
	  DstPort		  2
	}
	Annotation {
	  Name			  "I_{CaL} =  g_{CaL} m(V) p(V) Ighk"
	  Position		  [326, 52]
	  ForegroundColor	  "red"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Leak Current, IL"
      SID		      "233"
      Ports		      [1, 1]
      Position		      [140, 63, 225, 127]
      LibraryVersion	      "1.1071"
      SourceBlock	      "CurrentsLib/Ungated Current"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      EX		      "-65"
      gX		      "0.1"
    }
    Block {
      BlockType		      SubSystem
      Name		      "M Current, IKM"
      SID		      "535"
      Ports		      [1, 1]
      Position		      [50, 462, 135, 528]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDescription	      "Potassium M Current (Traub et al. 2003)"
      MaskHelp		      "Potassium M Current (Traub et al. 2003)"
      MaskPromptString	      "Potassium Equilibrium, EK (mV)|Potassium Conductance, gK (mS/cm^2)|Activation m Fwd Rate"
      " Eq, m_a|Activation m Bckwd Rate Eq, m_b"
      MaskStyleString	      "edit,edit,popup(kMm_alpha),popup(kMm_beta)"
      MaskVariables	      "EK=@1;gK=@2;m_a=&3;m_b=&4;"
      MaskTunableValueString  "on,on,on,on"
      MaskCallbackString      "|||"
      MaskEnableString	      "on,on,on,on"
      MaskVisibilityString    "on,on,on,on"
      MaskToolTipString	      "on,on,on,on"
      MaskInitialization      "set_param([gcb '/m Rate-Eqs Gate'], 'alphaF', m_a);\nset_param([gcb '/m Rate-Eqs Gate']"
      ", 'betaF', m_b);\n"
      MaskSelfModifiable      on
      MaskDisplay	      "image(imread('../Libs/icons/ChannelV.jpg'),'center');"
      MaskIconFrame	      on
      MaskIconOpaque	      off
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "-100|0.1|kMm_alpha|kMm_beta"
      MaskTabNameString	      "Basic,Basic,Gating,Gating"
      System {
	Name			"M Current, IKM"
	Location		[232, 443, 876, 768]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"92"
	SIDHighWatermark	"542"
	Block {
	  BlockType		  Inport
	  Name			  "V"
	  SID			  "535:535"
	  Position		  [545, 143, 575, 157]
	  BlockMirror		  on
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Product
	  Name			  "Product"
	  SID			  "535:535"
	  Ports			  [2, 1]
	  Position		  [195, 116, 210, 249]
	  BlockMirror		  on
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Ungated Current, gK (EK - V)"
	  SID			  "535:535"
	  Ports			  [1, 1]
	  Position		  [260, 183, 355, 247]
	  BlockMirror		  on
	  LibraryVersion	  "1.1037"
	  SourceBlock		  "CurrentsLib/Ungated Current"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  EX			  "EK"
	  gX			  "gK"
	}
	Block {
	  BlockType		  Reference
	  Name			  "m Rate-Eqs Gate"
	  SID			  "535:535"
	  Ports			  [1, 1]
	  Position		  [375, 119, 440, 181]
	  BlockMirror		  on
	  LibraryVersion	  "1.1071"
	  SourceBlock		  "CurrentsLib/Rate-Eqs Gate"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  alphaF		  "kMm_alpha"
	  betaF			  "kMm_beta"
	}
	Block {
	  BlockType		  Outport
	  Name			  "I"
	  SID			  "535:535"
	  Position		  [100, 178, 130, 192]
	  BlockMirror		  on
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Ungated Current, gK (EK - V)"
	  SrcPort		  1
	  DstBlock		  "Product"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Product"
	  SrcPort		  1
	  DstBlock		  "I"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "m Rate-Eqs Gate"
	  SrcPort		  1
	  DstBlock		  "Product"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "V"
	  SrcPort		  1
	  Points		  [-45, 0]
	  Branch {
	    Points		    [0, 65]
	    DstBlock		    "Ungated Current, gK (EK - V)"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "m Rate-Eqs Gate"
	    DstPort		    1
	  }
	}
	Annotation {
	  Name			  "I_{K} =  g_{K} m (E_{K} - V)"
	  Position		  [331, 52]
	  ForegroundColor	  "red"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "N-type Ca Current, ICaN"
      SID		      "351"
      Ports		      [2, 1]
      Position		      [175, 203, 265, 267]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDescription	      "N-type Calcium Current\nICaN =  gCaN m h (ECaN - V)\n"
      MaskHelp		      "N-type Calcium Current\nICaN =  gCaN m h (ECaN - V)\n"
      MaskPromptString	      "Sodium Equilibrium, ECaN (mV)|Sodium Conductance, gCaN (mS/cm^2)|Activation m Equil Eq, "
      "m_e|Activation m Tau Eq, m_t|Inactivation h Equil Eq, h_e|Inactivation h Tau Eq, h_t"
      MaskStyleString	      "edit,edit,popup(caNm_infin|caNm_infin2),popup(caNm_tau|cam_tau2),popup(caNh_infin|caNh_in"
      "fin2),popup(caNh_tau|cah_tau2)"
      MaskVariables	      "ECaN=@1;gCaN=@2;m_e=&3;m_t=&4;h_e=&5;h_t=&6;"
      MaskTunableValueString  "on,on,on,on,on,on"
      MaskCallbackString      "|||||"
      MaskEnableString	      "on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on"
      MaskInitialization      "set_param([gcb '/m Equil-Eqs Gate'], 'equilF', m_e);\nset_param([gcb '/m Equil-Eqs Gate"
      "'], 'tauF', m_t);\nset_param([gcb '/h Equil-Eqs Gate'], 'equilF', h_e);\nset_param([gcb '/h Equil-Eqs Gate'], 't"
      "auF', h_t);\n"
      MaskSelfModifiable      on
      MaskDisplay	      "image(imread('../Libs/icons/ChannelV.jpg'),'center');"
      MaskIconFrame	      on
      MaskIconOpaque	      off
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "130|0.1|caNm_infin2|cam_tau2|caNh_infin2|cah_tau2"
      MaskTabNameString	      "Basic,Basic,Gating,Gating,Gating,Gating"
      System {
	Name			"N-type Ca Current, ICaN"
	Location		[269, 205, 1037, 693]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"92"
	SIDHighWatermark	"371"
	Block {
	  BlockType		  Inport
	  Name			  "V"
	  SID			  "351:351"
	  Position		  [510, 118, 540, 132]
	  BlockMirror		  on
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "ca"
	  SID			  "351:351"
	  Position		  [505, 278, 535, 292]
	  BlockMirror		  on
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "GHK-I-Eq"
	  SID			  "351:351"
	  Ports			  [2, 1]
	  Position		  [375, 260, 415, 295]
	  BlockMirror		  on
	  LibraryVersion	  "1.1066"
	  SourceBlock		  "CurrentsLib/GHK-I-Eq"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  z			  "2"
	  Xi			  "10*10^(-6)"
	  Xo			  "5"
	  P			  "3.4*10^(-5)"
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain"
	  SID			  "351:351"
	  Position		  [280, 261, 340, 299]
	  BlockMirror		  on
	  Gain			  "gCaN"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "Product"
	  SID			  "351:351"
	  Ports			  [3, 1]
	  Position		  [215, 123, 230, 277]
	  BlockMirror		  on
	  Inputs		  "3"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "h Equil Eqs Gate"
	  SID			  "351:351"
	  Ports			  [1, 1]
	  Position		  [325, 172, 390, 228]
	  BlockMirror		  on
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskDescription	  "dF/dt = ( infty_F-F) / tau_F"
	  MaskHelp		  "dF/dt = ( infty_F-F) / tau_F"
	  MaskPromptString	  "Equilbrium Eq (Steady State)|Tau Eq (Time constant)"
	  MaskStyleString	  "popup(caLm_infin|caLh_infin|caLm_infin2|caLh_infin2|caNm_infin2|caNh_infin2|caPm_infin2|caPh_inf"
	  "in2),popup(caLm_tau|caLh_tau|cam_tau2|cah_tau2)"
	  MaskVariables		  "equilF=&1;tauF=&2;"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskInitialization	  "set_param([gcb '/TauFunct'], 'BlockChoice', tauF);\nset_param([gcb '/EquilFunct'], 'BlockChoi"
	  "ce', equilF);"
	  MaskSelfModifiable	  on
	  MaskDisplay		  "image(imread('..\\Libs\\icons\\EquilEq.jpg'),'center');"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "caNh_infin2|cah_tau2"
	  System {
	    Name		    "h Equil Eqs Gate"
	    Location		    [489, 568, 1180, 953]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "369"
	    Block {
	      BlockType		      Inport
	      Name		      "V"
	      SID		      "351:351:351"
	      Position		      [100, 163, 130, 177]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Add1"
	      SID		      "351:351:351"
	      Ports		      [2, 1]
	      Position		      [350, 147, 365, 178]
	      Inputs		      "-+"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Divide"
	      SID		      "351:351:351"
	      Ports		      [2, 1]
	      Position		      [410, 172, 440, 203]
	      Inputs		      "*/"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "EquilFunct"
	      SID		      "351:351:351"
	      Ports		      [1, 1]
	      Position		      [220, 156, 260, 184]
	      AttributesFormatString  "%<BlockChoice>"
	      BlockChoice	      "caNh_infin2"
	      TemplateBlock	      "CurrentsLib/EquilFunct"
	      MemberBlocks	      "caLh_infin,caLh_infin2,caLm_infin,caLm_infin2,caNh_infin2,caNm_infin2,caPh_infin2,caPm_infi"
	      "n2"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"EquilFunct"
		Location		[148, 182, 646, 482]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"875"
		SIDPrevWatermark	"875"
		Block {
		  BlockType		  Inport
		  Name			  "v"
		  SID			  "351:351:351::285"
		  Position		  [20, 40, 40, 60]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "caNh_infin2"
		  SID			  "351:351:351::347"
		  Ports			  [1, 1]
		  Position		  [100, 40, 140, 80]
		  LibraryVersion	  "1.1063"
		  SourceBlock		  "CurrentsLib/StateFunctFormIII"
		  SourceType		  "Unknown"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  T			  "-20"
		  S			  "-1/5"
		  B			  "1"
		  G			  "1"
		}
		Block {
		  BlockType		  Outport
		  Name			  "s"
		  SID			  "351:351:351::286"
		  Position		  [200, 40, 220, 60]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "v"
		  SrcPort		  1
		  DstBlock		  "caNh_infin2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "caNh_infin2"
		  SrcPort		  1
		  DstBlock		  "s"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Integrator
	      Name		      "Integrator"
	      SID		      "351:351:351"
	      Ports		      [1, 1]
	      Position		      [465, 172, 515, 208]
	      InitialCondition	      "1"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "TauFunct"
	      SID		      "351:351:351"
	      Ports		      [1, 1]
	      Position		      [290, 197, 340, 233]
	      AttributesFormatString  "%<BlockChoice>"
	      BlockChoice	      "cah_tau2"
	      TemplateBlock	      "CurrentsLib/TauFunct"
	      MemberBlocks	      "caLh_tau,caLm_tau,cah_tau2,cam_tau2"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"TauFunct"
		Location		[148, 182, 646, 482]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"875"
		SIDPrevWatermark	"875"
		Block {
		  BlockType		  Inport
		  Name			  "v"
		  SID			  "351:351:351::289"
		  Position		  [20, 40, 40, 60]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cah_tau2"
		  SID			  "351:351:351::345"
		  Ports			  [1, 1]
		  Position		  [100, 40, 140, 80]
		  LibraryVersion	  "1.1063"
		  SourceBlock		  "CurrentsLib/caLh_tau"
		  SourceType		  "Unknown"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		}
		Block {
		  BlockType		  Outport
		  Name			  "s"
		  SID			  "351:351:351::290"
		  Position		  [200, 40, 220, 60]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "v"
		  SrcPort		  1
		  DstBlock		  "cah_tau2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cah_tau2"
		  SrcPort		  1
		  DstBlock		  "s"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "State"
	      SID		      "351:351:351"
	      Position		      [590, 183, 620, 197]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "V"
	      SrcPort		      1
	      Points		      [60, 0]
	      Branch {
		DstBlock		"EquilFunct"
		DstPort			1
	      }
	      Branch {
		Points			[0, 45]
		DstBlock		"TauFunct"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "EquilFunct"
	      SrcPort		      1
	      DstBlock		      "Add1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "TauFunct"
	      SrcPort		      1
	      Points		      [50, 0]
	      DstBlock		      "Divide"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Divide"
	      SrcPort		      1
	      DstBlock		      "Integrator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Add1"
	      SrcPort		      1
	      Points		      [0, 15]
	      DstBlock		      "Divide"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Integrator"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"State"
		DstPort			1
	      }
	      Branch {
		Points			[0, -60; -210, 0; 0, 25]
		DstBlock		"Add1"
		DstPort			1
	      }
	    }
	    Annotation {
	      Name		      "dF/dt = ( \\infty _F-F) / \\tau_F"
	      Position		      [341, 52]
	      ForegroundColor	      "red"
	      Interpreter	      "tex"
	      FontName		      "Arial"
	      FontSize		      16
	      FontWeight	      "bold"
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "m Equil Eqs Gate"
	  SID			  "351:351"
	  Ports			  [1, 1]
	  Position		  [325, 96, 390, 154]
	  BlockMirror		  on
	  LibraryVersion	  "1.1069"
	  SourceBlock		  "CurrentsLib/Equil-Eqs Gate"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  equilF		  "caNm_infin2"
	  tauF			  "cam_tau2"
	}
	Block {
	  BlockType		  Outport
	  Name			  "I"
	  SID			  "351:351"
	  Position		  [105, 193, 135, 207]
	  BlockMirror		  on
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "h Equil Eqs Gate"
	  SrcPort		  1
	  DstBlock		  "Product"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "m Equil Eqs Gate"
	  SrcPort		  1
	  Points		  [-30, 0; 0, 25]
	  DstBlock		  "Product"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "V"
	  SrcPort		  1
	  Points		  [-25, 0]
	  Branch {
	    DstBlock		    "m Equil Eqs Gate"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 75]
	    Branch {
	      DstBlock		      "h Equil Eqs Gate"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 70]
	      DstBlock		      "GHK-I-Eq"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "GHK-I-Eq"
	  SrcPort		  1
	  DstBlock		  "Gain"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Product"
	  SrcPort		  1
	  DstBlock		  "I"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gain"
	  SrcPort		  1
	  Points		  [-20, 0; 0, -30]
	  DstBlock		  "Product"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "ca"
	  SrcPort		  1
	  DstBlock		  "GHK-I-Eq"
	  DstPort		  2
	}
	Annotation {
	  Name			  "I_{CaN} =  g_{CaN} m h (E_{CaN} - V)"
	  Position		  [336, 52]
	  ForegroundColor	  "red"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Na Current Ex, INa"
      SID		      "1113"
      Ports		      [3, 1]
      Position		      [470, 38, 565, 102]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDescription	      "Basic Sodium Current\nINa =  gNa m^3 h (ENa - V)\n\n Model 1: Hodgkin & Huxley\n Model 2:"
      " Traub et al. 1991\n Model 3: AHP Model\n          ENa=50 mV, gNa = 45 mS/cm^2\n Model 4: Soto et al. 2006"
      MaskHelp		      "Basic Sodium Current\nINa =  gNa m^3 h (ENa - V)\n\n Model 1: Hodgkin & Huxley\n Model 2: Traub"
      " et al. 1991\n Model 3: AHP Model\n          ENa=50 mV, gNa = 45 mS/cm^2\n Model 4: Soto et al. 2006"
      MaskPromptString	      "Activation m Fwd Rate Eq, m_a|Activation m Bckwd Rate Eq, m_b|Inactivation h Fwd Rate Eq"
      ", h_a|Inactivation h Bckwd Rate Eq, h_b"
      MaskStyleString	      "popup(m_alpha|m2_alpha|m3_alpha|m4_alpha),popup(m_beta|m2_beta|m3_beta|m4_beta),popup(h_a"
      "lpha|h2_alpha|h3_alpha|h4_alpha),popup(h_beta|h2_beta|h3_beta|h4_beta)"
      MaskVariables	      "m_a=&1;m_b=&2;h_a=&3;h_b=&4;"
      MaskTunableValueString  "on,on,on,on"
      MaskCallbackString      "|||"
      MaskEnableString	      "on,on,on,on"
      MaskVisibilityString    "on,on,on,on"
      MaskToolTipString	      "on,on,on,on"
      MaskInitialization      "set_param([gcb '/m Rate-Eqs Gate'], 'alphaF', m_a);\nset_param([gcb '/m Rate-Eqs Gate']"
      ", 'betaF', m_b);\nset_param([gcb '/h Rate-Eqs Gate'], 'alphaF', h_a);\nset_param([gcb '/h Rate-Eqs Gate'], 'beta"
      "F', h_b);\n"
      MaskSelfModifiable      on
      MaskDisplay	      "image(imread('../Libs/icons/ChannelV.jpg'),'center');"
      MaskIconFrame	      on
      MaskIconOpaque	      off
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "m3_alpha|m3_beta|h3_alpha|h3_beta"
      MaskTabNameString	      "Gating,Gating,Gating,Gating"
      System {
	Name			"Na Current Ex, INa"
	Location		[197, 251, 841, 648]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"92"
	SIDHighWatermark	"321"
	SIDPrevWatermark	"317"
	Block {
	  BlockType		  Inport
	  Name			  "V"
	  SID			  "1113:23"
	  Position		  [510, 118, 540, 132]
	  BlockMirror		  on
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "ENa"
	  SID			  "1113:319"
	  Position		  [510, 278, 540, 292]
	  BlockMirror		  on
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "gNa"
	  SID			  "1113:320"
	  Position		  [510, 338, 540, 352]
	  BlockMirror		  on
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Constant
	  Name			  " 3"
	  SID			  "1113:23"
	  Position		  [300, 144, 320, 166]
	  BlockMirror		  on
	  Value			  "3"
	}
	Block {
	  BlockType		  Math
	  Name			  "3rd"
	  SID			  "1113:23"
	  Ports			  [2, 1]
	  Position		  [250, 134, 275, 161]
	  BlockMirror		  on
	  Operator		  "pow"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Drive Term Ex"
	  SID			  "1113:318"
	  Ports			  [3, 1]
	  Position		  [310, 253, 410, 317]
	  BlockMirror		  on
	  LibraryVersion	  "1.390"
	  SourceBlock		  "WaveformsLib/Drive Term Ex"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	}
	Block {
	  BlockType		  Product
	  Name			  "Product"
	  SID			  "1113:23"
	  Ports			  [3, 1]
	  Position		  [215, 123, 230, 277]
	  BlockMirror		  on
	  Inputs		  "3"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Reference
	  Name			  "h Rate-Eqs Gate"
	  SID			  "1113:23"
	  Ports			  [1, 1]
	  Position		  [325, 172, 390, 228]
	  BlockMirror		  on
	  LibraryVersion	  "1.1071"
	  SourceBlock		  "CurrentsLib/Rate-Eqs Gate"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  alphaF		  "h3_alpha"
	  betaF			  "h3_beta"
	}
	Block {
	  BlockType		  Reference
	  Name			  "m Rate-Eqs Gate"
	  SID			  "1113:23"
	  Ports			  [1, 1]
	  Position		  [390, 97, 455, 153]
	  BlockMirror		  on
	  LibraryVersion	  "1.1071"
	  SourceBlock		  "CurrentsLib/Rate-Eqs Gate"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  alphaF		  "m3_alpha"
	  betaF			  "m3_beta"
	}
	Block {
	  BlockType		  Math
	  Name			  "recip"
	  SID			  "1113:321"
	  Ports			  [1, 1]
	  Position		  [445, 330, 475, 360]
	  BlockMirror		  on
	  Operator		  "reciprocal"
	}
	Block {
	  BlockType		  Outport
	  Name			  "I"
	  SID			  "1113:23"
	  Position		  [105, 193, 135, 207]
	  BlockMirror		  on
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Product"
	  SrcPort		  1
	  DstBlock		  "I"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "V"
	  SrcPort		  1
	  Points		  [-25, 0]
	  Branch {
	    DstBlock		    "m Rate-Eqs Gate"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 75]
	    Branch {
	      DstBlock		      "h Rate-Eqs Gate"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 65]
	      DstBlock		      "Drive Term Ex"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  " 3"
	  SrcPort		  1
	  DstBlock		  "3rd"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "m Rate-Eqs Gate"
	  SrcPort		  1
	  Points		  [-95, 0]
	  DstBlock		  "3rd"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "3rd"
	  SrcPort		  1
	  DstBlock		  "Product"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "h Rate-Eqs Gate"
	  SrcPort		  1
	  DstBlock		  "Product"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Drive Term Ex"
	  SrcPort		  1
	  Points		  [-15, 0; 0, -35]
	  DstBlock		  "Product"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "ENa"
	  SrcPort		  1
	  DstBlock		  "Drive Term Ex"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "gNa"
	  SrcPort		  1
	  DstBlock		  "recip"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "recip"
	  SrcPort		  1
	  Points		  [-5, 0; 0, -40]
	  DstBlock		  "Drive Term Ex"
	  DstPort		  3
	}
	Annotation {
	  Name			  "I_{Na} =  g_{Na} m^3 h (E_{Na} - V)"
	  Position		  [336, 52]
	  ForegroundColor	  "red"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Na Current, INa"
      SID		      "23"
      Ports		      [1, 1]
      Position		      [255, 62, 340, 128]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDescription	      "Basic Sodium Current\nINa =  gNa m^3 h (ENa - V)\n\n Model 1: Hodgkin & Huxley\n Model 2:"
      " Traub et al. 1991\n Model 3: AHP Model\n          ENa=50 mV, gNa = 45 mS/cm^2\n Model 4: Soto et al. 2006"
      MaskHelp		      "Basic Sodium Current\nINa =  gNa m^3 h (ENa - V)\n\n Model 1: Hodgkin & Huxley\n Model 2: Traub"
      " et al. 1991\n Model 3: AHP Model\n          ENa=50 mV, gNa = 45 mS/cm^2\n Model 4: Soto et al. 2006"
      MaskPromptString	      "Sodium Equilibrium, ENa (mV)|Sodium Conductance, gNa (mS/cm^2)|Activation m Fwd Rate Eq,"
      " m_a|Activation m Bckwd Rate Eq, m_b|Inactivation h Fwd Rate Eq, h_a|Inactivation h Bckwd Rate Eq, h_b"
      MaskStyleString	      "edit,edit,popup(m_alpha|m2_alpha|m3_alpha|m4_alpha),popup(m_beta|m2_beta|m3_beta|m4_beta)"
      ",popup(h_alpha|h2_alpha|h3_alpha|h4_alpha),popup(h_beta|h2_beta|h3_beta|h4_beta)"
      MaskVariables	      "ENa=@1;gNa=@2;m_a=&3;m_b=&4;h_a=&5;h_b=&6;"
      MaskTunableValueString  "on,on,on,on,on,on"
      MaskCallbackString      "|||||"
      MaskEnableString	      "on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on"
      MaskInitialization      "set_param([gcb '/m Rate-Eqs Gate'], 'alphaF', m_a);\nset_param([gcb '/m Rate-Eqs Gate']"
      ", 'betaF', m_b);\nset_param([gcb '/h Rate-Eqs Gate'], 'alphaF', h_a);\nset_param([gcb '/h Rate-Eqs Gate'], 'beta"
      "F', h_b);\n"
      MaskSelfModifiable      on
      MaskDisplay	      "image(imread('../Libs/icons/ChannelV.jpg'),'center');"
      MaskIconFrame	      on
      MaskIconOpaque	      off
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "50|45|m3_alpha|m3_beta|h3_alpha|h3_beta"
      MaskTabNameString	      "Basic,Basic,Gating,Gating,Gating,Gating"
      System {
	Name			"Na Current, INa"
	Location		[415, 462, 997, 824]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"92"
	SIDHighWatermark	"317"
	Block {
	  BlockType		  Inport
	  Name			  "V"
	  SID			  "23:23"
	  Position		  [510, 118, 540, 132]
	  BlockMirror		  on
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Constant
	  Name			  " 3"
	  SID			  "23:23"
	  Position		  [300, 144, 320, 166]
	  BlockMirror		  on
	  Value			  "3"
	}
	Block {
	  BlockType		  Math
	  Name			  "3rd"
	  SID			  "23:23"
	  Ports			  [2, 1]
	  Position		  [250, 134, 275, 161]
	  BlockMirror		  on
	  Operator		  "pow"
	}
	Block {
	  BlockType		  Product
	  Name			  "Product"
	  SID			  "23:23"
	  Ports			  [3, 1]
	  Position		  [215, 123, 230, 277]
	  BlockMirror		  on
	  Inputs		  "3"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Ungated Current, gNa (ENa - V)"
	  SID			  "23:23"
	  Ports			  [1, 1]
	  Position		  [315, 253, 400, 307]
	  BlockMirror		  on
	  LibraryVersion	  "1.1071"
	  SourceBlock		  "CurrentsLib/Ungated Current"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  EX			  "ENa"
	  gX			  "gNa"
	}
	Block {
	  BlockType		  Reference
	  Name			  "h Rate-Eqs Gate"
	  SID			  "23:23"
	  Ports			  [1, 1]
	  Position		  [325, 172, 390, 228]
	  BlockMirror		  on
	  LibraryVersion	  "1.1071"
	  SourceBlock		  "CurrentsLib/Rate-Eqs Gate"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  alphaF		  "h3_alpha"
	  betaF			  "h3_beta"
	}
	Block {
	  BlockType		  Reference
	  Name			  "m Rate-Eqs Gate"
	  SID			  "23:23"
	  Ports			  [1, 1]
	  Position		  [390, 97, 455, 153]
	  BlockMirror		  on
	  LibraryVersion	  "1.1071"
	  SourceBlock		  "CurrentsLib/Rate-Eqs Gate"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  alphaF		  "m3_alpha"
	  betaF			  "m3_beta"
	}
	Block {
	  BlockType		  Outport
	  Name			  "I"
	  SID			  "23:23"
	  Position		  [105, 193, 135, 207]
	  BlockMirror		  on
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "h Rate-Eqs Gate"
	  SrcPort		  1
	  DstBlock		  "Product"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "3rd"
	  SrcPort		  1
	  DstBlock		  "Product"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "m Rate-Eqs Gate"
	  SrcPort		  1
	  Points		  [-95, 0]
	  DstBlock		  "3rd"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  " 3"
	  SrcPort		  1
	  DstBlock		  "3rd"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "V"
	  SrcPort		  1
	  Points		  [-25, 0]
	  Branch {
	    DstBlock		    "m Rate-Eqs Gate"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 75]
	    Branch {
	      DstBlock		      "h Rate-Eqs Gate"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 80]
	      DstBlock		      "Ungated Current, gNa (ENa - V)"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Ungated Current, gNa (ENa - V)"
	  SrcPort		  1
	  Points		  [-55, 0; 0, -30]
	  DstBlock		  "Product"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Product"
	  SrcPort		  1
	  DstBlock		  "I"
	  DstPort		  1
	}
	Annotation {
	  Name			  "I_{Na} =  g_{Na} m^3 h (E_{Na} - V)"
	  Position		  [336, 52]
	  ForegroundColor	  "red"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "P-type Ca Current, ICaP"
      SID		      "361"
      Ports		      [2, 1]
      Position		      [305, 204, 395, 266]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDescription	      "P-type Calcium Current\nICaP =  gCaP m h (ECaP - V)\n"
      MaskHelp		      "P-type Calcium Current\nICaP =  gCaP m h (ECaP - V)"
      MaskPromptString	      "Sodium Equilibrium, ECaP (mV)|Sodium Conductance, gCaP (mS/cm^2)|Activation m Equil Eq, "
      "m_e|Activation m Tau Eq, m_t|Inactivation h Equil Eq, h_e|Inactivation h Tau Eq, h_t"
      MaskStyleString	      "edit,edit,popup(caPm_infin|caPm_infin2),popup(caPm_tau|cam_tau2),popup(caPh_infin|caPh_in"
      "fin2),popup(caPh_tau|cah_tau2)"
      MaskVariables	      "ECaP=@1;gCaP=@2;m_e=&3;m_t=&4;h_e=&5;h_t=&6;"
      MaskTunableValueString  "on,on,on,on,on,on"
      MaskCallbackString      "|||||"
      MaskEnableString	      "on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on"
      MaskInitialization      "set_param([gcb '/m Equil-Eqs Gate'], 'equilF', m_e);\nset_param([gcb '/m Equil-Eqs Gate"
      "'], 'tauF', m_t);\nset_param([gcb '/h Equil-Eqs Gate'], 'equilF', h_e);\nset_param([gcb '/h Equil-Eqs Gate'], 't"
      "auF', h_t);\n"
      MaskSelfModifiable      on
      MaskDisplay	      "image(imread('../Libs/icons/ChannelV.jpg'),'center');"
      MaskIconFrame	      on
      MaskIconOpaque	      off
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "130|0.1|caPm_infin2|cam_tau2|caPh_infin2|cah_tau2"
      MaskTabNameString	      "Basic,Basic,Gating,Gating,Gating,Gating"
      System {
	Name			"P-type Ca Current, ICaP"
	Location		[310, 422, 1078, 910]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	212
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"92"
	SIDHighWatermark	"380"
	Block {
	  BlockType		  Inport
	  Name			  "V"
	  SID			  "361:361"
	  Position		  [510, 118, 540, 132]
	  BlockMirror		  on
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "ca"
	  SID			  "361:361"
	  Position		  [510, 273, 540, 287]
	  BlockMirror		  on
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "GHK-I-Eq"
	  SID			  "361:361"
	  Ports			  [2, 1]
	  Position		  [400, 255, 440, 290]
	  BlockMirror		  on
	  LibraryVersion	  "1.1064"
	  SourceBlock		  "CurrentsLib/GHK-I-Eq"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  z			  "2"
	  Xi			  "10*10^(-6)"
	  Xo			  "5"
	  P			  "3.4*10^(-5)"
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain"
	  SID			  "361:361"
	  Position		  [290, 256, 350, 294]
	  BlockMirror		  on
	  Gain			  "gCaP"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "Product"
	  SID			  "361:361"
	  Ports			  [3, 1]
	  Position		  [215, 123, 230, 277]
	  BlockMirror		  on
	  Inputs		  "3"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "h Equil-Eqs Gate"
	  SID			  "361:361"
	  Ports			  [1, 1]
	  Position		  [325, 172, 390, 228]
	  BlockMirror		  on
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskDescription	  "dF/dt = ( infty_F-F) / tau_F"
	  MaskHelp		  "dF/dt = ( infty_F-F) / tau_F"
	  MaskPromptString	  "Equilbrium Eq (Steady State)|Tau Eq (Time constant)"
	  MaskStyleString	  "popup(caLm_infin|caLh_infin|caLm_infin2|caLh_infin2|caNm_infin2|caNh_infin2|caPm_infin2|caPh_inf"
	  "in2),popup(caLm_tau|caLh_tau|cam_tau2|cah_tau2)"
	  MaskVariables		  "equilF=&1;tauF=&2;"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskInitialization	  "set_param([gcb '/TauFunct'], 'BlockChoice', tauF);\nset_param([gcb '/EquilFunct'], 'BlockChoi"
	  "ce', equilF);"
	  MaskSelfModifiable	  on
	  MaskDisplay		  "image(imread('..\\Libs\\icons\\EquilEq.jpg'),'center');"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "caPh_infin2|cah_tau2"
	  System {
	    Name		    "h Equil-Eqs Gate"
	    Location		    [489, 568, 1180, 953]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    212
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "377"
	    Block {
	      BlockType		      Inport
	      Name		      "V"
	      SID		      "361:361:361"
	      Position		      [100, 163, 130, 177]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Add1"
	      SID		      "361:361:361"
	      Ports		      [2, 1]
	      Position		      [350, 147, 365, 178]
	      Inputs		      "-+"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Divide"
	      SID		      "361:361:361"
	      Ports		      [2, 1]
	      Position		      [410, 172, 440, 203]
	      Inputs		      "*/"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "EquilFunct"
	      SID		      "361:361:361"
	      Ports		      [1, 1]
	      Position		      [220, 156, 260, 184]
	      AttributesFormatString  "%<BlockChoice>"
	      BlockChoice	      "caPh_infin2"
	      TemplateBlock	      "CurrentsLib/EquilFunct"
	      MemberBlocks	      "caLh_infin,caLh_infin2,caLm_infin,caLm_infin2,caNh_infin2,caNm_infin2,caPh_infin2,caPm_infi"
	      "n2"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"EquilFunct"
		Location		[148, 182, 646, 482]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"875"
		SIDPrevWatermark	"875"
		Block {
		  BlockType		  Inport
		  Name			  "v"
		  SID			  "361:361:361::285"
		  Position		  [20, 40, 40, 60]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "caPh_infin2"
		  SID			  "361:361:361::349"
		  Ports			  [1, 1]
		  Position		  [100, 40, 140, 80]
		  LibraryVersion	  "1.1069"
		  SourceBlock		  "CurrentsLib/StateFunctFormIII"
		  SourceType		  "Unknown"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  T			  "-18"
		  S			  "-1/5.5"
		  B			  "1"
		  G			  "1"
		}
		Block {
		  BlockType		  Outport
		  Name			  "s"
		  SID			  "361:361:361::286"
		  Position		  [200, 40, 220, 60]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "v"
		  SrcPort		  1
		  DstBlock		  "caPh_infin2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "caPh_infin2"
		  SrcPort		  1
		  DstBlock		  "s"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Integrator
	      Name		      "Integrator"
	      SID		      "361:361:361"
	      Ports		      [1, 1]
	      Position		      [465, 172, 515, 208]
	      InitialCondition	      "1"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "TauFunct"
	      SID		      "361:361:361"
	      Ports		      [1, 1]
	      Position		      [290, 197, 340, 233]
	      AttributesFormatString  "%<BlockChoice>"
	      BlockChoice	      "cah_tau2"
	      TemplateBlock	      "CurrentsLib/TauFunct"
	      MemberBlocks	      "caLh_tau,caLm_tau,cah_tau2,cam_tau2"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"TauFunct"
		Location		[148, 182, 646, 482]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"875"
		SIDPrevWatermark	"875"
		Block {
		  BlockType		  Inport
		  Name			  "v"
		  SID			  "361:361:361::289"
		  Position		  [20, 40, 40, 60]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cah_tau2"
		  SID			  "361:361:361::345"
		  Ports			  [1, 1]
		  Position		  [100, 40, 140, 80]
		  LibraryVersion	  "1.1069"
		  SourceBlock		  "CurrentsLib/caLh_tau"
		  SourceType		  "Unknown"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		}
		Block {
		  BlockType		  Outport
		  Name			  "s"
		  SID			  "361:361:361::290"
		  Position		  [200, 40, 220, 60]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "v"
		  SrcPort		  1
		  DstBlock		  "cah_tau2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cah_tau2"
		  SrcPort		  1
		  DstBlock		  "s"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "State"
	      SID		      "361:361:361"
	      Position		      [590, 183, 620, 197]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "V"
	      SrcPort		      1
	      Points		      [60, 0]
	      Branch {
		DstBlock		"EquilFunct"
		DstPort			1
	      }
	      Branch {
		Points			[0, 45]
		DstBlock		"TauFunct"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "EquilFunct"
	      SrcPort		      1
	      DstBlock		      "Add1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "TauFunct"
	      SrcPort		      1
	      Points		      [50, 0]
	      DstBlock		      "Divide"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Divide"
	      SrcPort		      1
	      DstBlock		      "Integrator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Add1"
	      SrcPort		      1
	      Points		      [0, 15]
	      DstBlock		      "Divide"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Integrator"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"State"
		DstPort			1
	      }
	      Branch {
		Points			[0, -60; -210, 0; 0, 25]
		DstBlock		"Add1"
		DstPort			1
	      }
	    }
	    Annotation {
	      Name		      "dF/dt = ( \\infty _F-F) / \\tau_F"
	      Position		      [341, 52]
	      ForegroundColor	      "red"
	      Interpreter	      "tex"
	      FontName		      "Arial"
	      FontSize		      16
	      FontWeight	      "bold"
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "m EquilEqs Gate"
	  SID			  "361:361"
	  Ports			  [1, 1]
	  Position		  [325, 96, 390, 154]
	  BlockMirror		  on
	  LibraryVersion	  "1.1069"
	  SourceBlock		  "CurrentsLib/Equil-Eqs Gate"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  equilF		  "caPm_infin2"
	  tauF			  "cam_tau2"
	}
	Block {
	  BlockType		  Outport
	  Name			  "I"
	  SID			  "361:361"
	  Position		  [105, 193, 135, 207]
	  BlockMirror		  on
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Product"
	  SrcPort		  1
	  DstBlock		  "I"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gain"
	  SrcPort		  1
	  Points		  [-30, 0; 0, -25]
	  DstBlock		  "Product"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "V"
	  SrcPort		  1
	  Points		  [-25, 0]
	  Branch {
	    DstBlock		    "m EquilEqs Gate"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 75]
	    Branch {
	      DstBlock		      "h Equil-Eqs Gate"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 65]
	      DstBlock		      "GHK-I-Eq"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "m EquilEqs Gate"
	  SrcPort		  1
	  Points		  [-30, 0; 0, 25]
	  DstBlock		  "Product"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "h Equil-Eqs Gate"
	  SrcPort		  1
	  DstBlock		  "Product"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "GHK-I-Eq"
	  SrcPort		  1
	  DstBlock		  "Gain"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ca"
	  SrcPort		  1
	  DstBlock		  "GHK-I-Eq"
	  DstPort		  2
	}
	Annotation {
	  Name			  "I_{CaN} =  g_{CaN} m h (E_{CaN} - V)"
	  Position		  [336, 52]
	  ForegroundColor	  "red"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Rate- to Equil- Eq"
      SID		      "322"
      Ports		      [2, 2]
      Position		      [645, 240, 705, 295]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDescription	      "Converts Rate Eqs to Equil Eqs"
      MaskHelp		      "Converts Rate Eqs to Equil Eqs"
      MaskDisplay	      "image(imread('../Libs/icons/Rate2Equil.jpg'),'center');"
      MaskIconFrame	      on
      MaskIconOpaque	      off
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      System {
	Name			"Rate- to Equil- Eq"
	Location		[391, 366, 716, 587]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "alpha"
	  SID			  "323"
	  Position		  [30, 53, 60, 67]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "beta"
	  SID			  "325"
	  Position		  [30, 128, 60, 142]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add"
	  SID			  "327"
	  Ports			  [2, 1]
	  Position		  [100, 112, 115, 143]
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Math
	  Name			  "Math\nFunction"
	  SID			  "329"
	  Ports			  [1, 1]
	  Position		  [135, 115, 165, 145]
	  Operator		  "reciprocal"
	}
	Block {
	  BlockType		  Product
	  Name			  "Product"
	  SID			  "330"
	  Ports			  [2, 1]
	  Position		  [195, 52, 225, 83]
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Outport
	  Name			  "infin"
	  SID			  "324"
	  Position		  [250, 63, 280, 77]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "tau"
	  SID			  "326"
	  Position		  [250, 123, 280, 137]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "alpha"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [0, 60]
	    DstBlock		    "Add"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Product"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "beta"
	  SrcPort		  1
	  DstBlock		  "Add"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Add"
	  SrcPort		  1
	  DstBlock		  "Math\nFunction"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Product"
	  SrcPort		  1
	  DstBlock		  "infin"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Math\nFunction"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [0, -55]
	    DstBlock		    "Product"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "tau"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Rate-Eqs Gate"
      SID		      "38"
      Ports		      [1, 1]
      Position		      [745, 134, 810, 196]
      BlockMirror	      on
      LibraryVersion	      "1.360"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDescription	      "dF/dt =  alpha_F(1-F) - beta_F*F"
      MaskHelp		      "dF/dt =  alpha_F(1-F) - beta_F*F"
      MaskPromptString	      "Forward Rate Eq|Backward Rate Eq"
      MaskStyleString	      "popup(m_alpha|h_alpha|n_alpha|m2_alpha|h2_alpha|n2_alpha|m3_alpha|h3_alpha|n3_alpha|m4_al"
      "pha|h4_alpha|n4_alpha|kMm_alpha|KAm_alpha|KAh_alpha),popup(m_beta|h_beta|n_beta|m2_beta|h2_beta|n2_beta|m3_beta|"
      "h3_beta|n3_beta|m4_beta|h4_beta|n4_beta|kMm_beta|KAm_beta|KAh_beta)"
      MaskVariables	      "alphaF=&1;betaF=&2;"
      MaskTunableValueString  "on,on"
      MaskCallbackString      "|"
      MaskEnableString	      "on,on"
      MaskVisibilityString    "on,on"
      MaskToolTipString	      "on,on"
      MaskInitialization      "set_param([gcb '/RateFunctA'], 'BlockChoice', alphaF);\nset_param([gcb '/RateFunctB'], "
      "'BlockChoice', betaF);\n"
      MaskSelfModifiable      on
      MaskDisplay	      "image(imread('../Libs/icons/RateEq.jpg'),'center');"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "m3_alpha|m3_beta"
      System {
	Name			"Rate-Eqs Gate"
	Location		[763, 454, 1449, 837]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"317"
	SIDPrevWatermark	"317"
	Block {
	  BlockType		  Inport
	  Name			  "V"
	  SID			  "38:38"
	  Position		  [100, 133, 130, 147]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Constant
	  Name			  "1"
	  SID			  "38:38"
	  Position		  [175, 254, 195, 276]
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add"
	  SID			  "38:38"
	  Ports			  [2, 1]
	  Position		  [415, 157, 430, 188]
	  Inputs		  "-+"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Integrator
	  Name			  "Integrator"
	  SID			  "38:38"
	  Ports			  [1, 1]
	  Position		  [470, 157, 520, 193]
	}
	Block {
	  BlockType		  Product
	  Name			  "Product"
	  SID			  "38:38"
	  Ports			  [2, 1]
	  Position		  [350, 201, 375, 234]
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "Product1"
	  SID			  "38:38"
	  Ports			  [2, 1]
	  Position		  [350, 116, 375, 149]
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "RateFunctA"
	  SID			  "38:38"
	  Ports			  [1, 1]
	  Position		  [225, 194, 275, 226]
	  AttributesFormatString  "%<BlockChoice>"
	  BlockChoice		  "m3_alpha"
	  TemplateBlock		  "CurrentsLib/RateFunct"
	  MemberBlocks		  "KAh_alpha,KAh_beta,KAm_alpha,KAm_beta,caLh_infin,caLh_infin2,caLh_tau,caLm_infin,caLm_infin2,caLm_"
	  "tau,caNh_infin2,caNm_infin2,caPh_infin2,caPm_infin2,cah_tau2,cam_tau2,h2_alpha,h2_beta,h3_alpha,h3_beta,h4_alpha,h4"
	  "_beta,h_alpha,h_beta,kMm_alpha,kMm_beta,m2_alpha,m2_beta,m3_alpha,m3_beta,m4_alpha,m4_beta,m_alpha,m_beta,n2_alpha,"
	  "n2_beta,n3_alpha,n3_beta,n4_alpha,n4_beta,n_alpha,n_beta"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "RateFunctA"
	    Location		    [148, 182, 646, 482]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "1112"
	    Block {
	      BlockType		      Inport
	      Name		      "v"
	      SID		      "38:38::171"
	      Position		      [20, 40, 40, 60]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "m3_alpha"
	      SID		      "38:38::139"
	      Ports		      [1, 1]
	      Position		      [100, 40, 140, 80]
	      LibraryVersion	      "1.1071"
	      SourceBlock	      "CurrentsLib/StateFunctFormI"
	      SourceType	      ""
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	      T			      "-47"
	      S			      "0.25"
	      M			      "-1"
	      B			      "1"
	      G			      "0.32"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "s"
	      SID		      "38:38::172"
	      Position		      [200, 40, 220, 60]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "v"
	      SrcPort		      1
	      DstBlock		      "m3_alpha"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "m3_alpha"
	      SrcPort		      1
	      DstBlock		      "s"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "RateFunctB"
	  SID			  "38:38"
	  Ports			  [1, 1]
	  Position		  [225, 123, 275, 157]
	  AttributesFormatString  "%<BlockChoice>"
	  BlockChoice		  "m3_beta"
	  TemplateBlock		  "CurrentsLib/RateFunct"
	  MemberBlocks		  "KAh_alpha,KAh_beta,KAm_alpha,KAm_beta,caLh_infin,caLh_infin2,caLh_tau,caLm_infin,caLm_infin2,caLm_"
	  "tau,caNh_infin2,caNm_infin2,caPh_infin2,caPm_infin2,cah_tau2,cam_tau2,h2_alpha,h2_beta,h3_alpha,h3_beta,h4_alpha,h4"
	  "_beta,h_alpha,h_beta,kMm_alpha,kMm_beta,m2_alpha,m2_beta,m3_alpha,m3_beta,m4_alpha,m4_beta,m_alpha,m_beta,n2_alpha,"
	  "n2_beta,n3_alpha,n3_beta,n4_alpha,n4_beta,n_alpha,n_beta"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "RateFunctB"
	    Location		    [148, 182, 646, 482]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "1112"
	    Block {
	      BlockType		      Inport
	      Name		      "v"
	      SID		      "38:38::171"
	      Position		      [20, 40, 40, 60]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "m3_beta"
	      SID		      "38:38::192"
	      Ports		      [1, 1]
	      Position		      [100, 40, 140, 80]
	      LibraryVersion	      "1.1071"
	      SourceBlock	      "CurrentsLib/StateFunctFormI"
	      SourceType	      ""
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      GeneratePreprocessorConditionals off
	      T			      "-20"
	      S			      "-0.2"
	      M			      "1"
	      B			      "-1"
	      G			      "0.28"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "s"
	      SID		      "38:38::172"
	      Position		      [200, 40, 220, 60]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "v"
	      SrcPort		      1
	      DstBlock		      "m3_beta"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "m3_beta"
	      SrcPort		      1
	      DstBlock		      "s"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Sum
	  Name			  "Subtract"
	  SID			  "38:38"
	  Ports			  [2, 1]
	  Position		  [290, 258, 320, 287]
	  Inputs		  "+-"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Outport
	  Name			  "State"
	  SID			  "38:38"
	  Position		  [580, 168, 610, 182]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "RateFunctB"
	  SrcPort		  1
	  DstBlock		  "Product1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Product1"
	  SrcPort		  1
	  Points		  [20, 0]
	  DstBlock		  "Add"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "RateFunctA"
	  SrcPort		  1
	  DstBlock		  "Product"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "V"
	  SrcPort		  1
	  Points		  [40, 0]
	  Branch {
	    DstBlock		    "RateFunctB"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 70]
	    DstBlock		    "RateFunctA"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Product"
	  SrcPort		  1
	  Points		  [20, 0]
	  DstBlock		  "Add"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Subtract"
	  SrcPort		  1
	  Points		  [5, 0; 0, -50]
	  DstBlock		  "Product"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "1"
	  SrcPort		  1
	  DstBlock		  "Subtract"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Integrator"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [0, -70; -205, 0]
	    DstBlock		    "Product1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "State"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 140; -275, 0; 0, -35]
	    DstBlock		    "Subtract"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Add"
	  SrcPort		  1
	  DstBlock		  "Integrator"
	  DstPort		  1
	}
	Annotation {
	  Name			  "dF/dt =  \\alpha_F(1-F)-\\beta_F*F"
	  Position		  [356, 52]
	  ForegroundColor	  "red"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "RateFunct"
      SID		      "34"
      Ports		      [1, 1]
      Position		      [855, 155, 905, 195]
      BlockChoice	      "m_alpha"
      TemplateBlock	      "self"
      MemberBlocks	      "KAh_alpha,KAh_beta,KAm_alpha,KAm_beta,caLh_infin,caLh_infin2,caLh_tau,caLm_infin,caLm_infin2"
      ",caLm_tau,caNh_infin2,caNm_infin2,caPh_infin2,caPm_infin2,cah_tau2,cam_tau2,h2_alpha,h2_beta,h3_alpha,h3_beta,h4"
      "_alpha,h4_beta,h_alpha,h_beta,kMm_alpha,kMm_beta,m2_alpha,m2_beta,m3_alpha,m3_beta,m4_alpha,m4_beta,m_alpha,m_be"
      "ta,n2_alpha,n2_beta,n3_alpha,n3_beta,n4_alpha,n4_beta,n_alpha,n_beta"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"RateFunct"
	Location		[148, 182, 646, 482]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "v"
	  SID			  "171"
	  Position		  [20, 40, 40, 60]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "m_alpha"
	  SID			  "179"
	  Ports			  [1, 1]
	  Position		  [100, 40, 140, 80]
	  LibraryVersion	  "1.868"
	  SourceBlock		  "CurrentsLib/StateFunctFormI"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  T			  "-47"
	  S			  "1/4"
	  M			  "-1"
	  B			  "1"
	  G			  "0.32"
	}
	Block {
	  BlockType		  Outport
	  Name			  "s"
	  SID			  "172"
	  Position		  [200, 40, 220, 60]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "v"
	  SrcPort		  1
	  DstBlock		  "m_alpha"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "m_alpha"
	  SrcPort		  1
	  DstBlock		  "s"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "SK Current Gate"
      SID		      "429"
      Ports		      [1, 1]
      Position		      [1020, 32, 1100, 98]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDescription	      "Based on (Hirschberg et al, 1998)"
      MaskHelp		      "Based on (Hirschberg et al, 1998)"
      MaskDisplay	      "image(imread('../Libs/icons/SKGate.jpg'),'center');"
      MaskIconFrame	      on
      MaskIconOpaque	      off
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      System {
	Name			"SK Current Gate"
	Location		[182, 309, 1025, 910]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "ca"
	  SID			  "430"
	  Position		  [80, 63, 110, 77]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add"
	  SID			  "438"
	  Ports			  [2, 1]
	  Position		  [330, 88, 340, 117]
	  Inputs		  "-+"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add1"
	  SID			  "441"
	  Ports			  [4, 1]
	  Position		  [330, 166, 340, 214]
	  Inputs		  "-+-+"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add2"
	  SID			  "443"
	  Ports			  [6, 1]
	  Position		  [330, 285, 340, 355]
	  Inputs		  "-+-++-"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add3"
	  SID			  "449"
	  Ports			  [4, 1]
	  Position		  [330, 431, 340, 479]
	  Inputs		  "-++-"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add4"
	  SID			  "451"
	  Ports			  [2, 1]
	  Position		  [575, 298, 585, 327]
	  Inputs		  "+-"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add5"
	  SID			  "452"
	  Ports			  [2, 1]
	  Position		  [565, 448, 575, 477]
	  Inputs		  "+-"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add6"
	  SID			  "456"
	  Ports			  [2, 1]
	  Position		  [715, 308, 725, 337]
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Integrator
	  Name			  "C1"
	  SID			  "428"
	  Ports			  [1, 1]
	  Position		  [390, 90, 420, 120]
	  InitialCondition	  "1"
	}
	Block {
	  BlockType		  Integrator
	  Name			  "C2"
	  SID			  "432"
	  Ports			  [1, 1]
	  Position		  [390, 175, 420, 205]
	}
	Block {
	  BlockType		  Integrator
	  Name			  "C3"
	  SID			  "433"
	  Ports			  [1, 1]
	  Position		  [390, 290, 420, 320]
	}
	Block {
	  BlockType		  Integrator
	  Name			  "C4"
	  SID			  "434"
	  Ports			  [1, 1]
	  Position		  [390, 440, 420, 470]
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain"
	  SID			  "437"
	  Position		  [235, 78, 275, 112]
	  Gain			  "200"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain1"
	  SID			  "440"
	  Position		  [340, 133, 380, 167]
	  BlockMirror		  on
	  Gain			  "0.08"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain2"
	  SID			  "444"
	  Position		  [235, 180, 280, 210]
	  Gain			  "160"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain3"
	  SID			  "446"
	  Position		  [340, 238, 380, 272]
	  BlockMirror		  on
	  Gain			  "0.08"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain4"
	  SID			  "447"
	  Position		  [235, 300, 280, 330]
	  Gain			  "80"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain5"
	  SID			  "450"
	  Position		  [350, 393, 390, 427]
	  BlockMirror		  on
	  Gain			  "0.2"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain6"
	  SID			  "453"
	  Position		  [475, 289, 520, 321]
	  Gain			  "0.16"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain7"
	  SID			  "454"
	  Position		  [480, 441, 515, 469]
	  Gain			  "1.2"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain8"
	  SID			  "455"
	  Position		  [550, 496, 585, 524]
	  BlockMirror		  on
	  Gain			  "0.1"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain9"
	  SID			  "457"
	  Position		  [595, 343, 625, 367]
	  BlockMirror		  on
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Integrator
	  Name			  "O1"
	  SID			  "435"
	  Ports			  [1, 1]
	  Position		  [615, 300, 645, 330]
	}
	Block {
	  BlockType		  Integrator
	  Name			  "O2"
	  SID			  "436"
	  Ports			  [1, 1]
	  Position		  [595, 450, 625, 480]
	}
	Block {
	  BlockType		  Product
	  Name			  "Product"
	  SID			  "439"
	  Ports			  [2, 1]
	  Position		  [185, 79, 200, 106]
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "Product1"
	  SID			  "445"
	  Ports			  [2, 1]
	  Position		  [185, 179, 200, 206]
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "Product2"
	  SID			  "448"
	  Ports			  [2, 1]
	  Position		  [185, 299, 200, 326]
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Outport
	  Name			  "s"
	  SID			  "431"
	  Position		  [755, 318, 785, 332]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "C1"
	  SrcPort		  1
	  Points		  [0, -35; -260, 0; 0, 15]
	  DstBlock		  "Product"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ca"
	  SrcPort		  1
	  Points		  [25, 0; 0, 30]
	  Branch {
	    DstBlock		    "Product"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 85]
	    Branch {
	      DstBlock		      "Product1"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 120]
	      DstBlock		      "Product2"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Product"
	  SrcPort		  1
	  DstBlock		  "Gain"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gain"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "Add"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 90]
	    DstBlock		    "Add1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Add"
	  SrcPort		  1
	  DstBlock		  "C1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "C2"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [0, -40]
	    DstBlock		    "Gain1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 40; -270, 0; 0, -30]
	    DstBlock		    "Product1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Gain1"
	  SrcPort		  1
	  Points		  [-30, 0]
	  Branch {
	    Points		    [0, -40]
	    DstBlock		    "Add"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 25]
	    DstBlock		    "Add1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Product1"
	  SrcPort		  1
	  DstBlock		  "Gain2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gain2"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "Add1"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, 110]
	    DstBlock		    "Add2"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "C3"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, -50]
	    DstBlock		    "Gain3"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 60; -280, 0; 0, -45]
	    DstBlock		    "Product2"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Gain6"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Gain3"
	  SrcPort		  1
	  Points		  [-30, 0]
	  Branch {
	    Points		    [0, -50]
	    DstBlock		    "Add1"
	    DstPort		    4
	  }
	  Branch {
	    Points		    [0, 40]
	    DstBlock		    "Add2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Add1"
	  SrcPort		  1
	  DstBlock		  "C2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Add2"
	  SrcPort		  1
	  Points		  [0, -15]
	  DstBlock		  "C3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Product2"
	  SrcPort		  1
	  DstBlock		  "Gain4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gain4"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "Add2"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [-5, 0; 0, 135]
	    DstBlock		    "Add3"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "C4"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [0, -45]
	    DstBlock		    "Gain5"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Gain7"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Gain5"
	  SrcPort		  1
	  Points		  [-45, 0]
	  Branch {
	    Points		    [0, -85]
	    DstBlock		    "Add2"
	    DstPort		    4
	  }
	  Branch {
	    Points		    [0, 30]
	    DstBlock		    "Add3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Add5"
	  SrcPort		  1
	  DstBlock		  "O2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Add4"
	  SrcPort		  1
	  DstBlock		  "O1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "O1"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "Add6"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [10, 0; 0, 40]
	    DstBlock		    "Gain9"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Gain6"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    Points		    [0, 70; -210, 0]
	    DstBlock		    "Add2"
	    DstPort		    6
	  }
	  Branch {
	    DstBlock		    "Add4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "O2"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [0, 45]
	    DstBlock		    "Gain8"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [40, 0; 0, -135]
	    DstBlock		    "Add6"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Gain8"
	  SrcPort		  1
	  Points		  [-20, 0]
	  Branch {
	    Points		    [0, -40]
	    DstBlock		    "Add5"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [-225, 0; 0, -50]
	    DstBlock		    "Add3"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Add3"
	  SrcPort		  1
	  DstBlock		  "C4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gain7"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "Add5"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 45; -205, 0]
	    DstBlock		    "Add3"
	    DstPort		    4
	  }
	}
	Line {
	  SrcBlock		  "Add6"
	  SrcPort		  1
	  DstBlock		  "s"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gain9"
	  SrcPort		  1
	  Points		  [-40, 0]
	  Branch {
	    Labels		    [2, 0]
	    Points		    [0, 30; -240, 0; 0, -50]
	    DstBlock		    "Add2"
	    DstPort		    5
	  }
	  Branch {
	    Points		    [0, -35]
	    DstBlock		    "Add4"
	    DstPort		    2
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Seq Gate"
      SID		      "405"
      Ports		      [2, 1]
      Position		      [745, 235, 810, 295]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDescription	      "dF/dt =  in - out*F"
      MaskHelp		      "dF/dt =  in - out*F"
      MaskPromptString	      "Initial State"
      MaskStyleString	      "edit"
      MaskVariables	      "S0=@1;"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskSelfModifiable      on
      MaskDisplay	      "image(imread('../Libs/icons/RateEq.jpg'),'center');"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "0"
      System {
	Name			"Seq Gate"
	Location		[658, 428, 1268, 696]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"415"
	Block {
	  BlockType		  Inport
	  Name			  "in"
	  SID			  "405:405"
	  Position		  [145, 93, 175, 107]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "out"
	  SID			  "405:405"
	  Position		  [145, 133, 175, 147]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add"
	  SID			  "405:405"
	  Ports			  [2, 1]
	  Position		  [320, 92, 335, 123]
	  Inputs		  "+-"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Integrator
	  Name			  "Integrator"
	  SID			  "405:405"
	  Ports			  [1, 1]
	  Position		  [375, 92, 425, 128]
	  InitialCondition	  "S0"
	}
	Block {
	  BlockType		  Product
	  Name			  "Product1"
	  SID			  "405:405"
	  Ports			  [2, 1]
	  Position		  [240, 131, 260, 164]
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Outport
	  Name			  "State"
	  SID			  "405:405"
	  Position		  [485, 103, 515, 117]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Add"
	  SrcPort		  1
	  DstBlock		  "Integrator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Integrator"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "State"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 80; -215, 0]
	    DstBlock		    "Product1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "out"
	  SrcPort		  1
	  DstBlock		  "Product1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in"
	  SrcPort		  1
	  DstBlock		  "Add"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Product1"
	  SrcPort		  1
	  Points		  [20, 0; 0, -35]
	  DstBlock		  "Add"
	  DstPort		  2
	}
	Annotation {
	  Name			  "dF/dt =  in-out*F"
	  Position		  [306, 52]
	  ForegroundColor	  "red"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "StateFunctFormI"
      SID		      "134"
      Ports		      [1, 1]
      Position		      [850, 258, 895, 292]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDescription	      "s = G (T-v) / (- M exp(S(T-v)) - B)\n\nOR\n\ns = G (v-T) / (B + M exp(-S(v-T)))"
      MaskHelp		      "s = G (T-v) / (- M exp(S(T-v)) - B)\n\nOR\n\ns = G (v-T) / (B + M exp(-S(v-T)))"
      MaskPromptString	      "Turnpoint, T|Slope, S|MidGain, M|MidBias, B|Final Gain, G"
      MaskStyleString	      "edit,edit,edit,edit,edit"
      MaskVariables	      "T=@1;S=@2;M=@3;B=@4;G=@5;"
      MaskTunableValueString  "on,on,on,on,on"
      MaskCallbackString      "||||"
      MaskEnableString	      "on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "-47|1/4|-1|1|0.32"
      System {
	Name			"StateFunctFormI"
	Location		[204, 486, 915, 751]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "v"
	  SID			  "135"
	  Position		  [55, 103, 85, 117]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Bias
	  Name			  "Bias"
	  SID			  "133"
	  Position		  [365, 130, 405, 160]
	  Bias			  "B"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "Divide"
	  SID			  "129"
	  Ports			  [2, 1]
	  Position		  [455, 102, 485, 133]
	  Inputs		  "*/"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain"
	  SID			  "127"
	  Position		  [515, 96, 590, 134]
	  Gain			  "G"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Math
	  Name			  "Math\nFunction"
	  SID			  "130"
	  Ports			  [1, 1]
	  Position		  [255, 130, 285, 160]
	}
	Block {
	  BlockType		  Gain
	  Name			  "MidGain"
	  SID			  "137"
	  Position		  [305, 129, 335, 161]
	  Gain			  "M"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "Slope"
	  SID			  "132"
	  Position		  [185, 129, 235, 161]
	  Gain			  "-S"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Bias
	  Name			  "Turn"
	  SID			  "128"
	  Position		  [110, 95, 150, 125]
	  Bias			  "-T"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Outport
	  Name			  "s"
	  SID			  "136"
	  Position		  [625, 108, 655, 122]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Turn"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "Divide"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 35]
	    DstBlock		    "Slope"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Slope"
	  SrcPort		  1
	  DstBlock		  "Math\nFunction"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Math\nFunction"
	  SrcPort		  1
	  DstBlock		  "MidGain"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Bias"
	  SrcPort		  1
	  Points		  [15, 0; 0, -20]
	  DstBlock		  "Divide"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Divide"
	  SrcPort		  1
	  DstBlock		  "Gain"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "v"
	  SrcPort		  1
	  DstBlock		  "Turn"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gain"
	  SrcPort		  1
	  DstBlock		  "s"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "MidGain"
	  SrcPort		  1
	  DstBlock		  "Bias"
	  DstPort		  1
	}
	Annotation {
	  Name			  "s = G .* (-T+v) ./ (B + M*exp( -S*(-T+v)))"
	  Position		  [330, 29]
	  ForegroundColor	  "blue"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  14
	  FontWeight		  "bold"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "StateFunctFormII"
      SID		      "145"
      Ports		      [1, 1]
      Position		      [940, 258, 985, 292]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDescription	      "s = G exp( S(T-v))\n\nOR\n\ns = G exp( -S(v-T))"
      MaskHelp		      "s = G exp( S(T-v))\n\nOR\n\ns = G exp( -S(v-T))"
      MaskPromptString	      "Turnpoint, T|Slope, S|Final Gain, G"
      MaskStyleString	      "edit,edit,edit"
      MaskVariables	      "T=@1;S=@2;G=@3;"
      MaskTunableValueString  "on,on,on"
      MaskCallbackString      "||"
      MaskEnableString	      "on,on,on"
      MaskVisibilityString    "on,on,on"
      MaskToolTipString	      "on,on,on"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "-43|1/18|0.128"
      System {
	Name			"StateFunctFormII"
	Location		[204, 486, 915, 751]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "v"
	  SID			  "146"
	  Position		  [105, 108, 135, 122]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain"
	  SID			  "149"
	  Position		  [405, 97, 470, 133]
	  Gain			  "G"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Math
	  Name			  "Math\nFunction"
	  SID			  "150"
	  Ports			  [1, 1]
	  Position		  [325, 100, 355, 130]
	}
	Block {
	  BlockType		  Gain
	  Name			  "Slope"
	  SID			  "152"
	  Position		  [245, 99, 295, 131]
	  Gain			  "-S"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Bias
	  Name			  "Turn"
	  SID			  "153"
	  Position		  [165, 100, 205, 130]
	  Bias			  "-T"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Outport
	  Name			  "s"
	  SID			  "154"
	  Position		  [505, 108, 535, 122]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Turn"
	  SrcPort		  1
	  DstBlock		  "Slope"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slope"
	  SrcPort		  1
	  DstBlock		  "Math\nFunction"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "v"
	  SrcPort		  1
	  DstBlock		  "Turn"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gain"
	  SrcPort		  1
	  DstBlock		  "s"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Math\nFunction"
	  SrcPort		  1
	  DstBlock		  "Gain"
	  DstPort		  1
	}
	Annotation {
	  Name			  "s = G .* exp( -S*(-T+v)))"
	  Position		  [330, 29]
	  ForegroundColor	  "blue"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  14
	  FontWeight		  "bold"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "StateFunctFormIII"
      SID		      "159"
      Ports		      [1, 1]
      Position		      [1025, 257, 1070, 293]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDescription	      "s = G / (exp(S(T-v)) + B)\n\nOR\n\ns = G / (exp(-S(v-T)) + B)\n"
      MaskHelp		      "s = G / (exp(S(T-v)) + B)\n\nOR\n\ns = G / (exp(-S(v-T)) + B)\n\n"
      MaskPromptString	      "Turnpoint, T|Slope, S|Mid Bias, B|Final Gain, G"
      MaskStyleString	      "edit,edit,edit,edit"
      MaskVariables	      "T=@1;S=@2;B=@3;G=@4;"
      MaskTunableValueString  "on,on,on,on"
      MaskCallbackString      "|||"
      MaskEnableString	      "on,on,on,on"
      MaskVisibilityString    "on,on,on,on"
      MaskToolTipString	      "on,on,on,on"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "-20|1/5|1|4"
      System {
	Name			"StateFunctFormIII"
	Location		[204, 486, 915, 751]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "v"
	  SID			  "161"
	  Position		  [105, 108, 135, 122]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain"
	  SID			  "162"
	  Position		  [505, 98, 550, 132]
	  Gain			  "G"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "Slope"
	  SID			  "163"
	  Position		  [240, 99, 275, 131]
	  Gain			  "-S"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Bias
	  Name			  "Turn"
	  SID			  "164"
	  Position		  [165, 100, 205, 130]
	  Bias			  "-T"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Bias
	  Name			  "Turn1"
	  SID			  "165"
	  Position		  [360, 100, 400, 130]
	  Bias			  "B"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Math
	  Name			  "exp"
	  SID			  "166"
	  Ports			  [1, 1]
	  Position		  [300, 100, 330, 130]
	}
	Block {
	  BlockType		  Math
	  Name			  "recip"
	  SID			  "167"
	  Ports			  [1, 1]
	  Position		  [440, 100, 470, 130]
	  Operator		  "reciprocal"
	}
	Block {
	  BlockType		  Outport
	  Name			  "s"
	  SID			  "168"
	  Position		  [590, 108, 620, 122]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "exp"
	  SrcPort		  1
	  DstBlock		  "Turn1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gain"
	  SrcPort		  1
	  DstBlock		  "s"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "v"
	  SrcPort		  1
	  DstBlock		  "Turn"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slope"
	  SrcPort		  1
	  DstBlock		  "exp"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Turn"
	  SrcPort		  1
	  DstBlock		  "Slope"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Turn1"
	  SrcPort		  1
	  DstBlock		  "recip"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "recip"
	  SrcPort		  1
	  DstBlock		  "Gain"
	  DstPort		  1
	}
	Annotation {
	  Name			  "s = G ./ (exp( -S*(-T+v)) + B)"
	  Position		  [335, 44]
	  ForegroundColor	  "blue"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  14
	  FontWeight		  "bold"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "TauFunct"
      SID		      "288"
      Ports		      [1, 1]
      Position		      [1000, 155, 1050, 195]
      BlockChoice	      "caLh_tau"
      TemplateBlock	      "self"
      MemberBlocks	      "caLh_tau,caLm_tau,cah_tau2,cam_tau2"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"TauFunct"
	Location		[148, 182, 646, 482]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "v"
	  SID			  "289"
	  Position		  [20, 40, 40, 60]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "caLh_tau"
	  SID			  "310"
	  Ports			  [1, 1]
	  Position		  [100, 40, 140, 80]
	  LibraryVersion	  "1.1070"
	  SourceBlock		  "CurrentsLib/caLh_tau"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Outport
	  Name			  "s"
	  SID			  "290"
	  Position		  [200, 40, 220, 60]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "v"
	  SrcPort		  1
	  DstBlock		  "caLh_tau"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "caLh_tau"
	  SrcPort		  1
	  DstBlock		  "s"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Ungated Current"
      SID		      "223"
      Ports		      [1, 1]
      Position		      [40, 63, 125, 127]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDescription	      "A simple ungated current follows Ohm's Law.\nIX =  gX (EX - V)"
      MaskHelp		      "A simple ungated current follows Ohm's Law.\nIX =  gX (EX - V)"
      MaskPromptString	      "Equilibrium, EX (mV)|Conductance, gX (mS/cm^2)"
      MaskStyleString	      "edit,edit"
      MaskVariables	      "EX=@1;gX=@2;"
      MaskTunableValueString  "on,on"
      MaskCallbackString      "|"
      MaskEnableString	      "on,on"
      MaskVisibilityString    "on,on"
      MaskToolTipString	      "on,on"
      MaskDisplay	      "image(imread('../Libs/icons/Channel.JPG'),'center');"
      MaskIconFrame	      on
      MaskIconOpaque	      off
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "EX|gX"
      System {
	Name			"Ungated Current"
	Location		[157, 515, 631, 748]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"92"
	Block {
	  BlockType		  Inport
	  Name			  "V"
	  SID			  "224"
	  Position		  [155, 118, 185, 132]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Drive Term"
	  SID			  "504"
	  Ports			  [1, 1]
	  Position		  [230, 96, 300, 154]
	  LibraryVersion	  "1.388"
	  SourceBlock		  "WaveformsLib/Drive Term"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  EX			  "EX"
	  tauX			  "1/gX"
	}
	Block {
	  BlockType		  Outport
	  Name			  "I"
	  SID			  "232"
	  Position		  [335, 118, 365, 132]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Drive Term"
	  SrcPort		  1
	  DstBlock		  "I"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "V"
	  SrcPort		  1
	  DstBlock		  "Drive Term"
	  DstPort		  1
	}
	Annotation {
	  Name			  "I_{X} =  g_{X} (E_{X} - V)"
	  Position		  [261, 52]
	  ForegroundColor	  "red"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "V-gated sAHP, IvsAHP"
      SID		      "593"
      Ports		      [2, 1]
      Position		      [195, 613, 285, 677]
      LibraryVersion	      "1.930"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "V sAHP Equilbrium|V sAHP Conductance|Rise Time|Fall Time"
      MaskStyleString	      "edit,edit,edit,edit"
      MaskVariables	      "EvsAHP=@1;gvsAHP=@2;RvsAHP=@3;FvsAHP=@4;"
      MaskTunableValueString  "on,on,on,on"
      MaskCallbackString      "|||"
      MaskEnableString	      "on,on,on,on"
      MaskVisibilityString    "on,on,on,on"
      MaskToolTipString	      "on,on,on,on"
      MaskDisplay	      "image(imread('../Libs/icons/ChannelV.jpg'),'center');"
      MaskIconFrame	      on
      MaskIconOpaque	      off
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "-100|0.1|225|2400"
      System {
	Name			"V-gated sAHP, IvsAHP"
	Location		[430, 480, 1148, 917]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "spike"
	  SID			  "595"
	  Position		  [405, 103, 435, 117]
	  BlockMirror		  on
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "v"
	  SID			  "600"
	  Position		  [405, 193, 435, 207]
	  BlockMirror		  on
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Product
	  Name			  "Product"
	  SID			  "592"
	  Ports			  [2, 1]
	  Position		  [175, 85, 190, 240]
	  BlockMirror		  on
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Ungated Current"
	  SID			  "591"
	  Ports			  [1, 1]
	  Position		  [245, 168, 330, 232]
	  BlockMirror		  on
	  LibraryVersion	  "1.932"
	  SourceBlock		  "CurrentsLib/Ungated Current"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  EX			  "EvsAHP"
	  gX			  "gvsAHP"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sAHP Compound Diff"
	  SID			  "590"
	  Ports			  [1, 2]
	  Position		  [220, 81, 340, 139]
	  BlockMirror		  on
	  LibraryVersion	  "1.304"
	  FontName		  "Arial"
	  SourceBlock		  "WaveformsLib/Compound Diffentials"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortBlockName"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  tauRise		  "RvsAHP"
	  tauFall		  "FvsAHP"
	  squareWaveWidth	  "1"
	  squareWaveHeight	  "1"
	  interGain		  "4/RvsAHP"
	  finalGain		  "1"
	}
	Block {
	  BlockType		  Outport
	  Name			  "I"
	  SID			  "598"
	  Position		  [120, 158, 150, 172]
	  BlockMirror		  on
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "spike"
	  SrcPort		  1
	  DstBlock		  "sAHP Compound Diff"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Product"
	  SrcPort		  1
	  DstBlock		  "I"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "v"
	  SrcPort		  1
	  DstBlock		  "Ungated Current"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Ungated Current"
	  SrcPort		  1
	  DstBlock		  "Product"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "sAHP Compound Diff"
	  SrcPort		  2
	  DstBlock		  "Product"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "caLh_infin"
      SID		      "256"
      Ports		      [1, 1]
      Position		      [820, 702, 855, 728]
      LibraryVersion	      "1.1089"
      SourceBlock	      "CurrentsLib/StateFunctFormIII"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      T			      "-12.6"
      S			      "1/18.9"
      B			      "1"
      G			      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "caLh_infin2"
      SID		      "343"
      Ports		      [1, 1]
      Position		      [840, 457, 875, 483]
      LibraryVersion	      "1.1089"
      SourceBlock	      "CurrentsLib/StateFunctFormIII"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      T			      "-20"
      S			      "-1/5"
      B			      "1"
      G			      "1"
    }
    Block {
      BlockType		      SubSystem
      Name		      "caLh_tau"
      SID		      "257"
      Ports		      [1, 1]
      Position		      [880, 701, 915, 729]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDescription	      "420"
      MaskHelp		      "420"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      System {
	Name			"caLh_tau"
	Location		[241, 514, 623, 686]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "v"
	  SID			  "259"
	  Position		  [25, 38, 55, 52]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Bias
	  Name			  "Bias"
	  SID			  "332"
	  Position		  [135, 30, 175, 60]
	  Bias			  "420"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain"
	  SID			  "331"
	  Position		  [80, 30, 110, 60]
	  Gain			  "0"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Outport
	  Name			  "s"
	  SID			  "258"
	  Position		  [210, 38, 240, 52]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Bias"
	  SrcPort		  1
	  DstBlock		  "s"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "v"
	  SrcPort		  1
	  DstBlock		  "Gain"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gain"
	  SrcPort		  1
	  DstBlock		  "Bias"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "caLm_infin"
      SID		      "242"
      Ports		      [1, 1]
      Position		      [820, 647, 855, 673]
      LibraryVersion	      "1.1089"
      SourceBlock	      "CurrentsLib/StateFunctFormIII"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      T			      "-24.6"
      S			      "1/11.3"
      B			      "1"
      G			      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "caLm_infin2"
      SID		      "342"
      Ports		      [1, 1]
      Position		      [840, 412, 875, 438]
      LibraryVersion	      "1.1089"
      SourceBlock	      "CurrentsLib/StateFunctFormIII"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      T			      "-20"
      S			      "1/5"
      B			      "1"
      G			      "1"
    }
    Block {
      BlockType		      SubSystem
      Name		      "caLm_tau"
      SID		      "245"
      Ports		      [1, 1]
      Position		      [880, 647, 915, 673]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDescription	      " "
      MaskHelp		      " "
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      System {
	Name			"caLm_tau"
	Location		[413, 259, 900, 494]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "v"
	  SID			  "249"
	  Position		  [40, 93, 70, 107]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Bias
	  Name			  "Bias"
	  SID			  "250"
	  Position		  [90, 85, 130, 115]
	  Bias			  "37.1"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain"
	  SID			  "248"
	  Position		  [330, 81, 375, 119]
	  Gain			  "1.25"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain1"
	  SID			  "251"
	  Position		  [155, 79, 205, 121]
	  Gain			  "-0.031"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Trigonometry
	  Name			  "cosh"
	  SID			  "253"
	  Ports			  [1, 1]
	  Position		  [225, 85, 255, 115]
	  Operator		  "cosh"
	}
	Block {
	  BlockType		  Math
	  Name			  "recip"
	  SID			  "254"
	  Ports			  [1, 1]
	  Position		  [280, 85, 310, 115]
	  Operator		  "reciprocal"
	}
	Block {
	  BlockType		  Outport
	  Name			  "s"
	  SID			  "246"
	  Position		  [395, 93, 425, 107]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Gain"
	  SrcPort		  1
	  DstBlock		  "s"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "v"
	  SrcPort		  1
	  DstBlock		  "Bias"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Bias"
	  SrcPort		  1
	  DstBlock		  "Gain1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "recip"
	  SrcPort		  1
	  DstBlock		  "Gain"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cosh"
	  SrcPort		  1
	  DstBlock		  "recip"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gain1"
	  SrcPort		  1
	  DstBlock		  "cosh"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "caNh_infin2"
      SID		      "347"
      Ports		      [1, 1]
      Position		      [900, 457, 935, 483]
      LibraryVersion	      "1.1089"
      SourceBlock	      "CurrentsLib/StateFunctFormIII"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      T			      "-20"
      S			      "-1/5"
      B			      "1"
      G			      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "caNm_infin2"
      SID		      "346"
      Ports		      [1, 1]
      Position		      [900, 407, 935, 433]
      LibraryVersion	      "1.1089"
      SourceBlock	      "CurrentsLib/StateFunctFormIII"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      T			      "-20"
      S			      "1/5"
      B			      "1"
      G			      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "caPh_infin2"
      SID		      "349"
      Ports		      [1, 1]
      Position		      [900, 507, 935, 533]
      LibraryVersion	      "1.1089"
      SourceBlock	      "CurrentsLib/StateFunctFormIII"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      T			      "-18"
      S			      "-1/5.5"
      B			      "1"
      G			      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "caPm_infin2"
      SID		      "348"
      Ports		      [1, 1]
      Position		      [840, 507, 875, 533]
      LibraryVersion	      "1.1089"
      SourceBlock	      "CurrentsLib/StateFunctFormIII"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      T			      "-18"
      S			      "1/5.5"
      B			      "1"
      G			      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "cah_tau2"
      SID		      "345"
      Ports		      [1, 1]
      Position		      [985, 456, 1020, 484]
      LibraryVersion	      "1.1089"
      SourceBlock	      "CurrentsLib/caLh_tau"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
    }
    Block {
      BlockType		      Reference
      Name		      "cam_tau2"
      SID		      "344"
      Ports		      [1, 1]
      Position		      [985, 412, 1020, 438]
      LibraryVersion	      "1.1089"
      SourceBlock	      "CurrentsLib/caLm_tau"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
    }
    Block {
      BlockType		      Reference
      Name		      "h2_alpha"
      SID		      "193"
      Ports		      [1, 1]
      Position		      [690, 461, 725, 489]
      LibraryVersion	      "1.1089"
      SourceBlock	      "CurrentsLib/StateFunctFormII"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      T			      "-43"
      S			      "1/18"
      G			      "0.128"
    }
    Block {
      BlockType		      Reference
      Name		      "h2_beta"
      SID		      "194"
      Ports		      [1, 1]
      Position		      [745, 460, 780, 490]
      LibraryVersion	      "1.1089"
      SourceBlock	      "CurrentsLib/StateFunctFormIII"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      T			      "-20"
      S			      "0.2"
      B			      "1"
      G			      "4"
    }
    Block {
      BlockType		      Reference
      Name		      "h3_alpha"
      SID		      "155"
      Ports		      [1, 1]
      Position		      [530, 661, 565, 689]
      LibraryVersion	      "1.1089"
      SourceBlock	      "CurrentsLib/StateFunctFormII"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      T			      "-43"
      S			      "1/18"
      G			      "0.128"
    }
    Block {
      BlockType		      Reference
      Name		      "h3_beta"
      SID		      "169"
      Ports		      [1, 1]
      Position		      [585, 660, 620, 690]
      LibraryVersion	      "1.1089"
      SourceBlock	      "CurrentsLib/StateFunctFormIII"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      T			      "-20"
      S			      "0.2"
      B			      "1"
      G			      "4"
    }
    Block {
      BlockType		      Reference
      Name		      "h4_alpha"
      SID		      "156"
      Ports		      [1, 1]
      Position		      [680, 661, 715, 689]
      LibraryVersion	      "1.1089"
      SourceBlock	      "CurrentsLib/StateFunctFormII"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      T			      "-50"
      S			      "1/18"
      G			      "0.128"
    }
    Block {
      BlockType		      Reference
      Name		      "h4_beta"
      SID		      "170"
      Ports		      [1, 1]
      Position		      [735, 660, 770, 690]
      LibraryVersion	      "1.1089"
      SourceBlock	      "CurrentsLib/StateFunctFormIII"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      T			      "-27"
      S			      "1/5"
      B			      "1"
      G			      "4"
    }
    Block {
      BlockType		      Reference
      Name		      "h_alpha"
      SID		      "189"
      Ports		      [1, 1]
      Position		      [530, 461, 565, 489]
      LibraryVersion	      "1.1089"
      SourceBlock	      "CurrentsLib/StateFunctFormII"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      T			      "-60"
      S			      "1/20"
      G			      "0.07"
    }
    Block {
      BlockType		      Reference
      Name		      "h_beta"
      SID		      "190"
      Ports		      [1, 1]
      Position		      [585, 460, 620, 490]
      LibraryVersion	      "1.1089"
      SourceBlock	      "CurrentsLib/StateFunctFormIII"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      T			      "-30"
      S			      "1/10"
      B			      "1"
      G			      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "kMm_alpha"
      SID		      "533"
      Ports		      [1, 1]
      Position		      [965, 612, 1000, 638]
      LibraryVersion	      "1.1089"
      SourceBlock	      "CurrentsLib/StateFunctFormIII"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      T			      "-25"
      S			      "1/5"
      B			      "1"
      G			      "0.002"
    }
    Block {
      BlockType		      Reference
      Name		      "kMm_beta"
      SID		      "534"
      Ports		      [1, 1]
      Position		      [1030, 611, 1065, 639]
      LibraryVersion	      "1.1089"
      SourceBlock	      "CurrentsLib/StateFunctFormII"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      T			      "-45"
      S			      "1/6"
      G			      "0.001"
    }
    Block {
      BlockType		      Reference
      Name		      "m2_alpha"
      SID		      "191"
      Ports		      [1, 1]
      Position		      [690, 406, 725, 434]
      LibraryVersion	      "1.1089"
      SourceBlock	      "CurrentsLib/StateFunctFormI"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      T			      "-46.9"
      S			      "0.25"
      M			      "-1"
      B			      "1"
      G			      "0.32"
    }
    Block {
      BlockType		      Reference
      Name		      "m2_beta"
      SID		      "141"
      Ports		      [1, 1]
      Position		      [745, 406, 780, 434]
      LibraryVersion	      "1.1089"
      SourceBlock	      "CurrentsLib/StateFunctFormI"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      T			      "-19.9"
      S			      "-0.2"
      M			      "1"
      B			      "-1"
      G			      "0.28"
    }
    Block {
      BlockType		      Reference
      Name		      "m3_alpha"
      SID		      "139"
      Ports		      [1, 1]
      Position		      [530, 606, 565, 634]
      LibraryVersion	      "1.1089"
      SourceBlock	      "CurrentsLib/StateFunctFormI"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      T			      "-47"
      S			      "0.25"
      M			      "-1"
      B			      "1"
      G			      "0.32"
    }
    Block {
      BlockType		      Reference
      Name		      "m3_beta"
      SID		      "192"
      Ports		      [1, 1]
      Position		      [585, 606, 620, 634]
      LibraryVersion	      "1.1089"
      SourceBlock	      "CurrentsLib/StateFunctFormI"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      T			      "-20"
      S			      "-0.2"
      M			      "1"
      B			      "-1"
      G			      "0.28"
    }
    Block {
      BlockType		      Reference
      Name		      "m4_alpha"
      SID		      "140"
      Ports		      [1, 1]
      Position		      [680, 605, 715, 635]
      LibraryVersion	      "1.1089"
      SourceBlock	      "CurrentsLib/StateFunctFormI"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      T			      "-50"
      S			      "1/4"
      M			      "-1"
      B			      "1"
      G			      "0.32"
    }
    Block {
      BlockType		      Reference
      Name		      "m4_beta"
      SID		      "142"
      Ports		      [1, 1]
      Position		      [735, 606, 770, 634]
      LibraryVersion	      "1.1089"
      SourceBlock	      "CurrentsLib/StateFunctFormI"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      T			      "-27"
      S			      "-1/5"
      M			      "1"
      B			      "-1"
      G			      "0.28"
    }
    Block {
      BlockType		      Reference
      Name		      "m_alpha"
      SID		      "239"
      Ports		      [1, 1]
      Position		      [530, 406, 565, 434]
      LibraryVersion	      "1.1089"
      SourceBlock	      "CurrentsLib/StateFunctFormI"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      T			      "-35"
      S			      "1/10"
      M			      "-1"
      B			      "1"
      G			      "0.1"
    }
    Block {
      BlockType		      Reference
      Name		      "m_beta"
      SID		      "186"
      Ports		      [1, 1]
      Position		      [585, 406, 620, 434]
      LibraryVersion	      "1.1089"
      SourceBlock	      "CurrentsLib/StateFunctFormII"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      T			      "-60"
      S			      "1/18"
      G			      "4"
    }
    Block {
      BlockType		      Reference
      Name		      "n2_alpha"
      SID		      "195"
      Ports		      [1, 1]
      Position		      [690, 516, 725, 544]
      LibraryVersion	      "1.1089"
      SourceBlock	      "CurrentsLib/StateFunctFormI"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      T			      "-24.9"
      S			      "0.2"
      M			      "-1"
      B			      "1"
      G			      "0.016"
    }
    Block {
      BlockType		      Reference
      Name		      "n2_beta"
      SID		      "196"
      Ports		      [1, 1]
      Position		      [745, 516, 780, 544]
      LibraryVersion	      "1.1089"
      SourceBlock	      "CurrentsLib/StateFunctFormII"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      T			      "-40"
      S			      "1/40"
      G			      "0.25"
    }
    Block {
      BlockType		      Reference
      Name		      "n3_alpha"
      SID		      "143"
      Ports		      [1, 1]
      Position		      [530, 716, 565, 744]
      LibraryVersion	      "1.1089"
      SourceBlock	      "CurrentsLib/StateFunctFormI"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      T			      "-45"
      S			      "0.2"
      M			      "-1"
      B			      "1"
      G			      "0.012"
    }
    Block {
      BlockType		      Reference
      Name		      "n3_beta"
      SID		      "188"
      Ports		      [1, 1]
      Position		      [585, 716, 620, 744]
      LibraryVersion	      "1.1089"
      SourceBlock	      "CurrentsLib/StateFunctFormII"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      T			      "-50"
      S			      "1/40"
      G			      "0.5"
    }
    Block {
      BlockType		      Reference
      Name		      "n4_alpha"
      SID		      "144"
      Ports		      [1, 1]
      Position		      [680, 715, 715, 745]
      LibraryVersion	      "1.1089"
      SourceBlock	      "CurrentsLib/StateFunctFormI"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      T			      "-52"
      S			      "1/5"
      M			      "-1"
      B			      "1"
      G			      "0.032"
    }
    Block {
      BlockType		      Reference
      Name		      "n4_beta"
      SID		      "158"
      Ports		      [1, 1]
      Position		      [735, 717, 770, 743]
      LibraryVersion	      "1.1089"
      SourceBlock	      "CurrentsLib/StateFunctFormII"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      T			      "-57"
      S			      "1/40"
      G			      "0.5"
    }
    Block {
      BlockType		      Reference
      Name		      "n_alpha"
      SID		      "187"
      Ports		      [1, 1]
      Position		      [530, 516, 565, 544]
      LibraryVersion	      "1.1089"
      SourceBlock	      "CurrentsLib/StateFunctFormI"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      T			      "-50"
      S			      "1/10"
      M			      "-1"
      B			      "1"
      G			      "0.01"
    }
    Block {
      BlockType		      Reference
      Name		      "n_beta"
      SID		      "157"
      Ports		      [1, 1]
      Position		      [585, 516, 620, 544]
      LibraryVersion	      "1.1089"
      SourceBlock	      "CurrentsLib/StateFunctFormII"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      T			      "-60"
      S			      "1/80"
      G			      "0.125"
    }
    Annotation {
      Name		      "Hodgkin & Huxley 1952"
      Position		      [586, 381]
      ForegroundColor	      "blue"
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
    }
    Annotation {
      Name		      "Soto et al. 2006"
      Position		      [726, 581]
      ForegroundColor	      "blue"
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
    }
    Annotation {
      Name		      "Basic Forms"
      Position		      [961, 236]
      ForegroundColor	      "darkGreen"
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
    }
    Annotation {
      Name		      "Traub et al. 1991"
      Position		      [736, 381]
      ForegroundColor	      "blue"
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
    }
    Annotation {
      Name		      "AHP Model"
      Position		      [576, 581]
      ForegroundColor	      "blue"
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
    }
    Annotation {
      Name		      "Gating"
      Position		      [696, 51]
      ForegroundColor	      "red"
      FontName		      "Arial"
      FontSize		      14
      FontWeight	      "bold"
    }
    Annotation {
      Name		      "V-gated"
      Position		      [336, 36]
      ForegroundColor	      "red"
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
    }
    Annotation {
      Name		      "Ungated"
      Position		      [131, 41]
      ForegroundColor	      "red"
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
    }
    Annotation {
      Name		      "Spike-triggered"
      Position		      [101, 591]
      ForegroundColor	      "red"
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
    }
    Annotation {
      Name		      "Brown et al. 1993"
      Position		      [861, 621]
      ForegroundColor	      "blue"
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
    }
    Annotation {
      Name		      "Lorenzon&Foehring1995; B93"
      Position		      [931, 391]
      ForegroundColor	      "blue"
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
    }
    Annotation {
      Name		      "Calcium"
      Position		      [221, 181]
      ForegroundColor	      "red"
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
    }
    Annotation {
      Name		      "Ca-dep K"
      Position		      [151, 316]
      ForegroundColor	      "red"
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
    }
    Annotation {
      Name		      "Traub et al. 2003"
      Position		      [1011, 586]
      ForegroundColor	      "blue"
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
    }
    Annotation {
      Name		      "M K"
      Position		      [151, 446]
      ForegroundColor	      "red"
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
    }
  }
}
