Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Vitis_2021.1/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 59c472ffb84d4422922ff07d0ace3d70 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seg_ex_drive_tb_behav xil_defaultlib.seg_ex_drive_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Electronic_Design/Project/Digital_Design/EDA_theory/drive_74hc595/drive_74hc595.srcs/sources_1/new/decode_bcd.v" Line 1. Module decode_bcd doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Electronic_Design/Project/Digital_Design/EDA_theory/drive_74hc595/drive_74hc595.srcs/sources_1/new/decode_bcd.v" Line 1. Module decode_bcd doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.drive_74hc595
Compiling module xil_defaultlib.decode_bcd
Compiling module xil_defaultlib.seg_ex_drive
Compiling module xil_defaultlib.seg_ex_drive_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot seg_ex_drive_tb_behav
