
ubuntu-preinstalled/lastlog:     file format elf32-littlearm


Disassembly of section .init:

00000f0c <.init>:
 f0c:	push	{r3, lr}
 f10:	bl	18e4 <__assert_fail@plt+0x6dc>
 f14:	pop	{r3, pc}

Disassembly of section .plt:

00000f18 <getpwnam@plt-0x14>:
     f18:	push	{lr}		; (str lr, [sp, #-4]!)
     f1c:	ldr	lr, [pc, #4]	; f28 <getpwnam@plt-0x4>
     f20:	add	lr, pc, lr
     f24:	ldr	pc, [lr, #8]!
     f28:	muleq	r1, ip, pc	; <UNPREDICTABLE>

00000f2c <getpwnam@plt>:
     f2c:	add	ip, pc, #0, 12
     f30:	add	ip, ip, #73728	; 0x12000
     f34:	ldr	pc, [ip, #3996]!	; 0xf9c

00000f38 <fsync@plt>:
     f38:	add	ip, pc, #0, 12
     f3c:	add	ip, ip, #73728	; 0x12000
     f40:	ldr	pc, [ip, #3988]!	; 0xf94

00000f44 <strcmp@plt>:
     f44:	add	ip, pc, #0, 12
     f48:	add	ip, ip, #73728	; 0x12000
     f4c:	ldr	pc, [ip, #3980]!	; 0xf8c

00000f50 <__cxa_finalize@plt>:
     f50:	add	ip, pc, #0, 12
     f54:	add	ip, ip, #73728	; 0x12000
     f58:	ldr	pc, [ip, #3972]!	; 0xf84

00000f5c <strtol@plt>:
     f5c:	add	ip, pc, #0, 12
     f60:	add	ip, ip, #73728	; 0x12000
     f64:	ldr	pc, [ip, #3964]!	; 0xf7c

00000f68 <getpwuid@plt>:
     f68:	add	ip, pc, #0, 12
     f6c:	add	ip, ip, #73728	; 0x12000
     f70:	ldr	pc, [ip, #3956]!	; 0xf74

00000f74 <strcspn@plt>:
     f74:	add	ip, pc, #0, 12
     f78:	add	ip, ip, #73728	; 0x12000
     f7c:	ldr	pc, [ip, #3948]!	; 0xf6c

00000f80 <fflush@plt>:
     f80:	add	ip, pc, #0, 12
     f84:	add	ip, ip, #73728	; 0x12000
     f88:	ldr	pc, [ip, #3940]!	; 0xf64

00000f8c <getuid@plt>:
     f8c:	add	ip, pc, #0, 12
     f90:	add	ip, ip, #73728	; 0x12000
     f94:	ldr	pc, [ip, #3932]!	; 0xf5c

00000f98 <free@plt>:
     f98:	add	ip, pc, #0, 12
     f9c:	add	ip, ip, #73728	; 0x12000
     fa0:	ldr	pc, [ip, #3924]!	; 0xf54

00000fa4 <fgets@plt>:
     fa4:	add	ip, pc, #0, 12
     fa8:	add	ip, ip, #73728	; 0x12000
     fac:	ldr	pc, [ip, #3916]!	; 0xf4c

00000fb0 <ferror@plt>:
     fb0:	add	ip, pc, #0, 12
     fb4:	add	ip, ip, #73728	; 0x12000
     fb8:	ldr	pc, [ip, #3908]!	; 0xf44

00000fbc <time@plt>:
     fbc:	add	ip, pc, #0, 12
     fc0:	add	ip, ip, #73728	; 0x12000
     fc4:	ldr	pc, [ip, #3900]!	; 0xf3c

00000fc8 <dcgettext@plt>:
     fc8:	add	ip, pc, #0, 12
     fcc:	add	ip, ip, #73728	; 0x12000
     fd0:	ldr	pc, [ip, #3892]!	; 0xf34

00000fd4 <getpwent@plt>:
     fd4:	add	ip, pc, #0, 12
     fd8:	add	ip, ip, #73728	; 0x12000
     fdc:	ldr	pc, [ip, #3884]!	; 0xf2c

00000fe0 <strdup@plt>:
     fe0:	add	ip, pc, #0, 12
     fe4:	add	ip, ip, #73728	; 0x12000
     fe8:	ldr	pc, [ip, #3876]!	; 0xf24

00000fec <__stack_chk_fail@plt>:
     fec:	add	ip, pc, #0, 12
     ff0:	add	ip, ip, #73728	; 0x12000
     ff4:	ldr	pc, [ip, #3868]!	; 0xf1c

00000ff8 <audit_open@plt>:
     ff8:	add	ip, pc, #0, 12
     ffc:	add	ip, ip, #73728	; 0x12000
    1000:	ldr	pc, [ip, #3860]!	; 0xf14

00001004 <textdomain@plt>:
    1004:	add	ip, pc, #0, 12
    1008:	add	ip, ip, #73728	; 0x12000
    100c:	ldr	pc, [ip, #3852]!	; 0xf0c

00001010 <chdir@plt>:
    1010:	add	ip, pc, #0, 12
    1014:	add	ip, ip, #73728	; 0x12000
    1018:	ldr	pc, [ip, #3844]!	; 0xf04

0000101c <strcasecmp@plt>:
    101c:	add	ip, pc, #0, 12
    1020:	add	ip, ip, #73728	; 0x12000
    1024:	ldr	pc, [ip, #3836]!	; 0xefc

00001028 <perror@plt>:
    1028:	add	ip, pc, #0, 12
    102c:	add	ip, ip, #73728	; 0x12000
    1030:	ldr	pc, [ip, #3828]!	; 0xef4

00001034 <__fxstat64@plt>:
    1034:	add	ip, pc, #0, 12
    1038:	add	ip, ip, #73728	; 0x12000
    103c:	ldr	pc, [ip, #3820]!	; 0xeec

00001040 <fwrite@plt>:
    1040:	add	ip, pc, #0, 12
    1044:	add	ip, ip, #73728	; 0x12000
    1048:	ldr	pc, [ip, #3812]!	; 0xee4

0000104c <chroot@plt>:
    104c:	add	ip, pc, #0, 12
    1050:	add	ip, ip, #73728	; 0x12000
    1054:	ldr	pc, [ip, #3804]!	; 0xedc

00001058 <fread@plt>:
    1058:	add	ip, pc, #0, 12
    105c:	add	ip, ip, #73728	; 0x12000
    1060:	ldr	pc, [ip, #3796]!	; 0xed4

00001064 <puts@plt>:
    1064:	add	ip, pc, #0, 12
    1068:	add	ip, ip, #73728	; 0x12000
    106c:	ldr	pc, [ip, #3788]!	; 0xecc

00001070 <__libc_start_main@plt>:
    1070:	add	ip, pc, #0, 12
    1074:	add	ip, ip, #73728	; 0x12000
    1078:	ldr	pc, [ip, #3780]!	; 0xec4

0000107c <strerror@plt>:
    107c:	add	ip, pc, #0, 12
    1080:	add	ip, ip, #73728	; 0x12000
    1084:	ldr	pc, [ip, #3772]!	; 0xebc

00001088 <strftime@plt>:
    1088:	add	ip, pc, #0, 12
    108c:	add	ip, ip, #73728	; 0x12000
    1090:	ldr	pc, [ip, #3764]!	; 0xeb4

00001094 <localtime@plt>:
    1094:	add	ip, pc, #0, 12
    1098:	add	ip, ip, #73728	; 0x12000
    109c:	ldr	pc, [ip, #3756]!	; 0xeac

000010a0 <__gmon_start__@plt>:
    10a0:	add	ip, pc, #0, 12
    10a4:	add	ip, ip, #73728	; 0x12000
    10a8:	ldr	pc, [ip, #3748]!	; 0xea4

000010ac <getopt_long@plt>:
    10ac:	add	ip, pc, #0, 12
    10b0:	add	ip, ip, #73728	; 0x12000
    10b4:	ldr	pc, [ip, #3740]!	; 0xe9c

000010b8 <__ctype_b_loc@plt>:
    10b8:	add	ip, pc, #0, 12
    10bc:	add	ip, ip, #73728	; 0x12000
    10c0:	ldr	pc, [ip, #3732]!	; 0xe94

000010c4 <exit@plt>:
    10c4:	add	ip, pc, #0, 12
    10c8:	add	ip, ip, #73728	; 0x12000
    10cc:	ldr	pc, [ip, #3724]!	; 0xe8c

000010d0 <strtoul@plt>:
    10d0:	add	ip, pc, #0, 12
    10d4:	add	ip, ip, #73728	; 0x12000
    10d8:	ldr	pc, [ip, #3716]!	; 0xe84

000010dc <strlen@plt>:
    10dc:	add	ip, pc, #0, 12
    10e0:	add	ip, ip, #73728	; 0x12000
    10e4:	ldr	pc, [ip, #3708]!	; 0xe7c

000010e8 <setreuid@plt>:
    10e8:	add	ip, pc, #0, 12
    10ec:	add	ip, ip, #73728	; 0x12000
    10f0:	ldr	pc, [ip, #3700]!	; 0xe74

000010f4 <setpwent@plt>:
    10f4:	add	ip, pc, #0, 12
    10f8:	add	ip, ip, #73728	; 0x12000
    10fc:	ldr	pc, [ip, #3692]!	; 0xe6c

00001100 <__errno_location@plt>:
    1100:	add	ip, pc, #0, 12
    1104:	add	ip, ip, #73728	; 0x12000
    1108:	ldr	pc, [ip, #3684]!	; 0xe64

0000110c <getgid@plt>:
    110c:	add	ip, pc, #0, 12
    1110:	add	ip, ip, #73728	; 0x12000
    1114:	ldr	pc, [ip, #3676]!	; 0xe5c

00001118 <memset@plt>:
    1118:	add	ip, pc, #0, 12
    111c:	add	ip, ip, #73728	; 0x12000
    1120:	ldr	pc, [ip, #3668]!	; 0xe54

00001124 <__printf_chk@plt>:
    1124:	add	ip, pc, #0, 12
    1128:	add	ip, ip, #73728	; 0x12000
    112c:	ldr	pc, [ip, #3660]!	; 0xe4c

00001130 <fileno@plt>:
    1130:	add	ip, pc, #0, 12
    1134:	add	ip, ip, #73728	; 0x12000
    1138:	ldr	pc, [ip, #3652]!	; 0xe44

0000113c <__fprintf_chk@plt>:
    113c:	add	ip, pc, #0, 12
    1140:	add	ip, ip, #73728	; 0x12000
    1144:	ldr	pc, [ip, #3644]!	; 0xe3c

00001148 <access@plt>:
    1148:	add	ip, pc, #0, 12
    114c:	add	ip, ip, #73728	; 0x12000
    1150:	ldr	pc, [ip, #3636]!	; 0xe34

00001154 <fclose@plt>:
    1154:	add	ip, pc, #0, 12
    1158:	add	ip, ip, #73728	; 0x12000
    115c:	ldr	pc, [ip, #3628]!	; 0xe2c

00001160 <fseeko64@plt>:
    1160:	add	ip, pc, #0, 12
    1164:	add	ip, ip, #73728	; 0x12000
    1168:	ldr	pc, [ip, #3620]!	; 0xe24

0000116c <setregid@plt>:
    116c:	add	ip, pc, #0, 12
    1170:	add	ip, ip, #73728	; 0x12000
    1174:	ldr	pc, [ip, #3612]!	; 0xe1c

00001178 <__syslog_chk@plt>:
    1178:	add	ip, pc, #0, 12
    117c:	add	ip, ip, #73728	; 0x12000
    1180:	ldr	pc, [ip, #3604]!	; 0xe14

00001184 <setlocale@plt>:
    1184:	add	ip, pc, #0, 12
    1188:	add	ip, ip, #73728	; 0x12000
    118c:	ldr	pc, [ip, #3596]!	; 0xe0c

00001190 <endpwent@plt>:
    1190:	add	ip, pc, #0, 12
    1194:	add	ip, ip, #73728	; 0x12000
    1198:	ldr	pc, [ip, #3588]!	; 0xe04

0000119c <strrchr@plt>:
    119c:	add	ip, pc, #0, 12
    11a0:	add	ip, ip, #73728	; 0x12000
    11a4:	ldr	pc, [ip, #3580]!	; 0xdfc

000011a8 <fputc@plt>:
    11a8:	add	ip, pc, #0, 12
    11ac:	add	ip, ip, #73728	; 0x12000
    11b0:	ldr	pc, [ip, #3572]!	; 0xdf4

000011b4 <fopen64@plt>:
    11b4:	add	ip, pc, #0, 12
    11b8:	add	ip, ip, #73728	; 0x12000
    11bc:	ldr	pc, [ip, #3564]!	; 0xdec

000011c0 <bindtextdomain@plt>:
    11c0:	add	ip, pc, #0, 12
    11c4:	add	ip, ip, #73728	; 0x12000
    11c8:	ldr	pc, [ip, #3556]!	; 0xde4

000011cc <audit_log_user_message@plt>:
    11cc:	add	ip, pc, #0, 12
    11d0:	add	ip, ip, #73728	; 0x12000
    11d4:	ldr	pc, [ip, #3548]!	; 0xddc

000011d8 <audit_log_acct_message@plt>:
    11d8:	add	ip, pc, #0, 12
    11dc:	add	ip, ip, #73728	; 0x12000
    11e0:	ldr	pc, [ip, #3540]!	; 0xdd4

000011e4 <fputs@plt>:
    11e4:	add	ip, pc, #0, 12
    11e8:	add	ip, ip, #73728	; 0x12000
    11ec:	ldr	pc, [ip, #3532]!	; 0xdcc

000011f0 <abort@plt>:
    11f0:	add	ip, pc, #0, 12
    11f4:	add	ip, ip, #73728	; 0x12000
    11f8:	ldr	pc, [ip, #3524]!	; 0xdc4

000011fc <strspn@plt>:
    11fc:	add	ip, pc, #0, 12
    1200:	add	ip, ip, #73728	; 0x12000
    1204:	ldr	pc, [ip, #3516]!	; 0xdbc

00001208 <__assert_fail@plt>:
    1208:	add	ip, pc, #0, 12
    120c:	add	ip, ip, #73728	; 0x12000
    1210:	ldr	pc, [ip, #3508]!	; 0xdb4

Disassembly of section .text:

00001214 <.text>:
    1214:	strbcs	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    1218:	strbcc	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    121c:	push	{r1, r3, r4, r5, r6, sl, lr}
    1220:			; <UNDEFINED> instruction: 0x46054ff0
    1224:	ldrdlt	r5, [r7], r3
    1228:	strmi	r6, [ip], -r8, lsl #16
    122c:	movwls	r6, #22555	; 0x581b
    1230:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1234:	cdp2	0, 3, cr15, cr12, cr0, {0}
    1238:	strls	pc, [ip, #2271]!	; 0x8df
    123c:	strcc	pc, [ip, #2271]!	; 0x8df
    1240:			; <UNDEFINED> instruction: 0xf8df44f9
    1244:			; <UNDEFINED> instruction: 0xf8df15ac
    1248:			; <UNDEFINED> instruction: 0xf85965ac
    124c:	ldrbtmi	r3, [r9], #-3
    1250:			; <UNDEFINED> instruction: 0xf8df447e
    1254:	movwls	r7, #13732	; 0x35a4
    1258:			; <UNDEFINED> instruction: 0xf107447f
    125c:	strmi	r0, [r2], -r8, lsl #23
    1260:	andsvs	r2, sl, r6
    1264:	svc	0x008ef7ff
    1268:	ldrne	pc, [r0, #2271]	; 0x8df
    126c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    1270:	svc	0x00a6f7ff
    1274:			; <UNDEFINED> instruction: 0xf7ff4630
    1278:			; <UNDEFINED> instruction: 0xf8dfeec6
    127c:	strtmi	r0, [r2], -r4, lsl #11
    1280:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    1284:	ldrbvs	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    1288:	cdp2	0, 11, cr15, cr10, cr0, {0}
    128c:	stc2	0, cr15, [ip]
    1290:			; <UNDEFINED> instruction: 0xf8df447e
    1294:			; <UNDEFINED> instruction: 0xf04fa574
    1298:	ldrbtmi	r0, [sl], #2048	; 0x800
    129c:			; <UNDEFINED> instruction: 0x46524633
    12a0:	strtmi	r4, [r8], -r1, lsr #12
    12a4:	andhi	pc, r0, sp, asr #17
    12a8:	svc	0x0000f7ff
    12ac:			; <UNDEFINED> instruction: 0xf0001c43
    12b0:	stmdacc	r3, {r2, r5, r6, r7, pc}^
    12b4:	vtst.8	d2, d0, d18
    12b8:	movwge	r8, #8728	; 0x2218
    12bc:	eorcs	pc, r0, r3, asr r8	; <UNPREDICTABLE>
    12c0:			; <UNDEFINED> instruction: 0x47184413
    12c4:	andeq	r0, r0, r3, ror r1
    12c8:	andeq	r0, r0, r7, lsr #8
    12cc:	andeq	r0, r0, r7, lsr #8
    12d0:	andeq	r0, r0, r7, lsr #8
    12d4:	andeq	r0, r0, r7, lsr #8
    12d8:	andeq	r0, r0, r7, lsr #8
    12dc:	andeq	r0, r0, r7, lsr #8
    12e0:	andeq	r0, r0, r7, lsr #8
    12e4:	andeq	r0, r0, r7, lsr #8
    12e8:	andeq	r0, r0, r7, lsr #8
    12ec:	andeq	r0, r0, r7, lsr #8
    12f0:	andeq	r0, r0, r7, lsr #8
    12f4:	andeq	r0, r0, r7, lsr #8
    12f8:	andeq	r0, r0, r7, lsr #8
    12fc:	andeq	r0, r0, r7, lsr #8
    1300:			; <UNDEFINED> instruction: 0xffffffd9
    1304:	andeq	r0, r0, r7, ror #2
    1308:	andeq	r0, r0, r7, lsr #8
    130c:	andeq	r0, r0, r7, lsr #8
    1310:	andeq	r0, r0, r7, lsr #8
    1314:	andeq	r0, r0, r7, lsr #8
    1318:	andeq	r0, r0, r7, lsr #8
    131c:	andeq	r0, r0, r7, lsr #8
    1320:	andeq	r0, r0, r7, lsr #8
    1324:	andeq	r0, r0, r7, lsr #8
    1328:	andeq	r0, r0, r7, lsr #8
    132c:	andeq	r0, r0, r7, lsr #8
    1330:	andeq	r0, r0, r7, lsr #8
    1334:	andeq	r0, r0, r7, lsr #8
    1338:	andeq	r0, r0, r7, lsr #8
    133c:	andeq	r0, r0, r7, lsr #8
    1340:	andeq	r0, r0, r3, lsr r1
    1344:	andeq	r0, r0, r7, lsr #8
    1348:	andeq	r0, r0, r7, lsr #8
    134c:	andeq	r0, r0, r7, lsr #8
    1350:	andeq	r0, r0, r7, lsr #8
    1354:	andeq	r0, r0, r7, lsr #8
    1358:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    135c:	andeq	r0, r0, r7, lsr #8
    1360:	andeq	r0, r0, r7, lsr #8
    1364:	andeq	r0, r0, r7, lsr #8
    1368:	andeq	r0, r0, r7, lsr #8
    136c:	andeq	r0, r0, r7, lsr #8
    1370:	andeq	r0, r0, r7, lsr #8
    1374:	andeq	r0, r0, r7, lsr #8
    1378:	andeq	r0, r0, r7, lsr #8
    137c:	andeq	r0, r0, r7, lsr #8
    1380:	andeq	r0, r0, r7, lsr #8
    1384:	andeq	r0, r0, r7, lsr #8
    1388:	strdeq	r0, [r0], -sp
    138c:	andeq	r0, r0, sp, asr #1
    1390:	ldrbtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1394:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1398:	rsbshi	pc, lr, r7, lsl #17
    139c:	andge	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    13a0:	ldrdeq	pc, [r0], -sl
    13a4:	stcl	7, cr15, [r2, #1020]	; 0x3fc
    13a8:	suble	r2, sl, r0, lsl #16
    13ac:			; <UNDEFINED> instruction: 0xf8876883
    13b0:			; <UNDEFINED> instruction: 0xf8878084
    13b4:			; <UNDEFINED> instruction: 0xf8c7808c
    13b8:			; <UNDEFINED> instruction: 0xf8c73080
    13bc:	strb	r3, [r8, -r8, lsl #1]!
    13c0:	strbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    13c4:			; <UNDEFINED> instruction: 0xf859a904
    13c8:	ldmdavs	r8, {r0, r1, ip, sp}
    13cc:			; <UNDEFINED> instruction: 0xf0019302
    13d0:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r7, r9, fp, ip, sp, lr, pc}
    13d4:			; <UNDEFINED> instruction: 0x81adf000
    13d8:	vst2.8	{d25-d26}, [pc], r4
    13dc:	vsubw.s8	q10, q8, d19
    13e0:			; <UNDEFINED> instruction: 0xf8df0301
    13e4:	tstcs	r1, ip, lsr #8
    13e8:	vqrdmulh.s<illegal width 8>	d15, d0, d3
    13ec:			; <UNDEFINED> instruction: 0xf882447a
    13f0:	ldrvs	r1, [r3, -ip, rrx]
    13f4:			; <UNDEFINED> instruction: 0xf8dfe74d
    13f8:	stmdbge	r4, {r2, r4, sl, ip, sp}
    13fc:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    1400:	movwls	r6, #10264	; 0x2818
    1404:	blx	fe93d410 <__assert_fail@plt+0xfe93c208>
    1408:			; <UNDEFINED> instruction: 0xf0002800
    140c:	stmdals	r4, {r2, r3, r4, r5, r6, r8, pc}
    1410:			; <UNDEFINED> instruction: 0x43a3f44f
    1414:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
    1418:	strdcs	r4, [r1, -lr]
    141c:	vqrdmulh.s<illegal width 8>	d15, d0, d3
    1420:			; <UNDEFINED> instruction: 0xf882447a
    1424:	ldrvs	r1, [r3, sp, rrx]
    1428:	blmi	ffefb0fc <__assert_fail@plt+0xffef9ef4>
    142c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1430:	rsbscs	pc, ip, r3, lsl #17
    1434:	blmi	ffe7b0f0 <__assert_fail@plt+0xffe79ee8>
    1438:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    143c:	rsbscs	pc, sp, r3, lsl #17
    1440:			; <UNDEFINED> instruction: 0xf107e727
    1444:			; <UNDEFINED> instruction: 0xf8da028c
    1448:			; <UNDEFINED> instruction: 0xf1070000
    144c:	andls	r0, r0, #128, 2
    1450:			; <UNDEFINED> instruction: 0xf107465b
    1454:			; <UNDEFINED> instruction: 0xf0000284
    1458:	stmdacs	r0, {r0, r2, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    145c:	svcge	0x0019f47f
    1460:	andcs	r4, r5, #244736	; 0x3bc00
    1464:			; <UNDEFINED> instruction: 0xf85949ef
    1468:	ldrbtmi	r3, [r9], #-3
    146c:			; <UNDEFINED> instruction: 0xf7ff681d
    1470:			; <UNDEFINED> instruction: 0xf8daedac
    1474:	strmi	r4, [r2], -r0
    1478:	blmi	ffaf99c4 <__assert_fail@plt+0xffaf87bc>
    147c:	andvs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    1480:	adcmi	r6, fp, #3342336	; 0x330000
    1484:	cmphi	ip, r0, asr #5	; <UNPREDICTABLE>
    1488:	ldrbtmi	r4, [fp], #-3048	; 0xfffff418
    148c:			; <UNDEFINED> instruction: 0x207df893
    1490:			; <UNDEFINED> instruction: 0x307cf893
    1494:	cmple	r7, r0, lsl #20
    1498:	cmple	r8, r0, lsl #22
    149c:	ldrbtmi	r4, [r9], #-2532	; 0xfffff61c
    14a0:	stclmi	13, cr4, [r5], #912	; 0x390
    14a4:	ldrbtmi	r4, [ip], #-1149	; 0xfffffb83
    14a8:			; <UNDEFINED> instruction: 0xf7ff4628
    14ac:	strtvs	lr, [r0], r4, lsl #29
    14b0:			; <UNDEFINED> instruction: 0xf0002800
    14b4:			; <UNDEFINED> instruction: 0xf7ff818e
    14b8:			; <UNDEFINED> instruction: 0x4622ee3c
    14bc:	andcs	r4, r3, r1, lsl #12
    14c0:	ldc	7, cr15, [r8, #1020]!	; 0x3fc
    14c4:			; <UNDEFINED> instruction: 0xf0402800
    14c8:			; <UNDEFINED> instruction: 0xf8948165
    14cc:	stmdblt	r3!, {r0, r2, r3, r4, r5, r6, ip, sp}
    14d0:			; <UNDEFINED> instruction: 0x307cf894
    14d4:			; <UNDEFINED> instruction: 0xf0002b00
    14d8:	ldclmi	0, cr8, [r8], {129}	; 0x81
    14dc:			; <UNDEFINED> instruction: 0xf894447c
    14e0:	blcs	d6e0 <__assert_fail@plt+0xc4d8>
    14e4:	ldmmi	r6, {r3, r5, r6, ip, lr, pc}^
    14e8:	mvnscc	pc, pc, asr #32
    14ec:			; <UNDEFINED> instruction: 0xf0014478
    14f0:			; <UNDEFINED> instruction: 0xf894f9a1
    14f4:	strmi	r3, [r5], -r4, lsl #1
    14f8:			; <UNDEFINED> instruction: 0xf8d4b333
    14fc:	addsmi	r2, r0, #128	; 0x80
    1500:	blmi	ff1f5d90 <__assert_fail@plt+0xff1f4b88>
    1504:	stmibmi	pc, {r0, r2, r9, sp}^	; <UNPREDICTABLE>
    1508:			; <UNDEFINED> instruction: 0xf8592000
    150c:	ldrbtmi	r3, [r9], #-3
    1510:			; <UNDEFINED> instruction: 0xf7ff681c
    1514:	blls	fca84 <__assert_fail@plt+0xfb87c>
    1518:	strls	r2, [r0, #-257]	; 0xfffffeff
    151c:			; <UNDEFINED> instruction: 0x4602681b
    1520:			; <UNDEFINED> instruction: 0xf7ff4620
    1524:	sub	lr, r7, ip, lsl #28
    1528:			; <UNDEFINED> instruction: 0xf0402b00
    152c:	blmi	ff1a1868 <__assert_fail@plt+0xff1a0660>
    1530:	ldrbtmi	r4, [fp], #-2502	; 0xfffff63a
    1534:			; <UNDEFINED> instruction: 0xf8934479
    1538:	stmdacs	r0, {r1, r2, r3, r4, r5, r6}
    153c:	stmibmi	r4, {r4, r5, r7, r8, ip, lr, pc}^
    1540:	blmi	fedc9d5c <__assert_fail@plt+0xfedc8b54>
    1544:	sbc	r4, r4, r9, ror r4
    1548:	ldrbtmi	r4, [sl], #-2754	; 0xfffff53e
    154c:	umullne	pc, ip, r2, r8	; <UNPREDICTABLE>
    1550:			; <UNDEFINED> instruction: 0xf0402900
    1554:			; <UNDEFINED> instruction: 0xf7ff8095
    1558:	ldcmi	13, cr14, [pc], #824	; 1898 <__assert_fail@plt+0x690>
    155c:	ldrbtmi	r4, [ip], #-3519	; 0xfffff241
    1560:			; <UNDEFINED> instruction: 0xf7ff447d
    1564:			; <UNDEFINED> instruction: 0xb1a8ed38
    1568:	umullcc	pc, r4, r4, r8	; <UNPREDICTABLE>
    156c:	stmvs	r2, {r0, r1, r5, r8, ip, sp, pc}
    1570:	ldrdcc	pc, [r0], r4
    1574:	mvnsle	r4, #-1610612727	; 0xa0000009
    1578:	umullcc	pc, ip, r5, r8	; <UNPREDICTABLE>
    157c:	stmvs	r2, {r0, r1, r5, r8, ip, sp, pc}
    1580:	ldrdcc	pc, [r8], r5
    1584:	stmiale	ip!, {r1, r3, r4, r7, r9, lr}^
    1588:	stc2	0, cr15, [r4], {-0}
    158c:	stc	7, cr15, [r2, #-1020]!	; 0xfffffc04
    1590:	mvnle	r2, r0, lsl #16
    1594:	ldcl	7, cr15, [ip, #1020]!	; 0x3fc
    1598:	ldrbtmi	r4, [ip], #-3249	; 0xfffff34f
    159c:			; <UNDEFINED> instruction: 0xf7ff6ea0
    15a0:	stmdacs	r0, {r4, r5, r6, r7, sl, fp, sp, lr, pc}
    15a4:	rschi	pc, r2, r0, asr #32
    15a8:			; <UNDEFINED> instruction: 0xf7ff6ea0
    15ac:			; <UNDEFINED> instruction: 0xf7ffedc2
    15b0:	stmdacs	r0, {r2, r6, r7, sl, fp, sp, lr, pc}
    15b4:	sbcshi	pc, sl, r0, asr #32
    15b8:	ldrbtmi	r4, [fp], #-2986	; 0xfffff456
    15bc:			; <UNDEFINED> instruction: 0xf7ff6e98
    15c0:	bmi	fea7ccf0 <__assert_fail@plt+0xfea7bae8>
    15c4:	ldrbtmi	r4, [sl], #-2951	; 0xfffff479
    15c8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    15cc:	subsmi	r9, sl, r5, lsl #22
    15d0:	adcshi	pc, r4, r0, asr #32
    15d4:	andlt	r2, r7, r0
    15d8:	svchi	0x00f0e8bd
    15dc:			; <UNDEFINED> instruction: 0xf04f48a3
    15e0:	ldrbtmi	r3, [r8], #-511	; 0xfffffe01
    15e4:			; <UNDEFINED> instruction: 0xf926f001
    15e8:	umullcc	pc, r4, r4, r8	; <UNPREDICTABLE>
    15ec:	blcs	12e08 <__assert_fail@plt+0x11c00>
    15f0:			; <UNDEFINED> instruction: 0xf8d4d058
    15f4:	addsmi	r3, r8, #128	; 0x80
    15f8:	blmi	fe275f50 <__assert_fail@plt+0xfe274d48>
    15fc:	ldmibmi	ip, {r0, r2, r9, sp}
    1600:			; <UNDEFINED> instruction: 0xf8592000
    1604:	ldrbtmi	r3, [r9], #-3
    1608:			; <UNDEFINED> instruction: 0xf7ff681c
    160c:	blls	fc98c <__assert_fail@plt+0xfb784>
    1610:	strls	r2, [r0, #-257]	; 0xfffffeff
    1614:			; <UNDEFINED> instruction: 0x4602681b
    1618:			; <UNDEFINED> instruction: 0xf7ff4620
    161c:	blmi	fe57cc64 <__assert_fail@plt+0xfe57ba5c>
    1620:			; <UNDEFINED> instruction: 0xf893447b
    1624:	teqlt	r2, lr, ror r0
    1628:	umullcs	pc, r4, r3, r8	; <UNPREDICTABLE>
    162c:			; <UNDEFINED> instruction: 0xf893b11a
    1630:	bcs	9868 <__assert_fail@plt+0x8660>
    1634:			; <UNDEFINED> instruction: 0xf7ffd15c
    1638:	stcmi	13, cr14, [pc], {94}	; 0x5e
    163c:	ldrbtmi	r4, [ip], #-3727	; 0xfffff171
    1640:			; <UNDEFINED> instruction: 0xf7ff447e
    1644:	biclt	lr, r0, r8, asr #25
    1648:			; <UNDEFINED> instruction: 0x307ef894
    164c:			; <UNDEFINED> instruction: 0xf894b3ab
    1650:	smlawblt	r3, r4, r0, r3
    1654:			; <UNDEFINED> instruction: 0xf8d46882
    1658:	addsmi	r3, sl, #128	; 0x80
    165c:			; <UNDEFINED> instruction: 0xf896d3f1
    1660:	smlawblt	r3, ip, r0, r3
    1664:			; <UNDEFINED> instruction: 0xf8d66882
    1668:	addsmi	r3, sl, #136	; 0x88
    166c:			; <UNDEFINED> instruction: 0xf000d8e9
    1670:			; <UNDEFINED> instruction: 0xf7fffa17
    1674:	stmdacs	r0, {r4, r5, r7, sl, fp, sp, lr, pc}
    1678:			; <UNDEFINED> instruction: 0xf7ffd1e6
    167c:	ldr	lr, [fp, sl, lsl #27]
    1680:	ldrdeq	pc, [r8], r2
    1684:			; <UNDEFINED> instruction: 0xf4ff4285
    1688:	blcs	2d380 <__assert_fail@plt+0x2c178>
    168c:	svcge	0x0063f43f
    1690:	ldrdcc	pc, [r0], r2
    1694:			; <UNDEFINED> instruction: 0xf47f4298
    1698:			; <UNDEFINED> instruction: 0xf7ffaf5e
    169c:			; <UNDEFINED> instruction: 0xf000ec66
    16a0:			; <UNDEFINED> instruction: 0xe779fb79
    16a4:	ldrbtmi	r4, [fp], #-2934	; 0xfffff48a
    16a8:	umullcs	pc, ip, r3, r8	; <UNPREDICTABLE>
    16ac:	adcsle	r2, r6, r0, lsl #20
    16b0:	ldrdcc	pc, [r8], r3
    16b4:	adcsle	r4, r2, #-805306359	; 0xd0000009
    16b8:	stmvs	r3, {r0, r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    16bc:	sbcsle	r4, r6, #-805306359	; 0xd0000009
    16c0:			; <UNDEFINED> instruction: 0x2000e7bf
    16c4:			; <UNDEFINED> instruction: 0xf972f000
    16c8:	andcs	r4, r5, #1802240	; 0x1b8000
    16cc:	andcs	r4, r0, r4, asr fp
    16d0:			; <UNDEFINED> instruction: 0xf8594479
    16d4:	ldmdavs	ip, {r0, r1, ip, sp}
    16d8:	ldcl	7, cr15, [r6], #-1020	; 0xfffffc04
    16dc:	tstcs	r1, r3, lsl #22
    16e0:			; <UNDEFINED> instruction: 0x4602681b
    16e4:			; <UNDEFINED> instruction: 0xf7ff4620
    16e8:	andcs	lr, r1, sl, lsr #26
    16ec:			; <UNDEFINED> instruction: 0xf95ef000
    16f0:	ldrdeq	pc, [r0], r3
    16f4:	ldrdcc	pc, [r8], r3
    16f8:			; <UNDEFINED> instruction: 0xd19c4298
    16fc:	ldc	7, cr15, [r4], #-1020	; 0xfffffc04
    1700:			; <UNDEFINED> instruction: 0xf9cef000
    1704:	stmdbmi	r0!, {r3, r4, r6, r8, r9, sl, sp, lr, pc}^
    1708:	blmi	1149f24 <__assert_fail@plt+0x1148d1c>
    170c:			; <UNDEFINED> instruction: 0xf8594479
    1710:	ldmdavs	sp, {r0, r1, ip, sp}
    1714:	mrrc	7, 15, pc, r8, cr15	; <UNPREDICTABLE>
    1718:	ldmdavs	ip, {r1, r8, r9, fp, ip, pc}
    171c:	blls	d2f2c <__assert_fail@plt+0xd1d24>
    1720:	tstcs	r1, r8, lsr #12
    1724:	strls	r6, [r0], #-2075	; 0xfffff7e5
    1728:	stc	7, cr15, [r8, #-1020]	; 0xfffffc04
    172c:			; <UNDEFINED> instruction: 0xf7ff2001
    1730:	ldmdbmi	r6, {r1, r3, r6, r7, sl, fp, sp, lr, pc}^
    1734:	blmi	e89f50 <__assert_fail@plt+0xe88d48>
    1738:			; <UNDEFINED> instruction: 0xe7e84479
    173c:	mrrc	7, 15, pc, r6, cr15	; <UNPREDICTABLE>
    1740:	andcs	r4, r5, #56320	; 0xdc00
    1744:	andcs	r4, r0, r2, asr r9
    1748:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    174c:	ldmdavs	pc, {r0, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    1750:	ldc	7, cr15, [sl], #-1020	; 0xfffffc04
    1754:	tstcs	r1, r5, lsr r8
    1758:			; <UNDEFINED> instruction: 0xf8549b03
    175c:	ldmdavs	fp, {r0, r2, r5, lr}
    1760:	strmi	r9, [r2], -r0, lsl #8
    1764:			; <UNDEFINED> instruction: 0xf7ff4638
    1768:	ldr	lr, [lr, sl, ror #25]!
    176c:	andcs	r4, r5, #44, 22	; 0xb000
    1770:	andcs	r4, r0, r8, asr #18
    1774:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    1778:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    177c:	stc	7, cr15, [r4], #-1020	; 0xfffffc04
    1780:	tstcs	r1, r3, lsl #22
    1784:			; <UNDEFINED> instruction: 0x4602681b
    1788:			; <UNDEFINED> instruction: 0xf7ff4620
    178c:	ldrdcs	lr, [r1], -r8
    1790:	ldc	7, cr15, [r8], {255}	; 0xff
    1794:	andcs	r4, r5, #34816	; 0x8800
    1798:	andcs	r4, r0, pc, lsr r9
    179c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    17a0:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    17a4:	ldc	7, cr15, [r0], {255}	; 0xff
    17a8:	ldmdavs	fp, {r0, r1, r8, r9, fp, ip, pc}
    17ac:	andls	r9, r2, r3, lsl #6
    17b0:	stc	7, cr15, [r6], #1020	; 0x3fc
    17b4:			; <UNDEFINED> instruction: 0xf7ff6800
    17b8:	ldmib	sp, {r1, r5, r6, sl, fp, sp, lr, pc}^
    17bc:	strmi	r2, [r1], -r2, lsl #6
    17c0:	stmib	sp, {r5, r9, sl, lr}^
    17c4:	mrscs	r5, (UNDEF: 17)
    17c8:	ldc	7, cr15, [r8], #1020	; 0x3fc
    17cc:			; <UNDEFINED> instruction: 0xf7ff2001
    17d0:			; <UNDEFINED> instruction: 0x4628ec7a
    17d4:	stc	7, cr15, [r8], #-1020	; 0xfffffc04
    17d8:			; <UNDEFINED> instruction: 0xf7ff2001
    17dc:	svclt	0x0000ec74
    17e0:	andeq	r2, r1, r4, lsr #25
    17e4:	andeq	r0, r0, r0, lsl r1
    17e8:	andeq	r2, r1, r0, lsl #25
    17ec:	andeq	r0, r0, r8, lsl r1
    17f0:	andeq	r1, r0, lr, asr #27
    17f4:	andeq	r1, r0, r8, lsr #22
    17f8:	andeq	r3, r1, ip, lsr #32
    17fc:	strdeq	r1, [r0], -r6
    1800:	strdeq	r1, [r0], -lr
    1804:	andeq	r2, r1, r8, lsr #21
    1808:	andeq	r1, r0, lr, lsr #22
    180c:	andeq	r0, r0, r8, lsr r1
    1810:	muleq	r1, r8, lr
    1814:	andeq	r2, r1, r4, ror #28
    1818:	andeq	r2, r1, r6, asr lr
    181c:	andeq	r2, r1, sl, asr #28
    1820:	andeq	r0, r0, ip, lsl r1
    1824:	andeq	r1, r0, lr, lsr r9
    1828:	andeq	r0, r0, r4, lsl r1
    182c:	strdeq	r2, [r1], -sl
    1830:	strdeq	r1, [r0], -lr
    1834:	andeq	r1, r0, r8, asr #19
    1838:	ldrdeq	r2, [r1], -lr
    183c:	andeq	r2, r1, r8, lsr #27
    1840:			; <UNDEFINED> instruction: 0x000019b8
    1844:	andeq	r1, r0, r6, lsr #19
    1848:	andeq	r2, r1, r2, asr sp
    184c:	andeq	r1, r0, ip, lsr #16
    1850:	andeq	r1, r0, r8, ror #17
    1854:	andeq	r2, r1, sl, lsr sp
    1858:	andeq	r2, r1, r6, lsr #26
    185c:	andeq	r2, r1, r4, lsr #26
    1860:	andeq	r2, r1, sl, ror #25
    1864:	andeq	r2, r1, sl, asr #25
    1868:	strdeq	r2, [r1], -sl
    186c:	andeq	r1, r0, r2, asr #17
    1870:	andeq	r1, r0, lr, lsr #18
    1874:	andeq	r2, r1, r4, ror #24
    1878:	andeq	r2, r1, r6, asr #24
    187c:	andeq	r2, r1, r4, asr #24
    1880:	ldrdeq	r2, [r1], -lr
    1884:	andeq	r1, r0, r4, lsr #14
    1888:	andeq	r1, r0, r8, ror r6
    188c:	andeq	r1, r0, ip, asr #12
    1890:	andeq	r1, r0, r8, lsl #13
    1894:	muleq	r0, r4, r7
    1898:	andeq	r1, r0, r0, ror #13
    189c:	bleq	3d9e0 <__assert_fail@plt+0x3c7d8>
    18a0:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    18a4:	strbtmi	fp, [sl], -r2, lsl #24
    18a8:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    18ac:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    18b0:	ldrmi	sl, [sl], #776	; 0x308
    18b4:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    18b8:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    18bc:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    18c0:			; <UNDEFINED> instruction: 0xf85a4b06
    18c4:	stmdami	r6, {r0, r1, ip, sp}
    18c8:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    18cc:	bl	ff43f8d0 <__assert_fail@plt+0xff43e6c8>
    18d0:	stc	7, cr15, [lr], {255}	; 0xff
    18d4:	strdeq	r2, [r1], -r0
    18d8:	andeq	r0, r0, r4, lsl #2
    18dc:	andeq	r0, r0, r4, lsr #2
    18e0:	andeq	r0, r0, ip, lsr #2
    18e4:	ldr	r3, [pc, #20]	; 1900 <__assert_fail@plt+0x6f8>
    18e8:	ldr	r2, [pc, #20]	; 1904 <__assert_fail@plt+0x6fc>
    18ec:	add	r3, pc, r3
    18f0:	ldr	r2, [r3, r2]
    18f4:	cmp	r2, #0
    18f8:	bxeq	lr
    18fc:	b	10a0 <__gmon_start__@plt>
    1900:	ldrdeq	r2, [r1], -r0
    1904:	andeq	r0, r0, r0, lsr #2
    1908:	blmi	1d3928 <__assert_fail@plt+0x1d2720>
    190c:	bmi	1d2af4 <__assert_fail@plt+0x1d18ec>
    1910:	addmi	r4, r3, #2063597568	; 0x7b000000
    1914:	andle	r4, r3, sl, ror r4
    1918:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    191c:	ldrmi	fp, [r8, -r3, lsl #2]
    1920:	svclt	0x00004770
    1924:	andeq	r2, r1, ip, ror #18
    1928:	andeq	r2, r1, r8, ror #18
    192c:	andeq	r2, r1, ip, lsr #11
    1930:	andeq	r0, r0, ip, lsl #2
    1934:	stmdbmi	r9, {r3, fp, lr}
    1938:	bmi	252b20 <__assert_fail@plt+0x251918>
    193c:	bne	252b28 <__assert_fail@plt+0x251920>
    1940:	svceq	0x00cb447a
    1944:			; <UNDEFINED> instruction: 0x01a1eb03
    1948:	andle	r1, r3, r9, asr #32
    194c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1950:	ldrmi	fp, [r8, -r3, lsl #2]
    1954:	svclt	0x00004770
    1958:	andeq	r2, r1, r0, asr #18
    195c:	andeq	r2, r1, ip, lsr r9
    1960:	andeq	r2, r1, r0, lsl #11
    1964:	andeq	r0, r0, r4, lsr r1
    1968:	blmi	2aed90 <__assert_fail@plt+0x2adb88>
    196c:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1970:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1974:	blmi	26ff28 <__assert_fail@plt+0x26ed20>
    1978:	ldrdlt	r5, [r3, -r3]!
    197c:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1980:			; <UNDEFINED> instruction: 0xf7ff6818
    1984:			; <UNDEFINED> instruction: 0xf7ffeae6
    1988:	blmi	1c188c <__assert_fail@plt+0x1c0684>
    198c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1990:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1994:	andeq	r2, r1, lr, lsl #18
    1998:	andeq	r2, r1, r0, asr r5
    199c:	andeq	r0, r0, r8, lsl #2
    19a0:	andeq	r2, r1, r2, lsl #13
    19a4:	andeq	r2, r1, lr, ror #17
    19a8:	svclt	0x0000e7c4
    19ac:			; <UNDEFINED> instruction: 0x4605b570
    19b0:	ldrbtmi	r4, [lr], #-3631	; 0xfffff1d1
    19b4:	subsle	r2, r6, r0, lsl #16
    19b8:	ldmpl	r3!, {r1, r2, r3, r5, r8, r9, fp, lr}^
    19bc:	stmdbmi	lr!, {r2, r3, r4, fp, sp, lr}
    19c0:	andcs	r2, r0, r5, lsl #4
    19c4:			; <UNDEFINED> instruction: 0xf7ff4479
    19c8:	blmi	b3c5d0 <__assert_fail@plt+0xb3b3c8>
    19cc:	ldmpl	r3!, {r0, r8, sp}^
    19d0:			; <UNDEFINED> instruction: 0x4602681b
    19d4:			; <UNDEFINED> instruction: 0xf7ff4620
    19d8:	stmdbmi	r9!, {r1, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    19dc:	andcs	r2, r0, r5, lsl #4
    19e0:			; <UNDEFINED> instruction: 0xf7ff4479
    19e4:			; <UNDEFINED> instruction: 0x4621eaf2
    19e8:	bl	fff3f9ec <__assert_fail@plt+0xfff3e7e4>
    19ec:	andcs	r4, r5, #606208	; 0x94000
    19f0:	ldrbtmi	r2, [r9], #-0
    19f4:	b	ffa3f9f8 <__assert_fail@plt+0xffa3e7f0>
    19f8:			; <UNDEFINED> instruction: 0xf7ff4621
    19fc:	stmdbmi	r2!, {r2, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    1a00:	andcs	r2, r0, r5, lsl #4
    1a04:			; <UNDEFINED> instruction: 0xf7ff4479
    1a08:	strtmi	lr, [r1], -r0, ror #21
    1a0c:	bl	ffabfa10 <__assert_fail@plt+0xffabe808>
    1a10:	andcs	r4, r5, #491520	; 0x78000
    1a14:	ldrbtmi	r2, [r9], #-0
    1a18:	b	ff5bfa1c <__assert_fail@plt+0xff5be814>
    1a1c:			; <UNDEFINED> instruction: 0xf7ff4621
    1a20:	ldmdbmi	fp, {r1, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    1a24:	andcs	r2, r0, r5, lsl #4
    1a28:			; <UNDEFINED> instruction: 0xf7ff4479
    1a2c:	strtmi	lr, [r1], -lr, asr #21
    1a30:	bl	ff63fa34 <__assert_fail@plt+0xff63e82c>
    1a34:	andcs	r4, r5, #376832	; 0x5c000
    1a38:	ldrbtmi	r2, [r9], #-0
    1a3c:	b	ff13fa40 <__assert_fail@plt+0xff13e838>
    1a40:			; <UNDEFINED> instruction: 0xf7ff4621
    1a44:	ldmdbmi	r4, {r4, r6, r7, r8, r9, fp, sp, lr, pc}
    1a48:	andcs	r2, r0, r5, lsl #4
    1a4c:			; <UNDEFINED> instruction: 0xf7ff4479
    1a50:			; <UNDEFINED> instruction: 0x4621eabc
    1a54:	bl	ff1bfa58 <__assert_fail@plt+0xff1be850>
    1a58:	andcs	r4, sl, r1, lsr #12
    1a5c:	bl	fe93fa60 <__assert_fail@plt+0xfe93e858>
    1a60:			; <UNDEFINED> instruction: 0xf7ff4628
    1a64:	blmi	37c72c <__assert_fail@plt+0x37b524>
    1a68:	ldmdavs	ip, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    1a6c:	svclt	0x0000e7a7
    1a70:	andeq	r2, r1, lr, lsl #10
    1a74:	andeq	r0, r0, ip, lsl r1
    1a78:	andeq	r1, r0, r4, asr #32
    1a7c:	andeq	r0, r0, r8, lsl r1
    1a80:	andeq	r1, r0, r8, asr #32
    1a84:	andeq	r1, r0, r2, lsl #1
    1a88:	andeq	r1, r0, r8, asr #1
    1a8c:	strdeq	r1, [r0], -sl
    1a90:	andeq	r1, r0, r4, lsr #2
    1a94:	andeq	r1, r0, lr, ror #2
    1a98:			; <UNDEFINED> instruction: 0x000011b0
    1a9c:	andeq	r0, r0, r8, lsr #2
    1aa0:	blmi	1814424 <__assert_fail@plt+0x181321c>
    1aa4:	push	{r1, r3, r4, r5, r6, sl, lr}
    1aa8:	strdlt	r4, [r3], #48	; 0x30	; <UNPREDICTABLE>
    1aac:			; <UNDEFINED> instruction: 0xf8df58d3
    1ab0:	ldmdavs	fp, {r3, r4, r5, r6, r8, ip, pc}
    1ab4:			; <UNDEFINED> instruction: 0xf04f9361
    1ab8:	ldrbtmi	r0, [r9], #768	; 0x300
    1abc:	suble	r2, r8, r0, lsl #16
    1ac0:	vst2.32	{d22-d23}, [pc], r2
    1ac4:			; <UNDEFINED> instruction: 0xf8df7592
    1ac8:	strmi	r8, [r4], -r4, ror #2
    1acc:	sfmne	f7, 1, [r3], #-256	; 0xffffff00
    1ad0:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1ad4:	movwcs	pc, #23458	; 0x5ba2	; <UNPREDICTABLE>
    1ad8:	ldmib	r8, {r3, r4, r5, r6, r7, sl, lr}^
    1adc:	bl	481f14 <__assert_fail@plt+0x480d0c>
    1ae0:	bl	10c3318 <__assert_fail@plt+0x10c2110>
    1ae4:	addmi	r0, r6, #3670016	; 0x380000
    1ae8:	tsteq	r1, r7, ror fp
    1aec:	vmovge.16	d4[0], sp
    1af0:	tstcs	r0, sl, lsr #12
    1af4:			; <UNDEFINED> instruction: 0xf7ff4630
    1af8:	vstrmi	d30, [sp, #-64]	; 0xffffffc0
    1afc:			; <UNDEFINED> instruction: 0xf895447d
    1b00:	blcs	dcb8 <__assert_fail@plt+0xcab0>
    1b04:	stfmip	f5, [fp, #-364]	; 0xfffffe94
    1b08:			; <UNDEFINED> instruction: 0xf895447d
    1b0c:	blcs	dcc8 <__assert_fail@plt+0xcac0>
    1b10:	stfmip	f5, [r9, #-376]	; 0xfffffe88
    1b14:			; <UNDEFINED> instruction: 0xf895447d
    1b18:	stmdacs	r0, {r2, r4, r5, r6}
    1b1c:	ldmdavs	r3!, {r0, r3, r5, r6, ip, lr, pc}
    1b20:	stclge	8, cr10, [sp, #-12]
    1b24:			; <UNDEFINED> instruction: 0xf7ff6003
    1b28:	bmi	113c608 <__assert_fail@plt+0x113b400>
    1b2c:	ldrbtmi	r2, [sl], #-336	; 0xfffffeb0
    1b30:	strtmi	r4, [r8], -r3, lsl #12
    1b34:	b	fea3fb38 <__assert_fail@plt+0xfea3e930>
    1b38:	stmdacs	r0, {r4, r5, fp, sp, lr}
    1b3c:	stmdbge	sp, {r0, r4, r6, ip, lr, pc}
    1b40:	stmdavs	r2!, {r0, r8, sl, ip, pc}
    1b44:	tstls	r0, r5, lsl #22
    1b48:	ldmdbmi	sp!, {r0, sp}
    1b4c:			; <UNDEFINED> instruction: 0xf7ff4479
    1b50:	bmi	f3c700 <__assert_fail@plt+0xf3b4f8>
    1b54:	ldrbtmi	r4, [sl], #-2867	; 0xfffff4cd
    1b58:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1b5c:	subsmi	r9, sl, r1, ror #22
    1b60:	rsblt	sp, r3, r2, asr r1
    1b64:	mvnshi	lr, #12386304	; 0xbd0000
    1b68:	ldrdeq	pc, [r8], #-136	; 0xffffff78	; <UNPREDICTABLE>
    1b6c:	and	pc, r0, sp, asr #17
    1b70:	b	ffdbfb74 <__assert_fail@plt+0xffdbe96c>
    1b74:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    1b78:	mvfgesm	f5, #0.0
    1b7c:	ldrdcc	pc, [r8], #-136	; 0xffffff78	; <UNPREDICTABLE>
    1b80:	andcs	r4, r1, #42991616	; 0x2900000
    1b84:			; <UNDEFINED> instruction: 0xf7ff4630
    1b88:	stmdacs	r1, {r3, r5, r6, r9, fp, sp, lr, pc}
    1b8c:	blmi	bb5e68 <__assert_fail@plt+0xbb4c60>
    1b90:	stmdbmi	lr!, {r0, r2, r9, sp}
    1b94:			; <UNDEFINED> instruction: 0xf8594638
    1b98:	ldrbtmi	r3, [r9], #-3
    1b9c:			; <UNDEFINED> instruction: 0xf7ff681d
    1ba0:	blmi	afc3f8 <__assert_fail@plt+0xafb1f0>
    1ba4:	stmiavs	r4!, {r0, r8, sp}
    1ba8:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    1bac:	ldmdavs	fp, {sl, ip, pc}
    1bb0:	strtmi	r4, [r8], -r2, lsl #12
    1bb4:	b	ff0bfbb8 <__assert_fail@plt+0xff0be9b0>
    1bb8:			; <UNDEFINED> instruction: 0xf7ff2001
    1bbc:	andcs	lr, r0, r4, lsl #21
    1bc0:	ldmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1bc4:	svcvs	0x002b6832
    1bc8:	addsmi	r1, r8, #128, 20	; 0x80000
    1bcc:	bfi	sp, fp, (invalid: 27:0)
    1bd0:			; <UNDEFINED> instruction: 0xf7ff2000
    1bd4:	ldmdavs	r2!, {r2, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    1bd8:	bne	fe01da8c <__assert_fail@plt+0xfe01c884>
    1bdc:	ble	fe612644 <__assert_fail@plt+0xfe61143c>
    1be0:	ldmdbmi	ip, {r0, r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    1be4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1be8:			; <UNDEFINED> instruction: 0xf7ff310c
    1bec:	strmi	lr, [r5], -lr, ror #19
    1bf0:	ldmdbmi	r9, {r0, r2, r5, r7, r8, r9, sl, sp, lr, pc}
    1bf4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1bf8:	stmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1bfc:	b	cbfc00 <__assert_fail@plt+0xcbe9f8>
    1c00:			; <UNDEFINED> instruction: 0xf8852301
    1c04:			; <UNDEFINED> instruction: 0xe78a3074
    1c08:	ldmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c0c:	rsbscs	r4, r9, #19456	; 0x4c00
    1c10:	ldmdami	r4, {r0, r1, r4, r8, fp, lr}
    1c14:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    1c18:			; <UNDEFINED> instruction: 0xf7ff4478
    1c1c:	svclt	0x0000eaf6
    1c20:	andeq	r2, r1, ip, lsl r4
    1c24:	andeq	r0, r0, r0, lsl r1
    1c28:	andeq	r2, r1, r6, lsl #8
    1c2c:	andeq	r2, r1, ip, lsr #15
    1c30:	andeq	r2, r1, r8, lsl #15
    1c34:	andeq	r2, r1, ip, ror r7
    1c38:	andeq	r2, r1, r0, ror r7
    1c3c:	muleq	r0, r6, r1
    1c40:	muleq	r0, r0, r1
    1c44:	andeq	r2, r1, sl, ror #6
    1c48:	andeq	r0, r0, ip, lsl r1
    1c4c:	andeq	r1, r0, sl, asr #1
    1c50:	andeq	r0, r0, r8, lsl r1
    1c54:	ldrdeq	r1, [r0], -lr
    1c58:	muleq	r0, sl, r0
    1c5c:			; <UNDEFINED> instruction: 0x000013b0
    1c60:	andeq	r1, r0, r6, lsr r0
    1c64:	andeq	r1, r0, r0, asr #32
    1c68:	strdlt	fp, [sp], #80	; 0x50
    1c6c:	stcge	14, cr4, [r2, #-240]	; 0xffffff10
    1c70:			; <UNDEFINED> instruction: 0x46044b3c
    1c74:	vst3.16	{d20-d22}, [pc :256], lr
    1c78:			; <UNDEFINED> instruction: 0x21007292
    1c7c:	ldmpl	r3!, {r3, r5, r9, sl, lr}^
    1c80:	ldmdavs	fp, {r0, r3, r4, r5, r9, sl, fp, lr}
    1c84:			; <UNDEFINED> instruction: 0xf04f934b
    1c88:			; <UNDEFINED> instruction: 0xf7ff0300
    1c8c:	blmi	dfc5ac <__assert_fail@plt+0xdfb3a4>
    1c90:	ldrbtmi	r4, [fp], #-1150	; 0xfffffb82
    1c94:			; <UNDEFINED> instruction: 0x307cf893
    1c98:	eorsle	r2, r8, r0, lsl #22
    1c9c:	svcmi	0x00342000
    1ca0:	stmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1ca4:	ldrbtmi	r4, [pc], #-2611	; 1cac <__assert_fail@plt+0xaa4>
    1ca8:	ldrbtmi	sl, [sl], #-2827	; 0xfffff4f5
    1cac:	ldrdgt	pc, [r8], #143	; 0x8f
    1cb0:			; <UNDEFINED> instruction: 0xf8c54686
    1cb4:	bgt	1f9cbc <__assert_fail@plt+0x1f8ab4>
    1cb8:	cdpeq	0, 0, cr15, cr1, cr15, {2}
    1cbc:	ldmib	r7, {r0, r1, r8, r9, lr, pc}^
    1cc0:	andshi	r0, sl, r0, lsl #2
    1cc4:	stmiavs	r2!, {r0, r1, r8, r9, fp, sp, pc}
    1cc8:	andeq	lr, r3, r3, lsl #17
    1ccc:	addvs	pc, lr, pc, asr #8
    1cd0:	andvc	pc, ip, r6, asr r8	; <UNPREDICTABLE>
    1cd4:	ldmdavs	r9!, {r0, r1, r5, fp, sp, lr}
    1cd8:	vmlscs.f16	s28, s1, s26	; <UNPREDICTABLE>
    1cdc:	ldrbtmi	r4, [sl], #-2599	; 0xfffff5d9
    1ce0:			; <UNDEFINED> instruction: 0xf8b0f000
    1ce4:	strtmi	r4, [r8], -r6, lsr #22
    1ce8:	vst1.8	{d18-d21}, [pc], r1
    1cec:	ldrbtmi	r7, [fp], #-402	; 0xfffffe6e
    1cf0:			; <UNDEFINED> instruction: 0xf7ff6e9b
    1cf4:	stmdacs	r1, {r1, r2, r5, r7, r8, fp, sp, lr, pc}
    1cf8:	bmi	8b616c <__assert_fail@plt+0x8b4f64>
    1cfc:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
    1d00:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1d04:	subsmi	r9, sl, fp, asr #22
    1d08:	sublt	sp, sp, r7, lsr #2
    1d0c:	bmi	6b14d4 <__assert_fail@plt+0x6b02cc>
    1d10:	stceq	0, cr15, [r1], {79}	; 0x4f
    1d14:	vst2.32	{d22-d23}, [pc :128], r1
    1d18:	stmdavs	r3!, {r1, r2, r3, r7, sp, lr}
    1d1c:	bmi	698000 <__assert_fail@plt+0x696df8>
    1d20:	ldrd	pc, [r0], -r7
    1d24:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    1d28:	ldrbtmi	r1, [r1], -r0, lsl #24
    1d2c:			; <UNDEFINED> instruction: 0xf88af000
    1d30:	blmi	5bbc98 <__assert_fail@plt+0x5baa90>
    1d34:	ldmdbmi	r6, {r0, r2, r9, sp}
    1d38:	ldmpl	r3!, {sp}^
    1d3c:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    1d40:	stmdb	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d44:	smlatbcs	r1, r3, r8, r6
    1d48:	ldmdavs	fp!, {r8, r9, ip, pc}
    1d4c:	strtmi	r4, [r8], -r2, lsl #12
    1d50:	ldmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d54:			; <UNDEFINED> instruction: 0xf7ff2001
    1d58:			; <UNDEFINED> instruction: 0xf7ffe9b6
    1d5c:	svclt	0x0000e948
    1d60:	andeq	r2, r1, ip, asr #4
    1d64:	andeq	r0, r0, r0, lsl r1
    1d68:	andeq	r2, r1, r0, lsr r2
    1d6c:	strdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    1d70:	andeq	r1, r0, lr, asr r0
    1d74:	andeq	r1, r0, lr, asr #32
    1d78:	andeq	r0, r0, r8, lsl r1
    1d7c:	andeq	r1, r0, lr, lsr #32
    1d80:	muleq	r1, r6, r5
    1d84:	andeq	r2, r1, r2, asr #3
    1d88:	strdeq	r0, [r0], -ip
    1d8c:	andeq	r0, r0, ip, lsl r1
    1d90:	strdeq	r0, [r0], -r8
    1d94:	blmi	42e41c <__assert_fail@plt+0x42d214>
    1d98:	addsvc	pc, r2, #1325400064	; 0x4f000000
    1d9c:	ldrlt	r6, [r0, #-2177]	; 0xfffff77f
    1da0:	addlt	r4, r2, fp, ror r4
    1da4:	andcs	r4, r0, r4, lsl #12
    1da8:	cdpvs	0, 9, cr9, cr8, cr0, {0}
    1dac:	movwcs	pc, #11169	; 0x2ba1	; <UNPREDICTABLE>
    1db0:	ldmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1db4:	strtmi	fp, [r0], -r8, lsr #18
    1db8:	pop	{r1, ip, sp, pc}
    1dbc:	smmla	r3, r0, r0, r4
    1dc0:	blmi	193b88 <__assert_fail@plt+0x192980>
    1dc4:	stmdbmi	r6, {r1, r5, r6, r7, r9, sp}
    1dc8:	ldrbtmi	r4, [fp], #-2054	; 0xfffff7fa
    1dcc:			; <UNDEFINED> instruction: 0x33244479
    1dd0:			; <UNDEFINED> instruction: 0xf7ff4478
    1dd4:	svclt	0x0000ea1a
    1dd8:	andeq	r2, r1, r4, ror #9
    1ddc:	strdeq	r1, [r0], -sl
    1de0:	andeq	r0, r0, r0, lsl #29
    1de4:	andeq	r0, r0, r8, lsl #29
    1de8:			; <UNDEFINED> instruction: 0xf7ffb510
    1dec:			; <UNDEFINED> instruction: 0x4c11e906
    1df0:	ldrbtmi	r4, [ip], #-2833	; 0xfffff4ef
    1df4:	stmdacs	r0, {r0, r1, r5, r6, r7, fp, ip, lr}
    1df8:	blle	19e60 <__assert_fail@plt+0x18c58>
    1dfc:			; <UNDEFINED> instruction: 0xf7ffbd10
    1e00:	stmdavs	r0, {r7, r8, fp, sp, lr, pc}
    1e04:	cmpeq	sp, #160, 2	; 0x28	; <UNPREDICTABLE>
    1e08:	movweq	pc, #16419	; 0x4023	; <UNPREDICTABLE>
    1e0c:	svclt	0x00182b00
    1e10:	svclt	0x000c2816
    1e14:	andcs	r2, r0, r1
    1e18:	stmdbmi	r8, {r4, r5, r6, r7, ip, lr, pc}
    1e1c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1e20:	ldm	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e24:	stmiapl	r3!, {r1, r2, r8, r9, fp, lr}^
    1e28:			; <UNDEFINED> instruction: 0xf7ff6819
    1e2c:	ldrdcs	lr, [r1], -ip
    1e30:	stmdb	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e34:	andeq	r2, r1, lr, asr #1
    1e38:	andeq	r0, r0, r0, lsr r1
    1e3c:	ldrdeq	r1, [r0], -r6
    1e40:	andeq	r0, r0, ip, lsl r1
    1e44:			; <UNDEFINED> instruction: 0x461eb570
    1e48:	strmi	r4, [r1], -fp, lsl #24
    1e4c:	addlt	r4, r6, fp, lsl #26
    1e50:	stmdbpl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    1e54:	stmdacs	r0, {r3, r4, fp, sp, lr}
    1e58:	blls	2f8a90 <__assert_fail@plt+0x2f7888>
    1e5c:	strls	r2, [r0], -r0, lsl #8
    1e60:	strmi	lr, [r3], #-2509	; 0xfffff633
    1e64:	blls	2a6a80 <__assert_fail@plt+0x2a5878>
    1e68:	movwls	r9, #5122	; 0x1402
    1e6c:			; <UNDEFINED> instruction: 0x46224613
    1e70:	ldmib	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e74:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    1e78:	andeq	r2, r1, r0, ror r0
    1e7c:	andeq	r0, r0, r0, lsr r1
    1e80:	strmi	r4, [r2], -r9, lsl #22
    1e84:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
    1e88:	addlt	r4, r4, r8, lsl #24
    1e8c:	ldmdavs	r8, {r0, r1, r3, r4, r8, fp, ip, lr}
    1e90:	blle	1cbe98 <__assert_fail@plt+0x1cac90>
    1e94:	stmib	sp, {r8, r9, sp}^
    1e98:	movwls	r3, #257	; 0x101
    1e9c:	cmpmi	r7, r0, asr #4	; <UNPREDICTABLE>
    1ea0:	ldmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1ea4:	ldclt	0, cr11, [r0, #-16]
    1ea8:	andeq	r2, r1, sl, lsr r0
    1eac:	andeq	r0, r0, r0, lsr r1
    1eb0:			; <UNDEFINED> instruction: 0x212fb510
    1eb4:			; <UNDEFINED> instruction: 0xf7ff4604
    1eb8:	tstlt	r8, r2, ror r9
    1ebc:	ldclt	0, cr3, [r0, #-4]
    1ec0:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    1ec4:	svcmi	0x00f0e92d
    1ec8:	bmi	1293724 <__assert_fail@plt+0x129251c>
    1ecc:	blmi	129374c <__assert_fail@plt+0x1292544>
    1ed0:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
    1ed4:	ldrsbthi	pc, [r8], -sp	; <UNPREDICTABLE>
    1ed8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    1edc:			; <UNDEFINED> instruction: 0xf04f9303
    1ee0:	cmnlt	r8, #0, 6
    1ee4:	strmi	r7, [r4], -r3, lsl #16
    1ee8:	teqle	r5, sp, lsr #22
    1eec:	stmia	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ef0:	stmdavs	r3, {r1, r5, r6, fp, ip, sp, lr}
    1ef4:	andscc	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
    1ef8:	strle	r0, [r1, #-1306]!	; 0xfffffae6
    1efc:	stmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f00:	andcs	r2, sl, #0, 6
    1f04:	strmi	sl, [r7], -r2, lsl #18
    1f08:	eorsvs	r1, fp, r0, ror #24
    1f0c:	stmia	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1f10:	ldmdavc	r2, {r1, r9, fp, ip, pc}
    1f14:	ldmiblt	sl, {r0, r1, r9, sl, lr}
    1f18:	stmdbcs	r2!, {r0, r3, r4, r5, fp, sp, lr}
    1f1c:	tstcs	r1, r0, lsl r0
    1f20:	strmi	r7, [r8], -sl, lsr #32
    1f24:	andne	pc, r0, r8, lsl #17
    1f28:	and	r6, sl, r3, lsr r0
    1f2c:	movwcs	lr, #2509	; 0x9cd
    1f30:	stmia	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1f34:	stmdavs	r1, {r9, fp, ip, pc}
    1f38:	andscs	pc, r2, r1, lsr r8	; <UNPREDICTABLE>
    1f3c:	ldrtle	r0, [sl], #-1299	; 0xfffffaed
    1f40:	bmi	b89f48 <__assert_fail@plt+0xb88d40>
    1f44:	ldrbtmi	r4, [sl], #-2860	; 0xfffff4d4
    1f48:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1f4c:	subsmi	r9, sl, r3, lsl #22
    1f50:	andlt	sp, r5, sp, asr #2
    1f54:	svchi	0x00f0e8bd
    1f58:			; <UNDEFINED> instruction: 0xf7ff460f
    1f5c:			; <UNDEFINED> instruction: 0xf10de8d2
    1f60:	andcs	r0, sl, #8, 22	; 0x2000
    1f64:	pkhtbmi	r4, r1, r9, asr #12
    1f68:	strcs	r4, [r0], #-1568	; 0xfffff9e0
    1f6c:	andmi	pc, r0, r9, asr #17
    1f70:	stmia	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f74:	ldrdcc	pc, [r0], -r9
    1f78:	strmi	r2, [r2], r2, lsr #22
    1f7c:	bls	b6304 <__assert_fail@plt+0xb50fc>
    1f80:	cmnlt	r3, r3, lsl r8
    1f84:	bicsle	r2, fp, sp, lsr #22
    1f88:	movwls	r1, #11347	; 0x2c53
    1f8c:	bcs	200dc <__assert_fail@plt+0x1eed4>
    1f90:	movwcs	sp, #4556	; 0x11cc
    1f94:	ldrmi	r7, [r8], -fp, lsr #32
    1f98:	andcs	pc, r0, r8, lsl #17
    1f9c:	andge	pc, r0, r7, asr #17
    1fa0:	movwcs	lr, #6095	; 0x17cf
    1fa4:	ldrmi	r7, [r8], -fp, lsr #32
    1fa8:	andcc	pc, r0, r8, lsl #17
    1fac:	andge	pc, r0, r7, asr #17
    1fb0:	andge	pc, r0, r6, asr #17
    1fb4:	blls	7bed0 <__assert_fail@plt+0x7acc8>
    1fb8:	andcs	r4, sl, #93323264	; 0x5900000
    1fbc:	bleq	7e100 <__assert_fail@plt+0x7cef8>
    1fc0:	andlt	pc, r0, r5, lsl #17
    1fc4:			; <UNDEFINED> instruction: 0xf8c74618
    1fc8:			; <UNDEFINED> instruction: 0xf8c9a000
    1fcc:			; <UNDEFINED> instruction: 0xf7ff4000
    1fd0:	bls	bc1d8 <__assert_fail@plt+0xbafd0>
    1fd4:			; <UNDEFINED> instruction: 0x46037812
    1fd8:			; <UNDEFINED> instruction: 0xd1b12a00
    1fdc:	ldrdcs	pc, [r0], -r9
    1fe0:	adcle	r2, sp, r2, lsr #20
    1fe4:	andlt	pc, r0, r8, lsl #17
    1fe8:	eorsvs	r4, r3, r8, asr r6
    1fec:			; <UNDEFINED> instruction: 0xf7fee7a9
    1ff0:	svclt	0x0000effe
    1ff4:	andeq	r1, r1, lr, ror #31
    1ff8:	andeq	r0, r0, r0, lsl r1
    1ffc:	andeq	r1, r1, sl, ror pc
    2000:	svcmi	0x00f0e92d
    2004:	blmi	1c49844 <__assert_fail@plt+0x1c4863c>
    2008:	ldrbtmi	fp, [fp], #-133	; 0xffffff7b
    200c:	stclle	3, cr9, [ip, #-8]
    2010:			; <UNDEFINED> instruction: 0x81bcf8df
    2014:	ldrmi	r4, [r4], -r2, lsl #13
    2018:	ldrbtmi	r2, [r8], #1281	; 0x501
    201c:	strtmi	r2, [r1], r0, lsl #14
    2020:	bllt	140178 <__assert_fail@plt+0x13ef70>
    2024:	ldrbmi	r4, [r8], -r1, asr #12
    2028:	svc	0x008cf7fe
    202c:	ldrbmi	fp, [r8], -r8, lsr #2
    2030:			; <UNDEFINED> instruction: 0xf7fe4651
    2034:	strtmi	lr, [fp], -r8, lsl #31
    2038:	svccs	0x0000b928
    203c:	adcsmi	sp, r5, #56, 2
    2040:	suble	r4, sl, fp, lsr #12
    2044:	addsmi	r6, lr, #2555904	; 0x270000
    2048:	streq	pc, [r1, #-261]	; 0xfffffefb
    204c:	cmnlt	r7, #59136	; 0xe700
    2050:	ldmda	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2054:			; <UNDEFINED> instruction: 0xf7ff4604
    2058:			; <UNDEFINED> instruction: 0x4601e85a
    205c:			; <UNDEFINED> instruction: 0xf7ff4620
    2060:	stmdacs	r0, {r1, r2, r7, fp, sp, lr, pc}
    2064:			; <UNDEFINED> instruction: 0xf7fed151
    2068:			; <UNDEFINED> instruction: 0x4604ef92
    206c:	svc	0x008ef7fe
    2070:	strtmi	r4, [r0], -r1, lsl #12
    2074:	ldmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2078:	stmdacs	r0, {r2, r9, sl, lr}
    207c:	ldmdavc	fp!, {r0, r2, r6, r8, ip, lr, pc}
    2080:			; <UNDEFINED> instruction: 0xf0402b2f
    2084:	strmi	r8, [r1], -sp, lsl #1
    2088:			; <UNDEFINED> instruction: 0xf7ff4638
    208c:			; <UNDEFINED> instruction: 0x4605e85e
    2090:	cmnle	pc, r0, lsl #16
    2094:			; <UNDEFINED> instruction: 0xf7fe4638
    2098:			; <UNDEFINED> instruction: 0x4604efbc
    209c:	cmnle	r3, r0, lsl #16
    20a0:			; <UNDEFINED> instruction: 0xf7fe4638
    20a4:	stmdacs	r0, {r2, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    20a8:	andlt	sp, r5, lr, asr #2
    20ac:	svchi	0x00f0e8bd
    20b0:	andcs	r9, r5, #2, 26	; 0x80
    20b4:	andcs	r4, r0, r7, asr #22
    20b8:	stmiapl	fp!, {r0, r1, r2, r6, r8, fp, lr}^
    20bc:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    20c0:	svc	0x0082f7fe
    20c4:	tstcs	r1, r5, asr #22
    20c8:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    20cc:	strtmi	r4, [r0], -r2, lsl #12
    20d0:	ldmda	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    20d4:			; <UNDEFINED> instruction: 0xf7fe2003
    20d8:	mcrls	15, 0, lr, cr2, cr6, {7}
    20dc:	blmi	f4a8f8 <__assert_fail@plt+0xf496f0>
    20e0:	ldmdbmi	pc!, {r3, r4, r5, r9, sl, lr}	; <UNPREDICTABLE>
    20e4:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    20e8:			; <UNDEFINED> instruction: 0xf7fe681d
    20ec:	blmi	efdeac <__assert_fail@plt+0xefcca4>
    20f0:			; <UNDEFINED> instruction: 0xf8d92101
    20f4:	ldmpl	r3!, {lr}^
    20f8:	ldmdavs	fp, {sl, ip, pc}
    20fc:	strtmi	r4, [r8], -r2, lsl #12
    2100:	ldmda	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2104:			; <UNDEFINED> instruction: 0xf7fe2003
    2108:	stcls	15, cr14, [r2, #-888]	; 0xfffffc88
    210c:	blmi	c4a928 <__assert_fail@plt+0xc49720>
    2110:	ldmdbmi	r4!, {sp}
    2114:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    2118:			; <UNDEFINED> instruction: 0xf7fe681c
    211c:	blmi	bfde7c <__assert_fail@plt+0xbfcc74>
    2120:	stmiapl	fp!, {r0, r1, ip, pc}^
    2124:	movwls	r6, #10267	; 0x281b
    2128:	svc	0x00eaf7fe
    212c:			; <UNDEFINED> instruction: 0xf7fe6800
    2130:	ldmib	sp, {r1, r2, r5, r7, r8, r9, sl, fp, sp, lr, pc}^
    2134:	strmi	r3, [r1], -r2, lsl #4
    2138:	tstls	r0, r0, lsr #12
    213c:			; <UNDEFINED> instruction: 0xf7fe2101
    2140:	strdcs	lr, [r1], -lr	; <UNPREDICTABLE>
    2144:	svc	0x00bef7fe
    2148:	strtmi	r4, [r0], -r7, lsr #18
    214c:	andcs	r4, r5, #33792	; 0x8400
    2150:	cfstrsls	mvf4, [r2, #-484]	; 0xfffffe1c
    2154:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    2158:	svc	0x0036f7fe
    215c:	andls	r4, r3, pc, lsl fp
    2160:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    2164:			; <UNDEFINED> instruction: 0xf7fe9302
    2168:	stmdavs	r0, {r2, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    216c:	svc	0x0086f7fe
    2170:	andcc	lr, r2, #3620864	; 0x374000
    2174:	strtmi	r4, [r0], -r1, lsl #12
    2178:	smlabtvc	r0, sp, r9, lr
    217c:			; <UNDEFINED> instruction: 0xf7fe2101
    2180:	ldrdcs	lr, [r3], -lr	; <UNPREDICTABLE>
    2184:	svc	0x009ef7fe
    2188:			; <UNDEFINED> instruction: 0x46284918
    218c:	andcs	r4, r5, #17408	; 0x4400
    2190:			; <UNDEFINED> instruction: 0xe7de4479
    2194:			; <UNDEFINED> instruction: 0x46204916
    2198:	andcs	r4, r5, #14336	; 0x3800
    219c:			; <UNDEFINED> instruction: 0xe7d84479
    21a0:	andcs	r9, r5, #2, 26	; 0x80
    21a4:	ldmdbmi	r3, {r0, r1, r3, r8, r9, fp, lr}
    21a8:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    21ac:			; <UNDEFINED> instruction: 0xf7fe681c
    21b0:	blmi	2bdde8 <__assert_fail@plt+0x2bcbe0>
    21b4:	stmiapl	fp!, {r0, r8, sp}^
    21b8:	ldmdavs	fp, {r8, r9, sl, ip, pc}
    21bc:	strtmi	r4, [r0], -r2, lsl #12
    21c0:	svc	0x00bcf7fe
    21c4:			; <UNDEFINED> instruction: 0xf7fe2003
    21c8:	svclt	0x0000ef7e
    21cc:			; <UNDEFINED> instruction: 0x00011eb6
    21d0:	andeq	r1, r0, r6
    21d4:	andeq	r0, r0, ip, lsl r1
    21d8:	andeq	r0, r0, ip, ror #30
    21dc:	andeq	r0, r0, r8, lsl r1
    21e0:	andeq	r0, r0, r2, ror #30
    21e4:	andeq	r0, r0, sl, asr pc
    21e8:	andeq	r0, r0, r0, asr #31
    21ec:	andeq	r0, r0, r0, asr pc
    21f0:	andeq	r0, r0, r8, lsl pc
    21f4:	andeq	r0, r0, sl, ror #29
    21f8:			; <UNDEFINED> instruction: 0x4606b5f8
    21fc:	svcmi	0x002f4c2e
    2200:	ldrbtmi	r4, [pc], #-1148	; 2208 <__assert_fail@plt+0x1000>
    2204:	ldmdblt	r8, {r5, fp, sp, lr}
    2208:			; <UNDEFINED> instruction: 0xf854e00a
    220c:	teqlt	r8, r8, lsl #30
    2210:			; <UNDEFINED> instruction: 0x46254631
    2214:	mrc	7, 4, APSR_nzcv, cr6, cr14, {7}
    2218:	mvnsle	r2, r0, lsl #16
    221c:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    2220:	ldrbtmi	r4, [ip], #-3111	; 0xfffff3d9
    2224:			; <UNDEFINED> instruction: 0x01b8f8d4
    2228:			; <UNDEFINED> instruction: 0xf504b168
    222c:	ldrd	r7, [r2], -ip
    2230:	svceq	0x0008f854
    2234:			; <UNDEFINED> instruction: 0x4631b138
    2238:	mcr	7, 4, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    223c:	mvnsle	r2, r0, lsl #16
    2240:	strtmi	r4, [r8], -r5, lsl #12
    2244:	blmi	7f1a2c <__assert_fail@plt+0x7f0824>
    2248:	ldmdbmi	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    224c:	ldmpl	fp!, {sp}^
    2250:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    2254:	mrc	7, 5, APSR_nzcv, cr8, cr14, {7}
    2258:	ldrtmi	r2, [r3], -r1, lsl #2
    225c:	strtmi	r4, [r0], -r2, lsl #12
    2260:	svc	0x006cf7fe
    2264:	andcs	r2, r6, r0, lsl #2
    2268:	svc	0x008cf7fe
    226c:			; <UNDEFINED> instruction: 0xf7feb1c8
    2270:			; <UNDEFINED> instruction: 0x4604eeb8
    2274:	ldmdbmi	r5, {r3, r5, r7, r8, ip, sp, pc}
    2278:	strcs	r2, [r0, #-6]
    227c:			; <UNDEFINED> instruction: 0xf7fe4479
    2280:	bmi	4fe090 <__assert_fail@plt+0x4fce88>
    2284:	tstcs	r1, r3, lsr r6
    2288:	andcs	r4, r2, sl, ror r4
    228c:	svc	0x0074f7fe
    2290:	andcs	r4, r6, r1, lsr #12
    2294:	svc	0x0076f7fe
    2298:			; <UNDEFINED> instruction: 0xf7fe4620
    229c:			; <UNDEFINED> instruction: 0x4628ee7e
    22a0:	bmi	331a88 <__assert_fail@plt+0x330880>
    22a4:	tstcs	r1, r3, lsr r6
    22a8:	ldrbtmi	r2, [sl], #-2
    22ac:			; <UNDEFINED> instruction: 0xf7fe2500
    22b0:	strtmi	lr, [r8], -r4, ror #30
    22b4:	svclt	0x0000bdf8
    22b8:	andeq	r1, r1, r4, lsl #28
    22bc:			; <UNDEFINED> instruction: 0x00011cbe
    22c0:	andeq	r1, r1, r2, ror #27
    22c4:	andeq	r0, r0, ip, lsl r1
    22c8:	andeq	r0, r0, ip, ror #29
    22cc:	andeq	r0, r0, r0, lsr #30
    22d0:	strdeq	r0, [r0], -r4
    22d4:	ldrdeq	r0, [r0], -r2
    22d8:	ldrblt	r4, [r0, #-2856]!	; 0xfffff4d8
    22dc:	mcrmi	4, 1, r4, cr8, cr11, {3}
    22e0:	ldmdavc	fp, {r1, r7, ip, sp, pc}
    22e4:	ldrbtmi	r4, [lr], #-1549	; 0xfffff9f3
    22e8:			; <UNDEFINED> instruction: 0xf7ffb183
    22ec:	strmi	pc, [r4], -r5, lsl #31
    22f0:			; <UNDEFINED> instruction: 0x4628b1b8
    22f4:	mrc	7, 3, APSR_nzcv, cr4, cr14, {7}
    22f8:			; <UNDEFINED> instruction: 0xb1a84605
    22fc:	tstlt	r8, r0, ror #16
    2300:	mcr	7, 2, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    2304:	rsbvs	r2, r5, r0
    2308:	ldcllt	0, cr11, [r0, #-8]!
    230c:			; <UNDEFINED> instruction: 0xf0009001
    2310:	stmdals	r1, {r0, r1, r6, fp, ip, sp, lr, pc}
    2314:	bmi	6fc2c0 <__assert_fail@plt+0x6fb0b8>
    2318:	andcs	r2, r3, r1, lsl #2
    231c:			; <UNDEFINED> instruction: 0xf7fe447a
    2320:			; <UNDEFINED> instruction: 0xf04fef2c
    2324:			; <UNDEFINED> instruction: 0xe7ef30ff
    2328:	andcs	r4, r5, #376832	; 0x5c000
    232c:			; <UNDEFINED> instruction: 0xf7fe4479
    2330:	blmi	5bdc68 <__assert_fail@plt+0x5bca60>
    2334:	ldmdavs	r9, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    2338:	svc	0x0054f7fe
    233c:	andcs	r4, r6, r9, lsr #12
    2340:	svc	0x0020f7fe
    2344:	rscle	r2, r6, r0, lsl #16
    2348:	mcr	7, 2, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    234c:	stmdacs	r0, {r2, r9, sl, lr}
    2350:	stmdbmi	pc, {r0, r5, r6, r7, ip, lr, pc}	; <UNPREDICTABLE>
    2354:	ldrbtmi	r2, [r9], #-6
    2358:	svc	0x0014f7fe
    235c:	tstcs	r1, sp, lsl #20
    2360:	ldrbtmi	r2, [sl], #-3
    2364:	svc	0x0008f7fe
    2368:	andcs	r4, r6, r1, lsr #12
    236c:	svc	0x000af7fe
    2370:			; <UNDEFINED> instruction: 0xf7fe4620
    2374:			; <UNDEFINED> instruction: 0xf04fee12
    2378:			; <UNDEFINED> instruction: 0xe7c530ff
    237c:	andeq	r2, r1, r5, lsr r0
    2380:	ldrdeq	r1, [r1], -sl
    2384:			; <UNDEFINED> instruction: 0x00000eb0
    2388:	andeq	r0, r0, r4, ror lr
    238c:	andeq	r0, r0, ip, lsl r1
    2390:	andeq	r0, r0, r6, asr #28
    2394:	andeq	r0, r0, sl, ror #28
    2398:	blmi	fe154db0 <__assert_fail@plt+0xfe153ba8>
    239c:	stmibmi	r5, {r1, r3, r4, r5, r6, sl, lr}
    23a0:	svcmi	0x00f0e92d
    23a4:	lfmmi	f7, 1, [ip, #-692]	; 0xfffffd4c
    23a8:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    23ac:	strcs	r4, [r1], #-3458	; 0xfffff27e
    23b0:			; <UNDEFINED> instruction: 0xf8cd681b
    23b4:			; <UNDEFINED> instruction: 0xf04f3414
    23b8:	blmi	fe002fc0 <__assert_fail@plt+0xfe001db8>
    23bc:	ldrbtmi	r4, [fp], #-1149	; 0xfffffb83
    23c0:	rsbseq	pc, r0, #13959168	; 0xd50000
    23c4:			; <UNDEFINED> instruction: 0xf7fe701c
    23c8:			; <UNDEFINED> instruction: 0x4606eef6
    23cc:	rsbsle	r2, r8, r0, lsl #16
    23d0:	stcge	15, cr4, [r5, #-492]	; 0xfffffe14
    23d4:	ldrdls	pc, [ip, #143]!	; 0x8f
    23d8:	ldrdhi	pc, [ip, #143]!	; 0x8f
    23dc:	ldrbtmi	r4, [r9], #1151	; 0x47f
    23e0:			; <UNDEFINED> instruction: 0x463244f8
    23e4:	orrvs	pc, r0, pc, asr #8
    23e8:			; <UNDEFINED> instruction: 0xf7fe4628
    23ec:			; <UNDEFINED> instruction: 0x4604eddc
    23f0:	suble	r2, pc, r0, lsl #16
    23f4:			; <UNDEFINED> instruction: 0xf7fe4628
    23f8:	mcrne	14, 2, lr, cr4, cr2, {3}
    23fc:	stmdacs	r0, {r1, r7, r9, sl, lr}
    2400:			; <UNDEFINED> instruction: 0xf7fed05d
    2404:	bl	17dd74 <__assert_fail@plt+0x17cb6c>
    2408:	stmdavs	r1, {r1, r3, r8, r9}
    240c:	stccc	0, cr14, [r1], {1}
    2410:			; <UNDEFINED> instruction: 0xf813d355
    2414:			; <UNDEFINED> instruction: 0xf8312d01
    2418:	ldreq	r2, [r2], #18
    241c:	strcc	sp, [r1], #-1271	; 0xfffffb09
    2420:			; <UNDEFINED> instruction: 0x46284639
    2424:	strpl	r2, [fp, #-768]!	; 0xfffffd00
    2428:	mcr	7, 7, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    242c:	bl	1594e0 <__assert_fail@plt+0x1582d8>
    2430:			; <UNDEFINED> instruction: 0xf1a30a00
    2434:	blx	fed034c8 <__assert_fail@plt+0xfed022c0>
    2438:	stmdbeq	r4!, {r2, r7, sl, ip, sp, lr, pc}^
    243c:	svclt	0x00082b00
    2440:	cfstrscs	mvf2, [r0], {1}
    2444:	ldrtmi	sp, [r9], -sp, asr #3
    2448:			; <UNDEFINED> instruction: 0xf7fe4650
    244c:			; <UNDEFINED> instruction: 0xf81aed94
    2450:	bl	28e458 <__assert_fail@plt+0x28d250>
    2454:	blcs	505c <__assert_fail@plt+0x3e54>
    2458:			; <UNDEFINED> instruction: 0xf10bd0c3
    245c:			; <UNDEFINED> instruction: 0xf80a0b01
    2460:	strbmi	r4, [r9], -r0
    2464:			; <UNDEFINED> instruction: 0xf7fe4658
    2468:	strbmi	lr, [r1], -sl, asr #29
    246c:	ldrbmi	r4, [r8], -r3, lsl #9
    2470:	stc	7, cr15, [r0, #1016]	; 0x3f8
    2474:			; <UNDEFINED> instruction: 0x46034659
    2478:			; <UNDEFINED> instruction: 0xf80b4650
    247c:			; <UNDEFINED> instruction: 0xf7ff4003
    2480:	ldrtmi	pc, [r2], -fp, lsr #30	; <UNPREDICTABLE>
    2484:	orrvs	pc, r0, pc, asr #8
    2488:			; <UNDEFINED> instruction: 0xf7fe4628
    248c:	strmi	lr, [r4], -ip, lsl #27
    2490:			; <UNDEFINED> instruction: 0xd1af2800
    2494:			; <UNDEFINED> instruction: 0xf7fe4630
    2498:	stmdacs	r0, {r2, r3, r7, r8, sl, fp, sp, lr, pc}
    249c:	ldrtmi	sp, [r0], -r1, asr #2
    24a0:	mrc	7, 2, APSR_nzcv, cr8, cr14, {7}
    24a4:	blmi	1094dd0 <__assert_fail@plt+0x1093bc8>
    24a8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    24ac:			; <UNDEFINED> instruction: 0xf8dd681a
    24b0:	subsmi	r3, sl, r4, lsl r4
    24b4:	vand	d13, d13, d19
    24b8:	pop	{r2, r3, r4, r8, sl, fp, lr}
    24bc:	strcs	r8, [r0], #-4080	; 0xfffff010
    24c0:			; <UNDEFINED> instruction: 0xf7fee7ae
    24c4:	stmdavs	r7, {r1, r2, r3, r4, r9, sl, fp, sp, lr, pc}
    24c8:	rscle	r2, fp, r2, lsl #30
    24cc:	andcs	r4, r6, r1, lsr r6
    24d0:	mrc	7, 2, APSR_nzcv, cr8, cr14, {7}
    24d4:	rsbscc	pc, r0, #13959168	; 0xd50000
    24d8:	suble	r2, sp, r0, lsl #16
    24dc:			; <UNDEFINED> instruction: 0xf7fe9303
    24e0:	blls	fdae8 <__assert_fail@plt+0xfc8e0>
    24e4:	stmdacs	r0, {r0, r2, r9, sl, lr}
    24e8:	ldmdbmi	r9!, {r1, r2, r6, ip, lr, pc}
    24ec:	ldrbtmi	r2, [r9], #-6
    24f0:	mcr	7, 2, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    24f4:			; <UNDEFINED> instruction: 0xf7fe4638
    24f8:	bmi	dbdc08 <__assert_fail@plt+0xdbca00>
    24fc:	strtmi	r9, [r1], -r3, lsl #22
    2500:	andls	r4, r0, sl, ror r4
    2504:			; <UNDEFINED> instruction: 0xf7fe2002
    2508:			; <UNDEFINED> instruction: 0x4629ee38
    250c:			; <UNDEFINED> instruction: 0xf7fe2006
    2510:			; <UNDEFINED> instruction: 0x4628ee3a
    2514:	stcl	7, cr15, [r0, #-1016]	; 0xfffffc08
    2518:			; <UNDEFINED> instruction: 0xf7fe2001
    251c:			; <UNDEFINED> instruction: 0xf7feedd4
    2520:			; <UNDEFINED> instruction: 0xf7feed66
    2524:	strtmi	lr, [r1], -lr, ror #27
    2528:	andcs	r4, r6, r3, lsl #12
    252c:			; <UNDEFINED> instruction: 0xf7fe681d
    2530:	blmi	a7dde0 <__assert_fail@plt+0xa7cbd8>
    2534:			; <UNDEFINED> instruction: 0xf8d3447b
    2538:	cmplt	r0, #112, 4
    253c:			; <UNDEFINED> instruction: 0xf7fe9303
    2540:	blls	fda88 <__assert_fail@plt+0xfc880>
    2544:			; <UNDEFINED> instruction: 0xb3204604
    2548:	andcs	r4, r6, r4, lsr #18
    254c:			; <UNDEFINED> instruction: 0xf7fe4479
    2550:			; <UNDEFINED> instruction: 0x4628ee1a
    2554:	ldc	7, cr15, [r2, #1016]	; 0x3f8
    2558:	blls	d4de4 <__assert_fail@plt+0xd3bdc>
    255c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    2560:	andcs	r9, r2, r0
    2564:	mcr	7, 0, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    2568:	andcs	r4, r6, r1, lsr #12
    256c:	mcr	7, 0, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    2570:			; <UNDEFINED> instruction: 0xf7fe4620
    2574:	bfi	lr, r2, (invalid: 26:15)
    2578:	movwls	r4, #13880	; 0x3638
    257c:	ldcl	7, cr15, [lr, #-1016]!	; 0xfffffc08
    2580:	blls	d4de8 <__assert_fail@plt+0xd3be0>
    2584:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    2588:	andcs	r9, r2, r0
    258c:	ldcl	7, cr15, [r4, #1016]!	; 0x3f8
    2590:	strtmi	lr, [r8], -r2, asr #15
    2594:			; <UNDEFINED> instruction: 0xf7fe9303
    2598:	bmi	4fdb68 <__assert_fail@plt+0x4fc960>
    259c:	tstcs	r1, r3, lsl #22
    25a0:	andls	r4, r0, sl, ror r4
    25a4:			; <UNDEFINED> instruction: 0xf7fe2002
    25a8:	ldr	lr, [r5, r8, ror #27]!
    25ac:	andeq	r1, r1, r4, lsr #22
    25b0:	andeq	r0, r0, r0, lsl r1
    25b4:	strdeq	r0, [r0], -r2
    25b8:	andeq	r1, r1, r8, asr #24
    25bc:	andeq	r1, r1, r3, asr pc
    25c0:	andeq	r0, r0, r4, asr #28
    25c4:	andeq	r0, r0, r6, asr #28
    25c8:	andeq	r0, r0, r8, asr #28
    25cc:	andeq	r1, r1, r8, lsl sl
    25d0:	andeq	r0, r0, lr, lsr #25
    25d4:	strdeq	r0, [r0], -r8
    25d8:	ldrdeq	r1, [r1], -r0
    25dc:	andeq	r0, r0, r0, asr ip
    25e0:	andeq	r0, r0, lr, asr #25
    25e4:	andeq	r0, r0, r2, ror ip
    25e8:	andeq	r0, r0, ip, lsl #25
    25ec:	strlt	r4, [r0, #-2824]	; 0xfffff4f8
    25f0:	addlt	r4, r3, fp, ror r4
    25f4:	teqlt	r3, fp, lsl r8
    25f8:	ldc2l	7, cr15, [lr, #1020]!	; 0x3fc
    25fc:	stmdavs	r0, {r8, ip, sp, pc}^
    2600:			; <UNDEFINED> instruction: 0xf85db003
    2604:	andls	pc, r1, r4, lsl #22
    2608:	mcr2	7, 6, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    260c:	ldrb	r9, [r3, r1, lsl #16]!
    2610:	andeq	r1, r1, r1, lsr #26
    2614:	strlt	r4, [r0, #-2828]	; 0xfffff4f4
    2618:	addlt	r4, r3, fp, ror r4
    261c:	cmnlt	r3, fp, lsl r8
    2620:	stc2l	7, cr15, [sl, #1020]!	; 0x3fc
    2624:	stmdavs	r0, {r6, r8, ip, sp, pc}^
    2628:	stmdbmi	r8, {r4, r5, r8, ip, sp, pc}
    262c:			; <UNDEFINED> instruction: 0xf7fe4479
    2630:	blx	fec3da10 <__assert_fail@plt+0xfec3c808>
    2634:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    2638:			; <UNDEFINED> instruction: 0xf85db003
    263c:	andls	pc, r1, r4, lsl #22
    2640:	mcr2	7, 5, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    2644:	strb	r9, [fp, r1, lsl #16]!
    2648:	strdeq	r1, [r1], -r9
    264c:	andeq	r0, r0, r8, lsr #24
    2650:			; <UNDEFINED> instruction: 0x460db5f0
    2654:	addlt	r4, r5, pc, lsl r9
    2658:			; <UNDEFINED> instruction: 0x46064b1f
    265c:	bmi	7d3848 <__assert_fail@plt+0x7d2640>
    2660:	stmiapl	fp, {r0, r1, r2, r3, r4, r8, r9, sl, fp, lr}^
    2664:	ldrbtmi	r4, [pc], #-1146	; 266c <__assert_fail@plt+0x1464>
    2668:	movwls	r6, #14363	; 0x381b
    266c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2670:			; <UNDEFINED> instruction: 0xb1bb7813
    2674:			; <UNDEFINED> instruction: 0xf7ff4630
    2678:			; <UNDEFINED> instruction: 0x4604fdbf
    267c:	stmdavs	r0, {r7, r8, ip, sp, pc}^
    2680:	stmdbge	r2, {r4, r5, r6, r8, ip, sp, pc}
    2684:			; <UNDEFINED> instruction: 0xf92ef000
    2688:	stmdals	r2, {r3, r4, r5, r6, r8, ip, sp, pc}
    268c:	blmi	494ee8 <__assert_fail@plt+0x493ce0>
    2690:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2694:	blls	dc704 <__assert_fail@plt+0xdb4fc>
    2698:	tstle	r8, sl, asr r0
    269c:	ldcllt	0, cr11, [r0, #20]!
    26a0:	ldrb	r4, [r3, r8, lsr #12]!
    26a4:	mrc2	7, 3, pc, cr8, cr15, {7}
    26a8:	blmi	3fc640 <__assert_fail@plt+0x3fb438>
    26ac:	stmdbmi	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    26b0:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    26b4:			; <UNDEFINED> instruction: 0xf7fe681f
    26b8:	stmdavs	r4!, {r3, r7, sl, fp, sp, lr, pc}^
    26bc:	tstcs	r1, r3, lsr r6
    26c0:	strmi	r9, [r2], -r0, lsl #8
    26c4:			; <UNDEFINED> instruction: 0xf7fe4638
    26c8:			; <UNDEFINED> instruction: 0x4628ed3a
    26cc:			; <UNDEFINED> instruction: 0xf7fee7de
    26d0:	svclt	0x0000ec8e
    26d4:	andeq	r1, r1, r4, ror #16
    26d8:	andeq	r0, r0, r0, lsl r1
    26dc:	andeq	r1, r1, sp, lsr #25
    26e0:	andeq	r1, r1, sl, asr r8
    26e4:	andeq	r1, r1, r0, lsr r8
    26e8:	andeq	r0, r0, ip, lsl r1
    26ec:	andeq	r0, r0, r6, lsr #23
    26f0:			; <UNDEFINED> instruction: 0x460db5f0
    26f4:	addlt	r4, r5, r0, lsr #18
    26f8:	strmi	r4, [r6], -r0, lsr #22
    26fc:	bmi	8138e8 <__assert_fail@plt+0x8126e0>
    2700:	stmiapl	fp, {r5, r8, r9, sl, fp, lr}^
    2704:	ldrbtmi	r4, [pc], #-1146	; 270c <__assert_fail@plt+0x1504>
    2708:	movwls	r6, #14363	; 0x381b
    270c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2710:	cmnlt	r3, #1245184	; 0x130000
    2714:			; <UNDEFINED> instruction: 0xf7ff4630
    2718:	strmi	pc, [r4], -pc, ror #26
    271c:	stmdavs	r0, {r4, r6, r8, ip, sp, pc}^
    2720:	stmdbge	r2, {r6, r8, ip, sp, pc}
    2724:			; <UNDEFINED> instruction: 0xf8def000
    2728:	blls	aed10 <__assert_fail@plt+0xadb08>
    272c:	svclt	0x00a82b00
    2730:	blle	293fac <__assert_fail@plt+0x292da4>
    2734:	blmi	454f8c <__assert_fail@plt+0x453d84>
    2738:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    273c:	blls	dc7ac <__assert_fail@plt+0xdb5a4>
    2740:	tstle	r7, sl, asr r0
    2744:	andlt	r4, r5, r8, lsr #12
    2748:	blmi	431f10 <__assert_fail@plt+0x430d08>
    274c:	ldmdbmi	r0, {r0, r2, r9, sp}
    2750:	ldmpl	fp!, {sp}^
    2754:	ldmdavs	pc, {r0, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    2758:	ldc	7, cr15, [r6], #-1016	; 0xfffffc08
    275c:	ldrtmi	r6, [r3], -r4, ror #16
    2760:	strls	r2, [r0], #-257	; 0xfffffeff
    2764:	ldrtmi	r4, [r8], -r2, lsl #12
    2768:	stcl	7, cr15, [r8], #1016	; 0x3f8
    276c:			; <UNDEFINED> instruction: 0xf7ffe7e2
    2770:	bfi	pc, r3, (invalid: 28:15)	; <UNPREDICTABLE>
    2774:	ldc	7, cr15, [sl], #-1016	; 0xfffffc08
    2778:	andeq	r1, r1, r4, asr #15
    277c:	andeq	r0, r0, r0, lsl r1
    2780:	andeq	r1, r1, sp, lsl #24
    2784:			; <UNDEFINED> instruction: 0x000117ba
    2788:	andeq	r1, r1, r8, lsl #15
    278c:	andeq	r0, r0, ip, lsl r1
    2790:	andeq	r0, r0, r4, lsl #22
    2794:			; <UNDEFINED> instruction: 0x460db5f0
    2798:	addlt	r4, r5, pc, lsl r9
    279c:			; <UNDEFINED> instruction: 0x46064b1f
    27a0:	bmi	7d398c <__assert_fail@plt+0x7d2784>
    27a4:	stmiapl	fp, {r0, r1, r2, r3, r4, r8, r9, sl, fp, lr}^
    27a8:	ldrbtmi	r4, [pc], #-1146	; 27b0 <__assert_fail@plt+0x15a8>
    27ac:	movwls	r6, #14363	; 0x381b
    27b0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    27b4:			; <UNDEFINED> instruction: 0xb1bb7813
    27b8:			; <UNDEFINED> instruction: 0xf7ff4630
    27bc:			; <UNDEFINED> instruction: 0x4604fd1d
    27c0:	stmdavs	r0, {r7, r8, ip, sp, pc}^
    27c4:	stmdbge	r2, {r4, r5, r6, r8, ip, sp, pc}
    27c8:			; <UNDEFINED> instruction: 0xf88cf000
    27cc:	stmdals	r2, {r3, r4, r5, r6, r8, ip, sp, pc}
    27d0:	blmi	49502c <__assert_fail@plt+0x493e24>
    27d4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    27d8:	blls	dc848 <__assert_fail@plt+0xdb640>
    27dc:	tstle	r8, sl, asr r0
    27e0:	ldcllt	0, cr11, [r0, #20]!
    27e4:	ldrb	r4, [r3, r8, lsr #12]!
    27e8:	ldc2l	7, cr15, [r6, #1020]	; 0x3fc
    27ec:	blmi	3fc784 <__assert_fail@plt+0x3fb57c>
    27f0:	stmdbmi	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    27f4:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    27f8:			; <UNDEFINED> instruction: 0xf7fe681f
    27fc:	stmdavs	r4!, {r1, r2, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
    2800:	tstcs	r1, r3, lsr r6
    2804:	strmi	r9, [r2], -r0, lsl #8
    2808:			; <UNDEFINED> instruction: 0xf7fe4638
    280c:			; <UNDEFINED> instruction: 0x4628ec98
    2810:			; <UNDEFINED> instruction: 0xf7fee7de
    2814:	svclt	0x0000ebec
    2818:	andeq	r1, r1, r0, lsr #14
    281c:	andeq	r0, r0, r0, lsl r1
    2820:	andeq	r1, r1, r9, ror #22
    2824:	andeq	r1, r1, r6, lsl r7
    2828:	andeq	r1, r1, ip, ror #13
    282c:	andeq	r0, r0, ip, lsl r1
    2830:	andeq	r0, r0, r2, ror #20
    2834:			; <UNDEFINED> instruction: 0x460db5f0
    2838:	addlt	r4, r5, pc, lsl r9
    283c:			; <UNDEFINED> instruction: 0x46064b1f
    2840:	bmi	7d3a2c <__assert_fail@plt+0x7d2824>
    2844:	stmiapl	fp, {r0, r1, r2, r3, r4, r8, r9, sl, fp, lr}^
    2848:	ldrbtmi	r4, [pc], #-1146	; 2850 <__assert_fail@plt+0x1648>
    284c:	movwls	r6, #14363	; 0x381b
    2850:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2854:			; <UNDEFINED> instruction: 0xb1bb7813
    2858:			; <UNDEFINED> instruction: 0xf7ff4630
    285c:	strmi	pc, [r4], -sp, asr #25
    2860:	stmdavs	r0, {r7, r8, ip, sp, pc}^
    2864:	stmdbge	r2, {r4, r5, r6, r8, ip, sp, pc}
    2868:			; <UNDEFINED> instruction: 0xf872f000
    286c:	stmdals	r2, {r3, r4, r5, r6, r8, ip, sp, pc}
    2870:	blmi	4950cc <__assert_fail@plt+0x493ec4>
    2874:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2878:	blls	dc8e8 <__assert_fail@plt+0xdb6e0>
    287c:	tstle	r8, sl, asr r0
    2880:	ldcllt	0, cr11, [r0, #20]!
    2884:	ldrb	r4, [r3, r8, lsr #12]!
    2888:	stc2	7, cr15, [r6, #1020]	; 0x3fc
    288c:	blmi	3fc824 <__assert_fail@plt+0x3fb61c>
    2890:	stmdbmi	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    2894:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    2898:			; <UNDEFINED> instruction: 0xf7fe681f
    289c:	stmdavs	r4!, {r1, r2, r4, r7, r8, r9, fp, sp, lr, pc}^
    28a0:	tstcs	r1, r3, lsr r6
    28a4:	strmi	r9, [r2], -r0, lsl #8
    28a8:			; <UNDEFINED> instruction: 0xf7fe4638
    28ac:	strtmi	lr, [r8], -r8, asr #24
    28b0:			; <UNDEFINED> instruction: 0xf7fee7de
    28b4:	svclt	0x0000eb9c
    28b8:	andeq	r1, r1, r0, lsl #13
    28bc:	andeq	r0, r0, r0, lsl r1
    28c0:	andeq	r1, r1, r9, asr #21
    28c4:	andeq	r1, r1, r6, ror r6
    28c8:	andeq	r1, r1, ip, asr #12
    28cc:	andeq	r0, r0, ip, lsl r1
    28d0:	andeq	r0, r0, r2, asr #19
    28d4:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    28d8:	rsbseq	pc, r0, #12779520	; 0xc30000
    28dc:	svclt	0x00004770
    28e0:	andeq	r1, r1, lr, lsr #14
    28e4:	blmi	615148 <__assert_fail@plt+0x613f40>
    28e8:	ldrblt	r4, [r0, #1146]!	; 0x47a
    28ec:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    28f0:	strmi	r4, [lr], -r4, lsl #12
    28f4:	ldmdavs	fp, {r8, r9, sl, sp}
    28f8:			; <UNDEFINED> instruction: 0xf04f9301
    28fc:			; <UNDEFINED> instruction: 0xf7fe0300
    2900:	ldrtmi	lr, [sl], -r0, lsl #24
    2904:	strmi	r4, [r5], -r9, ror #12
    2908:	eorvs	r4, pc, r0, lsr #12
    290c:	bl	9c090c <__assert_fail@plt+0x9bf704>
    2910:	orrslt	r7, fp, r3, lsr #16
    2914:	ldmdavc	fp, {r8, r9, fp, ip, pc}
    2918:	stmdavs	sl!, {r0, r1, r4, r5, r6, r8, fp, ip, sp, pc}
    291c:	andle	r2, sp, r2, lsr #20
    2920:	andcs	r6, r1, r0, lsr r0
    2924:	blmi	215150 <__assert_fail@plt+0x213f48>
    2928:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    292c:	blls	5c99c <__assert_fail@plt+0x5b794>
    2930:	qaddle	r4, sl, r5
    2934:	ldcllt	0, cr11, [r0, #12]!
    2938:			; <UNDEFINED> instruction: 0xe7f34638
    293c:			; <UNDEFINED> instruction: 0xe7f14618
    2940:	bl	1540940 <__assert_fail@plt+0x153f738>
    2944:	ldrdeq	r1, [r1], -r8
    2948:	andeq	r0, r0, r0, lsl r1
    294c:	muleq	r1, r8, r5
    2950:	blmi	6151b4 <__assert_fail@plt+0x613fac>
    2954:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2958:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    295c:	strmi	r4, [lr], -r4, lsl #12
    2960:	ldmdavs	fp, {r8, r9, sl, sp}
    2964:			; <UNDEFINED> instruction: 0xf04f9301
    2968:			; <UNDEFINED> instruction: 0xf7fe0300
    296c:	ldrtmi	lr, [sl], -sl, asr #23
    2970:	strmi	r4, [r5], -r9, ror #12
    2974:	eorvs	r4, pc, r0, lsr #12
    2978:	bl	feac0978 <__assert_fail@plt+0xfeabf770>
    297c:	orrslt	r7, fp, r3, lsr #16
    2980:	ldmdavc	fp, {r8, r9, fp, ip, pc}
    2984:	stmdavs	sl!, {r0, r1, r4, r5, r6, r8, fp, ip, sp, pc}
    2988:	andle	r2, sp, r2, lsr #20
    298c:	andcs	r6, r1, r0, lsr r0
    2990:	blmi	2151bc <__assert_fail@plt+0x213fb4>
    2994:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2998:	blls	5ca08 <__assert_fail@plt+0x5b800>
    299c:	qaddle	r4, sl, r5
    29a0:	ldcllt	0, cr11, [r0, #12]!
    29a4:			; <UNDEFINED> instruction: 0xe7f34638
    29a8:			; <UNDEFINED> instruction: 0xe7f14618
    29ac:	bl	7c09ac <__assert_fail@plt+0x7bf7a4>
    29b0:	andeq	r1, r1, ip, ror #10
    29b4:	andeq	r0, r0, r0, lsl r1
    29b8:	andeq	r1, r1, ip, lsr #10
    29bc:	mvnsmi	lr, #737280	; 0xb4000
    29c0:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    29c4:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    29c8:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    29cc:	b	fe7c09cc <__assert_fail@plt+0xfe7bf7c4>
    29d0:	blne	1d93bcc <__assert_fail@plt+0x1d929c4>
    29d4:	strhle	r1, [sl], -r6
    29d8:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    29dc:	svccc	0x0004f855
    29e0:	strbmi	r3, [sl], -r1, lsl #8
    29e4:	ldrtmi	r4, [r8], -r1, asr #12
    29e8:	adcmi	r4, r6, #152, 14	; 0x2600000
    29ec:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    29f0:	svclt	0x000083f8
    29f4:	andeq	r1, r1, sl, ror #6
    29f8:	andeq	r1, r1, r0, ror #6
    29fc:	svclt	0x00004770

Disassembly of section .fini:

00002a00 <.fini>:
    2a00:	push	{r3, lr}
    2a04:	pop	{r3, pc}
