{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589479071532 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589479071546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 14 11:57:51 2020 " "Processing started: Thu May 14 11:57:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589479071546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589479071546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Laboratorio_3 -c Laboratorio_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Laboratorio_3 -c Laboratorio_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589479071546 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1589479072585 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1589479072585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_N " "Found entity 1: and_N" {  } { { "and_N.sv" "" { Text "C:/Proyectos_Quartus/Lab3/and_N.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589479089979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589479089979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_N " "Found entity 1: or_N" {  } { { "or_N.sv" "" { Text "C:/Proyectos_Quartus/Lab3/or_N.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589479089983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589479089983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_N " "Found entity 1: xor_N" {  } { { "xor_N.sv" "" { Text "C:/Proyectos_Quartus/Lab3/xor_N.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589479089985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589479089985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nota_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file nota_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 notA_N " "Found entity 1: notA_N" {  } { { "notA_N.sv" "" { Text "C:/Proyectos_Quartus/Lab3/notA_N.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589479089989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589479089989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 logic_unit " "Found entity 1: logic_unit" {  } { { "logic_unit.sv" "" { Text "C:/Proyectos_Quartus/Lab3/logic_unit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589479089993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589479089993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_n_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_n_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_N_TestBench " "Found entity 1: and_N_TestBench" {  } { { "and_N_TestBench.sv" "" { Text "C:/Proyectos_Quartus/Lab3/and_N_TestBench.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589479089997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589479089997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_n_-testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_n_-testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_N_TestBench " "Found entity 1: or_N_TestBench" {  } { { "or_N_-TestBench.sv" "" { Text "C:/Proyectos_Quartus/Lab3/or_N_-TestBench.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589479090000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589479090000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_n_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_n_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_N_TestBench " "Found entity 1: xor_N_TestBench" {  } { { "xor_N_TestBench.sv" "" { Text "C:/Proyectos_Quartus/Lab3/xor_N_TestBench.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589479090004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589479090004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nota_n_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file nota_n_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 notA_N_TestBench " "Found entity 1: notA_N_TestBench" {  } { { "notA_N_TestBench.sv" "" { Text "C:/Proyectos_Quartus/Lab3/notA_N_TestBench.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589479090009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589479090009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flagzero_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file flagzero_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flagZero_logic " "Found entity 1: flagZero_logic" {  } { { "flagZero_logic.sv" "" { Text "C:/Proyectos_Quartus/Lab3/flagZero_logic.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589479090013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589479090013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flagzero_logic_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file flagzero_logic_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flagZero_logic_TestBench " "Found entity 1: flagZero_logic_TestBench" {  } { { "flagZero_logic_TestBench.sv" "" { Text "C:/Proyectos_Quartus/Lab3/flagZero_logic_TestBench.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589479090017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589479090017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file flag_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_unit " "Found entity 1: flag_unit" {  } { { "flag_unit.sv" "" { Text "C:/Proyectos_Quartus/Lab3/flag_unit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589479090022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589479090022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file nor_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nor_2 " "Found entity 1: nor_2" {  } { { "nor_2.sv" "" { Text "C:/Proyectos_Quartus/Lab3/nor_2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589479090026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589479090026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_2 " "Found entity 1: xor_2" {  } { { "xor_2.sv" "" { Text "C:/Proyectos_Quartus/Lab3/xor_2.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589479090030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589479090030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xnor_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file xnor_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xnor_2 " "Found entity 1: xnor_2" {  } { { "xnor_2.sv" "" { Text "C:/Proyectos_Quartus/Lab3/xnor_2.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589479090035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589479090035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and__3.sv 1 1 " "Found 1 design units, including 1 entities, in source file and__3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_3 " "Found entity 1: and_3" {  } { { "and__3.sv" "" { Text "C:/Proyectos_Quartus/Lab3/and__3.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589479090040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589479090040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flagv_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file flagv_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flagV_logic " "Found entity 1: flagV_logic" {  } { { "flagV_logic.sv" "" { Text "C:/Proyectos_Quartus/Lab3/flagV_logic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589479090044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589479090044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flagv_logic_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file flagv_logic_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flagV_logic_TestBench " "Found entity 1: flagV_logic_TestBench" {  } { { "flagV_logic_TestBench.sv" "" { Text "C:/Proyectos_Quartus/Lab3/flagV_logic_TestBench.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589479090049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589479090049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flagvb_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file flagvb_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flagVB_logic " "Found entity 1: flagVB_logic" {  } { { "flagVB_logic.sv" "" { Text "C:/Proyectos_Quartus/Lab3/flagVB_logic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589479090055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589479090055 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "J xnor_2.sv(7) " "Verilog HDL Implicit Net warning at xnor_2.sv(7): created implicit net for \"J\"" {  } { { "xnor_2.sv" "" { Text "C:/Proyectos_Quartus/Lab3/xnor_2.sv" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589479090056 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "flag_unit " "Elaborating entity \"flag_unit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1589479090125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flagZero_logic flagZero_logic:FZL " "Elaborating entity \"flagZero_logic\" for hierarchy \"flagZero_logic:FZL\"" {  } { { "flag_unit.sv" "FZL" { Text "C:/Proyectos_Quartus/Lab3/flag_unit.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589479090138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flagZero_logic_TestBench flagZero_logic_TestBench:FZLTB " "Elaborating entity \"flagZero_logic_TestBench\" for hierarchy \"flagZero_logic_TestBench:FZLTB\"" {  } { { "flag_unit.sv" "FZLTB" { Text "C:/Proyectos_Quartus/Lab3/flag_unit.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589479090140 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 flagZero_logic_TestBench.sv(17) " "Verilog HDL assignment warning at flagZero_logic_TestBench.sv(17): truncated value with size 32 to match size of target (2)" {  } { { "flagZero_logic_TestBench.sv" "" { Text "C:/Proyectos_Quartus/Lab3/flagZero_logic_TestBench.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589479090141 "|flag_unit|flagZero_logic_TestBench:FZLTB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 flagZero_logic_TestBench.sv(18) " "Verilog HDL assignment warning at flagZero_logic_TestBench.sv(18): truncated value with size 32 to match size of target (2)" {  } { { "flagZero_logic_TestBench.sv" "" { Text "C:/Proyectos_Quartus/Lab3/flagZero_logic_TestBench.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589479090141 "|flag_unit|flagZero_logic_TestBench:FZLTB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flagVB_logic flagVB_logic:FVBL " "Elaborating entity \"flagVB_logic\" for hierarchy \"flagVB_logic:FVBL\"" {  } { { "flag_unit.sv" "FVBL" { Text "C:/Proyectos_Quartus/Lab3/flag_unit.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589479090142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flagV_logic_TestBench flagV_logic_TestBench:FVLTB " "Elaborating entity \"flagV_logic_TestBench\" for hierarchy \"flagV_logic_TestBench:FVLTB\"" {  } { { "flag_unit.sv" "FVLTB" { Text "C:/Proyectos_Quartus/Lab3/flag_unit.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589479090144 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1589479090898 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1589479091424 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589479091424 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1589479091477 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1589479091477 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1589479091477 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1589479091477 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589479091506 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 14 11:58:11 2020 " "Processing ended: Thu May 14 11:58:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589479091506 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589479091506 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589479091506 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589479091506 ""}
