// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
// Date        : Thu Nov 27 06:52:30 2025
// Host        : DESKTOP-GU4IL4Q running 64-bit major release  (build 9200)
// Command     : write_verilog -mode pin_planning -force -port_diff_buffers E:/xilinx_vivado/project_3/io_1.v
// Design      : ios
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7z010clg400-1
// --------------------------------------------------------------------------------
module ios(sw, led, clk);
  inout [3:0] sw;
  inout [3:0] led;
  input clk;

  // internal wires associated with differential buffers


  // differential buffers


endmodule
