
================================================================================
Timing constraint: Autotimespec constraint for clock net seq_frc_wr_clk
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10926 paths analyzed, 4410 endpoints analyzed, 197 failing endpoints
 197 timing errors detected. (197 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.719ns.
--------------------------------------------------------------------------------
Slack:                  -0.776 (requirement - (data path - clock path skew + uncertainty))
  Source:               sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf (RAM)
  Destination:          sequencer/app_af_addr_3 (FF)
  Requirement:          3.943
  Data Path Delay:      4.456 (Levels of Logic = 3)
  Clock Path Skew:      -0.173ns (1.514 - 1.687)
  Source Clock:         seq_frc_wr_clk rising at 0.000ns
  Destination Clock:    seq_frc_wr_clk rising at 3.943ns
  Clock Uncertainty:    0.090

  Clock Uncertainty:          0.090  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.166ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf to sequencer/app_af_addr_3
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y9.ALMOSTFULL Trcko_AFULL           1.020   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
                                                         sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
    SLICE_X42Y80.C5        net (fanout=3)        1.809   sequencer/app_wdf_afull
    SLICE_X42Y80.C         Tilo                  0.094   sequencer/N69
                                                         sequencer/app_af_addr_mux0000<10>21
    SLICE_X46Y89.A6        net (fanout=21)       0.982   sequencer/N69
    SLICE_X46Y89.A         Tilo                  0.094   sequencer/app_af_addr<11>
                                                         sequencer/app_af_addr_mux0000<10>31
    SLICE_X47Y89.B6        net (fanout=19)       0.430   sequencer/N73
    SLICE_X47Y89.CLK       Tas                   0.027   sequencer/app_af_addr<5>
                                                         sequencer/app_af_addr_mux0000<3>1
                                                         sequencer/app_af_addr_3
    ---------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.772 (requirement - (data path - clock path skew + uncertainty))
  Source:               sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf (RAM)
  Destination:          sequencer/app_af_addr_14 (FF)
  Requirement:          3.943
  Data Path Delay:      4.444 (Levels of Logic = 3)
  Clock Path Skew:      -0.181ns (1.506 - 1.687)
  Source Clock:         seq_frc_wr_clk rising at 0.000ns
  Destination Clock:    seq_frc_wr_clk rising at 3.943ns
  Clock Uncertainty:    0.090

  Clock Uncertainty:          0.090  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.166ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf to sequencer/app_af_addr_14
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y9.ALMOSTFULL Trcko_AFULL           1.020   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
                                                         sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
    SLICE_X42Y80.C5        net (fanout=3)        1.809   sequencer/app_wdf_afull
    SLICE_X42Y80.C         Tilo                  0.094   sequencer/N69
                                                         sequencer/app_af_addr_mux0000<10>21
    SLICE_X46Y89.A6        net (fanout=21)       0.982   sequencer/N69
    SLICE_X46Y89.A         Tilo                  0.094   sequencer/app_af_addr<11>
                                                         sequencer/app_af_addr_mux0000<10>31
    SLICE_X45Y89.C6        net (fanout=19)       0.416   sequencer/N73
    SLICE_X45Y89.CLK       Tas                   0.029   sequencer/app_af_addr<15>
                                                         sequencer/app_af_addr_mux0000<14>1
                                                         sequencer/app_af_addr_14
    ---------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.766 (requirement - (data path - clock path skew + uncertainty))
  Source:               sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf (RAM)
  Destination:          sequencer/app_af_addr_15 (FF)
  Requirement:          3.943
  Data Path Delay:      4.438 (Levels of Logic = 3)
  Clock Path Skew:      -0.181ns (1.506 - 1.687)
  Source Clock:         seq_frc_wr_clk rising at 0.000ns
  Destination Clock:    seq_frc_wr_clk rising at 3.943ns
  Clock Uncertainty:    0.090

  Clock Uncertainty:          0.090  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.166ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf to sequencer/app_af_addr_15
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y9.ALMOSTFULL Trcko_AFULL           1.020   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
                                                         sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
    SLICE_X42Y80.C5        net (fanout=3)        1.809   sequencer/app_wdf_afull
    SLICE_X42Y80.C         Tilo                  0.094   sequencer/N69
                                                         sequencer/app_af_addr_mux0000<10>21
    SLICE_X46Y89.A6        net (fanout=21)       0.982   sequencer/N69
    SLICE_X46Y89.A         Tilo                  0.094   sequencer/app_af_addr<11>
                                                         sequencer/app_af_addr_mux0000<10>31
    SLICE_X45Y89.D6        net (fanout=19)       0.411   sequencer/N73
    SLICE_X45Y89.CLK       Tas                   0.028   sequencer/app_af_addr<15>
                                                         sequencer/app_af_addr_mux0000<15>1
                                                         sequencer/app_af_addr_15
    ---------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.756 (requirement - (data path - clock path skew + uncertainty))
  Source:               sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf (RAM)
  Destination:          sequencer/app_af_addr_13 (FF)
  Requirement:          3.943
  Data Path Delay:      4.428 (Levels of Logic = 3)
  Clock Path Skew:      -0.181ns (1.506 - 1.687)
  Source Clock:         seq_frc_wr_clk rising at 0.000ns
  Destination Clock:    seq_frc_wr_clk rising at 3.943ns
  Clock Uncertainty:    0.090

  Clock Uncertainty:          0.090  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.166ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf to sequencer/app_af_addr_13
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y9.ALMOSTFULL Trcko_AFULL           1.020   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
                                                         sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
    SLICE_X42Y80.C5        net (fanout=3)        1.809   sequencer/app_wdf_afull
    SLICE_X42Y80.C         Tilo                  0.094   sequencer/N69
                                                         sequencer/app_af_addr_mux0000<10>21
    SLICE_X46Y89.A6        net (fanout=21)       0.982   sequencer/N69
    SLICE_X46Y89.A         Tilo                  0.094   sequencer/app_af_addr<11>
                                                         sequencer/app_af_addr_mux0000<10>31
    SLICE_X45Y89.B6        net (fanout=19)       0.402   sequencer/N73
    SLICE_X45Y89.CLK       Tas                   0.027   sequencer/app_af_addr<15>
                                                         sequencer/app_af_addr_mux0000<13>1
                                                         sequencer/app_af_addr_13
    ---------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.752 (requirement - (data path - clock path skew + uncertainty))
  Source:               sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf (RAM)
  Destination:          sequencer/app_af_addr_12 (FF)
  Requirement:          3.943
  Data Path Delay:      4.424 (Levels of Logic = 3)
  Clock Path Skew:      -0.181ns (1.506 - 1.687)
  Source Clock:         seq_frc_wr_clk rising at 0.000ns
  Destination Clock:    seq_frc_wr_clk rising at 3.943ns
  Clock Uncertainty:    0.090

  Clock Uncertainty:          0.090  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.166ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf to sequencer/app_af_addr_12
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y9.ALMOSTFULL Trcko_AFULL           1.020   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
                                                         sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
    SLICE_X42Y80.C5        net (fanout=3)        1.809   sequencer/app_wdf_afull
    SLICE_X42Y80.C         Tilo                  0.094   sequencer/N69
                                                         sequencer/app_af_addr_mux0000<10>21
    SLICE_X46Y89.A6        net (fanout=21)       0.982   sequencer/N69
    SLICE_X46Y89.A         Tilo                  0.094   sequencer/app_af_addr<11>
                                                         sequencer/app_af_addr_mux0000<10>31
    SLICE_X45Y89.A6        net (fanout=19)       0.399   sequencer/N73
    SLICE_X45Y89.CLK       Tas                   0.026   sequencer/app_af_addr<15>
                                                         sequencer/app_af_addr_mux0000<12>1
                                                         sequencer/app_af_addr_12
    ---------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.744 (requirement - (data path - clock path skew + uncertainty))
  Source:               sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf (RAM)
  Destination:          sequencer/app_af_addr_4 (FF)
  Requirement:          3.943
  Data Path Delay:      4.424 (Levels of Logic = 3)
  Clock Path Skew:      -0.173ns (1.514 - 1.687)
  Source Clock:         seq_frc_wr_clk rising at 0.000ns
  Destination Clock:    seq_frc_wr_clk rising at 3.943ns
  Clock Uncertainty:    0.090

  Clock Uncertainty:          0.090  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.166ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf to sequencer/app_af_addr_4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y9.ALMOSTFULL Trcko_AFULL           1.020   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
                                                         sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
    SLICE_X42Y80.C5        net (fanout=3)        1.809   sequencer/app_wdf_afull
    SLICE_X42Y80.C         Tilo                  0.094   sequencer/N69
                                                         sequencer/app_af_addr_mux0000<10>21
    SLICE_X46Y89.A6        net (fanout=21)       0.982   sequencer/N69
    SLICE_X46Y89.A         Tilo                  0.094   sequencer/app_af_addr<11>
                                                         sequencer/app_af_addr_mux0000<10>31
    SLICE_X47Y89.C6        net (fanout=19)       0.396   sequencer/N73
    SLICE_X47Y89.CLK       Tas                   0.029   sequencer/app_af_addr<5>
                                                         sequencer/app_af_addr_mux0000<4>1
                                                         sequencer/app_af_addr_4
    ---------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.738 (requirement - (data path - clock path skew + uncertainty))
  Source:               sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf (RAM)
  Destination:          sequencer/app_af_addr_5 (FF)
  Requirement:          3.943
  Data Path Delay:      4.418 (Levels of Logic = 3)
  Clock Path Skew:      -0.173ns (1.514 - 1.687)
  Source Clock:         seq_frc_wr_clk rising at 0.000ns
  Destination Clock:    seq_frc_wr_clk rising at 3.943ns
  Clock Uncertainty:    0.090

  Clock Uncertainty:          0.090  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.166ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf to sequencer/app_af_addr_5
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y9.ALMOSTFULL Trcko_AFULL           1.020   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
                                                         sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
    SLICE_X42Y80.C5        net (fanout=3)        1.809   sequencer/app_wdf_afull
    SLICE_X42Y80.C         Tilo                  0.094   sequencer/N69
                                                         sequencer/app_af_addr_mux0000<10>21
    SLICE_X46Y89.A6        net (fanout=21)       0.982   sequencer/N69
    SLICE_X46Y89.A         Tilo                  0.094   sequencer/app_af_addr<11>
                                                         sequencer/app_af_addr_mux0000<10>31
    SLICE_X47Y89.D6        net (fanout=19)       0.391   sequencer/N73
    SLICE_X47Y89.CLK       Tas                   0.028   sequencer/app_af_addr<5>
                                                         sequencer/app_af_addr_mux0000<5>1
                                                         sequencer/app_af_addr_5
    ---------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.737 (requirement - (data path - clock path skew + uncertainty))
  Source:               sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf (RAM)
  Destination:          sequencer/app_af_addr_18 (FF)
  Requirement:          3.943
  Data Path Delay:      4.415 (Levels of Logic = 3)
  Clock Path Skew:      -0.175ns (1.512 - 1.687)
  Source Clock:         seq_frc_wr_clk rising at 0.000ns
  Destination Clock:    seq_frc_wr_clk rising at 3.943ns
  Clock Uncertainty:    0.090

  Clock Uncertainty:          0.090  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.166ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf to sequencer/app_af_addr_18
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y9.ALMOSTFULL Trcko_AFULL           1.020   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
                                                         sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
    SLICE_X42Y80.C5        net (fanout=3)        1.809   sequencer/app_wdf_afull
    SLICE_X42Y80.C         Tilo                  0.094   sequencer/N69
                                                         sequencer/app_af_addr_mux0000<10>21
    SLICE_X46Y89.A6        net (fanout=21)       0.982   sequencer/N69
    SLICE_X46Y89.A         Tilo                  0.094   sequencer/app_af_addr<11>
                                                         sequencer/app_af_addr_mux0000<10>31
    SLICE_X45Y88.C6        net (fanout=19)       0.387   sequencer/N73
    SLICE_X45Y88.CLK       Tas                   0.029   sequencer/app_af_addr<19>
                                                         sequencer/app_af_addr_mux0000<18>1
                                                         sequencer/app_af_addr_18
    ---------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.731 (requirement - (data path - clock path skew + uncertainty))
  Source:               sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf (RAM)
  Destination:          sequencer/app_af_addr_19 (FF)
  Requirement:          3.943
  Data Path Delay:      4.409 (Levels of Logic = 3)
  Clock Path Skew:      -0.175ns (1.512 - 1.687)
  Source Clock:         seq_frc_wr_clk rising at 0.000ns
  Destination Clock:    seq_frc_wr_clk rising at 3.943ns
  Clock Uncertainty:    0.090

  Clock Uncertainty:          0.090  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.166ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf to sequencer/app_af_addr_19
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y9.ALMOSTFULL Trcko_AFULL           1.020   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
                                                         sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
    SLICE_X42Y80.C5        net (fanout=3)        1.809   sequencer/app_wdf_afull
    SLICE_X42Y80.C         Tilo                  0.094   sequencer/N69
                                                         sequencer/app_af_addr_mux0000<10>21
    SLICE_X46Y89.A6        net (fanout=21)       0.982   sequencer/N69
    SLICE_X46Y89.A         Tilo                  0.094   sequencer/app_af_addr<11>
                                                         sequencer/app_af_addr_mux0000<10>31
    SLICE_X45Y88.D6        net (fanout=19)       0.382   sequencer/N73
    SLICE_X45Y88.CLK       Tas                   0.028   sequencer/app_af_addr<19>
                                                         sequencer/app_af_addr_mux0000<19>1
                                                         sequencer/app_af_addr_19
    ---------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.731 (requirement - (data path - clock path skew + uncertainty))
  Source:               sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf (RAM)
  Destination:          sequencer/app_af_addr_8 (FF)
  Requirement:          3.943
  Data Path Delay:      4.417 (Levels of Logic = 3)
  Clock Path Skew:      -0.167ns (1.520 - 1.687)
  Source Clock:         seq_frc_wr_clk rising at 0.000ns
  Destination Clock:    seq_frc_wr_clk rising at 3.943ns
  Clock Uncertainty:    0.090

  Clock Uncertainty:          0.090  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.166ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf to sequencer/app_af_addr_8
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y9.ALMOSTFULL Trcko_AFULL           1.020   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
                                                         sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
    SLICE_X42Y80.C5        net (fanout=3)        1.809   sequencer/app_wdf_afull
    SLICE_X42Y80.C         Tilo                  0.094   sequencer/N69
                                                         sequencer/app_af_addr_mux0000<10>21
    SLICE_X46Y89.A6        net (fanout=21)       0.982   sequencer/N69
    SLICE_X46Y89.A         Tilo                  0.094   sequencer/app_af_addr<11>
                                                         sequencer/app_af_addr_mux0000<10>31
    SLICE_X47Y88.C6        net (fanout=19)       0.389   sequencer/N73
    SLICE_X47Y88.CLK       Tas                   0.029   sequencer/app_af_addr<8>
                                                         sequencer/app_af_addr_mux0000<8>1
                                                         sequencer/app_af_addr_8
    ---------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Autotimespec constraint for clock net 
sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.029ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Autotimespec constraint for clock net sequencer/clk_125_90
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 637 paths analyzed, 624 endpoints analyzed, 29 failing endpoints
 29 timing errors detected. (29 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.205ns.
--------------------------------------------------------------------------------
Slack:                  -0.195 (requirement - (data path - clock path skew + uncertainty))
  Source:               sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf (RAM)
  Destination:          sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_85 (FF)
  Requirement:          4.010
  Data Path Delay:      4.083 (Levels of Logic = 1)
  Clock Path Skew:      -0.032ns (1.620 - 1.652)
  Source Clock:         sequencer/clk_125_90 rising at 0.000ns
  Destination Clock:    sequencer/clk_125_90 rising at 4.010ns
  Clock Uncertainty:    0.090

  Clock Uncertainty:          0.090  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.166ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf to sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_85
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y9.DOBDOU6  Trcko_DO              0.922   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[0].u_wdf
    SLICE_X4Y22.B3       net (fanout=1)        3.158   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/wdf_data<85>
    SLICE_X4Y22.CLK      Tas                   0.003   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<87>
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<85>11
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_85
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.172 (requirement - (data path - clock path skew + uncertainty))
  Source:               sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (FF)
  Destination:          sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_18 (FF)
  Requirement:          4.010
  Data Path Delay:      4.099 (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (1.643 - 1.636)
  Source Clock:         sequencer/clk_125_90 rising at 0.000ns
  Destination Clock:    sequencer/clk_125_90 rising at 4.010ns
  Clock Uncertainty:    0.090

  Clock Uncertainty:          0.090  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.166ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 to sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y62.AQ      Tcko                  0.450   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<0>
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1
    SLICE_X6Y61.B6       net (fanout=1)        0.588   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
    SLICE_X6Y61.B        Tilo                  0.094   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_0_ren_3
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X6Y22.SR       net (fanout=16)       2.420   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X6Y22.CLK      Tsrck                 0.547   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<19>
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_18
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.172 (requirement - (data path - clock path skew + uncertainty))
  Source:               sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (FF)
  Destination:          sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_17 (FF)
  Requirement:          4.010
  Data Path Delay:      4.099 (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (1.643 - 1.636)
  Source Clock:         sequencer/clk_125_90 rising at 0.000ns
  Destination Clock:    sequencer/clk_125_90 rising at 4.010ns
  Clock Uncertainty:    0.090

  Clock Uncertainty:          0.090  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.166ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 to sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y62.AQ      Tcko                  0.450   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<0>
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1
    SLICE_X6Y61.B6       net (fanout=1)        0.588   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
    SLICE_X6Y61.B        Tilo                  0.094   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_0_ren_3
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X6Y22.SR       net (fanout=16)       2.420   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X6Y22.CLK      Tsrck                 0.547   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<19>
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_17
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.172 (requirement - (data path - clock path skew + uncertainty))
  Source:               sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (FF)
  Destination:          sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_19 (FF)
  Requirement:          4.010
  Data Path Delay:      4.099 (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (1.643 - 1.636)
  Source Clock:         sequencer/clk_125_90 rising at 0.000ns
  Destination Clock:    sequencer/clk_125_90 rising at 4.010ns
  Clock Uncertainty:    0.090

  Clock Uncertainty:          0.090  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.166ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 to sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y62.AQ      Tcko                  0.450   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<0>
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1
    SLICE_X6Y61.B6       net (fanout=1)        0.588   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
    SLICE_X6Y61.B        Tilo                  0.094   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_0_ren_3
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X6Y22.SR       net (fanout=16)       2.420   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X6Y22.CLK      Tsrck                 0.547   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<19>
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_19
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.157 (requirement - (data path - clock path skew + uncertainty))
  Source:               sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1 (FF)
  Destination:          sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_67 (FF)
  Requirement:          4.010
  Data Path Delay:      4.052 (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (1.611 - 1.636)
  Source Clock:         sequencer/clk_125_90 rising at 0.000ns
  Destination Clock:    sequencer/clk_125_90 rising at 4.010ns
  Clock Uncertainty:    0.090

  Clock Uncertainty:          0.090  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.166ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1 to sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_67
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y62.CQ      Tcko                  0.450   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<0>
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1
    SLICE_X5Y61.C6       net (fanout=1)        0.704   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<1>
    SLICE_X5Y61.C        Tilo                  0.094   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X4Y25.SR       net (fanout=16)       2.257   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
    SLICE_X4Y25.CLK      Tsrck                 0.547   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<67>
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_67
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.157 (requirement - (data path - clock path skew + uncertainty))
  Source:               sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1 (FF)
  Destination:          sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_75 (FF)
  Requirement:          4.010
  Data Path Delay:      4.052 (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (1.611 - 1.636)
  Source Clock:         sequencer/clk_125_90 rising at 0.000ns
  Destination Clock:    sequencer/clk_125_90 rising at 4.010ns
  Clock Uncertainty:    0.090

  Clock Uncertainty:          0.090  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.166ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1 to sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_75
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y62.CQ      Tcko                  0.450   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<0>
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1
    SLICE_X5Y61.C6       net (fanout=1)        0.704   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<1>
    SLICE_X5Y61.C        Tilo                  0.094   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X5Y25.SR       net (fanout=16)       2.257   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
    SLICE_X5Y25.CLK      Tsrck                 0.547   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<75>
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_75
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.157 (requirement - (data path - clock path skew + uncertainty))
  Source:               sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1 (FF)
  Destination:          sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_74 (FF)
  Requirement:          4.010
  Data Path Delay:      4.052 (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (1.611 - 1.636)
  Source Clock:         sequencer/clk_125_90 rising at 0.000ns
  Destination Clock:    sequencer/clk_125_90 rising at 4.010ns
  Clock Uncertainty:    0.090

  Clock Uncertainty:          0.090  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.166ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1 to sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_74
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y62.CQ      Tcko                  0.450   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<0>
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1
    SLICE_X5Y61.C6       net (fanout=1)        0.704   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<1>
    SLICE_X5Y61.C        Tilo                  0.094   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X5Y25.SR       net (fanout=16)       2.257   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
    SLICE_X5Y25.CLK      Tsrck                 0.547   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<75>
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_74
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.155 (requirement - (data path - clock path skew + uncertainty))
  Source:               sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1 (FF)
  Destination:          sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_73 (FF)
  Requirement:          4.010
  Data Path Delay:      4.050 (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (1.611 - 1.636)
  Source Clock:         sequencer/clk_125_90 rising at 0.000ns
  Destination Clock:    sequencer/clk_125_90 rising at 4.010ns
  Clock Uncertainty:    0.090

  Clock Uncertainty:          0.090  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.166ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1 to sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_73
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y62.CQ      Tcko                  0.450   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<0>
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1
    SLICE_X5Y61.C6       net (fanout=1)        0.704   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<1>
    SLICE_X5Y61.C        Tilo                  0.094   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X5Y25.SR       net (fanout=16)       2.257   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
    SLICE_X5Y25.CLK      Tsrck                 0.545   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<75>
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_73
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.154 (requirement - (data path - clock path skew + uncertainty))
  Source:               sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1 (FF)
  Destination:          sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_66 (FF)
  Requirement:          4.010
  Data Path Delay:      4.049 (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (1.611 - 1.636)
  Source Clock:         sequencer/clk_125_90 rising at 0.000ns
  Destination Clock:    sequencer/clk_125_90 rising at 4.010ns
  Clock Uncertainty:    0.090

  Clock Uncertainty:          0.090  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.166ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1 to sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_66
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y62.CQ      Tcko                  0.450   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<0>
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1
    SLICE_X5Y61.C6       net (fanout=1)        0.704   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<1>
    SLICE_X5Y61.C        Tilo                  0.094   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X4Y25.SR       net (fanout=16)       2.257   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
    SLICE_X4Y25.CLK      Tsrck                 0.544   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<67>
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_66
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.151 (requirement - (data path - clock path skew + uncertainty))
  Source:               sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1 (FF)
  Destination:          sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_65 (FF)
  Requirement:          4.010
  Data Path Delay:      4.046 (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (1.611 - 1.636)
  Source Clock:         sequencer/clk_125_90 rising at 0.000ns
  Destination Clock:    sequencer/clk_125_90 rising at 4.010ns
  Clock Uncertainty:    0.090

  Clock Uncertainty:          0.090  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.166ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1 to sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_65
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y62.CQ      Tcko                  0.450   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<0>
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_1
    SLICE_X5Y61.C6       net (fanout=1)        0.704   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<1>
    SLICE_X5Y61.C        Tilo                  0.094   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X4Y25.SR       net (fanout=16)       2.257   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01
    SLICE_X4Y25.CLK      Tsrck                 0.541   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<67>
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_65
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Autotimespec constraint for clock net 
sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.551ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Autotimespec constraint for clock net 
sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.025ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Autotimespec constraint for clock net 
sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.921ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Autotimespec constraint for clock net 
sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.273ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Autotimespec constraint for clock net 
sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.775ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Autotimespec constraint for clock net 
sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.669ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Autotimespec constraint for clock net 
sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.641ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Autotimespec constraint for clock net VGA_IN_DATA_CLK_BUFGP
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3286 paths analyzed, 359 endpoints analyzed, 13 failing endpoints
 13 timing errors detected. (13 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.886ns.
--------------------------------------------------------------------------------
Slack:                  -0.139 (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_input/y_counter_6 (FF)
  Destination:          vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          5.747
  Data Path Delay:      5.726 (Levels of Logic = 4)
  Clock Path Skew:      -0.125ns (1.559 - 1.684)
  Source Clock:         VGA_IN_DATA_CLK_BUFGP rising at 0.000ns
  Destination Clock:    VGA_IN_DATA_CLK_BUFGP rising at 5.747ns
  Clock Uncertainty:    0.035

  Clock Uncertainty:          0.035  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: vga_input/y_counter_6 to vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X46Y39.CQ         Tcko                  0.450   vga_input/y_counter<7>
                                                          vga_input/y_counter_6
    SLICE_X47Y39.B2         net (fanout=3)        0.608   vga_input/y_counter<6>
    SLICE_X47Y39.B          Tilo                  0.094   vga_input/seq_wr_en181
                                                          vga_input/seq_wr_en181
    SLICE_X47Y40.A2         net (fanout=1)        0.918   vga_input/seq_wr_en181
    SLICE_X47Y40.A          Tilo                  0.094   vga_input/seq_wr_en208
                                                          vga_input/seq_wr_en239_SW0
    SLICE_X43Y61.C6         net (fanout=1)        1.322   N473
    SLICE_X43Y61.C          Tilo                  0.094   sequencer/last_sync_duration<5>
                                                          vga_input/seq_wr_en239
    SLICE_X43Y61.B5         net (fanout=3)        0.374   vga_seq_wr_en
    SLICE_X43Y61.B          Tilo                  0.094   sequencer/last_sync_duration<5>
                                                          vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X1Y10.WEAL0      net (fanout=48)       1.054   vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X1Y10.CLKARDCLKL Trcck_WEA             0.624   vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.139 (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_input/y_counter_6 (FF)
  Destination:          vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_7 (FF)
  Requirement:          5.747
  Data Path Delay:      5.642 (Levels of Logic = 4)
  Clock Path Skew:      -0.209ns (1.475 - 1.684)
  Source Clock:         VGA_IN_DATA_CLK_BUFGP rising at 0.000ns
  Destination Clock:    VGA_IN_DATA_CLK_BUFGP rising at 5.747ns
  Clock Uncertainty:    0.035

  Clock Uncertainty:          0.035  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: vga_input/y_counter_6 to vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y39.CQ      Tcko                  0.450   vga_input/y_counter<7>
                                                       vga_input/y_counter_6
    SLICE_X47Y39.B2      net (fanout=3)        0.608   vga_input/y_counter<6>
    SLICE_X47Y39.B       Tilo                  0.094   vga_input/seq_wr_en181
                                                       vga_input/seq_wr_en181
    SLICE_X47Y40.A2      net (fanout=1)        0.918   vga_input/seq_wr_en181
    SLICE_X47Y40.A       Tilo                  0.094   vga_input/seq_wr_en208
                                                       vga_input/seq_wr_en239_SW0
    SLICE_X43Y61.C6      net (fanout=1)        1.322   N473
    SLICE_X43Y61.C       Tilo                  0.094   sequencer/last_sync_duration<5>
                                                       vga_input/seq_wr_en239
    SLICE_X43Y61.B5      net (fanout=3)        0.374   vga_seq_wr_en
    SLICE_X43Y61.B       Tilo                  0.094   sequencer/last_sync_duration<5>
                                                       vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X49Y53.CE      net (fanout=48)       1.365   vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X49Y53.CLK     Tceck                 0.229   vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<4>
                                                       vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_7
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.139 (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_input/y_counter_6 (FF)
  Destination:          vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_5 (FF)
  Requirement:          5.747
  Data Path Delay:      5.642 (Levels of Logic = 4)
  Clock Path Skew:      -0.209ns (1.475 - 1.684)
  Source Clock:         VGA_IN_DATA_CLK_BUFGP rising at 0.000ns
  Destination Clock:    VGA_IN_DATA_CLK_BUFGP rising at 5.747ns
  Clock Uncertainty:    0.035

  Clock Uncertainty:          0.035  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: vga_input/y_counter_6 to vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y39.CQ      Tcko                  0.450   vga_input/y_counter<7>
                                                       vga_input/y_counter_6
    SLICE_X47Y39.B2      net (fanout=3)        0.608   vga_input/y_counter<6>
    SLICE_X47Y39.B       Tilo                  0.094   vga_input/seq_wr_en181
                                                       vga_input/seq_wr_en181
    SLICE_X47Y40.A2      net (fanout=1)        0.918   vga_input/seq_wr_en181
    SLICE_X47Y40.A       Tilo                  0.094   vga_input/seq_wr_en208
                                                       vga_input/seq_wr_en239_SW0
    SLICE_X43Y61.C6      net (fanout=1)        1.322   N473
    SLICE_X43Y61.C       Tilo                  0.094   sequencer/last_sync_duration<5>
                                                       vga_input/seq_wr_en239
    SLICE_X43Y61.B5      net (fanout=3)        0.374   vga_seq_wr_en
    SLICE_X43Y61.B       Tilo                  0.094   sequencer/last_sync_duration<5>
                                                       vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X49Y53.CE      net (fanout=48)       1.365   vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X49Y53.CLK     Tceck                 0.229   vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<4>
                                                       vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_5
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.139 (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_input/y_counter_6 (FF)
  Destination:          vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_6 (FF)
  Requirement:          5.747
  Data Path Delay:      5.642 (Levels of Logic = 4)
  Clock Path Skew:      -0.209ns (1.475 - 1.684)
  Source Clock:         VGA_IN_DATA_CLK_BUFGP rising at 0.000ns
  Destination Clock:    VGA_IN_DATA_CLK_BUFGP rising at 5.747ns
  Clock Uncertainty:    0.035

  Clock Uncertainty:          0.035  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: vga_input/y_counter_6 to vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y39.CQ      Tcko                  0.450   vga_input/y_counter<7>
                                                       vga_input/y_counter_6
    SLICE_X47Y39.B2      net (fanout=3)        0.608   vga_input/y_counter<6>
    SLICE_X47Y39.B       Tilo                  0.094   vga_input/seq_wr_en181
                                                       vga_input/seq_wr_en181
    SLICE_X47Y40.A2      net (fanout=1)        0.918   vga_input/seq_wr_en181
    SLICE_X47Y40.A       Tilo                  0.094   vga_input/seq_wr_en208
                                                       vga_input/seq_wr_en239_SW0
    SLICE_X43Y61.C6      net (fanout=1)        1.322   N473
    SLICE_X43Y61.C       Tilo                  0.094   sequencer/last_sync_duration<5>
                                                       vga_input/seq_wr_en239
    SLICE_X43Y61.B5      net (fanout=3)        0.374   vga_seq_wr_en
    SLICE_X43Y61.B       Tilo                  0.094   sequencer/last_sync_duration<5>
                                                       vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X49Y53.CE      net (fanout=48)       1.365   vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X49Y53.CLK     Tceck                 0.229   vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<4>
                                                       vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_6
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.139 (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_input/y_counter_6 (FF)
  Destination:          vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_4 (FF)
  Requirement:          5.747
  Data Path Delay:      5.642 (Levels of Logic = 4)
  Clock Path Skew:      -0.209ns (1.475 - 1.684)
  Source Clock:         VGA_IN_DATA_CLK_BUFGP rising at 0.000ns
  Destination Clock:    VGA_IN_DATA_CLK_BUFGP rising at 5.747ns
  Clock Uncertainty:    0.035

  Clock Uncertainty:          0.035  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: vga_input/y_counter_6 to vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y39.CQ      Tcko                  0.450   vga_input/y_counter<7>
                                                       vga_input/y_counter_6
    SLICE_X47Y39.B2      net (fanout=3)        0.608   vga_input/y_counter<6>
    SLICE_X47Y39.B       Tilo                  0.094   vga_input/seq_wr_en181
                                                       vga_input/seq_wr_en181
    SLICE_X47Y40.A2      net (fanout=1)        0.918   vga_input/seq_wr_en181
    SLICE_X47Y40.A       Tilo                  0.094   vga_input/seq_wr_en208
                                                       vga_input/seq_wr_en239_SW0
    SLICE_X43Y61.C6      net (fanout=1)        1.322   N473
    SLICE_X43Y61.C       Tilo                  0.094   sequencer/last_sync_duration<5>
                                                       vga_input/seq_wr_en239
    SLICE_X43Y61.B5      net (fanout=3)        0.374   vga_seq_wr_en
    SLICE_X43Y61.B       Tilo                  0.094   sequencer/last_sync_duration<5>
                                                       vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X49Y53.CE      net (fanout=48)       1.365   vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X49Y53.CLK     Tceck                 0.229   vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<4>
                                                       vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_4
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.139 (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_input/y_counter_6 (FF)
  Destination:          vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          5.747
  Data Path Delay:      5.726 (Levels of Logic = 4)
  Clock Path Skew:      -0.125ns (1.559 - 1.684)
  Source Clock:         VGA_IN_DATA_CLK_BUFGP rising at 0.000ns
  Destination Clock:    VGA_IN_DATA_CLK_BUFGP rising at 5.747ns
  Clock Uncertainty:    0.035

  Clock Uncertainty:          0.035  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: vga_input/y_counter_6 to vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X46Y39.CQ         Tcko                  0.450   vga_input/y_counter<7>
                                                          vga_input/y_counter_6
    SLICE_X47Y39.B2         net (fanout=3)        0.608   vga_input/y_counter<6>
    SLICE_X47Y39.B          Tilo                  0.094   vga_input/seq_wr_en181
                                                          vga_input/seq_wr_en181
    SLICE_X47Y40.A2         net (fanout=1)        0.918   vga_input/seq_wr_en181
    SLICE_X47Y40.A          Tilo                  0.094   vga_input/seq_wr_en208
                                                          vga_input/seq_wr_en239_SW0
    SLICE_X43Y61.C6         net (fanout=1)        1.322   N473
    SLICE_X43Y61.C          Tilo                  0.094   sequencer/last_sync_duration<5>
                                                          vga_input/seq_wr_en239
    SLICE_X43Y61.B5         net (fanout=3)        0.374   vga_seq_wr_en
    SLICE_X43Y61.B          Tilo                  0.094   sequencer/last_sync_duration<5>
                                                          vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X1Y10.WEAL1      net (fanout=48)       1.054   vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X1Y10.CLKARDCLKL Trcck_WEA             0.624   vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.136 (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_input/y_counter_6 (FF)
  Destination:          vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_4 (FF)
  Requirement:          5.747
  Data Path Delay:      5.639 (Levels of Logic = 4)
  Clock Path Skew:      -0.209ns (1.475 - 1.684)
  Source Clock:         VGA_IN_DATA_CLK_BUFGP rising at 0.000ns
  Destination Clock:    VGA_IN_DATA_CLK_BUFGP rising at 5.747ns
  Clock Uncertainty:    0.035

  Clock Uncertainty:          0.035  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: vga_input/y_counter_6 to vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y39.CQ      Tcko                  0.450   vga_input/y_counter<7>
                                                       vga_input/y_counter_6
    SLICE_X47Y39.B2      net (fanout=3)        0.608   vga_input/y_counter<6>
    SLICE_X47Y39.B       Tilo                  0.094   vga_input/seq_wr_en181
                                                       vga_input/seq_wr_en181
    SLICE_X47Y40.A2      net (fanout=1)        0.918   vga_input/seq_wr_en181
    SLICE_X47Y40.A       Tilo                  0.094   vga_input/seq_wr_en208
                                                       vga_input/seq_wr_en239_SW0
    SLICE_X43Y61.C6      net (fanout=1)        1.322   N473
    SLICE_X43Y61.C       Tilo                  0.094   sequencer/last_sync_duration<5>
                                                       vga_input/seq_wr_en239
    SLICE_X43Y61.B5      net (fanout=3)        0.374   vga_seq_wr_en
    SLICE_X43Y61.B       Tilo                  0.094   sequencer/last_sync_duration<5>
                                                       vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X48Y53.CE      net (fanout=48)       1.365   vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X48Y53.CLK     Tceck                 0.226   vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count<7>
                                                       vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_4
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.136 (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_input/y_counter_6 (FF)
  Destination:          vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_7 (FF)
  Requirement:          5.747
  Data Path Delay:      5.639 (Levels of Logic = 4)
  Clock Path Skew:      -0.209ns (1.475 - 1.684)
  Source Clock:         VGA_IN_DATA_CLK_BUFGP rising at 0.000ns
  Destination Clock:    VGA_IN_DATA_CLK_BUFGP rising at 5.747ns
  Clock Uncertainty:    0.035

  Clock Uncertainty:          0.035  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: vga_input/y_counter_6 to vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y39.CQ      Tcko                  0.450   vga_input/y_counter<7>
                                                       vga_input/y_counter_6
    SLICE_X47Y39.B2      net (fanout=3)        0.608   vga_input/y_counter<6>
    SLICE_X47Y39.B       Tilo                  0.094   vga_input/seq_wr_en181
                                                       vga_input/seq_wr_en181
    SLICE_X47Y40.A2      net (fanout=1)        0.918   vga_input/seq_wr_en181
    SLICE_X47Y40.A       Tilo                  0.094   vga_input/seq_wr_en208
                                                       vga_input/seq_wr_en239_SW0
    SLICE_X43Y61.C6      net (fanout=1)        1.322   N473
    SLICE_X43Y61.C       Tilo                  0.094   sequencer/last_sync_duration<5>
                                                       vga_input/seq_wr_en239
    SLICE_X43Y61.B5      net (fanout=3)        0.374   vga_seq_wr_en
    SLICE_X43Y61.B       Tilo                  0.094   sequencer/last_sync_duration<5>
                                                       vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X48Y53.CE      net (fanout=48)       1.365   vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X48Y53.CLK     Tceck                 0.226   vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count<7>
                                                       vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_7
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.136 (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_input/y_counter_6 (FF)
  Destination:          vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_5 (FF)
  Requirement:          5.747
  Data Path Delay:      5.639 (Levels of Logic = 4)
  Clock Path Skew:      -0.209ns (1.475 - 1.684)
  Source Clock:         VGA_IN_DATA_CLK_BUFGP rising at 0.000ns
  Destination Clock:    VGA_IN_DATA_CLK_BUFGP rising at 5.747ns
  Clock Uncertainty:    0.035

  Clock Uncertainty:          0.035  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: vga_input/y_counter_6 to vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y39.CQ      Tcko                  0.450   vga_input/y_counter<7>
                                                       vga_input/y_counter_6
    SLICE_X47Y39.B2      net (fanout=3)        0.608   vga_input/y_counter<6>
    SLICE_X47Y39.B       Tilo                  0.094   vga_input/seq_wr_en181
                                                       vga_input/seq_wr_en181
    SLICE_X47Y40.A2      net (fanout=1)        0.918   vga_input/seq_wr_en181
    SLICE_X47Y40.A       Tilo                  0.094   vga_input/seq_wr_en208
                                                       vga_input/seq_wr_en239_SW0
    SLICE_X43Y61.C6      net (fanout=1)        1.322   N473
    SLICE_X43Y61.C       Tilo                  0.094   sequencer/last_sync_duration<5>
                                                       vga_input/seq_wr_en239
    SLICE_X43Y61.B5      net (fanout=3)        0.374   vga_seq_wr_en
    SLICE_X43Y61.B       Tilo                  0.094   sequencer/last_sync_duration<5>
                                                       vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X48Y53.CE      net (fanout=48)       1.365   vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X48Y53.CLK     Tceck                 0.226   vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count<7>
                                                       vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_5
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.136 (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_input/y_counter_6 (FF)
  Destination:          vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_6 (FF)
  Requirement:          5.747
  Data Path Delay:      5.639 (Levels of Logic = 4)
  Clock Path Skew:      -0.209ns (1.475 - 1.684)
  Source Clock:         VGA_IN_DATA_CLK_BUFGP rising at 0.000ns
  Destination Clock:    VGA_IN_DATA_CLK_BUFGP rising at 5.747ns
  Clock Uncertainty:    0.035

  Clock Uncertainty:          0.035  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: vga_input/y_counter_6 to vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y39.CQ      Tcko                  0.450   vga_input/y_counter<7>
                                                       vga_input/y_counter_6
    SLICE_X47Y39.B2      net (fanout=3)        0.608   vga_input/y_counter<6>
    SLICE_X47Y39.B       Tilo                  0.094   vga_input/seq_wr_en181
                                                       vga_input/seq_wr_en181
    SLICE_X47Y40.A2      net (fanout=1)        0.918   vga_input/seq_wr_en181
    SLICE_X47Y40.A       Tilo                  0.094   vga_input/seq_wr_en208
                                                       vga_input/seq_wr_en239_SW0
    SLICE_X43Y61.C6      net (fanout=1)        1.322   N473
    SLICE_X43Y61.C       Tilo                  0.094   sequencer/last_sync_duration<5>
                                                       vga_input/seq_wr_en239
    SLICE_X43Y61.B5      net (fanout=3)        0.374   vga_seq_wr_en
    SLICE_X43Y61.B       Tilo                  0.094   sequencer/last_sync_duration<5>
                                                       vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X48Y53.CE      net (fanout=48)       1.365   vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X48Y53.CLK     Tceck                 0.226   vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count<7>
                                                       vga_seq_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_6
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Autotimespec constraint for clock net lcdc/fifo_clk
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 229 paths analyzed, 136 endpoints analyzed, 2 failing endpoints
 2 timing errors detected. (2 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.083ns.
--------------------------------------------------------------------------------
Slack:                  -0.487 (requirement - (data path - clock path skew + uncertainty))
  Source:               frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8 (FF)
  Destination:          frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (FF)
  Requirement:          2.596
  Data Path Delay:      2.887 (Levels of Logic = 2)
  Clock Path Skew:      -0.161ns (1.530 - 1.691)
  Source Clock:         lcdc/fifo_clk rising at 0.000ns
  Destination Clock:    lcdc/fifo_clk rising at 2.596ns
  Clock Uncertainty:    0.035

  Clock Uncertainty:          0.035  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8 to frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y16.BQ      Tcko                  0.450   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<10>
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8
    SLICE_X36Y16.A1      net (fanout=4)        1.078   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<8>
    SLICE_X36Y16.A       Tilo                  0.094   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_or000049
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_or0000243
    SLICE_X37Y16.A1      net (fanout=1)        0.841   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_or0000243
    SLICE_X37Y16.A       Tilo                  0.094   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_or0000325
    SLICE_X33Y15.DX      net (fanout=2)        0.328   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_or0000
    SLICE_X33Y15.CLK     Tdick                 0.002   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.480 (requirement - (data path - clock path skew + uncertainty))
  Source:               frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8 (FF)
  Destination:          frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (FF)
  Requirement:          2.596
  Data Path Delay:      2.880 (Levels of Logic = 2)
  Clock Path Skew:      -0.161ns (1.530 - 1.691)
  Source Clock:         lcdc/fifo_clk rising at 0.000ns
  Destination Clock:    lcdc/fifo_clk rising at 2.596ns
  Clock Uncertainty:    0.035

  Clock Uncertainty:          0.035  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8 to frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y16.BQ      Tcko                  0.450   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<10>
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8
    SLICE_X36Y16.A1      net (fanout=4)        1.078   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<8>
    SLICE_X36Y16.A       Tilo                  0.094   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_or000049
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_or0000243
    SLICE_X37Y16.A1      net (fanout=1)        0.841   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_or0000243
    SLICE_X37Y16.A       Tilo                  0.094   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_or0000325
    SLICE_X32Y15.DX      net (fanout=2)        0.328   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_or0000
    SLICE_X32Y15.CLK     Tdick                -0.005   GPIO_LED_6_OBUF
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.170 (requirement - (data path - clock path skew + uncertainty))
  Source:               frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3 (FF)
  Destination:          frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (FF)
  Requirement:          2.596
  Data Path Delay:      2.597 (Levels of Logic = 2)
  Clock Path Skew:      -0.134ns (1.530 - 1.664)
  Source Clock:         lcdc/fifo_clk rising at 0.000ns
  Destination Clock:    lcdc/fifo_clk rising at 2.596ns
  Clock Uncertainty:    0.035

  Clock Uncertainty:          0.035  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3 to frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y16.CQ      Tcko                  0.450   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<5>
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3
    SLICE_X36Y16.A2      net (fanout=2)        0.788   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<3>
    SLICE_X36Y16.A       Tilo                  0.094   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_or000049
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_or0000243
    SLICE_X37Y16.A1      net (fanout=1)        0.841   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_or0000243
    SLICE_X37Y16.A       Tilo                  0.094   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_or0000325
    SLICE_X33Y15.DX      net (fanout=2)        0.328   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_or0000
    SLICE_X33Y15.CLK     Tdick                 0.002   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.163 (requirement - (data path - clock path skew + uncertainty))
  Source:               frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3 (FF)
  Destination:          frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (FF)
  Requirement:          2.596
  Data Path Delay:      2.590 (Levels of Logic = 2)
  Clock Path Skew:      -0.134ns (1.530 - 1.664)
  Source Clock:         lcdc/fifo_clk rising at 0.000ns
  Destination Clock:    lcdc/fifo_clk rising at 2.596ns
  Clock Uncertainty:    0.035

  Clock Uncertainty:          0.035  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3 to frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y16.CQ      Tcko                  0.450   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<5>
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3
    SLICE_X36Y16.A2      net (fanout=2)        0.788   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<3>
    SLICE_X36Y16.A       Tilo                  0.094   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_or000049
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_or0000243
    SLICE_X37Y16.A1      net (fanout=1)        0.841   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_or0000243
    SLICE_X37Y16.A       Tilo                  0.094   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_or0000325
    SLICE_X32Y15.DX      net (fanout=2)        0.328   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_or0000
    SLICE_X32Y15.CLK     Tdick                -0.005   GPIO_LED_6_OBUF
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.122 (requirement - (data path - clock path skew + uncertainty))
  Source:               frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4 (FF)
  Destination:          frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (FF)
  Requirement:          2.596
  Data Path Delay:      2.549 (Levels of Logic = 2)
  Clock Path Skew:      -0.134ns (1.530 - 1.664)
  Source Clock:         lcdc/fifo_clk rising at 0.000ns
  Destination Clock:    lcdc/fifo_clk rising at 2.596ns
  Clock Uncertainty:    0.035

  Clock Uncertainty:          0.035  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4 to frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y16.AQ      Tcko                  0.450   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<5>
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4
    SLICE_X37Y16.C1      net (fanout=2)        0.844   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<4>
    SLICE_X37Y16.C       Tilo                  0.094   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_or0000197
    SLICE_X37Y16.A2      net (fanout=1)        0.737   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_or0000197
    SLICE_X37Y16.A       Tilo                  0.094   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_or0000325
    SLICE_X33Y15.DX      net (fanout=2)        0.328   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_or0000
    SLICE_X33Y15.CLK     Tdick                 0.002   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.115 (requirement - (data path - clock path skew + uncertainty))
  Source:               frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4 (FF)
  Destination:          frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (FF)
  Requirement:          2.596
  Data Path Delay:      2.542 (Levels of Logic = 2)
  Clock Path Skew:      -0.134ns (1.530 - 1.664)
  Source Clock:         lcdc/fifo_clk rising at 0.000ns
  Destination Clock:    lcdc/fifo_clk rising at 2.596ns
  Clock Uncertainty:    0.035

  Clock Uncertainty:          0.035  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4 to frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y16.AQ      Tcko                  0.450   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<5>
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4
    SLICE_X37Y16.C1      net (fanout=2)        0.844   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<4>
    SLICE_X37Y16.C       Tilo                  0.094   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_or0000197
    SLICE_X37Y16.A2      net (fanout=1)        0.737   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_or0000197
    SLICE_X37Y16.A       Tilo                  0.094   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_or0000325
    SLICE_X32Y15.DX      net (fanout=2)        0.328   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_or0000
    SLICE_X32Y15.CLK     Tdick                -0.005   GPIO_LED_6_OBUF
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.077 (requirement - (data path - clock path skew + uncertainty))
  Source:               frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_5 (FF)
  Destination:          frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (FF)
  Requirement:          2.596
  Data Path Delay:      2.485 (Levels of Logic = 2)
  Clock Path Skew:      -0.153ns (1.530 - 1.683)
  Source Clock:         lcdc/fifo_clk rising at 0.000ns
  Destination Clock:    lcdc/fifo_clk rising at 2.596ns
  Clock Uncertainty:    0.035

  Clock Uncertainty:          0.035  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_5 to frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y17.BQ      Tcko                  0.450   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count<7>
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_5
    SLICE_X37Y16.C2      net (fanout=4)        0.780   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count<5>
    SLICE_X37Y16.C       Tilo                  0.094   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_or0000197
    SLICE_X37Y16.A2      net (fanout=1)        0.737   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_or0000197
    SLICE_X37Y16.A       Tilo                  0.094   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_or0000325
    SLICE_X33Y15.DX      net (fanout=2)        0.328   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_or0000
    SLICE_X33Y15.CLK     Tdick                 0.002   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.070 (requirement - (data path - clock path skew + uncertainty))
  Source:               frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_5 (FF)
  Destination:          frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (FF)
  Requirement:          2.596
  Data Path Delay:      2.478 (Levels of Logic = 2)
  Clock Path Skew:      -0.153ns (1.530 - 1.683)
  Source Clock:         lcdc/fifo_clk rising at 0.000ns
  Destination Clock:    lcdc/fifo_clk rising at 2.596ns
  Clock Uncertainty:    0.035

  Clock Uncertainty:          0.035  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_5 to frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y17.BQ      Tcko                  0.450   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count<7>
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_5
    SLICE_X37Y16.C2      net (fanout=4)        0.780   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count<5>
    SLICE_X37Y16.C       Tilo                  0.094   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_or0000197
    SLICE_X37Y16.A2      net (fanout=1)        0.737   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_or0000197
    SLICE_X37Y16.A       Tilo                  0.094   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_or0000325
    SLICE_X32Y15.DX      net (fanout=2)        0.328   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_or0000
    SLICE_X32Y15.CLK     Tdick                -0.005   GPIO_LED_6_OBUF
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.029 (requirement - (data path - clock path skew + uncertainty))
  Source:               frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_4 (FF)
  Destination:          frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (FF)
  Requirement:          2.596
  Data Path Delay:      2.437 (Levels of Logic = 2)
  Clock Path Skew:      -0.153ns (1.530 - 1.683)
  Source Clock:         lcdc/fifo_clk rising at 0.000ns
  Destination Clock:    lcdc/fifo_clk rising at 2.596ns
  Clock Uncertainty:    0.035

  Clock Uncertainty:          0.035  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_4 to frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y17.AQ      Tcko                  0.450   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count<7>
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_4
    SLICE_X36Y16.A3      net (fanout=3)        0.628   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count<4>
    SLICE_X36Y16.A       Tilo                  0.094   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_or000049
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_or0000243
    SLICE_X37Y16.A1      net (fanout=1)        0.841   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_or0000243
    SLICE_X37Y16.A       Tilo                  0.094   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_or0000325
    SLICE_X33Y15.DX      net (fanout=2)        0.328   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_or0000
    SLICE_X33Y15.CLK     Tdick                 0.002   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.022 (requirement - (data path - clock path skew + uncertainty))
  Source:               frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_4 (FF)
  Destination:          frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (FF)
  Requirement:          2.596
  Data Path Delay:      2.430 (Levels of Logic = 2)
  Clock Path Skew:      -0.153ns (1.530 - 1.683)
  Source Clock:         lcdc/fifo_clk rising at 0.000ns
  Destination Clock:    lcdc/fifo_clk rising at 2.596ns
  Clock Uncertainty:    0.035

  Clock Uncertainty:          0.035  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_4 to frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y17.AQ      Tcko                  0.450   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count<7>
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_4
    SLICE_X36Y16.A3      net (fanout=3)        0.628   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count<4>
    SLICE_X36Y16.A       Tilo                  0.094   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_or000049
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_or0000243
    SLICE_X37Y16.A1      net (fanout=1)        0.841   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_or0000243
    SLICE_X37Y16.A       Tilo                  0.094   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_or0000325
    SLICE_X32Y15.DX      net (fanout=2)        0.328   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_or0000
    SLICE_X32Y15.CLK     Tdick                -0.005   GPIO_LED_6_OBUF
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Autotimespec constraint for clock net clk_110
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1472 paths analyzed, 685 endpoints analyzed, 17 failing endpoints
 17 timing errors detected. (17 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.681ns.
--------------------------------------------------------------------------------
Slack:                  -0.429 (requirement - (data path - clock path skew + uncertainty))
  Source:               frc/lcd_wr_en (FF)
  Destination:          frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_11 (FF)
  Requirement:          2.411
  Data Path Delay:      2.679 (Levels of Logic = 4)
  Clock Path Skew:      -0.069ns (1.591 - 1.660)
  Source Clock:         clk_110 rising at 0.000ns
  Destination Clock:    clk_110 falling at 2.411ns
  Clock Uncertainty:    0.092

  Clock Uncertainty:          0.092  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: frc/lcd_wr_en to frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y19.BQ      Tcko                  0.471   frc/lcd_wr_en
                                                       frc/lcd_wr_en
    SLICE_X43Y19.C5      net (fanout=2)        0.534   frc/lcd_wr_en
    SLICE_X43Y19.C       Tilo                  0.094   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X45Y14.AX      net (fanout=25)       0.853   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X45Y14.COUT    Taxcy                 0.439   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<7>
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<3>
    SLICE_X45Y15.CIN     net (fanout=1)        0.000   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<3>
    SLICE_X45Y15.COUT    Tbyp                  0.104   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<7>
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<7>
    SLICE_X45Y16.CIN     net (fanout=1)        0.000   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<7>
    SLICE_X45Y16.CLK     Tcinck                0.184   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<11>
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor<11>
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_11
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.370 (requirement - (data path - clock path skew + uncertainty))
  Source:               frc/lcd_wr_en (FF)
  Destination:          frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_9 (FF)
  Requirement:          2.411
  Data Path Delay:      2.620 (Levels of Logic = 4)
  Clock Path Skew:      -0.069ns (1.591 - 1.660)
  Source Clock:         clk_110 rising at 0.000ns
  Destination Clock:    clk_110 falling at 2.411ns
  Clock Uncertainty:    0.092

  Clock Uncertainty:          0.092  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: frc/lcd_wr_en to frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y19.BQ      Tcko                  0.471   frc/lcd_wr_en
                                                       frc/lcd_wr_en
    SLICE_X43Y19.C5      net (fanout=2)        0.534   frc/lcd_wr_en
    SLICE_X43Y19.C       Tilo                  0.094   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X45Y14.AX      net (fanout=25)       0.853   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X45Y14.COUT    Taxcy                 0.439   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<7>
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<3>
    SLICE_X45Y15.CIN     net (fanout=1)        0.000   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<3>
    SLICE_X45Y15.COUT    Tbyp                  0.104   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<7>
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<7>
    SLICE_X45Y16.CIN     net (fanout=1)        0.000   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<7>
    SLICE_X45Y16.CLK     Tcinck                0.125   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<11>
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor<11>
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_9
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.356 (requirement - (data path - clock path skew + uncertainty))
  Source:               frc/lcd_wr_en (FF)
  Destination:          frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_10 (FF)
  Requirement:          2.411
  Data Path Delay:      2.606 (Levels of Logic = 4)
  Clock Path Skew:      -0.069ns (1.591 - 1.660)
  Source Clock:         clk_110 rising at 0.000ns
  Destination Clock:    clk_110 falling at 2.411ns
  Clock Uncertainty:    0.092

  Clock Uncertainty:          0.092  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: frc/lcd_wr_en to frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y19.BQ      Tcko                  0.471   frc/lcd_wr_en
                                                       frc/lcd_wr_en
    SLICE_X43Y19.C5      net (fanout=2)        0.534   frc/lcd_wr_en
    SLICE_X43Y19.C       Tilo                  0.094   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X45Y14.AX      net (fanout=25)       0.853   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X45Y14.COUT    Taxcy                 0.439   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<7>
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<3>
    SLICE_X45Y15.CIN     net (fanout=1)        0.000   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<3>
    SLICE_X45Y15.COUT    Tbyp                  0.104   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<7>
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<7>
    SLICE_X45Y16.CIN     net (fanout=1)        0.000   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<7>
    SLICE_X45Y16.CLK     Tcinck                0.111   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<11>
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor<11>
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_10
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.328 (requirement - (data path - clock path skew + uncertainty))
  Source:               frc/lcd_wr_en (FF)
  Destination:          frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_7 (FF)
  Requirement:          2.411
  Data Path Delay:      2.575 (Levels of Logic = 3)
  Clock Path Skew:      -0.072ns (1.588 - 1.660)
  Source Clock:         clk_110 rising at 0.000ns
  Destination Clock:    clk_110 falling at 2.411ns
  Clock Uncertainty:    0.092

  Clock Uncertainty:          0.092  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: frc/lcd_wr_en to frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y19.BQ      Tcko                  0.471   frc/lcd_wr_en
                                                       frc/lcd_wr_en
    SLICE_X43Y19.C5      net (fanout=2)        0.534   frc/lcd_wr_en
    SLICE_X43Y19.C       Tilo                  0.094   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X45Y14.AX      net (fanout=25)       0.853   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X45Y14.COUT    Taxcy                 0.439   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<7>
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<3>
    SLICE_X45Y15.CIN     net (fanout=1)        0.000   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<3>
    SLICE_X45Y15.CLK     Tcinck                0.184   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<7>
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<7>
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_7
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.301 (requirement - (data path - clock path skew + uncertainty))
  Source:               frc/lcd_wr_en (FF)
  Destination:          frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_8 (FF)
  Requirement:          2.411
  Data Path Delay:      2.551 (Levels of Logic = 4)
  Clock Path Skew:      -0.069ns (1.591 - 1.660)
  Source Clock:         clk_110 rising at 0.000ns
  Destination Clock:    clk_110 falling at 2.411ns
  Clock Uncertainty:    0.092

  Clock Uncertainty:          0.092  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: frc/lcd_wr_en to frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y19.BQ      Tcko                  0.471   frc/lcd_wr_en
                                                       frc/lcd_wr_en
    SLICE_X43Y19.C5      net (fanout=2)        0.534   frc/lcd_wr_en
    SLICE_X43Y19.C       Tilo                  0.094   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X45Y14.AX      net (fanout=25)       0.853   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X45Y14.COUT    Taxcy                 0.439   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<7>
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<3>
    SLICE_X45Y15.CIN     net (fanout=1)        0.000   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<3>
    SLICE_X45Y15.COUT    Tbyp                  0.104   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<7>
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<7>
    SLICE_X45Y16.CIN     net (fanout=1)        0.000   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<7>
    SLICE_X45Y16.CLK     Tcinck                0.056   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<11>
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor<11>
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_8
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.269 (requirement - (data path - clock path skew + uncertainty))
  Source:               frc/lcd_wr_en (FF)
  Destination:          frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_5 (FF)
  Requirement:          2.411
  Data Path Delay:      2.516 (Levels of Logic = 3)
  Clock Path Skew:      -0.072ns (1.588 - 1.660)
  Source Clock:         clk_110 rising at 0.000ns
  Destination Clock:    clk_110 falling at 2.411ns
  Clock Uncertainty:    0.092

  Clock Uncertainty:          0.092  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: frc/lcd_wr_en to frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y19.BQ      Tcko                  0.471   frc/lcd_wr_en
                                                       frc/lcd_wr_en
    SLICE_X43Y19.C5      net (fanout=2)        0.534   frc/lcd_wr_en
    SLICE_X43Y19.C       Tilo                  0.094   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X45Y14.AX      net (fanout=25)       0.853   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X45Y14.COUT    Taxcy                 0.439   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<7>
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<3>
    SLICE_X45Y15.CIN     net (fanout=1)        0.000   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<3>
    SLICE_X45Y15.CLK     Tcinck                0.125   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<7>
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<7>
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_5
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.255 (requirement - (data path - clock path skew + uncertainty))
  Source:               frc/lcd_wr_en (FF)
  Destination:          frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_6 (FF)
  Requirement:          2.411
  Data Path Delay:      2.502 (Levels of Logic = 3)
  Clock Path Skew:      -0.072ns (1.588 - 1.660)
  Source Clock:         clk_110 rising at 0.000ns
  Destination Clock:    clk_110 falling at 2.411ns
  Clock Uncertainty:    0.092

  Clock Uncertainty:          0.092  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: frc/lcd_wr_en to frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y19.BQ      Tcko                  0.471   frc/lcd_wr_en
                                                       frc/lcd_wr_en
    SLICE_X43Y19.C5      net (fanout=2)        0.534   frc/lcd_wr_en
    SLICE_X43Y19.C       Tilo                  0.094   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X45Y14.AX      net (fanout=25)       0.853   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X45Y14.COUT    Taxcy                 0.439   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<7>
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<3>
    SLICE_X45Y15.CIN     net (fanout=1)        0.000   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<3>
    SLICE_X45Y15.CLK     Tcinck                0.111   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<7>
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<7>
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_6
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.200 (requirement - (data path - clock path skew + uncertainty))
  Source:               frc/lcd_wr_en (FF)
  Destination:          frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_4 (FF)
  Requirement:          2.411
  Data Path Delay:      2.447 (Levels of Logic = 3)
  Clock Path Skew:      -0.072ns (1.588 - 1.660)
  Source Clock:         clk_110 rising at 0.000ns
  Destination Clock:    clk_110 falling at 2.411ns
  Clock Uncertainty:    0.092

  Clock Uncertainty:          0.092  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: frc/lcd_wr_en to frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y19.BQ      Tcko                  0.471   frc/lcd_wr_en
                                                       frc/lcd_wr_en
    SLICE_X43Y19.C5      net (fanout=2)        0.534   frc/lcd_wr_en
    SLICE_X43Y19.C       Tilo                  0.094   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X45Y14.AX      net (fanout=25)       0.853   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X45Y14.COUT    Taxcy                 0.439   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<7>
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<3>
    SLICE_X45Y15.CIN     net (fanout=1)        0.000   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<3>
    SLICE_X45Y15.CLK     Tcinck                0.056   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<7>
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<7>
                                                       frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_4
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.145 (requirement - (data path - clock path skew + uncertainty))
  Source:               frc/lcd_wr_en (FF)
  Destination:          frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          2.411
  Data Path Delay:      2.444 (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (1.640 - 1.660)
  Source Clock:         clk_110 rising at 0.000ns
  Destination Clock:    clk_110 falling at 2.411ns
  Clock Uncertainty:    0.092

  Clock Uncertainty:          0.092  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: frc/lcd_wr_en to frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X36Y19.BQ        Tcko                  0.471   frc/lcd_wr_en
                                                         frc/lcd_wr_en
    SLICE_X43Y19.C5        net (fanout=2)        0.534   frc/lcd_wr_en
    SLICE_X43Y19.C         Tilo                  0.094   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                         frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X1Y4.WEAL0      net (fanout=25)       0.721   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X1Y4.CLKARDCLKL Trcck_WEA             0.624   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                         frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ---------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.145 (requirement - (data path - clock path skew + uncertainty))
  Source:               frc/lcd_wr_en (FF)
  Destination:          frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          2.411
  Data Path Delay:      2.444 (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (1.640 - 1.660)
  Source Clock:         clk_110 rising at 0.000ns
  Destination Clock:    clk_110 falling at 2.411ns
  Clock Uncertainty:    0.092

  Clock Uncertainty:          0.092  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: frc/lcd_wr_en to frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X36Y19.BQ        Tcko                  0.471   frc/lcd_wr_en
                                                         frc/lcd_wr_en
    SLICE_X43Y19.C5        net (fanout=2)        0.534   frc/lcd_wr_en
    SLICE_X43Y19.C         Tilo                  0.094   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                         frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X1Y4.WEAL1      net (fanout=25)       0.721   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X1Y4.CLKARDCLKL Trcck_WEA             0.624   frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                         frc_lcdc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ---------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Autotimespec constraint for clock net sequencer/clk_62p5
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11170 paths analyzed, 3996 endpoints analyzed, 143 failing endpoints
 143 timing errors detected. (143 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.339ns.
--------------------------------------------------------------------------------
Slack:                  -0.430 (requirement - (data path - clock path skew + uncertainty))
  Source:               sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs_1 (FF)
  Destination:          sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_21 (FF)
  Requirement:          3.909
  Data Path Delay:      4.151 (Levels of Logic = 1)
  Clock Path Skew:      -0.088ns (1.603 - 1.691)
  Source Clock:         sequencer/clk_62p5 rising at 0.000ns
  Destination Clock:    sequencer/clk_62p5 rising at 3.909ns
  Clock Uncertainty:    0.100

  Clock Uncertainty:          0.100  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.186ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs_1 to sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y64.BQ       Tcko                  0.471   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dq<5>
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs_1
    SLICE_X1Y27.B1       net (fanout=59)       2.370   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs<1>
    SLICE_X1Y27.B        Tilo                  0.094   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq<22>
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_17_mux000121
    SLICE_X3Y28.DX       net (fanout=3)        0.630   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N259
    SLICE_X3Y28.CLK      Tsrck                 0.586   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq<21>
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_21
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.430 (requirement - (data path - clock path skew + uncertainty))
  Source:               sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs_1 (FF)
  Destination:          sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_19 (FF)
  Requirement:          3.909
  Data Path Delay:      4.151 (Levels of Logic = 1)
  Clock Path Skew:      -0.088ns (1.603 - 1.691)
  Source Clock:         sequencer/clk_62p5 rising at 0.000ns
  Destination Clock:    sequencer/clk_62p5 rising at 3.909ns
  Clock Uncertainty:    0.100

  Clock Uncertainty:          0.100  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.186ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs_1 to sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y64.BQ       Tcko                  0.471   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dq<5>
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs_1
    SLICE_X1Y27.B1       net (fanout=59)       2.370   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs<1>
    SLICE_X1Y27.B        Tilo                  0.094   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq<22>
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_17_mux000121
    SLICE_X3Y28.DX       net (fanout=3)        0.630   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N259
    SLICE_X3Y28.CLK      Tsrck                 0.586   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq<21>
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_19
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.429 (requirement - (data path - clock path skew + uncertainty))
  Source:               sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs_1 (FF)
  Destination:          sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_20 (FF)
  Requirement:          3.909
  Data Path Delay:      4.150 (Levels of Logic = 1)
  Clock Path Skew:      -0.088ns (1.603 - 1.691)
  Source Clock:         sequencer/clk_62p5 rising at 0.000ns
  Destination Clock:    sequencer/clk_62p5 rising at 3.909ns
  Clock Uncertainty:    0.100

  Clock Uncertainty:          0.100  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.186ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs_1 to sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y64.BQ       Tcko                  0.471   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dq<5>
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs_1
    SLICE_X1Y27.B1       net (fanout=59)       2.370   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs<1>
    SLICE_X1Y27.B        Tilo                  0.094   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq<22>
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_17_mux000121
    SLICE_X3Y28.DX       net (fanout=3)        0.630   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N259
    SLICE_X3Y28.CLK      Tsrck                 0.585   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq<21>
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_20
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.424 (requirement - (data path - clock path skew + uncertainty))
  Source:               sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs_1 (FF)
  Destination:          sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_18 (FF)
  Requirement:          3.909
  Data Path Delay:      4.145 (Levels of Logic = 1)
  Clock Path Skew:      -0.088ns (1.603 - 1.691)
  Source Clock:         sequencer/clk_62p5 rising at 0.000ns
  Destination Clock:    sequencer/clk_62p5 rising at 3.909ns
  Clock Uncertainty:    0.100

  Clock Uncertainty:          0.100  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.186ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs_1 to sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y64.BQ       Tcko                  0.471   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dq<5>
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs_1
    SLICE_X1Y27.B1       net (fanout=59)       2.370   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs<1>
    SLICE_X1Y27.B        Tilo                  0.094   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq<22>
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_17_mux000121
    SLICE_X3Y28.DX       net (fanout=3)        0.630   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N259
    SLICE_X3Y28.CLK      Tsrck                 0.580   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq<21>
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_18
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.293 (requirement - (data path - clock path skew + uncertainty))
  Source:               sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs_1 (FF)
  Destination:          sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_17 (FF)
  Requirement:          3.909
  Data Path Delay:      4.020 (Levels of Logic = 1)
  Clock Path Skew:      -0.082ns (1.609 - 1.691)
  Source Clock:         sequencer/clk_62p5 rising at 0.000ns
  Destination Clock:    sequencer/clk_62p5 rising at 3.909ns
  Clock Uncertainty:    0.100

  Clock Uncertainty:          0.100  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.186ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs_1 to sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y64.BQ       Tcko                  0.471   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dq<5>
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs_1
    SLICE_X1Y27.B1       net (fanout=59)       2.370   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs<1>
    SLICE_X1Y27.B        Tilo                  0.094   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq<22>
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_17_mux000121
    SLICE_X1Y28.DX       net (fanout=3)        0.505   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N259
    SLICE_X1Y28.CLK      Tsrck                 0.580   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq<17>
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_17
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.283 (requirement - (data path - clock path skew + uncertainty))
  Source:               sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs_1 (FF)
  Destination:          sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_14 (FF)
  Requirement:          3.909
  Data Path Delay:      4.010 (Levels of Logic = 1)
  Clock Path Skew:      -0.082ns (1.609 - 1.691)
  Source Clock:         sequencer/clk_62p5 rising at 0.000ns
  Destination Clock:    sequencer/clk_62p5 rising at 3.909ns
  Clock Uncertainty:    0.100

  Clock Uncertainty:          0.100  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.186ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs_1 to sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y64.BQ       Tcko                  0.471   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dq<5>
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs_1
    SLICE_X1Y27.B1       net (fanout=59)       2.370   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs<1>
    SLICE_X1Y27.BMUX     Tilo                  0.247   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq<22>
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_10_mux000121
    SLICE_X3Y27.DX       net (fanout=3)        0.336   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N262
    SLICE_X3Y27.CLK      Tsrck                 0.586   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq<14>
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_14
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.277 (requirement - (data path - clock path skew + uncertainty))
  Source:               sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_dlyce_dq (FF)
  Destination:          sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_21 (FF)
  Requirement:          3.909
  Data Path Delay:      3.998 (Levels of Logic = 1)
  Clock Path Skew:      -0.088ns (1.603 - 1.691)
  Source Clock:         sequencer/clk_62p5 rising at 0.000ns
  Destination Clock:    sequencer/clk_62p5 rising at 3.909ns
  Clock Uncertainty:    0.100

  Clock Uncertainty:          0.100  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.186ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_dlyce_dq to sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y64.DQ       Tcko                  0.450   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_dlyce_dq
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_dlyce_dq
    SLICE_X1Y27.B3       net (fanout=134)      2.238   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_dlyce_dq
    SLICE_X1Y27.B        Tilo                  0.094   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq<22>
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_17_mux000121
    SLICE_X3Y28.DX       net (fanout=3)        0.630   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N259
    SLICE_X3Y28.CLK      Tsrck                 0.586   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq<21>
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_21
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.277 (requirement - (data path - clock path skew + uncertainty))
  Source:               sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_dlyce_dq (FF)
  Destination:          sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_19 (FF)
  Requirement:          3.909
  Data Path Delay:      3.998 (Levels of Logic = 1)
  Clock Path Skew:      -0.088ns (1.603 - 1.691)
  Source Clock:         sequencer/clk_62p5 rising at 0.000ns
  Destination Clock:    sequencer/clk_62p5 rising at 3.909ns
  Clock Uncertainty:    0.100

  Clock Uncertainty:          0.100  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.186ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_dlyce_dq to sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y64.DQ       Tcko                  0.450   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_dlyce_dq
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_dlyce_dq
    SLICE_X1Y27.B3       net (fanout=134)      2.238   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_dlyce_dq
    SLICE_X1Y27.B        Tilo                  0.094   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq<22>
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_17_mux000121
    SLICE_X3Y28.DX       net (fanout=3)        0.630   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N259
    SLICE_X3Y28.CLK      Tsrck                 0.586   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq<21>
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_19
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.276 (requirement - (data path - clock path skew + uncertainty))
  Source:               sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_dlyce_dq (FF)
  Destination:          sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_20 (FF)
  Requirement:          3.909
  Data Path Delay:      3.997 (Levels of Logic = 1)
  Clock Path Skew:      -0.088ns (1.603 - 1.691)
  Source Clock:         sequencer/clk_62p5 rising at 0.000ns
  Destination Clock:    sequencer/clk_62p5 rising at 3.909ns
  Clock Uncertainty:    0.100

  Clock Uncertainty:          0.100  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.186ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_dlyce_dq to sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y64.DQ       Tcko                  0.450   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_dlyce_dq
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_dlyce_dq
    SLICE_X1Y27.B3       net (fanout=134)      2.238   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_dlyce_dq
    SLICE_X1Y27.B        Tilo                  0.094   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq<22>
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_17_mux000121
    SLICE_X3Y28.DX       net (fanout=3)        0.630   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N259
    SLICE_X3Y28.CLK      Tsrck                 0.585   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq<21>
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_20
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.276 (requirement - (data path - clock path skew + uncertainty))
  Source:               sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs_1 (FF)
  Destination:          sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_22 (FF)
  Requirement:          3.909
  Data Path Delay:      4.010 (Levels of Logic = 1)
  Clock Path Skew:      -0.075ns (1.616 - 1.691)
  Source Clock:         sequencer/clk_62p5 rising at 0.000ns
  Destination Clock:    sequencer/clk_62p5 rising at 3.909ns
  Clock Uncertainty:    0.100

  Clock Uncertainty:          0.100  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.186ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs_1 to sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y64.BQ       Tcko                  0.471   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dq<5>
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs_1
    SLICE_X1Y27.B1       net (fanout=59)       2.370   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_dqs<1>
    SLICE_X1Y27.B        Tilo                  0.094   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq<22>
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_17_mux000121
    SLICE_X1Y27.DX       net (fanout=3)        0.495   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N259
    SLICE_X1Y27.CLK      Tsrck                 0.580   sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq<22>
                                                       sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq_22
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------

Component Switching Limit Checks: Autotimespec constraint for clock net sequencer/clk_62p5
--------------------------------------------------------------------------------
Slack: -0.090ns (period - min period limit)
  Period: 3.909ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_idelay_dq/C
  Logical resource: sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y235.C
  Clock network: sequencer/clk_62p5
--------------------------------------------------------------------------------
Slack: -0.090ns (period - min period limit)
  Period: 3.909ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C
  Logical resource: sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C
  Location pin: IODELAY_X0Y8.C
  Clock network: sequencer/clk_62p5
--------------------------------------------------------------------------------
Slack: -0.090ns (period - min period limit)
  Period: 3.909ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_idelay_dqs/C
  Logical resource: sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_idelay_dqs/C
  Location pin: IODELAY_X0Y63.C
  Clock network: sequencer/clk_62p5
--------------------------------------------------------------------------------
Slack: -0.090ns (period - min period limit)
  Period: 3.909ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/u_idelay_dq/C
  Logical resource: sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y38.C
  Clock network: sequencer/clk_62p5
--------------------------------------------------------------------------------
Slack: -0.090ns (period - min period limit)
  Period: 3.909ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/u_idelay_dq/C
  Logical resource: sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y71.C
  Clock network: sequencer/clk_62p5
--------------------------------------------------------------------------------
Slack: -0.090ns (period - min period limit)
  Period: 3.909ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/u_idelay_dq/C
  Logical resource: sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y79.C
  Clock network: sequencer/clk_62p5
--------------------------------------------------------------------------------
Slack: -0.090ns (period - min period limit)
  Period: 3.909ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/u_idelay_dq/C
  Logical resource: sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y207.C
  Clock network: sequencer/clk_62p5
--------------------------------------------------------------------------------
Slack: -0.090ns (period - min period limit)
  Period: 3.909ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/u_idelay_dq/C
  Logical resource: sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y227.C
  Clock network: sequencer/clk_62p5
--------------------------------------------------------------------------------
Slack: -0.090ns (period - min period limit)
  Period: 3.909ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/u_idelay_dq/C
  Logical resource: sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y49.C
  Clock network: sequencer/clk_62p5
--------------------------------------------------------------------------------
Slack: -0.090ns (period - min period limit)
  Period: 3.909ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/u_idelay_dq/C
  Logical resource: sequencer/MEMCtrl/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y12.C
  Clock network: sequencer/clk_62p5
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Autotimespec constraint for clock net clk_35
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7854 paths analyzed, 1269 endpoints analyzed, 59 failing endpoints
 59 timing errors detected. (59 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.785ns.
--------------------------------------------------------------------------------
Slack:                  -0.268 (requirement - (data path - clock path skew + uncertainty))
  Source:               lcdc/v_count_7 (FF)
  Destination:          lcdc/upper_buffer_1 (FF)
  Requirement:          3.517
  Data Path Delay:      3.552 (Levels of Logic = 3)
  Clock Path Skew:      -0.125ns (1.549 - 1.674)
  Source Clock:         clk_35 rising at 0.000ns
  Destination Clock:    clk_35 rising at 3.517ns
  Clock Uncertainty:    0.108

  Clock Uncertainty:          0.108  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.205ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lcdc/v_count_7 to lcdc/upper_buffer_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y27.DQ      Tcko                  0.450   lcdc/v_count<7>
                                                       lcdc/v_count_7
    SLICE_X23Y27.C1      net (fanout=10)       0.893   lcdc/v_count<7>
    SLICE_X23Y27.C       Tilo                  0.094   N185
                                                       lcdc/v_count_not0002_inv1
    SLICE_X26Y18.D5      net (fanout=11)       0.920   lcdc/v_count_not0002_inv
    SLICE_X26Y18.D       Tilo                  0.094   lcdc/lower_buffer<23>
                                                       lcdc/upper_buffer_and00001
    SLICE_X41Y18.B6      net (fanout=48)       1.074   lcdc/upper_buffer_and0000
    SLICE_X41Y18.CLK     Tas                   0.027   lcdc/upper_buffer<3>
                                                       lcdc/upper_buffer_1_rstpot
                                                       lcdc/upper_buffer_1
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.264 (requirement - (data path - clock path skew + uncertainty))
  Source:               lcdc/v_count_7 (FF)
  Destination:          lcdc/upper_buffer_0 (FF)
  Requirement:          3.517
  Data Path Delay:      3.548 (Levels of Logic = 3)
  Clock Path Skew:      -0.125ns (1.549 - 1.674)
  Source Clock:         clk_35 rising at 0.000ns
  Destination Clock:    clk_35 rising at 3.517ns
  Clock Uncertainty:    0.108

  Clock Uncertainty:          0.108  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.205ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lcdc/v_count_7 to lcdc/upper_buffer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y27.DQ      Tcko                  0.450   lcdc/v_count<7>
                                                       lcdc/v_count_7
    SLICE_X23Y27.C1      net (fanout=10)       0.893   lcdc/v_count<7>
    SLICE_X23Y27.C       Tilo                  0.094   N185
                                                       lcdc/v_count_not0002_inv1
    SLICE_X26Y18.D5      net (fanout=11)       0.920   lcdc/v_count_not0002_inv
    SLICE_X26Y18.D       Tilo                  0.094   lcdc/lower_buffer<23>
                                                       lcdc/upper_buffer_and00001
    SLICE_X41Y18.A6      net (fanout=48)       1.071   lcdc/upper_buffer_and0000
    SLICE_X41Y18.CLK     Tas                   0.026   lcdc/upper_buffer<3>
                                                       lcdc/upper_buffer_0_rstpot
                                                       lcdc/upper_buffer_0
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.239 (requirement - (data path - clock path skew + uncertainty))
  Source:               lcdc/v_count_7 (FF)
  Destination:          lcdc/upper_buffer_21 (FF)
  Requirement:          3.517
  Data Path Delay:      3.521 (Levels of Logic = 3)
  Clock Path Skew:      -0.127ns (1.547 - 1.674)
  Source Clock:         clk_35 rising at 0.000ns
  Destination Clock:    clk_35 rising at 3.517ns
  Clock Uncertainty:    0.108

  Clock Uncertainty:          0.108  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.205ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lcdc/v_count_7 to lcdc/upper_buffer_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y27.DQ      Tcko                  0.450   lcdc/v_count<7>
                                                       lcdc/v_count_7
    SLICE_X23Y27.C1      net (fanout=10)       0.893   lcdc/v_count<7>
    SLICE_X23Y27.C       Tilo                  0.094   N185
                                                       lcdc/v_count_not0002_inv1
    SLICE_X26Y18.D5      net (fanout=11)       0.920   lcdc/v_count_not0002_inv
    SLICE_X26Y18.D       Tilo                  0.094   lcdc/lower_buffer<23>
                                                       lcdc/upper_buffer_and00001
    SLICE_X39Y19.B6      net (fanout=48)       1.043   lcdc/upper_buffer_and0000
    SLICE_X39Y19.CLK     Tas                   0.027   lcdc/upper_buffer<23>
                                                       lcdc/upper_buffer_21_rstpot
                                                       lcdc/upper_buffer_21
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.235 (requirement - (data path - clock path skew + uncertainty))
  Source:               lcdc/v_count_7 (FF)
  Destination:          lcdc/upper_buffer_20 (FF)
  Requirement:          3.517
  Data Path Delay:      3.517 (Levels of Logic = 3)
  Clock Path Skew:      -0.127ns (1.547 - 1.674)
  Source Clock:         clk_35 rising at 0.000ns
  Destination Clock:    clk_35 rising at 3.517ns
  Clock Uncertainty:    0.108

  Clock Uncertainty:          0.108  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.205ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lcdc/v_count_7 to lcdc/upper_buffer_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y27.DQ      Tcko                  0.450   lcdc/v_count<7>
                                                       lcdc/v_count_7
    SLICE_X23Y27.C1      net (fanout=10)       0.893   lcdc/v_count<7>
    SLICE_X23Y27.C       Tilo                  0.094   N185
                                                       lcdc/v_count_not0002_inv1
    SLICE_X26Y18.D5      net (fanout=11)       0.920   lcdc/v_count_not0002_inv
    SLICE_X26Y18.D       Tilo                  0.094   lcdc/lower_buffer<23>
                                                       lcdc/upper_buffer_and00001
    SLICE_X39Y19.A6      net (fanout=48)       1.040   lcdc/upper_buffer_and0000
    SLICE_X39Y19.CLK     Tas                   0.026   lcdc/upper_buffer<23>
                                                       lcdc/upper_buffer_20_rstpot
                                                       lcdc/upper_buffer_20
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.234 (requirement - (data path - clock path skew + uncertainty))
  Source:               lcdc/v_count_7 (FF)
  Destination:          lcdc/upper_buffer_2 (FF)
  Requirement:          3.517
  Data Path Delay:      3.518 (Levels of Logic = 3)
  Clock Path Skew:      -0.125ns (1.549 - 1.674)
  Source Clock:         clk_35 rising at 0.000ns
  Destination Clock:    clk_35 rising at 3.517ns
  Clock Uncertainty:    0.108

  Clock Uncertainty:          0.108  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.205ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lcdc/v_count_7 to lcdc/upper_buffer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y27.DQ      Tcko                  0.450   lcdc/v_count<7>
                                                       lcdc/v_count_7
    SLICE_X23Y27.C1      net (fanout=10)       0.893   lcdc/v_count<7>
    SLICE_X23Y27.C       Tilo                  0.094   N185
                                                       lcdc/v_count_not0002_inv1
    SLICE_X26Y18.D5      net (fanout=11)       0.920   lcdc/v_count_not0002_inv
    SLICE_X26Y18.D       Tilo                  0.094   lcdc/lower_buffer<23>
                                                       lcdc/upper_buffer_and00001
    SLICE_X41Y18.C6      net (fanout=48)       1.038   lcdc/upper_buffer_and0000
    SLICE_X41Y18.CLK     Tas                   0.029   lcdc/upper_buffer<3>
                                                       lcdc/upper_buffer_2_rstpot
                                                       lcdc/upper_buffer_2
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.228 (requirement - (data path - clock path skew + uncertainty))
  Source:               lcdc/v_count_7 (FF)
  Destination:          lcdc/upper_buffer_3 (FF)
  Requirement:          3.517
  Data Path Delay:      3.512 (Levels of Logic = 3)
  Clock Path Skew:      -0.125ns (1.549 - 1.674)
  Source Clock:         clk_35 rising at 0.000ns
  Destination Clock:    clk_35 rising at 3.517ns
  Clock Uncertainty:    0.108

  Clock Uncertainty:          0.108  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.205ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lcdc/v_count_7 to lcdc/upper_buffer_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y27.DQ      Tcko                  0.450   lcdc/v_count<7>
                                                       lcdc/v_count_7
    SLICE_X23Y27.C1      net (fanout=10)       0.893   lcdc/v_count<7>
    SLICE_X23Y27.C       Tilo                  0.094   N185
                                                       lcdc/v_count_not0002_inv1
    SLICE_X26Y18.D5      net (fanout=11)       0.920   lcdc/v_count_not0002_inv
    SLICE_X26Y18.D       Tilo                  0.094   lcdc/lower_buffer<23>
                                                       lcdc/upper_buffer_and00001
    SLICE_X41Y18.D6      net (fanout=48)       1.033   lcdc/upper_buffer_and0000
    SLICE_X41Y18.CLK     Tas                   0.028   lcdc/upper_buffer<3>
                                                       lcdc/upper_buffer_3_rstpot
                                                       lcdc/upper_buffer_3
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.226 (requirement - (data path - clock path skew + uncertainty))
  Source:               lcdc/v_count_7 (FF)
  Destination:          lcdc/upper_buffer_22 (FF)
  Requirement:          3.517
  Data Path Delay:      3.508 (Levels of Logic = 3)
  Clock Path Skew:      -0.127ns (1.547 - 1.674)
  Source Clock:         clk_35 rising at 0.000ns
  Destination Clock:    clk_35 rising at 3.517ns
  Clock Uncertainty:    0.108

  Clock Uncertainty:          0.108  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.205ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lcdc/v_count_7 to lcdc/upper_buffer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y27.DQ      Tcko                  0.450   lcdc/v_count<7>
                                                       lcdc/v_count_7
    SLICE_X23Y27.C1      net (fanout=10)       0.893   lcdc/v_count<7>
    SLICE_X23Y27.C       Tilo                  0.094   N185
                                                       lcdc/v_count_not0002_inv1
    SLICE_X26Y18.D5      net (fanout=11)       0.920   lcdc/v_count_not0002_inv
    SLICE_X26Y18.D       Tilo                  0.094   lcdc/lower_buffer<23>
                                                       lcdc/upper_buffer_and00001
    SLICE_X39Y19.C6      net (fanout=48)       1.028   lcdc/upper_buffer_and0000
    SLICE_X39Y19.CLK     Tas                   0.029   lcdc/upper_buffer<23>
                                                       lcdc/upper_buffer_22_rstpot
                                                       lcdc/upper_buffer_22
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.220 (requirement - (data path - clock path skew + uncertainty))
  Source:               lcdc/v_count_7 (FF)
  Destination:          lcdc/upper_buffer_23 (FF)
  Requirement:          3.517
  Data Path Delay:      3.502 (Levels of Logic = 3)
  Clock Path Skew:      -0.127ns (1.547 - 1.674)
  Source Clock:         clk_35 rising at 0.000ns
  Destination Clock:    clk_35 rising at 3.517ns
  Clock Uncertainty:    0.108

  Clock Uncertainty:          0.108  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.205ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lcdc/v_count_7 to lcdc/upper_buffer_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y27.DQ      Tcko                  0.450   lcdc/v_count<7>
                                                       lcdc/v_count_7
    SLICE_X23Y27.C1      net (fanout=10)       0.893   lcdc/v_count<7>
    SLICE_X23Y27.C       Tilo                  0.094   N185
                                                       lcdc/v_count_not0002_inv1
    SLICE_X26Y18.D5      net (fanout=11)       0.920   lcdc/v_count_not0002_inv
    SLICE_X26Y18.D       Tilo                  0.094   lcdc/lower_buffer<23>
                                                       lcdc/upper_buffer_and00001
    SLICE_X39Y19.D6      net (fanout=48)       1.023   lcdc/upper_buffer_and0000
    SLICE_X39Y19.CLK     Tas                   0.028   lcdc/upper_buffer<23>
                                                       lcdc/upper_buffer_23_rstpot
                                                       lcdc/upper_buffer_23
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.217 (requirement - (data path - clock path skew + uncertainty))
  Source:               lcdc/h_count_6 (FF)
  Destination:          lcdc/upper_buffer_1 (FF)
  Requirement:          3.517
  Data Path Delay:      3.522 (Levels of Logic = 4)
  Clock Path Skew:      -0.104ns (1.549 - 1.653)
  Source Clock:         clk_35 rising at 0.000ns
  Destination Clock:    clk_35 rising at 3.517ns
  Clock Uncertainty:    0.108

  Clock Uncertainty:          0.108  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.205ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lcdc/h_count_6 to lcdc/upper_buffer_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y23.AQ      Tcko                  0.450   lcdc/h_count<7>
                                                       lcdc/h_count_6
    SLICE_X26Y23.B1      net (fanout=17)       0.963   lcdc/h_count<6>
    SLICE_X26Y23.B       Tilo                  0.094   N94
                                                       lcdc/upper_buffer_and00002_SW0
    SLICE_X26Y23.A5      net (fanout=2)        0.253   N289
    SLICE_X26Y23.A       Tilo                  0.094   N94
                                                       lcdc/upper_buffer_and00002_SW1
    SLICE_X26Y18.D6      net (fanout=1)        0.473   N431
    SLICE_X26Y18.D       Tilo                  0.094   lcdc/lower_buffer<23>
                                                       lcdc/upper_buffer_and00001
    SLICE_X41Y18.B6      net (fanout=48)       1.074   lcdc/upper_buffer_and0000
    SLICE_X41Y18.CLK     Tas                   0.027   lcdc/upper_buffer<3>
                                                       lcdc/upper_buffer_1_rstpot
                                                       lcdc/upper_buffer_1
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.213 (requirement - (data path - clock path skew + uncertainty))
  Source:               lcdc/h_count_6 (FF)
  Destination:          lcdc/upper_buffer_0 (FF)
  Requirement:          3.517
  Data Path Delay:      3.518 (Levels of Logic = 4)
  Clock Path Skew:      -0.104ns (1.549 - 1.653)
  Source Clock:         clk_35 rising at 0.000ns
  Destination Clock:    clk_35 rising at 3.517ns
  Clock Uncertainty:    0.108

  Clock Uncertainty:          0.108  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.205ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: lcdc/h_count_6 to lcdc/upper_buffer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y23.AQ      Tcko                  0.450   lcdc/h_count<7>
                                                       lcdc/h_count_6
    SLICE_X26Y23.B1      net (fanout=17)       0.963   lcdc/h_count<6>
    SLICE_X26Y23.B       Tilo                  0.094   N94
                                                       lcdc/upper_buffer_and00002_SW0
    SLICE_X26Y23.A5      net (fanout=2)        0.253   N289
    SLICE_X26Y23.A       Tilo                  0.094   N94
                                                       lcdc/upper_buffer_and00002_SW1
    SLICE_X26Y18.D6      net (fanout=1)        0.473   N431
    SLICE_X26Y18.D       Tilo                  0.094   lcdc/lower_buffer<23>
                                                       lcdc/upper_buffer_and00001
    SLICE_X41Y18.A6      net (fanout=48)       1.071   lcdc/upper_buffer_and0000
    SLICE_X41Y18.CLK     Tas                   0.026   lcdc/upper_buffer<3>
                                                       lcdc/upper_buffer_0_rstpot
                                                       lcdc/upper_buffer_0
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Autotimespec constraint for clock net sequencer/clk_200
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 24 paths analyzed, 24 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.360ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Autotimespec constraint for clock net sequencer/frc_vsync
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 62 paths analyzed, 62 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.701ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: Autotimespec constraint for clock net sequencer/frc_vsync
--------------------------------------------------------------------------------
Slack: -0.518ns (period - (min low pulse limit / (low pulse / period)))
  Period: 1.183ns
  Low pulse: 0.591ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: frc/gldp_lut_upper_r/gldp_lut_sr_b_28_0/CLK
  Logical resource: frc/gldp_lut_upper_r/Mshreg_gldp_lut_sr_b_28_0/CLK
  Location pin: SLICE_X20Y43.CLK
  Clock network: sequencer/frc_vsync
--------------------------------------------------------------------------------
Slack: -0.518ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.183ns
  High pulse: 0.591ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: frc/gldp_lut_upper_r/gldp_lut_sr_b_28_0/CLK
  Logical resource: frc/gldp_lut_upper_r/Mshreg_gldp_lut_sr_b_28_0/CLK
  Location pin: SLICE_X20Y43.CLK
  Clock network: sequencer/frc_vsync
--------------------------------------------------------------------------------
Slack: -0.518ns (period - (min low pulse limit / (low pulse / period)))
  Period: 1.183ns
  Low pulse: 0.591ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: frc/gldp_lut_upper_r/gldp_lut_sr_b_2_0/CLK
  Logical resource: frc/gldp_lut_upper_r/Mshreg_gldp_lut_sr_b_3_0/CLK
  Location pin: SLICE_X20Y44.CLK
  Clock network: sequencer/frc_vsync
--------------------------------------------------------------------------------
Slack: -0.518ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.183ns
  High pulse: 0.591ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: frc/gldp_lut_upper_r/gldp_lut_sr_b_2_0/CLK
  Logical resource: frc/gldp_lut_upper_r/Mshreg_gldp_lut_sr_b_3_0/CLK
  Location pin: SLICE_X20Y44.CLK
  Clock network: sequencer/frc_vsync
--------------------------------------------------------------------------------
Slack: -0.518ns (period - (min low pulse limit / (low pulse / period)))
  Period: 1.183ns
  Low pulse: 0.591ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: frc/gldp_lut_upper_r/gldp_lut_sr_b_2_0/CLK
  Logical resource: frc/gldp_lut_upper_r/Mshreg_gldp_lut_sr_b_1_0/CLK
  Location pin: SLICE_X20Y44.CLK
  Clock network: sequencer/frc_vsync
--------------------------------------------------------------------------------
Slack: -0.518ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.183ns
  High pulse: 0.591ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: frc/gldp_lut_upper_r/gldp_lut_sr_b_2_0/CLK
  Logical resource: frc/gldp_lut_upper_r/Mshreg_gldp_lut_sr_b_1_0/CLK
  Location pin: SLICE_X20Y44.CLK
  Clock network: sequencer/frc_vsync
--------------------------------------------------------------------------------
Slack: -0.518ns (period - (min low pulse limit / (low pulse / period)))
  Period: 1.183ns
  Low pulse: 0.591ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: frc/gldp_lut_upper_r/gldp_lut_sr_b_2_0/CLK
  Logical resource: frc/gldp_lut_upper_r/Mshreg_gldp_lut_sr_b_2_0/CLK
  Location pin: SLICE_X20Y44.CLK
  Clock network: sequencer/frc_vsync
--------------------------------------------------------------------------------
Slack: -0.518ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.183ns
  High pulse: 0.591ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: frc/gldp_lut_upper_r/gldp_lut_sr_b_2_0/CLK
  Logical resource: frc/gldp_lut_upper_r/Mshreg_gldp_lut_sr_b_2_0/CLK
  Location pin: SLICE_X20Y44.CLK
  Clock network: sequencer/frc_vsync
--------------------------------------------------------------------------------
Slack: -0.518ns (period - (min low pulse limit / (low pulse / period)))
  Period: 1.183ns
  Low pulse: 0.591ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: frc/gldp_lut_upper_r/gldp_lut_sr_b_25_0/CLK
  Logical resource: frc/gldp_lut_upper_r/Mshreg_gldp_lut_sr_b_25_0/CLK
  Location pin: SLICE_X20Y45.CLK
  Clock network: sequencer/frc_vsync
--------------------------------------------------------------------------------
Slack: -0.518ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.183ns
  High pulse: 0.591ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: frc/gldp_lut_upper_r/gldp_lut_sr_b_25_0/CLK
  Logical resource: frc/gldp_lut_upper_r/Mshreg_gldp_lut_sr_b_25_0/CLK
  Location pin: SLICE_X20Y45.CLK
  Clock network: sequencer/frc_vsync
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Autotimespec constraint for clock net CLK_33MHZ_FPGA_BUFGP
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 134 paths analyzed, 52 endpoints analyzed, 3 failing endpoints
 3 timing errors detected. (3 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.469ns.
--------------------------------------------------------------------------------
Slack:                  -0.001 (requirement - (data path - clock path skew + uncertainty))
  Source:               sequencer/debounce_rst/rst_samples_3 (FF)
  Destination:          sequencer/debounce_rst/Mshreg_rst_debounce_delay_loop_96_2 (FF)
  Requirement:          3.468
  Data Path Delay:      3.306 (Levels of Logic = 2)
  Clock Path Skew:      -0.128ns (1.390 - 1.518)
  Source Clock:         CLK_33MHZ_FPGA_BUFGP rising at 0.000ns
  Destination Clock:    CLK_33MHZ_FPGA_BUFGP rising at 3.468ns
  Clock Uncertainty:    0.035

  Clock Uncertainty:          0.035  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sequencer/debounce_rst/rst_samples_3 to sequencer/debounce_rst/Mshreg_rst_debounce_delay_loop_96_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y68.DQ      Tcko                  0.450   sequencer/debounce_rst/rst_samples<3>
                                                       sequencer/debounce_rst/rst_samples_3
    SLICE_X30Y59.B1      net (fanout=2)        1.422   sequencer/debounce_rst/rst_samples<3>
    SLICE_X30Y59.B       Tilo                  0.094   sequencer/debounce_rst/rst_samples<9>
                                                       sequencer/debounce_rst/rst_debounce_delay_loop_or0000_SW0
    SLICE_X30Y59.A5      net (fanout=1)        0.245   N39
    SLICE_X30Y59.A       Tilo                  0.094   sequencer/debounce_rst/rst_samples<9>
                                                       sequencer/debounce_rst/rst_debounce_delay_loop_or0000
    SLICE_X28Y50.CE      net (fanout=2)        0.676   sequencer/debounce_rst/rst_debounce_delay_loop_or0000
    SLICE_X28Y50.CLK     Tceck                 0.325   sequencer/debounce_rst/rst_debounce_delay_loop<96>
                                                       sequencer/debounce_rst/Mshreg_rst_debounce_delay_loop_96_2
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.001 (requirement - (data path - clock path skew + uncertainty))
  Source:               sequencer/debounce_rst/rst_samples_3 (FF)
  Destination:          sequencer/debounce_rst/Mshreg_rst_debounce_delay_loop_96_0 (FF)
  Requirement:          3.468
  Data Path Delay:      3.306 (Levels of Logic = 2)
  Clock Path Skew:      -0.128ns (1.390 - 1.518)
  Source Clock:         CLK_33MHZ_FPGA_BUFGP rising at 0.000ns
  Destination Clock:    CLK_33MHZ_FPGA_BUFGP rising at 3.468ns
  Clock Uncertainty:    0.035

  Clock Uncertainty:          0.035  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sequencer/debounce_rst/rst_samples_3 to sequencer/debounce_rst/Mshreg_rst_debounce_delay_loop_96_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y68.DQ      Tcko                  0.450   sequencer/debounce_rst/rst_samples<3>
                                                       sequencer/debounce_rst/rst_samples_3
    SLICE_X30Y59.B1      net (fanout=2)        1.422   sequencer/debounce_rst/rst_samples<3>
    SLICE_X30Y59.B       Tilo                  0.094   sequencer/debounce_rst/rst_samples<9>
                                                       sequencer/debounce_rst/rst_debounce_delay_loop_or0000_SW0
    SLICE_X30Y59.A5      net (fanout=1)        0.245   N39
    SLICE_X30Y59.A       Tilo                  0.094   sequencer/debounce_rst/rst_samples<9>
                                                       sequencer/debounce_rst/rst_debounce_delay_loop_or0000
    SLICE_X28Y50.CE      net (fanout=2)        0.676   sequencer/debounce_rst/rst_debounce_delay_loop_or0000
    SLICE_X28Y50.CLK     Tceck                 0.325   sequencer/debounce_rst/rst_debounce_delay_loop<96>
                                                       sequencer/debounce_rst/Mshreg_rst_debounce_delay_loop_96_0
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------
Slack:                  -0.001 (requirement - (data path - clock path skew + uncertainty))
  Source:               sequencer/debounce_rst/rst_samples_3 (FF)
  Destination:          sequencer/debounce_rst/Mshreg_rst_debounce_delay_loop_96_1 (FF)
  Requirement:          3.468
  Data Path Delay:      3.306 (Levels of Logic = 2)
  Clock Path Skew:      -0.128ns (1.390 - 1.518)
  Source Clock:         CLK_33MHZ_FPGA_BUFGP rising at 0.000ns
  Destination Clock:    CLK_33MHZ_FPGA_BUFGP rising at 3.468ns
  Clock Uncertainty:    0.035

  Clock Uncertainty:          0.035  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sequencer/debounce_rst/rst_samples_3 to sequencer/debounce_rst/Mshreg_rst_debounce_delay_loop_96_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y68.DQ      Tcko                  0.450   sequencer/debounce_rst/rst_samples<3>
                                                       sequencer/debounce_rst/rst_samples_3
    SLICE_X30Y59.B1      net (fanout=2)        1.422   sequencer/debounce_rst/rst_samples<3>
    SLICE_X30Y59.B       Tilo                  0.094   sequencer/debounce_rst/rst_samples<9>
                                                       sequencer/debounce_rst/rst_debounce_delay_loop_or0000_SW0
    SLICE_X30Y59.A5      net (fanout=1)        0.245   N39
    SLICE_X30Y59.A       Tilo                  0.094   sequencer/debounce_rst/rst_samples<9>
                                                       sequencer/debounce_rst/rst_debounce_delay_loop_or0000
    SLICE_X28Y50.CE      net (fanout=2)        0.676   sequencer/debounce_rst/rst_debounce_delay_loop_or0000
    SLICE_X28Y50.CLK     Tceck                 0.325   sequencer/debounce_rst/rst_debounce_delay_loop<96>
                                                       sequencer/debounce_rst/Mshreg_rst_debounce_delay_loop_96_1
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Autotimespec constraint for clock net key_clk_div/o
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15 paths analyzed, 15 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.443ns.
--------------------------------------------------------------------------------
Slack:                  -0.001 (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_phase_2 (FF)
  Destination:          vga_phase_4 (FF)
  Requirement:          1.442
  Data Path Delay:      1.398 (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.467 - 0.477)
  Source Clock:         key_clk_div/o rising at 0.000ns
  Destination Clock:    key_clk_div/o rising at 1.442ns
  Clock Uncertainty:    0.035

  Clock Uncertainty:          0.035  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: vga_phase_2 to vga_phase_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y39.BQ      Tcko                  0.450   vga_phase<3>
                                                       vga_phase_2
    SLICE_X34Y39.A1      net (fanout=4)        0.922   vga_phase<2>
    SLICE_X34Y39.CLK     Tas                   0.026   vga_phase<1>
                                                       Result<4>1
                                                       vga_phase_4
    -------------------------------------------------  ---------------------------

--------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for CLK_33MHZ_FPGA_BUFGP
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|CLK_33MHZ_FPGA_BUFGP           |      3.468ns|      3.469ns|          N/A|            3|            0|          134|            0|
| sequencer/pll/CLKOUT5_BUF     |      1.040ns|          N/A|          N/A|            0|            0|            0|            0|
| sequencer/pll/CLKOUT4_BUF     |      0.578ns|          N/A|          N/A|            0|            0|            0|            0|
| sequencer/pll/CLKOUT3_BUF     |      1.850ns|          N/A|          N/A|            0|            0|            0|            0|
| sequencer/pll/CLKOUT2_BUF     |      0.925ns|          N/A|          N/A|            0|            0|            0|            0|
| sequencer/pll/CLKOUT1_BUF     |      0.925ns|          N/A|          N/A|            0|            0|            0|            0|
| sequencer/pll/CLKOUT0_BUF     |      3.237ns|          N/A|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

9 constraints not met.



