# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:05 on Oct 27,2021
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# ** Error: (vlog-13069) ./DE1_SoC.sv(17): near "assign": syntax error, unexpected assign, expecting ';' or ','.
# ** Error (suppressible): ./DE1_SoC.sv(22): (vlog-2388) 'HEX0' already declared in this scope (DE1_SoC).
# ** Error (suppressible): ./DE1_SoC.sv(22): (vlog-2388) 'HEX1' already declared in this scope (DE1_SoC).
# ** Error (suppressible): ./DE1_SoC.sv(22): (vlog-2388) 'HEX2' already declared in this scope (DE1_SoC).
# ** Error (suppressible): ./DE1_SoC.sv(22): (vlog-2388) 'HEX3' already declared in this scope (DE1_SoC).
# ** Error (suppressible): ./DE1_SoC.sv(22): (vlog-2388) 'HEX4' already declared in this scope (DE1_SoC).
# ** Error (suppressible): ./DE1_SoC.sv(22): (vlog-2388) 'HEX5' already declared in this scope (DE1_SoC).
# ** Error (suppressible): ./DE1_SoC.sv(23): (vlog-2388) 'LEDR' already declared in this scope (DE1_SoC).
# ** Error (suppressible): ./DE1_SoC.sv(24): (vlog-2388) 'KEY' already declared in this scope (DE1_SoC).
# ** Error (suppressible): ./DE1_SoC.sv(25): (vlog-2388) 'SW' already declared in this scope (DE1_SoC).
# End time: 12:51:06 on Oct 27,2021, Elapsed time: 0:00:01
# Errors: 10, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./DE1_SoC.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:26 on Oct 27,2021
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 12:55:26 on Oct 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_testbench 
# Start time: 12:55:28 on Oct 27,2021
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
add wave -position end  sim:/DE1_SoC_testbench/SW[0]
add wave -position end  sim:/DE1_SoC_testbench/LEDR[1]
# End time: 13:29:23 on Oct 27,2021, Elapsed time: 0:33:55
# Errors: 0, Warnings: 0
