{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 25 14:08:47 2015 " "Info: Processing started: Sun Jan 25 14:08:47 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CNN -c CNN " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CNN -c CNN" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "lpm_constant0.qip " "Warning: Tcl Script File lpm_constant0.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE lpm_constant0.qip " "Info: set_global_assignment -name QIP_FILE lpm_constant0.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "lpm_constant1.qip " "Warning: Tcl Script File lpm_constant1.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE lpm_constant1.qip " "Info: set_global_assignment -name QIP_FILE lpm_constant1.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "lpm_constant2.qip " "Warning: Tcl Script File lpm_constant2.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE lpm_constant2.qip " "Info: set_global_assignment -name QIP_FILE lpm_constant2.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "lpm_constant3.qip " "Warning: Tcl Script File lpm_constant3.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE lpm_constant3.qip " "Info: set_global_assignment -name QIP_FILE lpm_constant3.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "lpm_constant4.qip " "Warning: Tcl Script File lpm_constant4.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE lpm_constant4.qip " "Info: set_global_assignment -name QIP_FILE lpm_constant4.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "lpm_constant5.qip " "Warning: Tcl Script File lpm_constant5.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE lpm_constant5.qip " "Info: set_global_assignment -name QIP_FILE lpm_constant5.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "lpm_constant6.qip " "Warning: Tcl Script File lpm_constant6.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE lpm_constant6.qip " "Info: set_global_assignment -name QIP_FILE lpm_constant6.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "lpm_constant7.qip " "Warning: Tcl Script File lpm_constant7.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE lpm_constant7.qip " "Info: set_global_assignment -name QIP_FILE lpm_constant7.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "lpm_constant8.qip " "Warning: Tcl Script File lpm_constant8.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE lpm_constant8.qip " "Info: set_global_assignment -name QIP_FILE lpm_constant8.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "lpm_constant9.qip " "Warning: Tcl Script File lpm_constant9.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE lpm_constant9.qip " "Info: set_global_assignment -name QIP_FILE lpm_constant9.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "lpm_constant10.qip " "Warning: Tcl Script File lpm_constant10.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE lpm_constant10.qip " "Info: set_global_assignment -name QIP_FILE lpm_constant10.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../adder9.vhd " "Warning: Can't analyze file -- file ../adder9.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnn.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cnn.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CNN " "Info: Found entity 1: CNN" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder3.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file adder3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 b_package " "Info: Found design unit 1: b_package" {  } { { "adder3.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/adder3.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 adder3-rtl " "Info: Found design unit 2: adder3-rtl" {  } { { "adder3.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/adder3.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 adder3 " "Info: Found entity 1: adder3" {  } { { "adder3.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/adder3.vhd" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "naive_eq1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file naive_eq1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Naive_EQ1 " "Info: Found entity 1: Naive_EQ1" {  } { { "Naive_EQ1.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/Naive_EQ1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub16bits.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file addsub16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 me_package " "Info: Found design unit 1: me_package" {  } { { "addsub16bits.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/addsub16bits.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 addsub16bits-rtl " "Info: Found design unit 2: addsub16bits-rtl" {  } { { "addsub16bits.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/addsub16bits.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 addsub16bits " "Info: Found entity 1: addsub16bits" {  } { { "addsub16bits.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/addsub16bits.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "naive_eq2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file naive_eq2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Naive_EQ2 " "Info: Found entity 1: Naive_EQ2" {  } { { "Naive_EQ2.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/Naive_EQ2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub1.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file addsub1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 a_package " "Info: Found design unit 1: a_package" {  } { { "addsub1.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/addsub1.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 addsub1-rtl " "Info: Found design unit 2: addsub1-rtl" {  } { { "addsub1.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/addsub1.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 addsub1 " "Info: Found entity 1: addsub1" {  } { { "addsub1.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/addsub1.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "absolutor.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file absolutor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 absolutor-rtl " "Info: Found design unit 1: absolutor-rtl" {  } { { "absolutor.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/absolutor.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 absolutor " "Info: Found entity 1: absolutor" {  } { { "absolutor.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/absolutor.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divideby2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file divideby2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divideby2-rtl " "Info: Found design unit 1: divideby2-rtl" {  } { { "divideby2.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/divideby2.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 divideby2 " "Info: Found entity 1: divideby2" {  } { { "divideby2.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/divideby2.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3by3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 3by3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 3by3 " "Info: Found entity 1: 3by3" {  } { { "3by3.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/3by3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant_b1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_constant_b1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_b1-SYN " "Info: Found design unit 1: lpm_constant_b1-SYN" {  } { { "lpm_constant_B1.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_B1.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_B1 " "Info: Found entity 1: lpm_constant_B1" {  } { { "lpm_constant_B1.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_B1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant_b2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_constant_b2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_b2-SYN " "Info: Found design unit 1: lpm_constant_b2-SYN" {  } { { "lpm_constant_B2.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_B2.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_B2 " "Info: Found entity 1: lpm_constant_B2" {  } { { "lpm_constant_B2.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_B2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant_b3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_constant_b3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_b3-SYN " "Info: Found design unit 1: lpm_constant_b3-SYN" {  } { { "lpm_constant_B3.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_B3.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_B3 " "Info: Found entity 1: lpm_constant_B3" {  } { { "lpm_constant_B3.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_B3.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant_b4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_constant_b4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_b4-SYN " "Info: Found design unit 1: lpm_constant_b4-SYN" {  } { { "lpm_constant_B4.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_B4.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_B4 " "Info: Found entity 1: lpm_constant_B4" {  } { { "lpm_constant_B4.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_B4.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant_b5.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_constant_b5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_b5-SYN " "Info: Found design unit 1: lpm_constant_b5-SYN" {  } { { "lpm_constant_B5.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_B5.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_B5 " "Info: Found entity 1: lpm_constant_B5" {  } { { "lpm_constant_B5.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_B5.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant_b6.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_constant_b6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_b6-SYN " "Info: Found design unit 1: lpm_constant_b6-SYN" {  } { { "lpm_constant_B6.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_B6.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_B6 " "Info: Found entity 1: lpm_constant_B6" {  } { { "lpm_constant_B6.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_B6.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant_b7.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_constant_b7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_b7-SYN " "Info: Found design unit 1: lpm_constant_b7-SYN" {  } { { "lpm_constant_B7.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_B7.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_B7 " "Info: Found entity 1: lpm_constant_B7" {  } { { "lpm_constant_B7.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_B7.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant_b8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_constant_b8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_b8-SYN " "Info: Found design unit 1: lpm_constant_b8-SYN" {  } { { "lpm_constant_B8.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_B8.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_B8 " "Info: Found entity 1: lpm_constant_B8" {  } { { "lpm_constant_B8.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_B8.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant_b9.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_constant_b9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_b9-SYN " "Info: Found design unit 1: lpm_constant_b9-SYN" {  } { { "lpm_constant_B9.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_B9.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_B9 " "Info: Found entity 1: lpm_constant_B9" {  } { { "lpm_constant_B9.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_B9.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b_template.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file b_template.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 B_Template " "Info: Found entity 1: B_Template" {  } { { "B_Template.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/B_Template.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant_a1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_constant_a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_a1-SYN " "Info: Found design unit 1: lpm_constant_a1-SYN" {  } { { "lpm_constant_A1.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_A1.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_A1 " "Info: Found entity 1: lpm_constant_A1" {  } { { "lpm_constant_A1.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_A1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant_a2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_constant_a2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_a2-SYN " "Info: Found design unit 1: lpm_constant_a2-SYN" {  } { { "lpm_constant_A2.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_A2.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_A2 " "Info: Found entity 1: lpm_constant_A2" {  } { { "lpm_constant_A2.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_A2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant_a3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_constant_a3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_a3-SYN " "Info: Found design unit 1: lpm_constant_a3-SYN" {  } { { "lpm_constant_A3.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_A3.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_A3 " "Info: Found entity 1: lpm_constant_A3" {  } { { "lpm_constant_A3.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_A3.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant_a4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_constant_a4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_a4-SYN " "Info: Found design unit 1: lpm_constant_a4-SYN" {  } { { "lpm_constant_A4.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_A4.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_A4 " "Info: Found entity 1: lpm_constant_A4" {  } { { "lpm_constant_A4.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_A4.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant_a5.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_constant_a5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_a5-SYN " "Info: Found design unit 1: lpm_constant_a5-SYN" {  } { { "lpm_constant_A5.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_A5.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_A5 " "Info: Found entity 1: lpm_constant_A5" {  } { { "lpm_constant_A5.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_A5.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant_a6.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_constant_a6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_a6-SYN " "Info: Found design unit 1: lpm_constant_a6-SYN" {  } { { "lpm_constant_A6.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_A6.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_A6 " "Info: Found entity 1: lpm_constant_A6" {  } { { "lpm_constant_A6.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_A6.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant_a7.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_constant_a7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_a7-SYN " "Info: Found design unit 1: lpm_constant_a7-SYN" {  } { { "lpm_constant_A7.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_A7.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_A7 " "Info: Found entity 1: lpm_constant_A7" {  } { { "lpm_constant_A7.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_A7.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant_a8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_constant_a8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_a8-SYN " "Info: Found design unit 1: lpm_constant_a8-SYN" {  } { { "lpm_constant_A8.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_A8.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_A8 " "Info: Found entity 1: lpm_constant_A8" {  } { { "lpm_constant_A8.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_A8.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant_a9.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_constant_a9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_a9-SYN " "Info: Found design unit 1: lpm_constant_a9-SYN" {  } { { "lpm_constant_A9.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_A9.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_A9 " "Info: Found entity 1: lpm_constant_A9" {  } { { "lpm_constant_A9.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_A9.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant_i1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_constant_i1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_i1-SYN " "Info: Found design unit 1: lpm_constant_i1-SYN" {  } { { "lpm_constant_I1.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_I1.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_I1 " "Info: Found entity 1: lpm_constant_I1" {  } { { "lpm_constant_I1.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_I1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant_i2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_constant_i2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_i2-SYN " "Info: Found design unit 1: lpm_constant_i2-SYN" {  } { { "lpm_constant_I2.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_I2.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_I2 " "Info: Found entity 1: lpm_constant_I2" {  } { { "lpm_constant_I2.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_I2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant_i3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_constant_i3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_i3-SYN " "Info: Found design unit 1: lpm_constant_i3-SYN" {  } { { "lpm_constant_I3.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_I3.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_I3 " "Info: Found entity 1: lpm_constant_I3" {  } { { "lpm_constant_I3.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_I3.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant_i4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_constant_i4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_i4-SYN " "Info: Found design unit 1: lpm_constant_i4-SYN" {  } { { "lpm_constant_I4.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_I4.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_I4 " "Info: Found entity 1: lpm_constant_I4" {  } { { "lpm_constant_I4.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_I4.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant_i5.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_constant_i5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_i5-SYN " "Info: Found design unit 1: lpm_constant_i5-SYN" {  } { { "lpm_constant_I5.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_I5.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_I5 " "Info: Found entity 1: lpm_constant_I5" {  } { { "lpm_constant_I5.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_I5.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant_i6.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_constant_i6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_i6-SYN " "Info: Found design unit 1: lpm_constant_i6-SYN" {  } { { "lpm_constant_I6.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_I6.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_I6 " "Info: Found entity 1: lpm_constant_I6" {  } { { "lpm_constant_I6.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_I6.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant_i7.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_constant_i7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_i7-SYN " "Info: Found design unit 1: lpm_constant_i7-SYN" {  } { { "lpm_constant_I7.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_I7.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_I7 " "Info: Found entity 1: lpm_constant_I7" {  } { { "lpm_constant_I7.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_I7.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant_i8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_constant_i8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_i8-SYN " "Info: Found design unit 1: lpm_constant_i8-SYN" {  } { { "lpm_constant_I8.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_I8.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_I8 " "Info: Found entity 1: lpm_constant_I8" {  } { { "lpm_constant_I8.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_I8.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant_i9.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_constant_i9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_i9-SYN " "Info: Found design unit 1: lpm_constant_i9-SYN" {  } { { "lpm_constant_I9.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_I9.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_I9 " "Info: Found entity 1: lpm_constant_I9" {  } { { "lpm_constant_I9.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_I9.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_template.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file i_template.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 I_Template " "Info: Found entity 1: I_Template" {  } { { "I_Template.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/I_Template.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CNN " "Info: Elaborating entity \"CNN\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "3by3 3by3:inst " "Info: Elaborating entity \"3by3\" for hierarchy \"3by3:inst\"" {  } { { "CNN.bdf" "inst" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1584 4984 5096 6192 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Naive_EQ2 3by3:inst\|Naive_EQ2:inst10 " "Info: Elaborating entity \"Naive_EQ2\" for hierarchy \"3by3:inst\|Naive_EQ2:inst10\"" {  } { { "3by3.bdf" "inst10" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/3by3.bdf" { { 1776 3454 3614 1872 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divideby2 3by3:inst\|Naive_EQ2:inst10\|divideby2:inst10 " "Info: Elaborating entity \"divideby2\" for hierarchy \"3by3:inst\|Naive_EQ2:inst10\|divideby2:inst10\"" {  } { { "Naive_EQ2.bdf" "inst10" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/Naive_EQ2.bdf" { { -104 1152 1296 -8 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub16bits 3by3:inst\|Naive_EQ2:inst10\|addsub16bits:inst6 " "Info: Elaborating entity \"addsub16bits\" for hierarchy \"3by3:inst\|Naive_EQ2:inst10\|addsub16bits:inst6\"" {  } { { "Naive_EQ2.bdf" "inst6" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/Naive_EQ2.bdf" { { -104 952 1104 -8 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "absolutor 3by3:inst\|Naive_EQ2:inst10\|absolutor:inst4 " "Info: Elaborating entity \"absolutor\" for hierarchy \"3by3:inst\|Naive_EQ2:inst10\|absolutor:inst4\"" {  } { { "Naive_EQ2.bdf" "inst4" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/Naive_EQ2.bdf" { { -176 608 760 -80 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub1 3by3:inst\|Naive_EQ2:inst10\|addsub1:inst " "Info: Elaborating entity \"addsub1\" for hierarchy \"3by3:inst\|Naive_EQ2:inst10\|addsub1:inst\"" {  } { { "Naive_EQ2.bdf" "inst" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/Naive_EQ2.bdf" { { -176 392 544 -80 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Naive_EQ1 3by3:inst\|Naive_EQ1:Naive9 " "Info: Elaborating entity \"Naive_EQ1\" for hierarchy \"3by3:inst\|Naive_EQ1:Naive9\"" {  } { { "3by3.bdf" "Naive9" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/3by3.bdf" { { 1776 3064 3216 2416 "Naive9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder3 3by3:inst\|Naive_EQ1:Naive9\|adder3:inst1 " "Info: Elaborating entity \"adder3\" for hierarchy \"3by3:inst\|Naive_EQ1:Naive9\|adder3:inst1\"" {  } { { "Naive_EQ1.bdf" "inst1" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/Naive_EQ1.bdf" { { 736 1192 1344 832 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "adder.vhd 3 1 " "Warning: Using design file adder.vhd, which is not specified as a design file for the current project, but contains definitions for 3 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_package " "Info: Found design unit 1: my_package" {  } { { "adder.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/adder.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 adder-rtl " "Info: Found design unit 2: adder-rtl" {  } { { "adder.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/adder.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Info: Found entity 1: adder" {  } { { "adder.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/adder.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder 3by3:inst\|Naive_EQ1:Naive9\|adder:inst " "Info: Elaborating entity \"adder\" for hierarchy \"3by3:inst\|Naive_EQ1:Naive9\|adder:inst\"" {  } { { "Naive_EQ1.bdf" "inst" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/Naive_EQ1.bdf" { { 256 1272 1424 448 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "signed_mult.vhd 2 1 " "Warning: Using design file signed_mult.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signed_mult-rtl " "Info: Found design unit 1: signed_mult-rtl" {  } { { "signed_mult.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/signed_mult.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 signed_mult " "Info: Found entity 1: signed_mult" {  } { { "signed_mult.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/signed_mult.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signed_mult 3by3:inst\|Naive_EQ1:Naive9\|signed_mult:MAC-A1 " "Info: Elaborating entity \"signed_mult\" for hierarchy \"3by3:inst\|Naive_EQ1:Naive9\|signed_mult:MAC-A1\"" {  } { { "Naive_EQ1.bdf" "MAC-A1" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/Naive_EQ1.bdf" { { 112 256 400 208 "MAC-A1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "a_template.bdf 1 1 " "Warning: Using design file a_template.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 a_template " "Info: Found entity 1: a_template" {  } { { "a_template.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/a_template.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A_Template A_Template:inst1 " "Info: Elaborating entity \"A_Template\" for hierarchy \"A_Template:inst1\"" {  } { { "CNN.bdf" "inst1" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1728 4304 4400 1920 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_A1 A_Template:inst1\|lpm_constant_A1:A_1 " "Info: Elaborating entity \"lpm_constant_A1\" for hierarchy \"A_Template:inst1\|lpm_constant_A1:A_1\"" {  } { { "a_template.bdf" "A_1" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/a_template.bdf" { { 216 304 416 264 "A_1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant A_Template:inst1\|lpm_constant_A1:A_1\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"A_Template:inst1\|lpm_constant_A1:A_1\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant_A1.vhd" "lpm_constant_component" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_A1.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "A_Template:inst1\|lpm_constant_A1:A_1\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"A_Template:inst1\|lpm_constant_A1:A_1\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant_A1.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_A1.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "A_Template:inst1\|lpm_constant_A1:A_1\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"A_Template:inst1\|lpm_constant_A1:A_1\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Info: Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_constant_A1.vhd" "" { Text "F:/工作/Academics/FPGA_CNN/Quartus/lpm_constant_A1.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_A2 A_Template:inst1\|lpm_constant_A2:A_2 " "Info: Elaborating entity \"lpm_constant_A2\" for hierarchy \"A_Template:inst1\|lpm_constant_A2:A_2\"" {  } { { "a_template.bdf" "A_2" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/a_template.bdf" { { 216 656 768 264 "A_2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_A3 A_Template:inst1\|lpm_constant_A3:A_3 " "Info: Elaborating entity \"lpm_constant_A3\" for hierarchy \"A_Template:inst1\|lpm_constant_A3:A_3\"" {  } { { "a_template.bdf" "A_3" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/a_template.bdf" { { 216 1040 1152 264 "A_3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_A4 A_Template:inst1\|lpm_constant_A4:A_4 " "Info: Elaborating entity \"lpm_constant_A4\" for hierarchy \"A_Template:inst1\|lpm_constant_A4:A_4\"" {  } { { "a_template.bdf" "A_4" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/a_template.bdf" { { 408 304 416 456 "A_4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_A5 A_Template:inst1\|lpm_constant_A5:A_5 " "Info: Elaborating entity \"lpm_constant_A5\" for hierarchy \"A_Template:inst1\|lpm_constant_A5:A_5\"" {  } { { "a_template.bdf" "A_5" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/a_template.bdf" { { 408 664 776 456 "A_5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_A6 A_Template:inst1\|lpm_constant_A6:A_6 " "Info: Elaborating entity \"lpm_constant_A6\" for hierarchy \"A_Template:inst1\|lpm_constant_A6:A_6\"" {  } { { "a_template.bdf" "A_6" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/a_template.bdf" { { 408 1040 1152 456 "A_6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_A7 A_Template:inst1\|lpm_constant_A7:A_7 " "Info: Elaborating entity \"lpm_constant_A7\" for hierarchy \"A_Template:inst1\|lpm_constant_A7:A_7\"" {  } { { "a_template.bdf" "A_7" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/a_template.bdf" { { 592 304 416 640 "A_7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_A8 A_Template:inst1\|lpm_constant_A8:A_8 " "Info: Elaborating entity \"lpm_constant_A8\" for hierarchy \"A_Template:inst1\|lpm_constant_A8:A_8\"" {  } { { "a_template.bdf" "A_8" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/a_template.bdf" { { 592 664 776 640 "A_8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_A9 A_Template:inst1\|lpm_constant_A9:A_9 " "Info: Elaborating entity \"lpm_constant_A9\" for hierarchy \"A_Template:inst1\|lpm_constant_A9:A_9\"" {  } { { "a_template.bdf" "A_9" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/a_template.bdf" { { 592 1040 1152 640 "A_9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B_Template B_Template:inst2 " "Info: Elaborating entity \"B_Template\" for hierarchy \"B_Template:inst2\"" {  } { { "CNN.bdf" "inst2" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3320 3952 4048 3512 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_B1 B_Template:inst2\|lpm_constant_B1:B_1 " "Info: Elaborating entity \"lpm_constant_B1\" for hierarchy \"B_Template:inst2\|lpm_constant_B1:B_1\"" {  } { { "B_Template.bdf" "B_1" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/B_Template.bdf" { { 104 192 304 152 "B_1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_B2 B_Template:inst2\|lpm_constant_B2:B_2 " "Info: Elaborating entity \"lpm_constant_B2\" for hierarchy \"B_Template:inst2\|lpm_constant_B2:B_2\"" {  } { { "B_Template.bdf" "B_2" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/B_Template.bdf" { { 104 536 648 152 "B_2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_B3 B_Template:inst2\|lpm_constant_B3:B_3 " "Info: Elaborating entity \"lpm_constant_B3\" for hierarchy \"B_Template:inst2\|lpm_constant_B3:B_3\"" {  } { { "B_Template.bdf" "B_3" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/B_Template.bdf" { { 104 896 1008 152 "B_3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_B4 B_Template:inst2\|lpm_constant_B4:B_4 " "Info: Elaborating entity \"lpm_constant_B4\" for hierarchy \"B_Template:inst2\|lpm_constant_B4:B_4\"" {  } { { "B_Template.bdf" "B_4" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/B_Template.bdf" { { 256 192 304 304 "B_4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_B5 B_Template:inst2\|lpm_constant_B5:B_5 " "Info: Elaborating entity \"lpm_constant_B5\" for hierarchy \"B_Template:inst2\|lpm_constant_B5:B_5\"" {  } { { "B_Template.bdf" "B_5" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/B_Template.bdf" { { 256 536 648 304 "B_5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_B6 B_Template:inst2\|lpm_constant_B6:B_6 " "Info: Elaborating entity \"lpm_constant_B6\" for hierarchy \"B_Template:inst2\|lpm_constant_B6:B_6\"" {  } { { "B_Template.bdf" "B_6" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/B_Template.bdf" { { 256 896 1008 304 "B_6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_B7 B_Template:inst2\|lpm_constant_B7:B_7 " "Info: Elaborating entity \"lpm_constant_B7\" for hierarchy \"B_Template:inst2\|lpm_constant_B7:B_7\"" {  } { { "B_Template.bdf" "B_7" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/B_Template.bdf" { { 416 192 304 464 "B_7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_B8 B_Template:inst2\|lpm_constant_B8:B_8 " "Info: Elaborating entity \"lpm_constant_B8\" for hierarchy \"B_Template:inst2\|lpm_constant_B8:B_8\"" {  } { { "B_Template.bdf" "B_8" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/B_Template.bdf" { { 424 536 648 472 "B_8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_B9 B_Template:inst2\|lpm_constant_B9:B_9 " "Info: Elaborating entity \"lpm_constant_B9\" for hierarchy \"B_Template:inst2\|lpm_constant_B9:B_9\"" {  } { { "B_Template.bdf" "B_9" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/B_Template.bdf" { { 424 896 1008 472 "B_9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I_Template I_Template:inst12 " "Info: Elaborating entity \"I_Template\" for hierarchy \"I_Template:inst12\"" {  } { { "CNN.bdf" "inst12" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3560 3952 4048 3752 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_I1 I_Template:inst12\|lpm_constant_I1:I_1 " "Info: Elaborating entity \"lpm_constant_I1\" for hierarchy \"I_Template:inst12\|lpm_constant_I1:I_1\"" {  } { { "I_Template.bdf" "I_1" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/I_Template.bdf" { { 152 248 352 200 "I_1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_I2 I_Template:inst12\|lpm_constant_I2:I_2 " "Info: Elaborating entity \"lpm_constant_I2\" for hierarchy \"I_Template:inst12\|lpm_constant_I2:I_2\"" {  } { { "I_Template.bdf" "I_2" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/I_Template.bdf" { { 152 624 728 200 "I_2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_I3 I_Template:inst12\|lpm_constant_I3:I_3 " "Info: Elaborating entity \"lpm_constant_I3\" for hierarchy \"I_Template:inst12\|lpm_constant_I3:I_3\"" {  } { { "I_Template.bdf" "I_3" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/I_Template.bdf" { { 152 984 1088 200 "I_3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_I4 I_Template:inst12\|lpm_constant_I4:I_4 " "Info: Elaborating entity \"lpm_constant_I4\" for hierarchy \"I_Template:inst12\|lpm_constant_I4:I_4\"" {  } { { "I_Template.bdf" "I_4" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/I_Template.bdf" { { 336 248 352 384 "I_4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_I5 I_Template:inst12\|lpm_constant_I5:I_5 " "Info: Elaborating entity \"lpm_constant_I5\" for hierarchy \"I_Template:inst12\|lpm_constant_I5:I_5\"" {  } { { "I_Template.bdf" "I_5" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/I_Template.bdf" { { 336 624 728 384 "I_5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_I6 I_Template:inst12\|lpm_constant_I6:I_6 " "Info: Elaborating entity \"lpm_constant_I6\" for hierarchy \"I_Template:inst12\|lpm_constant_I6:I_6\"" {  } { { "I_Template.bdf" "I_6" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/I_Template.bdf" { { 344 984 1088 392 "I_6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_I7 I_Template:inst12\|lpm_constant_I7:I_7 " "Info: Elaborating entity \"lpm_constant_I7\" for hierarchy \"I_Template:inst12\|lpm_constant_I7:I_7\"" {  } { { "I_Template.bdf" "I_7" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/I_Template.bdf" { { 528 248 352 576 "I_7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_I8 I_Template:inst12\|lpm_constant_I8:I_8 " "Info: Elaborating entity \"lpm_constant_I8\" for hierarchy \"I_Template:inst12\|lpm_constant_I8:I_8\"" {  } { { "I_Template.bdf" "I_8" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/I_Template.bdf" { { 528 624 728 576 "I_8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_I9 I_Template:inst12\|lpm_constant_I9:I_9 " "Info: Elaborating entity \"lpm_constant_I9\" for hierarchy \"I_Template:inst12\|lpm_constant_I9:I_9\"" {  } { { "I_Template.bdf" "I_9" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/I_Template.bdf" { { 536 984 1088 584 "I_9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "72 " "Warning: Design contains 72 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U1_5\[7\] " "Warning (15610): No output dependent on input pin \"U1_5\[7\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1712 5520 5688 1728 "U1_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U1_5\[6\] " "Warning (15610): No output dependent on input pin \"U1_5\[6\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1712 5520 5688 1728 "U1_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U1_5\[5\] " "Warning (15610): No output dependent on input pin \"U1_5\[5\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1712 5520 5688 1728 "U1_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U1_5\[4\] " "Warning (15610): No output dependent on input pin \"U1_5\[4\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1712 5520 5688 1728 "U1_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U1_5\[3\] " "Warning (15610): No output dependent on input pin \"U1_5\[3\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1712 5520 5688 1728 "U1_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U1_5\[2\] " "Warning (15610): No output dependent on input pin \"U1_5\[2\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1712 5520 5688 1728 "U1_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U1_5\[1\] " "Warning (15610): No output dependent on input pin \"U1_5\[1\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1712 5520 5688 1728 "U1_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U1_5\[0\] " "Warning (15610): No output dependent on input pin \"U1_5\[0\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1712 5520 5688 1728 "U1_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U2_5\[7\] " "Warning (15610): No output dependent on input pin \"U2_5\[7\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1728 5520 5688 1744 "U2_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U2_5\[6\] " "Warning (15610): No output dependent on input pin \"U2_5\[6\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1728 5520 5688 1744 "U2_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U2_5\[5\] " "Warning (15610): No output dependent on input pin \"U2_5\[5\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1728 5520 5688 1744 "U2_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U2_5\[4\] " "Warning (15610): No output dependent on input pin \"U2_5\[4\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1728 5520 5688 1744 "U2_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U2_5\[3\] " "Warning (15610): No output dependent on input pin \"U2_5\[3\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1728 5520 5688 1744 "U2_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U2_5\[2\] " "Warning (15610): No output dependent on input pin \"U2_5\[2\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1728 5520 5688 1744 "U2_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U2_5\[1\] " "Warning (15610): No output dependent on input pin \"U2_5\[1\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1728 5520 5688 1744 "U2_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U2_5\[0\] " "Warning (15610): No output dependent on input pin \"U2_5\[0\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1728 5520 5688 1744 "U2_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U4_5\[7\] " "Warning (15610): No output dependent on input pin \"U4_5\[7\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3264 5560 5728 3280 "U4_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U4_5\[6\] " "Warning (15610): No output dependent on input pin \"U4_5\[6\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3264 5560 5728 3280 "U4_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U4_5\[5\] " "Warning (15610): No output dependent on input pin \"U4_5\[5\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3264 5560 5728 3280 "U4_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U4_5\[4\] " "Warning (15610): No output dependent on input pin \"U4_5\[4\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3264 5560 5728 3280 "U4_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U4_5\[3\] " "Warning (15610): No output dependent on input pin \"U4_5\[3\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3264 5560 5728 3280 "U4_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U4_5\[2\] " "Warning (15610): No output dependent on input pin \"U4_5\[2\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3264 5560 5728 3280 "U4_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U4_5\[1\] " "Warning (15610): No output dependent on input pin \"U4_5\[1\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3264 5560 5728 3280 "U4_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U4_5\[0\] " "Warning (15610): No output dependent on input pin \"U4_5\[0\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3264 5560 5728 3280 "U4_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U5_5\[7\] " "Warning (15610): No output dependent on input pin \"U5_5\[7\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3280 5560 5728 3296 "U5_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U5_5\[6\] " "Warning (15610): No output dependent on input pin \"U5_5\[6\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3280 5560 5728 3296 "U5_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U5_5\[5\] " "Warning (15610): No output dependent on input pin \"U5_5\[5\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3280 5560 5728 3296 "U5_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U5_5\[4\] " "Warning (15610): No output dependent on input pin \"U5_5\[4\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3280 5560 5728 3296 "U5_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U5_5\[3\] " "Warning (15610): No output dependent on input pin \"U5_5\[3\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3280 5560 5728 3296 "U5_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U5_5\[2\] " "Warning (15610): No output dependent on input pin \"U5_5\[2\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3280 5560 5728 3296 "U5_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U5_5\[1\] " "Warning (15610): No output dependent on input pin \"U5_5\[1\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3280 5560 5728 3296 "U5_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U5_5\[0\] " "Warning (15610): No output dependent on input pin \"U5_5\[0\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3280 5560 5728 3296 "U5_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U3_5\[7\] " "Warning (15610): No output dependent on input pin \"U3_5\[7\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1744 5520 5688 1760 "U3_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U3_5\[6\] " "Warning (15610): No output dependent on input pin \"U3_5\[6\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1744 5520 5688 1760 "U3_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U3_5\[5\] " "Warning (15610): No output dependent on input pin \"U3_5\[5\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1744 5520 5688 1760 "U3_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U3_5\[4\] " "Warning (15610): No output dependent on input pin \"U3_5\[4\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1744 5520 5688 1760 "U3_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U3_5\[3\] " "Warning (15610): No output dependent on input pin \"U3_5\[3\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1744 5520 5688 1760 "U3_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U3_5\[2\] " "Warning (15610): No output dependent on input pin \"U3_5\[2\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1744 5520 5688 1760 "U3_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U3_5\[1\] " "Warning (15610): No output dependent on input pin \"U3_5\[1\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1744 5520 5688 1760 "U3_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U3_5\[0\] " "Warning (15610): No output dependent on input pin \"U3_5\[0\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1744 5520 5688 1760 "U3_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U6_5\[7\] " "Warning (15610): No output dependent on input pin \"U6_5\[7\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3296 5560 5728 3312 "U6_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U6_5\[6\] " "Warning (15610): No output dependent on input pin \"U6_5\[6\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3296 5560 5728 3312 "U6_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U6_5\[5\] " "Warning (15610): No output dependent on input pin \"U6_5\[5\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3296 5560 5728 3312 "U6_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U6_5\[4\] " "Warning (15610): No output dependent on input pin \"U6_5\[4\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3296 5560 5728 3312 "U6_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U6_5\[3\] " "Warning (15610): No output dependent on input pin \"U6_5\[3\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3296 5560 5728 3312 "U6_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U6_5\[2\] " "Warning (15610): No output dependent on input pin \"U6_5\[2\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3296 5560 5728 3312 "U6_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U6_5\[1\] " "Warning (15610): No output dependent on input pin \"U6_5\[1\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3296 5560 5728 3312 "U6_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U6_5\[0\] " "Warning (15610): No output dependent on input pin \"U6_5\[0\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3296 5560 5728 3312 "U6_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U7_5\[7\] " "Warning (15610): No output dependent on input pin \"U7_5\[7\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4704 5584 5752 4720 "U7_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U7_5\[6\] " "Warning (15610): No output dependent on input pin \"U7_5\[6\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4704 5584 5752 4720 "U7_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U7_5\[5\] " "Warning (15610): No output dependent on input pin \"U7_5\[5\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4704 5584 5752 4720 "U7_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U7_5\[4\] " "Warning (15610): No output dependent on input pin \"U7_5\[4\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4704 5584 5752 4720 "U7_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U7_5\[3\] " "Warning (15610): No output dependent on input pin \"U7_5\[3\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4704 5584 5752 4720 "U7_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U7_5\[2\] " "Warning (15610): No output dependent on input pin \"U7_5\[2\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4704 5584 5752 4720 "U7_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U7_5\[1\] " "Warning (15610): No output dependent on input pin \"U7_5\[1\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4704 5584 5752 4720 "U7_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U7_5\[0\] " "Warning (15610): No output dependent on input pin \"U7_5\[0\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4704 5584 5752 4720 "U7_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U8_5\[7\] " "Warning (15610): No output dependent on input pin \"U8_5\[7\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4720 5584 5752 4736 "U8_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U8_5\[6\] " "Warning (15610): No output dependent on input pin \"U8_5\[6\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4720 5584 5752 4736 "U8_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U8_5\[5\] " "Warning (15610): No output dependent on input pin \"U8_5\[5\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4720 5584 5752 4736 "U8_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U8_5\[4\] " "Warning (15610): No output dependent on input pin \"U8_5\[4\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4720 5584 5752 4736 "U8_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U8_5\[3\] " "Warning (15610): No output dependent on input pin \"U8_5\[3\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4720 5584 5752 4736 "U8_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U8_5\[2\] " "Warning (15610): No output dependent on input pin \"U8_5\[2\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4720 5584 5752 4736 "U8_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U8_5\[1\] " "Warning (15610): No output dependent on input pin \"U8_5\[1\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4720 5584 5752 4736 "U8_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U8_5\[0\] " "Warning (15610): No output dependent on input pin \"U8_5\[0\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4720 5584 5752 4736 "U8_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U9_5\[7\] " "Warning (15610): No output dependent on input pin \"U9_5\[7\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4736 5584 5752 4752 "U9_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U9_5\[6\] " "Warning (15610): No output dependent on input pin \"U9_5\[6\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4736 5584 5752 4752 "U9_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U9_5\[5\] " "Warning (15610): No output dependent on input pin \"U9_5\[5\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4736 5584 5752 4752 "U9_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U9_5\[4\] " "Warning (15610): No output dependent on input pin \"U9_5\[4\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4736 5584 5752 4752 "U9_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U9_5\[3\] " "Warning (15610): No output dependent on input pin \"U9_5\[3\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4736 5584 5752 4752 "U9_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U9_5\[2\] " "Warning (15610): No output dependent on input pin \"U9_5\[2\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4736 5584 5752 4752 "U9_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U9_5\[1\] " "Warning (15610): No output dependent on input pin \"U9_5\[1\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4736 5584 5752 4752 "U9_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U9_5\[0\] " "Warning (15610): No output dependent on input pin \"U9_5\[0\]\"" {  } { { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4736 5584 5752 4752 "U9_5\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "72 " "Info: Implemented 72 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "72 " "Info: Implemented 72 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Info: Implemented 0 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 88 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "251 " "Info: Peak virtual memory: 251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 25 14:08:49 2015 " "Info: Processing ended: Sun Jan 25 14:08:49 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 25 14:08:49 2015 " "Info: Processing started: Sun Jan 25 14:08:49 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CNN -c CNN " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CNN -c CNN" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "CNN EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"CNN\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 406 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 407 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 408 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "72 72 " "Critical Warning: No exact pin location assignment(s) for 72 pins of 72 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_5\[7\] " "Info: Pin U1_5\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_5[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1712 5520 5688 1728 "U1_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 331 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_5\[6\] " "Info: Pin U1_5\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_5[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1712 5520 5688 1728 "U1_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 332 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_5\[5\] " "Info: Pin U1_5\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_5[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1712 5520 5688 1728 "U1_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 333 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_5\[4\] " "Info: Pin U1_5\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_5[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1712 5520 5688 1728 "U1_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 334 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_5\[3\] " "Info: Pin U1_5\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_5[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1712 5520 5688 1728 "U1_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 335 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_5\[2\] " "Info: Pin U1_5\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_5[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1712 5520 5688 1728 "U1_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 336 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_5\[1\] " "Info: Pin U1_5\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_5[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1712 5520 5688 1728 "U1_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 337 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_5\[0\] " "Info: Pin U1_5\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_5[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1712 5520 5688 1728 "U1_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 338 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_5\[7\] " "Info: Pin U2_5\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_5[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1728 5520 5688 1744 "U2_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 339 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_5\[6\] " "Info: Pin U2_5\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_5[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1728 5520 5688 1744 "U2_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 340 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_5\[5\] " "Info: Pin U2_5\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_5[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1728 5520 5688 1744 "U2_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 341 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_5\[4\] " "Info: Pin U2_5\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_5[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1728 5520 5688 1744 "U2_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 342 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_5\[3\] " "Info: Pin U2_5\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_5[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1728 5520 5688 1744 "U2_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 343 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_5\[2\] " "Info: Pin U2_5\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_5[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1728 5520 5688 1744 "U2_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 344 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_5\[1\] " "Info: Pin U2_5\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_5[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1728 5520 5688 1744 "U2_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 345 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_5\[0\] " "Info: Pin U2_5\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_5[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1728 5520 5688 1744 "U2_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 346 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_5\[7\] " "Info: Pin U4_5\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_5[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3264 5560 5728 3280 "U4_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 347 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_5\[6\] " "Info: Pin U4_5\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_5[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3264 5560 5728 3280 "U4_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 348 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_5\[5\] " "Info: Pin U4_5\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_5[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3264 5560 5728 3280 "U4_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 349 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_5\[4\] " "Info: Pin U4_5\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_5[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3264 5560 5728 3280 "U4_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 350 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_5\[3\] " "Info: Pin U4_5\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_5[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3264 5560 5728 3280 "U4_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 351 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_5\[2\] " "Info: Pin U4_5\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_5[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3264 5560 5728 3280 "U4_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 352 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_5\[1\] " "Info: Pin U4_5\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_5[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3264 5560 5728 3280 "U4_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 353 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_5\[0\] " "Info: Pin U4_5\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_5[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3264 5560 5728 3280 "U4_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 354 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_5\[7\] " "Info: Pin U5_5\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_5[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3280 5560 5728 3296 "U5_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 355 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_5\[6\] " "Info: Pin U5_5\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_5[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3280 5560 5728 3296 "U5_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 356 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_5\[5\] " "Info: Pin U5_5\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_5[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3280 5560 5728 3296 "U5_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 357 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_5\[4\] " "Info: Pin U5_5\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_5[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3280 5560 5728 3296 "U5_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 358 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_5\[3\] " "Info: Pin U5_5\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_5[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3280 5560 5728 3296 "U5_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 359 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_5\[2\] " "Info: Pin U5_5\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_5[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3280 5560 5728 3296 "U5_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 360 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_5\[1\] " "Info: Pin U5_5\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_5[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3280 5560 5728 3296 "U5_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 361 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_5\[0\] " "Info: Pin U5_5\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_5[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3280 5560 5728 3296 "U5_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 362 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_5\[7\] " "Info: Pin U3_5\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_5[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1744 5520 5688 1760 "U3_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 363 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_5\[6\] " "Info: Pin U3_5\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_5[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1744 5520 5688 1760 "U3_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 364 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_5\[5\] " "Info: Pin U3_5\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_5[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1744 5520 5688 1760 "U3_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 365 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_5\[4\] " "Info: Pin U3_5\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_5[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1744 5520 5688 1760 "U3_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 366 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_5\[3\] " "Info: Pin U3_5\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_5[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1744 5520 5688 1760 "U3_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 367 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_5\[2\] " "Info: Pin U3_5\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_5[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1744 5520 5688 1760 "U3_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 368 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_5\[1\] " "Info: Pin U3_5\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_5[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1744 5520 5688 1760 "U3_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 369 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_5\[0\] " "Info: Pin U3_5\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_5[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1744 5520 5688 1760 "U3_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 370 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_5\[7\] " "Info: Pin U6_5\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_5[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3296 5560 5728 3312 "U6_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 371 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_5\[6\] " "Info: Pin U6_5\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_5[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3296 5560 5728 3312 "U6_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 372 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_5\[5\] " "Info: Pin U6_5\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_5[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3296 5560 5728 3312 "U6_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 373 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_5\[4\] " "Info: Pin U6_5\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_5[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3296 5560 5728 3312 "U6_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 374 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_5\[3\] " "Info: Pin U6_5\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_5[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3296 5560 5728 3312 "U6_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 375 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_5\[2\] " "Info: Pin U6_5\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_5[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3296 5560 5728 3312 "U6_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 376 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_5\[1\] " "Info: Pin U6_5\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_5[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3296 5560 5728 3312 "U6_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 377 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_5\[0\] " "Info: Pin U6_5\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_5[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 3296 5560 5728 3312 "U6_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 378 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_5\[7\] " "Info: Pin U7_5\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_5[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4704 5584 5752 4720 "U7_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 379 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_5\[6\] " "Info: Pin U7_5\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_5[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4704 5584 5752 4720 "U7_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 380 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_5\[5\] " "Info: Pin U7_5\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_5[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4704 5584 5752 4720 "U7_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 381 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_5\[4\] " "Info: Pin U7_5\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_5[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4704 5584 5752 4720 "U7_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 382 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_5\[3\] " "Info: Pin U7_5\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_5[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4704 5584 5752 4720 "U7_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 383 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_5\[2\] " "Info: Pin U7_5\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_5[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4704 5584 5752 4720 "U7_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 384 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_5\[1\] " "Info: Pin U7_5\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_5[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4704 5584 5752 4720 "U7_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 385 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_5\[0\] " "Info: Pin U7_5\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_5[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4704 5584 5752 4720 "U7_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 386 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_5\[7\] " "Info: Pin U8_5\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_5[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4720 5584 5752 4736 "U8_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 387 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_5\[6\] " "Info: Pin U8_5\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_5[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4720 5584 5752 4736 "U8_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 388 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_5\[5\] " "Info: Pin U8_5\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_5[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4720 5584 5752 4736 "U8_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 389 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_5\[4\] " "Info: Pin U8_5\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_5[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4720 5584 5752 4736 "U8_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 390 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_5\[3\] " "Info: Pin U8_5\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_5[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4720 5584 5752 4736 "U8_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 391 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_5\[2\] " "Info: Pin U8_5\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_5[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4720 5584 5752 4736 "U8_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 392 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_5\[1\] " "Info: Pin U8_5\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_5[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4720 5584 5752 4736 "U8_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 393 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_5\[0\] " "Info: Pin U8_5\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_5[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4720 5584 5752 4736 "U8_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 394 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_5\[7\] " "Info: Pin U9_5\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_5[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4736 5584 5752 4752 "U9_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 395 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_5\[6\] " "Info: Pin U9_5\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_5[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4736 5584 5752 4752 "U9_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 396 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_5\[5\] " "Info: Pin U9_5\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_5[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4736 5584 5752 4752 "U9_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 397 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_5\[4\] " "Info: Pin U9_5\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_5[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4736 5584 5752 4752 "U9_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 398 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_5\[3\] " "Info: Pin U9_5\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_5[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4736 5584 5752 4752 "U9_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 399 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_5\[2\] " "Info: Pin U9_5\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_5[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4736 5584 5752 4752 "U9_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 400 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_5\[1\] " "Info: Pin U9_5\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_5[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4736 5584 5752 4752 "U9_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 401 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_5\[0\] " "Info: Pin U9_5\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_5[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 4736 5584 5752 4752 "U9_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 402 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "72 unused 3.3V 72 0 0 " "Info: Number of I/O pins in group: 72 (unused VREF, 3.3V VCCIO, 72 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 41 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X12_Y0 X24_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "257 " "Info: Peak virtual memory: 257 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 25 14:08:52 2015 " "Info: Processing ended: Sun Jan 25 14:08:52 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 25 14:08:53 2015 " "Info: Processing started: Sun Jan 25 14:08:53 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CNN -c CNN " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off CNN -c CNN" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 25 14:08:54 2015 " "Info: Processing ended: Sun Jan 25 14:08:54 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 25 14:08:58 2015 " "Info: Processing started: Sun Jan 25 14:08:58 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CNN -c CNN --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CNN -c CNN --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NOTHING_TO_TIMING_ANALYZE" "" "Warning: No paths found for timing analysis" {  } {  } 0 0 "No paths found for timing analysis" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 25 14:08:58 2015 " "Info: Processing ended: Sun Jan 25 14:08:58 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 91 s " "Info: Quartus II Full Compilation was successful. 0 errors, 91 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
