The bug is that the process is mixing two mutually exclusive styles for controlling execution. The process header includes a sensitivity list (clk) and, inside the process, there is a "wait for 10 ns" statement. In VHDL, you cannot combine a sensitivity list with an explicit wait statement inside the same process.

Why is it occurring?
â€¢ When you specify a sensitivity list (e.g., process(clk)), the simulator/synthesizer expects that the process will automatically trigger on changes to the listed signals.
â€¢ The addition of a wait statement (especially with a time delay) conflicts with that expectation since wait statements are used to control the simulation time explicitly in processes that do not have a sensitivity list.
â€¢ As a result, the tool generates the error, stating that the process cannot have both a wait statement and a sensitivity list.

How can it be fixed?
You have two options:
1. Remove the sensitivity list:
â€ƒâ€ƒâ€¢ Rewrite the process without a sensitivity list and control when the process wakes using only wait statements.
â€ƒâ€ƒâ€¢ For example:
â€ƒâ€ƒâ€ƒprocess
â€ƒâ€ƒâ€ƒbegin
â€ƒâ€ƒâ€ƒâ€ƒwait until rising_edge(clk);
â€ƒâ€ƒâ€ƒâ€ƒsignal1 <= not signal1;
â€ƒâ€ƒâ€ƒâ€ƒwait for 10 ns;
â€ƒâ€ƒâ€ƒend process;
2. Remove the wait statement:
â€ƒâ€ƒâ€¢ Since the process is intended to use a clock edge for synchronization, you can remove the "wait for 10 ns;" line.
â€ƒâ€ƒâ€¢ This makes the process purely edge-triggered.
â€ƒâ€ƒâ€¢ For example:
â€ƒâ€ƒâ€ƒprocess (clk)
â€ƒâ€ƒâ€ƒbegin
â€ƒâ€ƒâ€ƒâ€ƒif rising_edge(clk) then
â€ƒâ€ƒâ€ƒâ€ƒâ€ƒsignal1 <= not signal1;
â€ƒâ€ƒâ€ƒâ€ƒend if;
â€ƒâ€ƒâ€ƒend process;

Either option will resolve the conflict. The best choice depends on whether you need the explicit timing delay within the process or if the clock-based synchronization is sufficient for your design.

ðŸ” Related Documents:

- source_documents\verilog_2001_ref_guide.pdf: Â© Sutherland HDL, Inc.
27
   
Procedural Statement Examples
initial  // A 50 ns clock oscillator that starts after 1000 time units
  begin
    clk = 0;
    #1000 forever #25 clk = ~clk;
  end
// In this example, the sensitivity list infers sequential logic
always @(posedge clk)
  begin  // non-blocking assignments prevent race conditions in byte swap
    word[15:8]<= word[7:0];
    word[7:0] <= word[15:8];
  end
// In this example, the sensitivity list infers combinational logic...

- source_documents\verilog_2001_ref_guide.pdf: NOTE: The Verilog language does not have a true â€œsensitivity listâ€.  Instead,
the @ time control at the beginning of a procedure delays the execution of all
statements within the procedure until an edge occurs on the signals listed.
Thus, if the @ control is the first thing in the procedure, the entire procedure
appears to be sensitive to changes in the signals listed. The @ token is a time
control, however, and not a true sensitivity list.  An edge-sensitive time...

- source_documents\Quick Start Guide to Verilog.pdf: Example:
initial
begin
Clock_TB Â¼ 1â€™b0;
end
always
begin
#10 Clock_TB Â¼ ~Clock_TB;
end
5.1.1.3 Sensitivity Lists
A sensitivity list is used in conjunction with a procedural block to trigger when the assignments within
the block are executed. The symbol @ is used to indicate a sensitivity list. Signals can then be listed
within parenthesis after the @ symbol that will trigger the procedural block. The following is the base
syntax for a sensitivity list.
always @ (signal1, signal2)
begin...

- source_documents\verilog_fsm.pdf: case with simulation tools (like ModelSim), however. ModelSim will not correct your sensitivity
list bugs, and your simulations will be plagued with odd errors. Furthermore, the synthesis tools
catching your errors is not guarenteed. An easy way to avoid these potential problems is to use
always@( * ) as opposed to always@(Input1 or Input 2 or ...).
4. Lastly, a very subtle point which perhaps has the potential to cause the most frustration is latch...

- source_documents\verilog_2001_ref_guide.pdf: @* was added in Verilog-2001.
â€¢ Parenthesis are not required when there is only one signal in the list and no
edge is specified.
wait (expression) 
Delays execution of the next statement until the expression evaluates as true.
10.2 Sensitivity Lists
The sensitivity list is used at the beginning of an always procedure to infer
combinational logic or sequential logic behavior in simulation.
â€¢ always @(signal, signal, ... ) infers combinational logic if the list of...

- source_documents\Quick Start Guide to Verilog.pdf: Example 7.10
Registers as agents on a data busâ€”simulation waveform
CONCEPT CHECK
CC7.2
Does RTL modeling synthesize as combinational logic, sequential logic, or both? Why?
(A)
Combinational logic. Since only one process is used for each register, it will be
synthesized using basic gates.
(B)
Sequential logic. Since the sensitivity list contains clock and reset, it will
synthesize into only D-ï¬‚ip-ï¬‚ops.
(C)
Both. The model has a sensitivity list containing clock and reset and uses an...
