/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [12:0] _04_;
  wire [30:0] _05_;
  wire [20:0] _06_;
  reg [7:0] _07_;
  wire [5:0] _08_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_14z;
  wire [24:0] celloutsig_0_16z;
  wire [3:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_41z;
  wire [5:0] celloutsig_0_4z;
  wire [10:0] celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire [7:0] celloutsig_1_11z;
  wire [21:0] celloutsig_1_14z;
  wire [3:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [16:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = !(celloutsig_1_17z[0] ? celloutsig_1_6z : celloutsig_1_7z[3]);
  assign celloutsig_1_1z = in_data[185] | _03_;
  assign celloutsig_1_6z = celloutsig_1_2z[1] | celloutsig_1_2z[2];
  assign celloutsig_0_10z = celloutsig_0_0z | celloutsig_0_5z[10];
  reg [12:0] _13_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _13_ <= 13'h0000;
    else _13_ <= in_data[160:148];
  assign { _04_[12:5], _03_, _04_[3:0] } = _13_;
  reg [30:0] _14_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _14_ <= 31'h00000000;
    else _14_ <= { in_data[179:160], celloutsig_1_2z, celloutsig_1_3z };
  assign { _05_[30:26], _00_, _05_[24:0] } = _14_;
  reg [20:0] _15_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _15_ <= 21'h000000;
    else _15_ <= { celloutsig_0_16z[9:5], celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_4z };
  assign { _06_[20:8], _01_, _06_[6:0] } = _15_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _07_ <= 8'h00;
    else _07_ <= { celloutsig_0_4z[5:1], celloutsig_0_19z };
  reg [5:0] _17_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _17_ <= 6'h00;
    else _17_ <= _06_[16:11];
  assign { _08_[5], _02_, _08_[3:0] } = _17_;
  assign celloutsig_0_8z = celloutsig_0_7z[4:2] & celloutsig_0_7z[4:2];
  assign celloutsig_1_3z = { _04_[10:5], _03_, _04_[3] } / { 1'h1, in_data[117:111] };
  assign celloutsig_1_19z = { celloutsig_1_11z[6:4], celloutsig_1_1z } / { 1'h1, celloutsig_1_14z[16:14] };
  assign celloutsig_0_18z = { 1'h0, celloutsig_0_8z } / { 1'h1, celloutsig_0_4z[4], celloutsig_0_1z, celloutsig_0_14z };
  assign celloutsig_0_1z = in_data[54:50] >= in_data[21:17];
  assign celloutsig_0_0z = in_data[23:10] > in_data[58:45];
  assign celloutsig_1_9z = { _05_[28:26], _00_, _05_[24:19], celloutsig_1_3z } > { celloutsig_1_4z[0], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_9z = { celloutsig_0_7z[0], celloutsig_0_3z } % { 1'h1, celloutsig_0_5z[9:6] };
  assign celloutsig_0_16z = { in_data[8:6], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_5z[10:6], 6'h00 } % { 1'h1, celloutsig_0_2z[3:0], celloutsig_0_5z[10:6], 6'h00, celloutsig_0_6z[8:4], 4'h0 };
  assign celloutsig_1_11z = { celloutsig_1_8z[14:8], celloutsig_1_1z } * celloutsig_1_8z[12:5];
  assign celloutsig_1_14z[21:8] = in_data[112] ? { in_data[113], 1'h1, in_data[111:101], celloutsig_1_1z } : { in_data[152:147], celloutsig_1_11z };
  assign celloutsig_0_19z = celloutsig_0_9z[0] ? celloutsig_0_18z[3:1] : { celloutsig_0_16z[1:0], celloutsig_0_10z };
  assign celloutsig_0_14z = { celloutsig_0_5z[8:7], celloutsig_0_10z } != celloutsig_0_4z[2:0];
  assign celloutsig_0_4z = ~ { celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_41z = ~ { _08_[5], _02_, _08_[3:0] };
  assign celloutsig_0_3z = celloutsig_0_2z[3:0] >> in_data[90:87];
  assign celloutsig_1_7z = { celloutsig_1_3z[0], celloutsig_1_2z } <<< { celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_4z = { celloutsig_1_1z, celloutsig_1_3z } >>> in_data[149:141];
  assign celloutsig_0_7z = { celloutsig_0_1z, celloutsig_0_2z } >>> in_data[31:26];
  assign celloutsig_0_2z = { in_data[56:54], celloutsig_0_1z, celloutsig_0_1z } >>> { in_data[81], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_8z = in_data[166:150] ~^ { celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_17z = { celloutsig_1_8z[10:8], celloutsig_1_9z } ~^ celloutsig_1_7z;
  assign celloutsig_1_2z = { _04_[5], _03_, _04_[3] } ^ { _04_[0], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_5z[10:6] = in_data[53:49] ^ { celloutsig_0_2z[0], celloutsig_0_3z };
  assign out_data[4:1] = celloutsig_0_16z[9:6] ^ _07_[4:1];
  assign celloutsig_0_6z[8:4] = celloutsig_0_5z[10:6] & { celloutsig_0_4z[3:1], celloutsig_0_2z[4:3] };
  assign _04_[4] = _03_;
  assign _05_[25] = _00_;
  assign _06_[7] = _01_;
  assign _08_[4] = _02_;
  assign celloutsig_0_5z[5:0] = 6'h00;
  assign celloutsig_0_6z[3:0] = 4'h0;
  assign celloutsig_1_14z[7:0] = celloutsig_1_11z;
  assign { out_data[128], out_data[99:96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z, 1'h0 };
endmodule
