
5. Printing statistics.

=== $paramod$787b2b116888960e7723a738800dc0d62f27a28e\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:           1549
   Number of public wires:           9
   Number of public wire bits:     623
   Number of memories:               1
   Number of memory bits:          612
   Number of processes:              0
   Number of cells:                 12
     $dffe_153                       2
     $memrd                          2
     $memwr_v2                       2
     $mux_1                          2
     $mux_153                        2
     $mux_4                          2

=== arSRLFIFO_c ===

   Number of wires:                 18
   Number of wire bits:            323
   Number of public wires:          18
   Number of public wire bits:     323
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     generic_fifo_sc_c               1

=== generic_fifo_sc_c ===

   Number of wires:                 94
   Number of wire bits:            890
   Number of public wires:          28
   Number of public wire bits:     808
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add_4                          3
     $add_5                          2
     $eq_4                           4
     $ge_32                          2
     $le_32                          2
     $logic_and_1                   25
     $logic_not_1                    5
     $lt_32                          2
     $mux_1                         12
     $mux_5                          2
     $ne_4                           3
     $not_1                          1
     $or_1                           2
     $or_2                           1
     $paramod$787b2b116888960e7723a738800dc0d62f27a28e\dual_port_ram      1
     $reduce_bool_2                  7
     $reduce_or_2                    1
     $sdffe_1                        6
     $sdffe_4                        2
     $sdffe_5                        1

=== design hierarchy ===

   arSRLFIFO_c                       1
     generic_fifo_sc_c               1
       $paramod$787b2b116888960e7723a738800dc0d62f27a28e\dual_port_ram      1

   Number of wires:                129
   Number of wire bits:           2762
   Number of public wires:          55
   Number of public wire bits:    1754
   Number of memories:               1
   Number of memory bits:          612
   Number of processes:              0
   Number of cells:                 95
     $add_4                          3
     $add_5                          2
     $dffe_153                       2
     $eq_4                           4
     $ge_32                          2
     $le_32                          2
     $logic_and_1                   25
     $logic_not_1                    5
     $lt_32                          2
     $memrd                          2
     $memwr_v2                       2
     $mux_1                         14
     $mux_153                        2
     $mux_4                          2
     $mux_5                          2
     $ne_4                           3
     $not_1                          1
     $or_1                           2
     $or_2                           1
     $reduce_bool_2                  7
     $reduce_or_2                    1
     $sdffe_1                        6
     $sdffe_4                        2
     $sdffe_5                        1

