<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv</a>
time_elapsed: 0.096s
</pre>
<pre class="log">

%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:3</a>: Unsupported: SystemVerilog 2009 reserved word not implemented: &#39;let&#39;
  let x = a || b;
  ^~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:3</a>: syntax error, unexpected &#39;=&#39;, expecting IDENTIFIER
  let x = a || b;
        ^
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:4</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;sequence&#39;
  sequence s;
  ^~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:6</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endsequence&#39;
  endsequence : s
  ^~~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:12</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;sequence&#39;
  sequence s;
  ^~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:12</a>: syntax error, unexpected &#39;;&#39;, expecting IDENTIFIER
  sequence s;
            ^
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:14</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endsequence&#39;
  endsequence : s
  ^~~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:25</a>: Unsupported: SystemVerilog 2009 reserved word not implemented: &#39;let&#39;
      let my_let(x) = !x || b &amp;&amp; c[i];
      ^~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:25</a>: syntax error, unexpected &#39;(&#39;, expecting IDENTIFIER
      let my_let(x) = !x || b &amp;&amp; c[i];
                 ^
%Warning-ENDLABEL: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:29</a>: End label &#39;m&#39; does not match begin label &#39;top&#39;
endmodule : m
            ^
                   ... Use &#34;/* verilator lint_off ENDLABEL */&#34; and lint_on around source to disable this message.
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-36" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:36</a>: Unsupported: SystemVerilog 2009 reserved word not implemented: &#39;let&#39;
  let ones_match(bits x, y) = x == y;
  ^~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-36" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:36</a>: syntax error, unexpected &#39;(&#39;, expecting IDENTIFIER
  let ones_match(bits x, y) = x == y;
                 ^~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:37</a>: Unsupported: SystemVerilog 2009 reserved word not implemented: &#39;let&#39;
  let same(logic x, y) = x === y;
  ^~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html#l-41" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv:41</a>: syntax error, unexpected property
  property toggles(bit x, y);
  ^~~~~~~~
%Error: Exiting due to 13 error(s)
        ... See the manual and http://www.veripool.org/verilator for more assistance.
%Error: Command Failed /home/travis/miniconda/envs/sv-test-env/bin/verilator_bin -Wno-fatal --cc -I/home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p295.sv</a>

</pre>
</body>