[{"DBLP title": "Large pages and lightweight memory management in virtualized environments: can you have it both ways?", "DBLP authors": ["Binh Pham", "J\u00e1n Vesel\u00fd", "Gabriel H. Loh", "Abhishek Bhattacharjee"], "year": 2015, "MAG papers": [{"PaperId": 2238595726, "PaperTitle": "large pages and lightweight memory management in virtualized environments can you have it both ways", "Year": 2015, "CitationCount": 77, "EstimatedCitation": 102, "Affiliations": {"rutgers university": 3.0, "advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "Exploiting commutativity to reduce the cost of updates to shared data in cache-coherent systems.", "DBLP authors": ["Guowei Zhang", "Webb Horn", "Daniel S\u00e1nchez"], "year": 2015, "MAG papers": [{"PaperId": 2238800873, "PaperTitle": "exploiting commutativity to reduce the cost of updates to shared data in cache coherent systems", "Year": 2015, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"massachusetts institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "CCICheck: using \u00b5hb graphs to verify the coherence-consistency interface.", "DBLP authors": ["Yatin A. Manerkar", "Daniel Lustig", "Michael Pellauer", "Margaret Martonosi"], "year": 2015, "MAG papers": [{"PaperId": 2234646418, "PaperTitle": "ccicheck using \u00b5hb graphs to verify the coherence consistency interface", "Year": 2015, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"princeton university": 3.0, "nvidia": 1.0}}], "source": "ES"}, {"DBLP title": "HyComp: a hybrid cache compression method for selection of data-type-specific compression methods.", "DBLP authors": ["Angelos Arelakis", "Fredrik Dahlgren", "Per Stenstr\u00f6m"], "year": 2015, "MAG papers": [{"PaperId": 2236479978, "PaperTitle": "hycomp a hybrid cache compression method for selection of data type specific compression methods", "Year": 2015, "CitationCount": 36, "EstimatedCitation": 60, "Affiliations": {"chalmers university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Doppelg\u00e4nger: a cache for approximate computing.", "DBLP authors": ["Joshua San Miguel", "Jorge Albericio", "Andreas Moshovos", "Natalie D. Enright Jerger"], "year": 2015, "MAG papers": [], "source": null}, {"DBLP title": "The application slowdown model: quantifying and controlling the impact of inter-application interference at shared caches and main memory.", "DBLP authors": ["Lavanya Subramanian", "Vivek Seshadri", "Arnab Ghosh", "Samira Manabi Khan", "Onur Mutlu"], "year": 2015, "MAG papers": [{"PaperId": 2234128234, "PaperTitle": "the application slowdown model quantifying and controlling the impact of inter application interference at shared caches and main memory", "Year": 2015, "CitationCount": 115, "EstimatedCitation": 187, "Affiliations": {"carnegie mellon university": 5.0}}], "source": "ES"}, {"DBLP title": "MORC: a manycore-oriented compressed cache.", "DBLP authors": ["Tri Minh Nguyen", "David Wentzlaff"], "year": 2015, "MAG papers": [{"PaperId": 2236255814, "PaperTitle": "morc a manycore oriented compressed cache", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"princeton university": 2.0}}], "source": "ES"}, {"DBLP title": "Avoiding information leakage in the memory controller with fixed service policies.", "DBLP authors": ["Ali Shafiee", "Akhila Gundu", "Manjunath Shevgoor", "Rajeev Balasubramonian", "Mohit Tiwari"], "year": 2015, "MAG papers": [{"PaperId": 2239632431, "PaperTitle": "avoiding information leakage in the memory controller with fixed service policies", "Year": 2015, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of utah": 4.0, "university of texas at austin": 1.0}}], "source": "ES"}, {"DBLP title": "Fork path: improving efficiency of ORAM by removing redundant memory accesses.", "DBLP authors": ["Xian Zhang", "Guangyu Sun", "Chao Zhang", "Weiqi Zhang", "Yun Liang", "Tao Wang", "Yiran Chen", "Jia Di"], "year": 2015, "MAG papers": [{"PaperId": 2238694998, "PaperTitle": "fork path improving efficiency of oram by removing redundant memory accesses", "Year": 2015, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"peking university": 6.0, "university of pittsburgh": 1.0, "university of arkansas": 1.0}}], "source": "ES"}, {"DBLP title": "Locking down insecure indirection with hardware-based control-data isolation.", "DBLP authors": ["William Arthur", "Sahil Madeka", "Reetuparna Das", "Todd M. Austin"], "year": 2015, "MAG papers": [{"PaperId": 2235158524, "PaperTitle": "locking down insecure indirection with hardware based control data isolation", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of michigan": 4.0}}], "source": "ES"}, {"DBLP title": "Authenticache: harnessing cache ECC for system authentication.", "DBLP authors": ["Anys Bacha", "Radu Teodorescu"], "year": 2015, "MAG papers": [{"PaperId": 2237177896, "PaperTitle": "authenticache harnessing cache ecc for system authentication", "Year": 2015, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"ohio state university": 2.0}}], "source": "ES"}, {"DBLP title": "Efficiently prefetching complex address patterns.", "DBLP authors": ["Manjunath Shevgoor", "Sahil Koladiya", "Rajeev Balasubramonian", "Chris Wilkerson", "Seth H. Pugsley", "Zeshan Chishti"], "year": 2015, "MAG papers": [{"PaperId": 2234679013, "PaperTitle": "efficiently prefetching complex address patterns", "Year": 2015, "CitationCount": 68, "EstimatedCitation": 116, "Affiliations": {"intel": 3.0, "university of utah": 3.0}}], "source": "ES"}, {"DBLP title": "Self-contained, accurate precomputation prefetching.", "DBLP authors": ["Islam Atta", "Xin Tong", "Vijayalakshmi Srinivasan", "Ioana Baldini", "Andreas Moshovos"], "year": 2015, "MAG papers": [{"PaperId": 2237820244, "PaperTitle": "self contained accurate precomputation prefetching", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"ibm": 2.0, "university of toronto": 3.0}}], "source": "ES"}, {"DBLP title": "Confluence: unified instruction supply for scale-out servers.", "DBLP authors": ["Cansu Kaynak", "Boris Grot", "Babak Falsafi"], "year": 2015, "MAG papers": [{"PaperId": 2234863406, "PaperTitle": "confluence unified instruction supply for scale out servers", "Year": 2015, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"ecole polytechnique federale de lausanne": 2.0, "university of edinburgh": 1.0}}], "source": "ES"}, {"DBLP title": "IMP: indirect memory prefetcher.", "DBLP authors": ["Xiangyao Yu", "Christopher J. Hughes", "Nadathur Satish", "Srinivas Devadas"], "year": 2015, "MAG papers": [{"PaperId": 2234355962, "PaperTitle": "imp indirect memory prefetcher", "Year": 2015, "CitationCount": 79, "EstimatedCitation": 110, "Affiliations": {"massachusetts institute of technology": 2.0, "intel": 2.0}}], "source": "ES"}, {"DBLP title": "DeSC: decoupled supply-compute communication management for heterogeneous architectures.", "DBLP authors": ["Tae Jun Ham", "Juan L. Arag\u00f3n", "Margaret Martonosi"], "year": 2015, "MAG papers": [{"PaperId": 2239894058, "PaperTitle": "desc decoupled supply compute communication management for heterogeneous architectures", "Year": 2015, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"princeton university": 2.0, "university of murcia": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient warp execution in presence of divergence with collaborative context collection.", "DBLP authors": ["Farzad Khorasani", "Rajiv Gupta", "Laxmi N. Bhuyan"], "year": 2015, "MAG papers": [{"PaperId": 2236252626, "PaperTitle": "efficient warp execution in presence of divergence with collaborative context collection", "Year": 2015, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"university of california riverside": 3.0}}], "source": "ES"}, {"DBLP title": "Control flow coalescing on a hybrid dataflow/von Neumann GPGPU.", "DBLP authors": ["Dani Voitsechov", "Yoav Etsion"], "year": 2015, "MAG papers": [{"PaperId": 2237622290, "PaperTitle": "control flow coalescing on a hybrid dataflow von neumann gpgpu", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"technion israel institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "A scalable architecture for ordered parallelism.", "DBLP authors": ["Mark C. Jeffrey", "Suvinay Subramanian", "Cong Yan", "Joel S. Emer", "Daniel S\u00e1nchez"], "year": 2015, "MAG papers": [{"PaperId": 2235134718, "PaperTitle": "a scalable architecture for ordered parallelism", "Year": 2015, "CitationCount": 42, "EstimatedCitation": 80, "Affiliations": {"massachusetts institute of technology": 4.0, "nvidia": 1.0}}], "source": "ES"}, {"DBLP title": "More is less: improving the energy efficiency of data movement via opportunistic use of sparse codes.", "DBLP authors": ["Yanwei Song", "Engin Ipek"], "year": 2015, "MAG papers": [{"PaperId": 2239143684, "PaperTitle": "more is less improving the energy efficiency of data movement via opportunistic use of sparse codes", "Year": 2015, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of rochester": 2.0}}], "source": "ES"}, {"DBLP title": "Improving DRAM latency with dynamic asymmetric subarray.", "DBLP authors": ["Shih-Lien Lu", "Ying-Chen Lin", "Chia-Lin Yang"], "year": 2015, "MAG papers": [{"PaperId": 2238633138, "PaperTitle": "improving dram latency with dynamic asymmetric subarray", "Year": 2015, "CitationCount": 44, "EstimatedCitation": 67, "Affiliations": {"national taiwan university": 2.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Gather-scatter DRAM: in-DRAM address translation to improve the spatial locality of non-unit strided accesses.", "DBLP authors": ["Vivek Seshadri", "Thomas Mullins", "Amirali Boroumand", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry"], "year": 2015, "MAG papers": [{"PaperId": 2233523872, "PaperTitle": "gather scatter dram in dram address translation to improve the spatial locality of non unit strided accesses", "Year": 2015, "CitationCount": 110, "EstimatedCitation": 121, "Affiliations": {"carnegie mellon university": 6.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "The CRISP performance model for dynamic voltage and frequency scaling in a GPGPU.", "DBLP authors": ["Rajib Nath", "Dean M. Tullsen"], "year": 2015, "MAG papers": [{"PaperId": 2233640613, "PaperTitle": "the crisp performance model for dynamic voltage and frequency scaling in a gpgpu", "Year": 2015, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "Safe limits on voltage reduction efficiency in GPUs: a direct measurement approach.", "DBLP authors": ["Jingwen Leng", "Alper Buyuktosunoglu", "Ramon Bertran", "Pradip Bose", "Vijay Janapa Reddi"], "year": 2015, "MAG papers": [{"PaperId": 2235375535, "PaperTitle": "safe limits on voltage reduction efficiency in gpus a direct measurement approach", "Year": 2015, "CitationCount": 56, "EstimatedCitation": 82, "Affiliations": {"ibm": 3.0, "university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "Adaptive guardband scheduling to improve system-level efficiency of the POWER7+.", "DBLP authors": ["Yazhou Zu", "Charles R. Lefurgy", "Jingwen Leng", "Matthew Halpern", "Michael S. Floyd", "Vijay Janapa Reddi"], "year": 2015, "MAG papers": [{"PaperId": 2234633824, "PaperTitle": "adaptive guardband scheduling to improve system level efficiency of the power7", "Year": 2015, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"ibm": 2.0, "university of texas at austin": 4.0}}], "source": "ES"}, {"DBLP title": "DynaMOS: dynamic schedule migration for heterogeneous cores.", "DBLP authors": ["Shruti Padmanabha", "Andrew Lukefahr", "Reetuparna Das", "Scott A. Mahlke"], "year": 2015, "MAG papers": [{"PaperId": 2239947352, "PaperTitle": "dynamos dynamic schedule migration for heterogeneous cores", "Year": 2015, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of michigan": 4.0}}], "source": "ES"}, {"DBLP title": "Long term parking (LTP): criticality-aware resource allocation in OOO processors.", "DBLP authors": ["Andreas Sembrant", "Trevor E. Carlson", "Erik Hagersten", "David Black-Schaffer", "Arthur Perais", "Andr\u00e9 Seznec", "Pierre Michaud"], "year": 2015, "MAG papers": [{"PaperId": 2238100542, "PaperTitle": "long term parking ltp criticality aware resource allocation in ooo processors", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"uppsala university": 4.0, "french institute for research in computer science and automation": 3.0}}], "source": "ES"}, {"DBLP title": "The inner most loop iteration counter: a new dimension in branch history.", "DBLP authors": ["Andr\u00e9 Seznec", "Joshua San Miguel", "Jorge Albericio"], "year": 2015, "MAG papers": [{"PaperId": 2239944591, "PaperTitle": "the inner most loop iteration counter a new dimension in branch history", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of toronto": 2.0}}], "source": "ES"}, {"DBLP title": "Filtered runahead execution with a runahead buffer.", "DBLP authors": ["Milad Hashemi", "Yale N. Patt"], "year": 2015, "MAG papers": [{"PaperId": 2237666531, "PaperTitle": "filtered runahead execution with a runahead buffer", "Year": 2015, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "Bungee jumps: accelerating indirect branches through HW/SW co-design.", "DBLP authors": ["Daniel S. McFarlin", "Craig B. Zilles"], "year": 2015, "MAG papers": [{"PaperId": 2236110319, "PaperTitle": "bungee jumps accelerating indirect branches through hw sw co design", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"carnegie mellon university": 1.0, "university of illinois at urbana champaign": 1.0}}], "source": "ES"}, {"DBLP title": "SAWS: synchronization aware GPGPU warp scheduling for multiple independent warp schedulers.", "DBLP authors": ["Jiwei Liu", "Jun Yang", "Rami G. Melhem"], "year": 2015, "MAG papers": [{"PaperId": 2235785597, "PaperTitle": "saws synchronization aware gpgpu warp scheduling for multiple independent warp schedulers", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of pittsburgh": 3.0}}], "source": "ES"}, {"DBLP title": "Enabling coordinated register allocation and thread-level parallelism optimization for GPUs.", "DBLP authors": ["Xiaolong Xie", "Yun Liang", "Xiuhong Li", "Yudong Wu", "Guangyu Sun", "Tao Wang", "Dongrui Fan"], "year": 2015, "MAG papers": [{"PaperId": 2232645663, "PaperTitle": "enabling coordinated register allocation and thread level parallelism optimization for gpus", "Year": 2015, "CitationCount": 55, "EstimatedCitation": 71, "Affiliations": {"peking university": 6.0, "chinese academy of sciences": 1.0}}], "source": "ES"}, {"DBLP title": "Free launch: optimizing GPU dynamic kernel launches through thread reuse.", "DBLP authors": ["Guoyang Chen", "Xipeng Shen"], "year": 2015, "MAG papers": [{"PaperId": 2238700765, "PaperTitle": "free launch optimizing gpu dynamic kernel launches through thread reuse", "Year": 2015, "CitationCount": 41, "EstimatedCitation": 59, "Affiliations": {"north carolina state university": 2.0}}], "source": "ES"}, {"DBLP title": "GPU register file virtualization.", "DBLP authors": ["Hyeran Jeon", "Gokul Subramanian Ravi", "Nam Sung Kim", "Murali Annavaram"], "year": 2015, "MAG papers": [{"PaperId": 2238992335, "PaperTitle": "gpu register file virtualization", "Year": 2015, "CitationCount": 58, "EstimatedCitation": 93, "Affiliations": {"university of illinois at urbana champaign": 1.0, "san jose state university": 1.0, "university of southern california": 1.0, "university of wisconsin madison": 1.0}}], "source": "ES"}, {"DBLP title": "WarpPool: sharing requests with inter-warp coalescing for throughput processors.", "DBLP authors": ["John Kloosterman", "Jonathan Beaumont", "Mick Wollman", "Ankit Sethia", "Ronald G. Dreslinski", "Trevor N. Mudge", "Scott A. Mahlke"], "year": 2015, "MAG papers": [{"PaperId": 2235724720, "PaperTitle": "warppool sharing requests with inter warp coalescing for throughput processors", "Year": 2015, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"university of michigan": 7.0}}], "source": "ES"}, {"DBLP title": "Ultra-low power render-based collision detection for CPU/GPU systems.", "DBLP authors": ["Enrique de Lucas", "Pedro Marcuello", "Joan-Manuel Parcerisa", "Antonio Gonz\u00e1lez"], "year": 2015, "MAG papers": [{"PaperId": 2234881123, "PaperTitle": "ultra low power render based collision detection for cpu gpu systems", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"polytechnic university of catalonia": 3.0, "broadcom": 1.0}}], "source": "ES"}, {"DBLP title": "Execution time prediction for energy-efficient hardware accelerators.", "DBLP authors": ["Tao Chen", "Alexander Rucker", "G. Edward Suh"], "year": 2015, "MAG papers": [{"PaperId": 2237339430, "PaperTitle": "execution time prediction for energy efficient hardware accelerators", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"cornell university": 3.0}}], "source": "ES"}, {"DBLP title": "Border control: sandboxing accelerators.", "DBLP authors": ["Lena E. Olson", "Jason Power", "Mark D. Hill", "David A. Wood"], "year": 2015, "MAG papers": [{"PaperId": 2233520879, "PaperTitle": "border control sandboxing accelerators", "Year": 2015, "CitationCount": 38, "EstimatedCitation": 59, "Affiliations": {"university of wisconsin madison": 4.0}}], "source": "ES"}, {"DBLP title": "Neural acceleration for GPU throughput processors.", "DBLP authors": ["Amir Yazdanbakhsh", "Jongse Park", "Hardik Sharma", "Pejman Lotfi-Kamran", "Hadi Esmaeilzadeh"], "year": 2015, "MAG papers": [{"PaperId": 2233797083, "PaperTitle": "neural acceleration for gpu throughput processors", "Year": 2015, "CitationCount": 70, "EstimatedCitation": 105, "Affiliations": {"georgia institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Neuromorphic accelerators: a comparison between neuroscience and machine-learning approaches.", "DBLP authors": ["Zidong Du", "Daniel D. Ben-Dayan Rubin", "Yunji Chen", "Liqiang He", "Tianshi Chen", "Lei Zhang", "Chengyong Wu", "Olivier Temam"], "year": 2015, "MAG papers": [{"PaperId": 2237922334, "PaperTitle": "neuromorphic accelerators a comparison between neuroscience and machine learning approaches", "Year": 2015, "CitationCount": 63, "EstimatedCitation": 80, "Affiliations": {"french institute for research in computer science and automation": 1.0, "inner mongolia university": 1.0, "chinese academy of sciences": 5.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Prediction-guided performance-energy trade-off for interactive applications.", "DBLP authors": ["Daniel Lo", "Taejoon Song", "G. Edward Suh"], "year": 2015, "MAG papers": [{"PaperId": 2236177250, "PaperTitle": "prediction guided performance energy trade off for interactive applications", "Year": 2015, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"cornell university": 3.0}}], "source": "ES"}, {"DBLP title": "Architecture-aware automatic computation offload for native applications.", "DBLP authors": ["Gwangmu Lee", "Hyunjoon Park", "Seonyeong Heo", "Kyung-Ah Chang", "Hyogun Lee", "Hanjun Kim"], "year": 2015, "MAG papers": [{"PaperId": 2239792497, "PaperTitle": "architecture aware automatic computation offload for native applications", "Year": 2015, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"pohang university of science and technology": 4.0, "samsung": 2.0}}], "source": "ES"}, {"DBLP title": "Fast support for unstructured data processing: the unified automata processor.", "DBLP authors": ["Yuanwei Fang", "Tung Thanh Hoang", "Michela Becchi", "Andrew A. Chien"], "year": 2015, "MAG papers": [{"PaperId": 2236895266, "PaperTitle": "fast support for unstructured data processing the unified automata processor", "Year": 2015, "CitationCount": 44, "EstimatedCitation": 65, "Affiliations": {"university of chicago": 3.0, "university of missouri": 1.0}}], "source": "ES"}, {"DBLP title": "Enabling interposer-based disintegration of multi-core processors.", "DBLP authors": ["Ajaykumar Kannan", "Natalie D. Enright Jerger", "Gabriel H. Loh"], "year": 2015, "MAG papers": [{"PaperId": 2234584938, "PaperTitle": "enabling interposer based disintegration of multi core processors", "Year": 2015, "CitationCount": 81, "EstimatedCitation": 108, "Affiliations": {"university of toronto": 2.0, "advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "DCS: a fast and scalable device-centric server architecture.", "DBLP authors": ["Jaehyung Ahn", "Dongup Kwon", "Youngsok Kim", "Mohammadamin Ajdari", "Jaewon Lee", "Jangwoo Kim"], "year": 2015, "MAG papers": [{"PaperId": 2235673048, "PaperTitle": "dcs a fast and scalable device centric server architecture", "Year": 2015, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"pohang university of science and technology": 6.0}}, {"PaperId": 3212960269, "PaperTitle": "dcs a fast and scalable device centric server architecture", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Modeling the implications of DRAM failures and protection techniques on datacenter TCO.", "DBLP authors": ["Panagiota Nikolaou", "Yiannakis Sazeides", "Lorena Ndreu", "Marios Kleanthous"], "year": 2015, "MAG papers": [{"PaperId": 2234482445, "PaperTitle": "modeling the implications of dram failures and protection techniques on datacenter tco", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of cyprus": 3.0}}], "source": "ES"}, {"DBLP title": "TimeTrader: exploiting latency tail to save datacenter energy for online search.", "DBLP authors": ["Balajee Vamanan", "Hamza Bin Sohail", "Jahangir Hasan", "T. N. Vijaykumar"], "year": 2015, "MAG papers": [{"PaperId": 2236373029, "PaperTitle": "timetrader exploiting latency tail to save datacenter energy for online search", "Year": 2015, "CitationCount": 41, "EstimatedCitation": 57, "Affiliations": {"purdue university": 3.0, "google": 1.0}}], "source": "ES"}, {"DBLP title": "Rubik: fast analytical power management for latency-critical systems.", "DBLP authors": ["Harshad Kasture", "Davide B. Bartolini", "Nathan Beckmann", "Daniel S\u00e1nchez"], "year": 2015, "MAG papers": [{"PaperId": 2235495043, "PaperTitle": "rubik fast analytical power management for latency critical systems", "Year": 2015, "CitationCount": 87, "EstimatedCitation": 129, "Affiliations": {"massachusetts institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "CLEAN-ECC: high reliability ECC for adaptive granularity memory system.", "DBLP authors": ["Seong-Lyong Gong", "Minsoo Rhu", "Jungrae Kim", "Jinsuk Chung", "Mattan Erez"], "year": 2015, "MAG papers": [{"PaperId": 2238285554, "PaperTitle": "clean ecc high reliability ecc for adaptive granularity memory system", "Year": 2015, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of texas at austin": 4.0, "nvidia": 1.0}}], "source": "ES"}, {"DBLP title": "vCache: architectural support for transparent and isolated virtual LLCs in virtualized environments.", "DBLP authors": ["Daehoon Kim", "Hwanju Kim", "Nam Sung Kim", "Jaehyuk Huh"], "year": 2015, "MAG papers": [{"PaperId": 2235848973, "PaperTitle": "vcache architectural support for transparent and isolated virtual llcs in virtualized environments", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"kaist": 1.0, "university of illinois at urbana champaign": 2.0, "university of cambridge": 1.0}}], "source": "ES"}, {"DBLP title": "An integrated concurrency and core-ISA architectural envelope definition, and test oracle, for IBM POWER multiprocessors.", "DBLP authors": ["Kathryn E. Gray", "Gabriel Kerneis", "Dominic P. Mulligan", "Christopher Pulte", "Susmit Sarkar", "Peter Sewell"], "year": 2015, "MAG papers": [{"PaperId": 2235853928, "PaperTitle": "an integrated concurrency and core isa architectural envelope definition and test oracle for ibm power multiprocessors", "Year": 2015, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of cambridge": 5.0, "university of st andrews": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient GPU synchronization without scopes: saying no to complex consistency models.", "DBLP authors": ["Matthew D. Sinclair", "Johnathan Alsop", "Sarita V. Adve"], "year": 2015, "MAG papers": [{"PaperId": 2236227338, "PaperTitle": "efficient gpu synchronization without scopes saying no to complex consistency models", "Year": 2015, "CitationCount": 41, "EstimatedCitation": 63, "Affiliations": {"university of illinois at urbana champaign": 3.0}}], "source": "ES"}, {"DBLP title": "Efficient persist barriers for multicores.", "DBLP authors": ["Arpit Joshi", "Vijay Nagarajan", "Marcelo Cintra", "Stratis Viglas"], "year": 2015, "MAG papers": [{"PaperId": 2220914167, "PaperTitle": "efficient persist barriers for multicores", "Year": 2015, "CitationCount": 69, "EstimatedCitation": 114, "Affiliations": {"university of edinburgh": 3.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "ThyNVM: enabling software-transparent crash consistency in persistent memory systems.", "DBLP authors": ["Jinglei Ren", "Jishen Zhao", "Samira Manabi Khan", "Jongmoo Choi", "Yongwei Wu", "Onur Mutlu"], "year": 2015, "MAG papers": [{"PaperId": 2234174598, "PaperTitle": "thynvm enabling software transparent crash consistency in persistent memory systems", "Year": 2015, "CitationCount": 126, "EstimatedCitation": 168, "Affiliations": {"university of california santa cruz": 1.0, "carnegie mellon university": 2.0, "tsinghua university": 2.0, "dankook university": 1.0}}], "source": "ES"}, {"DBLP title": "Coherence domain restriction on large scale systems.", "DBLP authors": ["Yaosheng Fu", "Tri Minh Nguyen", "David Wentzlaff"], "year": 2015, "MAG papers": [{"PaperId": 2239360558, "PaperTitle": "coherence domain restriction on large scale systems", "Year": 2015, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"princeton university": 3.0}}], "source": "ES"}, {"DBLP title": "Efficiently enforcing strong memory ordering in GPUs.", "DBLP authors": ["Abhayendra Singh", "Shaizeen Aga", "Satish Narayanasamy"], "year": 2015, "MAG papers": [{"PaperId": 2237082146, "PaperTitle": "efficiently enforcing strong memory ordering in gpus", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of michigan": 3.0}}], "source": "ES"}, {"DBLP title": "Characterizing, modeling, and improving the QoE of mobile devices with low battery level.", "DBLP authors": ["Kaige Yan", "Xingyao Zhang", "Xin Fu"], "year": 2015, "MAG papers": [{"PaperId": 2234369781, "PaperTitle": "characterizing modeling and improving the qoe of mobile devices with low battery level", "Year": 2015, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of houston": 3.0}}], "source": "ES"}, {"DBLP title": "Cross-architecture performance prediction (XAPP) using CPU code to predict GPU performance.", "DBLP authors": ["Newsha Ardalani", "Clint Lestourgeon", "Karthikeyan Sankaralingam", "Xiaojin Zhu"], "year": 2015, "MAG papers": [{"PaperId": 2239144794, "PaperTitle": "cross architecture performance prediction xapp using cpu code to predict gpu performance", "Year": 2015, "CitationCount": 62, "EstimatedCitation": 92, "Affiliations": {"university of wisconsin madison": 4.0}}], "source": "ES"}, {"DBLP title": "A fast and accurate analytical technique to compute the AVF of sequential bits in a processor.", "DBLP authors": ["Steven Raasch", "Arijit Biswas", "Jon Stephan", "Paul Racunas", "Joel S. Emer"], "year": 2015, "MAG papers": [{"PaperId": 2234891566, "PaperTitle": "a fast and accurate analytical technique to compute the avf of sequential bits in a processor", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"nvidia": 2.0, "intel": 3.0}}], "source": "ES"}, {"DBLP title": "Enabling portable energy efficiency with memory accelerated library.", "DBLP authors": ["Qi Guo", "Tze Meng Low", "Nikolaos Alachiotis", "Berkin Akin", "Larry T. Pileggi", "James C. Hoe", "Franz Franchetti"], "year": 2015, "MAG papers": [{"PaperId": 2239446053, "PaperTitle": "enabling portable energy efficiency with memory accelerated library", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"carnegie mellon university": 7.0}}], "source": "ES"}, {"DBLP title": "Microarchitectural implications of event-driven server-side web applications.", "DBLP authors": ["Yuhao Zhu", "Daniel Richins", "Matthew Halpern", "Vijay Janapa Reddi"], "year": 2015, "MAG papers": [{"PaperId": 2233205172, "PaperTitle": "microarchitectural implications of event driven server side web applications", "Year": 2015, "CitationCount": 33, "EstimatedCitation": 58, "Affiliations": {"university of texas at austin": 4.0}}], "source": "ES"}]