\doxysection{t\+\_\+flip\+\_\+flop Entity Reference}
\hypertarget{classt__flip__flop}{}\label{classt__flip__flop}\index{t\_flip\_flop@{t\_flip\_flop}}
Inheritance diagram for t\+\_\+flip\+\_\+flop\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=4.210526cm]{d9/d9c/classt__flip__flop}
\end{center}
\end{figure}
\doxysubsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classt__flip__flop_1_1behavioral}{t\+\_\+flip\+\_\+flop.\+behavioral}} architecture
\end{DoxyCompactItemize}
\doxysubsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classt__flip__flop_a0a6af6eef40212dbaf130d57ce711256}{ieee}} 
\end{DoxyCompactItemize}
\doxysubsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classt__flip__flop_acd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}}   
\item 
\mbox{\hyperlink{classt__flip__flop_a2edc34402b573437d5f25fa90ba4013e}{numeric\+\_\+std}}   
\end{DoxyCompactItemize}
\doxysubsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classt__flip__flop_ac7d2714e799fc3b1af36d5ebbc3c3564}{clock}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Clock input. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classt__flip__flop_a108f6801ba4104063b9d5f9286194302}{reset}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Reset input. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classt__flip__flop_a42a99498afd865037c3c1ecfc796f8c4}{en}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Enable signal. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classt__flip__flop_af9ee43f31713f50dd9ce7539ff05528e}{q\+\_\+in}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Parallel load input. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classt__flip__flop_a8228f784cce74e4e4f25ca91de3d71b5}{load}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Load signal. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classt__flip__flop_a9a2435598d86e246a9a61de35350938b}{q}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Output of the flip-\/flop. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
T Flip-\/\+Flop Entity

The T flip-\/flop entity is a basic memory element that toggles its output on each clock cycle when enabled. 

\doxysubsection{Member Data Documentation}
\Hypertarget{classt__flip__flop_ac7d2714e799fc3b1af36d5ebbc3c3564}\label{classt__flip__flop_ac7d2714e799fc3b1af36d5ebbc3c3564} 
\index{t\_flip\_flop@{t\_flip\_flop}!clock@{clock}}
\index{clock@{clock}!t\_flip\_flop@{t\_flip\_flop}}
\doxysubsubsection{\texorpdfstring{clock}{clock}}
{\footnotesize\ttfamily \mbox{\hyperlink{classt__flip__flop_ac7d2714e799fc3b1af36d5ebbc3c3564}{clock}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Clock input. 

\Hypertarget{classt__flip__flop_a42a99498afd865037c3c1ecfc796f8c4}\label{classt__flip__flop_a42a99498afd865037c3c1ecfc796f8c4} 
\index{t\_flip\_flop@{t\_flip\_flop}!en@{en}}
\index{en@{en}!t\_flip\_flop@{t\_flip\_flop}}
\doxysubsubsection{\texorpdfstring{en}{en}}
{\footnotesize\ttfamily \mbox{\hyperlink{classt__flip__flop_a42a99498afd865037c3c1ecfc796f8c4}{en}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Enable signal. 

\Hypertarget{classt__flip__flop_a0a6af6eef40212dbaf130d57ce711256}\label{classt__flip__flop_a0a6af6eef40212dbaf130d57ce711256} 
\index{t\_flip\_flop@{t\_flip\_flop}!ieee@{ieee}}
\index{ieee@{ieee}!t\_flip\_flop@{t\_flip\_flop}}
\doxysubsubsection{\texorpdfstring{ieee}{ieee}}
{\footnotesize\ttfamily \mbox{\hyperlink{classt__flip__flop_a0a6af6eef40212dbaf130d57ce711256}{ieee}}\hspace{0.3cm}{\ttfamily [Library]}}

\Hypertarget{classt__flip__flop_a8228f784cce74e4e4f25ca91de3d71b5}\label{classt__flip__flop_a8228f784cce74e4e4f25ca91de3d71b5} 
\index{t\_flip\_flop@{t\_flip\_flop}!load@{load}}
\index{load@{load}!t\_flip\_flop@{t\_flip\_flop}}
\doxysubsubsection{\texorpdfstring{load}{load}}
{\footnotesize\ttfamily \mbox{\hyperlink{classt__flip__flop_a8228f784cce74e4e4f25ca91de3d71b5}{load}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Load signal. 

\Hypertarget{classt__flip__flop_a2edc34402b573437d5f25fa90ba4013e}\label{classt__flip__flop_a2edc34402b573437d5f25fa90ba4013e} 
\index{t\_flip\_flop@{t\_flip\_flop}!numeric\_std@{numeric\_std}}
\index{numeric\_std@{numeric\_std}!t\_flip\_flop@{t\_flip\_flop}}
\doxysubsubsection{\texorpdfstring{numeric\_std}{numeric\_std}}
{\footnotesize\ttfamily \mbox{\hyperlink{classt__flip__flop_a2edc34402b573437d5f25fa90ba4013e}{numeric\+\_\+std}}\hspace{0.3cm}{\ttfamily [use clause]}}

\Hypertarget{classt__flip__flop_a9a2435598d86e246a9a61de35350938b}\label{classt__flip__flop_a9a2435598d86e246a9a61de35350938b} 
\index{t\_flip\_flop@{t\_flip\_flop}!q@{q}}
\index{q@{q}!t\_flip\_flop@{t\_flip\_flop}}
\doxysubsubsection{\texorpdfstring{q}{q}}
{\footnotesize\ttfamily \mbox{\hyperlink{classt__flip__flop_a9a2435598d86e246a9a61de35350938b}{q}} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Output of the flip-\/flop. 

\Hypertarget{classt__flip__flop_af9ee43f31713f50dd9ce7539ff05528e}\label{classt__flip__flop_af9ee43f31713f50dd9ce7539ff05528e} 
\index{t\_flip\_flop@{t\_flip\_flop}!q\_in@{q\_in}}
\index{q\_in@{q\_in}!t\_flip\_flop@{t\_flip\_flop}}
\doxysubsubsection{\texorpdfstring{q\_in}{q\_in}}
{\footnotesize\ttfamily \mbox{\hyperlink{classt__flip__flop_af9ee43f31713f50dd9ce7539ff05528e}{q\+\_\+in}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Parallel load input. 

\Hypertarget{classt__flip__flop_a108f6801ba4104063b9d5f9286194302}\label{classt__flip__flop_a108f6801ba4104063b9d5f9286194302} 
\index{t\_flip\_flop@{t\_flip\_flop}!reset@{reset}}
\index{reset@{reset}!t\_flip\_flop@{t\_flip\_flop}}
\doxysubsubsection{\texorpdfstring{reset}{reset}}
{\footnotesize\ttfamily \mbox{\hyperlink{classt__flip__flop_a108f6801ba4104063b9d5f9286194302}{reset}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Reset input. 

\Hypertarget{classt__flip__flop_acd03516902501cd1c7296a98e22c6fcb}\label{classt__flip__flop_acd03516902501cd1c7296a98e22c6fcb} 
\index{t\_flip\_flop@{t\_flip\_flop}!std\_logic\_1164@{std\_logic\_1164}}
\index{std\_logic\_1164@{std\_logic\_1164}!t\_flip\_flop@{t\_flip\_flop}}
\doxysubsubsection{\texorpdfstring{std\_logic\_1164}{std\_logic\_1164}}
{\footnotesize\ttfamily \mbox{\hyperlink{classt__flip__flop_acd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}}\hspace{0.3cm}{\ttfamily [use clause]}}



The documentation for this design unit was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
components/counter/\mbox{\hyperlink{t__flip__flop_8vhdl}{t\+\_\+flip\+\_\+flop.\+vhdl}}\end{DoxyCompactItemize}
