AArch64 LB+addr+data
"DpAddrdW Rfe DpDatadW Rfe"
Cycle=Rfe DpAddrdW Rfe DpDatadW
Relax=
Safe=Rfe DpAddrdW DpDatadW
Prefetch=0:x=F,0:y=W,1:y=F,1:x=W
Com=Rf Rf
Orig=DpAddrdW Rfe DpDatadW Rfe
{
0:X1=x; 0:X4=y;
1:X1=y; 1:X3=x;
}
 P0                  | P1           ;
 LDR W0,[X1]         | LDR W0,[X1]  ;
 EOR W2,W0,W0        | EOR W2,W0,W0 ;
 MOV W3,#1           | ADD W2,W2,#1 ;
 STR W3,[X4,W2,SXTW] | STR W2,[X3]  ;
exists
(x=1 /\ y=1 /\ 0:X0=1 /\ 1:X0=1)
