$date
	Thu Aug 24 14:35:15 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! t_sum $end
$var wire 1 " t_cout $end
$var reg 1 # t_a $end
$var reg 1 $ t_b $end
$var reg 1 % t_cin $end
$scope module a1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var wire 1 & z $end
$var wire 1 ' y $end
$var wire 1 ( x $end
$var wire 1 ! sum $end
$var wire 1 " cout $end
$scope module andmod1 $end
$var wire 1 $ b $end
$var wire 1 # c $end
$var wire 1 ( x $end
$upscope $end
$scope module andmod2 $end
$var wire 1 % b $end
$var wire 1 & x $end
$var wire 1 ' c $end
$upscope $end
$scope module ormod1 $end
$var wire 1 & a $end
$var wire 1 ( b $end
$var wire 1 " y $end
$upscope $end
$scope module xormod1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ' y $end
$upscope $end
$scope module xormod2 $end
$var wire 1 ' a $end
$var wire 1 % b $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1!
1%
#20
1'
0%
1$
#30
1"
1&
0!
1%
#40
0"
0&
1!
0%
0$
1#
#50
1"
1&
0!
1%
#60
0&
1(
0'
0%
1$
#70
1!
1%
#80
0"
0!
0(
0%
0$
0#
