// Seed: 3000258645
module module_0 (
    input wand id_0,
    inout supply0 id_1,
    output tri1 id_2
);
  assign id_2 = id_1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output wire id_1,
    input uwire id_2,
    inout supply1 id_3
);
  assign id_0 = id_3;
  assign id_3 = id_3;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout supply0 id_2;
  input wire id_1;
  assign id_2 = 1'h0;
  wire id_8[1 : -1 'b0];
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  module_2 modCall_1 (
      id_4,
      id_2,
      id_2,
      id_4,
      id_4,
      id_4,
      id_7
  );
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout reg id_1;
  wire id_10;
  always_comb @(posedge 1'b0 & -1 & "") begin : LABEL_0
    id_1 <= -1 + id_2;
  end
endmodule
