[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ForElab/slpp_all/surelog.log".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/ForElab/top.v".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/ForElab/top.v".
[WRN:PA0205] ${SURELOG_DIR}/tests/ForElab/top.v:1:1: No timescale set for "tlul_pkg".
[WRN:PA0205] ${SURELOG_DIR}/tests/ForElab/top.v:16:1: No timescale set for "prim_arbiter_tree".
[WRN:PA0205] ${SURELOG_DIR}/tests/ForElab/top.v:49:1: No timescale set for "tlul_socket_m1".
[INF:CP0300] Compilation...
[INF:CP0301] ${SURELOG_DIR}/tests/ForElab/top.v:1:1: Compile package "tlul_pkg".
[INF:CP0303] ${SURELOG_DIR}/tests/ForElab/top.v:16:1: Compile module "work@prim_arbiter_tree".
[INF:CP0303] ${SURELOG_DIR}/tests/ForElab/top.v:49:1: Compile module "work@tlul_socket_m1".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                             2
Begin                                                  7
BitSelect                                              1
BitTypespec                                            1
Constant                                              19
ContAssign                                             1
Design                                                 1
GenFor                                                 1
GenIfElse                                              3
Identifier                                            10
IntTypespec                                            5
LogicTypespec                                          1
Module                                                 2
ModuleTypespec                                         2
Net                                                    3
Operation                                             12
Package                                                1
ParamAssign                                            7
Parameter                                              7
Port                                                   4
Range                                                  1
RefModule                                              1
RefObj                                                13
RefTypespec                                            8
SourceFile                                             1
SysFuncCall                                            1
Variable                                               1
------------------------------------------------------------
Total:                                               116
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ForElab/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (top.v), file:${SURELOG_DIR}/tests/ForElab/top.v
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top.v
|vpiAllPackages:
\_Package: tlul_pkg (tlul_pkg), file:${SURELOG_DIR}/tests/ForElab/top.v, line:1:1, endln:13:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (tlul_pkg), line:1:9, endln:1:17
    |vpiParent:
    \_Package: tlul_pkg (tlul_pkg), file:${SURELOG_DIR}/tests/ForElab/top.v, line:1:1, endln:13:11
    |vpiName:tlul_pkg
  |vpiParameter:
  \_Parameter: (tlul_pkg::ArbiterImpl), line:9:13, endln:9:36
    |vpiParent:
    \_Package: tlul_pkg (tlul_pkg), file:${SURELOG_DIR}/tests/ForElab/top.v, line:1:1, endln:13:11
    |STRING:BINTREE
    |vpiName:ArbiterImpl
    |vpiFullName:tlul_pkg::ArbiterImpl
  |vpiParamAssign:
  \_ParamAssign: , line:9:13, endln:9:36
    |vpiParent:
    \_Package: tlul_pkg (tlul_pkg), file:${SURELOG_DIR}/tests/ForElab/top.v, line:1:1, endln:13:11
    |vpiRhs:
    \_Constant: , line:9:27, endln:9:36
      |vpiParent:
      \_ParamAssign: , line:9:13, endln:9:36
      |vpiDecompile:"BINTREE"
      |vpiSize:56
      |STRING:BINTREE
      |vpiConstType:6
    |vpiLhs:
    \_Parameter: (tlul_pkg::ArbiterImpl), line:9:13, endln:9:36
  |vpiDefName:tlul_pkg
|vpiAllModules:
\_Module: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@prim_arbiter_tree), line:16:8, endln:16:25
    |vpiParent:
    \_Module: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |vpiName:work@prim_arbiter_tree
  |vpiParameter:
  \_Parameter: (work@prim_arbiter_tree.N), line:17:26, endln:17:32
    |vpiParent:
    \_Module: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |UINT:4
    |vpiTypespec:
    \_RefTypespec: (work@prim_arbiter_tree.N), line:17:13, endln:17:25
      |vpiParent:
      \_Parameter: (work@prim_arbiter_tree.N), line:17:26, endln:17:32
      |vpiFullName:work@prim_arbiter_tree.N
      |vpiActual:
      \_IntTypespec: , line:17:13, endln:17:25
    |vpiName:N
    |vpiFullName:work@prim_arbiter_tree.N
  |vpiParameter:
  \_Parameter: (work@prim_arbiter_tree.DW), line:18:26, endln:18:33
    |vpiParent:
    \_Module: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |UINT:32
    |vpiTypespec:
    \_RefTypespec: (work@prim_arbiter_tree.DW), line:18:13, endln:18:25
      |vpiParent:
      \_Parameter: (work@prim_arbiter_tree.DW), line:18:26, endln:18:33
      |vpiFullName:work@prim_arbiter_tree.DW
      |vpiActual:
      \_IntTypespec: , line:17:13, endln:17:25
    |vpiName:DW
    |vpiFullName:work@prim_arbiter_tree.DW
  |vpiParameter:
  \_Parameter: (work@prim_arbiter_tree.Lock), line:19:17, endln:19:33
    |vpiParent:
    \_Module: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |BIN:1
    |vpiTypespec:
    \_RefTypespec: (work@prim_arbiter_tree.Lock), line:19:13, endln:19:16
      |vpiParent:
      \_Parameter: (work@prim_arbiter_tree.Lock), line:19:17, endln:19:33
      |vpiFullName:work@prim_arbiter_tree.Lock
      |vpiActual:
      \_BitTypespec: , line:19:13, endln:19:16
    |vpiName:Lock
    |vpiFullName:work@prim_arbiter_tree.Lock
  |vpiParamAssign:
  \_ParamAssign: , line:17:26, endln:17:32
    |vpiParent:
    \_Module: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |vpiRhs:
    \_Constant: , line:17:31, endln:17:32
      |vpiParent:
      \_ParamAssign: , line:17:26, endln:17:32
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@prim_arbiter_tree.N), line:17:26, endln:17:32
  |vpiParamAssign:
  \_ParamAssign: , line:18:26, endln:18:33
    |vpiParent:
    \_Module: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |vpiRhs:
    \_Constant: , line:18:31, endln:18:33
      |vpiParent:
      \_ParamAssign: , line:18:26, endln:18:33
      |vpiDecompile:32
      |vpiSize:64
      |UINT:32
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@prim_arbiter_tree.DW), line:18:26, endln:18:33
  |vpiParamAssign:
  \_ParamAssign: , line:19:17, endln:19:33
    |vpiParent:
    \_Module: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |vpiRhs:
    \_Constant: , line:19:29, endln:19:33
      |vpiParent:
      \_ParamAssign: , line:19:17, endln:19:33
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_Parameter: (work@prim_arbiter_tree.Lock), line:19:17, endln:19:33
  |vpiInternalScope:
  \_Begin: (work@prim_arbiter_tree.gen_degenerate_case), line:28:15, endln:32:6
    |vpiParent:
    \_Module: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |vpiName:
    \_Identifier: (gen_degenerate_case), line:28:23, endln:28:42
      |vpiParent:
      \_Begin: (work@prim_arbiter_tree.gen_degenerate_case), line:28:15, endln:32:6
      |vpiName:gen_degenerate_case
    |vpiFullName:work@prim_arbiter_tree.gen_degenerate_case
    |vpiImportTypespec:
    \_Net: (work@prim_arbiter_tree.gen_degenerate_case.valid_o), line:30:12, endln:30:19
      |vpiParent:
      \_Begin: (work@prim_arbiter_tree.gen_degenerate_case), line:28:15, endln:32:6
      |vpiName:valid_o
      |vpiFullName:work@prim_arbiter_tree.gen_degenerate_case.valid_o
      |vpiNetType:1
    |vpiImportTypespec:
    \_Net: (work@prim_arbiter_tree.gen_degenerate_case.req_i), line:30:28, endln:30:31
      |vpiParent:
      \_Begin: (work@prim_arbiter_tree.gen_degenerate_case), line:28:15, endln:32:6
      |vpiName:req_i
      |vpiFullName:work@prim_arbiter_tree.gen_degenerate_case.req_i
      |vpiNetType:1
    |vpiStmt:
    \_ContAssign: , line:30:12, endln:30:31
      |vpiParent:
      \_Begin: (work@prim_arbiter_tree.gen_degenerate_case), line:28:15, endln:32:6
      |vpiRhs:
      \_BitSelect: (work@prim_arbiter_tree.gen_degenerate_case.req_i), line:30:28, endln:30:31
        |vpiParent:
        \_ContAssign: , line:30:12, endln:30:31
        |vpiName:req_i
        |vpiFullName:work@prim_arbiter_tree.gen_degenerate_case.req_i
        |vpiActual:
        \_Net: (work@prim_arbiter_tree.gen_degenerate_case.req_i), line:30:28, endln:30:31
        |vpiIndex:
        \_Constant: , line:30:29, endln:30:30
          |vpiParent:
          \_BitSelect: (work@prim_arbiter_tree.gen_degenerate_case.req_i), line:30:28, endln:30:31
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiLhs:
      \_RefObj: (work@prim_arbiter_tree.gen_degenerate_case.valid_o), line:30:12, endln:30:19
        |vpiParent:
        \_ContAssign: , line:30:12, endln:30:31
        |vpiName:valid_o
        |vpiFullName:work@prim_arbiter_tree.gen_degenerate_case.valid_o
        |vpiActual:
        \_Net: (work@prim_arbiter_tree.gen_degenerate_case.valid_o), line:30:12, endln:30:19
  |vpiInternalScope:
  \_Begin: (work@prim_arbiter_tree.gen_normal_case), line:32:12, endln:45:6
    |vpiParent:
    \_Module: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |vpiName:
    \_Identifier: (gen_normal_case), line:32:20, endln:32:35
      |vpiParent:
      \_Begin: (work@prim_arbiter_tree.gen_normal_case), line:32:12, endln:45:6
      |vpiName:gen_normal_case
    |vpiFullName:work@prim_arbiter_tree.gen_normal_case
    |vpiParameter:
    \_Parameter: (work@prim_arbiter_tree.gen_normal_case.N_LEVELS), line:34:29, endln:34:37
      |vpiParent:
      \_Begin: (work@prim_arbiter_tree.gen_normal_case), line:32:12, endln:45:6
      |vpiTypespec:
      \_RefTypespec: (work@prim_arbiter_tree.gen_normal_case.N_LEVELS), line:34:16, endln:34:28
        |vpiParent:
        \_Parameter: (work@prim_arbiter_tree.gen_normal_case.N_LEVELS), line:34:29, endln:34:37
        |vpiFullName:work@prim_arbiter_tree.gen_normal_case.N_LEVELS
        |vpiActual:
        \_IntTypespec: , line:17:13, endln:17:25
      |vpiLocalParam:1
      |vpiName:N_LEVELS
      |vpiFullName:work@prim_arbiter_tree.gen_normal_case.N_LEVELS
    |vpiParamAssign:
    \_ParamAssign: , line:34:29, endln:34:49
      |vpiParent:
      \_Begin: (work@prim_arbiter_tree.gen_normal_case), line:32:12, endln:45:6
      |vpiRhs:
      \_SysFuncCall: ($clog2), line:34:40, endln:34:49
        |vpiParent:
        \_ParamAssign: , line:34:29, endln:34:49
        |vpiArgument:
        \_RefObj: (work@prim_arbiter_tree.gen_normal_case.N), line:34:47, endln:34:48
          |vpiParent:
          \_SysFuncCall: ($clog2), line:34:40, endln:34:49
          |vpiName:N
          |vpiFullName:work@prim_arbiter_tree.gen_normal_case.N
          |vpiActual:
          \_Parameter: (work@prim_arbiter_tree.N), line:17:26, endln:17:32
        |vpiName:
        \_Identifier: ($clog2), line:34:41, endln:34:46
          |vpiParent:
          \_SysFuncCall: ($clog2), line:34:40, endln:34:49
          |vpiName:$clog2
      |vpiLhs:
      \_Parameter: (work@prim_arbiter_tree.gen_normal_case.N_LEVELS), line:34:29, endln:34:37
    |vpiInternalScope:
    \_GenFor: (work@prim_arbiter_tree.gen_normal_case), line:37:5, endln:43:19
      |vpiParent:
      \_Begin: (work@prim_arbiter_tree.gen_normal_case), line:32:12, endln:45:6
      |vpiFullName:work@prim_arbiter_tree.gen_normal_case
      |vpiVariable:
      \_Variable: (work@prim_arbiter_tree.gen_normal_case.level), line:37:17, endln:37:22
        |vpiParent:
        \_GenFor: (work@prim_arbiter_tree.gen_normal_case), line:37:5, endln:43:19
        |vpiName:level
        |vpiFullName:work@prim_arbiter_tree.gen_normal_case.level
      |vpiInternalScope:
      \_Begin: (work@prim_arbiter_tree.gen_normal_case.gen_tree), line:37:57, endln:43:19
        |vpiParent:
        \_GenFor: (work@prim_arbiter_tree.gen_normal_case), line:37:5, endln:43:19
        |vpiName:
        \_Identifier: (gen_tree), line:37:65, endln:37:73
          |vpiParent:
          \_Begin: (work@prim_arbiter_tree.gen_normal_case.gen_tree), line:37:57, endln:43:19
          |vpiName:gen_tree
        |vpiFullName:work@prim_arbiter_tree.gen_normal_case.gen_tree
        |vpiParameter:
        \_Parameter: (work@prim_arbiter_tree.gen_normal_case.gen_tree.base0), line:39:31, endln:39:36
          |vpiParent:
          \_Begin: (work@prim_arbiter_tree.gen_normal_case.gen_tree), line:37:57, endln:43:19
          |vpiTypespec:
          \_RefTypespec: (work@prim_arbiter_tree.gen_normal_case.gen_tree.base0), line:39:18, endln:39:30
            |vpiParent:
            \_Parameter: (work@prim_arbiter_tree.gen_normal_case.gen_tree.base0), line:39:31, endln:39:36
            |vpiFullName:work@prim_arbiter_tree.gen_normal_case.gen_tree.base0
            |vpiActual:
            \_IntTypespec: , line:17:13, endln:17:25
          |vpiLocalParam:1
          |vpiName:base0
          |vpiFullName:work@prim_arbiter_tree.gen_normal_case.gen_tree.base0
        |vpiParameter:
        \_Parameter: (work@prim_arbiter_tree.gen_normal_case.gen_tree.base1), line:40:31, endln:40:36
          |vpiParent:
          \_Begin: (work@prim_arbiter_tree.gen_normal_case.gen_tree), line:37:57, endln:43:19
          |vpiTypespec:
          \_RefTypespec: (work@prim_arbiter_tree.gen_normal_case.gen_tree.base1), line:40:18, endln:40:30
            |vpiParent:
            \_Parameter: (work@prim_arbiter_tree.gen_normal_case.gen_tree.base1), line:40:31, endln:40:36
            |vpiFullName:work@prim_arbiter_tree.gen_normal_case.gen_tree.base1
            |vpiActual:
            \_IntTypespec: , line:17:13, endln:17:25
          |vpiLocalParam:1
          |vpiName:base1
          |vpiFullName:work@prim_arbiter_tree.gen_normal_case.gen_tree.base1
        |vpiParamAssign:
        \_ParamAssign: , line:39:31, endln:39:51
          |vpiParent:
          \_Begin: (work@prim_arbiter_tree.gen_normal_case.gen_tree), line:37:57, endln:43:19
          |vpiRhs:
          \_Operation: , line:39:39, endln:39:51
            |vpiParent:
            \_ParamAssign: , line:39:31, endln:39:51
            |vpiOpType:11
            |vpiOperand:
            \_Operation: , line:39:40, endln:39:48
              |vpiParent:
              \_Operation: , line:39:39, endln:39:51
              |vpiOpType:43
              |vpiOperand:
              \_Constant: , line:39:40, endln:39:41
                |vpiParent:
                \_Operation: , line:39:40, endln:39:48
                |vpiDecompile:2
                |vpiSize:64
                |UINT:2
                |vpiConstType:9
              |vpiOperand:
              \_RefObj: (work@prim_arbiter_tree.gen_normal_case.gen_tree.level), line:39:43, endln:39:48
                |vpiParent:
                \_Operation: , line:39:40, endln:39:48
                |vpiName:level
                |vpiFullName:work@prim_arbiter_tree.gen_normal_case.gen_tree.level
                |vpiActual:
                \_Variable: (work@prim_arbiter_tree.gen_normal_case.level), line:37:17, endln:37:22
            |vpiOperand:
            \_Constant: , line:39:50, endln:39:51
              |vpiParent:
              \_Operation: , line:39:39, endln:39:51
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiLhs:
          \_Parameter: (work@prim_arbiter_tree.gen_normal_case.gen_tree.base0), line:39:31, endln:39:36
        |vpiParamAssign:
        \_ParamAssign: , line:40:31, endln:40:55
          |vpiParent:
          \_Begin: (work@prim_arbiter_tree.gen_normal_case.gen_tree), line:37:57, endln:43:19
          |vpiRhs:
          \_Operation: , line:40:39, endln:40:55
            |vpiParent:
            \_ParamAssign: , line:40:31, endln:40:55
            |vpiOpType:11
            |vpiOperand:
            \_Operation: , line:40:40, endln:40:52
              |vpiParent:
              \_Operation: , line:40:39, endln:40:55
              |vpiOpType:43
              |vpiOperand:
              \_Constant: , line:40:40, endln:40:41
                |vpiParent:
                \_Operation: , line:40:40, endln:40:52
                |vpiDecompile:2
                |vpiSize:64
                |UINT:2
                |vpiConstType:9
              |vpiOperand:
              \_Operation: , line:40:44, endln:40:51
                |vpiParent:
                \_Operation: , line:40:40, endln:40:52
                |vpiOpType:24
                |vpiOperand:
                \_RefObj: (work@prim_arbiter_tree.gen_normal_case.gen_tree.level), line:40:44, endln:40:49
                  |vpiParent:
                  \_Operation: , line:40:44, endln:40:51
                  |vpiName:level
                  |vpiFullName:work@prim_arbiter_tree.gen_normal_case.gen_tree.level
                  |vpiActual:
                  \_Variable: (work@prim_arbiter_tree.gen_normal_case.level), line:37:17, endln:37:22
                |vpiOperand:
                \_Constant: , line:40:50, endln:40:51
                  |vpiParent:
                  \_Operation: , line:40:44, endln:40:51
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
            |vpiOperand:
            \_Constant: , line:40:54, endln:40:55
              |vpiParent:
              \_Operation: , line:40:39, endln:40:55
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiLhs:
          \_Parameter: (work@prim_arbiter_tree.gen_normal_case.gen_tree.base1), line:40:31, endln:40:36
        |vpiStmt:
        \_ParamAssign: , line:39:31, endln:39:51
        |vpiStmt:
        \_ParamAssign: , line:40:31, endln:40:55
      |vpiImportTypespec:
      \_Variable: (work@prim_arbiter_tree.gen_normal_case.level), line:37:17, endln:37:22
      |vpiForInitStmt:
      \_Assignment: , line:37:10, endln:37:26
        |vpiParent:
        \_GenFor: (work@prim_arbiter_tree.gen_normal_case), line:37:5, endln:43:19
        |vpiRhs:
        \_Constant: , line:37:25, endln:37:26
          |vpiParent:
          \_Assignment: , line:37:10, endln:37:26
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_Variable: (work@prim_arbiter_tree.gen_normal_case.level), line:37:17, endln:37:22
      |vpiCondition:
      \_Operation: , line:37:28, endln:37:46
        |vpiParent:
        \_GenFor: (work@prim_arbiter_tree.gen_normal_case), line:37:5, endln:43:19
        |vpiOpType:20
        |vpiOperand:
        \_RefObj: (work@prim_arbiter_tree.gen_normal_case.level), line:37:28, endln:37:33
          |vpiParent:
          \_Operation: , line:37:28, endln:37:46
          |vpiName:level
          |vpiFullName:work@prim_arbiter_tree.gen_normal_case.level
          |vpiActual:
          \_Variable: (work@prim_arbiter_tree.gen_normal_case.level), line:37:17, endln:37:22
        |vpiOperand:
        \_Operation: , line:37:36, endln:37:46
          |vpiParent:
          \_Operation: , line:37:28, endln:37:46
          |vpiOpType:24
          |vpiOperand:
          \_RefObj: (work@prim_arbiter_tree.gen_normal_case.N_LEVELS), line:37:36, endln:37:44
            |vpiParent:
            \_Operation: , line:37:36, endln:37:46
            |vpiName:N_LEVELS
            |vpiFullName:work@prim_arbiter_tree.gen_normal_case.N_LEVELS
            |vpiActual:
            \_Parameter: (work@prim_arbiter_tree.gen_normal_case.N_LEVELS), line:34:29, endln:34:37
          |vpiOperand:
          \_Constant: , line:37:45, endln:37:46
            |vpiParent:
            \_Operation: , line:37:36, endln:37:46
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
      |vpiForIncStmt:
      \_Operation: , line:37:48, endln:37:55
        |vpiParent:
        \_GenFor: (work@prim_arbiter_tree.gen_normal_case), line:37:5, endln:43:19
        |vpiOpType:62
        |vpiOperand:
        \_RefObj: (work@prim_arbiter_tree.gen_normal_case.level), line:37:48, endln:37:53
          |vpiParent:
          \_Operation: , line:37:48, endln:37:55
          |vpiName:level
          |vpiFullName:work@prim_arbiter_tree.gen_normal_case.level
          |vpiActual:
          \_Variable: (work@prim_arbiter_tree.gen_normal_case.level), line:37:17, endln:37:22
      |vpiStmt:
      \_Begin: (work@prim_arbiter_tree.gen_normal_case.gen_tree), line:37:57, endln:43:19
    |vpiTypespec:
    \_LogicTypespec: , line:35:5, endln:35:10
      |vpiParent:
      \_Begin: (work@prim_arbiter_tree.gen_normal_case), line:32:12, endln:45:6
      |vpiRange:
      \_Range: , line:35:11, endln:35:18
        |vpiParent:
        \_LogicTypespec: , line:35:5, endln:35:10
        |vpiLeftRange:
        \_Operation: , line:35:12, endln:35:15
          |vpiParent:
          \_Range: , line:35:11, endln:35:18
          |vpiOpType:11
          |vpiOperand:
          \_RefObj: (work@prim_arbiter_tree.gen_normal_case.N), line:35:12, endln:35:13
            |vpiParent:
            \_Operation: , line:35:12, endln:35:15
            |vpiName:N
            |vpiFullName:work@prim_arbiter_tree.gen_normal_case.N
            |vpiActual:
            \_Parameter: (work@prim_arbiter_tree.N), line:17:26, endln:17:32
          |vpiOperand:
          \_Constant: , line:35:14, endln:35:15
            |vpiParent:
            \_Operation: , line:35:12, endln:35:15
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiRightRange:
        \_Constant: , line:35:16, endln:35:17
          |vpiParent:
          \_Range: , line:35:11, endln:35:18
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiImportTypespec:
    \_LogicTypespec: , line:35:5, endln:35:10
    |vpiImportTypespec:
    \_Net: (work@prim_arbiter_tree.gen_normal_case.req), line:35:47, endln:35:50
      |vpiParent:
      \_Begin: (work@prim_arbiter_tree.gen_normal_case), line:32:12, endln:45:6
      |vpiTypespec:
      \_RefTypespec: (work@prim_arbiter_tree.gen_normal_case.req), line:35:5, endln:35:18
        |vpiParent:
        \_Net: (work@prim_arbiter_tree.gen_normal_case.req), line:35:47, endln:35:50
        |vpiFullName:work@prim_arbiter_tree.gen_normal_case.req
        |vpiActual:
        \_LogicTypespec: , line:35:5, endln:35:10
      |vpiName:req
      |vpiFullName:work@prim_arbiter_tree.gen_normal_case.req
    |vpiStmt:
    \_ParamAssign: , line:34:29, endln:34:49
    |vpiStmt:
    \_Assignment: , line:35:47, endln:35:50
      |vpiParent:
      \_Begin: (work@prim_arbiter_tree.gen_normal_case), line:32:12, endln:45:6
      |vpiOpType:82
      |vpiBlocking:1
      |vpiLhs:
      \_Net: (work@prim_arbiter_tree.gen_normal_case.req), line:35:47, endln:35:50
    |vpiStmt:
    \_GenFor: (work@prim_arbiter_tree.gen_normal_case), line:37:5, endln:43:19
  |vpiTypespec:
  \_IntTypespec: , line:17:13, endln:17:25
    |vpiParent:
    \_Module: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
  |vpiTypespec:
  \_BitTypespec: , line:19:13, endln:19:16
    |vpiParent:
    \_Module: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
  |vpiImportTypespec:
  \_IntTypespec: , line:17:13, endln:17:25
  |vpiImportTypespec:
  \_BitTypespec: , line:19:13, endln:19:16
  |vpiImportTypespec:
  \_Net: (work@prim_arbiter_tree.clk_i), line:21:9, endln:21:14
    |vpiParent:
    \_Module: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |vpiName:clk_i
    |vpiFullName:work@prim_arbiter_tree.clk_i
  |vpiImportTypespec:
  \_Net: (work@prim_arbiter_tree.rst_ni), line:22:9, endln:22:15
    |vpiParent:
    \_Module: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |vpiName:rst_ni
    |vpiFullName:work@prim_arbiter_tree.rst_ni
  |vpiDefName:work@prim_arbiter_tree
  |vpiNet:
  \_Net: (work@prim_arbiter_tree.clk_i), line:21:9, endln:21:14
  |vpiNet:
  \_Net: (work@prim_arbiter_tree.rst_ni), line:22:9, endln:22:15
  |vpiPort:
  \_Port: (clk_i), line:21:9, endln:21:14
    |vpiParent:
    \_Module: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |vpiName:clk_i
    |vpiDirection:1
  |vpiPort:
  \_Port: (rst_ni), line:22:9, endln:22:15
    |vpiParent:
    \_Module: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |vpiName:rst_ni
    |vpiDirection:1
  |vpiGenStmt:
  \_GenIfElse: , line:28:3, endln:45:6
    |vpiParent:
    \_Module: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |vpiCondition:
    \_Operation: , line:28:7, endln:28:13
      |vpiParent:
      \_GenIfElse: , line:28:3, endln:45:6
      |vpiOpType:14
      |vpiOperand:
      \_RefObj: (work@prim_arbiter_tree.N), line:28:7, endln:28:8
        |vpiParent:
        \_Operation: , line:28:7, endln:28:13
        |vpiName:N
        |vpiFullName:work@prim_arbiter_tree.N
        |vpiActual:
        \_Parameter: (work@prim_arbiter_tree.N), line:17:26, endln:17:32
      |vpiOperand:
      \_Constant: , line:28:12, endln:28:13
        |vpiParent:
        \_Operation: , line:28:7, endln:28:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiStmt:
    \_Begin: (work@prim_arbiter_tree.gen_degenerate_case), line:28:15, endln:32:6
    |vpiElseStmt:
    \_Begin: (work@prim_arbiter_tree.gen_normal_case), line:32:12, endln:45:6
|vpiAllModules:
\_Module: work@tlul_socket_m1 (work@tlul_socket_m1), file:${SURELOG_DIR}/tests/ForElab/top.v, line:49:1, endln:68:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@tlul_socket_m1), line:49:8, endln:49:22
    |vpiParent:
    \_Module: work@tlul_socket_m1 (work@tlul_socket_m1), file:${SURELOG_DIR}/tests/ForElab/top.v, line:49:1, endln:68:10
    |vpiName:work@tlul_socket_m1
  |vpiInternalScope:
  \_Begin: (work@tlul_socket_m1.gen_arb_ppc), line:52:39, endln:54:6
    |vpiParent:
    \_Module: work@tlul_socket_m1 (work@tlul_socket_m1), file:${SURELOG_DIR}/tests/ForElab/top.v, line:49:1, endln:68:10
    |vpiName:
    \_Identifier: (gen_arb_ppc), line:52:47, endln:52:58
      |vpiParent:
      \_Begin: (work@tlul_socket_m1.gen_arb_ppc), line:52:39, endln:54:6
      |vpiName:gen_arb_ppc
    |vpiFullName:work@tlul_socket_m1.gen_arb_ppc
  |vpiInternalScope:
  \_Begin: (work@tlul_socket_m1), line:54:12, endln:64:6
    |vpiParent:
    \_Module: work@tlul_socket_m1 (work@tlul_socket_m1), file:${SURELOG_DIR}/tests/ForElab/top.v, line:49:1, endln:68:10
    |vpiFullName:work@tlul_socket_m1
    |vpiInternalScope:
    \_Begin: (work@tlul_socket_m1.gen_tree_arb), line:54:52, endln:62:6
      |vpiParent:
      \_Begin: (work@tlul_socket_m1), line:54:12, endln:64:6
      |vpiName:
      \_Identifier: (gen_tree_arb), line:54:60, endln:54:72
        |vpiParent:
        \_Begin: (work@tlul_socket_m1.gen_tree_arb), line:54:52, endln:62:6
        |vpiName:gen_tree_arb
      |vpiFullName:work@tlul_socket_m1.gen_tree_arb
      |vpiTypespec:
      \_ModuleTypespec: (work@prim_arbiter_tree)
        |vpiParent:
        \_Design: (unnamed)
        |vpiName:work@prim_arbiter_tree
        |vpiModule:
        \_Module: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
      |vpiImportTypespec:
      \_Net: (work@tlul_socket_m1.gen_tree_arb.clk_i), line:59:8, endln:59:13
        |vpiParent:
        \_Begin: (work@tlul_socket_m1.gen_tree_arb), line:54:52, endln:62:6
        |vpiName:clk_i
        |vpiFullName:work@tlul_socket_m1.gen_tree_arb.clk_i
        |vpiNetType:1
      |vpiImportTypespec:
      \_Net: (work@tlul_socket_m1.gen_tree_arb.rst_ni), line:60:8, endln:60:14
        |vpiParent:
        \_Begin: (work@tlul_socket_m1.gen_tree_arb), line:54:52, endln:62:6
        |vpiName:rst_ni
        |vpiFullName:work@tlul_socket_m1.gen_tree_arb.rst_ni
        |vpiNetType:1
      |vpiStmt:
      \_RefModule: work@prim_arbiter_tree (u_reqarb), line:55:5, endln:55:22
        |vpiParent:
        \_Begin: (work@tlul_socket_m1.gen_tree_arb), line:54:52, endln:62:6
        |vpiName:u_reqarb
        |vpiDefName:work@prim_arbiter_tree
        |vpiActual:
        \_Module: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
        |vpiPort:
        \_Port: (clk_i), line:59:8, endln:59:13
          |vpiParent:
          \_RefModule: work@prim_arbiter_tree (u_reqarb), line:55:5, endln:55:22
          |vpiName:clk_i
          |vpiHighConn:
          \_RefObj: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.clk_i.clk_i), line:59:8, endln:59:13
            |vpiParent:
            \_Port: (clk_i), line:59:8, endln:59:13
            |vpiName:clk_i
            |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.clk_i.clk_i
            |vpiActual:
            \_Net: (work@tlul_socket_m1.gen_tree_arb.clk_i), line:59:8, endln:59:13
        |vpiPort:
        \_Port: (rst_ni), line:60:8, endln:60:14
          |vpiParent:
          \_RefModule: work@prim_arbiter_tree (u_reqarb), line:55:5, endln:55:22
          |vpiName:rst_ni
          |vpiHighConn:
          \_RefObj: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.rst_ni.rst_ni), line:60:8, endln:60:14
            |vpiParent:
            \_Port: (rst_ni), line:60:8, endln:60:14
            |vpiName:rst_ni
            |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.rst_ni.rst_ni
            |vpiActual:
            \_Net: (work@tlul_socket_m1.gen_tree_arb.rst_ni), line:60:8, endln:60:14
    |vpiInternalScope:
    \_Begin: (work@tlul_socket_m1.gen_unknown), line:62:12, endln:64:6
      |vpiParent:
      \_Begin: (work@tlul_socket_m1), line:54:12, endln:64:6
      |vpiName:
      \_Identifier: (gen_unknown), line:62:20, endln:62:31
        |vpiParent:
        \_Begin: (work@tlul_socket_m1.gen_unknown), line:62:12, endln:64:6
        |vpiName:gen_unknown
      |vpiFullName:work@tlul_socket_m1.gen_unknown
    |vpiStmt:
    \_GenIfElse: , line:54:12, endln:64:6
      |vpiParent:
      \_Begin: (work@tlul_socket_m1), line:54:12, endln:64:6
      |vpiCondition:
      \_Operation: , line:54:16, endln:54:50
        |vpiParent:
        \_GenIfElse: , line:54:12, endln:64:6
        |vpiOpType:14
        |vpiOperand:
        \_RefObj: (work@tlul_socket_m1.tlul_pkg::ArbiterImpl), line:54:16, endln:54:37
          |vpiParent:
          \_Operation: , line:54:16, endln:54:50
          |vpiName:tlul_pkg::ArbiterImpl
          |vpiFullName:work@tlul_socket_m1.tlul_pkg::ArbiterImpl
          |vpiActual:
          \_Parameter: (tlul_pkg::ArbiterImpl), line:9:13, endln:9:36
        |vpiOperand:
        \_Constant: , line:54:41, endln:54:50
          |vpiParent:
          \_Operation: , line:54:16, endln:54:50
          |vpiDecompile:"BINTREE"
          |vpiSize:56
          |STRING:BINTREE
          |vpiConstType:6
      |vpiStmt:
      \_Begin: (work@tlul_socket_m1.gen_tree_arb), line:54:52, endln:62:6
      |vpiElseStmt:
      \_Begin: (work@tlul_socket_m1.gen_unknown), line:62:12, endln:64:6
  |vpiDefName:work@tlul_socket_m1
  |vpiGenStmt:
  \_GenIfElse: , line:52:3, endln:64:6
    |vpiParent:
    \_Module: work@tlul_socket_m1 (work@tlul_socket_m1), file:${SURELOG_DIR}/tests/ForElab/top.v, line:49:1, endln:68:10
    |vpiCondition:
    \_Operation: , line:52:7, endln:52:37
      |vpiParent:
      \_GenIfElse: , line:52:3, endln:64:6
      |vpiOpType:14
      |vpiOperand:
      \_RefObj: (work@tlul_socket_m1.tlul_pkg::ArbiterImpl), line:52:7, endln:52:28
        |vpiParent:
        \_Operation: , line:52:7, endln:52:37
        |vpiName:tlul_pkg::ArbiterImpl
        |vpiFullName:work@tlul_socket_m1.tlul_pkg::ArbiterImpl
        |vpiActual:
        \_Parameter: (tlul_pkg::ArbiterImpl), line:9:13, endln:9:36
      |vpiOperand:
      \_Constant: , line:52:32, endln:52:37
        |vpiParent:
        \_Operation: , line:52:7, endln:52:37
        |vpiDecompile:"PPC"
        |vpiSize:24
        |STRING:PPC
        |vpiConstType:6
    |vpiStmt:
    \_Begin: (work@tlul_socket_m1.gen_arb_ppc), line:52:39, endln:54:6
    |vpiElseStmt:
    \_Begin: (work@tlul_socket_m1), line:54:12, endln:64:6
|vpiTypespec:
\_ModuleTypespec: (work@prim_arbiter_tree)
|vpiTypespec:
\_ModuleTypespec: (work@tlul_socket_m1)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@tlul_socket_m1
  |vpiModule:
  \_Module: work@tlul_socket_m1 (work@tlul_socket_m1), file:${SURELOG_DIR}/tests/ForElab/top.v, line:49:1, endln:68:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
