/* Generated by Yosys 0.9 (git sha1 1979e0b) */

(* top =  1  *)
(* src = "synth_paralelo_serial2.v:1" *)
module synth_paralelo_serial2(inserter_synt, clk_4f, clk_32f, reset, active);
  (* src = "synth_paralelo_serial2.v:30" *)
  wire [2:0] _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  (* src = "synth_paralelo_serial2.v:5" *)
  (* unused_bits = "6 7" *)
  wire [7:0] IDLE_COM;
  (* src = "synth_paralelo_serial2.v:3" *)
  input active;
  (* src = "synth_paralelo_serial2.v:2" *)
  input clk_32f;
  (* src = "synth_paralelo_serial2.v:2" *)
  input clk_4f;
  (* src = "synth_paralelo_serial2.v:6" *)
  wire [2:0] counter;
  (* src = "synth_paralelo_serial2.v:1" *)
  output inserter_synt;
  (* src = "synth_paralelo_serial2.v:3" *)
  input reset;
  (* src = "synth_paralelo_serial2.v:7" *)
  wire reset_s;
  NOT _20_ (
    .A(reset_s),
    .Y(_01_)
  );
  NOT _21_ (
    .A(counter[1]),
    .Y(_02_)
  );
  NOT _22_ (
    .A(counter[0]),
    .Y(_03_)
  );
  NAND _23_ (
    .A(counter[1]),
    .B(counter[2]),
    .Y(_04_)
  );
  NOR _24_ (
    .A(active),
    .B(counter[0]),
    .Y(_05_)
  );
  NAND _25_ (
    .A(active),
    .B(counter[0]),
    .Y(_06_)
  );
  NOT _26_ (
    .A(_06_),
    .Y(_07_)
  );
  NOR _27_ (
    .A(_05_),
    .B(_07_),
    .Y(_08_)
  );
  NOR _28_ (
    .A(_04_),
    .B(_08_),
    .Y(_09_)
  );
  NOR _29_ (
    .A(counter[1]),
    .B(counter[2]),
    .Y(_10_)
  );
  NOT _30_ (
    .A(_10_),
    .Y(_11_)
  );
  NAND _31_ (
    .A(reset_s),
    .B(_11_),
    .Y(_12_)
  );
  NOR _32_ (
    .A(_09_),
    .B(_12_),
    .Y(inserter_synt)
  );
  NOR _33_ (
    .A(_01_),
    .B(counter[0]),
    .Y(_00_[0])
  );
  NOR _34_ (
    .A(_02_),
    .B(_03_),
    .Y(_13_)
  );
  NOR _35_ (
    .A(counter[1]),
    .B(counter[0]),
    .Y(_14_)
  );
  NOT _36_ (
    .A(_14_),
    .Y(_15_)
  );
  NAND _37_ (
    .A(reset_s),
    .B(_15_),
    .Y(_16_)
  );
  NOR _38_ (
    .A(_13_),
    .B(_16_),
    .Y(_00_[1])
  );
  NAND _39_ (
    .A(counter[2]),
    .B(_13_),
    .Y(_17_)
  );
  NOR _40_ (
    .A(counter[2]),
    .B(_13_),
    .Y(_18_)
  );
  NAND _41_ (
    .A(reset_s),
    .B(_17_),
    .Y(_19_)
  );
  NOR _42_ (
    .A(_18_),
    .B(_19_),
    .Y(_00_[2])
  );
  (* src = "synth_paralelo_serial2.v:30" *)
  DFF _43_ (
    .C(clk_32f),
    .D(_00_[0]),
    .Q(counter[0])
  );
  (* src = "synth_paralelo_serial2.v:30" *)
  DFF _44_ (
    .C(clk_32f),
    .D(_00_[1]),
    .Q(counter[1])
  );
  (* src = "synth_paralelo_serial2.v:30" *)
  DFF _45_ (
    .C(clk_32f),
    .D(_00_[2]),
    .Q(counter[2])
  );
  (* src = "synth_paralelo_serial2.v:26" *)
  DFF _46_ (
    .C(clk_4f),
    .D(reset),
    .Q(reset_s)
  );
  assign IDLE_COM[5:0] = { reset_s, reset_s, reset_s, reset_s, 2'h0 };
endmodule
