xst -intstyle ise -ifn "/home/nikhil/Nikhil/Ass3_Grp22/HalfAdder.xst" -ofn "/home/nikhil/Nikhil/Ass3_Grp22/HalfAdder.syr" 
xst -intstyle ise -ifn "C:/Users/Student/Downloads/Assgn_3_Grp_22/Assgn_3_Grp_22/Ass3_Grp22/Ass3_Grp22/HalfAdder.xst" -ofn "C:/Users/Student/Downloads/Assgn_3_Grp_22/Assgn_3_Grp_22/Ass3_Grp22/Ass3_Grp22/HalfAdder.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc7a100t-csg324-1 HalfAdder.ngc HalfAdder.ngd  
map -intstyle ise -p xc7a100t-csg324-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o HalfAdder_map.ncd HalfAdder.ngd HalfAdder.pcf 
par -w -intstyle ise -ol high -mt off HalfAdder_map.ncd HalfAdder.ncd HalfAdder.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml HalfAdder.twx HalfAdder.ncd -o HalfAdder.twr HalfAdder.pcf 
netgen -intstyle ise -s 1  -pcf HalfAdder.pcf -sdf_anno true -sdf_path "netgen/par" -insert_glbl true -insert_pp_buffers true -w -dir netgen/par -ofmt verilog -sim HalfAdder.ncd HalfAdder_timesim.v 
