entity FOURFA is
	port( A, B : in bit_vector(3 downto 0); Cin: in bit;
	     S: out bit_vector(3 downto 0); Cout: out bit);
	end FOURFA;

	architecture behavioral of FOURFA is

		signal Cs1,Cs2,Cs3: bit;
		
		component FA port
			(A,B,Cin: in bit;
			 Cout,S: out bit);
		end component;

	begin

		FA1: FA port map(A(0),B(0),Cin,Cs1,S(0));
		FA2: FA port map(A(1),B(1),Cs1,Cs2,S(1));
		FA3: FA port map(A(2),B(2),Cs2,Cs3,S(2));
		FA4: FA port map(A(3),B(3),Cs3,Cout,S(3));
	end architecture;
