

================================================================
== Vitis HLS Report for 'LOADBYTES_1'
================================================================
* Date:           Mon May 27 18:05:27 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Temp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        9|       33|  90.000 ns|  0.330 us|    9|   33|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_22_1  |        0|       24|         3|          -|          -|  0 ~ 8|        no|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.52>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [source/word.h:21]   --->   Operation 13 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [source/word.h:20]   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%idx_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %idx"   --->   Operation 15 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%bytes_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %bytes"   --->   Operation 16 'read' 'bytes_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%idx_cast = zext i5 %idx_read"   --->   Operation 17 'zext' 'idx_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (3.52ns)   --->   "%add_ln22 = add i64 %idx_cast, i64 %bytes_read" [source/word.h:22]   --->   Operation 18 'add' 'add_ln22' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %add_ln22" [source/word.h:22]   --->   Operation 19 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln20 = store i4 0, i4 %i" [source/word.h:20]   --->   Operation 20 'store' 'store_ln20' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln21 = store i64 0, i64 %x" [source/word.h:21]   --->   Operation 21 'store' 'store_ln21' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%n_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %n"   --->   Operation 22 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln22_2 = zext i4 %n_read" [source/word.h:22]   --->   Operation 23 'zext' 'zext_ln22_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 %zext_ln22_2" [source/word.h:22]   --->   Operation 24 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 25 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 %zext_ln22_2" [source/word.h:22]   --->   Operation 25 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 26 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 %zext_ln22_2" [source/word.h:22]   --->   Operation 26 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 27 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 %zext_ln22_2" [source/word.h:22]   --->   Operation 27 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 28 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 %zext_ln22_2" [source/word.h:22]   --->   Operation 28 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 29 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 %zext_ln22_2" [source/word.h:22]   --->   Operation 29 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 30 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 %zext_ln22_2" [source/word.h:22]   --->   Operation 30 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 32 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 %zext_ln22_2" [source/word.h:22]   --->   Operation 32 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln22 = br void %for.inc" [source/word.h:22]   --->   Operation 33 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.32>
ST_10 : Operation 34 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [source/word.h:22]   --->   Operation 34 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 35 [1/1] (1.73ns)   --->   "%icmp_ln22 = icmp_eq  i4 %i_1, i4 %n_read" [source/word.h:22]   --->   Operation 35 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "%empty_84 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 8, i64 0"   --->   Operation 36 'speclooptripcount' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 37 [1/1] (1.73ns)   --->   "%add_ln22_1 = add i4 %i_1, i4 1" [source/word.h:22]   --->   Operation 37 'add' 'add_ln22_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %for.inc.split, void %for.end.loopexit" [source/word.h:22]   --->   Operation 38 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i4 %i_1" [source/word.h:22]   --->   Operation 39 'trunc' 'trunc_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_10 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln20 = store i4 %add_ln22_1, i4 %i" [source/word.h:20]   --->   Operation 40 'store' 'store_ln20' <Predicate = (!icmp_ln22)> <Delay = 1.58>
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "%x_load_1 = load i64 %x" [source/word.h:23]   --->   Operation 41 'load' 'x_load_1' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln23 = ret i64 %x_load_1" [source/word.h:23]   --->   Operation 42 'ret' 'ret_ln23' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 43 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr" [source/word.h:22]   --->   Operation 43 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln22, i3 0" [source/word.h:22]   --->   Operation 44 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 45 [1/1] (1.82ns)   --->   "%sub_ln22 = sub i6 56, i6 %shl_ln" [source/word.h:22]   --->   Operation 45 'sub' 'sub_ln22' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.72>
ST_12 : Operation 46 [1/1] (0.00ns)   --->   "%x_load = load i64 %x" [source/word.h:22]   --->   Operation 46 'load' 'x_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [source/word.h:22]   --->   Operation 47 'specloopname' 'specloopname_ln22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i8 %gmem_addr_read" [source/word.h:22]   --->   Operation 48 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln22_1 = zext i6 %sub_ln22" [source/word.h:22]   --->   Operation 49 'zext' 'zext_ln22_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 50 [1/1] (3.14ns)   --->   "%shl_ln22 = shl i64 %zext_ln22, i64 %zext_ln22_1" [source/word.h:22]   --->   Operation 50 'shl' 'shl_ln22' <Predicate = true> <Delay = 3.14> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 51 [1/1] (0.99ns)   --->   "%x_1 = or i64 %shl_ln22, i64 %x_load" [source/word.h:22]   --->   Operation 51 'or' 'x_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln21 = store i64 %x_1, i64 %x" [source/word.h:21]   --->   Operation 52 'store' 'store_ln21' <Predicate = true> <Delay = 1.58>
ST_12 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln22 = br void %for.inc" [source/word.h:22]   --->   Operation 53 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.520ns
The critical path consists of the following:
	wire read operation ('idx_read') on port 'idx' [7]  (0.000 ns)
	'add' operation 64 bit ('add_ln22', source/word.h:22) [12]  (3.520 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	wire read operation ('n_read') on port 'n' [8]  (0.000 ns)
	bus request operation ('empty', source/word.h:22) on port 'gmem' (source/word.h:22) [15]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', source/word.h:22) on port 'gmem' (source/word.h:22) [15]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', source/word.h:22) on port 'gmem' (source/word.h:22) [15]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', source/word.h:22) on port 'gmem' (source/word.h:22) [15]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', source/word.h:22) on port 'gmem' (source/word.h:22) [15]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', source/word.h:22) on port 'gmem' (source/word.h:22) [15]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', source/word.h:22) on port 'gmem' (source/word.h:22) [15]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', source/word.h:22) on port 'gmem' (source/word.h:22) [15]  (7.300 ns)

 <State 10>: 3.323ns
The critical path consists of the following:
	'load' operation 4 bit ('i', source/word.h:22) on local variable 'i', source/word.h:20 [20]  (0.000 ns)
	'add' operation 4 bit ('add_ln22_1', source/word.h:22) [23]  (1.735 ns)
	'store' operation 0 bit ('store_ln20', source/word.h:20) of variable 'add_ln22_1', source/word.h:22 on local variable 'i', source/word.h:20 [36]  (1.588 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', source/word.h:22) on port 'gmem' (source/word.h:22) [28]  (7.300 ns)

 <State 12>: 5.728ns
The critical path consists of the following:
	'shl' operation 64 bit ('shl_ln22', source/word.h:22) [34]  (3.150 ns)
	'or' operation 64 bit ('x', source/word.h:22) [35]  (0.990 ns)
	'store' operation 0 bit ('store_ln21', source/word.h:21) of variable 'x', source/word.h:22 on local variable 'x', source/word.h:21 [37]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
