rd_("ChThe counter counts up and down alternatively. Output \xe2\x80\xa60CmCH10_DBG_CTDREQ (rw) register accessor: Read: get channel \xe2\x80\xa6CmCH11_DBG_CTDREQ (rw) register accessor: Read: get channel \xe2\x80\xa6AlDCP channel control register00000CiAbort an in-progress transfer sequence on one or more \xe2\x80\xa6ClA charger (either a dedicated charger or a host charger) \xe2\x80\xa6AmChip reset control and statusBjCustom instruction configuration register.BcCustom instruction data register 0.BcCustom instruction data register 1.e0.5ms00000000000e1.0ms00000000000e2.0ms00000000000e3.0ms00000000000e4.0ms00000000000e5.0ms00000000000e6.0ms00000000000e7.0ms00000000000CnCLK_GPOUT0_CTRL (rw) register accessor: Clock control, can \xe2\x80\xa6CnCLK_GPOUT1_CTRL (rw) register accessor: Clock control, can \xe2\x80\xa6CnCLK_GPOUT2_CTRL (rw) register accessor: Clock control, can \xe2\x80\xa6CnCLK_GPOUT3_CTRL (rw) register accessor: Clock control, can \xe2\x80\xa6BiField <code>clk_peri_spi0</code> reader -00BiField <code>clk_peri_spi0</code> writer -0BiField <code>clk_peri_spi1</code> reader -00BiField <code>clk_peri_spi1</code> writer -0BiField <code>CLK_SYS_RESUS</code> reader -000BiField <code>CLK_SYS_RESUS</code> writer -0BiField <code>clk_sys_sram0</code> reader -00BiField <code>clk_sys_sram0</code> writer -0BiField <code>clk_sys_sram1</code> reader -00BiField <code>clk_sys_sram1</code> writer -0BiField <code>clk_sys_sram2</code> reader -00BiField <code>clk_sys_sram2</code> writer -0BiField <code>clk_sys_sram3</code> reader -00BiField <code>clk_sys_sram3</code> writer -0BiField <code>clk_sys_sram4</code> reader -00BiField <code>clk_sys_sram4</code> writer -0BiField <code>clk_sys_sram5</code> reader -00BiField <code>clk_sys_sram5</code> writer -0BiField <code>clk_sys_tbman</code> reader -00BiField <code>clk_sys_tbman</code> writer -0BiField <code>clk_sys_timer</code> reader -00BiField <code>clk_sys_timer</code> writer -0BiField <code>clk_sys_uart0</code> reader -00BiField <code>clk_sys_uart0</code> writer -0BiField <code>clk_sys_uart1</code> reader -00BiField <code>clk_sys_uart1</code> writer -0DiField <code>CLR_START_DET</code> reader - Read this register to clear \xe2\x80\xa6n0 KB (No DTCM)d4 KBd8 KBe16 KBe32 KBe64 KBf128 KBn0 KB (No ITCM)654321hDisable.gEnable.BoShortcut between COMPARE[0] event and STOP task0DiField <code>COMPARE0_STOP</code> reader - Shortcut between COMPARE[0] \xe2\x80\xa60DiField <code>COMPARE0_STOP</code> writer - Shortcut between COMPARE[0] \xe2\x80\xa60BoShortcut between COMPARE[1] event and STOP task0DiField <code>COMPARE1_STOP</code> reader - Shortcut between COMPARE[1] \xe2\x80\xa60DiField <code>COMPARE1_STOP</code> writer - Shortcut between COMPARE[1] \xe2\x80\xa60BoShortcut between COMPARE[2] event and STOP task0DiField <code>COMPARE2_STOP</code> reader - Shortcut between COMPARE[2] \xe2\x80\xa60DiField <code>COMPARE2_STOP</code> writer - Shortcut between COMPARE[2] \xe2\x80\xa60BoShortcut between COMPARE[3] event and STOP task0DiField <code>COMPARE3_STOP</code> reader - Shortcut between COMPARE[3] \xe2\x80\xa60DiField <code>COMPARE3_STOP</code> writer - Shortcut between COMPARE[3] \xe2\x80\xa60BoShortcut between COMPARE[4] event and STOP taskDiField <code>COMPARE4_STOP</code> reader - Shortcut between COMPARE[4] \xe2\x80\xa6DiField <code>COMPARE4_STOP</code> writer - Shortcut between COMPARE[4] \xe2\x80\xa6BoShortcut between COMPARE[5] event and STOP taskDiField <code>COMPARE5_STOP</code> reader - Shortcut between COMPARE[5] \xe2\x80\xa6DiField <code>COMPARE5_STOP</code> writer - Shortcut between COMPARE[5] \xe2\x80\xa6DfField <code>CONFIGURATION</code> reader - These bits read back as 0x000CkField <code>CONTROLLER_EN</code> reader - Enable controllerCkField <code>CONTROLLER_EN</code> writer - Enable controllerAodo not assert core0 debug resetAhassert core0 debug resetCdValue up to which the pulse generator counter countsCmAn error occurred while asserting or deasserting the Chip \xe2\x80\xa60A`Core peripherals0AfCritical section token0AgCritical section token.BiType of cache to select on CSSELR writes.BiData toggle error (triggers an interrupt)CiRead to sample the pad output values PIO is currently \xe2\x80\xa6AkDCDC_IN low voltage detect.CnSelect between default DETECT signal behaviour and LDETECT \xe2\x80\xa6BkDescription collection[n]: Device address nBmShortcut between DISABLED event and RXEN taskDgField <code>DISABLED_RXEN</code> reader - Shortcut between DISABLED \xe2\x80\xa6DgField <code>DISABLED_RXEN</code> writer - Shortcut between DISABLED \xe2\x80\xa6BmShortcut between DISABLED event and TXEN taskDgField <code>DISABLED_TXEN</code> reader - Shortcut between DISABLED \xe2\x80\xa6DgField <code>DISABLED_TXEN</code> writer - Shortcut between DISABLED \xe2\x80\xa6BdWrite to 1 to disable the decryptionCfDisplay logic power gate control. Used as software \xe2\x80\xa6000lDivider /256BbDTCM Access Error Interrupt EnableAhDTCM Access Error StatusAkDTCM Magic Address Register0AbDTCM Magic AddressBiDTCM Magic Address Match Interrupt EnableAoDTCM Magic Address Match StatusBaECB block encrypt memory pointersBmShortcut between EDEND event and DISABLE taskDjField <code>EDEND_DISABLE</code> reader - Shortcut between EDEND event \xe2\x80\xa6DjField <code>EDEND_DISABLE</code> writer - Shortcut between EDEND event \xe2\x80\xa6BeEDMA stop acknowledge is not assertedCiEDMA stop acknowledge is asserted (EDMA is in STOP mode).A`stop request offostop request onChControl bit to enable the pull-down circuitry in the \xe2\x80\xa60000000AaValue on reset: 00BiField <code>ENDPOINT_TYPE</code> reader -0BiField <code>ENDPOINT_TYPE</code> writer -0BmShortcut between ENDRX event and STARTRX taskDjField <code>ENDRX_STARTRX</code> reader - Shortcut between ENDRX event \xe2\x80\xa6DjField <code>ENDRX_STARTRX</code> writer - Shortcut between ENDRX event \xe2\x80\xa6CnEnables interrupt for detection of disconnection to Device \xe2\x80\xa6000D`Field <code>EP0_INT_STALL</code> reader - Device: Set bit in \xe2\x80\xa6D`Field <code>EP0_INT_STALL</code> writer - Device: Set bit in \xe2\x80\xa6EhYou can <code>read</code> this register and get <code>ep_control::R</code>.  You can \xe2\x80\xa6CgThis bit indicates that a page fault occurred while \xe2\x80\xa6000000000000000BiDetails on what caused the USBEVENT eventChEVENTS_ACQUIRED (rw) register accessor: an alias for \xe2\x80\xa6ChEVENTS_CRCERROR (rw) register accessor: an alias for \xe2\x80\xa6BjCTS is activated (set low). Clear To Send.0BiField <code>EVENTS_DBLRDY</code> reader -BiField <code>EVENTS_DBLRDY</code> writer -ChEVENTS_DEVMATCH (rw) register accessor: an alias for \xe2\x80\xa6ChEVENTS_DISABLED (rw) register accessor: an alias for \xe2\x80\xa6ChEVENTS_ENDCRYPT (rw) register accessor: an alias for \xe2\x80\xa6BiField <code>EVENTS_ENDECB</code> reader -BiField <code>EVENTS_ENDECB</code> writer -ChEVENTS_ENDEPOUT (rw) register accessor: an alias for \xe2\x80\xa6ChEVENTS_ENDISOIN (rw) register accessor: an alias for \xe2\x80\xa6ChEVENTS_ENDKSGEN (rw) register accessor: an alias for \xe2\x80\xa6AgPacket sent or receivedBhEnd of RXD buffer and TXD buffer reachedAmGranted transaction completedBiThe SAADC has filled up the result bufferBeAddress resolution procedure completeCdThe PDM has written the last sample specified by \xe2\x80\xa6ChEVENTS_EP0SETUP (rw) register accessor: an alias for \xe2\x80\xa6BiField <code>EVENTS_EPDATA</code> reader -BiField <code>EVENTS_EPDATA</code> writer -ChEVENTS_ERRORECB (rw) register accessor: an alias for \xe2\x80\xa6BiField <code>EVENTS_LASTRX</code> reader -BiField <code>EVENTS_LASTRX</code> writer -BiField <code>EVENTS_LASTTX</code> reader -BiField <code>EVENTS_LASTTX</code> writer -ChEVENTS_MHRMATCH (rw) register accessor: an alias for \xe2\x80\xa6BiField <code>EVENTS_OVRFLW</code> reader -BiField <code>EVENTS_OVRFLW</code> writer -BiField <code>EVENTS_PHYEND</code> reader -BiField <code>EVENTS_PHYEND</code> writer -ChEVENTS_RESOLVED (rw) register accessor: an alias for \xe2\x80\xa6BiField <code>EVENTS_RXDRDY</code> reader -0BiField <code>EVENTS_RXDRDY</code> writer -0ChEVENTS_RXDREADY (rw) register accessor: an alias for \xe2\x80\xa6ChEVENTS_RXPTRUPD (rw) register accessor: an alias for \xe2\x80\xa6ChEVENTS_SELECTED (rw) register accessor: an alias for \xe2\x80\xa6BiField <code>EVENTS_SEQEND</code> reader -BiField <code>EVENTS_SEQEND</code> writer -CjSignals that a SOF (start of frame) condition has been \xe2\x80\xa6BiField <code>EVENTS_TXDRDY</code> reader -0BiField <code>EVENTS_TXDRDY</code> writer -0ChEVENTS_TXPTRUPD (rw) register accessor: an alias for \xe2\x80\xa6ChEVENTS_USBEVENT (rw) register accessor: an alias for \xe2\x80\xa6ChEVENTS_USBRESET (rw) register accessor: an alias for \xe2\x80\xa6BiField <code>EVENTS_VALRDY</code> reader -BiField <code>EVENTS_VALRDY</code> writer -CgThis token represents exclusive access to the value \xe2\x80\xa6Dj<code>SpiDevice</code> implementation with exclusive access to the bus \xe2\x80\xa6CdResult of frequency measurement, only valid when \xe2\x80\xa6AhFrequency counter statusCjWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for FIELDDETECTED eventCiWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for FIELDDETECTED eventCcEnable or disable interrupt for FIELDDETECTED eventDfField <code>FIELDDETECTED</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DeField <code>FIELDDETECTED</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DiField <code>FIELDDETECTED</code> reader - Enable or disable interrupt \xe2\x80\xa6DfField <code>FIELDDETECTED</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DeField <code>FIELDDETECTED</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DiField <code>FIELDDETECTED</code> writer - Enable or disable interrupt \xe2\x80\xa6BfSelector for flexio1 clock multiplexerBfSelector for flexspi clock multiplexerBeSelect for source of flexspi_clk_rooti14 framesDkField <code>FRAMEDELAYMAX</code> reader - Maximum frame delay in number \xe2\x80\xa6DkField <code>FRAMEDELAYMAX</code> writer - Maximum frame delay in number \xe2\x80\xa6DkField <code>FRAMEDELAYMIN</code> reader - Minimum frame delay in number \xe2\x80\xa6DkField <code>FRAMEDELAYMIN</code> writer - Minimum frame delay in number \xe2\x80\xa6AdRead from peripheralBoUnused, but reserved for RFC 3323 restrictions.BmWrite field Proxy with safe <code>bits</code>0DgA foreign type in an <code>extern</code> block: <code>type void</code>.BhSelecting Pad: GPIO_AD_00 for Mode: ALT0BhSelecting Pad: GPIO_AD_00 for Mode: ALT2BhSelecting Pad: GPIO_AD_00 for Mode: ALT6BhSelecting Pad: GPIO_AD_01 for Mode: ALT0BhSelecting Pad: GPIO_AD_01 for Mode: ALT3BhSelecting Pad: GPIO_AD_01 for Mode: ALT6BhSelecting Pad: GPIO_AD_02 for Mode: ALT0BhSelecting Pad: GPIO_AD_02 for Mode: ALT3BhSelecting Pad: GPIO_AD_03 for Mode: ALT0BhSelecting Pad: GPIO_AD_03 for Mode: ALT2BhSelecting Pad: GPIO_AD_03 for Mode: ALT3BhSelecting Pad: GPIO_AD_04 for Mode: ALT0BhSelecting Pad: GPIO_AD_04 for Mode: ALT2BhSelecting Pad: GPIO_AD_04 for Mode: ALT3BhSelecting Pad: GPIO_AD_05 for Mode: ALT0BhSelecting Pad: GPIO_AD_05 for Mode: ALT2BhSelecting Pad: GPIO_AD_05 for Mode: ALT3BhSelecting Pad: GPIO_AD_06 for Mode: ALT0BhSelecting Pad: GPIO_AD_06 for Mode: ALT2BhSelecting Pad: GPIO_AD_06 for Mode: ALT3BhSelecting Pad: GPIO_AD_06 for Mode: ALT6BhSelecting Pad: GPIO_AD_07 for Mode: ALT0BhSelecting Pad: GPIO_AD_07 for Mode: ALT1BhSelecting Pad: GPIO_AD_07 for Mode: ALT2BhSelecting Pad: GPIO_AD_08 for Mode: ALT0BhSelecting Pad: GPIO_AD_08 for Mode: ALT1BhSelecting Pad: GPIO_AD_09 for Mode: ALT0BhSelecting Pad: GPIO_AD_09 for Mode: ALT2BhSelecting Pad: GPIO_AD_10 for Mode: ALT0BhSelecting Pad: GPIO_AD_10 for Mode: ALT2BhSelecting Pad: GPIO_AD_10 for Mode: ALT6BhSelecting Pad: GPIO_AD_11 for Mode: ALT0BhSelecting Pad: GPIO_AD_11 for Mode: ALT2BhSelecting Pad: GPIO_AD_12 for Mode: ALT0BhSelecting Pad: GPIO_AD_12 for Mode: ALT2BhSelecting Pad: GPIO_AD_13 for Mode: ALT0BhSelecting Pad: GPIO_AD_13 for Mode: ALT2BhSelecting Pad: GPIO_AD_13 for Mode: ALT6BhSelecting Pad: GPIO_AD_14 for Mode: ALT0BhSelecting Pad: GPIO_AD_14 for Mode: ALT2AiInput value for QSPI pinsAbQSPI output enableClGPIO_HI_OUT_CLR (w) register accessor: QSPI output value \xe2\x80\xa6ClGPIO_HI_OUT_SET (w) register accessor: QSPI output value \xe2\x80\xa6ClGPIO_HI_OUT_XOR (w) register accessor: QSPI output value \xe2\x80\xa6BhSelecting Pad: GPIO_SD_00 for Mode: ALT2BhSelecting Pad: GPIO_SD_01 for Mode: ALT2BhSelecting Pad: GPIO_SD_02 for Mode: ALT2BhSelecting Pad: GPIO_SD_03 for Mode: ALT2BhSelecting Pad: GPIO_SD_04 for Mode: ALT2BhSelecting Pad: GPIO_SD_05 for Mode: ALT1BhSelecting Pad: GPIO_SD_05 for Mode: ALT2BhSelecting Pad: GPIO_SD_06 for Mode: ALT1BhSelecting Pad: GPIO_SD_06 for Mode: ALT2BhSelecting Pad: GPIO_SD_07 for Mode: ALT1BhSelecting Pad: GPIO_SD_07 for Mode: ALT2BhSelecting Pad: GPIO_SD_08 for Mode: ALT1BhSelecting Pad: GPIO_SD_08 for Mode: ALT2BhSelecting Pad: GPIO_SD_09 for Mode: ALT1BhSelecting Pad: GPIO_SD_09 for Mode: ALT2BhSelecting Pad: GPIO_SD_10 for Mode: ALT1BhSelecting Pad: GPIO_SD_10 for Mode: ALT2BhSelecting Pad: GPIO_SD_11 for Mode: ALT1BhSelecting Pad: GPIO_SD_11 for Mode: ALT2BhSelecting Pad: GPIO_SD_12 for Mode: ALT0BhSelecting Pad: GPIO_SD_12 for Mode: ALT1BhSelecting Pad: GPIO_SD_12 for Mode: ALT2BhSelecting Pad: GPIO_SD_14 for Mode: ALT0BhSelecting Pad: GPIO_SD_14 for Mode: ALT1FcAn individual generic argument, like <code>&#39;a</code>, <code>T</code>, or <code>Item = T</code>.CgOne-hot field indicating which hashing features are \xe2\x80\xa6CiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for HFCLKSTARTED eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for HFCLKSTARTED eventDkField <code>HIGH_PRIORITY</code> reader - HIGH_PRIORITY gives a channel \xe2\x80\xa6000DkField <code>HIGH_PRIORITY</code> writer - HIGH_PRIORITY gives a channel \xe2\x80\xa6000DkField <code>HOST_CONN_DIS</code> reader - Host: raised when a device is \xe2\x80\xa6000DkField <code>HOST_CONN_DIS</code> writer - Host: raised when a device is \xe2\x80\xa60DiField <code>HOST_IOT_KDR0</code> reader - Write: K_DR bits 31:0 Read: \xe2\x80\xa6DiField <code>HOST_IOT_KDR0</code> writer - Write: K_DR bits 31:0 Read: \xe2\x80\xa6CiField <code>HOST_IOT_KDR1</code> writer - K_DR bits 63:32CiField <code>HOST_IOT_KDR2</code> writer - K_DR bits 95:64CjField <code>HOST_IOT_KDR3</code> writer - K_DR bits 127:96AiHyperbolic Sine function.EdBase struct for <code>HistoryBuf</code> and <code>HistoryBufView</code>, generic \xe2\x80\xa6CiIC_CLR_ACTIVITY (r) register accessor: Clear ACTIVITY \xe2\x80\xa6CiIC_CLR_GEN_CALL (r) register accessor: Clear GEN_CALL \xe2\x80\xa6CiIC_CLR_RX_UNDER (r) register accessor: Clear RX_UNDER \xe2\x80\xa6CiIC_CLR_STOP_DET (r) register accessor: Clear STOP_DET \xe2\x80\xa6CnIC_COMP_PARAM_1 (r) register accessor: Component Parameter \xe2\x80\xa6ChIC_COMP_VERSION (r) register accessor: I2C Component \xe2\x80\xa6CjDetermines whether RESTART conditions may be sent when \xe2\x80\xa6DhField <code>IC_RESTART_EN</code> reader - Determines whether RESTART \xe2\x80\xa6DhField <code>IC_RESTART_EN</code> writer - Determines whether RESTART \xe2\x80\xa6DiField <code>INLINE_OUT_EN</code> reader - If 1, use a bit of OUT data \xe2\x80\xa6DiField <code>INLINE_OUT_EN</code> writer - If 1, use a bit of OUT data \xe2\x80\xa6DdField <code>INT_EP_ACTIVE</code> reader - Host: Enable interrupt \xe2\x80\xa6DdField <code>INT_EP_ACTIVE</code> writer - Host: Enable interrupt \xe2\x80\xa6CiControl for the Deep Sleep signal to the ARM Platform \xe2\x80\xa6fIOMUXCAkSequence execution timeout.AgFlash boundary crossed.BbITCM Access Error Interrupt EnableAhITCM Access Error StatusAkITCM Magic Address Register0AbITCM Magic AddressBiITCM Magic Address Match Interrupt EnableAoITCM Magic Address Match StatusBoUnused, but reserved for RFC 3323 restrictions.BnTrait for enums of external interrupt numbers.DcAn <code>extern crate</code> item: <code>extern crate serde</code>.DgAn iterator producing the <code>usize</code> indices of all buckets \xe2\x80\xa6DeField <code>KEEP_ALIVE_EN</code> reader - Host: Enable keep alive \xe2\x80\xa6DeField <code>KEEP_ALIVE_EN</code> writer - Host: Enable keep alive \xe2\x80\xa6CiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for LFCLKSTARTED eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for LFCLKSTARTED eventAnXTAL OSC (LP) Control Register00000CkThis bit field contains the temperature count that will \xe2\x80\xa6000AdLPI2C1 ipg_doze modeAgLPI2C1 stop acknowledgeAcLPI2C1 stop requestAdLPI2C2 ipg_doze modeAgLPI2C2 stop acknowledgeAcLPI2C2 stop requestAjderive clock from pll3_60mAiderive clock from osc_clkAdLPSPI1 ipg_doze modeAgLPSPI1 stop acknowledgeAcLPSPI1 stop requestAdLPSPI2 ipg_doze modeAgLPSPI2 stop acknowledgeAcLPSPI2 stop requestAoderive clock from PLL3 PFD1 clkAkderive clock from PLL3 PFD0Afderive clock from PLL2Akderive clock from PLL2 PFD2Ckset the current bias of low power comparator 0x0: 50 nA \xe2\x80\xa6AbMain supply statusClField <code>MAINREGSTATUS</code> reader - Main supply statusCjmask interrupt generation due to on board oscillator readyAfSCU IDLE is not maskedAbSCU IDLE is maskedAdwdog_rst_b is maskedDbField <code>MAXPACKETSIZE</code> reader - Length of key-stream \xe2\x80\xa6DbField <code>MAXPACKETSIZE</code> writer - Length of key-stream \xe2\x80\xa6Bedon\xe2\x80\x99t override module enable signalAmoverride module enable signal10Bhmclk frequency = 1/256 * hmclk frequencyCnThis bit masks the R_RESTART_DET interrupt in IC_INTR_STAT \xe2\x80\xa6D`Field <code>M_RESTART_DET</code> reader - This bit masks the \xe2\x80\xa6D`Field <code>M_RESTART_DET</code> writer - This bit masks the \xe2\x80\xa6AjAlias for minutes durationCaOpt-in mutable access to <code>Entry</code> keys.CfError signalled because the next pointer is 0x00000000000CjError is signalled because the next pointer is 0x00000000.00000000000ChNFCID1_2ND_LAST (rw) register accessor: an alias for \xe2\x80\xa6ChNFCID1_3RD_LAST (rw) register accessor: an alias for \xe2\x80\xa6BcInput channel x is not pre-selectedCnThe number of channels this DMA instance is equipped with. \xe2\x80\xa6AgOCRAM Write Read SelectAo1\xe2\x80\x99s complement representationBaXTAL OSC Configuration 0 Register00000BaXTAL OSC Configuration 1 Register00000BaXTAL OSC Configuration 2 Register00000CmReflects whether the DCP engine byteswaps the output data \xe2\x80\xa6CmReflects whether the DCP engine wordswaps the output data \xe2\x80\xa6CiOversampling configuration. The RESOLUTION is applied \xe2\x80\xa6DhImplementation of <code>VecStorage</code> that stores the data in an \xe2\x80\xa6AkPDM clock generator controlBnSelector for peripheral clk2 clock multiplexerClHolds argument of entry function for core0 for waking-up \xe2\x80\xa6CkSelects source to generate pll3_sw_clk. This bit should \xe2\x80\xa6CiDenominator of Audio PLL Fractional Loop Divider Register0ClThese bits implement a divider after the PLL, but before \xe2\x80\xa6000lDivide by 16AjInterrupt Enable for proc00AiInterrupt Force for proc00CfInterrupt status after masking &amp; forcing for proc00AjInterrupt Enable for proc10AiInterrupt Force for proc10CfInterrupt status after masking &amp; forcing for proc10BnThe power down signal of the current detector.Bkpower down overcurrent detection comparatorCiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for PWMPERIODEND eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for PWMPERIODEND eventCmContext for parsing a single property in the conventional \xe2\x80\xa6B`The current tuning value in use.000BmShortcut between READY event and EDSTART taskDjField <code>READY_EDSTART</code> reader - Shortcut between READY event \xe2\x80\xa6DjField <code>READY_EDSTART</code> writer - Shortcut between READY event \xe2\x80\xa6CjControl bit to enable the low-power mode in the analog \xe2\x80\xa6000ClControl bit to power down the VBG-up detection circuitry \xe2\x80\xa6000kNominal VBG00000000000iVBG+0.78%00000000000iVBG+1.56%00000000000iVBG+2.34%00000000000iVBG-0.78%00000000000iVBG-1.56%00000000000iVBG-2.34%00000000000iVBG-3.12%00000000000CbSlave repeats last received data frame from masterClReset done. If a bit is set then a reset done signal has \xe2\x80\xa6AhResolution configurationChSet to 1 will make RESUME_IRQ bit a sticky bit until \xe2\x80\xa6000kRSSI sampleClThis field indicates which chip source is being used for \xe2\x80\xa600000000000AcSPDIF Rx FIFO is onCiSPDIF Rx FIFO is off. Does not accept data from interfaceCiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for RXFRAMESTART eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for RXFRAMESTART eventBmShortcut between RXREADY event and START taskDfField <code>RXREADY_START</code> reader - Shortcut between RXREADY \xe2\x80\xa6DfField <code>RXREADY_START</code> writer - Shortcut between RXREADY \xe2\x80\xa6CfSee IC_RAW_INTR_STAT for a detailed description of \xe2\x80\xa6DhField <code>R_RESTART_DET</code> reader - See IC_RAW_INTR_STAT for a \xe2\x80\xa6DiA builder for computing where in an <code>IndexMap</code> a key-value \xe2\x80\xa6BeRaw, transparent \xe2\x80\x9crestore state\xe2\x80\x9d.CiKeep retention on RAM section S10 when RAM section is \xe2\x80\xa60CiKeep retention on RAM section S11 when RAM section is \xe2\x80\xa60CiKeep retention on RAM section S12 when RAM section is \xe2\x80\xa60CiKeep retention on RAM section S13 when RAM section is \xe2\x80\xa60CiKeep retention on RAM section S14 when RAM section is \xe2\x80\xa60CiKeep retention on RAM section S15 when RAM section is \xe2\x80\xa60kdivide by 1kdivide by 2kdivide by 3kdivide by 4kdivide by 5kdivide by 6kdivide by 7kdivide by 8Aisai1.MCLK is input signalAjsai1.MCLK is output signalBeSAI1 stop acknowledge is not assertedBaSAI1 stop acknowledge is assertedA`stop request offostop request on=<;:9876Aisai3.MCLK is input signalAjsai3.MCLK is output signalBeSAI3 stop acknowledge is not assertedBaSAI3 stop acknowledge is asserted54BiControls normal or continuous sample rateBaTRIGGER sampling interval counter000BoPointer to data area used for temporary storage0CnSecurity Configuration This field reflects the settings of \xe2\x80\xa6CcSETUP transaction completed (triggers an interrupt)DgField <code>SIDESET_COUNT</code> reader - The number of MSBs of the \xe2\x80\xa6DgField <code>SIDESET_COUNT</code> writer - The number of MSBs of the \xe2\x80\xa6AcSIE status registerCaSleep state during automatic collision resolutionAiState machine pin controloSniffer ControlCmData accumulator for sniff hardware Write an initial seed \xe2\x80\xa6Ad46 - SNVS_HP_WRAPPER0Ad48 - SNVS_LP_WRAPPER0ClDivider for spdif0 clock podf. Divider should be updated \xe2\x80\xa6ClDivider for spdif0 clock pred. Divider should be updated \xe2\x80\xa6kSPI controlAe14: <code>1110</code>000Ae12: <code>1100</code>000Ae10: <code>1010</code>000Ad8: <code>1000</code>000Ac6: <code>110</code>000Ac4: <code>100</code>000CkShadow register write and OTP write lock for SRK_REVOKE \xe2\x80\xa6Ao5: Standard request SET_ADDRESSAo3: Standard request SET_FEATUREB`12: Standard request SYNCH_FRAMEAcFIFO stream controlChUse the SysTick Calibration Value Register to enable \xe2\x80\xa6AhSystem memory DS controlClAlias for second duration (<code>u32</code> backing storage)ClAlias for second duration (<code>u64</code> backing storage)Ah7-bit address mode type.0CnDefault header for NFC tag. Software can read these values \xe2\x80\xa6000BiField <code>TASKS_ACQUIRE</code> writer -BiField <code>TASKS_BCSTART</code> writer -BiField <code>TASKS_CAPTURE</code> writer -0BiField <code>TASKS_CCASTOP</code> writer -BiField <code>TASKS_CTSTART</code> writer -BiField <code>TASKS_DISABLE</code> writer -0CgTASKS_DPDMDRIVE (w) register accessor: an alias for \xe2\x80\xa6BiField <code>TASKS_EDSTART</code> writer -CgTASKS_EP0RCVOUT (w) register accessor: an alias for \xe2\x80\xa6CgTASKS_EP0STATUS (w) register accessor: an alias for \xe2\x80\xa6BiField <code>TASKS_FLUSHRX</code> writer -BiField <code>TASKS_GOSLEEP</code> writer -CgTASKS_HFCLKSTOP (w) register accessor: an alias for \xe2\x80\xa6CgTASKS_LFCLKSTOP (w) register accessor: an alias for \xe2\x80\xa6CgTASKS_PREPARERX (w) register accessor: an alias for \xe2\x80\xa6CgTASKS_PREPARETX (w) register accessor: an alias for \xe2\x80\xa6CgTASKS_READSTART (w) register accessor: an alias for \xe2\x80\xa6BiField <code>TASKS_RELEASE</code> writer -CgTASKS_RSSISTART (w) register accessor: an alias for \xe2\x80\xa6AgEnable RADIO in RX modeCgTASKS_STARTEPIN (w) register accessor: an alias for \xe2\x80\xa6BiField <code>TASKS_STARTRX</code> writer -000BiField <code>TASKS_STARTTX</code> writer -0000BiField <code>TASKS_STOPECB</code> writer -BiTask stopping the random number generatoroStop comparatorBdTask stopping the quadrature decoderAlStop temperature measurementjStop RADIOAdStop SPI transactionAdStop TWI transactionCmStop TWI transaction. Must be issued while the TWI master \xe2\x80\xa61CgStops the SAADC and terminates all on-going conversionsjStop TimerA`Stop RTC COUNTERAhStop resolving addressesAjStop encryption/decryption;3ClStops PWM pulse generation on all channels at the end of \xe2\x80\xa6AbStops PDM transferClStops I2S transfer. Also stops MCK generator. Triggering \xe2\x80\xa6BiField <code>TASKS_SUSPEND</code> writer -0000BiField <code>TASKS_TRIGGER</code> writer -AgEnable RADIO in TX modeCbTCD Minor Byte Count (Minor Loop Mapping Disabled)0AlTemper Sensor software reseti13 framesClPower-fail comparator threshold setting for high voltage \xe2\x80\xa6DcField <code>THRESHOLDVDDH</code> reader - Power-fail comparator \xe2\x80\xa6DcField <code>THRESHOLDVDDH</code> writer - Power-fail comparator \xe2\x80\xa6Afderive clock from PLL2Akderive clock from PLL2 PFD2Akderive clock from PLL2 PFD0Akderive clock from PLL2 PFD1AkETC_TRIG Chain 0/1 Register0AkETC_TRIG Chain 2/3 Register0AkETC_TRIG Chain 4/5 Register0AkETC_TRIG Chain 6/7 Register0332211003322110033221100BeTRNG stop acknowledge is not assertedBaTRNG stop acknowledge is assertedA`stop request offostop request onAo2\xe2\x80\x99s complement representationAhno description availableCiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TXFRAMESTART eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TXFRAMESTART eventBmShortcut between TXREADY event and START taskDfField <code>TXREADY_START</code> reader - Shortcut between TXREADY \xe2\x80\xa6DfField <code>TXREADY_START</code> writer - Shortcut between TXREADY \xe2\x80\xa6Agdisable transfer clock.Afenable transfer clock.CdThis bit controls the generation of the TX_EMPTY \xe2\x80\xa6DcField <code>TX_EMPTY_CTRL</code> reader - This bit controls the \xe2\x80\xa6DcField <code>TX_EMPTY_CTRL</code> writer - This bit controls the \xe2\x80\xa6ClAlias for instants that come from timers with a specific \xe2\x80\xa60AeThe ticks of a timer.CkWrite data out while reading data into the provided buffer.0CdThe error type for <code>try_reserve</code> methods.0DgA trait object type <code>dyn Bound1 + Bound2 + Bound3</code> where \xe2\x80\xa6ClWhere to connect the USB controller. Should be to_phy by \xe2\x80\xa6ChA custom implementation of a future trait object for \xe2\x80\xa600CoField <code>VBUS_DETECTED</code> reader - Device: VBUS DetectedDeField <code>VECTCLRACTIVE</code> reader - Clears all active state \xe2\x80\xa6DeField <code>VECTCLRACTIVE</code> writer - Clears all active state \xe2\x80\xa6oVery high speedBmShortcut between WRITE event and SUSPEND taskDjField <code>WRITE_SUSPEND</code> reader - Shortcut between WRITE event \xe2\x80\xa6DjField <code>WRITE_SUSPEND</code> writer - Shortcut between WRITE event \xe2\x80\xa6DkShortcut for <code>abort!(Span::call_site(), msg...)</code>. This macro \xe2\x80\xa6CnBit 5 - This field indicates that DW_apb_i2c in the master \xe2\x80\xa6CmBit 8 - This field indicates that the restart is disabled \xe2\x80\xa6ChBit 11 - This field indicates that the User tries to \xe2\x80\xa6CkBit 15 - 1: When the processor side responds to a slave \xe2\x80\xa6CgBit 6 - Shortcut between ADDRESS event and BCSTART task0CnReturns the total amount of memory allocated internally by \xe2\x80\xa600CiBit 25 - Bit Stuff Error. Raised by the Serial RX engine.0AnDeclares the fields of struct.ChBit 13 - Shortcut between CCABUSY event and DISABLE task0CnRead: get channel DREQ counter (i.e. how many accesses the \xe2\x80\xa6Ci0xa80 - Read: get channel DREQ counter (i.e. how many \xe2\x80\xa6hBits 0:502Ci0xac0 - Read: get channel DREQ counter (i.e. how many \xe2\x80\xa611BkClear the SLEEPDEEP bit in the SCR register00ChClock control, can be changed on-the-fly (except for \xe2\x80\xa6Ck0x00 - Clock control, can be changed on-the-fly (except \xe2\x80\xa61Ck0x0c - Clock control, can be changed on-the-fly (except \xe2\x80\xa62Ck0x18 - Clock control, can be changed on-the-fly (except \xe2\x80\xa63Ck0x24 - Clock control, can be changed on-the-fly (except \xe2\x80\xa6eBit 30000fBit 140000fBit 15000022222fBit 100000fBit 110000CgBit 0 - Read this register to clear the RESTART_DET \xe2\x80\xa6CgBit 4 - Shortcut between DBLRDY event and RDCLRDBL task0A`Disables counter000CmBit 4 - Enable the second DM pull up resistor. 0 - Pull = \xe2\x80\xa60BjBit 30 - This endpoint is double buffered.000CmBit 0 - Enable the second DP pull up resistor. 0 - Pull = \xe2\x80\xa60BeIterator for array of: 0x08..0x80 - -BjBit 8 - Source: SIE_STATUS.BIT_STUFF_ERROR00000AbSemaphore acquiredAj0x128 - Semaphore acquiredeBit 00AnPacket received with CRC errorBf0x134 - Packet received with CRC error22CkA device address match occurred on the last received packetCg0x114 - A device address match occurred on the last \xe2\x80\xa644AgRADIO has been disabledAo0x110 - RADIO has been disabled66AhEncrypt/decrypt completeB`0x104 - Encrypt/decrypt complete88ClDescription collection[n]: The whole EPOUT[n] buffer has \xe2\x80\xa6Cn0x130..0x150 - Description collection[n]: The whole EPOUT[n\xe2\x80\xa6::ClThe whole ISOIN buffer has been consumed. The RAM buffer \xe2\x80\xa6Cm0x12c - The whole ISOIN buffer has been consumed. The RAM \xe2\x80\xa6<<AnKey-stream generation completeBf0x100 - Key-stream generation complete>>ClA valid SETUP token has been received (and acknowledged) \xe2\x80\xa6Cf0x15c - A valid SETUP token has been received (and \xe2\x80\xa6eBit 00CnECB block encrypt aborted because of a STOPECB task or due \xe2\x80\xa6Cj0x104 - ECB block encrypt aborted because of a STOPECB \xe2\x80\xa622AfMAC header match foundAn0x15c - MAC header match found44A`Address resolvedAh0x104 - Address resolved66AeTWI RXD byte receivedAm0x108 - TWI RXD byte received88CdThe RXD.PTR register has been copied to internal \xe2\x80\xa6Cl0x104 - The RXD.PTR register has been copied to internal \xe2\x80\xa6::CdNFC auto collision resolution successfully completedCf0x14c - NFC auto collision resolution successfully \xe2\x80\xa6<<CdThe TDX.PTR register has been copied to internal \xe2\x80\xa6Cl0x114 - The TDX.PTR register has been copied to internal \xe2\x80\xa6>>CkAn event or an error not covered by specific events has \xe2\x80\xa6Ch0x158 - An event or an error not covered by specific \xe2\x80\xa6eBit 00CkSignals that a USB reset condition has been detected on \xe2\x80\xa6Cg0x100 - Signals that a USB reset condition has been \xe2\x80\xa622CbGet the total cycles spent in exception processing00EbBehaves like <code>Result::expect</code>: if self is <code>Ok</code> yield the \xe2\x80\xa6EdBehaves like <code>Option::expect</code>: if self is <code>Some</code> yield the \xe2\x80\xa6CgBit 1 - Shortcut between FIELDLOST event and SENSE task0CmBit 11 - Indicates the first data byte received after the \xe2\x80\xa6ClConverts the given slice of signed 128 bit integers to a \xe2\x80\xa6CnConverts the given slice of unsigned 128 bit integers to a \xe2\x80\xa6BeReturns the current clock cycle count00CkGet an entry in the map by index for in-place manipulation.eBit 30000000000000000<<<<<<<<<<<<<<<<eBit 70000000000000000eBit 4000000000000000fBit 110000000000000000eBit 8000000000000000fBit 150000000000000000fBit 12000000000000000fBit 190000000000000000fBit 16000000000000000fBit 230000000000000000fBit 20000000000000000fBit 270000000000000000fBit 24000000000000000fBit 310000000000000000fBit 28000000000000000AgQSPI output value clearAn0x38 - QSPI output value clearCjBits 0:5 - Perform an atomic bit-clear on GPIO_HI_OUT, \xe2\x80\xa6AeQSPI output value setAl0x34 - QSPI output value setCmBits 0:5 - Perform an atomic bit-set on GPIO_HI_OUT, i.e. \xe2\x80\xa6AeQSPI output value XORAl0x3c - QSPI output value XORClBits 0:5 - Perform an atomic bitwise XOR on GPIO_HI_OUT, \xe2\x80\xa6BkBit 20 - Last reset was from the debug portC`Bit 4 - Programmable count values for each mode.Cd0x04 - Interrupt endpoints. Only valid in HOST mode.Cd0x08 - Interrupt endpoints. Only valid in HOST mode.Cd0x0c - Interrupt endpoints. Only valid in HOST mode.Cd0x10 - Interrupt endpoints. Only valid in HOST mode.Cd0x14 - Interrupt endpoints. Only valid in HOST mode.Cd0x18 - Interrupt endpoints. Only valid in HOST mode.Cd0x1c - Interrupt endpoints. Only valid in HOST mode.Cd0x20 - Interrupt endpoints. Only valid in HOST mode.Cd0x24 - Interrupt endpoints. Only valid in HOST mode.CeCreates a new unsuffixed integer literal with the \xe2\x80\xa6BaClear ACTIVITY Interrupt RegisterBh0x5c - Clear ACTIVITY Interrupt RegisterBaClear GEN_CALL Interrupt RegisterBh0x68 - Clear GEN_CALL Interrupt RegisterBaClear RX_UNDER Interrupt RegisterBh0x44 - Clear RX_UNDER Interrupt RegisterBaClear STOP_DET Interrupt RegisterBh0x60 - Clear STOP_DET Interrupt RegisterAnComponent Parameter Register 1Be0xf4 - Component Parameter Register 1AnI2C Component Version RegisterBe0xf8 - I2C Component Version RegisteriBits 0:31BeAccess the index of an entry by hash.CmSets the key and value of the entry and returns a mutable \xe2\x80\xa6DgConverts the <code>LocalFutureObj</code> into a <code>FutureObj</code>.0CmChecks if the value of the field is <code>CARRIER_MODE</code>CmChecks if the value of the field is <code>CHECK_FAILED</code>CmChecks if the value of the field is <code>CHECK_PASSED</code>n<code>1</code>0000A`<code>100</code>A`<code>101</code>111A`<code>110</code>o<code>10</code>000021222A`<code>111</code>CmChecks if the value of the field is <code>DEFAULT_GAIN</code>0CmChecks if the value of the field is <code>DISCONNECTED</code>0000000000000000000000000000000000000000000CmChecks if the value of the field is <code>FORCE_NORMAL</code>AnGENERAL_CALL byte transmissionCmChecks if the value of the field is <code>GREATER_THAN</code>CmChecks if the value of the field is <code>LEFT_FALLING</code>CmChecks if the value of the field is <code>NFCID1DOUBLE</code>CmChecks if the value of the field is <code>NFCID1SINGLE</code>CmChecks if the value of the field is <code>NFCID1TRIPLE</code>CmChecks if the value of the field is <code>NO_OPERATION</code>0CmChecks if the value of the field is <code>NOT_DETECTED</code>00000000000000CmChecks if the value of the field is <code>NOT_RECEIVED</code>000CmChecks if the value of the field is <code>PARITY_ERROR</code>AoIs in unprivileged thread mode?CmChecks if the value of the field is <code>VBUS_PRESENT</code>CeWhether the character has the Unicode property XID\xe2\x80\xa6DhRearranges the internal storage of the <code>Deque</code> to make it \xe2\x80\xa6CfShorthand for creating a duration which represents \xe2\x80\xa60000000000000000000BjSecond last NFCID1 part (7 or 10 bytes ID)Cb0x594 - Second last NFCID1 part (7 or 10 bytes ID)BdThird last NFCID1 part (10 bytes ID)Bl0x598 - Third last NFCID1 part (10 bytes ID)ClEnsures a value is in the entry by inserting the default \xe2\x80\xa6eBit 40ChParse the arguments to the attribute using the given \xe2\x80\xa6BlSee <code>Attribute::parse_args_with</code>.CdParse the tokens within the macro invocation\xe2\x80\x99s \xe2\x80\xa6DhParse a <code>Path</code> containing no path arguments on any of its \xe2\x80\xa6DhParse <code>::&lt;\xe2\x80\xa6&gt;</code> with mandatory leading <code>::</code>.ClReturns the index of the partition point of a sorted map \xe2\x80\xa60ClReturns the index of the partition point of a sorted set \xe2\x80\xa60EeA convenience method for calling <code>Stream::poll_next</code> on <code>Unpin</code>0CgPortable atomic types including support for 128-bit \xe2\x80\xa6CnIterator for array of: 0x100..0x110 - Interrupt Enable for \xe2\x80\xa6CmIterator for array of: 0x110..0x120 - Interrupt Force for \xe2\x80\xa6CjIterator for array of: 0x120..0x130 - Interrupt status \xe2\x80\xa6CnIterator for array of: 0x130..0x140 - Interrupt Enable for \xe2\x80\xa6CmIterator for array of: 0x140..0x150 - Interrupt Force for \xe2\x80\xa6CjIterator for array of: 0x150..0x160 - Interrupt status \xe2\x80\xa6BeBank 1 lowest PCROP protected addressCcBank 1 lowest PCROP protected address configurationDdIn-tree implementations of the <code>rtic_time::Monotonic</code> \xe2\x80\xa6B`Bits 8:15 - RX Buffer Depth = 16CjACKTIMEOUT flag clear bit Set by software to clear the \xe2\x80\xa6AjADP Probe Interrupt EnableAhADP Probe Interrupt MaskAjADP Sense Interrupt EnableBmAXISRAM Block Clock Enable During CSleep mode0BbSets the field bit by passing zero0BaBackup RAM Autonomous mode enableBjBackup RAM Clock Enable During CSleep Mode0BfAnalog switch supply voltage selectionCmBUSYD0END interrupt enable Set and cleared by software to \xe2\x80\xa6AnBank 1 STRBERR1 flag clear bitBaBank 1 CRC sector mode select bitBjApplication Receive Buffer Address PointerBnApplication Receive Descriptor Address PointerBkApplication Transmit Buffer Address PointerBoApplication Transmit Descriptor Address PointerAcSet the cycle count00BmD1DTCM1 Block Clock Enable During CSleep mode0AlAllow debug in D1 Sleep modeBaEthernet PHY interface selection.CjForce host mode pull-downs If the ID pin functions are \xe2\x80\xa6CaInstruction to be sent to the external SPI deviceCjInstruction Instruction to be sent to the external SPI \xe2\x80\xa6Cn31: 0]: Instruction Instruction to be sent to the external \xe2\x80\xa6BbLinearity calibration ready Word 1BbLinearity calibration ready Word 2BbLinearity calibration ready Word 3BbLinearity calibration ready Word 4BbLinearity calibration ready Word 5BbLinearity calibration ready Word 6BhLPTIM3,4,5 kernel clock source selectionAnLPUART1 Autonomous mode enableCcLPUART1 Peripheral Clocks Enable During CSleep Mode0BgOCTOSPI1 and OCTOSPI1 delay block resetBgOCTOSPI2 and OCTOSPI2 delay block resetAhPeriod scheduling enableCiQUADSPI and QUADSPI Delay Clock Enable During CSleep Mode0mRTC_OUT remapCiMMC Receive Alignment Error Packet Counter Interrupt MaskCkMMC Receive Alignment Error Packet Counter Interrupt StatusAcSet the sleep count00BkSet the SLEEPONEXIT bit in the SCR register00CcSPDIFRX Peripheral Clocks Enable During CSleep Mode0AkDTCM RAM size option statusBjDTCM size select option configuration bitsCgKernel clock selection after a wake up from system StopBhTarget Time Register Mode for PPS OutputAlOffset trimming value (NMOS)AlOffset trimming value (PMOS)BkEnable MAC Address for PTP Packet FilteringBkAllocated size of X1 buffer in 16-bit wordsBaSize of X2 buffer in 16-bit wordsCkAttach a \xe2\x80\x9chelp\xe2\x80\x9d note to your main message, the note \xe2\x80\xa6ClAttach a note to your main message, the note will have it\xe2\x80\xa6BoSpawns a future that will be run to completion.0CkReturns the first key-value pair and the rest of the slice,Aa<code>1110</code>000Aa<code>1100</code>000Aa<code>1010</code>000Aa<code>1000</code>000A`<code>110</code>000A`<code>100</code>000ChForces D+ and D- lines into the state defined in the \xe2\x80\xa6Ck0x58 - Forces D+ and D- lines into the state defined in \xe2\x80\xa6eBit 0BkAllows OUT data stage on control endpoint 0Cb0x4c - Allows OUT data stage on control endpoint 02BiAllows status stage on control endpoint 0C`0x50 - Allows status stage on control endpoint 04AlStop HFXO crystal oscillatorBc0x04 - Stop HFXO crystal oscillator6jStop LFCLKAa0x0c - Stop LFCLK8CcPrepare the TWI slave to respond to a write commandCj0x30 - Prepare the TWI slave to respond to a write command:CbPrepare the TWI slave to respond to a read commandCi0x34 - Prepare the TWI slave to respond to a read command<CiStart transfer from external flash memory to internal RAMCg0x04 - Start transfer from external flash memory to \xe2\x80\xa6>ClStart the RSSI and take one single sample of the receive \xe2\x80\xa6Ck0x14 - Start the RSSI and take one single sample of the \xe2\x80\xa6eBit 0CkDescription collection[n]: Captures the EPIN[n].PTR and \xe2\x80\xa6Cn0x04..0x24 - Description collection[n]: Captures the EPIN[n\xe2\x80\xa62DjConvert <code>self</code> directly into a <code>TokenStream</code> object.0BaBits 16:23 - TX Buffer Depth = 16CnIterator over the type parameters in <code>self.params</code>.CeCreates a new unsuffixed integer literal with the \xe2\x80\xa6EbBehaves like <code>Result::unwrap</code>: if self is <code>Ok</code> yield the \xe2\x80\xa6DkWrites signed 128 bit integers from <code>src</code> into <code>dst</code>.DmWrites unsigned 128 bit integers from <code>src</code> into <code>dst</code>.BmWrites 0 to a <code>Writable</code> register.0Cn0: Master not trying to read in 10Bit addressing mode when \xe2\x80\xa6CnThis field indicates that the Master is in High Speed mode \xe2\x80\xa6DhField <code>ABRT_HS_ACKDET</code> reader - This field indicates that \xe2\x80\xa6Ch0: HS Master code ACKed in HS Mode- scenario not presentCkThis is a master-mode-only bit. Master has detected the \xe2\x80\xa6DiField <code>ABRT_USER_ABRT</code> reader - This is a master-mode-only \xe2\x80\xa6A`pll3_sw_clk / 12A`pll3_sw_clk / 16AkSequence execution timeout.DhField <code>APB_DATA_WIDTH</code> reader - APB data bus width is 32 bitsCiAUTOCOLRESCONFIG (rw) register accessor: an alias for \xe2\x80\xa6DeField <code>BUFFER_ADDRESS</code> reader - 64 byte aligned buffer \xe2\x80\xa60DeField <code>BUFFER_ADDRESS</code> writer - 64 byte aligned buffer \xe2\x80\xa60CkBuffer status register. A bit set here indicates that a \xe2\x80\xa6ChBUS_PRIORITY_ACK (r) register accessor: Bus priority \xe2\x80\xa6CjWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CALIBRATEDONE eventCiWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CALIBRATEDONE eventBjField <code>CH0_DBG_CTDREQ</code> reader -BjField <code>CH0_DBG_CTDREQ</code> writer -CjRead to get channel TRANS_COUNT reload value, i.e. the \xe2\x80\xa6BjField <code>CH1_DBG_CTDREQ</code> reader -BjField <code>CH1_DBG_CTDREQ</code> writer -2BjField <code>CH2_DBG_CTDREQ</code> reader -BjField <code>CH2_DBG_CTDREQ</code> writer -4BjField <code>CH3_DBG_CTDREQ</code> reader -BjField <code>CH3_DBG_CTDREQ</code> writer -6BjField <code>CH4_DBG_CTDREQ</code> reader -BjField <code>CH4_DBG_CTDREQ</code> writer -8BjField <code>CH5_DBG_CTDREQ</code> reader -BjField <code>CH5_DBG_CTDREQ</code> writer -:BjField <code>CH6_DBG_CTDREQ</code> reader -BjField <code>CH6_DBG_CTDREQ</code> writer -<BjField <code>CH7_DBG_CTDREQ</code> reader -BjField <code>CH7_DBG_CTDREQ</code> writer ->BjField <code>CH8_DBG_CTDREQ</code> reader -BjField <code>CH8_DBG_CTDREQ</code> writer -CjRead to get channel TRANS_COUNT reload value, i.e. the \xe2\x80\xa6BjField <code>CH9_DBG_CTDREQ</code> reader -BjField <code>CH9_DBG_CTDREQ</code> writer -2CkReflects whether the next packet\xe2\x80\x99s address is located \xe2\x80\xa6B`DMA Channel 0 Control and StatusCnCH_AL1_READ_ADDR (rw) register accessor: Alias for channel \xe2\x80\xa61CnCH_AL2_READ_ADDR (rw) register accessor: Alias for channel \xe2\x80\xa62DjField <code>CLKDIV_RESTART</code> reader - Restart a state machine\xe2\x80\x99s \xe2\x80\xa6DjField <code>CLKDIV_RESTART</code> writer - Restart a state machine\xe2\x80\x99s \xe2\x80\xa6BhClock divisor, can be changed on-the-flyCkCLK_ADC_SELECTED (r) register accessor: Indicates which \xe2\x80\xa6BjField <code>clk_peri_uart0</code> reader -00BjField <code>clk_peri_uart0</code> writer -0BjField <code>clk_peri_uart1</code> reader -00BjField <code>clk_peri_uart1</code> writer -05CkCLK_REF_SELECTED (r) register accessor: Indicates which \xe2\x80\xa66CkCLK_RTC_SELECTED (r) register accessor: Indicates which \xe2\x80\xa6BjField <code>clk_sys_clocks</code> reader -00BjField <code>clk_sys_clocks</code> writer -09BjField <code>clk_sys_resets</code> reader -00BjField <code>clk_sys_resets</code> writer -0CkCLK_SYS_SELECTED (r) register accessor: Indicates which \xe2\x80\xa6BjField <code>clk_sys_syscfg</code> reader -00BjField <code>clk_sys_syscfg</code> writer -0>CkCLK_USB_SELECTED (r) register accessor: Indicates which \xe2\x80\xa6C`Shortcut between COMPARE[0] event and CLEAR task0DjField <code>COMPARE0_CLEAR</code> reader - Shortcut between COMPARE[0] \xe2\x80\xa60DjField <code>COMPARE0_CLEAR</code> writer - Shortcut between COMPARE[0] \xe2\x80\xa60C`Shortcut between COMPARE[1] event and CLEAR task0DjField <code>COMPARE1_CLEAR</code> reader - Shortcut between COMPARE[1] \xe2\x80\xa60DjField <code>COMPARE1_CLEAR</code> writer - Shortcut between COMPARE[1] \xe2\x80\xa60C`Shortcut between COMPARE[2] event and CLEAR task0DjField <code>COMPARE2_CLEAR</code> reader - Shortcut between COMPARE[2] \xe2\x80\xa60DjField <code>COMPARE2_CLEAR</code> writer - Shortcut between COMPARE[2] \xe2\x80\xa60C`Shortcut between COMPARE[3] event and CLEAR task0DjField <code>COMPARE3_CLEAR</code> reader - Shortcut between COMPARE[3] \xe2\x80\xa60DjField <code>COMPARE3_CLEAR</code> writer - Shortcut between COMPARE[3] \xe2\x80\xa60C`Shortcut between COMPARE[4] event and CLEAR taskDjField <code>COMPARE4_CLEAR</code> reader - Shortcut between COMPARE[4] \xe2\x80\xa6DjField <code>COMPARE4_CLEAR</code> writer - Shortcut between COMPARE[4] \xe2\x80\xa6C`Shortcut between COMPARE[5] event and CLEAR taskDjField <code>COMPARE5_CLEAR</code> reader - Shortcut between COMPARE[5] \xe2\x80\xa6DjField <code>COMPARE5_CLEAR</code> writer - Shortcut between COMPARE[5] \xe2\x80\xa6BlThe CS interval unit is 1 serial clock cycleBnThe CS interval unit is 256 serial clock cycleCnError due to the computed capacity exceeding the collection\xe2\x80\xa6CnAn unsafe marker trait for types where clones deref to the \xe2\x80\xa6AlData whitening initial valueCoField <code>DATA_SEQ_ERROR</code> reader - Data Sequence Error.CoField <code>DATA_SEQ_ERROR</code> writer - Data Sequence Error.CkThe PIO hardware has some free parameters that may vary \xe2\x80\xa6Cgdo not mask core debug resets (debug resets will be \xe2\x80\xa6Clmask core debug resets (debug resets won\xe2\x80\x99t be asserted \xe2\x80\xa6AcDevice address typeCnField <code>DEVICEADDRTYPE</code> reader - Device address typeCnIndicates that the device has been connected on the USB_DP \xe2\x80\xa6CkThis bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN.00000000000DkField <code>DM_PULLDN_TRIM</code> reader - Value to drive to USB PHY DM \xe2\x80\xa6DkField <code>DM_PULLDN_TRIM</code> writer - Value to drive to USB PHY DM \xe2\x80\xa6DkField <code>DP_PULLDN_TRIM</code> reader - Value to drive to USB PHY DP \xe2\x80\xa6DkField <code>DP_PULLDN_TRIM</code> writer - Value to drive to USB PHY DP \xe2\x80\xa6AoDTCM Access Error Status EnableBfDTCM Magic Address Match Status EnableCnWhen DTCM read access hits magic address, it will generate \xe2\x80\xa6CfWhen DTCM write access hits magic address, it will \xe2\x80\xa6CeAn atomic, doubly linked, FIFO list for a wait queue.CgEnables the feature to auto-enable the POWER bit of \xe2\x80\xa6000BnShortcut between ENDKSGEN event and CRYPT taskDhField <code>ENDKSGEN_CRYPT</code> reader - Shortcut between ENDKSGEN \xe2\x80\xa6DhField <code>ENDKSGEN_CRYPT</code> writer - Shortcut between ENDKSGEN \xe2\x80\xa6CeEnable the PLL providing ENET 500 MHz reference clock000AfEnable OTG_ID_CHG_IRQ.000DjField <code>EP0_DOUBLE_BUF</code> reader - Device: EP0 single buffered \xe2\x80\xa6DjField <code>EP0_DOUBLE_BUF</code> writer - Device: EP0 single buffered \xe2\x80\xa6AmEPx Control (Host-mode only!)CiERASEPAGEPARTIAL (rw) register accessor: an alias for \xe2\x80\xa6AiNFC Error Status registerCfField <code>ERROR_DATA_SEQ</code> reader - Source: \xe2\x80\xa6000CfField <code>ERROR_DATA_SEQ</code> writer - Source: \xe2\x80\xa60BjField <code>EVENTS_ADDRESS</code> reader -BjField <code>EVENTS_ADDRESS</code> writer -BjField <code>EVENTS_BCMATCH</code> reader -BjField <code>EVENTS_BCMATCH</code> writer -BjField <code>EVENTS_CCABUSY</code> reader -BjField <code>EVENTS_CCABUSY</code> writer -BjField <code>EVENTS_CCAIDLE</code> reader -BjField <code>EVENTS_CCAIDLE</code> writer -CiEVENTS_COLLISION (rw) register accessor: an alias for \xe2\x80\xa6BjField <code>EVENTS_COMPARE</code> reader -00BjField <code>EVENTS_COMPARE</code> writer -00CiEVENTS_CTSTARTED (rw) register accessor: an alias for \xe2\x80\xa6CiEVENTS_CTSTOPPED (rw) register accessor: an alias for \xe2\x80\xa6AiCalibration timer timeoutBjField <code>EVENTS_DATARDY</code> reader -BjField <code>EVENTS_DATARDY</code> writer -BjField <code>EVENTS_DEVMISS</code> reader -BjField <code>EVENTS_DEVMISS</code> writer -AmCalibration of LFRC completedCjA conversion task has been completed. Depending on the \xe2\x80\xa6AaDownward crossing0CiEVENTS_EDSTOPPED (rw) register accessor: an alias for \xe2\x80\xa6BjField <code>EVENTS_ENDEPIN</code> reader -BjField <code>EVENTS_ENDEPIN</code> writer -CiEVENTS_ENDISOOUT (rw) register accessor: an alias for \xe2\x80\xa6CiEVENTS_FIELDLOST (rw) register accessor: an alias for \xe2\x80\xa6CiEVENTS_LOOPSDONE (rw) register accessor: an alias for \xe2\x80\xa6CaCTS is deactivated (set high). Not Clear To Send.0BjField <code>EVENTS_PAYLOAD</code> reader -BjField <code>EVENTS_PAYLOAD</code> writer -BjField <code>EVENTS_POFWARN</code> reader -BjField <code>EVENTS_POFWARN</code> writer -ClEvent generated from multiple input GPIO pins with SENSE \xe2\x80\xa6CiEVENTS_RATEBOOST (rw) register accessor: an alias for \xe2\x80\xa6AeRead command receivedCiEVENTS_REPORTRDY (rw) register accessor: an alias for \xe2\x80\xa6BjField <code>EVENTS_RSSIEND</code> reader -BjField <code>EVENTS_RSSIEND</code> writer -BjField <code>EVENTS_RXERROR</code> reader -BjField <code>EVENTS_RXERROR</code> writer -BjField <code>EVENTS_RXREADY</code> reader -BjField <code>EVENTS_RXREADY</code> writer -CiEVENTS_RXSTARTED (rw) register accessor: an alias for \xe2\x80\xa600A`Receiver timeout0CiEVENTS_SAMPLERDY (rw) register accessor: an alias for \xe2\x80\xa6CiEVENTS_SLEEPEXIT (rw) register accessor: an alias for \xe2\x80\xa6BjField <code>EVENTS_STARTED</code> reader -0000BjField <code>EVENTS_STARTED</code> writer -0000BjField <code>EVENTS_STOPPED</code> reader -00000000BjField <code>EVENTS_STOPPED</code> writer -00000000CiEVENTS_SUSPENDED (rw) register accessor: an alias for \xe2\x80\xa60AjEvent on COUNTER incrementBjField <code>EVENTS_TIMEOUT</code> reader -BjField <code>EVENTS_TIMEOUT</code> writer -CiEVENTS_TRIGGERED (rw) register accessor: an alias for \xe2\x80\xa6BjField <code>EVENTS_TXDSENT</code> reader -BjField <code>EVENTS_TXDSENT</code> writer -BjField <code>EVENTS_TXREADY</code> reader -BjField <code>EVENTS_TXREADY</code> writer -CiEVENTS_TXSTARTED (rw) register accessor: an alias for \xe2\x80\xa600CiEVENTS_TXSTOPPED (rw) register accessor: an alias for \xe2\x80\xa6CiEVENTS_USBPWRRDY (rw) register accessor: an alias for \xe2\x80\xa6CkTSC0 TRIG enable register. 1\xe2\x80\x99b1: enable external TSC0 \xe2\x80\xa6CkTSC1 TRIG enable register. 1\xe2\x80\x99b1: enable external TSC1 \xe2\x80\xa6CkMaximum pass frequency in kHz. This is optional. Set to \xe2\x80\xa6CmMinimum pass frequency in kHz. This is optional. Set to 0 \xe2\x80\xa6B`Reference clock frequency in kHzCjWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for FIELDDETECTED eventCiWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for FIELDDETECTED eventAjDebug RAF, WAF, TDF levelsCmDivider for flexio1 clock. Divider should be updated when \xe2\x80\xa6AjDivider for flexio1 clock.AeFLEXIO1 ipg_doze modeAhFLEXIO1 stop acknowledgeAeFlexIO1 stop request.AiFlexRAM bank config valueAhFLEXSPI stop acknowledgeAeFlexSPI stop request.B`Configuration of incoming framesB`Configuration of outgoing framesC`Configuration register for the Frame Delay TimerDiField <code>FRAMEDELAYMODE</code> reader - Configuration register for \xe2\x80\xa6DiField <code>FRAMEDELAYMODE</code> writer - Configuration register for \xe2\x80\xa6BjA macro invocation within an extern block.BjField <code>GPIO0_EDGE_LOW</code> reader -000000000BjField <code>GPIO0_EDGE_LOW</code> writer -000000BjField <code>GPIO1_EDGE_LOW</code> reader -000000000BjField <code>GPIO1_EDGE_LOW</code> writer -000000BjField <code>GPIO2_EDGE_LOW</code> reader -000000000BjField <code>GPIO2_EDGE_LOW</code> writer -000000BjField <code>GPIO3_EDGE_LOW</code> reader -000000000BjField <code>GPIO3_EDGE_LOW</code> writer -000000BjField <code>GPIO4_EDGE_LOW</code> reader -000000000BjField <code>GPIO4_EDGE_LOW</code> writer -000000BjField <code>GPIO5_EDGE_LOW</code> reader -000000000BjField <code>GPIO5_EDGE_LOW</code> writer -000000BjField <code>GPIO6_EDGE_LOW</code> reader -000000000BjField <code>GPIO6_EDGE_LOW</code> writer -000000BjField <code>GPIO7_EDGE_LOW</code> reader -000000000BjField <code>GPIO7_EDGE_LOW</code> writer -000000DjField <code>GPIO_HI_OE_CLR</code> writer - Perform an atomic bit-clear \xe2\x80\xa6DkField <code>GPIO_HI_OE_SET</code> writer - Perform an atomic bit-set on \xe2\x80\xa6DhField <code>GPIO_HI_OE_XOR</code> writer - Perform an atomic bitwise \xe2\x80\xa6AaQSPI output valueAhGPIO output enable clearAfGPIO output enable setAfGPIO output enable XORkGPIO status0CkHyperBus memory mode, the protocol follows the HyperBus \xe2\x80\xa6CkAlias for hours duration (<code>u32</code> backing storage)CkAlias for hours duration (<code>u64</code> backing storage)C`Clear Combined and Individual Interrupt RegisterCkIC_CLR_START_DET (r) register accessor: Clear START_DET \xe2\x80\xa6CkI2C Rx/Tx Data Buffer and Command Register; this is the \xe2\x80\xa6AoI2C Receive Data Level RegisterB`DMA Transmit Data Level RegisterCmIC_ENABLE_STATUS (r) register accessor: I2C Enable Status \xe2\x80\xa6DhField <code>IC_FS_SCL_HCNT</code> reader - This register must be set \xe2\x80\xa6DhField <code>IC_FS_SCL_HCNT</code> writer - This register must be set \xe2\x80\xa6DhField <code>IC_FS_SCL_LCNT</code> reader - This register must be set \xe2\x80\xa6DhField <code>IC_FS_SCL_LCNT</code> writer - This register must be set \xe2\x80\xa6CmIC_RAW_INTR_STAT (r) register accessor: I2C Raw Interrupt \xe2\x80\xa6BaI2C SDA Hold Time Length RegisterDiField <code>IC_SDA_RX_HOLD</code> reader - Sets the required SDA hold \xe2\x80\xa6DiField <code>IC_SDA_RX_HOLD</code> writer - Sets the required SDA hold \xe2\x80\xa6DiField <code>IC_SDA_TX_HOLD</code> reader - Sets the required SDA hold \xe2\x80\xa6DiField <code>IC_SDA_TX_HOLD</code> writer - Sets the required SDA hold \xe2\x80\xa6DhField <code>IC_SS_SCL_HCNT</code> reader - This register must be set \xe2\x80\xa6DhField <code>IC_SS_SCL_HCNT</code> writer - This register must be set \xe2\x80\xa6DhField <code>IC_SS_SCL_LCNT</code> reader - This register must be set \xe2\x80\xa6DhField <code>IC_SS_SCL_LCNT</code> writer - This register must be set \xe2\x80\xa6DdField <code>INTEP_PREAMBLE</code> reader - Interrupt EP requires \xe2\x80\xa6DdField <code>INTEP_PREAMBLE</code> writer - Interrupt EP requires \xe2\x80\xa6CmINTERP0_POP_FULL (r) register accessor: Read FULL result, \xe2\x80\xa6CmINTERP1_POP_FULL (r) register accessor: Read FULL result, \xe2\x80\xa6Bcinterrupt endpoint control registerCeIndicates whether the reset was the result of the \xe2\x80\xa6AjInterrupt setup register 0AjInterrupt setup register 1CiControls the response of the ISO IN endpoint to an IN \xe2\x80\xa6AoITCM Access Error Status EnableBfITCM Magic Address Match Status EnableCnWhen ITCM read access hits magic address, it will generate \xe2\x80\xa6CfWhen ITCM write access hits magic address, it will \xe2\x80\xa6CbAn index provided was out-of-bounds for the slice.CjThis bit controls how memory (OCRAM) enters Deep Sleep \xe2\x80\xa6BnShortcut between LASTRX event and STARTTX taskDfField <code>LASTRX_STARTTX</code> reader - Shortcut between LASTRX \xe2\x80\xa6DfField <code>LASTRX_STARTTX</code> writer - Shortcut between LASTRX \xe2\x80\xa6BnShortcut between LASTRX event and SUSPEND taskDfField <code>LASTRX_SUSPEND</code> reader - Shortcut between LASTRX \xe2\x80\xa6DfField <code>LASTRX_SUSPEND</code> writer - Shortcut between LASTRX \xe2\x80\xa6BnShortcut between LASTTX event and STARTRX taskDfField <code>LASTTX_STARTRX</code> reader - Shortcut between LASTTX \xe2\x80\xa6DfField <code>LASTTX_STARTRX</code> writer - Shortcut between LASTTX \xe2\x80\xa6BnShortcut between LASTTX event and SUSPEND taskDfField <code>LASTTX_SUSPEND</code> reader - Shortcut between LASTTX \xe2\x80\xa6DfField <code>LASTTX_SUSPEND</code> writer - Shortcut between LASTTX \xe2\x80\xa6BbLock OCRAM_TZ_EN field for changesChEnable hysteresis in switching converter common mode \xe2\x80\xa6BnShortcut between LOOPSDONE event and STOP taskDiField <code>LOOPSDONE_STOP</code> reader - Shortcut between LOOPSDONE \xe2\x80\xa6DiField <code>LOOPSDONE_STOP</code> writer - Shortcut between LOOPSDONE \xe2\x80\xa6AhSet to enable LPSR mode.AeLPUART1 ipg_doze modeAhLPUART1 stop acknowledgeAdLPUART1 stop requestAeLPUART2 ipg_doze mode21AeLPUART3 ipg_doze modeAhLPUART3 stop acknowledgeAdLPUART3 stop requestAeLPUART4 ipg_doze modeAhLPUART4 stop acknowledgeAdLPUART4 stop requestCoTrait defining how data for a <code>LinearMap</code> is stored.BbAPC end address of memory region-0BdAPC start address of memory region-0BbAPC end address of memory region-1BdAPC start address of memory region-1BbAPC end address of memory region-2BdAPC start address of memory region-2BbAPC end address of memory region-3BdAPC start address of memory region-3AjWFI of core0 is not maskedAfWFI of core0 is maskedAgL2CC IDLE is not maskedAcL2CC IDLE is maskedAewdog3_rst_b is maskedBbwdog_rst_b is not masked (default)BhSelect one time programmable master key.CeSelect zeroizable master key when MKS_EN bit is set .CcSelect combined master key when MKS_EN bit is set .DeField <code>MAX_SPEED_MODE</code> reader - MAX SPEED MODE = FAST MODEA`Memory-to-memoryB`Memory-to-memory (FG fetch only)lPattern maskAiDecrease current by 25.0%00000000000Bedon\xe2\x80\x99t override module enable signalAmoverride module enable signalb32b64CiMemory management interrupt (not present on Cortex-M0 \xe2\x80\xa60BfLast NFCID1 part (4, 7 or 10 bytes ID)AeNfcTag state registerBnNormal mode, external pin only, buffer enabledD`Alias for nanosecond duration (<code>u32</code> backing storage)D`Alias for nanosecond duration (<code>u64</code> backing storage)BcOCRAM Access Error Interrupt EnableAiOCRAM Access Error StatusAlOCRAM Magic Address Register0AcOCRAM Magic AddressBjOCRAM Magic Address Match Interrupt EnableB`OCRAM Magic Address Match StatusCkThe threshold of over current detection in run mode and \xe2\x80\xa6Anderive clock from ipg clk rootAiderive clock from osc_clkAoBusy indicator for perclk_podf.Cdderive clock selected by CCM_CBCMR[CORE_CLK_PRE_SEL]Ccderive clock selected by CCM_CBCMR[PERIPH_CLK2_SEL]BnShortcut between PHYEND event and DISABLE taskDfField <code>PHYEND_DISABLE</code> reader - Shortcut between PHYEND \xe2\x80\xa6DfField <code>PHYEND_DISABLE</code> writer - Shortcut between PHYEND \xe2\x80\xa6AlConfiguration for processorsCjset to \xe2\x80\x9c1\xe2\x80\x9d to power down the low voltage detection \xe2\x80\xa6CjLow power reftop ibias disable. Not related to oscillator.000AhBrownout offset = 0.100V0000000AhBrownout offset = 0.175V0000000CgBrownout, supply is below target minus brownout offset.00000002222222211111111000000002222222211111111AeDisable regions watchAdEnable regions watchChCounter for analog_reg_bypass signal assertion after \xe2\x80\xa6BnShortcut between REPORTRDY event and STOP taskDiField <code>REPORTRDY_STOP</code> reader - Shortcut between REPORTRDY \xe2\x80\xa6DiField <code>REPORTRDY_STOP</code> writer - Shortcut between REPORTRDY \xe2\x80\xa6AfReceive address selectClFull interrupt if at least 1 sample in Rx left and right \xe2\x80\xa6ClFull interrupt if at least 4 sample in Rx left and right \xe2\x80\xa6ClFull interrupt if at least 8 sample in Rx left and right \xe2\x80\xa6CmFull interrupt if at least 16 sample in Rx left and right \xe2\x80\xa6Aaccm.ssi1_clk_rootAaccm.ssi3_clk_rootAkiomux.sai1_ipg_clk_sai_mclkAkiomux.sai3_ipg_clk_sai_mclk3210Acccm.spdif0_clk_rootmSPDIF_EXT_CLKAaspdif.spdif_srclkAdspdif.spdif_outclock3210BnShortcut between SAMPLERDY event and STOP taskDiField <code>SAMPLERDY_STOP</code> reader - Shortcut between SAMPLERDY \xe2\x80\xa6DiField <code>SAMPLERDY_STOP</code> writer - Shortcut between SAMPLERDY \xe2\x80\xa6CmSETUP_PACKET_LOW (rw) register accessor: Bytes 0-3 of the \xe2\x80\xa6AeChip silicon revisionCbExecution/behavioural settings for state machine 0Afderive clock from PLL4Akderive clock from PLL3 PFD2Amderive clock from pll3_sw_clkAe35 - SPIM2_SPIS2_SPI2CjSpinlock state A bitmap containing the state of all 32 \xe2\x80\xa6CmPrimeCell identification registers, SSPPCellID0-3 on page \xe2\x80\xa6000BkConfigure the analog behavior in stop mode.0000000CmConfigure the analog behavior in stop mode.Not related to \xe2\x80\xa6000AcFIFO stream addressChFIFO stream data Streamed data is buffered here, for \xe2\x80\xa6A`The linked list.EcThe mutability of an <code>Item::Static</code> or <code>ForeignItem::Static</code>.BjField <code>TASKS_ACTIVATE</code> writer -0BjField <code>TASKS_CCASTART</code> writer -jClear timeAaClear RTC COUNTER1BjField <code>TASKS_CONSTLAT</code> writer -BcIncrement Timer (Counter mode only)0ClStart encryption/decryption. This operation will stop by \xe2\x80\xa6ChTASKS_DEACTIVATE (w) register accessor: an alias for \xe2\x80\xa6BjField <code>TASKS_EP0STALL</code> writer -ChTASKS_ERASESTART (w) register accessor: an alias for \xe2\x80\xa6ChTASKS_HFCLKSTART (w) register accessor: an alias for \xe2\x80\xa6ClStart generation of key-stream. This operation will stop \xe2\x80\xa6ChTASKS_LFCLKSTART (w) register accessor: an alias for \xe2\x80\xa6BjField <code>TASKS_NEXTSTEP</code> writer -BjField <code>TASKS_RDCLRACC</code> writer -BjField <code>TASKS_RDCLRDBL</code> writer -ChTASKS_READCLRACC (w) register accessor: an alias for \xe2\x80\xa6BjField <code>TASKS_RSSISTOP</code> writer -CgEnable NFC sense field mode, change state to sense modeBjField <code>TASKS_SEQSTART</code> writer -BjField <code>TASKS_SHUTDOWN</code> writer -0BjField <code>TASKS_STARTECB</code> writer -ChTASKS_STARTEPOUT (w) register accessor: an alias for \xe2\x80\xa6ChTASKS_STARTISOIN (w) register accessor: an alias for \xe2\x80\xa6BiTask starting the random number generatorA`Start comparatorBdTask starting the quadrature decoderAmStart temperature measurementkStart RADIOAeStart SPI transactionCfStarts the SAADC and prepares the result buffer in RAMkStart TimerAaStart RTC COUNTERClStart resolving addresses based on IRKs specified in the \xe2\x80\xa6AbStart the watchdog93AnStarts continuous PDM transferCmStarts continuous I2S transfer. Also starts MCK generator \xe2\x80\xa6ChTASKS_TRIGOVRFLW (w) register accessor: an alias for \xe2\x80\xa6ChTASKS_WRITESTART (w) register accessor: an alias for \xe2\x80\xa6BjField <code>TO_DIGITAL_PAD</code> reader -BjField <code>TO_DIGITAL_PAD</code> writer -CcClocking options for the trace port debug interfaceCnSpeed of trace port clock. Note that the TRACECLK pin will \xe2\x80\xa6DiField <code>TRACEPORTSPEED</code> reader - Speed of trace port clock. \xe2\x80\xa6DiField <code>TRACEPORTSPEED</code> writer - Speed of trace port clock. \xe2\x80\xa6DeField <code>TRANSCEIVER_PD</code> reader - Power down bus transceiverDeField <code>TRANSCEIVER_PD</code> writer - Power down bus transceiverD`Field <code>TRANS_COMPLETE</code> reader - Raised every time \xe2\x80\xa6000D`Field <code>TRANS_COMPLETE</code> reader - Transaction complete.D`Field <code>TRANS_COMPLETE</code> writer - Raised every time \xe2\x80\xa60D`Field <code>TRANS_COMPLETE</code> writer - Transaction complete.BaETC_TRIG Result Data 1/0 Register0BaETC_TRIG Result Data 3/2 Register0BaETC_TRIG Result Data 5/4 Register0BaETC_TRIG Result Data 7/6 Register0332211003322110033221100Ab24 hour/day formatAcSPDIF transmit Cons0CmAlias for durations that come from timers with a specific \xe2\x80\xa60CfFuture for the <code>try_flatten_stream</code> method.AkUSB Charger Detect Register0AhUSB VBUS Detect Register0CjUsed to adjust trim values of USB phy pull down resistors.ChA read-only register of type T, where read access is \xe2\x80\xa6ClA read-write register of type T, where read/write access \xe2\x80\xa6CjA write-only register of type T, where write access is \xe2\x80\xa6BnSet the threshold for the VBUSVALID comparator000DeField <code>VBUS_OVER_CURR</code> reader - VBUS over current detectedkDivide by 1000kDivide by 2000AaValue on reset: 00BjField <code>VOLTAGE_SELECT</code> reader -0BjField <code>VOLTAGE_SELECT</code> writer -0AnGPT1 1 MHz clock source selectAnGPT2 1 MHz clock source selectCjBit 4 - This field indicates that DW_apb_i2c in master \xe2\x80\xa6CkBit 14 - This field indicates that a Slave has lost the \xe2\x80\xa6CaFor use by <code>ToTokens</code> implementations.CiControls the auto collision resolution function. This \xe2\x80\xa6Cl0x59c - Controls the auto collision resolution function. \xe2\x80\xa6CdSearch over a sorted map with a comparator function.0CdSearch over a sorted set with a comparator function.0AhBus priority acknowledgeAo0x04 - Bus priority acknowledgeCkBit 0 - Goes to 1 once all arbiters have registered the \xe2\x80\xa6BfAlias for channel 0 READ_ADDR registerBm0x14 - Alias for channel 0 READ_ADDR register1Bm0x28 - Alias for channel 0 READ_ADDR registerBcClears the field bit by passing one0CdIndicates which SRC is currently selected by the \xe2\x80\xa6Ck0x68 - Indicates which SRC is currently selected by the \xe2\x80\xa61Ck0x38 - Indicates which SRC is currently selected by the \xe2\x80\xa62Ck0x74 - Indicates which SRC is currently selected by the \xe2\x80\xa63Ck0x44 - Indicates which SRC is currently selected by the \xe2\x80\xa6fBit 1200005Ck0x5c - Indicates which SRC is currently selected by the \xe2\x80\xa6AfOPTCHANGEERR reset bitDiStores a value into the <code>bool</code> if the current value is the \xe2\x80\xa6CkStores a value into the pointer if the current value is \xe2\x80\xa6CiStores a value into the atomic integer if the current \xe2\x80\xa600000000000DbIterator over the constant parameters in <code>self.params</code>.A`critical-sectionClcrates.io crates.io Documentation Minimum Supported Rust \xe2\x80\xa6AiEnables SysTick interrupt000CaRegister for partial erase of a page in code areaCi0x518 - Register for partial erase of a page in code areaCmBits 0:31 - Register for starting partial erase of a page \xe2\x80\xa60BeBit 6 - Source: SIE_STATUS.RX_TIMEOUT00000BmNFC auto collision resolution error reported.Ce0x148 - NFC auto collision resolution error reported.eBit 00CnCalibration timer has been started and is ready to process \xe2\x80\xa6Cn0x128 - Calibration timer has been started and is ready to \xe2\x80\xa622CnCalibration timer has been stopped and is ready to process \xe2\x80\xa6Cn0x12c - Calibration timer has been stopped and is ready to \xe2\x80\xa644BlThe sampling of energy detection has stoppedCd0x140 - The sampling of energy detection has stopped66CmThe whole ISOOUT buffer has been consumed. The RAM buffer \xe2\x80\xa6Cn0x150 - The whole ISOOUT buffer has been consumed. The RAM \xe2\x80\xa688AeRemote NFC field lostAm0x108 - Remote NFC field lost::CiConcatenated sequences have been played the amount of \xe2\x80\xa6Cn0x11c - Concatenated sequences have been played the amount \xe2\x80\xa6<<CjBle_LR CI field received, receive mode is changed from \xe2\x80\xa6Cm0x150 - Ble_LR CI field received, receive mode is changed \xe2\x80\xa6>>AeNon-null report readyAm0x104 - Non-null report readyeBit 00AiUART receiver has startedBa0x14c - UART receiver has started22AhReceive sequence startedB`0x14c - Receive sequence started441044ClEvent being generated for every new sample value written \xe2\x80\xa6Cl0x100 - Event being generated for every new sample value \xe2\x80\xa666AhCPU exited WFI/WFE sleepB`0x118 - CPU exited WFI/WFE sleep88AoTWI entered the suspended stateBg0x148 - TWI entered the suspended state::CjLast byte has been sent out after the SUSPEND task has \xe2\x80\xa6Cn0x148 - Last byte has been sent out after the SUSPEND task \xe2\x80\xa6<<CjDescription collection[n]: Event number n generated by \xe2\x80\xa6Cl0x100..0x140 - Description collection[n]: Event number n \xe2\x80\xa6>>AlUART transmitter has startedBd0x150 - UART transmitter has startedeBit 00AiTransmit sequence startedBa0x150 - Transmit sequence started221022AcTransmitter stoppedAk0x158 - Transmitter stopped44AfUSB 3.3 V supply readyAn0x124 - USB 3.3 V supply ready66DkReturns an <code>OccupiedEntry</code> for the given bucket index in the \xe2\x80\xa6AaGets clock source000DjAttempts to get mutable references to <code>N</code> values in the map \xe2\x80\xa60DhGet an array of <code>N</code> key-value pairs by <code>N</code> indicesDhReturn the values for <code>N</code> keys. If any key is duplicated, \xe2\x80\xa6eBit 1000000000000000eBit 5000000000000000eBit 9000000000000000fBit 13000000000000000fBit 17000000000000000fBit 21000000000000000fBit 25000000000000000fBit 29000000000000000Cd0x28 - Interrupt endpoints. Only valid in HOST mode.Cd0x2c - Interrupt endpoints. Only valid in HOST mode.Cd0x30 - Interrupt endpoints. Only valid in HOST mode.Cd0x34 - Interrupt endpoints. Only valid in HOST mode.Cd0x38 - Interrupt endpoints. Only valid in HOST mode.Cd0x3c - Interrupt endpoints. Only valid in HOST mode.BbClear START_DET Interrupt RegisterBi0x64 - Clear START_DET Interrupt RegisterAjI2C Enable Status RegisterBa0x9c - I2C Enable Status RegisterBaI2C Raw Interrupt Status RegisterBh0x34 - I2C Raw Interrupt Status RegisterCgBit 6 - This bit controls whether I2C has its slave \xe2\x80\xa60CnInserts the entry\xe2\x80\x99s key and the given value into the map \xe2\x80\xa6CnInsert a key-value pair in the map at its ordered position \xe2\x80\xa6CiInsert the value into the set at its ordered position \xe2\x80\xa6CnRead FULL result, and simultaneously write lane results to \xe2\x80\xa6Cj0x9c - Read FULL result, and simultaneously write lane \xe2\x80\xa61Cj0xdc - Read FULL result, and simultaneously write lane \xe2\x80\xa6ClBit 16 - Trigger an interrupt if a NAK is sent. Intended \xe2\x80\xa6000CmConverts into a boxed slice of all the key-value pairs in \xe2\x80\xa6CiConverts into a boxed slice of all the values in the set.CnIncomplete periodic transfer mask (host mode) / Incomplete \xe2\x80\xa6CnChecks if the value of the field is <code>ANALOG_INPUT0</code>000CnChecks if the value of the field is <code>ANALOG_INPUT1</code>000CnChecks if the value of the field is <code>ANALOG_INPUT2</code>000CnChecks if the value of the field is <code>ANALOG_INPUT3</code>000CnChecks if the value of the field is <code>ANALOG_INPUT4</code>000CnChecks if the value of the field is <code>ANALOG_INPUT5</code>000CnChecks if the value of the field is <code>ANALOG_INPUT6</code>000CnChecks if the value of the field is <code>ANALOG_INPUT7</code>000n<code>0</code>000CnChecks if the value of the field is <code>BLE_LR125KBIT</code>CnChecks if the value of the field is <code>BLE_LR500KBIT</code>CnChecks if the value of the field is <code>DISCARD_START</code>CnChecks if the value of the field is <code>ED_MODE_TEST1</code>CnChecks if the value of the field is <code>FIELD_PRESENT</code>CnChecks if the value of the field is <code>NOT_TRIGGERED</code>0CnChecks if the value of the field is <code>REFRESH_COUNT</code>Ab<code>10010</code>000n<code>1</code>000AeSlave mode is enabledCkChecks if this slice is sorted using the given sort-key \xe2\x80\xa6CiChecks if this map is sorted using the given sort-key \xe2\x80\xa61CiChecks if this set is sorted using the given sort-key \xe2\x80\xa6CeCreates a new unsuffixed integer literal with the \xe2\x80\xa6CkShorthand for creating a duration which represents minutes.0CnShorthand for creating a duration which represents minutes \xe2\x80\xa60111111AiMMC Rx interrupt registerAiMMC Tx interrupt registerClEnsures a value is in the entry by inserting the default \xe2\x80\xa6DbParses zero or more occurrences of <code>T</code> separated by \xe2\x80\xa60CeA lightweight version of pin-project written with \xe2\x80\xa6CkBits 24:27 - Configure proc0 DAP instance ID. Recommend \xe2\x80\xa60CkBits 28:31 - Configure proc1 DAP instance ID. Recommend \xe2\x80\xa60CnBit 24 - This is set by psm_restart from the debugger. Its \xe2\x80\xa60CjCreates a raw entry builder for the <code>IndexMap</code>.BdRemove this link from a linked list.BbRx LPI transition counter registerBcRx LPI microsecond counter registerCiBit 11 - Shortcut between RXREADY event and CCASTART task0DjReturns a <code>Future</code> that resolves when the next item in this \xe2\x80\xa60CnAcknowledgment timeout interrupt enable Set and cleared by \xe2\x80\xa6AaSets clock source000AoBank 1 CRC read error clear bitAoBank 1 DBECCERR1 flag clear bitAoBank 1 SNECCERR1 flag clear bitAiCRC end address on bank 1BjIWDG Standby mode freeze option status bitCaIWDG Standby mode freeze option configuration bitBgIWDG Stop mode freeze option status bitBnIWDG Stop mode freeze option configuration bitCkOCTOSPI1 and OCTOSPI1 delay block enable during CSleep ModeCkOCTOSPI2 and OCTOSPI2 delay block enable during CSleep Mode0AmOption byte change error flagAbSlaves\xe2\x80\x99s addressoREQ to ACK timeBgBank 1 highest secure protected addressCeBank 1 highest secure protected address configurationoTamper no eraseAb1 \xc2\xb5s tick CounterBcUSB_OTG_FS Peripheral Clocks Enable0BcUSB_OTG_HS Peripheral Clocks Enable0BlBytes 0-3 of the SETUP packet from the host.Cc0x00 - Bytes 0-3 of the SETUP packet from the host.CmBit 2 - Slave Received Data Lost. This bit indicates if a \xe2\x80\xa6CgSort the map\xe2\x80\x99s key-value pairs in place using the \xe2\x80\xa6CiSort the set\xe2\x80\x99s values in place using the comparison \xe2\x80\xa6CjAdd another error message to self such that it will be \xe2\x80\xa6BgDivides one slice into two at an index.0C`Bits 0:31 - SNPS component version (format X.YY)CjReturns the maximum number of elements the deque can hold.CmRemoves an element from anywhere in the deque and returns \xe2\x80\xa6DjRemove the key-value pair equivalent to <code>key</code> and return it \xe2\x80\xa6ClRemove the value from the set return it and the index it \xe2\x80\xa6AiDeactivate QSPI interfaceB`0x10 - Deactivate QSPI interfaceeBit 0BkStart external flash memory erase operationCb0x0c - Start external flash memory erase operation2AmStart HFXO crystal oscillatorBd0x00 - Start HFXO crystal oscillator4kStart LFCLKAb0x08 - Start LFCLK6AmRead and clear ACC and ACCDBLBd0x08 - Read and clear ACC and ACCDBL8ClDescription collection[n]: Captures the EPOUT[n].PTR and \xe2\x80\xa6Cm0x28..0x48 - Description collection[n]: Captures the EPOUT\xe2\x80\xa6:CmCaptures the ISOIN.PTR and ISOIN.MAXCNT registers values, \xe2\x80\xa6Cl0x24 - Captures the ISOIN.PTR and ISOIN.MAXCNT registers \xe2\x80\xa6<AgSet COUNTER to 0xFFFFF0An0x0c - Set COUNTER to 0xFFFFF0>CiStart transfer from internal RAM to external flash memoryCm0x08 - Start transfer from internal RAM to external flash \xe2\x80\xa6eBit 0DaRender the error as an invocation of <code>compile_error!</code>.BbTx LPI transition counter registerBaTx LPI microsecond timer registerCeCreates a new unsuffixed integer literal with the \xe2\x80\xa6DgCreates an empty <code>HashTable</code> with the specified capacity \xe2\x80\xa6CkThis field indicates that DW_apb_i2c in the master mode \xe2\x80\xa6DiField <code>ABRT_GCALL_READ</code> reader - This field indicates that \xe2\x80\xa6CeThis field indicates that the restart is disabled \xe2\x80\xa6DiField <code>ABRT_HS_NORSTRT</code> reader - This field indicates that \xe2\x80\xa6CjThis field indicates that the User tries to initiate a \xe2\x80\xa6DiField <code>ABRT_MASTER_DIS</code> reader - This field indicates that \xe2\x80\xa6Cg1: When the processor side responds to a slave mode \xe2\x80\xa6DjField <code>ABRT_SLVRD_INTX</code> reader - 1: When the processor side \xe2\x80\xa6Af79 - ADC_ETC_ERROR_IRQ0BoShortcut between ADDRESS event and BCSTART taskDhField <code>ADDRESS_BCSTART</code> reader - Shortcut between ADDRESS \xe2\x80\xa6DhField <code>ADDRESS_BCSTART</code> writer - Shortcut between ADDRESS \xe2\x80\xa6Bfadjust value to poslimit_buck registerCiinterrupt is not generated due to frequency change of \xe2\x80\xa6Cginterrupt generated due to frequency change of ahb_podfBh0: Use AIN0 as external analog reference0Bh1: Use AIN1 as external analog reference0Bh2: Use AIN2 as external analog referenceBh3: Use AIN3 as external analog referenceBh4: Use AIN4 as external analog referenceBh5: Use AIN5 as external analog referenceBh6: Use AIN6 as external analog referenceBh7: Use AIN7 as external analog referenceCgNWAIT signal is active one data cycle before wait stateDjField <code>BIT_STUFF_ERROR</code> reader - Bit Stuff Error. Raised by \xe2\x80\xa6DjField <code>BIT_STUFF_ERROR</code> writer - Bit Stuff Error. Raised by \xe2\x80\xa6CdSet the priority of each master for bus arbitration.BoShortcut between CCABUSY event and DISABLE taskDhField <code>CCABUSY_DISABLE</code> reader - Shortcut between CCABUSY \xe2\x80\xa6DhField <code>CCABUSY_DISABLE</code> writer - Shortcut between CCABUSY \xe2\x80\xa6BkField <code>CH10_DBG_CTDREQ</code> reader -BkField <code>CH10_DBG_CTDREQ</code> writer -CjRead to get channel TRANS_COUNT reload value, i.e. the \xe2\x80\xa6BkField <code>CH11_DBG_CTDREQ</code> reader -BkField <code>CH11_DBG_CTDREQ</code> writer -2CgCH_AL1_WRITE_ADDR (rw) register accessor: Alias for \xe2\x80\xa6CgCH_AL3_WRITE_ADDR (rw) register accessor: Alias for \xe2\x80\xa6B`DMA Channel 0 Control and StatusClDMA Channel 0 Read Address pointer This register updates \xe2\x80\xa6ChOne-hot field indicating which cipher algorithms are \xe2\x80\xa6ChClock control, can be changed on-the-fly (except for \xe2\x80\xa6ClCLK_PERI_SELECTED (r) register accessor: Indicates which \xe2\x80\xa611BkField <code>clk_sys_busctrl</code> reader -00BkField <code>clk_sys_busctrl</code> writer -03BkField <code>clk_sys_pll_sys</code> reader -00BkField <code>clk_sys_pll_sys</code> writer -0BkField <code>clk_sys_pll_usb</code> reader -00BkField <code>clk_sys_pll_usb</code> writer -0BkField <code>clk_sys_sysinfo</code> reader -00BkField <code>clk_sys_sysinfo</code> writer -0BkField <code>clk_sys_usbctrl</code> reader -00BkField <code>clk_sys_usbctrl</code> writer -0;BkField <code>clk_usb_usbctrl</code> reader -00BkField <code>clk_usb_usbctrl</code> writer -0DkField <code>CLR_RESTART_DET</code> reader - Read this register to clear \xe2\x80\xa6BaARM CM7 platform AHB clock enableAeCode memory page sizeCgOC4REF rising or falling edges generate pulses on TRGO2CgOC6REF rising or falling edges generate pulses on TRGO2BoShortcut between DBLRDY event and RDCLRDBL taskDgField <code>DBLRDY_RDCLRDBL</code> reader - Shortcut between DBLRDY \xe2\x80\xa6DgField <code>DBLRDY_RDCLRDBL</code> writer - Shortcut between DBLRDY \xe2\x80\xa6DiDivider result quotient The result of <code>DIVIDEND / DIVISOR</code> \xe2\x80\xa6CmDivider signed divisor The same as UDIVISOR, but starts a \xe2\x80\xa6ClDivider unsigned divisor Write to the DIVISOR operand of \xe2\x80\xa6DiField <code>DM_PULLUP_HISEL</code> reader - Enable the second DM pull \xe2\x80\xa6DiField <code>DM_PULLUP_HISEL</code> writer - Enable the second DM pull \xe2\x80\xa6CnDORMANT_WAKE_INTE (rw) register accessor: Interrupt Enable \xe2\x80\xa60CmDORMANT_WAKE_INTF (rw) register accessor: Interrupt Force \xe2\x80\xa60CmDORMANT_WAKE_INTS (r) register accessor: Interrupt status \xe2\x80\xa60DgField <code>DOUBLE_BUFFERED</code> reader - This endpoint is double \xe2\x80\xa60DgField <code>DOUBLE_BUFFERED</code> writer - This endpoint is double \xe2\x80\xa60DiField <code>DP_PULLUP_HISEL</code> reader - Enable the second DP pull \xe2\x80\xa6DiField <code>DP_PULLUP_HISEL</code> writer - Enable the second DP pull \xe2\x80\xa6fMaskedgEnabledBaDTCM access error does not happenAjDTCM access error happens.32BbDTCM did not access magic address.AlDTCM accessed magic address.BhNWAIT signal is active during wait stateCnEnables the feature to auto-clear the CLKGATE bit if there \xe2\x80\xa6000CnEnables the feature to auto-clear the PWD register bits in \xe2\x80\xa6000CkFor device mode, enables 200-KOhm pullups for detecting \xe2\x80\xa6000CkEnables interrupt for detection of a non-J state on the \xe2\x80\xa6000CmProvides information on which endpoint(s) an acknowledged \xe2\x80\xa6BkEP_BUFFER_CONTROL (rw) register accessor: -DkDevice: this bit must be set in conjunction with the <code>STALL</code> \xe2\x80\xa6CgField <code>ERROR_BIT_STUFF</code> reader - Source: \xe2\x80\xa6000CgField <code>ERROR_BIT_STUFF</code> writer - Source: \xe2\x80\xa60AoACC or ACCDBL register overflowBkField <code>EVENTS_ACQUIRED</code> reader -BkField <code>EVENTS_ACQUIRED</code> writer -CjEVENTS_CCASTOPPED (rw) register accessor: an alias for \xe2\x80\xa6BkField <code>EVENTS_CRCERROR</code> reader -BkField <code>EVENTS_CRCERROR</code> writer -AkPacket received with CRC okAkDownward or upward crossing0BkField <code>EVENTS_DEVMATCH</code> reader -BkField <code>EVENTS_DEVMATCH</code> writer -BkField <code>EVENTS_DISABLED</code> reader -BkField <code>EVENTS_DISABLED</code> writer -CmSampling of energy detection complete. A new ED sample is \xe2\x80\xa6BkField <code>EVENTS_ENDCRYPT</code> reader -BkField <code>EVENTS_ENDCRYPT</code> writer -BkField <code>EVENTS_ENDEPOUT</code> reader -BkField <code>EVENTS_ENDEPOUT</code> writer -BkField <code>EVENTS_ENDISOIN</code> reader -BkField <code>EVENTS_ENDISOIN</code> writer -BkField <code>EVENTS_ENDKSGEN</code> reader -BkField <code>EVENTS_ENDKSGEN</code> writer -AkReceive buffer is filled upAiEnd of RXD buffer reached0CnRX buffer (as defined by PACKETPTR and MAXLEN) in Data RAM \xe2\x80\xa6AhLast TX byte transmittedAiEnd of TXD buffer reachedCjTransmission of data in RAM has ended, and EasyDMA has \xe2\x80\xa6BkField <code>EVENTS_EP0SETUP</code> reader -BkField <code>EVENTS_EP0SETUP</code> writer -BkField <code>EVENTS_ERRORECB</code> reader -BkField <code>EVENTS_ERRORECB</code> writer -nError detected0iTWI error00CiNFC error reported. The ERRORSTATUS register contains \xe2\x80\xa6BeDeprecated register - CCM error eventCjEVENTS_FRAMESTART (rw) register accessor: an alias for \xe2\x80\xa6BkField <code>EVENTS_MHRMATCH</code> reader -BkField <code>EVENTS_MHRMATCH</code> writer -BaCOMP is ready and output is validBcTXD byte sent and RXD byte receivedBnRADIO has ramped up and is ready to be startedCgThe NFCT peripheral is ready to receive and send framesBcLPCOMP is ready and output is validCmQSPI peripheral is ready. This event will be generated as \xe2\x80\xa6BkField <code>EVENTS_RESOLVED</code> reader -BkField <code>EVENTS_RESOLVED</code> writer -CjEVENTS_RESULTDONE (rw) register accessor: an alias for \xe2\x80\xa6BkField <code>EVENTS_RXDREADY</code> reader -BkField <code>EVENTS_RXDREADY</code> writer -CjEVENTS_RXFRAMEEND (rw) register accessor: an alias for \xe2\x80\xa6BkField <code>EVENTS_RXPTRUPD</code> reader -BkField <code>EVENTS_RXPTRUPD</code> writer -BkField <code>EVENTS_SELECTED</code> reader -BkField <code>EVENTS_SELECTED</code> writer -CjEVENTS_SEQSTARTED (rw) register accessor: an alias for \xe2\x80\xa6CjEVENTS_SLEEPENTER (rw) register accessor: an alias for \xe2\x80\xa6CjEVENTS_TXFRAMEEND (rw) register accessor: an alias for \xe2\x80\xa6BkField <code>EVENTS_TXPTRUPD</code> reader -BkField <code>EVENTS_TXPTRUPD</code> writer -BkField <code>EVENTS_USBEVENT</code> reader -BkField <code>EVENTS_USBEVENT</code> writer -CjEVENTS_USBREMOVED (rw) register accessor: an alias for \xe2\x80\xa6BkField <code>EVENTS_USBRESET</code> reader -BkField <code>EVENTS_USBRESET</code> writer -AfWrite command receivedDnThe test interval is 0.98us * 2<strong>interval, but let\xe2\x80\x99s call </strong>\xe2\x80\xa6BoShortcut between FIELDLOST event and SENSE taskDjField <code>FIELDLOST_SENSE</code> reader - Shortcut between FIELDLOST \xe2\x80\xa6DjField <code>FIELDLOST_SENSE</code> writer - Shortcut between FIELDLOST \xe2\x80\xa6BnIndicates the presence or not of a valid fieldCmShadow register write and OTP write lock for FIELD_RETURN \xe2\x80\xa6ClIndicates the first data byte received after the address \xe2\x80\xa6DhField <code>FIRST_DATA_BYTE</code> reader - Indicates the first data \xe2\x80\xa6Bdderive clock from PLL4 divided clockBaderive clock from PLL3 PFD2 clockA`derive from PLL2Amderive clock from pll3_sw_clkAfderive clock from PLL21Akderive clock from PLL2 PFD2Akderive clock from PLL3 PFD0Cdderive clock selected by CCM_CSCMR1[FLEXSPI_CLK_SEL]Cdderive clock selected by CCM_CBCMR[PERIPH_CLK2_ SEL]B`Busy indicator for flexspi_podf.Ai80% of the frame intervalAi85% of the frame intervalAi90% of the frame intervalAi95% of the frame intervalEcA foreign static item in an <code>extern</code> block: <code>static ext: u8</code>.BkField <code>GPIO0_EDGE_HIGH</code> reader -000000000BkField <code>GPIO0_EDGE_HIGH</code> writer -000000BkField <code>GPIO0_LEVEL_LOW</code> reader -000000000BkField <code>GPIO0_LEVEL_LOW</code> writer -00000BkField <code>GPIO1_EDGE_HIGH</code> reader -000000000BkField <code>GPIO1_EDGE_HIGH</code> writer -000000BkField <code>GPIO1_LEVEL_LOW</code> reader -000000000BkField <code>GPIO1_LEVEL_LOW</code> writer -00000BkField <code>GPIO2_EDGE_HIGH</code> reader -000000000BkField <code>GPIO2_EDGE_HIGH</code> writer -000000BkField <code>GPIO2_LEVEL_LOW</code> reader -000000000BkField <code>GPIO2_LEVEL_LOW</code> writer -00000BkField <code>GPIO3_EDGE_HIGH</code> reader -000000000BkField <code>GPIO3_EDGE_HIGH</code> writer -000000BkField <code>GPIO3_LEVEL_LOW</code> reader -000000000BkField <code>GPIO3_LEVEL_LOW</code> writer -00000BkField <code>GPIO4_EDGE_HIGH</code> reader -000000000BkField <code>GPIO4_EDGE_HIGH</code> writer -000000BkField <code>GPIO4_LEVEL_LOW</code> reader -000000000BkField <code>GPIO4_LEVEL_LOW</code> writer -00000BkField <code>GPIO5_EDGE_HIGH</code> reader -000000000BkField <code>GPIO5_EDGE_HIGH</code> writer -000000BkField <code>GPIO5_LEVEL_LOW</code> reader -000000000BkField <code>GPIO5_LEVEL_LOW</code> writer -00000BkField <code>GPIO6_EDGE_HIGH</code> reader -000000000BkField <code>GPIO6_EDGE_HIGH</code> writer -000000BkField <code>GPIO6_LEVEL_LOW</code> reader -000000000BkField <code>GPIO6_LEVEL_LOW</code> writer -00000BkField <code>GPIO7_EDGE_HIGH</code> reader -000000000BkField <code>GPIO7_EDGE_HIGH</code> writer -000000BkField <code>GPIO7_LEVEL_LOW</code> reader -000000000BkField <code>GPIO7_LEVEL_LOW</code> writer -00000DkField <code>GPIO_HI_OUT_CLR</code> writer - Perform an atomic bit-clear \xe2\x80\xa6DiField <code>GPIO_HI_OUT_SET</code> writer - Perform an atomic bit-set \xe2\x80\xa6DiField <code>GPIO_HI_OUT_XOR</code> writer - Perform an atomic bitwise \xe2\x80\xa6AgGPIO output value clearAeGPIO output value setAeGPIO output value XORAdPad control registerDgField <code>HAD_PSM_RESTART</code> reader - Last reset was from the \xe2\x80\xa6DiField <code>HC_COUNT_VALUES</code> reader - Programmable count values \xe2\x80\xa6CmHFXO debounce time. The HFXO is started by triggering the \xe2\x80\xa6CkForces the next FS packet that is transmitted to have a \xe2\x80\xa6000CgControls lifecycle state (LCS) for CRYPTOCELL subsystemBnChoose to trigger the host resume SE0 with \xe2\x80\xa6000CnUse external resistor to generate the current bias for the \xe2\x80\xa6000AkHyperbolic Cosine function.CbTrait defining how data for a container is stored.AkI2C Component Type RegisterBkField <code>IC_COMP_VERSION</code> reader -BiI2C SS, FS or FM+ spike suppression limitAlI2C Interrupt Mask Register.AmI2C Interrupt Status RegisterAfI2C SDA Setup RegisterCiIC_TX_ABRT_SOURCE (r) register accessor: I2C Transmit \xe2\x80\xa6ClSet channel to inactive level on match. OCyREF signal is \xe2\x80\xa6ChINPUT_SYNC_BYPASS (rw) register accessor: There is a \xe2\x80\xa6CnINTERP0_PEEK_FULL (r) register accessor: Read FULL result, \xe2\x80\xa6CgINTERP0_POP_LANE0 (r) register accessor: Read LANE0 \xe2\x80\xa6CgINTERP0_POP_LANE1 (r) register accessor: Read LANE1 \xe2\x80\xa6CnINTERP1_PEEK_FULL (r) register accessor: Read FULL result, \xe2\x80\xa6CgINTERP1_POP_LANE0 (r) register accessor: Read LANE0 \xe2\x80\xa6CgINTERP1_POP_LANE1 (r) register accessor: Read LANE1 \xe2\x80\xa6CgDisable the clock to the ARM platform memories when \xe2\x80\xa6CmKeep the clocks to the ARM platform memories enabled only \xe2\x80\xa6fMaskedgEnabledBaITCM access error does not happenAjITCM access error happens.32BbITCM did not access magic address.AlITCM accessed magic address.CkCopy of LFCLKSRC register, set when LFCLKSTART task was \xe2\x80\xa6BcLock SEC_ERR_RESP field for changesB`2: Select Low Power Counter mode0A`not in doze modelin doze modeB`stop acknowledge is not assertedCistop acknowledge is asserted (the module is in Stop mode)A`stop request offostop request on543Alstop acknowledge is asserted21654021654021Cjthe threshold of the counting number of charging times \xe2\x80\xa6BaAccess control of memory region-0BaAccess control of memory region-1BaAccess control of memory region-2BaAccess control of memory region-3Cmdon\xe2\x80\x99t mask interrupt due to on board oscillator ready - \xe2\x80\xa6Bomask interrupt due to on board oscillator readyAiwdog3_rst_b is not maskedCkControl power downs to memories. Set high to power down \xe2\x80\xa6AlSearch pattern configurationCdSet DCDC clock to half freqeuncy for continuous modeBbAjust delay to reduce ground noiseDaAlias for microsecond duration (<code>u32</code> backing storage)DaAlias for microsecond duration (<code>u64</code> backing storage)DaAlias for millisecond duration (<code>u32</code> backing storage)DaAlias for millisecond duration (<code>u64</code> backing storage)AkNatural Logarithm function.BoNormal mode, external pin only, buffer disabledCgNormal mode, internal peripherals only, buffer disabledB`OCRAM Access Error Status EnableBgOCRAM Magic Address Match Status EnableCfWhen OCRAM read access hits magic address, it will \xe2\x80\xa6CgWhen OCRAM write access hits magic address, it will \xe2\x80\xa6BkField <code>OVERCURR_DETECT</code> reader -BkField <code>OVERCURR_DETECT</code> writer -CkThis bit field contains the temperature count that will \xe2\x80\xa6000Amderive clock from pll3_sw_clkAiderive clock from osc_clkBaderive clock from pll2_bypass_clkCiHolds entry function for core0 for waking-up from low \xe2\x80\xa6mpll3_main_clkAapll3 bypass clockCnDefines clock dividion of clock for stby_count (pmic delay \xe2\x80\xa6lDivide by 4.000lDivide by 2.000lDivide by 1.000Bkpower down overvoltage detection comparatorEfMutability of a raw pointer (<code>*const T</code>, <code>*mut T</code>), in which \xe2\x80\xa6EjA lifetime predicate in a <code>where</code> clause: <code>&#39;a: &#39;b + &#39;c</code>.AkData rate override setting.AgFor debug purposes only000AhInternal ring oscillator00000000000hRTC_XTAL00000000000D`Field <code>RX_BUFFER_DEPTH</code> reader - RX Buffer Depth = 16DjA view into a vacant raw entry in an <code>IndexMap</code>. It is part \xe2\x80\xa6AmRx CRC error packets registerCnSETUP_PACKET_HIGH (rw) register accessor: Bytes 4-7 of the \xe2\x80\xa6AbSlave, full duplexCmControl behaviour of the input/output shift registers for \xe2\x80\xa6jlow(50MHz)0000000000000000000000000000000000000000000CmDelay in between the detection of squelch to the reset of \xe2\x80\xa6000CjPeripheral identification registers, SSPPeriphID0-3 on \xe2\x80\xa6000Ba1: Standard request CLEAR_FEATUREBb10: Standard request GET_INTERFACEBb11: Standard request SET_INTERFACEAmDisable memory DS mode alwaysClEnable memory (outside ARM platform) DS mode when system \xe2\x80\xa6Clenable memory (outside ARM platform) DS mode when system \xe2\x80\xa6CdPush-pull output pin that can read its output state.AdStop the bit counterAfStop calibration timerBkField <code>TASKS_DPDMDRIVE</code> writer -CiTASKS_DPDMNODRIVE (w) register accessor: an alias for \xe2\x80\xa6BbStop the energy detect measurementBkField <code>TASKS_EP0RCVOUT</code> writer -BkField <code>TASKS_EP0STATUS</code> writer -BaForce state machine to IDLE stateBkField <code>TASKS_HFCLKSTOP</code> writer -BkField <code>TASKS_LFCLKSTOP</code> writer -BhEnable low power mode (variable latency)BkField <code>TASKS_PREPARERX</code> writer -BkField <code>TASKS_PREPARETX</code> writer -BkField <code>TASKS_READSTART</code> writer -AfResume SPI transactionAfResume TWI transaction00BkField <code>TASKS_RSSISTART</code> writer -AgSample comparator valueAfTakes one SAADC sample1BkField <code>TASKS_STARTEPIN</code> writer -CiTASKS_STARTISOOUT (w) register accessor: an alias for \xe2\x80\xa6AbStop UART receiver0AeStop UART transmitter0ClTCD Beginning Minor Loop Link, Major Loop Count (Channel \xe2\x80\xa60CjTCD Current Minor Loop Link, Major Loop Count (Channel \xe2\x80\xa60ClReset is not a result of software reset from Temperature \xe2\x80\xa6ChReset is a result of software reset from Temperature \xe2\x80\xa6Cd1: Texas Instruments synchronous serial frame formatCfEmpty interrupt if 0 sample in Tx left and right FIFOsClEmpty interrupt if at most 4 sample in Tx left and right \xe2\x80\xa6ClEmpty interrupt if at most 8 sample in Tx left and right \xe2\x80\xa6CmEmpty interrupt if at most 12 sample in Tx left and right \xe2\x80\xa6D`Field <code>TX_BUFFER_DEPTH</code> reader - TX Buffer Depth = 16CcA backend definition for a monotonic clock/counter.0AmTx packet count good registerAeUARTPCellID0 RegisterAeUARTPCellID1 RegisterAeUARTPCellID2 RegisterAeUARTPCellID3 RegisterAjUSB Loopback Test Register00000AaUSB supply statusAf62 - XBAR1_IRQ_0_1_2_30CkBit 7 - This field indicates that the Master has sent a \xe2\x80\xa6CjBit 3 - This field indicates the master-mode only bit. \xe2\x80\xa6CiBit 4 - Shortcut between ADDRESS event and RSSISTART task0BeUse AIN0 as external analog reference0BeUse AIN1 as external analog reference0BeUse AIN2 as external analog referenceBeUse AIN3 as external analog referenceBeUse AIN4 as external analog referenceBeUse AIN5 as external analog referenceBeUse AIN6 as external analog referenceBeUse AIN7 as external analog referenceCaFor use by <code>ToTokens</code> implementations.ClReturns the underlying byte slice including the trailing \xe2\x80\xa6CbBit 14 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for \xe2\x80\xa60CcBit 14 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for \xe2\x80\xa60CnBit 14 - Enable or disable interrupt for AUTOCOLRESSTARTED \xe2\x80\xa60CkConst binary GCD implementation for <code>NonZeroU8</code>.DgImplements <code>BitRange</code> for a tuple struct (or \xe2\x80\x9cnewtype\xe2\x80\x9d).BgAlias for channel 0 WRITE_ADDR registerBn0x18 - Alias for channel 0 WRITE_ADDR register1Bn0x34 - Alias for channel 0 WRITE_ADDR registerBmClear the SLEEPONEXIT bit in the SCR register00CdIndicates which SRC is currently selected by the \xe2\x80\xa6Ck0x50 - Indicates which SRC is currently selected by the \xe2\x80\xa6eBit 40000AiConst partial comparison.000CgReturns the item in the front of the queue, without \xe2\x80\xa60AjDisables SysTick interrupt000CiBit 8 - Shortcut between DISABLED event and RSSISTOP task0BaInterrupt Enable for dormant_wakeC`0x160..0x170 - Interrupt Enable for dormant_wake1Bh0x4c - Interrupt Enable for dormant_wakeB`Interrupt Force for dormant_wakeBo0x170..0x180 - Interrupt Force for dormant_wake1Bg0x50 - Interrupt Force for dormant_wakeCmInterrupt status after masking &amp; forcing for dormant_wakeCo0x180..0x190 - Interrupt status after masking &amp; forcing \xe2\x80\xa61Ck0x54 - Interrupt status after masking &amp; forcing for \xe2\x80\xa6DkReturns true if either this <code>Punctuated</code> is empty, or it has \xe2\x80\xa6DjAdds an <code>item</code> to the end of the queue, without checking if \xe2\x80\xa60o0x80..0x100 - -BfBit 7 - Source: SIE_STATUS.RX_OVERFLOW00000CkConst euclid GCD implementation for <code>NonZeroU8</code>.AcThe CCA has stoppedAk0x14c - The CCA has stoppedeBit 00BcIEEE 802.15.4 length field receivedBk0x138 - IEEE 802.15.4 length field received22B`Result ready for transfer to RAMBh0x10c - Result ready for transfer to RAM44CdReceived data has been checked (CRC, parity) and \xe2\x80\xa6Cl0x118 - Received data has been checked (CRC, parity) and \xe2\x80\xa666CjDescription collection[n]: First PWM period started on \xe2\x80\xa6Cn0x108..0x110 - Description collection[n]: First PWM period \xe2\x80\xa688AiCPU entered WFI/WFE sleepBa0x114 - CPU entered WFI/WFE sleep::ClMarks the end of the last transmitted on-air symbol of a \xe2\x80\xa6Ch0x110 - Marks the end of the last transmitted on-air \xe2\x80\xa6<<B`Voltage supply removed from VBUSBh0x120 - Voltage supply removed from VBUS>>CfExtends the <code>CString</code> with the given bytes.DcClones and appends all elements in a slice to the <code>Vec</code>.ChClones and writes all elements in a slice to the buffer.CkReturns the bucket index in the table for an entry with \xe2\x80\xa6ClBit 8 - If set, leapyear is forced off. Useful for years \xe2\x80\xa60CnBit 0 - No STARTTX task triggered before expiration of the \xe2\x80\xa60ClReturns the key-value pair corresponding to the supplied \xe2\x80\xa6CkReturn a reference and mutable references to the stored \xe2\x80\xa6CkGets a reference to the entry\xe2\x80\x99s key and value in the map.CkReturns a mutable reference to the element at the given \xe2\x80\xa6DhReturns <code>true</code> if the implementation supports a cycle counter00BbI2C Transmit Abort Source RegisterBi0x80 - I2C Transmit Abort Source RegisterCjThere is a 2-flipflop synchronizer on each GPIO input, \xe2\x80\xa6Cj0x38 - There is a 2-flipflop synchronizer on each GPIO \xe2\x80\xa6CiRead FULL result, without altering any internal state \xe2\x80\xa6Cj0xa8 - Read FULL result, without altering any internal \xe2\x80\xa6ClRead LANE0 result, and simultaneously write lane results \xe2\x80\xa6Ck0x94 - Read LANE0 result, and simultaneously write lane \xe2\x80\xa6ClRead LANE1 result, and simultaneously write lane results \xe2\x80\xa6Ck0x98 - Read LANE1 result, and simultaneously write lane \xe2\x80\xa65Cj0xe8 - Read FULL result, without altering any internal \xe2\x80\xa64Ck0xd4 - Read LANE0 result, and simultaneously write lane \xe2\x80\xa63Ck0xd8 - Read LANE1 result, and simultaneously write lane \xe2\x80\xa6E`Create an <code>ArbiterDevice</code> from an <code>BlockingArbiterDevice</code>.0DjConvert <code>self</code> directly into a <code>TokenStream</code> object.0AoInvalidates the entire I-cache.00CnMaster or Slave-Transmitter lost arbitration- scenario not \xe2\x80\xa6n<code>0</code>0000n<code>1</code>000o<code>11</code>00021o<code>10</code>333CoChecks if the value of the field is <code>DEVICE_TO_HOST</code>CoChecks if the value of the field is <code>HOST_TO_DEVICE</code>CnCheck if PENDSTSET bit in the ICSR register is set meaning \xe2\x80\xa600CnCheck if PENDSVSET bit in the ICSR register is set meaning \xe2\x80\xa600A`<code>100</code>0865550AfSlave mode is disabledCoChecks if the value of the field is <code>STD_GET_STATUS</code>DgAn iterator producing the <code>usize</code> indices of all buckets \xe2\x80\xa6AmSelect Low Power Counter mode0DfInitializes an empty <code>where</code>-clause if there is not one \xe2\x80\xa6ChParse the input TokenStream of a macro, triggering a \xe2\x80\xa6CiParse the arguments to the attribute, expecting it to \xe2\x80\xa6BnSee <code>Attribute::parse_nested_meta</code>.EjUsed when parsing <code>list(...)</code> syntax <strong>if</strong> the content inside \xe2\x80\xa6Aaproc-macro-error2DkError if this is a <code>Meta::List</code> or <code>Meta::NameValue</code>.eBit 90AlADP Timeout Interrupt EnableAjADP Timeout Interrupt MaskAhBank 1 ECC error addressCjHigh speed clock division ratio These bits are set and \xe2\x80\xa6BiD1 DStandby entry reset option status bitClOption byte erase after D1 DStandby option configuration \xe2\x80\xa6BfD1 DStop entry reset option status bitCiOption byte erase after D1 DStop option configuration bitBfBank 1 highest PCROP protected addressCdBank 1 highest PCROP protected address configurationAoBank swapping option status bitBfBank swapping option configuration bitAlOffset trimming value (NMOS)AlOffset trimming value (PMOS)CaUSART1, 6, 9 and 10 kernel clock source selectionAfUSB_OTG_FS block resetAfUSB_OTG_HS block resetBlBytes 4-7 of the setup packet from the host.Cc0x04 - Bytes 4-7 of the setup packet from the host.DjRemove the key-value pair equivalent to <code>key</code> and return it \xe2\x80\xa6ClRemove the value from the set return it and the index it \xe2\x80\xa6CkRemove and return the key, value pair stored in the map \xe2\x80\xa60DdRemove and return the key-value pair equivalent to <code>key</code>.1CmRemoves an element from anywhere in the deque and returns \xe2\x80\xa6BbRemove the key-value pair by indexAiRemove the value by indexCmCreate a Systick based monotonic and register the Systick \xe2\x80\xa60ClStops forcing D+ and D- lines into any state (USB engine \xe2\x80\xa6Cl0x5c - Stops forcing D+ and D- lines into any state (USB \xe2\x80\xa6eBit 0CgCaptures the ISOOUT.PTR and ISOOUT.MAXCNT registers \xe2\x80\xa6Cn0x48 - Captures the ISOOUT.PTR and ISOOUT.MAXCNT registers \xe2\x80\xa62CaTexas Instruments synchronous serial frame formatDiWrite and read simultaneously. The contents of <code>words</code> are \xe2\x80\xa6BmDo an in-place transfer within a transaction.10CeConst try from duration, checking for divide-by-zero.0CeConst try into duration, checking for divide-by-zero.0DfTry to reserve capacity for <code>additional</code> more key-value \xe2\x80\xa6DdTry to reserve capacity for <code>additional</code> more values, \xe2\x80\xa6eBit 80eBit 70fBit 100AlUSB_OTG_FS ULPI clock enableAfUSB_PHY2 Clocks EnableAlUSB_OTG_HS ULPI clock enableAfUSB_PHY1 Clocks EnableCcVolatile access to memory mapped hardware registersCjWait for the pin to undergo any transition, i.e low to \xe2\x80\xa6CkThis field indicates that DW_apb_i2c in master mode has \xe2\x80\xa6DjField <code>ABRT_GCALL_NOACK</code> reader - This field indicates that \xe2\x80\xa6ClThis field indicates that a Slave has lost the bus while \xe2\x80\xa6DjField <code>ABRT_SLV_ARBLOST</code> reader - This field indicates that \xe2\x80\xa6CgDefine if ARM clocks (arm_clk, soc_mxclk, soc_pclk, \xe2\x80\xa6BaSETUP data, byte 0, bmRequestTypeDcField <code>BUS_PRIORITY_ACK</code> reader - Goes to 1 once all \xe2\x80\xa6DkA copy of <code>core::hash::BuildHasherDefault</code>, but with a const \xe2\x80\xa6Bi3: Energy above threshold OR carrier seenChCH_AL2_TRANS_COUNT (rw) register accessor: Alias for \xe2\x80\xa6ChCH_AL3_TRANS_COUNT (rw) register accessor: Alias for \xe2\x80\xa6CmDMA Channel 0 Write Address pointer This register updates \xe2\x80\xa6Aa1: <code>1</code>0ChClock control, can be changed on-the-fly (except for \xe2\x80\xa6BjCLK_SYS_RESUS_CTRL (rw) register accessor:BlField <code>clk_sys_watchdog</code> reader -00BlField <code>clk_sys_watchdog</code> writer -0CiFor device mode, if this bit is cleared to 0, then it \xe2\x80\xa6000CmSet to \xe2\x80\x9c0\xe2\x80\x9d : stop charging if the duty cycle is lower \xe2\x80\xa6CaWrite to a 1 to disable the per-device unique keyAbTurn on the switch00000000000AcTurn off the switch00000000000DjDivider result remainder The result of <code>DIVIDEND % DIVISOR</code> \xe2\x80\xa6CmDivider signed dividend The same as UDIVIDEND, but starts \xe2\x80\xa6CnDivider unsigned dividend Write to the DIVIDEND operand of \xe2\x80\xa6fMaskedgEnabled10EfDefault hash builder for the <code>S</code> type parameter of <code>HashMap</code> \xe2\x80\xa6AnEnables the weak 1p1 regulator000AnEnables the weak 2p5 regulator000CeFor host mode, enables high-speed disconnect detector000Chenable the overload detection in power save mode, if \xe2\x80\xa6DiDevice only: Used in conjunction with <code>EP_ABORT</code>. Set once \xe2\x80\xa6DfField <code>ERASEPAGEPARTIAL</code> reader - Register for starting \xe2\x80\xa6DfField <code>ERASEPAGEPARTIAL</code> writer - Register for starting \xe2\x80\xa6ChField <code>ERROR_RX_TIMEOUT</code> reader - Source: \xe2\x80\xa6000ChField <code>ERROR_RX_TIMEOUT</code> writer - Source: \xe2\x80\xa60BlField <code>EVENTS_COLLISION</code> reader -BlField <code>EVENTS_COLLISION</code> writer -BlField <code>EVENTS_CTSTARTED</code> reader -BlField <code>EVENTS_CTSTARTED</code> writer -BlField <code>EVENTS_CTSTOPPED</code> reader -BlField <code>EVENTS_CTSTOPPED</code> writer -AoDouble displacement(s) detectedBlField <code>EVENTS_EDSTOPPED</code> reader -BlField <code>EVENTS_EDSTOPPED</code> writer -AjECB block encrypt completeBlField <code>EVENTS_ENDISOOUT</code> reader -BlField <code>EVENTS_ENDISOOUT</code> writer -CkEVENTS_EP0DATADONE (rw) register accessor: an alias for \xe2\x80\xa6CnA data transfer has occurred on a data endpoint, indicated \xe2\x80\xa6BlField <code>EVENTS_FIELDLOST</code> reader -BlField <code>EVENTS_FIELDLOST</code> writer -C`Byte boundary, starting to receive the last byteCaByte boundary, starting to transmit the last byteBlField <code>EVENTS_LOOPSDONE</code> reader -BlField <code>EVENTS_LOOPSDONE</code> writer -CkEVENTS_NOTRESOLVED (rw) register accessor: an alias for \xe2\x80\xa6AiEvent on COUNTER overflowCaGenerated in Ble_LR125Kbit, Ble_LR500Kbit and \xe2\x80\xa6BlField <code>EVENTS_RATEBOOST</code> reader -BlField <code>EVENTS_RATEBOOST</code> writer -BlField <code>EVENTS_REPORTRDY</code> reader -BlField <code>EVENTS_REPORTRDY</code> writer -AdData received in RXDCmData received in RXD (but potentially not yet transferred \xe2\x80\xa6BlField <code>EVENTS_RXSTARTED</code> reader -00BlField <code>EVENTS_RXSTARTED</code> writer -00BlField <code>EVENTS_SAMPLERDY</code> reader -BlField <code>EVENTS_SAMPLERDY</code> writer -CfDescription collection[n]: Emitted at end of every \xe2\x80\xa6BlField <code>EVENTS_SLEEPEXIT</code> reader -BlField <code>EVENTS_SLEEPEXIT</code> writer -BlField <code>EVENTS_SUSPENDED</code> reader -0BlField <code>EVENTS_SUSPENDED</code> writer -0BlField <code>EVENTS_TRIGGERED</code> reader -BlField <code>EVENTS_TRIGGERED</code> writer -AbData sent from TXD0BlField <code>EVENTS_TXSTARTED</code> reader -00BlField <code>EVENTS_TXSTARTED</code> writer -00BlField <code>EVENTS_TXSTOPPED</code> reader -BlField <code>EVENTS_TXSTOPPED</code> writer -CkEVENTS_USBDETECTED (rw) register accessor: an alias for \xe2\x80\xa6BlField <code>EVENTS_USBPWRRDY</code> reader -BlField <code>EVENTS_USBPWRRDY</code> writer -CmEvent being generated for every new random number written \xe2\x80\xa6CkExternal TSC0 trigger priority, 7 is Highest, 0 is lowest .CkExternal TSC1 trigger priority, 7 is Highest, 0 is lowest .Ab2: <code>10</code>000kdivide by 1kdivide by 2kdivide by 3kdivide by 4kdivide by 5kdivide by 6kdivide by 7kdivide by 8AkFLEXIO1 is not in doze modeAgFLEXIO1 is in doze modeBhFLEXIO1 stop acknowledge is not assertedBdFLEXIO1 stop acknowledge is assertedA`stop request offostop request onBhFLEXSPI stop acknowledge is not assertedBdFLEXSPI stop acknowledge is asserted32AcMaximum frame delayAcMinimum frame delayCkGit hash of the chip source. Used to identify chip version.BlField <code>GPIO0_LEVEL_HIGH</code> reader -000000000BlField <code>GPIO0_LEVEL_HIGH</code> writer -00000BlField <code>GPIO1_LEVEL_HIGH</code> reader -000000000BlField <code>GPIO1_LEVEL_HIGH</code> writer -00000BlField <code>GPIO2_LEVEL_HIGH</code> reader -000000000BlField <code>GPIO2_LEVEL_HIGH</code> writer -00000BlField <code>GPIO3_LEVEL_HIGH</code> reader -000000000BlField <code>GPIO3_LEVEL_HIGH</code> writer -00000BlField <code>GPIO4_LEVEL_HIGH</code> reader -000000000BlField <code>GPIO4_LEVEL_HIGH</code> writer -00000BlField <code>GPIO5_LEVEL_HIGH</code> reader -000000000BlField <code>GPIO5_LEVEL_HIGH</code> writer -00000BlField <code>GPIO6_LEVEL_HIGH</code> reader -000000000BlField <code>GPIO6_LEVEL_HIGH</code> writer -00000BlField <code>GPIO7_LEVEL_HIGH</code> reader -000000000BlField <code>GPIO7_LEVEL_HIGH</code> writer -00000AdPad control register000CkHOST_CRYPTOKEY_SEL (rw) register accessor: an alias for \xe2\x80\xa6ClThis register holds bits 31:0 of K_DR. The value of this \xe2\x80\xa6CmThis register holds bits 63:32 of K_DR. The value of this \xe2\x80\xa6CmThis register holds bits 95:64 of K_DR. The value of this \xe2\x80\xa6CnThis register holds bits 127:96 of K_DR. The value of this \xe2\x80\xa6CjHyperBus register mode, addressing register space. The \xe2\x80\xa6AoClear RD_REQ Interrupt RegisterCcIC_CLR_RESTART_DET (r) register accessor: Clear \xe2\x80\xa6CiThis bit controls whether I2C has its slave disabled, \xe2\x80\xa6DjField <code>IC_SLAVE_DISABLE</code> reader - This bit controls whether \xe2\x80\xa6DjField <code>IC_SLAVE_DISABLE</code> writer - This bit controls whether \xe2\x80\xa6Ba15: IEEE 802.15.4-2006 250 kbit/sCmINTERP0_ACCUM0_ADD (rw) register accessor: Values written \xe2\x80\xa6CmINTERP0_ACCUM1_ADD (rw) register accessor: Values written \xe2\x80\xa6BdRead/write access to BASE0 register.BdRead/write access to BASE1 register.BdRead/write access to BASE2 register.CkINTERP0_BASE_1AND0 (w) register accessor: On write, the \xe2\x80\xa6CfINTERP0_CTRL_LANE0 (rw) register accessor: Control \xe2\x80\xa6CfINTERP0_CTRL_LANE1 (rw) register accessor: Control \xe2\x80\xa6ChINTERP0_PEEK_LANE0 (r) register accessor: Read LANE0 \xe2\x80\xa6ChINTERP0_PEEK_LANE1 (r) register accessor: Read LANE1 \xe2\x80\xa6CmINTERP1_ACCUM0_ADD (rw) register accessor: Values written \xe2\x80\xa6CmINTERP1_ACCUM1_ADD (rw) register accessor: Values written \xe2\x80\xa6987CkINTERP1_BASE_1AND0 (w) register accessor: On write, the \xe2\x80\xa6CfINTERP1_CTRL_LANE0 (rw) register accessor: Control \xe2\x80\xa6CfINTERP1_CTRL_LANE1 (rw) register accessor: Control \xe2\x80\xa6ChINTERP1_PEEK_LANE0 (r) register accessor: Read LANE0 \xe2\x80\xa6ChINTERP1_PEEK_LANE1 (r) register accessor: Read LANE1 \xe2\x80\xa6DjField <code>INTERRUPT_ON_NAK</code> reader - Trigger an interrupt if a \xe2\x80\xa60DjField <code>INTERRUPT_ON_NAK</code> writer - Trigger an interrupt if a \xe2\x80\xa60CnReset is not a result of the ipp_user_reset_b qualified as \xe2\x80\xa6CjReset is a result of the ipp_user_reset_b qualified as \xe2\x80\xa6fMaskedgEnabled10ClNo force sleep control supported, memory deep sleep mode \xe2\x80\xa6ClForce memory into deep sleep mode (OCRAM in power saving \xe2\x80\xa6AaLoad Mode ResgierC`Indicates a reset has been caused by CPU lockup.BdLock OCRAM_TZ_ADDR field for changesAcField is not lockedBbField is locked (read access only)CeInvert the sign of the hysteresis in DC-DC analog \xe2\x80\xa6A`not in doze modelin doze modeB`stop acknowledge is not assertedAlstop acknowledge is assertedA`stop request offostop request on543210543210543210AbMain supply statusAcMaster, full duplexCkLength of key-stream generated when MODE.LENGTH = Extended.AiDecrease current by 12.5%00000000000AiDecrease current by 37.5%00000000000CmMULTI_CHAN_TRIGGER (rw) register accessor: Trigger one or \xe2\x80\xa6CmAlias for minutes duration (<code>u32</code> backing storage)CmAlias for minutes duration (<code>u64</code> backing storage)AnMMC Rx interrupt mask registerAnMMC Tx interrupt mask registerfMaskedgEnabledBbOCRAM access error does not happenAkOCRAM access error happens.32BcOCRAM did not access magic address.AmOCRAM accessed magic address.BfTwo indices provided were overlapping.Ckdivider is not busy and its value represents the actual \xe2\x80\xa6Ckdivider is busy with handshake process with module. The \xe2\x80\xa6CmCCM interrupt request 1 generated due to frequency change \xe2\x80\xa6AbPower-down commandBiSelector for pre_periph clock multiplexerDdField <code>PROC0_DAP_INSTID</code> reader - Configure proc0 DAP \xe2\x80\xa6DdField <code>PROC0_DAP_INSTID</code> writer - Configure proc0 DAP \xe2\x80\xa6DdField <code>PROC1_DAP_INSTID</code> reader - Configure proc1 DAP \xe2\x80\xa6DdField <code>PROC1_DAP_INSTID</code> writer - Configure proc1 DAP \xe2\x80\xa6DkField <code>PSM_RESTART_FLAG</code> reader - This is set by psm_restart \xe2\x80\xa6DkField <code>PSM_RESTART_FLAG</code> writer - This is set by psm_restart \xe2\x80\xa6CnControl bit to disable the self-bias circuit in the analog \xe2\x80\xa600000000000CkRegister-to-memory (no FG nor BG, only output stage active)hno delayAi1 CKIL clock period delayBiSlave repeats last transmitted data frameC`Shortcut between RXREADY event and CCASTART taskDiField <code>RXREADY_CCASTART</code> reader - Shortcut between RXREADY \xe2\x80\xa6DiField <code>RXREADY_CCASTART</code> writer - Shortcut between RXREADY \xe2\x80\xa6oRX sample delayDiA builder for computing where in an <code>IndexMap</code> a key-value \xe2\x80\xa6CgSample and hold mode, external pin only, buffer enabledClSelects the source for the reference voltage of the weak \xe2\x80\xa6000CeSlave Received Data Lost. This bit indicates if a \xe2\x80\xa6DjField <code>SLV_RX_DATA_LOST</code> reader - Slave Received Data Lost. \xe2\x80\xa6Ag47 - SNVS_HP_WRAPPER_TZ0kmax(200MHz)0000000000000000000000000000000000000000000CkDuration of RESET in terms of the number of 480-MHz cycles.000DgField <code>SSI_COMP_VERSION</code> reader - SNPS component version \xe2\x80\xa6Bb6: Standard request GET_DESCRIPTORBb7: Standard request SET_DESCRIPTORCjAll analog except RTC powered down on stop mode assertion.000mSUSPEND (DSM)000CnAll analog except rtc powered down on stop mode assertion. \xe2\x80\xa6000CjBeside RTC, analog bandgap, 1p1 and 2p5 regulators are \xe2\x80\xa6000ClCertain analog functions such as certain regulators left \xe2\x80\xa6000CmBeside RTC, 1p1 and 2p5 regulators are also on, low-power \xe2\x80\xa6000AbSTOP (lower power)000BmXtalOsc=off, RCOsc=on, Old BG=on, New BG=off.000CjBeside RTC, low-power bandgap is selected and the rest \xe2\x80\xa6000AgSTOP (very lower power)000BmXtalOsc=off, RCOsc=on, Old BG=off, New BG=on.000DdStream for the <code>select_with_strategy()</code> function. See \xe2\x80\xa6AeAcquire SPI semaphoreAeStart the bit counterCkDescription collection[n]: Capture Timer value to CC[n] \xe2\x80\xa60BaStop the clear channel assessmentAgStart calibration timerBlField <code>TASKS_DEACTIVATE</code> writer -mDisable RADIOAgDisable NFCT peripheralCmStart the energy detect measurement used in IEEE 802.15.4 \xe2\x80\xa6CjTASKS_ENABLERXDATA (w) register accessor: an alias for \xe2\x80\xa6BlField <code>TASKS_ERASESTART</code> writer -AlFlush RX FIFO into RX bufferBdForce state machine to SLEEP_A stateBlField <code>TASKS_HFCLKSTART</code> writer -BlField <code>TASKS_LFCLKSTART</code> writer -CjTASKS_RATEOVERRIDE (w) register accessor: an alias for \xe2\x80\xa6BlField <code>TASKS_READCLRACC</code> writer -CkRelease SPI semaphore, enabling the SPI slave to acquire itBlField <code>TASKS_STARTEPOUT</code> writer -BlField <code>TASKS_STARTISOIN</code> writer -AcStart UART receiver0AjStart TWI receive sequence0AfStart UART transmitter0AkStart TWI transmit sequence0ClStart transmission of an outgoing frame, change state to \xe2\x80\xa6BhAbort a possible executing ECB operationlSuspend UARTAgSuspend SPI transactionAgSuspend TWI transaction00CkDescription collection[n]: Trigger n for triggering the \xe2\x80\xa6BlField <code>TASKS_TRIGOVRFLW</code> writer -BlField <code>TASKS_WRITESTART</code> writer -Ag45 - TIM8_TRG_COM_TIM14DkA modifier on a trait bound, currently only used for the <code>?</code> \xe2\x80\xa6AfUARTPeriphID0 RegisterAfUARTPeriphID1 RegisterAfUARTPeriphID2 RegisterAfUARTPeriphID3 RegisterCkThis register allows for direct control of the USB phy. \xe2\x80\xa6CmControls the edge-rate of the current sensing transistors \xe2\x80\xa6000BjGPT1 ipg_clk_highfreq driven by IPG_PERCLKCbGPT1 ipg_clk_highfreq driven by anatop 1 MHz clockBjGPT2 ipg_clk_highfreq driven by IPG_PERCLKCbGPT2 ipg_clk_highfreq driven by anatop 1 MHz clockAf16: <code>10000</code>000BdStatus of the 24MHz xtal oscillator.000CmBit 1 - This field indicates that the Master is in 10-bit \xe2\x80\xa6CmBit 2 - This field indicates that the Master is in 10-bit \xe2\x80\xa6ClBit 0 - This field indicates that the Master is in 7-bit \xe2\x80\xa6BmBit 9 - To clear Bit 9, the source of the \xe2\x80\xa6BfBit 7 - Encoded parameters not visibleClConst binary GCD implementation for <code>NonZeroU16</code>.ClConst binary GCD implementation for <code>NonZeroU32</code>.ClConst binary GCD implementation for <code>NonZeroU64</code>.BcSearch over a sorted map for a key.0BfEnergy above threshold OR carrier seenBhAlias for channel 0 TRANS_COUNT registerBo0x24 - Alias for channel 0 TRANS_COUNT register1Bo0x38 - Alias for channel 0 TRANS_COUNT registerBaClear the compare interrupt flag.0f0x78 -n<code>1</code>0CfDefine a type that supports parsing and printing a \xe2\x80\xa6Bacrates.io crates.io DocumentationAdRe-export for macrosClConst euclid GCD implementation for <code>NonZeroU16</code>.ClConst euclid GCD implementation for <code>NonZeroU32</code>.ClConst euclid GCD implementation for <code>NonZeroU64</code>.ChAn acknowledged data transfer has taken place on the \xe2\x80\xa6Cl0x128 - An acknowledged data transfer has taken place on \xe2\x80\xa6eBit 00AdAddress not resolvedAl0x108 - Address not resolved22AoVoltage supply detected on VBUSBg0x11c - Voltage supply detected on VBUS44o<code>10</code>000CkBit 14 - Shortcut between FRAMESTART event and BCSTART task0DjInserts a value computed from <code>f</code> into the set if the given \xe2\x80\xa6CnReturns the reload value with which the counter would wrap \xe2\x80\xa6000DkReturns <code>true</code> if the implementation includes external match \xe2\x80\xa600AgAES hardware key selectB`0x1a38 - AES hardware key selectCnBits 0:1 - Select the source of the HW key that is used by \xe2\x80\xa60CmBits 16:25 - The interval the host controller should poll \xe2\x80\xa60CmBit 3 - When acting as a slave, this bit controls whether \xe2\x80\xa60BdClear RESTART_DET Interrupt RegisterBk0xa8 - Clear RESTART_DET Interrupt RegisterAmIEEE 802.15.4-2006 250 kbit/sCnValues written here are atomically added to ACCUM0 Reading \xe2\x80\xa6Cm0xb4 - Values written here are atomically added to ACCUM0 \xe2\x80\xa6iBits 0:230CnValues written here are atomically added to ACCUM1 Reading \xe2\x80\xa6Cm0xb8 - Values written here are atomically added to ACCUM1 \xe2\x80\xa622CjOn write, the lower 16 bits go to BASE0, upper bits to \xe2\x80\xa6Cn0xbc - On write, the lower 16 bits go to BASE0, upper bits \xe2\x80\xa6AkControl register for lane 0Bb0xac - Control register for lane 0AkControl register for lane 1Bb0xb0 - Control register for lane 1CjRead LANE0 result, without altering any internal state \xe2\x80\xa6Ck0xa0 - Read LANE0 result, without altering any internal \xe2\x80\xa6CjRead LANE1 result, without altering any internal state \xe2\x80\xa6Ck0xa4 - Read LANE1 result, without altering any internal \xe2\x80\xa6>Cm0xf4 - Values written here are atomically added to ACCUM0 \xe2\x80\xa6==<Cm0xf8 - Values written here are atomically added to ACCUM1 \xe2\x80\xa6>>;Cn0xfc - On write, the lower 16 bits go to BASE0, upper bits \xe2\x80\xa6:Bb0xec - Control register for lane 09Bb0xf0 - Control register for lane 18Ck0xe0 - Read LANE0 result, without altering any internal \xe2\x80\xa67Ck0xe4 - Read LANE1 result, without altering any internal \xe2\x80\xa6CnBit 17 - Trigger an interrupt if a STALL is sent. Intended \xe2\x80\xa6000CiBit 29 - Trigger an interrupt each time a buffer is done.000DaRender the error as an invocation of <code>compile_error!</code>.CnConverts into a mutable reference to the entry\xe2\x80\x99s key and \xe2\x80\xa6CiIncomplete periodic transfer (host mode) / Incomplete \xe2\x80\xa6AlChecks if counter is enabled000Aa<code>1110</code>000Aa<code>1100</code>000Aa<code>1010</code>000Aa<code>1000</code>000A`<code>110</code>000A`<code>100</code>000D`Checks if the value of the field is <code>STD_SET_ADDRESS</code>D`Checks if the value of the field is <code>STD_SET_FEATURE</code>D`Checks if the value of the field is <code>STD_SYNCH_FRAME</code>BkTrigger one or more channels simultaneouslyCc0x430 - Trigger one or more channels simultaneouslyCnBits 0:15 - Each bit in this register corresponds to a DMA \xe2\x80\xa60ChCreate an RTC0 based monotonic and register the RTC0 \xe2\x80\xa60ChCreate an RTC1 based monotonic and register the RTC1 \xe2\x80\xa60ChCreate an RTC2 based monotonic and register the RTC2 \xe2\x80\xa60CkEnsures a value is in the entry by inserting, if empty, \xe2\x80\xa600DiInserts the result of the <code>call</code> function with a reference \xe2\x80\xa6eBit 50CnRemoves an item from the back of the deque and returns it, \xe2\x80\xa6CmProvides shared access to the key and owned access to the \xe2\x80\xa6CjBit 2 - Shortcut between REPORTRDY event and RDCLRACC task0DfError if this is a <code>Meta::Path</code> or <code>Meta::List</code>.BbCPU maximum frequency boost enableAkCRC start address on bank 1BmOption byte change error interrupt enable bitAmRTC_ALARM output type on PC13BdReceived data PID/SETUP packet countnSD0PID/SEVNFRM0BfBank 1 lowest secure protected addressCdBank 1 lowest secure protected address configurationnSODDFRM/SD1PIDCkUSART2/3, UART4,5, 7/8 (APB1) kernel clock source selectionCeUSB_OTG_FS peripheral clock enable during CSleep mode0CeUSB_OTG_HS peripheral clock enable during CSleep mode0CkRemove and return the key, value pair stored in the map \xe2\x80\xa60DdRemove and return the key-value pair equivalent to <code>key</code>.1BbRemove the key-value pair by indexAiRemove the value by indexCnSort the map\xe2\x80\x99s key-value pairs in place using a sort-key \xe2\x80\xa6CkSort the set\xe2\x80\x99s values in place using a key extraction \xe2\x80\xa6ClSort the map\xe2\x80\x99s key-value pairs by the default ordering \xe2\x80\xa6DkA fixed sorted priority linked list, similar to <code>BinaryHeap</code> \xe2\x80\xa6CmSort the key-value pairs of the map and return a by-value \xe2\x80\xa6CmSort the values of the set and return a by-value iterator \xe2\x80\xa6CkReturns the remaining spare capacity of the vector as a \xe2\x80\xa6ClThis module defines an unsafe marker trait, StableDeref, \xe2\x80\xa6BdInitializes the EasyDMA for receive.Bk0x1c - Initializes the EasyDMA for receive.eBit 0CgOverride DATARATE setting in MODE register with the \xe2\x80\xa6Cn0x0c - Override DATARATE setting in MODE register with the \xe2\x80\xa62AhITCM-RAM / AXI-SRAM sizeClFlatten the execution of this future when the successful \xe2\x80\xa60AkWaker registration utility.Ab<code>10000</code>000Bo1: Master or Slave-Transmitter lost arbitrationCnThis field indicates that the Master has sent a START Byte \xe2\x80\xa6DkField <code>ABRT_SBYTE_ACKDET</code> reader - This field indicates that \xe2\x80\xa6CkThis field indicates the master-mode only bit. When the \xe2\x80\xa6DjField <code>ABRT_TXDATA_NOACK</code> reader - This field indicates the \xe2\x80\xa6Cj0: Transfer abort detected by master- scenario not presentCaShortcut between ADDRESS event and RSSISTART taskDjField <code>ADDRESS_RSSISTART</code> reader - Shortcut between ADDRESS \xe2\x80\xa6DjField <code>ADDRESS_RSSISTART</code> writer - Shortcut between ADDRESS \xe2\x80\xa6ClWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for AUTOCOLRESSTARTED \xe2\x80\xa6CkWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for AUTOCOLRESSTARTED \xe2\x80\xa6CgEnable or disable interrupt for AUTOCOLRESSTARTED eventDjField <code>AUTOCOLRESSTARTED</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DiField <code>AUTOCOLRESSTARTED</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DcField <code>AUTOCOLRESSTARTED</code> reader - Enable or disable \xe2\x80\xa6DjField <code>AUTOCOLRESSTARTED</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DiField <code>AUTOCOLRESSTARTED</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa6DcField <code>AUTOCOLRESSTARTED</code> writer - Enable or disable \xe2\x80\xa6AmAutomatic status-polling modeBj2: Energy above threshold AND carrier seenCnRead: get channel DREQ counter (i.e. how many accesses the \xe2\x80\xa6000000000BkThe USB port is not connected to a charger.CjDMA Channel 0 Transfer Count Program the number of bus \xe2\x80\xa6BhClock divisor, can be changed on-the-flyCnCLK_GPOUT0_SELECTED (r) register accessor: Indicates which \xe2\x80\xa61CnCLK_GPOUT1_SELECTED (r) register accessor: Indicates which \xe2\x80\xa62CnCLK_GPOUT2_SELECTED (r) register accessor: Indicates which \xe2\x80\xa63CnCLK_GPOUT3_SELECTED (r) register accessor: Indicates which \xe2\x80\xa6BmField <code>clk_sys_busfabric</code> reader -00BmField <code>clk_sys_busfabric</code> writer -0CmAHB clock is not running (gated) when CM7 is sleeping and \xe2\x80\xa6CkAHB clock is running (enabled) when CM7 is sleeping and \xe2\x80\xa6Ajreset current alert signalAcDevice address typeCaShortcut between DISABLED event and RSSISTOP taskDkField <code>DISABLED_RSSISTOP</code> reader - Shortcut between DISABLED \xe2\x80\xa6DkField <code>DISABLED_RSSISTOP</code> writer - Shortcut between DISABLED \xe2\x80\xa6ClEP_STATUS_STALL_NAK (rw) register accessor: Device: bits \xe2\x80\xa6ClERASEPAGEPARTIALCFG (rw) register accessor: an alias for \xe2\x80\xa6CiField <code>ERROR_RX_OVERFLOW</code> reader - Source: \xe2\x80\xa6000CiField <code>ERROR_RX_OVERFLOW</code> writer - Source: \xe2\x80\xa60AhAddress sent or receivedBcBit counter reached bit count valueBbWireless medium busy - do not sendBgWireless medium in idle - clear to sendBmField <code>EVENTS_CCASTOPPED</code> reader -BmField <code>EVENTS_CCASTOPPED</code> writer -CgDescription collection[n]: Compare event on CC[n] match00BlTemperature measurement complete, data readyCiNo device address match occurred on the last received \xe2\x80\xa6CkDescription collection[n]: The whole EPIN[n] buffer has \xe2\x80\xa6BmField <code>EVENTS_FRAMESTART</code> reader -BmField <code>EVENTS_FRAMESTART</code> writer -ClEVENTS_HFCLKSTARTED (rw) register accessor: an alias for \xe2\x80\xa6ClEVENTS_LFCLKSTARTED (rw) register accessor: an alias for \xe2\x80\xa6AoPacket payload sent or receivedAePower failure warningClEVENTS_PWMPERIODEND (rw) register accessor: an alias for \xe2\x80\xa6BmField <code>EVENTS_RESULTDONE</code> reader -BmField <code>EVENTS_RESULTDONE</code> writer -BlSampling of receive signal strength completeClNFC RX frame error reported. The FRAMESTATUS.RX register \xe2\x80\xa6BmField <code>EVENTS_RXFRAMEEND</code> reader -BmField <code>EVENTS_RXFRAMEEND</code> writer -ClEVENTS_RXFRAMESTART (rw) register accessor: an alias for \xe2\x80\xa6CfRADIO has ramped up and is ready to be started RX pathBmField <code>EVENTS_SEQSTARTED</code> reader -BmField <code>EVENTS_SEQSTARTED</code> writer -BmField <code>EVENTS_SLEEPENTER</code> reader -BmField <code>EVENTS_SLEEPENTER</code> writer -AcTransaction startedBkEasyDMA is ready to receive or send frames.AeThe SAADC has startedAhPDM transfer has startedCmConfirms that the EPIN[n].PTR and EPIN[n].MAXCNT, or EPOUT\xe2\x80\xa6AeQDEC has been stoppedAkSPI transaction has stoppedkTWI stopped00AeThe SAADC has stoppedCiResponse to STOP task, emitted when PWM pulses are no \xe2\x80\xa6AiPDM transfer has finishedAeI2S transfer stopped.A`Watchdog timeoutAaTWI TXD byte sentBmField <code>EVENTS_TXFRAMEEND</code> reader -BmField <code>EVENTS_TXFRAMEEND</code> writer -ClEVENTS_TXFRAMESTART (rw) register accessor: an alias for \xe2\x80\xa6CfRADIO has ramped up and is ready to be started TX pathBmField <code>EVENTS_USBREMOVED</code> reader -BmField <code>EVENTS_USBREMOVED</code> writer -Ckdivider is not busy and its value represents the actual \xe2\x80\xa6Ckdivider is busy with handshake process with module. The \xe2\x80\xa6CmCCM interrupt request 1 generated due to frequency change \xe2\x80\xa6DeField <code>FORCE_NOTLEAPYEAR</code> reader - If set, leapyear is \xe2\x80\xa6DeField <code>FORCE_NOTLEAPYEAR</code> writer - If set, leapyear is \xe2\x80\xa6C`Configuration register for the Frame Delay TimerDkField <code>FRAMEDELAYTIMEOUT</code> reader - No STARTTX task triggered \xe2\x80\xa6DkField <code>FRAMEDELAYTIMEOUT</code> writer - No STARTTX task triggered \xe2\x80\xa6BbFull speed using external ULPI PHYBfFull speed using internal embedded PHYAh70 - GPIO1_COMBINED_0_150Ah72 - GPIO2_COMBINED_0_150Ah73 - GPIO5_COMBINED_0_150AhQSPI output enable clearAfQSPI output enable setAfQSPI output enable XORAdPad control registerDaThe error type returned by <code>get_disjoint_indices_mut</code>.BmInterrupt endpoints. Only valid in HOST mode.ClHOST_IOT_KPRTL_LOCK (rw) register accessor: an alias for \xe2\x80\xa6CgIC_ACK_GENERAL_CALL (rw) register accessor: I2C ACK \xe2\x80\xa6B`Clear RX_DONE Interrupt RegisterB`Clear RX_OVER Interrupt RegisterB`Clear TX_ABRT Interrupt RegisterB`Clear TX_OVER Interrupt RegisterChFast Mode or Fast Mode Plus I2C Clock SCL High Count \xe2\x80\xa6CgFast Mode or Fast Mode Plus I2C Clock SCL Low Count \xe2\x80\xa6C`Standard Speed I2C Clock SCL High Count RegisterBoStandard Speed I2C Clock SCL Low Count RegisterBbRead/write access to accumulator 0BbRead/write access to accumulator 110AcField is not lockedBbField is locked (read access only)CnEnable analog circuit of DC-DC converter to respond faster \xe2\x80\xa6Ckincrease the threshold detection for common mode analog \xe2\x80\xa6CaSNVS_LP General Purpose Register 0 (legacy alias)0AdNo access protectionAkM7 debug protection enabled101010B`I2C no acknowledge error source.0fMaskedgEnabled10BnBusy indicator for periph_clk_sel mux control.ChThis enables a feature that will clkgate (reset) all \xe2\x80\xa6000000000000000Adclock is not dividedAcclock is divided /8CmProcessor core 0 NMI source mask Set a bit high to enable \xe2\x80\xa6CmProcessor core 1 NMI source mask Set a bit high to enable \xe2\x80\xa6CmPROC_IN_SYNC_BYPASS (rw) register accessor: For each bit, \xe2\x80\xa6Ak63 CKIL clock periods delayBmField <code>RX_PD_OVERRIDE_EN</code> reader -BmField <code>RX_PD_OVERRIDE_EN</code> writer -DhA raw view into an occupied entry in an <code>IndexMap</code>. It is \xe2\x80\xa6CkSample and hold mode, internal peripherals only, buffer \xe2\x80\xa6lfast(150MHz)0000000000000000000000000000000000000000000jVersion IDCgA lazy iterator producing elements in the symmetric \xe2\x80\xa60CnActivate NFCT peripheral for incoming and outgoing frames, \xe2\x80\xa6AgActivate QSPI interfaceClStart the clear channel assessment used in IEEE 802.15.4 \xe2\x80\xa6AlEnable constant latency modeBmField <code>TASKS_DPDMNODRIVE</code> writer -CbStalls data and status stage on control endpoint 0CmSteps by one value in the current sequence on all enabled \xe2\x80\xa6AbRead and clear ACCAeRead and clear ACCDBLAiStop the RSSI measurementCkDescription collection[n]: Loads the first PWM value on \xe2\x80\xa6BeDeprecated register - Shut down timer0AgStart ECB block encryptBmField <code>TASKS_STARTISOOUT</code> writer -mTX drive edgeBmField <code>TX_DM_OVERRIDE_EN</code> reader -BmField <code>TX_DM_OVERRIDE_EN</code> writer -BmField <code>TX_DP_OVERRIDE_EN</code> reader -BmField <code>TX_DP_OVERRIDE_EN</code> writer -BmField <code>TX_PD_OVERRIDE_EN</code> reader -BmField <code>TX_PD_OVERRIDE_EN</code> writer -B`OTG1 UTMI PHY Control 0 Register0B`Voltage select. Per bank control0AcVREG_AND_CHIP_RESETCmcontrol and status for on-chip voltage regulator and chip \xe2\x80\xa6CkSpecifies the time delay between when the 24MHz xtal is \xe2\x80\xa6000CnBit 10 - This field indicates that the restart is disabled \xe2\x80\xa6CmConst binary GCD implementation for <code>NonZeroU128</code>.CiReturns the number of sets and ways in the selected cache00BgEnergy above threshold AND carrier seenBbCleans an object from the D-cache.00CdIndicates which SRC is currently selected by the \xe2\x80\xa6Ck0x08 - Indicates which SRC is currently selected by the \xe2\x80\xa61Ck0x14 - Indicates which SRC is currently selected by the \xe2\x80\xa62Ck0x20 - Indicates which SRC is currently selected by the \xe2\x80\xa63Ck0x2c - Indicates which SRC is currently selected by the \xe2\x80\xa6ClBit 4 - Shortcut between ENDEPOUT[0] event and EP0RCVOUT \xe2\x80\xa60ClBit 3 - Shortcut between ENDEPOUT[0] event and EP0STATUS \xe2\x80\xa60EfDevice: bits are set when the <code>IRQ_ON_NAK</code> or <code>IRQ_ON_STALL</code> \xe2\x80\xa6Dc0x70 - Device: bits are set when the <code>IRQ_ON_NAK</code> or \xe2\x80\xa6BhRegister for partial erase configurationC`0x51c - Register for partial erase configurationCmConst euclid GCD implementation for <code>NonZeroU128</code>.AoHFXO crystal oscillator startedBg0x100 - HFXO crystal oscillator startedeBit 00mLFCLK startedAe0x104 - LFCLK started22BeEmitted at the end of each PWM periodBm0x118 - Emitted at the end of each PWM period44CeMarks the end of the first symbol of a received frameCk0x114 - Marks the end of the first symbol of a received \xe2\x80\xa666CjMarks the start of the first symbol of a transmitted frameCd0x10c - Marks the start of the first symbol of a \xe2\x80\xa688DkInstantiates a <code>CString</code> copying from the giving byte slice, \xe2\x80\xa6DiConvert UTF-8 bytes into a <code>String</code>, without checking that \xe2\x80\xa60CjUtility to implement a race condition free half-period \xe2\x80\xa6DiReturns <code>true</code> if the the implementation supports sampling \xe2\x80\xa600CbChecks if an external reference clock is available000ClIterator for array of: 0x04..0x40 - Interrupt endpoints. \xe2\x80\xa6CnThis write-once register is the K_PRTL lock register. When \xe2\x80\xa6Ch0x1a4c - This write-once register is the K_PRTL lock \xe2\x80\xa6CkBit 0 - This register is the K_PRTL lock register. When \xe2\x80\xa60CfBit 4 - Controls whether the DW_apb_i2c starts its \xe2\x80\xa60AmI2C ACK General Call RegisterBd0x98 - I2C ACK General Call RegisterCkMaster not trying to read in 10Bit addressing mode when \xe2\x80\xa6CeHS Master code ACKed in HS Mode- scenario not presentDfReturns <code>true</code> if operations on values of this type are \xe2\x80\xa60000000000000ClBit 2 - Shortcut between LOOPSDONE event and SEQSTART[0] \xe2\x80\xa60ClBit 3 - Shortcut between LOOPSDONE event and SEQSTART[1] \xe2\x80\xa60CkReturns the delimiter, the span of the delimiter token, \xe2\x80\xa6DfThis macro is <code>parse_quote!</code> + <code>quote_spanned!</code>.CkRemoves an item from the front of the deque and returns \xe2\x80\xa6CmFor each bit, if 1, bypass the input synchronizer between \xe2\x80\xa6Cl0x0c - For each bit, if 1, bypass the input synchronizer \xe2\x80\xa6iBits 0:290CeAppends an <code>item</code> to the back of the dequeAdSemihosting syscall.AgSet the exception count00BeBank 1 lowest PCROP protected addressCcBank 1 lowest PCROP protected address configurationDjA convenience method for calling <code>TryStream::try_poll_next</code> \xe2\x80\xa60BiUSB_PHY2 clocks enable during CSleep mode0BhUSB_PHY1 clock enable during CSleep mode0eBit 10Cmcontrol and status for on-chip voltage regulator and chip \xe2\x80\xa6fBit 13000000CmThis field indicates that the Master is in 10-bit address \xe2\x80\xa6DgField <code>ABRT_10ADDR1_NOACK</code> reader - This field indicates \xe2\x80\xa61DgField <code>ABRT_10ADDR2_NOACK</code> reader - This field indicates \xe2\x80\xa6CdThis field indicates that the Master is in 7-bit \xe2\x80\xa6DgField <code>ABRT_7B_ADDR_NOACK</code> reader - This field indicates \xe2\x80\xa6Cj0: GCALL is followed by read from bus-scenario not presentCk0: User trying to switch Master to HS mode when RESTART \xe2\x80\xa6Cm0: User initiating master operation when MASTER disabled- \xe2\x80\xa6CmTo clear Bit 9, the source of the ABRT_SBYTE_NORSTRT must \xe2\x80\xa6DfField <code>ABRT_SBYTE_NORSTRT</code> reader - To clear Bit 9, the \xe2\x80\xa6Cn0: Slave trying to transmit to remote master in read mode- \xe2\x80\xa6DiField <code>ADD_ENCODED_PARAMS</code> reader - Encoded parameters not \xe2\x80\xa6AoARM clock enabled on wait mode.BbARM clock disabled on wait mode. .ClWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for AUTOCOLRESSTARTED \xe2\x80\xa6CkWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for AUTOCOLRESSTARTED \xe2\x80\xa6AdAuto-refresh commandCnRead: get channel DREQ counter (i.e. how many accesses the \xe2\x80\xa60ChClock control, can be changed on-the-fly (except for \xe2\x80\xa6000BkCLK_SYS_RESUS_STATUS (r) register accessor:AjDCDC captured status clearCjUse holding registers to assist in timing for external \xe2\x80\xa6000AbSemaphore acquiredCmEVENTS_CALIBRATEDONE (rw) register accessor: an alias for \xe2\x80\xa6AnPacket received with CRC errorCkA device address match occurred on the last received packetAgRADIO has been disabledAhEncrypt/decrypt completeClDescription collection[n]: The whole EPOUT[n] buffer has \xe2\x80\xa6ClThe whole ISOIN buffer has been consumed. The RAM buffer \xe2\x80\xa6AnKey-stream generation completeBnField <code>EVENTS_EP0DATADONE</code> reader -BnField <code>EVENTS_EP0DATADONE</code> writer -ClA valid SETUP token has been received (and acknowledged) \xe2\x80\xa6CnECB block encrypt aborted because of a STOPECB task or due \xe2\x80\xa6CmEVENTS_FIELDDETECTED (rw) register accessor: an alias for \xe2\x80\xa6AfMAC header match foundBnField <code>EVENTS_NOTRESOLVED</code> reader -BnField <code>EVENTS_NOTRESOLVED</code> writer -A`Address resolvedAeTWI RXD byte receivedCdThe RXD.PTR register has been copied to internal \xe2\x80\xa6CdNFC auto collision resolution successfully completedCdThe TDX.PTR register has been copied to internal \xe2\x80\xa6BnField <code>EVENTS_USBDETECTED</code> reader -BnField <code>EVENTS_USBDETECTED</code> writer -CkAn event or an error not covered by specific events has \xe2\x80\xa6CkSignals that a USB reset condition has been detected on \xe2\x80\xa6BaFlexRAM bank config source selectCbShortcut between FRAMESTART event and BCSTART taskDcField <code>FRAMESTART_BCSTART</code> reader - Shortcut between \xe2\x80\xa6DcField <code>FRAMESTART_BCSTART</code> writer - Shortcut between \xe2\x80\xa6Ai71 - GPIO1_COMBINED_16_310AgQSPI output value clearAeQSPI output value setAeQSPI output value XORClIndicates that the device has disconnected in high-speed \xe2\x80\xa6000CkSelect the source of the HW key that is used by the AES \xe2\x80\xa6DkField <code>HOST_CRYPTOKEY_SEL</code> reader - Select the source of the \xe2\x80\xa6DkField <code>HOST_CRYPTOKEY_SEL</code> writer - Select the source of the \xe2\x80\xa6DhField <code>HOST_POLL_INTERVAL</code> reader - The interval the host \xe2\x80\xa6DhField <code>HOST_POLL_INTERVAL</code> writer - The interval the host \xe2\x80\xa6CiWhen acting as a slave, this bit controls whether the \xe2\x80\xa6DjField <code>IC_10BITADDR_SLAVE</code> reader - When acting as a slave, \xe2\x80\xa6DjField <code>IC_10BITADDR_SLAVE</code> writer - When acting as a slave, \xe2\x80\xa6BaClear ACTIVITY Interrupt RegisterBaClear GEN_CALL Interrupt RegisterBaClear RX_UNDER Interrupt RegisterBaClear STOP_DET Interrupt RegisterAnComponent Parameter Register 1AnI2C Component Version RegisterBnField <code>INTERP0_ACCUM0_ADD</code> reader -BnField <code>INTERP0_ACCUM0_ADD</code> writer -BnField <code>INTERP0_ACCUM1_ADD</code> reader -BnField <code>INTERP0_ACCUM1_ADD</code> writer -BnField <code>INTERP1_ACCUM0_ADD</code> reader -BnField <code>INTERP1_ACCUM0_ADD</code> writer -BnField <code>INTERP1_ACCUM1_ADD</code> reader -BnField <code>INTERP1_ACCUM1_ADD</code> writer -DjField <code>INTERRUPT_ON_STALL</code> reader - Trigger an interrupt if \xe2\x80\xa60DjField <code>INTERRUPT_ON_STALL</code> writer - Trigger an interrupt if \xe2\x80\xa60DgField <code>INTERRUPT_PER_BUFF</code> reader - Trigger an interrupt \xe2\x80\xa60DgField <code>INTERRUPT_PER_BUFF</code> writer - Trigger an interrupt \xe2\x80\xa60AcField is not lockedBbField is locked (read access only)CgRunning count of the failed pseudo-random generator \xe2\x80\xa6CnLPI2C1 stop mode selection, cannot change when ipg_stop is \xe2\x80\xa6CnLPI2C2 stop mode selection, cannot change when ipg_stop is \xe2\x80\xa6CnLPSPI1 stop mode selection, cannot change when ipg_stop is \xe2\x80\xa6CnLPSPI2 stop mode selection, cannot change when ipg_stop is \xe2\x80\xa6Ckthe period of counting the charging times in power save \xe2\x80\xa6Chmask interrupt generation due to frequency change of \xe2\x80\xa6CjMemory-to-memory with PFC (pixel format converter) (FG \xe2\x80\xa6AdMemory-to-peripheralDcField <code>MULTI_CHAN_TRIGGER</code> reader - Each bit in this \xe2\x80\xa6DcField <code>MULTI_CHAN_TRIGGER</code> writer - Each bit in this \xe2\x80\xa6BjSecond last NFCID1 part (7 or 10 bytes ID)BdThird last NFCID1 part (10 bytes ID)CnNormal mode, external pin and internal peripherals, buffer \xe2\x80\xa6BnField <code>OVERCURR_DETECT_EN</code> reader -BnField <code>OVERCURR_DETECT_EN</code> writer -Ciinterrupt is not generated due to frequency change of \xe2\x80\xa6Cjinterrupt generated due to frequency change of perclk_podfAdPeripheral-to-memoryAfderive clock from PLL2Akderive clock from PLL3 PFD3Akderive clock from PLL2 PFD3Afderive clock from PLL6BeUses coarse bias currents for startup00000000000CfUses bandgap-based bias currents for best performance.00000000000CbShortcut between REPORTRDY event and RDCLRACC taskDcField <code>REPORTRDY_RDCLRACC</code> reader - Shortcut between \xe2\x80\xa6DcField <code>REPORTRDY_RDCLRACC</code> writer - Shortcut between \xe2\x80\xa6B`Rx unicast packets good registerAdSelf-refresh commandCcWeak-linreg output tracks low-power-bandgap voltage000BlWeak-linreg output tracks VDD_SOC_IN voltage000nSlow Slew Rate00000000000000000000000000000000000000000000000nFast Slew Rate00000000000000000000000000000000000000000000000BlSW_PAD_CTL_PAD_ONOFF SW PAD Control Register0BlSW_PAD_CTL_PAD_POR_B SW PAD Control Register0A`The linked list.ChForces D+ and D- lines into the state defined in the \xe2\x80\xa6BnField <code>TASKS_ENABLERXDATA</code> writer -BkAllows OUT data stage on control endpoint 0BiAllows status stage on control endpoint 0AlStop HFXO crystal oscillatorjStop LFCLKCcPrepare the TWI slave to respond to a write commandCbPrepare the TWI slave to respond to a read commandBnField <code>TASKS_RATEOVERRIDE</code> writer -CiStart transfer from external flash memory to internal RAMClStart the RSSI and take one single sample of the receive \xe2\x80\xa6CkDescription collection[n]: Captures the EPIN[n].PTR and \xe2\x80\xa6AkUSB Charger Detect Register00000AhUSB VBUS Detect Register00000BnPowers up comparators for vbus_valid detector.000jNot stable000AgStable and ready to use000AjA single PWM channel / pinCmBit 13 - This field specifies that the Slave has received \xe2\x80\xa6CnConst binary GCD implementation for <code>NonZeroUsize</code>.CeSearch over a sorted map with an extraction function.0CeSearch over a sorted set with an extraction function.0EcAdd a <code>Duration</code> to an <code>Instant</code> while checking for overflow.0EdSubtract a <code>Duration</code> from an <code>Instant</code> while checking for \xe2\x80\xa60f0x7c -CkBit 15 - Set when the device receives a resume from the \xe2\x80\xa600000DfDuration between since the start of the <code>Instant</code>. This \xe2\x80\xa60DgShortcut for <code>emit_error!(Span::call_site(), ...)</code>. This \xe2\x80\xa6AiEnables the cycle counter00CnConst euclid GCD implementation for <code>NonZeroUsize</code>.AgCalibration is completeAo0x110 - Calibration is completeeBit 00AiRemote NFC field detectedBa0x104 - Remote NFC field detected22CjGets a reference to an entry in the table at the given \xe2\x80\xa6CgCreate a GPT1 based monotonic and register the GPT1 \xe2\x80\xa60CgCreate a GPT2 based monotonic and register the GPT2 \xe2\x80\xa60CnInserts the entry\xe2\x80\x99s key and the given value into the map \xe2\x80\xa6CnInsert a key-value pair in the map at its ordered position \xe2\x80\xa6CiInsert the value into the set at its ordered position \xe2\x80\xa6DbChecks if the value of the field is <code>ANALOG_REFERENCE0</code>0DbChecks if the value of the field is <code>ANALOG_REFERENCE1</code>0DbChecks if the value of the field is <code>ANALOG_REFERENCE2</code>DbChecks if the value of the field is <code>ANALOG_REFERENCE3</code>DbChecks if the value of the field is <code>ANALOG_REFERENCE4</code>DbChecks if the value of the field is <code>ANALOG_REFERENCE5</code>DbChecks if the value of the field is <code>ANALOG_REFERENCE6</code>DbChecks if the value of the field is <code>ANALOG_REFERENCE7</code>BhIs there a debugger attached? (see note)00BfChecks if SysTick interrupt is enabled000DbChecks if the value of the field is <code>LOW_POWER_COUNTER</code>0DbChecks if the value of the field is <code>STD_CLEAR_FEATURE</code>DbChecks if the value of the field is <code>STD_GET_INTERFACE</code>DbChecks if the value of the field is <code>STD_SET_INTERFACE</code>CaTexas Instruments synchronous serial frame formatClCreate an Timer0 based monotonic and register the TIMER0 \xe2\x80\xa60ClCreate an Timer1 based monotonic and register the TIMER1 \xe2\x80\xa60ClCreate an Timer2 based monotonic and register the TIMER2 \xe2\x80\xa60ClCreate an Timer3 based monotonic and register the TIMER3 \xe2\x80\xa60ClCreate an Timer4 based monotonic and register the TIMER4 \xe2\x80\xa60CfAppends an <code>item</code> to the front of the dequeCkBit 0 - Shortcut between REPORTRDY event and READCLRACC \xe2\x80\xa60AmRx CRC error packets registerCkBit 6 - Shortcut between SAMPLERDY event and READCLRACC \xe2\x80\xa60CfThis function will attempt to pull items from both \xe2\x80\xa6AfOPTCHANGEERR reset bitCnIncomplete periodic transfer mask (host mode) / Incomplete \xe2\x80\xa6CnSort the map\xe2\x80\x99s key-value pairs in place using a sort-key \xe2\x80\xa6CkSort the set\xe2\x80\x99s values in place using a key extraction \xe2\x80\xa6BoDivides one mutable slice into two at an index.CgCreate a TIM2 based monotonic and register the TIM2 \xe2\x80\xa60CgCreate a TIM3 based monotonic and register the TIM3 \xe2\x80\xa60CgCreate a TIM4 based monotonic and register the TIM4 \xe2\x80\xa60CgCreate a TIM5 based monotonic and register the TIM5 \xe2\x80\xa60ChBit 7 - In slave mode: - 1\xe2\x80\x99b1: issues the STOP_DET \xe2\x80\xa60ClVisits the values representing the symmetric difference, \xe2\x80\xa60DgReturn an iterator over the values that are in <code>self</code> or \xe2\x80\xa6eBit 60eBit 50AmTx packet count good registerCjWait for the pin to undergo a transition from low to high.Cj1: Master trying to read in 10Bit addressing mode when \xe2\x80\xa6CeThis field indicates that the restart is disabled \xe2\x80\xa6DhField <code>ABRT_10B_RD_NORSTRT</code> reader - This field indicates \xe2\x80\xa6Cd0: GCALL not ACKed by any slave-scenario not presentBb1: HS Master code ACKed in HS ModeCl0: Slave lost arbitration to remote master- scenario not \xe2\x80\xa6CiControls the auto collision resolution function. This \xe2\x80\xa6ChThis bit enables the DC-DC to improve efficiency and \xe2\x80\xa6AhBus priority acknowledgeCe<code>Arbiter</code>-based shared bus implementation.Cm<code>Arbiter</code>-based shared bus implementation for I2C.BfAlias for channel 0 READ_ADDR register0CkCH_AL3_READ_ADDR_TRIG (rw) register accessor: Alias for \xe2\x80\xa6CdIndicates which SRC is currently selected by the \xe2\x80\xa60000Ee<code>critical-section</code>-based shared bus <code>SpiDevice</code> implementation.Do<code>critical-section</code>-based shared bus <code>I2c</code> implementation.Cd0: RR[0] register is not enabled, or are already \xe2\x80\xa6Cd0: RR[1] register is not enabled, or are already \xe2\x80\xa6Cd0: RR[2] register is not enabled, or are already \xe2\x80\xa6Cd0: RR[3] register is not enabled, or are already \xe2\x80\xa6Cd0: RR[4] register is not enabled, or are already \xe2\x80\xa6Cd0: RR[5] register is not enabled, or are already \xe2\x80\xa6Cd0: RR[6] register is not enabled, or are already \xe2\x80\xa6Cd0: RR[7] register is not enabled, or are already \xe2\x80\xa6CeShortcut between ENDEPOUT[0] event and EP0RCVOUT taskDdField <code>ENDEPOUT0_EP0RCVOUT</code> reader - Shortcut between \xe2\x80\xa6DdField <code>ENDEPOUT0_EP0RCVOUT</code> writer - Shortcut between \xe2\x80\xa6CeShortcut between ENDEPOUT[0] event and EP0STATUS taskDdField <code>ENDEPOUT0_EP0STATUS</code> reader - Shortcut between \xe2\x80\xa6DdField <code>ENDEPOUT0_EP0STATUS</code> writer - Shortcut between \xe2\x80\xa6CaRegister for partial erase of a page in code areaBmNFC auto collision resolution error reported.CnCalibration timer has been started and is ready to process \xe2\x80\xa6CnCalibration timer has been stopped and is ready to process \xe2\x80\xa6BlThe sampling of energy detection has stoppedCmThe whole ISOOUT buffer has been consumed. The RAM buffer \xe2\x80\xa6AeRemote NFC field lostBoField <code>EVENTS_HFCLKSTARTED</code> reader -BoField <code>EVENTS_HFCLKSTARTED</code> writer -BoField <code>EVENTS_LFCLKSTARTED</code> reader -BoField <code>EVENTS_LFCLKSTARTED</code> writer -CiConcatenated sequences have been played the amount of \xe2\x80\xa6BoField <code>EVENTS_PWMPERIODEND</code> reader -BoField <code>EVENTS_PWMPERIODEND</code> writer -CjBle_LR CI field received, receive mode is changed from \xe2\x80\xa6AeNon-null report readyBoField <code>EVENTS_RXFRAMESTART</code> reader -BoField <code>EVENTS_RXFRAMESTART</code> writer -AiUART receiver has startedAhReceive sequence started0ClEvent being generated for every new sample value written \xe2\x80\xa6AhCPU exited WFI/WFE sleepAoTWI entered the suspended stateCjLast byte has been sent out after the SUSPEND task has \xe2\x80\xa6CjDescription collection[n]: Event number n generated by \xe2\x80\xa6BoField <code>EVENTS_TXFRAMESTART</code> reader -BoField <code>EVENTS_TXFRAMESTART</code> writer -AlUART transmitter has startedAiTransmit sequence started0AcTransmitter stoppedAfUSB 3.3 V supply readyClFlexIO1 stop mode selection. Cannot change when ipg_stop \xe2\x80\xa6Ciinterrupt is not generated due to frequency change of \xe2\x80\xa6Ckinterrupt generated due to frequency change of flexspi_podfCiNon-inverting internal gain 2 with filtering on INM0, \xe2\x80\xa6CiNon-inverting internal gain 4 with filtering on INM0, \xe2\x80\xa6CiNon-inverting internal gain 8 with filtering on INM0, \xe2\x80\xa6ChSetting a bit in this field causes the corresponding \xe2\x80\xa6000ChThis register is the K_PRTL lock register. When this \xe2\x80\xa6DhField <code>HOST_IOT_KPRTL_LOCK</code> reader - This register is the \xe2\x80\xa6DhField <code>HOST_IOT_KPRTL_LOCK</code> writer - This register is the \xe2\x80\xa6CnControls whether the DW_apb_i2c starts its transfers in 7- \xe2\x80\xa6DhField <code>IC_10BITADDR_MASTER</code> reader - Controls whether the \xe2\x80\xa6DhField <code>IC_10BITADDR_MASTER</code> writer - Controls whether the \xe2\x80\xa6BbClear START_DET Interrupt RegisterAjI2C Enable Status RegisterBaI2C Raw Interrupt Status RegisterCjIC_SLV_DATA_NACK_ONLY (rw) register accessor: Generate \xe2\x80\xa6CnRead FULL result, and simultaneously write lane results to \xe2\x80\xa60BlIOMUXC XBAR_INOUT2 function direction selectBlIOMUXC XBAR_INOUT3 function direction selectBiEnable power saving features on L2 memoryBglock M7_APC_AC_R0_BOT field for changesBglock M7_APC_AC_R0_TOP field for changesBglock M7_APC_AC_R1_BOT field for changesBglock M7_APC_AC_R1_TOP field for changesBglock M7_APC_AC_R2_BOT field for changesBglock M7_APC_AC_R2_TOP field for changesBglock M7_APC_AC_R3_BOT field for changesBglock M7_APC_AC_R3_TOP field for changesCeShortcut between LOOPSDONE event and SEQSTART[0] taskDdField <code>LOOPSDONE_SEQSTART0</code> reader - Shortcut between \xe2\x80\xa6DdField <code>LOOPSDONE_SEQSTART0</code> writer - Shortcut between \xe2\x80\xa6CeShortcut between LOOPSDONE event and SEQSTART[1] taskDdField <code>LOOPSDONE_SEQSTART1</code> reader - Shortcut between \xe2\x80\xa6DdField <code>LOOPSDONE_SEQSTART1</code> writer - Shortcut between \xe2\x80\xa6ClLPUART1 stop mode selection, cannot change when ipg_stop \xe2\x80\xa6ClLPUART2 stop mode selection, cannot change when ipg_stop \xe2\x80\xa6ClLPUART3 stop mode selection, cannot change when ipg_stop \xe2\x80\xa6ClLPUART4 stop mode selection, cannot change when ipg_stop \xe2\x80\xa6CiFTF is set if there are 32 free bytes available to be \xe2\x80\xa6Cgmux is not busy and its value represents the actual \xe2\x80\xa6Cmmux is busy with handshake process with module. The value \xe2\x80\xa6CfCCM interrupt request 1 generated due to update of \xe2\x80\xa6BoField <code>PROC_IN_SYNC_BYPASS</code> reader -BoField <code>PROC_IN_SYNC_BYPASS</code> writer -o47K Ohm Pull Up00000000000000000000000000000000000000000000000o22K Ohm Pull Up00000000000000000000000000000000000000000000000BlBytes 0-3 of the SETUP packet from the host.nmedium(100MHz)0000000000000000000000000000000000000000000CaUnderrun is detected at begin of active SS signalBe8: Standard request GET_CONFIGURATIONBe9: Standard request SET_CONFIGURATIONEhBase struct for <code>SortedLinkedList</code> and <code>SortedLinkedListView</code>, \xe2\x80\xa6CmTASKS_CALIBRATEOFFSET (w) register accessor: an alias for \xe2\x80\xa6AiDeactivate QSPI interfaceBkStart external flash memory erase operationAmStart HFXO crystal oscillatorkStart LFCLKAmRead and clear ACC and ACCDBLClDescription collection[n]: Captures the EPOUT[n].PTR and \xe2\x80\xa6CmCaptures the ISOIN.PTR and ISOIN.MAXCNT registers values, \xe2\x80\xa6AgSet COUNTER to 0xFFFFF0CiStart transfer from internal RAM to external flash memoryBbUSB Charger Detect Status Register0AoUSB VBUS Detect Status Register0BoField <code>VBUS_EN_OVERRIDE_EN</code> reader -BoField <code>VBUS_EN_OVERRIDE_EN</code> writer -BoField <code>vreg_and_chip_reset</code> reader -000BoField <code>vreg_and_chip_reset</code> writer -00DiImplementation of <code>HistoryBufStorage</code> that stores the data \xe2\x80\xa6f0.25ms000e0.5ms000c1ms000c2ms000ClAlias for channel 0 READ_ADDR register This is a trigger \xe2\x80\xa6Ck0x3c - Alias for channel 0 READ_ADDR register This is a \xe2\x80\xa6AlCleans a slice from D-cache.00DiStores a value into the <code>bool</code> if the current value is the \xe2\x80\xa6CkStores a value into the pointer if the current value is \xe2\x80\xa6CiStores a value into the atomic integer if the current \xe2\x80\xa600000000000CiReturns <code>true</code> if the cycle counter is enabled00AjDisables the cycle counter00fBit 120ClBit 2 - Shortcut between EP0DATADONE event and EP0STATUS \xe2\x80\xa60eBit 60000000000000000DfReturns <code>true</code> if the implementation the profiling counters00BaGenerate Slave Data NACK RegisterBh0x84 - Generate Slave Data NACK RegisterDhCreate an <code>IndexMap</code> from a list of key-value pairs and a \xe2\x80\xa6CoCreate an <code>IndexSet</code> from a list of values and a \xe2\x80\xa6CiInserts the given key and value into the map with the \xe2\x80\xa6DcChecks if the value of the field is <code>CARRIER_OR_ED_MODE</code>n<code>1</code>0o<code>10</code>000DcChecks if the value of the field is <code>IEEE802154_250KBIT</code>DcChecks if the value of the field is <code>STD_GET_DESCRIPTOR</code>DcChecks if the value of the field is <code>STD_SET_DESCRIPTOR</code>Ab<code>10000</code>000AnMMC Rx interrupt mask registerAnMMC Tx interrupt mask registerDkParses zero or more occurrences of <code>T</code> using the given parse \xe2\x80\xa6ClBit 9 - This bit controls whether DW_apb_i2c should hold \xe2\x80\xa60AlUSB_OTG_FS ULPI clock enableAfUSB_PHY2 Clocks EnableAlUSB_OTG_HS ULPI clock enableAfUSB_PHY1 Clocks EnableCiCreate a TIM15 based monotonic and register the TIM15 \xe2\x80\xa60CbRemoves an element from the vector and returns it.AnStarts offset auto-calibrationBe0x0c - Starts offset auto-calibrationeBit 0fBit 110CjWait for the pin to undergo a transition from high to low.Cd0: ACK detected for START byte- scenario not presentCkThis field specifies that the Slave has received a read \xe2\x80\xa6DiField <code>ABRT_SLVFLUSH_TXFIFO</code> reader - This field specifies \xe2\x80\xa6Cm0: Transmitted data non-ACKed by addressed slave-scenario \xe2\x80\xa6CnBUFF_CPU_SHOULD_HANDLE (r) register accessor: Which of the \xe2\x80\xa6BgAlias for channel 0 WRITE_ADDR registerClCH_AL2_WRITE_ADDR_TRIG (rw) register accessor: Alias for \xe2\x80\xa61CdIndicates which SRC is currently selected by the \xe2\x80\xa6ChRising edge of the selected trigger input (tim_trgi) \xe2\x80\xa6AfDCP Key selection bit.DhField <code>DEV_RESUME_FROM_HOST</code> reader - Set when the device \xe2\x80\xa6000DhField <code>DEV_RESUME_FROM_HOST</code> writer - Set when the device \xe2\x80\xa60BaInterrupt Enable for dormant_wake0B`Interrupt Force for dormant_wake0CmInterrupt status after masking &amp; forcing for dormant_wake0CmDefines the value of the output signal cgpr_dout[4]. Gate \xe2\x80\xa6CkThe software must set this bit to enable the caching of \xe2\x80\xa6000EgYou can <code>read</code> this register and get <code>ep_buffer_control::R</code>.  \xe2\x80\xa6C`Field <code>EVENTS_CALIBRATEDONE</code> reader -C`Field <code>EVENTS_CALIBRATEDONE</code> writer -AcThe CCA has stoppedC`Field <code>EVENTS_FIELDDETECTED</code> reader -C`Field <code>EVENTS_FIELDDETECTED</code> writer -BcIEEE 802.15.4 length field receivedB`Result ready for transfer to RAMCdReceived data has been checked (CRC, parity) and \xe2\x80\xa6CjDescription collection[n]: First PWM period started on \xe2\x80\xa6AiCPU entered WFI/WFE sleepClMarks the end of the last transmitted on-air symbol of a \xe2\x80\xa6B`Voltage supply removed from VBUSAhuse fuse value to configAnuse FLEXRAM_BANK_CFG to configAgEnd address of flexspi1CiNon-inverting internal gain 8 with filtering on INM0, \xe2\x80\xa6CnThe software must set this bit to enable the ragged writes \xe2\x80\xa6000BbI2C Transmit Abort Source RegisterCjThere is a 2-flipflop synchronizer on each GPIO input, \xe2\x80\xa6CiRead FULL result, without altering any internal state \xe2\x80\xa6ClRead LANE0 result, and simultaneously write lane results \xe2\x80\xa6ClRead LANE1 result, and simultaneously write lane results \xe2\x80\xa6210BeKPP_COL_SELECT_INPUT_0 DAISY Register0BeKPP_COL_SELECT_INPUT_1 DAISY Register0BeKPP_COL_SELECT_INPUT_2 DAISY Register0BeKPP_COL_SELECT_INPUT_3 DAISY Register0BeKPP_ROW_SELECT_INPUT_0 DAISY Register0BeKPP_ROW_SELECT_INPUT_1 DAISY Register0BeKPP_ROW_SELECT_INPUT_2 DAISY Register0BeKPP_ROW_SELECT_INPUT_3 DAISY Register0BhLock M7_APC_AC_R0_CTRL field for changesBhLock M7_APC_AC_R1_CTRL field for changesBhLock M7_APC_AC_R2_CTRL field for changesBhLock M7_APC_AC_R3_CTRL field for changesCfIncrease the threshold detection for RC scale circuit.Bethe module is functional in Stop modeClthe module is NOT functional in Stop mode, when this bit \xe2\x80\xa6101010Cndon\xe2\x80\x99t mask interrupt due to frequency change of ahb_podf \xe2\x80\xa6Cbmask interrupt due to frequency change of ahb_podfDiImplementation of <code>HistoryBufStorage</code> that stores the data \xe2\x80\xa6ChThis field identifies which image must be used - 0/1/2/3CnThis bit identifies which image must be used - primary and \xe2\x80\xa6Aa1: <code>1</code>Ab2: <code>10</code>CkPROC_IN_SYNC_BYPASS_HI (rw) register accessor: For each \xe2\x80\xa6A`100K Ohm Pull Up00000000000000000000000000000000000000000000000CjAutomatically gate off RAM clock when RAM is not accessed.CdShortcut between REPORTRDY event and READCLRACC taskDeField <code>REPORTRDY_READCLRACC</code> reader - Shortcut between \xe2\x80\xa6DeField <code>REPORTRDY_READCLRACC</code> writer - Shortcut between \xe2\x80\xa6CcSample and hold mode, external pin and internal \xe2\x80\xa6CdShortcut between SAMPLERDY event and READCLRACC taskDeField <code>SAMPLERDY_READCLRACC</code> reader - Shortcut between \xe2\x80\xa6DeField <code>SAMPLERDY_READCLRACC</code> writer - Shortcut between \xe2\x80\xa6BlBytes 4-7 of the setup packet from the host.BeSPDIF_IN1_SELECT_INPUT DAISY Register0CjIn slave mode: - 1\xe2\x80\x99b1: issues the STOP_DET interrupt \xe2\x80\xa6DiField <code>STOP_DET_IFADDRESSED</code> reader - In slave mode: - 1\xe2\x80\x99\xe2\x80\xa6DiField <code>STOP_DET_IFADDRESSED</code> writer - In slave mode: - 1\xe2\x80\x99\xe2\x80\xa6BnSW_MUX_CTL_PAD_GPIO_00 SW MUX Control Register0BnSW_MUX_CTL_PAD_GPIO_01 SW MUX Control Register0BnSW_MUX_CTL_PAD_GPIO_02 SW MUX Control Register0BnSW_MUX_CTL_PAD_GPIO_03 SW MUX Control Register0BnSW_MUX_CTL_PAD_GPIO_04 SW MUX Control Register0BnSW_MUX_CTL_PAD_GPIO_05 SW MUX Control Register0BnSW_MUX_CTL_PAD_GPIO_06 SW MUX Control Register0BnSW_MUX_CTL_PAD_GPIO_07 SW MUX Control Register0BnSW_MUX_CTL_PAD_GPIO_08 SW MUX Control Register0BnSW_MUX_CTL_PAD_GPIO_09 SW MUX Control Register0BnSW_MUX_CTL_PAD_GPIO_10 SW MUX Control Register0BnSW_MUX_CTL_PAD_GPIO_11 SW MUX Control Register0BnSW_MUX_CTL_PAD_GPIO_12 SW MUX Control Register0BnSW_MUX_CTL_PAD_GPIO_13 SW MUX Control Register0BnSW_PAD_CTL_PAD_GPIO_00 SW PAD Control Register0BnSW_PAD_CTL_PAD_GPIO_01 SW PAD Control Register0BnSW_PAD_CTL_PAD_GPIO_02 SW PAD Control Register0BnSW_PAD_CTL_PAD_GPIO_03 SW PAD Control Register0BnSW_PAD_CTL_PAD_GPIO_04 SW PAD Control Register0BnSW_PAD_CTL_PAD_GPIO_05 SW PAD Control Register0BnSW_PAD_CTL_PAD_GPIO_06 SW PAD Control Register0BnSW_PAD_CTL_PAD_GPIO_07 SW PAD Control Register0BnSW_PAD_CTL_PAD_GPIO_08 SW PAD Control Register0BnSW_PAD_CTL_PAD_GPIO_09 SW PAD Control Register0BnSW_PAD_CTL_PAD_GPIO_10 SW PAD Control Register0BnSW_PAD_CTL_PAD_GPIO_11 SW PAD Control Register0BnSW_PAD_CTL_PAD_GPIO_12 SW PAD Control Register0BnSW_PAD_CTL_PAD_GPIO_13 SW PAD Control Register0ClStops forcing D+ and D- lines into any state (USB engine \xe2\x80\xa6CgCaptures the ISOOUT.PTR and ISOOUT.MAXCNT registers \xe2\x80\xa6C`Field <code>TX_DM_OE_OVERRIDE_EN</code> reader -C`Field <code>TX_DM_OE_OVERRIDE_EN</code> writer -C`Field <code>TX_DP_OE_OVERRIDE_EN</code> reader -C`Field <code>TX_DP_OE_OVERRIDE_EN</code> writer -DeAn instant that can be used in <code>TimerQueueBasedMonotonic</code>.CkUSBPHY_DIRECT_OVERRIDE (rw) register accessor: Override \xe2\x80\xa6CmProvides shared access to the key and owned access to the \xe2\x80\xa6CmWhich of the double buffers should be handled. Only valid \xe2\x80\xa6Cn0x5c - Which of the double buffers should be handled. Only \xe2\x80\xa6CmAlias for channel 0 WRITE_ADDR register This is a trigger \xe2\x80\xa6Cl0x2c - Alias for channel 0 WRITE_ADDR register This is a \xe2\x80\xa6BgDuration between <code>Instant</code>s.0CnIterator for array of: 0x160..0x170 - Interrupt Enable for \xe2\x80\xa6CmIterator for array of: 0x170..0x180 - Interrupt Force for \xe2\x80\xa6CjIterator for array of: 0x180..0x190 - Interrupt status \xe2\x80\xa6D`Shortcut for <code>emit_warning!(Span::call_site(), ...)</code>.CkBit 0 - Shortcut between EP0DATADONE event and STARTEPIN[0]0BfIterator for array of: 0x80..0x100 - -CmBit 0 - Shortcut between FIELDDETECTED event and ACTIVATE \xe2\x80\xa60DjAttempts to get mutable references to <code>N</code> values in the map \xe2\x80\xa600fBit 100000000000000000fBit 140000000000000000fBit 180000000000000000fBit 220000000000000000eBit 70000000000000000eBit 4000000000000000BlMaster or Slave-Transmitter lost arbitrationCgTransfer abort detected by master- scenario not presentDdChecks if the value of the field is <code>CARRIER_AND_ED_MODE</code>ClCall this in the interrupt handler of the hardware timer \xe2\x80\xa6n<code>1</code>o<code>10</code>CmFor each bit, if 1, bypass the input synchronizer between \xe2\x80\xa6Cl0x10 - For each bit, if 1, bypass the input synchronizer \xe2\x80\xa6hBits 0:50DfThis is <code>#[proc_macro_error]</code> attribute to be used with \xe2\x80\xa6CkCreate an RP2040 timer based monotonic and register the \xe2\x80\xa60C`Set the duty cycle to <code>percent / 100</code>CiIncomplete periodic transfer (host mode) / Incomplete \xe2\x80\xa6AhITCM-RAM / AXI-SRAM sizeCaOverride enable for each control in usbphy_directCh0x80 - Override enable for each control in usbphy_directCl0: User trying to send START byte when RESTART disabled- \xe2\x80\xa6CkAXBS_P M0 master has higher priority.Do not set both M1 \xe2\x80\xa6CkAXBS_P M1 master has higher priority.Do not set both M1 \xe2\x80\xa6CmCH_AL1_TRANS_COUNT_TRIG (rw) register accessor: Alias for \xe2\x80\xa6BhAlias for channel 0 TRANS_COUNT register0EhYou can <code>read</code> this register and get <code>clk_sys_resus_ctrl::R</code>.  \xe2\x80\xa6Cnck_spre (usually 1 Hz) clock is selected and 2^16 is added \xe2\x80\xa6ClDisable automatic clock switch from internal osc to xtal \xe2\x80\xa6CaField <code>DM_PULLUP_OVERRIDE_EN</code> reader -CaField <code>DM_PULLUP_OVERRIDE_EN</code> writer -Cl1: RR[0] register is enabled, and are not yet requesting \xe2\x80\xa6Cl1: RR[1] register is enabled, and are not yet requesting \xe2\x80\xa6Cl1: RR[2] register is enabled, and are not yet requesting \xe2\x80\xa6Cl1: RR[3] register is enabled, and are not yet requesting \xe2\x80\xa6Cl1: RR[4] register is enabled, and are not yet requesting \xe2\x80\xa6Cl1: RR[5] register is enabled, and are not yet requesting \xe2\x80\xa6Cl1: RR[6] register is enabled, and are not yet requesting \xe2\x80\xa6Cl1: RR[7] register is enabled, and are not yet requesting \xe2\x80\xa6CeShortcut between EP0DATADONE event and EP0STATUS taskDfField <code>EP0DATADONE_EP0STATUS</code> reader - Shortcut between \xe2\x80\xa6DfField <code>EP0DATADONE_EP0STATUS</code> writer - Shortcut between \xe2\x80\xa6ChAn acknowledged data transfer has taken place on the \xe2\x80\xa6AdAddress not resolvedAoVoltage supply detected on VBUSBcFlexIO1 is functional in Stop mode.CnWhen this bit is equal to 1\xe2\x80\x99b1 and ipg_stop is asserted, \xe2\x80\xa6CaField <code>GPIO_QSPI_SS_EDGE_LOW</code> reader -000000000CaField <code>GPIO_QSPI_SS_EDGE_LOW</code> writer -000000CgIndicates that the device has disconnected while in \xe2\x80\xa6AgAES hardware key selectBdClear RESTART_DET Interrupt RegisterCnValues written here are atomically added to ACCUM0 Reading \xe2\x80\xa6CnValues written here are atomically added to ACCUM1 Reading \xe2\x80\xa6CjOn write, the lower 16 bits go to BASE0, upper bits to \xe2\x80\xa6AkControl register for lane 0AkControl register for lane 1CjRead LANE0 result, without altering any internal state \xe2\x80\xa6CjRead LANE1 result, without altering any internal state \xe2\x80\xa66543210AcXBAR_INOUT as inputAdXBAR_INOUT as output10CjEnters power saving mode only when chip is in SUSPEND modeBgControlled by L2_MEM_DEEPSLEEP bitfieldBcRegister field [31:1] is not lockedCbRegister field [31:1] is locked (read access only)10101010101010BfLPI2C1_SCL_SELECT_INPUT DAISY Register0BfLPI2C1_SDA_SELECT_INPUT DAISY Register0BfLPI2C2_SCL_SELECT_INPUT DAISY Register0BfLPI2C2_SDA_SELECT_INPUT DAISY Register0BfLPSPI1_SCK_SELECT_INPUT DAISY Register0BfLPSPI1_SDI_SELECT_INPUT DAISY Register0BfLPSPI1_SDO_SELECT_INPUT DAISY Register0BfLPSPI2_SCK_SELECT_INPUT DAISY Register0BfLPSPI2_SDI_SELECT_INPUT DAISY Register0BfLPSPI2_SDO_SELECT_INPUT DAISY Register0Bethe module is functional in Stop modeClthe module is NOT functional in Stop mode, when this bit \xe2\x80\xa6101010Cfmask interrupt generation due to update of perclk_podfBkTrigger one or more channels simultaneouslyCkinterrupt is not generated due to update of periph_clk_sel.Cdinterrupt generated due to update of periph_clk_sel.ClThis bit controls whether DW_apb_i2c should hold the bus \xe2\x80\xa6DgField <code>RX_FIFO_FULL_HLD_CTRL</code> reader - This bit controls \xe2\x80\xa6DgField <code>RX_FIFO_FULL_HLD_CTRL</code> writer - This bit controls \xe2\x80\xa6BcRx alignment error packets registerCcSample and hold mode, external pin and internal \xe2\x80\xa6CbTrait defining how data for a container is stored.CaField <code>TASKS_CALIBRATEOFFSET</code> writer -BdInitializes the EasyDMA for receive.CgOverride DATARATE setting in MODE register with the \xe2\x80\xa6CaField <code>TX_FSSLEW_OVERRIDE_EN</code> reader -CaField <code>TX_FSSLEW_OVERRIDE_EN</code> writer -DeA duration that can be used in <code>TimerQueueBasedMonotonic</code>.BfUSB_OTG_ID_SELECT_INPUT DAISY Register0BfUSB_OTG_OC_SELECT_INPUT DAISY Register0BbRunning count of the UTMI_RXERROR.CnAlias for channel 0 TRANS_COUNT register This is a trigger \xe2\x80\xa6Cm0x1c - Alias for channel 0 TRANS_COUNT register This is a \xe2\x80\xa6AjCleans D-cache by address.00BjCleans and invalidates the entire D-cache.00CnBit 1 - Shortcut between EP0DATADONE event and STARTEPOUT[0\xe2\x80\xa60BfAccess an entry by a key and its hash.0eBit 20000000000000000fBit 110000000000000000eBit 8000000000000000fBit 150000000000000000fBit 12000000000000000fBit 190000000000000000fBit 16000000000000000fBit 230000000000000000fBit 20000000000000000eBit 5000000000000000ClInsert a key-value pair into the map without checking if \xe2\x80\xa6ChInsert a value the set without checking if the value \xe2\x80\xa6CgGCALL is followed by read from bus-scenario not presentChUser trying to switch Master to HS mode when RESTART \xe2\x80\xa6CjUser initiating master operation when MASTER disabled- \xe2\x80\xa6CkSlave trying to transmit to remote master in read mode- \xe2\x80\xa6Al<strong>DEPRECATED</strong>.0B`Rx unicast packets good registerBoSet the duty cycle to <code>num / denom</code>.BmSet the duty cycle to 100%, or always active.BiUSB_PHY2 clocks enable during CSleep mode0BhUSB_PHY1 clock enable during CSleep mode0CjBit 1 - Slave Disabled While Busy (Transmit, Receive). \xe2\x80\xa6fBit 150CnBit 5 - Shortcut between TXFRAMEEND event and ENABLERXDATA \xe2\x80\xa60eBit 30Bd1: Transfer abort detected by masterCmForce Round Robin in AXBS_P. This bit can override master \xe2\x80\xa6B`Per-channel interrupt enable bit000CdIndicates which SRC is currently selected by the \xe2\x80\xa6000CeData in \xe2\x80\x9ccaptured\xe2\x80\x9d on the first clock transition.0B`Select key from SNVS Master Key.AoSelect key from OCOTP (SW_GP2).Clfuse programing supply voltage is gated off to the efuse \xe2\x80\xa6Afallow fuse programing.CcEnable automatic context switching for the channels000ChShortcut between EP0DATADONE event and STARTEPIN[0] taskDgField <code>EP0DATADONE_STARTEPIN0</code> reader - Shortcut between \xe2\x80\xa6DgField <code>EP0DATADONE_STARTEPIN0</code> writer - Shortcut between \xe2\x80\xa6EfDevice: bits are set when the <code>IRQ_ON_NAK</code> or <code>IRQ_ON_STALL</code> \xe2\x80\xa6BhRegister for partial erase configurationCmEVENTS_AUTOCOLRESSTARTED (rw) register accessor: an alias \xe2\x80\xa6AoHFXO crystal oscillator startedmLFCLK startedBeEmitted at the end of each PWM periodCeMarks the end of the first symbol of a received frameCjMarks the start of the first symbol of a transmitted frameCfShortcut between FIELDDETECTED event and ACTIVATE taskDgField <code>FIELDDETECTED_ACTIVATE</code> reader - Shortcut between \xe2\x80\xa6DgField <code>FIELDDETECTED_ACTIVATE</code> writer - Shortcut between \xe2\x80\xa6AiStart address of flexspi1CbField <code>GPIO_QSPI_SD0_EDGE_LOW</code> reader -000000000CbField <code>GPIO_QSPI_SD0_EDGE_LOW</code> writer -000000CbField <code>GPIO_QSPI_SD1_EDGE_LOW</code> reader -000000000CbField <code>GPIO_QSPI_SD1_EDGE_LOW</code> writer -000000CbField <code>GPIO_QSPI_SD2_EDGE_LOW</code> reader -000000000CbField <code>GPIO_QSPI_SD2_EDGE_LOW</code> writer -000000CbField <code>GPIO_QSPI_SD3_EDGE_LOW</code> reader -000000000CbField <code>GPIO_QSPI_SD3_EDGE_LOW</code> writer -000000CbField <code>GPIO_QSPI_SS_EDGE_HIGH</code> reader -000000000CbField <code>GPIO_QSPI_SS_EDGE_HIGH</code> writer -000000CbField <code>GPIO_QSPI_SS_LEVEL_LOW</code> reader -000000000CbField <code>GPIO_QSPI_SS_LEVEL_LOW</code> writer -00000CnThis write-once register is the K_PRTL lock register. When \xe2\x80\xa6AbHysteresis Enabled00000000000000000000000000000000000000000000000AmI2C ACK General Call RegisterBgLPI2C1_HREQ_SELECT_INPUT DAISY Register0BgLPUART1_RXD_SELECT_INPUT DAISY Register0BgLPUART1_TXD_SELECT_INPUT DAISY Register0BgLPUART2_RXD_SELECT_INPUT DAISY Register0BgLPUART2_TXD_SELECT_INPUT DAISY Register0BgLPUART3_RXD_SELECT_INPUT DAISY Register0BgLPUART3_TXD_SELECT_INPUT DAISY Register0BgLPUART4_RXD_SELECT_INPUT DAISY Register0BgLPUART4_TXD_SELECT_INPUT DAISY Register0Cgmask interrupt generation due to update of flexspi_podfAbOpen Drain Enabled00000000000000000000000000000000000000000000000CbField <code>PROC_IN_SYNC_BYPASS_HI</code> reader -CbField <code>PROC_IN_SYNC_BYPASS_HI</code> writer -CmFor each bit, if 1, bypass the input synchronizer between \xe2\x80\xa6Ab100K Ohm Pull Down00000000000000000000000000000000000000000000000Bhdisable automatically gate off RAM clockBgenable automatically gate off RAM clockAdSilicon revision 1.0C`SW_PAD_CTL_PAD_TEST_MODE SW PAD Control Register0DgA <code>Monotonic</code> that is backed by the <code>TimerQueue</code>.0eBit 40ClBits 27:28 - The number of bytes buffer 1 is offset from \xe2\x80\xa60eBit 30eBit 20BmAuto collision resolution process has startedCe0x138 - Auto collision resolution process has startedeBit 00ClGets a mutable reference to an entry in the table at the \xe2\x80\xa6DhGet an array of <code>N</code> key-value pairs by <code>N</code> indices666666666666666662222222222222222eBit 9000000000000000fBit 13000000000000000fBit 17000000000000000fBit 21000000000000000BgInvalidates an object from the D-cache.00CgMaster trying to read in 10Bit addressing mode when \xe2\x80\xa6CaGCALL not ACKed by any slave-scenario not presentAoHS Master code ACKed in HS ModeCiSlave lost arbitration to remote master- scenario not \xe2\x80\xa6DfChecks if the value of the field is <code>DISABLED_OR_REQUESTED</code>0000000DfChecks if the value of the field is <code>STD_GET_CONFIGURATION</code>DfChecks if the value of the field is <code>STD_SET_CONFIGURATION</code>DaParses one or more occurrences of <code>T</code> separated by \xe2\x80\xa6BmSet the duty cycle to 0%, or always inactive.DfCreates an empty <code>HashMap</code> with the specified capacity, \xe2\x80\xa6DhCreates an empty <code>HashSet</code> with the specified capacity, usingDfCreate a new map with capacity for <code>n</code> key-value pairs. \xe2\x80\xa6DiCreate a new set with capacity for <code>n</code> elements. (Does not \xe2\x80\xa6Be1: GCALL is followed by read from busCk1: User trying to switch Master to HS mode when RESTART \xe2\x80\xa6Ch1: User initiating master operation when MASTER disabledCj0: Slave flushes existing data in TX-FIFO upon getting \xe2\x80\xa6Ci1: Slave trying to transmit to remote master in read modeBmAXBS_P M0 master doesn\xe2\x80\x99t have high priorityBbAXBS_P M0 master has high priorityBlAXBS_P M1 master does not have high priorityBbAXBS_P M1 master has high priorityEgYou can <code>read</code> this register and get <code>clk_sys_resus_status::R</code>\xe2\x80\xa6CfData in \xe2\x80\x9ccaptured\xe2\x80\x9d on the second clock transition.0CiShortcut between EP0DATADONE event and STARTEPOUT[0] taskDhField <code>EP0DATADONE_STARTEPOUT0</code> reader - Shortcut between \xe2\x80\xa6DhField <code>EP0DATADONE_STARTEPOUT0</code> writer - Shortcut between \xe2\x80\xa6AgCalibration is completeAiRemote NFC field detectedAjOffset address of flexspi1CcField <code>GPIO_QSPI_SCLK_EDGE_LOW</code> reader -000000000CcField <code>GPIO_QSPI_SCLK_EDGE_LOW</code> writer -000000CcField <code>GPIO_QSPI_SD0_EDGE_HIGH</code> reader -000000000CcField <code>GPIO_QSPI_SD0_EDGE_HIGH</code> writer -000000CcField <code>GPIO_QSPI_SD0_LEVEL_LOW</code> reader -000000000CcField <code>GPIO_QSPI_SD0_LEVEL_LOW</code> writer -00000CcField <code>GPIO_QSPI_SD1_EDGE_HIGH</code> reader -000000000CcField <code>GPIO_QSPI_SD1_EDGE_HIGH</code> writer -000000CcField <code>GPIO_QSPI_SD1_LEVEL_LOW</code> reader -000000000CcField <code>GPIO_QSPI_SD1_LEVEL_LOW</code> writer -00000CcField <code>GPIO_QSPI_SD2_EDGE_HIGH</code> reader -000000000CcField <code>GPIO_QSPI_SD2_EDGE_HIGH</code> writer -000000CcField <code>GPIO_QSPI_SD2_LEVEL_LOW</code> reader -000000000CcField <code>GPIO_QSPI_SD2_LEVEL_LOW</code> writer -00000CcField <code>GPIO_QSPI_SD3_EDGE_HIGH</code> reader -000000000CcField <code>GPIO_QSPI_SD3_EDGE_HIGH</code> writer -000000CcField <code>GPIO_QSPI_SD3_LEVEL_LOW</code> reader -000000000CcField <code>GPIO_QSPI_SD3_LEVEL_LOW</code> writer -00000CcField <code>GPIO_QSPI_SS_LEVEL_HIGH</code> reader -000000000CcField <code>GPIO_QSPI_SS_LEVEL_HIGH</code> writer -00000AcHysteresis Disabled00000000000000000000000000000000000000000000000BhLPSPI1_PCS_SELECT_INPUT_0 DAISY Register0BhLPSPI2_PCS_SELECT_INPUT_0 DAISY Register0Ccdon\xe2\x80\x99t mask interrupt due to update of perclk_podfBkmask interrupt due to update of perclk_podfBhNMI_GLUE_NMI_SELECT_INPUT DAISY Register0AcOpen Drain Disabled00000000000000000000000000000000000000000000000AcPull/Keeper Enabled00000000000000000000000000000000000000000000000CkSlave Disabled While Busy (Transmit, Receive). This bit \xe2\x80\xa6DfField <code>SLV_DISABLED_WHILE_BUSY</code> reader - Slave Disabled \xe2\x80\xa6CaSW_MUX_CTL_PAD_GPIO_AD_00 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_AD_01 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_AD_02 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_AD_03 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_AD_04 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_AD_05 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_AD_06 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_AD_07 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_AD_08 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_AD_09 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_AD_10 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_AD_11 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_AD_12 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_AD_13 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_AD_14 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_SD_00 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_SD_01 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_SD_02 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_SD_03 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_SD_04 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_SD_05 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_SD_06 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_SD_07 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_SD_08 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_SD_09 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_SD_10 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_SD_11 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_SD_12 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_SD_13 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_SD_14 SW MUX Control Register0CaSW_PAD_CTL_PAD_GPIO_AD_00 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_AD_01 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_AD_02 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_AD_03 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_AD_04 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_AD_05 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_AD_06 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_AD_07 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_AD_08 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_AD_09 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_AD_10 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_AD_11 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_AD_12 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_AD_13 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_AD_14 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_SD_00 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_SD_01 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_SD_02 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_SD_03 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_SD_04 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_SD_05 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_SD_06 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_SD_07 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_SD_08 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_SD_09 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_SD_10 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_SD_11 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_SD_12 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_SD_13 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_SD_14 SW PAD Control Register0CgShortcut between TXFRAMEEND event and ENABLERXDATA taskDhField <code>TXFRAMEEND_ENABLERXDATA</code> reader - Shortcut between \xe2\x80\xa6DhField <code>TXFRAMEEND_ENABLERXDATA</code> writer - Shortcut between \xe2\x80\xa6CcField <code>TX_DIFFMODE_OVERRIDE_EN</code> reader -CcField <code>TX_DIFFMODE_OVERRIDE_EN</code> writer -CcField <code>VBUS_DETECT_OVERRIDE_EN</code> reader -CcField <code>VBUS_DETECT_OVERRIDE_EN</code> writer -AoRead half of a serial interfaceeBit 1000000000000000AiCSI ready Interrupt ClearClBit 28 - Trigger an interrupt each time both buffers are \xe2\x80\xa6000CaACK detected for START byte- scenario not presentCnTransmitted data non-ACKed by addressed slave-scenario not \xe2\x80\xa6n<code>1</code>o<code>10</code>DkAn alternative to the primary <code>Expr::parse</code> parser (from the \xe2\x80\xa6CnBit 10 - Master issues the STOP_DET interrupt irrespective \xe2\x80\xa6Ao1: GCALL not ACKed by any slaveBj1: Slave lost arbitration to remote masterCnAXBS_P masters are not arbitored in round robin, depending \xe2\x80\xa6BkAXBS_P masters are arbitored in round robinClAlias for channel 0 READ_ADDR register This is a trigger \xe2\x80\xa6AjClock Configuration EnableCdField <code>DM_PULLDN_EN_OVERRIDE_EN</code> reader -CdField <code>DM_PULLDN_EN_OVERRIDE_EN</code> writer -CkThe number of bytes buffer 1 is offset from buffer 0 in \xe2\x80\xa6DfField <code>DOUBLE_BUFFER_ISO_OFFSET</code> reader - The number of \xe2\x80\xa6DfField <code>DOUBLE_BUFFER_ISO_OFFSET</code> writer - The number of \xe2\x80\xa6CdField <code>DP_PULLDN_EN_OVERRIDE_EN</code> reader -CdField <code>DP_PULLDN_EN_OVERRIDE_EN</code> writer -CdField <code>DP_PULLUP_EN_OVERRIDE_EN</code> reader -CdField <code>DP_PULLUP_EN_OVERRIDE_EN</code> writer -CdField <code>EVENTS_AUTOCOLRESSTARTED</code> reader -CdField <code>EVENTS_AUTOCOLRESSTARTED</code> writer -CdField <code>GPIO_QSPI_SCLK_EDGE_HIGH</code> reader -000000000CdField <code>GPIO_QSPI_SCLK_EDGE_HIGH</code> writer -000000CdField <code>GPIO_QSPI_SCLK_LEVEL_LOW</code> reader -000000000CdField <code>GPIO_QSPI_SCLK_LEVEL_LOW</code> writer -00000CdField <code>GPIO_QSPI_SD0_LEVEL_HIGH</code> reader -000000000CdField <code>GPIO_QSPI_SD0_LEVEL_HIGH</code> writer -00000CdField <code>GPIO_QSPI_SD1_LEVEL_HIGH</code> reader -000000000CdField <code>GPIO_QSPI_SD1_LEVEL_HIGH</code> writer -00000CdField <code>GPIO_QSPI_SD2_LEVEL_HIGH</code> reader -000000000CdField <code>GPIO_QSPI_SD2_LEVEL_HIGH</code> writer -00000CdField <code>GPIO_QSPI_SD3_LEVEL_HIGH</code> reader -000000000CdField <code>GPIO_QSPI_SD3_LEVEL_HIGH</code> writer -00000BaGenerate Slave Data NACK RegisterCddon\xe2\x80\x99t mask interrupt due to update of flexspi_podfBlmask interrupt due to update of flexspi_podfCjmask interrupt generation due to update of periph_clk_sel.AdPull/Keeper Disabled00000000000000000000000000000000000000000000000BiSPDIF_TX_CLK2_SELECT_INPUT DAISY Register0CbSW_MUX_CTL_PAD_PMIC_ON_REQ SW MUX Control Register0CbSW_PAD_CTL_PAD_PMIC_ON_REQ SW PAD Control Register0AnStarts offset auto-calibrationBiXEV_GLUE_RXEV_SELECT_INPUT DAISY Register0B`Write half of a serial interfaceDkReturns an <code>OccupiedEntry</code> for the given bucket index in the \xe2\x80\xa6DjAttempts to get mutable references to <code>N</code> values in the map \xe2\x80\xa600BeInvalidates a slice from the D-cache.00CiUser trying to send START byte when RESTART disabled- \xe2\x80\xa6DhChecks if the value of the field is <code>ENABLED_AND_UNREQUESTED</code>0000000BcRx alignment error packets registerAn1: ACK detected for START byteC`1: Transmitted data not ACKed by addressed slaveCmWhich of the double buffers should be handled. Only valid \xe2\x80\xa6CmAlias for channel 0 WRITE_ADDR register This is a trigger \xe2\x80\xa6BjFLEXSPI_DQS_FA_SELECT_INPUT DAISY Register0BjFLEXSPI_DQS_FB_SELECT_INPUT DAISY Register0CeField <code>GPIO_QSPI_SCLK_LEVEL_HIGH</code> reader -000000000CeField <code>GPIO_QSPI_SCLK_LEVEL_HIGH</code> writer -00000DdField <code>INTERRUPT_PER_DOUBLE_BUFF</code> reader - Trigger an \xe2\x80\xa60DdField <code>INTERRUPT_PER_DOUBLE_BUFF</code> writer - Trigger an \xe2\x80\xa60BhLock DCP Key OCOTP/Key MUX selection bitCkSpecifies the register bits that are not changed if you \xe2\x80\xa6CmFor each bit, if 1, bypass the input synchronizer between \xe2\x80\xa6DkField <code>STOP_DET_IF_MASTER_ACTIVE</code> reader - Master issues the \xe2\x80\xa6CaOverride enable for each control in usbphy_directDjImplementation of <code>SortedLinkedListStorage</code> that stores the \xe2\x80\xa6fBit 100000eBit 10eBit 00BaTransfer abort detected by masterCiInserts the given key and value into the map with the \xe2\x80\xa6DfCreates an empty <code>HashMap</code> with the specified capacity, \xe2\x80\xa6DhCreates an empty <code>HashSet</code> with the specified capacity, usingCg1: User trying to send START byte when RESTART disabledCnAlias for channel 0 TRANS_COUNT register This is a trigger \xe2\x80\xa6BkFLEXPWM1_PWMA_SELECT_INPUT_0 DAISY Register0BkFLEXPWM1_PWMA_SELECT_INPUT_1 DAISY Register0BkFLEXPWM1_PWMA_SELECT_INPUT_2 DAISY Register0BkFLEXPWM1_PWMA_SELECT_INPUT_3 DAISY Register0BkFLEXPWM1_PWMB_SELECT_INPUT_0 DAISY Register0BkFLEXPWM1_PWMB_SELECT_INPUT_1 DAISY Register0BkFLEXPWM1_PWMB_SELECT_INPUT_2 DAISY Register0BkFLEXPWM1_PWMB_SELECT_INPUT_3 DAISY Register0Cldon\xe2\x80\x99t mask interrupt due to update of periph_clk_sel - \xe2\x80\xa6Bnmask interrupt due to update of periph_clk_selClMemory-to-memory with blending (FG and BG fetch with PFC \xe2\x80\xa6DjImplementation of <code>SortedLinkedListStorage</code> that stores the \xe2\x80\xa6BiTx single collision good packets registerCkSpecifies the register bits that are not changed if you \xe2\x80\xa6AiFull duplex (master mode)AoInvalidates D-cache by address.00BbGCALL is followed by read from busChUser trying to switch Master to HS mode when RESTART \xe2\x80\xa6CeUser initiating master operation when MASTER disabledClSlave flushes existing data in TX-FIFO upon getting read \xe2\x80\xa6CfSlave trying to transmit to remote master in read modeCgField <code>clk_sys_vreg_and_chip_reset</code> reader -00CgField <code>clk_sys_vreg_and_chip_reset</code> writer -0CgField <code>DM_PULLUP_HISEL_OVERRIDE_EN</code> reader -CgField <code>DM_PULLUP_HISEL_OVERRIDE_EN</code> writer -CgField <code>DP_PULLUP_HISEL_OVERRIDE_EN</code> reader -CgField <code>DP_PULLUP_HISEL_OVERRIDE_EN</code> writer -Agoutput driver disabled;00000000000000000000000000000000000000000000000BmAuto collision resolution process has startedAcField is not lockedBbField is locked (read access only)DlArguments of a function path segment: the <code>(A, B) -&gt; C</code> in \xe2\x80\xa6AbA count down timerCjUnsafely creates a <code>CString</code> from a byte slice.DdImplements <code>embedded_hal::delay::DelayNs</code> for a given \xe2\x80\xa6AlGCALL not ACKed by any slaveBgSlave lost arbitration to remote masterDhParse a pattern, possibly involving <code>|</code>, possibly including aDjParses one or more occurrences of <code>T</code> using the given parse \xe2\x80\xa6AiCSI ready Interrupt ClearCj1: Slave flushes existing data in TX-FIFO upon getting \xe2\x80\xa6EaAngle bracketed arguments of a path segment: the <code>&lt;K, V&gt;</code> in \xe2\x80\xa6CkInverting gain=-1/ Non-inverting gain =2 with INM0 node \xe2\x80\xa6CkInverting gain=-3/ Non-inverting gain =4 with INM0 node \xe2\x80\xa6CkInverting gain=-7/ Non-inverting gain =8 with INM0 node \xe2\x80\xa6BkTx multiple collision good packets registerAkACK detected for START byteBmTransmitted data not ACKed by addressed slaveCfOC4REF or OC6REF rising edges generate pulses on TRGO2CfOC5REF or OC6REF rising edges generate pulses on TRGO2mBlocking readBcSingle digital push-pull output pinCdUser trying to send START byte when RESTART disabledBgA critical section based waker handler.CmInverting gain=-15/ Non-inverting gain =16 with INM0 node \xe2\x80\xa6C`2: National Semiconductor Microwire frame formatnBlocking write0DjAttempts to get mutable references to <code>N</code> values in the map \xe2\x80\xa6BmNational Semiconductor Microwire frame formatDkAn alternative to the primary <code>Expr::parse</code> parser (from the \xe2\x80\xa6BiTx single collision good packets registerBe3 - SPIM0_SPIS0_TWIM0_TWIS0_SPI0_TWI0Be4 - SPIM1_SPIS1_TWIM1_TWIS1_SPI1_TWI1ClSlave flushes existing data in TX-FIFO upon getting read \xe2\x80\xa6BjCleans and invalidates D-cache by address.00BkTx multiple collision good packets registerCcWrite half of a serial interface (blocking variant)AaBlocking transferDjImplements <code>embedded_hal_async::delay::DelayNs</code> for a given \xe2\x80\xa6:AaMillisecond delayAaMicrosecond delayAeBlocking write + read>B`R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)000ClOC4REF rising or OC6REF falling edges generate pulses on \xe2\x80\xa6ClOC5REF rising or OC6REF falling edges generate pulses on \xe2\x80\xa6CiMemory-to-memory with blending and fixed color BG (FG \xe2\x80\xa6CiMemory-to-memory with blending and fixed color FG (BG \xe2\x80\xa6CkInverting gain=-1/ Non-inverting gain =2 with INM0 node \xe2\x80\xa6CkInverting gain=-3/ Non-inverting gain =4 with INM0 node \xe2\x80\xa6CkInverting gain=-7/ Non-inverting gain =8 with INM0 node \xe2\x80\xa6CmInverting gain=-15/ Non-inverting gain =16 with INM0 node \xe2\x80\xa6CaR0(150 Ohm @ 3.3V, 260 Ohm@1.8V, 240 Ohm for DDR)0000000000000000000000000000000000000000000")