{
  "module_name": "mgag200_reg.h",
  "hash_id": "d66e077e7ab866d3b7a01a4211fcfbd9e4d7305365e12735438ba082d8cc77ab",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/mgag200/mgag200_reg.h",
  "human_readable_source": " \n \n\n#ifndef _MGA_REG_H_\n#define _MGA_REG_H_\n\n#include <linux/bits.h>\n\n#define\tMGAREG_DWGCTL\t\t0x1c00\n#define\tMGAREG_MACCESS\t\t0x1c04\n \n#define MGAREG_MCTLWTST\t\t0x1c08\n#define\tMGAREG_ZORG\t\t0x1c0c\n\n#define\tMGAREG_PAT0\t\t0x1c10\n#define\tMGAREG_PAT1\t\t0x1c14\n#define\tMGAREG_PLNWT\t\t0x1c1c\n\n#define\tMGAREG_BCOL\t\t0x1c20\n#define\tMGAREG_FCOL\t\t0x1c24\n\n#define\tMGAREG_SRC0\t\t0x1c30\n#define\tMGAREG_SRC1\t\t0x1c34\n#define\tMGAREG_SRC2\t\t0x1c38\n#define\tMGAREG_SRC3\t\t0x1c3c\n\n#define\tMGAREG_XYSTRT\t\t0x1c40\n#define\tMGAREG_XYEND\t\t0x1c44\n\n#define\tMGAREG_SHIFT\t\t0x1c50\n \n#define MGAREG_DMAPAD\t\t0x1c54\n#define\tMGAREG_SGN\t\t0x1c58\n#define\tMGAREG_LEN\t\t0x1c5c\n\n#define\tMGAREG_AR0\t\t0x1c60\n#define\tMGAREG_AR1\t\t0x1c64\n#define\tMGAREG_AR2\t\t0x1c68\n#define\tMGAREG_AR3\t\t0x1c6c\n#define\tMGAREG_AR4\t\t0x1c70\n#define\tMGAREG_AR5\t\t0x1c74\n#define\tMGAREG_AR6\t\t0x1c78\n\n#define\tMGAREG_CXBNDRY\t\t0x1c80\n#define\tMGAREG_FXBNDRY\t\t0x1c84\n#define\tMGAREG_YDSTLEN\t\t0x1c88\n#define\tMGAREG_PITCH\t\t0x1c8c\n\n#define\tMGAREG_YDST\t\t0x1c90\n#define\tMGAREG_YDSTORG\t\t0x1c94\n#define\tMGAREG_YTOP\t\t0x1c98\n#define\tMGAREG_YBOT\t\t0x1c9c\n\n#define\tMGAREG_CXLEFT\t\t0x1ca0\n#define\tMGAREG_CXRIGHT\t\t0x1ca4\n#define\tMGAREG_FXLEFT\t\t0x1ca8\n#define\tMGAREG_FXRIGHT\t\t0x1cac\n\n#define\tMGAREG_XDST\t\t0x1cb0\n\n#define\tMGAREG_DR0\t\t0x1cc0\n#define\tMGAREG_DR1\t\t0x1cc4\n#define\tMGAREG_DR2\t\t0x1cc8\n#define\tMGAREG_DR3\t\t0x1ccc\n\n#define\tMGAREG_DR4\t\t0x1cd0\n#define\tMGAREG_DR5\t\t0x1cd4\n#define\tMGAREG_DR6\t\t0x1cd8\n#define\tMGAREG_DR7\t\t0x1cdc\n\n#define\tMGAREG_DR8\t\t0x1ce0\n#define\tMGAREG_DR9\t\t0x1ce4\n#define\tMGAREG_DR10\t\t0x1ce8\n#define\tMGAREG_DR11\t\t0x1cec\n\n#define\tMGAREG_DR12\t\t0x1cf0\n#define\tMGAREG_DR13\t\t0x1cf4\n#define\tMGAREG_DR14\t\t0x1cf8\n#define\tMGAREG_DR15\t\t0x1cfc\n\n#define MGAREG_SRCORG\t\t0x2cb4\n#define MGAREG_DSTORG\t\t0x2cb8\n\n \n\n#define MGAREG_EXEC\t\t0x0100\n\n#define\tMGAREG_FIFOSTATUS\t0x1e10\n#define\tMGAREG_Status\t\t0x1e14\n#define MGAREG_CACHEFLUSH       0x1fff\n#define\tMGAREG_ICLEAR\t\t0x1e18\n#define\tMGAREG_IEN\t\t0x1e1c\n\n#define\tMGAREG_VCOUNT\t\t0x1e20\n\n#define\tMGAREG_Reset\t\t0x1e40\n\n#define\tMGAREG_OPMODE\t\t0x1e54\n\n \n#define MGAREG_WIADDR           0x1dc0\n#define MGAREG_WIADDR2          0x1dd8\n#define MGAREG_WGETMSB          0x1dc8\n#define MGAREG_WVRTXSZ          0x1dcc\n#define MGAREG_WACCEPTSEQ       0x1dd4\n#define MGAREG_WMISC            0x1e70\n\n#define MGAREG_MEMCTL           0x2e08\n\n \n\n#define MGAOPM_DMA_GENERAL\t(0x00 << 2)\n#define MGAOPM_DMA_BLIT\t\t(0x01 << 2)\n#define MGAOPM_DMA_VECTOR\t(0x10 << 2)\n\n \n#define MGAMAC_PW8               0x00\n#define MGAMAC_PW16              0x01\n#define MGAMAC_PW24              0x03  \n#define MGAMAC_PW32              0x02  \n#define MGAMAC_BYPASS332         0x10000000\n#define MGAMAC_NODITHER          0x40000000\n#define MGAMAC_DIT555            0x80000000\n\n \n\n \n\n#define MGADWG_LINE_OPEN\t0x00\n#define MGADWG_AUTOLINE_OPEN\t0x01\n#define MGADWG_LINE_CLOSE\t0x02\n#define MGADWG_AUTOLINE_CLOSE\t0x03\n\n \n#define MGADWG_TRAP\t\t0x04\n#define MGADWG_TEXTURE_TRAP\t0x06\n\n \n\n#define MGADWG_BITBLT\t\t0x08\n#define MGADWG_FBITBLT\t\t0x0c\n#define MGADWG_ILOAD\t\t0x09\n#define MGADWG_ILOAD_SCALE\t0x0d\n#define MGADWG_ILOAD_FILTER\t0x0f\n#define MGADWG_ILOAD_HIQH\t0x07\n#define MGADWG_ILOAD_HIQHV\t0x0e\n#define MGADWG_IDUMP\t\t0x0a\n\n \n\n#define MGADWG_RPL\t\t( 0x00 << 4 )\n#define MGADWG_RSTR\t\t( 0x01 << 4 )\n#define MGADWG_ZI\t\t( 0x03 << 4 )\n#define MGADWG_BLK \t\t( 0x04 << 4 )\n#define MGADWG_I\t\t( 0x07 << 4 )\n\n \n#define MGADWG_LINEAR\t\t( 0x01 << 7 )\n\n \n\n#define MGADWG_NOZCMP\t\t( 0x00 << 8 )\n#define MGADWG_ZE\t\t( 0x02 << 8 )\n#define MGADWG_ZNE\t\t( 0x03 << 8 )\n#define MGADWG_ZLT\t\t( 0x04 << 8 )\n#define MGADWG_ZLTE\t\t( 0x05 << 8 )\n#define MGADWG_GT\t\t( 0x06 << 8 )\n#define MGADWG_GTE\t\t( 0x07 << 8 )\n\n \n\n#define MGADWG_SOLID\t\t( 0x01 << 11 )\n\n \n\n#define MGADWG_ARZERO\t\t( 0x01 << 12 )\n\n#define MGADWG_SGNZERO\t\t( 0x01 << 13 )\n\n#define MGADWG_SHIFTZERO\t( 0x01 << 14 )\n\n \n\n \n\n#define MGADWG_BMONOLEF\t\t( 0x00 << 25 )\n#define MGADWG_BMONOWF\t\t( 0x04 << 25 )\n#define MGADWG_BPLAN\t\t( 0x01 << 25 )\n\n \n\n#define MGADWG_BFCOL   \t\t( 0x02 << 25 )\n#define MGADWG_BUYUV\t\t( 0x0e << 25 )\n#define MGADWG_BU32BGR\t\t( 0x03 << 25 )\n#define MGADWG_BU32RGB\t\t( 0x07 << 25 )\n#define MGADWG_BU24BGR\t\t( 0x0b << 25 )\n#define MGADWG_BU24RGB\t\t( 0x0f << 25 )\n\n#define MGADWG_PATTERN\t\t( 0x01 << 29 )\n#define MGADWG_TRANSC\t\t( 0x01 << 30 )\n#define MGAREG_MISC_WRITE\t0x3c2\n#define MGAREG_MISC_READ\t0x3cc\n#define MGAREG_MEM_MISC_WRITE       0x1fc2\n#define MGAREG_MEM_MISC_READ        0x1fcc\n\n#define MGAREG_MISC_IOADSEL\t(0x1 << 0)\n#define MGAREG_MISC_RAMMAPEN\t(0x1 << 1)\n#define MGAREG_MISC_CLKSEL_MASK\t\tGENMASK(3, 2)\n#define MGAREG_MISC_CLKSEL_VGA25\t(0x0 << 2)\n#define MGAREG_MISC_CLKSEL_VGA28\t(0x1 << 2)\n#define MGAREG_MISC_CLKSEL_MGA\t\t(0x3 << 2)\n#define MGAREG_MISC_VIDEO_DIS\t(0x1 << 4)\n#define MGAREG_MISC_HIGH_PG_SEL\t(0x1 << 5)\n#define MGAREG_MISC_HSYNCPOL\t\tBIT(6)\n#define MGAREG_MISC_VSYNCPOL\t\tBIT(7)\n\n \n#define MGAREG_SEQ_INDEX\t0x1fc4\n#define MGAREG_SEQ_DATA\t\t0x1fc5\n\n#define MGAREG_SEQ0_ASYNCRST\tBIT(0)\n#define MGAREG_SEQ0_SYNCRST\tBIT(1)\n\n#define MGAREG_SEQ1_SCROFF\tBIT(5)\n\n#define MGAREG_CRTC_INDEX\t0x1fd4\n#define MGAREG_CRTC_DATA\t0x1fd5\n\n#define MGAREG_CRTC11_VINTCLR\t\tBIT(4)\n#define MGAREG_CRTC11_VINTEN\t\tBIT(5)\n#define MGAREG_CRTC11_CRTCPROTECT\tBIT(7)\n\n#define MGAREG_CRTCEXT_INDEX\t0x1fde\n#define MGAREG_CRTCEXT_DATA\t0x1fdf\n\n#define MGAREG_CRTCEXT0_OFFSET_MASK\tGENMASK(5, 4)\n\n#define MGAREG_CRTCEXT1_VRSTEN\t\tBIT(7)\n#define MGAREG_CRTCEXT1_VSYNCOFF\tBIT(5)\n#define MGAREG_CRTCEXT1_HSYNCOFF\tBIT(4)\n#define MGAREG_CRTCEXT1_HRSTEN\t\tBIT(3)\n\n#define MGAREG_CRTCEXT3_MGAMODE\t\tBIT(7)\n\n \n#define MGA_CURPOSXL 0x3c0c\n#define MGA_CURPOSXH 0x3c0d\n#define MGA_CURPOSYL 0x3c0e\n#define MGA_CURPOSYH 0x3c0f\n\n \n#define MGA1064_OPT_SYS_CLK_PCI   \t\t( 0x00 << 0 )\n#define MGA1064_OPT_SYS_CLK_PLL   \t\t( 0x01 << 0 )\n#define MGA1064_OPT_SYS_CLK_EXT   \t\t( 0x02 << 0 )\n#define MGA1064_OPT_SYS_CLK_MSK   \t\t( 0x03 << 0 )\n\n#define MGA1064_OPT_SYS_CLK_DIS   \t\t( 0x01 << 2 )\n#define MGA1064_OPT_G_CLK_DIV_1   \t\t( 0x01 << 3 )\n#define MGA1064_OPT_M_CLK_DIV_1   \t\t( 0x01 << 4 )\n\n#define MGA1064_OPT_SYS_PLL_PDN   \t\t( 0x01 << 5 )\n#define MGA1064_OPT_VGA_ION   \t\t( 0x01 << 8 )\n\n \n#define PCI_MGA_INDEX\t\t0x44\n#define PCI_MGA_DATA\t\t0x48\n#define PCI_MGA_OPTION\t\t0x40\n#define PCI_MGA_OPTION2\t\t0x50\n#define PCI_MGA_OPTION3\t\t0x54\n\n#define PCI_MGA_OPTION_HARDPWMSK\tBIT(14)\n\n#define RAMDAC_OFFSET\t\t0x3c00\n\n \n\n#define TVP3026_INDEX\t\t0x00\n#define TVP3026_WADR_PAL\t0x00\n#define TVP3026_COL_PAL\t\t0x01\n#define TVP3026_PIX_RD_MSK\t0x02\n#define TVP3026_RADR_PAL\t0x03\n#define TVP3026_CUR_COL_ADDR\t0x04\n#define TVP3026_CUR_COL_DATA\t0x05\n#define TVP3026_DATA\t\t0x0a\n#define TVP3026_CUR_RAM\t\t0x0b\n#define TVP3026_CUR_XLOW\t0x0c\n#define TVP3026_CUR_XHI\t\t0x0d\n#define TVP3026_CUR_YLOW\t0x0e\n#define TVP3026_CUR_YHI\t\t0x0f\n\n \n\n#define TVP3026_SILICON_REV\t0x01\n#define TVP3026_CURSOR_CTL\t0x06\n#define TVP3026_LATCH_CTL\t0x0f\n#define TVP3026_TRUE_COLOR_CTL\t0x18\n#define TVP3026_MUX_CTL\t\t0x19\n#define TVP3026_CLK_SEL\t\t0x1a\n#define TVP3026_PAL_PAGE\t0x1c\n#define TVP3026_GEN_CTL\t\t0x1d\n#define TVP3026_MISC_CTL\t0x1e\n#define TVP3026_GEN_IO_CTL\t0x2a\n#define TVP3026_GEN_IO_DATA\t0x2b\n#define TVP3026_PLL_ADDR\t0x2c\n#define TVP3026_PIX_CLK_DATA\t0x2d\n#define TVP3026_MEM_CLK_DATA\t0x2e\n#define TVP3026_LOAD_CLK_DATA\t0x2f\n#define TVP3026_KEY_RED_LOW\t0x32\n#define TVP3026_KEY_RED_HI\t0x33\n#define TVP3026_KEY_GREEN_LOW\t0x34\n#define TVP3026_KEY_GREEN_HI\t0x35\n#define TVP3026_KEY_BLUE_LOW\t0x36\n#define TVP3026_KEY_BLUE_HI\t0x37\n#define TVP3026_KEY_CTL\t\t0x38\n#define TVP3026_MCLK_CTL\t0x39\n#define TVP3026_SENSE_TEST\t0x3a\n#define TVP3026_TEST_DATA\t0x3b\n#define TVP3026_CRC_LSB\t\t0x3c\n#define TVP3026_CRC_MSB\t\t0x3d\n#define TVP3026_CRC_CTL\t\t0x3e\n#define TVP3026_ID\t\t0x3f\n#define TVP3026_RESET\t\t0xff\n\n\n \n \n\n#define MGA1064_INDEX\t\t0x00\n#define MGA1064_WADR_PAL\t0x00\n#define MGA1064_SPAREREG        0x00\n#define MGA1064_COL_PAL\t\t0x01\n#define MGA1064_PIX_RD_MSK\t0x02\n#define MGA1064_RADR_PAL\t0x03\n#define MGA1064_DATA\t\t0x0a\n\n#define MGA1064_CUR_XLOW\t0x0c\n#define MGA1064_CUR_XHI\t\t0x0d\n#define MGA1064_CUR_YLOW\t0x0e\n#define MGA1064_CUR_YHI\t\t0x0f\n\n \n#define MGA1064_DVI_PIPE_CTL    0x03\n#define MGA1064_CURSOR_BASE_ADR_LOW\t0x04\n#define MGA1064_CURSOR_BASE_ADR_HI\t0x05\n#define MGA1064_CURSOR_CTL\t0x06\n#define MGA1064_CURSOR_COL0_RED\t0x08\n#define MGA1064_CURSOR_COL0_GREEN\t0x09\n#define MGA1064_CURSOR_COL0_BLUE\t0x0a\n\n#define MGA1064_CURSOR_COL1_RED\t0x0c\n#define MGA1064_CURSOR_COL1_GREEN\t0x0d\n#define MGA1064_CURSOR_COL1_BLUE\t0x0e\n\n#define MGA1064_CURSOR_COL2_RED\t0x010\n#define MGA1064_CURSOR_COL2_GREEN\t0x011\n#define MGA1064_CURSOR_COL2_BLUE\t0x012\n\n#define MGA1064_VREF_CTL\t0x018\n\n#define MGA1064_MUL_CTL\t\t0x19\n#define MGA1064_MUL_CTL_8bits\t\t0x0\n#define MGA1064_MUL_CTL_15bits\t\t0x01\n#define MGA1064_MUL_CTL_16bits\t\t0x02\n#define MGA1064_MUL_CTL_24bits\t\t0x03\n#define MGA1064_MUL_CTL_32bits\t\t0x04\n#define MGA1064_MUL_CTL_2G8V16bits\t\t0x05\n#define MGA1064_MUL_CTL_G16V16bits\t\t0x06\n#define MGA1064_MUL_CTL_32_24bits\t\t0x07\n\n#define MGA1064_PIX_CLK_CTL\t\t0x1a\n#define MGA1064_PIX_CLK_CTL_CLK_DIS\t\t( 0x01 << 2 )\n#define MGA1064_PIX_CLK_CTL_CLK_POW_DOWN\t( 0x01 << 3 )\n#define MGA1064_PIX_CLK_CTL_SEL_PCI\t\t( 0x00 << 0 )\n#define MGA1064_PIX_CLK_CTL_SEL_PLL\t\t( 0x01 << 0 )\n#define MGA1064_PIX_CLK_CTL_SEL_EXT\t\t( 0x02 << 0 )\n#define MGA1064_PIX_CLK_CTL_SEL_MSK\t\t( 0x03 << 0 )\n\n#define MGA1064_GEN_CTL\t\t0x1d\n#define MGA1064_GEN_CTL_SYNC_ON_GREEN_DIS      (0x01 << 5)\n#define MGA1064_MISC_CTL\t0x1e\n#define MGA1064_MISC_CTL_DAC_EN                ( 0x01 << 0 )\n#define MGA1064_MISC_CTL_VGA   \t\t( 0x01 << 1 )\n#define MGA1064_MISC_CTL_DIS_CON   \t\t( 0x03 << 1 )\n#define MGA1064_MISC_CTL_MAFC   \t\t( 0x02 << 1 )\n#define MGA1064_MISC_CTL_VGA8   \t\t( 0x01 << 3 )\n#define MGA1064_MISC_CTL_DAC_RAM_CS   \t\t( 0x01 << 4 )\n\n#define MGA1064_GEN_IO_CTL2\t0x29\n#define MGA1064_GEN_IO_CTL\t0x2a\n#define MGA1064_GEN_IO_DATA\t0x2b\n#define MGA1064_SYS_PLL_M\t0x2c\n#define MGA1064_SYS_PLL_N\t0x2d\n#define MGA1064_SYS_PLL_P\t0x2e\n#define MGA1064_SYS_PLL_STAT\t0x2f\n\n#define MGA1064_REMHEADCTL     0x30\n#define MGA1064_REMHEADCTL_CLKDIS ( 0x01 << 0 )\n#define MGA1064_REMHEADCTL_CLKSL_OFF ( 0x00 << 1 )\n#define MGA1064_REMHEADCTL_CLKSL_PLL ( 0x01 << 1 )\n#define MGA1064_REMHEADCTL_CLKSL_PCI ( 0x02 << 1 )\n#define MGA1064_REMHEADCTL_CLKSL_MSK ( 0x03 << 1 )\n\n#define MGA1064_REMHEADCTL2     0x31\n\n#define MGA1064_ZOOM_CTL\t0x38\n#define MGA1064_SENSE_TST\t0x3a\n\n#define MGA1064_CRC_LSB\t\t0x3c\n#define MGA1064_CRC_MSB\t\t0x3d\n#define MGA1064_CRC_CTL\t\t0x3e\n#define MGA1064_COL_KEY_MSK_LSB\t\t0x40\n#define MGA1064_COL_KEY_MSK_MSB\t\t0x41\n#define MGA1064_COL_KEY_LSB\t\t0x42\n#define MGA1064_COL_KEY_MSB\t\t0x43\n#define MGA1064_PIX_PLLA_M\t0x44\n#define MGA1064_PIX_PLLA_N\t0x45\n#define MGA1064_PIX_PLLA_P\t0x46\n#define MGA1064_PIX_PLLB_M\t0x48\n#define MGA1064_PIX_PLLB_N\t0x49\n#define MGA1064_PIX_PLLB_P\t0x4a\n#define MGA1064_PIX_PLLC_M\t0x4c\n#define MGA1064_PIX_PLLC_N\t0x4d\n#define MGA1064_PIX_PLLC_P\t0x4e\n\n#define MGA1064_PIX_PLL_STAT\t0x4f\n\n \n\n#define MGA1064_VID_PLL_STAT    0x8c\n#define MGA1064_VID_PLL_P       0x8D\n#define MGA1064_VID_PLL_M       0x8E\n#define MGA1064_VID_PLL_N       0x8F\n\n \n#define MGA1064_WB_PIX_PLLC_M\t0xb7\n#define MGA1064_WB_PIX_PLLC_N\t0xb6\n#define MGA1064_WB_PIX_PLLC_P\t0xb8\n\n \n#define MGA1064_EV_PIX_PLLC_M\t0xb6\n#define MGA1064_EV_PIX_PLLC_N\t0xb7\n#define MGA1064_EV_PIX_PLLC_P\t0xb8\n\n \n#define MGA1064_EH_PIX_PLLC_M   0xb6\n#define MGA1064_EH_PIX_PLLC_N   0xb7\n#define MGA1064_EH_PIX_PLLC_P   0xb8\n\n \n#define MGA1064_ER_PIX_PLLC_M\t0xb7\n#define MGA1064_ER_PIX_PLLC_N\t0xb6\n#define MGA1064_ER_PIX_PLLC_P\t0xb8\n\n#define MGA1064_DISP_CTL        0x8a\n#define MGA1064_DISP_CTL_DAC1OUTSEL_MASK       0x01\n#define MGA1064_DISP_CTL_DAC1OUTSEL_DIS        0x00\n#define MGA1064_DISP_CTL_DAC1OUTSEL_EN         0x01\n#define MGA1064_DISP_CTL_DAC2OUTSEL_MASK       (0x03 << 2)\n#define MGA1064_DISP_CTL_DAC2OUTSEL_DIS        0x00\n#define MGA1064_DISP_CTL_DAC2OUTSEL_CRTC1      (0x01 << 2)\n#define MGA1064_DISP_CTL_DAC2OUTSEL_CRTC2      (0x02 << 2)\n#define MGA1064_DISP_CTL_DAC2OUTSEL_TVE        (0x03 << 2)\n#define MGA1064_DISP_CTL_PANOUTSEL_MASK        (0x03 << 5)\n#define MGA1064_DISP_CTL_PANOUTSEL_DIS         0x00\n#define MGA1064_DISP_CTL_PANOUTSEL_CRTC1       (0x01 << 5)\n#define MGA1064_DISP_CTL_PANOUTSEL_CRTC2RGB    (0x02 << 5)\n#define MGA1064_DISP_CTL_PANOUTSEL_CRTC2656    (0x03 << 5)\n\n#define MGA1064_SYNC_CTL        0x8b\n\n#define MGA1064_PWR_CTL         0xa0\n#define MGA1064_PWR_CTL_DAC2_EN                (0x01 << 0)\n#define MGA1064_PWR_CTL_VID_PLL_EN             (0x01 << 1)\n#define MGA1064_PWR_CTL_PANEL_EN               (0x01 << 2)\n#define MGA1064_PWR_CTL_RFIFO_EN               (0x01 << 3)\n#define MGA1064_PWR_CTL_CFIFO_EN               (0x01 << 4)\n\n#define MGA1064_PAN_CTL         0xa2\n\n \n#define MGAREG2_C2CTL            0x10\n#define MGAREG2_C2HPARAM         0x14\n#define MGAREG2_C2HSYNC          0x18\n#define MGAREG2_C2VPARAM         0x1c\n#define MGAREG2_C2VSYNC          0x20\n#define MGAREG2_C2STARTADD0      0x28\n\n#define MGAREG2_C2OFFSET         0x40\n#define MGAREG2_C2DATACTL        0x4c\n\n#define MGAREG_C2CTL            0x3c10\n#define MGAREG_C2CTL_C2_EN                     0x01\n\n#define MGAREG_C2_HIPRILVL_M                   (0x07 << 4)\n#define MGAREG_C2_MAXHIPRI_M                   (0x07 << 8)\n\n#define MGAREG_C2CTL_PIXCLKSEL_MASK            (0x03 << 1)\n#define MGAREG_C2CTL_PIXCLKSELH_MASK           (0x01 << 14)\n#define MGAREG_C2CTL_PIXCLKSEL_PCICLK          0x00\n#define MGAREG_C2CTL_PIXCLKSEL_VDOCLK          (0x01 << 1)\n#define MGAREG_C2CTL_PIXCLKSEL_PIXELPLL        (0x02 << 1)\n#define MGAREG_C2CTL_PIXCLKSEL_VIDEOPLL        (0x03 << 1)\n#define MGAREG_C2CTL_PIXCLKSEL_VDCLK           (0x01 << 14)\n\n#define MGAREG_C2CTL_PIXCLKSEL_CRISTAL         (0x01 << 1) | (0x01 << 14)\n#define MGAREG_C2CTL_PIXCLKSEL_SYSTEMPLL       (0x02 << 1) | (0x01 << 14)\n\n#define MGAREG_C2CTL_PIXCLKDIS_MASK            (0x01 << 3)\n#define MGAREG_C2CTL_PIXCLKDIS_DISABLE         (0x01 << 3)\n\n#define MGAREG_C2CTL_CRTCDACSEL_MASK           (0x01 << 20)\n#define MGAREG_C2CTL_CRTCDACSEL_CRTC1          0x00\n#define MGAREG_C2CTL_CRTCDACSEL_CRTC2          (0x01 << 20)\n\n#define MGAREG_C2HPARAM         0x3c14\n#define MGAREG_C2HSYNC          0x3c18\n#define MGAREG_C2VPARAM         0x3c1c\n#define MGAREG_C2VSYNC          0x3c20\n#define MGAREG_C2STARTADD0      0x3c28\n\n#define MGAREG_C2OFFSET         0x3c40\n#define MGAREG_C2DATACTL        0x3c4c\n\n \n\n#define MGAREG_BESA1C3ORG\t0x3d60\n#define MGAREG_BESA1CORG\t0x3d10\n#define MGAREG_BESA1ORG\t\t0x3d00\n#define MGAREG_BESCTL\t\t0x3d20\n#define MGAREG_BESGLOBCTL\t0x3dc0\n#define MGAREG_BESHCOORD\t0x3d28\n#define MGAREG_BESHISCAL\t0x3d30\n#define MGAREG_BESHSRCEND\t0x3d3c\n#define MGAREG_BESHSRCLST\t0x3d50\n#define MGAREG_BESHSRCST\t0x3d38\n#define MGAREG_BESLUMACTL\t0x3d40\n#define MGAREG_BESPITCH\t\t0x3d24\n#define MGAREG_BESV1SRCLST\t0x3d54\n#define MGAREG_BESV1WGHT\t0x3d48\n#define MGAREG_BESVCOORD\t0x3d2c\n#define MGAREG_BESVISCAL\t0x3d34\n\n \n\n#define MGAREG_TMR0\t\t0x2c00\n#define MGAREG_TMR1\t\t0x2c04\n#define MGAREG_TMR2\t\t0x2c08\n#define MGAREG_TMR3\t\t0x2c0c\n#define MGAREG_TMR4\t\t0x2c10\n#define MGAREG_TMR5\t\t0x2c14\n#define MGAREG_TMR6\t\t0x2c18\n#define MGAREG_TMR7\t\t0x2c1c\n#define MGAREG_TMR8\t\t0x2c20\n#define MGAREG_TEXORG\t\t0x2c24\n#define MGAREG_TEXWIDTH\t\t0x2c28\n#define MGAREG_TEXHEIGHT\t0x2c2c\n#define MGAREG_TEXCTL\t\t0x2c30\n#    define MGA_TW4                             (0x00000000)\n#    define MGA_TW8                             (0x00000001)\n#    define MGA_TW15                            (0x00000002)\n#    define MGA_TW16                            (0x00000003)\n#    define MGA_TW12                            (0x00000004)\n#    define MGA_TW32                            (0x00000006)\n#    define MGA_TW8A                            (0x00000007)\n#    define MGA_TW8AL                           (0x00000008)\n#    define MGA_TW422                           (0x0000000A)\n#    define MGA_TW422UYVY                       (0x0000000B)\n#    define MGA_PITCHLIN                        (0x00000100)\n#    define MGA_NOPERSPECTIVE                   (0x00200000)\n#    define MGA_TAKEY                           (0x02000000)\n#    define MGA_TAMASK                          (0x04000000)\n#    define MGA_CLAMPUV                         (0x18000000)\n#    define MGA_TEXMODULATE                     (0x20000000)\n#define MGAREG_TEXCTL2\t\t0x2c3c\n#    define MGA_G400_TC2_MAGIC                  (0x00008000)\n#    define MGA_TC2_DECALBLEND                  (0x00000001)\n#    define MGA_TC2_IDECAL                      (0x00000002)\n#    define MGA_TC2_DECALDIS                    (0x00000004)\n#    define MGA_TC2_CKSTRANSDIS                 (0x00000010)\n#    define MGA_TC2_BORDEREN                    (0x00000020)\n#    define MGA_TC2_SPECEN                      (0x00000040)\n#    define MGA_TC2_DUALTEX                     (0x00000080)\n#    define MGA_TC2_TABLEFOG                    (0x00000100)\n#    define MGA_TC2_BUMPMAP                     (0x00000200)\n#    define MGA_TC2_SELECT_TMU1                 (0x80000000)\n#define MGAREG_TEXTRANS\t\t0x2c34\n#define MGAREG_TEXTRANSHIGH\t0x2c38\n#define MGAREG_TEXFILTER\t0x2c58\n#    define MGA_MIN_NRST                        (0x00000000)\n#    define MGA_MIN_BILIN                       (0x00000002)\n#    define MGA_MIN_ANISO                       (0x0000000D)\n#    define MGA_MAG_NRST                        (0x00000000)\n#    define MGA_MAG_BILIN                       (0x00000020)\n#    define MGA_FILTERALPHA                     (0x00100000)\n#define MGAREG_ALPHASTART\t0x2c70\n#define MGAREG_ALPHAXINC\t0x2c74\n#define MGAREG_ALPHAYINC\t0x2c78\n#define MGAREG_ALPHACTRL\t0x2c7c\n#    define MGA_SRC_ZERO                        (0x00000000)\n#    define MGA_SRC_ONE                         (0x00000001)\n#    define MGA_SRC_DST_COLOR                   (0x00000002)\n#    define MGA_SRC_ONE_MINUS_DST_COLOR         (0x00000003)\n#    define MGA_SRC_ALPHA                       (0x00000004)\n#    define MGA_SRC_ONE_MINUS_SRC_ALPHA         (0x00000005)\n#    define MGA_SRC_DST_ALPHA                   (0x00000006)\n#    define MGA_SRC_ONE_MINUS_DST_ALPHA         (0x00000007)\n#    define MGA_SRC_SRC_ALPHA_SATURATE          (0x00000008)\n#    define MGA_SRC_BLEND_MASK                  (0x0000000f)\n#    define MGA_DST_ZERO                        (0x00000000)\n#    define MGA_DST_ONE                         (0x00000010)\n#    define MGA_DST_SRC_COLOR                   (0x00000020)\n#    define MGA_DST_ONE_MINUS_SRC_COLOR         (0x00000030)\n#    define MGA_DST_SRC_ALPHA                   (0x00000040)\n#    define MGA_DST_ONE_MINUS_SRC_ALPHA         (0x00000050)\n#    define MGA_DST_DST_ALPHA                   (0x00000060)\n#    define MGA_DST_ONE_MINUS_DST_ALPHA         (0x00000070)\n#    define MGA_DST_BLEND_MASK                  (0x00000070)\n#    define MGA_ALPHACHANNEL                    (0x00000100)\n#    define MGA_VIDEOALPHA                      (0x00000200)\n#    define MGA_DIFFUSEDALPHA                   (0x01000000)\n#    define MGA_MODULATEDALPHA                  (0x02000000)\n#define MGAREG_TDUALSTAGE0                      (0x2CF8)\n#define MGAREG_TDUALSTAGE1                      (0x2CFC)\n#    define MGA_TDS_COLOR_ARG2_DIFFUSE          (0x00000000)\n#    define MGA_TDS_COLOR_ARG2_SPECULAR         (0x00000001)\n#    define MGA_TDS_COLOR_ARG2_FCOL             (0x00000002)\n#    define MGA_TDS_COLOR_ARG2_PREVSTAGE        (0x00000003)\n#    define MGA_TDS_COLOR_ALPHA_DIFFUSE         (0x00000000)\n#    define MGA_TDS_COLOR_ALPHA_FCOL            (0x00000004)\n#    define MGA_TDS_COLOR_ALPHA_CURRTEX         (0x00000008)\n#    define MGA_TDS_COLOR_ALPHA_PREVTEX         (0x0000000c)\n#    define MGA_TDS_COLOR_ALPHA_PREVSTAGE       (0x00000010)\n#    define MGA_TDS_COLOR_ARG1_REPLICATEALPHA   (0x00000020)\n#    define MGA_TDS_COLOR_ARG1_INV              (0x00000040)\n#    define MGA_TDS_COLOR_ARG2_REPLICATEALPHA   (0x00000080)\n#    define MGA_TDS_COLOR_ARG2_INV              (0x00000100)\n#    define MGA_TDS_COLOR_ALPHA1INV             (0x00000200)\n#    define MGA_TDS_COLOR_ALPHA2INV             (0x00000400)\n#    define MGA_TDS_COLOR_ARG1MUL_ALPHA1        (0x00000800)\n#    define MGA_TDS_COLOR_ARG2MUL_ALPHA2        (0x00001000)\n#    define MGA_TDS_COLOR_ARG1ADD_MULOUT        (0x00002000)\n#    define MGA_TDS_COLOR_ARG2ADD_MULOUT        (0x00004000)\n#    define MGA_TDS_COLOR_MODBRIGHT_2X          (0x00008000)\n#    define MGA_TDS_COLOR_MODBRIGHT_4X          (0x00010000)\n#    define MGA_TDS_COLOR_ADD_SUB               (0x00000000)\n#    define MGA_TDS_COLOR_ADD_ADD               (0x00020000)\n#    define MGA_TDS_COLOR_ADD2X                 (0x00040000)\n#    define MGA_TDS_COLOR_ADDBIAS               (0x00080000)\n#    define MGA_TDS_COLOR_BLEND                 (0x00100000)\n#    define MGA_TDS_COLOR_SEL_ARG1              (0x00000000)\n#    define MGA_TDS_COLOR_SEL_ARG2              (0x00200000)\n#    define MGA_TDS_COLOR_SEL_ADD               (0x00400000)\n#    define MGA_TDS_COLOR_SEL_MUL               (0x00600000)\n#    define MGA_TDS_ALPHA_ARG1_INV              (0x00800000)\n#    define MGA_TDS_ALPHA_ARG2_DIFFUSE          (0x00000000)\n#    define MGA_TDS_ALPHA_ARG2_FCOL             (0x01000000)\n#    define MGA_TDS_ALPHA_ARG2_PREVTEX          (0x02000000)\n#    define MGA_TDS_ALPHA_ARG2_PREVSTAGE        (0x03000000)\n#    define MGA_TDS_ALPHA_ARG2_INV              (0x04000000)\n#    define MGA_TDS_ALPHA_ADD                   (0x08000000)\n#    define MGA_TDS_ALPHA_ADDBIAS               (0x10000000)\n#    define MGA_TDS_ALPHA_ADD2X                 (0x20000000)\n#    define MGA_TDS_ALPHA_SEL_ARG1              (0x00000000)\n#    define MGA_TDS_ALPHA_SEL_ARG2              (0x40000000)\n#    define MGA_TDS_ALPHA_SEL_ADD               (0x80000000)\n#    define MGA_TDS_ALPHA_SEL_MUL               (0xc0000000)\n\n#define MGAREG_DWGSYNC\t\t0x2c4c\n\n#define MGAREG_AGP_PLL\t\t0x1e4c\n#define MGA_AGP2XPLL_ENABLE\t\t0x1\n#define MGA_AGP2XPLL_DISABLE\t\t0x0\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}