EN hex_to_7seg NULL /home/lab661/Documents/frolka/Digital-electronics-1/Labs/04-adder/hex_to_7seg.vhd sub00/vhpl04 1582799902
EN half_adder NULL /home/lab661/Documents/frolka/Digital-electronics-1/Labs/04-adder/half_adder.vhd sub00/vhpl00 1582799898
EN top NULL /home/lab661/Documents/frolka/Digital-electronics-1/Labs/04-adder/top2.vhd sub00/vhpl06 1582799904
EN full_adder NULL /home/lab661/Documents/frolka/Digital-electronics-1/Labs/04-adder/full_adder.vhd sub00/vhpl02 1582799900
AR hex_to_7seg behavioral /home/lab661/Documents/frolka/Digital-electronics-1/Labs/04-adder/hex_to_7seg.vhd sub00/vhpl05 1582799903
AR full_adder behavioral /home/lab661/Documents/frolka/Digital-electronics-1/Labs/04-adder/full_adder.vhd sub00/vhpl03 1582799901
AR half_adder behavioral /home/lab661/Documents/frolka/Digital-electronics-1/Labs/04-adder/half_adder.vhd sub00/vhpl01 1582799899
