// Seed: 2867157159
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  initial begin
    if (id_4) begin
      if (1) id_3 <= 1 == 1;
    end
  end
  module_0();
endmodule
module module_2;
  module_0();
endmodule
module module_3;
  assign id_1[1] = id_1;
  assign id_1[1] = id_1#(.id_1(1));
  module_0();
  logic [7:0] id_2 = id_2[1];
endmodule
