<stg><name>test_state_buffer_Pipeline_VITIS_LOOP_39_2</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc17.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc17.i:0 %i_1 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc17.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc17.i:2 %icmp_ln39 = icmp_eq  i7 %i_1, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc17.i:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc17.i:4 %add_ln39 = add i7 %i_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc17.i:5 %br_ln39 = br i1 %icmp_ln39, void %for.inc17.i.split, void %_ZN11StateBufferC2Ev.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc17.i.split:0 %specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc17.i.split:1 %lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %i_1, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="5">
<![CDATA[
for.inc17.i.split:2 %zext_ln40 = zext i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc17.i.split:3 %buffer_lp_heads_addr = getelementptr i32 %buffer_lp_heads, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="buffer_lp_heads_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc17.i.split:4 %buffer_lp_heads_2_addr = getelementptr i32 %buffer_lp_heads_2, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="buffer_lp_heads_2_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="7">
<![CDATA[
for.inc17.i.split:5 %trunc_ln40 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln40"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc17.i.split:6 %br_ln40 = br i1 %trunc_ln40, void %arrayidx143.i.case.0, void %arrayidx143.i.case.1

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx143.i.case.0:0 %store_ln40 = store i32 4294967295, i5 %buffer_lp_heads_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
arrayidx143.i.case.0:1 %br_ln40 = br void %arrayidx143.i.exit

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx143.i.case.1:0 %store_ln40 = store i32 4294967295, i5 %buffer_lp_heads_2_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
arrayidx143.i.case.1:1 %br_ln40 = br void %arrayidx143.i.exit

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx143.i.exit:0 %buffer_lp_sizes_addr = getelementptr i32 %buffer_lp_sizes, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="buffer_lp_sizes_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx143.i.exit:1 %buffer_lp_sizes_2_addr = getelementptr i32 %buffer_lp_sizes_2, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="buffer_lp_sizes_2_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx143.i.exit:2 %br_ln41 = br i1 %trunc_ln40, void %arrayidx164.i.case.0, void %arrayidx164.i.case.1

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx164.i.case.0:0 %store_ln41 = store i32 0, i5 %buffer_lp_sizes_addr

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
arrayidx164.i.case.0:1 %br_ln41 = br void %arrayidx164.i.exit

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx164.i.case.1:0 %store_ln41 = store i32 0, i5 %buffer_lp_sizes_2_addr

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
arrayidx164.i.case.1:1 %br_ln41 = br void %arrayidx164.i.exit

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx164.i.exit:0 %store_ln39 = store i7 %add_ln39, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
arrayidx164.i.exit:1 %br_ln39 = br void %for.inc17.i

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0">
<![CDATA[
_ZN11StateBufferC2Ev.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="40" name="buffer_lp_sizes" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="buffer_lp_sizes"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="41" name="buffer_lp_sizes_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="buffer_lp_sizes_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="42" name="buffer_lp_heads" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="buffer_lp_heads"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="43" name="buffer_lp_heads_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="buffer_lp_heads_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="45" from="StgValue_44" to="i" fromId="44" toId="4">
</dataflow>
<dataflow id="47" from="StgValue_46" to="store_ln0" fromId="46" toId="5">
</dataflow>
<dataflow id="48" from="i" to="store_ln0" fromId="4" toId="5">
</dataflow>
<dataflow id="49" from="i" to="i_1" fromId="4" toId="7">
</dataflow>
<dataflow id="51" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="50" toId="8">
</dataflow>
<dataflow id="53" from="StgValue_52" to="specpipeline_ln0" fromId="52" toId="8">
</dataflow>
<dataflow id="55" from="StgValue_54" to="specpipeline_ln0" fromId="54" toId="8">
</dataflow>
<dataflow id="56" from="StgValue_44" to="specpipeline_ln0" fromId="44" toId="8">
</dataflow>
<dataflow id="57" from="StgValue_54" to="specpipeline_ln0" fromId="54" toId="8">
</dataflow>
<dataflow id="59" from="p_str" to="specpipeline_ln0" fromId="58" toId="8">
</dataflow>
<dataflow id="60" from="i_1" to="icmp_ln39" fromId="7" toId="9">
</dataflow>
<dataflow id="62" from="StgValue_61" to="icmp_ln39" fromId="61" toId="9">
</dataflow>
<dataflow id="64" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="63" toId="10">
</dataflow>
<dataflow id="66" from="StgValue_65" to="empty" fromId="65" toId="10">
</dataflow>
<dataflow id="67" from="StgValue_65" to="empty" fromId="65" toId="10">
</dataflow>
<dataflow id="68" from="StgValue_65" to="empty" fromId="65" toId="10">
</dataflow>
<dataflow id="69" from="i_1" to="add_ln39" fromId="7" toId="11">
</dataflow>
<dataflow id="71" from="StgValue_70" to="add_ln39" fromId="70" toId="11">
</dataflow>
<dataflow id="72" from="icmp_ln39" to="br_ln39" fromId="9" toId="12">
</dataflow>
<dataflow id="74" from="_ssdm_op_SpecLoopName" to="specloopname_ln39" fromId="73" toId="13">
</dataflow>
<dataflow id="76" from="empty_10" to="specloopname_ln39" fromId="75" toId="13">
</dataflow>
<dataflow id="78" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln" fromId="77" toId="14">
</dataflow>
<dataflow id="79" from="i_1" to="lshr_ln" fromId="7" toId="14">
</dataflow>
<dataflow id="80" from="StgValue_44" to="lshr_ln" fromId="44" toId="14">
</dataflow>
<dataflow id="82" from="StgValue_81" to="lshr_ln" fromId="81" toId="14">
</dataflow>
<dataflow id="83" from="lshr_ln" to="zext_ln40" fromId="14" toId="15">
</dataflow>
<dataflow id="84" from="buffer_lp_heads" to="buffer_lp_heads_addr" fromId="42" toId="16">
</dataflow>
<dataflow id="86" from="StgValue_85" to="buffer_lp_heads_addr" fromId="85" toId="16">
</dataflow>
<dataflow id="87" from="zext_ln40" to="buffer_lp_heads_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="88" from="buffer_lp_heads_2" to="buffer_lp_heads_2_addr" fromId="43" toId="17">
</dataflow>
<dataflow id="89" from="StgValue_85" to="buffer_lp_heads_2_addr" fromId="85" toId="17">
</dataflow>
<dataflow id="90" from="zext_ln40" to="buffer_lp_heads_2_addr" fromId="15" toId="17">
</dataflow>
<dataflow id="91" from="i_1" to="trunc_ln40" fromId="7" toId="18">
</dataflow>
<dataflow id="92" from="trunc_ln40" to="br_ln40" fromId="18" toId="19">
</dataflow>
<dataflow id="93" from="StgValue_52" to="store_ln40" fromId="52" toId="20">
</dataflow>
<dataflow id="94" from="buffer_lp_heads_addr" to="store_ln40" fromId="16" toId="20">
</dataflow>
<dataflow id="95" from="StgValue_52" to="store_ln40" fromId="52" toId="22">
</dataflow>
<dataflow id="96" from="buffer_lp_heads_2_addr" to="store_ln40" fromId="17" toId="22">
</dataflow>
<dataflow id="97" from="buffer_lp_sizes" to="buffer_lp_sizes_addr" fromId="40" toId="24">
</dataflow>
<dataflow id="98" from="StgValue_85" to="buffer_lp_sizes_addr" fromId="85" toId="24">
</dataflow>
<dataflow id="99" from="zext_ln40" to="buffer_lp_sizes_addr" fromId="15" toId="24">
</dataflow>
<dataflow id="100" from="buffer_lp_sizes_2" to="buffer_lp_sizes_2_addr" fromId="41" toId="25">
</dataflow>
<dataflow id="101" from="StgValue_85" to="buffer_lp_sizes_2_addr" fromId="85" toId="25">
</dataflow>
<dataflow id="102" from="zext_ln40" to="buffer_lp_sizes_2_addr" fromId="15" toId="25">
</dataflow>
<dataflow id="103" from="trunc_ln40" to="br_ln41" fromId="18" toId="26">
</dataflow>
<dataflow id="104" from="StgValue_54" to="store_ln41" fromId="54" toId="27">
</dataflow>
<dataflow id="105" from="buffer_lp_sizes_addr" to="store_ln41" fromId="24" toId="27">
</dataflow>
<dataflow id="106" from="StgValue_54" to="store_ln41" fromId="54" toId="29">
</dataflow>
<dataflow id="107" from="buffer_lp_sizes_2_addr" to="store_ln41" fromId="25" toId="29">
</dataflow>
<dataflow id="108" from="add_ln39" to="store_ln39" fromId="11" toId="31">
</dataflow>
<dataflow id="109" from="i" to="store_ln39" fromId="4" toId="31">
</dataflow>
<dataflow id="110" from="icmp_ln39" to="StgValue_2" fromId="9" toId="2">
</dataflow>
<dataflow id="111" from="trunc_ln40" to="StgValue_2" fromId="18" toId="2">
</dataflow>
</dataflows>


</stg>
