# VHDL primitive models that cannot be replaced by verilog
BUFGCTRL
DCM_ADV
DCM_SP
DIFFINBUF
DSP48E1
FIFO18E1
FIFO36E1
GTM_DUAL
IBUF
IBUFDS
IBUFDS_DIFF_OUT
IBUFDS_DPHY
IBUFDS_GTE2
ICAPE2
ICAPE3
IOBUF
IOBUF_ANALOG
IOBUFDS
IOBUFDS_DIFF_OUT
ISERDES
ISERDESE1
ISERDES_NODELAY
MMCME2_ADV
MMCME2_BASE
OSERDES
RAMB18E1
RAMB36E1
SIM_CONFIGE2
SIM_CONFIGE3
