$comment
	File created using the following command:
		vcd file VerilogTest.msim.vcd -direction
$end
$date
	Tue Feb 23 14:17:06 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module VerilogTest_vlg_vec_tst $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var wire 1 # c $end

$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var tri1 1 ' devclrn $end
$var tri1 1 ( devpor $end
$var tri1 1 ) devoe $end
$var wire 1 * c~output_o $end
$var wire 1 + a~input_o $end
$var wire 1 , b~input_o $end
$var wire 1 - inst1~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
1"
1#
0$
1%
x&
1'
1(
1)
1*
1+
1,
1-
$end
#1000000
0"
0,
0-
0*
0#
#1500000
0!
1"
0+
1,
#2000000
0"
0,
#2500000
1!
1+
#3000000
1"
1,
1-
1*
1#
#3500000
0"
0,
0-
0*
0#
#4000000
1"
1,
1-
1*
1#
#4500000
0!
0"
0+
0,
0-
0*
0#
#5000000
1"
1,
#5500000
1!
0"
1+
0,
#6000000
0!
0+
#7000000
1!
1+
#7500000
0!
0+
#8000000
1!
1+
#8500000
1"
1,
1-
1*
1#
#9000000
0!
0"
0+
0,
0-
0*
0#
#9500000
1!
1+
#10000000
1"
0!
1,
0+
#11000000
0"
1!
0,
1+
#11500000
1"
0!
1,
0+
#12000000
0"
0,
#12500000
1!
1"
1+
1,
1-
1*
1#
#13000000
0"
0,
0-
0*
0#
#14000000
0!
1"
0+
1,
#15500000
0"
0,
#16000000
