INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:28:32 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 buffer59/outs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            buffer59/outs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (clk rise@4.200ns - clk rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 0.684ns (18.107%)  route 3.093ns (81.892%))
  Logic Levels:           10  (LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.683 - 4.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1151, unset)         0.508     0.508    buffer59/clk
    SLICE_X14Y162        FDRE                                         r  buffer59/outs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y162        FDRE (Prop_fdre_C_Q)         0.254     0.762 f  buffer59/outs_reg[5]/Q
                         net (fo=3, routed)           0.420     1.182    buffer59/control/Q[3]
    SLICE_X14Y161        LUT5 (Prop_lut5_I0_O)        0.043     1.225 r  buffer59/control/outputValid_i_2__11/O
                         net (fo=49, routed)          0.427     1.652    buffer43/fifo/Memory_reg[0][0]_0
    SLICE_X14Y160        LUT6 (Prop_lut6_I1_O)        0.043     1.695 r  buffer43/fifo/transmitValue_i_4__20/O
                         net (fo=9, routed)           0.388     2.083    init12/control/cond_br53_trueOut_valid
    SLICE_X15Y162        LUT6 (Prop_lut6_I3_O)        0.043     2.126 r  init12/control/fullReg_i_3__6/O
                         net (fo=3, routed)           0.254     2.380    buffer49/control/buffer33_outs_valid
    SLICE_X15Y165        LUT6 (Prop_lut6_I2_O)        0.043     2.423 r  buffer49/control/transmitValue_i_2__61/O
                         net (fo=6, routed)           0.177     2.601    buffer49/control/outs_reg[0]
    SLICE_X14Y164        LUT6 (Prop_lut6_I3_O)        0.043     2.644 r  buffer49/control/join_inputs/transmitValue_i_5/O
                         net (fo=3, routed)           0.198     2.841    init12/control/mux23_outs_ready
    SLICE_X14Y165        LUT6 (Prop_lut6_I5_O)        0.043     2.884 f  init12/control/transmitValue_i_3__62/O
                         net (fo=5, routed)           0.193     3.077    init12/control/fork12/control/blockStopArray[1]
    SLICE_X15Y165        LUT4 (Prop_lut4_I2_O)        0.043     3.120 r  init12/control/transmitValue_i_12__0/O
                         net (fo=1, routed)           0.191     3.311    fork35/control/generateBlocks[6].regblock/branch_ready__2_14
    SLICE_X14Y165        LUT5 (Prop_lut5_I1_O)        0.043     3.354 f  fork35/control/generateBlocks[6].regblock/transmitValue_i_6__3/O
                         net (fo=6, routed)           0.313     3.668    fork35/control/generateBlocks[2].regblock/transmitValue_reg_7[2]
    SLICE_X14Y160        LUT6 (Prop_lut6_I3_O)        0.043     3.711 f  fork35/control/generateBlocks[2].regblock/fullReg_i_3__12/O
                         net (fo=8, routed)           0.173     3.883    buffer59/control/outputValid_reg_4
    SLICE_X15Y160        LUT5 (Prop_lut5_I3_O)        0.043     3.926 r  buffer59/control/outs[6]_i_1__4/O
                         net (fo=7, routed)           0.359     4.285    buffer59/control_n_18
    SLICE_X13Y160        FDRE                                         r  buffer59/outs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.200     4.200 r  
                                                      0.000     4.200 r  clk (IN)
                         net (fo=1151, unset)         0.483     4.683    buffer59/clk
    SLICE_X13Y160        FDRE                                         r  buffer59/outs_reg[0]/C
                         clock pessimism              0.000     4.683    
                         clock uncertainty           -0.035     4.647    
    SLICE_X13Y160        FDRE (Setup_fdre_C_CE)      -0.194     4.453    buffer59/outs_reg[0]
  -------------------------------------------------------------------
                         required time                          4.453    
                         arrival time                          -4.285    
  -------------------------------------------------------------------
                         slack                                  0.168    




