<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>LRS</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>adc_psctl</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>M00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:master>
        <spirit:addressSpaceRef spirit:addressSpaceRef="M00_AXI"/>
      </spirit:master>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awqos</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_bid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_buser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arqos</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_aruser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_ruser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">16</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXI_CLK.ASSOCIATED_BUSIF">M00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXI_CLK.ASSOCIATED_RESET">m00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:addressSpaces>
    <spirit:addressSpace>
      <spirit:name>M00_AXI</spirit:name>
      <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="0" spirit:maximum="4294967296" spirit:rangeType="long">4294967296</spirit:range>
      <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
    </spirit:addressSpace>
  </spirit:addressSpaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>adc_psctl_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>4569bb44</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>adc_psctl_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>4569bb44</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>6de4f5fe</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>adc_clk_spi</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_cs_spi</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_sd_spi_1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_sd_spi_2</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_sd_spi_3</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_sd_spi_4</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_sd_spi_5</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_sd_spi_6</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_sd_spi_7</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_sd_spi_8</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_done</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_done_int</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_start</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_init_axi_txn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_txn_done</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_error</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_awid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awlen</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awsize</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awburst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awlock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awcache</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awqos</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_AWUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_awuser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_AWUSER_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_WUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_wuser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_WUSER_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_bid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_bid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_buser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_BUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_buser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_BUSER_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_arid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arlen</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arsize</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arburst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arlock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arcache</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arqos</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_aruser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ARUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_aruser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_ARUSER_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_rid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_ruser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_RUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_ruser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_RUSER_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_M00_AXI_BURST_LEN</spirit:name>
        <spirit:displayName>C M00 AXI BURST LEN</spirit:displayName>
        <spirit:description>Burst Length. Supports 1, 2, 4, 8, 16, 32, 64, 128, 256 burst lengths</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_BURST_LEN" spirit:choiceRef="choice_list_85010fde" spirit:order="4">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_ID_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI ID WIDTH</spirit:displayName>
        <spirit:description>Thread ID Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;))))" spirit:order="5" spirit:minimum="0" spirit:maximum="32" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of Address Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH" spirit:order="6" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of Data Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH" spirit:order="7" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_AWUSER_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI AWUSER WIDTH</spirit:displayName>
        <spirit:description>Width of User Write Address Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_AWUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_AWUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_AWUSER_WIDTH&apos;))))" spirit:order="8" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_ARUSER_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI ARUSER WIDTH</spirit:displayName>
        <spirit:description>Width of User Read Address Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_ARUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_ARUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_ARUSER_WIDTH&apos;))))" spirit:order="9" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_WUSER_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI WUSER WIDTH</spirit:displayName>
        <spirit:description>Width of User Write Data Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_WUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_WUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_WUSER_WIDTH&apos;))))" spirit:order="10" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_RUSER_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI RUSER WIDTH</spirit:displayName>
        <spirit:description>Width of User Read Data Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_RUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_RUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_RUSER_WIDTH&apos;))))" spirit:order="11" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_BUSER_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI BUSER WIDTH</spirit:displayName>
        <spirit:description>Width of User Response Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_BUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_BUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_BUSER_WIDTH&apos;))))" spirit:order="12" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="13" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="14" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_85010fde</spirit:name>
      <spirit:enumeration>1</spirit:enumeration>
      <spirit:enumeration>2</spirit:enumeration>
      <spirit:enumeration>4</spirit:enumeration>
      <spirit:enumeration>8</spirit:enumeration>
      <spirit:enumeration>16</spirit:enumeration>
      <spirit:enumeration>32</spirit:enumeration>
      <spirit:enumeration>64</spirit:enumeration>
      <spirit:enumeration>128</spirit:enumeration>
      <spirit:enumeration>256</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/adc.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/adc_psctl_v1_0_M00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/adc_psctl_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/adc_psctl_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_54f5503a</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/adc.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/adc_psctl_v1_0_M00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/adc_psctl_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/adc_psctl_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/adc_psctl_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_6de4f5fe</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>PS-controllable ADC</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_BURST_LEN</spirit:name>
      <spirit:displayName>C M00 AXI BURST LEN</spirit:displayName>
      <spirit:description>Burst Length. Supports 1, 2, 4, 8, 16, 32, 64, 128, 256 burst lengths</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_BURST_LEN" spirit:choiceRef="choice_list_85010fde" spirit:order="4">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_ID_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI ID WIDTH</spirit:displayName>
      <spirit:description>Thread ID Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_ID_WIDTH" spirit:order="5" spirit:minimum="0" spirit:maximum="32" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of Address Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_ADDR_WIDTH" spirit:order="6" spirit:rangeType="long">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of Data Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="7">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_AWUSER_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI AWUSER WIDTH</spirit:displayName>
      <spirit:description>Width of User Write Address Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_AWUSER_WIDTH" spirit:order="8" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_ARUSER_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI ARUSER WIDTH</spirit:displayName>
      <spirit:description>Width of User Read Address Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_ARUSER_WIDTH" spirit:order="9" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_WUSER_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI WUSER WIDTH</spirit:displayName>
      <spirit:description>Width of User Write Data Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_WUSER_WIDTH" spirit:order="10" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_RUSER_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI RUSER WIDTH</spirit:displayName>
      <spirit:description>Width of User Read Data Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_RUSER_WIDTH" spirit:order="11" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_BUSER_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI BUSER WIDTH</spirit:displayName>
      <spirit:description>Width of User Response Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_BUSER_WIDTH" spirit:order="12" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="13">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="14" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="15" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="16" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">adc_psctl_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>adc_psctl_v1.0</xilinx:displayName>
      <xilinx:coreRevision>51</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2023-09-24T09:27:53Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19ee19ed_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@108171aa_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@470c0e40_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2af53768_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b312e0_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@263f32a0_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@743a38c_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@391247d2_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5517b59e_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@335acae1_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e7eed8f_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29c198ad_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76bf27a6_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e9c5d3f_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f2a83c8_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@509f3a8f_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b3e6e55_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72cbb585_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d334647_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a320883_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@550bd0f6_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ba75522_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@426432ca_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b8d3cd9_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62a3b64b_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55bf5545_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@268a6c6d_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fd93b2d_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17936ce1_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c8de78c_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15ca666a_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37ce22da_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3661c7bd_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4558f160_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34992a45_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16db83d8_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a6f2825_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4710b970_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18cf6e1f_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5182f83c_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7baa8b22_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1801e79d_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7afa9ecb_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@339cbfdf_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@574127bf_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24a276d3_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@724361d7_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b598148_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b178670_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c7b07af_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30374740_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@159ada0d_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@370d9e56_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1670aec0_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70bd2aea_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59d6cd07_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f0dbe5f_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@540ab8d2_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45c85e96_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d05a4c_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f1cbba7_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@472ee17c_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@294924a1_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22194a8_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39fe7a2_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e29b68a_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c654da5_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ed6f197_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b0df240_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49da02f8_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@169c888f_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46c5f6bc_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34c94825_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@110a3a05_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57146230_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fcd322e_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2db8076c_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@165d2c90_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50045f94_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55e82bba_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32077d6f_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b808ea3_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e3d5c7_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b7ab58_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58f169df_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78f771b7_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37f25d5b_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2843fb7b_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79a861ea_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21526048_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@714a682d_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7147bed1_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c1f70f0_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bbf049e_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a97c164_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d4333e1_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3868f1b1_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cc595c5_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14d2b6e_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5590c209_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7780e220_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71f0b624_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e54bb89_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13bfaae0_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21e76c65_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@709aea11_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58ba209d_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27bc57f1_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35b10197_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5128c29f_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@485db35b_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77efad5c_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2229d2a4_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3068f628_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c00d520_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fefb83d_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7427c0c7_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28f9a136_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@97f5d62_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58ae9b3f_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a599ad6_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50f64eec_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fd7f6ee_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73aedd61_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bfa6a47_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@682e75f7_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1483db57_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79305425_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5914f9d6_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aa2d4eb_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2005431d_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4837b956_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6306ffb_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c84e615_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ae8b479_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e811000_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fac5d3a_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1772ecbb_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@367c5d6_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ab25718_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44d1b9eb_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@340df80c_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56428bdc_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@173b06fa_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2281a7a7_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@572300e3_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26aef381_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ea4945c_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a4a15b6_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ec41745_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18cc6c0f_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22850fd1_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e64bd78_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@506685b8_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@685a3d74_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d141c78_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@408de70a_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73e49c44_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44b8791c_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1919182b_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ccc5f04_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ef48c88_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f05f71_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53043781_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e9cc12f_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a8ce32a_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@348e8189_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65696f64_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6959ac68_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@160b1ae6_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28bda6b4_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eba1e37_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24e9fe4d_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b341840_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a9acf38_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5860d758_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69609339_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36fb4495_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45b33de5_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3341470e_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f61f891_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@218e25a3_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42b95ea1_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57bcda8e_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4248cf42_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7326ad48_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d109993_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39fc710b_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@501e5d22_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9f7efbc_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b8b14d1_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a1f70be_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5afbfe4_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1630086b_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b10fd0b_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@726d7d6c_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ebb227e_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f54f444_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67ca4ec1_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71d3d4b7_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27b3790a_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7edab904_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2198297f_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bbc2bd0_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3835b672_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d82a2b5_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@338df7d1_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@122f0a62_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a39cb39_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d2002c_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5531920_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@419f9b1b_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@204cf261_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c3ccf37_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21117fdc_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c9720b2_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15084f49_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56bb19bf_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65286409_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f7fcd28_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f56036d_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66ae83f_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64bf4da9_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54a3acb_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ca51ab2_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ed1cf76_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ad61e88_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3287ac90_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ed0d426_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@364757c0_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26b382db_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61e1e724_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b341fd2_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f8ce2e3_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5466d41e_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14181cd5_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fdbcf20_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@573489f4_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@347c901c_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@131d73a1_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a703494_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c722976_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d8a60b8_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50cb3ae6_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c517083_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@202f3e56_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bcef719_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@120fad53_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e194d67_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@702faa04_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48bfc5c0_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fbc2a95_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4476d278_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d177b8f_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57f0bc1c_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70aaa047_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26ed17e7_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ada8482_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3554866_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@308640f4_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c98e182_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c31c52_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dc1323e_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30148ba0_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4217ce79_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28dbab5a_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64458405_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33ccc654_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bd58966_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d4f5faa_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c1d0fe0_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c03fda3_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21d61eef_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40b2a1b5_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@345d273f_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21875c7c_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54192ad1_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dc28220_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@104827be_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2339c7d6_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fbece9a_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79828de3_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e37cfe8_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@84fcae3_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@582d9b03_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1025f139_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7329ae6a_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f501292_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3481fe1b_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b767f72_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@172ab6d7_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d004cc8_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c746b37_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@625bf7e4_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33c71403_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43885e18_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27583408_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@880d58f_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c4803f3_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1df26601_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d0042cc_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bd30ff5_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@436f2cb1_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dc91b41_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dcc5737_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39240eb7_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b28cee5_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d43335_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f0e2f8c_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@642ea062_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@caf4ab1_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1285ffda_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fb46c70_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61622f_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12dda62c_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d5dd646_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@541f46fe_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d2984e4_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53eee9f5_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@192a705c_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a88a9bb_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77020505_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c9ae47b_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a51e714_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18c8d8d1_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46862947_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22eb5ff3_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c7494be_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@798de03_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75ade739_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e09c155_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30d525cf_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f97f98e_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ff2cc68_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4851c37f_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6469b4d7_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d746d6_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50c1c718_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ff963a5_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a55489e_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19e70b2f_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e1b9390_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30b9f360_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41397854_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c03f4f5_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60149f11_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@270d9022_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aca9ca_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8bc7e_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73ff947b_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@815f3ff_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76601a37_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fe39728_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a3b5623_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55af701a_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bf0cc48_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fdd058c_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@849e186_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48d6ac11_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b1d3e1d_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b59b45f_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ca86cdf_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f620da8_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5887caeb_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48f5c0bf_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17b25066_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72ff689c_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5380911b_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@348e74eb_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@688ce5af_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69cd7166_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64c96a62_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@666d4ff6_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11dbee62_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@196f10f4_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46c6528f_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@680112df_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a5ec9fb_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ad8f757_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e67b2e2_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3961b4ed_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ea754ab_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b5c7278_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ba569c6_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ef42c95_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@510c6e62_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@379f45d_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29936d1_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@181e511a_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53a05e04_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65caf4a5_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@408faf96_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c24745_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62d6ecb0_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67d068ba_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3810087_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2db8a3d_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25a84f75_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c6ba8ca_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47302c5e_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ebaa165_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69d6bfa4_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40921279_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e3876b7_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59e4b0a7_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46a85125_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23b2f52e_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68e756b9_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67af9a9c_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64868aad_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a77e9ce_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12ceeaa2_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6adaba4b_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4356dc7a_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29972b6c_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bfa5260_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@250529f2_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e73ff03_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63aa7435_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44b4d154_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f6abbf0_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ab68290_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c387325_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@585965d0_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64e84238_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d3f0f58_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1237f6e1_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@711e2e4e_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54a2598_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b63661a_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63cf68af_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b3e491e_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76328e0d_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aa3f13a_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6755ab14_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57a9f820_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9cd1f2f_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9a1d1df_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f291819_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13c296cc_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e2f5bfb_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b63a7e5_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c626886_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@732019ba_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@398d32a6_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e311b66_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23cf0636_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1af31b6e_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a2e46e4_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68812372_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39501a2b_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fa8299d_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51038c31_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50c95274_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37203857_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f3827d3_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ca29934_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@756bb9cb_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f28c82e_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@255d680b_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ad5c04d_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16f9951d_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21ff1770_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b3cface_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37ba69d6_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1feee847_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fe62078_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@288b64b8_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39d9fefc_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aaec018_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d0dee9c_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26df49e6_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cbe6a08_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ceeba39_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@777d3062_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51f3aa4d_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@505e696c_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66e143ff_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ac3089e_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30558691_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30e5636b_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10f1393_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@182743db_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b135f54_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15971d95_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d43c271_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6afa0757_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@255518ec_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fc3eebd_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55840fb3_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5249418a_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55c3c792_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e33c885_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b84a39d_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f5254dd_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34ded11_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e5950ea_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bd11c14_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69245e52_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6484ffea_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28daf692_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bce59a0_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a01345f_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b29def3_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4adcde0b_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c1cee44_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70b109b0_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e89f14b_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ca73865_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69fc426a_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2172d32f_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c5ec334_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43d4c651_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67ba12d2_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@458ee673_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6849f33_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b6ad381_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e215e95_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35cc1477_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2485c45e_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46fb7028_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77770b66_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26e697dd_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61bc1854_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47cc399c_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bf90e3f_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51b2640d_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@421f11c8_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65233fed_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@648c2a9a_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e116a90_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20e73bc6_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bec64b3_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a2fd4d1_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3349a85a_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e6b95a2_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2036cc85_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aa642a2_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53838631_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40b0330_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@448d40e2_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13d2c223_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2be9bf72_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e905d53_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e9b6cb3_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@661c322d_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ea2f902_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@318276a_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@672bc208_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f33b891_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b6b71c2_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60fc5a68_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64a63722_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39d77de7_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7587e246_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70fe126c_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42001c1c_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@386656a7_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@769a4b96_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79876843_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@445175d7_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eb74123_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73a40_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21809c76_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70df1ce1_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a26333a_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68f7d9a1_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fd8ca33_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6179398d_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6deef98d_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e3cb933_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43b5986_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b686e99_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22551e72_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48a41f44_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4347cb6d_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@627d1e42_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76fdb127_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1150eeea_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@288a984e_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@204cc071_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3042dc6b_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cddf54c_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e6e16bb_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b653d0e_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e69355_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c30660e_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44d41f16_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b476fdd_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5367b984_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e93cb60_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50f7e35_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@510c846_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@464c97c6_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d313b33_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77f11f30_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37978af0_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b112062_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@341dc3fe_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@371daf8_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@286def40_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bd8faaa_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@181f9487_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33efbe3e_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d5c1cd5_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66baee1a_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2426ad3b_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c69ef92_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65ac850d_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@559dfe69_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51cdd01e_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@422d55fb_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a34967b_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47435690_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e638b1a_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d44ba9b_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19c32dc3_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@198b2f30_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50c04040_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c825958_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a136ac7_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e93e0f3_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a29a333_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e199557_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67878954_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32d4e559_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fb2e814_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50760ea0_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b39a5ef_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fc3a59f_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e442ee5_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66588be_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c04c37a_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27414305_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b87ff58_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1feb6de3_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@279d52c4_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f454225_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d982773_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@336ae07f_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@634f19cb_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38b7dfd0_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59150504_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48a1d677_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@402be1f3_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54a69742_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21c6ab9a_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f191ea7_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5be28b3e_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b075d80_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7612a9cd_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@139f3af9_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@970a4d9_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5126d57a_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fdd4050_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fcacf48_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@252b1bc5_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f1d86d5_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@792df6bb_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e101e36_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10fd1b66_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a77dc1c_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@274b873a_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78d181d3_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f2420c0_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ae6768f_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bb7df29_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22d45159_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54db9261_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eb3d1dc_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@82db88c_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69f65cf4_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f4d3886_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e444ab5_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7102d897_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c59cef8_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d803e4f_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b81cebf_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20a5b789_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11804970_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d3fd242_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dac43df_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44ae44a9_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47d49b2c_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48f8edf0_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6454bed9_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16b0972f_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e3693cc_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73413367_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@296aa546_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@681c1ec1_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24361ba2_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1abcff82_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53409334_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5942bfea_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20a55c64_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c5893e_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4639ad69_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@787d3184_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62c2dfd3_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7576e8e9_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bbe5342_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15474b58_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69e127da_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36b312af_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72f12b78_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57ae22ab_ARCHIVE_LOCATION">c:/Users/mguerreiro/Documents/Projects/HDL/IP/adc_psctl/adc_psctl_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="e4d83b08"/>
      <xilinx:checksum xilinx:scope="addressSpaces" xilinx:value="55bfeea0"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="d017e852"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="60d96c6a"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="2a1dcf78"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="4c4eaa59"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
