Analysis & Synthesis report for xevious_de10_lite
Wed Jun 27 12:00:47 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Wed Jun 27 12:00:47 2018           ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; xevious_de10_lite                           ;
; Top-level Entity Name              ; xevious_de10_lite                           ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; xevious_de10_lite  ; xevious_de10_lite  ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Wed Jun 27 12:00:10 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off xevious_de10_lite -c xevious_de10_lite
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /repos/a35/xevious/src/rtl_dar/sgtl5000_dac.vhd
    Info (12022): Found design unit 1: sgtl5000_dac-struct File: F:/repos/a35/xevious/src/rtl_dar/sgtl5000_dac.vhd Line: 59
    Info (12023): Found entity 1: sgtl5000_dac File: F:/repos/a35/xevious/src/rtl_dar/sgtl5000_dac.vhd Line: 32
Info (12021): Found 2 design units, including 1 entities, in source file /repos/a35/xevious/src/rtl_dar/decodeur_7_seg.vhd
    Info (12022): Found design unit 1: decodeur_7_seg-struct File: F:/repos/a35/xevious/src/rtl_dar/decodeur_7_seg.vhd Line: 12
    Info (12023): Found entity 1: decodeur_7_seg File: F:/repos/a35/xevious/src/rtl_dar/decodeur_7_seg.vhd Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file /repos/a35/xevious/src/rtl_dar/usb_report_pkg.vhd
    Info (12022): Found design unit 1: usb_report_pkg File: F:/repos/a35/xevious/src/rtl_dar/usb_report_pkg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /repos/a35/xevious/src/rtl_dar/usb_keyboard_decoder.vhd
    Info (12022): Found design unit 1: usb_keyboard_decoder-struct File: F:/repos/a35/xevious/src/rtl_dar/usb_keyboard_decoder.vhd Line: 26
    Info (12023): Found entity 1: usb_keyboard_decoder File: F:/repos/a35/xevious/src/rtl_dar/usb_keyboard_decoder.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /repos/a35/xevious/src/rtl_dar/usb_joystick_decoder.vhd
    Info (12022): Found design unit 1: usb_joystick_decoder-struct File: F:/repos/a35/xevious/src/rtl_dar/usb_joystick_decoder.vhd Line: 26
    Info (12023): Found entity 1: usb_joystick_decoder File: F:/repos/a35/xevious/src/rtl_dar/usb_joystick_decoder.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /repos/a35/xevious/src/rtl_dar/usb_host_max3421e.vhd
    Info (12022): Found design unit 1: usb_host_max3421e-struct File: F:/repos/a35/xevious/src/rtl_dar/usb_host_max3421e.vhd Line: 65
    Info (12023): Found entity 1: usb_host_max3421e File: F:/repos/a35/xevious/src/rtl_dar/usb_host_max3421e.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file /repos/a35/xevious/src/rtl_t80/t80se.vhd
    Info (12022): Found design unit 1: T80se-rtl File: F:/repos/a35/xevious/src/rtl_T80/T80se.vhd Line: 95
    Info (12023): Found entity 1: T80se File: F:/repos/a35/xevious/src/rtl_T80/T80se.vhd Line: 67
Info (12021): Found 2 design units, including 1 entities, in source file /repos/a35/xevious/src/rtl_t80/t80_reg.vhd
    Info (12022): Found design unit 1: T80_Reg-rtl File: F:/repos/a35/xevious/src/rtl_T80/T80_Reg.vhd Line: 76
    Info (12023): Found entity 1: T80_Reg File: F:/repos/a35/xevious/src/rtl_T80/T80_Reg.vhd Line: 56
Info (12021): Found 1 design units, including 0 entities, in source file /repos/a35/xevious/src/rtl_t80/t80_pack.vhd
    Info (12022): Found design unit 1: T80_Pack File: F:/repos/a35/xevious/src/rtl_T80/T80_Pack.vhd Line: 51
Info (12021): Found 2 design units, including 1 entities, in source file /repos/a35/xevious/src/rtl_t80/t80_mcode.vhd
    Info (12022): Found design unit 1: T80_MCode-rtl File: F:/repos/a35/xevious/src/rtl_T80/T80_MCode.vhd Line: 137
    Info (12023): Found entity 1: T80_MCode File: F:/repos/a35/xevious/src/rtl_T80/T80_MCode.vhd Line: 68
Info (12021): Found 2 design units, including 1 entities, in source file /repos/a35/xevious/src/rtl_t80/t80_alu.vhd
    Info (12022): Found design unit 1: T80_ALU-rtl File: F:/repos/a35/xevious/src/rtl_T80/T80_ALU.vhd Line: 88
    Info (12023): Found entity 1: T80_ALU File: F:/repos/a35/xevious/src/rtl_T80/T80_ALU.vhd Line: 62
Info (12021): Found 2 design units, including 1 entities, in source file /repos/a35/xevious/src/rtl_t80/t80.vhd
    Info (12022): Found design unit 1: T80-rtl File: F:/repos/a35/xevious/src/rtl_T80/T80.vhd Line: 115
    Info (12023): Found entity 1: T80 File: F:/repos/a35/xevious/src/rtl_T80/T80.vhd Line: 75
Info (12021): Found 2 design units, including 1 entities, in source file /repos/a35/xevious/src/rtl_dar/max10_pll_18m_11m.vhd
    Info (12022): Found design unit 1: max10_pll_18m_11m-SYN File: F:/repos/a35/xevious/src/rtl_dar/max10_pll_18M_11M.vhd Line: 54
    Info (12023): Found entity 1: max10_pll_18M_11M File: F:/repos/a35/xevious/src/rtl_dar/max10_pll_18M_11M.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /repos/a35/xevious/src/rtl_dar/xevious_de10_lite.vhd
    Info (12022): Found design unit 1: xevious_de10_lite-struct File: F:/repos/a35/xevious/src/rtl_dar/xevious_de10_lite.vhd Line: 141
    Info (12023): Found entity 1: xevious_de10_lite File: F:/repos/a35/xevious/src/rtl_dar/xevious_de10_lite.vhd Line: 94
Warning (12019): Can't analyze file -- file ../rtl_dar/xevious_cpu_gfx_8bits.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file /repos/a35/xevious/src/rtl_dar/xevious.vhd
    Info (12022): Found design unit 1: xevious-struct File: F:/repos/a35/xevious/src/rtl_dar/xevious.vhd Line: 159
    Info (12023): Found entity 1: xevious File: F:/repos/a35/xevious/src/rtl_dar/xevious.vhd Line: 129
Warning (12019): Can't analyze file -- file ../rtl_dar/terrain_2c.vhd is missing
Warning (12019): Can't analyze file -- file ../rtl_dar/terrain_2b.vhd is missing
Warning (12019): Can't analyze file -- file ../rtl_dar/terrain_2a.vhd is missing
Warning (12019): Can't analyze file -- file ../rtl_dar/sp_palette_msb.vhd is missing
Warning (12019): Can't analyze file -- file ../rtl_dar/sp_palette_lsb.vhd is missing
Warning (12019): Can't analyze file -- file ../rtl_dar/sound_seq.vhd is missing
Warning (12019): Can't analyze file -- file ../rtl_dar/sound_samples.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file /repos/a35/xevious/src/rtl_dar/sound_machine.vhd
    Info (12022): Found design unit 1: sound_machine-struct File: F:/repos/a35/xevious/src/rtl_dar/sound_machine.vhd Line: 31
    Info (12023): Found entity 1: sound_machine File: F:/repos/a35/xevious/src/rtl_dar/sound_machine.vhd Line: 18
Warning (12019): Can't analyze file -- file ../rtl_dar/red.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file /repos/a35/xevious/src/rtl_dar/mb88.vhd
    Info (12022): Found design unit 1: mb88-struct File: F:/repos/a35/xevious/src/rtl_dar/mb88.vhd Line: 67
    Info (12023): Found entity 1: mb88 File: F:/repos/a35/xevious/src/rtl_dar/mb88.vhd Line: 33
Info (12021): Found 2 design units, including 1 entities, in source file /repos/a35/xevious/src/rtl_dar/kbd_joystick.vhd
    Info (12022): Found design unit 1: Kbd_Joystick-Behavioral File: F:/repos/a35/xevious/src/rtl_dar/kbd_joystick.vhd Line: 14
    Info (12023): Found entity 1: Kbd_Joystick File: F:/repos/a35/xevious/src/rtl_dar/kbd_joystick.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /repos/a35/xevious/src/rtl_dar/io_ps2_keyboard.vhd
    Info (12022): Found design unit 1: io_ps2_keyboard-Behavioral File: F:/repos/a35/xevious/src/rtl_dar/io_ps2_keyboard.vhd Line: 27
    Info (12023): Found entity 1: io_ps2_keyboard File: F:/repos/a35/xevious/src/rtl_dar/io_ps2_keyboard.vhd Line: 16
Warning (12019): Can't analyze file -- file ../rtl_dar/green.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file /repos/a35/xevious/src/rtl_dar/gen_video.vhd
    Info (12022): Found design unit 1: gen_video-struct File: F:/repos/a35/xevious/src/rtl_dar/gen_video.vhd Line: 21
    Info (12023): Found entity 1: gen_video File: F:/repos/a35/xevious/src/rtl_dar/gen_video.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /repos/a35/xevious/src/rtl_dar/gen_ram.vhd
    Info (12022): Found design unit 1: gen_ram-rtl File: F:/repos/a35/xevious/src/rtl_dar/gen_ram.vhd Line: 45
    Info (12023): Found entity 1: gen_ram File: F:/repos/a35/xevious/src/rtl_dar/gen_ram.vhd Line: 29
Warning (12019): Can't analyze file -- file ../rtl_dar/cs54xx_prog.vhd is missing
Warning (12019): Can't analyze file -- file ../rtl_dar/cs51xx_prog.vhd is missing
Warning (12019): Can't analyze file -- file ../rtl_dar/cs50xx_prog.vhd is missing
Warning (12019): Can't analyze file -- file ../rtl_dar/blue.vhd is missing
Warning (12019): Can't analyze file -- file ../rtl_dar/bg_palette_msb.vhd is missing
Warning (12019): Can't analyze file -- file ../rtl_dar/bg_palette_lsb.vhd is missing
Error (10349): VHDL Association List error at xevious_de10_lite.vhd(213): formal "video_csync" does not exist File: F:/repos/a35/xevious/src/rtl_dar/xevious_de10_lite.vhd Line: 213
Error (10346): VHDL error at xevious_de10_lite.vhd(205): formal port or parameter "tv15Khz_mode" must have actual or default value File: F:/repos/a35/xevious/src/rtl_dar/xevious_de10_lite.vhd Line: 205
Error (10784): HDL error at xevious.vhd(139): see declaration for object "tv15Khz_mode" File: F:/repos/a35/xevious/src/rtl_dar/xevious.vhd Line: 139
Error (10346): VHDL error at xevious_de10_lite.vhd(205): formal port or parameter "I_JOYSTICK_A" must have actual or default value File: F:/repos/a35/xevious/src/rtl_dar/xevious_de10_lite.vhd Line: 205
Error (10784): HDL error at xevious.vhd(145): see declaration for object "I_JOYSTICK_A" File: F:/repos/a35/xevious/src/rtl_dar/xevious.vhd Line: 145
Error (10346): VHDL error at xevious_de10_lite.vhd(205): formal port or parameter "I_JOYSTICK_B" must have actual or default value File: F:/repos/a35/xevious/src/rtl_dar/xevious_de10_lite.vhd Line: 205
Error (10784): HDL error at xevious.vhd(146): see declaration for object "I_JOYSTICK_B" File: F:/repos/a35/xevious/src/rtl_dar/xevious.vhd Line: 146
Error (10346): VHDL error at xevious_de10_lite.vhd(205): formal port or parameter "I_COIN" must have actual or default value File: F:/repos/a35/xevious/src/rtl_dar/xevious_de10_lite.vhd Line: 205
Error (10784): HDL error at xevious.vhd(149): see declaration for object "I_COIN" File: F:/repos/a35/xevious/src/rtl_dar/xevious.vhd Line: 149
Error (10346): VHDL error at xevious_de10_lite.vhd(205): formal port or parameter "I_PLAYER" must have actual or default value File: F:/repos/a35/xevious/src/rtl_dar/xevious_de10_lite.vhd Line: 205
Error (10784): HDL error at xevious.vhd(150): see declaration for object "I_PLAYER" File: F:/repos/a35/xevious/src/rtl_dar/xevious.vhd Line: 150
Error (10346): VHDL error at xevious_de10_lite.vhd(205): formal port or parameter "I_TABLE" must have actual or default value File: F:/repos/a35/xevious/src/rtl_dar/xevious_de10_lite.vhd Line: 205
Error (10784): HDL error at xevious.vhd(151): see declaration for object "I_TABLE" File: F:/repos/a35/xevious/src/rtl_dar/xevious.vhd Line: 151
Error (10346): VHDL error at xevious_de10_lite.vhd(205): formal port or parameter "scanSW" must have actual or default value File: F:/repos/a35/xevious/src/rtl_dar/xevious_de10_lite.vhd Line: 205
Error (10784): HDL error at xevious.vhd(153): see declaration for object "scanSW" File: F:/repos/a35/xevious/src/rtl_dar/xevious.vhd Line: 153
Error (10346): VHDL error at xevious_de10_lite.vhd(205): formal port or parameter "resetKey" must have actual or default value File: F:/repos/a35/xevious/src/rtl_dar/xevious_de10_lite.vhd Line: 205
Error (10784): HDL error at xevious.vhd(154): see declaration for object "resetKey" File: F:/repos/a35/xevious/src/rtl_dar/xevious.vhd Line: 154
Error (10346): VHDL error at xevious_de10_lite.vhd(205): formal port or parameter "scandblctrl" must have actual or default value File: F:/repos/a35/xevious/src/rtl_dar/xevious_de10_lite.vhd Line: 205
Error (10784): HDL error at xevious.vhd(155): see declaration for object "scandblctrl" File: F:/repos/a35/xevious/src/rtl_dar/xevious.vhd Line: 155
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 17 warnings
    Error: Peak virtual memory: 656 megabytes
    Error: Processing ended: Wed Jun 27 12:00:47 2018
    Error: Elapsed time: 00:00:37
    Error: Total CPU time (on all processors): 00:00:53


