{
  "name": "core_arch::x86::avx512dq::_mm512_andnot_pd",
  "safe": false,
  "callees": {
    "core_arch::x86::avx512f::_mm512_set1_epi64": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Broadcast 64-bit integer `a` to all elements of `dst`.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_set1_epi64&expand=4961)\n",
      "adt": {
        "core_arch::x86::__m512i": "Constructor"
      }
    },
    "core_arch::x86::avx512dq::_mm512_xor_pd": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Compute the bitwise XOR of packed double-precision (64-bit) floating point numbers in a and b\n and store the results in dst.\n\n [Intel's Documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_xor_pd&ig_expand=7102)\n",
      "adt": {
        "core_arch::x86::__m512d": "Constructor"
      }
    },
    "core_arch::x86::avx512dq::_mm512_and_pd": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Compute the bitwise AND of packed double-precision (64-bit) floating point numbers in a and b\n and store the results in dst.\n\n [Intel's Documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_and_pd&ig_expand=293)\n",
      "adt": {
        "core_arch::x86::__m512d": "Constructor"
      }
    }
  },
  "adts": {
    "core_arch::x86::__m512i": [
      "Plain"
    ],
    "core_arch::x86::__m512d": [
      "Plain"
    ]
  },
  "path": 7287,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512dq.rs:298:1: 300:2",
  "src": "pub fn _mm512_andnot_pd(a: __m512d, b: __m512d) -> __m512d {\n    unsafe { _mm512_and_pd(_mm512_xor_pd(a, transmute(_mm512_set1_epi64(-1))), b) }\n}",
  "mir": "fn core_arch::x86::avx512dq::_mm512_andnot_pd(_1: core_arch::x86::__m512d, _2: core_arch::x86::__m512d) -> core_arch::x86::__m512d {\n    let mut _0: core_arch::x86::__m512d;\n    let mut _3: core_arch::x86::__m512d;\n    let mut _4: core_arch::x86::__m512d;\n    let mut _5: core_arch::x86::__m512i;\n    debug a => _1;\n    debug b => _2;\n    bb0: {\n        StorageLive(_3);\n        StorageLive(_4);\n        StorageLive(_5);\n        _5 = core_arch::x86::avx512f::_mm512_set1_epi64(-1_i64) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _4 = move _5 as core_arch::x86::__m512d;\n        StorageDead(_5);\n        _3 = core_arch::x86::avx512dq::_mm512_xor_pd(_1, move _4) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_4);\n        _0 = core_arch::x86::avx512dq::_mm512_and_pd(move _3, _2) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_3);\n        return;\n    }\n}\n",
  "doc": " Compute the bitwise NOT of packed double-precision (64-bit) floating point numbers in a and then\n bitwise AND with b and store the results in dst.\n\n [Intel's Documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_andnot_pd&ig_expand=331)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}