###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Thu Oct 16 20:28:25 2025
#  Command:           timeDesign -postCTS -hold -pathReports -slackReports -...
###############################################################
Path 1: MET Hold Check with Pin UART_TX/U2_Parity_Calc/\DATA_V_reg[0] /CK 
Endpoint:   UART_TX/U2_Parity_Calc/\DATA_V_reg[0] /SI (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: UART_RX_ClkDiv/New_clk_reg/Q              (^) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.725
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.761
  Arrival Time                  0.826
  Slack Time                    0.065
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.065 | 
     | scan_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.016 |   0.016 |   -0.050 | 
     | scan_clk__L2_I0                       | A v -> Y ^  | CLKINVX24M | 0.018 | 0.019 |   0.034 |   -0.031 | 
     | UART_CLK_MUX/U1                       | B ^ -> Y ^  | MX2X2M     | 0.047 | 0.070 |   0.104 |    0.039 | 
     | UART_CLK_M__L1_I0                     | A ^ -> Y ^  | CLKBUFX12M | 0.039 | 0.061 |   0.165 |    0.100 | 
     | UART_CLK_M__L2_I1                     | A ^ -> Y ^  | BUFX8M     | 0.018 | 0.036 |   0.202 |    0.137 | 
     | UART_RX_ClkDiv/New_clk_reg            | CK ^ -> Q ^ | SDFFSX1M   | 0.086 | 0.209 |   0.411 |    0.346 | 
     | n12__Exclude_0                        | A ^ -> Y ^  | BUFX8M     | 0.017 | 0.040 |   0.451 |    0.386 | 
     | FE_PHC10_n12__Exclude_0_NET           | A ^ -> Y ^  | BUFX2M     | 0.086 | 0.072 |   0.523 |    0.458 | 
     | FE_PHC8_n12__Exclude_0_NET            | A ^ -> Y ^  | DLY3X1M    | 0.118 | 0.302 |   0.826 |    0.761 | 
     | UART_TX/U2_Parity_Calc/\DATA_V_reg[0] | SI ^        | SDFFRQX2M  | 0.118 | 0.001 |   0.826 |    0.761 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^ |            | 0.000 |       |   0.000 |    0.065 | 
     | scan_clk__L1_I0                       | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.016 |    0.081 | 
     | scan_clk__L2_I0                       | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.099 | 
     | scan_clk__L3_I1                       | A ^ -> Y ^ | BUFX8M     | 0.030 | 0.040 |   0.074 |    0.139 | 
     | scan_clk__L4_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.122 |    0.188 | 
     | scan_clk__L5_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.169 |    0.234 | 
     | scan_clk__L6_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.216 |    0.281 | 
     | scan_clk__L7_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.265 |    0.330 | 
     | scan_clk__L8_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.049 |   0.314 |    0.379 | 
     | scan_clk__L9_I1                       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.362 |    0.427 | 
     | scan_clk__L10_I1                      | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.410 |    0.475 | 
     | scan_clk__L11_I0                      | A ^ -> Y ^ | CLKBUFX24M | 0.026 | 0.050 |   0.460 |    0.525 | 
     | scan_clk__L12_I0                      | A ^ -> Y ^ | CLKBUFX24M | 0.017 | 0.045 |   0.504 |    0.569 | 
     | TX_CLK_MUX/U1                         | B ^ -> Y ^ | MX2X2M     | 0.081 | 0.089 |   0.593 |    0.658 | 
     | TX_CLK_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.069 |   0.662 |    0.727 | 
     | TX_CLK_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.035 | 0.036 |   0.697 |    0.763 | 
     | TX_CLK_M__L3_I1                       | A v -> Y ^ | CLKINVX24M | 0.024 | 0.027 |   0.724 |    0.789 | 
     | UART_TX/U2_Parity_Calc/\DATA_V_reg[0] | CK ^       | SDFFRQX2M  | 0.024 | 0.001 |   0.725 |    0.790 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin UART_TX/U1_MUX_4x1/OUT_reg/CK 
Endpoint:   UART_TX/U1_MUX_4x1/OUT_reg/SI (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: UART_TX_ClkDiv/New_clk_reg/Q  (^) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.726
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.772
  Arrival Time                  0.852
  Slack Time                    0.080
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.080 | 
     | scan_clk__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.016 |   0.016 |   -0.065 | 
     | scan_clk__L2_I0            | A v -> Y ^  | CLKINVX24M | 0.018 | 0.019 |   0.034 |   -0.046 | 
     | UART_CLK_MUX/U1            | B ^ -> Y ^  | MX2X2M     | 0.047 | 0.070 |   0.104 |    0.023 | 
     | UART_CLK_M__L1_I0          | A ^ -> Y ^  | CLKBUFX12M | 0.039 | 0.061 |   0.165 |    0.085 | 
     | UART_TX_ClkDiv/New_clk_reg | CK ^ -> Q ^ | SDFFSX1M   | 0.104 | 0.225 |   0.390 |    0.310 | 
     | n10__Exclude_0             | A ^ -> Y ^  | BUFX8M     | 0.022 | 0.044 |   0.434 |    0.354 | 
     | FE_PHC9_n10__Exclude_0_NET | A ^ -> Y ^  | DLY4X1M    | 0.161 | 0.417 |   0.851 |    0.770 | 
     | UART_TX/U1_MUX_4x1/OUT_reg | SI ^        | SDFFSQX4M  | 0.161 | 0.001 |   0.852 |    0.772 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.081 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.016 |    0.096 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.115 | 
     | scan_clk__L3_I1            | A ^ -> Y ^ | BUFX8M     | 0.030 | 0.040 |   0.074 |    0.155 | 
     | scan_clk__L4_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.122 |    0.203 | 
     | scan_clk__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.169 |    0.250 | 
     | scan_clk__L6_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.216 |    0.297 | 
     | scan_clk__L7_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.265 |    0.346 | 
     | scan_clk__L8_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.049 |   0.314 |    0.395 | 
     | scan_clk__L9_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.362 |    0.443 | 
     | scan_clk__L10_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.410 |    0.490 | 
     | scan_clk__L11_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.026 | 0.050 |   0.460 |    0.540 | 
     | scan_clk__L12_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.017 | 0.045 |   0.504 |    0.585 | 
     | TX_CLK_MUX/U1              | B ^ -> Y ^ | MX2X2M     | 0.081 | 0.089 |   0.593 |    0.674 | 
     | TX_CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.069 |   0.662 |    0.742 | 
     | TX_CLK_M__L2_I0            | A ^ -> Y v | CLKINVX40M | 0.035 | 0.036 |   0.697 |    0.778 | 
     | TX_CLK_M__L3_I0            | A v -> Y ^ | CLKINVX24M | 0.024 | 0.028 |   0.725 |    0.806 | 
     | UART_TX/U1_MUX_4x1/OUT_reg | CK ^       | SDFFSQX4M  | 0.024 | 0.000 |   0.726 |    0.806 | 
     +-------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[2][1] /CK 
Endpoint:   UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[2][1] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[2][0] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.698
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.746
  Arrival Time                  0.835
  Slack Time                    0.089
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                                           |             |                                    |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------------------------------+-------+-------+---------+----------| 
     |                                           | UART_CLK ^  |                                    | 0.000 |       |   0.000 |   -0.089 | 
     | UART_CLK__L1_I0                           | A ^ -> Y v  | CLKINVX40M                         | 0.015 | 0.020 |   0.020 |   -0.070 | 
     | UART_CLK__L2_I0                           | A v -> Y ^  | CLKINVX40M                         | 0.010 | 0.015 |   0.034 |   -0.055 | 
     | UART_CLK_MUX/U1                           | A ^ -> Y ^  | MX2X2M                             | 0.046 | 0.062 |   0.096 |    0.007 | 
     | UART_CLK_M__L1_I0                         | A ^ -> Y ^  | CLKBUFX12M                         | 0.039 | 0.061 |   0.158 |    0.069 | 
     | UART_TX_ClkDiv/New_clk_reg                | CK ^ -> Q ^ | SDFFSX1M                           | 0.050 | 0.225 |   0.382 |    0.293 | 
     | UART_TX_ClkDiv/U15                        | B ^ -> Y ^  | MX2X2M                             | 0.053 | 0.088 |   0.470 |    0.381 | 
     | UART_TX_ClkDiv                            | o_div_clk ^ | Integer_ClkDiv_ratio_Width8_test_1 |       |       |   0.470 |    0.381 | 
     | TX_CLK_MUX/U1                             | A ^ -> Y ^  | MX2X2M                             | 0.080 | 0.089 |   0.559 |    0.470 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX20M                         | 0.040 | 0.069 |   0.628 |    0.539 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v  | CLKINVX40M                         | 0.035 | 0.036 |   0.664 |    0.575 | 
     | TX_CLK_M__L3_I3                           | A v -> Y ^  | CLKINVX24M                         | 0.025 | 0.027 |   0.691 |    0.602 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M                          | 0.034 | 0.144 |   0.835 |    0.746 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[2][1] | D ^         | SDFFRQX2M                          | 0.034 | 0.000 |   0.835 |    0.746 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                                           |             |                                    |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------------------------------+-------+-------+---------+----------| 
     |                                           | UART_CLK ^  |                                    | 0.000 |       |   0.000 |    0.089 | 
     | UART_CLK__L1_I0                           | A ^ -> Y v  | CLKINVX40M                         | 0.015 | 0.020 |   0.019 |    0.109 | 
     | UART_CLK__L2_I0                           | A v -> Y ^  | CLKINVX40M                         | 0.010 | 0.015 |   0.034 |    0.123 | 
     | UART_CLK_MUX/U1                           | A ^ -> Y ^  | MX2X2M                             | 0.046 | 0.062 |   0.096 |    0.186 | 
     | UART_CLK_M__L1_I0                         | A ^ -> Y ^  | CLKBUFX12M                         | 0.039 | 0.061 |   0.158 |    0.247 | 
     | UART_CLK_M__L2_I0                         | A ^ -> Y ^  | CLKBUFX24M                         | 0.022 | 0.051 |   0.208 |    0.298 | 
     | UART_CLK_M__L3_I0                         | A ^ -> Y ^  | CLKBUFX24M                         | 0.023 | 0.047 |   0.256 |    0.345 | 
     | UART_CLK_M__L4_I0                         | A ^ -> Y ^  | CLKBUFX24M                         | 0.029 | 0.052 |   0.307 |    0.397 | 
     | UART_CLK_M__L5_I1                         | A ^ -> Y ^  | CLKBUFX24M                         | 0.024 | 0.050 |   0.357 |    0.446 | 
     | UART_CLK_M__L6_I1                         | A ^ -> Y ^  | CLKBUFX24M                         | 0.024 | 0.049 |   0.406 |    0.495 | 
     | UART_TX_ClkDiv/U15                        | A ^ -> Y ^  | MX2X2M                             | 0.053 | 0.070 |   0.476 |    0.565 | 
     | UART_TX_ClkDiv                            | o_div_clk ^ | Integer_ClkDiv_ratio_Width8_test_1 |       |       |   0.476 |    0.565 | 
     | TX_CLK_MUX/U1                             | A ^ -> Y ^  | MX2X2M                             | 0.080 | 0.089 |   0.565 |    0.654 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX20M                         | 0.040 | 0.069 |   0.634 |    0.723 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v  | CLKINVX40M                         | 0.035 | 0.036 |   0.669 |    0.758 | 
     | TX_CLK_M__L3_I3                           | A v -> Y ^  | CLKINVX24M                         | 0.025 | 0.027 |   0.696 |    0.786 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[2][1] | CK ^        | SDFFRQX2M                          | 0.025 | 0.002 |   0.698 |    0.787 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[3][0] /CK 
Endpoint:   UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[3][0] /D (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[3] /Q        (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.730
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.778
  Arrival Time                  0.870
  Slack Time                    0.092
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.092 | 
     | scan_clk__L1_I0                           | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.016 |   0.016 |   -0.076 | 
     | scan_clk__L2_I0                           | A v -> Y ^  | CLKINVX24M | 0.018 | 0.019 |   0.034 |   -0.058 | 
     | scan_clk__L3_I1                           | A ^ -> Y ^  | BUFX8M     | 0.030 | 0.040 |   0.074 |   -0.018 | 
     | scan_clk__L4_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.048 |   0.122 |    0.031 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.169 |    0.077 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.216 |    0.124 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.049 |   0.265 |    0.173 | 
     | scan_clk__L8_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.049 |   0.314 |    0.223 | 
     | scan_clk__L9_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.048 |   0.362 |    0.270 | 
     | scan_clk__L10_I1                          | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.048 |   0.410 |    0.318 | 
     | scan_clk__L11_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.026 | 0.050 |   0.460 |    0.368 | 
     | scan_clk__L12_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.017 | 0.045 |   0.504 |    0.413 | 
     | TX_CLK_MUX/U1                             | B ^ -> Y ^  | MX2X2M     | 0.081 | 0.089 |   0.593 |    0.501 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX20M | 0.040 | 0.069 |   0.662 |    0.570 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v  | CLKINVX40M | 0.035 | 0.036 |   0.697 |    0.606 | 
     | TX_CLK_M__L3_I3                           | A v -> Y ^  | CLKINVX24M | 0.025 | 0.027 |   0.725 |    0.633 | 
     | UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[3]        | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.145 |   0.870 |    0.778 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[3][0] | D ^         | SDFFRQX2M  | 0.036 | 0.000 |   0.870 |    0.778 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.092 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.015 |    0.107 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.126 | 
     | scan_clk__L3_I0                           | A ^ -> Y ^ | BUFX12M    | 0.024 | 0.036 |   0.070 |    0.162 | 
     | scan_clk__L4_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.209 | 
     | scan_clk__L5_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.256 | 
     | scan_clk__L6_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.301 | 
     | scan_clk__L7_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.347 | 
     | scan_clk__L8_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.397 | 
     | scan_clk__L9_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.446 | 
     | scan_clk__L10_I0                          | A ^ -> Y ^ | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.482 | 
     | DFT_REF_MUX/U1                            | B ^ -> Y ^ | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.584 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y ^ | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.666 | 
     | REF_CLK_M__L2_I0                          | A ^ -> Y v | CLKINVX40M | 0.037 | 0.037 |   0.611 |    0.702 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^ | CLKINVX40M | 0.036 | 0.041 |   0.652 |    0.743 | 
     | REF_CLK_M__L4_I1                          | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.693 |    0.785 | 
     | REF_CLK_M__L5_I4                          | A v -> Y ^ | CLKINVX40M | 0.026 | 0.033 |   0.727 |    0.818 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[3][0] | CK ^       | SDFFRQX2M  | 0.026 | 0.003 |   0.730 |    0.822 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][1] /CK 
Endpoint:   UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][1] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][0] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.697
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.745
  Arrival Time                  0.837
  Slack Time                    0.092
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                                           |             |                                    |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------------------------------+-------+-------+---------+----------| 
     |                                           | UART_CLK ^  |                                    | 0.000 |       |   0.000 |   -0.092 | 
     | UART_CLK__L1_I0                           | A ^ -> Y v  | CLKINVX40M                         | 0.015 | 0.020 |   0.020 |   -0.072 | 
     | UART_CLK__L2_I0                           | A v -> Y ^  | CLKINVX40M                         | 0.010 | 0.015 |   0.034 |   -0.058 | 
     | UART_CLK_MUX/U1                           | A ^ -> Y ^  | MX2X2M                             | 0.046 | 0.062 |   0.096 |    0.005 | 
     | UART_CLK_M__L1_I0                         | A ^ -> Y ^  | CLKBUFX12M                         | 0.039 | 0.061 |   0.158 |    0.066 | 
     | UART_TX_ClkDiv/New_clk_reg                | CK ^ -> Q ^ | SDFFSX1M                           | 0.050 | 0.225 |   0.382 |    0.291 | 
     | UART_TX_ClkDiv/U15                        | B ^ -> Y ^  | MX2X2M                             | 0.053 | 0.088 |   0.470 |    0.379 | 
     | UART_TX_ClkDiv                            | o_div_clk ^ | Integer_ClkDiv_ratio_Width8_test_1 |       |       |   0.470 |    0.379 | 
     | TX_CLK_MUX/U1                             | A ^ -> Y ^  | MX2X2M                             | 0.080 | 0.089 |   0.559 |    0.468 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX20M                         | 0.040 | 0.069 |   0.628 |    0.536 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v  | CLKINVX40M                         | 0.035 | 0.036 |   0.664 |    0.572 | 
     | TX_CLK_M__L3_I3                           | A v -> Y ^  | CLKINVX24M                         | 0.025 | 0.027 |   0.691 |    0.599 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M                          | 0.037 | 0.146 |   0.837 |    0.745 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][1] | D ^         | SDFFRQX2M                          | 0.037 | 0.000 |   0.837 |    0.745 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                                           |             |                                    |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------------------------------+-------+-------+---------+----------| 
     |                                           | UART_CLK ^  |                                    | 0.000 |       |   0.000 |    0.092 | 
     | UART_CLK__L1_I0                           | A ^ -> Y v  | CLKINVX40M                         | 0.015 | 0.020 |   0.020 |    0.111 | 
     | UART_CLK__L2_I0                           | A v -> Y ^  | CLKINVX40M                         | 0.010 | 0.015 |   0.034 |    0.126 | 
     | UART_CLK_MUX/U1                           | A ^ -> Y ^  | MX2X2M                             | 0.046 | 0.062 |   0.096 |    0.188 | 
     | UART_CLK_M__L1_I0                         | A ^ -> Y ^  | CLKBUFX12M                         | 0.039 | 0.061 |   0.158 |    0.249 | 
     | UART_CLK_M__L2_I0                         | A ^ -> Y ^  | CLKBUFX24M                         | 0.022 | 0.051 |   0.208 |    0.300 | 
     | UART_CLK_M__L3_I0                         | A ^ -> Y ^  | CLKBUFX24M                         | 0.023 | 0.047 |   0.256 |    0.347 | 
     | UART_CLK_M__L4_I0                         | A ^ -> Y ^  | CLKBUFX24M                         | 0.029 | 0.052 |   0.307 |    0.399 | 
     | UART_CLK_M__L5_I1                         | A ^ -> Y ^  | CLKBUFX24M                         | 0.024 | 0.050 |   0.357 |    0.449 | 
     | UART_CLK_M__L6_I1                         | A ^ -> Y ^  | CLKBUFX24M                         | 0.024 | 0.049 |   0.406 |    0.498 | 
     | UART_TX_ClkDiv/U15                        | A ^ -> Y ^  | MX2X2M                             | 0.053 | 0.070 |   0.476 |    0.568 | 
     | UART_TX_ClkDiv                            | o_div_clk ^ | Integer_ClkDiv_ratio_Width8_test_1 |       |       |   0.476 |    0.568 | 
     | TX_CLK_MUX/U1                             | A ^ -> Y ^  | MX2X2M                             | 0.080 | 0.089 |   0.565 |    0.657 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX20M                         | 0.040 | 0.069 |   0.634 |    0.725 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v  | CLKINVX40M                         | 0.035 | 0.036 |   0.669 |    0.761 | 
     | TX_CLK_M__L3_I2                           | A v -> Y ^  | CLKINVX24M                         | 0.025 | 0.027 |   0.697 |    0.788 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][1] | CK ^        | SDFFRQX2M                          | 0.025 | 0.001 |   0.697 |    0.789 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][1] /CK 
Endpoint:   UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][1] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][0] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.697
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.745
  Arrival Time                  0.839
  Slack Time                    0.094
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                                           |             |                                    |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------------------------------+-------+-------+---------+----------| 
     |                                           | UART_CLK ^  |                                    | 0.000 |       |   0.000 |   -0.094 | 
     | UART_CLK__L1_I0                           | A ^ -> Y v  | CLKINVX40M                         | 0.015 | 0.020 |   0.020 |   -0.075 | 
     | UART_CLK__L2_I0                           | A v -> Y ^  | CLKINVX40M                         | 0.010 | 0.015 |   0.034 |   -0.060 | 
     | UART_CLK_MUX/U1                           | A ^ -> Y ^  | MX2X2M                             | 0.046 | 0.062 |   0.096 |    0.002 | 
     | UART_CLK_M__L1_I0                         | A ^ -> Y ^  | CLKBUFX12M                         | 0.039 | 0.061 |   0.158 |    0.063 | 
     | UART_TX_ClkDiv/New_clk_reg                | CK ^ -> Q ^ | SDFFSX1M                           | 0.050 | 0.225 |   0.382 |    0.288 | 
     | UART_TX_ClkDiv/U15                        | B ^ -> Y ^  | MX2X2M                             | 0.053 | 0.088 |   0.470 |    0.376 | 
     | UART_TX_ClkDiv                            | o_div_clk ^ | Integer_ClkDiv_ratio_Width8_test_1 |       |       |   0.470 |    0.376 | 
     | TX_CLK_MUX/U1                             | A ^ -> Y ^  | MX2X2M                             | 0.080 | 0.089 |   0.559 |    0.465 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX20M                         | 0.040 | 0.069 |   0.628 |    0.534 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v  | CLKINVX40M                         | 0.035 | 0.036 |   0.664 |    0.570 | 
     | TX_CLK_M__L3_I2                           | A v -> Y ^  | CLKINVX24M                         | 0.025 | 0.027 |   0.691 |    0.597 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M                          | 0.041 | 0.148 |   0.839 |    0.745 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][1] | D ^         | SDFFRQX2M                          | 0.041 | 0.000 |   0.839 |    0.745 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                                           |             |                                    |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------------------------------+-------+-------+---------+----------| 
     |                                           | UART_CLK ^  |                                    | 0.000 |       |   0.000 |    0.094 | 
     | UART_CLK__L1_I0                           | A ^ -> Y v  | CLKINVX40M                         | 0.015 | 0.020 |   0.019 |    0.114 | 
     | UART_CLK__L2_I0                           | A v -> Y ^  | CLKINVX40M                         | 0.010 | 0.015 |   0.034 |    0.128 | 
     | UART_CLK_MUX/U1                           | A ^ -> Y ^  | MX2X2M                             | 0.046 | 0.062 |   0.096 |    0.191 | 
     | UART_CLK_M__L1_I0                         | A ^ -> Y ^  | CLKBUFX12M                         | 0.039 | 0.061 |   0.158 |    0.252 | 
     | UART_CLK_M__L2_I0                         | A ^ -> Y ^  | CLKBUFX24M                         | 0.022 | 0.051 |   0.208 |    0.303 | 
     | UART_CLK_M__L3_I0                         | A ^ -> Y ^  | CLKBUFX24M                         | 0.023 | 0.047 |   0.256 |    0.350 | 
     | UART_CLK_M__L4_I0                         | A ^ -> Y ^  | CLKBUFX24M                         | 0.029 | 0.052 |   0.307 |    0.402 | 
     | UART_CLK_M__L5_I1                         | A ^ -> Y ^  | CLKBUFX24M                         | 0.024 | 0.050 |   0.357 |    0.451 | 
     | UART_CLK_M__L6_I1                         | A ^ -> Y ^  | CLKBUFX24M                         | 0.024 | 0.049 |   0.406 |    0.500 | 
     | UART_TX_ClkDiv/U15                        | A ^ -> Y ^  | MX2X2M                             | 0.053 | 0.070 |   0.476 |    0.570 | 
     | UART_TX_ClkDiv                            | o_div_clk ^ | Integer_ClkDiv_ratio_Width8_test_1 |       |       |   0.476 |    0.570 | 
     | TX_CLK_MUX/U1                             | A ^ -> Y ^  | MX2X2M                             | 0.080 | 0.089 |   0.565 |    0.659 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX20M                         | 0.040 | 0.069 |   0.634 |    0.728 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v  | CLKINVX40M                         | 0.035 | 0.036 |   0.669 |    0.763 | 
     | TX_CLK_M__L3_I2                           | A v -> Y ^  | CLKINVX24M                         | 0.025 | 0.027 |   0.697 |    0.791 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][1] | CK ^        | SDFFRQX2M                          | 0.025 | 0.001 |   0.697 |    0.792 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][0] /CK 
Endpoint:   UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][0] /D (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[0] /Q        (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.730
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.778
  Arrival Time                  0.872
  Slack Time                    0.095
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.095 | 
     | scan_clk__L1_I0                           | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.016 |   0.016 |   -0.079 | 
     | scan_clk__L2_I0                           | A v -> Y ^  | CLKINVX24M | 0.018 | 0.019 |   0.034 |   -0.060 | 
     | scan_clk__L3_I1                           | A ^ -> Y ^  | BUFX8M     | 0.030 | 0.040 |   0.074 |   -0.021 | 
     | scan_clk__L4_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.048 |   0.122 |    0.028 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.169 |    0.075 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.216 |    0.122 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.049 |   0.265 |    0.170 | 
     | scan_clk__L8_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.049 |   0.314 |    0.220 | 
     | scan_clk__L9_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.048 |   0.362 |    0.267 | 
     | scan_clk__L10_I1                          | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.048 |   0.410 |    0.315 | 
     | scan_clk__L11_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.026 | 0.050 |   0.460 |    0.365 | 
     | scan_clk__L12_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.017 | 0.045 |   0.504 |    0.410 | 
     | TX_CLK_MUX/U1                             | B ^ -> Y ^  | MX2X2M     | 0.081 | 0.089 |   0.593 |    0.498 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX20M | 0.040 | 0.069 |   0.662 |    0.567 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v  | CLKINVX40M | 0.035 | 0.036 |   0.697 |    0.603 | 
     | TX_CLK_M__L3_I3                           | A v -> Y ^  | CLKINVX24M | 0.025 | 0.027 |   0.725 |    0.630 | 
     | UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[0]        | CK ^ -> Q ^ | SDFFRQX2M  | 0.039 | 0.147 |   0.872 |    0.777 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][0] | D ^         | SDFFRQX2M  | 0.039 | 0.000 |   0.872 |    0.778 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.095 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.015 |    0.110 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.129 | 
     | scan_clk__L3_I0                           | A ^ -> Y ^ | BUFX12M    | 0.024 | 0.036 |   0.070 |    0.165 | 
     | scan_clk__L4_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.212 | 
     | scan_clk__L5_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.259 | 
     | scan_clk__L6_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.304 | 
     | scan_clk__L7_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.350 | 
     | scan_clk__L8_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.400 | 
     | scan_clk__L9_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.449 | 
     | scan_clk__L10_I0                          | A ^ -> Y ^ | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.485 | 
     | DFT_REF_MUX/U1                            | B ^ -> Y ^ | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.587 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y ^ | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.669 | 
     | REF_CLK_M__L2_I0                          | A ^ -> Y v | CLKINVX40M | 0.037 | 0.037 |   0.611 |    0.705 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^ | CLKINVX40M | 0.036 | 0.041 |   0.652 |    0.746 | 
     | REF_CLK_M__L4_I1                          | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.693 |    0.788 | 
     | REF_CLK_M__L5_I4                          | A v -> Y ^ | CLKINVX40M | 0.026 | 0.033 |   0.727 |    0.821 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][0] | CK ^       | SDFFRQX2M  | 0.026 | 0.003 |   0.730 |    0.825 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[3][1] /CK 
Endpoint:   UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[3][1] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[3][0] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.697
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.741
  Arrival Time                  0.836
  Slack Time                    0.095
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                                           |             |                                    |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------------------------------+-------+-------+---------+----------| 
     |                                           | UART_CLK ^  |                                    | 0.000 |       |   0.000 |   -0.095 | 
     | UART_CLK__L1_I0                           | A ^ -> Y v  | CLKINVX40M                         | 0.015 | 0.020 |   0.020 |   -0.075 | 
     | UART_CLK__L2_I0                           | A v -> Y ^  | CLKINVX40M                         | 0.010 | 0.015 |   0.034 |   -0.061 | 
     | UART_CLK_MUX/U1                           | A ^ -> Y ^  | MX2X2M                             | 0.046 | 0.062 |   0.096 |    0.002 | 
     | UART_CLK_M__L1_I0                         | A ^ -> Y ^  | CLKBUFX12M                         | 0.039 | 0.061 |   0.158 |    0.063 | 
     | UART_TX_ClkDiv/New_clk_reg                | CK ^ -> Q ^ | SDFFSX1M                           | 0.050 | 0.225 |   0.382 |    0.288 | 
     | UART_TX_ClkDiv/U15                        | B ^ -> Y ^  | MX2X2M                             | 0.053 | 0.088 |   0.470 |    0.376 | 
     | UART_TX_ClkDiv                            | o_div_clk ^ | Integer_ClkDiv_ratio_Width8_test_1 |       |       |   0.470 |    0.376 | 
     | TX_CLK_MUX/U1                             | A ^ -> Y ^  | MX2X2M                             | 0.080 | 0.089 |   0.559 |    0.465 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX20M                         | 0.040 | 0.069 |   0.628 |    0.533 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v  | CLKINVX40M                         | 0.035 | 0.036 |   0.664 |    0.569 | 
     | TX_CLK_M__L3_I3                           | A v -> Y ^  | CLKINVX24M                         | 0.025 | 0.027 |   0.691 |    0.596 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M                          | 0.036 | 0.145 |   0.836 |    0.741 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[3][1] | D ^         | SDFFRQX1M                          | 0.036 | 0.000 |   0.836 |    0.741 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |                Cell                |  Slew | Delay | Arrival | Required | 
     |                                           |             |                                    |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------------------------------+-------+-------+---------+----------| 
     |                                           | UART_CLK ^  |                                    | 0.000 |       |   0.000 |    0.095 | 
     | UART_CLK__L1_I0                           | A ^ -> Y v  | CLKINVX40M                         | 0.015 | 0.020 |   0.019 |    0.114 | 
     | UART_CLK__L2_I0                           | A v -> Y ^  | CLKINVX40M                         | 0.010 | 0.015 |   0.034 |    0.129 | 
     | UART_CLK_MUX/U1                           | A ^ -> Y ^  | MX2X2M                             | 0.046 | 0.062 |   0.096 |    0.191 | 
     | UART_CLK_M__L1_I0                         | A ^ -> Y ^  | CLKBUFX12M                         | 0.039 | 0.061 |   0.158 |    0.252 | 
     | UART_CLK_M__L2_I0                         | A ^ -> Y ^  | CLKBUFX24M                         | 0.022 | 0.051 |   0.208 |    0.303 | 
     | UART_CLK_M__L3_I0                         | A ^ -> Y ^  | CLKBUFX24M                         | 0.023 | 0.047 |   0.256 |    0.350 | 
     | UART_CLK_M__L4_I0                         | A ^ -> Y ^  | CLKBUFX24M                         | 0.029 | 0.052 |   0.307 |    0.402 | 
     | UART_CLK_M__L5_I1                         | A ^ -> Y ^  | CLKBUFX24M                         | 0.024 | 0.050 |   0.357 |    0.452 | 
     | UART_CLK_M__L6_I1                         | A ^ -> Y ^  | CLKBUFX24M                         | 0.024 | 0.049 |   0.406 |    0.501 | 
     | UART_TX_ClkDiv/U15                        | A ^ -> Y ^  | MX2X2M                             | 0.053 | 0.070 |   0.476 |    0.571 | 
     | UART_TX_ClkDiv                            | o_div_clk ^ | Integer_ClkDiv_ratio_Width8_test_1 |       |       |   0.476 |    0.571 | 
     | TX_CLK_MUX/U1                             | A ^ -> Y ^  | MX2X2M                             | 0.080 | 0.089 |   0.565 |    0.660 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX20M                         | 0.040 | 0.069 |   0.634 |    0.728 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v  | CLKINVX40M                         | 0.035 | 0.036 |   0.669 |    0.764 | 
     | TX_CLK_M__L3_I3                           | A v -> Y ^  | CLKINVX24M                         | 0.025 | 0.027 |   0.696 |    0.791 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[3][1] | CK ^        | SDFFRQX1M                          | 0.025 | 0.001 |   0.697 |    0.792 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[2][1] /CK 
Endpoint:   UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[2][1] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[2][0] /Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.371
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.419
  Arrival Time                  0.514
  Slack Time                    0.095
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.095 | 
     | REF_CLK__L1_I0                            | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.078 | 
     | REF_CLK__L2_I0                            | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |   -0.062 | 
     | DFT_REF_MUX/U1                            | A ^ -> Y ^  | MX2X6M     | 0.091 | 0.101 |   0.134 |    0.038 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M | 0.060 | 0.082 |   0.216 |    0.120 | 
     | REF_CLK_M__L2_I0                          | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.037 |   0.252 |    0.157 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^  | CLKINVX40M | 0.036 | 0.041 |   0.293 |    0.198 | 
     | REF_CLK_M__L4_I1                          | A ^ -> Y v  | CLKINVX40M | 0.051 | 0.042 |   0.335 |    0.240 | 
     | REF_CLK_M__L5_I4                          | A v -> Y ^  | CLKINVX40M | 0.026 | 0.033 |   0.368 |    0.273 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.146 |   0.514 |    0.419 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[2][1] | D ^         | SDFFRQX2M  | 0.035 | 0.000 |   0.514 |    0.419 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.095 | 
     | REF_CLK__L1_I0                            | A ^ -> Y v | CLKINVX40M | 0.016 | 0.017 |   0.017 |    0.113 | 
     | REF_CLK__L2_I0                            | A v -> Y ^ | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.128 | 
     | DFT_REF_MUX/U1                            | A ^ -> Y ^ | MX2X6M     | 0.091 | 0.101 |   0.134 |    0.229 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y ^ | CLKBUFX12M | 0.060 | 0.082 |   0.216 |    0.311 | 
     | REF_CLK_M__L2_I0                          | A ^ -> Y v | CLKINVX40M | 0.037 | 0.037 |   0.252 |    0.347 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^ | CLKINVX40M | 0.036 | 0.041 |   0.293 |    0.388 | 
     | REF_CLK_M__L4_I1                          | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.335 |    0.430 | 
     | REF_CLK_M__L5_I4                          | A v -> Y ^ | CLKINVX40M | 0.026 | 0.033 |   0.368 |    0.463 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.026 | 0.003 |   0.371 |    0.466 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin REF_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   REF_RST_SYNC/\sync_reg_reg[1] /D (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: REF_RST_SYNC/\sync_reg_reg[0] /Q (^) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.728
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.775
  Arrival Time                  0.871
  Slack Time                    0.095
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |            |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.095 | 
     | scan_clk__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.016 |   0.016 |   -0.080 | 
     | scan_clk__L2_I0               | A v -> Y ^  | CLKINVX24M | 0.018 | 0.019 |   0.034 |   -0.061 | 
     | scan_clk__L3_I0               | A ^ -> Y ^  | BUFX12M    | 0.024 | 0.036 |   0.070 |   -0.025 | 
     | scan_clk__L4_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.022 | 
     | scan_clk__L5_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.069 | 
     | scan_clk__L6_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.114 | 
     | scan_clk__L7_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.160 | 
     | scan_clk__L8_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.210 | 
     | scan_clk__L9_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.259 | 
     | scan_clk__L10_I0              | A ^ -> Y ^  | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.295 | 
     | DFT_REF_MUX/U1                | B ^ -> Y ^  | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.397 | 
     | REF_CLK_M__L1_I0              | A ^ -> Y ^  | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.479 | 
     | REF_CLK_M__L2_I0              | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.037 |   0.611 |    0.515 | 
     | REF_CLK_M__L3_I0              | A v -> Y ^  | CLKINVX40M | 0.036 | 0.041 |   0.652 |    0.556 | 
     | REF_CLK_M__L4_I0              | A ^ -> Y v  | CLKINVX40M | 0.051 | 0.042 |   0.694 |    0.599 | 
     | REF_CLK_M__L5_I0              | A v -> Y ^  | CLKINVX40M | 0.028 | 0.029 |   0.723 |    0.627 | 
     | REF_RST_SYNC/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.148 |   0.871 |    0.775 | 
     | REF_RST_SYNC/\sync_reg_reg[1] | D ^         | SDFFRQX2M  | 0.037 | 0.000 |   0.871 |    0.775 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |    0.095 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.015 |    0.111 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.129 | 
     | scan_clk__L3_I0               | A ^ -> Y ^ | BUFX12M    | 0.024 | 0.036 |   0.070 |    0.165 | 
     | scan_clk__L4_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.213 | 
     | scan_clk__L5_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.259 | 
     | scan_clk__L6_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.304 | 
     | scan_clk__L7_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.351 | 
     | scan_clk__L8_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.401 | 
     | scan_clk__L9_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.449 | 
     | scan_clk__L10_I0              | A ^ -> Y ^ | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.485 | 
     | DFT_REF_MUX/U1                | B ^ -> Y ^ | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.587 | 
     | REF_CLK_M__L1_I0              | A ^ -> Y ^ | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.669 | 
     | REF_CLK_M__L2_I0              | A ^ -> Y v | CLKINVX40M | 0.037 | 0.037 |   0.611 |    0.706 | 
     | REF_CLK_M__L3_I0              | A v -> Y ^ | CLKINVX40M | 0.036 | 0.041 |   0.652 |    0.747 | 
     | REF_CLK_M__L4_I0              | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.694 |    0.789 | 
     | REF_CLK_M__L5_I0              | A v -> Y ^ | CLKINVX40M | 0.028 | 0.029 |   0.723 |    0.818 | 
     | REF_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX2M  | 0.028 | 0.005 |   0.728 |    0.823 | 
     +----------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin UART_RX/U7/Data_Valid_reg/CK 
Endpoint:   UART_RX/U7/Data_Valid_reg/SI (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: UART_RX/U6/Stp_err_reg/QN    (^) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.713
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.752
  Arrival Time                  0.847
  Slack Time                    0.095
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^   |            | 0.000 |       |   0.000 |   -0.095 | 
     | scan_clk__L1_I0           | A ^ -> Y v   | CLKINVX40M | 0.013 | 0.016 |   0.016 |   -0.080 | 
     | scan_clk__L2_I0           | A v -> Y ^   | CLKINVX24M | 0.018 | 0.019 |   0.034 |   -0.061 | 
     | scan_clk__L3_I1           | A ^ -> Y ^   | BUFX8M     | 0.030 | 0.040 |   0.074 |   -0.021 | 
     | scan_clk__L4_I1           | A ^ -> Y ^   | CLKBUFX24M | 0.022 | 0.048 |   0.122 |    0.027 | 
     | scan_clk__L5_I1           | A ^ -> Y ^   | CLKBUFX24M | 0.022 | 0.047 |   0.169 |    0.074 | 
     | scan_clk__L6_I1           | A ^ -> Y ^   | CLKBUFX24M | 0.022 | 0.047 |   0.216 |    0.121 | 
     | scan_clk__L7_I1           | A ^ -> Y ^   | CLKBUFX24M | 0.025 | 0.049 |   0.265 |    0.170 | 
     | scan_clk__L8_I1           | A ^ -> Y ^   | CLKBUFX24M | 0.023 | 0.049 |   0.314 |    0.219 | 
     | scan_clk__L9_I1           | A ^ -> Y ^   | CLKBUFX24M | 0.022 | 0.048 |   0.362 |    0.267 | 
     | scan_clk__L10_I1          | A ^ -> Y ^   | CLKBUFX24M | 0.023 | 0.048 |   0.410 |    0.314 | 
     | scan_clk__L11_I0          | A ^ -> Y ^   | CLKBUFX24M | 0.026 | 0.050 |   0.460 |    0.364 | 
     | scan_clk__L12_I1          | A ^ -> Y ^   | CLKBUFX12M | 0.023 | 0.046 |   0.506 |    0.410 | 
     | RX_CLK_MUX/U1             | B ^ -> Y ^   | MX2X2M     | 0.056 | 0.076 |   0.582 |    0.486 | 
     | RX_CLK_M__L1_I0           | A ^ -> Y ^   | CLKBUFX12M | 0.046 | 0.067 |   0.649 |    0.554 | 
     | RX_CLK_M__L2_I0           | A ^ -> Y v   | CLKINVX32M | 0.032 | 0.033 |   0.682 |    0.587 | 
     | RX_CLK_M__L3_I1           | A v -> Y ^   | CLKINVX32M | 0.027 | 0.027 |   0.710 |    0.614 | 
     | UART_RX/U6/Stp_err_reg    | CK ^ -> QN ^ | SDFFRX1M   | 0.067 | 0.137 |   0.847 |    0.751 | 
     | UART_RX/U7/Data_Valid_reg | SI ^         | SDFFRQX2M  | 0.067 | 0.000 |   0.847 |    0.752 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.095 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.016 |    0.111 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.130 | 
     | scan_clk__L3_I1           | A ^ -> Y ^ | BUFX8M     | 0.030 | 0.040 |   0.074 |    0.169 | 
     | scan_clk__L4_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.122 |    0.218 | 
     | scan_clk__L5_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.169 |    0.265 | 
     | scan_clk__L6_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.216 |    0.312 | 
     | scan_clk__L7_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.265 |    0.361 | 
     | scan_clk__L8_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.049 |   0.314 |    0.410 | 
     | scan_clk__L9_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.362 |    0.458 | 
     | scan_clk__L10_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.410 |    0.505 | 
     | scan_clk__L11_I0          | A ^ -> Y ^ | CLKBUFX24M | 0.026 | 0.050 |   0.460 |    0.555 | 
     | scan_clk__L12_I1          | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.046 |   0.506 |    0.601 | 
     | RX_CLK_MUX/U1             | B ^ -> Y ^ | MX2X2M     | 0.056 | 0.076 |   0.582 |    0.677 | 
     | RX_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.046 | 0.067 |   0.649 |    0.744 | 
     | RX_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX32M | 0.032 | 0.033 |   0.682 |    0.778 | 
     | RX_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX32M | 0.027 | 0.027 |   0.710 |    0.805 | 
     | UART_RX/U7/Data_Valid_reg | CK ^       | SDFFRQX2M  | 0.027 | 0.003 |   0.713 |    0.808 | 
     +------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[3][1] /CK 
Endpoint:   UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[3][1] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[3][0] /Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.371
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.419
  Arrival Time                  0.514
  Slack Time                    0.096
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.096 | 
     | REF_CLK__L1_I0                            | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.078 | 
     | REF_CLK__L2_I0                            | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |   -0.063 | 
     | DFT_REF_MUX/U1                            | A ^ -> Y ^  | MX2X6M     | 0.091 | 0.101 |   0.134 |    0.038 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M | 0.060 | 0.082 |   0.216 |    0.120 | 
     | REF_CLK_M__L2_I0                          | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.037 |   0.252 |    0.157 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^  | CLKINVX40M | 0.036 | 0.041 |   0.293 |    0.198 | 
     | REF_CLK_M__L4_I1                          | A ^ -> Y v  | CLKINVX40M | 0.051 | 0.042 |   0.335 |    0.239 | 
     | REF_CLK_M__L5_I4                          | A v -> Y ^  | CLKINVX40M | 0.026 | 0.033 |   0.368 |    0.273 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.034 | 0.146 |   0.514 |    0.419 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[3][1] | D ^         | SDFFRQX2M  | 0.034 | 0.000 |   0.514 |    0.419 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.096 | 
     | REF_CLK__L1_I0                            | A ^ -> Y v | CLKINVX40M | 0.016 | 0.017 |   0.017 |    0.113 | 
     | REF_CLK__L2_I0                            | A v -> Y ^ | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.128 | 
     | DFT_REF_MUX/U1                            | A ^ -> Y ^ | MX2X6M     | 0.091 | 0.101 |   0.134 |    0.229 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y ^ | CLKBUFX12M | 0.060 | 0.082 |   0.216 |    0.311 | 
     | REF_CLK_M__L2_I0                          | A ^ -> Y v | CLKINVX40M | 0.037 | 0.037 |   0.252 |    0.348 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^ | CLKINVX40M | 0.036 | 0.041 |   0.293 |    0.389 | 
     | REF_CLK_M__L4_I1                          | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.335 |    0.430 | 
     | REF_CLK_M__L5_I4                          | A v -> Y ^ | CLKINVX40M | 0.026 | 0.033 |   0.368 |    0.464 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[3][1] | CK ^       | SDFFRQX2M  | 0.026 | 0.003 |   0.371 |    0.466 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin Data_SYNC/\en_sync_reg_reg[1] /CK 
Endpoint:   Data_SYNC/\en_sync_reg_reg[1] /D (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: Data_SYNC/\en_sync_reg_reg[0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.368
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.416
  Arrival Time                  0.512
  Slack Time                    0.096
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |            |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.096 | 
     | REF_CLK__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.078 | 
     | REF_CLK__L2_I0                | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |   -0.063 | 
     | DFT_REF_MUX/U1                | A ^ -> Y ^  | MX2X6M     | 0.091 | 0.101 |   0.134 |    0.038 | 
     | REF_CLK_M__L1_I0              | A ^ -> Y ^  | CLKBUFX12M | 0.060 | 0.082 |   0.216 |    0.120 | 
     | REF_CLK_M__L2_I0              | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.037 |   0.252 |    0.157 | 
     | REF_CLK_M__L3_I0              | A v -> Y ^  | CLKINVX40M | 0.036 | 0.041 |   0.293 |    0.197 | 
     | REF_CLK_M__L4_I0              | A ^ -> Y v  | CLKINVX40M | 0.051 | 0.042 |   0.336 |    0.240 | 
     | REF_CLK_M__L5_I0              | A v -> Y ^  | CLKINVX40M | 0.028 | 0.029 |   0.364 |    0.269 | 
     | Data_SYNC/\en_sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.147 |   0.512 |    0.416 | 
     | Data_SYNC/\en_sync_reg_reg[1] | D ^         | SDFFRQX2M  | 0.035 | 0.000 |   0.512 |    0.416 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.096 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.016 | 0.017 |   0.017 |    0.113 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.128 | 
     | DFT_REF_MUX/U1                | A ^ -> Y ^ | MX2X6M     | 0.091 | 0.101 |   0.134 |    0.229 | 
     | REF_CLK_M__L1_I0              | A ^ -> Y ^ | CLKBUFX12M | 0.060 | 0.082 |   0.216 |    0.311 | 
     | REF_CLK_M__L2_I0              | A ^ -> Y v | CLKINVX40M | 0.037 | 0.037 |   0.252 |    0.348 | 
     | REF_CLK_M__L3_I0              | A v -> Y ^ | CLKINVX40M | 0.036 | 0.041 |   0.293 |    0.389 | 
     | REF_CLK_M__L4_I0              | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.336 |    0.431 | 
     | REF_CLK_M__L5_I0              | A v -> Y ^ | CLKINVX40M | 0.028 | 0.029 |   0.364 |    0.460 | 
     | Data_SYNC/\en_sync_reg_reg[1] | CK ^       | SDFFRQX2M  | 0.028 | 0.004 |   0.368 |    0.464 | 
     +----------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[1][1] /CK 
Endpoint:   UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[1][1] /D (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[1][0] /Q (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.730
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.777
  Arrival Time                  0.875
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.097 | 
     | scan_clk__L1_I0                           | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.016 |   0.016 |   -0.082 | 
     | scan_clk__L2_I0                           | A v -> Y ^  | CLKINVX24M | 0.018 | 0.019 |   0.034 |   -0.063 | 
     | scan_clk__L3_I0                           | A ^ -> Y ^  | BUFX12M    | 0.024 | 0.036 |   0.070 |   -0.027 | 
     | scan_clk__L4_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.020 | 
     | scan_clk__L5_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.067 | 
     | scan_clk__L6_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.112 | 
     | scan_clk__L7_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.158 | 
     | scan_clk__L8_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.208 | 
     | scan_clk__L9_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.257 | 
     | scan_clk__L10_I0                          | A ^ -> Y ^  | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.293 | 
     | DFT_REF_MUX/U1                            | B ^ -> Y ^  | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.395 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.477 | 
     | REF_CLK_M__L2_I0                          | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.037 |   0.611 |    0.513 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^  | CLKINVX40M | 0.036 | 0.041 |   0.652 |    0.554 | 
     | REF_CLK_M__L4_I1                          | A ^ -> Y v  | CLKINVX40M | 0.051 | 0.042 |   0.693 |    0.596 | 
     | REF_CLK_M__L5_I4                          | A v -> Y ^  | CLKINVX40M | 0.026 | 0.033 |   0.727 |    0.629 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.148 |   0.875 |    0.777 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[1][1] | D ^         | SDFFRQX2M  | 0.037 | 0.000 |   0.875 |    0.777 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.097 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.015 |    0.113 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.132 | 
     | scan_clk__L3_I0                           | A ^ -> Y ^ | BUFX12M    | 0.024 | 0.036 |   0.070 |    0.167 | 
     | scan_clk__L4_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.215 | 
     | scan_clk__L5_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.262 | 
     | scan_clk__L6_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.307 | 
     | scan_clk__L7_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.353 | 
     | scan_clk__L8_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.403 | 
     | scan_clk__L9_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.451 | 
     | scan_clk__L10_I0                          | A ^ -> Y ^ | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.488 | 
     | DFT_REF_MUX/U1                            | B ^ -> Y ^ | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.589 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y ^ | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.671 | 
     | REF_CLK_M__L2_I0                          | A ^ -> Y v | CLKINVX40M | 0.037 | 0.037 |   0.611 |    0.708 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^ | CLKINVX40M | 0.036 | 0.041 |   0.652 |    0.749 | 
     | REF_CLK_M__L4_I1                          | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.693 |    0.791 | 
     | REF_CLK_M__L5_I4                          | A v -> Y ^ | CLKINVX40M | 0.026 | 0.033 |   0.727 |    0.824 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.026 | 0.003 |   0.730 |    0.827 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][1] /CK 
Endpoint:   UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][1] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][0] /Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.371
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.419
  Arrival Time                  0.517
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.098 | 
     | REF_CLK__L1_I0                            | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.080 | 
     | REF_CLK__L2_I0                            | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |   -0.065 | 
     | DFT_REF_MUX/U1                            | A ^ -> Y ^  | MX2X6M     | 0.091 | 0.101 |   0.134 |    0.036 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M | 0.060 | 0.082 |   0.216 |    0.118 | 
     | REF_CLK_M__L2_I0                          | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.037 |   0.252 |    0.155 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^  | CLKINVX40M | 0.036 | 0.041 |   0.293 |    0.195 | 
     | REF_CLK_M__L4_I1                          | A ^ -> Y v  | CLKINVX40M | 0.051 | 0.042 |   0.335 |    0.237 | 
     | REF_CLK_M__L5_I4                          | A v -> Y ^  | CLKINVX40M | 0.026 | 0.033 |   0.368 |    0.270 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.038 | 0.148 |   0.517 |    0.419 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][1] | D ^         | SDFFRQX2M  | 0.038 | 0.000 |   0.517 |    0.419 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.098 | 
     | REF_CLK__L1_I0                            | A ^ -> Y v | CLKINVX40M | 0.016 | 0.017 |   0.017 |    0.115 | 
     | REF_CLK__L2_I0                            | A v -> Y ^ | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.130 | 
     | DFT_REF_MUX/U1                            | A ^ -> Y ^ | MX2X6M     | 0.091 | 0.101 |   0.134 |    0.231 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y ^ | CLKBUFX12M | 0.060 | 0.082 |   0.216 |    0.313 | 
     | REF_CLK_M__L2_I0                          | A ^ -> Y v | CLKINVX40M | 0.037 | 0.037 |   0.252 |    0.350 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^ | CLKINVX40M | 0.036 | 0.041 |   0.293 |    0.391 | 
     | REF_CLK_M__L4_I1                          | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.335 |    0.432 | 
     | REF_CLK_M__L5_I4                          | A v -> Y ^ | CLKINVX40M | 0.026 | 0.033 |   0.368 |    0.466 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.026 | 0.003 |   0.371 |    0.469 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[1][0] /CK 
Endpoint:   UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[1][0] /D (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[1] /Q        (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.730
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.777
  Arrival Time                  0.875
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.098 | 
     | scan_clk__L1_I0                           | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.016 |   0.016 |   -0.083 | 
     | scan_clk__L2_I0                           | A v -> Y ^  | CLKINVX24M | 0.018 | 0.019 |   0.034 |   -0.064 | 
     | scan_clk__L3_I1                           | A ^ -> Y ^  | BUFX8M     | 0.030 | 0.040 |   0.074 |   -0.024 | 
     | scan_clk__L4_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.048 |   0.122 |    0.024 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.169 |    0.071 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.216 |    0.118 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.049 |   0.265 |    0.167 | 
     | scan_clk__L8_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.049 |   0.314 |    0.216 | 
     | scan_clk__L9_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.048 |   0.362 |    0.264 | 
     | scan_clk__L10_I1                          | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.048 |   0.410 |    0.312 | 
     | scan_clk__L11_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.026 | 0.050 |   0.460 |    0.362 | 
     | scan_clk__L12_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.017 | 0.045 |   0.504 |    0.406 | 
     | TX_CLK_MUX/U1                             | B ^ -> Y ^  | MX2X2M     | 0.081 | 0.089 |   0.593 |    0.495 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX20M | 0.040 | 0.069 |   0.662 |    0.564 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v  | CLKINVX40M | 0.035 | 0.036 |   0.697 |    0.599 | 
     | TX_CLK_M__L3_I3                           | A v -> Y ^  | CLKINVX24M | 0.025 | 0.027 |   0.725 |    0.626 | 
     | UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[1]        | CK ^ -> Q ^ | SDFFRQX2M  | 0.043 | 0.150 |   0.875 |    0.777 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[1][0] | D ^         | SDFFRQX2M  | 0.043 | 0.000 |   0.875 |    0.777 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.098 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.015 |    0.114 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.132 | 
     | scan_clk__L3_I0                           | A ^ -> Y ^ | BUFX12M    | 0.024 | 0.036 |   0.070 |    0.168 | 
     | scan_clk__L4_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.216 | 
     | scan_clk__L5_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.262 | 
     | scan_clk__L6_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.307 | 
     | scan_clk__L7_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.354 | 
     | scan_clk__L8_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.404 | 
     | scan_clk__L9_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.452 | 
     | scan_clk__L10_I0                          | A ^ -> Y ^ | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.488 | 
     | DFT_REF_MUX/U1                            | B ^ -> Y ^ | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.590 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y ^ | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.672 | 
     | REF_CLK_M__L2_I0                          | A ^ -> Y v | CLKINVX40M | 0.037 | 0.037 |   0.611 |    0.709 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^ | CLKINVX40M | 0.036 | 0.041 |   0.652 |    0.750 | 
     | REF_CLK_M__L4_I1                          | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.693 |    0.791 | 
     | REF_CLK_M__L5_I4                          | A v -> Y ^ | CLKINVX40M | 0.026 | 0.033 |   0.727 |    0.825 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[1][0] | CK ^       | SDFFRQX2M  | 0.026 | 0.003 |   0.730 |    0.828 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][0] /CK 
Endpoint:   UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][0] /SI (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[3] /Q         (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.730
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.771
  Arrival Time                  0.870
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.099 | 
     | scan_clk__L1_I0                           | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.016 |   0.016 |   -0.084 | 
     | scan_clk__L2_I0                           | A v -> Y ^  | CLKINVX24M | 0.018 | 0.019 |   0.034 |   -0.065 | 
     | scan_clk__L3_I1                           | A ^ -> Y ^  | BUFX8M     | 0.030 | 0.040 |   0.074 |   -0.025 | 
     | scan_clk__L4_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.048 |   0.122 |    0.023 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.169 |    0.070 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.216 |    0.117 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.049 |   0.265 |    0.166 | 
     | scan_clk__L8_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.049 |   0.314 |    0.215 | 
     | scan_clk__L9_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.048 |   0.362 |    0.263 | 
     | scan_clk__L10_I1                          | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.048 |   0.410 |    0.311 | 
     | scan_clk__L11_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.026 | 0.050 |   0.460 |    0.361 | 
     | scan_clk__L12_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.017 | 0.045 |   0.504 |    0.405 | 
     | TX_CLK_MUX/U1                             | B ^ -> Y ^  | MX2X2M     | 0.081 | 0.089 |   0.593 |    0.494 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX20M | 0.040 | 0.069 |   0.662 |    0.563 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v  | CLKINVX40M | 0.035 | 0.036 |   0.697 |    0.598 | 
     | TX_CLK_M__L3_I3                           | A v -> Y ^  | CLKINVX24M | 0.025 | 0.027 |   0.725 |    0.626 | 
     | UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[3]        | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.145 |   0.870 |    0.771 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][0] | SI ^        | SDFFRQX2M  | 0.036 | 0.000 |   0.870 |    0.771 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.099 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.015 |    0.115 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.133 | 
     | scan_clk__L3_I0                           | A ^ -> Y ^ | BUFX12M    | 0.024 | 0.036 |   0.070 |    0.169 | 
     | scan_clk__L4_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.217 | 
     | scan_clk__L5_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.263 | 
     | scan_clk__L6_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.308 | 
     | scan_clk__L7_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.355 | 
     | scan_clk__L8_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.405 | 
     | scan_clk__L9_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.453 | 
     | scan_clk__L10_I0                          | A ^ -> Y ^ | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.489 | 
     | DFT_REF_MUX/U1                            | B ^ -> Y ^ | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.591 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y ^ | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.673 | 
     | REF_CLK_M__L2_I0                          | A ^ -> Y v | CLKINVX40M | 0.037 | 0.037 |   0.611 |    0.710 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^ | CLKINVX40M | 0.036 | 0.041 |   0.652 |    0.751 | 
     | REF_CLK_M__L4_I1                          | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.693 |    0.792 | 
     | REF_CLK_M__L5_I4                          | A v -> Y ^ | CLKINVX40M | 0.026 | 0.033 |   0.727 |    0.826 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][0] | CK ^       | SDFFRQX2M  | 0.026 | 0.003 |   0.730 |    0.829 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin UART_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   UART_RST_SYNC/\sync_reg_reg[1] /D (^) checked with  leading edge of 
'UART_CLK'
Beginpoint: UART_RST_SYNC/\sync_reg_reg[0] /Q (^) triggered by  leading edge of 
'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.704
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.748
  Arrival Time                  0.848
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.100 | 
     | UART_CLK__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.019 |   -0.081 | 
     | UART_CLK__L2_I0                | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.034 |   -0.066 | 
     | UART_CLK_MUX/U1                | A ^ -> Y ^  | MX2X2M     | 0.046 | 0.062 |   0.096 |   -0.004 | 
     | UART_CLK_M__L1_I0              | A ^ -> Y ^  | CLKBUFX12M | 0.039 | 0.061 |   0.158 |    0.058 | 
     | UART_CLK_M__L2_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.051 |   0.208 |    0.108 | 
     | UART_CLK_M__L3_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.156 | 
     | UART_CLK_M__L4_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.029 | 0.052 |   0.307 |    0.207 | 
     | UART_CLK_M__L5_I1              | A ^ -> Y ^  | CLKBUFX24M | 0.024 | 0.050 |   0.357 |    0.257 | 
     | UART_CLK_M__L6_I1              | A ^ -> Y ^  | CLKBUFX24M | 0.024 | 0.049 |   0.406 |    0.306 | 
     | UART_CLK_M__L7_I1              | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.453 |    0.353 | 
     | UART_CLK_M__L8_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.049 |   0.502 |    0.402 | 
     | UART_CLK_M__L9_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.026 | 0.051 |   0.553 |    0.453 | 
     | UART_CLK_M__L10_I0             | A ^ -> Y ^  | CLKBUFX24M | 0.026 | 0.051 |   0.604 |    0.504 | 
     | UART_CLK_M__L11_I0             | A ^ -> Y ^  | CLKBUFX40M | 0.030 | 0.054 |   0.658 |    0.558 | 
     | UART_CLK_M__L12_I0             | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.682 |    0.582 | 
     | UART_CLK_M__L13_I0             | A v -> Y ^  | CLKINVX40M | 0.023 | 0.022 |   0.704 |    0.604 | 
     | UART_RST_SYNC/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.144 |   0.848 |    0.748 | 
     | UART_RST_SYNC/\sync_reg_reg[1] | D ^         | SDFFRQX1M  | 0.036 | 0.000 |   0.848 |    0.748 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | UART_CLK ^ |            | 0.000 |       |   0.000 |    0.100 | 
     | UART_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.019 |    0.120 | 
     | UART_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.010 | 0.015 |   0.034 |    0.134 | 
     | UART_CLK_MUX/U1                | A ^ -> Y ^ | MX2X2M     | 0.046 | 0.062 |   0.096 |    0.196 | 
     | UART_CLK_M__L1_I0              | A ^ -> Y ^ | CLKBUFX12M | 0.039 | 0.061 |   0.158 |    0.258 | 
     | UART_CLK_M__L2_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.051 |   0.208 |    0.308 | 
     | UART_CLK_M__L3_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.356 | 
     | UART_CLK_M__L4_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.307 |    0.407 | 
     | UART_CLK_M__L5_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.050 |   0.357 |    0.457 | 
     | UART_CLK_M__L6_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.049 |   0.406 |    0.506 | 
     | UART_CLK_M__L7_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.453 |    0.553 | 
     | UART_CLK_M__L8_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.502 |    0.602 | 
     | UART_CLK_M__L9_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.026 | 0.051 |   0.553 |    0.653 | 
     | UART_CLK_M__L10_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.026 | 0.051 |   0.604 |    0.704 | 
     | UART_CLK_M__L11_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.054 |   0.658 |    0.758 | 
     | UART_CLK_M__L12_I0             | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.682 |    0.782 | 
     | UART_CLK_M__L13_I0             | A v -> Y ^ | CLKINVX40M | 0.023 | 0.022 |   0.704 |    0.804 | 
     | UART_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.023 | 0.001 |   0.704 |    0.804 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][0] /CK 
Endpoint:   UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][0] /D (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[1] /Q        (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.726
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.774
  Arrival Time                  0.875
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.101 | 
     | scan_clk__L1_I0                           | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.016 |   0.016 |   -0.086 | 
     | scan_clk__L2_I0                           | A v -> Y ^  | CLKINVX24M | 0.018 | 0.019 |   0.034 |   -0.067 | 
     | scan_clk__L3_I0                           | A ^ -> Y ^  | BUFX12M    | 0.024 | 0.036 |   0.070 |   -0.031 | 
     | scan_clk__L4_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.016 | 
     | scan_clk__L5_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.063 | 
     | scan_clk__L6_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.108 | 
     | scan_clk__L7_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.154 | 
     | scan_clk__L8_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.204 | 
     | scan_clk__L9_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.253 | 
     | scan_clk__L10_I0                          | A ^ -> Y ^  | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.289 | 
     | DFT_REF_MUX/U1                            | B ^ -> Y ^  | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.391 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.473 | 
     | REF_CLK_M__L2_I0                          | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.037 |   0.611 |    0.509 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^  | CLKINVX40M | 0.036 | 0.041 |   0.652 |    0.550 | 
     | REF_CLK_M__L4_I1                          | A ^ -> Y v  | CLKINVX40M | 0.051 | 0.042 |   0.693 |    0.592 | 
     | REF_CLK_M__L5_I4                          | A v -> Y ^  | CLKINVX40M | 0.026 | 0.033 |   0.727 |    0.625 | 
     | UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[1]        | CK ^ -> Q ^ | SDFFRQX2M  | 0.039 | 0.148 |   0.875 |    0.774 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][0] | D ^         | SDFFRQX2M  | 0.039 | 0.000 |   0.875 |    0.774 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.101 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.016 |    0.117 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.135 | 
     | scan_clk__L3_I1                           | A ^ -> Y ^ | BUFX8M     | 0.030 | 0.040 |   0.074 |    0.175 | 
     | scan_clk__L4_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.122 |    0.224 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.169 |    0.271 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.216 |    0.318 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.265 |    0.366 | 
     | scan_clk__L8_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.049 |   0.314 |    0.416 | 
     | scan_clk__L9_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.362 |    0.463 | 
     | scan_clk__L10_I1                          | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.410 |    0.511 | 
     | scan_clk__L11_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.026 | 0.050 |   0.460 |    0.561 | 
     | scan_clk__L12_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.017 | 0.045 |   0.504 |    0.606 | 
     | TX_CLK_MUX/U1                             | B ^ -> Y ^ | MX2X2M     | 0.081 | 0.089 |   0.593 |    0.694 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.069 |   0.662 |    0.763 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v | CLKINVX40M | 0.035 | 0.036 |   0.697 |    0.799 | 
     | TX_CLK_M__L3_I3                           | A v -> Y ^ | CLKINVX24M | 0.025 | 0.027 |   0.725 |    0.826 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][0] | CK ^       | SDFFRQX2M  | 0.025 | 0.002 |   0.726 |    0.828 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][0] /CK 
Endpoint:   UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][0] /D (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[0] /Q        (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.726
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.773
  Arrival Time                  0.875
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.102 | 
     | scan_clk__L1_I0                           | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.016 |   0.016 |   -0.086 | 
     | scan_clk__L2_I0                           | A v -> Y ^  | CLKINVX24M | 0.018 | 0.019 |   0.034 |   -0.068 | 
     | scan_clk__L3_I0                           | A ^ -> Y ^  | BUFX12M    | 0.024 | 0.036 |   0.070 |   -0.032 | 
     | scan_clk__L4_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.016 | 
     | scan_clk__L5_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.062 | 
     | scan_clk__L6_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.107 | 
     | scan_clk__L7_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.154 | 
     | scan_clk__L8_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.204 | 
     | scan_clk__L9_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.252 | 
     | scan_clk__L10_I0                          | A ^ -> Y ^  | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.288 | 
     | DFT_REF_MUX/U1                            | B ^ -> Y ^  | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.390 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.472 | 
     | REF_CLK_M__L2_I0                          | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.037 |   0.611 |    0.509 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^  | CLKINVX40M | 0.036 | 0.041 |   0.652 |    0.550 | 
     | REF_CLK_M__L4_I1                          | A ^ -> Y v  | CLKINVX40M | 0.051 | 0.042 |   0.693 |    0.592 | 
     | REF_CLK_M__L5_I4                          | A v -> Y ^  | CLKINVX40M | 0.026 | 0.033 |   0.727 |    0.625 | 
     | UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[0]        | CK ^ -> Q ^ | SDFFRQX2M  | 0.039 | 0.148 |   0.875 |    0.773 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][0] | D ^         | SDFFRQX2M  | 0.039 | 0.000 |   0.875 |    0.773 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.102 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.016 |    0.117 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.136 | 
     | scan_clk__L3_I1                           | A ^ -> Y ^ | BUFX8M     | 0.030 | 0.040 |   0.074 |    0.176 | 
     | scan_clk__L4_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.122 |    0.224 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.169 |    0.271 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.216 |    0.318 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.265 |    0.367 | 
     | scan_clk__L8_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.049 |   0.314 |    0.416 | 
     | scan_clk__L9_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.362 |    0.464 | 
     | scan_clk__L10_I1                          | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.410 |    0.511 | 
     | scan_clk__L11_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.026 | 0.050 |   0.460 |    0.561 | 
     | scan_clk__L12_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.017 | 0.045 |   0.504 |    0.606 | 
     | TX_CLK_MUX/U1                             | B ^ -> Y ^ | MX2X2M     | 0.081 | 0.089 |   0.593 |    0.695 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.069 |   0.662 |    0.764 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v | CLKINVX40M | 0.035 | 0.036 |   0.697 |    0.799 | 
     | TX_CLK_M__L3_I2                           | A v -> Y ^ | CLKINVX24M | 0.025 | 0.027 |   0.725 |    0.827 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][0] | CK ^       | SDFFRQX2M  | 0.025 | 0.001 |   0.726 |    0.827 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[2][1] /CK 
Endpoint:   UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[2][1] /SI (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[2][0] /Q  (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.726
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.767
  Arrival Time                  0.869
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.102 | 
     | scan_clk__L1_I0                           | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.016 |   0.016 |   -0.087 | 
     | scan_clk__L2_I0                           | A v -> Y ^  | CLKINVX24M | 0.018 | 0.019 |   0.034 |   -0.068 | 
     | scan_clk__L3_I1                           | A ^ -> Y ^  | BUFX8M     | 0.030 | 0.040 |   0.074 |   -0.028 | 
     | scan_clk__L4_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.048 |   0.122 |    0.020 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.169 |    0.067 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.216 |    0.114 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.049 |   0.265 |    0.163 | 
     | scan_clk__L8_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.049 |   0.314 |    0.212 | 
     | scan_clk__L9_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.048 |   0.362 |    0.260 | 
     | scan_clk__L10_I1                          | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.048 |   0.410 |    0.308 | 
     | scan_clk__L11_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.026 | 0.050 |   0.460 |    0.358 | 
     | scan_clk__L12_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.017 | 0.045 |   0.504 |    0.402 | 
     | TX_CLK_MUX/U1                             | B ^ -> Y ^  | MX2X2M     | 0.081 | 0.089 |   0.593 |    0.491 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX20M | 0.040 | 0.069 |   0.662 |    0.560 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v  | CLKINVX40M | 0.035 | 0.036 |   0.697 |    0.595 | 
     | TX_CLK_M__L3_I3                           | A v -> Y ^  | CLKINVX24M | 0.025 | 0.027 |   0.725 |    0.623 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.034 | 0.144 |   0.869 |    0.767 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[2][1] | SI ^        | SDFFRQX2M  | 0.034 | 0.000 |   0.869 |    0.767 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.102 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.016 |    0.118 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.136 | 
     | scan_clk__L3_I1                           | A ^ -> Y ^ | BUFX8M     | 0.030 | 0.040 |   0.074 |    0.176 | 
     | scan_clk__L4_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.122 |    0.225 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.169 |    0.271 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.216 |    0.318 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.265 |    0.367 | 
     | scan_clk__L8_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.049 |   0.314 |    0.416 | 
     | scan_clk__L9_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.362 |    0.464 | 
     | scan_clk__L10_I1                          | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.410 |    0.512 | 
     | scan_clk__L11_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.026 | 0.050 |   0.460 |    0.562 | 
     | scan_clk__L12_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.017 | 0.045 |   0.504 |    0.606 | 
     | TX_CLK_MUX/U1                             | B ^ -> Y ^ | MX2X2M     | 0.081 | 0.089 |   0.593 |    0.695 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.069 |   0.662 |    0.764 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v | CLKINVX40M | 0.035 | 0.036 |   0.697 |    0.800 | 
     | TX_CLK_M__L3_I3                           | A v -> Y ^ | CLKINVX24M | 0.025 | 0.027 |   0.725 |    0.827 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.025 | 0.002 |   0.726 |    0.828 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[2][1] /CK 
Endpoint:   UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[2][1] /SI (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[2][0] /Q  (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.730
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.770
  Arrival Time                  0.873
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.102 | 
     | scan_clk__L1_I0                           | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.016 |   0.016 |   -0.087 | 
     | scan_clk__L2_I0                           | A v -> Y ^  | CLKINVX24M | 0.018 | 0.019 |   0.034 |   -0.068 | 
     | scan_clk__L3_I0                           | A ^ -> Y ^  | BUFX12M    | 0.024 | 0.036 |   0.070 |   -0.033 | 
     | scan_clk__L4_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.015 | 
     | scan_clk__L5_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.062 | 
     | scan_clk__L6_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.107 | 
     | scan_clk__L7_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.153 | 
     | scan_clk__L8_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.203 | 
     | scan_clk__L9_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.252 | 
     | scan_clk__L10_I0                          | A ^ -> Y ^  | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.288 | 
     | DFT_REF_MUX/U1                            | B ^ -> Y ^  | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.390 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.472 | 
     | REF_CLK_M__L2_I0                          | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.037 |   0.611 |    0.508 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^  | CLKINVX40M | 0.036 | 0.041 |   0.652 |    0.549 | 
     | REF_CLK_M__L4_I1                          | A ^ -> Y v  | CLKINVX40M | 0.051 | 0.042 |   0.693 |    0.591 | 
     | REF_CLK_M__L5_I4                          | A v -> Y ^  | CLKINVX40M | 0.026 | 0.033 |   0.727 |    0.624 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.146 |   0.873 |    0.770 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[2][1] | SI ^        | SDFFRQX2M  | 0.035 | 0.000 |   0.873 |    0.770 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.102 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.015 |    0.118 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.137 | 
     | scan_clk__L3_I0                           | A ^ -> Y ^ | BUFX12M    | 0.024 | 0.036 |   0.070 |    0.172 | 
     | scan_clk__L4_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.220 | 
     | scan_clk__L5_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.267 | 
     | scan_clk__L6_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.312 | 
     | scan_clk__L7_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.358 | 
     | scan_clk__L8_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.408 | 
     | scan_clk__L9_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.457 | 
     | scan_clk__L10_I0                          | A ^ -> Y ^ | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.493 | 
     | DFT_REF_MUX/U1                            | B ^ -> Y ^ | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.595 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y ^ | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.677 | 
     | REF_CLK_M__L2_I0                          | A ^ -> Y v | CLKINVX40M | 0.037 | 0.037 |   0.611 |    0.713 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^ | CLKINVX40M | 0.036 | 0.041 |   0.652 |    0.754 | 
     | REF_CLK_M__L4_I1                          | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.693 |    0.796 | 
     | REF_CLK_M__L5_I4                          | A v -> Y ^ | CLKINVX40M | 0.026 | 0.033 |   0.727 |    0.829 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.026 | 0.003 |   0.730 |    0.832 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin REF_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   REF_RST_SYNC/\sync_reg_reg[1] /SI (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: REF_RST_SYNC/\sync_reg_reg[0] /Q  (^) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.728
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.768
  Arrival Time                  0.871
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |            |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.103 | 
     | scan_clk__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.016 |   0.016 |   -0.087 | 
     | scan_clk__L2_I0               | A v -> Y ^  | CLKINVX24M | 0.018 | 0.019 |   0.034 |   -0.068 | 
     | scan_clk__L3_I0               | A ^ -> Y ^  | BUFX12M    | 0.024 | 0.036 |   0.070 |   -0.033 | 
     | scan_clk__L4_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.015 | 
     | scan_clk__L5_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.062 | 
     | scan_clk__L6_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.107 | 
     | scan_clk__L7_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.153 | 
     | scan_clk__L8_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.203 | 
     | scan_clk__L9_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.252 | 
     | scan_clk__L10_I0              | A ^ -> Y ^  | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.288 | 
     | DFT_REF_MUX/U1                | B ^ -> Y ^  | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.390 | 
     | REF_CLK_M__L1_I0              | A ^ -> Y ^  | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.472 | 
     | REF_CLK_M__L2_I0              | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.037 |   0.611 |    0.508 | 
     | REF_CLK_M__L3_I0              | A v -> Y ^  | CLKINVX40M | 0.036 | 0.041 |   0.652 |    0.549 | 
     | REF_CLK_M__L4_I0              | A ^ -> Y v  | CLKINVX40M | 0.051 | 0.042 |   0.694 |    0.592 | 
     | REF_CLK_M__L5_I0              | A v -> Y ^  | CLKINVX40M | 0.028 | 0.029 |   0.723 |    0.620 | 
     | REF_RST_SYNC/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.148 |   0.871 |    0.768 | 
     | REF_RST_SYNC/\sync_reg_reg[1] | SI ^        | SDFFRQX2M  | 0.037 | 0.000 |   0.871 |    0.768 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |    0.103 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.015 |    0.118 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.137 | 
     | scan_clk__L3_I0               | A ^ -> Y ^ | BUFX12M    | 0.024 | 0.036 |   0.070 |    0.172 | 
     | scan_clk__L4_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.220 | 
     | scan_clk__L5_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.267 | 
     | scan_clk__L6_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.312 | 
     | scan_clk__L7_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.358 | 
     | scan_clk__L8_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.408 | 
     | scan_clk__L9_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.457 | 
     | scan_clk__L10_I0              | A ^ -> Y ^ | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.493 | 
     | DFT_REF_MUX/U1                | B ^ -> Y ^ | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.595 | 
     | REF_CLK_M__L1_I0              | A ^ -> Y ^ | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.677 | 
     | REF_CLK_M__L2_I0              | A ^ -> Y v | CLKINVX40M | 0.037 | 0.037 |   0.611 |    0.713 | 
     | REF_CLK_M__L3_I0              | A v -> Y ^ | CLKINVX40M | 0.036 | 0.041 |   0.652 |    0.754 | 
     | REF_CLK_M__L4_I0              | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.694 |    0.797 | 
     | REF_CLK_M__L5_I0              | A v -> Y ^ | CLKINVX40M | 0.028 | 0.029 |   0.723 |    0.825 | 
     | REF_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX2M  | 0.028 | 0.005 |   0.728 |    0.830 | 
     +----------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin Data_SYNC/\en_sync_reg_reg[1] /CK 
Endpoint:   Data_SYNC/\en_sync_reg_reg[1] /SI (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: Data_SYNC/\en_sync_reg_reg[0] /Q  (^) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.727
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.767
  Arrival Time                  0.870
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |            |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.103 | 
     | scan_clk__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.016 |   0.016 |   -0.087 | 
     | scan_clk__L2_I0               | A v -> Y ^  | CLKINVX24M | 0.018 | 0.019 |   0.034 |   -0.069 | 
     | scan_clk__L3_I0               | A ^ -> Y ^  | BUFX12M    | 0.024 | 0.036 |   0.070 |   -0.033 | 
     | scan_clk__L4_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.015 | 
     | scan_clk__L5_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.061 | 
     | scan_clk__L6_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.106 | 
     | scan_clk__L7_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.153 | 
     | scan_clk__L8_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.203 | 
     | scan_clk__L9_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.251 | 
     | scan_clk__L10_I0              | A ^ -> Y ^  | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.287 | 
     | DFT_REF_MUX/U1                | B ^ -> Y ^  | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.389 | 
     | REF_CLK_M__L1_I0              | A ^ -> Y ^  | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.471 | 
     | REF_CLK_M__L2_I0              | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.037 |   0.611 |    0.508 | 
     | REF_CLK_M__L3_I0              | A v -> Y ^  | CLKINVX40M | 0.036 | 0.041 |   0.652 |    0.549 | 
     | REF_CLK_M__L4_I0              | A ^ -> Y v  | CLKINVX40M | 0.051 | 0.042 |   0.694 |    0.591 | 
     | REF_CLK_M__L5_I0              | A v -> Y ^  | CLKINVX40M | 0.028 | 0.029 |   0.723 |    0.620 | 
     | Data_SYNC/\en_sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.147 |   0.870 |    0.767 | 
     | Data_SYNC/\en_sync_reg_reg[1] | SI ^        | SDFFRQX2M  | 0.035 | 0.000 |   0.870 |    0.767 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |    0.103 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.015 |    0.118 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.137 | 
     | scan_clk__L3_I0               | A ^ -> Y ^ | BUFX12M    | 0.024 | 0.036 |   0.070 |    0.173 | 
     | scan_clk__L4_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.220 | 
     | scan_clk__L5_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.267 | 
     | scan_clk__L6_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.312 | 
     | scan_clk__L7_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.358 | 
     | scan_clk__L8_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.408 | 
     | scan_clk__L9_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.457 | 
     | scan_clk__L10_I0              | A ^ -> Y ^ | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.493 | 
     | DFT_REF_MUX/U1                | B ^ -> Y ^ | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.595 | 
     | REF_CLK_M__L1_I0              | A ^ -> Y ^ | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.677 | 
     | REF_CLK_M__L2_I0              | A ^ -> Y v | CLKINVX40M | 0.037 | 0.037 |   0.611 |    0.713 | 
     | REF_CLK_M__L3_I0              | A v -> Y ^ | CLKINVX40M | 0.036 | 0.041 |   0.652 |    0.754 | 
     | REF_CLK_M__L4_I0              | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.694 |    0.797 | 
     | REF_CLK_M__L5_I0              | A v -> Y ^ | CLKINVX40M | 0.028 | 0.029 |   0.723 |    0.826 | 
     | Data_SYNC/\en_sync_reg_reg[1] | CK ^       | SDFFRQX2M  | 0.028 | 0.004 |   0.727 |    0.830 | 
     +----------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[3][1] /CK 
Endpoint:   UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[3][1] /SI (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[3][0] /Q  (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.729
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.770
  Arrival Time                  0.873
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.103 | 
     | scan_clk__L1_I0                           | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.016 |   0.016 |   -0.087 | 
     | scan_clk__L2_I0                           | A v -> Y ^  | CLKINVX24M | 0.018 | 0.019 |   0.034 |   -0.069 | 
     | scan_clk__L3_I0                           | A ^ -> Y ^  | BUFX12M    | 0.024 | 0.036 |   0.070 |   -0.033 | 
     | scan_clk__L4_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.015 | 
     | scan_clk__L5_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.061 | 
     | scan_clk__L6_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.106 | 
     | scan_clk__L7_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.153 | 
     | scan_clk__L8_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.203 | 
     | scan_clk__L9_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.251 | 
     | scan_clk__L10_I0                          | A ^ -> Y ^  | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.287 | 
     | DFT_REF_MUX/U1                            | B ^ -> Y ^  | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.389 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.471 | 
     | REF_CLK_M__L2_I0                          | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.037 |   0.611 |    0.508 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^  | CLKINVX40M | 0.036 | 0.041 |   0.652 |    0.549 | 
     | REF_CLK_M__L4_I1                          | A ^ -> Y v  | CLKINVX40M | 0.051 | 0.042 |   0.693 |    0.590 | 
     | REF_CLK_M__L5_I4                          | A v -> Y ^  | CLKINVX40M | 0.026 | 0.033 |   0.727 |    0.624 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.034 | 0.146 |   0.873 |    0.770 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[3][1] | SI ^        | SDFFRQX2M  | 0.034 | 0.000 |   0.873 |    0.770 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.103 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.015 |    0.118 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.137 | 
     | scan_clk__L3_I0                           | A ^ -> Y ^ | BUFX12M    | 0.024 | 0.036 |   0.070 |    0.173 | 
     | scan_clk__L4_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.221 | 
     | scan_clk__L5_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.267 | 
     | scan_clk__L6_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.312 | 
     | scan_clk__L7_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.359 | 
     | scan_clk__L8_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.409 | 
     | scan_clk__L9_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.457 | 
     | scan_clk__L10_I0                          | A ^ -> Y ^ | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.493 | 
     | DFT_REF_MUX/U1                            | B ^ -> Y ^ | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.595 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y ^ | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.677 | 
     | REF_CLK_M__L2_I0                          | A ^ -> Y v | CLKINVX40M | 0.037 | 0.037 |   0.611 |    0.714 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^ | CLKINVX40M | 0.036 | 0.041 |   0.652 |    0.755 | 
     | REF_CLK_M__L4_I1                          | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.693 |    0.796 | 
     | REF_CLK_M__L5_I4                          | A v -> Y ^ | CLKINVX40M | 0.026 | 0.033 |   0.727 |    0.830 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[3][1] | CK ^       | SDFFRQX2M  | 0.026 | 0.003 |   0.729 |    0.832 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin U0_ALU/OUT_Valid_reg/CK 
Endpoint:   U0_ALU/OUT_Valid_reg/SI    (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[15] /Q (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.107
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.148
  Arrival Time                  0.252
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.046 |       |   0.000 |   -0.104 | 
     | U_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.104 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v  | CLKINVX6M  | 0.027 | 0.027 |   0.027 |   -0.077 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v  | BUFX14M    | 0.026 | 0.054 |   0.081 |   -0.023 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^  | CLKINVX32M | 0.024 | 0.024 |   0.106 |    0.001 | 
     | U0_ALU/\ALU_OUT_reg[15]   | CK ^ -> Q ^ | SDFFRQX2M  | 0.038 | 0.146 |   0.252 |    0.148 | 
     | U0_ALU/OUT_Valid_reg      | SI ^        | SDFFRQX2M  | 0.038 | 0.000 |   0.252 |    0.148 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.046 |       |   0.000 |    0.104 | 
     | U_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.105 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v  | CLKINVX6M  | 0.027 | 0.027 |   0.027 |    0.131 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v  | BUFX14M    | 0.026 | 0.054 |   0.081 |    0.185 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^  | CLKINVX32M | 0.024 | 0.024 |   0.106 |    0.210 | 
     | U0_ALU/OUT_Valid_reg      | CK ^        | SDFFRQX2M  | 0.024 | 0.002 |   0.107 |    0.211 | 
     +-------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[1][1] /CK 
Endpoint:   UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[1][1] /SI (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[1][0] /Q  (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.730
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.770
  Arrival Time                  0.875
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.105 | 
     | scan_clk__L1_I0                           | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.016 |   0.016 |   -0.089 | 
     | scan_clk__L2_I0                           | A v -> Y ^  | CLKINVX24M | 0.018 | 0.019 |   0.034 |   -0.070 | 
     | scan_clk__L3_I0                           | A ^ -> Y ^  | BUFX12M    | 0.024 | 0.036 |   0.070 |   -0.035 | 
     | scan_clk__L4_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.013 | 
     | scan_clk__L5_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.060 | 
     | scan_clk__L6_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.105 | 
     | scan_clk__L7_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.151 | 
     | scan_clk__L8_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.201 | 
     | scan_clk__L9_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.250 | 
     | scan_clk__L10_I0                          | A ^ -> Y ^  | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.286 | 
     | DFT_REF_MUX/U1                            | B ^ -> Y ^  | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.388 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.470 | 
     | REF_CLK_M__L2_I0                          | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.037 |   0.611 |    0.506 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^  | CLKINVX40M | 0.036 | 0.041 |   0.652 |    0.547 | 
     | REF_CLK_M__L4_I1                          | A ^ -> Y v  | CLKINVX40M | 0.051 | 0.042 |   0.693 |    0.589 | 
     | REF_CLK_M__L5_I4                          | A v -> Y ^  | CLKINVX40M | 0.026 | 0.033 |   0.727 |    0.622 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.148 |   0.875 |    0.770 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[1][1] | SI ^        | SDFFRQX2M  | 0.037 | 0.000 |   0.875 |    0.770 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.105 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.015 |    0.120 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.139 | 
     | scan_clk__L3_I0                           | A ^ -> Y ^ | BUFX12M    | 0.024 | 0.036 |   0.070 |    0.174 | 
     | scan_clk__L4_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.222 | 
     | scan_clk__L5_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.269 | 
     | scan_clk__L6_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.314 | 
     | scan_clk__L7_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.360 | 
     | scan_clk__L8_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.410 | 
     | scan_clk__L9_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.459 | 
     | scan_clk__L10_I0                          | A ^ -> Y ^ | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.495 | 
     | DFT_REF_MUX/U1                            | B ^ -> Y ^ | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.597 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y ^ | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.679 | 
     | REF_CLK_M__L2_I0                          | A ^ -> Y v | CLKINVX40M | 0.037 | 0.037 |   0.611 |    0.715 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^ | CLKINVX40M | 0.036 | 0.041 |   0.652 |    0.756 | 
     | REF_CLK_M__L4_I1                          | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.693 |    0.798 | 
     | REF_CLK_M__L5_I4                          | A v -> Y ^ | CLKINVX40M | 0.026 | 0.033 |   0.727 |    0.831 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.026 | 0.003 |   0.730 |    0.834 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][1] /CK 
Endpoint:   UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][1] /SI (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][0] /Q  (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.726
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.766
  Arrival Time                  0.871
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.105 | 
     | scan_clk__L1_I0                           | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.016 |   0.016 |   -0.089 | 
     | scan_clk__L2_I0                           | A v -> Y ^  | CLKINVX24M | 0.018 | 0.019 |   0.034 |   -0.070 | 
     | scan_clk__L3_I1                           | A ^ -> Y ^  | BUFX8M     | 0.030 | 0.040 |   0.074 |   -0.030 | 
     | scan_clk__L4_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.048 |   0.122 |    0.018 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.169 |    0.065 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.216 |    0.112 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.049 |   0.265 |    0.161 | 
     | scan_clk__L8_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.049 |   0.314 |    0.210 | 
     | scan_clk__L9_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.048 |   0.362 |    0.258 | 
     | scan_clk__L10_I1                          | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.048 |   0.410 |    0.305 | 
     | scan_clk__L11_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.026 | 0.050 |   0.460 |    0.355 | 
     | scan_clk__L12_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.017 | 0.045 |   0.504 |    0.400 | 
     | TX_CLK_MUX/U1                             | B ^ -> Y ^  | MX2X2M     | 0.081 | 0.089 |   0.593 |    0.489 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX20M | 0.040 | 0.069 |   0.662 |    0.557 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v  | CLKINVX40M | 0.035 | 0.036 |   0.697 |    0.593 | 
     | TX_CLK_M__L3_I3                           | A v -> Y ^  | CLKINVX24M | 0.025 | 0.027 |   0.725 |    0.620 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.146 |   0.871 |    0.766 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][1] | SI ^        | SDFFRQX2M  | 0.037 | 0.000 |   0.871 |    0.766 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.105 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.016 |    0.120 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.139 | 
     | scan_clk__L3_I1                           | A ^ -> Y ^ | BUFX8M     | 0.030 | 0.040 |   0.074 |    0.179 | 
     | scan_clk__L4_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.122 |    0.227 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.169 |    0.274 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.216 |    0.321 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.265 |    0.370 | 
     | scan_clk__L8_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.049 |   0.314 |    0.419 | 
     | scan_clk__L9_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.362 |    0.467 | 
     | scan_clk__L10_I1                          | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.410 |    0.514 | 
     | scan_clk__L11_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.026 | 0.050 |   0.460 |    0.564 | 
     | scan_clk__L12_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.017 | 0.045 |   0.504 |    0.609 | 
     | TX_CLK_MUX/U1                             | B ^ -> Y ^ | MX2X2M     | 0.081 | 0.089 |   0.593 |    0.698 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.069 |   0.662 |    0.766 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v | CLKINVX40M | 0.035 | 0.036 |   0.697 |    0.802 | 
     | TX_CLK_M__L3_I2                           | A v -> Y ^ | CLKINVX24M | 0.025 | 0.027 |   0.725 |    0.829 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.025 | 0.001 |   0.726 |    0.830 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[13] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[12] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.108
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.148
  Arrival Time                  0.253
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.046 |       |   0.000 |   -0.105 | 
     | U_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.104 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v  | CLKINVX6M  | 0.027 | 0.027 |   0.027 |   -0.078 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v  | BUFX14M    | 0.026 | 0.054 |   0.081 |   -0.023 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^  | CLKINVX32M | 0.024 | 0.024 |   0.106 |    0.001 | 
     | U0_ALU/\ALU_OUT_reg[12]   | CK ^ -> Q ^ | SDFFRQX2M  | 0.038 | 0.147 |   0.253 |    0.148 | 
     | U0_ALU/\ALU_OUT_reg[13]   | SI ^        | SDFFRQX2M  | 0.038 | 0.000 |   0.253 |    0.148 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.046 |       |   0.000 |    0.105 | 
     | U_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.105 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v  | CLKINVX6M  | 0.027 | 0.027 |   0.027 |    0.131 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v  | BUFX14M    | 0.026 | 0.054 |   0.081 |    0.186 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^  | CLKINVX32M | 0.024 | 0.024 |   0.106 |    0.210 | 
     | U0_ALU/\ALU_OUT_reg[13]   | CK ^        | SDFFRQX2M  | 0.024 | 0.002 |   0.108 |    0.212 | 
     +-------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[11] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[10] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.108
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.149
  Arrival Time                  0.253
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.046 |       |   0.000 |   -0.105 | 
     | U_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.104 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v  | CLKINVX6M  | 0.027 | 0.027 |   0.027 |   -0.078 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v  | BUFX14M    | 0.026 | 0.054 |   0.081 |   -0.023 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^  | CLKINVX32M | 0.024 | 0.024 |   0.106 |    0.001 | 
     | U0_ALU/\ALU_OUT_reg[10]   | CK ^ -> Q ^ | SDFFRQX2M  | 0.038 | 0.148 |   0.253 |    0.149 | 
     | U0_ALU/\ALU_OUT_reg[11]   | SI ^        | SDFFRQX2M  | 0.038 | 0.000 |   0.253 |    0.149 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.046 |       |   0.000 |    0.105 | 
     | U_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.105 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v  | CLKINVX6M  | 0.027 | 0.027 |   0.027 |    0.131 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v  | BUFX14M    | 0.026 | 0.054 |   0.081 |    0.186 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^  | CLKINVX32M | 0.024 | 0.024 |   0.106 |    0.210 | 
     | U0_ALU/\ALU_OUT_reg[11]   | CK ^        | SDFFRQX2M  | 0.024 | 0.003 |   0.108 |    0.213 | 
     +-------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][1] /CK 
Endpoint:   UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][1] /SI (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][0] /Q  (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.730
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.770
  Arrival Time                  0.875
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.105 | 
     | scan_clk__L1_I0                           | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.016 |   0.016 |   -0.089 | 
     | scan_clk__L2_I0                           | A v -> Y ^  | CLKINVX24M | 0.018 | 0.019 |   0.034 |   -0.071 | 
     | scan_clk__L3_I0                           | A ^ -> Y ^  | BUFX12M    | 0.024 | 0.036 |   0.070 |   -0.035 | 
     | scan_clk__L4_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.013 | 
     | scan_clk__L5_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.059 | 
     | scan_clk__L6_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.104 | 
     | scan_clk__L7_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.151 | 
     | scan_clk__L8_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.201 | 
     | scan_clk__L9_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.249 | 
     | scan_clk__L10_I0                          | A ^ -> Y ^  | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.285 | 
     | DFT_REF_MUX/U1                            | B ^ -> Y ^  | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.387 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.469 | 
     | REF_CLK_M__L2_I0                          | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.037 |   0.611 |    0.506 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^  | CLKINVX40M | 0.036 | 0.041 |   0.652 |    0.547 | 
     | REF_CLK_M__L4_I1                          | A ^ -> Y v  | CLKINVX40M | 0.051 | 0.042 |   0.693 |    0.588 | 
     | REF_CLK_M__L5_I4                          | A v -> Y ^  | CLKINVX40M | 0.026 | 0.033 |   0.727 |    0.622 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.038 | 0.148 |   0.875 |    0.770 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][1] | SI ^        | SDFFRQX2M  | 0.038 | 0.000 |   0.875 |    0.770 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.105 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.015 |    0.120 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.139 | 
     | scan_clk__L3_I0                           | A ^ -> Y ^ | BUFX12M    | 0.024 | 0.036 |   0.070 |    0.175 | 
     | scan_clk__L4_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.223 | 
     | scan_clk__L5_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.269 | 
     | scan_clk__L6_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.314 | 
     | scan_clk__L7_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.361 | 
     | scan_clk__L8_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.410 | 
     | scan_clk__L9_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.459 | 
     | scan_clk__L10_I0                          | A ^ -> Y ^ | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.495 | 
     | DFT_REF_MUX/U1                            | B ^ -> Y ^ | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.597 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y ^ | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.679 | 
     | REF_CLK_M__L2_I0                          | A ^ -> Y v | CLKINVX40M | 0.037 | 0.037 |   0.611 |    0.716 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^ | CLKINVX40M | 0.036 | 0.041 |   0.652 |    0.757 | 
     | REF_CLK_M__L4_I1                          | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.693 |    0.798 | 
     | REF_CLK_M__L5_I4                          | A v -> Y ^ | CLKINVX40M | 0.026 | 0.033 |   0.727 |    0.832 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.026 | 0.003 |   0.730 |    0.835 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[2] /CK 
Endpoint:   UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[2] /SI (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[1] /Q  (^) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.729
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.770
  Arrival Time                  0.875
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.105 | 
     | scan_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.016 |   0.016 |   -0.090 | 
     | scan_clk__L2_I0                    | A v -> Y ^  | CLKINVX24M | 0.018 | 0.019 |   0.034 |   -0.071 | 
     | scan_clk__L3_I0                    | A ^ -> Y ^  | BUFX12M    | 0.024 | 0.036 |   0.070 |   -0.036 | 
     | scan_clk__L4_I0                    | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.012 | 
     | scan_clk__L5_I0                    | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.059 | 
     | scan_clk__L6_I0                    | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.104 | 
     | scan_clk__L7_I0                    | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.150 | 
     | scan_clk__L8_I0                    | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.200 | 
     | scan_clk__L9_I0                    | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.249 | 
     | scan_clk__L10_I0                   | A ^ -> Y ^  | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.285 | 
     | DFT_REF_MUX/U1                     | B ^ -> Y ^  | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.387 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y ^  | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.469 | 
     | REF_CLK_M__L2_I0                   | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.037 |   0.611 |    0.505 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.036 | 0.041 |   0.652 |    0.546 | 
     | REF_CLK_M__L4_I1                   | A ^ -> Y v  | CLKINVX40M | 0.051 | 0.042 |   0.693 |    0.588 | 
     | REF_CLK_M__L5_I4                   | A v -> Y ^  | CLKINVX40M | 0.026 | 0.033 |   0.727 |    0.621 | 
     | UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.039 | 0.148 |   0.875 |    0.770 | 
     | UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[2] | SI ^        | SDFFRQX2M  | 0.039 | 0.000 |   0.875 |    0.770 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |            |            |       |       |  Time   |   Time   | 
     |------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.105 | 
     | scan_clk__L1_I0                    | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.015 |    0.121 | 
     | scan_clk__L2_I0                    | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.140 | 
     | scan_clk__L3_I0                    | A ^ -> Y ^ | BUFX12M    | 0.024 | 0.036 |   0.070 |    0.175 | 
     | scan_clk__L4_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.223 | 
     | scan_clk__L5_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.270 | 
     | scan_clk__L6_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.315 | 
     | scan_clk__L7_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.361 | 
     | scan_clk__L8_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.411 | 
     | scan_clk__L9_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.460 | 
     | scan_clk__L10_I0                   | A ^ -> Y ^ | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.496 | 
     | DFT_REF_MUX/U1                     | B ^ -> Y ^ | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.598 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y ^ | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.680 | 
     | REF_CLK_M__L2_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.037 |   0.611 |    0.716 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^ | CLKINVX40M | 0.036 | 0.041 |   0.652 |    0.757 | 
     | REF_CLK_M__L4_I1                   | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.693 |    0.799 | 
     | REF_CLK_M__L5_I4                   | A v -> Y ^ | CLKINVX40M | 0.026 | 0.033 |   0.727 |    0.832 | 
     | UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[2] | CK ^       | SDFFRQX2M  | 0.026 | 0.003 |   0.729 |    0.835 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[1] /CK 
Endpoint:   UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[1] /SI (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[0] /Q  (^) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.729
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.769
  Arrival Time                  0.875
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.106 | 
     | scan_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.016 |   0.016 |   -0.090 | 
     | scan_clk__L2_I0                    | A v -> Y ^  | CLKINVX24M | 0.018 | 0.019 |   0.034 |   -0.071 | 
     | scan_clk__L3_I0                    | A ^ -> Y ^  | BUFX12M    | 0.024 | 0.036 |   0.070 |   -0.036 | 
     | scan_clk__L4_I0                    | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.012 | 
     | scan_clk__L5_I0                    | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.059 | 
     | scan_clk__L6_I0                    | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.104 | 
     | scan_clk__L7_I0                    | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.150 | 
     | scan_clk__L8_I0                    | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.200 | 
     | scan_clk__L9_I0                    | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.248 | 
     | scan_clk__L10_I0                   | A ^ -> Y ^  | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.285 | 
     | DFT_REF_MUX/U1                     | B ^ -> Y ^  | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.387 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y ^  | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.469 | 
     | REF_CLK_M__L2_I0                   | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.037 |   0.611 |    0.505 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.036 | 0.041 |   0.652 |    0.546 | 
     | REF_CLK_M__L4_I1                   | A ^ -> Y v  | CLKINVX40M | 0.051 | 0.042 |   0.693 |    0.588 | 
     | REF_CLK_M__L5_I4                   | A v -> Y ^  | CLKINVX40M | 0.026 | 0.033 |   0.727 |    0.621 | 
     | UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.039 | 0.148 |   0.875 |    0.769 | 
     | UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[1] | SI ^        | SDFFRQX2M  | 0.039 | 0.000 |   0.875 |    0.769 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |            |            |       |       |  Time   |   Time   | 
     |------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0                    | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.015 |    0.121 | 
     | scan_clk__L2_I0                    | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.140 | 
     | scan_clk__L3_I0                    | A ^ -> Y ^ | BUFX12M    | 0.024 | 0.036 |   0.070 |    0.175 | 
     | scan_clk__L4_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.223 | 
     | scan_clk__L5_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.270 | 
     | scan_clk__L6_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.315 | 
     | scan_clk__L7_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.361 | 
     | scan_clk__L8_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.411 | 
     | scan_clk__L9_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.460 | 
     | scan_clk__L10_I0                   | A ^ -> Y ^ | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.496 | 
     | DFT_REF_MUX/U1                     | B ^ -> Y ^ | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.598 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y ^ | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.680 | 
     | REF_CLK_M__L2_I0                   | A ^ -> Y v | CLKINVX40M | 0.037 | 0.037 |   0.611 |    0.716 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^ | CLKINVX40M | 0.036 | 0.041 |   0.652 |    0.757 | 
     | REF_CLK_M__L4_I1                   | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.693 |    0.799 | 
     | REF_CLK_M__L5_I4                   | A v -> Y ^ | CLKINVX40M | 0.026 | 0.033 |   0.727 |    0.832 | 
     | UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[1] | CK ^       | SDFFRQX2M  | 0.026 | 0.002 |   0.729 |    0.835 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[1] /CK 
Endpoint:   UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[1] /SI (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[0] /Q  (^) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.726
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.767
  Arrival Time                  0.872
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.106 | 
     | scan_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.016 |   0.016 |   -0.090 | 
     | scan_clk__L2_I0                    | A v -> Y ^  | CLKINVX24M | 0.018 | 0.019 |   0.034 |   -0.072 | 
     | scan_clk__L3_I1                    | A ^ -> Y ^  | BUFX8M     | 0.030 | 0.040 |   0.074 |   -0.032 | 
     | scan_clk__L4_I1                    | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.048 |   0.122 |    0.017 | 
     | scan_clk__L5_I1                    | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.169 |    0.063 | 
     | scan_clk__L6_I1                    | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.216 |    0.110 | 
     | scan_clk__L7_I1                    | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.049 |   0.265 |    0.159 | 
     | scan_clk__L8_I1                    | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.049 |   0.314 |    0.209 | 
     | scan_clk__L9_I1                    | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.048 |   0.362 |    0.256 | 
     | scan_clk__L10_I1                   | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.048 |   0.410 |    0.304 | 
     | scan_clk__L11_I0                   | A ^ -> Y ^  | CLKBUFX24M | 0.026 | 0.050 |   0.460 |    0.354 | 
     | scan_clk__L12_I0                   | A ^ -> Y ^  | CLKBUFX24M | 0.017 | 0.045 |   0.504 |    0.399 | 
     | TX_CLK_MUX/U1                      | B ^ -> Y ^  | MX2X2M     | 0.081 | 0.089 |   0.593 |    0.487 | 
     | TX_CLK_M__L1_I0                    | A ^ -> Y ^  | CLKBUFX20M | 0.040 | 0.069 |   0.662 |    0.556 | 
     | TX_CLK_M__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.035 | 0.036 |   0.697 |    0.592 | 
     | TX_CLK_M__L3_I3                    | A v -> Y ^  | CLKINVX24M | 0.025 | 0.027 |   0.725 |    0.619 | 
     | UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.039 | 0.147 |   0.872 |    0.766 | 
     | UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[1] | SI ^        | SDFFRQX2M  | 0.039 | 0.000 |   0.872 |    0.767 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |            |            |       |       |  Time   |   Time   | 
     |------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0                    | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.016 |    0.121 | 
     | scan_clk__L2_I0                    | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.140 | 
     | scan_clk__L3_I1                    | A ^ -> Y ^ | BUFX8M     | 0.030 | 0.040 |   0.074 |    0.180 | 
     | scan_clk__L4_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.122 |    0.228 | 
     | scan_clk__L5_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.169 |    0.275 | 
     | scan_clk__L6_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.216 |    0.322 | 
     | scan_clk__L7_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.265 |    0.371 | 
     | scan_clk__L8_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.049 |   0.314 |    0.420 | 
     | scan_clk__L9_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.362 |    0.468 | 
     | scan_clk__L10_I1                   | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.410 |    0.515 | 
     | scan_clk__L11_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.026 | 0.050 |   0.460 |    0.565 | 
     | scan_clk__L12_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.017 | 0.045 |   0.504 |    0.610 | 
     | TX_CLK_MUX/U1                      | B ^ -> Y ^ | MX2X2M     | 0.081 | 0.089 |   0.593 |    0.699 | 
     | TX_CLK_M__L1_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.069 |   0.662 |    0.768 | 
     | TX_CLK_M__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.035 | 0.036 |   0.697 |    0.803 | 
     | TX_CLK_M__L3_I3                    | A v -> Y ^ | CLKINVX24M | 0.025 | 0.027 |   0.725 |    0.830 | 
     | UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[1] | CK ^       | SDFFRQX2M  | 0.025 | 0.002 |   0.726 |    0.832 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin UART_RX/U2/\P_out_reg[2] /CK 
Endpoint:   UART_RX/U2/\P_out_reg[2] /SI (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: UART_RX/U2/\P_out_reg[1] /QN (^) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.710
+ Hold                         -0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.743
  Arrival Time                  0.849
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |              |            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^   |            | 0.000 |       |   0.000 |   -0.106 | 
     | scan_clk__L1_I0          | A ^ -> Y v   | CLKINVX40M | 0.013 | 0.016 |   0.016 |   -0.090 | 
     | scan_clk__L2_I0          | A v -> Y ^   | CLKINVX24M | 0.018 | 0.019 |   0.034 |   -0.072 | 
     | scan_clk__L3_I1          | A ^ -> Y ^   | BUFX8M     | 0.030 | 0.040 |   0.074 |   -0.032 | 
     | scan_clk__L4_I1          | A ^ -> Y ^   | CLKBUFX24M | 0.022 | 0.048 |   0.122 |    0.017 | 
     | scan_clk__L5_I1          | A ^ -> Y ^   | CLKBUFX24M | 0.022 | 0.047 |   0.169 |    0.063 | 
     | scan_clk__L6_I1          | A ^ -> Y ^   | CLKBUFX24M | 0.022 | 0.047 |   0.216 |    0.110 | 
     | scan_clk__L7_I1          | A ^ -> Y ^   | CLKBUFX24M | 0.025 | 0.049 |   0.265 |    0.159 | 
     | scan_clk__L8_I1          | A ^ -> Y ^   | CLKBUFX24M | 0.023 | 0.049 |   0.314 |    0.208 | 
     | scan_clk__L9_I1          | A ^ -> Y ^   | CLKBUFX24M | 0.022 | 0.048 |   0.362 |    0.256 | 
     | scan_clk__L10_I1         | A ^ -> Y ^   | CLKBUFX24M | 0.023 | 0.048 |   0.410 |    0.304 | 
     | scan_clk__L11_I0         | A ^ -> Y ^   | CLKBUFX24M | 0.026 | 0.050 |   0.460 |    0.354 | 
     | scan_clk__L12_I1         | A ^ -> Y ^   | CLKBUFX12M | 0.023 | 0.046 |   0.506 |    0.400 | 
     | RX_CLK_MUX/U1            | B ^ -> Y ^   | MX2X2M     | 0.056 | 0.076 |   0.582 |    0.476 | 
     | RX_CLK_M__L1_I0          | A ^ -> Y ^   | CLKBUFX12M | 0.046 | 0.067 |   0.649 |    0.543 | 
     | RX_CLK_M__L2_I0          | A ^ -> Y v   | CLKINVX32M | 0.032 | 0.033 |   0.682 |    0.577 | 
     | RX_CLK_M__L3_I0          | A v -> Y ^   | CLKINVX32M | 0.026 | 0.027 |   0.710 |    0.604 | 
     | UART_RX/U2/\P_out_reg[1] | CK ^ -> QN ^ | SDFFRX1M   | 0.075 | 0.139 |   0.849 |    0.743 | 
     | UART_RX/U2/\P_out_reg[2] | SI ^         | SDFFRX1M   | 0.075 | 0.000 |   0.849 |    0.743 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.015 |    0.121 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.140 | 
     | scan_clk__L3_I1          | A ^ -> Y ^ | BUFX8M     | 0.030 | 0.040 |   0.074 |    0.180 | 
     | scan_clk__L4_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.122 |    0.228 | 
     | scan_clk__L5_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.169 |    0.275 | 
     | scan_clk__L6_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.216 |    0.322 | 
     | scan_clk__L7_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.265 |    0.371 | 
     | scan_clk__L8_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.049 |   0.314 |    0.420 | 
     | scan_clk__L9_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.362 |    0.468 | 
     | scan_clk__L10_I1         | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.410 |    0.516 | 
     | scan_clk__L11_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.026 | 0.050 |   0.460 |    0.566 | 
     | scan_clk__L12_I1         | A ^ -> Y ^ | CLKBUFX12M | 0.023 | 0.046 |   0.506 |    0.612 | 
     | RX_CLK_MUX/U1            | B ^ -> Y ^ | MX2X2M     | 0.056 | 0.076 |   0.582 |    0.688 | 
     | RX_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.046 | 0.067 |   0.649 |    0.755 | 
     | RX_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX32M | 0.032 | 0.033 |   0.682 |    0.788 | 
     | RX_CLK_M__L3_I0          | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.710 |    0.815 | 
     | UART_RX/U2/\P_out_reg[2] | CK ^       | SDFFRX1M   | 0.026 | 0.000 |   0.710 |    0.816 | 
     +-----------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[2][0] /CK 
Endpoint:   UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[2][0] /D (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[2] /Q        (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.730
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.776
  Arrival Time                  0.883
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.106 | 
     | scan_clk__L1_I0                           | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.016 |   0.016 |   -0.091 | 
     | scan_clk__L2_I0                           | A v -> Y ^  | CLKINVX24M | 0.018 | 0.019 |   0.034 |   -0.072 | 
     | scan_clk__L3_I1                           | A ^ -> Y ^  | BUFX8M     | 0.030 | 0.040 |   0.074 |   -0.032 | 
     | scan_clk__L4_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.048 |   0.122 |    0.016 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.169 |    0.063 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.216 |    0.110 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.049 |   0.265 |    0.159 | 
     | scan_clk__L8_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.049 |   0.314 |    0.208 | 
     | scan_clk__L9_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.048 |   0.362 |    0.256 | 
     | scan_clk__L10_I1                          | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.048 |   0.410 |    0.303 | 
     | scan_clk__L11_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.026 | 0.050 |   0.460 |    0.353 | 
     | scan_clk__L12_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.017 | 0.045 |   0.504 |    0.398 | 
     | TX_CLK_MUX/U1                             | B ^ -> Y ^  | MX2X2M     | 0.081 | 0.089 |   0.593 |    0.487 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX20M | 0.040 | 0.069 |   0.662 |    0.555 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v  | CLKINVX40M | 0.035 | 0.036 |   0.697 |    0.591 | 
     | TX_CLK_M__L3_I3                           | A v -> Y ^  | CLKINVX24M | 0.025 | 0.027 |   0.725 |    0.618 | 
     | UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[2]        | CK ^ -> Q ^ | SDFFRQX2M  | 0.054 | 0.158 |   0.882 |    0.776 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[2][0] | D ^         | SDFFRQX2M  | 0.054 | 0.000 |   0.883 |    0.776 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.015 |    0.122 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.141 | 
     | scan_clk__L3_I0                           | A ^ -> Y ^ | BUFX12M    | 0.024 | 0.036 |   0.070 |    0.176 | 
     | scan_clk__L4_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.224 | 
     | scan_clk__L5_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.271 | 
     | scan_clk__L6_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.316 | 
     | scan_clk__L7_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.362 | 
     | scan_clk__L8_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.412 | 
     | scan_clk__L9_I0                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.461 | 
     | scan_clk__L10_I0                          | A ^ -> Y ^ | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.497 | 
     | DFT_REF_MUX/U1                            | B ^ -> Y ^ | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.599 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y ^ | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.681 | 
     | REF_CLK_M__L2_I0                          | A ^ -> Y v | CLKINVX40M | 0.037 | 0.037 |   0.611 |    0.717 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^ | CLKINVX40M | 0.036 | 0.041 |   0.652 |    0.758 | 
     | REF_CLK_M__L4_I1                          | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.693 |    0.800 | 
     | REF_CLK_M__L5_I4                          | A v -> Y ^ | CLKINVX40M | 0.026 | 0.033 |   0.727 |    0.833 | 
     | UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[2][0] | CK ^       | SDFFRQX2M  | 0.026 | 0.003 |   0.730 |    0.836 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][1] /CK 
Endpoint:   UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][1] /SI (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][0] /Q  (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.726
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.766
  Arrival Time                  0.873
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.107 | 
     | scan_clk__L1_I0                           | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.016 |   0.016 |   -0.091 | 
     | scan_clk__L2_I0                           | A v -> Y ^  | CLKINVX24M | 0.018 | 0.019 |   0.034 |   -0.073 | 
     | scan_clk__L3_I1                           | A ^ -> Y ^  | BUFX8M     | 0.030 | 0.040 |   0.074 |   -0.033 | 
     | scan_clk__L4_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.048 |   0.122 |    0.015 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.169 |    0.062 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.216 |    0.109 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.049 |   0.265 |    0.158 | 
     | scan_clk__L8_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.049 |   0.314 |    0.207 | 
     | scan_clk__L9_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.048 |   0.362 |    0.255 | 
     | scan_clk__L10_I1                          | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.048 |   0.410 |    0.303 | 
     | scan_clk__L11_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.026 | 0.050 |   0.460 |    0.353 | 
     | scan_clk__L12_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.017 | 0.045 |   0.504 |    0.397 | 
     | TX_CLK_MUX/U1                             | B ^ -> Y ^  | MX2X2M     | 0.081 | 0.089 |   0.593 |    0.486 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX20M | 0.040 | 0.069 |   0.662 |    0.555 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v  | CLKINVX40M | 0.035 | 0.036 |   0.697 |    0.591 | 
     | TX_CLK_M__L3_I2                           | A v -> Y ^  | CLKINVX24M | 0.025 | 0.027 |   0.725 |    0.618 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.041 | 0.148 |   0.873 |    0.766 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][1] | SI ^        | SDFFRQX2M  | 0.041 | 0.000 |   0.873 |    0.766 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.107 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.016 |    0.122 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.141 | 
     | scan_clk__L3_I1                           | A ^ -> Y ^ | BUFX8M     | 0.030 | 0.040 |   0.074 |    0.181 | 
     | scan_clk__L4_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.122 |    0.229 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.169 |    0.276 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.216 |    0.323 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.265 |    0.372 | 
     | scan_clk__L8_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.049 |   0.314 |    0.421 | 
     | scan_clk__L9_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.362 |    0.469 | 
     | scan_clk__L10_I1                          | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.410 |    0.517 | 
     | scan_clk__L11_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.026 | 0.050 |   0.460 |    0.567 | 
     | scan_clk__L12_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.017 | 0.045 |   0.504 |    0.611 | 
     | TX_CLK_MUX/U1                             | B ^ -> Y ^ | MX2X2M     | 0.081 | 0.089 |   0.593 |    0.700 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.069 |   0.662 |    0.769 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v | CLKINVX40M | 0.035 | 0.036 |   0.697 |    0.804 | 
     | TX_CLK_M__L3_I2                           | A v -> Y ^ | CLKINVX24M | 0.025 | 0.027 |   0.725 |    0.832 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.025 | 0.001 |   0.726 |    0.833 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin Data_SYNC/\en_sync_reg_reg[0] /CK 
Endpoint:   Data_SYNC/\en_sync_reg_reg[0] /D (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: UART_RX/U7/Data_Valid_reg/Q      (^) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.727
+ Hold                         -0.055
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.772
  Arrival Time                  0.879
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |            |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.107 | 
     | scan_clk__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.016 |   0.016 |   -0.092 | 
     | scan_clk__L2_I0               | A v -> Y ^  | CLKINVX24M | 0.018 | 0.019 |   0.034 |   -0.073 | 
     | scan_clk__L3_I1               | A ^ -> Y ^  | BUFX8M     | 0.030 | 0.040 |   0.074 |   -0.033 | 
     | scan_clk__L4_I1               | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.048 |   0.122 |    0.015 | 
     | scan_clk__L5_I1               | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.169 |    0.062 | 
     | scan_clk__L6_I1               | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.216 |    0.109 | 
     | scan_clk__L7_I1               | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.049 |   0.265 |    0.158 | 
     | scan_clk__L8_I1               | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.049 |   0.314 |    0.207 | 
     | scan_clk__L9_I1               | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.048 |   0.362 |    0.255 | 
     | scan_clk__L10_I1              | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.048 |   0.410 |    0.303 | 
     | scan_clk__L11_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.026 | 0.050 |   0.460 |    0.353 | 
     | scan_clk__L12_I1              | A ^ -> Y ^  | CLKBUFX12M | 0.023 | 0.046 |   0.506 |    0.399 | 
     | RX_CLK_MUX/U1                 | B ^ -> Y ^  | MX2X2M     | 0.056 | 0.076 |   0.582 |    0.475 | 
     | RX_CLK_M__L1_I0               | A ^ -> Y ^  | CLKBUFX12M | 0.046 | 0.067 |   0.649 |    0.542 | 
     | RX_CLK_M__L2_I0               | A ^ -> Y v  | CLKINVX32M | 0.032 | 0.033 |   0.682 |    0.575 | 
     | RX_CLK_M__L3_I1               | A v -> Y ^  | CLKINVX32M | 0.027 | 0.027 |   0.710 |    0.603 | 
     | UART_RX/U7/Data_Valid_reg     | CK ^ -> Q ^ | SDFFRQX2M  | 0.069 | 0.169 |   0.879 |    0.771 | 
     | Data_SYNC/\en_sync_reg_reg[0] | D ^         | SDFFRQX2M  | 0.069 | 0.001 |   0.879 |    0.772 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |    0.107 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.015 |    0.123 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.141 | 
     | scan_clk__L3_I0               | A ^ -> Y ^ | BUFX12M    | 0.024 | 0.036 |   0.070 |    0.177 | 
     | scan_clk__L4_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.225 | 
     | scan_clk__L5_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.271 | 
     | scan_clk__L6_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.316 | 
     | scan_clk__L7_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.363 | 
     | scan_clk__L8_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.413 | 
     | scan_clk__L9_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.461 | 
     | scan_clk__L10_I0              | A ^ -> Y ^ | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.497 | 
     | DFT_REF_MUX/U1                | B ^ -> Y ^ | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.599 | 
     | REF_CLK_M__L1_I0              | A ^ -> Y ^ | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.681 | 
     | REF_CLK_M__L2_I0              | A ^ -> Y v | CLKINVX40M | 0.037 | 0.037 |   0.611 |    0.718 | 
     | REF_CLK_M__L3_I0              | A v -> Y ^ | CLKINVX40M | 0.036 | 0.041 |   0.652 |    0.759 | 
     | REF_CLK_M__L4_I0              | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.694 |    0.801 | 
     | REF_CLK_M__L5_I0              | A v -> Y ^ | CLKINVX40M | 0.028 | 0.029 |   0.723 |    0.830 | 
     | Data_SYNC/\en_sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.028 | 0.004 |   0.727 |    0.834 | 
     +----------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin UART_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   UART_RST_SYNC/\sync_reg_reg[1] /SI (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: UART_RST_SYNC/\sync_reg_reg[0] /Q  (^) triggered by  leading edge 
of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.712
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.748
  Arrival Time                  0.856
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.107 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.016 |   0.016 |   -0.092 | 
     | scan_clk__L2_I0                | A v -> Y ^  | CLKINVX24M | 0.018 | 0.019 |   0.034 |   -0.073 | 
     | UART_CLK_MUX/U1                | B ^ -> Y ^  | MX2X2M     | 0.047 | 0.070 |   0.104 |   -0.003 | 
     | UART_CLK_M__L1_I0              | A ^ -> Y ^  | CLKBUFX12M | 0.039 | 0.061 |   0.165 |    0.058 | 
     | UART_CLK_M__L2_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.051 |   0.216 |    0.109 | 
     | UART_CLK_M__L3_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.263 |    0.156 | 
     | UART_CLK_M__L4_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.029 | 0.052 |   0.315 |    0.208 | 
     | UART_CLK_M__L5_I1              | A ^ -> Y ^  | CLKBUFX24M | 0.024 | 0.050 |   0.365 |    0.257 | 
     | UART_CLK_M__L6_I1              | A ^ -> Y ^  | CLKBUFX24M | 0.024 | 0.049 |   0.414 |    0.306 | 
     | UART_CLK_M__L7_I1              | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.461 |    0.353 | 
     | UART_CLK_M__L8_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.049 |   0.510 |    0.402 | 
     | UART_CLK_M__L9_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.026 | 0.051 |   0.561 |    0.453 | 
     | UART_CLK_M__L10_I0             | A ^ -> Y ^  | CLKBUFX24M | 0.026 | 0.051 |   0.612 |    0.504 | 
     | UART_CLK_M__L11_I0             | A ^ -> Y ^  | CLKBUFX40M | 0.030 | 0.054 |   0.666 |    0.559 | 
     | UART_CLK_M__L12_I0             | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.689 |    0.582 | 
     | UART_CLK_M__L13_I0             | A v -> Y ^  | CLKINVX40M | 0.023 | 0.022 |   0.711 |    0.604 | 
     | UART_RST_SYNC/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.144 |   0.856 |    0.748 | 
     | UART_RST_SYNC/\sync_reg_reg[1] | SI ^        | SDFFRQX1M  | 0.036 | 0.000 |   0.856 |    0.748 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.107 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.015 |    0.123 | 
     | scan_clk__L2_I0                | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.142 | 
     | UART_CLK_MUX/U1                | B ^ -> Y ^ | MX2X2M     | 0.047 | 0.070 |   0.104 |    0.211 | 
     | UART_CLK_M__L1_I0              | A ^ -> Y ^ | CLKBUFX12M | 0.039 | 0.061 |   0.165 |    0.273 | 
     | UART_CLK_M__L2_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.051 |   0.216 |    0.323 | 
     | UART_CLK_M__L3_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.263 |    0.371 | 
     | UART_CLK_M__L4_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.315 |    0.422 | 
     | UART_CLK_M__L5_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.050 |   0.365 |    0.472 | 
     | UART_CLK_M__L6_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.049 |   0.414 |    0.521 | 
     | UART_CLK_M__L7_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.461 |    0.568 | 
     | UART_CLK_M__L8_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.510 |    0.617 | 
     | UART_CLK_M__L9_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.026 | 0.051 |   0.561 |    0.668 | 
     | UART_CLK_M__L10_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.026 | 0.051 |   0.612 |    0.719 | 
     | UART_CLK_M__L11_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.054 |   0.666 |    0.773 | 
     | UART_CLK_M__L12_I0             | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.689 |    0.797 | 
     | UART_CLK_M__L13_I0             | A v -> Y ^ | CLKINVX40M | 0.023 | 0.022 |   0.711 |    0.819 | 
     | UART_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.023 | 0.001 |   0.712 |    0.819 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[3][1] /CK 
Endpoint:   UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[3][1] /SI (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[3][0] /Q  (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.726
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.762
  Arrival Time                  0.870
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.108 | 
     | scan_clk__L1_I0                           | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.016 |   0.016 |   -0.092 | 
     | scan_clk__L2_I0                           | A v -> Y ^  | CLKINVX24M | 0.018 | 0.019 |   0.034 |   -0.073 | 
     | scan_clk__L3_I1                           | A ^ -> Y ^  | BUFX8M     | 0.030 | 0.040 |   0.074 |   -0.033 | 
     | scan_clk__L4_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.048 |   0.122 |    0.015 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.169 |    0.062 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.216 |    0.109 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.049 |   0.265 |    0.158 | 
     | scan_clk__L8_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.049 |   0.314 |    0.207 | 
     | scan_clk__L9_I1                           | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.048 |   0.362 |    0.255 | 
     | scan_clk__L10_I1                          | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.048 |   0.410 |    0.302 | 
     | scan_clk__L11_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.026 | 0.050 |   0.460 |    0.352 | 
     | scan_clk__L12_I0                          | A ^ -> Y ^  | CLKBUFX24M | 0.017 | 0.045 |   0.504 |    0.397 | 
     | TX_CLK_MUX/U1                             | B ^ -> Y ^  | MX2X2M     | 0.081 | 0.089 |   0.593 |    0.486 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^  | CLKBUFX20M | 0.040 | 0.069 |   0.662 |    0.554 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v  | CLKINVX40M | 0.035 | 0.036 |   0.697 |    0.590 | 
     | TX_CLK_M__L3_I3                           | A v -> Y ^  | CLKINVX24M | 0.025 | 0.027 |   0.725 |    0.617 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.145 |   0.870 |    0.762 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[3][1] | SI ^        | SDFFRQX1M  | 0.036 | 0.000 |   0.870 |    0.762 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.108 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.016 |    0.123 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.142 | 
     | scan_clk__L3_I1                           | A ^ -> Y ^ | BUFX8M     | 0.030 | 0.040 |   0.074 |    0.182 | 
     | scan_clk__L4_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.122 |    0.230 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.169 |    0.277 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.216 |    0.324 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.265 |    0.373 | 
     | scan_clk__L8_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.049 |   0.314 |    0.422 | 
     | scan_clk__L9_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.362 |    0.470 | 
     | scan_clk__L10_I1                          | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.410 |    0.517 | 
     | scan_clk__L11_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.026 | 0.050 |   0.460 |    0.567 | 
     | scan_clk__L12_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.017 | 0.045 |   0.504 |    0.612 | 
     | TX_CLK_MUX/U1                             | B ^ -> Y ^ | MX2X2M     | 0.081 | 0.089 |   0.593 |    0.701 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.069 |   0.662 |    0.769 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v | CLKINVX40M | 0.035 | 0.036 |   0.697 |    0.805 | 
     | TX_CLK_M__L3_I3                           | A v -> Y ^ | CLKINVX24M | 0.025 | 0.027 |   0.725 |    0.832 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[3][1] | CK ^       | SDFFRQX1M  | 0.025 | 0.001 |   0.726 |    0.833 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[2] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[1] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.109
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.148
  Arrival Time                  0.257
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.046 |       |   0.000 |   -0.108 | 
     | U_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.108 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v  | CLKINVX6M  | 0.027 | 0.027 |   0.027 |   -0.082 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v  | BUFX14M    | 0.026 | 0.054 |   0.081 |   -0.027 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^  | CLKINVX32M | 0.024 | 0.024 |   0.106 |   -0.003 | 
     | U0_ALU/\ALU_OUT_reg[1]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.047 | 0.151 |   0.257 |    0.148 | 
     | U0_ALU/\ALU_OUT_reg[2]    | SI ^        | SDFFRQX2M  | 0.047 | 0.000 |   0.257 |    0.148 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.046 |       |   0.000 |    0.108 | 
     | U_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.109 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v  | CLKINVX6M  | 0.027 | 0.027 |   0.027 |    0.135 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v  | BUFX14M    | 0.026 | 0.054 |   0.081 |    0.189 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^  | CLKINVX32M | 0.024 | 0.024 |   0.105 |    0.214 | 
     | U0_ALU/\ALU_OUT_reg[2]    | CK ^        | SDFFRQX2M  | 0.024 | 0.003 |   0.109 |    0.217 | 
     +-------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[3] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[2] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.109
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.149
  Arrival Time                  0.257
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.046 |       |   0.000 |   -0.108 | 
     | U_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.108 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v  | CLKINVX6M  | 0.027 | 0.027 |   0.027 |   -0.082 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v  | BUFX14M    | 0.026 | 0.054 |   0.081 |   -0.027 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^  | CLKINVX32M | 0.024 | 0.024 |   0.106 |   -0.003 | 
     | U0_ALU/\ALU_OUT_reg[2]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.043 | 0.152 |   0.257 |    0.149 | 
     | U0_ALU/\ALU_OUT_reg[3]    | SI ^        | SDFFRQX2M  | 0.043 | 0.000 |   0.257 |    0.149 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.046 |       |   0.000 |    0.108 | 
     | U_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.109 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v  | CLKINVX6M  | 0.027 | 0.027 |   0.027 |    0.135 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v  | BUFX14M    | 0.026 | 0.054 |   0.081 |    0.190 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^  | CLKINVX32M | 0.024 | 0.024 |   0.105 |    0.214 | 
     | U0_ALU/\ALU_OUT_reg[3]    | CK ^        | SDFFRQX2M  | 0.024 | 0.003 |   0.109 |    0.217 | 
     +-------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[2] /CK 
Endpoint:   UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[2] /SI (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[1] /Q  (^) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.726
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.766
  Arrival Time                  0.875
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.109 | 
     | scan_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.016 |   0.016 |   -0.093 | 
     | scan_clk__L2_I0                    | A v -> Y ^  | CLKINVX24M | 0.018 | 0.019 |   0.034 |   -0.074 | 
     | scan_clk__L3_I1                    | A ^ -> Y ^  | BUFX8M     | 0.030 | 0.040 |   0.074 |   -0.035 | 
     | scan_clk__L4_I1                    | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.048 |   0.122 |    0.014 | 
     | scan_clk__L5_I1                    | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.169 |    0.061 | 
     | scan_clk__L6_I1                    | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.216 |    0.108 | 
     | scan_clk__L7_I1                    | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.049 |   0.265 |    0.156 | 
     | scan_clk__L8_I1                    | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.049 |   0.314 |    0.206 | 
     | scan_clk__L9_I1                    | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.048 |   0.362 |    0.253 | 
     | scan_clk__L10_I1                   | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.048 |   0.410 |    0.301 | 
     | scan_clk__L11_I0                   | A ^ -> Y ^  | CLKBUFX24M | 0.026 | 0.050 |   0.460 |    0.351 | 
     | scan_clk__L12_I0                   | A ^ -> Y ^  | CLKBUFX24M | 0.017 | 0.045 |   0.504 |    0.396 | 
     | TX_CLK_MUX/U1                      | B ^ -> Y ^  | MX2X2M     | 0.081 | 0.089 |   0.593 |    0.484 | 
     | TX_CLK_M__L1_I0                    | A ^ -> Y ^  | CLKBUFX20M | 0.040 | 0.069 |   0.662 |    0.553 | 
     | TX_CLK_M__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.035 | 0.036 |   0.697 |    0.589 | 
     | TX_CLK_M__L3_I3                    | A v -> Y ^  | CLKINVX24M | 0.025 | 0.027 |   0.725 |    0.616 | 
     | UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.043 | 0.150 |   0.875 |    0.766 | 
     | UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[2] | SI ^        | SDFFRQX2M  | 0.043 | 0.000 |   0.875 |    0.766 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |            |            |       |       |  Time   |   Time   | 
     |------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0                    | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.016 |    0.124 | 
     | scan_clk__L2_I0                    | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.143 | 
     | scan_clk__L3_I1                    | A ^ -> Y ^ | BUFX8M     | 0.030 | 0.040 |   0.074 |    0.183 | 
     | scan_clk__L4_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.122 |    0.231 | 
     | scan_clk__L5_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.169 |    0.278 | 
     | scan_clk__L6_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.216 |    0.325 | 
     | scan_clk__L7_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.265 |    0.374 | 
     | scan_clk__L8_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.049 |   0.314 |    0.423 | 
     | scan_clk__L9_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.362 |    0.471 | 
     | scan_clk__L10_I1                   | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.410 |    0.518 | 
     | scan_clk__L11_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.026 | 0.050 |   0.460 |    0.568 | 
     | scan_clk__L12_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.017 | 0.045 |   0.504 |    0.613 | 
     | TX_CLK_MUX/U1                      | B ^ -> Y ^ | MX2X2M     | 0.081 | 0.089 |   0.593 |    0.702 | 
     | TX_CLK_M__L1_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.069 |   0.662 |    0.770 | 
     | TX_CLK_M__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.035 | 0.036 |   0.697 |    0.806 | 
     | TX_CLK_M__L3_I3                    | A v -> Y ^ | CLKINVX24M | 0.025 | 0.027 |   0.725 |    0.833 | 
     | UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[2] | CK ^       | SDFFRQX2M  | 0.025 | 0.002 |   0.726 |    0.835 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[15] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[14] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.107
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.147
  Arrival Time                  0.256
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.046 |       |   0.000 |   -0.109 | 
     | U_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.109 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v  | CLKINVX6M  | 0.027 | 0.027 |   0.027 |   -0.082 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v  | BUFX14M    | 0.026 | 0.054 |   0.081 |   -0.028 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^  | CLKINVX32M | 0.024 | 0.024 |   0.106 |   -0.004 | 
     | U0_ALU/\ALU_OUT_reg[14]   | CK ^ -> Q ^ | SDFFRQX2M  | 0.043 | 0.150 |   0.256 |    0.147 | 
     | U0_ALU/\ALU_OUT_reg[15]   | SI ^        | SDFFRQX2M  | 0.043 | 0.000 |   0.256 |    0.147 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.046 |       |   0.000 |    0.109 | 
     | U_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.109 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v  | CLKINVX6M  | 0.027 | 0.027 |   0.027 |    0.136 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v  | BUFX14M    | 0.026 | 0.054 |   0.081 |    0.190 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^  | CLKINVX32M | 0.024 | 0.024 |   0.105 |    0.215 | 
     | U0_ALU/\ALU_OUT_reg[15]   | CK ^        | SDFFRQX2M  | 0.024 | 0.001 |   0.107 |    0.216 | 
     +-------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[14] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[13] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.108
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.148
  Arrival Time                  0.257
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.046 |       |   0.000 |   -0.109 | 
     | U_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.109 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v  | CLKINVX6M  | 0.027 | 0.027 |   0.027 |   -0.083 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v  | BUFX14M    | 0.026 | 0.054 |   0.081 |   -0.028 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^  | CLKINVX32M | 0.024 | 0.024 |   0.106 |   -0.004 | 
     | U0_ALU/\ALU_OUT_reg[13]   | CK ^ -> Q ^ | SDFFRQX2M  | 0.044 | 0.151 |   0.257 |    0.147 | 
     | U0_ALU/\ALU_OUT_reg[14]   | SI ^        | SDFFRQX2M  | 0.044 | 0.000 |   0.257 |    0.148 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.046 |       |   0.000 |    0.109 | 
     | U_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.110 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v  | CLKINVX6M  | 0.027 | 0.027 |   0.027 |    0.136 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v  | BUFX14M    | 0.026 | 0.054 |   0.081 |    0.191 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^  | CLKINVX32M | 0.024 | 0.024 |   0.106 |    0.215 | 
     | U0_ALU/\ALU_OUT_reg[14]   | CK ^        | SDFFRQX2M  | 0.024 | 0.002 |   0.108 |    0.217 | 
     +-------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[4] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[3] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.109
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.149
  Arrival Time                  0.258
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.046 |       |   0.000 |   -0.110 | 
     | U_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.109 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v  | CLKINVX6M  | 0.027 | 0.027 |   0.027 |   -0.083 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v  | BUFX14M    | 0.026 | 0.054 |   0.081 |   -0.029 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^  | CLKINVX32M | 0.024 | 0.024 |   0.106 |   -0.004 | 
     | U0_ALU/\ALU_OUT_reg[3]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.045 | 0.153 |   0.258 |    0.149 | 
     | U0_ALU/\ALU_OUT_reg[4]    | SI ^        | SDFFRQX2M  | 0.045 | 0.000 |   0.258 |    0.149 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.046 |       |   0.000 |    0.110 | 
     | U_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.110 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v  | CLKINVX6M  | 0.027 | 0.027 |   0.027 |    0.137 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v  | BUFX14M    | 0.026 | 0.054 |   0.081 |    0.191 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^  | CLKINVX32M | 0.024 | 0.024 |   0.106 |    0.215 | 
     | U0_ALU/\ALU_OUT_reg[4]    | CK ^        | SDFFRQX2M  | 0.024 | 0.003 |   0.109 |    0.218 | 
     +-------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[3][0] /CK 
Endpoint:   UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[3][0] /D (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[3] /Q        (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.726
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.773
  Arrival Time                  0.883
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.110 | 
     | scan_clk__L1_I0                           | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.016 |   0.016 |   -0.094 | 
     | scan_clk__L2_I0                           | A v -> Y ^  | CLKINVX24M | 0.018 | 0.019 |   0.034 |   -0.076 | 
     | scan_clk__L3_I0                           | A ^ -> Y ^  | BUFX12M    | 0.024 | 0.036 |   0.070 |   -0.040 | 
     | scan_clk__L4_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.008 | 
     | scan_clk__L5_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.054 | 
     | scan_clk__L6_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.099 | 
     | scan_clk__L7_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.146 | 
     | scan_clk__L8_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.196 | 
     | scan_clk__L9_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.244 | 
     | scan_clk__L10_I0                          | A ^ -> Y ^  | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.280 | 
     | DFT_REF_MUX/U1                            | B ^ -> Y ^  | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.382 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.464 | 
     | REF_CLK_M__L2_I0                          | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.037 |   0.611 |    0.501 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^  | CLKINVX40M | 0.036 | 0.041 |   0.652 |    0.542 | 
     | REF_CLK_M__L4_I1                          | A ^ -> Y v  | CLKINVX40M | 0.051 | 0.042 |   0.693 |    0.583 | 
     | REF_CLK_M__L5_I4                          | A v -> Y ^  | CLKINVX40M | 0.026 | 0.033 |   0.727 |    0.617 | 
     | UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[3]        | CK ^ -> Q ^ | SDFFRQX2M  | 0.051 | 0.156 |   0.882 |    0.772 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[3][0] | D ^         | SDFFRQX2M  | 0.051 | 0.000 |   0.883 |    0.773 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.110 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.016 |    0.126 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.144 | 
     | scan_clk__L3_I1                           | A ^ -> Y ^ | BUFX8M     | 0.030 | 0.040 |   0.074 |    0.184 | 
     | scan_clk__L4_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.122 |    0.232 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.169 |    0.279 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.216 |    0.326 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.265 |    0.375 | 
     | scan_clk__L8_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.049 |   0.314 |    0.424 | 
     | scan_clk__L9_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.362 |    0.472 | 
     | scan_clk__L10_I1                          | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.410 |    0.520 | 
     | scan_clk__L11_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.026 | 0.050 |   0.460 |    0.570 | 
     | scan_clk__L12_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.017 | 0.045 |   0.504 |    0.614 | 
     | TX_CLK_MUX/U1                             | B ^ -> Y ^ | MX2X2M     | 0.081 | 0.089 |   0.593 |    0.703 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.069 |   0.662 |    0.772 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v | CLKINVX40M | 0.035 | 0.036 |   0.697 |    0.807 | 
     | TX_CLK_M__L3_I3                           | A v -> Y ^ | CLKINVX24M | 0.025 | 0.027 |   0.725 |    0.835 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[3][0] | CK ^       | SDFFRQX2M  | 0.025 | 0.001 |   0.726 |    0.836 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[2][0] /CK 
Endpoint:   UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[2][0] /D (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[2] /Q        (^) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.726
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.773
  Arrival Time                  0.883
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.110 | 
     | scan_clk__L1_I0                           | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.016 |   0.016 |   -0.095 | 
     | scan_clk__L2_I0                           | A v -> Y ^  | CLKINVX24M | 0.018 | 0.019 |   0.034 |   -0.076 | 
     | scan_clk__L3_I0                           | A ^ -> Y ^  | BUFX12M    | 0.024 | 0.036 |   0.070 |   -0.041 | 
     | scan_clk__L4_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.007 | 
     | scan_clk__L5_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.054 | 
     | scan_clk__L6_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.099 | 
     | scan_clk__L7_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.145 | 
     | scan_clk__L8_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.195 | 
     | scan_clk__L9_I0                           | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.244 | 
     | scan_clk__L10_I0                          | A ^ -> Y ^  | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.280 | 
     | DFT_REF_MUX/U1                            | B ^ -> Y ^  | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.382 | 
     | REF_CLK_M__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.464 | 
     | REF_CLK_M__L2_I0                          | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.037 |   0.611 |    0.500 | 
     | REF_CLK_M__L3_I0                          | A v -> Y ^  | CLKINVX40M | 0.036 | 0.041 |   0.652 |    0.541 | 
     | REF_CLK_M__L4_I1                          | A ^ -> Y v  | CLKINVX40M | 0.051 | 0.042 |   0.693 |    0.583 | 
     | REF_CLK_M__L5_I4                          | A v -> Y ^  | CLKINVX40M | 0.026 | 0.033 |   0.727 |    0.616 | 
     | UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[2]        | CK ^ -> Q ^ | SDFFRQX2M  | 0.050 | 0.156 |   0.883 |    0.773 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[2][0] | D ^         | SDFFRQX2M  | 0.050 | 0.000 |   0.883 |    0.773 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.110 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.016 |    0.126 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.145 | 
     | scan_clk__L3_I1                           | A ^ -> Y ^ | BUFX8M     | 0.030 | 0.040 |   0.074 |    0.185 | 
     | scan_clk__L4_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.122 |    0.233 | 
     | scan_clk__L5_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.169 |    0.280 | 
     | scan_clk__L6_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.216 |    0.327 | 
     | scan_clk__L7_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.265 |    0.376 | 
     | scan_clk__L8_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.049 |   0.314 |    0.425 | 
     | scan_clk__L9_I1                           | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.362 |    0.473 | 
     | scan_clk__L10_I1                          | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.410 |    0.520 | 
     | scan_clk__L11_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.026 | 0.050 |   0.460 |    0.570 | 
     | scan_clk__L12_I0                          | A ^ -> Y ^ | CLKBUFX24M | 0.017 | 0.045 |   0.504 |    0.615 | 
     | TX_CLK_MUX/U1                             | B ^ -> Y ^ | MX2X2M     | 0.081 | 0.089 |   0.593 |    0.704 | 
     | TX_CLK_M__L1_I0                           | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.069 |   0.662 |    0.772 | 
     | TX_CLK_M__L2_I0                           | A ^ -> Y v | CLKINVX40M | 0.035 | 0.036 |   0.697 |    0.808 | 
     | TX_CLK_M__L3_I3                           | A v -> Y ^ | CLKINVX24M | 0.025 | 0.027 |   0.725 |    0.835 | 
     | UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[2][0] | CK ^       | SDFFRQX2M  | 0.025 | 0.002 |   0.726 |    0.837 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[10] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[9] /Q   (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.108
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.148
  Arrival Time                  0.259
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.046 |       |   0.000 |   -0.111 | 
     | U_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.110 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v  | CLKINVX6M  | 0.027 | 0.027 |   0.027 |   -0.084 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v  | BUFX14M    | 0.026 | 0.054 |   0.081 |   -0.030 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^  | CLKINVX32M | 0.024 | 0.024 |   0.106 |   -0.005 | 
     | U0_ALU/\ALU_OUT_reg[9]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.049 | 0.153 |   0.259 |    0.148 | 
     | U0_ALU/\ALU_OUT_reg[10]   | SI ^        | SDFFRQX2M  | 0.049 | 0.000 |   0.259 |    0.148 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.046 |       |   0.000 |    0.111 | 
     | U_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.111 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v  | CLKINVX6M  | 0.027 | 0.027 |   0.027 |    0.138 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v  | BUFX14M    | 0.026 | 0.054 |   0.081 |    0.192 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^  | CLKINVX32M | 0.024 | 0.024 |   0.106 |    0.216 | 
     | U0_ALU/\ALU_OUT_reg[10]   | CK ^        | SDFFRQX2M  | 0.024 | 0.003 |   0.108 |    0.219 | 
     +-------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin Data_SYNC/Pulse_FF_Out_reg/CK 
Endpoint:   Data_SYNC/Pulse_FF_Out_reg/D     (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: Data_SYNC/\en_sync_reg_reg[1] /Q (^) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.727
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.773
  Arrival Time                  0.885
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |            |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.111 | 
     | scan_clk__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.013 | 0.016 |   0.016 |   -0.096 | 
     | scan_clk__L2_I0               | A v -> Y ^  | CLKINVX24M | 0.018 | 0.019 |   0.034 |   -0.077 | 
     | scan_clk__L3_I0               | A ^ -> Y ^  | BUFX12M    | 0.024 | 0.036 |   0.070 |   -0.041 | 
     | scan_clk__L4_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.007 | 
     | scan_clk__L5_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.053 | 
     | scan_clk__L6_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.098 | 
     | scan_clk__L7_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.145 | 
     | scan_clk__L8_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.194 | 
     | scan_clk__L9_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.243 | 
     | scan_clk__L10_I0              | A ^ -> Y ^  | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.279 | 
     | DFT_REF_MUX/U1                | B ^ -> Y ^  | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.381 | 
     | REF_CLK_M__L1_I0              | A ^ -> Y ^  | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.463 | 
     | REF_CLK_M__L2_I0              | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.037 |   0.611 |    0.500 | 
     | REF_CLK_M__L3_I0              | A v -> Y ^  | CLKINVX40M | 0.036 | 0.041 |   0.652 |    0.540 | 
     | REF_CLK_M__L4_I0              | A ^ -> Y v  | CLKINVX40M | 0.051 | 0.042 |   0.694 |    0.583 | 
     | REF_CLK_M__L5_I0              | A v -> Y ^  | CLKINVX40M | 0.028 | 0.029 |   0.723 |    0.612 | 
     | Data_SYNC/\en_sync_reg_reg[1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.056 | 0.162 |   0.884 |    0.773 | 
     | Data_SYNC/Pulse_FF_Out_reg    | D ^         | SDFFRQX2M  | 0.056 | 0.000 |   0.885 |    0.773 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.111 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.013 | 0.016 |   0.015 |    0.127 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.018 | 0.019 |   0.034 |    0.145 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.024 | 0.036 |   0.070 |    0.181 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.118 |    0.229 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.164 |    0.275 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.209 |    0.320 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.256 |    0.367 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.050 |   0.306 |    0.417 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.354 |    0.465 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.022 | 0.036 |   0.390 |    0.501 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.090 | 0.102 |   0.492 |    0.603 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.060 | 0.082 |   0.574 |    0.685 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.037 | 0.037 |   0.611 |    0.722 | 
     | REF_CLK_M__L3_I0           | A v -> Y ^ | CLKINVX40M | 0.036 | 0.041 |   0.652 |    0.763 | 
     | REF_CLK_M__L4_I0           | A ^ -> Y v | CLKINVX40M | 0.051 | 0.042 |   0.694 |    0.805 | 
     | REF_CLK_M__L5_I0           | A v -> Y ^ | CLKINVX40M | 0.028 | 0.029 |   0.723 |    0.834 | 
     | Data_SYNC/Pulse_FF_Out_reg | CK ^       | SDFFRQX2M  | 0.028 | 0.004 |   0.727 |    0.838 | 
     +-------------------------------------------------------------------------------------------+ 

