{
  "module_name": "gigadevice.c",
  "hash_id": "838c38f7f9e67ed8ec7bd50ad13c77e4ae5231bcec1da696acc38831cf056dac",
  "original_prompt": "Ingested from linux-6.6.14/drivers/mtd/nand/spi/gigadevice.c",
  "human_readable_source": "\n \n\n#include <linux/device.h>\n#include <linux/kernel.h>\n#include <linux/mtd/spinand.h>\n\n#define SPINAND_MFR_GIGADEVICE\t\t\t0xC8\n\n#define GD5FXGQ4XA_STATUS_ECC_1_7_BITFLIPS\t(1 << 4)\n#define GD5FXGQ4XA_STATUS_ECC_8_BITFLIPS\t(3 << 4)\n\n#define GD5FXGQ5XE_STATUS_ECC_1_4_BITFLIPS\t(1 << 4)\n#define GD5FXGQ5XE_STATUS_ECC_4_BITFLIPS\t(3 << 4)\n\n#define GD5FXGQXXEXXG_REG_STATUS2\t\t0xf0\n\n#define GD5FXGQ4UXFXXG_STATUS_ECC_MASK\t\t(7 << 4)\n#define GD5FXGQ4UXFXXG_STATUS_ECC_NO_BITFLIPS\t(0 << 4)\n#define GD5FXGQ4UXFXXG_STATUS_ECC_1_3_BITFLIPS\t(1 << 4)\n#define GD5FXGQ4UXFXXG_STATUS_ECC_UNCOR_ERROR\t(7 << 4)\n\nstatic SPINAND_OP_VARIANTS(read_cache_variants,\n\t\tSPINAND_PAGE_READ_FROM_CACHE_QUADIO_OP(0, 1, NULL, 0),\n\t\tSPINAND_PAGE_READ_FROM_CACHE_X4_OP(0, 1, NULL, 0),\n\t\tSPINAND_PAGE_READ_FROM_CACHE_DUALIO_OP(0, 1, NULL, 0),\n\t\tSPINAND_PAGE_READ_FROM_CACHE_X2_OP(0, 1, NULL, 0),\n\t\tSPINAND_PAGE_READ_FROM_CACHE_OP(true, 0, 1, NULL, 0),\n\t\tSPINAND_PAGE_READ_FROM_CACHE_OP(false, 0, 1, NULL, 0));\n\nstatic SPINAND_OP_VARIANTS(read_cache_variants_f,\n\t\tSPINAND_PAGE_READ_FROM_CACHE_QUADIO_OP(0, 1, NULL, 0),\n\t\tSPINAND_PAGE_READ_FROM_CACHE_X4_OP_3A(0, 1, NULL, 0),\n\t\tSPINAND_PAGE_READ_FROM_CACHE_DUALIO_OP(0, 1, NULL, 0),\n\t\tSPINAND_PAGE_READ_FROM_CACHE_X2_OP_3A(0, 1, NULL, 0),\n\t\tSPINAND_PAGE_READ_FROM_CACHE_OP_3A(true, 0, 1, NULL, 0),\n\t\tSPINAND_PAGE_READ_FROM_CACHE_OP_3A(false, 0, 0, NULL, 0));\n\nstatic SPINAND_OP_VARIANTS(read_cache_variants_1gq5,\n\t\tSPINAND_PAGE_READ_FROM_CACHE_QUADIO_OP(0, 2, NULL, 0),\n\t\tSPINAND_PAGE_READ_FROM_CACHE_X4_OP(0, 1, NULL, 0),\n\t\tSPINAND_PAGE_READ_FROM_CACHE_DUALIO_OP(0, 1, NULL, 0),\n\t\tSPINAND_PAGE_READ_FROM_CACHE_X2_OP(0, 1, NULL, 0),\n\t\tSPINAND_PAGE_READ_FROM_CACHE_OP(true, 0, 1, NULL, 0),\n\t\tSPINAND_PAGE_READ_FROM_CACHE_OP(false, 0, 1, NULL, 0));\n\nstatic SPINAND_OP_VARIANTS(read_cache_variants_2gq5,\n\t\tSPINAND_PAGE_READ_FROM_CACHE_QUADIO_OP(0, 4, NULL, 0),\n\t\tSPINAND_PAGE_READ_FROM_CACHE_X4_OP(0, 1, NULL, 0),\n\t\tSPINAND_PAGE_READ_FROM_CACHE_DUALIO_OP(0, 2, NULL, 0),\n\t\tSPINAND_PAGE_READ_FROM_CACHE_X2_OP(0, 1, NULL, 0),\n\t\tSPINAND_PAGE_READ_FROM_CACHE_OP(true, 0, 1, NULL, 0),\n\t\tSPINAND_PAGE_READ_FROM_CACHE_OP(false, 0, 1, NULL, 0));\n\nstatic SPINAND_OP_VARIANTS(write_cache_variants,\n\t\tSPINAND_PROG_LOAD_X4(true, 0, NULL, 0),\n\t\tSPINAND_PROG_LOAD(true, 0, NULL, 0));\n\nstatic SPINAND_OP_VARIANTS(update_cache_variants,\n\t\tSPINAND_PROG_LOAD_X4(false, 0, NULL, 0),\n\t\tSPINAND_PROG_LOAD(false, 0, NULL, 0));\n\nstatic int gd5fxgq4xa_ooblayout_ecc(struct mtd_info *mtd, int section,\n\t\t\t\t  struct mtd_oob_region *region)\n{\n\tif (section > 3)\n\t\treturn -ERANGE;\n\n\tregion->offset = (16 * section) + 8;\n\tregion->length = 8;\n\n\treturn 0;\n}\n\nstatic int gd5fxgq4xa_ooblayout_free(struct mtd_info *mtd, int section,\n\t\t\t\t   struct mtd_oob_region *region)\n{\n\tif (section > 3)\n\t\treturn -ERANGE;\n\n\tif (section) {\n\t\tregion->offset = 16 * section;\n\t\tregion->length = 8;\n\t} else {\n\t\t \n\t\tregion->offset = 1;\n\t\tregion->length = 7;\n\t}\n\treturn 0;\n}\n\nstatic const struct mtd_ooblayout_ops gd5fxgq4xa_ooblayout = {\n\t.ecc = gd5fxgq4xa_ooblayout_ecc,\n\t.free = gd5fxgq4xa_ooblayout_free,\n};\n\nstatic int gd5fxgq4xa_ecc_get_status(struct spinand_device *spinand,\n\t\t\t\t\t u8 status)\n{\n\tswitch (status & STATUS_ECC_MASK) {\n\tcase STATUS_ECC_NO_BITFLIPS:\n\t\treturn 0;\n\n\tcase GD5FXGQ4XA_STATUS_ECC_1_7_BITFLIPS:\n\t\t \n\t\treturn 7;\n\n\tcase GD5FXGQ4XA_STATUS_ECC_8_BITFLIPS:\n\t\treturn 8;\n\n\tcase STATUS_ECC_UNCOR_ERROR:\n\t\treturn -EBADMSG;\n\n\tdefault:\n\t\tbreak;\n\t}\n\n\treturn -EINVAL;\n}\n\nstatic int gd5fxgqx_variant2_ooblayout_ecc(struct mtd_info *mtd, int section,\n\t\t\t\t       struct mtd_oob_region *region)\n{\n\tif (section)\n\t\treturn -ERANGE;\n\n\tregion->offset = 64;\n\tregion->length = 64;\n\n\treturn 0;\n}\n\nstatic int gd5fxgqx_variant2_ooblayout_free(struct mtd_info *mtd, int section,\n\t\t\t\t\tstruct mtd_oob_region *region)\n{\n\tif (section)\n\t\treturn -ERANGE;\n\n\t \n\tregion->offset = 1;\n\tregion->length = 63;\n\n\treturn 0;\n}\n\n \nstatic const struct mtd_ooblayout_ops gd5fxgqx_variant2_ooblayout = {\n\t.ecc = gd5fxgqx_variant2_ooblayout_ecc,\n\t.free = gd5fxgqx_variant2_ooblayout_free,\n};\n\nstatic int gd5fxgq4xc_ooblayout_256_ecc(struct mtd_info *mtd, int section,\n\t\t\t\t\tstruct mtd_oob_region *oobregion)\n{\n\tif (section)\n\t\treturn -ERANGE;\n\n\toobregion->offset = 128;\n\toobregion->length = 128;\n\n\treturn 0;\n}\n\nstatic int gd5fxgq4xc_ooblayout_256_free(struct mtd_info *mtd, int section,\n\t\t\t\t\t struct mtd_oob_region *oobregion)\n{\n\tif (section)\n\t\treturn -ERANGE;\n\n\toobregion->offset = 1;\n\toobregion->length = 127;\n\n\treturn 0;\n}\n\nstatic const struct mtd_ooblayout_ops gd5fxgq4xc_oob_256_ops = {\n\t.ecc = gd5fxgq4xc_ooblayout_256_ecc,\n\t.free = gd5fxgq4xc_ooblayout_256_free,\n};\n\nstatic int gd5fxgq4uexxg_ecc_get_status(struct spinand_device *spinand,\n\t\t\t\t\tu8 status)\n{\n\tu8 status2;\n\tstruct spi_mem_op op = SPINAND_GET_FEATURE_OP(GD5FXGQXXEXXG_REG_STATUS2,\n\t\t\t\t\t\t      &status2);\n\tint ret;\n\n\tswitch (status & STATUS_ECC_MASK) {\n\tcase STATUS_ECC_NO_BITFLIPS:\n\t\treturn 0;\n\n\tcase GD5FXGQ4XA_STATUS_ECC_1_7_BITFLIPS:\n\t\t \n\t\tret = spi_mem_exec_op(spinand->spimem, &op);\n\t\tif (ret)\n\t\t\treturn ret;\n\n\t\t \n\t\t \n\t\treturn ((status & STATUS_ECC_MASK) >> 2) |\n\t\t\t((status2 & STATUS_ECC_MASK) >> 4);\n\n\tcase GD5FXGQ4XA_STATUS_ECC_8_BITFLIPS:\n\t\treturn 8;\n\n\tcase STATUS_ECC_UNCOR_ERROR:\n\t\treturn -EBADMSG;\n\n\tdefault:\n\t\tbreak;\n\t}\n\n\treturn -EINVAL;\n}\n\nstatic int gd5fxgq5xexxg_ecc_get_status(struct spinand_device *spinand,\n\t\t\t\t\tu8 status)\n{\n\tu8 status2;\n\tstruct spi_mem_op op = SPINAND_GET_FEATURE_OP(GD5FXGQXXEXXG_REG_STATUS2,\n\t\t\t\t\t\t      &status2);\n\tint ret;\n\n\tswitch (status & STATUS_ECC_MASK) {\n\tcase STATUS_ECC_NO_BITFLIPS:\n\t\treturn 0;\n\n\tcase GD5FXGQ5XE_STATUS_ECC_1_4_BITFLIPS:\n\t\t \n\t\tret = spi_mem_exec_op(spinand->spimem, &op);\n\t\tif (ret)\n\t\t\treturn ret;\n\n\t\t \n\t\t \n\t\treturn ((status2 & STATUS_ECC_MASK) >> 4) + 1;\n\n\tcase STATUS_ECC_UNCOR_ERROR:\n\t\treturn -EBADMSG;\n\n\tdefault:\n\t\tbreak;\n\t}\n\n\treturn -EINVAL;\n}\n\nstatic int gd5fxgq4ufxxg_ecc_get_status(struct spinand_device *spinand,\n\t\t\t\t\tu8 status)\n{\n\tswitch (status & GD5FXGQ4UXFXXG_STATUS_ECC_MASK) {\n\tcase GD5FXGQ4UXFXXG_STATUS_ECC_NO_BITFLIPS:\n\t\treturn 0;\n\n\tcase GD5FXGQ4UXFXXG_STATUS_ECC_1_3_BITFLIPS:\n\t\treturn 3;\n\n\tcase GD5FXGQ4UXFXXG_STATUS_ECC_UNCOR_ERROR:\n\t\treturn -EBADMSG;\n\n\tdefault:  \n\t\treturn ((status & GD5FXGQ4UXFXXG_STATUS_ECC_MASK) >> 4) + 2;\n\t}\n\n\treturn -EINVAL;\n}\n\nstatic const struct spinand_info gigadevice_spinand_table[] = {\n\tSPINAND_INFO(\"GD5F1GQ4xA\",\n\t\t     SPINAND_ID(SPINAND_READID_METHOD_OPCODE_ADDR, 0xf1),\n\t\t     NAND_MEMORG(1, 2048, 64, 64, 1024, 20, 1, 1, 1),\n\t\t     NAND_ECCREQ(8, 512),\n\t\t     SPINAND_INFO_OP_VARIANTS(&read_cache_variants,\n\t\t\t\t\t      &write_cache_variants,\n\t\t\t\t\t      &update_cache_variants),\n\t\t     SPINAND_HAS_QE_BIT,\n\t\t     SPINAND_ECCINFO(&gd5fxgq4xa_ooblayout,\n\t\t\t\t     gd5fxgq4xa_ecc_get_status)),\n\tSPINAND_INFO(\"GD5F2GQ4xA\",\n\t\t     SPINAND_ID(SPINAND_READID_METHOD_OPCODE_ADDR, 0xf2),\n\t\t     NAND_MEMORG(1, 2048, 64, 64, 2048, 40, 1, 1, 1),\n\t\t     NAND_ECCREQ(8, 512),\n\t\t     SPINAND_INFO_OP_VARIANTS(&read_cache_variants,\n\t\t\t\t\t      &write_cache_variants,\n\t\t\t\t\t      &update_cache_variants),\n\t\t     SPINAND_HAS_QE_BIT,\n\t\t     SPINAND_ECCINFO(&gd5fxgq4xa_ooblayout,\n\t\t\t\t     gd5fxgq4xa_ecc_get_status)),\n\tSPINAND_INFO(\"GD5F4GQ4xA\",\n\t\t     SPINAND_ID(SPINAND_READID_METHOD_OPCODE_ADDR, 0xf4),\n\t\t     NAND_MEMORG(1, 2048, 64, 64, 4096, 80, 1, 1, 1),\n\t\t     NAND_ECCREQ(8, 512),\n\t\t     SPINAND_INFO_OP_VARIANTS(&read_cache_variants,\n\t\t\t\t\t      &write_cache_variants,\n\t\t\t\t\t      &update_cache_variants),\n\t\t     SPINAND_HAS_QE_BIT,\n\t\t     SPINAND_ECCINFO(&gd5fxgq4xa_ooblayout,\n\t\t\t\t     gd5fxgq4xa_ecc_get_status)),\n\tSPINAND_INFO(\"GD5F4GQ4RC\",\n\t\t     SPINAND_ID(SPINAND_READID_METHOD_OPCODE, 0xa4, 0x68),\n\t\t     NAND_MEMORG(1, 4096, 256, 64, 2048, 40, 1, 1, 1),\n\t\t     NAND_ECCREQ(8, 512),\n\t\t     SPINAND_INFO_OP_VARIANTS(&read_cache_variants_f,\n\t\t\t\t\t      &write_cache_variants,\n\t\t\t\t\t      &update_cache_variants),\n\t\t     SPINAND_HAS_QE_BIT,\n\t\t     SPINAND_ECCINFO(&gd5fxgq4xc_oob_256_ops,\n\t\t\t\t     gd5fxgq4ufxxg_ecc_get_status)),\n\tSPINAND_INFO(\"GD5F4GQ4UC\",\n\t\t     SPINAND_ID(SPINAND_READID_METHOD_OPCODE, 0xb4, 0x68),\n\t\t     NAND_MEMORG(1, 4096, 256, 64, 2048, 40, 1, 1, 1),\n\t\t     NAND_ECCREQ(8, 512),\n\t\t     SPINAND_INFO_OP_VARIANTS(&read_cache_variants_f,\n\t\t\t\t\t      &write_cache_variants,\n\t\t\t\t\t      &update_cache_variants),\n\t\t     SPINAND_HAS_QE_BIT,\n\t\t     SPINAND_ECCINFO(&gd5fxgq4xc_oob_256_ops,\n\t\t\t\t     gd5fxgq4ufxxg_ecc_get_status)),\n\tSPINAND_INFO(\"GD5F1GQ4UExxG\",\n\t\t     SPINAND_ID(SPINAND_READID_METHOD_OPCODE_ADDR, 0xd1),\n\t\t     NAND_MEMORG(1, 2048, 128, 64, 1024, 20, 1, 1, 1),\n\t\t     NAND_ECCREQ(8, 512),\n\t\t     SPINAND_INFO_OP_VARIANTS(&read_cache_variants,\n\t\t\t\t\t      &write_cache_variants,\n\t\t\t\t\t      &update_cache_variants),\n\t\t     SPINAND_HAS_QE_BIT,\n\t\t     SPINAND_ECCINFO(&gd5fxgqx_variant2_ooblayout,\n\t\t\t\t     gd5fxgq4uexxg_ecc_get_status)),\n\tSPINAND_INFO(\"GD5F1GQ4RExxG\",\n\t\t     SPINAND_ID(SPINAND_READID_METHOD_OPCODE_ADDR, 0xc1),\n\t\t     NAND_MEMORG(1, 2048, 128, 64, 1024, 20, 1, 1, 1),\n\t\t     NAND_ECCREQ(8, 512),\n\t\t     SPINAND_INFO_OP_VARIANTS(&read_cache_variants,\n\t\t\t\t\t      &write_cache_variants,\n\t\t\t\t\t      &update_cache_variants),\n\t\t     SPINAND_HAS_QE_BIT,\n\t\t     SPINAND_ECCINFO(&gd5fxgqx_variant2_ooblayout,\n\t\t\t\t     gd5fxgq4uexxg_ecc_get_status)),\n\tSPINAND_INFO(\"GD5F2GQ4UExxG\",\n\t\t     SPINAND_ID(SPINAND_READID_METHOD_OPCODE_ADDR, 0xd2),\n\t\t     NAND_MEMORG(1, 2048, 128, 64, 2048, 40, 1, 1, 1),\n\t\t     NAND_ECCREQ(8, 512),\n\t\t     SPINAND_INFO_OP_VARIANTS(&read_cache_variants,\n\t\t\t\t\t      &write_cache_variants,\n\t\t\t\t\t      &update_cache_variants),\n\t\t     SPINAND_HAS_QE_BIT,\n\t\t     SPINAND_ECCINFO(&gd5fxgqx_variant2_ooblayout,\n\t\t\t\t     gd5fxgq4uexxg_ecc_get_status)),\n\tSPINAND_INFO(\"GD5F2GQ4RExxG\",\n\t\t     SPINAND_ID(SPINAND_READID_METHOD_OPCODE_ADDR, 0xc2),\n\t\t     NAND_MEMORG(1, 2048, 128, 64, 2048, 40, 1, 1, 1),\n\t\t     NAND_ECCREQ(8, 512),\n\t\t     SPINAND_INFO_OP_VARIANTS(&read_cache_variants,\n\t\t\t\t\t      &write_cache_variants,\n\t\t\t\t\t      &update_cache_variants),\n\t\t     SPINAND_HAS_QE_BIT,\n\t\t     SPINAND_ECCINFO(&gd5fxgqx_variant2_ooblayout,\n\t\t\t\t     gd5fxgq4uexxg_ecc_get_status)),\n\tSPINAND_INFO(\"GD5F1GQ4UFxxG\",\n\t\t     SPINAND_ID(SPINAND_READID_METHOD_OPCODE, 0xb1, 0x48),\n\t\t     NAND_MEMORG(1, 2048, 128, 64, 1024, 20, 1, 1, 1),\n\t\t     NAND_ECCREQ(8, 512),\n\t\t     SPINAND_INFO_OP_VARIANTS(&read_cache_variants_f,\n\t\t\t\t\t      &write_cache_variants,\n\t\t\t\t\t      &update_cache_variants),\n\t\t     SPINAND_HAS_QE_BIT,\n\t\t     SPINAND_ECCINFO(&gd5fxgqx_variant2_ooblayout,\n\t\t\t\t     gd5fxgq4ufxxg_ecc_get_status)),\n\tSPINAND_INFO(\"GD5F1GQ5UExxG\",\n\t\t     SPINAND_ID(SPINAND_READID_METHOD_OPCODE_DUMMY, 0x51),\n\t\t     NAND_MEMORG(1, 2048, 128, 64, 1024, 20, 1, 1, 1),\n\t\t     NAND_ECCREQ(4, 512),\n\t\t     SPINAND_INFO_OP_VARIANTS(&read_cache_variants_1gq5,\n\t\t\t\t\t      &write_cache_variants,\n\t\t\t\t\t      &update_cache_variants),\n\t\t     SPINAND_HAS_QE_BIT,\n\t\t     SPINAND_ECCINFO(&gd5fxgqx_variant2_ooblayout,\n\t\t\t\t     gd5fxgq5xexxg_ecc_get_status)),\n\tSPINAND_INFO(\"GD5F1GQ5RExxG\",\n\t\t     SPINAND_ID(SPINAND_READID_METHOD_OPCODE_DUMMY, 0x41),\n\t\t     NAND_MEMORG(1, 2048, 128, 64, 1024, 20, 1, 1, 1),\n\t\t     NAND_ECCREQ(4, 512),\n\t\t     SPINAND_INFO_OP_VARIANTS(&read_cache_variants_1gq5,\n\t\t\t\t\t      &write_cache_variants,\n\t\t\t\t\t      &update_cache_variants),\n\t\t     SPINAND_HAS_QE_BIT,\n\t\t     SPINAND_ECCINFO(&gd5fxgqx_variant2_ooblayout,\n\t\t\t\t     gd5fxgq5xexxg_ecc_get_status)),\n\tSPINAND_INFO(\"GD5F2GQ5UExxG\",\n\t\t     SPINAND_ID(SPINAND_READID_METHOD_OPCODE_DUMMY, 0x52),\n\t\t     NAND_MEMORG(1, 2048, 128, 64, 2048, 40, 1, 1, 1),\n\t\t     NAND_ECCREQ(4, 512),\n\t\t     SPINAND_INFO_OP_VARIANTS(&read_cache_variants_2gq5,\n\t\t\t\t\t      &write_cache_variants,\n\t\t\t\t\t      &update_cache_variants),\n\t\t     SPINAND_HAS_QE_BIT,\n\t\t     SPINAND_ECCINFO(&gd5fxgqx_variant2_ooblayout,\n\t\t\t\t     gd5fxgq5xexxg_ecc_get_status)),\n\tSPINAND_INFO(\"GD5F2GQ5RExxG\",\n\t\t     SPINAND_ID(SPINAND_READID_METHOD_OPCODE_DUMMY, 0x42),\n\t\t     NAND_MEMORG(1, 2048, 128, 64, 2048, 40, 1, 1, 1),\n\t\t     NAND_ECCREQ(4, 512),\n\t\t     SPINAND_INFO_OP_VARIANTS(&read_cache_variants_2gq5,\n\t\t\t\t\t      &write_cache_variants,\n\t\t\t\t\t      &update_cache_variants),\n\t\t     SPINAND_HAS_QE_BIT,\n\t\t     SPINAND_ECCINFO(&gd5fxgqx_variant2_ooblayout,\n\t\t\t\t     gd5fxgq5xexxg_ecc_get_status)),\n\tSPINAND_INFO(\"GD5F4GQ6UExxG\",\n\t\t     SPINAND_ID(SPINAND_READID_METHOD_OPCODE_DUMMY, 0x55),\n\t\t     NAND_MEMORG(1, 2048, 128, 64, 2048, 40, 1, 2, 1),\n\t\t     NAND_ECCREQ(4, 512),\n\t\t     SPINAND_INFO_OP_VARIANTS(&read_cache_variants_2gq5,\n\t\t\t\t\t      &write_cache_variants,\n\t\t\t\t\t      &update_cache_variants),\n\t\t     SPINAND_HAS_QE_BIT,\n\t\t     SPINAND_ECCINFO(&gd5fxgqx_variant2_ooblayout,\n\t\t\t\t     gd5fxgq5xexxg_ecc_get_status)),\n\tSPINAND_INFO(\"GD5F4GQ6RExxG\",\n\t\t     SPINAND_ID(SPINAND_READID_METHOD_OPCODE_DUMMY, 0x45),\n\t\t     NAND_MEMORG(1, 2048, 128, 64, 2048, 40, 1, 2, 1),\n\t\t     NAND_ECCREQ(4, 512),\n\t\t     SPINAND_INFO_OP_VARIANTS(&read_cache_variants_2gq5,\n\t\t\t\t\t      &write_cache_variants,\n\t\t\t\t\t      &update_cache_variants),\n\t\t     SPINAND_HAS_QE_BIT,\n\t\t     SPINAND_ECCINFO(&gd5fxgqx_variant2_ooblayout,\n\t\t\t\t     gd5fxgq5xexxg_ecc_get_status)),\n\tSPINAND_INFO(\"GD5F1GM7UExxG\",\n\t\t     SPINAND_ID(SPINAND_READID_METHOD_OPCODE_DUMMY, 0x91),\n\t\t     NAND_MEMORG(1, 2048, 128, 64, 1024, 20, 1, 1, 1),\n\t\t     NAND_ECCREQ(8, 512),\n\t\t     SPINAND_INFO_OP_VARIANTS(&read_cache_variants_1gq5,\n\t\t\t\t\t      &write_cache_variants,\n\t\t\t\t\t      &update_cache_variants),\n\t\t     SPINAND_HAS_QE_BIT,\n\t\t     SPINAND_ECCINFO(&gd5fxgqx_variant2_ooblayout,\n\t\t\t\t     gd5fxgq4uexxg_ecc_get_status)),\n\tSPINAND_INFO(\"GD5F1GM7RExxG\",\n\t\t     SPINAND_ID(SPINAND_READID_METHOD_OPCODE_DUMMY, 0x81),\n\t\t     NAND_MEMORG(1, 2048, 128, 64, 1024, 20, 1, 1, 1),\n\t\t     NAND_ECCREQ(8, 512),\n\t\t     SPINAND_INFO_OP_VARIANTS(&read_cache_variants_1gq5,\n\t\t\t\t\t      &write_cache_variants,\n\t\t\t\t\t      &update_cache_variants),\n\t\t     SPINAND_HAS_QE_BIT,\n\t\t     SPINAND_ECCINFO(&gd5fxgqx_variant2_ooblayout,\n\t\t\t\t     gd5fxgq4uexxg_ecc_get_status)),\n\tSPINAND_INFO(\"GD5F2GM7UExxG\",\n\t\t     SPINAND_ID(SPINAND_READID_METHOD_OPCODE_DUMMY, 0x92),\n\t\t     NAND_MEMORG(1, 2048, 128, 64, 2048, 40, 1, 1, 1),\n\t\t     NAND_ECCREQ(8, 512),\n\t\t     SPINAND_INFO_OP_VARIANTS(&read_cache_variants_1gq5,\n\t\t\t\t\t      &write_cache_variants,\n\t\t\t\t\t      &update_cache_variants),\n\t\t     SPINAND_HAS_QE_BIT,\n\t\t     SPINAND_ECCINFO(&gd5fxgqx_variant2_ooblayout,\n\t\t\t\t     gd5fxgq4uexxg_ecc_get_status)),\n\tSPINAND_INFO(\"GD5F2GM7RExxG\",\n\t\t     SPINAND_ID(SPINAND_READID_METHOD_OPCODE_DUMMY, 0x82),\n\t\t     NAND_MEMORG(1, 2048, 128, 64, 2048, 40, 1, 1, 1),\n\t\t     NAND_ECCREQ(8, 512),\n\t\t     SPINAND_INFO_OP_VARIANTS(&read_cache_variants_1gq5,\n\t\t\t\t\t      &write_cache_variants,\n\t\t\t\t\t      &update_cache_variants),\n\t\t     SPINAND_HAS_QE_BIT,\n\t\t     SPINAND_ECCINFO(&gd5fxgqx_variant2_ooblayout,\n\t\t\t\t     gd5fxgq4uexxg_ecc_get_status)),\n\tSPINAND_INFO(\"GD5F4GM8UExxG\",\n\t\t     SPINAND_ID(SPINAND_READID_METHOD_OPCODE_DUMMY, 0x95),\n\t\t     NAND_MEMORG(1, 2048, 128, 64, 4096, 80, 1, 1, 1),\n\t\t     NAND_ECCREQ(8, 512),\n\t\t     SPINAND_INFO_OP_VARIANTS(&read_cache_variants_1gq5,\n\t\t\t\t\t      &write_cache_variants,\n\t\t\t\t\t      &update_cache_variants),\n\t\t     SPINAND_HAS_QE_BIT,\n\t\t     SPINAND_ECCINFO(&gd5fxgqx_variant2_ooblayout,\n\t\t\t\t     gd5fxgq4uexxg_ecc_get_status)),\n\tSPINAND_INFO(\"GD5F4GM8RExxG\",\n\t\t     SPINAND_ID(SPINAND_READID_METHOD_OPCODE_DUMMY, 0x85),\n\t\t     NAND_MEMORG(1, 2048, 128, 64, 4096, 80, 1, 1, 1),\n\t\t     NAND_ECCREQ(8, 512),\n\t\t     SPINAND_INFO_OP_VARIANTS(&read_cache_variants_1gq5,\n\t\t\t\t\t      &write_cache_variants,\n\t\t\t\t\t      &update_cache_variants),\n\t\t     SPINAND_HAS_QE_BIT,\n\t\t     SPINAND_ECCINFO(&gd5fxgqx_variant2_ooblayout,\n\t\t\t\t     gd5fxgq4uexxg_ecc_get_status)),\n\tSPINAND_INFO(\"GD5F2GQ5xExxH\",\n\t\t     SPINAND_ID(SPINAND_READID_METHOD_OPCODE_DUMMY, 0x22),\n\t\t     NAND_MEMORG(1, 2048, 64, 64, 2048, 40, 1, 1, 1),\n\t\t     NAND_ECCREQ(4, 512),\n\t\t     SPINAND_INFO_OP_VARIANTS(&read_cache_variants_2gq5,\n\t\t\t\t\t      &write_cache_variants,\n\t\t\t\t\t      &update_cache_variants),\n\t\t     SPINAND_HAS_QE_BIT,\n\t\t     SPINAND_ECCINFO(&gd5fxgqx_variant2_ooblayout,\n\t\t\t\t     gd5fxgq4uexxg_ecc_get_status)),\n\tSPINAND_INFO(\"GD5F1GQ5RExxH\",\n\t\t     SPINAND_ID(SPINAND_READID_METHOD_OPCODE_DUMMY, 0x21),\n\t\t     NAND_MEMORG(1, 2048, 64, 64, 1024, 20, 1, 1, 1),\n\t\t     NAND_ECCREQ(4, 512),\n\t\t     SPINAND_INFO_OP_VARIANTS(&read_cache_variants_1gq5,\n\t\t\t\t\t      &write_cache_variants,\n\t\t\t\t\t      &update_cache_variants),\n\t\t     SPINAND_HAS_QE_BIT,\n\t\t     SPINAND_ECCINFO(&gd5fxgqx_variant2_ooblayout,\n\t\t\t\t     gd5fxgq4uexxg_ecc_get_status)),\n\tSPINAND_INFO(\"GD5F1GQ4RExxH\",\n\t\t     SPINAND_ID(SPINAND_READID_METHOD_OPCODE_DUMMY, 0xc9),\n\t\t     NAND_MEMORG(1, 2048, 64, 64, 1024, 20, 1, 1, 1),\n\t\t     NAND_ECCREQ(4, 512),\n\t\t     SPINAND_INFO_OP_VARIANTS(&read_cache_variants_1gq5,\n\t\t\t\t\t      &write_cache_variants,\n\t\t\t\t\t      &update_cache_variants),\n\t\t     SPINAND_HAS_QE_BIT,\n\t\t     SPINAND_ECCINFO(&gd5fxgqx_variant2_ooblayout,\n\t\t\t\t     gd5fxgq4uexxg_ecc_get_status)),\n};\n\nstatic const struct spinand_manufacturer_ops gigadevice_spinand_manuf_ops = {\n};\n\nconst struct spinand_manufacturer gigadevice_spinand_manufacturer = {\n\t.id = SPINAND_MFR_GIGADEVICE,\n\t.name = \"GigaDevice\",\n\t.chips = gigadevice_spinand_table,\n\t.nchips = ARRAY_SIZE(gigadevice_spinand_table),\n\t.ops = &gigadevice_spinand_manuf_ops,\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}