\hypertarget{i386_2include_2rtems_2score_2cpu_8h}{}\section{cpukit/score/cpu/i386/include/rtems/score/cpu.h File Reference}
\label{i386_2include_2rtems_2score_2cpu_8h}\index{cpukit/score/cpu/i386/include/rtems/score/cpu.h@{cpukit/score/cpu/i386/include/rtems/score/cpu.h}}


Intel I386 C\+PU Dependent Source.  


{\ttfamily \#include $<$string.\+h$>$}\newline
{\ttfamily \#include $<$rtems/score/basedefs.\+h$>$}\newline
{\ttfamily \#include $<$rtems/score/i386.\+h$>$}\newline
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structContext__Control}{Context\+\_\+\+Control}}
\begin{DoxyCompactList}\small\item\em Thread register context. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structContext__Control__fp}{Context\+\_\+\+Control\+\_\+fp}}
\begin{DoxyCompactList}\small\item\em S\+P\+A\+RC basic context. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structCPU__Exception__frame}{C\+P\+U\+\_\+\+Exception\+\_\+frame}}
\begin{DoxyCompactList}\small\item\em The set of registers that specifies the complete processor state. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structCPU__Interrupt__frame}{C\+P\+U\+\_\+\+Interrupt\+\_\+frame}}
\begin{DoxyCompactList}\small\item\em Interrupt stack frame (I\+SF). \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries C\+P\+U\+\_\+\+S\+I\+M\+P\+L\+E\+\_\+\+V\+E\+C\+T\+O\+R\+E\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+TS}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\#define {\bfseries C\+P\+U\+\_\+\+I\+S\+R\+\_\+\+P\+A\+S\+S\+E\+S\+\_\+\+F\+R\+A\+M\+E\+\_\+\+P\+O\+I\+N\+T\+ER}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\#define {\bfseries C\+P\+U\+\_\+\+H\+A\+R\+D\+W\+A\+R\+E\+\_\+\+FP}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\#define {\bfseries C\+P\+U\+\_\+\+S\+O\+F\+T\+W\+A\+R\+E\+\_\+\+FP}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\#define {\bfseries C\+P\+U\+\_\+\+A\+L\+L\+\_\+\+T\+A\+S\+K\+S\+\_\+\+A\+R\+E\+\_\+\+FP}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\#define {\bfseries C\+P\+U\+\_\+\+I\+D\+L\+E\+\_\+\+T\+A\+S\+K\+\_\+\+I\+S\+\_\+\+FP}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\#define {\bfseries C\+P\+U\+\_\+\+U\+S\+E\+\_\+\+D\+E\+F\+E\+R\+R\+E\+D\+\_\+\+F\+P\+\_\+\+S\+W\+I\+T\+CH}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa8cecfc5c5c054d2875c03e77b7be15d}{T\+R\+UE}}
\item 
\#define {\bfseries C\+P\+U\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+R\+O\+B\+U\+S\+T\+\_\+\+T\+H\+R\+E\+A\+D\+\_\+\+D\+I\+S\+P\+A\+T\+CH}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\#define {\bfseries C\+P\+U\+\_\+\+S\+T\+A\+C\+K\+\_\+\+G\+R\+O\+W\+S\+\_\+\+UP}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\#define {\bfseries C\+P\+U\+\_\+\+C\+A\+C\+H\+E\+\_\+\+L\+I\+N\+E\+\_\+\+B\+Y\+T\+ES}~64
\item 
\#define {\bfseries C\+P\+U\+\_\+\+S\+T\+R\+U\+C\+T\+U\+R\+E\+\_\+\+A\+L\+I\+G\+N\+M\+E\+NT}
\item 
\#define {\bfseries C\+P\+U\+\_\+\+M\+A\+X\+I\+M\+U\+M\+\_\+\+P\+R\+O\+C\+E\+S\+S\+O\+RS}~32
\item 
\#define {\bfseries I386\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+E\+F\+L\+A\+G\+S\+\_\+\+O\+F\+F\+S\+ET}~0
\item 
\#define {\bfseries I386\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+E\+S\+P\+\_\+\+O\+F\+F\+S\+ET}~4
\item 
\#define {\bfseries I386\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+E\+B\+P\+\_\+\+O\+F\+F\+S\+ET}~8
\item 
\#define {\bfseries I386\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+E\+B\+X\+\_\+\+O\+F\+F\+S\+ET}~12
\item 
\#define {\bfseries I386\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+E\+S\+I\+\_\+\+O\+F\+F\+S\+ET}~16
\item 
\#define {\bfseries I386\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+E\+D\+I\+\_\+\+O\+F\+F\+S\+ET}~20
\item 
\#define {\bfseries I386\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+G\+S\+\_\+0\+\_\+\+O\+F\+F\+S\+ET}~24
\item 
\#define {\bfseries I386\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+G\+S\+\_\+1\+\_\+\+O\+F\+F\+S\+ET}~28
\item 
\#define {\bfseries I386\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+I\+S\+R\+\_\+\+D\+I\+S\+P\+A\+T\+C\+H\+\_\+\+D\+I\+S\+A\+B\+LE}~32
\item 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+\+Get\+\_\+\+SP}(\+\_\+context)~(\+\_\+context)-\/$>$esp
\item 
\#define {\bfseries C\+P\+U\+\_\+\+C\+O\+N\+T\+E\+X\+T\+\_\+\+F\+P\+\_\+\+S\+I\+ZE}~sizeof( \mbox{\hyperlink{structContext__Control__fp}{Context\+\_\+\+Control\+\_\+fp}} )
\item 
\#define {\bfseries C\+P\+U\+\_\+\+M\+O\+D\+E\+S\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+M\+A\+SK}~0x00000001 /$\ast$ interrupt level in mode $\ast$/
\item 
\#define {\bfseries C\+P\+U\+\_\+\+M\+P\+C\+I\+\_\+\+R\+E\+C\+E\+I\+V\+E\+\_\+\+S\+E\+R\+V\+E\+R\+\_\+\+E\+X\+T\+R\+A\+\_\+\+S\+T\+A\+CK}~1024
\item 
\#define {\bfseries C\+P\+U\+\_\+\+P\+R\+O\+V\+I\+D\+E\+S\+\_\+\+I\+S\+R\+\_\+\+I\+S\+\_\+\+I\+N\+\_\+\+P\+R\+O\+G\+R\+E\+SS}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\#define {\bfseries C\+P\+U\+\_\+\+S\+T\+A\+C\+K\+\_\+\+M\+I\+N\+I\+M\+U\+M\+\_\+\+S\+I\+ZE}~4096
\item 
\#define {\bfseries C\+P\+U\+\_\+\+S\+I\+Z\+E\+O\+F\+\_\+\+P\+O\+I\+N\+T\+ER}~4
\item 
\#define {\bfseries C\+P\+U\+\_\+\+A\+L\+I\+G\+N\+M\+E\+NT}~4
\item 
\#define {\bfseries C\+P\+U\+\_\+\+H\+E\+A\+P\+\_\+\+A\+L\+I\+G\+N\+M\+E\+NT}~\mbox{\hyperlink{v850_2include_2rtems_2score_2cpu_8h_ae526a309e32001688261048b19cdb7d8}{C\+P\+U\+\_\+\+A\+L\+I\+G\+N\+M\+E\+NT}}
\item 
\#define {\bfseries C\+P\+U\+\_\+\+S\+T\+A\+C\+K\+\_\+\+A\+L\+I\+G\+N\+M\+E\+NT}~16
\item 
\#define {\bfseries C\+P\+U\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+T\+A\+C\+K\+\_\+\+A\+L\+I\+G\+N\+M\+E\+NT}~\mbox{\hyperlink{no__cpu_2include_2rtems_2score_2cpu_8h_aafa1399e268a9ae6adf6d6aad4371688}{C\+P\+U\+\_\+\+C\+A\+C\+H\+E\+\_\+\+L\+I\+N\+E\+\_\+\+B\+Y\+T\+ES}}
\item 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+I\+S\+R\+\_\+\+Disable}(\+\_\+level)~i386\+\_\+disable\+\_\+interrupts( \+\_\+level )
\item 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+I\+S\+R\+\_\+\+Enable}(\+\_\+level)~i386\+\_\+enable\+\_\+interrupts( \+\_\+level )
\item 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+I\+S\+R\+\_\+\+Flash}(\+\_\+level)~i386\+\_\+flash\+\_\+interrupts( \+\_\+level )
\item 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+I\+S\+R\+\_\+\+Set\+\_\+level}(\+\_\+new\+\_\+level)
\item 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Interrupt\+\_\+stack\+\_\+setup}(\+\_\+lo,  \+\_\+hi)
\item 
\#define {\bfseries C\+P\+U\+\_\+\+E\+F\+L\+A\+G\+S\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+S\+\_\+\+ON}~0x00003202
\item 
\#define {\bfseries C\+P\+U\+\_\+\+E\+F\+L\+A\+G\+S\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+S\+\_\+\+O\+FF}~0x00003002
\item 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+\+Restart\+\_\+self}(\+\_\+the\+\_\+context)~\mbox{\hyperlink{group__RTEMSScoreCPUARM_ga80726ebfe00f31a88b086cc4474c472f}{\+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+restore}}( (\+\_\+the\+\_\+context) );
\item 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+\+Initialize\+\_\+fp}(\+\_\+fp\+\_\+area)
\item 
\#define {\bfseries C\+P\+U\+\_\+\+U\+S\+E\+\_\+\+G\+E\+N\+E\+R\+I\+C\+\_\+\+B\+I\+T\+F\+I\+E\+L\+D\+\_\+\+C\+O\+DE}~\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}}
\item 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Bitfield\+\_\+\+Find\+\_\+first\+\_\+bit}(\+\_\+value,  \+\_\+output)
\item 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Priority\+\_\+\+Mask}(\+\_\+bit\+\_\+number)~( 1 $<$$<$ (\+\_\+bit\+\_\+number) )
\item 
\#define {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Priority\+\_\+bits\+\_\+index}(\+\_\+priority)~(\+\_\+priority)
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef void($\ast$ {\bfseries cpu\+Exc\+Handler\+Type}) (\mbox{\hyperlink{structCPU__Exception__frame}{C\+P\+U\+\_\+\+Exception\+\_\+frame}} $\ast$)
\item 
typedef void($\ast$ {\bfseries C\+P\+U\+\_\+\+I\+S\+R\+\_\+handler}) (void)
\item 
typedef uint32\+\_\+t {\bfseries C\+P\+U\+\_\+\+Counter\+\_\+ticks}
\item 
typedef uintptr\+\_\+t \mbox{\hyperlink{i386_2include_2rtems_2score_2cpu_8h_a9fca17f81f850e128fcc8ed5b87ff2ab}{C\+P\+U\+\_\+\+Uint32ptr}}
\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__RTEMSScoreCPUi386_ga1b7d7ec8b0d361302cfc416d0295802c}\label{group__RTEMSScoreCPUi386_ga1b7d7ec8b0d361302cfc416d0295802c}} 
enum {\bfseries Intel\+\_\+symbolic\+\_\+exception\+\_\+name} \{ \newline
{\bfseries I386\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+\+B\+Y\+\_\+\+Z\+E\+RO} = 0, 
{\bfseries I386\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+D\+E\+B\+UG} = 1, 
{\bfseries I386\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+N\+MI} = 2, 
{\bfseries I386\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+B\+R\+E\+A\+K\+P\+O\+I\+NT} = 3, 
\newline
{\bfseries I386\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+O\+V\+E\+R\+F\+L\+OW} = 4, 
{\bfseries I386\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+B\+O\+U\+ND} = 5, 
{\bfseries I386\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+I\+L\+L\+E\+G\+A\+L\+\_\+\+I\+N\+S\+TR} = 6, 
{\bfseries I386\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+M\+A\+T\+H\+\_\+\+C\+O\+P\+R\+O\+C\+\_\+\+U\+N\+A\+V\+A\+IL} = 7, 
\newline
{\bfseries I386\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+D\+O\+U\+B\+L\+E\+\_\+\+F\+A\+U\+LT} = 8, 
{\bfseries I386\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+I386\+\_\+\+C\+O\+P\+R\+O\+C\+\_\+\+S\+E\+G\+\_\+\+E\+RR} = 9, 
{\bfseries I386\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+T\+SS} = 10, 
{\bfseries I386\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+S\+E\+G\+M\+E\+N\+T\+\_\+\+N\+O\+T\+\_\+\+P\+R\+E\+S\+E\+NT} = 11, 
\newline
{\bfseries I386\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+S\+T\+A\+C\+K\+\_\+\+S\+E\+G\+M\+E\+N\+T\+\_\+\+F\+A\+U\+LT} = 12, 
{\bfseries I386\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+G\+E\+N\+E\+R\+A\+L\+\_\+\+P\+R\+O\+T\+\_\+\+E\+RR} = 13, 
{\bfseries I386\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+P\+A\+G\+E\+\_\+\+F\+A\+U\+LT} = 14, 
{\bfseries I386\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+I\+N\+T\+E\+L\+\_\+\+R\+E\+S15} = 15, 
\newline
{\bfseries I386\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+F\+L\+O\+A\+T\+\_\+\+E\+R\+R\+OR} = 16, 
{\bfseries I386\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+A\+L\+I\+G\+N\+\_\+\+C\+H\+E\+CK} = 17, 
{\bfseries I386\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+M\+A\+C\+H\+I\+N\+E\+\_\+\+C\+H\+E\+CK} = 18, 
{\bfseries I386\+\_\+\+E\+X\+C\+E\+P\+T\+I\+O\+N\+\_\+\+E\+N\+T\+E\+R\+\_\+\+R\+D\+BG} = 50
 \}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void {\bfseries rtems\+\_\+exception\+\_\+init\+\_\+mngt} (void)
\item 
\mbox{\hyperlink{group__RTEMSScoreBaseDefs_gac216239df231d5dbd15e3520b0b9313f}{R\+T\+E\+M\+S\+\_\+\+I\+N\+L\+I\+N\+E\+\_\+\+R\+O\+U\+T\+I\+NE}} bool {\bfseries \+\_\+\+C\+P\+U\+\_\+\+I\+S\+R\+\_\+\+Is\+\_\+enabled} (uint32\+\_\+t level)
\item 
uint32\+\_\+t \mbox{\hyperlink{group__RTEMSScoreCPUi386_ga1d9dcab9170d532b6634a5620385adbd}{\+\_\+\+C\+P\+U\+\_\+\+I\+S\+R\+\_\+\+Get\+\_\+level}} (void)
\item 
void \mbox{\hyperlink{group__RTEMSScoreCPUi386_gaa92701994ad8e3b646667a3e92935ddf}{\+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+\+Initialize}} (\mbox{\hyperlink{structContext__Control}{Context\+\_\+\+Control}} $\ast$the\+\_\+context, void $\ast$stack\+\_\+area\+\_\+begin, size\+\_\+t stack\+\_\+area\+\_\+size, uint32\+\_\+t new\+\_\+level, void($\ast$entry\+\_\+point)(void), bool is\+\_\+fp, void $\ast$tls\+\_\+area)
\begin{DoxyCompactList}\small\item\em Initializes the C\+PU context. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__RTEMSScoreCPUi386_ga254ab76f1c02812babdb3d5028f59178}{\+\_\+\+C\+P\+U\+\_\+\+Fatal\+\_\+halt}} (uint32\+\_\+t source, uint32\+\_\+t error) \mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa2f0ed67aa174f684bb31b7e8bdb386f}{R\+T\+E\+M\+S\+\_\+\+N\+O\+\_\+\+R\+E\+T\+U\+RN}}
\item 
void \mbox{\hyperlink{group__RTEMSScoreCPUi386_ga869484e3d851b032fd826c69ff21fc72}{\+\_\+\+C\+P\+U\+\_\+\+Initialize}} (void)
\begin{DoxyCompactList}\small\item\em C\+PU initialization. \end{DoxyCompactList}\item 
void {\bfseries \+\_\+\+C\+P\+U\+\_\+\+I\+S\+R\+\_\+install\+\_\+vector} (uint32\+\_\+t vector, C\+P\+U\+\_\+\+I\+S\+R\+\_\+handler new\+\_\+handler, C\+P\+U\+\_\+\+I\+S\+R\+\_\+handler $\ast$old\+\_\+handler)
\item 
void $\ast$ {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Thread\+\_\+\+Idle\+\_\+body} (uintptr\+\_\+t ignored)
\item 
void \mbox{\hyperlink{group__RTEMSScoreCPUi386_gaa9f8cc989454b28232e5375e30c90970}{\+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+switch}} (\mbox{\hyperlink{structContext__Control}{Context\+\_\+\+Control}} $\ast$run, \mbox{\hyperlink{structContext__Control}{Context\+\_\+\+Control}} $\ast$heir)
\begin{DoxyCompactList}\small\item\em C\+PU switch context. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__RTEMSScoreCPUi386_ga80726ebfe00f31a88b086cc4474c472f}{\+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+restore}} (\mbox{\hyperlink{structContext__Control}{Context\+\_\+\+Control}} $\ast$new\+\_\+context) \mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa2f0ed67aa174f684bb31b7e8bdb386f}{R\+T\+E\+M\+S\+\_\+\+N\+O\+\_\+\+R\+E\+T\+U\+RN}}
\item 
void {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+save\+\_\+fp} (\mbox{\hyperlink{structContext__Control__fp}{Context\+\_\+\+Control\+\_\+fp}} $\ast$$\ast$fp\+\_\+context\+\_\+ptr)
\item 
void {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Context\+\_\+restore\+\_\+fp} (\mbox{\hyperlink{structContext__Control__fp}{Context\+\_\+\+Control\+\_\+fp}} $\ast$$\ast$fp\+\_\+context\+\_\+ptr)
\item 
void \mbox{\hyperlink{group__RTEMSScoreCPUi386_gaa34a35de496258577c1454ba1ee07ce0}{\+\_\+\+C\+P\+U\+\_\+\+Exception\+\_\+frame\+\_\+print}} (const \mbox{\hyperlink{structCPU__Exception__frame}{C\+P\+U\+\_\+\+Exception\+\_\+frame}} $\ast$frame)
\begin{DoxyCompactList}\small\item\em Prints the exception frame via \mbox{\hyperlink{bspIo_8h_a380cfecc8035cec8a13b68c0cb90f32f}{printk()}}. \end{DoxyCompactList}\item 
uint32\+\_\+t {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Counter\+\_\+frequency} (void)
\item 
\mbox{\hyperlink{no__cpu_2include_2rtems_2score_2cpu_8h_a67f8550aad58bccb6fcb4589894444ad}{C\+P\+U\+\_\+\+Counter\+\_\+ticks}} {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Counter\+\_\+read} (void)
\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
cpu\+Exc\+Handler\+Type {\bfseries \+\_\+current\+Exc\+Handler}
\item 
\mbox{\hyperlink{structContext__Control__fp}{Context\+\_\+\+Control\+\_\+fp}} {\bfseries \+\_\+\+C\+P\+U\+\_\+\+Null\+\_\+fp\+\_\+context}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Intel I386 C\+PU Dependent Source. 

This include file contains information pertaining to the Intel i386 processor. 

\subsection{Typedef Documentation}
\mbox{\Hypertarget{i386_2include_2rtems_2score_2cpu_8h_a9fca17f81f850e128fcc8ed5b87ff2ab}\label{i386_2include_2rtems_2score_2cpu_8h_a9fca17f81f850e128fcc8ed5b87ff2ab}} 
\index{cpu.h@{cpu.h}!CPU\_Uint32ptr@{CPU\_Uint32ptr}}
\index{CPU\_Uint32ptr@{CPU\_Uint32ptr}!cpu.h@{cpu.h}}
\subsubsection{\texorpdfstring{CPU\_Uint32ptr}{CPU\_Uint32ptr}}
{\footnotesize\ttfamily typedef uintptr\+\_\+t \mbox{\hyperlink{group__RTEMSScoreCPUARM_ga9fca17f81f850e128fcc8ed5b87ff2ab}{C\+P\+U\+\_\+\+Uint32ptr}}}

Type that can store a 32-\/bit integer or a pointer. 