Determining the location of the ModelSim executable...

Using: c:/intelfpga_lite/18.0/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off agoravai -c agoravai --vector_source="C:/Users/eduar/Documents/OAC/t2/Trabalho Final_0/Waveform.vwf" --testbench_file="C:/Users/eduar/Documents/OAC/t2/Trabalho Final_0/simulation/qsim/Waveform.vwf.vht"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Fri Dec 07 11:50:11 2018
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off agoravai -c agoravai --vector_source="C:/Users/eduar/Documents/OAC/t2/Trabalho Final_0/Waveform.vwf" --testbench_file="C:/Users/eduar/Documents/OAC/t2/Trabalho Final_0/simulation/qsim/Waveform.vwf.vht"
Info (119004): Automatically selected device 10CL120YF484I7G for design agoravai
Info (119005): Fitting design with smaller device may be possible, but smaller device must be specified
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

when writing test bench files

t bench files
Info (201002): Generated VHDL Test Bench File C:/Users/eduar/Documents/OAC/t2/Trabalho Final_0/simulation/qsim/Waveform.vwf.vht for simulation
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 467 warnings
    Info: Peak virtual memory: 4675 megabytes
    Info: Processing ended: Fri Dec 07 11:50:16 2018
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="C:/Users/eduar/Documents/OAC/t2/Trabalho Final_0/simulation/qsim/" agoravai -c agoravai

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Fri Dec 07 11:50:17 2018
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="C:/Users/eduar/Documents/OAC/t2/Trabalho Final_0/simulation/qsim/" agoravai -c agoravai
Info (119004): Automatically selected device 10CL120YF484I7G for design agoravai
Info (119005): Fitting design with smaller device may be possible, but smaller device must be specified
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file agoravai.vho in folder "C:/Users/eduar/Documents/OAC/t2/Trabalho Final_0/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4700 megabytes
    Info: Processing ended: Fri Dec 07 11:50:24 2018
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/eduar/Documents/OAC/t2/Trabalho Final_0/simulation/qsim/agoravai.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/intelfpga_lite/18.0/modelsim_ase/win32aloem//vsim -c -do agoravai.do

Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl


# 10.5b

# do agoravai.do

# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:25 on Dec 07,2018
# vcom -work work agoravai.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO

# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package cyclone10lp_atom_pack
# -- Loading package cyclone10lp_components
# -- Compiling entity lab2
# -- Compiling architecture structure of lab2

# -- Loading package STANDARD
# End time: 11:50:28 on Dec 07,2018, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:28 on Dec 07,2018
# vcom -work work Waveform.vwf.vht 
# -- Loading package STANDARD

# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lab2_vhd_vec_tst
# -- Compiling architecture lab2_arch of lab2_vhd_vec_tst
# End time: 11:50:28 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cyclone10lp -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.lab2_vhd_vec_tst 
# Start time: 11:50:28 on Dec 07,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.lab2_vhd_vec_tst(lab2_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading cyclone10lp.cyclone10lp_atom_pack(body)
# Loading cyclone10lp.cyclone10lp_components
# Loading work.lab2(structure)
# Loading ieee.std_logic_arith(body)
# Loading cyclone10lp.cyclone10lp_io_obuf(arch)
# Loading cyclone10lp.cyclone10lp_io_ibuf(arch)
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)
# Loading altera.dffeas(vital_dffeas)
# Loading cyclone10lp.cyclone10lp_ram_block(block_arch)
# Loading cyclone10lp.cyclone10lp_ram_register(reg_arch)
# Loading cyclone10lp.cyclone10lp_ram_pulse_generator(pgen_arch)
# Loading ieee.std_logic_unsigned(body)
# Loading cyclone10lp.cyclone10lp_mac_mult(vital_cyclone10lp_mac_mult)
# Loading cyclone10lp.cyclone10lp_mac_data_reg(vital_cyclone10lp_mac_data_reg)
# Loading cyclone10lp.cyclone10lp_mac_sign_reg(cyclone10lp_mac_sign_reg)
# Loading cyclone10lp.cyclone10lp_mac_mult_internal(vital_cyclone10lp_mac_mult_internal)
# Loading cyclone10lp.cyclone10lp_mac_out(vital_cyclone10lp_mac_out)
# ** Warning: Design size of 1003854 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#34

# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /lab2_vhd_vec_tst/i1/\inst14|inst1|lpm_mult_component|auto_generated|mac_mult7\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /lab2_vhd_vec_tst/i1/\inst14|inst1|lpm_mult_component|auto_generated|mac_mult7\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /lab2_vhd_vec_tst/i1/\inst14|inst1|lpm_mult_component|auto_generated|mac_mult5\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /lab2_vhd_vec_tst/i1/\inst14|inst1|lpm_mult_component|auto_generated|mac_mult5\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /lab2_vhd_vec_tst/i1/\inst14|inst1|lpm_mult_component|auto_generated|mac_mult3\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /lab2_vhd_vec_tst/i1/\inst14|inst1|lpm_mult_component|auto_generated|mac_mult3\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /lab2_vhd_vec_tst/i1/\inst14|inst1|lpm_mult_component|auto_generated|mac_mult1\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /lab2_vhd_vec_tst/i1/\inst14|inst1|lpm_mult_component|auto_generated|mac_mult1\/mac_multiply
# Simulation time: 0 ps

# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /lab2_vhd_vec_tst/i1/\inst14|inst1|lpm_mult_component|auto_generated|mac_mult7\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /lab2_vhd_vec_tst/i1/\inst14|inst1|lpm_mult_component|auto_generated|mac_mult7\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /lab2_vhd_vec_tst/i1/\inst14|inst1|lpm_mult_component|auto_generated|mac_mult5\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /lab2_vhd_vec_tst/i1/\inst14|inst1|lpm_mult_component|auto_generated|mac_mult5\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /lab2_vhd_vec_tst/i1/\inst14|inst1|lpm_mult_component|auto_generated|mac_mult3\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /lab2_vhd_vec_tst/i1/\inst14|inst1|lpm_mult_component|auto_generated|mac_mult3\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /lab2_vhd_vec_tst/i1/\inst14|inst1|lpm_mult_component|auto_generated|mac_mult1\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /lab2_vhd_vec_tst/i1/\inst14|inst1|lpm_mult_component|auto_generated|mac_mult1\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /lab2_vhd_vec_tst/i1/\inst14|inst1|lpm_mult_component|auto_generated|mac_mult5\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /lab2_vhd_vec_tst/i1/\inst14|inst1|lpm_mult_component|auto_generated|mac_mult5\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /lab2_vhd_vec_tst/i1/\inst14|inst1|lpm_mult_component|auto_generated|mac_mult7\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /lab2_vhd_vec_tst/i1/\inst14|inst1|lpm_mult_component|auto_generated|mac_mult7\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /lab2_vhd_vec_tst/i1/\inst14|inst1|lpm_mult_component|auto_generated|mac_mult1\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /lab2_vhd_vec_tst/i1/\inst14|inst1|lpm_mult_component|auto_generated|mac_mult1\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /lab2_vhd_vec_tst/i1/\inst14|inst1|lpm_mult_component|auto_generated|mac_mult3\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 5  Instance: /lab2_vhd_vec_tst/i1/\inst14|inst1|lpm_mult_component|auto_generated|mac_mult3\/mac_multiply
# Simulation time: 0 ps

# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 11  Instance: /lab2_vhd_vec_tst/i1/\inst14|inst1|lpm_mult_component|auto_generated|mac_mult3\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 11  Instance: /lab2_vhd_vec_tst/i1/\inst14|inst1|lpm_mult_component|auto_generated|mac_mult7\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 11  Instance: /lab2_vhd_vec_tst/i1/\inst14|inst1|lpm_mult_component|auto_generated|mac_mult1\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 11  Instance: /lab2_vhd_vec_tst/i1/\inst14|inst1|lpm_mult_component|auto_generated|mac_mult5\/mac_multiply
# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 1425000 ps

# Simulation time: 1425000 ps

# Simulation time: 1425000 ps

# Simulation time: 1425000 ps

# Simulation time: 1425000 ps

# End time: 11:51:10 on Dec 07,2018, Elapsed time: 0:00:42
# Errors: 0, Warnings: 29

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/eduar/Documents/OAC/t2/Trabalho Final_0/Waveform.vwf...

Reading C:/Users/eduar/Documents/OAC/t2/Trabalho Final_0/simulation/qsim/agoravai.msim.vcd...

Processing channel transitions... 

Warning: ForwardB[1] - signal not found in VCD.

Warning: ForwardB[0] - signal not found in VCD.

Writing the resulting VWF to C:/Users/eduar/Documents/OAC/t2/Trabalho Final_0/simulation/qsim/agoravai_20181207115111.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.