# Assignment 1

## 1.

a)

45nm

![图片包含 图形用户界面描述已自动生成](file:///C:/Users/12053/AppData/Local/Temp/msohtmlclip1/01/clip_image002.jpg)

7nm

![图形用户界面描述已自动生成](file:///C:/Users/12053/AppData/Local/Temp/msohtmlclip1/01/clip_image004.jpg)

b)
To calculate $\lambda$, we can take values of two point in saturation region of the same curve $x_1, x_2$, so we have
$$
\begin{align}
I_1&=K'\frac{W}{L}(V_{GT}-\frac{V_{SAT}}{2})V_{SAT}\cdot(1+\lambda V_{DS1})\\
I_2&=K'\frac{W}{L}(V_{GT}-\frac{V_{SAT}}{2})V_{SAT}\cdot(1+\lambda V_{DS2})
\end{align}
$$
$$
\frac{I1}{I2}=\frac{1+\lambda V_{DS1}}{1+\lambda V_{DS2}}
$$
$$
\lambda = \frac{I_1-I_2}{I_2V_{DS1}-I_1V_{DS2}}
$$
Use Matlab to calculate, take $Vds_1=0.9\ V, \ Vds_2=1.0\ V$ for 45nm FET, $Vds_1=0.6\ V, \ Vds_2=0.7\ V$ for 7nm FET, 
Therefore
$$\begin{align}
\lambda_{VGS=0.1V,45nm} &= -2.1642\ V^{-1}\\
\lambda_{VGS=0.3V,45nm} &= -7.6622\ V^{-1}\\
\lambda_{VGS=0.5V,45nm} &= 0.8738\ V^{-1}\\
\lambda_{VGS=0.7V,45nm} &= 0.3871\ V^{-1}\\
\lambda_{VGS=0.9V,45nm} &= 0.2691\ V^{-1}
\end{align}
$$
$$\begin{align}
\lambda_{VGS=0.1V,7nm} &= 3.3780\ V^{-1}\\
\lambda_{VGS=0.3V,7nm} &= 1.5349\ V^{-1}\\
\lambda_{VGS=0.5V,7nm} &= 0.9660\ V^{-1}\\
\lambda_{VGS=0.7V,7nm} &= 0.7095\ V^{-1}\\
\lambda_{VGS=0.9V,7nm} &= 0.5718\ V^{-1}
\end{align}
$$
**Discard Vgs=0.1V and Vgs=0.3V for 7nm transistor**, because the 45nm trasistor works in cut-off.

## 2.
a)
45nm
![[未命名_image_1.png]]
7nm
![[未命名_image_2.png]]

b)
Use the ESR method in the saturation to calculate threshold voltage:
1.Find the point with the maximum value of slope in the saturation.
2.extrapolate linearly at the point 

Calculated by using Matlab, the results are as follows:
$$
\begin{align}
V_{th,45nm}&=0.1623\ V\\
V_{th,7nm}&=0.1542\ V\\
\end{align}
$$
c)
Subthrehold swing refers to the change of source-drain current for every one order of magnitude increase. That is
$$
SS=\frac{dV_{GS}}{d(lgI_{DS})}=\frac{\Delta V_{GS}}{\Delta (lgI_{DS})}=\frac{V_T-0}{log10(\frac{I_{V_{DS}=VT}}{I_{V_{DS}=0}})}
$$
$$
\begin{align}
SS_{45nm}&=0.1855\\
SS_{7nm}&=0.1537
\end{align}
$$


d)
45nm
![[未命名_image_3.png]]

7nm
![[未命名_image_4.png]]
To calculate $\eta$, firstly, we calculate new threshold voltage by the same way.
$$
\begin{align}
VV_{th,45nm}&=0.2272\ V\\
VV_{th,7nm}&=0.2016\ V\\
\end{align}
$$
$$
V_T'=V_T-\eta V_{ds}
$$
$$
\eta=\frac{\Delta V_T}{\Delta V_{ds}}
$$
$$
\begin{align}
\eta_{45nm}&=0.0649\\
\eta_{7nm}&=0.0475
\end{align}
$$
## 3.
45nm
![[未命名_image_7.png]]

7nm
![[未命名_image_6.png]]

For 45nm Transistor, we have data as is shown below
![[EE213 Lab2_2023234271_李俊龙_image_1.png]]

| Vbs | Vth |
|:--------:| :---------:|
|-1.1000 V|0.3524 V|
|-1.0000 V|0.3375 V|
|-0.9000 V|0.3223 V|
|-0.8000 V|0.3067 V|
|-0.7000 V|0.2907 V|
|-0.6000 V|0.2742 V|
|-0.5000 V|0.2572 V|
|-0.4000 V|0.2397 V|
|-0.3000 V|0.2217 V|
|-0.2000 V|0.2029 V|
|-0.1000 V|0.1833 V|
|0.0000 V|0.1623 V|
$$
\Phi_S = 0.93\ V
$$
$$
V_T=V_{T0}+\gamma(\sqrt{\Phi_S+V_{SB}}-\sqrt{\Phi_S}
$$
$$
\gamma = 0.4115
$$

## 4.
45nm

![[未命名_image_8.png]]
The figure above is of Vgs=0.1V, the one below is of Vgs=0.5V


7nm
![[未命名_image_9.png]]
The figure above is of Vgs=0.1V, the one below is of Vgs=0.5V
# Assignment 2

## 1.
$$
R_{eq}=\frac{V_{DS}}{I_{DS}(1+\lambda V_{DS})}
$$
To make the calculate simple, I use the average method of page 53 of the slide topic01-Transistor
$$\begin{align}
R_{eq}&\equiv\frac{1}{2}(\frac{V_{DD}}{I_{DSAT}(1+\lambda V_{DD})}+\frac{V_{DD}/2}{I_{DSAT}(1+\lambda V_{DD}/2)})\\
&\approx \frac{3}{4}\frac{V_{DD}}{I_{DSAT}}(1-\frac{5}{6}\lambda V_{DD})
\end{align}
$$
Using the formula, we can get the following pictures.

45nm
The curve above(req1) refers to NMOS where the one below(req2) refers to PMOS
![[未命名_image_24.png]]

7nm
The curve above(req1) refers to NMOS where the one below(req2) refers to PMOS
![[未命名_image_23.png]]


## 2.
Use circuit below and commands of Hspice(lx18) to exrtact capacitance.
![[未命名_image_1.jpg|375]]
45nm
![[未命名_image_25.png]]
7nm
![[未命名_image_26.png]]

# Assignment 3
1. Comparing wtih 45nm process node, device in 7nm process node has lower $I_{DS}$
2. Device in 7nm process node has higher $\lambda$, which means the device is More susceptible to be influenced by CLM
3. Device in 7nm process node has higher $V_{th}$, which means the device has weaker gate-control ability.
4. Device in 7nm process node has lower SS, which means the device has better conversion performance.
5. Device in 7nm process node has lower $\eta$, which means the device is not easier influenced by DIBL
6. Device in 7nm process node has higher equal resistance.
7. At low Vgs, both devices exhibiting the same characteristics of temperature and the opposite at high Vgs.

# Assignment 4

## 1.

a)
![[未命名_image_10.png]]


b)
![[未命名_image_11.png]]


## 2.
a)
![[未命名_image_13.png]]
$$
\begin{align}
T_{PHL}&=8\ \rm ps\\
T_{PLH}&=9.14\ \rm ps
\end{align}
$$
$$
T_{P}=8.57\ \rm ps
$$

b)
**Vdd=0.4V**
![[未命名_image_21.png]]
$$
\begin{align}
T_{PHL}=5.48\ \rm ps\\
T_{PLH}=40.2\ \rm ps
\end{align}
$$
$$
T_{P}=22.84\ \rm ps
$$

**Vdd=0.5V**
![[未命名_image_20.png]]
$$
\begin{align}
T_{PHL}=5.71\ \rm ps\\
T_{PLH}=28.6\ \rm ps
\end{align}
$$
$$
T_{P}= 17.155\ \rm ps
$$
**Vdd=0.6V**
![[未命名_image_19.png]]
$$
\begin{align}
T_{PHL}=6.17\ \rm ps\\
T_{PLH}=23.1\ \rm ps
\end{align}
$$
$$
T_{P}= 14.635\ \rm ps
$$
**Vdd=0.7V**
![[未命名_image_18.png]]
$$
\begin{align}
T_{PHL}=6.4\ \rm ps\\
T_{PLH}=19.6\ \rm ps
\end{align}
$$
$$
T_{P}=13\ \rm ps
$$
**Vdd=0.8V**
![[未命名_image_17.png]]
$$
\begin{align}
T_{PHL}=6.85\ \rm ps\\
T_{PLH}=16.7\ \rm ps
\end{align}
$$
$$
T_{P}= 11.775\ \rm ps
$$
**Vdd=0.9V**
![[未命名_image_16.png]]
$$
\begin{align}
T_{PHL}=7.31\ \rm ps\\
T_{PLH}=13.9\ \rm ps
\end{align}
$$
$$
T_{P}=10.605\ \rm ps
$$
**Vdd=1.0V**
![[未命名_image_15.png]]
$$
\begin{align}
T_{PHL}=7.54\ \rm ps\\
T_{PLH}=11.2\ \rm ps
\end{align}
$$
$$
T_{P}=9.37\ \rm ps
$$
**Vdd=1.1V**
![[未命名_image_14.png]]
$$
\begin{align}
T_{PHL}=8\ \rm ps\\
T_{PLH}=9.14\ \rm ps
\end{align}
$$
$$
T_{P}=8.57\ \rm ps
$$

From the above data, we have this TP-Vdd curve.
![[未命名_image_22.png]]