0.6
2018.2
Jun 14 2018
20:41:02
F:/MOHAMMED ESSAM/Digital/Design/Final_Projects/Projects/Project 1 - DSP48A1/DSP/DSP.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
F:/MOHAMMED ESSAM/Digital/Design/Final_Projects/Projects/Project 1 - DSP48A1/DSP/DSP.srcs/sim_1/new/tb_DSP.v,1754237648,verilog,,,,tb_DSP,,,,,,,,
F:/MOHAMMED ESSAM/Digital/Design/Final_Projects/Projects/Project 1 - DSP48A1/DSP/DSP.srcs/sources_1/new/DSP.v,1754238687,verilog,,F:/MOHAMMED ESSAM/Digital/Design/Final_Projects/Projects/Project 1 - DSP48A1/DSP/DSP.srcs/sim_1/new/tb_DSP.v,,DSP;MUX_4x1;Reg_Wire_module,,,,,,,,
