struct LANaiX_readable_specials {
  /* 0xfffffc00 */ gm_u32_n_t P0_RPL_CONFIG;
						gm_u8_n_t pad4[0x4];
  /* 0xfffffc08 */ gm_u32_n_t P0_RB;
						gm_u8_n_t padc[0x4];
  /* 0xfffffc10 */ gm_u16_n_t P0_RPL_INDEX;
  /* 0xfffffc12 */ gm_u16_n_t P0_RECV_COUNT;
						gm_u8_n_t pad14[0x4];
  /* 0xfffffc18 */ gm_u32_n_t P0_A_RPL_CONFIG;
						gm_u8_n_t pad1c[0x4];
  /* 0xfffffc20 */ gm_u32_n_t P0_A_RB;
						gm_u8_n_t pad24[0x4];
  /* 0xfffffc28 */ gm_u16_n_t P0_A_RPL_INDEX;
  /* 0xfffffc2a */ gm_u16_n_t P0_A_RECV_COUNT;
						gm_u8_n_t pad2c[0x6];
  /* 0xfffffc32 */ gm_u16_n_t P0_BUFFER_DROP;
						gm_u8_n_t pad34[0x6];
  /* 0xfffffc3a */ gm_u16_n_t P0_A_BUFFER_DROP;
						gm_u8_n_t pad3c[0x4];
  /* 0xfffffc40 */ gm_u16_n_t P0_MEMORY_DROP;
						gm_u8_n_t pad42[0x9];
  /* 0xfffffc4b */ gm_u8_n_t P0_SEND_FREE_COUNT;
						gm_u8_n_t pad4c[0x7];
  /* 0xfffffc53 */ gm_u8_n_t P0_SEND_FREE_LIMIT;
						gm_u8_n_t pad54[0x7];
  /* 0xfffffc5b */ gm_u8_n_t P0_SEND_COUNT;
						gm_u8_n_t pad5c[0x7];
  /* 0xfffffc63 */ gm_u8_n_t P0_PAUSE_COUNT;
						gm_u8_n_t pad64[0x7];
  /* 0xfffffc6b */ gm_u8_n_t P0_SEND_CONTROL;
						gm_u8_n_t pad6c[0x4];
  /* 0xfffffc70 */ gm_u16_n_t PORT_ADDR;
						gm_u8_n_t pad72[0x6];
  /* 0xfffffc78 */ gm_u16_n_t PORT_DATA;
						gm_u8_n_t pad7a[0x6];
  /* 0xfffffc80 */ gm_u32_n_t P1_RPL_CONFIG;
						gm_u8_n_t pad84[0x4];
  /* 0xfffffc88 */ gm_u32_n_t P1_RB;
						gm_u8_n_t pad8c[0x4];
  /* 0xfffffc90 */ gm_u16_n_t P1_RPL_INDEX;
  /* 0xfffffc92 */ gm_u16_n_t P1_RECV_COUNT;
						gm_u8_n_t pad94[0x4];
  /* 0xfffffc98 */ gm_u32_n_t P1_A_RPL_CONFIG;
						gm_u8_n_t pad9c[0x4];
  /* 0xfffffca0 */ gm_u32_n_t P1_A_RB;
						gm_u8_n_t pada4[0x4];
  /* 0xfffffca8 */ gm_u16_n_t P1_A_RPL_INDEX;
  /* 0xfffffcaa */ gm_u16_n_t P1_A_RECV_COUNT;
						gm_u8_n_t padac[0x6];
  /* 0xfffffcb2 */ gm_u16_n_t P1_BUFFER_DROP;
						gm_u8_n_t padb4[0x6];
  /* 0xfffffcba */ gm_u16_n_t P1_A_BUFFER_DROP;
						gm_u8_n_t padbc[0x4];
  /* 0xfffffcc0 */ gm_u16_n_t P1_MEMORY_DROP;
						gm_u8_n_t padc2[0x9];
  /* 0xfffffccb */ gm_u8_n_t P1_SEND_FREE_COUNT;
						gm_u8_n_t padcc[0x7];
  /* 0xfffffcd3 */ gm_u8_n_t P1_SEND_FREE_LIMIT;
						gm_u8_n_t padd4[0x7];
  /* 0xfffffcdb */ gm_u8_n_t P1_SEND_COUNT;
						gm_u8_n_t paddc[0x7];
  /* 0xfffffce3 */ gm_u8_n_t P1_PAUSE_COUNT;
						gm_u8_n_t pade4[0x7];
  /* 0xfffffceb */ gm_u8_n_t P1_SEND_CONTROL;
						gm_u8_n_t padec[0x16];
  /* 0xfffffd02 */ gm_u8_n_t CRC32_CONFIG;
						gm_u8_n_t pad103[0x5];
  /* 0xfffffd08 */ gm_u32_n_t CRC32;
						gm_u8_n_t pad10c[0x1c];
  /* 0xfffffd28 */ gm_u32_n_t CPUC;
						gm_u8_n_t pad12c[0x4];
  /* 0xfffffd30 */ gm_s32_n_t RTC;
						gm_u8_n_t pad134[0x4];
  /* 0xfffffd38 */ gm_u32_n_t IT0;
						gm_u8_n_t pad13c[0x4];
  /* 0xfffffd40 */ gm_u32_n_t IT1;
						gm_u8_n_t pad144[0x4];
  /* 0xfffffd48 */ gm_u32_n_t IT2;
						gm_u8_n_t pad14c[0x4];
  /* 0xfffffd50 */ gm_u8_n_t LED;
						gm_u8_n_t pad151[0x7];
  /* 0xfffffd58 */ gm_u8_n_t MDI;
						gm_u8_n_t pad159[0x7];
  /* 0xfffffd60 */ gm_u32_n_t SYNC;
						gm_u8_n_t pad164[0x4];
  /* 0xfffffd68 */ gm_u32_n_t PLL;
						gm_u8_n_t pad16c[0x4];
  /* 0xfffffd70 */ gm_u16_n_t DISPATCH_INDEX;
						gm_u8_n_t pad172[0x2e];
  /* 0xfffffda0 */ gm_u8_n_t ARBITER_SLOT;
						gm_u8_n_t pad1a1[0x7];
  /* 0xfffffda8 */ gm_u8_n_t ARBITER_CODE;
						gm_u8_n_t pad1a9[0x7];
  /* 0xfffffdb0 */ gm_u32_n_t MP_LOWER;
						gm_u8_n_t pad1b4[0x4];
  /* 0xfffffdb8 */ gm_u32_n_t MP_UPPER;
						gm_u8_n_t pad1bc[0x4];
  /* 0xfffffdc0 */ gm_u32_n_t JTAG_MASTER;
						gm_u8_n_t pad1c4[0x1c];
  /* 0xfffffde0 */ gm_u32_n_t AISR_OFF;
						gm_u8_n_t pad1e4[0x4];
  /* 0xfffffde8 */ gm_u32_n_t AISR_ON;
						gm_u8_n_t pad1ec[0x4];
  /* 0xfffffdf0 */ gm_u32_n_t AISR;
						gm_u8_n_t pad1f4[0x4];
  /* 0xfffffdf8 */ gm_u32_n_t ISR;
						gm_u8_n_t pad1fc[0x84];
  /* 0xfffffe80 */ gm_u32_n_t DMA_CONFIG;
						gm_u8_n_t pad284[0x6];
  /* 0xfffffe8a */ gm_u16_n_t PCI_CLOCK;
						gm_u8_n_t pad28c[0x4];
  /* 0xfffffe90 */ gm_u8_n_t DMA0_COUNT;
						gm_u8_n_t pad291[0x8];
  /* 0xfffffe99 */ gm_u8_n_t DMA1_COUNT;
						gm_u8_n_t pad29a[0x8];
  /* 0xfffffea2 */ gm_u8_n_t DMA2_COUNT;
						gm_u8_n_t pad2a3[0x8];
  /* 0xfffffeab */ gm_u8_n_t DMA3_COUNT;
						gm_u8_n_t pad2ac[0x4];
  /* 0xfffffeb0 */ gm_u32_n_t DMA0_POINTER;
						gm_u8_n_t pad2b4[0x4];
  /* 0xfffffeb8 */ gm_u32_n_t DMA1_POINTER;
						gm_u8_n_t pad2bc[0x4];
  /* 0xfffffec0 */ gm_u32_n_t DMA2_POINTER;
						gm_u8_n_t pad2c4[0x4];
  /* 0xfffffec8 */ gm_u32_n_t DMA3_POINTER;
};
struct LANaiX_writable_specials {
  /* 0xfffffc00 */ gm_u32_n_t P0_RPL_CONFIG;
						gm_u8_n_t pad4[0x4];
  /* 0xfffffc08 */ gm_u32_n_t P0_RB;
						gm_u8_n_t padc[0xc];
  /* 0xfffffc18 */ gm_u32_n_t P0_A_RPL_CONFIG;
						gm_u8_n_t pad1c[0x4];
  /* 0xfffffc20 */ gm_u32_n_t P0_A_RB;
						gm_u8_n_t pad24[0x24];
  /* 0xfffffc48 */ gm_u32_n_t P0_SEND;
						gm_u8_n_t pad4c[0x7];
  /* 0xfffffc53 */ gm_u8_n_t P0_SEND_FREE_LIMIT;
						gm_u8_n_t pad54[0x7];
  /* 0xfffffc5b */ gm_u8_n_t P0_SEND_COUNT;
						gm_u8_n_t pad5c[0x7];
  /* 0xfffffc63 */ gm_u8_n_t P0_PAUSE_COUNT;
						gm_u8_n_t pad64[0x7];
  /* 0xfffffc6b */ gm_u8_n_t P0_SEND_CONTROL;
						gm_u8_n_t pad6c[0x4];
  /* 0xfffffc70 */ gm_u16_n_t PORT_ADDR;
						gm_u8_n_t pad72[0x6];
  /* 0xfffffc78 */ gm_u16_n_t PORT_DATA;
						gm_u8_n_t pad7a[0x6];
  /* 0xfffffc80 */ gm_u32_n_t P1_RPL_CONFIG;
						gm_u8_n_t pad84[0x4];
  /* 0xfffffc88 */ gm_u32_n_t P1_RB;
						gm_u8_n_t pad8c[0xc];
  /* 0xfffffc98 */ gm_u32_n_t P1_A_RPL_CONFIG;
						gm_u8_n_t pad9c[0x4];
  /* 0xfffffca0 */ gm_u32_n_t P1_A_RB;
						gm_u8_n_t pada4[0x1c];
  /* 0xfffffcc0 */ gm_u16_n_t P1_MEMORY_DROP;
						gm_u8_n_t padc2[0x6];
  /* 0xfffffcc8 */ gm_u32_n_t P1_SEND;
						gm_u8_n_t padcc[0x7];
  /* 0xfffffcd3 */ gm_u8_n_t P1_SEND_FREE_LIMIT;
						gm_u8_n_t padd4[0x7];
  /* 0xfffffcdb */ gm_u8_n_t P1_SEND_COUNT;
						gm_u8_n_t paddc[0x7];
  /* 0xfffffce3 */ gm_u8_n_t P1_PAUSE_COUNT;
						gm_u8_n_t pade4[0x7];
  /* 0xfffffceb */ gm_u8_n_t P1_SEND_CONTROL;
						gm_u8_n_t padec[0x4];
  /* 0xfffffcf0 */ gm_u32_n_t COPY;
						gm_u8_n_t padf4[0x6];
  /* 0xfffffcfa */ gm_u8_n_t COPY_ABORT;
						gm_u8_n_t padfb[0x7];
  /* 0xfffffd02 */ gm_u8_n_t CRC32_CONFIG;
						gm_u8_n_t pad103[0x5];
  /* 0xfffffd08 */ gm_u32_n_t CRC32;
						gm_u8_n_t pad10c[0x6];
  /* 0xfffffd12 */ gm_u8_n_t CRC32_BYTE;
						gm_u8_n_t pad113[0x5];
  /* 0xfffffd18 */ gm_u16_n_t CRC32_HALF;
						gm_u8_n_t pad11a[0x6];
  /* 0xfffffd20 */ gm_u32_n_t CRC32_WORD;
						gm_u8_n_t pad124[0x4];
  /* 0xfffffd28 */ gm_u32_n_t CPUC;
						gm_u8_n_t pad12c[0x4];
  /* 0xfffffd30 */ gm_s32_n_t RTC;
						gm_u8_n_t pad134[0x4];
  /* 0xfffffd38 */ gm_u32_n_t IT0;
						gm_u8_n_t pad13c[0x4];
  /* 0xfffffd40 */ gm_u32_n_t IT1;
						gm_u8_n_t pad144[0x4];
  /* 0xfffffd48 */ gm_u32_n_t IT2;
						gm_u8_n_t pad14c[0x4];
  /* 0xfffffd50 */ gm_u8_n_t LED;
						gm_u8_n_t pad151[0x7];
  /* 0xfffffd58 */ gm_u8_n_t MDI;
						gm_u8_n_t pad159[0x7];
  /* 0xfffffd60 */ gm_u32_n_t SYNC;
						gm_u8_n_t pad164[0x4];
  /* 0xfffffd68 */ gm_u32_n_t PLL;
						gm_u8_n_t pad16c[0x4];
  /* 0xfffffd70 */ gm_u32_n_t DISPATCH_STATE;
						gm_u8_n_t pad174[0x4];
  /* 0xfffffd78 */ gm_u32_n_t DISPATCH_ISR_ON;
						gm_u8_n_t pad17c[0x4];
  /* 0xfffffd80 */ gm_u32_n_t DISPATCH_ISR_OFF;
						gm_u8_n_t pad184[0x4];
  /* 0xfffffd88 */ gm_u32_n_t DISPATCH_STATE_ON;
						gm_u8_n_t pad18c[0x4];
  /* 0xfffffd90 */ gm_u32_n_t DISPATCH_STATE_OFF;
						gm_u8_n_t pad194[0x4];
  /* 0xfffffd98 */ gm_u32_n_t DISPATCH_CONFIG;
						gm_u8_n_t pad19c[0x4];
  /* 0xfffffda0 */ gm_u8_n_t ARBITER_SLOT;
						gm_u8_n_t pad1a1[0x7];
  /* 0xfffffda8 */ gm_u8_n_t ARBITER_CODE;
						gm_u8_n_t pad1a9[0x7];
  /* 0xfffffdb0 */ gm_u32_n_t MP_LOWER;
						gm_u8_n_t pad1b4[0x4];
  /* 0xfffffdb8 */ gm_u32_n_t MP_UPPER;
						gm_u8_n_t pad1bc[0x4];
  /* 0xfffffdc0 */ gm_u32_n_t JTAG_MASTER;
						gm_u8_n_t pad1c4[0x1c];
  /* 0xfffffde0 */ gm_u32_n_t AISR_OFF;
						gm_u8_n_t pad1e4[0x4];
  /* 0xfffffde8 */ gm_u32_n_t AISR_ON;
						gm_u8_n_t pad1ec[0x4];
  /* 0xfffffdf0 */ gm_u32_n_t AISR;
						gm_u8_n_t pad1f4[0x4];
  /* 0xfffffdf8 */ gm_u32_n_t ISR;
						gm_u8_n_t pad1fc[0x84];
  /* 0xfffffe80 */ gm_u32_n_t DMA_CONFIG;
						gm_u8_n_t pad284[0x6];
  /* 0xfffffe8a */ gm_u16_n_t PCI_CLOCK;
						gm_u8_n_t pad28c[0x4];
  /* 0xfffffe90 */ gm_u8_n_t DMA0_COUNT;
						gm_u8_n_t pad291[0x8];
  /* 0xfffffe99 */ gm_u8_n_t DMA1_COUNT;
						gm_u8_n_t pad29a[0x8];
  /* 0xfffffea2 */ gm_u8_n_t DMA2_COUNT;
						gm_u8_n_t pad2a3[0x8];
  /* 0xfffffeab */ gm_u8_n_t DMA3_COUNT;
						gm_u8_n_t pad2ac[0x4];
  /* 0xfffffeb0 */ gm_u32_n_t DMA0_POINTER;
						gm_u8_n_t pad2b4[0x4];
  /* 0xfffffeb8 */ gm_u32_n_t DMA1_POINTER;
						gm_u8_n_t pad2bc[0x4];
  /* 0xfffffec0 */ gm_u32_n_t DMA2_POINTER;
						gm_u8_n_t pad2c4[0x4];
  /* 0xfffffec8 */ gm_u32_n_t DMA3_POINTER;
};
