Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Fri Mar 23 20:56:48 2018
| Host         : DESKTOP-6T2CTD3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.518        0.000                      0                 3099        0.057        0.000                      0                 3099        4.020        0.000                       0                  1491  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.518        0.000                      0                 3099        0.057        0.000                      0                 3099        4.020        0.000                       0                  1491  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.518ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.518ns  (required time - arrival time)
  Source:                 design_1_i/pid_regulator_0/inst/pid_regulator_faddfsub_32ns_32ns_32_5_full_dsp_U0/pid_regulator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pid_regulator_0/inst/pid_regulator_faddfsub_32ns_32ns_32_5_full_dsp_U0/pid_regulator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/INMODE[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 0.642ns (22.615%)  route 2.197ns (77.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.924ns = ( 12.924 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        1.842     3.136    design_1_i/pid_regulator_0/inst/pid_regulator_faddfsub_32ns_32ns_32_5_full_dsp_U0/pid_regulator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X34Y110        FDRE                                         r  design_1_i/pid_regulator_0/inst/pid_regulator_faddfsub_32ns_32ns_32_5_full_dsp_U0/pid_regulator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y110        FDRE (Prop_fdre_C_Q)         0.518     3.654 r  design_1_i/pid_regulator_0/inst/pid_regulator_faddfsub_32ns_32ns_32_5_full_dsp_U0/pid_regulator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=19, routed)          1.491     5.145    design_1_i/pid_regulator_0/inst/pid_regulator_faddfsub_32ns_32ns_32_5_full_dsp_U0/pid_regulator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_0_[3]
    SLICE_X37Y102        LUT6 (Prop_lut6_I3_O)        0.124     5.269 r  design_1_i/pid_regulator_0/inst/pid_regulator_faddfsub_32ns_32ns_32_5_full_dsp_U0/pid_regulator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/DSP_i_64/O
                         net (fo=2, routed)           0.706     5.975    design_1_i/pid_regulator_0/inst/pid_regulator_faddfsub_32ns_32ns_32_5_full_dsp_U0/pid_regulator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X2Y40          DSP48E1                                      r  design_1_i/pid_regulator_0/inst/pid_regulator_faddfsub_32ns_32ns_32_5_full_dsp_U0/pid_regulator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/INMODE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        1.745    12.924    design_1_i/pid_regulator_0/inst/pid_regulator_faddfsub_32ns_32ns_32_5_full_dsp_U0/pid_regulator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X2Y40          DSP48E1                                      r  design_1_i/pid_regulator_0/inst/pid_regulator_faddfsub_32ns_32ns_32_5_full_dsp_U0/pid_regulator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.280    13.204    
                         clock uncertainty           -0.154    13.049    
    DSP48_X2Y40          DSP48E1 (Setup_dsp48e1_CLK_INMODE[2])
                                                     -5.557     7.492    design_1_i/pid_regulator_0/inst/pid_regulator_faddfsub_32ns_32ns_32_5_full_dsp_U0/pid_regulator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          7.492    
                         arrival time                          -5.975    
  -------------------------------------------------------------------
                         slack                                  1.518    

Slack (MET) :             1.652ns  (required time - arrival time)
  Source:                 design_1_i/pid_regulator_0/inst/pid_regulator_faddfsub_32ns_32ns_32_5_full_dsp_U0/pid_regulator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pid_regulator_0/inst/pid_regulator_faddfsub_32ns_32ns_32_5_full_dsp_U0/pid_regulator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/INMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.705ns  (logic 0.642ns (23.738%)  route 2.063ns (76.262%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.924ns = ( 12.924 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        1.842     3.136    design_1_i/pid_regulator_0/inst/pid_regulator_faddfsub_32ns_32ns_32_5_full_dsp_U0/pid_regulator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X34Y110        FDRE                                         r  design_1_i/pid_regulator_0/inst/pid_regulator_faddfsub_32ns_32ns_32_5_full_dsp_U0/pid_regulator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y110        FDRE (Prop_fdre_C_Q)         0.518     3.654 r  design_1_i/pid_regulator_0/inst/pid_regulator_faddfsub_32ns_32ns_32_5_full_dsp_U0/pid_regulator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=19, routed)          1.491     5.145    design_1_i/pid_regulator_0/inst/pid_regulator_faddfsub_32ns_32ns_32_5_full_dsp_U0/pid_regulator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_0_[3]
    SLICE_X37Y102        LUT6 (Prop_lut6_I3_O)        0.124     5.269 r  design_1_i/pid_regulator_0/inst/pid_regulator_faddfsub_32ns_32ns_32_5_full_dsp_U0/pid_regulator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/DSP_i_64/O
                         net (fo=2, routed)           0.572     5.841    design_1_i/pid_regulator_0/inst/pid_regulator_faddfsub_32ns_32ns_32_5_full_dsp_U0/pid_regulator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X2Y40          DSP48E1                                      r  design_1_i/pid_regulator_0/inst/pid_regulator_faddfsub_32ns_32ns_32_5_full_dsp_U0/pid_regulator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/INMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        1.745    12.924    design_1_i/pid_regulator_0/inst/pid_regulator_faddfsub_32ns_32ns_32_5_full_dsp_U0/pid_regulator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X2Y40          DSP48E1                                      r  design_1_i/pid_regulator_0/inst/pid_regulator_faddfsub_32ns_32ns_32_5_full_dsp_U0/pid_regulator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.280    13.204    
                         clock uncertainty           -0.154    13.049    
    DSP48_X2Y40          DSP48E1 (Setup_dsp48e1_CLK_INMODE[1])
                                                     -5.557     7.492    design_1_i/pid_regulator_0/inst/pid_regulator_faddfsub_32ns_32ns_32_5_full_dsp_U0/pid_regulator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          7.492    
                         arrival time                          -5.841    
  -------------------------------------------------------------------
                         slack                                  1.652    

Slack (MET) :             1.699ns  (required time - arrival time)
  Source:                 design_1_i/pid_regulator_0/inst/ap_CS_fsm_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pid_regulator_0/inst/tmp_6_reg_96_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.366ns  (logic 2.068ns (28.077%)  route 5.298ns (71.923%))
  Logic Levels:           10  (CARRY4=4 LUT2=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.134ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        1.840     3.134    design_1_i/pid_regulator_0/inst/ap_clk
    SLICE_X40Y111        FDRE                                         r  design_1_i/pid_regulator_0/inst/ap_CS_fsm_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y111        FDRE (Prop_fdre_C_Q)         0.456     3.590 r  design_1_i/pid_regulator_0/inst/ap_CS_fsm_reg[19]/Q
                         net (fo=41, routed)          1.357     4.947    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U3/pid_regulator_ap_fcmp_0_no_dsp_32_u/ap_CS_fsm_reg[20][1]
    SLICE_X38Y102        LUT4 (Prop_lut4_I2_O)        0.124     5.071 f  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U3/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0_i_32/O
                         net (fo=7, routed)           0.987     6.059    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/s_axis_a_tdata[0]
    SLICE_X44Y105        LUT2 (Prop_lut2_I0_O)        0.124     6.183 r  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__5/O
                         net (fo=1, routed)           0.000     6.183    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/ADD_MANT_GEN[0].lut_op_reg
    SLICE_X44Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.715 r  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.715    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.829 r  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.829    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.943 r  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.943    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.623     7.680    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/p_0_out
    SLICE_X43Y107        LUT2 (Prop_lut2_I0_O)        0.124     7.804 r  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.502     8.306    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0_i_1_n_0
    SLICE_X42Y107        LUT2 (Prop_lut2_I0_O)        0.124     8.430 r  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0/O
                         net (fo=6, routed)           0.483     8.913    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/m_axis_result_tdata[0]
    SLICE_X39Y108        LUT4 (Prop_lut4_I0_O)        0.124     9.037 r  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/tmp_6_reg_96[30]_i_3/O
                         net (fo=4, routed)           0.463     9.500    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/tmp_6_reg_96_reg[30]
    SLICE_X39Y108        LUT5 (Prop_lut5_I1_O)        0.118     9.618 r  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/tmp_6_reg_96[30]_i_1/O
                         net (fo=31, routed)          0.882    10.500    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2_n_10
    SLICE_X36Y103        FDRE                                         r  design_1_i/pid_regulator_0/inst/tmp_6_reg_96_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        1.653    12.832    design_1_i/pid_regulator_0/inst/ap_clk
    SLICE_X36Y103        FDRE                                         r  design_1_i/pid_regulator_0/inst/tmp_6_reg_96_reg[7]/C
                         clock pessimism              0.247    13.079    
                         clock uncertainty           -0.154    12.925    
    SLICE_X36Y103        FDRE (Setup_fdre_C_R)       -0.726    12.199    design_1_i/pid_regulator_0/inst/tmp_6_reg_96_reg[7]
  -------------------------------------------------------------------
                         required time                         12.199    
                         arrival time                         -10.500    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.724ns  (required time - arrival time)
  Source:                 design_1_i/pid_regulator_0/inst/pid_regulator_faddfsub_32ns_32ns_32_5_full_dsp_U0/pid_regulator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pid_regulator_0/inst/pid_regulator_faddfsub_32ns_32ns_32_5_full_dsp_U0/pid_regulator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 0.773ns (28.502%)  route 1.939ns (71.498%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.924ns = ( 12.924 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        1.845     3.139    design_1_i/pid_regulator_0/inst/pid_regulator_faddfsub_32ns_32ns_32_5_full_dsp_U0/pid_regulator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/aclk
    SLICE_X34Y102        FDRE                                         r  design_1_i/pid_regulator_0/inst/pid_regulator_faddfsub_32ns_32ns_32_5_full_dsp_U0/pid_regulator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y102        FDRE (Prop_fdre_C_Q)         0.478     3.617 r  design_1_i/pid_regulator_0/inst/pid_regulator_faddfsub_32ns_32ns_32_5_full_dsp_U0/pid_regulator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=3, routed)           1.206     4.823    design_1_i/pid_regulator_0/inst/pid_regulator_faddfsub_32ns_32ns_32_5_full_dsp_U0/pid_regulator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/Q[8]
    SLICE_X36Y100        LUT3 (Prop_lut3_I0_O)        0.295     5.118 r  design_1_i/pid_regulator_0/inst/pid_regulator_faddfsub_32ns_32ns_32_5_full_dsp_U0/pid_regulator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_32/O
                         net (fo=1, routed)           0.733     5.851    design_1_i/pid_regulator_0/inst/pid_regulator_faddfsub_32ns_32ns_32_5_full_dsp_U0/pid_regulator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[22][8]
    DSP48_X2Y40          DSP48E1                                      r  design_1_i/pid_regulator_0/inst/pid_regulator_faddfsub_32ns_32ns_32_5_full_dsp_U0/pid_regulator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        1.745    12.924    design_1_i/pid_regulator_0/inst/pid_regulator_faddfsub_32ns_32ns_32_5_full_dsp_U0/pid_regulator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X2Y40          DSP48E1                                      r  design_1_i/pid_regulator_0/inst/pid_regulator_faddfsub_32ns_32ns_32_5_full_dsp_U0/pid_regulator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.280    13.204    
                         clock uncertainty           -0.154    13.049    
    DSP48_X2Y40          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -5.474     7.575    design_1_i/pid_regulator_0/inst/pid_regulator_faddfsub_32ns_32ns_32_5_full_dsp_U0/pid_regulator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          7.575    
                         arrival time                          -5.851    
  -------------------------------------------------------------------
                         slack                                  1.724    

Slack (MET) :             1.726ns  (required time - arrival time)
  Source:                 design_1_i/pid_regulator_0/inst/pid_regulator_faddfsub_32ns_32ns_32_5_full_dsp_U0/pid_regulator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pid_regulator_0/inst/pid_regulator_faddfsub_32ns_32ns_32_5_full_dsp_U0/pid_regulator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.580ns (21.649%)  route 2.099ns (78.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.924ns = ( 12.924 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        1.843     3.137    design_1_i/pid_regulator_0/inst/pid_regulator_faddfsub_32ns_32ns_32_5_full_dsp_U0/pid_regulator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X33Y107        FDRE                                         r  design_1_i/pid_regulator_0/inst/pid_regulator_faddfsub_32ns_32ns_32_5_full_dsp_U0/pid_regulator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y107        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  design_1_i/pid_regulator_0/inst/pid_regulator_faddfsub_32ns_32ns_32_5_full_dsp_U0/pid_regulator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.711     5.304    design_1_i/pid_regulator_0/inst/pid_regulator_faddfsub_32ns_32ns_32_5_full_dsp_U0/pid_regulator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X34Y100        LUT3 (Prop_lut3_I1_O)        0.124     5.428 r  design_1_i/pid_regulator_0/inst/pid_regulator_faddfsub_32ns_32ns_32_5_full_dsp_U0/pid_regulator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_35/O
                         net (fo=1, routed)           0.388     5.816    design_1_i/pid_regulator_0/inst/pid_regulator_faddfsub_32ns_32ns_32_5_full_dsp_U0/pid_regulator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[22][5]
    DSP48_X2Y40          DSP48E1                                      r  design_1_i/pid_regulator_0/inst/pid_regulator_faddfsub_32ns_32ns_32_5_full_dsp_U0/pid_regulator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        1.745    12.924    design_1_i/pid_regulator_0/inst/pid_regulator_faddfsub_32ns_32ns_32_5_full_dsp_U0/pid_regulator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X2Y40          DSP48E1                                      r  design_1_i/pid_regulator_0/inst/pid_regulator_faddfsub_32ns_32ns_32_5_full_dsp_U0/pid_regulator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.247    13.171    
                         clock uncertainty           -0.154    13.016    
    DSP48_X2Y40          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -5.474     7.542    design_1_i/pid_regulator_0/inst/pid_regulator_faddfsub_32ns_32ns_32_5_full_dsp_U0/pid_regulator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          7.542    
                         arrival time                          -5.816    
  -------------------------------------------------------------------
                         slack                                  1.726    

Slack (MET) :             1.802ns  (required time - arrival time)
  Source:                 design_1_i/pid_regulator_0/inst/ap_CS_fsm_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pid_regulator_0/inst/tmp_6_reg_96_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 2.068ns (28.469%)  route 5.196ns (71.531%))
  Logic Levels:           10  (CARRY4=4 LUT2=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.134ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        1.840     3.134    design_1_i/pid_regulator_0/inst/ap_clk
    SLICE_X40Y111        FDRE                                         r  design_1_i/pid_regulator_0/inst/ap_CS_fsm_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y111        FDRE (Prop_fdre_C_Q)         0.456     3.590 r  design_1_i/pid_regulator_0/inst/ap_CS_fsm_reg[19]/Q
                         net (fo=41, routed)          1.357     4.947    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U3/pid_regulator_ap_fcmp_0_no_dsp_32_u/ap_CS_fsm_reg[20][1]
    SLICE_X38Y102        LUT4 (Prop_lut4_I2_O)        0.124     5.071 f  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U3/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0_i_32/O
                         net (fo=7, routed)           0.987     6.059    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/s_axis_a_tdata[0]
    SLICE_X44Y105        LUT2 (Prop_lut2_I0_O)        0.124     6.183 r  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__5/O
                         net (fo=1, routed)           0.000     6.183    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/ADD_MANT_GEN[0].lut_op_reg
    SLICE_X44Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.715 r  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.715    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.829 r  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.829    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.943 r  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.943    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.623     7.680    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/p_0_out
    SLICE_X43Y107        LUT2 (Prop_lut2_I0_O)        0.124     7.804 r  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.502     8.306    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0_i_1_n_0
    SLICE_X42Y107        LUT2 (Prop_lut2_I0_O)        0.124     8.430 r  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0/O
                         net (fo=6, routed)           0.483     8.913    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/m_axis_result_tdata[0]
    SLICE_X39Y108        LUT4 (Prop_lut4_I0_O)        0.124     9.037 r  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/tmp_6_reg_96[30]_i_3/O
                         net (fo=4, routed)           0.463     9.500    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/tmp_6_reg_96_reg[30]
    SLICE_X39Y108        LUT5 (Prop_lut5_I1_O)        0.118     9.618 r  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/tmp_6_reg_96[30]_i_1/O
                         net (fo=31, routed)          0.780    10.398    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2_n_10
    SLICE_X36Y102        FDRE                                         r  design_1_i/pid_regulator_0/inst/tmp_6_reg_96_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        1.654    12.833    design_1_i/pid_regulator_0/inst/ap_clk
    SLICE_X36Y102        FDRE                                         r  design_1_i/pid_regulator_0/inst/tmp_6_reg_96_reg[0]/C
                         clock pessimism              0.247    13.080    
                         clock uncertainty           -0.154    12.926    
    SLICE_X36Y102        FDRE (Setup_fdre_C_R)       -0.726    12.200    design_1_i/pid_regulator_0/inst/tmp_6_reg_96_reg[0]
  -------------------------------------------------------------------
                         required time                         12.200    
                         arrival time                         -10.398    
  -------------------------------------------------------------------
                         slack                                  1.802    

Slack (MET) :             1.802ns  (required time - arrival time)
  Source:                 design_1_i/pid_regulator_0/inst/ap_CS_fsm_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pid_regulator_0/inst/tmp_6_reg_96_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 2.068ns (28.469%)  route 5.196ns (71.531%))
  Logic Levels:           10  (CARRY4=4 LUT2=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.134ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        1.840     3.134    design_1_i/pid_regulator_0/inst/ap_clk
    SLICE_X40Y111        FDRE                                         r  design_1_i/pid_regulator_0/inst/ap_CS_fsm_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y111        FDRE (Prop_fdre_C_Q)         0.456     3.590 r  design_1_i/pid_regulator_0/inst/ap_CS_fsm_reg[19]/Q
                         net (fo=41, routed)          1.357     4.947    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U3/pid_regulator_ap_fcmp_0_no_dsp_32_u/ap_CS_fsm_reg[20][1]
    SLICE_X38Y102        LUT4 (Prop_lut4_I2_O)        0.124     5.071 f  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U3/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0_i_32/O
                         net (fo=7, routed)           0.987     6.059    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/s_axis_a_tdata[0]
    SLICE_X44Y105        LUT2 (Prop_lut2_I0_O)        0.124     6.183 r  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__5/O
                         net (fo=1, routed)           0.000     6.183    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/ADD_MANT_GEN[0].lut_op_reg
    SLICE_X44Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.715 r  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.715    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.829 r  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.829    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.943 r  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.943    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.623     7.680    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/p_0_out
    SLICE_X43Y107        LUT2 (Prop_lut2_I0_O)        0.124     7.804 r  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.502     8.306    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0_i_1_n_0
    SLICE_X42Y107        LUT2 (Prop_lut2_I0_O)        0.124     8.430 r  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0/O
                         net (fo=6, routed)           0.483     8.913    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/m_axis_result_tdata[0]
    SLICE_X39Y108        LUT4 (Prop_lut4_I0_O)        0.124     9.037 r  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/tmp_6_reg_96[30]_i_3/O
                         net (fo=4, routed)           0.463     9.500    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/tmp_6_reg_96_reg[30]
    SLICE_X39Y108        LUT5 (Prop_lut5_I1_O)        0.118     9.618 r  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/tmp_6_reg_96[30]_i_1/O
                         net (fo=31, routed)          0.780    10.398    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2_n_10
    SLICE_X36Y102        FDRE                                         r  design_1_i/pid_regulator_0/inst/tmp_6_reg_96_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        1.654    12.833    design_1_i/pid_regulator_0/inst/ap_clk
    SLICE_X36Y102        FDRE                                         r  design_1_i/pid_regulator_0/inst/tmp_6_reg_96_reg[12]/C
                         clock pessimism              0.247    13.080    
                         clock uncertainty           -0.154    12.926    
    SLICE_X36Y102        FDRE (Setup_fdre_C_R)       -0.726    12.200    design_1_i/pid_regulator_0/inst/tmp_6_reg_96_reg[12]
  -------------------------------------------------------------------
                         required time                         12.200    
                         arrival time                         -10.398    
  -------------------------------------------------------------------
                         slack                                  1.802    

Slack (MET) :             1.802ns  (required time - arrival time)
  Source:                 design_1_i/pid_regulator_0/inst/ap_CS_fsm_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pid_regulator_0/inst/tmp_6_reg_96_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 2.068ns (28.469%)  route 5.196ns (71.531%))
  Logic Levels:           10  (CARRY4=4 LUT2=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.134ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        1.840     3.134    design_1_i/pid_regulator_0/inst/ap_clk
    SLICE_X40Y111        FDRE                                         r  design_1_i/pid_regulator_0/inst/ap_CS_fsm_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y111        FDRE (Prop_fdre_C_Q)         0.456     3.590 r  design_1_i/pid_regulator_0/inst/ap_CS_fsm_reg[19]/Q
                         net (fo=41, routed)          1.357     4.947    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U3/pid_regulator_ap_fcmp_0_no_dsp_32_u/ap_CS_fsm_reg[20][1]
    SLICE_X38Y102        LUT4 (Prop_lut4_I2_O)        0.124     5.071 f  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U3/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0_i_32/O
                         net (fo=7, routed)           0.987     6.059    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/s_axis_a_tdata[0]
    SLICE_X44Y105        LUT2 (Prop_lut2_I0_O)        0.124     6.183 r  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__5/O
                         net (fo=1, routed)           0.000     6.183    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/ADD_MANT_GEN[0].lut_op_reg
    SLICE_X44Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.715 r  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.715    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.829 r  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.829    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.943 r  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.943    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.623     7.680    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/p_0_out
    SLICE_X43Y107        LUT2 (Prop_lut2_I0_O)        0.124     7.804 r  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.502     8.306    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0_i_1_n_0
    SLICE_X42Y107        LUT2 (Prop_lut2_I0_O)        0.124     8.430 r  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0/O
                         net (fo=6, routed)           0.483     8.913    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/m_axis_result_tdata[0]
    SLICE_X39Y108        LUT4 (Prop_lut4_I0_O)        0.124     9.037 r  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/tmp_6_reg_96[30]_i_3/O
                         net (fo=4, routed)           0.463     9.500    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/tmp_6_reg_96_reg[30]
    SLICE_X39Y108        LUT5 (Prop_lut5_I1_O)        0.118     9.618 r  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/tmp_6_reg_96[30]_i_1/O
                         net (fo=31, routed)          0.780    10.398    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2_n_10
    SLICE_X36Y102        FDRE                                         r  design_1_i/pid_regulator_0/inst/tmp_6_reg_96_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        1.654    12.833    design_1_i/pid_regulator_0/inst/ap_clk
    SLICE_X36Y102        FDRE                                         r  design_1_i/pid_regulator_0/inst/tmp_6_reg_96_reg[1]/C
                         clock pessimism              0.247    13.080    
                         clock uncertainty           -0.154    12.926    
    SLICE_X36Y102        FDRE (Setup_fdre_C_R)       -0.726    12.200    design_1_i/pid_regulator_0/inst/tmp_6_reg_96_reg[1]
  -------------------------------------------------------------------
                         required time                         12.200    
                         arrival time                         -10.398    
  -------------------------------------------------------------------
                         slack                                  1.802    

Slack (MET) :             1.802ns  (required time - arrival time)
  Source:                 design_1_i/pid_regulator_0/inst/ap_CS_fsm_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pid_regulator_0/inst/tmp_6_reg_96_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 2.068ns (28.469%)  route 5.196ns (71.531%))
  Logic Levels:           10  (CARRY4=4 LUT2=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.134ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        1.840     3.134    design_1_i/pid_regulator_0/inst/ap_clk
    SLICE_X40Y111        FDRE                                         r  design_1_i/pid_regulator_0/inst/ap_CS_fsm_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y111        FDRE (Prop_fdre_C_Q)         0.456     3.590 r  design_1_i/pid_regulator_0/inst/ap_CS_fsm_reg[19]/Q
                         net (fo=41, routed)          1.357     4.947    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U3/pid_regulator_ap_fcmp_0_no_dsp_32_u/ap_CS_fsm_reg[20][1]
    SLICE_X38Y102        LUT4 (Prop_lut4_I2_O)        0.124     5.071 f  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U3/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0_i_32/O
                         net (fo=7, routed)           0.987     6.059    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/s_axis_a_tdata[0]
    SLICE_X44Y105        LUT2 (Prop_lut2_I0_O)        0.124     6.183 r  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__5/O
                         net (fo=1, routed)           0.000     6.183    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/ADD_MANT_GEN[0].lut_op_reg
    SLICE_X44Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.715 r  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.715    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.829 r  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.829    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.943 r  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.943    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.623     7.680    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/p_0_out
    SLICE_X43Y107        LUT2 (Prop_lut2_I0_O)        0.124     7.804 r  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.502     8.306    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0_i_1_n_0
    SLICE_X42Y107        LUT2 (Prop_lut2_I0_O)        0.124     8.430 r  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0/O
                         net (fo=6, routed)           0.483     8.913    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/m_axis_result_tdata[0]
    SLICE_X39Y108        LUT4 (Prop_lut4_I0_O)        0.124     9.037 r  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/tmp_6_reg_96[30]_i_3/O
                         net (fo=4, routed)           0.463     9.500    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/tmp_6_reg_96_reg[30]
    SLICE_X39Y108        LUT5 (Prop_lut5_I1_O)        0.118     9.618 r  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/tmp_6_reg_96[30]_i_1/O
                         net (fo=31, routed)          0.780    10.398    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2_n_10
    SLICE_X36Y102        FDRE                                         r  design_1_i/pid_regulator_0/inst/tmp_6_reg_96_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        1.654    12.833    design_1_i/pid_regulator_0/inst/ap_clk
    SLICE_X36Y102        FDRE                                         r  design_1_i/pid_regulator_0/inst/tmp_6_reg_96_reg[5]/C
                         clock pessimism              0.247    13.080    
                         clock uncertainty           -0.154    12.926    
    SLICE_X36Y102        FDRE (Setup_fdre_C_R)       -0.726    12.200    design_1_i/pid_regulator_0/inst/tmp_6_reg_96_reg[5]
  -------------------------------------------------------------------
                         required time                         12.200    
                         arrival time                         -10.398    
  -------------------------------------------------------------------
                         slack                                  1.802    

Slack (MET) :             1.860ns  (required time - arrival time)
  Source:                 design_1_i/pid_regulator_0/inst/ap_CS_fsm_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pid_regulator_0/inst/tmp_6_reg_96_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.205ns  (logic 2.068ns (28.701%)  route 5.137ns (71.299%))
  Logic Levels:           10  (CARRY4=4 LUT2=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.134ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        1.840     3.134    design_1_i/pid_regulator_0/inst/ap_clk
    SLICE_X40Y111        FDRE                                         r  design_1_i/pid_regulator_0/inst/ap_CS_fsm_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y111        FDRE (Prop_fdre_C_Q)         0.456     3.590 r  design_1_i/pid_regulator_0/inst/ap_CS_fsm_reg[19]/Q
                         net (fo=41, routed)          1.357     4.947    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U3/pid_regulator_ap_fcmp_0_no_dsp_32_u/ap_CS_fsm_reg[20][1]
    SLICE_X38Y102        LUT4 (Prop_lut4_I2_O)        0.124     5.071 f  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U3/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0_i_32/O
                         net (fo=7, routed)           0.987     6.059    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/s_axis_a_tdata[0]
    SLICE_X44Y105        LUT2 (Prop_lut2_I0_O)        0.124     6.183 r  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__5/O
                         net (fo=1, routed)           0.000     6.183    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/ADD_MANT_GEN[0].lut_op_reg
    SLICE_X44Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.715 r  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.715    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.829 r  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.829    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.943 r  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.943    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.623     7.680    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/p_0_out
    SLICE_X43Y107        LUT2 (Prop_lut2_I0_O)        0.124     7.804 r  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.502     8.306    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0_i_1_n_0
    SLICE_X42Y107        LUT2 (Prop_lut2_I0_O)        0.124     8.430 r  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0/O
                         net (fo=6, routed)           0.483     8.913    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/m_axis_result_tdata[0]
    SLICE_X39Y108        LUT4 (Prop_lut4_I0_O)        0.124     9.037 r  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/tmp_6_reg_96[30]_i_3/O
                         net (fo=4, routed)           0.463     9.500    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/tmp_6_reg_96_reg[30]
    SLICE_X39Y108        LUT5 (Prop_lut5_I1_O)        0.118     9.618 r  design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2/pid_regulator_ap_fcmp_0_no_dsp_32_u/tmp_6_reg_96[30]_i_1/O
                         net (fo=31, routed)          0.721    10.339    design_1_i/pid_regulator_0/inst/pid_regulator_fcmp_32ns_32ns_1_1_U2_n_10
    SLICE_X36Y105        FDRE                                         r  design_1_i/pid_regulator_0/inst/tmp_6_reg_96_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        1.653    12.832    design_1_i/pid_regulator_0/inst/ap_clk
    SLICE_X36Y105        FDRE                                         r  design_1_i/pid_regulator_0/inst/tmp_6_reg_96_reg[17]/C
                         clock pessimism              0.247    13.079    
                         clock uncertainty           -0.154    12.925    
    SLICE_X36Y105        FDRE (Setup_fdre_C_R)       -0.726    12.199    design_1_i/pid_regulator_0/inst/tmp_6_reg_96_reg[17]
  -------------------------------------------------------------------
                         required time                         12.199    
                         arrival time                         -10.339    
  -------------------------------------------------------------------
                         slack                                  1.860    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.391%)  route 0.281ns (66.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        0.657     0.993    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y107        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y107        FDRE (Prop_fdre_C_Q)         0.141     1.134 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/Q
                         net (fo=1, routed)           0.281     1.415    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X26Y98         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        0.844     1.210    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y98         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.358    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        0.559     0.895    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y98         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.115     1.151    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X34Y96         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        0.825     1.191    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y96         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.281     0.910    
    SLICE_X34Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.093    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/pid_regulator_0/inst/pid_regulator_AXILiteS_s_axi_U/int_Fdb_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pid_regulator_0/inst/pid_regulator_AXILiteS_s_axi_U/rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.226ns (64.111%)  route 0.127ns (35.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        0.659     0.995    design_1_i/pid_regulator_0/inst/pid_regulator_AXILiteS_s_axi_U/ap_clk
    SLICE_X29Y100        FDRE                                         r  design_1_i/pid_regulator_0/inst/pid_regulator_AXILiteS_s_axi_U/int_Fdb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  design_1_i/pid_regulator_0/inst/pid_regulator_AXILiteS_s_axi_U/int_Fdb_reg[7]/Q
                         net (fo=3, routed)           0.127     1.250    design_1_i/pid_regulator_0/inst/pid_regulator_AXILiteS_s_axi_U/Fdb[7]
    SLICE_X31Y99         LUT6 (Prop_lut6_I4_O)        0.098     1.348 r  design_1_i/pid_regulator_0/inst/pid_regulator_AXILiteS_s_axi_U/rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     1.348    design_1_i/pid_regulator_0/inst/pid_regulator_AXILiteS_s_axi_U/rdata[7]
    SLICE_X31Y99         FDRE                                         r  design_1_i/pid_regulator_0/inst/pid_regulator_AXILiteS_s_axi_U/rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        0.845     1.211    design_1_i/pid_regulator_0/inst/pid_regulator_AXILiteS_s_axi_U/ap_clk
    SLICE_X31Y99         FDRE                                         r  design_1_i/pid_regulator_0/inst/pid_regulator_AXILiteS_s_axi_U/rdata_reg[7]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.092     1.268    design_1_i/pid_regulator_0/inst/pid_regulator_AXILiteS_s_axi_U/rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/pid_regulator_0/inst/reg_184_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pid_regulator_0/inst/pid_regulator_fmul_32ns_32ns_32_4_max_dsp_U1/din0_buf1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.209ns (36.606%)  route 0.362ns (63.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        0.557     0.893    design_1_i/pid_regulator_0/inst/ap_clk
    SLICE_X38Y99         FDRE                                         r  design_1_i/pid_regulator_0/inst/reg_184_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/pid_regulator_0/inst/reg_184_reg[12]/Q
                         net (fo=6, routed)           0.362     1.419    design_1_i/pid_regulator_0/inst/pid_regulator_fmul_32ns_32ns_32_4_max_dsp_U1/reg_184_reg[31][12]
    SLICE_X36Y101        LUT6 (Prop_lut6_I2_O)        0.045     1.464 r  design_1_i/pid_regulator_0/inst/pid_regulator_fmul_32ns_32ns_32_4_max_dsp_U1/din0_buf1[12]_i_1/O
                         net (fo=1, routed)           0.000     1.464    design_1_i/pid_regulator_0/inst/pid_regulator_fmul_32ns_32ns_32_4_max_dsp_U1/grp_fu_151_p0[12]
    SLICE_X36Y101        FDRE                                         r  design_1_i/pid_regulator_0/inst/pid_regulator_fmul_32ns_32ns_32_4_max_dsp_U1/din0_buf1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        0.911     1.277    design_1_i/pid_regulator_0/inst/pid_regulator_fmul_32ns_32ns_32_4_max_dsp_U1/ap_clk
    SLICE_X36Y101        FDRE                                         r  design_1_i/pid_regulator_0/inst/pid_regulator_fmul_32ns_32ns_32_4_max_dsp_U1/din0_buf1_reg[12]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X36Y101        FDRE (Hold_fdre_C_D)         0.121     1.363    design_1_i/pid_regulator_0/inst/pid_regulator_fmul_32ns_32ns_32_4_max_dsp_U1/din0_buf1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.844%)  route 0.264ns (65.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        0.658     0.994    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X28Y105        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y105        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.264     1.399    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X26Y98         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        0.844     1.210    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y98         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.290    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/pid_regulator_0/inst/pid_regulator_AXILiteS_s_axi_U/int_ap_return_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pid_regulator_0/inst/pid_regulator_AXILiteS_s_axi_U/rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        0.657     0.993    design_1_i/pid_regulator_0/inst/pid_regulator_AXILiteS_s_axi_U/ap_clk
    SLICE_X31Y109        FDRE                                         r  design_1_i/pid_regulator_0/inst/pid_regulator_AXILiteS_s_axi_U/int_ap_return_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        FDRE (Prop_fdre_C_Q)         0.141     1.134 r  design_1_i/pid_regulator_0/inst/pid_regulator_AXILiteS_s_axi_U/int_ap_return_reg[25]/Q
                         net (fo=1, routed)           0.056     1.190    design_1_i/pid_regulator_0/inst/pid_regulator_AXILiteS_s_axi_U/int_ap_return[25]
    SLICE_X30Y109        LUT5 (Prop_lut5_I3_O)        0.045     1.235 r  design_1_i/pid_regulator_0/inst/pid_regulator_AXILiteS_s_axi_U/rdata[25]_i_1/O
                         net (fo=1, routed)           0.000     1.235    design_1_i/pid_regulator_0/inst/pid_regulator_AXILiteS_s_axi_U/rdata[25]_i_1_n_0
    SLICE_X30Y109        FDRE                                         r  design_1_i/pid_regulator_0/inst/pid_regulator_AXILiteS_s_axi_U/rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        0.929     1.295    design_1_i/pid_regulator_0/inst/pid_regulator_AXILiteS_s_axi_U/ap_clk
    SLICE_X30Y109        FDRE                                         r  design_1_i/pid_regulator_0/inst/pid_regulator_AXILiteS_s_axi_U/rdata_reg[25]/C
                         clock pessimism             -0.289     1.006    
    SLICE_X30Y109        FDRE (Hold_fdre_C_D)         0.120     1.126    design_1_i/pid_regulator_0/inst/pid_regulator_AXILiteS_s_axi_U/rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/pid_regulator_0/inst/storemerge1_reg_592_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pid_regulator_0/inst/pid_regulator_AXILiteS_s_axi_U/int_ap_return_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.641%)  route 0.179ns (58.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        0.641     0.977    design_1_i/pid_regulator_0/inst/ap_clk
    SLICE_X33Y100        FDRE                                         r  design_1_i/pid_regulator_0/inst/storemerge1_reg_592_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.128     1.105 r  design_1_i/pid_regulator_0/inst/storemerge1_reg_592_reg[5]/Q
                         net (fo=1, routed)           0.179     1.284    design_1_i/pid_regulator_0/inst/pid_regulator_AXILiteS_s_axi_U/storemerge1_reg_592_reg[31][5]
    SLICE_X35Y99         FDRE                                         r  design_1_i/pid_regulator_0/inst/pid_regulator_AXILiteS_s_axi_U/int_ap_return_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        0.826     1.192    design_1_i/pid_regulator_0/inst/pid_regulator_AXILiteS_s_axi_U/ap_clk
    SLICE_X35Y99         FDRE                                         r  design_1_i/pid_regulator_0/inst/pid_regulator_AXILiteS_s_axi_U/int_ap_return_reg[5]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X35Y99         FDRE (Hold_fdre_C_D)         0.017     1.174    design_1_i/pid_regulator_0/inst/pid_regulator_AXILiteS_s_axi_U/int_ap_return_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.463%)  route 0.169ns (54.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        0.559     0.895    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y97         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.169     1.205    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X32Y94         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        0.825     1.191    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y94         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.281     0.910    
    SLICE_X32Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.093    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.281%)  route 0.114ns (44.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        0.559     0.895    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y97         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.114     1.150    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X34Y96         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        0.825     1.191    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y96         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X34Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.036    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/pid_regulator_0/inst/reg_184_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pid_regulator_0/inst/tmp_6_reg_96_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.128ns (27.699%)  route 0.334ns (72.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        0.557     0.893    design_1_i/pid_regulator_0/inst/ap_clk
    SLICE_X37Y98         FDRE                                         r  design_1_i/pid_regulator_0/inst/reg_184_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  design_1_i/pid_regulator_0/inst/reg_184_reg[21]/Q
                         net (fo=6, routed)           0.334     1.355    design_1_i/pid_regulator_0/inst/reg_184_reg_n_0_[21]
    SLICE_X36Y105        FDRE                                         r  design_1_i/pid_regulator_0/inst/tmp_6_reg_96_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        0.910     1.276    design_1_i/pid_regulator_0/inst/ap_clk
    SLICE_X36Y105        FDRE                                         r  design_1_i/pid_regulator_0/inst/tmp_6_reg_96_reg[21]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X36Y105        FDRE (Hold_fdre_C_D)        -0.001     1.240    design_1_i/pid_regulator_0/inst/tmp_6_reg_96_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.545         10.000      7.455      DSP48_X2Y36     design_1_i/pid_regulator_0/inst/pid_regulator_fmul_32ns_32ns_32_4_max_dsp_U1/pid_regulator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.545         10.000      7.455      DSP48_X2Y40     design_1_i/pid_regulator_0/inst/pid_regulator_faddfsub_32ns_32ns_32_5_full_dsp_U0/pid_regulator_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y98    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y98    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y98    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y98    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y98    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y106   design_1_i/pid_regulator_0/inst/reg_174_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y107   design_1_i/pid_regulator_0/inst/reg_174_reg[10]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y96    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y96    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y96    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y96    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y96    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y96    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y96    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y96    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK



