// Seed: 1427185753
module module_0 (
    output supply0 id_0,
    input supply0 id_1,
    input wor id_2
);
  tri id_4, id_5, id_6, id_7, id_8 = 1, id_9, id_10;
  id_11(
      id_2, 1
  );
  supply0 id_12 = 1;
  id_13(
      1 | 1
  );
  wire id_14;
  wire id_15;
  rnmos (id_13);
  assign module_1.type_9 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    output wand id_2,
    output tri id_3,
    input supply0 id_4,
    output tri0 id_5,
    output tri1 id_6,
    input uwire id_7
);
  assign id_5 = 1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_4
  );
  xnor primCall (id_5, id_4, id_0, id_1, id_7);
endmodule
