0.6
2018.3
Dec  7 2018
00:33:28
D:/Code/fpgaProjects/decoder/vivado_prj/decoder.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/Code/fpgaProjects/decoder/vivado_prj/decoder.srcs/sim_1/new/tb_decoder.v,1766406692,verilog,,,,tb_decoder,,,,,,,,
D:/Code/fpgaProjects/decoder/vivado_prj/decoder.srcs/sources_1/new/decoder.v,1766318869,verilog,,D:/Code/fpgaProjects/decoder/vivado_prj/decoder.srcs/sim_1/new/tb_decoder.v,,decoder,,,,,,,,
