Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date             : Sat Apr  1 17:29:55 2017
| Host             : nariman running 64-bit Ubuntu 16.04.1 LTS
| Command          : report_power -file SmartCamCtl_wrapper_power_routed.rpt -pb SmartCamCtl_wrapper_power_summary_routed.pb -rpx SmartCamCtl_wrapper_power_routed.rpx
| Design           : SmartCamCtl_wrapper
| Device           : xcku115-flva1517-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 48.397 |
| Dynamic (W)              | 44.836 |
| Device Static (W)        | 3.561  |
| Effective TJA (C/W)      | 1.1    |
| Max Ambient (C)          | 45.0   |
| Junction Temperature (C) | 80.0   |
| Confidence Level         | Low    |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| CLB Logic                |     8.751 |     4558 |       --- |             --- |
|   LUT as Logic           |     8.362 |     2240 |    663360 |            0.34 |
|   Register               |     0.273 |     1779 |   1326720 |            0.13 |
|   LUT as Distributed RAM |     0.098 |       10 |    293760 |           <0.01 |
|   CARRY8                 |     0.017 |       78 |     82920 |            0.09 |
|   F7/F8 Muxes            |     0.001 |        9 |    663360 |           <0.01 |
|   BUFG                   |    <0.001 |        1 |       192 |            0.52 |
|   Others                 |     0.000 |      119 |       --- |             --- |
| Signals                  |    24.320 |     4587 |       --- |             --- |
| Block RAM                |     9.114 |     57.5 |      2160 |            2.66 |
| I/O                      |     2.652 |      253 |       624 |           40.54 |
| Static Power             |     3.561 |          |           |                 |
| Total                    |    48.397 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+------------+-------------+-----------+-------------+------------+
| Vccint     |       0.950 |    46.526 |      44.108 |      2.418 |
| Vccaux     |       1.800 |     0.348 |       0.000 |      0.348 |
| Vccaux_io  |       1.800 |     0.353 |       0.188 |      0.165 |
| Vccint_io  |       0.950 |     1.398 |       1.217 |      0.181 |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18     |       1.800 |     0.643 |       0.643 |      0.000 |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccbram    |       0.950 |     0.422 |       0.296 |      0.126 |
| MGTAVcc    |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt    |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc     |       1.800 |     0.028 |       0.000 |      0.028 |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTYAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
+------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------+-----------+
| Name                               | Power (W) |
+------------------------------------+-----------+
| SmartCamCtl_wrapper                |    44.836 |
|   SmartCamCtl_inst                 |    41.257 |
|     uut                            |    40.158 |
|       SmartCamLookup               |    21.701 |
|         Cam_inst                   |     2.498 |
|         RamR1RW1_KeyValue_inst_0   |     4.948 |
|         RamR1RW1_KeyValue_inst_1   |     3.985 |
|         RamR1RW1_KeyValue_inst_2   |     4.203 |
|         RamR1RW1_KeyValue_inst_3   |     4.656 |
|         RamW1RW1_CamTimestamp_inst |     0.161 |
|         RamW1RW1_RamTimestamp_inst |     0.630 |
|       SmartCamUpdate               |    18.457 |
|         CamPtrBck_reg_r1_0_3_0_0   |     0.015 |
|         CamPtrBck_reg_r1_0_3_1_1   |     0.014 |
|         CamPtrBck_reg_r2_0_3_0_0   |     0.012 |
|         CamPtrBck_reg_r2_0_3_1_1   |     0.010 |
|         CamPtrFwd_reg_r1_0_3_0_0   |     0.015 |
|         CamPtrFwd_reg_r1_0_3_1_1   |     0.014 |
|         CamPtrFwd_reg_r2_0_3_0_0   |     0.016 |
|         CamPtrFwd_reg_r2_0_3_1_1   |     0.013 |
|         CamPtrFwd_reg_r3_0_3_0_0   |     0.014 |
|         CamPtrFwd_reg_r3_0_3_1_1   |     0.012 |
|         RndMod_3_inst              |     7.697 |
|           Rnd_inst                 |     0.269 |
|         RndMod_4_inst              |     0.159 |
|           Rnd_inst                 |     0.143 |
|   aclk_IBUF_inst                   |     0.015 |
|   aresetn_IBUF_inst                |     0.000 |
|   lup_req_din_IBUF[0]_inst         |     0.007 |
|   lup_req_din_IBUF[10]_inst        |     0.009 |
|   lup_req_din_IBUF[11]_inst        |     0.010 |
|   lup_req_din_IBUF[12]_inst        |     0.012 |
|   lup_req_din_IBUF[13]_inst        |     0.010 |
|   lup_req_din_IBUF[14]_inst        |     0.010 |
|   lup_req_din_IBUF[15]_inst        |     0.010 |
|   lup_req_din_IBUF[16]_inst        |     0.008 |
|   lup_req_din_IBUF[17]_inst        |     0.010 |
|   lup_req_din_IBUF[18]_inst        |     0.010 |
|   lup_req_din_IBUF[19]_inst        |     0.010 |
|   lup_req_din_IBUF[1]_inst         |     0.009 |
|   lup_req_din_IBUF[20]_inst        |     0.011 |
|   lup_req_din_IBUF[21]_inst        |     0.010 |
|   lup_req_din_IBUF[22]_inst        |     0.010 |
|   lup_req_din_IBUF[23]_inst        |     0.010 |
|   lup_req_din_IBUF[24]_inst        |     0.011 |
|   lup_req_din_IBUF[25]_inst        |     0.011 |
|   lup_req_din_IBUF[26]_inst        |     0.011 |
|   lup_req_din_IBUF[27]_inst        |     0.008 |
|   lup_req_din_IBUF[28]_inst        |     0.011 |
|   lup_req_din_IBUF[29]_inst        |     0.011 |
|   lup_req_din_IBUF[2]_inst         |     0.009 |
|   lup_req_din_IBUF[30]_inst        |     0.011 |
|   lup_req_din_IBUF[31]_inst        |     0.011 |
|   lup_req_din_IBUF[32]_inst        |     0.012 |
|   lup_req_din_IBUF[33]_inst        |     0.008 |
|   lup_req_din_IBUF[34]_inst        |     0.009 |
|   lup_req_din_IBUF[35]_inst        |     0.011 |
|   lup_req_din_IBUF[36]_inst        |     0.012 |
|   lup_req_din_IBUF[37]_inst        |     0.012 |
|   lup_req_din_IBUF[38]_inst        |     0.012 |
|   lup_req_din_IBUF[39]_inst        |     0.009 |
|   lup_req_din_IBUF[3]_inst         |     0.009 |
|   lup_req_din_IBUF[40]_inst        |     0.012 |
|   lup_req_din_IBUF[41]_inst        |     0.009 |
|   lup_req_din_IBUF[42]_inst        |     0.012 |
|   lup_req_din_IBUF[43]_inst        |     0.012 |
|   lup_req_din_IBUF[44]_inst        |     0.013 |
|   lup_req_din_IBUF[45]_inst        |     0.012 |
|   lup_req_din_IBUF[46]_inst        |     0.015 |
|   lup_req_din_IBUF[47]_inst        |     0.012 |
|   lup_req_din_IBUF[48]_inst        |     0.009 |
|   lup_req_din_IBUF[49]_inst        |     0.010 |
|   lup_req_din_IBUF[4]_inst         |     0.011 |
|   lup_req_din_IBUF[50]_inst        |     0.008 |
|   lup_req_din_IBUF[51]_inst        |     0.009 |
|   lup_req_din_IBUF[52]_inst        |     0.012 |
|   lup_req_din_IBUF[53]_inst        |     0.012 |
|   lup_req_din_IBUF[54]_inst        |     0.010 |
|   lup_req_din_IBUF[55]_inst        |     0.012 |
|   lup_req_din_IBUF[56]_inst        |     0.013 |
|   lup_req_din_IBUF[57]_inst        |     0.013 |
|   lup_req_din_IBUF[58]_inst        |     0.010 |
|   lup_req_din_IBUF[59]_inst        |     0.013 |
|   lup_req_din_IBUF[5]_inst         |     0.009 |
|   lup_req_din_IBUF[60]_inst        |     0.013 |
|   lup_req_din_IBUF[61]_inst        |     0.010 |
|   lup_req_din_IBUF[62]_inst        |     0.010 |
|   lup_req_din_IBUF[63]_inst        |     0.010 |
|   lup_req_din_IBUF[64]_inst        |     0.015 |
|   lup_req_din_IBUF[65]_inst        |     0.013 |
|   lup_req_din_IBUF[66]_inst        |     0.010 |
|   lup_req_din_IBUF[67]_inst        |     0.013 |
|   lup_req_din_IBUF[68]_inst        |     0.013 |
|   lup_req_din_IBUF[69]_inst        |     0.010 |
|   lup_req_din_IBUF[6]_inst         |     0.010 |
|   lup_req_din_IBUF[70]_inst        |     0.011 |
|   lup_req_din_IBUF[71]_inst        |     0.014 |
|   lup_req_din_IBUF[72]_inst        |     0.011 |
|   lup_req_din_IBUF[73]_inst        |     0.011 |
|   lup_req_din_IBUF[74]_inst        |     0.014 |
|   lup_req_din_IBUF[75]_inst        |     0.014 |
|   lup_req_din_IBUF[76]_inst        |     0.014 |
|   lup_req_din_IBUF[77]_inst        |     0.014 |
|   lup_req_din_IBUF[78]_inst        |     0.014 |
|   lup_req_din_IBUF[79]_inst        |     0.014 |
|   lup_req_din_IBUF[7]_inst         |     0.009 |
|   lup_req_din_IBUF[80]_inst        |     0.014 |
|   lup_req_din_IBUF[81]_inst        |     0.015 |
|   lup_req_din_IBUF[82]_inst        |     0.012 |
|   lup_req_din_IBUF[83]_inst        |     0.014 |
|   lup_req_din_IBUF[84]_inst        |     0.015 |
|   lup_req_din_IBUF[85]_inst        |     0.012 |
|   lup_req_din_IBUF[86]_inst        |     0.015 |
|   lup_req_din_IBUF[87]_inst        |     0.013 |
|   lup_req_din_IBUF[88]_inst        |     0.012 |
|   lup_req_din_IBUF[89]_inst        |     0.012 |
|   lup_req_din_IBUF[8]_inst         |     0.010 |
|   lup_req_din_IBUF[90]_inst        |     0.015 |
|   lup_req_din_IBUF[91]_inst        |     0.015 |
|   lup_req_din_IBUF[92]_inst        |     0.012 |
|   lup_req_din_IBUF[93]_inst        |     0.012 |
|   lup_req_din_IBUF[94]_inst        |     0.015 |
|   lup_req_din_IBUF[95]_inst        |     0.013 |
|   lup_req_din_IBUF[96]_inst        |     0.016 |
|   lup_req_din_IBUF[97]_inst        |     0.015 |
|   lup_req_din_IBUF[9]_inst         |     0.010 |
|   lup_req_valid_IBUF_inst          |     0.018 |
|   lup_rsp_ready_IBUF_inst          |     0.018 |
|   upd_req_din_IBUF[0]_inst         |     0.024 |
|   upd_req_din_IBUF[100]_inst       |     0.023 |
|   upd_req_din_IBUF[101]_inst       |     0.022 |
|   upd_req_din_IBUF[102]_inst       |     0.019 |
|   upd_req_din_IBUF[103]_inst       |     0.020 |
|   upd_req_din_IBUF[104]_inst       |     0.020 |
|   upd_req_din_IBUF[105]_inst       |     0.020 |
|   upd_req_din_IBUF[106]_inst       |     0.019 |
|   upd_req_din_IBUF[107]_inst       |     0.021 |
|   upd_req_din_IBUF[108]_inst       |     0.019 |
|   upd_req_din_IBUF[109]_inst       |     0.020 |
|   upd_req_din_IBUF[10]_inst        |     0.022 |
|   upd_req_din_IBUF[110]_inst       |     0.017 |
|   upd_req_din_IBUF[111]_inst       |     0.019 |
|   upd_req_din_IBUF[112]_inst       |     0.019 |
|   upd_req_din_IBUF[11]_inst        |     0.022 |
|   upd_req_din_IBUF[12]_inst        |     0.021 |
|   upd_req_din_IBUF[13]_inst        |     0.022 |
|   upd_req_din_IBUF[14]_inst        |     0.022 |
|   upd_req_din_IBUF[15]_inst        |     0.021 |
|   upd_req_din_IBUF[16]_inst        |     0.021 |
|   upd_req_din_IBUF[17]_inst        |     0.022 |
|   upd_req_din_IBUF[18]_inst        |     0.022 |
|   upd_req_din_IBUF[19]_inst        |     0.022 |
|   upd_req_din_IBUF[1]_inst         |     0.025 |
|   upd_req_din_IBUF[20]_inst        |     0.022 |
|   upd_req_din_IBUF[21]_inst        |     0.022 |
|   upd_req_din_IBUF[22]_inst        |     0.022 |
|   upd_req_din_IBUF[23]_inst        |     0.022 |
|   upd_req_din_IBUF[24]_inst        |     0.022 |
|   upd_req_din_IBUF[25]_inst        |     0.022 |
|   upd_req_din_IBUF[26]_inst        |     0.022 |
|   upd_req_din_IBUF[27]_inst        |     0.024 |
|   upd_req_din_IBUF[28]_inst        |     0.024 |
|   upd_req_din_IBUF[29]_inst        |     0.024 |
|   upd_req_din_IBUF[2]_inst         |     0.022 |
|   upd_req_din_IBUF[30]_inst        |     0.023 |
|   upd_req_din_IBUF[31]_inst        |     0.024 |
|   upd_req_din_IBUF[32]_inst        |     0.023 |
|   upd_req_din_IBUF[33]_inst        |     0.023 |
|   upd_req_din_IBUF[34]_inst        |     0.023 |
|   upd_req_din_IBUF[35]_inst        |     0.024 |
|   upd_req_din_IBUF[36]_inst        |     0.022 |
|   upd_req_din_IBUF[37]_inst        |     0.023 |
|   upd_req_din_IBUF[38]_inst        |     0.023 |
|   upd_req_din_IBUF[39]_inst        |     0.023 |
|   upd_req_din_IBUF[3]_inst         |     0.023 |
|   upd_req_din_IBUF[40]_inst        |     0.023 |
|   upd_req_din_IBUF[41]_inst        |     0.023 |
|   upd_req_din_IBUF[42]_inst        |     0.023 |
|   upd_req_din_IBUF[43]_inst        |     0.022 |
|   upd_req_din_IBUF[44]_inst        |     0.022 |
|   upd_req_din_IBUF[45]_inst        |     0.022 |
|   upd_req_din_IBUF[46]_inst        |     0.023 |
|   upd_req_din_IBUF[47]_inst        |     0.020 |
|   upd_req_din_IBUF[48]_inst        |     0.025 |
|   upd_req_din_IBUF[49]_inst        |     0.022 |
|   upd_req_din_IBUF[4]_inst         |     0.023 |
|   upd_req_din_IBUF[50]_inst        |     0.024 |
|   upd_req_din_IBUF[51]_inst        |     0.021 |
|   upd_req_din_IBUF[52]_inst        |     0.022 |
|   upd_req_din_IBUF[53]_inst        |     0.020 |
|   upd_req_din_IBUF[54]_inst        |     0.022 |
|   upd_req_din_IBUF[55]_inst        |     0.019 |
|   upd_req_din_IBUF[56]_inst        |     0.020 |
|   upd_req_din_IBUF[57]_inst        |     0.020 |
|   upd_req_din_IBUF[58]_inst        |     0.019 |
|   upd_req_din_IBUF[59]_inst        |     0.020 |
|   upd_req_din_IBUF[5]_inst         |     0.023 |
|   upd_req_din_IBUF[60]_inst        |     0.020 |
|   upd_req_din_IBUF[61]_inst        |     0.019 |
|   upd_req_din_IBUF[62]_inst        |     0.019 |
|   upd_req_din_IBUF[63]_inst        |     0.019 |
|   upd_req_din_IBUF[64]_inst        |     0.018 |
|   upd_req_din_IBUF[65]_inst        |     0.019 |
|   upd_req_din_IBUF[66]_inst        |     0.019 |
|   upd_req_din_IBUF[67]_inst        |     0.019 |
|   upd_req_din_IBUF[68]_inst        |     0.019 |
|   upd_req_din_IBUF[69]_inst        |     0.023 |
|   upd_req_din_IBUF[6]_inst         |     0.022 |
|   upd_req_din_IBUF[70]_inst        |     0.018 |
|   upd_req_din_IBUF[71]_inst        |     0.018 |
|   upd_req_din_IBUF[72]_inst        |     0.018 |
|   upd_req_din_IBUF[73]_inst        |     0.021 |
|   upd_req_din_IBUF[74]_inst        |     0.020 |
|   upd_req_din_IBUF[75]_inst        |     0.018 |
|   upd_req_din_IBUF[76]_inst        |     0.018 |
|   upd_req_din_IBUF[77]_inst        |     0.023 |
|   upd_req_din_IBUF[78]_inst        |     0.018 |
|   upd_req_din_IBUF[79]_inst        |     0.018 |
|   upd_req_din_IBUF[7]_inst         |     0.023 |
|   upd_req_din_IBUF[80]_inst        |     0.018 |
|   upd_req_din_IBUF[81]_inst        |     0.018 |
|   upd_req_din_IBUF[82]_inst        |     0.018 |
|   upd_req_din_IBUF[83]_inst        |     0.020 |
|   upd_req_din_IBUF[84]_inst        |     0.020 |
|   upd_req_din_IBUF[85]_inst        |     0.020 |
|   upd_req_din_IBUF[86]_inst        |     0.020 |
|   upd_req_din_IBUF[87]_inst        |     0.020 |
|   upd_req_din_IBUF[88]_inst        |     0.020 |
|   upd_req_din_IBUF[89]_inst        |     0.020 |
|   upd_req_din_IBUF[8]_inst         |     0.022 |
|   upd_req_din_IBUF[90]_inst        |     0.020 |
|   upd_req_din_IBUF[91]_inst        |     0.020 |
|   upd_req_din_IBUF[92]_inst        |     0.019 |
|   upd_req_din_IBUF[93]_inst        |     0.020 |
|   upd_req_din_IBUF[94]_inst        |     0.019 |
|   upd_req_din_IBUF[95]_inst        |     0.020 |
|   upd_req_din_IBUF[96]_inst        |     0.020 |
|   upd_req_din_IBUF[97]_inst        |     0.020 |
|   upd_req_din_IBUF[98]_inst        |     0.020 |
|   upd_req_din_IBUF[99]_inst        |     0.020 |
|   upd_req_din_IBUF[9]_inst         |     0.022 |
|   upd_req_valid_IBUF_inst          |     0.018 |
|   upd_rsp_ready_IBUF_inst          |     0.019 |
+------------------------------------+-----------+


