// Seed: 4013997920
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout uwire id_3;
  output wire id_2;
  input wire id_1;
  wire id_10;
  wire id_11, id_12, id_13, id_14, id_15;
  assign id_3 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd83
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  inout wire id_4;
  inout wire _id_3;
  inout logic [7:0] id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_1,
      id_1,
      id_4,
      id_1,
      id_4,
      id_4,
      id_4
  );
  assign id_2[id_3] = -1;
endmodule
