--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml nexys3.twx nexys3.ncd -o nexys3.twr nexys3.pcf

Design file:              nexys3.ncd
Physical constraint file: nexys3.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13441 paths analyzed, 1213 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.245ns.
--------------------------------------------------------------------------------

Paths for end point inst_cnt_1 (SLICE_X28Y2.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               arst_ff_0 (FF)
  Destination:          inst_cnt_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.212ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.447 - 0.445)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: arst_ff_0 to inst_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y61.AQ      Tcko                  0.391   arst_ff<1>
                                                       arst_ff_0
    SLICE_X28Y2.SR       net (fanout=65)       5.366   arst_ff<0>
    SLICE_X28Y2.CLK      Tsrck                 0.455   inst_cnt<3>
                                                       inst_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      6.212ns (0.846ns logic, 5.366ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------

Paths for end point inst_cnt_0 (SLICE_X28Y2.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               arst_ff_0 (FF)
  Destination:          inst_cnt_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.201ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.447 - 0.445)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: arst_ff_0 to inst_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y61.AQ      Tcko                  0.391   arst_ff<1>
                                                       arst_ff_0
    SLICE_X28Y2.SR       net (fanout=65)       5.366   arst_ff<0>
    SLICE_X28Y2.CLK      Tsrck                 0.444   inst_cnt<3>
                                                       inst_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      6.201ns (0.835ns logic, 5.366ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------

Paths for end point inst_cnt_2 (SLICE_X28Y2.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               arst_ff_0 (FF)
  Destination:          inst_cnt_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.178ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.447 - 0.445)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: arst_ff_0 to inst_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y61.AQ      Tcko                  0.391   arst_ff<1>
                                                       arst_ff_0
    SLICE_X28Y2.SR       net (fanout=65)       5.366   arst_ff<0>
    SLICE_X28Y2.CLK      Tsrck                 0.421   inst_cnt<3>
                                                       inst_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      6.178ns (0.812ns logic, 5.366ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_22 (SLICE_X12Y9.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               seq_/rf_/rf_3_22 (FF)
  Destination:          seq_/rf_/rf_3_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: seq_/rf_/rf_3_22 to seq_/rf_/rf_3_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y9.AQ       Tcko                  0.200   seq_/rf_/rf_3<21>
                                                       seq_/rf_/rf_3_22
    SLICE_X12Y9.A6       net (fanout=3)        0.023   seq_/rf_/rf_3<22>
    SLICE_X12Y9.CLK      Tah         (-Th)    -0.190   seq_/rf_/rf_3<21>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT131
                                                       seq_/rf_/rf_3_22
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point uart_top_/tfifo_/fifo_cnt_8 (SLICE_X12Y30.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_top_/tfifo_/fifo_cnt_8 (FF)
  Destination:          uart_top_/tfifo_/fifo_cnt_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_top_/tfifo_/fifo_cnt_8 to uart_top_/tfifo_/fifo_cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.AQ      Tcko                  0.200   uart_top_/tfifo_/fifo_cnt<9>
                                                       uart_top_/tfifo_/fifo_cnt_8
    SLICE_X12Y30.A6      net (fanout=4)        0.023   uart_top_/tfifo_/fifo_cnt<8>
    SLICE_X12Y30.CLK     Tah         (-Th)    -0.190   uart_top_/tfifo_/fifo_cnt<9>
                                                       uart_top_/tfifo_/wr_fifo_cnt[9]_select_10_OUT<8>1
                                                       uart_top_/tfifo_/fifo_cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_59 (SLICE_X16Y13.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               seq_/rf_/rf_3_59 (FF)
  Destination:          seq_/rf_/rf_3_59 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: seq_/rf_/rf_3_59 to seq_/rf_/rf_3_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y13.DQ      Tcko                  0.200   seq_/rf_/rf_3<59>
                                                       seq_/rf_/rf_3_59
    SLICE_X16Y13.D6      net (fanout=3)        0.023   seq_/rf_/rf_3<59>
    SLICE_X16Y13.CLK     Tah         (-Th)    -0.190   seq_/rf_/rf_3<59>
                                                       seq_/rf_/Mmux_rf[0][15]_i_wdata[15]_mux_5_OUT31
                                                       seq_/rf_/rf_3_59
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: uart_top_/tfifo_/Mram_mem/CLKAWRCLK
  Logical resource: uart_top_/tfifo_/Mram_mem/CLKAWRCLK
  Location pin: RAMB8_X1Y17.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: uart_top_/tfifo_/Mram_mem/CLKBRDCLK
  Logical resource: uart_top_/tfifo_/Mram_mem/CLKBRDCLK
  Location pin: RAMB8_X1Y17.CLKBRDCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.245|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 13441 paths, 0 nets, and 1639 connections

Design statistics:
   Minimum period:   6.245ns{1}   (Maximum frequency: 160.128MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jan 23 10:57:43 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 407 MB



