Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date             : Sun Mar 10 23:57:40 2024
| Host             : PC_HP running 64-bit major release  (build 9200)
| Command          : report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
| Design           : system_top
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.216        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.054        |
| Device Static (W)        | 0.162        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 59.4         |
| Junction Temperature (C) | 50.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.091 |       18 |       --- |             --- |
| Slice Logic              |     0.034 |    76678 |       --- |             --- |
|   LUT as Logic           |     0.028 |    26372 |     53200 |           49.57 |
|   Register               |     0.002 |    37515 |    106400 |           35.26 |
|   LUT as Distributed RAM |     0.002 |      916 |     17400 |            5.26 |
|   CARRY4                 |     0.001 |     3617 |     13300 |           27.20 |
|   LUT as Shift Register  |    <0.001 |      849 |     17400 |            4.88 |
|   F7/F8 Muxes            |    <0.001 |      116 |     53200 |            0.22 |
|   Others                 |     0.000 |     2109 |       --- |             --- |
| Signals                  |     0.057 |    51321 |       --- |             --- |
| Block RAM                |     0.021 |        6 |       140 |            4.29 |
| MMCM                     |     0.220 |        2 |         4 |           50.00 |
| DSPs                     |     0.008 |       21 |       220 |            9.55 |
| I/O                      |     0.086 |      122 |       200 |           61.00 |
| PS7                      |     1.537 |        1 |       --- |             --- |
| Static Power             |     0.162 |          |           |                 |
| Total                    |     2.216 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.232 |       0.213 |      0.019 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.148 |       0.131 |      0.017 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.018 |       0.017 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.007 |       0.006 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.763 |       0.726 |      0.037 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------------------------------+------------------------------------------------------------------------------------+-----------------+
| Clock                              | Domain                                                                             | Constraint (ns) |
+------------------------------------+------------------------------------------------------------------------------------+-----------------+
| adc_clk_div_s                      | i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_1_phy/adc_clk_div_s          |            50.0 |
| adc_clk_div_s_1                    | i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_rx_2_phy/adc_clk_div_s          |            50.0 |
| clk_fpga_0                         | i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]                      |            10.0 |
| clk_fpga_1                         | i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]                      |             5.0 |
| clk_out1_system_sys_audio_clkgen_0 | i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0 |            81.4 |
| clkfbout_system_sys_audio_clkgen_0 | i_system_wrapper/system_i/sys_audio_clkgen/inst/clkfbout_system_sys_audio_clkgen_0 |            45.0 |
| dac_clk_div_s                      | i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_1_phy/dac_clk_div_s          |            50.0 |
| dac_clk_div_s_1                    | i_system_wrapper/system_i/axi_adrv9001/inst/i_if/i_tx_2_phy/dac_clk_div_s          |            50.0 |
| mmcm_clk_0_s                       | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s             |             6.7 |
| mmcm_fb_clk_s                      | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_fb_clk_s            |            55.0 |
| rx1_dclk_out                       | rx1_dclk_in_p                                                                      |            12.5 |
| rx2_dclk_out                       | rx2_dclk_in_p                                                                      |            12.5 |
| spi0_clk                           | i_system_wrapper/system_i/sys_ps7/inst/SPI0_SCLK_O                                 |            40.0 |
| tx1_dclk_out                       | tx1_dclk_in_p                                                                      |            12.5 |
| tx2_dclk_out                       | tx2_dclk_in_p                                                                      |            12.5 |
+------------------------------------+------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| system_top                 |     2.054 |
|   gpio_bd_IOBUF[10]_inst   |     0.001 |
|   gpio_bd_IOBUF[19]_inst   |     0.001 |
|   gpio_bd_IOBUF[20]_inst   |     0.001 |
|   gpio_bd_IOBUF[21]_inst   |     0.002 |
|   gpio_bd_IOBUF[22]_inst   |     0.001 |
|   gpio_bd_IOBUF[23]_inst   |     0.002 |
|   gpio_bd_IOBUF[24]_inst   |     0.002 |
|   gpio_bd_IOBUF[25]_inst   |     0.001 |
|   gpio_bd_IOBUF[26]_inst   |     0.002 |
|   gpio_bd_IOBUF[5]_inst    |     0.001 |
|   gpio_bd_IOBUF[6]_inst    |     0.001 |
|   gpio_bd_IOBUF[7]_inst    |     0.001 |
|   gpio_bd_IOBUF[8]_inst    |     0.001 |
|   gpio_bd_IOBUF[9]_inst    |     0.001 |
|   i_system_wrapper         |     1.977 |
|     system_i               |     1.977 |
|       axi_adrv9001         |     0.071 |
|       axi_adrv9001_rx1_dma |     0.005 |
|       axi_adrv9001_rx2_dma |     0.006 |
|       axi_adrv9001_tx1_dma |     0.006 |
|       axi_adrv9001_tx2_dma |     0.006 |
|       axi_cpu_interconnect |     0.005 |
|       axi_hdmi_clkgen      |     0.101 |
|       axi_hdmi_core        |     0.031 |
|       axi_hdmi_dma         |     0.011 |
|       axi_hp0_interconnect |     0.010 |
|       axi_hp1_interconnect |     0.053 |
|       axi_i2s_adi          |     0.001 |
|       axi_iic_fmc          |     0.002 |
|       axi_iic_main         |     0.002 |
|       axi_sysid_0          |     0.001 |
|       sys_audio_clkgen     |     0.121 |
|       sys_ps7              |     1.544 |
+----------------------------+-----------+


