$date
	Mon Jun  9 11:17:07 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dut_test $end
$var wire 1 ! RST_N $end
$var wire 3 " read_address [2:0] $end
$var wire 1 # read_en $end
$var wire 1 $ read_rdy $end
$var wire 3 % write_address [2:0] $end
$var wire 1 & write_data $end
$var wire 1 ' write_en $end
$var wire 1 ( write_rdy $end
$var wire 1 ) read_data $end
$var reg 1 * CLK $end
$scope module dut_testx $end
$var wire 1 * CLK $end
$var wire 1 ! RST_N $end
$var wire 1 + \a_data$whas $end
$var wire 1 , \a_ff$CLR $end
$var wire 1 - \a_ff$DEQ $end
$var wire 1 . \a_ff$D_IN $end
$var wire 1 / \a_ff$ENQ $end
$var wire 1 0 \b_data$whas $end
$var wire 1 1 \b_ff$CLR $end
$var wire 1 2 \b_ff$DEQ $end
$var wire 1 3 \b_ff$D_IN $end
$var wire 1 4 \b_ff$ENQ $end
$var wire 1 5 \pwyff_deq$whas $end
$var wire 3 6 read_address [2:0] $end
$var wire 1 # read_en $end
$var wire 1 $ read_rdy $end
$var wire 3 7 write_address [2:0] $end
$var wire 1 & write_data $end
$var wire 1 ' write_en $end
$var wire 1 ( write_rdy $end
$var wire 1 8 \y_ff$CLR $end
$var wire 1 9 \y_ff$DEQ $end
$var wire 1 : \y_ff$D_IN $end
$var wire 1 ; \y_ff$ENQ $end
$var wire 1 < \y_ff$FULL_N $end
$var wire 1 = \y_ff$EMPTY_N $end
$var wire 1 > \y_ff$D_OUT $end
$var wire 1 ? \b_ff$FULL_N $end
$var wire 1 @ \b_ff$EMPTY_N $end
$var wire 1 A \b_ff$D_OUT $end
$var wire 1 B \a_ff$FULL_N $end
$var wire 1 C \a_ff$EMPTY_N $end
$var wire 1 D \a_ff$D_OUT $end
$var reg 1 ) read_data $end
$scope module a_ff $end
$var wire 1 * CLK $end
$var wire 1 , CLR $end
$var wire 1 - DEQ $end
$var wire 1 . D_IN $end
$var wire 1 C EMPTY_N $end
$var wire 1 / ENQ $end
$var wire 1 B FULL_N $end
$var wire 1 ! RST $end
$var wire 1 E d0d1 $end
$var wire 1 F d0di $end
$var wire 1 G d0h $end
$var wire 1 H d1di $end
$var wire 1 D D_OUT $end
$var parameter 1 I guarded $end
$var parameter 32 J width $end
$var reg 1 D data0_reg $end
$var reg 1 K data1_reg $end
$var reg 1 L empty_reg $end
$var reg 1 M full_reg $end
$scope begin error_checks $end
$var reg 1 N deqerror $end
$var reg 1 O enqerror $end
$upscope $end
$upscope $end
$scope module b_ff $end
$var wire 1 * CLK $end
$var wire 1 1 CLR $end
$var wire 1 2 DEQ $end
$var wire 1 3 D_IN $end
$var wire 1 @ EMPTY_N $end
$var wire 1 4 ENQ $end
$var wire 1 ! RST $end
$var wire 1 ? FULL_N $end
$var parameter 1 P guarded $end
$var parameter 32 Q width $end
$var reg 1 A D_OUT $end
$var reg 1 R empty_reg $end
$scope begin error_checks $end
$var reg 1 S deqerror $end
$var reg 1 T enqerror $end
$upscope $end
$upscope $end
$scope module y_ff $end
$var wire 1 * CLK $end
$var wire 1 8 CLR $end
$var wire 1 9 DEQ $end
$var wire 1 : D_IN $end
$var wire 1 > D_OUT $end
$var wire 1 = EMPTY_N $end
$var wire 1 ; ENQ $end
$var wire 1 < FULL_N $end
$var wire 1 ! RST $end
$var wire 1 U d0d1 $end
$var wire 1 V d0di $end
$var wire 1 W d0h $end
$var wire 1 X d1di $end
$var parameter 1 Y guarded $end
$var parameter 32 Z width $end
$var reg 1 [ data0_reg $end
$var reg 1 \ data1_reg $end
$var reg 1 ] empty_reg $end
$var reg 1 ^ full_reg $end
$scope begin error_checks $end
$var reg 1 _ deqerror $end
$var reg 1 ` enqerror $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 Z
1Y
b1 Q
1P
b1 J
1I
$end
#0
$dumpvars
x`
x_
1^
0]
0\
0[
0X
1W
0V
0U
xT
xS
0R
xO
xN
1M
0L
0K
0H
xG
xF
0E
0D
0C
1B
0A
0@
1?
0>
0=
1<
0;
0:
09
08
bz 7
bz 6
x5
x4
z3
02
01
x0
x/
z.
0-
0,
x+
0*
0)
1(
z'
z&
bz %
1$
z#
bz "
1!
$end
#1000
0!
#5000
0G
1F
1/
04
1+
00
05
b100 %
b100 7
1.
13
1&
1'
0#
1!
x:
xD
0`
0_
0T
0S
0O
0N
1*
#10000
0*
#15000
1G
0F
1:
1H
1D
1C
1L
1*
#20000
0H
0/
14
0+
10
b101 %
b101 7
0*
#25000
0W
1V
04
1;
12
1-
0?
1@
1R
1A
1*
#30000
00
b10 "
b10 6
1#
0'
0*
#35000
1W
0V
1)
0;
02
0-
1>
1[
1=
1]
1?
0@
0R
0C
0L
1*
#40000
0#
0*
#45000
19
15
b11 "
b11 6
1#
1*
#50000
0*
#55000
0)
09
0=
0]
1*
#60000
0G
1F
1/
05
1+
0#
b100 %
b100 7
1'
0*
#65000
1G
0F
1H
1C
1L
1*
#70000
0H
0/
14
0+
10
b101 %
b101 7
0*
#75000
0W
1V
04
1;
12
1-
0?
1@
1R
1*
#80000
00
b10 "
b10 6
1#
0'
0*
#85000
1W
0V
0;
02
0-
0X
1)
0C
0L
1?
0@
0R
1=
1]
1*
#90000
0#
0*
#95000
19
15
b11 "
b11 6
1#
1*
#100000
0*
#105000
0)
09
0=
0]
1*
#110000
0G
1F
1/
05
1+
0#
b100 %
b100 7
0.
03
0&
1'
0*
#115000
1G
0F
1H
0D
1C
1L
1*
#120000
0H
0/
14
0+
10
b101 %
b101 7
0*
#125000
0W
1V
04
1;
12
1-
0:
0?
1@
1R
0A
1*
#130000
00
b10 "
b10 6
1#
0'
0*
#135000
1W
0V
1)
0;
02
0-
0>
0[
1=
1]
1?
0@
0R
0C
0L
1*
#140000
0#
0*
#145000
19
0)
15
b11 "
b11 6
1#
1*
#150000
0*
#155000
09
0=
0]
1*
#160000
0G
1F
1/
05
1+
0#
b100 %
b100 7
1'
0*
#165000
1G
0F
1H
1C
1L
1*
#170000
0H
0/
14
0+
10
b101 %
b101 7
1.
13
1&
0*
#175000
0W
1V
1:
04
1;
12
1-
1A
0?
1@
1R
1*
#180000
00
b10 "
b10 6
1#
0'
0*
#185000
1W
0V
0;
02
0-
0X
1)
0C
0L
1?
0@
0R
1=
1]
1>
1[
1*
#190000
0#
0*
#195000
19
15
b11 "
b11 6
1#
1*
#200000
0*
#205000
0)
09
0=
0]
1*
#210000
0G
1F
1/
05
1+
0#
b100 %
b100 7
0.
03
0&
1'
0*
#215000
1G
0F
1H
1C
1L
1*
#220000
0H
0/
14
0+
10
b101 %
b101 7
0*
#225000
0W
1V
04
1;
12
1-
0:
0?
1@
1R
0A
1*
#230000
00
b10 "
b10 6
1#
0'
0*
#235000
1W
0V
1)
0;
02
0-
0>
0[
1=
1]
1?
0@
0R
0C
0L
1*
#240000
0#
0*
#245000
19
0)
15
b11 "
b11 6
1#
1*
#250000
0*
#255000
09
0=
0]
1*
#260000
0G
1F
1/
05
1+
0#
b100 %
b100 7
1'
0*
#265000
1G
0F
1H
1C
1L
1*
#270000
0H
0/
14
0+
10
b101 %
b101 7
0*
#275000
0W
1V
04
1;
12
1-
0?
1@
1R
1*
#280000
00
b10 "
b10 6
1#
0'
0*
#285000
1W
0V
0;
02
0-
0X
1)
0C
0L
1?
0@
0R
1=
1]
1*
#290000
0#
0*
#295000
19
0)
15
b11 "
b11 6
1#
1*
#300000
0*
#305000
09
0=
0]
1*
#310000
0G
1F
1/
05
1+
0#
b100 %
b100 7
1.
13
1&
1'
0*
#315000
1G
0F
1:
1H
1D
1C
1L
1*
#320000
0H
0/
14
0+
10
b101 %
b101 7
0.
03
0&
0*
#325000
0W
1V
04
1;
12
1-
0?
1@
1R
1*
#330000
00
b10 "
b10 6
1#
0'
0*
#335000
1W
0V
1)
0;
02
0-
1>
1[
1=
1]
1?
0@
0R
0C
0L
1*
#340000
0#
0*
#345000
19
15
b11 "
b11 6
1#
1*
#350000
0*
#355000
0)
09
0=
0]
1*
#360000
0G
1F
1/
05
1+
0#
b100 %
b100 7
1'
0*
#365000
1G
0F
1H
0:
1C
1L
0D
1*
#370000
0H
0/
14
0+
10
b101 %
b101 7
0*
#375000
0W
1V
04
1;
12
1-
0?
1@
1R
1*
#380000
00
b10 "
b10 6
1#
0'
0*
#385000
1W
0V
0;
02
0-
0X
1)
0C
0L
1?
0@
0R
1=
1]
0>
0[
1*
#390000
0#
0*
#395000
19
0)
15
b11 "
b11 6
1#
1*
#400000
0*
#405000
09
0=
0]
1*
#410000
0G
1F
1/
05
1+
0#
b100 %
b100 7
1'
0*
#415000
1G
0F
1H
1C
1L
1*
#420000
0H
0/
14
0+
10
b101 %
b101 7
1.
13
1&
0*
#425000
0W
1V
04
1;
12
1-
1:
0?
1@
1R
1A
1*
#430000
00
b10 "
b10 6
1#
0'
0*
#435000
1W
0V
1)
0;
02
0-
1>
1[
1=
1]
1?
0@
0R
0C
0L
1*
#440000
0#
0*
#445000
19
15
b11 "
b11 6
1#
1*
#450000
0*
#455000
0)
09
0=
0]
1*
#460000
0G
1F
1/
05
1+
0#
b100 %
b100 7
1'
0*
#465000
1G
0F
1H
1C
1L
1D
1*
#470000
0H
0/
14
0+
10
b101 %
b101 7
0*
#475000
0W
1V
04
1;
12
1-
0?
1@
1R
1*
#480000
00
b10 "
b10 6
1#
0'
0*
#485000
1W
0V
0;
02
0-
0X
1)
0C
0L
1?
0@
0R
1=
1]
1*
#490000
0#
0*
#495000
19
15
b11 "
b11 6
1#
1*
#500000
0*
#505000
0)
09
0=
0]
1*
#510000
0*
#510001
