\hypertarget{struct_d_m_a2_d___type_def}{}\doxysection{D\+M\+A2\+D\+\_\+\+Type\+Def Struct Reference}
\label{struct_d_m_a2_d___type_def}\index{DMA2D\_TypeDef@{DMA2D\_TypeDef}}


D\+M\+A2D Controller.  




{\ttfamily \#include $<$stm32f779xx.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a2_d___type_def_afb0ef686f69afae3e9614a9b30558dcf}{CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a2_d___type_def_a03ffbd962bae5def253311b5b385cd07}{I\+SR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a2_d___type_def_aede126199a74ea2a7477c1361537f3c4}{I\+F\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a2_d___type_def_a8f6597d73722df5394be67c0ac22fe66}{F\+G\+M\+AR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a2_d___type_def_a9a1b3799763c47fefd4772f10b7df91b}{F\+G\+OR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a2_d___type_def_a9d9d6051b0db4c369c7aa77c0c8740d0}{B\+G\+M\+AR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a2_d___type_def_a93ae9fddd0bab5c8938015a540e6371e}{B\+G\+OR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a2_d___type_def_ae98f793825b09b2b70300582d2f8a9fe}{F\+G\+P\+F\+C\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a2_d___type_def_a8e2ca425d2b5655573fd89bca5efb272}{F\+G\+C\+O\+LR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a2_d___type_def_a2469616cbbe6a9e9afa1b943f326add0}{B\+G\+P\+F\+C\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a2_d___type_def_a9dad401dfd995251a189d457bc6a5ebd}{B\+G\+C\+O\+LR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a2_d___type_def_afdbd6e3f06436d655b464e1ea804ea31}{F\+G\+C\+M\+AR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a2_d___type_def_a7b6a846a09e204c29664759983853ec0}{B\+G\+C\+M\+AR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a2_d___type_def_a50f9ee49cd295305a56ac58b96d11ded}{O\+P\+F\+C\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a2_d___type_def_a07566e4390ac1c55a3fd7f58dd6e33c6}{O\+C\+O\+LR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a2_d___type_def_a4ecac7187f1a8fcd108b14abdfb4934d}{O\+M\+AR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a2_d___type_def_a118208b8645815a2aa670e92d6277199}{O\+OR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a2_d___type_def_a96a187a30051332f029676b6ecd36167}{N\+LR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a2_d___type_def_aa78b34a419d5a35c5504f1818ef9f122}{L\+WR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a2_d___type_def_a5e5f5a73a2c943723044960897daccc3}{A\+M\+T\+CR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a2_d___type_def_a996362d8114c5c841da6c763b0df3df1}{R\+E\+S\+E\+R\+V\+ED}} \mbox{[}236\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a2_d___type_def_a4f8c1dc3470960b18ec9e3c358d0b0ad}{F\+G\+C\+L\+UT}} \mbox{[}256\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a2_d___type_def_a2ee6a30b394faf8442becbfa8b737413}{B\+G\+C\+L\+UT}} \mbox{[}256\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
D\+M\+A2D Controller. 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{struct_d_m_a2_d___type_def_a5e5f5a73a2c943723044960897daccc3}\label{struct_d_m_a2_d___type_def_a5e5f5a73a2c943723044960897daccc3}} 
\index{DMA2D\_TypeDef@{DMA2D\_TypeDef}!AMTCR@{AMTCR}}
\index{AMTCR@{AMTCR}!DMA2D\_TypeDef@{DMA2D\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AMTCR}{AMTCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+M\+A2\+D\+\_\+\+Type\+Def\+::\+A\+M\+T\+CR}

D\+M\+A2D A\+HB Master Timer Configuration Register, Address offset\+: 0x4C \mbox{\Hypertarget{struct_d_m_a2_d___type_def_a2ee6a30b394faf8442becbfa8b737413}\label{struct_d_m_a2_d___type_def_a2ee6a30b394faf8442becbfa8b737413}} 
\index{DMA2D\_TypeDef@{DMA2D\_TypeDef}!BGCLUT@{BGCLUT}}
\index{BGCLUT@{BGCLUT}!DMA2D\_TypeDef@{DMA2D\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BGCLUT}{BGCLUT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+M\+A2\+D\+\_\+\+Type\+Def\+::\+B\+G\+C\+L\+UT\mbox{[}256\mbox{]}}

D\+M\+A2D Background C\+L\+UT, Address offset\+:800-\/B\+FF \mbox{\Hypertarget{struct_d_m_a2_d___type_def_a7b6a846a09e204c29664759983853ec0}\label{struct_d_m_a2_d___type_def_a7b6a846a09e204c29664759983853ec0}} 
\index{DMA2D\_TypeDef@{DMA2D\_TypeDef}!BGCMAR@{BGCMAR}}
\index{BGCMAR@{BGCMAR}!DMA2D\_TypeDef@{DMA2D\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BGCMAR}{BGCMAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+M\+A2\+D\+\_\+\+Type\+Def\+::\+B\+G\+C\+M\+AR}

D\+M\+A2D Background C\+L\+UT Memory Address Register, Address offset\+: 0x30 \mbox{\Hypertarget{struct_d_m_a2_d___type_def_a9dad401dfd995251a189d457bc6a5ebd}\label{struct_d_m_a2_d___type_def_a9dad401dfd995251a189d457bc6a5ebd}} 
\index{DMA2D\_TypeDef@{DMA2D\_TypeDef}!BGCOLR@{BGCOLR}}
\index{BGCOLR@{BGCOLR}!DMA2D\_TypeDef@{DMA2D\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BGCOLR}{BGCOLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+M\+A2\+D\+\_\+\+Type\+Def\+::\+B\+G\+C\+O\+LR}

D\+M\+A2D Background Color Register, Address offset\+: 0x28 \mbox{\Hypertarget{struct_d_m_a2_d___type_def_a9d9d6051b0db4c369c7aa77c0c8740d0}\label{struct_d_m_a2_d___type_def_a9d9d6051b0db4c369c7aa77c0c8740d0}} 
\index{DMA2D\_TypeDef@{DMA2D\_TypeDef}!BGMAR@{BGMAR}}
\index{BGMAR@{BGMAR}!DMA2D\_TypeDef@{DMA2D\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BGMAR}{BGMAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+M\+A2\+D\+\_\+\+Type\+Def\+::\+B\+G\+M\+AR}

D\+M\+A2D Background Memory Address Register, Address offset\+: 0x14 \mbox{\Hypertarget{struct_d_m_a2_d___type_def_a93ae9fddd0bab5c8938015a540e6371e}\label{struct_d_m_a2_d___type_def_a93ae9fddd0bab5c8938015a540e6371e}} 
\index{DMA2D\_TypeDef@{DMA2D\_TypeDef}!BGOR@{BGOR}}
\index{BGOR@{BGOR}!DMA2D\_TypeDef@{DMA2D\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BGOR}{BGOR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+M\+A2\+D\+\_\+\+Type\+Def\+::\+B\+G\+OR}

D\+M\+A2D Background Offset Register, Address offset\+: 0x18 \mbox{\Hypertarget{struct_d_m_a2_d___type_def_a2469616cbbe6a9e9afa1b943f326add0}\label{struct_d_m_a2_d___type_def_a2469616cbbe6a9e9afa1b943f326add0}} 
\index{DMA2D\_TypeDef@{DMA2D\_TypeDef}!BGPFCCR@{BGPFCCR}}
\index{BGPFCCR@{BGPFCCR}!DMA2D\_TypeDef@{DMA2D\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BGPFCCR}{BGPFCCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+M\+A2\+D\+\_\+\+Type\+Def\+::\+B\+G\+P\+F\+C\+CR}

D\+M\+A2D Background P\+FC Control Register, Address offset\+: 0x24 \mbox{\Hypertarget{struct_d_m_a2_d___type_def_afb0ef686f69afae3e9614a9b30558dcf}\label{struct_d_m_a2_d___type_def_afb0ef686f69afae3e9614a9b30558dcf}} 
\index{DMA2D\_TypeDef@{DMA2D\_TypeDef}!CR@{CR}}
\index{CR@{CR}!DMA2D\_TypeDef@{DMA2D\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+M\+A2\+D\+\_\+\+Type\+Def\+::\+CR}

D\+M\+A2D Control Register, Address offset\+: 0x00 \mbox{\Hypertarget{struct_d_m_a2_d___type_def_a4f8c1dc3470960b18ec9e3c358d0b0ad}\label{struct_d_m_a2_d___type_def_a4f8c1dc3470960b18ec9e3c358d0b0ad}} 
\index{DMA2D\_TypeDef@{DMA2D\_TypeDef}!FGCLUT@{FGCLUT}}
\index{FGCLUT@{FGCLUT}!DMA2D\_TypeDef@{DMA2D\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FGCLUT}{FGCLUT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+M\+A2\+D\+\_\+\+Type\+Def\+::\+F\+G\+C\+L\+UT\mbox{[}256\mbox{]}}

D\+M\+A2D Foreground C\+L\+UT, Address offset\+:400-\/7FF \mbox{\Hypertarget{struct_d_m_a2_d___type_def_afdbd6e3f06436d655b464e1ea804ea31}\label{struct_d_m_a2_d___type_def_afdbd6e3f06436d655b464e1ea804ea31}} 
\index{DMA2D\_TypeDef@{DMA2D\_TypeDef}!FGCMAR@{FGCMAR}}
\index{FGCMAR@{FGCMAR}!DMA2D\_TypeDef@{DMA2D\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FGCMAR}{FGCMAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+M\+A2\+D\+\_\+\+Type\+Def\+::\+F\+G\+C\+M\+AR}

D\+M\+A2D Foreground C\+L\+UT Memory Address Register, Address offset\+: 0x2C \mbox{\Hypertarget{struct_d_m_a2_d___type_def_a8e2ca425d2b5655573fd89bca5efb272}\label{struct_d_m_a2_d___type_def_a8e2ca425d2b5655573fd89bca5efb272}} 
\index{DMA2D\_TypeDef@{DMA2D\_TypeDef}!FGCOLR@{FGCOLR}}
\index{FGCOLR@{FGCOLR}!DMA2D\_TypeDef@{DMA2D\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FGCOLR}{FGCOLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+M\+A2\+D\+\_\+\+Type\+Def\+::\+F\+G\+C\+O\+LR}

D\+M\+A2D Foreground Color Register, Address offset\+: 0x20 \mbox{\Hypertarget{struct_d_m_a2_d___type_def_a8f6597d73722df5394be67c0ac22fe66}\label{struct_d_m_a2_d___type_def_a8f6597d73722df5394be67c0ac22fe66}} 
\index{DMA2D\_TypeDef@{DMA2D\_TypeDef}!FGMAR@{FGMAR}}
\index{FGMAR@{FGMAR}!DMA2D\_TypeDef@{DMA2D\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FGMAR}{FGMAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+M\+A2\+D\+\_\+\+Type\+Def\+::\+F\+G\+M\+AR}

D\+M\+A2D Foreground Memory Address Register, Address offset\+: 0x0C \mbox{\Hypertarget{struct_d_m_a2_d___type_def_a9a1b3799763c47fefd4772f10b7df91b}\label{struct_d_m_a2_d___type_def_a9a1b3799763c47fefd4772f10b7df91b}} 
\index{DMA2D\_TypeDef@{DMA2D\_TypeDef}!FGOR@{FGOR}}
\index{FGOR@{FGOR}!DMA2D\_TypeDef@{DMA2D\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FGOR}{FGOR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+M\+A2\+D\+\_\+\+Type\+Def\+::\+F\+G\+OR}

D\+M\+A2D Foreground Offset Register, Address offset\+: 0x10 \mbox{\Hypertarget{struct_d_m_a2_d___type_def_ae98f793825b09b2b70300582d2f8a9fe}\label{struct_d_m_a2_d___type_def_ae98f793825b09b2b70300582d2f8a9fe}} 
\index{DMA2D\_TypeDef@{DMA2D\_TypeDef}!FGPFCCR@{FGPFCCR}}
\index{FGPFCCR@{FGPFCCR}!DMA2D\_TypeDef@{DMA2D\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FGPFCCR}{FGPFCCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+M\+A2\+D\+\_\+\+Type\+Def\+::\+F\+G\+P\+F\+C\+CR}

D\+M\+A2D Foreground P\+FC Control Register, Address offset\+: 0x1C \mbox{\Hypertarget{struct_d_m_a2_d___type_def_aede126199a74ea2a7477c1361537f3c4}\label{struct_d_m_a2_d___type_def_aede126199a74ea2a7477c1361537f3c4}} 
\index{DMA2D\_TypeDef@{DMA2D\_TypeDef}!IFCR@{IFCR}}
\index{IFCR@{IFCR}!DMA2D\_TypeDef@{DMA2D\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IFCR}{IFCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+M\+A2\+D\+\_\+\+Type\+Def\+::\+I\+F\+CR}

D\+M\+A2D Interrupt Flag Clear Register, Address offset\+: 0x08 \mbox{\Hypertarget{struct_d_m_a2_d___type_def_a03ffbd962bae5def253311b5b385cd07}\label{struct_d_m_a2_d___type_def_a03ffbd962bae5def253311b5b385cd07}} 
\index{DMA2D\_TypeDef@{DMA2D\_TypeDef}!ISR@{ISR}}
\index{ISR@{ISR}!DMA2D\_TypeDef@{DMA2D\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ISR}{ISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+M\+A2\+D\+\_\+\+Type\+Def\+::\+I\+SR}

D\+M\+A2D Interrupt Status Register, Address offset\+: 0x04 \mbox{\Hypertarget{struct_d_m_a2_d___type_def_aa78b34a419d5a35c5504f1818ef9f122}\label{struct_d_m_a2_d___type_def_aa78b34a419d5a35c5504f1818ef9f122}} 
\index{DMA2D\_TypeDef@{DMA2D\_TypeDef}!LWR@{LWR}}
\index{LWR@{LWR}!DMA2D\_TypeDef@{DMA2D\_TypeDef}}
\doxysubsubsection{\texorpdfstring{LWR}{LWR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+M\+A2\+D\+\_\+\+Type\+Def\+::\+L\+WR}

D\+M\+A2D Line Watermark Register, Address offset\+: 0x48 \mbox{\Hypertarget{struct_d_m_a2_d___type_def_a96a187a30051332f029676b6ecd36167}\label{struct_d_m_a2_d___type_def_a96a187a30051332f029676b6ecd36167}} 
\index{DMA2D\_TypeDef@{DMA2D\_TypeDef}!NLR@{NLR}}
\index{NLR@{NLR}!DMA2D\_TypeDef@{DMA2D\_TypeDef}}
\doxysubsubsection{\texorpdfstring{NLR}{NLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+M\+A2\+D\+\_\+\+Type\+Def\+::\+N\+LR}

D\+M\+A2D Number of Line Register, Address offset\+: 0x44 \mbox{\Hypertarget{struct_d_m_a2_d___type_def_a07566e4390ac1c55a3fd7f58dd6e33c6}\label{struct_d_m_a2_d___type_def_a07566e4390ac1c55a3fd7f58dd6e33c6}} 
\index{DMA2D\_TypeDef@{DMA2D\_TypeDef}!OCOLR@{OCOLR}}
\index{OCOLR@{OCOLR}!DMA2D\_TypeDef@{DMA2D\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OCOLR}{OCOLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+M\+A2\+D\+\_\+\+Type\+Def\+::\+O\+C\+O\+LR}

D\+M\+A2D Output Color Register, Address offset\+: 0x38 \mbox{\Hypertarget{struct_d_m_a2_d___type_def_a4ecac7187f1a8fcd108b14abdfb4934d}\label{struct_d_m_a2_d___type_def_a4ecac7187f1a8fcd108b14abdfb4934d}} 
\index{DMA2D\_TypeDef@{DMA2D\_TypeDef}!OMAR@{OMAR}}
\index{OMAR@{OMAR}!DMA2D\_TypeDef@{DMA2D\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OMAR}{OMAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+M\+A2\+D\+\_\+\+Type\+Def\+::\+O\+M\+AR}

D\+M\+A2D Output Memory Address Register, Address offset\+: 0x3C \mbox{\Hypertarget{struct_d_m_a2_d___type_def_a118208b8645815a2aa670e92d6277199}\label{struct_d_m_a2_d___type_def_a118208b8645815a2aa670e92d6277199}} 
\index{DMA2D\_TypeDef@{DMA2D\_TypeDef}!OOR@{OOR}}
\index{OOR@{OOR}!DMA2D\_TypeDef@{DMA2D\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OOR}{OOR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+M\+A2\+D\+\_\+\+Type\+Def\+::\+O\+OR}

D\+M\+A2D Output Offset Register, Address offset\+: 0x40 \mbox{\Hypertarget{struct_d_m_a2_d___type_def_a50f9ee49cd295305a56ac58b96d11ded}\label{struct_d_m_a2_d___type_def_a50f9ee49cd295305a56ac58b96d11ded}} 
\index{DMA2D\_TypeDef@{DMA2D\_TypeDef}!OPFCCR@{OPFCCR}}
\index{OPFCCR@{OPFCCR}!DMA2D\_TypeDef@{DMA2D\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OPFCCR}{OPFCCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+M\+A2\+D\+\_\+\+Type\+Def\+::\+O\+P\+F\+C\+CR}

D\+M\+A2D Output P\+FC Control Register, Address offset\+: 0x34 \mbox{\Hypertarget{struct_d_m_a2_d___type_def_a996362d8114c5c841da6c763b0df3df1}\label{struct_d_m_a2_d___type_def_a996362d8114c5c841da6c763b0df3df1}} 
\index{DMA2D\_TypeDef@{DMA2D\_TypeDef}!RESERVED@{RESERVED}}
\index{RESERVED@{RESERVED}!DMA2D\_TypeDef@{DMA2D\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED}{RESERVED}}
{\footnotesize\ttfamily uint32\+\_\+t D\+M\+A2\+D\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+ED\mbox{[}236\mbox{]}}

Reserved, 0x50-\/0x3\+FF 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
D\+:/\+H\+E\+R\+M\+E\+S\+S\+\_\+\+S\+P\+Software/\+Micro\+Controller/\+Cube/\+Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F7xx/\+Include/\mbox{\hyperlink{stm32f779xx_8h}{stm32f779xx.\+h}}\end{DoxyCompactItemize}
