
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.33+6 (git sha1 41b34a193, x86_64-conda-linux-gnu-cc 11.2.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1694128612374/work=/usr/local/src/conda/yosys-0.33_7_g41b34a193 -fdebug-prefix-map=/home/daniel-puentes/miniconda3/envs/digital=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants)


-- Parsing `comp.v' using frontend ` -vlog2k' --

1. Executing Verilog-2005 frontend: comp.v
Parsing Verilog input from `comp.v' to AST representation.
Storing AST representation for module `$abstract\comp'.
Successfully finished Verilog frontend.

-- Parsing `rsr.v' using frontend ` -vlog2k' --

2. Executing Verilog-2005 frontend: rsr.v
Parsing Verilog input from `rsr.v' to AST representation.
Storing AST representation for module `$abstract\rsr'.
Successfully finished Verilog frontend.

-- Parsing `lsr.v' using frontend ` -vlog2k' --

3. Executing Verilog-2005 frontend: lsr.v
Parsing Verilog input from `lsr.v' to AST representation.
Storing AST representation for module `$abstract\lsr'.
Successfully finished Verilog frontend.

-- Parsing `mult_32.v' using frontend ` -vlog2k' --

4. Executing Verilog-2005 frontend: mult_32.v
Parsing Verilog input from `mult_32.v' to AST representation.
Storing AST representation for module `$abstract\mult_32'.
Successfully finished Verilog frontend.

-- Parsing `acc.v' using frontend ` -vlog2k' --

5. Executing Verilog-2005 frontend: acc.v
Parsing Verilog input from `acc.v' to AST representation.
Storing AST representation for module `$abstract\acc'.
Successfully finished Verilog frontend.

-- Parsing `control_mult.v' using frontend ` -vlog2k' --

6. Executing Verilog-2005 frontend: control_mult.v
Parsing Verilog input from `control_mult.v' to AST representation.
Storing AST representation for module `$abstract\control_mult'.
Successfully finished Verilog frontend.

-- Running command `synth_ecp5 -top mult_32 -json build/mult_32.json ; fsm ; write_verilog -attr2comment build/mult_32_synth.v ' --

7. Executing SYNTH_ECP5 pass.

7.1. Executing Verilog-2005 frontend: /home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_COMB'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

7.2. Executing Verilog-2005 frontend: /home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_bb.v' to AST representation.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\DLLDELD'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

7.3. Executing HIERARCHY pass (managing design hierarchy).

7.4. Executing AST frontend in derive mode using pre-parsed AST for module `\mult_32'.
Generating RTLIL representation for module `\mult_32'.

7.4.1. Analyzing design hierarchy..
Top module:  \mult_32

7.4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\control_mult'.
Generating RTLIL representation for module `\control_mult'.

7.4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\acc'.
Generating RTLIL representation for module `\acc'.

7.4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\comp'.
Generating RTLIL representation for module `\comp'.

7.4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\lsr'.
Generating RTLIL representation for module `\lsr'.

7.4.6. Executing AST frontend in derive mode using pre-parsed AST for module `\rsr'.
Generating RTLIL representation for module `\rsr'.

7.4.7. Analyzing design hierarchy..
Top module:  \mult_32
Used module:     \control_mult
Used module:     \acc
Used module:     \comp
Used module:     \lsr
Used module:     \rsr

7.4.8. Analyzing design hierarchy..
Top module:  \mult_32
Used module:     \control_mult
Used module:     \acc
Used module:     \comp
Used module:     \lsr
Used module:     \rsr
Removing unused module `$abstract\control_mult'.
Removing unused module `$abstract\acc'.
Removing unused module `$abstract\mult_32'.
Removing unused module `$abstract\lsr'.
Removing unused module `$abstract\rsr'.
Removing unused module `$abstract\comp'.
Removed 6 unused modules.
Warning: Resizing cell port mult_32.lsr0.s_A from 32 bits to 31 bits.

7.5. Executing PROC pass (convert processes to netlists).

7.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:213$117'.
Cleaned up 1 empty switch.

7.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:350$224 in module TRELLIS_FF.
Marked 1 switch rules as full_case in process $proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:285$176 in module DPR16X4C.
Marked 1 switch rules as full_case in process $proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:221$118 in module TRELLIS_DPR16X4.
Marked 2 switch rules as full_case in process $proc$rsr.v:8$240 in module rsr.
Marked 2 switch rules as full_case in process $proc$lsr.v:8$238 in module lsr.
Marked 2 switch rules as full_case in process $proc$acc.v:10$231 in module acc.
Marked 5 switch rules as full_case in process $proc$control_mult.v:34$226 in module control_mult.
Removed a total of 0 dead cases.

7.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 59 assignments to connections.

7.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\TRELLIS_FF.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$225'.
  Set init value: \Q = 1'0
Found init rule in `\comp.$proc$comp.v:0$237'.
  Set init value: \tmp = 1'0
Found init rule in `\acc.$proc$acc.v:0$233'.
  Set init value: \pp = 0
Found init rule in `\control_mult.$proc$control_mult.v:0$230'.
  Set init value: \done = 1'0
  Set init value: \add = 1'0
  Set init value: \sh = 1'0
  Set init value: \reset = 1'0
  Set init value: \state = 3'000

7.5.5. Executing PROC_ARST pass (detect async resets in processes).

7.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

7.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\TRELLIS_FF.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$225'.
Creating decoders for process `\TRELLIS_FF.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:350$224'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
Creating decoders for process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:285$176'.
     1/3: $1$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:287$175_EN[3:0]$182
     2/3: $1$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:287$175_DATA[3:0]$181
     3/3: $1$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:287$175_ADDR[3:0]$180
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:221$118'.
     1/3: $1$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:223$116_EN[3:0]$124
     2/3: $1$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:223$116_DATA[3:0]$123
     3/3: $1$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:223$116_ADDR[3:0]$122
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:213$117'.
Creating decoders for process `\rsr.$proc$rsr.v:8$240'.
     1/2: $2\s_B[15:0]
     2/2: $1\s_B[15:0]
Creating decoders for process `\lsr.$proc$lsr.v:8$238'.
     1/2: $2\s_A[30:0]
     2/2: $1\s_A[30:0]
Creating decoders for process `\comp.$proc$comp.v:0$237'.
Creating decoders for process `\comp.$proc$comp.v:9$234'.
Creating decoders for process `\acc.$proc$acc.v:0$233'.
Creating decoders for process `\acc.$proc$acc.v:10$231'.
     1/2: $2\pp[31:0]
     2/2: $1\pp[31:0]
Creating decoders for process `\control_mult.$proc$control_mult.v:0$230'.
Creating decoders for process `\control_mult.$proc$control_mult.v:34$226'.
     1/15: $5\state[2:0]
     2/15: $4\state[2:0]
     3/15: $3\state[2:0]
     4/15: $2\state[2:0]
     5/15: $2\count[3:0]
     6/15: $2\add[0:0]
     7/15: $2\reset[0:0]
     8/15: $2\sh[0:0]
     9/15: $2\done[0:0]
    10/15: $1\state[2:0]
    11/15: $1\count[3:0]
    12/15: $1\reset[0:0]
    13/15: $1\sh[0:0]
    14/15: $1\add[0:0]
    15/15: $1\done[0:0]

7.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\comp.\tmp' from process `\comp.$proc$comp.v:9$234'.
Removing init bit 1'0 for non-memory siginal `\comp.\tmp` in process `\comp.$proc$comp.v:9$234`.

7.5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\TRELLIS_FF.\Q' using process `\TRELLIS_FF.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:350$224'.
  created $dff cell `$procdff$403' with positive edge clock.
Creating register for signal `\DPR16X4C.\i' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$160_EN' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$161_EN' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$162_EN' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$163_EN' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$164_EN' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$165_EN' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$166_EN' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$167_EN' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$168_EN' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$169_EN' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$170_EN' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$171_EN' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$172_EN' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$173_EN' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$174_EN' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:287$175_ADDR' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:285$176'.
  created $dff cell `$procdff$404' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:287$175_DATA' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:285$176'.
  created $dff cell `$procdff$405' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:287$175_EN' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:285$176'.
  created $dff cell `$procdff$406' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\i' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$100_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$101_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$102_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$103_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$104_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$105_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$106_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$107_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$108_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$109_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$110_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$111_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$112_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$113_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$114_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$115_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:223$116_ADDR' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:221$118'.
  created $dff cell `$procdff$407' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:223$116_DATA' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:221$118'.
  created $dff cell `$procdff$408' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:223$116_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:221$118'.
  created $dff cell `$procdff$409' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\muxwre' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:213$117'.
  created direct connection (no actual register cell created).
Creating register for signal `\rsr.\s_B' using process `\rsr.$proc$rsr.v:8$240'.
  created $dff cell `$procdff$410' with negative edge clock.
Creating register for signal `\lsr.\s_A' using process `\lsr.$proc$lsr.v:8$238'.
  created $dff cell `$procdff$411' with negative edge clock.
Creating register for signal `\acc.\pp' using process `\acc.$proc$acc.v:10$231'.
  created $dff cell `$procdff$412' with negative edge clock.
Creating register for signal `\control_mult.\done' using process `\control_mult.$proc$control_mult.v:34$226'.
  created $dff cell `$procdff$413' with positive edge clock.
Creating register for signal `\control_mult.\add' using process `\control_mult.$proc$control_mult.v:34$226'.
  created $dff cell `$procdff$414' with positive edge clock.
Creating register for signal `\control_mult.\sh' using process `\control_mult.$proc$control_mult.v:34$226'.
  created $dff cell `$procdff$415' with positive edge clock.
Creating register for signal `\control_mult.\reset' using process `\control_mult.$proc$control_mult.v:34$226'.
  created $dff cell `$procdff$416' with positive edge clock.
Creating register for signal `\control_mult.\state' using process `\control_mult.$proc$control_mult.v:34$226'.
  created $dff cell `$procdff$417' with positive edge clock.
Creating register for signal `\control_mult.\count' using process `\control_mult.$proc$control_mult.v:34$226'.
  created $dff cell `$procdff$418' with positive edge clock.

7.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

7.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `TRELLIS_FF.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$225'.
Found and cleaned up 2 empty switches in `\TRELLIS_FF.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:350$224'.
Removing empty process `TRELLIS_FF.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:350$224'.
Removing empty process `DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
Found and cleaned up 1 empty switch in `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:285$176'.
Removing empty process `TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:221$118'.
Removing empty process `TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:213$117'.
Found and cleaned up 2 empty switches in `\rsr.$proc$rsr.v:8$240'.
Removing empty process `rsr.$proc$rsr.v:8$240'.
Found and cleaned up 2 empty switches in `\lsr.$proc$lsr.v:8$238'.
Removing empty process `lsr.$proc$lsr.v:8$238'.
Removing empty process `comp.$proc$comp.v:0$237'.
Removing empty process `comp.$proc$comp.v:9$234'.
Removing empty process `acc.$proc$acc.v:0$233'.
Found and cleaned up 2 empty switches in `\acc.$proc$acc.v:10$231'.
Removing empty process `acc.$proc$acc.v:10$231'.
Removing empty process `control_mult.$proc$control_mult.v:0$230'.
Found and cleaned up 5 empty switches in `\control_mult.$proc$control_mult.v:34$226'.
Removing empty process `control_mult.$proc$control_mult.v:34$226'.
Cleaned up 15 empty switches.

7.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module rsr.
Optimizing module lsr.
Optimizing module comp.
Optimizing module acc.
Optimizing module control_mult.
Optimizing module mult_32.

7.6. Executing FLATTEN pass (flatten design).
Deleting now unused module rsr.
Deleting now unused module lsr.
Deleting now unused module comp.
Deleting now unused module acc.
Deleting now unused module control_mult.

7.7. Executing TRIBUF pass.

7.8. Executing DEMINOUT pass (demote inout ports to input or output).

7.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_32.

7.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_32..
Removed 0 unused cells and 68 unused wires.

7.11. Executing CHECK pass (checking for obvious problems).
Checking module mult_32...
Found and reported 0 problems.

7.12. Executing OPT pass (performing simple optimizations).

7.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_32.

7.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_32'.
Removed a total of 25 cells.

7.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\control0.$procmux$326.
    dead port 1/2 on $mux $flatten\control0.$procmux$336.
    dead port 1/2 on $mux $flatten\acc0.$procmux$287.
    dead port 1/2 on $mux $flatten\control0.$procmux$343.
    dead port 1/2 on $mux $flatten\control0.$procmux$353.
    dead port 1/2 on $mux $flatten\control0.$procmux$363.
    dead port 2/2 on $mux $flatten\control0.$procmux$298.
    dead port 1/2 on $mux $flatten\control0.$procmux$301.
    dead port 1/2 on $mux $flatten\control0.$procmux$373.
    dead port 2/2 on $mux $flatten\control0.$procmux$310.
    dead port 1/2 on $mux $flatten\control0.$procmux$313.
    dead port 2/2 on $mux $flatten\control0.$procmux$323.
    dead port 1/2 on $mux $flatten\control0.$procmux$383.
    dead port 1/2 on $mux $flatten\lsr0.$procmux$278.
    dead port 1/2 on $mux $flatten\rsr0.$procmux$269.
Removed 15 multiplexer ports.

7.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult_32.
    New ctrl vector for $pmux cell $flatten\control0.$procmux$356: { $flatten\control0.$procmux$324_CMP $auto$opt_reduce.cc:134:opt_pmux$420 }
    New ctrl vector for $pmux cell $flatten\control0.$procmux$366: { $flatten\control0.$procmux$299_CMP $auto$opt_reduce.cc:134:opt_pmux$422 }
    New ctrl vector for $pmux cell $flatten\control0.$procmux$376: { $auto$opt_reduce.cc:134:opt_pmux$424 $flatten\control0.$procmux$330_CMP }
    New ctrl vector for $pmux cell $flatten\control0.$procmux$346: { $flatten\control0.$procmux$331_CMP $auto$opt_reduce.cc:134:opt_pmux$426 }
  Optimizing cells in module \mult_32.
Performed a total of 4 changes.

7.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_32'.
Removed a total of 0 cells.

7.12.6. Executing OPT_DFF pass (perform DFF optimizations).

7.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_32..
Removed 0 unused cells and 40 unused wires.

7.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_32.

7.12.9. Rerunning OPT passes. (Maybe there is more to do..)

7.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

7.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult_32.
Performed a total of 0 changes.

7.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_32'.
Removed a total of 0 cells.

7.12.13. Executing OPT_DFF pass (perform DFF optimizations).

7.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_32..

7.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_32.

7.12.16. Finished OPT passes. (There is nothing left to do.)

7.13. Executing FSM pass (extract and optimize FSM).

7.13.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking mult_32.control0.state as FSM state register:
    Register has an initialization value.

7.13.2. Executing FSM_EXTRACT pass (extracting FSM from design).

7.13.3. Executing FSM_OPT pass (simple optimizations of FSMs).

7.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_32..

7.13.5. Executing FSM_OPT pass (simple optimizations of FSMs).

7.13.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

7.13.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

7.13.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

7.14. Executing OPT pass (performing simple optimizations).

7.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_32.

7.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_32'.
Removed a total of 0 cells.

7.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

7.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult_32.
Performed a total of 0 changes.

7.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_32'.
Removed a total of 0 cells.

7.14.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\rsr0.$procdff$410 ($dff) from module mult_32 (D = $flatten\rsr0.$0\s_B[15:0], Q = \rsr0.s_B).
Adding SRST signal on $flatten\lsr0.$procdff$411 ($dff) from module mult_32 (D = $flatten\lsr0.$2\s_A[30:0] [30:16], Q = \lsr0.s_A [30:16], rval = 15'000000000000000).
Adding EN signal on $flatten\lsr0.$procdff$411 ($dff) from module mult_32 (D = $flatten\lsr0.$0\s_A[30:0] [15:0], Q = \lsr0.s_A [15:0]).
Adding EN signal on $auto$ff.cc:266:slice$430 ($sdff) from module mult_32 (D = \lsr0.s_A [29:15], Q = \lsr0.s_A [30:16]).
Adding EN signal on $flatten\control0.$procdff$418 ($dff) from module mult_32 (D = $flatten\control0.$2\count[3:0], Q = \control0.count).
Adding SRST signal on $flatten\control0.$procdff$417 ($dff) from module mult_32 (D = $flatten\control0.$2\state[2:0], Q = \control0.state, rval = 3'000).
Adding EN signal on $flatten\control0.$procdff$416 ($dff) from module mult_32 (D = $flatten\control0.$2\reset[0:0], Q = \control0.reset).
Adding EN signal on $flatten\control0.$procdff$415 ($dff) from module mult_32 (D = $flatten\control0.$2\sh[0:0], Q = \control0.sh).
Adding EN signal on $flatten\control0.$procdff$414 ($dff) from module mult_32 (D = $flatten\control0.$2\add[0:0], Q = \control0.add).
Adding EN signal on $flatten\control0.$procdff$413 ($dff) from module mult_32 (D = $flatten\control0.$2\done[0:0], Q = \control0.done).
Adding SRST signal on $flatten\acc0.$procdff$412 ($dff) from module mult_32 (D = $flatten\acc0.$2\pp[31:0], Q = \acc0.pp, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$472 ($sdff) from module mult_32 (D = $flatten\acc0.$add$acc.v:15$232_Y, Q = \acc0.pp).

7.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_32..
Removed 8 unused cells and 8 unused wires.

7.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_32.

7.14.9. Rerunning OPT passes. (Maybe there is more to do..)

7.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

7.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult_32.
Performed a total of 0 changes.

7.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_32'.
Removed a total of 5 cells.

7.14.13. Executing OPT_DFF pass (perform DFF optimizations).

7.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_32..
Removed 0 unused cells and 5 unused wires.

7.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_32.

7.14.16. Rerunning OPT passes. (Maybe there is more to do..)

7.14.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

7.14.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult_32.
Performed a total of 0 changes.

7.14.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_32'.
Removed a total of 0 cells.

7.14.20. Executing OPT_DFF pass (perform DFF optimizations).

7.14.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_32..

7.14.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_32.

7.14.23. Finished OPT passes. (There is nothing left to do.)

7.15. Executing WREDUCE pass (reducing word size of cells).
Removed top 15 bits (of 31) from mux cell mult_32.$flatten\lsr0.$procmux$281 ($mux).
Removed top 15 bits (of 31) from mux cell mult_32.$flatten\lsr0.$procmux$275 ($mux).
Removed top 1 bits (of 32) from port B of cell mult_32.$flatten\acc0.$add$acc.v:15$232 ($add).
Removed top 1 bits (of 3) from port B of cell mult_32.$flatten\control0.$procmux$331_CMP0 ($eq).
Removed top 2 bits (of 3) from mux cell mult_32.$flatten\control0.$procmux$321 ($mux).
Removed top 2 bits (of 3) from port B of cell mult_32.$flatten\control0.$procmux$311_CMP0 ($eq).
Removed top 2 bits (of 3) from mux cell mult_32.$flatten\control0.$procmux$308 ($mux).
Removed top 1 bits (of 3) from port B of cell mult_32.$flatten\control0.$procmux$299_CMP0 ($eq).
Removed top 28 bits (of 32) from port B of cell mult_32.$flatten\control0.$gt$control_mult.v:85$228 ($gt).
Removed top 31 bits (of 32) from port B of cell mult_32.$flatten\control0.$add$control_mult.v:84$227 ($add).
Removed top 28 bits (of 32) from port Y of cell mult_32.$flatten\control0.$add$control_mult.v:84$227 ($add).
Removed top 2 bits (of 3) from wire mult_32.$flatten\control0.$3\state[2:0].
Removed top 2 bits (of 3) from wire mult_32.$flatten\control0.$4\state[2:0].
Removed top 28 bits (of 32) from wire mult_32.$flatten\control0.$add$control_mult.v:84$227_Y.
Removed top 15 bits (of 31) from wire mult_32.$flatten\lsr0.$0\s_A[30:0].
Removed top 15 bits (of 31) from wire mult_32.$flatten\lsr0.$2\s_A[30:0].

7.16. Executing PEEPOPT pass (run peephole optimizers).

7.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_32..
Removed 0 unused cells and 5 unused wires.

7.18. Executing SHARE pass (SAT-based resource sharing).

7.19. Executing TECHMAP pass (map to technology primitives).

7.19.1. Executing Verilog-2005 frontend: /home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

7.19.2. Continuing TECHMAP pass.
Using template $paramod$e4c92889d88a2565010b877d9939a0ac6b8fc9a2\_90_lut_cmp_ for cells of type $gt.
No more expansions possible.

7.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_32.

7.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_32..
Removed 0 unused cells and 3 unused wires.

7.22. Executing TECHMAP pass (map to technology primitives).

7.22.1. Executing Verilog-2005 frontend: /home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

7.22.2. Executing Verilog-2005 frontend: /home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

7.22.3. Continuing TECHMAP pass.
No more expansions possible.

7.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module mult_32:
  creating $macc model for $flatten\acc0.$add$acc.v:15$232 ($add).
  creating $macc model for $flatten\control0.$add$control_mult.v:84$227 ($add).
  creating $alu model for $macc $flatten\control0.$add$control_mult.v:84$227.
  creating $alu model for $macc $flatten\acc0.$add$acc.v:15$232.
  creating $alu cell for $flatten\acc0.$add$acc.v:15$232: $auto$alumacc.cc:485:replace_alu$482
  creating $alu cell for $flatten\control0.$add$control_mult.v:84$227: $auto$alumacc.cc:485:replace_alu$485
  created 2 $alu and 0 $macc cells.

7.24. Executing OPT pass (performing simple optimizations).

7.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_32.

7.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_32'.
Removed a total of 0 cells.

7.24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

7.24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult_32.
Performed a total of 0 changes.

7.24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_32'.
Removed a total of 0 cells.

7.24.6. Executing OPT_DFF pass (perform DFF optimizations).

7.24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_32..

7.24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_32.

7.24.9. Finished OPT passes. (There is nothing left to do.)

7.25. Executing MEMORY pass.

7.25.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

7.25.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

7.25.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

7.25.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

7.25.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

7.25.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_32..

7.25.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

7.25.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

7.25.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_32..

7.25.10. Executing MEMORY_COLLECT pass (generating $mem cells).

7.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_32..

7.27. Executing MEMORY_LIBMAP pass (mapping memories to cells).

7.28. Executing TECHMAP pass (map to technology primitives).

7.28.1. Executing Verilog-2005 frontend: /home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4_'.
Successfully finished Verilog frontend.

7.28.2. Executing Verilog-2005 frontend: /home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ECP5_DP16KD_'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD_'.
Successfully finished Verilog frontend.

7.28.3. Continuing TECHMAP pass.
No more expansions possible.

7.29. Executing OPT pass (performing simple optimizations).

7.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_32.

7.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_32'.
Removed a total of 0 cells.

7.29.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$436 ($dffe) from module mult_32 (D = $techmap481$flatten\control0.$gt$control_mult.v:85$228.A, Q = \control0.count, rval = 4'0000).

7.29.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_32..
Removed 1 unused cells and 7 unused wires.

7.29.5. Rerunning OPT passes. (Removed registers in this run.)

7.29.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_32.

7.29.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_32'.
Removed a total of 0 cells.

7.29.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$432 ($dffe) from module mult_32 (D = \A [0], Q = \lsr0.s_A [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$427 ($dffe) from module mult_32 (D = \B [15], Q = \rsr0.s_B [15], rval = 1'0).

7.29.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_32..

7.29.10. Rerunning OPT passes. (Removed registers in this run.)

7.29.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_32.

7.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_32'.
Removed a total of 0 cells.

7.29.13. Executing OPT_DFF pass (perform DFF optimizations).

7.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_32..

7.29.15. Finished fast OPT passes.

7.30. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

7.31. Executing OPT pass (performing simple optimizations).

7.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_32.

7.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_32'.
Removed a total of 0 cells.

7.31.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

7.31.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult_32.
    Consolidated identical input bits for $mux cell $flatten\control0.$procmux$296:
      Old ports: A=3'001, B=3'100, Y=$flatten\control0.$5\state[2:0]
      New ports: A=2'01, B=2'10, Y={ $flatten\control0.$5\state[2:0] [2] $flatten\control0.$5\state[2:0] [0] }
      New connections: $flatten\control0.$5\state[2:0] [1] = 1'0
    Consolidated identical input bits for $mux cell $flatten\control0.$ternary$control_mult.v:85$229:
      Old ports: A=3'100, B=3'000, Y=$flatten\control0.$ternary$control_mult.v:85$229_Y
      New ports: A=1'1, B=1'0, Y=$flatten\control0.$ternary$control_mult.v:85$229_Y [2]
      New connections: $flatten\control0.$ternary$control_mult.v:85$229_Y [1:0] = 2'00
  Optimizing cells in module \mult_32.
Performed a total of 2 changes.

7.31.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_32'.
Removed a total of 0 cells.

7.31.6. Executing OPT_DFF pass (perform DFF optimizations).

7.31.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_32..

7.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_32.

7.31.9. Rerunning OPT passes. (Maybe there is more to do..)

7.31.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

7.31.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult_32.
Performed a total of 0 changes.

7.31.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_32'.
Removed a total of 0 cells.

7.31.13. Executing OPT_DFF pass (perform DFF optimizations).

7.31.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_32..

7.31.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_32.

7.31.16. Finished OPT passes. (There is nothing left to do.)

7.32. Executing TECHMAP pass (map to technology primitives).

7.32.1. Executing Verilog-2005 frontend: /home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

7.32.2. Executing Verilog-2005 frontend: /home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

7.32.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $sdffe.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$e891e6b399cf52748460a311fafe476815d24bd7\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$56f7ce6d87f8add68ca646dc02d7695a3189f8e5\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $or.
No more expansions possible.

7.33. Executing OPT pass (performing simple optimizations).

7.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_32.

7.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult_32'.
Removed a total of 9 cells.

7.33.3. Executing OPT_DFF pass (perform DFF optimizations).

7.33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_32..
Removed 132 unused cells and 176 unused wires.

7.33.5. Finished fast OPT passes.

7.34. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_32..

7.35. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

7.36. Executing TECHMAP pass (map to technology primitives).

7.36.1. Executing Verilog-2005 frontend: /home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

7.36.2. Continuing TECHMAP pass.
Using template $paramod\$_DFFE_NP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_NP_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PP_.
Using template \$_SDFFE_NP0P_ for cells of type $_SDFFE_NP0P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
No more expansions possible.

7.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult_32.

7.38. Executing SIMPLEMAP pass (map simple cells to gate primitives).

7.39. Executing LATTICE_GSR pass (implement FF init values).
Handling GSR in mult_32.

7.40. Executing ATTRMVCP pass (move or copy attributes).

7.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_32..
Removed 0 unused cells and 503 unused wires.

7.42. Executing TECHMAP pass (map to technology primitives).

7.42.1. Executing Verilog-2005 frontend: /home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

7.42.2. Continuing TECHMAP pass.
No more expansions possible.

7.43. Executing ABC pass (technology mapping using ABC).

7.43.1. Extracting gate netlist of module `\mult_32' to `<abc-temp-dir>/input.blif'..
Extracted 119 gates and 193 wires to a netlist network with 72 inputs and 53 outputs.

7.43.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + dress <abc-temp-dir>/input.blif 
ABC: Total number of equiv classes                =      53.
ABC: Participating nodes from both networks       =     131.
ABC: Participating nodes from the first network   =      59. (  96.72 % of nodes)
ABC: Participating nodes from the second network  =      72. ( 118.03 % of nodes)
ABC: Node pairs (any polarity)                    =      59. (  96.72 % of names can be moved)
ABC: Node pairs (same polarity)                   =      55. (  90.16 % of names can be moved)
ABC: Total runtime =     0.03 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

7.43.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       60
ABC RESULTS:        internal signals:       68
ABC RESULTS:           input signals:       72
ABC RESULTS:          output signals:       53
Removing temp directory.
Removed 0 unused cells and 143 unused wires.

7.44. Executing TECHMAP pass (map to technology primitives).

7.44.1. Executing Verilog-2005 frontend: /home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

7.44.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$415b9dd3a15783ae56c103f189fd8e182f997441\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111000 for cells of type $lut.
Using template $paramod$20988ae611f50d4809bf846b384bfea693d0bb0f\$lut for cells of type $lut.
Using template $paramod$01cbc9f2eb2cc4241ded6de72b111cacf10027fe\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$7e4e2428a2f9b92dcb758270149d84df2ec3a13e\$lut for cells of type $lut.
Using template $paramod$7a85a187bb2c69a7a723b82fbf716a27d2e42744\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100001 for cells of type $lut.
No more expansions possible.

7.45. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in mult_32.
  Optimizing lut $abc$1446$auto$blifparse.cc:525:parse_blif$1453.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$1446$auto$blifparse.cc:525:parse_blif$1459.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$1446$auto$blifparse.cc:525:parse_blif$1461.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$1446$auto$blifparse.cc:525:parse_blif$1461.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$1446$auto$blifparse.cc:525:parse_blif$1462.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$1446$auto$blifparse.cc:525:parse_blif$1462.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$1446$auto$blifparse.cc:525:parse_blif$1462.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$1446$auto$blifparse.cc:525:parse_blif$1462.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$1446$auto$blifparse.cc:525:parse_blif$1462.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$1446$auto$blifparse.cc:525:parse_blif$1453.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$1446$auto$blifparse.cc:525:parse_blif$1459.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$1446$auto$blifparse.cc:525:parse_blif$1461.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$1446$auto$blifparse.cc:525:parse_blif$1462.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$1446$auto$blifparse.cc:525:parse_blif$1462.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$1446$auto$blifparse.cc:525:parse_blif$1453.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
Removed 0 unused cells and 123 unused wires.

7.46. Executing AUTONAME pass.
Renamed 1054 objects in module mult_32 (20 iterations).

7.47. Executing HIERARCHY pass (managing design hierarchy).

7.47.1. Analyzing design hierarchy..
Top module:  \mult_32

7.47.2. Analyzing design hierarchy..
Top module:  \mult_32
Removed 0 unused modules.

7.48. Printing statistics.

=== mult_32 ===

   Number of wires:                119
   Number of wire bits:            499
   Number of public wires:         119
   Number of public wire bits:     499
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                193
     CCU2C                          16
     L6MUX21                         5
     LUT4                           73
     PFUMX                           9
     TRELLIS_FF                     90

7.49. Executing CHECK pass (checking for obvious problems).
Checking module mult_32...
Found and reported 0 problems.

7.50. Executing JSON backend.

8. Executing FSM pass (extract and optimize FSM).

8.1. Executing FSM_DETECT pass (finding FSMs in design).

8.2. Executing FSM_EXTRACT pass (extracting FSM from design).

8.3. Executing FSM_OPT pass (simple optimizations of FSMs).

8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult_32..

8.5. Executing FSM_OPT pass (simple optimizations of FSMs).

8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

9. Executing Verilog backend.

9.1. Executing BMUXMAP pass.

9.2. Executing DEMUXMAP pass.
Dumping module `\mult_32'.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: fb3e8e069e, CPU: user 1.12s system 0.05s, MEM: 26.48 MB peak
Yosys 0.33+6 (git sha1 41b34a193, x86_64-conda-linux-gnu-cc 11.2.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1694128612374/work=/usr/local/src/conda/yosys-0.33_7_g41b34a193 -fdebug-prefix-map=/home/daniel-puentes/miniconda3/envs/digital=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants)
Time spent: 36% 25x read_verilog (0 sec), 15% 1x abc (0 sec), ...
