Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date             : Mon Nov 18 08:18:09 2024
| Host             : DESKTOP-07OEL5G running 64-bit major release  (build 9200)
| Command          : report_power -file Risc5CPU_power_routed.rpt -pb Risc5CPU_power_summary_routed.pb -rpx Risc5CPU_power_routed.rpx
| Design           : Risc5CPU
| Device           : xc7a200tsbg484-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 227.729 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                      |
| Power Budget Margin (W)  | NA                                |
| Dynamic (W)              | 226.047                           |
| Device Static (W)        | 1.682                             |
| Effective TJA (C/W)      | 3.3                               |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     4.803 |     1742 |       --- |             --- |
|   LUT as Logic           |     4.385 |     1031 |    133800 |            0.77 |
|   LUT as Distributed RAM |     0.239 |       44 |     46200 |            0.10 |
|   Register               |     0.150 |      431 |    269200 |            0.16 |
|   CARRY4                 |     0.023 |        4 |     33450 |            0.01 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |       16 |       --- |             --- |
| Signals                  |     9.619 |     1774 |       --- |             --- |
| Block RAM                |     0.129 |      0.5 |       365 |            0.14 |
| DSPs                     |     1.224 |        3 |       740 |            0.41 |
| I/O                      |   210.273 |      197 |       285 |           69.12 |
| Static Power             |     1.682 |          |           |                 |
| Total                    |   227.729 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |    16.979 |      15.769 |      1.210 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     7.911 |       7.705 |      0.206 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |    59.520 |      59.515 |      0.005 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.058 |       0.010 |      0.048 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------+-----------+
| Name                            | Power (W) |
+---------------------------------+-----------+
| Risc5CPU                        |   226.047 |
|   DataRAM_1                     |     2.968 |
|     ram0                        |     2.968 |
|       U0                        |     2.968 |
|   EX_1                          |     1.532 |
|     ALU1                        |     1.532 |
|   EX_MEM_1                      |     0.438 |
|   ID_1                          |     0.539 |
|     Decode0                     |     0.177 |
|       ALUCode_reg[1]            |     0.002 |
|     Registers0                  |     0.362 |
|       regs_reg_r1_0_31_0_5      |     0.033 |
|       regs_reg_r1_0_31_12_17    |     0.042 |
|       regs_reg_r1_0_31_18_23    |     0.034 |
|       regs_reg_r1_0_31_24_29    |     0.028 |
|       regs_reg_r1_0_31_30_31    |     0.008 |
|       regs_reg_r1_0_31_30_31__0 |     0.009 |
|       regs_reg_r1_0_31_6_11     |     0.032 |
|       regs_reg_r2_0_31_0_5      |     0.029 |
|       regs_reg_r2_0_31_12_17    |     0.039 |
|       regs_reg_r2_0_31_18_23    |     0.037 |
|       regs_reg_r2_0_31_24_29    |     0.028 |
|       regs_reg_r2_0_31_30_31    |     0.010 |
|       regs_reg_r2_0_31_30_31__0 |     0.007 |
|       regs_reg_r2_0_31_6_11     |     0.028 |
|   ID_EX_1                       |     3.567 |
|   IF_1                          |     1.293 |
|   IF_ID_1                       |     2.160 |
|   MEM_WB_1                      |     3.237 |
+---------------------------------+-----------+


