INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/i/0930_XOR/0930_XOR.srcs/sources_1/new/xor_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/i/0930_XOR/0930_XOR.srcs/sim_1/new/xor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_tb
INFO: [VRFC 10-2458] undeclared symbol E, assumed default net type wire [C:/Users/i/0930_XOR/0930_XOR.srcs/sim_1/new/xor_tb.v:35]
INFO: [VRFC 10-2458] undeclared symbol F, assumed default net type wire [C:/Users/i/0930_XOR/0930_XOR.srcs/sim_1/new/xor_tb.v:36]
