-- VHDL for IBM SMS ALD group ArithOverflowLatches
-- Title: ArithOverflowLatches
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 10/5/2020 4:59:09 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ArithOverflowLatches is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		PS_LAST_LOGIC_GATE_2: in STD_LOGIC;
		PS_LAST_LOGIC_GATE_1: in STD_LOGIC;
		MS_SET_NO_DIV_OVERFLOW: in STD_LOGIC;
		MS_RESET_DIV_OVERFLOW: in STD_LOGIC;
		MS_COMPUTER_RESET_1: in STD_LOGIC;
		MS_1401_MODE_1: in STD_LOGIC;
		MB_DIV_DOT_MQ_DOT_B_DOT_S_DOT_RC: in STD_LOGIC;
		MS_SET_NO_OVERFLOW: in STD_LOGIC;
		MS_RESET_OVERFLOW: in STD_LOGIC;
		MB_A_OR_S_DOT_B_DOT_1_DOT_T_DOT_BW_DOT_RC: in STD_LOGIC;
		MS_1401_DIVIDE_OVERFLOW: in STD_LOGIC;
		PS_DIV_OVERFLOW: out STD_LOGIC;
		PS_NOT_DIV_OVERFLOW: out STD_LOGIC;
		PS_OVERFLOW: out STD_LOGIC;
		PS_NO_OVERFLOW: out STD_LOGIC;
		LAMP_15A1H12: out STD_LOGIC;
		LAMP_15A1F12: out STD_LOGIC);
end ArithOverflowLatches;


ARCHITECTURE structural of ArithOverflowLatches is

BEGIN

Page_16_45_01_1: ENTITY ALD_16_45_01_1_DIVIDE_OVERFLOW_LATCH
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LAST_LOGIC_GATE_2 =>
		PS_LAST_LOGIC_GATE_2,
	MS_SET_NO_DIV_OVERFLOW =>
		MS_SET_NO_DIV_OVERFLOW,
	MB_DIV_DOT_MQ_DOT_B_DOT_S_DOT_RC =>
		MB_DIV_DOT_MQ_DOT_B_DOT_S_DOT_RC,
	MS_COMPUTER_RESET_1 =>
		MS_COMPUTER_RESET_1,
	PS_LAST_LOGIC_GATE_1 =>
		PS_LAST_LOGIC_GATE_1,
	MS_1401_MODE_1 =>
		MS_1401_MODE_1,
	MS_RESET_DIV_OVERFLOW =>
		MS_RESET_DIV_OVERFLOW,
	PS_NOT_DIV_OVERFLOW =>
		PS_NOT_DIV_OVERFLOW,
	PS_DIV_OVERFLOW =>
		PS_DIV_OVERFLOW,
	LAMP_15A1H12 =>
		LAMP_15A1H12
	);

Page_16_45_02_1: ENTITY ALD_16_45_02_1_ARITH_OVERFLOW_LATCH_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LAST_LOGIC_GATE_1 =>
		PS_LAST_LOGIC_GATE_1,
	MS_SET_NO_OVERFLOW =>
		MS_SET_NO_OVERFLOW,
	MS_1401_DIVIDE_OVERFLOW =>
		MS_1401_DIVIDE_OVERFLOW,
	MB_A_OR_S_DOT_B_DOT_1_DOT_T_DOT_BW_DOT_RC =>
		MB_A_OR_S_DOT_B_DOT_1_DOT_T_DOT_BW_DOT_RC,
	MS_COMPUTER_RESET_1 =>
		MS_COMPUTER_RESET_1,
	PS_LAST_LOGIC_GATE_2 =>
		PS_LAST_LOGIC_GATE_2,
	MS_RESET_OVERFLOW =>
		MS_RESET_OVERFLOW,
	PS_NO_OVERFLOW =>
		PS_NO_OVERFLOW,
	PS_OVERFLOW =>
		PS_OVERFLOW,
	LAMP_15A1F12 =>
		LAMP_15A1F12
	);


END;
