<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>nanofip: nanofip Entity  Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css">
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.9 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Design&nbsp;Unit&nbsp;List</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="hierarchy.html"><span>Design&nbsp;Unit&nbsp;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Design&nbsp;Unit&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>nanofip Entity Reference</h1><!-- doxytag: class="nanofip" --><!-- doxytag: inherits="nanofip::struc" -->Top level design file of <a class="el" href="classnanofip.html" title="Top level design file of nanofip.">nanofip</a>.  
<a href="#_details">More...</a>
<p>
<div class="dynheader">
Inheritance diagram for nanofip:</div>
<div class="dynsection">

<p><center><img src="classnanofip.png" usemap="#nanofip_map" border="0" alt=""></center>
<map name="nanofip_map">
<area href="classnanofip_1_1struc.html" alt="struc" shape="rect" coords="0,0,54,24">
</map>
</div>

<p>
<a href="classnanofip-members.html">List of all members.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Architectures</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="classnanofip_1_1struc.html">struc</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>Architecture </b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Architecture contains only connectivity.  <a href="classnanofip_1_1struc.html#_details">More...</a><br></td></tr>
<br>
<br>
<tr><td colspan="2"><br><h2>Libraries</h2></td></tr>
 <tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="dc40931273a8420e6fb52edf643d8434"></a><!-- doxytag: member="nanofip::IEEE" ref="dc40931273a8420e6fb52edf643d8434" args="" -->
<a class="el" href="classnanofip.html#dc40931273a8420e6fb52edf643d8434">IEEE</a>&nbsp;</td><td class="memItemRight" valign="bottom"></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Standard library. <br></td></tr>
<tr><td colspan="2"><br><h2>Packages</h2></td></tr>
 <tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="6e6dbf4edd4b5ccd41b622bf4fb719b1"></a><!-- doxytag: member="nanofip::STD_LOGIC_1164" ref="6e6dbf4edd4b5ccd41b622bf4fb719b1" args="" -->
<a class="el" href="classnanofip.html#6e6dbf4edd4b5ccd41b622bf4fb719b1">STD_LOGIC_1164</a>&nbsp;</td><td class="memItemRight" valign="bottom">  </td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Standard packages std_logic definitions. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="1e61bc47f00cd334923e39274a78319b"></a><!-- doxytag: member="nanofip::NUMERIC_STD" ref="1e61bc47f00cd334923e39274a78319b" args="" -->
<a class="el" href="classnanofip.html#1e61bc47f00cd334923e39274a78319b">NUMERIC_STD</a>&nbsp;</td><td class="memItemRight" valign="bottom">  </td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">conversion functions <br></td></tr>
<tr><td colspan="2"><br><h2>Ports</h2></td></tr>
 <tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="classnanofip.html#86bd95576cadeb8a7e995298c93ff28a">rate_i</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>in</b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">1</span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bit rate.  <a href="#86bd95576cadeb8a7e995298c93ff28a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="classnanofip.html#127cb67599c7d32ba06f7aca3f7688e3">subs_i</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>in</b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">7</span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Subscriber number coding.  <a href="#127cb67599c7d32ba06f7aca3f7688e3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="classnanofip.html#8dfbf706b81484c1dfd914dbeafcbe70">s_id_o</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>out</b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">1</span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Identification selection.  <a href="#8dfbf706b81484c1dfd914dbeafcbe70"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="classnanofip.html#fd74b63cd2f8988aea89a9e9ed460069">m_id_i</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>in</b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">3</span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Model identification settings.  <a href="#fd74b63cd2f8988aea89a9e9ed460069"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="classnanofip.html#7a47a9e840e411e7cdd4d5af3de127c5">c_id_i</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>in</b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">3</span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Constructor identification settings.  <a href="#7a47a9e840e411e7cdd4d5af3de127c5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="classnanofip.html#a13d99f0c38c90b6d12550fd3ecf3088">p3_lgth_i</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>in</b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">2</span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Produced variable data length.  <a href="#a13d99f0c38c90b6d12550fd3ecf3088"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="f8e1fd0a3b2033eebb87fd9ecdaabce5"></a><!-- doxytag: member="nanofip::fd_rstn_o" ref="f8e1fd0a3b2033eebb87fd9ecdaabce5" args="std_logic;" -->
<a class="el" href="classnanofip.html#f8e1fd0a3b2033eebb87fd9ecdaabce5">fd_rstn_o</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>out</b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Initialisation control, active low. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a60653f4e678f524d183a47ee7a9a0b4"></a><!-- doxytag: member="nanofip::fd_wdgn_i" ref="a60653f4e678f524d183a47ee7a9a0b4" args="std_logic;" -->
<a class="el" href="classnanofip.html#a60653f4e678f524d183a47ee7a9a0b4">fd_wdgn_i</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>in</b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Watchdog on transmitter. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="18ed91849df970d249bcab57d059fe25"></a><!-- doxytag: member="nanofip::fd_txer_i" ref="18ed91849df970d249bcab57d059fe25" args="std_logic;" -->
<a class="el" href="classnanofip.html#18ed91849df970d249bcab57d059fe25">fd_txer_i</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>in</b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmitter error. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="8f15cc669dddd624273cf8096c35c0b1"></a><!-- doxytag: member="nanofip::fd_txena_o" ref="8f15cc669dddd624273cf8096c35c0b1" args="std_logic;" -->
<a class="el" href="classnanofip.html#8f15cc669dddd624273cf8096c35c0b1">fd_txena_o</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>out</b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmitter enable. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="26587b231161d239889e044246af7df0"></a><!-- doxytag: member="nanofip::fd_txck_o" ref="26587b231161d239889e044246af7df0" args="std_logic;" -->
<a class="el" href="classnanofip.html#26587b231161d239889e044246af7df0">fd_txck_o</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>out</b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Line driver half bit clock. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="4ad0a244928abe5c8bd4674dfa4c55d3"></a><!-- doxytag: member="nanofip::fx_txd_o" ref="4ad0a244928abe5c8bd4674dfa4c55d3" args="std_logic;" -->
<a class="el" href="classnanofip.html#4ad0a244928abe5c8bd4674dfa4c55d3">fx_txd_o</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>out</b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmitter data. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="62a3bbe68281940a7e361442380ee429"></a><!-- doxytag: member="nanofip::fx_rxa_i" ref="62a3bbe68281940a7e361442380ee429" args="std_logic;" -->
<a class="el" href="classnanofip.html#62a3bbe68281940a7e361442380ee429">fx_rxa_i</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>in</b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reception activity detection. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="758cfbeb6dfb459d073301102571ebb2"></a><!-- doxytag: member="nanofip::fx_rxd_i" ref="758cfbeb6dfb459d073301102571ebb2" args="std_logic;" -->
<a class="el" href="classnanofip.html#758cfbeb6dfb459d073301102571ebb2">fx_rxd_i</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>in</b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receiver data. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="7f68a0169bc479ee0ac8724f67e153d1"></a><!-- doxytag: member="nanofip::uclk_i" ref="7f68a0169bc479ee0ac8724f67e153d1" args="std_logic;" -->
<a class="el" href="classnanofip.html#7f68a0169bc479ee0ac8724f67e153d1">uclk_i</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>in</b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">40 MHz clock <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="classnanofip.html#c41a2793ee79a7d0fb315d0454ec48e8">slone_i</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>in</b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Stand-alone mode.  <a href="#c41a2793ee79a7d0fb315d0454ec48e8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="classnanofip.html#306487cf7b87d7bb520e1abb8ae8cc53">nostat_i</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>in</b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">No NanoFIP status transmission.  <a href="#306487cf7b87d7bb520e1abb8ae8cc53"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="f276549c95cdb9674bf561b8242b6801"></a><!-- doxytag: member="nanofip::rstin_i" ref="f276549c95cdb9674bf561b8242b6801" args="std_logic;" -->
<a class="el" href="classnanofip.html#f276549c95cdb9674bf561b8242b6801">rstin_i</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>in</b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Initialisation control, active low. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="classnanofip.html#81ee23f72d8fe005f1d4249e7062615d">rston_o</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>out</b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reset output, active low.  <a href="#81ee23f72d8fe005f1d4249e7062615d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="classnanofip.html#ea3de0037e85a19a8bce169ff35f67cf">var1_rdy_o</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>out</b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Variable 1 ready.  <a href="#ea3de0037e85a19a8bce169ff35f67cf"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="classnanofip.html#ac588360a567bb33809492491b5a3a62">var1_acc_i</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>in</b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Variable 1 access.  <a href="#ac588360a567bb33809492491b5a3a62"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="classnanofip.html#6b12851fe16e1e33a633748fb6226a7e">var2_rdy_o</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>out</b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Variable 2 ready.  <a href="#6b12851fe16e1e33a633748fb6226a7e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="classnanofip.html#88d8968372ab1ff014f2f9ebe76062b0">var2_acc_i</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>in</b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Variable 2 access.  <a href="#88d8968372ab1ff014f2f9ebe76062b0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="classnanofip.html#7ad5ca27d01580bdf5b7271998576db7">var3_rdy_o</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>out</b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Variable 3 ready.  <a href="#7ad5ca27d01580bdf5b7271998576db7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="classnanofip.html#2852fa260e962c60da011b5316d19f92">var3_acc_i</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>in</b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Variable 3 access.  <a href="#2852fa260e962c60da011b5316d19f92"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="b89f9edd2c6cfc6781f90bfc7f84121d"></a><!-- doxytag: member="nanofip::wclk_i" ref="b89f9edd2c6cfc6781f90bfc7f84121d" args="std_logic;" -->
<a class="el" href="classnanofip.html#b89f9edd2c6cfc6781f90bfc7f84121d">wclk_i</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>in</b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Wishbone clock. May be independent of UCLK. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="classnanofip.html#573ba19bb87aad8130407f22c406345d">dat_i</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>in</b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">15</span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data in.  <a href="#573ba19bb87aad8130407f22c406345d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="classnanofip.html#fce853611538f3ab817d2fbdcdd36d78">dat_o</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>out</b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">15</span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data out.  <a href="#fce853611538f3ab817d2fbdcdd36d78"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="80dbe5945e7ca477a5adb05fd63cdc1f"></a><!-- doxytag: member="nanofip::adr_i" ref="80dbe5945e7ca477a5adb05fd63cdc1f" args="std_logic_vector(9 downto 0);" -->
<a class="el" href="classnanofip.html#80dbe5945e7ca477a5adb05fd63cdc1f">adr_i</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>in</b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">9</span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="96376dbed064b3d031b2b20f8a6ec7dd"></a><!-- doxytag: member="nanofip::rst_i" ref="96376dbed064b3d031b2b20f8a6ec7dd" args="std_logic;" -->
<a class="el" href="classnanofip.html#96376dbed064b3d031b2b20f8a6ec7dd">rst_i</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>in</b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Wishbone reset. Does not reset other internal logic. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a4712ed9567489d5e042c2a5dc3c300e"></a><!-- doxytag: member="nanofip::stb_i" ref="a4712ed9567489d5e042c2a5dc3c300e" args="std_logic;" -->
<a class="el" href="classnanofip.html#a4712ed9567489d5e042c2a5dc3c300e">stb_i</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>in</b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Strobe. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="34423ea1dbfa626ee17c574e257782ad"></a><!-- doxytag: member="nanofip::ack_o" ref="34423ea1dbfa626ee17c574e257782ad" args="std_logic;" -->
<a class="el" href="classnanofip.html#34423ea1dbfa626ee17c574e257782ad">ack_o</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>out</b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Acknowledge. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="9c6a16b7a75c813cad36e7d01e42c0f9"></a><!-- doxytag: member="nanofip::we_i" ref="9c6a16b7a75c813cad36e7d01e42c0f9" args="std_logic;" -->
<a class="el" href="classnanofip.html#9c6a16b7a75c813cad36e7d01e42c0f9">we_i</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>in</b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write enable. <br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
Top level design file of <a class="el" href="classnanofip.html" title="Top level design file of nanofip.">nanofip</a>. 
<p>
The NanoFIP is an FPGA component implementing the WorldFIP protocol that can be used in field devices able to communicate at the three standard speeds. The NanoFIP, that is developed as part of the WorldFIP insourcing project, is designed to be radiation tolerant by using different single event upset mitigation techniques such as triple module redundancy. The device is used in conjunction with a FielDrive driver chip and FieldTR insulating transformer, both available from the company ALSTOM.<p>
Design based on NanoFIP functional specification v1.2 <a href="http://www.ohwr.org/twiki/pub/OHR/CernFIP/WP3/cernfip_fspec1_2.pdf">http://www.ohwr.org/twiki/pub/OHR/CernFIP/WP3/cernfip_fspec1_2.pdf</a><p>
More information at <a href="http://www.ohwr.org/twiki/bin/view/OHR/CernFIP/">http://www.ohwr.org/twiki/bin/view/OHR/CernFIP/</a> <br>
<dl class="author" compact><dt><b>Author:</b></dt><dd>Erik van der Bij (<a href="mailto:Erik.van.der.Bij@cern.ch">Erik.van.der.Bij@cern.ch</a>)</dd></dl>
<dl class="date" compact><dt><b>Date:</b></dt><dd>30/06/2009</dd></dl>
<dl class="version" compact><dt><b>Version:</b></dt><dd>v0.1</dd></dl>
<b>Dependencies:</b><br>
<p>
<b>References:</b><br>
<p>
<b>Modified by:</b><br>
 Author: Erik van der Bij <br>
<br>
<b>Last changes:</b><br>
 30/06/2009 v0.01 EB First version <br>
<dl class="todo" compact><dt><b><a class="el" href="todo.html#_todo000001">Todo:</a></b></dt><dd>Create entity <br>
 </dd></dl>
Entity declaration for long entity name of my_entity 
<p>Definition at line <a class="el" href="nanofip_8vhd_source.html#l00068">68</a> of file <a class="el" href="nanofip_8vhd_source.html">nanofip.vhd</a>.</p>
<hr><h2>Member Data Documentation</h2>
<a class="anchor" name="7a47a9e840e411e7cdd4d5af3de127c5"></a><!-- doxytag: member="nanofip::c_id_i" ref="7a47a9e840e411e7cdd4d5af3de127c5" args="std_logic_vector(3 downto 0);" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classnanofip.html#7a47a9e840e411e7cdd4d5af3de127c5">c_id_i</a> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">3</span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> <code> [Port]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constructor identification settings. 
<p>
Constructor identification settings. Connect the ID inputs either to Gnd, Vcc, S_ID[0] or S_ID[1] to obtain different values for the Model data (i=0,1,2,3).<br>
 C_ID[i] connected to: Gnd S_ID0 SID1 Vcc <br>
 Constructor[2*i] 0 1 0 1 <br>
 Constructor[2*i+1] 0 0 1 1 
<p>Definition at line <a class="el" href="nanofip_8vhd_source.html#l00101">101</a> of file <a class="el" href="nanofip_8vhd_source.html">nanofip.vhd</a>.</p>

</div>
</div><p>
<a class="anchor" name="573ba19bb87aad8130407f22c406345d"></a><!-- doxytag: member="nanofip::dat_i" ref="573ba19bb87aad8130407f22c406345d" args="std_logic_vector(15 downto 0);" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classnanofip.html#573ba19bb87aad8130407f22c406345d">dat_i</a> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">15</span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> <code> [Port]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Data in. 
<p>
Data in. Wishbone access only on bits 7-0. Bits 15-8 only used in stand-alone mode. 
<p>Definition at line <a class="el" href="nanofip_8vhd_source.html#l00193">193</a> of file <a class="el" href="nanofip_8vhd_source.html">nanofip.vhd</a>.</p>

</div>
</div><p>
<a class="anchor" name="fce853611538f3ab817d2fbdcdd36d78"></a><!-- doxytag: member="nanofip::dat_o" ref="fce853611538f3ab817d2fbdcdd36d78" args="std_logic_vector(15 downto 0);" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classnanofip.html#fce853611538f3ab817d2fbdcdd36d78">dat_o</a> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">15</span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> <code> [Port]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Data out. 
<p>
Data out. Wishbone access only on bits 7-0. Bits 15-8 only used in stand-alone mode. 
<p>Definition at line <a class="el" href="nanofip_8vhd_source.html#l00197">197</a> of file <a class="el" href="nanofip_8vhd_source.html">nanofip.vhd</a>.</p>

</div>
</div><p>
<a class="anchor" name="fd74b63cd2f8988aea89a9e9ed460069"></a><!-- doxytag: member="nanofip::m_id_i" ref="fd74b63cd2f8988aea89a9e9ed460069" args="std_logic_vector(3 downto 0);" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classnanofip.html#fd74b63cd2f8988aea89a9e9ed460069">m_id_i</a> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">3</span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> <code> [Port]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Model identification settings. 
<p>
Identification variable settings. Connect the ID inputs either to Gnd, Vcc, S_ID[0] or S_ID[1] to obtain different values for the Model data (i=0,1,2,3).<br>
 M_ID[i] connected to: Gnd S_ID0 SID1 Vcc <br>
 Model [2*i] 0 1 0 1 <br>
 Model [2*i+1] 0 0 1 1 
<p>Definition at line <a class="el" href="nanofip_8vhd_source.html#l00093">93</a> of file <a class="el" href="nanofip_8vhd_source.html">nanofip.vhd</a>.</p>

</div>
</div><p>
<a class="anchor" name="306487cf7b87d7bb520e1abb8ae8cc53"></a><!-- doxytag: member="nanofip::nostat_i" ref="306487cf7b87d7bb520e1abb8ae8cc53" args="std_logic;" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classnanofip.html#306487cf7b87d7bb520e1abb8ae8cc53">nostat_i</a> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b> <code> [Port]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
No NanoFIP status transmission. 
<p>
No NanoFIP status transmission If connected to Vcc, disables sending of NanoFIP status together with the produced data. 
<p>Definition at line <a class="el" href="nanofip_8vhd_source.html#l00142">142</a> of file <a class="el" href="nanofip_8vhd_source.html">nanofip.vhd</a>.</p>

</div>
</div><p>
<a class="anchor" name="a13d99f0c38c90b6d12550fd3ecf3088"></a><!-- doxytag: member="nanofip::p3_lgth_i" ref="a13d99f0c38c90b6d12550fd3ecf3088" args="std_logic_vector(2 downto 0);" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classnanofip.html#a13d99f0c38c90b6d12550fd3ecf3088">p3_lgth_i</a> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">2</span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> <code> [Port]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Produced variable data length. 
<p>
Produced variable data length <br>
 000: 2 Bytes <br>
 001: 8 Bytes <br>
 010: 16 Bytes <br>
 011: 32 Bytes <br>
 100: 64 Bytes <br>
 101: 124 Bytes <br>
 110: reserved, do not use <br>
 111: reserved, do not use <br>
 Actual size: +1 NanoFIP Status byte +1 MPS Status byte (last transmitted) 
<p>Definition at line <a class="el" href="nanofip_8vhd_source.html#l00113">113</a> of file <a class="el" href="nanofip_8vhd_source.html">nanofip.vhd</a>.</p>

</div>
</div><p>
<a class="anchor" name="86bd95576cadeb8a7e995298c93ff28a"></a><!-- doxytag: member="nanofip::rate_i" ref="86bd95576cadeb8a7e995298c93ff28a" args="std_logic_vector(1 downto 0);" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classnanofip.html#86bd95576cadeb8a7e995298c93ff28a">rate_i</a> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">1</span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> <code> [Port]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit rate. 
<p>
Bit rate <br>
 00: 31.25 kbit/s <br>
 01: 1 Mbit/s <br>
 10: 2.5 Mbit/s <br>
 11: reserved, do not use 
<p>Definition at line <a class="el" href="nanofip_8vhd_source.html#l00079">79</a> of file <a class="el" href="nanofip_8vhd_source.html">nanofip.vhd</a>.</p>

</div>
</div><p>
<a class="anchor" name="81ee23f72d8fe005f1d4249e7062615d"></a><!-- doxytag: member="nanofip::rston_o" ref="81ee23f72d8fe005f1d4249e7062615d" args="std_logic;" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classnanofip.html#81ee23f72d8fe005f1d4249e7062615d">rston_o</a> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b> <code> [Port]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reset output, active low. 
<p>
Reset output, active low. Active when the reset variable is received and the second byte contains the station address. 
<p>Definition at line <a class="el" href="nanofip_8vhd_source.html#l00148">148</a> of file <a class="el" href="nanofip_8vhd_source.html">nanofip.vhd</a>.</p>

</div>
</div><p>
<a class="anchor" name="8dfbf706b81484c1dfd914dbeafcbe70"></a><!-- doxytag: member="nanofip::s_id_o" ref="8dfbf706b81484c1dfd914dbeafcbe70" args="std_logic_vector(1 downto 0);" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classnanofip.html#8dfbf706b81484c1dfd914dbeafcbe70">s_id_o</a> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">1</span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> <code> [Port]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Identification selection. 
<p>
Identification selection (see M_ID, C_ID) 
<p>Definition at line <a class="el" href="nanofip_8vhd_source.html#l00085">85</a> of file <a class="el" href="nanofip_8vhd_source.html">nanofip.vhd</a>.</p>

</div>
</div><p>
<a class="anchor" name="c41a2793ee79a7d0fb315d0454ec48e8"></a><!-- doxytag: member="nanofip::slone_i" ref="c41a2793ee79a7d0fb315d0454ec48e8" args="std_logic;" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classnanofip.html#c41a2793ee79a7d0fb315d0454ec48e8">slone_i</a> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b> <code> [Port]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Stand-alone mode. 
<p>
Stand-alone mode If connected to Vcc, disables sending of NanoFIP status together with the produced data. 
<p>Definition at line <a class="el" href="nanofip_8vhd_source.html#l00137">137</a> of file <a class="el" href="nanofip_8vhd_source.html">nanofip.vhd</a>.</p>

</div>
</div><p>
<a class="anchor" name="127cb67599c7d32ba06f7aca3f7688e3"></a><!-- doxytag: member="nanofip::subs_i" ref="127cb67599c7d32ba06f7aca3f7688e3" args="std_logic_vector(7 downto 0);" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classnanofip.html#127cb67599c7d32ba06f7aca3f7688e3">subs_i</a> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">7</span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> <code> [Port]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Subscriber number coding. 
<p>
Subscriber number coding. Station address. 
<p>Definition at line <a class="el" href="nanofip_8vhd_source.html#l00082">82</a> of file <a class="el" href="nanofip_8vhd_source.html">nanofip.vhd</a>.</p>

</div>
</div><p>
<a class="anchor" name="ac588360a567bb33809492491b5a3a62"></a><!-- doxytag: member="nanofip::var1_acc_i" ref="ac588360a567bb33809492491b5a3a62" args="std_logic;" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classnanofip.html#ac588360a567bb33809492491b5a3a62">var1_acc_i</a> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b> <code> [Port]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Variable 1 access. 
<p>
Signals that the user logic is accessing variable 1. Only used to generate a status that verifies that VAR1_RDY was high when accessing. May be grounded. 
<p>Definition at line <a class="el" href="nanofip_8vhd_source.html#l00163">163</a> of file <a class="el" href="nanofip_8vhd_source.html">nanofip.vhd</a>.</p>

</div>
</div><p>
<a class="anchor" name="ea3de0037e85a19a8bce169ff35f67cf"></a><!-- doxytag: member="nanofip::var1_rdy_o" ref="ea3de0037e85a19a8bce169ff35f67cf" args="std_logic;" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classnanofip.html#ea3de0037e85a19a8bce169ff35f67cf">var1_rdy_o</a> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b> <code> [Port]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Variable 1 ready. 
<p>
Signals new data is received and can safely be read (Consumed variable 05xyh). In stand-alone mode one may sample the data on the first clock edge VAR1_RDY is high. 
<p>Definition at line <a class="el" href="nanofip_8vhd_source.html#l00158">158</a> of file <a class="el" href="nanofip_8vhd_source.html">nanofip.vhd</a>.</p>

</div>
</div><p>
<a class="anchor" name="88d8968372ab1ff014f2f9ebe76062b0"></a><!-- doxytag: member="nanofip::var2_acc_i" ref="88d8968372ab1ff014f2f9ebe76062b0" args="std_logic;" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classnanofip.html#88d8968372ab1ff014f2f9ebe76062b0">var2_acc_i</a> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b> <code> [Port]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Variable 2 access. 
<p>
Signals that the user logic is accessing variable 2. Only used to generate a status that verifies that VAR2_RDY was high when accessing. May be grounded. 
<p>Definition at line <a class="el" href="nanofip_8vhd_source.html#l00173">173</a> of file <a class="el" href="nanofip_8vhd_source.html">nanofip.vhd</a>.</p>

</div>
</div><p>
<a class="anchor" name="6b12851fe16e1e33a633748fb6226a7e"></a><!-- doxytag: member="nanofip::var2_rdy_o" ref="6b12851fe16e1e33a633748fb6226a7e" args="std_logic;" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classnanofip.html#6b12851fe16e1e33a633748fb6226a7e">var2_rdy_o</a> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b> <code> [Port]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Variable 2 ready. 
<p>
Signals new data is received and can safely be read (Consumed broadcast variable 04xyh). In stand-alone mode one may sample the data on the first clock edge VAR1_RDY is high. 
<p>Definition at line <a class="el" href="nanofip_8vhd_source.html#l00168">168</a> of file <a class="el" href="nanofip_8vhd_source.html">nanofip.vhd</a>.</p>

</div>
</div><p>
<a class="anchor" name="2852fa260e962c60da011b5316d19f92"></a><!-- doxytag: member="nanofip::var3_acc_i" ref="2852fa260e962c60da011b5316d19f92" args="std_logic;" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classnanofip.html#2852fa260e962c60da011b5316d19f92">var3_acc_i</a> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b> <code> [Port]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Variable 3 access. 
<p>
Signals that the user logic is accessing variable 3. Only used to generate a status that verifies that VAR3_RDY was high when accessing. May be grounded. 
<p>Definition at line <a class="el" href="nanofip_8vhd_source.html#l00183">183</a> of file <a class="el" href="nanofip_8vhd_source.html">nanofip.vhd</a>.</p>

</div>
</div><p>
<a class="anchor" name="7ad5ca27d01580bdf5b7271998576db7"></a><!-- doxytag: member="nanofip::var3_rdy_o" ref="7ad5ca27d01580bdf5b7271998576db7" args="std_logic;" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classnanofip.html#7ad5ca27d01580bdf5b7271998576db7">var3_rdy_o</a> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b> <code> [Port]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Variable 3 ready. 
<p>
Signals that the variable can safely be written (Produced variable 06xyh). In stand-alone mode, data is sampled on the first clock after VAR_RDY is deasserted. 
<p>Definition at line <a class="el" href="nanofip_8vhd_source.html#l00178">178</a> of file <a class="el" href="nanofip_8vhd_source.html">nanofip.vhd</a>.</p>

</div>
</div><p>
<hr>The documentation for this class was generated from the following file:<ul>
<li><a class="el" href="nanofip_8vhd_source.html">nanofip.vhd</a></ul>
</div>
<hr size="1"><address style="text-align: right;"><small>Generated on Mon Jul 6 13:50:13 2009 for nanofip by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.9 </small></address>
</body>
</html>
