verilog xil_defaultlib --include "../../../../lab7.gen/sources_1/bd/mb_block/ipshared/ec67/hdl" --include "../../../../lab7.gen/sources_1/bd/mb_block/ipshared/7698" --include "../../../../lab7.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_2/src/clk_wiz_0_2" \
"../../../bd/mb_block/ip/mb_block_xbar_0/sim/mb_block_xbar_0.v" \
"../../../bd/mb_block/ip/mb_block_clk_wiz_0_0/mb_block_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/mb_block/ip/mb_block_clk_wiz_0_0/mb_block_clk_wiz_0_0.v" \
"../../../bd/mb_block/ip/mb_block_hdmi_text_controller_0_2/src/blk_mem_gen_0_12/sim/blk_mem_gen_0.v" \
"../../../bd/mb_block/ip/mb_block_hdmi_text_controller_0_2/src/hdmi_tx_0_3/hdl/encode.v" \
"../../../bd/mb_block/ip/mb_block_hdmi_text_controller_0_2/src/hdmi_tx_0_3/hdl/serdes_10_to_1.v" \
"../../../bd/mb_block/ip/mb_block_hdmi_text_controller_0_2/src/hdmi_tx_0_3/hdl/srldelay.v" \
"../../../bd/mb_block/ip/mb_block_hdmi_text_controller_0_2/src/hdmi_tx_0_3/hdl/hdmi_tx_v1_0.v" \
"../../../bd/mb_block/ip/mb_block_hdmi_text_controller_0_2/src/hdmi_tx_0_3/sim/hdmi_tx_0.v" \
"../../../bd/mb_block/ip/mb_block_hdmi_text_controller_0_2/src/clk_wiz_0_2/clk_wiz_0_clk_wiz.v" \
"../../../bd/mb_block/ip/mb_block_hdmi_text_controller_0_2/src/clk_wiz_0_2/clk_wiz_0.v" \

sv xil_defaultlib --include "../../../../lab7.gen/sources_1/bd/mb_block/ipshared/ec67/hdl" --include "../../../../lab7.gen/sources_1/bd/mb_block/ipshared/7698" --include "../../../../lab7.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_2/src/clk_wiz_0_2" \
"../../../bd/mb_block/ipshared/5fd6/src/VGA_controller.sv" \
"../../../../lab7.gen/Desktop/385/NDS_Capture_385/nds_capture/nds_capture.srcs/sources_1/new/nds_bram.sv" \
"../../../../lab7.gen/sources_1/bd/mb_block/ipshared/5fd6/src/hdmi_text_controller_v1_0.sv" \
"../../../bd/mb_block/ip/mb_block_hdmi_text_controller_0_2/sim/mb_block_hdmi_text_controller_0_2.sv" \

verilog xil_defaultlib --include "../../../../lab7.gen/sources_1/bd/mb_block/ipshared/ec67/hdl" --include "../../../../lab7.gen/sources_1/bd/mb_block/ipshared/7698" --include "../../../../lab7.gen/sources_1/bd/mb_block/ip/mb_block_hdmi_text_controller_0_2/src/clk_wiz_0_2" \
"../../../bd/mb_block/sim/mb_block.v" \

verilog xil_defaultlib "glbl.v"

nosort
