{
  "schema_version": "0.1.0",
  "requirement_units": [
    {
      "id": "REQ-0001",
      "title": "JEDEC",
      "description": "JEDEC\nSTANDARD\nDDR5 SDRAM\nJESD79-5\nJULY 2020\nJEDEC SOLID STATE TECHNOLOGY ASSOCIATION\nJEDEC SOLID STATE TECHNOLOGY ASSOCIATION\n<image: Indexed(140,DeviceRGB), width: 780, height: 251, bpc: 8>",
      "source_pages": [
        1
      ],
      "evidence": {
        "start_page": 1,
        "kinds": [
          "figure",
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "compatibility_matrix": {
        "description": "Auto-inferred command transitions",
        "matrix": {
          "MRR": {
            "WRITE": "Y",
            "MRW": "Y",
            "READ": "Y",
            "MPC": "Y",
            "WR": "Y",
            "SRE": "Y",
            "NOP": "Y",
            "REF": "Y",
            "RD": "Y",
            "ACT": "Y",
            "PDE": "Y",
            "PRE": "Y"
          },
          "WRITE": {
            "MRW": "Y",
            "READ": "Y",
            "PRE": "Y",
            "WR": "Y",
            "ACT": "Y",
            "RD": "Y",
            "REF": "Y"
          },
          "MRW": {
            "MRR": "Y",
            "RD": "Y",
            "MPC": "Y",
            "ZQ": "Y",
            "NOP": "Y",
            "WR": "Y",
            "PDE": "Y",
            "SRE": "Y",
            "REF": "Y",
            "REFab": "Y",
            "REFsb": "Y",
            "READ": "Y",
            "WRITE": "Y",
            "ACT": "Y"
          },
          "REFab": {
            "REFsb": "Y",
            "REF": "Y",
            "PDE": "Y",
            "MRW": "Y",
            "SRE": "Y"
          },
          "REFsb": {
            "MPC": "Y",
            "REFab": "Y",
            "NOP": "Y",
            "MRR": "Y",
            "MRW": "Y",
            "REF": "Y",
            "SRE": "Y",
            "PRE": "Y",
            "WR": "Y",
            "RFM": "Y"
          },
          "MPC": {
            "ZQ": "Y",
            "REF": "Y",
            "NOP": "Y",
            "MRW": "Y",
            "ZQCAL": "Y",
            "MRR": "Y",
            "WR": "Y",
            "PDX": "Y",
            "SRE": "Y",
            "READ": "Y",
            "ACT": "Y"
          },
          "ZQ": {
            "MRW": "Y",
            "MPC": "Y",
            "REFab": "Y"
          },
          "RD": {
            "WR": "Y",
            "REFab": "Y",
            "MRR": "Y",
            "READ": "Y",
            "MRW": "Y",
            "ACT": "Y"
          },
          "NOP": {
            "ZQCAL": "Y",
            "MRR": "Y",
            "MPC": "Y",
            "PDX": "Y",
            "SRE": "Y",
            "ACT": "Y",
            "SRX": "Y",
            "PDE": "Y",
            "MRW": "Y",
            "REFab": "Y",
            "REFsb": "Y"
          },
          "ZQCAL": {
            "NOP": "Y",
            "MPC": "Y",
            "MRW": "Y"
          },
          "READ": {
            "MRR": "Y",
            "WRITE": "Y",
            "PRE": "Y",
            "ACT": "Y",
            "MPC": "Y"
          },
          "ACT": {
            "WR": "Y",
            "RFM": "Y",
            "REF": "Y",
            "MRW": "Y",
            "PRE": "Y",
            "MPC": "Y",
            "RD": "Y",
            "REFab": "Y",
            "MRR": "Y",
            "WRITE": "Y",
            "READ": "Y"
          },
          "WR": {
            "PRE": "Y",
            "RD": "Y",
            "MRW": "Y",
            "WRITE": "Y",
            "ZQ": "Y",
            "PDX": "Y",
            "REFab": "Y",
            "MRR": "Y",
            "REF": "Y",
            "ACT": "Y"
          },
          "RFM": {
            "ACT": "Y",
            "SRE": "Y",
            "REF": "Y",
            "REFab": "Y"
          },
          "SRE": {
            "PDE": "Y",
            "NOP": "Y",
            "RD": "Y",
            "ACT": "Y",
            "MRW": "Y",
            "SRX": "Y",
            "MPC": "Y",
            "REFsb": "Y"
          },
          "PDE": {
            "MPC": "Y",
            "ACT": "Y",
            "PDX": "Y",
            "MRW": "Y",
            "SRE": "Y"
          },
          "PDX": {
            "WR": "Y",
            "PRE": "Y",
            "PDE": "Y",
            "MRR": "Y",
            "NOP": "Y"
          },
          "REF": {
            "SRE": "Y",
            "RFM": "Y",
            "REFab": "Y",
            "REFsb": "Y",
            "MRW": "Y",
            "ACT": "Y",
            "PRE": "Y",
            "READ": "Y"
          },
          "PRE": {
            "READ": "Y",
            "ACT": "Y",
            "REF": "Y",
            "MRR": "Y",
            "MRW": "Y",
            "MPC": "Y",
            "WR": "Y",
            "WRITE": "Y"
          },
          "SRX": {
            "SRE": "Y",
            "NOP": "Y",
            "REFsb": "Y"
          }
        },
        "default": "UNKNOWN"
      },
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "MPC"
        },
        {
          "name": "MRR"
        },
        {
          "name": "MRW"
        },
        {
          "name": "NOP"
        },
        {
          "name": "PDE"
        },
        {
          "name": "PDX"
        },
        {
          "name": "PRE"
        },
        {
          "name": "RD"
        },
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-0002",
      "title": "JEDEC",
      "description": "JEDEC\nSTANDARD\nDDR5 SDRAM\nJESD79-5\nJULY 2020\nJEDEC SOLID STATE TECHNOLOGY ASSOCIATION\nJEDEC SOLID STATE TECHNOLOGY ASSOCIATION\n<image: Indexed(140,DeviceRGB), width: 780, height: 251, bpc: 8>\nNOTICE\nJEDEC standards and publications contain material that has been prepared, reviewed, and\napproved through the JEDEC Board of Directors level and subsequently reviewed and approved\nby the JEDEC legal counsel.\nJEDEC standards and publications are designed to serve the public interest through eliminating",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0003",
      "title": "40 South",
      "description": "40 South\nArlington, VA 22201-2108\nJEDEC retains the copyright on this material.  By downloading this file the individual agrees not\nto charge for or resell the resulting material.\nPRICE: Contact JEDEC\nNOTICE \n \nJEDEC standards and publications contain material that has been prepared, reviewed, and\napproved through the JEDEC Board of Directors level and subsequently reviewed and approved\nby the JEDEC legal counsel. \n \nJEDEC standards and publications are designed to serve the public interest thro",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0004",
      "title": "ndard are met. ",
      "description": "ndard are met. \n \nInquiries, comments, and suggestions relative to the content of this JEDEC standard or \npublication should be addressed to JEDEC at the address below, or refer to www.jedec.org under\nStandards and Documents for alternative contact information. \n \nPublished by \n©JEDEC Solid State Technology Association 2020 \n3103 North 10th Street \nSuite 240 South \nArlington, VA 22201-2108\nJEDEC retains the copyright on this material.  By downloading this file the individual agrees not\nto charge",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0005",
      "title": "nformation, contact:",
      "description": "nformation, contact:\nJEDEC Solid State Technology Association\n3103 North 10th Street\nSuite 240 South\nArlington, VA 22201-2107\nor refer to www.jedec.org under Standards-Documents/Copyright Information.\nJEDEC Standard No. 79-5\nContents\n1   Scope ......................................................................................................................................................1\n1.1   JM7 Verbal Forms and Terms........................................................................",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        },
        {
          "name": "WRITE"
        },
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0006",
      "title": "=1BH) - Read Pattern Data1 / LFSR1 .........................",
      "description": "=1BH) - Read Pattern Data1 / LFSR1 ......................................................47\n3.5.30   MR28 (MA[7:0]=1CH) - Read Pattern Invert DQL7:0 (DQ7:0) .........................................48\nJEDEC Standard No. 79-5\nContents",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0007",
      "title": "1 ......................................................47",
      "description": "1 ......................................................47\n3.5.30   MR28 (MA[7:0]=1CH) - Read Pattern Invert DQL7:0 (DQ7:0) .........................................48\nJEDEC Standard No. 79-5\nContents\n1   Scope ......................................................................................................................................................1\n1.1   JM7 Verbal Forms and Terms........................................................................................................1",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        },
        {
          "name": "WRITE"
        },
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0008",
      "title": "]=1BH) - Read Pattern Data1 / LFSR1.........................",
      "description": "]=1BH) - Read Pattern Data1 / LFSR1......................................................47\n3.5.30   MR28 (MA[7:0]=1CH) - Read Pattern Invert DQL7:0 (DQ7:0) .........................................48\nJEDEC Standard No. 79-5\nContents (Cont’d)\n3.5.31   MR29 (MA[7:0]= DH) - Read Pattern Invert DQU7:0 (DQ15:8) ........................................49\n3.5.32   MR30 (MA[7:0]=1EH) - Read LFSR Assignments............................................................50\n3.5.33   MR31 (MA[7:0]=1FH) - Read",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "RFM"
        }
      ]
    },
    {
      "id": "REQ-0009",
      "title": ".84   MR134 (MA[7:0]=86H) - DQL0 DCA for QBCLK and DQL0 Vref",
      "description": ".84   MR134 (MA[7:0]=86H) - DQL0 DCA for QBCLK and DQL0 VrefDQ Offset .....................86\n3.5.85   MR141 (MA[7:0]=8DH) - DQL1 DCA for IBCLK and QCLK .............................................87\nJEDEC Standard No. 79-5\nContents (Cont’d)",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0010",
      "title": "BCLK and DQL0 VrefDQ Offset .....................86",
      "description": "BCLK and DQL0 VrefDQ Offset .....................86\n3.5.85   MR141 (MA[7:0]=8DH) - DQL1 DCA for IBCLK and QCLK .............................................87\nJEDEC Standard No. 79-5\nContents (Cont’d)\n3.5.31   MR29 (MA[7:0]= DH) - Read Pattern Invert DQU7:0 (DQ15:8)........................................49\n3.5.32   MR30 (MA[7:0]=1EH) - Read LFSR Assignments............................................................50\n3.5.33   MR31 (MA[7:0]=1FH) - Read Training Pattern Address..................",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "RFM"
        }
      ]
    },
    {
      "id": "REQ-0011",
      "title": ".84   MR134 (MA[7:0]=86H) - DQL0 DCA for QBCLK and DQL0 Vref",
      "description": ".84   MR134 (MA[7:0]=86H) - DQL0 DCA for QBCLK and DQL0 VrefDQ Offset .....................86\n3.5.85   MR141 (MA[7:0]=8DH) - DQL1 DCA for IBCLK and QCLK .............................................87\nJEDEC Standard No. 79-5\nContents (Cont’d)\n3.5.86   MR142 (MA[7:0]=8EH) - DQL1 DCA for QBCLK and DQL1 VrefDQ Offset.....................87\n3.5.87   MR149 (MA[7:0]=95H) - DQL2 DCA for IBCLK and QCLK ..............................................88\n3.5.88   MR150 (MA[7:0]=96H) - DQL2 DCA for QBCLK and",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0012",
      "title": "............................................................",
      "description": "............................................................127\n4.8.2   Write Burst Operation .......................................................................................................128\nJEDEC Standard No. 79-5\n Contents (Cont’d)",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0013",
      "title": ".................127",
      "description": ".................127\n4.8.2   Write Burst Operation .......................................................................................................128\nJEDEC Standard No. 79-5\n Contents (Cont’d)\n3.5.86   MR142 (MA[7:0]=8EH) - DQL1 DCA for QBCLK and DQL1 VrefDQ Offset.....................87\n3.5.87   MR149 (MA[7:0]=95H) - DQL2 DCA for IBCLK and QCLK ..............................................88\n3.5.88   MR150 (MA[7:0]=96H) - DQL2 DCA for QBCLK and DQL2 VrefDQ Offset .....................8",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0014",
      "title": "............................................................",
      "description": "............................................................127\n4.8.2   Write Burst Operation .......................................................................................................128\nJEDEC Standard No. 79-5\nContents (Cont’d)\n4.8.3   Write Timing Parameters..................................................................................................130\n4.8.4   Write Burst Operation for Optional BL32 Mode ................................................................131\n4.8",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0015",
      "title": ".......................................................191",
      "description": ".......................................................191\n4.21.1   Introduction.....................................................................................................................191\nJEDEC Standard No. 79-5\nContents (Cont’d)",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0016",
      "title": ".............191",
      "description": ".............191\n4.21.1   Introduction.....................................................................................................................191\nJEDEC Standard No. 79-5\nContents (Cont’d)\n4.8.3   Write Timing Parameters..................................................................................................130\n4.8.4   Write Burst Operation for Optional BL32 Mode................................................................131\n4.8.5   Same Bank Group Write to Write Timings",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0017",
      "title": ".......................................................191",
      "description": ".......................................................191\n4.21.1   Introduction.....................................................................................................................191\nJEDEC Standard No. 79-5\nContents (Cont’d)\n4.21.2   Write Leveling Mode Registers.......................................................................................192\n4.21.3   External Write Leveling Training Operation....................................................................193\n4.21.",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ZQ"
        }
      ]
    },
    {
      "id": "REQ-0018",
      "title": "............................................................",
      "description": ".................................................................258\n4.38.1   Loopback Output Definition ............................................................................................258\nJEDEC Standard No. 79-5\n Contents (Cont’d)",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0019",
      "title": "......................258",
      "description": "......................258\n4.38.1   Loopback Output Definition ............................................................................................258\nJEDEC Standard No. 79-5\n Contents (Cont’d)\n4.21.2   Write Leveling Mode Registers.......................................................................................192\n4.21.3   External Write Leveling Training Operation....................................................................193\n4.21.4   Write Leveling Internal Cycle Alignmen",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ZQ"
        }
      ]
    },
    {
      "id": "REQ-0020",
      "title": "............................................................",
      "description": ".................................................................258\n4.38.1   Loopback Output Definition ............................................................................................258\nJEDEC Standard No. 79-5\nContents (Cont’d)\n4.38.2   Loopback Phase.............................................................................................................259\n4.38.3   Loopback Output Mode ...........................................................................................",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "RFM"
        }
      ]
    },
    {
      "id": "REQ-0021",
      "title": "............................................................",
      "description": "....................................................................308\n8.6.1   Rx DQS Jitter Sensitivity Specification .............................................................................308\nJEDEC Standard No. 79-5\nContents (Cont’d)",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0022",
      "title": "..........................308",
      "description": "..........................308\n8.6.1   Rx DQS Jitter Sensitivity Specification .............................................................................308\nJEDEC Standard No. 79-5\nContents (Cont’d)\n4.38.2   Loopback Phase.............................................................................................................259\n4.38.3   Loopback Output Mode ..................................................................................................259\n4.38.4   Loopback Timing and Le",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "RFM"
        }
      ]
    },
    {
      "id": "REQ-0023",
      "title": "............................................................",
      "description": "....................................................................308\n8.6.1   Rx DQS Jitter Sensitivity Specification .............................................................................308\nJEDEC Standard No. 79-5\nContents (Cont’d)\n8.6.2   Test Conditions for Rx DQS Jitter Sensitivity Tests .........................................................311\n8.7   Rx DQS Voltage Sensitivity........................................................................................................",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0024",
      "title": "ns .........................................................",
      "description": "ns .......................................................................371\n10.22   3DS DDR5-5600 Speed Bins and Operations .......................................................................373\nJEDEC Standard No. 79-5\n Contents (Cont’d)",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0025",
      "title": "...............................371",
      "description": "...............................371\n10.22   3DS DDR5-5600 Speed Bins and Operations .......................................................................373\nJEDEC Standard No. 79-5\n Contents (Cont’d)\n8.6.2   Test Conditions for Rx DQS Jitter Sensitivity Tests .........................................................311\n8.7   Rx DQS Voltage Sensitivity........................................................................................................315\n8.7.1   Overview......................",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0026",
      "title": "ns .........................................................",
      "description": "ns .......................................................................371\n10.22   3DS DDR5-5600 Speed Bins and Operations .......................................................................373\nJEDEC Standard No. 79-5\nContents (Cont’d)\n10.23   3DS DDR5-6000 Speed Bins and Operations .......................................................................375\n10.24   3DS DDR5-6400 Speed Bins and Operations .......................................................................377\n10.25   DDR",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0027",
      "title": "DDR5 DIMMs .................................................",
      "description": "DDR5 DIMMs ........................................................464\nAnnex A   Clock, DQS, and DQ Validation Methodology .........................................................................465\nJEDEC Standard No. 79-5\nContents (Cont’d)",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0028",
      "title": "..........................464",
      "description": "..........................464\nAnnex A   Clock, DQS, and DQ Validation Methodology .........................................................................465\nJEDEC Standard No. 79-5\nContents (Cont’d)\n10.23   3DS DDR5-6000 Speed Bins and Operations .......................................................................375\n10.24   3DS DDR5-6400 Speed Bins and Operations .......................................................................377\n10.25   DDR5 Speed Bin Table Notes for Tables 481 thr",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0029",
      "title": "r DDR5 DIMMs................................................",
      "description": "r DDR5 DIMMs........................................................464\nAnnex A   Clock, DQS, and DQ Validation Methodology .........................................................................465\nJEDEC Standard No. 79-5\nTables\nTable 1 — DDR5 SDRAM X4/8 Ballout Using MO-210................................................................................3\nTable 2 — DDR5 SDRAM X16 Ballout Using MO-210................................................................................. 4\nTable 3 — P",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        },
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0030",
      "title": ".......................................................41",
      "description": ".......................................................41\nTable 55 — MR14 Register Definition ........................................................................................................41\nJEDEC Standard No. 79-5\nTables",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0031",
      "title": "........................41",
      "description": "........................41\nTable 55 — MR14 Register Definition ........................................................................................................41\nJEDEC Standard No. 79-5\nTables\nTable 1 — DDR5 SDRAM X4/8 Ballout Using MO-210................................................................................3\nTable 2 — DDR5 SDRAM X16 Ballout Using MO-210.................................................................................4\nTable 3 — Pinout Description...............",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        },
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0032",
      "title": ".......................................................41",
      "description": ".......................................................41\nTable 55 — MR14 Register Definition ........................................................................................................41\nJEDEC Standard No. 79-5\nTables (Cont’d)\nTable 56 — MR15 Register Information .....................................................................................................42\nTable 57 — MR15 Register Definition ..................................................................................",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0033",
      "title": ".......................................................61",
      "description": ".......................................................61\nTable 110 — MR44 Register Definition ...................................................................................................... 61\nJEDEC Standard No. 79-5\nTables (Cont’d)",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0034",
      "title": "...............61",
      "description": "...............61\nTable 110 — MR44 Register Definition ...................................................................................................... 61\nJEDEC Standard No. 79-5\nTables (Cont’d)\nTable 56 — MR15 Register Information.....................................................................................................42\nTable 57 — MR15 Register Definition ........................................................................................................42\nTable 58 — MR16 ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0035",
      "title": "........................................................61",
      "description": "........................................................61\nTable 110 — MR44 Register Definition ......................................................................................................61\nJEDEC Standard No. 79-5\nTables (Cont’d)\nTable 111 — MR45 Register Information ...................................................................................................62\nTable 112 — MR45 Register Definition ..................................................................................",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0036",
      "title": ".......................................................... 8",
      "description": ".......................................................... 80\nTable 165 — MR113 Register Information .................................................................................................81\nJEDEC Standard No. 79-5\n Tables (Cont’d)",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0037",
      "title": "................. 80",
      "description": "................. 80\nTable 165 — MR113 Register Information .................................................................................................81\nJEDEC Standard No. 79-5\n Tables (Cont’d)\nTable 111 — MR45 Register Information ...................................................................................................62\nTable 112 — MR45 Register Definition ......................................................................................................62\nTable 113 — MR46 ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0038",
      "title": "...........................................................8",
      "description": "...........................................................80\nTable 165 — MR113 Register Information .................................................................................................81\nJEDEC Standard No. 79-5\nTables (Cont’d)\nTable 166 — MR113 Register Definition .................................................................................................... 81\nTable 167 — MR114 Register Information ..............................................................................",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0039",
      "title": "........................................................96",
      "description": "........................................................96\nTable 220 — MR214 Register Definition .................................................................................................... 96\nJEDEC Standard No. 79-5\nTables (Cont’d)",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0040",
      "title": "................96",
      "description": "................96\nTable 220 — MR214 Register Definition .................................................................................................... 96\nJEDEC Standard No. 79-5\nTables (Cont’d)\nTable 166 — MR113 Register Definition....................................................................................................81\nTable 167 — MR114 Register Information .................................................................................................82\nTable 168 — MR114 Re",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0041",
      "title": "..........................................................96",
      "description": "..........................................................96\nTable 220 — MR214 Register Definition....................................................................................................96\nJEDEC Standard No. 79-5\nTables (Cont’d)\nTable 221 — MR221 Register Information .................................................................................................97\nTable 222 — MR221 Register Definition ..................................................................................",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0042",
      "title": "rence) .....................................................",
      "description": "rence) .....................................................................146\nTable 275 — Self-Refresh Frequency Change Timing Parameters .........................................................146\nJEDEC Standard No. 79-5\n Tables (Cont’d)",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0043",
      "title": "...................................146",
      "description": "...................................146\nTable 275 — Self-Refresh Frequency Change Timing Parameters .........................................................146\nJEDEC Standard No. 79-5\n Tables (Cont’d)\nTable 221 — MR221 Register Information .................................................................................................97\nTable 222 — MR221 Register Definition....................................................................................................97\nTable 223 — MR222 Re",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0044",
      "title": "rence) .....................................................",
      "description": "rence) .....................................................................146\nTable 275 — Self-Refresh Frequency Change Timing Parameters .........................................................146\nJEDEC Standard No. 79-5\nTables (Cont’d)\nTable 276 — MPSM Configuration Options .............................................................................................147\nTable 277 — Maximum Power Saving Mode Timing Parameters............................................................148\nTabl",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "REFab"
        },
        {
          "name": "REFsb"
        },
        {
          "name": "MPC"
        },
        {
          "name": "ZQ"
        }
      ]
    },
    {
      "id": "REQ-0045",
      "title": "............................................................",
      "description": "................................................................201\nTable 330 — VrefCA/CS Command Definition.........................................................................................202\nJEDEC Standard No. 79-5\nTables (Cont’d)",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0046",
      "title": "........................201",
      "description": "........................201\nTable 330 — VrefCA/CS Command Definition.........................................................................................202\nJEDEC Standard No. 79-5\nTables (Cont’d)\nTable 276 — MPSM Configuration Options .............................................................................................147\nTable 277 — Maximum Power Saving Mode Timing Parameters............................................................148\nTable 278 — Mode Register Definition for Ref",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "REFab"
        },
        {
          "name": "REFsb"
        },
        {
          "name": "MPC"
        },
        {
          "name": "ZQ"
        }
      ]
    },
    {
      "id": "REQ-0047",
      "title": "............................................................",
      "description": "................................................................201\nTable 330 — VrefCA/CS Command Definition.........................................................................................202\nJEDEC Standard No. 79-5\nTables (Cont’d)\nTable 331 — AC Parameters for VrefCA Command ................................................................................203\nTable 332 — VrefCA/CS Command Definition.........................................................................................2",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        },
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0048",
      "title": "....................................................... 272",
      "description": "....................................................... 272\nTable 384 — Termination State Table......................................................................................................275\nJEDEC Standard No. 79-5\n Tables (Cont’d)",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0049",
      "title": ".............. 272",
      "description": ".............. 272\nTable 384 — Termination State Table......................................................................................................275\nJEDEC Standard No. 79-5\n Tables (Cont’d)\nTable 331 — AC Parameters for VrefCA Command................................................................................203\nTable 332 — VrefCA/CS Command Definition.........................................................................................203\nTable 333 — AC Parameters for VrefCS C",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        },
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0050",
      "title": "........................................................272",
      "description": "........................................................272\nTable 384 — Termination State Table......................................................................................................275\nJEDEC Standard No. 79-5\nTables (Cont’d)\nTable 385 — ODT Electrical Characteristics RZQ=240Ω +/-1% Entire Temperature Operation\nRange; after Proper ZQ Calibration ................................................................................276\nTable 386 — Allowable ODTL Offset Combinations ......",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ZQ"
        }
      ]
    },
    {
      "id": "REQ-0051",
      "title": "y Test (CT) Mode ...........................................",
      "description": "y Test (CT) Mode ...............................................................324\nTable 435 — CMOS Rail to Rail Input Levels for TEN, CS_n and Test Inputs ........................................325\nJEDEC Standard No. 79-5\nTables (Cont’d)",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0052",
      "title": "........................................324",
      "description": "........................................324\nTable 435 — CMOS Rail to Rail Input Levels for TEN, CS_n and Test Inputs ........................................325\nJEDEC Standard No. 79-5\nTables (Cont’d)\nTable 385 — ODT Electrical Characteristics RZQ=240Ω +/-1% Entire Temperature Operation\nRange; after Proper ZQ Calibration................................................................................276\nTable 386 — Allowable ODTL Offset Combinations ...............................................",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ZQ"
        }
      ]
    },
    {
      "id": "REQ-0053",
      "title": "y Test (CT) Mode ...........................................",
      "description": "y Test (CT) Mode ...............................................................324\nTable 435 — CMOS Rail to Rail Input Levels for TEN, CS_n and Test Inputs ........................................325\nJEDEC Standard No. 79-5\nTables (Cont’d)\nTable 436 — CMOS Rail to Rail Input Levels for RESET_n ....................................................................326\nTable 437 — Output Driver DC Electrical Characteristics, Assuming RZQ = 240ohm; Entire\nOperating Temperature Range; after Proper ZQ ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ZQ"
        }
      ]
    },
    {
      "id": "REQ-0054",
      "title": "ions .......................................................",
      "description": "ions ....................................................................373\nTable 488 — 3DS DDR5-6000 Speed Bins and Operations ....................................................................375\nJEDEC Standard No. 79-5\n Tables (Cont’d)",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0055",
      "title": "................................373",
      "description": "................................373\nTable 488 — 3DS DDR5-6000 Speed Bins and Operations ....................................................................375\nJEDEC Standard No. 79-5\n Tables (Cont’d)\nTable 436 — CMOS Rail to Rail Input Levels for RESET_n ....................................................................326\nTable 437 — Output Driver DC Electrical Characteristics, Assuming RZQ = 240ohm; Entire\nOperating Temperature Range; after Proper ZQ Calibration.............................",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ZQ"
        }
      ]
    },
    {
      "id": "REQ-0056",
      "title": "ions .......................................................",
      "description": "ions ....................................................................373\nTable 488 — 3DS DDR5-6000 Speed Bins and Operations ....................................................................375\nJEDEC Standard No. 79-5\nTables (Cont’d)\nTable 489 — 3DS DDR5-6400 Speed Bins and Operations ....................................................................377\nTable 490 — Basic IDD, IDDQ and IPP Measurement Conditions ..........................................................381\nTable 491 — ID",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0057",
      "title": "ing Parameters for x4 2H & 4H 3DS-DDR5-5600 to 3DS-DDR5-6400",
      "description": "ing Parameters for x4 2H & 4H 3DS-DDR5-5600 to 3DS-DDR5-6400.........................462\nTable 527 — DDR5 Module Rank and Channel Timings for DDR5 DIMMs.............................................464\nJEDEC Standard No. 79-5\nTables (Cont’d)",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0058",
      "title": "600 to 3DS-DDR5-6400.........................462",
      "description": "600 to 3DS-DDR5-6400.........................462\nTable 527 — DDR5 Module Rank and Channel Timings for DDR5 DIMMs.............................................464\nJEDEC Standard No. 79-5\nTables (Cont’d)\nTable 489 — 3DS DDR5-6400 Speed Bins and Operations ....................................................................377\nTable 490 — Basic IDD, IDDQ and IPP Measurement Conditions ..........................................................381\nTable 491 — IDD0, IDD0Q, and IPP0 ....................",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0059",
      "title": "ing Parameters for x4 2H & 4H 3DS-DDR5-5600 to 3DS-DDR5-6400",
      "description": "ing Parameters for x4 2H & 4H 3DS-DDR5-5600 to 3DS-DDR5-6400.........................462\nTable 527 — DDR5 Module Rank and Channel Timings for DDR5 DIMMs.............................................464\nJEDEC Standard No. 79-5\nFigures\nFigure 1 — DDR5 Ball Assignments for the x4/8 Component......................................................................3\nFigure 2 — DDR5 Ball Assignments for the x16 Component ....................................................................... 4\nFigure 3 — ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0060",
      "title": "g w/ 2-Cycle Exit Command ..................................",
      "description": "g w/ 2-Cycle Exit Command ..................................................139\nFigure 55 — Self-Refresh Entry/Exit Timing w/ 1-Cycle Exit Command ..................................................140\nJEDEC Standard No. 79-5\nFigures",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0061",
      "title": "............................................139",
      "description": "............................................139\nFigure 55 — Self-Refresh Entry/Exit Timing w/ 1-Cycle Exit Command ..................................................140\nJEDEC Standard No. 79-5\nFigures\nFigure 1 — DDR5 Ball Assignments for the x4/8 Component......................................................................3\nFigure 2 — DDR5 Ball Assignments for the x16 Component.......................................................................4\nFigure 3 — RESET_n and Initialization Sequenc",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0062",
      "title": "g w/ 2-Cycle Exit Command ..................................",
      "description": "g w/ 2-Cycle Exit Command ..................................................139\nFigure 55 — Self-Refresh Entry/Exit Timing w/ 1-Cycle Exit Command ..................................................140\nJEDEC Standard No. 79-5\nFigures (Cont’d)\nFigure 56 — Self-Refresh Entry/Exit Timing in 2N Mode w/ 1-Cycle Exit Command...............................141\nFigure 57 — Power-Down Entry and Exit Mode.......................................................................................143\nFigure 58 — F",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "REFsb"
        },
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0063",
      "title": "e...........................................................",
      "description": "e....................................................................215\nFigure 106 — Vref Full Step from Vrefmax to Vrefmin Case....................................................................215\nJEDEC Standard No. 79-5\nFigures (Cont’d)",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0064",
      "title": "............................215",
      "description": "............................215\nFigure 106 — Vref Full Step from Vrefmax to Vrefmin Case....................................................................215\nJEDEC Standard No. 79-5\nFigures (Cont’d)\nFigure 56 — Self-Refresh Entry/Exit Timing in 2N Mode w/ 1-Cycle Exit Command...............................141\nFigure 57 — Power-Down Entry and Exit Mode.......................................................................................143\nFigure 58 — Frequency Change during Self Refresh .....",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "REFsb"
        },
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0065",
      "title": "e...........................................................",
      "description": "e....................................................................215\nFigure 106 — Vref Full Step from Vrefmax to Vrefmin Case....................................................................215\nJEDEC Standard No. 79-5\nFigures (Cont’d)\nFigure 107 — VrefDQ Operating Range (VrefDQmin, VrefDQmax) ........................................................217\nFigure 108 — Example of Vref Set Tolerance (Max Case Only Shown) and Stepsize ............................218\nFigure 109 — VrefDQ_time Timi",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0066",
      "title": "e 1 - DQ RTT Park to Read...................................",
      "description": "e 1 - DQ RTT Park to Read....................................................280\nFigure 155 — tADC Clarification - Example 2 - DQS RTT Park to Read .................................................280\nJEDEC Standard No. 79-5\n Figures (Cont’d)",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0067",
      "title": "...................................280",
      "description": "...................................280\nFigure 155 — tADC Clarification - Example 2 - DQS RTT Park to Read .................................................280\nJEDEC Standard No. 79-5\n Figures (Cont’d)\nFigure 107 — VrefDQ Operating Range (VrefDQmin, VrefDQmax) ........................................................217\nFigure 108 — Example of Vref Set Tolerance (Max Case Only Shown) and Stepsize ............................218\nFigure 109 — VrefDQ_time Timing Diagram...............................",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0068",
      "title": "e 1 - DQ RTT Park to Read...................................",
      "description": "e 1 - DQ RTT Park to Read....................................................280\nFigure 155 — tADC Clarification - Example 2 - DQS RTT Park to Read .................................................280\nJEDEC Standard No. 79-5\nFigures (Cont’d)\nFigure 156 — Example 1 of Burst Write Operation ODT Latencies and Control Diagrams .....................281\nFigure 157 — Example 2 of Burst Write Operation ODT Latencies and Control Diagrams .....................282\nFigure 158 — Example 3 of Burst Write Oper",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0069",
      "title": "on .........................................................",
      "description": "on ............................................................................336\nFigure 208 — Example of DDR5 Memory Interconnect – Tx DQS Jitter..................................................337\nJEDEC Standard No. 79-5\nFigures (Cont’d)",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0070",
      "title": "......................................336",
      "description": "......................................336\nFigure 208 — Example of DDR5 Memory Interconnect – Tx DQS Jitter..................................................337\nJEDEC Standard No. 79-5\nFigures (Cont’d)\nFigure 156 — Example 1 of Burst Write Operation ODT Latencies and Control Diagrams .....................281\nFigure 157 — Example 2 of Burst Write Operation ODT Latencies and Control Diagrams .....................282\nFigure 158 — Example 3 of Burst Write Operation ODT Latencies and Control Diagrams ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0071",
      "title": "on .........................................................",
      "description": "on ............................................................................336\nFigure 208 — Example of DDR5 Memory Interconnect – Tx DQS Jitter..................................................337\nJEDEC Standard No. 79-5\nFigures (Cont’d)\nFigure 209 — Example of DDR5 Memory Interconnect – Tx DQ Jitter ....................................................341\nFigure 210 — Example of DDR5 Memory Interconnect – Tx DQ Stressed Eye ......................................345\nFigure 211 — Read Burst Ex",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0072",
      "title": "..................................381",
      "description": "..................................381\nFigure 215 — Reference Load for AC Timing and Output Slew Rate ......................................................449\nJEDEC Standard No. 79-5\n Figures (Cont’d)\nFigure 209 — Example of DDR5 Memory Interconnect – Tx DQ Jitter ....................................................341\nFigure 210 — Example of DDR5 Memory Interconnect – Tx DQ Stressed Eye ......................................345\nFigure 211 — Read Burst Example for Pin DQx Depicting Bit 0 and 5 R",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0073",
      "title": "Figure 215 — Reference Load for AC Timing and Output Slew Ra",
      "description": "Figure 215 — Reference Load for AC Timing and Output Slew Rate ......................................................449\nJEDEC Standard No. 79-5 | \n | This page blank.\n | xxiv\nJEDEC Standard No. 79-5\n |  | JEDEC Standard No. 79-5\n |  | Page 1\n | DDR5 SDRAM STANDARD | \n | (From JEDEC Board Ballot JCB-20-21, formulated under the cognizance of the JC-42.3 Subcommittee on | \nDRAM Memories.) |  | \n1 | Scope | \n | This document defines the DDR5 SDRAM specification, including features, functionalities,",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0074",
      "title": "text is defined as something that should be considered TBD. ",
      "description": "text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\nDDR5 SDRAM STANDARD\n(From JEDEC Board Ballot JCB-20-21, formulated under the cognizance of the JC-42.3 Subcommittee on \nDRAM Memories.)\nThis document defines the DDR5 SDRAM specification, including features, functionalities, AC and DC \ncharacteristics, packages, and ball/signal assignments. The purp",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0075",
      "title": "text is defined as something that should be considered TBD. ",
      "description": "text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working \nassumption.\nJEDEC Standard No. 79-5 | \nPage 2 | \n2 | DDR5 SDRAM Package, Pinout Description and Addressing\n2.1 | DDR5 SDRAM Row for X4, X8\n | The DDR5 SDRAM x4/x8 component shall have 13 electrical rows of balls. Electrical is defined as rows\nthat contain signal ball or power/ground balls. There may be additio",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0076",
      "title": "component shall have 13 electrical rows of balls. Electrical",
      "description": "component shall have 13 electrical rows of balls. Electrical is defined as rows \nthat contain signal ball or power/ground balls. There may be additional rows of inactive balls for \nmechanical support.\n2.2\nDDR5 SDRAM Ball Pitch\nThe DDR5 SDRAM component shall use a ball pitch of 0.8mm by 0.8mm.\nThe number of depopulated columns is 3.\n2.3\nDDR5 SDRAM Columns for X4, X8\nThe DDR5 SDRAM x4/x8 component shall have 6 electrical columns of balls in 2 sets of 3 columns.\nThere shall be columns between the e",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ZQ"
        }
      ]
    },
    {
      "id": "REQ-0077",
      "title": "DEC Standard No. 79-5",
      "description": "DEC Standard No. 79-5\nPage 3\n2.4\nDDR5 SDRAM X4/8 Ballout using MO-210\nTable 1 provides the ballout for DDR5 SDRAM X4/8 using MO-210.\nFigure 1 provides the DDR5 Ball Assignments for the x4/8 component.\nNOTE 1\nAdditional columns and rows of inactive balls in MO-210 Terminal Pattern TBD(x4/x8) with support balls are for mechanical support \nonly, and should not be tied to either electrically high or low. \nNOTE 2\nSome of the additional support balls can be selectively populated under the supplier’s d",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ZQ"
        }
      ]
    },
    {
      "id": "REQ-0078",
      "title": "n not valid for the x4 configuration",
      "description": "n not valid for the x4 configuration\nA\nB\nC\nD\nE\nF\nG\nH\nJ\nK\nL\nM\nN\n1 2 3 4 5 6 7 8 9 1011\nA\nB\nC\nD\nE\nF\nG\nH\nJ\nK\nL\nM\nN\nPopulated ball\nBall not populated\nMO-210-AL (x4/x8)\nMO-210-AN (x4/x8)\nwith support balls\n |  | Table 2 — DDR5 SDRAM X16 Ballout Using MO-210 |  |  |  |  |  |  |  | \n | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | \nA | LBDQ | VSS | VPP |  |  |  | ZQ | VSS | LBDQS | A\nB | VDD | VDDQ | DQU2 |  |  |  | DQU3 | VDDQ | VDD | B\nC | VSS | DQU0 | DQSU_t |  |  |  | DMU_n | DQU1 | VSS | C\nD | VDDQ | VSS | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ZQ"
        }
      ]
    },
    {
      "id": "REQ-0079",
      "title": ". ",
      "description": ". \nFigure 2 — DDR5 Ball Assignments for the x16 Component\nTable 2 — DDR5 SDRAM X16 Ballout Using MO-210\nA\nLBDQ\nVSS\nVPP\nZQ\nVSS\nLBDQS\nA\nB\nVDD\nVDDQ\nDQU2\nDQU3\nVDDQ\nVDD\nB\nC\nVSS\nDQU0\nDQSU_t\nDMU_n\nDQU1\nVSS\nC\nD\nVDDQ\nVSS\nDQSU_c\nRFU\nVSS\nVDDQ\nD\nE\nVDD\nDQU4\nDQU6\nDQU7\nDQU5\nVDD\nE\nF\nVDD\nVDDQ\nDQL2\nDQL3\nVDDQ\nVDD\nF\nG\nVSS\nDQL0\nDQSL_t\nDML_n\nDQL1\nVSS\nG\nH\nVDDQ\nVSS\nDQSL_c\nRFU\nVSS\nVDDQ\nH\nJ\nVDD\nDQL4\nDQL6\nDQL7\nDQL5\nVDD\nJ\nK\nVSS\nVDDQ\nVSS\nVSS\nVDDQ\nVSS\nK\nL\nCA_ODT\nMIR\nVDD\nCK_t\nVDDQ\nTEN\nL\nM\nALERT_n\nVSS\nCS_n\nCK_c\nVSS\nVDD\nM\nN\nVDD",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ZQ"
        }
      ]
    },
    {
      "id": "REQ-0080",
      "title": "T",
      "description": "T\nU\nVDD\nVSS\nVDD\nVPP\nVSS\nVDD\nU\nA\nB\nC\nD\nE\nF\nG\nH\nJ\nK\nL\nM\nN\n1 2 3 4 5 6 7 8 9 1011\nA\nB\nC\nD\nE\nF\nG\nH\nJ\nK\nL\nM\nN\nP\nR\nT\nU\nPopulated ball\nBall not populated\nMO-210-TBD  (x16)\nMO-210-TBD (x16)\nwith support balls\nTable 3 provides the pinout descriptions. |  | \n |  | Table 3 — Pinout Description\nSymbol | Type | Function\n |  | Clock: CK_t and CK_c are differential clock inputs. All address and control input signals\nCK_t, CK_c | Input | \n |  | are sampled on the crossing of the positive edge of CK_t and negati",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0081",
      "title": "t is in driver mode using the default RON",
      "description": "t is in driver mode using the default RON\nLBDQ | Output | \n |  | described in the Loopback Function section. When Loopback is disabled, the pin is either\n |  | terminated or HiZ based on MR36:OP[2:0].\nJEDEC Standard No. 79-5\nPage 5\n2.6\nPinout Description\nTable 3 provides the pinout descriptions.\nTable 3 — Pinout Description\nSymbol\nType\nFunction\nCK_t, CK_c\nInput\nClock: CK_t and CK_c are differential clock inputs. All address and control input signals \nare sampled on the crossing of the positive e",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0082",
      "title": "/ Output",
      "description": "/ Output\nData Input/Output: Bi-directional data bus. If CRC is enabled via Mode register then CRC \ncode is added at the end of Data Burst.\nDQS_t, DQS_c, \nDQSU_t, DQSU_c, \nDQSL_t, DQSL_c\nInput / Output\nData Strobe: output with read data, input with write data. Edge-aligned with read data, \ncentered in write data. For the x16, DQSL corresponds to the data on DQL0-DQL7; \nDQSU corresponds to the data on DQU0-DQU7. The data strobe DQS_t, DQSL_t and \nDQSU_t are paired with differential signals DQS_c, ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0083",
      "title": "ail to rail ",
      "description": "ail to rail \nsignal with AC high and low at 80% and 20% of VDDQ. Using this signal or not is \ndependent on System. This pin may be DRAM internally pulled low through a weak pull-\ndown resistor to VSS.\nMirror: Used to inform SDRAM device that it is being configured for Mirrored mode vs. \nStandard mode. With the MIR pin connected to VDDQ, the SDRAM internally swaps \neven numbered CA with the next higher odd number CA. Normally the MIR pin must be \ntied to VSSQ if no CA mirror is required. Mirror p",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0084",
      "title": "When Loopback is enabled, it is in driver mode using the def",
      "description": "When Loopback is enabled, it is in driver mode using the default RON \ndescribed in the Loopback Function section. When Loopback is disabled, the pin is either \nterminated or HiZ based on MR36:OP[2:0].\nPage 6 |  |  | \n |  | Table 3 — Pinout Description (Cont’d) | \nSymbol | Type |  | Function\n |  |  | Loopback Data Strobe: This is a single ended strobe with the Rising edge-aligned with\n |  |  | Loopback data edge, falling edge aligned with data center. When Loopback is enabled, it\nLBDQS | Output |",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ZQ"
        }
      ]
    },
    {
      "id": "REQ-0085",
      "title": "V | ",
      "description": "V | \nVSSQ | Supply | DQ Ground | \nVDD | Supply | Power Supply: 1.1 V | \nVSS | Supply | Ground | \nVPP | Supply | DRAM Activating Power Supply: 1.8V | \nZQ | Supply | Reference Pin for ZQ calibration | \nTables 4-8 provide the addressing for 8, 16, 24, 32, and 65 Gb. |  |  | \n | Table 4 — 8 Gb Addressing Table |  | \nConfiguration | 2 Gb x4 | 1 Gb x8 | 512 Mb x16\nBG Address | BG0~BG2 | BG0~BG2 | BG0~BG1\nBank |  |  | \nBank Address in a BG | BA0 | BA0 | BA0\nAddress |  |  | \n# BG / # Banks per BG / # Ba",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ZQ"
        }
      ]
    },
    {
      "id": "REQ-0086",
      "title": "ply",
      "description": "ply\nDQ Power Supply: 1.1 V\nVSSQ\nSupply\nDQ Ground\nVDD\nSupply\nPower Supply: 1.1 V\nVPP\nSupply\nDRAM Activating Power Supply: 1.8V\nZQ\nSupply\nReference Pin for ZQ calibration\nTable 4 — 8 Gb Addressing Table\nConfiguration \n2 Gb x4\n1 Gb x8\n512 Mb x16\nBG Address\nBG0~BG2\nBG0~BG2\nBG0~BG1\nBank Address in a BG\nBA0\nBA0\nBA0\n# BG / # Banks per BG / # Banks\n8 / 2 / 16\n8 / 2 / 16\n4 / 2 / 8\nRow Address\nR0~R15\nR0~R15\nR0~R15\nColumn Address\nC0~C10\nC0~C9\nC0~C9\nPage size\n 1KB\n1KB\n2KB\nChip IDs / Maximum Stack Height\nCID",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ZQ"
        }
      ]
    },
    {
      "id": "REQ-0087",
      "title": "ight",
      "description": "ight\nCID0~3 / 16H\nCID0~3 / 16H\nCID0~3 / 16H\nNOTE\nRow address R[16:15] of 00b, 01b, and 10b are valid. Row address R[16:15] of 11b is invalid.\nTable 3 — Pinout Description (Cont’d)\nSymbol\nType\nFunction\n | Table 7 — 32 Gb Addressing Table |  | \nConfiguration | 8 Gb x4 | 4 Gb x8 | 2 Gb x16\nBG Address | BG0~BG2 | BG0~BG2 | BG0~BG1\nBank |  |  | \nBank Address in a BG | BA0~BA1 | BA0~BA1 | BA0~BA1\nAddress |  |  | \n# BG / # Banks per BG / # Banks | 8 / 4 / 32 | 8 / 4 / 32 | 4 / 4 / 16\nRow Address | R0~R",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text",
          "figure"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0088",
      "title": "ks",
      "description": "ks\n8 / 4 / 32\n8 / 4 / 32\n4 / 4 / 16\nRow Address\nR0~R17\nR0~R17\nR0~R17\nColumn Address\nC0~C10\nC0~C9\nC0~C9\nPage size\n 1KB\n1KB\n2KB\nChip IDs / Maximum Stack Height\nCID0~2 / 8H\nCID0~2 / 8H\nCID0~2 / 8H\n\n\n\n\n\n\n\n |  |  |  |  |  |  |  | CA\n |  |  |  |  |  |  |  | Training\n |  |  |  | Idle |  |  |  | \n |  |  |  |  |  |  | MCP+CA Enter | \n | PDDEE |  |  |  |  |  |  | \nPre- |  | MCP+PDA Ennuumm EExit |  |  |  |  |  | \n | PDDXX |  |  |  |  |  |  | \ncharged |  |  |  |  |  |  |  | \n |  |  | MRRWW |  |  |  |  | ZQ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ZQ"
        },
        {
          "name": "MRW"
        },
        {
          "name": "RD"
        },
        {
          "name": "WR"
        }
      ]
    },
    {
      "id": "REQ-0089",
      "title": "32",
      "description": "32\n<image: Indexed(16,ICCBased(RGB,VX2739wm)), width: 51, height: 140, bpc: 8>\n<image: ICCBased(RGB,VX2739wm), width: 6, height: 3, bpc: 8>\n<image: ICCBased(RGB,VX2739wm), width: 7, height: 3, bpc: 8>\n<image: ICCBased(RGB,VX2739wm), width: 7, height: 3, bpc: 8>\n<image: ICCBased(RGB,VX2739wm), width: 7, height: 4, bpc: 8>\n<image: ICCBased(RGB,VX2739wm), width: 7, height: 4, bpc: 8>\n<image: ICCBased(RGB,VX2739wm), width: 7, height: 4, bpc: 8>\n<image: Indexed(9,ICCBased(RGB,VX2739wm)), width: 40, h",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WR"
        }
      ]
    },
    {
      "id": "REQ-0090",
      "title": "| Group B= 40 Ohms=111B",
      "description": "| Group B= 40 Ohms=111B\n |  |  | Group A= RTT_OFF=000B\nCA ODT | MR33 OP[2:0] | CA ODT is based on strap value | \n |  |  | Group B= 80 Ohms=100B\nJEDEC Standard No. 79-5\nPage 9\n3.2\nBasic Functionality\nThe DDR5 SDRAM is a high-speed dynamic random-access memory. To ease transition from DDR4 to \nDDR5, the introductory density (8Gb) shall be internally configured as 16-bank, 8 bank group with 2 \nbanks for each bank group for x4/x8 and 8-bank, 4 bank group with 2 banks for each bankgroup for x16 \nDRAM",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0091",
      "title": "n for the DDR5 SDRAM consists of a single 16n-bit wide, eigh",
      "description": "n for the DDR5 SDRAM consists of a single 16n-bit wide, eight clock \ndata transfer at the internal DRAM core and sixteen corresponding n-bit wide, one-half clock cycle data \ntransfers at the I/O pins.\nRead and write operation to the DDR5 SDRAM are burst oriented, start at a selected location, and continue \nfor a burst length of sixteen or a ‘chopped’ burst of eight in a programmed sequence. Operation begins \nwith the registration of an ACTIVATE Command, which is then followed by a Read or Write ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WR"
        }
      ]
    },
    {
      "id": "REQ-0092",
      "title": "Write Latency",
      "description": "Write Latency\nn/a\nWL=RL-2 (CWL=CL-2)\nFixed based on RL (CL)\nWrite Recovery (tWR)\nMR6 OP[3:0]\n0000B\nWR = 48nCK @3200 or 30ns\nRead to Precharge \nDelay (tRTP)\nMR6 OP[7:4]\n0000B\ntRTP=12nCK @3200 or 7.5ns\nVrefDQ Value\nMR10\n0010 1101B\nVREF(DQ) Range: 75% of VDDQ\nVrefCA Value\nMR11\n0010 1101B\nVREF(CA) Range: 75% of VDDQ\nVrefCS Value\nMR12\n0010 1101B\nVREF(CS) Range: 75% of VDDQ\nECS Error Threshold \nCount (ETC)\nMR15\n011B\n256\nPost Package Repair\nMR23 OP[1:0]\n00B\nhPPR & sPPR Disabled\nCK ODT\nMR32 OP[2:0]\nCK O",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WR"
        }
      ]
    },
    {
      "id": "REQ-0093",
      "title": "ESET_n is recommended to be LOW (≤0.2 x VDDQ) and all other ",
      "description": "ESET_n is recommended to be LOW (≤0.2 x VDDQ) and all other inputs may \nbe undefined. The device outputs remain disabled while RESET_n is held LOW. VPP must ramp at the same time \nor earlier than VDD.\n2\nFollowing the completion of the voltage ramp (Tb ), RESET_n must be maintained LOW. DQ, DQS_t, DQS_c, \nvoltage levels must be between VSSQ and VDDQ to avoid latch-up. CS_n, CK_t, CK_c and CA input levels must \nbe between VSS and VDDQ to avoid latch-up.\n3\nBeginning at Tb, RESET_n must be maintaine",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0094",
      "title": "d reference voltages are within ",
      "description": "d reference voltages are within \ntheir defined ranges.\nNOTE 4\nPower ramp duration (Tb-Ta ) must not exceed tINIT0.\nTable 9 — MR Default Settings (Cont’d)\nItem\nMode Register\nDefault Setting\nDescription\n | t a | t b\nt c | t d | te\ntf | tg | th | ti | tj | t | k | t | Z\n |  |  | CS CMOS Registration & |  |  |  |  |  |  |  |  | \n | Power Ramp | Reset | Initialization\nODT Async On | Configuration |  |  |  |  |  |  |  | \nCK_t |  |  |  |  |  |  |  |  |  |  |  | \nCK_c |  |  |  |  |  |  |  |  |  |  |  | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        },
        {
          "name": "NOP"
        },
        {
          "name": "ZQCAL"
        }
      ]
    },
    {
      "id": "REQ-0095",
      "title": "T |  |  |  | STRAP or MR ODT STATE |  |  |  |  |  |  |  | ",
      "description": "T |  |  |  | STRAP or MR ODT STATE |  |  |  |  |  |  |  | \nDQS ODT |  | DQS_RTT_OFF | trans | MR ODT STATE |  |  |  |  |  |  |  | \nDQ ODT |  | DQ_RTT_OFF | trans | MR ODT STATE |  |  |  |  |  |  |  | \nDQS ODT | trans\nMR ODT STATE\nDQS_RTT_OFF\nDQ ODT | trans\nMR ODT STATE\nDQ_RTT_OFF\nNOTE 1 | From time point (Td ) until (Te ), the command bus must be held high.\nNOTE 2 | From time point (Te ) until (Tf ), NOP commands must be applied on the command bus.\nNOTE 3 | From time point (Tf ) until (Tz ), DES",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "NOP"
        },
        {
          "name": "MRR"
        },
        {
          "name": "MRW"
        },
        {
          "name": "MPC"
        },
        {
          "name": "ZQ"
        }
      ]
    },
    {
      "id": "REQ-0096",
      "title": "libration.",
      "description": "libration.\nNOTE 6\nPrior to ZQcal completion (Tj ), MPC commands shall be multi-cycle as described in the MPC command Timings section.\nFigure 3 — RESET_n and Initialization Sequence at Power-on Ramping\n4\nAfter RESET_n is de-asserted (Tc ), wait at least tINIT3 before driving CS_n high. \n5\nAfter setting CS_n high (Td ), wait a minimum of tINIT4 to allow the DRAM CMOS based receiver to register the \nexit and allow the CS_n, CK, CA, DQ and DQS ODT to go to the defined strap or MRS state (Te ). Clock",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        },
        {
          "name": "NOP"
        },
        {
          "name": "MRR"
        },
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0097",
      "title": "5 device is ready for normal operation and is able to accept",
      "description": "5 device is ready for normal operation and is able to accept any valid command. Any additional mode \nregisters that have not previously been set up for normal operation should be written at this time.\ntrans\nSTRAP or MR ODT STATE\nSTRAP or MR ODT STATE\ntrans\nCS_RTT_OFF\nSTRAP or MR ODT STATE\ntrans\nReset\nCS CMOS Registration & \nODT Async On\nInitialization\nNote 3\nNote 3\nNote 3\nNote 3\nNote 3\nNote 3\nNote 3\nCMD\nVALID\nMPC\nDLL Reset\nZQCAL Start\nZQCAL Latch\nMode Reg. or \nTraining Oper.\nMode Reg. or \nTraini",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        },
        {
          "name": "ZQCAL"
        },
        {
          "name": "NOP"
        }
      ]
    },
    {
      "id": "REQ-0098",
      "title": "|  |  |  |  | ",
      "description": "|  |  |  |  | \n | tINIT4 | 2 |  | - | µs\nCMOS. |  |  |  |  | \nMinimum cycles required after CS_n HIGH | tINIT5 | 3 |  | - | nCK\nMinimum time from Exit Reset to first valid Configuration |  |  |  |  | \n | t a | t b | t c | t d | te\ntf | tg | th | ti | tj | t | k | t | Z\n |  |  |  | CS CMOS Registration & |  |  |  |  |  |  |  |  | \n |  |  | Initialization\nReset | ODT Async On | Configuration |  |  |  |  |  |  |  | \nCK_t |  |  |  |  |  |  |  |  |  |  |  |  | \nCK_c |  |  |  |  |  |  |  |  |  |  |  |",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        },
        {
          "name": "NOP"
        },
        {
          "name": "ZQCAL"
        }
      ]
    },
    {
      "id": "REQ-0099",
      "title": "Initialization Sequence (Cont’d)",
      "description": "Initialization Sequence (Cont’d)\n3.3.2   Reset Initialization with Stable Power\nThe following sequence is required for RESET at no power interruption initialization as shown in Figure 4 \nand Table 12.\n1\nAssert RESET_n below 0.2 x VDDQ anytime when reset is needed. RESET_n needs to be maintained for a \nminimum of tPW_RESET. CS_n must be pulled LOW at least tINIT2 before de-asserting RESET_n.\n2\nRepeat steps 4 to 9 in Section 3.3.1\nNOTE 1\nFrom time point (Td ) until (Te ), the command bus must be h",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "NOP"
        },
        {
          "name": "MRR"
        },
        {
          "name": "MRW"
        },
        {
          "name": "MPC"
        },
        {
          "name": "ZQCAL"
        }
      ]
    },
    {
      "id": "REQ-0100",
      "title": "On",
      "description": "On\nInitialization\nNote 1\nNote 1\nNote 1\nNote 1\nNote 1\nNote 1\nNote 1\nCMD\nVALID\nMPC\nDLL Reset\nZQCAL Start\nZQCAL Latch\nMode Reg. or \nTraining Oper.\nMode Reg. or \nTraining Oper.\nNOP\nMR ODT STATE\nDQ_RTT_OFF\n |  | Table 13 — Input Voltage Slew Rates |  |  | \nDescription | Symbol | Min | Max | Units | Notes\n | VPP_Ramp_Up_SR | 0.2 | 5 | V/ms | \nVPP Rail |  |  |  |  | \n | VPP_Ramp_Down_SR | 0.1 | 4.5 | V/ms | \n | VDD_Ramp_Up_SR | 0.1 | 4.5 | V/ms | \nVDD Rail |  |  |  |  | 1,2,3,4,5\n | VDD_Ramp_Down_SR | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        },
        {
          "name": "ZQCAL"
        },
        {
          "name": "NOP"
        }
      ]
    },
    {
      "id": "REQ-0101",
      "title": "PP Rail",
      "description": "PP Rail\nVPP_Ramp_Up_SR\n0.2\n5\nV/ms\nVPP_Ramp_Down_SR\n0.1\n4.5\nV/ms\nVDD Rail\nVDD_Ramp_Up_SR\n0.1\n4.5\nV/ms\nVDD_Ramp_Down_SR\n0.1\n4.5\nV/ms\nVDDQ Rail\nVDDQ_Ramp_Up_SR\n0.1\n4.5\nV/ms\nVDDQ_Ramp_Down_SR\n0.1\n4.5\nV/ms\nNOTE 1\nBoth VDD and VPP supply measurements made between 10% & 90% nominal voltage\nNOTE 2\nMHz bandwidth limited measurement   \nNOTE 3\nVPP must be equal to or greater than VDD/VDDQ at all times.   \nNOTE 4\nDuring ramp up and ramp down [VDDQ-VDD] must be equal or less than 200mV.   \nNOTE 5\nAfter tINIT",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0102",
      "title": "Tables.",
      "description": "Tables.\nRail to Rail Requirements\nVDDQ_Ramp_Up_SR\nVDDQ_Ramp_Down_SR\nVDD_Ramp_Up_SR\nVDD_Ramp_Down_SR\nVPP must be equal or greater than VDDQ always\nDuring ramp up and ramp down [VDDQ-VDD] must =<200m V\nJEDEC Standard No. 79-5 | \nPage 14 | \n3.4 | Mode Register Definition\n3.4.1   Mode Register Read (MRR) | \nThe Mode Register Read (MRR) command is used to read configuration and status data from the DDR5- | \nSDRAM registers. The MRR command is initiated with CS_n and CA[13:0] in the proper state as de",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        },
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-0103",
      "title": "18th bits, while CRC is enabled, the strobe needs to toggle ",
      "description": "18th bits, while CRC is enabled, the strobe needs to toggle for BL18. | \n | Figure 6 provides mode register read timing. Tables 14 through 19 provide through DQ output mapping for\nvarious devices. | \nvarious devices. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nt 0 | t 1 | t 2 | t 3 | t 4 | t a | t a+1 | t a+2 | t a+3 | t a+4 | t a+5\nt a+6 | t b | t b+1 | t b+2 | t b+3 | t c | t c+1 | t c+2 | t c+3 | tc+4 | td | td+1 | td+2 | td+3 | td+4 | td+5\nCK_t, |  |  |  |  |  ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        }
      ]
    },
    {
      "id": "REQ-0104",
      "title": "odd DQ bit (represented with !) shall have its contents inve",
      "description": "odd DQ bit (represented with !) shall have its contents inverted. Data in the burst (BL0-7) shall be either \n“0” or “1”, with “1” indicating that the content of the later UI’s (BL8-15) are inverted.\nDQS is toggled for the duration of the MRR burst. The MRR has a command burst length 16. MRR \ntermination control and ODT timings are the same as for the READ command. The MRR operation must \nnot be interrupted. Non-Target ODT encoding is available for MRR, just like a normal READ. NT ODT \nMRR termin",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        },
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-0105",
      "title": "ta+1",
      "description": "ta+1\nta+2\nta+3\nta+4\nta+6\ntb\ntb+1\ntb+2\ntb+3\ntd+1\ntd+3\nta+5\ntc\ntc+1\ntc+2\ntc+4\ntd+4\ntd+5\ntd\ntd+2\nDES\nDES\nDES\nDES\nDES\nDES DES\nDES DES\nDES\nDES\nDES\nDES\nDES\nDES\nDES DES\nDES\nDES DES\nDES\nTIME BREAK\nDON'T CARE\n3.4.1   Mode Register Read (MRR) (Cont’d) |  |  |  |  |  |  |  |  | \n |  | Table 15 — DQ Output Mapping for x8 Device |  |  |  |  |  |  | \nBL | 0-7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15\nDQ0 | 0 | OP0 | OP1 | OP2 | OP3 | OP4 | OP5 | OP6 | OP7\nDQ1 | 1 | !OP0 | !OP1 | !OP2 | !OP3 | !OP4 | !OP5 | !OP6 |",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        }
      ]
    },
    {
      "id": "REQ-0106",
      "title": "OP0",
      "description": "OP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nDQ5\n1\n!OP0\n!OP1\n!OP2\n!OP3\n!OP4\n!OP5\n!OP6\n!OP7\nDQ6\n0\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nDQ7\n1\n!OP0\n!OP1\n!OP2\n!OP3\n!OP4\n!OP5\n!OP6\n!OP7\nDQ8\n0\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nDQ9\n1\n!OP0\n!OP1\n!OP2\n!OP3\n!OP4\n!OP5\n!OP6\n!OP7\nDQ10\n0\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nDQ11\n1\n!OP0\n!OP1\n!OP2\n!OP3\n!OP4\n!OP5\n!OP6\n!OP7\nDQ12\n0\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nDQ13\n1\n!OP0\n!OP1\n!OP2\n!OP3\n!OP4\n!OP5\n!OP6\n!OP7\nDQ14\n0\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nDQ15\n1\n!OP0\n!OP1\n!OP2\n!OP3\n!OP4\n!OP5\n!OP6\n!",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        }
      ]
    },
    {
      "id": "REQ-0107",
      "title": "|  | ",
      "description": "|  | \nDQ13 |  |  |  |  |  |  |  |  | \nDQ14 |  |  |  |  |  |  |  |  | \nDQ15 |  |  |  |  |  |  |  |  | \nNOTE 1 | The read pre-amble and post-amble of MRR are same as normal read. |  |  |  |  |  |  |  | \n | Table 18 — DQ Output Mapping for x16 Device (DFE Lower Byte - DQ[0:7], DML) |  |  |  |  |  |  |  | \nBL | 0-7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15\nDQ0 | 0 | OP0 | OP1 | OP2 | OP3 | OP4 | OP5 | OP6 | OP7\nDQ1 | 1 | !OP0 | !OP1 | !OP2 | !OP3 | !OP4 | !OP5 | !OP6 | !OP7\nDQ2 | 0 | OP0 | OP1 | OP2 | O",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        }
      ]
    },
    {
      "id": "REQ-0108",
      "title": "he first 8 bits of a x16 device when reading from a DFE regi",
      "description": "he first 8 bits of a x16 device when reading from a DFE register \nassociated with a lower byte DQ or DML.\nNOTE 3\nOutput map is ONLY for per bit DFE, DCA and VrefDQ mode registers (MR103 through MR255)\nTable 19 — DQ Output Mapping for x16 Device (DFE Upper Byte - DQ[15:8], DMU)\nBL\n0-7\n8\n9\n10\n11\n12\n13\n14\n15\nDQ8\n0\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nDQ9\n1\n!OP0\n!OP1\n!OP2\n!OP3\n!OP4\n!OP5\n!OP6\n!OP7\nDQ10\n0\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nDQ11\n1\n!OP0\n!OP1\n!OP2\n!OP3\n!OP4\n!OP5\n!OP6\n!OP7\nTable 17 — DQ Output Ma",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        },
        {
          "name": "WRITE"
        },
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0109",
      "title": "is defined by tMRW. Mode register ",
      "description": "is defined by tMRW. Mode register \nWrites to read-only registers have no impact on the functionality of the device.\nFigure 7 — Mode Register Write Timing\n3.4.3   DFE Mode Register Write Update Timing\nThis Mode Register update timing parameter applies for MR112 (MA[7:0]=70H) through MR248 \n(MA[7:0]=F8H) - Mode Registers for DFE including DFE Gain Bias, DFE Tap-1, DFE Tap-2,\nDFE Tap-3, DFE Tap-4 mode registers. Figure 8 provides DFE update setting.\nDQ12\n0\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nDQ13\n1\n!OP",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        },
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0110",
      "title": "| max(5ns, 8nCK) | nCK | 1",
      "description": "| max(5ns, 8nCK) | nCK | 1\nMode Register Set command delay | tMRD | Min | max(14ns, 16nCK) | nCK | \nDFE Mode Register Write Update Delay Time | tDFE | Min | 80 | ns | 2\nJEDEC Standard No. 79-5\nPage 18\n3.4.3   DFE Mode Register Write Update Timing (Cont’d)\nFigure 8 — DFE Update Setting\n3.4.4   Mode Register Truth Tables and Timing Constraints\nTable 20 provides mode register read/write AC timings.\nTable 21 provides the Truth Table for Mode Register Read (MRR) and Mode Register Write (MRW).\nTable 2",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        },
        {
          "name": "MRW"
        },
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0111",
      "title": "2",
      "description": "2\nMRR | VrefCA | CL+BL/2+1 | tCK | 2\nJEDEC Standard No. 79-5\nPage 19\n3.4.4   Mode Register Truth Tables and Timing Constraints (Cont’d)\nTable 22 provides MRR/MRW Timing Constraints: DQ ODT is Disable.\nTable 22 — MRR/MRW Timing Constraints: DQ ODT is Disable\nFrom \nCommand\nTo Command\nMinimum Delay between “From Command” and “To \nCommand”\nUnit\nNote\nVrefCA\nCL+BL/2+1\ntCK\n2\nAny other valid \ncommand\ntMRD\n-\n1,2\nAny other valid \ncommand\ntMRD\nNOTE 1\nAll data should be completed before entry into self refr",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        },
        {
          "name": "MRW"
        },
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0112",
      "title": "Timing Constraints: DQ ODT is Enable",
      "description": "Timing Constraints: DQ ODT is Enable\nFrom Command\nTo Command\nMinimum Delay between “From Command” and “To \nCommand”\nUnit\nNote\nSame as ODT Disable Case\nAny other valid \ncommand\nAny other valid \ncommand\nJEDEC Standard No. 79-5\nPage 21\n3.5\nMode Registers\nWith DDR5, the utilization and programming method shall change from the traditional addressing scheme\nfound in DDR3 and DDR4, and shall move to the method used by LPDDR, where the Mode Register\nAddresses (MRA) and Payload placed in Op Codes (OP) ar",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        },
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0113",
      "title": "on (x16, x8, x4) and/or",
      "description": "on (x16, x8, x4) and/or\ndensity (32Gb, 16Gb, 8Gb), the following rules shall be applied:\n-\nWhen the DRAM is configured as a x4/x8, an entire MR# used only for a x16 shall be considered RFU. These bits\nJEDEC Standard No. 79-5\nPage 21\nWith DDR5, the utilization and programming method shall change from the traditional addressing scheme \nfound in DDR3 and DDR4, and shall move to the method used by LPDDR, where the Mode Register \nAddresses (MRA) and Payload placed in Op Codes (OP) are all packeted in",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        },
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0114",
      "title": "ned status during ",
      "description": "ned status during \na read of that bit (SR = Status Read), independent of what the Host may have written to the bit.\nA defined register byte (MR#), is any MR# that has at least one of the bits defined.\nWhen the entire MR# is marked RFU, then it is considered undefined and all the bits from the DRAM shall \nbe don’t care for reads or writes. These undefined mode registers (completely empty bytes, not individual \nbits of an MR) may not be supported in the DRAM. When a defined register byte (MR#) con",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        },
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0115",
      "title": "Training",
      "description": "Training\n3\nWrite Leveling\n Internal Cycle \nAlignment - Upper Byte\nWrite Leveling\n Internal Cycle \nAlignment - Lower Byte\n4\nTUF \nRFU\nRefresh \ntRFC \nMode\nRefresh \nInterval \nRate Indi-\ncator\nRefresh Rate\n5\nPull-Down             \nOutput Driver Impedance\nDM \nEnable\nTDQS \nEnable\nPODTM \nSupport\nPull-up         \nOutput Driver Impedance\nData \nOutput \nDisable\n6\ntRTP\nWrite Recovery Time",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0116",
      "title": "di-",
      "description": "di-\ncator\nRefresh Rate\n5\nPull-Down             \nOutput Driver Impedance\nDM \nEnable\nTDQS \nEnable\nPODTM \nSupport\nPull-up         \nOutput Driver Impedance\nData \nOutput \nDisable\n6\ntRTP\nWrite Recovery Time\n8 | Postamble | RFU\nWrite Preamble Settings | Read Preamble Settings\n |  | ble Set- | \n | Settings |  | \n |  | tings | \n9 | TM | RFU | \n10 |  | VrefDQ Calibration Value | \n11 |  | VrefCA Calibration Value | \n12 |  | VrefCS Calibration Value | \n13 |  | RFU\ntCCD_L / tDLLK | \n |  | Row | \n |  | Reset ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0117",
      "title": "| DQU6",
      "description": "| DQU6\nDQU5\nDQU4\nDQU3\nDQU2 | \n31 |  | Read Training Pattern Address | \n |  | CA_ODT | \n32 | RFU | CS ODT\nCK ODT\nStrap | \n |  | Value | \n33 | RFU | DQS_RTT_PARK\nCA ODT | \n34 | RFU | RTT_WR\nRTT_PARK | \nJEDEC Standard No. 79-5\nPage 22\n8\nWrite \nPostamble \nSettings\nRead \nPostam-\nble Set-\ntings\nRFU\nWrite Preamble Settings\nRead Preamble Settings\n10\nVrefDQ Calibration Value\n11\nVrefCA Calibration Value\n12\nVrefCS Calibration Value\n13\nRFU\ntCCD_L / tDLLK\n14\nECS Mode\nReset \nECS \nCounter\nRow \nMode/\nCode \nWord",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0118",
      "title": "RFU",
      "description": "RFU\nCA_ODT \nStrap \nValue\nCS ODT\nCK ODT\n33\nRFU\nDQS_RTT_PARK\nCA ODT\n34\nRFU\nRTT_WR\nRTT_PARK\nTable 24 — Mode Register Assignment in DDR5 SDRAM (Cont’d)\nMR#\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\n |  |  |  |  | Page 23\n |  | Table 24 — Mode Register Assignment in DDR5 SDRAM (Cont’d) |  |  | \nMR# | OP[7] |  | OP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2] | OP[1] | OP[0]\n35 |  | RFU | RTT_NOM_RD | RTT_NOM_WR | \n36 |  |  | RFU | RTT_Loopback | \n37 |  | RFU | ODTLoff_WR_offset | ODTLon_WR_offset | \n38 |  | RFU ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "RFM"
        }
      ]
    },
    {
      "id": "REQ-0119",
      "title": "2 |  | ",
      "description": "2 |  | \n |  |  |  |  | RFM\n58 |  | RAAMMT[2:0] | RAAIMT[3:0] |  | \n |  |  |  |  | Required\n59 |  | RFM RAA Counter | RFU |  | \n60 |  |  | RFU |  | \n61 |  |  | RSVD | Package Output Driver Test Mode | \nJEDEC Standard No. 79-5\nPage 23\n35\nRFU\nRTT_NOM_RD\nRTT_NOM_WR\n37\nRFU\nODTLoff_WR_offset\nODTLon_WR_offset\n38\nRFU\nODTLoff_WR_NT_offset\nODTLon_WR_NT_offset\n39\nRFU\nODTLoff_RD_NT_offset\nODTLon_RD_NT_offset\n40\nRFU\nRead DQS offset timing\n42\nRFU\nDCA Training Assist \nMode\nDCA Types Supported\n43\nSign Bit for \n",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "RFM"
        }
      ]
    },
    {
      "id": "REQ-0120",
      "title": "Resource",
      "description": "Resource\nBG4 Bank 0\nhPPR\nResource\nBG7 Bank \n3\nhPPR\nResource\nBG7 Bank \n2\nhPPR\nResource\nBG7 Bank \n1\nhPPR\nResource\nBG7 Bank \n0\nhPPR\nResource\nBG6 Bank \n3\nhPPR\nResource\nBG6 Bank \n2\nhPPR\nResource\nBG6 Bank 1\nhPPR\nResource\nBG6 Bank 0\n58\nRAAMMT[2:0]\nRAAIMT[3:0]\nRFM \nRequired\n59\nRFM RAA Counter\nRFU\n61\nRSVD\nPackage Output Driver Test Mode\nTable 24 — Mode Register Assignment in DDR5 SDRAM (Cont’d)\nMR#\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "RFM"
        }
      ]
    },
    {
      "id": "REQ-0121",
      "title": "RAAIMT[3:0]",
      "description": "RAAIMT[3:0]\nRFM \nRequired\n59\nRFM RAA Counter\nRFU\n61\nRSVD\nPackage Output Driver Test Mode\nTable 24 — Mode Register Assignment in DDR5 SDRAM (Cont’d)\nMR#\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nPage 24 |  |  |  |  | \n |  | Table 24 — Mode Register Assignment in DDR5 SDRAM (Cont’d) |  |  | \nMR# | OP[7] | OP[6] | OP[5]\nOP[4]\nOP[3]\nOP[2] | OP[1] | OP[0]\n62 |  |  | Vendor Specified |  | \n63 |  |  | DRAM Scratch Pad |  | \n64-102 |  |  | RFU |  | \n | DQSL_t |  | DQSL_t |  | \n103 |  | RFU | DQSL_",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "RFM"
        }
      ]
    },
    {
      "id": "REQ-0122",
      "title": "in Bias - See MR for encoding details | ",
      "description": "in Bias - See MR for encoding details | \n129 |  |  | DQL0 DFE Tap-1 Bias - See Section 3.5.76 for encoding details |  | \n130 |  |  | DQL0 DFE Tap-2 Bias - See Section 3.5.77 for encoding details |  | \nJEDEC Standard No. 79-5\nPage 24\n103\nDQSL_t \nIBCLK Sign\nRFU\nDQSL_t DCA for IBCLK\nDQSL_t \nQCLK Sign\nRFU\nDQSL_t DCA for QCLK\n104\nRFU\nDQSL_t \nQBCLK \nSign\nRFU\nDQSL_t DCA for QBCLK\n105\nDQSL_c \nIBCLK Sign\nRFU\nDQSL_c DCA for IBCLK\nDQSL_c \nQCLK Sign\nRFU\nDQSL_c DCA for QCLK\n106\nRFU\nDQSL_c \nQBCLK \nSign\nRFU\nDQ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0123",
      "title": "76 for encoding details",
      "description": "76 for encoding details\n130\nDQL0 DFE Tap-2 Bias - See Section 3.5.77 for encoding details\nTable 24 — Mode Register Assignment in DDR5 SDRAM (Cont’d)\nMR#\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\n |  |  |  |  | Page 25\n |  | Table 24 — Mode Register Assignment in DDR5 SDRAM (Cont’d) |  |  | \nMR# | OP[7] | OP[6] | OP[5]\nOP[4]\nOP[3]\nOP[2] | OP[1] | OP[0]\n131 |  |  | DQL0 DFE Tap-3 Bias - See Section 3.5.78 for encoding details |  | \n132 |  |  | DQL0 DFE Tap-4 Bias - See Section 3.5.79 for enc",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0124",
      "title": "ection 3.5.76 for encoding details |  | ",
      "description": "ection 3.5.76 for encoding details |  | \n162 |  |  | DQL4 DFE Tap-2 Bias - See Section 3.5.77 for encoding details |  | \n163 |  |  | DQL4 DFE Tap-3 Bias - See Section 3.5.78 for encoding details |  | \nJEDEC Standard No. 79-5\nPage 25\n131\nDQL0 DFE Tap-3 Bias - See Section 3.5.78 for encoding details\n132\nDQL0 DFE Tap-4 Bias - See Section 3.5.79 for encoding details\n133\nDQL0 \nIBCLK Sign\nRFU\nDQL0 DCA for IBCLK\nDQL0 \nQCLK Sign\nRFU\nDQL0 DCA for QCLK\n134\nDQL0 \nVREFDQ \nSign\nDQL0 VREFDQ Offset\nDQL0 \nQBCLK",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0125",
      "title": "Section 3.5.79 for encoding details",
      "description": "Section 3.5.79 for encoding details\n157\nDQL3 \nIBCLK Sign\nRFU\nDQL3 DCA for IBCLK\nDQL3 \nQCLK Sign\nRFU\nDQL3 DCA for QCLK\n158\nDQL3 \nVREFDQ \nSign\nDQL3 VREFDQ Offset\nDQL3 \nQBCLK \nSign\nRFU\nDQL3 DCA for QBCLK\n160\nRFU\nDQL4 DFE Gain Bias - See MR for encoding details\n161\nDQL4 DFE Tap-1 Bias - See Section 3.5.76 for encoding details\n162\nDQL4 DFE Tap-2 Bias - See Section 3.5.77 for encoding details\n163\nDQL4 DFE Tap-3 Bias - See Section 3.5.78 for encoding details\nTable 24 — Mode Register Assignment in DDR5 ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0126",
      "title": "77 for encoding details",
      "description": "77 for encoding details\n163\nDQL4 DFE Tap-3 Bias - See Section 3.5.78 for encoding details\nTable 24 — Mode Register Assignment in DDR5 SDRAM (Cont’d)\nMR#\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nPage 26 |  |  |  |  | \n |  | Table 24 — Mode Register Assignment in DDR5 SDRAM (Cont’d) |  |  | \nMR# | OP[7] | OP[6] | OP[5]\nOP[4]\nOP[3]\nOP[2] | OP[1] | OP[0]\n164 |  |  | DQL4 DFE Tap-4 Bias - See Section 3.5.79 for encoding details |  | \n | DQL4 |  | DQL4 |  | \n165 |  | RFU | DQL4 DCA for IBCLK\nRF",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0127",
      "title": "ection 3.5.77 for encoding details |  | ",
      "description": "ection 3.5.77 for encoding details |  | \n195 |  |  | DQU0 DFE Tap-3 Bias - See Section 3.5.78 for encoding details |  | \n196 |  |  | DQU0 DFE Tap-4 Bias - See Section 3.5.79 for encoding details |  | \nJEDEC Standard No. 79-5\nPage 26\n164\nDQL4 DFE Tap-4 Bias - See Section 3.5.79 for encoding details\n165\nDQL4 \nIBCLK Sign\nRFU\nDQL4 DCA for IBCLK\nDQL4 \nQCLK Sign\nRFU\nDQL4 DCA for QCLK\n166\nDQL4 \nVREFDQ \nSign\nDQL4 VREFDQ Offset\nDQL4 \nQBCLK \nSign\nRFU\nDQL4 DCA for QBCLK\n168\nRFU\nDQL5 DFE Gain Bias - See MR ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0128",
      "title": "RFU",
      "description": "RFU\nDQL6 DCA for IBCLK\nDQL7 \nQCLK Sign\nRFU\nDQL7 DCA for QCLK\n190\nDQL7 \nVREFDQ \nSign\nDQL7 VREFDQ Offset\nDQL7 \nQBCLK \nSign\nRFU\nDQL7 DCA for QBCLK\n192\nRFU\nDQU0 DFE Gain Bias - See MR for encoding details\n193\nDQU0 DFE Tap-1 Bias - See Section 3.5.76 for encoding details\n194\nDQU0 DFE Tap-2 Bias - See Section 3.5.77 for encoding details\n195\nDQU0 DFE Tap-3 Bias - See Section 3.5.78 for encoding details\n196\nDQU0 DFE Tap-4 Bias - See Section 3.5.79 for encoding details\nTable 24 — Mode Register Assignment",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0129",
      "title": "78 for encoding details",
      "description": "78 for encoding details\n196\nDQU0 DFE Tap-4 Bias - See Section 3.5.79 for encoding details\nTable 24 — Mode Register Assignment in DDR5 SDRAM (Cont’d)\nMR#\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\n |  |  |  |  | Page 27\n |  | Table 24 — Mode Register Assignment in DDR5 SDRAM (Cont’d) |  |  | \nMR# | OP[7] | OP[6] | OP[5]\nOP[4]\nOP[3]\nOP[2] | OP[1] | OP[0]\n | DQU0 |  | DQU0 |  | \n197 |  | RFU | DQU0 DCA for IBCLK\nRFU | DQU0 DCA for QCLK | \n | IBCLK Sign |  | QCLK Sign |  | \n | DQU0 |  | DQU0 | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0130",
      "title": "228 |  |  | DQU4 DFE Tap-4 Bias - See Section 3.5.79 for enc",
      "description": "228 |  |  | DQU4 DFE Tap-4 Bias - See Section 3.5.79 for encoding details |  | \n | DQU4 |  | DQU4 |  | \n229 |  | RFU | DQU4 DCA for IBCLK\nRFU | DQU4 DCA for QCLK | \n | IBCLK Sign |  | QCLK Sign |  | \nJEDEC Standard No. 79-5\nPage 27\n197\nDQU0 \nIBCLK Sign\nRFU\nDQU0 DCA for IBCLK\nDQU0 \nQCLK Sign\nRFU\nDQU0 DCA for QCLK\n198\nDQU0 \nVREFDQ \nSign\nDQU0 VREFDQ Offset\nDQU0 \nQBCLK \nSign\nRFU\nDQU0 DCA for QBCLK\n200\nRFU\nDQU1 DFE Gain Bias - See MR for encoding details\n201\nDQU1 DFE Tap-1 Bias - See Section 3.5.76 f",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0131",
      "title": "QU3 ",
      "description": "QU3 \nVREFDQ \nSign\nDQU3 VREFDQ Offset\nDQU3 \nQBCLK \nSign\nRFU\nDQU3 DCA for QBCLK\n224\nRFU\nDQU4 DFE Gain Bias - See MR for encoding details\n225\nDQU4 DFE Tap-1 Bias - See Section 3.5.76 for encoding details\n226\nDQU4 DFE Tap-2 Bias - See Section 3.5.77 for encoding details\n227\nDQU4 DFE Tap-3 Bias - See Section 3.5.78 for encoding details\n228\nDQU4 DFE Tap-4 Bias - See Section 3.5.79 for encoding details\n229\nDQU4 \nIBCLK Sign\nRFU\nDQU4 DCA for IBCLK\nDQU4 \nQCLK Sign\nRFU\nDQU4 DCA for QCLK\nTable 24 — Mode Reg",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0132",
      "title": "details",
      "description": "details\n229\nDQU4 \nIBCLK Sign\nRFU\nDQU4 DCA for IBCLK\nDQU4 \nQCLK Sign\nRFU\nDQU4 DCA for QCLK\nTable 24 — Mode Register Assignment in DDR5 SDRAM (Cont’d)\nMR#\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nPage 28 |  |  |  |  | \n |  | Table 24 — Mode Register Assignment in DDR5 SDRAM (Cont’d) |  |  | \nMR# | OP[7] | OP[6] | OP[5]\nOP[4]\nOP[3]\nOP[2] | OP[1] | OP[0]\n | DQU4 |  | DQU4 |  | \n230 | VREFDQ |  | DQU4 VREFDQ Offset\nQBCLK \nRFU | DQU4 DCA for QBCLK | \n | Sign |  | Sign |  | \n231 |  |  | RFU |  |",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0133",
      "title": "| DQU7 DCA for QCLK | ",
      "description": "| DQU7 DCA for QCLK | \n | IBCLK Sign |  | QCLK Sign |  | \n | DQU7 |  | DQU7 |  | \n254 | VREFDQ |  | DQU7 VREFDQ Offset\nQBCLK \nRFU | DQU7 DCA for QBCLK | \n | Sign |  | Sign |  | \n255 |  |  | RFU |  | \nJEDEC Standard No. 79-5\nPage 28\n230\nDQU4 \nVREFDQ \nSign\nDQU4 VREFDQ Offset\nDQU4 \nQBCLK \nSign\nRFU\nDQU4 DCA for QBCLK\n232\nRFU\nDQU5 DFE Gain Bias - See MR for encoding details\n233\nDQU5 DFE Tap-1 Bias - See Section 3.5.76 for encoding details\n234\nDQU5 DFE Tap-2 Bias - See Section 3.5.77 for encoding deta",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0134",
      "title": "r QCLK",
      "description": "r QCLK\n254\nDQU7 \nVREFDQ \nSign\nDQU7 VREFDQ Offset\nDQU7 \nQBCLK \nSign\nRFU\nDQU7 DCA for QBCLK\nTable 24 — Mode Register Assignment in DDR5 SDRAM (Cont’d)\nMR#\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\n |  | Table 26 — MR0 Register Definition |  |  | \n | Register |  |  |  | \nFunction |  | Operand |  | Data | Notes\n | Type |  |  |  | \n |  |  | 00B: BL16 |  | \n |  |  | 01B: BC8 OTF |  | \nBurst Length | R/W | OP[1:0] |  |  | \n |  |  | 10B: BL32 (Optional) |  | \n |  |  | 11B: BL32 OTF (Optional) |  |",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0135",
      "title": "00011B: 28",
      "description": "00011B: 28\n...\n10011B: 60\n10100B: 62\n10101B: 64\n10110B: 66\nAll other encodings reserved.\nNOTE 1\nRange covers both Monolithic DDR5 and 3DS-DDR5 devices up to 6400\nNOTE 2\nWL=RL-2, also known as CWL=CL-2\n | Register |  | \nFunction |  | Operand | Data\n | Type |  | \n |  |  | This is a Read Only MR field, which is only\n |  |  | programmed through an MPC command with the\n |  |  | PDA Enumerate ID opcode.\n |  |  | xxxxB Encoding is set with MPC command with the\nPDA Enumerate ID | R | OP[3:0] | \n |  |  |",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        },
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0136",
      "title": "ister Information",
      "description": "ister Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nPDA Select ID\nPDA Enumerate ID\nTable 28 — MR1 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nPDA Enumerate ID\nR\nOP[3:0]\nThis is a Read Only MR field, which is only \nprogrammed through an MPC command with the \nPDA Enumerate ID opcode.\nxxxxB Encoding is set with MPC command with the \nPDA Enumerate ID opcode. This can only be set \nwhen PDA Enumerate Programming Mode is \nenabled and the associated DRAM’s DQ0 is \nasserte",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        },
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0137",
      "title": "MRW, ",
      "description": "MRW, \nMPC, and VrefCA commands only if PDA Select \nID[3:0] = PDA Enumerate ID[3:0], with some \nexceptions for specific MPC commands that \nexecute regardless of PDA Select ID.\nDefault setting is 1111B\nRegister\nFunction\nOperand\nData\nNotes\nType\nRead \n0B: Normal Mode (Default)\nR/W\nOP[0]\n1B: Read Preamble Training\nPreamble Training\nWrite \n0B: Normal Mode (Default)\nR/W\nOP[1]\n1,2,3\n1B: Write Leveling\nLeveling\n0B: 2N Mode (Default)\n2N Mode\nR\nOP[2]\n4\n1B: 1N Mode\n0B: Disable (Default)\nMax Power Saving Mod",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRW"
        },
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0138",
      "title": "[6]",
      "description": "[6]\n    Reserved\n0B: Disable\nInternal Write Timing\nR/W\nOP[7]\n5\n1B: Enable\nNOTE 1\nTo enter WL Training Mode the MR field must be programmed to 1. WL Training Mode is used when Internal Write Timing = 0\n | 1B: Enable\n | Reserved\nReserved\nOP[6]\n    Reserved\n | 0B: Disable\nInternal Write Timing | R/W\nOP[7]\n5\n | 1B: Enable\nNOTE 1 | To enter WL Training Mode the MR field must be programmed to 1. WL Training Mode is used when Internal Write Timing = 0\n | External WL Training) and when Internal Write Ti",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        },
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0139",
      "title": "rmal Mode (Default)",
      "description": "rmal Mode (Default)\n1B: Write Leveling\n1,2,3\n2N Mode\nR\nOP[2]\n0B: 2N Mode (Default)\n1B: 1N Mode\n4\nMax Power Saving Mode\nR/W\nOP[3]\n0B: Disable (Default)\n1B: Enable\nCS Assertion Duration \n(MPC)\nR/W\nOP[4]\n0B: Only Multiple cycles of CS assertion \nsupported for MPC, VrefCA and VrefCS \ncommands (Default)\n1B: Only a single cycle of CS assertion supported \nfor MPC, VrefCA and VrefCS commands\nDevice 15 Maximum Power \nSavings Mode\nR/W\nOP[5]\n0B: Disable (Default)\n1B: Enable\nReserved\nReserved\nOP[6]\n    Rese",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        },
        {
          "name": "MRR"
        }
      ]
    },
    {
      "id": "REQ-0140",
      "title": "te Enable aligns within tDQS2CK of the external WL ",
      "description": "te Enable aligns within tDQS2CK of the external WL \nTrained location. When Internal Write Timing is Disabled, the WL Internal Cycle Alignment setting does not change the behavior of \nthe write timings\nTable 32 — MR3 Register Definition\nRegister\nFunction\nOperand\nData\nNotes\nType\n0000B: 0 tCK (Default)\n0001B: -1 tCK\n0010B: -2 tCK\n0011B: -3 tCK\n0100B: -4 tCK\n0101B: -5 tCK\nWrite Leveling\n0110B: -6 tCK\nInternal Cycle \nR/W\nOP[3:0]\n1,2,3,5\n(Optional OPcode: 0111B through 1111B)\nAlignment - Lower Byte\n01",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0141",
      "title": "0111B: -7 tCK",
      "description": "0111B: -7 tCK\n1000B: -8 tCK\n...\n1110B: -14 tCK\n1111B: -15 tCK\nNOTE 1\nThis is set during WL Training, after the host DQS has been aligned to the ideal External WL timings. The Internal Write Timing is\n | 1000B: -8 tCK\n | ...\n | 1110B: -14 tCK\n | 1111B: -15 tCK\nNOTE 1 | This is set during WL Training, after the host DQS has been aligned to the ideal External WL timings. The Internal Write Timing is\n | enabled and the WL Internal Timing Alignment is set to ensure the internal Write Enable aligns wi",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0142",
      "title": "tCK",
      "description": "tCK\n0101B: -5 tCK\n0110B: -6 tCK\n(Optional OPcode: 0111B through 1111B)\n0111B: -7 tCK\n1000B: -8 tCK\n...\n1110B: -14 tCK\n1111B: -15 tCK\nWrite Leveling\n Internal Cycle \nAlignment - Upper Byte\nR/W\nOP[7:4]\n0000B: 0 tCK (Default)\n0001B: -1 tCK\n0010B: -2 tCK\n0011B: -3 tCK\n0100B: -4 tCK\n0101B: -5 tCK\n0110B: -6 tCK\n(Optional OPcode: 0111B through 1111B)\n0111B: -7 tCK\n1000B: -8 tCK\n...\n1110B: -14 tCK\n1111B: -15 tCK\nNOTE 1\nThis is set during WL Training, after the host DQS has been aligned to the ideal Exte",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0143",
      "title": "ent is intended for x4, x8, and x16 configurations. ",
      "description": "ent is intended for x4, x8, and x16 configurations. \nNOTE 4\nUpper Byte WL Internal Cycle Alignment is intended for x16 configuration only. \nNOTE 5\nOptional OPcode may be needed for certain speed bins.\n |  | Table 34 — MR4 Register Definition |  | \n | Register |  |  | \nFunction |  | Operand | Data | Notes\n | Type |  |  | \n |  |  | 000B: RFU | \n |  |  | 001B: tREFI x1 (1x Refresh Rate), <80°C nominal | \n |  |  | 010B: tREFI x1 (1x Refresh Rate), 80-85°C nominal | \n |  |  | 011B: tREFI /2 (2x Refre",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0144",
      "title": "RFU | ",
      "description": "RFU | \nTUF |  |  |  | \n |  |  | 0B: No change in OP[3:1] since last MR4 read (default) | \n(Temperature Update | R | OP[7] |  | \n |  |  | 1B: Change in OP[3:1] since last MR4 read | \nFlag) |  |  |  | \n | TUF\n | 0B: No change in OP[3:1] since last MR4 read (default)\n(Temperature Update | R\nOP[7]\n | 1B: Change in OP[3:1] since last MR4 read\n | Flag)\nNOTE 1 | The refresh rate for each OP[2:0] setting applies to tREFI1 and tREFI2. Each OP[2:0] setting specifies a nominal temperature range.\n | The fiv",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0145",
      "title": ".",
      "description": ".\nNOTE 7 | See Section 4.14 for information on the recommended frequency of reading MR4\nJEDEC Standard No. 79-5\nPage 33\n3.5.6   MR4 (MA[7:0]=04H) - Refresh Settings\nTable 33 — MR4 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nTUF \nRFU\nRefresh \ntRFC Mode\nRefresh \nInterval \nRate\nIndicator\nRefresh Rate\nTable 34 — MR4 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nRefresh Rate\nR\nOP[2:0]\n000B: RFU\n001B: tREFI x1 (1x Refresh Rate), <80°C nominal\n010B: tREFI x1 (1x",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0146",
      "title": "Refresh Mode (tRFC1)",
      "description": "Refresh Mode (tRFC1)\n1B: Fine Granularity Refresh Mode (tRFC2)\nTUF \n(Temperature Update \nFlag)\nR\nOP[7]\n0B: No change in OP[3:1] since last MR4 read (default) \n1B: Change in OP[3:1] since last MR4 read\nNOTE 1\nThe refresh rate for each OP[2:0] setting applies to tREFI1 and tREFI2. Each OP[2:0] setting specifies a nominal temperature range. \nThe five ranges defined by OP[2:0] are determined by four temperature thresholds.\nNOTE 2\nThe four temperature thresholds are nominally at 80°C, 85°C, 90°C and ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0147",
      "title": "e power of ",
      "description": "e power of \nnearby devices.\nNOTE 6\nOP[7] = 0 at power-up. OP[2:0] bits are valid after initialization sequence (Te).\nNOTE 7\nSee Section 4.14 for information on the recommended frequency of reading MR4\n | Register |  | \nFunction |  | Operand | Data\n | Type |  | \nData |  |  | \nOutput | W | OP[0] | 0B: Normal Operation (Default)\nDisable |  |  | 1B: Outputs Disabled\n |  |  | 00B: RZQ/7 (34)\nPull-up |  |  | \n |  |  | 01B: RZQ/6 (40)\nOutput Driver | R/W | OP[2:1] | \n |  |  | 10B: RZQ/5 (48)\nImpedance ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0148",
      "title": ": Disable (Default)",
      "description": ": Disable (Default)\n1B: Enable\nDM Enable\nR/W\nOP[5]\n0B: Disable (Default)\n1B: Enable\nPull-Down             \nOutput Driver \nImpedance\nR/W\nOP[7:6]\n00B: RZQ/7 (34)\n01B: RZQ/6 (40)\n10B: RZQ/5 (48)\n11B: RFU\n |  |  | Table 38 — MR6 Register Definition |  |  | \n |  | Register |  |  |  | \n | Function |  | Operand |  | Data | Notes\n |  | Type |  |  |  | \n |  |  |  | 0000B: 48nCK |  | \n |  |  |  | 0001B: 54nCK |  | \n |  |  |  | 0010B: 60nCK |  | \n |  |  |  | 0011B: 66nCK |  | \n |  |  |  | 0100B: 72nCK |  |",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0149",
      "title": "gister Information",
      "description": "gister Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\ntRTP\nWrite Recovery Time\nTable 38 — MR6 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nWrite Recovery Time\nR/W\nOP[3:0]\n0000B: 48nCK\n0001B: 54nCK\n0010B: 60nCK\n0011B: 66nCK\n0100B: 72nCK\n0101B: 78nCK\n0110B: 84nCK\n0111B: 90nCK\n1000B: 96nCK\n1001B: RFU\n1010B: RFU\n1011B: RFU\nAll other encodings reserved\n0000B: 12nCK\n0001B: 14nCK\n0010B: 15nCK\n0011B: 17nCK\n0100B: 18nCK\n0101B: 20nCK\n0110B: 21nCK\n0111B: 23nCK\n1000B: 24nCK\nAll",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0150",
      "title": "Settings | R/W | OP[7] |  | ",
      "description": "Settings | R/W | OP[7] |  | \n |  |  | 1B: 1.5 tCK - 000 Pattern | \nNOTE 1 | Please refer to Section 4.4.1 for details on the Read Preamble modes and patterns. |  |  | \nJEDEC Standard No. 79-5\nPage 36\n3.5.10   MR8 (MA[7:0]=08H) - Preamble / Postamble\n3.5.11   MR9 (MA[7:0]=09H) - VREF Configuration\nTable 39 — MR8 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nWrite \nPostamble \nSettings\nRead \nPostamble \nSettings\nRFU\nWrite Preamble Settings\nRead Preamble Settings\nTable 40 — MR8",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0151",
      "title": "41 — MR9 Register Information",
      "description": "41 — MR9 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nTable 42 — MR9 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nTM\nW\nOP[7]\n0B: Normal (Default)\n1B: Test Mode\n |  |  | Table 45 — VrefDQ Setting Range |  | \nFunction | Operand |  |  |  | \n |  | 0000 0000B: 97.5% 0001 1011B: 84.0% | 0011 0110B: 70.5% | 0101 0001B: 57.0% | 0110 1100B: 43.5%\n |  | 0000 0001B: 97.0% 0001 1100B: 83.5% | 0011 0111B: 70.0% | 0101 0010B: 56.5% | 0110 1101B: 43.0%\n |  | 0000 0010B:",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0152",
      "title": ": 58.5% | 0110 1001B: 45.0% | ",
      "description": ": 58.5% | 0110 1001B: 45.0% | \n |  | 0001 1001B: 85.0% 0011 0100B: 71.5% | 0100 1111B: 58.0% | 0110 1010B: 44.5% | \n |  | 0001 1010B: 84.5% 0011 0101B: 71.0% | 0101 0000B: 57.5% | 0110 1011B: 44.0% | \nJEDEC Standard No. 79-5\nPage 37\n3.5.12   MR10 (MA[7:0]=0AH) - VrefDQ Calibration Value\nTable 43 — MR10 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nVrefDQ Calibration Value\nTable 44 — MR10 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nVrefDQ Cal Value\nR/W\nOP[",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0153",
      "title": "0%",
      "description": "0%\n0111 1000B: 37.5%\n0000 1101B: 91.0%\n0010 1000B: 77.5%\n0100 0011B: 64.0%\n0101 1110B: 50.5%\n0111 1001B: 37.0%\n0000 1110B: 90.5%\n0010 1001B: 77.0%\n0100 0100B: 63.5%\n0101 1111B: 50.0%\n0111 1010B: 36.5%\n0000 1111B: 90.0%\n0010 1010B: 76.5%\n0100 0101B: 63.0%\n0110 0000B: 49.5%\n0111 1011B: 36.0%\n0001 0000B: 89.5%\n0010 1011B: 76.0%\n0100 0110B: 62.5%\n0110 0001B: 49.0%\n0111 1100B: 35.5%\n0001 0001B: 89.0%\n0010 1100B: 75.5%\n0100 0111B: 62.0%\n0110 0010B: 48.5%\n0111 1101B: 35.0%\n0001 0010B: 88.5%\n0010 1101B:",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0154",
      "title": "5%",
      "description": "5%\n0011 0011B: 72.0%\n0100 1110B: 58.5%\n0110 1001B: 45.0%\n0001 1001B: 85.0%\n0011 0100B: 71.5%\n0100 1111B: 58.0%\n0110 1010B: 44.5%\n0001 1010B: 84.5%\n0011 0101B: 71.0%\n0101 0000B: 57.5%\n0110 1011B: 44.0%\n |  |  | Table 48 — VrefCA Setting Range |  | \nFunction | Operand |  |  |  | \n |  | 0000 0000B: 97.5% 0001 1011B: 84.0% | 0011 0110B: 70.5% | 0101 0001B: 57.0% | 0110 1100B: 43.5%\n |  | 0000 0001B: 97.0% 0001 1100B: 83.5% | 0011 0111B: 70.0% | 0101 0010B: 56.5% | 0110 1101B: 43.0%\n |  | 0000 0010B:",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0155",
      "title": ": 58.5% | 0110 1001B: 45.0% | ",
      "description": ": 58.5% | 0110 1001B: 45.0% | \n |  | 0001 1001B: 85.0% 0011 0100B: 71.5% | 0100 1111B: 58.0% | 0110 1010B: 44.5% | \n |  | 0001 1010B: 84.5% 0011 0101B: 71.0% | 0101 0000B: 57.5% | 0110 1011B: 44.0% | \nJEDEC Standard No. 79-5\nPage 38\n3.5.13   MR11 (MA[7:0]=0BH) - Vref CA Calibration Value\nTable 46 — MR11 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nVrefCA Calibration Value\nTable 47 — MR11 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nVrefCA Cal Value\nR\nOP[7",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0156",
      "title": "0%",
      "description": "0%\n0111 0100B: 39.5%\n0000 1001B: 93.0% 0010 0100B: 79.5%\n0011 1111B: 66.0%\n0101 1010B: 52.5%\n0111 0101B: 39.0%\n0000 1010B: 92.5% 0010 0101B: 79.0%\n0100 0000B: 65.5%\n0101 1011B: 52.0%\n0111 0110B: 38.5%\n0000 1011B: 92.0%\n0010 0110B: 78.5%\n0100 0001B: 65.0%\n0101 1100B: 51.5%\n0111 0111B: 38.0%\n0000 1100B: 91.5%\n0010 0111B: 78.0%\n0100 0010B: 64.5%\n0101 1101B: 51.0%\n0111 1000B: 37.5%\n0000 1101B: 91.0% 0010 1000B: 77.5%\n0100 0011B: 64.0%\n0101 1110B: 50.5%\n0111 1001B: 37.0%\n0000 1110B: 90.5%\n0010 1001B:",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0157",
      "title": "5%",
      "description": "5%\n0011 0011B: 72.0%\n0100 1110B: 58.5%\n0110 1001B: 45.0%\n0001 1001B: 85.0% 0011 0100B: 71.5%\n0100 1111B: 58.0%\n0110 1010B: 44.5%\n0001 1010B: 84.5% 0011 0101B: 71.0%\n0101 0000B: 57.5%\n0110 1011B: 44.0%\nFunction | Operand |  |  |  | \n |  | 1000 0000B: 97.5% 1001 1011B: 84.0% | 1011 0110B: 70.5% | 1101 0001B: 57.0% | 1110 1100B: 43.5%\n |  | 1000 0001B: 97.0% 1001 1100B: 83.5% | 1011 0111B: 70.0% | 1101 0010B: 56.5% | 1110 1101B: 43.0%\n |  | 1000 0010B: 96.5% 1001 1101B: 83.0% | 1011 1000B: 69.5% | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0158",
      "title": ": 58.5% | 1110 1001B: 45.0% | ",
      "description": ": 58.5% | 1110 1001B: 45.0% | \n |  | 1001 1001B: 85.0% 1011 0100B: 71.5% | 1100 1111B: 58.0% | 1110 1010B: 44.5% | \n |  | 1001 1010B: 84.5% 1011 0101B: 71.0% | 1101 0000B: 57.5% | 1110 1011B: 44.0% | \nJEDEC Standard No. 79-5\nPage 39\n3.5.14   MR12 (MA[7:0]=0CH) - Vref CS Calibration Value\nTable 49 — MR12 Register Information\nFunction\nRegister\nType\nOperand\nData\nNotes\nVrefCS Cal Value\nR\nOP[7:0]\n1000:0000B: \n--Thru--\n1111:1111B: See Table 50\n1, 2\nNOTE 1\nSince VREF CS Calibration setting has an expli",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0159",
      "title": "0%",
      "description": "0%\n1111 0110B: 38.5%\n1000 1011B: 92.0% 1010 0110B: 78.5%\n1100 0001B: 65.0%\n1101 1100B: 51.5%\n1111 0111B: 38.0%\n1000 1100B: 91.5% 1010 0111B: 78.0%\n1100 0010B: 64.5%\n1101 1101B: 51.0%\n1111 1000B: 37.5%\n1000 1101B: 91.0% 1010 1000B: 77.5%\n1100 0011B: 64.0%\n1101 1110B: 50.5%\n1111 1001B: 37.0%\n1000 1110B: 90.5% 1010 1001B: 77.0%\n1100 0100B: 63.5%\n1101 1111B: 50.0%\n1111 1010B: 36.5%\n1000 1111B: 90.0% 1010 1010B: 76.5%\n1100 0101B: 63.0%\n1110 0000B: 49.5%\n1111 1011B: 36.0%\n1001 0000B: 89.5% 1010 1011B:",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0160",
      "title": "5% 1011 0011B: 72.0%",
      "description": "5% 1011 0011B: 72.0%\n1100 1110B: 58.5%\n1110 1001B: 45.0%\n1001 1001B: 85.0% 1011 0100B: 71.5%\n1100 1111B: 58.0%\n1110 1010B: 44.5%\n1001 1010B: 84.5% 1011 0101B: 71.0%\n1101 0000B: 57.5%\n1110 1011B: 44.0%\n |  | Table 53 — tCCD_L/tCCD_L_WR/tDLLK Encoding Details |  |  |  | \n |  | tCCD_L.min | tCCD_L_WR.min | tDLLK.min |  | \nFunction | OP[3:0] |  |  |  | Details | Notes\n |  | (nCK) | (nCK) | (nCK) |  | \n |  |  |  |  | 2000Mbps< Data Rate ≤ 2100Mbps & | \n | 0000 | 8 | 32 | 1024 |  | \n |  |  |  |  | Dat",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0161",
      "title": "53 — tCCD_L/tCCD_L_WR/tDLLK Encoding Details",
      "description": "53 — tCCD_L/tCCD_L_WR/tDLLK Encoding Details\nFunction\nOP[3:0]\ntCCD_L.min\n(nCK)\ntCCD_L_WR.min \n(nCK)\ntDLLK.min\n(nCK)\nDetails\nNotes\n0000\n8\n32\n1024\n2000Mbps< Data Rate ≤ 2100Mbps & \nData Rate = 3200Mbps\n0001\n9\n36\n1024\n3200Mbps< Data Rate ≤ 3600Mbps\n0010\n10\n40\n1280\n3600Mbps< Data Rate ≤ 4000Mbps\n0011\n11\n44\n1280\n4000Mbps< Data Rate ≤ 4400Mbps\n0100\n12\n48\n1536\n4400Mbps< Data Rate ≤ 4800Mbps\n0101\n13\n52\n1536\n4800Mbps< Data Rate ≤ 5200Mbps\n0110\n14\n56\n1792\n5200Mbps< Data Rate ≤ 5600Mbps\n0111\n15\n60\n1792\n560",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0162",
      "title": "OP[3:0]",
      "description": "OP[3:0]\nCID[3:0] \n1,2,3,4\nCode Word/Row Count\nR/W\nOP[5]\n0B: ECS counts Rows with errors\n1B: ECS counts Code words with errors\n1\nECS Reset Counter\nW\nOP[6]\n0B: Normal (Default)\n1B: Reset ECC Counter\n1,4\nECS Mode\nR/W\nOP[7]\n0B: Manual ECS Mode Disabled (Default)\n1B: Manual ECS Mode Enabled\n1\nNOTE 1\nMR14:OP[3:0] applies to CID[3:0] for 3DS-DDR5 and must be setup to indicate which slice in the 3DS-DDR5 stack is referenced in \nthe MR14 through MR20 transparency data.\nNOTE 2\nCID[3:0] encoding is based o",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0163",
      "title": "the number of Manual",
      "description": "the number of Manual\n | ECS operation MPC command since the ECS counter is increased by both manual ECS command and the Automatic ECS Operation\n | in Self-Refresh mode.\nJEDEC Standard No. 79-5\nPage 42\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n3.5.17   MR15 (MA[7:0]=0FH) - Transparency ECC Threshold per Gb of Memo",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0164",
      "title": "ers updated cannot be controlled by the number of Manual ",
      "description": "ers updated cannot be controlled by the number of Manual \nECS operation MPC command since the ECS counter is increased by both manual ECS command and the Automatic ECS Operation \nin Self-Refresh mode.\n |  |  |  |  |  |  |  |  | JEDEC Standard No. 79-5\n |  |  |  |  |  |  |  |  | Page 43\n3.5.18   MR16 (MA [7:0] = 10H) - Row Address with Max Errors 1 |  |  |  |  |  |  |  |  | \n |  |  |  |  | Table 58 — MR16 Register Information |  |  |  | \nOP[7] |  | OP[6] |  | OP[5] | OP[4] | OP[3] | OP[2] | OP[1]",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0165",
      "title": "ies to CID[3:0] for 3DS-DDR5 and must be setup to indicate w",
      "description": "ies to CID[3:0] for 3DS-DDR5 and must be setup to indicate which slice in the 3DS-DDR5 stack is referenced in |  |  |  |  |  |  |  | \n | the MR14 through MR20 transparency data |  |  |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 43\n3.5.18   MR16 (MA [7:0] = 10H) - Row Address with Max Errors 1\n3.5.19   MR17 (MA [7:0] = 11H) - Row Address with Max Errors 2\n3.5.20   MR18 (MA [7:0] = 12H) - Row Address with Max Errors 3\nTable 58 — MR16 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0166",
      "title": "he ",
      "description": "he \nhighest error count\n1\nNOTE 1\nMR14:OP[3:0] applies to CID[3:0] for 3DS-DDR5 and must be setup to indicate which slice in the 3DS-DDR5 stack is referenced in \nthe MR14 through MR20 transparency data\nJEDEC Standard No. 79-5 |  |  |  |  |  |  |  |  | \nPage 44 |  |  |  |  |  |  |  |  | \n3.5.21   MR19 (MA [7:0] = 13H) - Max Row Error Count |  |  |  |  |  |  |  |  | \n |  |  |  |  | Table 64 — MR19 Register Information |  |  |  | \nOP[7] |  | OP[6] |  | OP[5] | OP[4] | OP[3] | OP[2] | OP[1] | OP[0]\nR",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0167",
      "title": "| ",
      "description": "| \n | the MR14 through MR20 transparency data. |  |  |  |  |  |  |  | \n3.5.23   MR21 (MA [7:0] = 15H) - RFU |  |  |  |  |  |  |  |  | \n | 3.5.24   MR22 (MA [7:0] = 16H) - RFU |  |  |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 44\n3.5.21   MR19 (MA [7:0] = 13H) - Max Row Error Count\n3.5.22   MR20 (MA [7:0] = 14H) - Error Count (EC)\n3.5.23   MR21 (MA [7:0] = 15H) - RFU\n3.5.24   MR22 (MA [7:0] = 16H) - RFU\nTable 64 — MR19 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRFU\nRFU",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0168",
      "title": "7]",
      "description": "7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nTable 69 — MR23 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nhPPR\nR/W\nOP[0]\n0B: Disable \n1B: Enable\nsPPR\nR/W\nOP[1]\n0B: Disable \n1B: Enable\nTable 70 — MR24 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nTable 71 — MR24 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nPPR Guard Key\nW\nOP[7:0]\nSee Section 4.29 for Sequence\n |  | Table 73 — MR25 Register Definition |  |  | \n | Register |  |  |  | \nFunctio",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        }
      ]
    },
    {
      "id": "REQ-0169",
      "title": "Settings",
      "description": "Settings\n3.5.28   MR26 (MA[7:0]=1AH) - Read Pattern Data0 / LFSR0\nTable 72 — MR25 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRFU\nContinuous \nBurst Mode\nLFSR1 \nPattern \nOption\nLFSR0 \nPattern \nOption\nRead \nTraining\nPattern \nFormat\nTable 73 — MR25 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nRead Training \nPattern Format\nR/W\nOP[0]\n0B: Serial \n1B: LFSR\nLFSR0 Pattern Option\nR/W\nOP[1]\n0B: LFSR\n1B: Clock\nLFSR1 Pattern Option\nR/W\nOP[2]\n0B: LFSR\n1B: Clock\nContin",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        }
      ]
    },
    {
      "id": "REQ-0170",
      "title": "OP[6] |  | ",
      "description": "OP[6] |  | \nRead Pattern / LFSR Seed UI 15 | R/W | OP[7] |  | \nNOTE 1 | The default value for the Read Training Pattern Data1/LFSR1 register setting is: 0x3C. |  |  | \nJEDEC Standard No. 79-5\nPage 47\n3.5.29   MR27 (MA[7:0]=1BH) - Read Pattern Data1 / LFSR1\n \nTable 76 — MR27 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRead Training Pattern Data1 / LFSR1 Seed\nTable 77 — MR27 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nRead Pattern / LFSR Seed UI 8\nR/W\nOP[",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0171",
      "title": "OP[7] | 0B: Normal |  | ",
      "description": "OP[7] | 0B: Normal |  | \n |  |  | 1B: Invert |  | \nNOTE 1 | The default value for the Read Training Pattern Invert DQL7:0 (DQ7:0) register setting is: 0x00. |  |  |  | \nJEDEC Standard No. 79-5\nPage 48\n3.5.30   MR28 (MA[7:0]=1CH) - Read Pattern Invert DQL7:0 (DQ7:0)\nTable 78 — MR28 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRead Training Pattern Invert DQL7:0 (DQ7:0)\nTable 79 — MR28 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nR/W\nOP[0]\nDQL0 (DQ0) \n0B: N",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0172",
      "title": "P[7] | 0B: Normal |  | ",
      "description": "P[7] | 0B: Normal |  | \n |  |  | 1B: Invert |  | \nNOTE 1 | The default value for the Read Training Pattern Invert DQU7:0 (DQ15:8) register setting is: 0x00. |  |  |  | \nJEDEC Standard No. 79-5\nPage 49\n3.5.31   MR29 (MA[7:0]= DH) - Read Pattern Invert DQU7:0 (DQ15:8)\nTable 80 — MR29 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRead Training Pattern Invert DQU7:0 (DQ15:8)\nTable 81 — MR29 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nDQ Invert\n (Upper DQ Bits",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0173",
      "title": "Read Pattern Data0/LFSR0 | ",
      "description": "Read Pattern Data0/LFSR0 | \nR/W\nOP[7] | \nDQL7/DQU7\n1B: Read Pattern Data1/LFSR1 | \nNOTE 1\nThe default value for the Read LFSR Assignments register setting is: 0xFE. | \nJEDEC Standard No. 79-5\nPage 50\n3.5.32   MR30 (MA[7:0]=1EH) - Read LFSR Assignments\n3.5.33   MR31 (MA[7:0]=1FH) - Read Training Pattern Address\nTable 82 — MR30 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nLFSR \nAssignment\nDQL7/\nDQU7\nLFSR \nAssignment\nDQL6/\nDQU6\nLFSR \nAssignment\nDQL5/\nDQU5\nLFSR \nAssignment\nDQ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0174",
      "title": "ion",
      "description": "ion\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRead Training Pattern Address\nTable 85 — MR31 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nRead Training \nPattern Address\nR\nOP[7:0]\nThis MR address is reserved. There are no \nspecific register fields associated with this \naddress. In response to the MRR to this address \nthe DRAM shall send the BL16 read training \npattern. All 8 bits associated with this MR address \nare reserved.\n |  |  | Table 87 — MR32 Register Definition |  |",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        }
      ]
    },
    {
      "id": "REQ-0175",
      "title": "2 (120)",
      "description": "2 (120)\n100B: RZQ/3 (80)\n101B: RZQ/4 (60)\n110B: RFU\n111B: RZQ/6 (40) Group B default\nCA_ODT \nStrap Value\nR\nOP[6]\n0B: Strap Configured to Group A\n1B: Strap Configured to Group B\n2\nRFU\nRFU\nOP[7]\n    RFU\nNOTE 1\nThis mode register is programmed via an explicit MPC command only.\nNOTE 2\nStrapping for ODT on Command and Address. The DRAM applies to Group A settings if the CA_ODT pin is connected to VSS and \napplies Group B settings if the pin is connected to VDD. This MR is used to confirm the DRAM’s s",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0176",
      "title": "otes",
      "description": "otes\n000B: RTT_OFF (Disable) Group A default\n001B: RZQ/0.5 (480)\n010B: RZQ/1 (240)\n011B: RZQ/2 (120)\n100B: RZQ/3 (80) Group B default\n101B: RZQ/4 (60)\n110B: RFU\n111B: RZQ/6 (40)\nDQS_RTT_PARK\nR\nOP[5:3]\n000B: RTT_OFF default\n001B: RZQ    (240)\n010B: RZQ/2 (120)\n011B: RZQ/3 (80) \n100B: RZQ/4 (60) \n101B: RZQ/5 (48)\n110B: RZQ/6 (40) \n111B: RZQ/7 (34)\nRFU\nRFU\nOP[7:6]\n   RFU\nNOTE 1\nThis mode register is programmed via an explicit MPC command only.\n |  | Table 91 — MR34 Register Definition |  |  | \n | R",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0177",
      "title": "10B: RZQ/2 (120)",
      "description": "10B: RZQ/2 (120)\n011B: RZQ/3 (80) \n100B: RZQ/4 (60)\n101B: RZQ/5 (48)\n110B: RZQ/6 (40) \n111B: RZQ/7 (34)\nRFU\nRFU\nOP[7:6]\n   RFU\nNOTE 1\nThis mode register is programmed via an explicit MPC command only.\n |  | Table 93 — MR35 Register Definition |  | \n | Register |  |  | \nFunction |  | Operand |  | Data\n | Type |  |  | \n |  |  | 000B: RTT_OFF | \n |  |  | 001B: RZQ    (240) | \n |  |  | 010B: RZQ/2 (120) | \n |  |  | 011B: RZQ/3 (80) default | \nRTT_NOM_WR | R/W | OP[2:0] |  | \n |  |  | 100B: RZQ/4 (60",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0178",
      "title": "ZQ/7 (34)",
      "description": "ZQ/7 (34)\nRTT_NOM_RD\nR/W\nOP[5:3]\n000B: RTT_OFF \n001B: RZQ    (240)\n010B: RZQ/2 (120)\n011B: RZQ/3 (80) default\n100B: RZQ/4 (60)\n101B: RZQ/5 (48)\n110B: RZQ/6 (40) \n111B: RZQ/7 (34)\nRFU\nRFU\nOP[7:6]\n  RFU\nTable 94 — MR36 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nTable 95 — MR36 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nRTT Loopback\nR/W\nOP[2:0]\n000B: RTT_OFF Default\n001B: RFU\n010B: RFU\n011B: RFU\n100B: RFU\n101B: RZQ/5 (48)\n110B: RFU\n111B: RFU\nRFU\nRFU\nOP[7",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ZQ"
        }
      ]
    },
    {
      "id": "REQ-0179",
      "title": "| R/W | OP[5:3] |  | ",
      "description": "| R/W | OP[5:3] |  | \n |  |  | 100B: +1 Clock | \n |  |  | 101B: 0 Clock - Default | \n |  |  | 110B: -1 Clock | \n |  |  | 111B: -2 Clocks | \nRFU | RFU | OP[7:6] |  | RFU\nJEDEC Standard No. 79-5\nPage 55\n3.5.39   MR37 (MA[7:0]= 25H) - ODTL Write Control Offset\nThis byte is setup to allow the host controller to push out or pull in the Write RTT enable time \n(tODTLon_WR) or the Write RTT disable time (tODTLoff_WR) outside of the default setting. The default \nstate is based on internal DRAM design and",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0180",
      "title": "state is based on internal DRAM design and is defined in Tab",
      "description": "state is based on internal DRAM design and is defined in Table 386in the ODT\nConfiguration section. The DRAM is not responsible for inappropriate states set by the host controller\nusing this register.\n | Register |  |  | \nFunction |  | Operand |  | Data\n | Type |  |  | \n |  |  | 000B: RFU | \n |  |  | 001B: -4 Clocks | \n |  |  | 010B: -3 Clocks | \nODTLon_WR_NT_Offset | R/W | OP[2:0] | 011B: -2 Clocks | \n |  |  | 100B: -1 Clock - Default | \n |  |  | 101B: 0 Clock | \n |  |  | 110B: +1 Clock | \n |  ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0181",
      "title": "111B: +2 Clocks",
      "description": "111B: +2 Clocks\nODTLoff_WR_NT_Offset\nR/W\nOP[5:3]\n000B: RFU\n001B: +4 Clocks\n010B: +3 Clocks\n011B: +2 Clocks\n100B: +1 Clock\n101B: 0 Clock - Default\n110B: -1 Clock\n111B: -2 Clocks\nRFU\nRFU\nOP[7:6]\n   RFU\nJEDEC Standard No. 79-5\nPage 57\n3.5.41   MR39 (MA[7:0]=27H) - ODTL NT Read Control Offset\nThis byte is setup to allow the host controller to push out or pull in the Non-Target Read RTT enable time\n(tODTLon_RD_NT) or the Non-Target Read RTT disable time (tODTLoff_RD_NT) outside of the default\nsetting",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0182",
      "title": "inappropriate states set by the host controller ",
      "description": "inappropriate states set by the host controller \nusing this register.\nTable 100 — MR39 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRFU\nODTLoff_RD_NT_Offset\nODTLon_RD_NT_Offset\nTable 101 — MR39 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nODTLon_RD_NT_Offset\nR/W\nOP[2:0]\n000B: RFU\n001B: RFU\n010B: -3 Clocks\n011B: -2 Clocks\n100B: -1 Clock - Default\n101B: 0 Clock \n110B: +1 Clock\n111B: RFU\nODTLoff_RD_NT_Offset\nR/W\nOP[5:3]\n000B: RFU\n001B: RFU\n010B: +3 Clocks\n01",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0183",
      "title": "[2:0]",
      "description": "[2:0]\n000B: 0 Clock (DEFAUL)\n001B: 1 Clock\n010B: 2 Clocks\n011B: 3 Clocks\n100B: RFU\n101B: RFU\n110B: RFU\n111B: RFU\nRFU\nRFU\nOP[7:3]\n   RFU\nTable 104 — Operation at Low Speed\ntRPRE\n            \nDQS Offset\n | Register |  |  |  | \nFunction |  | Operand |  | Data | Notes\n | Type |  |  |  | \n |  |  | 00B: Device does not support DCA |  | \n |  |  |  | 01B: Device supports DCA for single/two-phase | \nDCA Types Supported | R | OP[1:0] | internal clock(s) |  | \n |  |  |  | 10B: Device supports DCA for 4-pha",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        }
      ]
    },
    {
      "id": "REQ-0184",
      "title": "OP[6]",
      "description": "OP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRFU\nDCA Training Assist Mode\nDCA Types Supported\nTable 106 — MR42 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nDCA Types Supported\nR\nOP[1:0]\n00B: Device does not support DCA\n01B: Device supports DCA for single/two-phase \ninternal clock(s)\n10B: Device supports DCA for 4-phase internal \nclocks\n11B: RFU\nDCA Training Assist Mode\nR/W\nOP[3:2]\n00B: Disable (default)\n01B: MRR (or Read) synchronized with IBCLK is \nblocked \n10B: MRR (or Read) sync",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        }
      ]
    },
    {
      "id": "REQ-0185",
      "title": "st Mode ",
      "description": "st Mode \nMR42 OP[3:2].\nNOTE 4\nThe CRC function is not supported during DCA Training Assist Mode. \nNOTE 5\nDCA Training Assist Mode is only supported by DRAMs with DCAs that have 4-phase internal clocks\n | Register |  |  |  | \nFunction |  | Operand |  | Data | Notes\n | Type |  |  |  | \n |  |  | 000B: DCA step +0 (default) |  | \n |  |  | 001B: DCA step +1 |  | \nDCA for single/two-phase |  |  | 010B: DCA step +2 |  | \nclock(s) or QCLK in 4- | W | OP[2:0] | 011B: DCA step +3 |  | 1\nphase clocks |  | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0186",
      "title": "clock(s) or QCLK in 4-",
      "description": "clock(s) or QCLK in 4-\nphase clocks\nW\nOP[2:0]\n000B: DCA step +0 (default)\n001B: DCA step +1\n010B: DCA step +2\n011B: DCA step +3\n100B: DCA step +4\n101B: DCA step +5\n110B: DCA step +6\n111B: DCA step +7\nSign Bit for OP[2:0]\nW\nOP[3]\n0B: Positive Offset (default)\n    1B: Negative Offset\n1\nDCA for IBCLK in 4-phase \nclocks\nW\nOP[6:4]\n000B: DCA step +0 (default)\n001B: DCA step +1\n010B: DCA step +2\n011B: DCA step +3\n100B: DCA step +4\n101B: DCA step +5\n110B: DCA step +6\n111B: DCA step +7\nSign Bit for OP[6:",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0187",
      "title": "DCA step +7",
      "description": "DCA step +7\nSign Bit for QBCLK in 4-\nphase clocks\nW\nOP[3]\n0B: Positive Offset (default)\n    1B: Negative Offset\n1\nRFU\nRFU\nOP[7:4]\n   RFU\nNOTE 1\nThese settings can only be applied if MR42 OP[1:0]=10B.\nFunction |  | Operand | Data | Notes\n | Type |  |  | \n |  |  | 0000 0000B: DQS interval timer stop via | \n |  |  | MPC Command (Default) | \n |  |  | 0000 0001B: DQS timer stops automatically | \n |  |  | at 16th clocks after timer start | \n |  |  | 0000 0010B: DQS timer stops automatically | \n |  |  ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0188",
      "title": "er start",
      "description": "er start\n0000 0010B: DQS timer stops automatically\n                     at 32nd clocks after timer start\n0000 0011B: DQS timer stops automatically\n                     at 48th clocks after timer start\n0000 0100B: DQS timer stops automatically\n                     at 64th clocks after timer start\n-------------- Thru --------------\n0011 1111B: DQS timer stops automatically\n                     at (63X16)th clocks after timer start\n01XX XXXXB: DQS timer stops automatically\n                         ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0189",
      "title": "val Oscillator) stops DQS interval timer in case of",
      "description": "val Oscillator) stops DQS interval timer in case of\nMR45:OP[7:0] = 00000000B.\nNOTE 2\nMPC command with OP[7:0]=0000 0110B (Stop DQS Interval Oscillator) is illegal with non-zero values in MR45:OP[7:0].\n |  | JEDEC Standard No. 79-5\n |  | Page 63\n3.5.48   MR46 (MA[7:0]=2EH) - DQS Osc Count - LSB |  | \n | Table 113 — MR46 Register Information | \nOP[7] | OP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1] | OP[0]\n | DQS Oscillator Count - LSB | \n | Table 114 — MR46 Register Definition | \n | Register | \n | Function\n",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        },
        {
          "name": "MRR"
        }
      ]
    },
    {
      "id": "REQ-0190",
      "title": "| Both MR46 and MR47 must be read (MRR) and combined to get ",
      "description": "| Both MR46 and MR47 must be read (MRR) and combined to get the value of the DQS Oscillator count. | \nNOTE 3 | A new MPC [Start DQS Oscillator] should be issued to reset the contents of MR46/MR47. | \nJEDEC Standard No. 79-5\nPage 63\n3.5.48   MR46 (MA[7:0]=2EH) - DQS Osc Count - LSB\n3.5.49   MR47 (MA[7:0]=2FH) - DQS Osc Count - MSB\nTable 113 — MR46 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQS Oscillator Count - LSB\nTable 114 — MR46 Register Definition\nFunction\nRegister\n",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        },
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0191",
      "title": ". ",
      "description": ". \nNOTE 2\nBoth MR46 and MR47 must be read (MRR) and combined to get the value of the DQS Oscillator count. \nNOTE 3\nA new MPC [Start DQS Oscillator] should be issued to reset the contents of MR46/MR47.\n |  | Table 118 — MR48 Register Definition |  | \n | Register |  |  | \nFunction |  | Operand | Data | Notes\n | Type |  |  | \nDQL0/DQU0 | R/W | OP[0] |  | \nDQL1/DQU1 | R/W | OP[1] |  | \nDQL2/DQU2 | R/W | OP[2] |  | \nDQL3/DQU3 | R/W | OP[3] | Valid | \n |  |  |  | 1,2\nDQL4/DQU4 | R/W | OP[4] |  | \nDQL5",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        },
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0192",
      "title": "egister Definition",
      "description": "egister Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nDQL1/DQU1\nR/W\nOP[1]\nDQL2/DQU2\nR/W\nOP[2]\nDQL3/DQU3\nR/W\nOP[3]\nDQL4/DQU4\nR/W\nOP[4]\nDQL5/DQU5\nR/W\nOP[5]\nDQL6/DQU6\nR/W\nOP[6]\nDQL7/DQU7\nR/W\nOP[7]\nNOTE 1\nOP[7:0] can be independently programmed with either “0” or “1”.\nNOTE 2\nDefault is all zeros for OP[7:0]\nTable 119 — MR50 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRFU\nRFU\nWrite CRC \nauto-disable \nstatus\nWrite CRC \nauto-dis-\nable enable\nWrite CRC \nerror status\nWrite",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0193",
      "title": "her nibble in x8, then the DRAM does not ",
      "description": "her nibble in x8, then the DRAM does not \ncheck CRC errors on the disabled nibble, and hence the ALERT_n signal and any internal status bit related to CRC error is not \nimpacted by the disable nibble.\n |  |  |  |  |  |  |  |  | JEDEC Standard No. 79-5\n |  |  |  |  |  |  |  |  | Page 65\n3.5.52   MR51 (MA[7:0]=33H) - Write CRC Auto-Disable Threshold |  |  |  |  |  |  |  |  | \n |  |  |  | Table 121 — MR51 Register Information |  |  |  |  | \nOP[7] |  | OP[6] | OP[5] | OP[4] |  | OP[3] | OP[2] | OP[1",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0194",
      "title": "MR51 (MA[7:0]=33H) - Write CRC Auto-Disable Threshold",
      "description": "MR51 (MA[7:0]=33H) - Write CRC Auto-Disable Threshold\n3.5.53   MR52 (MA[7:0]=34H) - Write CRC Auto-Disable Window\nTable 121 — MR51 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRFU\nbit[6]\nbit[5]\nbit[4]\nbit[3]\nbit[2]\nbit[1]\nbit[0]\nTable 122 — MR51 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nWrite CRC auto-disable \nthreshold\nR/W\nOP[6:0]\n0000000B: 0\n...\n1111111B: 127\nTable 123 — MR52 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRFU\nbi",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0195",
      "title": "bit[6]",
      "description": "bit[6]\nbit[5]\nbit[4]\nbit[3]\nbit[2]\nbit[1]\nbit[0]\nTable 124 — MR52 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nWrite CRC auto-disable\nwindow\nR/W\nOP[6:0]\n0000000B: 0\n...\n1111111B: 127\n |  | Table 126 — MR53 Register Definition |  |  | \n | Register |  |  |  | \nFunction |  | Operand |  | Data | Notes\n | Type |  |  |  | \n |  |  | 00000B: Loopback Disabled (Default) |  | \n |  |  | 00001B: Loopback DML (X8 and X16 only) |  | \n |  |  | 00010B: Loopback DMU (X16 only) |  | \n |  |  | 000",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0196",
      "title": "| R/W | OP[7] |  |  | 4",
      "description": "| R/W | OP[7] |  |  | 4\n |  |  | 1B: Write Burst Output |  | \nNOTE 1 When Loopback is disabled, both LBDQS and LBDQ pins are either at HiZ or Termination Mode per MR36:OP[2:0]. Loopback |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 66\n3.5.54   MR53 (MA[7:0]=35H) - Loopback\nTable 125 — MR53 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nLoopback  Out-\nput Mode\nLoopback \nSelect Phase \nLoopback Output Select\nTable 126 — MR53 Register Definition\nFunction\nRegister\nType\nOperand\nDat",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0197",
      "title": "ve only)",
      "description": "ve only)\n10B: Loopback Select Phase C (4-way interleave only)\n11B: Loopback Select Phase D (4-way interleave only)\nLoopback Output Mode\nR/W\nOP[7]\n 0B: Normal Output (Default)\n 1B: Write Burst Output\n4\nNOTE 1\nWhen Loopback is disabled, both LBDQS and LBDQ pins are either at HiZ or Termination Mode per MR36:OP[2:0]. Loopback \nTermination default value is 48-ohms \nNOTE 2\nWhen Loopback is enabled, both LBDQS and LBDQ pins are in driver mode using default RON of 34-ohms\nNOTE 3\nPhase A through D selec",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "WR"
        },
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-0198",
      "title": "mand is used to select the individual DRAM through the DQ bi",
      "description": "mand is used to select the individual DRAM through the DQ bits and\nto transfer the repair address to the DRAM. After program time, and PRE, the hPPR mode can be exited\nand normal operation can resume.\n |  | Table 128 — MR54 Register Definition |  | \n | Register |  |  | \nFunction |  | Operand | Data | Notes\n | Type |  |  | \nhPPR Resource |  |  |  | \n |  |  | 0B: hPPR Resource is not available | \n |  | OP[0] |  | 3\nBG0 Bank 0 |  |  | 1B: hPPR Resource is available | \nhPPR Resource |  |  |  | \n |  ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-0199",
      "title": "|  |  | ",
      "description": "|  |  | \n |  |  | 0B: hPPR Resource is not available | \n |  | OP[7] |  | 1,3\nBG1 Bank 3 |  |  | 1B: hPPR Resource is available | \nNOTE 1\nNot valid for 8Gb |  |  |  | \nJEDEC Standard No. 79-5\nPage 67\n3.5.55   MR54 (MA[7:0]=36H) - hPPR Resources\nWith hPPR, DDR5 can correct one Row address per Bank Group and the Electrical-fuse cannot be \nswitched back to un-fused states once it is programmed. The controller should prevent unintended hPPR \nmode entry and repair (i.e., During the Command/Address tra",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "WR"
        },
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-0200",
      "title": "Resource ",
      "description": "Resource \nBG1 Bank 1\nOP[5]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n3\nhPPR Resource \nBG1 Bank 2\nOP[6]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n1,3\nhPPR Resource \nBG1 Bank 3\nOP[7]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n1,3\nNOTE 1\nNot valid for 8Gb\nNOTE 2\nNot valid for x16\nNOTE 3\nMR14:OP[3:0] applies to CID[3:0] for 3DS-DDR5 and must be setup to indicate which slice in the 3DS DDR5 Stack is referenced in \nthe MR54 t",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0201",
      "title": "Bank 3 |  |  | 1B: hPPR Resource is available | ",
      "description": "Bank 3 |  |  | 1B: hPPR Resource is available | \nNOTE 1\nNot valid for 8Gb |  |  |  | \nJEDEC Standard No. 79-5\nPage 68\n3.5.56   MR55 (MA[7:0]=37H) - hPPR Resources\nTable 129 — MR55 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nhPPR\nResource\nBG3 Bank 3\nhPPR\nResource\nBG3 Bank 2\nhPPR\nResource\nBG3 Bank 1\nhPPR\nResource\nBG3 Bank 0\nhPPR\nResource\nBG2 Bank 3\nhPPR\nResource\nBG2 Bank 2\nhPPR\nResource\nBG2 Bank 1\nhPPR\nResource\nBG2 Bank 0\nTable 130 — MR55 Register Definition\nFunction\nRegis",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0202",
      "title": "ot valid for x16",
      "description": "ot valid for x16\nNOTE 3\nMR14:OP[3:0] applies to CID[3:0] for 3DS-DDR5 and must be setup to indicate which slice in the 3DS DDR5 Stack is referenced in \nthe MR54 through MR57 hPPR resource information.\n |  | Table 132 — MR56 Register Definition |  | \n | Register |  |  | \nFunction |  | Operand | Data | Notes\n | Type |  |  | \nhPPR Resource |  |  |  | \n |  |  | 0B: hPPR Resource is not available | \n |  | OP[0] |  | 2,3\nBG4 Bank 0 |  |  | 1B: hPPR Resource is available | \nhPPR Resource |  |  |  | \n |",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0203",
      "title": "R",
      "description": "R\nResource\nBG5 Bank 0\nhPPR\nResource\nBG4 Bank 3\nhPPR\nResource\nBG4 Bank 2\nhPPR\nResource\nBG4 Bank 1\nhPPR\nResource\nBG4 Bank 0\nTable 132 — MR56 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nhPPR Resource \nBG4 Bank 0\nOP[0]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n2,3\nhPPR Resource \nBG4 Bank 1\nOP[1]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n2,3\nhPPR Resource \nBG4 Bank 2\nOP[2]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is a",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0204",
      "title": "ot valid for x16",
      "description": "ot valid for x16\nNOTE 3\nMR14:OP[3:0] applies to CID[3:0] for 3DS-DDR5 and must be setup to indicate which slice in the 3DS DDR5 Stack is referenced in \nthe MR54 through MR57 hPPR resource information.\n |  | Table 134 — MR57 Register Definition |  | \n | Register |  |  | \nFunction |  | Operand | Data | Notes\n | Type |  |  | \nhPPR Resource |  |  |  | \n |  |  | 0B: hPPR Resource is not available | \n |  | OP[0] |  | 2,3\nBG6 Bank 0 |  |  | 1B: hPPR Resource is available | \nhPPR Resource |  |  |  | \n |",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0205",
      "title": "ce",
      "description": "ce\nBG7 Bank 2\nhPPR\nResource\nBG7 Bank 1\nhPPR\nResource\nBG7 Bank 0\nhPPR\nResource\nBG6 Bank 3\nhPPR\nResource\nBG6 Bank 2\nhPPR\nResource\nBG6 Bank 1\nhPPR\nResource\nBG6 Bank 0\nTable 134 — MR57 Register Definition\nFunction\nRegister\nType\nOperand\nData\nNotes\nhPPR Resource \nBG6 Bank 0\nOP[0]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n2,3\nhPPR Resource \nBG6 Bank 1\nOP[1]\n 0B: hPPR Resource is not available\n 1B: hPPR Resource is available\n2,3\nhPPR Resource \nBG6 Bank 2\nOP[2]\n 0B: hPPR Resourc",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0206",
      "title": "ot valid for x16",
      "description": "ot valid for x16\nNOTE 3\nMR14:OP[3:0] applies to CID[3:0] for 3DS-DDR5 and must be setup to indicate which slice in the 3DS DDR5 Stack is referenced in \nthe MR54 through MR57 hPPR resource information.\n |  | Table 136 — MR58 Register Definition |  |  | \n | Register |  |  |  | \nFunction |  | Operand |  | Data | Notes\n | Type |  |  |  | \n |  |  | 0B: Refresh Management not required |  | \nRFM Required | R | OP[0] |  |  | 1\n |  |  | 1B: Refresh Management required |  | \n |  |  | 0000B- 0011B: RFU |  ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "RFM"
        },
        {
          "name": "ACT"
        }
      ]
    },
    {
      "id": "REQ-0207",
      "title": "tial Management ",
      "description": "tial Management \nThreshold (RAAIMT)\nR\nOP[4:1]\n0000B- 0011B: RFU\n0100B: 32 (Normal), 16 (FGR)\n0101B: 40 (Normal), 20 (FGR)\n...\n1001B: 72 (Normal), 36 (FGR)\n1010B: 80 (Normal), 40 (FGR)\n1011B-1111B: RFU\nRolling Accumulated ACT \nMaximum Management \nThreshold (RAAMMT)\nR\nOP[7:5]\n011B: 3x (Normal), 6x (FGR)\n100B: 4x (Normal), 8x (FGR)\n101B: 5x (Normal), 10x (FGR)\n110B: 6x (Normal), 12x (FGR)\n111B: RFU\nNOTE 1\nRefresh Management settings are vendor specific by the MR settings.\nTable 137 — MR59 Register ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0208",
      "title": "st DQU4 (X16 only) | ",
      "description": "st DQU4 (X16 only) | \n |  |  | 11101B: Package Test DQU5 (X16 only) | \n |  |  | 11110B: Package Test DQU6 (X16 only) | \n |  |  | 11111B: Package Test DQU7 (X16 only) | \nJEDEC Standard No. 79-5\nPage 72\n3.5.62   MR61 (MA[7:0]=3DH) - Package Output Driver Test Mode\nThis MR is used for the characterization of the DRAM package. Refer to Section 4.42 for more details.\n3.5.63   MR62 (MA[7:0]=3EH) - Vendor Specified\nTable 139 — MR61 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRS",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0209",
      "title": "1110B: Package Test DQU6 (X16 only)",
      "description": "1110B: Package Test DQU6 (X16 only)\n 11111B: Package Test DQU7 (X16 only)\nRSVD\nW\nOP[7:5]\nMust be programmed to 000\nTable 141 — MR62 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\n | The following data is for reference only and is not part of the DRAM specification.\nThe method to read an RCD Control Word is as follows: | \n• | The host controller writes to the RCD’s CW Read Pointer, which selects the RCD control word to be read.\n• | The host controller then does an MRW to DRA",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRW"
        },
        {
          "name": "MRR"
        }
      ]
    },
    {
      "id": "REQ-0210",
      "title": "MRR to address 3Fh.",
      "description": "MRR to address 3Fh.\n3.5.64.1   RCD Control Word Usage Example\nThe following data is for reference only and is not part of the DRAM specification.\nThe method to read an RCD Control Word is as follows:\n•\nThe host controller writes to the RCD’s CW Read Pointer, which selects the RCD control word to be read.\n•\nThe host controller then does an MRW to DRAM MR63. This MRW passes through the RCD to the DRAMs, but \nis modified by the RCD. The RCD will detect this write to MR63 and replace the data from t",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        },
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0211",
      "title": "Data",
      "description": "Data\nNotes\nDRAM Scratch Pad\nR/W\nOP[7:0]\nAny value is valid\n1\nNOTE 1\nThe contents of this register have no function in the DRAM. Details for this function can be found in the DDR5 RCD01 Specification.\nTable 144 — Visual Representation of DFE, per bit DCA & per bit VrefDQ Mode Register Mapping |  |  |  |  |  |  |  |  | \n |  |  |  |  | MRW address bits [2:0] |  |  |  | \nMRW Address, |  |  |  |  |  |  |  |  | \n | Function |  |  |  |  |  |  |  | \nBinary |  |  |  |  |  |  |  |  | \n |  | 000b | 001b | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0212",
      "title": "it DCA & per bit VrefDQ Mode Register Mapping",
      "description": "it DCA & per bit VrefDQ Mode Register Mapping\nMRW Address, \nBinary\nFunction\nMRW address bits [2:0]\n000b\n001b\n010b\n011b\n100b\n101b\n110b\n111b\nGain\nTap1\nTap2 \nTap3\nTap4\nMR Address Space not currently used\nSign |  |  |  | sign | \n |  |  | Table 146 — MR103 Register Definition |  | \n | Function | Register Type | Operand | Data | Notes\n |  |  |  | 00B: disable (Default) | \n |  |  |  |  | Range: -3 ~ +3 LSB Codes\n |  |  |  | 01B: step +1 | \n | DQSL_t DCA for QCLK | W | OP[1:0] |  | \n |  |  |  | 10B: ste",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0213",
      "title": "DQSL_t IBCLK sign",
      "description": "DQSL_t IBCLK sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nTable 147 — MR104 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRFU\nDQSL_t \nQBCLK Sign\nRFU\nDQSL_t DCA for QBCLK\nTable 148 — MR104 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQSL_t DCA for QBCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQSL_t QBCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nIBCLK Sign | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0214",
      "title": "disable (Default)",
      "description": "disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQSL_c QCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQSL_c DCA for IBCLK\nW\nOP[5:4]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQSL_c IBCLK sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nTable 151 — MR106 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRFU\nDQSL_c \nQBCLK Sign\nRFU\nDQSL_c DCA ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0215",
      "title": "P[0]",
      "description": "P[0]\nDQSU_t \nIBCLK Sign\nRFU\nDQSU_t DCA for IBCLK\nDQSU_t QCLK \nsign\nRFU\nDQSU_t DCA for QCLK\nTable 154 — MR107 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQSU_t DCA for QCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQSU_t QCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQSU_t DCA for IBCLK\nW\nOP[5:4]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nS",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0216",
      "title": "BCLK sign | W | OP[7] |  | ",
      "description": "BCLK sign | W | OP[7] |  | \n |  |  |  | 1B: negative | \nJEDEC Standard No. 79-5\nPage 78\n3.5.72   MR109 (MA[7:0]=6DH) - DQSU_c DCA for IBCLK and QCLK\n3.5.73   MR110 (MA[7:0]=6EH) - DQSU_c DCA for QBCLK\nTable 157 — MR109 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQSU_c \nIBCLK Sign\nRFU\nDQSU_c DCA for IBCLK\nDQSU_c \nQCLK sign\nRFU\nDQSU_c DCA for QCLK\nTable 158 — MR109 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQSU_c DCA for QCLK\nW\nOP[1:0]\n00B: disable (De",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0217",
      "title": "p-3 Enabled (DEFAULT) | 1",
      "description": "p-3 Enabled (DEFAULT) | 1\n |  |  | 1B: DFE Tap-3 Disabled | \nGlobal DFE Tap-4 Enable | R/W | OP[4] | 0B: DFE Tap-4 Enabled (DEFAULT) | 1\n |  |  | 1B: DFE Tap-4 Disabled | \nRFU | RFU | OP[7:5] | RFU | \nJEDEC Standard No. 79-5\nPage 79\n3.5.74   MR111 (MA[7:0]=69H) - DFE Global Settings\nTable 161 — MR111 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRFU\nGlobal DFE \nTap-4 \nEnable\nGlobal DFE \nTap-3 \nEnable\nGlobal DFE \nTap-2 \nEnable\nGlobal DFE \nTap-1 \nEnable\nGlobal DFE \nGain Enab",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0218",
      "title": "111B: RFU | ",
      "description": "111B: RFU | \nSign Bit |  |  | 0B: Positive DFE Gain Bias (Default) | \n | R/W | OP[3] |  | \nGain Bias |  |  | 1B: Negative DFE Gain Bias | \nRFU | RFU | OP[7:4] | RFU | \nJEDEC Standard No. 79-5\nPage 80\n3.5.75   MR112 (MA[7:0]=70H) through MR248 (MA[7:0]=F8H) - DFE Gain Bias\nThis definition covers registers for DML, DMU, DQL[7:0], and DQU[7:0] for DFE Gain Bias. The MRs \nare positioned every 8 MRs (MR112, MR120, MR128, etc.) until all pins are covered. Refer to Table 24 \nfor details.\nTable 163 — MR",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0219",
      "title": "d step values are related to the min/max ranges specified in",
      "description": "d step values are related to the min/max ranges specified in the DFE Gain Adjustment and Tap Coefficient tables (345 \nand 346)\nNOTE 3\nThe number of step size, step values and range are speed dependent\n | Register |  |  | \nFunction |  | Operand | Data | Notes\n | Type |  |  | \n |  |  | 000000B: DFE Tap-1 Bias Step 0 (Default) | \n |  |  | 000001B: DFE Tap-1 Bias Step 1 | \n |  |  | 000010B: DFE Tap-1 Bias Step 2 | \n |  |  | 000011B: DFE Tap-1 Bias Step 3 | \n |  |  | 000100B: DFE Tap-1 Bias Step 4 | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0220",
      "title": "Bias Step 3",
      "description": "Bias Step 3\n000100B: DFE Tap-1 Bias Step 4\n000101B: DFE Tap-1 Bias Step 5\n:\n100110B: DFE Tap-1 Bias Step 38\n100111B: DFE Tap-1 Bias Step 39\n101000B: DFE Tap-1 Bias Step 40\n101001B: RFU\n:\n111111B: RFU\nSign Bit \nDFE Tap-1 Bias\nR/W\nOP[6]\n0B: Positive DFE Tap-1 Bias (Default)\n1B: Negative DFE Tap-1 Bias\nEnable/Disable\n DFE Tap-1\nR/W\nOP[7]\n0B: DFE Tap-1 Disable (Default)\n1B: DFE Tap-1 Enable\nNOTE 1\nRefer to Section 3.5.65 for information on Step Size, Step Size Tolerance and Range values\nNOTE 2\nThe s",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0221",
      "title": "| 0B: DFE Tap-2 Disable (Default) | ",
      "description": "| 0B: DFE Tap-2 Disable (Default) | \n | R/W | OP[7] |  | \nDFE Tap-2 |  |  | 1B: DFE Tap-2 Enable | \nJEDEC Standard No. 79-5\nPage 82\n3.5.77   MR114 (MA[7:0]=72H) through MR250 (MA[7:0]=FAH) - DFE Tap-2\nThis definition covers registers for DML, DMU, DQL[7:0], and DQU[7:0] for DFE Tap-2. The MRs are \npositioned every 8 MRs (MR114, MR122, MR130, etc.) until all pins are covered. Refer to Table 24 for \ndetails.\nTable 167 — MR114 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nEna",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0222",
      "title": "d step values are related to the min/max ranges specified in",
      "description": "d step values are related to the min/max ranges specified in the DFE Gain Adjustment and Tap Coefficient tables (345 \nand 346)\nNOTE 3\nThe number of step size, step values and range are speed dependent\n | Register |  |  | \nFunction |  | Operand | Data | Notes\n | Type |  |  | \n |  |  | 000000B: DFE Tap-3 Bias Step 0 (Default) | \n |  |  | 000001B: DFE Tap-3 Bias Step 1 | \n |  |  | 000010B: DFE Tap-3 Bias Step 2 | \n |  |  | 000011B: DFE Tap-3 Bias Step 3 | \n |  |  | 000100B: DFE Tap-3 Bias Step 4 | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0223",
      "title": "Bias Step 3",
      "description": "Bias Step 3\n000100B: DFE Tap-3 Bias Step 4\n000101B: DFE Tap-3 Bias Step 5\n:\n001010B: DFE Tap-3 Bias Step 10\n001011B: DFE Tap-3 Bias Step 11\n001100B: DFE Tap-3 Bias Step 12\n001101B: RFU\n:\n 111111B: RFU\nSign Bit \nDFE Tap-3 Bias\nR/W\nOP[6]\n0B: Positive DFE Tap-3 Bias (Default)\n1B: Negative DFE Tap-3 Bias\nEnable/Disable\nDFE Tap-3\nR/W\nOP[7]\n0B: DFE Tap-3 Disable (Default)\n1B: DFE Tap-3 Enable\nNOTE 1 Refer to Section 3.5.65 for information on Step Size, Step Size Tolerance and Range values\nNOTE 2 The s",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0224",
      "title": "| 1B: Negative DFE Tap-4 Bias | ",
      "description": "| 1B: Negative DFE Tap-4 Bias | \nEnable/Disable |  |  |  | \n |  |  | 0B: DFE Tap-4 Disable (Default) | \n | R/W | OP[7] |  | \nDFE Tap-4 |  |  | 1B: DFE Tap-4 Enable | \nJEDEC Standard No. 79-5\nPage 84\n3.5.79   MR116 (MA[7:0]=74H) through MR252 (MA[7:0]=FCH) - DFE Tap-4\nThis definition covers registers for DML, DMU, DQL[7:0], and DQU[7:0] for DFE Tap-4. The MRs are \npositioned every 8 MRs (MR116, MR124, MR132, etc.) until all pins are covered. Refer to Table 24 for \ndetails.\n3.5.80   MR117 (MA[7:0]",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0225",
      "title": "d step values are related to the min/max ranges specified in",
      "description": "d step values are related to the min/max ranges specified in the DFE Gain Adjustment and Tap Coefficient tables (345 \nand 346)\nNOTE 3 The number of step size, step values and range are speed dependent\n |  | Table 174 — MR118 Register Definition |  | \nFunction | Register Type | Operand | Data | Notes\nRFU |  | OP[3:0] |  | \n |  |  | 000B: disable (Default) | \n |  |  | 001B: step +1 | \n |  |  |  | Range: -3 ~ +3 LSB Codes\nDML VREFDQ Offset | W | OP[6:4] | 010B: step +2 | \n |  |  |  | Step Size: 1LS",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0226",
      "title": "ister Definition",
      "description": "ister Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDMU VREFDQ Offset\nW\nOP[6:4]\n000B: disable (Default)\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDMU VREFDQ sign\nW\nOP[7]\n  0B: positive (Default)\nSign |  |  |  | sign | \n |  |  | Table 178 — MR133 Register Definition |  | \n | Function | Register Type | Operand | Data | Notes\n |  |  |  | 00B: disable (Default) | \n |  |  |  |  | Range: -3 ~ +3 LSB Codes\n |  |  |  | 01B: step +1 | \n | DQL0 DCA for QCLK | W | OP[1:0] |  | \n |  |  |  | 10B: step ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0227",
      "title": "B: positive (Default)",
      "description": "B: positive (Default)\n  1B: negative\nTable 179 — MR134 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQL0 \nVREFDQ sign\nDQL0 VREFDQ Offset\nDQL0 QBCLK \nSign\nRFU\nDQL0 DCA for QBCLK\nTable 180 — MR134 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQL0 DCA for QBCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQL0 QBCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQL0 VREFDQ Offse",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0228",
      "title": "2]",
      "description": "2]\nOP[1]\nOP[0]\nDQL1 IBCLK \nSign\nRFU\nDQL1 DCA for IBCLK\nDQL1 QCLK \nsign\nRFU\nDQL1 DCA for QCLK\nTable 182 — MR141 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQL1 DCA for QCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQL1 QCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQL1 DCA for IBCLK\nW\nOP[5:4]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0229",
      "title": ":4]",
      "description": ":4]\n000B: disable (Default)\n  001B: step +1\n  010B: step +2\n  011B: step +3\n  100B ~ 111B: RFU\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQL1 VREFDQ sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nSign |  |  |  | sign | \n |  |  | Table 186 — MR149 Register Definition |  | \n | Function | Register Type | Operand | Data | Notes\n |  |  |  | 00B: disable (Default) | \n |  |  |  |  | Range: -3 ~ +3 LSB Codes\n |  |  |  | 01B: step +1 | \n | DQL2 DCA for QCLK | W | OP[1:0] |  | \n |  |  |  | 10B: step ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0230",
      "title": "B: positive (Default)",
      "description": "B: positive (Default)\n  1B: negative\nTable 187 — MR150 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQL2 \nVREFDQ sign\nDQL2 VREFDQ Offset\nDQL2 QBCLK \nSign\nRFU\nDQL2 DCA for QBCLK\nTable 188 — MR150 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQL2 DCA for QBCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQL2 QBCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQL2 VREFDQ Offse",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0231",
      "title": "2]",
      "description": "2]\nOP[1]\nOP[0]\nDQL3 IBCLK \nSign\nRFU\nDQL3 DCA for IBCLK\nDQL3 QCLK \nsign\nRFU\nDQL3 DCA for QCLK\nTable 190 — MR157 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQL3 DCA for QCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQL3 QCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQL3 DCA for IBCLK\nW\nOP[5:4]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0232",
      "title": ":4]",
      "description": ":4]\n000B: disable (Default)\n  001B: step +1\n  010B: step +2\n  011B: step +3\n  100B ~ 111B: RFU\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQL3 VREFDQ sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nSign |  |  |  | sign | \n |  |  | Table 194 — MR165 Register Definition |  | \n | Function | Register Type | Operand | Data | Notes\n |  |  |  | 00B: disable (Default) | \n |  |  |  |  | Range: -3 ~ +3 LSB Codes\n |  |  |  | 01B: step +1 | \n | DQL4 DCA for QCLK | W | OP[1:0] |  | \n |  |  |  | 10B: step ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0233",
      "title": "B: positive (Default)",
      "description": "B: positive (Default)\n  1B: negative\nTable 195 — MR166 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQL4 \nVREFDQ sign\nDQL3 VREFDQ Offset\nDQL3 QBCLK \nSign\nRFU\nDQL3 DCA for QBCLK\nTable 196 — MR166 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQL4 DCA for QBCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQL4 QBCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQL4 VREFDQ Offse",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0234",
      "title": "2]",
      "description": "2]\nOP[1]\nOP[0]\nDQL5 IBCLK \nSign\nRFU\nDQL5 DCA for IBCLK\nDQL5 QCLK \nsign\nRFU\nDQL5 DCA for QCLK\nTable 198 — MR173 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQL5 DCA for QCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQL5 QCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQL5 DCA for IBCLK\nW\nOP[5:4]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0235",
      "title": ":4]",
      "description": ":4]\n000B: disable (Default)\n  001B: step +1\n  010B: step +2\n  011B: step +3\n  100B ~ 111B: RFU\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQL5 VREFDQ sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nSign |  |  |  | sign | \n |  |  | Table 202 — MR181 Register Definition |  | \n | Function | Register Type | Operand | Data | Notes\n |  |  |  | 00B: disable (Default) | \n |  |  |  |  | Range: -3 ~ +3 LSB Codes\n |  |  |  | 01B: step +1 | \n | DQL6 DCA for QCLK | W | OP[1:0] |  | \n |  |  |  | 10B: step ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0236",
      "title": "B: positive (Default)",
      "description": "B: positive (Default)\n  1B: negative\nTable 203 — MR182 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQL6 \nVREFDQ sign\nDQL6 VREFDQ Offset\nDQL6 QBCLK \nSign\nRFU\nDQL6 DCA for QBCLK\nTable 204 — MR182 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQL6 DCA for QBCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQL6 QBCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQL6 VREFDQ Offse",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0237",
      "title": "2]",
      "description": "2]\nOP[1]\nOP[0]\nDQL7 IBCLK \nSign\nRFU\nDQL7 DCA for IBCLK\nDQL7 QCLK \nsign\nRFU\nDQL7 DCA for QCLK\nTable 206 — MR189 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQL7 DCA for QCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQL7 QCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQL7 DCA for IBCLK\nW\nOP[5:4]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0238",
      "title": ":4]",
      "description": ":4]\n000B: disable (Default)\n  001B: step +1\n  010B: step +2\n  011B: step +3\n  100B ~ 111B: RFU\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQL7 VREFDQ sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nSign |  |  |  | sign | \n |  |  | Table 210 — MR197 Register Definition |  | \n | Function | Register Type | Operand | Data | Notes\n |  |  |  | 00B: disable (Default) | \n |  |  |  |  | Range: -3 ~ +3 LSB Codes\n |  |  |  | 01B: step +1 | \n | DQU0 DCA for QCLK | W | OP[1:0] |  | \n |  |  |  | 10B: step ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0239",
      "title": "B: positive (Default)",
      "description": "B: positive (Default)\n  1B: negative\nTable 211 — MR198 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQU0 \nVREFDQ sign\nDQU0 VREFDQ Offset\nDQU0 QBCLK \nSign\nRFU\nDQU0 DCA for QBCLK\nTable 212 — MR198 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQU0 DCA for QBCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQU0 QBCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQU0 VREFDQ Offse",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0240",
      "title": "2]",
      "description": "2]\nOP[1]\nOP[0]\nDQU1 IBCLK \nSign\nRFU\nDQU1 DCA for IBCLK\nDQU1 QCLK \nsign\nRFU\nDQU1 DCA for QCLK\nTable 214 — MR205 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQU1 DCA for QCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQU1 QCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQU1 DCA for IBCLK\nW\nOP[5:4]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0241",
      "title": ":4]",
      "description": ":4]\n000B: disable (Default)\n  001B: step +1\n  010B: step +2\n  011B: step +3\n  100B ~ 111B: RFU\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQU1 VREFDQ sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nSign |  |  |  | sign | \n |  |  | Table 218 — MR213 Register Definition |  | \n | Function | Register Type | Operand | Data | Notes\n |  |  |  | 00B: disable (Default) | \n |  |  |  |  | Range: -3 ~ +3 LSB Codes\n |  |  |  | 01B: step +1 | \n | DQU2 DCA for QCLK | W | OP[1:0] |  | \n |  |  |  | 10B: step ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0242",
      "title": "B: positive (Default)",
      "description": "B: positive (Default)\n  1B: negative\nTable 219 — MR214 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQU2 \nVREFDQ sign\nDQU2 VREFDQ Offset\nDQU2 QBCLK \nSign\nRFU\nDQU2 DCA for QBCLK\nTable 220 — MR214 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQU2 DCA for QBCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQU2 QBCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQU2 VREFDQ Offse",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0243",
      "title": "2]",
      "description": "2]\nOP[1]\nOP[0]\nDQU3 IBCLK \nSign\nRFU\nDQU3 DCA for IBCLK\nDQU3 QCLK \nsign\nRFU\nDQU3 DCA for QCLK\nTable 222 — MR221 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQU3 DCA for QCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQU3 QCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQU3 DCA for IBCLK\nW\nOP[5:4]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0244",
      "title": ":4]",
      "description": ":4]\n000B: disable (Default)\n  001B: step +1\n  010B: step +2\n  011B: step +3\n  100B ~ 111B: RFU\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQU3 VREFDQ sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nSign |  |  |  | sign | \n |  |  | Table 226 — MR229 Register Definition |  | \n | Function | Register Type | Operand | Data | Notes\n |  |  |  | 00B: disable (Default) | \n |  |  |  |  | Range: -3 ~ +3 LSB Codes\n |  |  |  | 01B: step +1 | \n | DQU4 DCA for QCLK | W | OP[1:0] |  | \n |  |  |  | 10B: step ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0245",
      "title": "B: positive (Default)",
      "description": "B: positive (Default)\n  1B: negative\nTable 227 — MR230 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQU4 \nVREFDQ sign\nDQU4 VREFDQ Offset\nDQU4 QBCLK \nSign\nRFU\nDQU4 DCA for QBCLK\nTable 228 — MR230 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQU4 DCA for QBCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQU4 QBCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQU4 VREFDQ Offse",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0246",
      "title": "2]",
      "description": "2]\nOP[1]\nOP[0]\nDQU5 IBCLK \nSign\nRFU\nDQU5 DCA for IBCLK\nDQU5 QCLK \nsign\nRFU\nDQU5 DCA for QCLK\nTable 230 — MR237 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQU5 DCA for QCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQU5 QCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQU5 DCA for IBCLK\nW\nOP[5:4]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0247",
      "title": ":4]",
      "description": ":4]\n000B: disable (Default)\n  001B: step +1\n  010B: step +2\n  011B: step +3\n  100B ~ 111B: RFU\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQU5 VREFDQ sign\nW\nOP[7]\n  0B: positive (Default)\n  1B: negative\nSign |  |  |  | sign | \n |  |  | Table 234 — MR245 Register Definition |  | \n | Function | Register Type | Operand | Data | Notes\n |  |  |  | 00B: disable (Default) | \n |  |  |  |  | Range: -3 ~ +3 LSB Codes\n |  |  |  | 01B: step +1 | \n | DQU6 DCA for QCLK | W | OP[1:0] |  | \n |  |  |  | 10B: step ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0248",
      "title": "B: positive (Default)",
      "description": "B: positive (Default)\n  1B: negative\nTable 235 — MR246 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nDQU6 \nVREFDQ sign\nDQU6 VREFDQ Offset\nDQU6 QBCLK \nSign\nRFU\nDQU6 DCA for QBCLK\nTable 236 — MR246 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQU6 DCA for QBCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQU6 QBCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQU6 VREFDQ Offse",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0249",
      "title": "2]",
      "description": "2]\nOP[1]\nOP[0]\nDQU7 IBCLK \nSign\nRFU\nDQU7 DCA for IBCLK\nDQU7 QCLK \nsign\nRFU\nDQU7 DCA for QCLK\nTable 238 — MR253 Register Definition\nFunction\nRegister Type\nOperand\nData\nNotes\nDQU7 DCA for QCLK\nW\nOP[1:0]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep Size: 1LSB\nDQU7 QCLK sign\nW\nOP[3]\n  0B: positive (Default)\n  1B: negative\nDQU7 DCA for IBCLK\nW\nOP[5:4]\n00B: disable (Default)\n  01B: step +1\n  10B: step +2\n  11B: step +3\nRange: -3 ~ +3 LSB Codes\nStep ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0250",
      "title": "R239",
      "description": "R239\nMR247\nMR255\nJEDEC Standard No. 79-5\nPage 102\n3.5.115   Undefined Mode Registers Spaced in DFE, per bit DCA, and per bit\nVrefDQ Sections\nThere are currently no plans to utilize these MR addresses.\n |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | CID2/ | \n |  | L | H | L | H | H | H | BL*=L | BA0 | BA1 | BG0 | BG1 | BG2 | CID0 | CID1 |  | \n |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | DDPID | 8,15,19,20,\nRead w/Auto Precharge | RDA |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \n |  |  |  | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "REFab"
        },
        {
          "name": "REFsb"
        }
      ]
    },
    {
      "id": "REQ-0251",
      "title": "|  |  |  |  |  | CID2/ | 6,20,21,23,",
      "description": "|  |  |  |  |  | CID2/ | 6,20,21,23,\nPrecharge Same Bank | PREsb | L | H | H | L | H | L | CID3 | BA0 | BA1 | V | V | H | CID0 | CID1 |  | \n |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | DDPID | 24\n | Abbrevia- |  |  |  |  |  |  |  | CA Pins |  |  |  |  |  | \nFunction |  | CS_n |  |  |  |  |  |  |  |  |  |  |  |  | NOTES\n | tion |  | CA0 | CA1 | CA2 | CA3 | CA4 | CA5 | CA6\nCA7 | CA8 | CA9 | CA10 | CA11 | CA12 | CA13\n |  |  |  |  |  |  |  |  |  |  |  |  |  |  | CID2/\n |  | L | L | L | R0 | R1 | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "MRW"
        },
        {
          "name": "MRR"
        },
        {
          "name": "WR"
        },
        {
          "name": "RD"
        },
        {
          "name": "REFab"
        },
        {
          "name": "REFsb"
        }
      ]
    },
    {
      "id": "REQ-0252",
      "title": "|  |  |  |  |  |  |  |  |  | CID2/",
      "description": "|  |  |  |  |  |  |  |  |  | CID2/\n6,20,21,23,\nPrecharge Same Bank | PREsb | L | H | H | L | H | L | CID3 | BA0\nBA1 | V | V | H | CID0 | CID1 | \n |  |  |  |  |  |  |  |  |  |  |  |  |  |  | DDPID\n24\nJEDEC Standard No. 79-5\nPage 103\n4\nDDR5 SDRAM Command Description and Operation\n4.1\nCommand Truth Table\n•\nNotes 1, 2 & 14 apply to the entire Command truth table\n•\nTo improve command decode time, the table has been optimized to orient all 1-cycle commands together and all \n2-cycle commands together; ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "MRW"
        },
        {
          "name": "MRR"
        }
      ]
    },
    {
      "id": "REQ-0253",
      "title": "20, ",
      "description": "20, \n22,23,24\nH\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nV\nV\nCW\nV\nV\nV\nMode Register Read\nMRR\nL\nH\nL\nH\nL\nH\nMRA0 MRA1 MRA2 MRA3 MRA4 MRA5 MRA6 MRA7\nV/\nDDPID 8,13,20,22, \n23,24,25,26\nH\nL\nL\nV\nV\nV\nV\nV\nV\nV\nV\nCW\nV\nV\nV\nWrite\nWR\nL\nH\nL\nH\nH\nL\nBL*=L\nBA0\nBA1\nBG0\nBG1\nBG2\nCID0\nCID1\nCID2/\nDDPID 8,12,15,19, \n20,21,23,24\nH\nV\nC3\nC4\nC5\nC6\nC7\nC8\nC9\nC10\nV\nH\nWR_ \nPartial=L\nV\nCID3\nWrite w/Auto Precharge\nWRA\nL\nH\nL\nH\nH\nL\nBL*=L\nBA0\nBA1\nBG0\nBG1\nBG2\nCID0\nCID1\nCID2/\nDDPID 8,12,15,19, \n20,21,23,24\nH\nV\nC3\nC4\nC5\nC6\nC7\nC8\nC9\nC10\nV\nAP=L\nWR",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        },
        {
          "name": "WR"
        },
        {
          "name": "RD"
        },
        {
          "name": "REFab"
        },
        {
          "name": "REFsb"
        }
      ]
    },
    {
      "id": "REQ-0254",
      "title": "DPID",
      "description": "DPID\n4,20,21,23, \n24\nPrecharge All\nPREab\nL\nH\nH\nL\nH\nL\nCID3\nV\nV\nV\nV\nL\nCID0\nCID1\nCID2/\nDDPID\n5,20,21,23, \n24\nPrecharge Same Bank\nPREsb\nL\nH\nH\nL\nH\nL\nCID3\nBA0\nBA1\nV\nV\nH\nCID0\nCID1\nCID2/\nDDPID\n6,20,21,23, \n24\n | Abbrevia- |  |  |  |  |  |  |  |  | CA Pins |  |  |  |  |  |  | \nFunction |  | CS_n |  |  |  |  |  |  |  |  |  |  |  |  |  |  | NOTES\n | tion |  | CA0 | CA1 | CA2 | CA3 | CA4 | CA5 | CA6 | CA7 | CA8 | CA9 | CA10 | CA11 | CA12 | CA13 | \n |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | CID2/ | 7,20",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "SRE"
        },
        {
          "name": "PDE"
        },
        {
          "name": "MPC"
        },
        {
          "name": "NOP"
        },
        {
          "name": "PDX"
        }
      ]
    },
    {
      "id": "REQ-0255",
      "title": "| X | X | X | X | X | X | X | X | X | X | ",
      "description": "| X | X | X | X | X | X | X | X | X | X | \nNOTE 1 | V means H or L (a defined logic level). X means don't care in which case the signal may be floated. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nNOP | H\nH\nH\nH\nH\nV\nV\nV\nV\nV\nV\nV\nV\nV\nNOP\nL\nPower Down Exit | H\nH\nH\nH\nH\nV\nV\nV\nV\nV\nV\nV\nV\nV\nPDX\nL\nDeselect | X\nX\nX\nX\nX\nX\nX\nX\nX\nX\nX\nX\nX\nX\nDES\nH\nNOTE 1 | V means H or L (a defined logic level). X means don't care in which case the signal may be floated.\nNOTE 2 | Bank group addresses BG[2:0] and Bank address",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "NOP"
        },
        {
          "name": "PDX"
        },
        {
          "name": "WR"
        },
        {
          "name": "RD"
        },
        {
          "name": "MRR"
        },
        {
          "name": "SRE"
        },
        {
          "name": "PDE"
        },
        {
          "name": "ACT"
        },
        {
          "name": "MRW"
        },
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0256",
      "title": "al Rate indicator bit is",
      "description": "al Rate indicator bit is\n | enabled (MR4:OP[3]=1), the host will set CA8=H for REF commands issued at the 1x refresh interval rate and CA8=L for REF commands issued at the\n | 2x refresh interval rate.\nJEDEC Standard No. 79-5\nPage 104\nPrecharge \nPREpb\nL\nH\nH\nL\nH\nH\nCID3\nBA0\nBA1\nBG0\nBG1\nBG2\nCID0\nCID1\nCID2/\nDDPID\n7,20,21,23, \n24\nRFU\nRFU\nL\nH\nH\nH\nL\nL\nV\nV\nV\nV\nV\nV\nV\nV\nV\nSelf Refresh Entry\nSRE\nL\nH\nH\nH\nL\nH\nV\nV\nV\nV\nH\nL\nV\nV\nV\n9\nSelf Refresh Entry w/\nFrequency Change\nSREF\nL\nH\nH\nH\nL\nH\nV\nV\nV\nV\nL\nL\nV\nV\nV\n9\nPower",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "REF"
        },
        {
          "name": "SRE"
        },
        {
          "name": "PDE"
        },
        {
          "name": "MPC"
        },
        {
          "name": "NOP"
        },
        {
          "name": "PDX"
        }
      ]
    },
    {
      "id": "REQ-0257",
      "title": "MPC",
      "description": "MPC\nL\nH\nH\nH\nH\nL\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nV/\nDDPID 20,22,23,24\nNOP\nNOP\nL\nH\nH\nH\nH\nH\nV\nV\nV\nV\nV\nV\nV\nV\nV\nPower Down Exit\nPDX\nL\nH\nH\nH\nH\nH\nV\nV\nV\nV\nV\nV\nV\nV\nV\nDeselect\nDES\nH\nX\nX\nX\nX\nX\nX\nX\nX\nX\nX\nX\nX\nX\nX\nNOTE 1\nV means H or L (a defined logic level). X means don't care in which case the signal may be floated.\nNOTE 2\nBank group addresses BG[2:0] and Bank addresses BA[1:0] determine which bank is to be operated upon in a specific bank group.\nNOTE 3\nThe Refresh All and Refresh Management All commands a",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        },
        {
          "name": "NOP"
        },
        {
          "name": "PDX"
        },
        {
          "name": "WR"
        },
        {
          "name": "RD"
        },
        {
          "name": "MRR"
        },
        {
          "name": "SRE"
        },
        {
          "name": "PDE"
        },
        {
          "name": "ACT"
        },
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0258",
      "title": "terval Rate indicator bit is ",
      "description": "terval Rate indicator bit is \nenabled (MR4:OP[3]=1), the host will set CA8=H for REF commands issued at the 1x refresh interval rate and CA8=L for REF commands issued at the \n2x refresh interval rate.\nTable 241 — Command Truth Table (Cont’d)\nFunction \nAbbrevia-\ntion\nCS_n\nCA0\nCA1\nCA2\nCA3\nCA4\nCA5\nCA6\nCA7\nCA8\nCA9\nCA10\nCA11\nCA12\nCA13",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0259",
      "title": "e and CA8=L for REF commands issued at the ",
      "description": "e and CA8=L for REF commands issued at the \n2x refresh interval rate.\nTable 241 — Command Truth Table (Cont’d)\nFunction \nAbbrevia-\ntion\nCS_n\nCA0\nCA1\nCA2\nCA3\nCA4\nCA5\nCA6\nCA7\nCA8\nCA9\nCA10\nCA11\nCA12\nCA13\n |  |  |  |  |  |  |  |  | Read Burst Cycle and Burst Address Sequence |  |  |  |  | \n | Burs |  |  |  |  |  |  |  |  |  |  |  |  | \nBurst |  | C1 |  |  |  |  |  |  |  |  |  |  |  | \n | t |  | C3 | C2 | C1 | C0 |  |  |  |  |  |  |  | \nLength |  | 0 |  |  |  |  |  |  |  |  |  |  |  | \n | Type |  |  ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0260",
      "title": "| 18-1B | X | X | X | X",
      "description": "| 18-1B | X | X | X | X\n |  | 1 | 1 | 0 | V | V | 18-1B | 1C-1F | 10-13 | 14-17 | X | X | X | X\n |  | 1 | 1 | 1 | V | V | 1C-1F | 18-1B | 14-17 | 10-13 | X | X | X | X\nJEDEC Standard No. 79-5\nPage 105\n4.2\nBurst Length, Type and Order\nAccesses within a given burst is currently limited to only sequential, interleaved is not supported. The \nordering of accesses within a burst is determined by the burst length and the starting column address as \nshown in Table 242. The burst length is defined by bit",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0261",
      "title": "for Read BL32",
      "description": "for Read BL32\nRead Burst Cycle and Burst Address Sequence\n1-4\n5-8\n9-12\n13-16\n17-20\n21-24\n25-28\n29-32\n0\n0\n0\nV\nV\n0-3\n4-7\n8-B\nC-F\n10-13\n14-17\n18-1B\n1C-1F\n0\n0\n1\nV\nV\n4-7\n0-3\nC-F\n8-B\n14-17\n10-13\n1C-1F\n18-1B\n0\n1\n0\nV\nV\n8-B\nC-F\n0-3\n4-7\n18-1B\n1C-1F\n10-13\n14-17\n0\n1\n1\nV\nV\nC-F\n8-B\n4-7\n0-3\n1C-1F\n18-1B\n14-17\n10-13\n1\n0\n0\nV\nV\n10-13\n14-17\n18-1B\n1C-1F\n0-3\n4-7\n8-B\nC-F\n1\n0\n1\nV\nV\n14-17\n10-13\n1C-1F\n18-1B\n4-7\n0-3\nC-F\n8-B\n1\n1\n0\nV\nV\n18-1B\n1C-1F\n10-13\n14-17\n8-B\nC-F\n0-3\n4-7\n1\n1\n1\nV\nV\n1C-1F\n18-1B\n14-17\n10-13\nC-F\n8-B\n4-7\n0-3",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0262",
      "title": "gic level (0 or 1), but respective buffer input ignores leve",
      "description": "gic level (0 or 1), but respective buffer input ignores level on input pins.\nNOTE 4 | X: Don’t Care.\nJEDEC Standard No. 79-5\nPage 106\n4.2.1   Burst Type and Burst Order for Optional BL32 Mode (Cont’d)\n4.3\nPrecharge Command\nThe PRECHARGE command is used to deactivate the open row in a particular bank or the open row in all \nbanks. The bank(s) shall be available for a subsequent row activation a specified time (tRP) after the \nPRECHARGE command is issued. Once a bank has been precharged, it is in ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "READ"
        },
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-0263",
      "title": "ence is properly stored in the memory array. The bank shall ",
      "description": "ence is properly stored in the memory array. The bank shall be available for a subsequent row \nactivation a specified time (tRP) after hidden PRECHARGE command (AutoPrecharge) is issued to that \nbank.\nThe precharge to precharge delay is defined by tPPD in the core timing tables. tPPD applies to any \ncombination of precharge commands (PREab, PREsb, PREpb). tPPD also applies to any combination of \nprecharge commands to a different die in a 3DS DDR5 SDRAM.\n4.3.1    Precharge Command Modes\nDDR5 supp",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0264",
      "title": "ht clocks. ",
      "description": "ht clocks. \nNOTE 2\nT: Output driver for data and strobes are in high impedance. \nNOTE 3\nV: A valid logic level (0 or 1), but respective buffer input ignores level on input pins. \nNOTE 4\nX: Don’t Care.\n |  |  |  | Table 246 — Precharge Encodings |  |  |  |  |  |  |  |  |  |  |  | \n | Abbrevia- |  |  |  |  |  |  |  | CA Pins |  |  |  |  |  |  | \n |  | CS_ |  |  |  |  |  |  |  |  |  |  |  |  |  | \nFunction | tion |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \n |  | n | CA0 | CA1 | CA2 | CA3 | CA4 | C",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0265",
      "title": "011B: 3 tCK - 000010 Pattern | ",
      "description": "011B: 3 tCK - 000010 Pattern | \nRead Preamble Settings | R/W | OP[2:0] |  | \n |  |  |  | 100B: 4 tCK - 00001010 Pattern\n |  |  | 101B: Reserved | \n |  |  | 110B: Reserved | \n |  |  | 111B: Reserved | \n |  | t -4 | t -3 | t -2 | t -1 | t 0\n | CK_t, |  |  |  |  | \n | CK_c |  |  |  |  | \n |  |  |  | RL |  | \n1 tCK Preamble: | DQS_t, |  |  |  |  | \n10 Pattern - MR8:OP[2:0]=000b | DQS_c |  |  |  |  | \n |  |  |  |  | tRPRE | \n2 tCK Preamble: | DQS_t, |  |  |  |  | \n0010 Pattern - MR8:OP[2:0]=001b |  |",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0266",
      "title": "L",
      "description": "L\nH\nL\nCID3\nV\nV\nV\nV\nL\nCID0\nCID1\nCID2/\nDDPI\nD\nPrecharge Same Bank PREsb\nL\nH\nH\nL\nH\nL\nCID3\nBA0\nBA1\nV\nV\nH\nCID0\nCID1\nCID2/\nDDPI\nD\nPrecharge \nPREpb\nL\nH\nH\nL\nH\nH\nCID3\nBA0\nBA1\nBG0\nBG1\nBG2\nCID0\nCID1\nCID2/\nDDPI\nD\nNOTE\nSee Table 241 for details\nTable 247 — Read Preamble & Postamble\nFunction\nRegister\nType\nOperand\nData\nRead Preamble Settings\nR/W\nOP[2:0]\n000B: 1 tCK - 10 Pattern\n001B: 2 tCK - 0010 Pattern\n010B: 2 tCK - 1110 Pattern (DDR4 Style)\n011B: 3 tCK - 000010 Pattern\n100B: 4 tCK - 00001010 Pattern\n101B: R",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0267",
      "title": "010 Pattern - MR8:OP[2:0]=011b | DQS_c |  |  |  |  | ",
      "description": "010 Pattern - MR8:OP[2:0]=011b | DQS_c |  |  |  |  | \n |  |  |  |  | tRPRE | \n4 tCK Preamble: | DQS_t, |  |  |  |  | \n00001010 Pattern - MR8:OP[2:0]=100b | DQS_c |  |  |  |  | \n |  |  |  |  | tRPRE | \n |  | t -4 | t -3 | t -2 | t -1 | t 0\n | CK_t, |  |  |  |  | \n | CK_c |  |  |  |  | \n |  |  |  |  | CWL | \n2 tCK Preamble | DQS_t, |  |  |  |  | \nw/ 0.5 tCK Postamble | DQS_c |  |  |  |  | \n |  |  |  |  | tWPRE | \n3 tCK Preamble | DQS_t, |  |  |  |  | \nw/ 0.5 tCK Postamble | DQS_c |  |  |  |  | \n |",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0268",
      "title": "tern - MR8:OP[2:0]=010b",
      "description": "tern - MR8:OP[2:0]=010b\n2 tCK Preamble\nw/ 0.5 tCK Postamble\n3 tCK Preamble \nw/ 0.5 tCK Postamble\n4 tCK Preamble \nw/ 0.5 tCK Postamble\nDQS_t,\nDQS_c\nD0\nD4\nD5\nD3\nD2\nD1\nD6\nD9 D10 D11\nD8\nD7\nD12\nD14 D15\nD13\n | CK_t, | t -4 | t -3 | t -2 | t -1 | t 0\n | CK_c |  |  |  |  | \n |  |  |  |  | CWL | \n2 tCK Preamble | DQS_t, |  |  |  |  | \nw/ 1.5 tCK Postamble | DQS_c |  |  |  |  | \n |  |  |  |  | tWPRE | \n3 tCK Preamble | DQS_t, |  |  |  |  | \nw/ 1.5 tCK Postamble | DQS_c |  |  |  |  | \n |  |  |  |  | tWPRE ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0269",
      "title": "for DDR5 3200 to 8400",
      "description": "for DDR5 3200 to 8400\nDDR5 3200 ~ 4800\nDDR5 5200 ~ 6400\nDDR5 6800 ~ 8400\nmin\nmax\nmin\nmax\nmin\nmax\nStrobe’s window of differentially \nhigh during Write preamble \ntDQSH_pre\n0.45\n0.55\nTBD\nTBD\nTBD\nTBD\nnCK\nStrobe’s window of differentially \nlow during Write preamble\ntDQSL_pre\n0.45\n0.55\nTBD\nTBD\nTBD\nTBD\nnCK\n2 tCK Preamble\nw/ 1.5 tCK Postamble\n3 tCK Preamble \nw/ 1.5 tCK Postamble\n4 tCK Preamble \nw/ 1.5 tCK Postamble\nDQS_t,\nDQS_c\nD0\nD4\nD5\nD3\nD2\nD1\nD6\nD9 D10 D11\nD8\nD7\nD12\nD14 D15\nD13\nD0\nD1\nD2\nD14 D15\nD13\nJ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0270",
      "title": "|  | Full postamble, preamble shortened by 2",
      "description": "|  | Full postamble, preamble shortened by 2\n | Pre=2 | Post=1.5 | \nPost=1.5, Pre=1, 2, 3, 4 |  |  | Strobes toggle in all cases\n | shown | shown | \n |  |  | Postamble\nJEDEC Standard No. 79-5\nPage 110\nThe DQS strobe for the device requires a preamble prior to the first latching edge (the rising edge of \nDQS_t with data valid), and it requires a postamble after the last latching edge. The preamble and \npostamble options are set via Mode Register Write commands. Additionally, the postamble and pre",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0271",
      "title": "postamble, shortened preamble",
      "description": "postamble, shortened preamble\nPost=0.5, Pre=4\nPostamble overlaps Preamble by 2\nFull postamble, preamble shortened by 2\nStrobes toggle in all cases\nPost=0.5, Pre=2\nDDR4 Style\nPostamble touches Preamble\n4.5.1   Read Interamble Timing Diagrams (Cont’d) |  |  |  |  |  |  |  | \nPost = 0.5, |  |  |  |  |  |  |  | \nPre = 1 |  |  |  |  |  |  |  | \nPost = 0.5, |  |  |  |  |  |  |  | \nPre = 2 |  |  |  |  |  |  |  | \nPost = 0.5, |  |  |  |  |  |  |  | \nPre = 2 |  |  |  |  |  |  |  | \n(DDR4 style) |  |  |  ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0272",
      "title": "tandard No. 79-5",
      "description": "tandard No. 79-5\nPage 111\n4.5.1   Read Interamble Timing Diagrams (Cont’d)\nFigure 18 — Example of Consecutive Reads Operation: tCCD=Min+3\nFigure 19 — Example of Consecutive Reads Operation: tCCD=Min+4\nFigure 20 — Example of Consecutive Reads Operation: tCCD=Min+5\nPreamble\nGap = 3CLK\nD1\nD2 D13 D14\nD1\nD2 D13 D14 D15\nD15\nPostamble overlaps preamble by 2\nFull postamble, preamble shortened\nPostamble overlaps preamble by 1\nFull postamble, preamble shortened\nPost = 1.5,\nPre = 2\n(DDR4 style)\nPostamble t",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0273",
      "title": "operations. | ",
      "description": "operations. | \nIn the case of Write to Write operations with command interval of tCCD+1, tCCD+2, etc., if the postamble | \nand preambles overlap, the toggles take precedence over static preambles. | \nPost = 0.5, |  |  |  |  |  |  |  | Postamble touches preamble\nPre = 2 |  |  |  |  |  |  |  | \nPost = 0.5, |  |  |  |  |  |  |  | Postamble overlaps preamble by 1\nPre = 3 |  |  |  |  |  |  |  | Full postamble, preamble shortened\nPost = 0.5, |  |  |  |  |  |  |  | Postamble overlaps preamble by 2\nPre ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0274",
      "title": "| D1 | D2 D13 D14 D15 | ",
      "description": "| D1 | D2 D13 D14 D15 | \n |  |  |  |  |  |  |  | Postamble\n |  |  |  | Gap = 3CLK |  |  |  | \n |  |  |  |  |  |  |  | Preamble\nJEDEC Standard No. 79-5\nPage 112\n4.5.2  Write Interamble Timing Diagrams\nIn Write to Write operations with tCCD=BL/2, postamble for 1st command and preamble for 2nd \ncommand shall disappear to create consecutive DQS latching edge for seamless burst operations. \nIn the case of Write to Write operations with command interval of tCCD+1, tCCD+2, etc., if the postamble \nand p",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0275",
      "title": "shortened",
      "description": "shortened\nPostamble overlaps preamble by 1\nFull postamble, preamble shortened\nPostamble overlaps preamble by 1\nFull postamble, preamble shortened\nPostamble touches preamble\nPostamble touches preamble\n4.5.2   Write Interamble Timing Diagrams (Cont’d) |  |  |  |  |  |  |  | \nPost = 0.5, |  |  |  |  |  |  |  | \nPre = 3 |  |  |  |  |  |  |  | \nPost = 0.5, |  |  |  |  |  |  |  | Postamble touches preamble\nPre = 4 |  |  |  |  |  |  |  | \nPost = 1.5, |  |  |  |  |  |  |  | \nPre = 2 |  |  |  |  |  |  | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0276",
      "title": "emains active (or open) for accesses until a precharge ",
      "description": "emains active (or open) for accesses until a precharge \ncommand is issued to that bank or a precharge all command is issued. A bank must be precharged before \nopening a different row in the same bank.\nBank-to-bank command timing for ACTIVATE commands uses two different timing parameters, \ndepending on whether the banks are in the same or different bank group. tRRD_S (short) is used for timing \nbetween banks located in different bank groups. tRRD_L (long) is used for timing between banks located ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        }
      ]
    },
    {
      "id": "REQ-0277",
      "title": "ostamble overlaps preamble by 1",
      "description": "ostamble overlaps preamble by 1\nFull postamble, preamble shortened\nPostamble touches preamble\nPostamble touches preamble\nPostamble touches preamble\nD0\nD0\nGap = 5CLK\nD1\nD2 D13 D14\nD1\nD2 D13 D14 D15\nD15\nJEDEC Standard No. 79-5 | \nPage 114 | \n4.7 | Read Operation\nThe Read Operation causes the DRAM to retrieve and output data stored in its array. The Read Operation | \nis initiated by the Read Command during which the beginning column address and bank/group address for | \nthe data to be retrieved fro",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "READ"
        },
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-0278",
      "title": "urst Operation | ",
      "description": "urst Operation | \nDuring a READ or WRITE command, DDR5 shall support BC8, BL16, BL32 (optional) and BL32 OTF | \n(optional) during the READ or WRITE. MR0[1:0] is used to select burst operation mode. | \nt 0 | t 1 | t 2 | t 3 | t 4 | t a | t a+1 | t a+2 | t a+3 | t a+4 | t a+5 | t a+6 | t a+7 | t a+8 | t a+9 | t a+10 | t b | t b+1 | t b+2 | tb+3 | tb+4 | tb+5 | tb+6 | tb+7 | tb+8 | tb+9 | tb+10 | tb+11 | tb+12\nCK_t, |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "READ"
        },
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-0279",
      "title": "|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | ",
      "description": "|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nDQ[15:0] |  |  |  |  |  |  |  |  |  |  |  |  |  | D0 | D1\nD2 | D13\nD14 D15 |  |  |  |  |  |  |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 114\nThe Read Operation causes the DRAM to retrieve and output data stored in its array. The Read Operation \nis initiated by the Read Command during which the beginning column address and bank/group address for \nthe data to be retrieved from the array is provided. The data is driven by the DRAM on its D",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "READ"
        },
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-0280",
      "title": "ES",
      "description": "ES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nt0\nt2\nt1\nt3\nt4\nta\nta+1\nta+2\nta+3\nta+4\nta+6 ta+7\nta+8\nta+9\nta+10\nta+16\ntb+1\ntb+4\ntb+5\nta+5\ntb+6\nta+11 ta+12 ta+13 ta+14\ntb+2\ntb+3\nta+15\ntb\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\n4.7.1   Read Burst Operation (Cont’d) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \n | t 0 | t 1 | t 2 | t 3 | t 4 | t a\nt a+1\nt a+2\nt a+3 | t a+4 | t a+5 | t a+6 | t b | t b+1 | t b+2\nt ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-0281",
      "title": "_RTT_PARK |  |  | trans |  |  | DQS_RTT_OFF |  | trans |  | ",
      "description": "_RTT_PARK |  |  | trans |  |  | DQS_RTT_OFF |  | trans |  |  |  | DQS_RTT_PARK |  |  |  | \nRank 1 DQS |  |  |  |  |  | DQS_RTT_PARK |  |  |  |  |  |  |  |  | trans |  |  | DQS_RTT_OFF |  |  | trans | \n | D0\nD1\nD2 D11 D12 D13 D14 D15\nRank 1 DQ | \n | trans\ntrans\ntrans\ntrans\nRTT_PARK\nRTT_NOM_RD\nRTT_OFF\nRTT_PARK\nRTT_PARK\nNOTE 1 | BL=16, Preamble = 2tCK - 0010 Pattern Preamble, 1.5tCK Postamble\nNOTE 2 | DES commands are shown for ease of illustration; other commands may be valid at these times.\nNOTE ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0282",
      "title": "e DQS is started 1 clock earlier than normal with respect to",
      "description": "e DQS is started 1 clock earlier than normal with respect to RL (CL).\nNOTE 4\nIn both cases, the Data does not move\nFigure 29 — Read to Read, Different Ranks Operation with Read DQS Offset Usage (BL16)\n4.7.2   Burst Read Operation Followed by a Precharge\nThe minimum external Read command to Precharge command spacing to the same bank is equal to tRTP \nwith tRTP being the Internal Read Command to Precharge Command Delay. Note that the minimum ACT \nto PRE timing, tRAS, must be satisfied as well. The",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "PRE"
        },
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-0283",
      "title": "iming set to 1 Clock",
      "description": "iming set to 1 Clock\ntRPRE\ntRPST\nt RPRE\ntRPST\nDQS_c\nDQS_t\nD0\nD1\nD2\nD14 D15\nD13\nD0\nD1\nD2 D11 D12 D13 D14 D15\nRTT_NOM_RD\nRTT_PARK\nRTT_OFF\nD0\nD1\nD2\nD14 D15\nD13\nRank 0 DQS\nRank 1 DQS\nRank 0 DQS\nRank 1 DQS\n4.7.2   Burst Read Operation Followed by a Precharge (Con’td) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \n | t 0 | t 1 | t 2 | t 3 | t 4 | t a | t a+1 | t a+2 | t a+3 | t b | t b+1 | t b+2 | t b+3\nt b+4 | t b+5 | t b+6 | t b+7 | t b+8 | tb+9 | tb+10 | tb+11 | tb",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "READ"
        },
        {
          "name": "PRE"
        },
        {
          "name": "ACT"
        }
      ]
    },
    {
      "id": "REQ-0284",
      "title": "|  |  |  |  | tRPRE |  |  |  |  |  |  |  | tRPST |  |  |  | ",
      "description": "|  |  |  |  | tRPRE |  |  |  |  |  |  |  | tRPST |  |  |  |  |  | \nDQ |  |  |  |  |  |  |  |  |  |  |  |  | D0 | D1\n D2 | D3\n D4 | D5\n D6 | D8\nD7 | D9\n D10 | D11\n D12 | D14\nD13 | D15 |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 116\n4.7.2   Burst Read Operation Followed by a Precharge (Con’td)\nNOTE 1\nBL = 16, 1tCK Preamble, 1.5tCK Postamble\nNOTE 2\nDES commands are shown for ease of illustration; other commands may be valid at these times.\nNOTE 3\nThe example assumes tRAS. MIN is satisfied at Pre",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-0285",
      "title": "tb+10",
      "description": "tb+10\ntb+12\nPRE\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nD3\n D2\nD5\n D4\nD1\n D0\nD7\n D6\n D10 D11\n D12 D13\nD9\n D8\nD15\n D14\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nBA,BG\nCA,\nBL,AP\nBA,BG\n | Table 250 — CLK to Read DQS Timing Parameters DDR5-3200 to DDR5-4800 |  |  |  |  |  |  |  | \nSpeed |  |  | DDR5-3200 | DDR5-3600\nDDR5-4000 |  | DDR5-4400 | DDR5-4800 |  | \nParameter | Symbol | Min | Max | Min\nMax\nMin\nMax | Min | Max | Min\nMax | Units | Note\nDQS_t, DQS_c rising edge |  |  |  |  | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        },
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-0286",
      "title": "imings.",
      "description": "imings.\nTable 250 — CLK to Read DQS Timing Parameters DDR5-3200 to DDR5-4800\nSpeed\nDDR5-3200\nDDR5-3600\nDDR5-4000\nDDR5-4400\nDDR5-4800\nUnits\nNote\nParameter\nSymbol\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nDQS_t, DQS_c rising edge \noutput timing location from \nrising CK_t, CK_c\n tDQSCK -0.240\n0.240 -0.252 0.252 -0.270 0.270 -0.286\n0.286 -0.300 0.300\ntCK\n1,4,5\nDQS_t, DQS_c rising edge \noutput variance window\n tDQSCKi\n-\n0.410\n-\n0.430\n-\n0.460\n-\n0.475\n-\n0.490\ntCK\n2,3,4,5\nNOTE 1\nMeasured over full VDD and",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-0287",
      "title": "are verified by design and characterization, and may not be ",
      "description": "are verified by design and characterization, and may not be subject to production test.\nNOTE 4\nAssume no jitter on input clock signals to the DRAM.\nNOTE 5\nRefer to Section 4.7.1 READ Burst Operation.\nJEDEC Standard No. 79-5 |  | \nPage 118 |  | \n4.7.2.1   CLK to Read DQS Timing Parameters (Cont’d) |  | \nCK_c |  | \nCK_t |  | \n | tDQSCK,MIN\ntDQSCK,MAX | tDQSCK,MIN\ntDQSCK,MAX\n | tDQSCKi | tDQSCKi\ntDQSCK max | Rising Strobe | Rising Strobe\n | Variance | Variance\n | Window | Window\n | tDQSCKi | tDQSCK",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-0288",
      "title": "second half of the transfer of BL32. If non-target ODT is ne",
      "description": "second half of the transfer of BL32. If non-target ODT is needed |  | \nin the system then a dummy ODT command must be issued to the non-target rank for second half of the |  | \ntransfer of BL32 |  | \ntransfer of BL32 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nt 0 | t 1 | t 2 | t 3 | t 4 | t 5 | t 6 | t 7 | t 8 | t 9 | t 10 | t a | t a+1 | t a+2 | t a+3 | t a+4 | t a+5 | t a+6 | t a+7 | ta+8 | ta+9 | ta+10 | ta+11 | ta+12 | ta+13 | ta+14 | ta+15 | ta+16",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-0289",
      "title": "|  |  |  |  | ",
      "description": "|  |  |  |  | \nCS0_n |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nCS1_n |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nCS1_n | \nNOTE 1 | DES commands are shown for ease of illustration; other commands may be valid at these times.\nNOTE 2 | A dummy RD command is required for the second half of the transfer with a delay of 8 clocks from the first RD command.\nNOTE 3 | The figure also shows a dummy ODT command being iss",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "RD"
        }
      ]
    },
    {
      "id": "REQ-0290",
      "title": "is required for second half of the transfer of BL32. If non-",
      "description": "is required for second half of the transfer of BL32. If non-target ODT is needed \nin the system then a dummy ODT command must be issued to the non-target rank for second half of the \ntransfer of BL32\nNOTE 1\nDES commands are shown for ease of illustration; other commands may be valid at these times.\nNOTE 2\nA dummy RD command is required for the second half of the transfer with a delay of 8 clocks from the first RD command.\nNOTE 3\nThe figure also shows a dummy ODT command being issued to non-targe",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "RD"
        },
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-0291",
      "title": "ta+4",
      "description": "ta+4\nta+10\nta+12\nta+15 ta+16\nta+17\nta+5 ta+6\nta+7\nta+8\nta+14\nta+9\nta+11\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nt9\nt10\nta\nta+1\nta+2\nta+3\nDES\nDES\nDES DES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\n4.7.3   Read Burst Operation for Optional BL32 Mode (Cont’d) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nt 0 | t 1 | t 2 | t 3 | t 4 | t 5 | t 6 | t 7 | t 8 | t 9 | t 10 | t a | t a+1 | t a+2 | t a+3 | t a+4 | t a+5 | t a+6 | t a+7 | ta+8 | ta+9 | ta+10 | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-0292",
      "title": "t bank groups. ",
      "description": "t bank groups. \nNOTE 2\nDDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.\nFigure 35 — Read to Read to Different Bank Group for BL16 in BL32 OTF\nNOTE 1\nFigure shows back to back BL16 reads to same bank group using a timing of tCCD_L_WR. \nNOTE 2\nDDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.\nFigure 36 — Read to Read to Same Bank Group for BL16 in BL32 OTF\nNOTE 1\nAP bit must be set ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-0293",
      "title": "DES DES",
      "description": "DES DES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nREAD\n(Dummy)\nDES\nt0\nt2\nt1\nt3\nt4\nt5\nt6\nt7\nt8\nta+4\nta+10\nta+12\nta+15 ta+16 ta+17\nta+5 ta+6\nta+7\nta+8\nta+14\nta+9\nta+11\nt9\nt10\nta\nta+1\nta+2\nta+3\nta+13\nta+18\n4.7.3   Read Burst Operation for Optional BL32 Mode   (Cont’d) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \n | t 0\nt 1 | t 2 | t 3 | t 4 | t 5 | t 6 | t 7 | t 8 | t 9 | t 10 | t a | t a+1 | t a+2 | t a+3 | t a+4 | t a+5 | t a+6 | t a+7 | ta+8 | ta+9 | ta+10",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-0294",
      "title": "| DES | DES | DES | DES | DES | DES | DES | DES | DES | DES ",
      "description": "| DES | DES | DES | DES | DES | DES | DES | DES | DES | DES | DES | DES | DES | DES | DES | DES | DES | DES\nCS0_n |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \n |  | Table 252 — Minimum Read and Write Command Timings |  | \nBank | Timing |  |  | \n |  | DDR5-3200/3600/4000/4400/4800/5200/5600/6000/6400 | Units | Notes\nGroup | Parameter |  |  | \n | Minimum | CL - CWL + RBL/2 + 2tCK - (Read DQS offset) |  | \n |  |  |  | 1,3,4\n | Read to Write | + (tRPST - 0.5",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0295",
      "title": "- (Read DQS offset) |  | ",
      "description": "- (Read DQS offset) |  | \n |  |  |  | 1,3,4\n | Read to Write | + (tRPST - 0.5tCK) + tWPRE |  | \ndifferent |  |  |  | \n | Minimum |  |  | \n |  | CWL + WBL/2 + tWTR_S |  | 2,4\n | Write to Read |  |  | \n | Minimum\nCL - CWL + RBL/2 + 2tCK - (Read DQS offset)\n | 1,3,4\n | Read to Write\n+ (tRPST - 0.5tCK) + tWPRE\ndifferent | \n | Minimum\n | CWL + WBL/2 + tWTR_S\n2,4\n | Write to Read\nNOTE 1 | RBL: Read burst length associated with Read command\n | RBL = 32 for fixed BL32 and BL32 in BL32 OTF mode\n | RBL = ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0296",
      "title": "Write Command Timings",
      "description": "Write Command Timings\nTiming\nParameter\nDDR5-3200/3600/4000/4400/4800/5200/5600/6000/6400\nUnits\nNotes\nMinimum\nRead to Write\nCL - CWL + RBL/2 + 2tCK - (Read DQS offset) \n+ (tRPST - 0.5tCK) + tWPRE\n1,3,4\nMinimum\nWrite to Read\nCWL + WBL/2 + tWTR_L\n2,4,5\nMinimum\nWrite to Read AP, same \nbank\nCWL + WBL/2 + tWTRA\n2,4,6\nMinimum\nRead to Write\nCL - CWL + RBL/2 + 2tCK - (Read DQS offset) \n+ (tRPST - 0.5tCK) + tWPRE\n1,3,4\nMinimum\nWrite to Read\nCWL + WBL/2 + tWTR_S\n2,4\nNOTE 1\nRBL: Read burst length associated",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0297",
      "title": "ta+4",
      "description": "ta+4\nta+10\nta+12\nta+15 ta+16\nta+17\nta+5 ta+6\nta+7\nta+8\nta+14\nta+9\nta+11\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nt9\nt10\nta\nta+1\nta+2\nta+3\nDES\nDES\nDES DES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\n4.7.4   Read and Write Command Interval (Cont’d) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \n | t0 | t1 | t2 | t3 |  | ta | ta+1 | ta+2 | ta+3 | ta+4 | ta+5 | ta+6\nta+7 | ta+8 | ta+9 | t | a+10\nta+11 | t | b | tb+1 | tb+2 | tb",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        },
        {
          "name": "READ"
        },
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-0298",
      "title": "|  |  |  | D0 | D1",
      "description": "|  |  |  | D0 | D1\nD2 | D4\nD3 | D6\nD5 | D7\nD8 | D9 D10 D11 D12 D13 |  | D14 D15 |  |  |  |  |  |  |  |  |  | D0\nD1 | D2\nD3\nD4 | D5\nD6\nD7 | D8 | D9 D10 D11 D12 D13 |  | D14 D15 |  |  |  |  |  |  |  | \nCK_t, | t0 | t1 | t2 | t3 | ta | ta+1 | ta+2 | ta+3 | ta+4 | ta+5 | ta+6 | ta+7 | ta+8 | ta+9 | t | a+10 | ta+11 | t | b | tb+1 | tb+2 | tb+3 | tb+4 | tc | tc+1 | tc+2 | tc+3 | td | td+1 | td+2 | td+3 | td+4 | td+5\ntd+6 | td+7 | td+8 | td+9 | td+10 | td+11 | te | te+1 | te+2 | te+3 | te+4\nCK_c |  | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        },
        {
          "name": "READ"
        },
        {
          "name": "ACT"
        }
      ]
    },
    {
      "id": "REQ-0299",
      "title": "| D1",
      "description": "| D1\nD2 | D4\nD3 | D6\nD5 | D7\nD8 | D9 D10 D11 D12 D13 |  |  | D14 D15 |  |  |  |  |  |  |  |  |  |  |  |  |  |  | D0 | D1\nD2 | D3\nD4\nD5 | D6\nD7\nD8 | D9 D10 D11 D12 D13 |  | D14 D15 |  |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 122\n4.7.4   Read and Write Command Interval (Cont’d)\nNOTE 1\nBC OTF=8 or BL=16, Preamble = 2tCK - 0010 pattern, Postamble = 1.5tCK\nNOTE 2\nDES commands are shown for ease of illustration; other commands may be valid at these times.\nNOTE 3\nThe write recovery time (tWR) is ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-0300",
      "title": "eRGB, width: 22, height: 1, bpc: 8>",
      "description": "eRGB, width: 22, height: 1, bpc: 8>\nD0\nD1\nD2\nD3\nD4\nD5\nD6\nD7\nD5\nD0\nD1\nD2\nD3\nD4\nD5\nD6\nD7\nD5\n<image: DeviceRGB, width: 21, height: 1, bpc: 8>\nWRITE\nDES DES DES DES\nDES\nDES DES DES DES DES DES DES DES DES\nt2\nt3\nta\nta+1\nta+2\nta+3\nta+4\nta+5\nta+6\nta+7\nta+8\nta+9\nt\nb\nta+11\nt\ntb+1\nD0\nD1\nD2\nD3\nD4\nD5\nD6\nD7\nD8\nD9 D10 D11 D12 D13\nD5\nD14 D15\nD0\nD1\nD2\nD3\nD4\nD5\nD6\nD7\nD8\nD9 D10 D11 D12 D13\nD5\nD14 D15\ntb+3\ntb+4\ntc\ntc+1\ntc+2\ntc+3\ntd\ntd+1\ntd+2\ntd+3\ntd+4\ntd+5\ntd+6\ntd+7\ntd+8\ntd+9\ntd+10 td+11\nte\nte+1\nDES DES DES DES\nDE",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-0301",
      "title": "td+8",
      "description": "td+8\ntd+9\ntd+10 td+11\nte\nte+1\nDES DES DES DES\nDES\nDES\nDES DES DES DES DES DES DES DES DES DES DES\n<image: DeviceRGB, width: 21, height: 1, bpc: 8>\nD0\nD1\nD2\nD3\nD4\nD5\nD6\nD7\nD5\nD0\nD1\nD2\nD3\nD4\nD5\nD6\nD7\nD5\n |  | JEDEC Standard No. 79-5\n |  | Page 123\n4.7.5 | Read and Write Command Interval for Optional BL32 Modes | \n | Table 253 — Minimum Read to Read Timings – Same Bank Group | \n | To | \n | From\nUnits | Notes\n | BL16 in BL32 OTF Mode\nBL32 in BL32 OTF Mode | \n | BL16 in BL32 OTF Mode\ntCCD_L\ntCCD_L | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0302",
      "title": "BL32 OTF Mode",
      "description": "BL32 OTF Mode\ntCCD_S\ntCCD_S | 1\n | BL32 in BL32 OTF Mode\n16 Clocks\n16 Clocks | 1\nNOTE 1 | DDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only. | \nJEDEC Standard No. 79-5\nPage 123\n4.7.5  Read and Write Command Interval for Optional BL32 Modes\nDDR5 x8 and x16 devices will have different write to write same bank group timings, based on whether \nthe second write requires a read-modify-write (RMW), the Burst Length mode of the device set by MR0: ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0303",
      "title": "CD_L_WR2",
      "description": "CD_L_WR2\nTable 257 — Minimum Write to Write Timings – Different Bank Group\nBL16 in BL32 OTF Mode\nBL32 in BL32 OTF Mode\nBL16 in BL32 OTF Mode\ntCCD_S\ntCCD_S\n1\nBL32 in BL32 OTF Mode\n16 Clocks\n16 Clocks\n1\nNOTE 1\nDDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.\nTable 258 — Minimum Read and Write Command Timings for x4 2H and 4H 3DS - 3200 thru 4800 |  |  |  |  |  | \n |  |  |  | DDR5 \nDDR5 |  | \nLogical | Bank |  | Timing | DDR5 \nDDR5 \nDDR5 | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0304",
      "title": "|  | ",
      "description": "|  | \n |  | tCCD_S_RTW_dlr |  |  | nCK | \n |  |  | Read to Write |  |  | \n |  |  | Minimum |  |  | \n |  | tCCD_S_WTR_dlr |  |  | nCK | \n |  |  | Write to Read |  |  | \nJEDEC Standard No. 79-5\nPage 124\n4.7.6  Read and Write Command Interval for 3DS\nTable 258 — Minimum Read and Write Command Timings for x4 2H and 4H 3DS - 3200 thru 4800\nBank \nGroup\nParameter Name\nTiming \nParameter\ntCCD_L_slr\nMinimum       \nRead to Read\nSee Section 13.3 for timing parameters by speed grade \nfor 3DS\ntCCD_L_WR_slr\nMi",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0305",
      "title": "or differ-",
      "description": "or differ-\nent\ntCCD_S_dlr\nMinimum       \nRead to Read\nnCK\ntCCD_S_dlr\nMinimum        \nWrite to Write\nnCK\ntCCD_S_RTW_dlr\nMinimum       \nRead to Write\nnCK\ntCCD_S_WTR_dlr\nMinimum        \nWrite to Read\nnCK\nTable 259 — Minimum Read and Write Command Timings for x4 2H and 4H 3DS - 5200 thru 6400 |  |  |  |  |  | \nLogical | Bank |  | Timing | DDR5 \nDDR5 \nDDR5 \nDDR5 |  | \n |  | Parameter Name |  |  | Units | Note\nRank | Group |  | Parameter | 5200 3DS\n5600 3DS\n6000 3DS\n6400 3DS |  | \n |  |  | Minimum |  ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0306",
      "title": "Page 125",
      "description": "Page 125\n4.7.6   Read and Write Command Interval for 3DS (Cont’d)\nTable 259 — Minimum Read and Write Command Timings for x4 2H and 4H 3DS - 5200 thru 6400\nBank \nGroup\nParameter Name\nTiming \nParameter\nDDR5 \n6400 3DS\nUnits\nNote\ntCCD_L_slr\nMinimum       \nRead to Read\nSee Section 13.3 for timing parameters by speed \ngrade for 3DS\ntCCD_L_WR_slr\nMinimum        \nWrite to Write\nnCK\ntCCD_L_RTW_slr\nMinimum       \nRead to Write\nnCK\ntCCD_L_WTR_slr\nMinimum        \nWrite to Read\nnCK\ntCCD_S_slr\nMinimum       \n",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0307",
      "title": "or different",
      "description": "or different\ntCCD_S_dlr\nMinimum       \nRead to Read\nnCK\ntCCD_S_dlr\nMinimum        \nWrite to Write\nnCK\ntCCD_S_RTW_dlr\nMinimum       \nRead to Write\nnCK\ntCCD_S_WTR_dlr\nMinimum        \nWrite to Read\nnCK\nTable 260 — Minimum Read and Write Command Timings for x4 8H and 16H 3DS - 3200 thru 4800 |  |  |  |  |  | \n |  |  |  | DDR5 \nDDR5 |  | \nLogical | Bank |  | Timing | DDR5 \nDDR5 \nDDR5 |  | \n |  | Parameter Name |  | 4400 \n4800 | Units | Note\nRank | Group |  | Parameter | 3200 3DS\n3600 3DS\n4000 3DS |  ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0308",
      "title": "ite to Read |  |  | ",
      "description": "ite to Read |  |  | \nJEDEC Standard No. 79-5\nPage 126\n4.7.6   Read and Write Command Interval for 3DS (Cont’d)\nTable 260 — Minimum Read and Write Command Timings for x4 8H and 16H 3DS - 3200 thru 4800\nBank \nGroup\nParameter Name\nTiming \nParameter\ntCCD_L_slr\nMinimum       \nRead to Read\nSee Section 13.3 for timing parameters by speed grade \nfor 3DS\ntCCD_L_WR_slr\nMinimum        \nWrite to Write\nnCK\ntCCD_L_RTW_slr\nMinimum       \nRead to Write\nnCK\ntCCD_L_WTR_slr\nMinimum        \nWrite to Read\nnCK\ntCCD_S",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0309",
      "title": "or differ-",
      "description": "or differ-\nent\ntCCD_S_dlr\nMinimum       \nRead to Read\nnCK\ntCCD_S_dlr\nMinimum        \nWrite to Write\nnCK\ntCCD_S_RTW_dlr\nMinimum       \nRead to Write\nnCK\ntCCD_S_WTR_dlr\nMinimum        \nWrite to Read\nnCK\nTable 261 — Minimum Read and Write Command Timings for x4 8H and 16H 3DS - 5200 thru 6400 |  |  |  |  |  | \nLogical | Bank |  | Timing | DDR5 \nDDR5 \nDDR5 \nDDR5 |  | \n |  | Parameter Name |  |  | Units | Note\nRank | Group |  | Parameter | 5200 3DS\n5600 3DS\n6000 3DS\n6400 3DS |  | \n |  |  | Minimum | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0310",
      "title": "o Write |  |  | ",
      "description": "o Write |  |  | \n |  |  | Minimum |  |  | \n |  | tCCD_S_WTR_dlr |  |  | nCK | \n |  |  | Write to Read |  |  | \nJEDEC Standard No. 79-5\nPage 127\n4.7.6   Read and Write Command Interval for 3DS (Cont’d)\n4.8\nWrite Operation\nThe Write Operation stores data to the DRAM. It is initiated by the Write command during which the \nbeginning column address and bank/group address for the data to be written to the array is provided. The \ndata is provided to the DRAM on the DQ inputs CAS Write Latency (CWL) cyc",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0311",
      "title": "e to Write",
      "description": "e to Write\nnCK\ntCCD_L_RTW_slr\nMinimum       \nRead to Write\nnCK\ntCCD_L_WTR_slr\nMinimum        \nWrite to Read\nnCK\ntCCD_S_slr\nMinimum       \nRead to Read\nnCK\ntCCD_S_slr\nMinimum        \nWrite to Write\nnCK\ntCCD_S_RTW_slr\nMinimum       \nRead to Write\nnCK\ntCCD_S_WTR_slr\nMinimum        \nWrite to Read\nnCK\ndifferent\nsame      \nor different\ntCCD_S_dlr\nMinimum       \nRead to Read\nnCK\ntCCD_S_dlr\nMinimum        \nWrite to Write\nnCK\ntCCD_S_RTW_dlr\nMinimum       \nRead to Write\nnCK\ntCCD_S_WTR_dlr\nMinimum        \n",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0312",
      "title": "timing diagrams, for clarity of illustration, CK and DQS are",
      "description": "timing diagrams, for clarity of illustration, CK and DQS are shown aligned. As well, DQS | \nand DQ are shown center-aligned. Offset between CK and DQS, and between DQS and DQ may be | \nappropriate. | \nappropriate. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nt 0 | t 1 | t 2 | t 3 | t 4 | t a | t a+1 | t a+2 | t a+3 | t a+4 | t a+5 | t a+6 | t a+7 | t a+8 | t a+9 | t a+10 | t b | t b+1\nt b+2 | tb+3 | tb+4 | tb+5 | tb+6 | tb+7 | tb+8 | tb+9 | tb+10 | tb+11 | tb+",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-0313",
      "title": "|  |  |  |  |  |  |  |  | ",
      "description": "|  |  |  |  |  |  |  |  | \nDQ[15:0] |  |  |  |  |  |  |  |  |  |  |  |  |  | D0\nD1 | D2\nD13 | D14 D15 |  |  |  |  |  |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 128\n4.8.1   Write Data Mask (Cont’d)\nThe WR_partial = Low as part of the write command must be used in conjunction with the DM_n data. \nThe WR_partial = Low is to help DRAM start an internal read for 'read modify write' during masked \nwrites. If WR_partial = High during write, then the mask data on DM_n must be high. If DM is disabled",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0314",
      "title": "DES DES",
      "description": "DES DES\nDES\nDES\nDES\nWR_P,\nCA,BL,\nAP\nBA,BG\nt0\nt2\nt1\nt3\nt4\nta\nta+1\nta+2\nta+3\nta+4\nta+6 ta+7\nta+8\nta+9\nta+10\nta+16\ntb+1\ntb+4\ntb+5\nta+5\ntb+6\nta+11 ta+12 ta+13 ta+14\ntb+2\ntb+3\nta+15\ntb\nWR_P\nCA,\nBL,AP\nBA,BG\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0315",
      "title": "+8",
      "description": "+8\nta+9\nta+10\nta+16\ntb+1\ntb+4\ntb+5\nta+5\ntb+6\nta+11 ta+12 ta+13 ta+14\ntb+2\ntb+3\nta+15\ntb\nWR_P\nCA,\nBL,AP\nBA,BG\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nt 0 | t 1 | t 2 | t 3 | t a | t a+1 | t a+2 | t a+3 | t a+4 | t a+5 | t a+6 | t a+7 | t a+8 | t a+9 | t a+10 | t a+11 | t a+12 | t a+13 | t a+14 | ta+15 | ta+16 | ta+17 | ta+18 | ta+19 | tb | tb+1 | tb+2 | tb+3\nCK_t, |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nC",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        },
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-0316",
      "title": "|  |  |  |  |  |  |  |  | tWPST |  |  |  |  |  |  |  |  |  |",
      "description": "|  |  |  |  |  |  |  |  | tWPST |  |  |  |  |  |  |  |  |  |  |  |  | \nDQ |  |  |  |  |  | D0\nD1 | D2\nD3 | D4\nD5 | D6\nD7 | D8\nD9 | D10\nD11 | D12\nD13 | D14\nD15 |  |  |  |  |  |  |  |  |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 129\n4.8.2   Write Burst Operation (Cont’d)\nNOTE 1\nBC=8 or BL=16, Preamble = 2tCK - 0010 pattern, Postamble = 1.5tCK\nNOTE 2\nDES commands are shown for ease of illustration; other commands may be valid at these times.\nNOTE 3\nThe write recovery time (tWR) is referenced fro",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WR"
        },
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-0317",
      "title": "DES",
      "description": "DES\nDES\nDES\nD3\n D2\nD5\n D4\nD1\n D0\nD7\n D6\n D10 D11\n D12 D13\nD9\n D8\n D14 D15\nDQ\nta+5\nta+6\nta+7 ta+8\nta+9\nta+10\nD3\n D2\nD5\n D4\nD1\n D0\nD7\n D6\nDES\nDES\nDES DES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\n | T0 |  | T1 | T17 |  | T18 |  | T19 |  | T20 | T21 | Ta | Ta+1 | Tb | Tb+1 | Tb+2\nCK_t |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nCK_c |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nCA3 |  | WRITE |  | DES |  | DES |  | DES |  | DES | DES | DES | DES | DES | DES | DES\n |  |  |  |  | CWL = CL",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-0318",
      "title": "|  | ",
      "description": "|  | \nDQ2 |  |  |  |  |  |  |  |  |  |  |  | DIN | DIN | DIN | DIN\nDIN | \n |  |  |  |  |  |  |  |  |  |  |  | n | n + 2 | n + 12 | n + 14 | n + 15\nDM_n2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \n | DM_n2\n | Time Break\nTransitioning Data\nDon’t Care\nNOTE 1 | BL=16, Preamble=2CK - 0010 pattern, Postamble=1.5CK,\nNOTE 2 | DES commands are shown for ease of illustration, other commands may be valid at these times.\nNOTE 3 | tDQSS must be met at each rising clock edge.\nNOTE 4 | Figure assumes DRAM",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-0319",
      "title": "DES",
      "description": "DES\nDES\nDES\nDES\nDES\ntWPST\ntDQSS,min\ntDQoffset,min\nDIN\nn\nDIN\nn + 2\nDIN\nn + 3\nDQ2\nDIN\nn + 14\nDIN\nn + 15\nDIN\nn\nDIN\nn + 2\nDIN\nn + 12\nDIN\nn + 14\nDIN\nn + 15\nDIN\nn\nDIN\nn + 11\nDIN\nn + 12\nDIN\nn + 14\nDIN\nn + 15\n |  | Page 131\n4.8.4 | Write Burst Operation for Optional BL32 Mode | \nThe following write timing diagrams cover write timings for fixed BL32, BL32 in BL32 OTF mode and |  | \nBL16 in BL32 OTF mode for x4 devices only. |  | \nIn these write timing diagrams, for clarity of illustration, CK and DQS are",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0320",
      "title": "second half of the transfer of BL32. If non-target ODT is ne",
      "description": "second half of the transfer of BL32. If non-target ODT is needed |  | \nin the system then a dummy ODT command must be issued to the non-target rank for second half of the |  | \ntransfer of BL32 |  | \ntransfer of BL32 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \n | t 0\nt 1\nt 2\nt 3\nt 4 | t 5\nt 6\nt 7\nt 8\nt 9\nt 10 | t a\nt a+1 | t a+2 |  | t a+3 |  | t a+4 |  | t a+5 |  | t a+6 |  | t a+7 |  | ta+8 |  | ta+9 |  | ta+10 |  | ta+11 |  | ta+",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-0321",
      "title": "PST",
      "description": "PST\nDQ |  |  |  | D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | D8 | D9 | D10 | D11 | D12 | D13 | D14 | D15 | D16 | D17 | D18 | D19 | D20 | D21 | D22 | D23 | D24 | D25 | D26 | D27 | D28 | D29 | D30 | D31 | \n | tWPRE | tWPST\nDQ | D8\nD9\n D14\n D0\nD1\n D10\nD11\n D12\nD13\n D24\nD25\n D2\nD3\n D4\nD5\n D6\nD7\n D16\nD17\n D26\nD27\n D28\nD29\n D30\nD31\n D22\nD23\nD15\n D18\nD19\n D20\nD21 | \nNOTE 1 | BL=32, 2tCK Preamble, 1.5tCK Postamble | \nNOTE 2 | DES commands are shown for ease of illustration; other commands may be valid at t",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WR"
        }
      ]
    },
    {
      "id": "REQ-0322",
      "title": "is required for second half of the transfer of BL32. If non-",
      "description": "is required for second half of the transfer of BL32. If non-target ODT is needed \nin the system then a dummy ODT command must be issued to the non-target rank for second half of the \ntransfer of BL32\nNOTE 1\nBL=32, 2tCK Preamble, 1.5tCK Postamble\nNOTE 2\nDES commands are shown for ease of illustration; other commands may be valid at these times.\nNOTE 3\nA dummy WR command is required for the second half of the transfer with a delay of 8 clocks from the first WR command.\nNOTE 4\nThe figure also shows",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WR"
        },
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-0323",
      "title": "ta+4",
      "description": "ta+4\nta+10\nta+12\nta+15 ta+16\nta+17\nta+5 ta+6\nta+7\nta+8\nta+14\nta+9\nta+11\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nt9\nt10\nta\nta+1\nta+2\nta+3\nDES\nDES\nDES DES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\n4.8.4   Write Burst Operation for Optional BL32 Mode (Cont’d) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nt 0 | t 1 | t 2 | t 3 | t 4 | t 5 | t 6 | t 7 | t 8 | t 9 | t 10 | t a | t a+1 | t a+2 | t a+3 | t a+4 | t a+5 | t a+6 | t a+7 | ta+8 | ta+9 | ta+10 |",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-0324",
      "title": "bank groups. ",
      "description": "bank groups. \nNOTE 2\nDDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices only.\nFigure 48 — Write to Write to Different Bank Group for BL16 in BL32 OTF\nNOTE 1\nFigure shows back to back BL16 writes to same bank group using a timing of tCCD_L_WR. \nNOTE 2\nBack to Back BL32 writes to same bank group shall have a minimum separation of 16 clocks.\nNOTE 3\nDDR5 DRAM supports an optional fixed BL32 mode and optional BL32 OTF (On the fly) mode for x4 devices",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-0325",
      "title": "ta+4",
      "description": "ta+4\nta+10\nta+12\nta+15 ta+16\nta+17\nta+5 ta+6\nta+7\nta+8\nta+14\nta+9\nta+11\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nt9\nt10\nta\nta+1\nta+2\nta+3\nDES\nDES\nDES DES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\n | JEDEC Standard No. 79-5\n | Page 133\n4.8.5 | Same Bank Group Write to Write Timings\nDDR5 devices will have separate same bank group write timings, based on whether the second write | \nrequires an RMW (Read-Modify-Write) access or JW (Just-Write) access. In JW access, DDR5 updates all | \n128 bits ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0326",
      "title": "| Write command is issued with BL=L in CA5.",
      "description": "| Write command is issued with BL=L in CA5.\nNOTE 3 | In Optional BL32 case, this timing table affects to the 1st Write command only, not the dummy Write command.\nNOTE 4 | There is no BC8 to BL32 case.\nJEDEC Standard No. 79-5\nPage 133\n4.8.5  Same Bank Group Write to Write Timings\nDDR5 devices will have separate same bank group write timings, based on whether the second write \nrequires an RMW (Read-Modify-Write) access or JW (Just-Write) access. In JW access, DDR5 updates all \n128 bits of data on ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0327",
      "title": "mand.",
      "description": "mand.\nNOTE 4\nThere is no BL32 to BC8 case.\nTable 264 — Same Bank-Group Write Access to JW Access Timings\nBL16\ntCCD_L_WR2\ntCCD_L_WR2\n1,2,3\nBC8\ntCCD_L_WR2\n—\n1,2,3,4\nOptional BL32\n—\n8nCK+tCCD_L_WR2\n1,2,3\nNOTE 1\nBC8 refers to BC8 OTF mode enabled by MR0 OP[1:0]=01B, where Write command is issued with BL=L in CA5.\nNOTE 2\nOptional BL32 refers to BL32 fixed mode enabled by MR0 OP[1:0]=10B or BL32 OTF mode enabled by MR0 OP[1:]=11B, where \nWrite command is issued with BL=L in CA5. \nNOTE 3\nIn Optional BL",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0328",
      "title": "ere ",
      "description": "ere \nWrite command is issued with BL=L in CA5. \nNOTE 3\nIn Optional BL32 case, this timing table affects to the 1st Write command only, not the dummy Write command.\nNOTE 4\nThere is no BC8 to BL32 case.\nJEDEC Standard No. 79-5 | \nPage 134 | \n4.8.7   Write Timing Violations | \n4.8.7.1   Motivation | \nGenerally, if Write timing parameters are violated, a complete reset/initialization procedure has to be | \ninitiated to make sure that the DRAM works properly. However, it is desirable, for certain vio",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-0329",
      "title": "read data, however the DRAM will work properly | ",
      "description": "read data, however the DRAM will work properly | \notherwise with the following constraints: | \n1 | Both Write CRC and data burst OTF are disabled; timing specifications other than tWPRE, tWPST, tDQSS,\n(tDQSS, tDQSoffset) be violated for any of the strobe edges associated with a Write burst, then wrong data | \nmight be written to the memory location addressed with the offending WRITE command. Subsequent | \nreads from that location might result in unpredictable read data, however the DRAM will wor",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        },
        {
          "name": "WR"
        }
      ]
    },
    {
      "id": "REQ-0330",
      "title": "ment or missing",
      "description": "ment or missing\n | strobe edges, errors may occur. These errors will propagate indefinitely until the DRAM is put into an idle state,\n | i.e., all banks are in the precharged state with tRP satisfied.\nJEDEC Standard No. 79-5\nPage 134\n4.8.7   Write Timing Violations\n4.8.7.1   Motivation\nGenerally, if Write timing parameters are violated, a complete reset/initialization procedure has to be \ninitiated to make sure that the DRAM works properly. However, it is desirable, for certain violations as \nsp",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-0331",
      "title": "0.5,Tn+1,...,Tn+8.5",
      "description": "0.5,Tn+1,...,Tn+8.5\nSubsequent reads from that location might results in unpredictable read data, however the DRAM will \nwork properly otherwise.\n4.8.7.3   Strobe and Strobe to Clock Timing Violations\nShould the strobe timing requirements (tWPRE, tWPST) or the strobe to clock timing requirements \n(tDQSS, tDQSoffset) be violated for any of the strobe edges associated with a Write burst, then wrong data \nmight be written to the memory location addressed with the offending WRITE command. Subsequent",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-0332",
      "title": "addressed with the offending WRITE command. Subsequent ",
      "description": "addressed with the offending WRITE command. Subsequent \nreads from that location might result in unpredictable read data, however the DRAM will work properly \notherwise with the following constraints:\n1\nBoth Write CRC and data burst OTF are disabled; timing specifications other than tWPRE, tWPST, tDQSS, \ntDQSoffset are not violated.\n2\nThe offending write strobe (and preamble) arrive no earlier or later than six DQS transition edges from the Write-\nLatency position.\n3\nA Read command following an ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        },
        {
          "name": "WR"
        }
      ]
    },
    {
      "id": "REQ-0333",
      "title": "lignment or missing ",
      "description": "lignment or missing \nstrobe edges, errors may occur. These errors will propagate indefinitely until the DRAM is put into an idle state, \ni.e., all banks are in the precharged state with tRP satisfied.\n |  | JEDEC Standard No. 79-5\n |  | Page 135\n4.8.8   Write Enable Timings |  | \nThe following specifies the relationship between the write enable timing window tWPRE_EN_ntck and |  | \nthe DRAM related DQS to CK drift window tDQSD as well as the system related DQS to CK drift window |  | \ntDQSS arou",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0334",
      "title": "_ntck >= |tDQSSmin|+tDQSSmax+|tDQSDmin|+tDQSDmax",
      "description": "_ntck >= |tDQSSmin|+tDQSSmax+|tDQSDmin|+tDQSDmax\nFigure 52 — tDQSS: DRAM External CLK-to-DQS Variation\nFigure 53 — tDQSD: DRAM Internal CLK-to-DQS Variation\nt-1\nt-2\nt-3\nt-4\nt2\nt3\nt-1\nt-2\nt-3\nt-4\nt2\nt3\n | Table 266 — Write Enable Timing Parameters DDR5 3200 to 4800 |  |  |  | \n |  | Speed Bins x4 & x8 | Speed Bins x16 |  | \n |  | DDR5 3200-4800 | DDR5 3200-4800 |  | \nParameter | Symbol |  |  | Unit | Notes\n |  | Min\nMax | Min\nMax |  | \n2-tck Write pre-amble enable | tWPRE_EN_ |  |  |  | \n |  | 1.",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0335",
      "title": "|  |  |  |  | ",
      "description": "|  |  |  |  | \n | tDQSS | tWPRE_EN\ntWPRE_EN | tWPRE_EN\ntWPRE_EN | tCK | 1\nrising DQS_t pre-amble edge |  |  |  |  | \n |  | _ntCK\n_ntCK | _ntCK\n_ntCK |  | \nrelative to CWL CK_t-CK_c edge |  |  |  |  | \n | Table 268 — Write Enable Timing Parameters DDR5 5200 to 6400 |  |  |  | \n |  | Speed Bins x4 & x8 | Speed Bins x16 |  | \nParameter | Symbol | DDR5 5200-6400 | DDR5 5200-6400 | Unit | Notes\n |  | Min\nMax | Min\nMax |  | \n2-tck Write pre-amble enable | tWPRE_EN_2t |  |  |  | \n |  | 1.5\n- | 1.5\n- | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0336",
      "title": "te pre-amble enable ",
      "description": "te pre-amble enable \nwindow\ntWPRE_EN_\n2tck\n1.5\n-\n1.5\n-\ntCK\n2\n3-tck Write pre-amble enable \nwindow\ntWPRE_EN_\n3tck\n2.5\n-\n2.5\n-\ntCK\n2\n4-tck Write pre-amble enable \nwindow\ntWPRE_EN_\n4tck\n2.5\n-\n2.5\n-\ntCK\n2\nFinal trained value of host DQS_t-\nDQS_c timing relative to CWL \nCK_t-CK_c edge\ntDQSoffset\n-0.5\n0.5\n-0.5\n0.5\ntCK\n3\nDRAM voltage/temperature drift \nwindow of first rising DQS_t pre-\namble edge relative to CWL CK_t-\nCK_c edge\ntDQSD\n-0.25*\ntWPRE_EN\n_ntCK\n0.25*\ntWPRE_EN\n_ntCK\n-0.25*\ntWPRE_EN\n_ntCK\n0.25",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0337",
      "title": "oltage/",
      "description": "oltage/\ntemperature drift window of first \nrising DQS_t pre-amble edge \nrelative to CWL CK_t-CK_c edge\ntDQSS\n-0.25*\ntWPRE_EN_\nntCK\n0.25*\ntWPRE_EN_\nntCK\n-0.25*\ntWPRE_EN_\nntCK\n0.25*\ntWPRE_EN_\nntCK\ntCK\n1\nNOTE 1\nMeasured relative to the write leveling feedback, after write leveling training has been completed.\nNOTE 2\nIncludes min DQS and CK timing terms TBD.\nNOTE 3\nWhen measuring the tDQSoffset, tWLS/H are reflected in the tDQSoffset result.\n | Table 269 — Write Enable Timing Parameters DDR5 6800 to",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0338",
      "title": "RE_EN | tWPRE_EN",
      "description": "RE_EN | tWPRE_EN\ntWPRE_EN | tCK | 1\nrising DQS_t pre-amble edge | tDQSS |  |  |  | \n |  | _ntCK\n_ntCK | _ntCK\n_ntCK |  | \nrelative to CWL CK_t-CK_c edge |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 137\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n4.8.8   Write Enable Timings (Cont’d)\nTable 269 — Write Enable Timing P",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0339",
      "title": "*",
      "description": "*\ntWPRE_EN\n_ntCK\n0.TBD*\ntWPRE_EN\n_ntCK\ntCK\n1\nNOTE 1\nMeasured relative to the write leveling feedback, after write leveling training has been completed.\nNOTE 2\nIncludes min DQS and CK timing terms TBD.\nJEDEC Standard No. 79-5 | \nPage 138 | \n4.9 | Self Refresh Operation\nThe Self-Refresh command can be used to retain data in the DDR5 SDRAM, even if the rest of the system | \nis powered down. When in the Self-Refresh mode, the DDR5 SDRAM retains data without external | \nclocking. The DDR5 SDRAM devic",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "SRE"
        },
        {
          "name": "NOP"
        }
      ]
    },
    {
      "id": "REQ-0340",
      "title": "ASRX prior to CS_n transitioning high, the | ",
      "description": "ASRX prior to CS_n transitioning high, the | \nCA bus must be driven high. Once tCSH_SRExit is satisfied, three NOP commands must be issued, | \notherwise the DRAM could be put into an unknown state. | \nJEDEC Standard No. 79-5\nPage 138\n4.9\nSelf Refresh Operation\nThe Self-Refresh command can be used to retain data in the DDR5 SDRAM, even if the rest of the system \nis powered down. When in the Self-Refresh mode, the DDR5 SDRAM retains data without external \nclocking. The DDR5 SDRAM device has a buil",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "NOP"
        },
        {
          "name": "SRE"
        }
      ]
    },
    {
      "id": "REQ-0341",
      "title": "a defined pulse width tCSH_SRexit, followed by three or more",
      "description": "a defined pulse width tCSH_SRexit, followed by three or more \nNOP commands (tCSL_SRexit) to ensure DRAM stability in recognizing the exit. This is described in the \nfollowing sections in more detail.\nBefore issuing the Self-Refresh-Entry command, the DDR5 SDRAM must be idle with all bank precharge \nstate with tRP satisfied. ‘Idle state’ is defined as all banks are closed (tRP, etc. satisfied), no data bursts are \nin progress, and all timings from previous operations are satisfied (tMRD, tRFC, et",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "NOP"
        }
      ]
    },
    {
      "id": "REQ-0342",
      "title": "e if previously applied. During normal operation (DLL on) th",
      "description": "e if previously applied. During normal operation (DLL on) the DLL is \nautomatically disabled upon entering Self-Refresh and is automatically enabled (including a DLL-Reset) \nupon exiting Self-Refresh.\nWhen the DDR5 SDRAM has entered Self-Refresh mode, all of the external control signals, except CS_n \nand RESET_n, are “don’t care.” For proper Self-Refresh operation, all power supply and reference pins \n(VDD, VDDQ, VSS, VSSQ and VPP) must be at valid levels. DRAM internal VrefDQ and/or VrefCA \ngen",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0343",
      "title": "al clock frequency or halt the ",
      "description": "al clock frequency or halt the \nexternal clock tCKLCS after Self-Refresh entry is registered, however, the clock must be restarted and \nstable tCKSRX before the device can exit Self-Refresh operation.\nThe procedure for exiting Self-Refresh requires a sequence of events. Since the DRAM will switch to a \nCMOS based driver to save power, the DRAM will trigger Self-Refresh exit upon seeing the CS_n \ntransition from low to high and stay high for tCSH_SRExit. tCASRX prior to CS_n transitioning high, t",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "NOP"
        }
      ]
    },
    {
      "id": "REQ-0344",
      "title": "xit. tCASRX prior to CS_n transitioning high, the ",
      "description": "xit. tCASRX prior to CS_n transitioning high, the \nCA bus must be driven high. Once tCSH_SRExit is satisfied, three NOP commands must be issued, \notherwise the DRAM could be put into an unknown state.\n | t 0 | t 1\nt 2\nt 3\nt 4 | t 5 | t a | t a+1 | t a+2 | t a+3\nt a+4\nt a+5\nt b | t b+1 | t b+2 | t b+3 | t b+4\nt c\nt c+1\nt c+2 | tc+3 | td | td+1 | td+2 | td+3 | td+4 | te | te+1 | te+2 | te+3\nCK_t, |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nCK_c |  |  |  |  |  |  |  |  |  |  |  |",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "NOP"
        },
        {
          "name": "SRE"
        }
      ]
    },
    {
      "id": "REQ-0345",
      "title": "MR ODT STATE |  |  | trans |  | CK RTT_OFF |  |  | trans | M",
      "description": "MR ODT STATE |  |  | trans |  | CK RTT_OFF |  |  | trans | MR ODT STATE |  |  |  |  |  |  |  |  |  | \n |  |  |  | Enter Self Refresh |  |  |  |  |  |  |  |  |  | Exit Self Refresh |  |  |  |  |  |  | \n | \nCK ODT | trans\ntrans\nCK RTT_OFF\nMR ODT STATE\nMR ODT STATE\n | Enter Self Refresh\nExit Self Refresh\nNOTE 1 While in 2N mode, tCSL_SRexit will not be statically held low (as shown in the figure), as it will pulse for each 2 cycle period. Refer to | \n | Section 4.9.1 for more details.\nNOTE 2 | Both",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "NOP"
        },
        {
          "name": "ACT"
        },
        {
          "name": "MPC"
        },
        {
          "name": "MRW"
        },
        {
          "name": "PDE"
        },
        {
          "name": "PDX"
        },
        {
          "name": "PRE"
        },
        {
          "name": "REF"
        },
        {
          "name": "RFM"
        },
        {
          "name": "SRE"
        }
      ]
    },
    {
      "id": "REQ-0346",
      "title": "nds may be required to compensate for the voltage and temper",
      "description": "nds may be required to compensate for the voltage and temperature drift as described in “ZQ \nCalibration Commands.” To issue ZQ calibration commands, applicable timing requirements must be \nsatisfied.\nUpon exiting Self Refresh, one additional refresh shall be issued in addition to refreshes normally \nscheduled. This refresh counts toward the maximum number of refreshes which may be postponed. The \nextra refresh consists of a single REFab command or n * REFsb, where n is the number of banks in a ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ZQ"
        },
        {
          "name": "REFab"
        },
        {
          "name": "REFsb"
        },
        {
          "name": "NOP"
        }
      ]
    },
    {
      "id": "REQ-0347",
      "title": "ntain Self Refresh",
      "description": "ntain Self Refresh\nDRAM to transition to\nCMOS based receiver\nEnter Self Refresh\nExit Self Refresh\nFirst cycle of 2-cycle valid\ncommand not requiring DLL\nCS RTT_OFF\nMR ODT STATE\ntCSL_SRexit\ntCSH_SRexit\nNOP\nCA Bus Held High\n | Table 270 — Self-Refresh Timing Parameters |  |  |  | \nParameter | Symbol | Min | Max | Unit | Note\nCommand pass disable delay | tCPDED | max(5ns, 8nCK) | - | ns | \nSelf-Refresh CS_n low Pulse width | tCSL | 10 | - | ns | \nSelf-Refresh exit CS_n High Pulse |  |  |  |  | \n | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "NOP"
        },
        {
          "name": "SRX"
        },
        {
          "name": "SRE"
        }
      ]
    },
    {
      "id": "REQ-0348",
      "title": "1-Cycle Exit Command",
      "description": "1-Cycle Exit Command\nTable 270 — Self-Refresh Timing Parameters\nParameter\nSymbol\nMin\nMax\nUnit\nNote\nCommand pass disable delay\ntCPDED\nmax(5ns, 8nCK)\n-\nns\nSelf-Refresh CS_n low Pulse width\ntCSL\n10\n-\nns\nSelf-Refresh exit CS_n High Pulse \nwidth\ntCSH_SRexit\n13\n30\nns\nSelf-Refresh exit CS_n Low Pulse width\ntCSL_SRexit\n3nCK\n30ns\n1\nValid Clock Requirement before SRX\ntCKSRX\nmax(3.5ns, 8tCK)\n-\nns\nValid Clock Requirement after SRE\ntCKLCS\ntCPDED + 1nCK\n-\nnCK\nSelf-Refresh exit CS_n high\ntCASRX\n0\nns\nExit Self-",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "SRX"
        },
        {
          "name": "SRE"
        },
        {
          "name": "NOP"
        }
      ]
    },
    {
      "id": "REQ-0349",
      "title": "Self Refresh, with or",
      "description": "Self Refresh, with or\nwithout VREF and/or ODT changes. Pulsing CS_n during tCSL_SRexit is not required for Self Refresh\nexit (e.g., CS_n may optionally be held low for the full tCSL_SRexit duration).\n | t 0 | t 1 | t 2 | t 3 | t 4 | t 5 | t a\nt a+1\nt a+2 | t a+3 | t a+4 | t a+5 | t b | t b+1 | t b+2 | t b+3 | t b+4\nt c\nt c+1\nt c+2 | t c+3\nt c+4 | tc+5 | td\ntd+1\ntd+2 | td+3 | td+4 | te | te+1 | te+2 | te+3\nCK_t, |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nCK_c |  |  | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "NOP"
        },
        {
          "name": "SRE"
        }
      ]
    },
    {
      "id": "REQ-0350",
      "title": "|  | ",
      "description": "|  | \n |  |  | MR ODT STATE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \n |  |  |  |  |  |  | Enter Self Refresh |  |  |  |  |  |  |  |  |  |  | Exit Self Refresh |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 141\n4.9.1   Self Refresh in 2N Mode\nFigure 56 shows details for Self Refresh entry/exit in 2N Mode. Only SRX, with a pulsing CS_n (NOP-\nDES-NOP-DES-NOP) during tCSL_SRexit, to a 1-cycle command is shown, but behavior is similar for \nSRX to a 2-cycle command. Behavior is s",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "SRX"
        },
        {
          "name": "NOP"
        }
      ]
    },
    {
      "id": "REQ-0351",
      "title": "Refresh",
      "description": "Refresh\nExit Self Refresh\nFirst Valid 1-cycle\nCommand not requiring DLL\nCS RTT_OFF\nMR ODT STATE\nDES\nDES\nDES/\nNOP\nNOP\ntCSL_SRexit\ntCSH_SRexit\nOptional\nCS Toggle\nOptional\nCS Toggle\nNOP\nCA Bus Held High\nJEDEC Standard No. 79-5 | \nPage 142 | \n4.10 | Power Down Mode\nDDR5’s power down mode is new to the DDR family, as it no longer has a CKE pin to control entry and | \nexit. Instead, the PDE/PDX move to command based, triggered by the CS_n. Once in PD mode, the CS_n | \nacts effectively like the histori",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "NOP"
        },
        {
          "name": "PDE"
        },
        {
          "name": "PDX"
        },
        {
          "name": "MRR"
        },
        {
          "name": "RD"
        },
        {
          "name": "WR"
        }
      ]
    },
    {
      "id": "REQ-0352",
      "title": "valid for NT termination commands also, as the DRAM will be ",
      "description": "valid for NT termination commands also, as the DRAM will be transitioning | \nto decoding all bits. It is only the time between tCPDED completion and tXP that CA13:5, 3:2, & 0 need | \nnot be valid. | \nJEDEC Standard No. 79-5\nPage 142\n4.10\nPower Down Mode\nDDR5’s power down mode is new to the DDR family, as it no longer has a CKE pin to control entry and \nexit. Instead, the PDE/PDX move to command based, triggered by the CS_n. Once in PD mode, the CS_n \nacts effectively like the historic CKE pin, w",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PDE"
        },
        {
          "name": "PDX"
        }
      ]
    },
    {
      "id": "REQ-0353",
      "title": "r any in-progress commands are completed, the device ",
      "description": "r any in-progress commands are completed, the device \nwill be in precharge Power-Down mode; if any bank is open after in-progress commands are completed, \nthe device will be in active Power-Down mode.\nEntering power-down deactivates the input and output buffers, excluding CK_t, CK_c, CS_n, RESET_n. If \nCA11=L during the PDE command, CA1 and CA4 will also be excluded, allowing the appropriate NT \nODT command to be passed through and decoded by the non-target SDRAM while the target SDRAM \nremains ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PDE"
        },
        {
          "name": "PDX"
        },
        {
          "name": "MRR"
        },
        {
          "name": "RD"
        },
        {
          "name": "WR"
        }
      ]
    },
    {
      "id": "REQ-0354",
      "title": "must be valid for NT termination commands also, as the DRAM ",
      "description": "must be valid for NT termination commands also, as the DRAM will be transitioning \nto decoding all bits. It is only the time between tCPDED completion and tXP that CA13:5, 3:2, & 0 need \nnot be valid.\nt 0 | t 1 | t 2 | t 3 | t 4 | t a | t a+1 | t a+2 | t a+3 | t a+4\nt a+5\nt a+6\nt b | t b+1 | t b+2 | t b+3 | t b+4 | t b+5 | t b+6\nt b+7 | tc | tc+1\ntc+2\ntc+3\ntc+4 | td | td+1 | td+2 | td+3 | td+4\nCK_t, |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nCK_c |  |  |  |  |  |  |  |  | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PDE"
        },
        {
          "name": "PDX"
        },
        {
          "name": "NOP"
        }
      ]
    },
    {
      "id": "REQ-0355",
      "title": "e DRAM will be out of PD mode and into reset state). Power-d",
      "description": "e DRAM will be out of PD mode and into reset state). Power-down duration is\nlimited by 5 x tREFI1 of the device.\nTable 271 — Power-Down Entry Definitions\nStatus of DRAM\nDLL\nPD Exit\nRelevant Parameters\nActive\n(A bank or more Open)\nOn\nFast\ntXP to any valid command\nPrecharged\n(All banks Precharged)\nOn\nFast\ntXP to any valid command.\nt0\nt2\nt1\nt3\nt4\nta\nta+1\nta+2\nta+3\nta+4\nta+6 tb\ntb+1\ntb+2\ntb+3\ntc+2\ntc+4\ntd+2\ntd+3\nta+5\ntd+4\ntb+4 tb+5\ntb+6\ntc\ntd\ntd+1\nDES DES\nDES\nDES DES\nDES\nDES\nDES\nDES\nDES\nDES DES\nDES\n",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0356",
      "title": "td+3",
      "description": "td+3\nta+5\ntd+4\ntb+4 tb+5\ntb+6\ntc\ntd\ntd+1\nDES DES\nDES\nDES DES\nDES\nDES\nDES\nDES\nDES\nDES DES\nDES\nDES\nDES\nEnter Power Down\nExit Power Down\nCS used to trigger exit of PD\nFirst cycle of 2-cycle\nvalid command\n | Table 272 — Power Down Timing Parameters |  |  |  | \nParameter | Symbol | Min | Max | Unit | Note\nCommand pass disable delay | tCPDED | max(5ns, 8nCK) | - | ns | \nMinimum Power Down Time | tPD | max(7.5ns, 8nCK) | - | ns | \nExit Power Down to next valid com- |  |  |  |  | \n | tXP | max(7.5ns, 8n",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "RD"
        },
        {
          "name": "WR"
        },
        {
          "name": "REFab"
        },
        {
          "name": "REFsb"
        },
        {
          "name": "MRR"
        },
        {
          "name": "MRW"
        },
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0357",
      "title": "elay |  | nCK | 5",
      "description": "elay |  | nCK | 5\nDown Entry command |  |  |  |  | \nNOTE 1 | Powerdown command can be sent while operations such as row activation, precharge, auto-precharge or refresh are in progress but |  |  |  | \n |  | Table 273 — Valid Command During Power Down with ODT Enabled | \nCA1 | CA4 | Command | Operation of DRAM in Power Down\nL | L | Write | DRAM will enable ODT_WR_NOM\nL | H | Read | DRAM will enable ODT_RD_NOM\nH | L | Illegal | Illegal. CS_n will NOT be asserted to a powered down DRAM with this co",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PDX"
        },
        {
          "name": "NOP"
        },
        {
          "name": "MRR"
        },
        {
          "name": "ACT"
        },
        {
          "name": "RD"
        },
        {
          "name": "WR"
        },
        {
          "name": "REFab"
        },
        {
          "name": "REFsb"
        },
        {
          "name": "MRW"
        },
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0358",
      "title": "o Power ",
      "description": "o Power \nDown Entry command\ntMRRPDEN\nRL+8+1\nnCK\n4\nTiming of MRW command to Power \nDown Entry command\ntMRWPDEN\ntMRD(min)\nnCK\nTiming of MPC command to Power \nDown Entry command\ntMPCPDEN\ntMPC_delay\nnCK\n5\nNOTE 1\n Powerdown command can be sent while operations such as row activation, precharge, auto-precharge or refresh are in progress but \nIDD spec will not be applied until the operations are finished. \nNOTE 2\ntWR is defined in ns, for calculation of tWRPDEN it is necessary to round up tWR/tCK.\nNOTE",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRW"
        },
        {
          "name": "MPC"
        },
        {
          "name": "WR"
        },
        {
          "name": "RD"
        },
        {
          "name": "MRR"
        },
        {
          "name": "PDE"
        },
        {
          "name": "PDX"
        },
        {
          "name": "NOP"
        }
      ]
    },
    {
      "id": "REQ-0359",
      "title": "NOT be asserted to a powered down DRAM with this combination",
      "description": "NOT be asserted to a powered down DRAM with this combination\nH\nH\nPDX(NOP)\nExit Power Down\nNOTE\nMRR NT ODT commands during Power Down are not supported with Burst on the fly (OTF) modes in MR0:OP[1:0].\n | JEDEC Standard No. 79-5\n | Page 145\n4.11\nInput Clock Frequency Change | \nOnce the DDR5 SDRAM is initialized, the DDR5 SDRAM requires the clock to be “stable” during almost | \nall states of normal operation. This means that, once the clock frequency has been set and is to be in the | \n“stable sta",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PDX"
        },
        {
          "name": "NOP"
        },
        {
          "name": "MRR"
        },
        {
          "name": "SRE"
        }
      ]
    },
    {
      "id": "REQ-0360",
      "title": "specified for the particular speed grade. | ",
      "description": "specified for the particular speed grade. | \n4.11.1   Frequency Change Steps | \nThe following steps must be taken: | \n1\nPrior to SRE command, there are several modes that must or can be configured: | \n4.11.1   Frequency Change Steps | \nThe following steps must be taken: | \n1 | Prior to SRE command, there are several modes that must or can be configured:\n | a\nThe host MUST program tCCD_L/tDLLK via MR13:OP[3:0] to the desired target frequency. During this\n | stage, the values are set but not enabl",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "SRE"
        }
      ]
    },
    {
      "id": "REQ-0361",
      "title": "rior to entering Self-Refresh w/ Frequency Change mode, the ",
      "description": "rior to entering Self-Refresh w/ Frequency Change mode, the host must program tCCD_L/tDLLK via \nMR13:OP[3:0] to the desired target frequency and configure VREFCA, RTT_CK, RTT_CS and RTT_CA \nif needed.\nOnce the DDR5 SDRAM has been successfully placed into Self-Refresh w/Frequency Change mode and \ntCKLCS has been satisfied, the state of the clock becomes a don’t care. Once a don’t care, changing the \nclock frequency is permissible, provided the new clock frequency is stable prior to tCKSRX. During",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0362",
      "title": "ck frequency is allowed to change only within the minimum an",
      "description": "ck frequency is allowed to change only within the minimum and maximum \noperating frequency specified for the particular speed grade.\n4.11.1   Frequency Change Steps \nThe following steps must be taken:\n1\nPrior to SRE command, there are several modes that must or can be configured:\na\nThe host MUST program tCCD_L/tDLLK via MR13:OP[3:0] to the desired target frequency. During this \nstage, the values are set but not enabled.\nb\nThe host can configure the appropriate CS/CA/CK ODT settings via Mode Regi",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "SRE"
        },
        {
          "name": "ACT"
        },
        {
          "name": "MPC"
        },
        {
          "name": "MRW"
        },
        {
          "name": "PDE"
        },
        {
          "name": "PDX"
        },
        {
          "name": "PRE"
        },
        {
          "name": "REF"
        },
        {
          "name": "RFM"
        }
      ]
    },
    {
      "id": "REQ-0363",
      "title": "commands not requiring a DLL may be issued. (ACT, MPC, MRW, ",
      "description": "commands not requiring a DLL may be issued. (ACT, MPC, MRW, PDE, PDX, PRE(ab,sb,pb), REF(ab,sb), \nRFM(ab,sb), SRE, VREFCA & WRP)\n9\nAfter tXS_DLL, normal operations resume and all commands are legal.\n |  |  | Previous Clock Frequency |  |  |  |  | New Clock Frequency |  |  |  |  |  |  | \n | t 0 | t 1\nt 2\nt 3\nt 4 | t 5 | t a\nt a+1 | t b\nt b+1\nt b+2 | t b+3 | t b+4\nt c\nt c+1\nt c+2 | tc+3 | td\ntd+1\ntd+2 | td+3 | td+4 | te | te+1 | te+2 | te+3\nCK_t, |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nCK_c |",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "MPC"
        },
        {
          "name": "MRW"
        },
        {
          "name": "PDE"
        },
        {
          "name": "PDX"
        },
        {
          "name": "PRE"
        },
        {
          "name": "REF"
        },
        {
          "name": "RFM"
        },
        {
          "name": "SRE"
        },
        {
          "name": "NOP"
        }
      ]
    },
    {
      "id": "REQ-0364",
      "title": "|  |  |  |  |  | ",
      "description": "|  |  |  |  |  | \nCK ODT |  | MR ODT STATE |  |  | CK RTT_OFF |  | MR ODT STATE |  |  |  |  |  |  |  | \n |  |  |  | Enter Self Refresh | Frequency Change |  |  |  | Exit Self Refresh |  |  |  |  |  | \n | Enter Self Refresh\nFrequency Change\nExit Self Refresh\nNOTE 1 While in 2N mode, tCSL_SRexit will not be statically held low (as shown in the figure), as it will pulse for each 2 cycle period. Refer to | \n | Section 4.9.1 for more details.\nNOTE 2 | Both tCSH_SRexit and tCSL_SRexit timings must be ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "NOP"
        }
      ]
    },
    {
      "id": "REQ-0365",
      "title": "ameters.",
      "description": "ameters.\nFigure 58 — Frequency Change during Self Refresh\nTable 274 — Self Refresh w/Freq Change (for Reference)\nFunction \nAbbrevi-\nation\nCS\nCA0\nCA1\nCA2\nCA3\nCA4\nCA5\nCA6\nCA7\nCA8\nCA9\nCA10\nCA11\nCA12\nCA13\nSelf Refresh Entry w/\nFrequency Change\nSREF\nL\nH\nH\nH\nL\nH\nV\nV\nV\nV\nL\nL\nV\nV\nV\n1\nNOTE 1\nSee Table 241 for details\nTable 275 — Self-Refresh Frequency Change Timing Parameters\nParameter\nSymbol\nMin\nMax\nUnit\nNote\nSelf-Refresh CS_n low Pulse width \nwith Freq Change\ntCSL_\nFreqChg\nVrefCA_time\n-\nns\n1\nNOTE 1\nSin",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "SRE"
        },
        {
          "name": "NOP"
        }
      ]
    },
    {
      "id": "REQ-0366",
      "title": "of 2-cycle valid",
      "description": "of 2-cycle valid\ncommand not requiring DLL\nCS RTT_OFF\nMR ODT STATE\ntCSL_SRexit\ntCSH_SRexit\nPrevious Clock Frequency\nNew Clock Frequency\nTerminations turn off\nTerminations turn on\nNOP\nCA Bus Held High\n |  | JEDEC Standard No. 79-5\n |  | Page 147\n4.12 | Maximum Power Saving Mode (MPSM) | \nWhen Maximum Power Saving Mode is enabled by setting the MPSM enable (MR2:OP[3]) bit to ‘1’ using |  | \nMRW command, the device enters Maximum Power Saving Mode Idle (MPSM Idle) state. When |  | \nMaximum |  | \nPo",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "NOP"
        },
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0367",
      "title": "(MPSM)",
      "description": "(MPSM)\nWhen Maximum Power Saving Mode is enabled by setting the MPSM enable (MR2:OP[3]) bit to ‘1’ using \nMRW command, the device enters Maximum Power Saving Mode Idle (MPSM Idle) state. When \nMaximum\nPower Saving Mode for Device 15 is enabled by setting the Device 15 MPSM enable bit (MR2:OP[5]) to \n‘1’ using MRW command, and the device’s PDA Enumerate ID (MR1 bits OP[3:0]) are equal to 15, the \ndevice enters Maximum Power Saving Mode Idle (MPSM Idle) state. Setting the Device 15 MSPM enable \nbi",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRW"
        },
        {
          "name": "SRE"
        },
        {
          "name": "PDE"
        }
      ]
    },
    {
      "id": "REQ-0368",
      "title": "mmand is allowed, but ",
      "description": "mmand is allowed, but \nDRAM can ignore commands \nexcept MRW/SRE/PDE.\nPDE ODT=L: with NT ODT\nPDE ODT=H: without NT ODT\nBuffer State for Reference\nState Diagram for MPSM\nData retention is not guaranteed\nJEDEC Standard No. 79-5\nPage 148\n4.12.1   MPSM Idle State\nWhen DDR5 SDRAM is in this state, it ignores all types of commands except MRW, ODT, Power Down\nEntry (PDE) and Self Refresh Entry (SRE) commands. MRW, ODT, PDE and SRE commands are\nexecuted normally. DRAM shall not respond to any other comma",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRW"
        },
        {
          "name": "SRE"
        },
        {
          "name": "PDE"
        }
      ]
    },
    {
      "id": "REQ-0369",
      "title": "4   MPSM Command Timings",
      "description": "4   MPSM Command Timings\nThe device can exit from the MPSM Idle state by programming the MPSM enable (MR2:OP[1]) bit to ‘0’\nusing the MRW command.\nMPSM exit to the first valid command delay is tMPSMX.\nJEDEC Standard No. 79-5\nPage 148\n4.12.1   MPSM Idle State\nWhen DDR5 SDRAM is in this state, it ignores all types of commands except MRW, ODT, Power Down \nEntry (PDE) and Self Refresh Entry (SRE) commands. MRW, ODT, PDE and SRE commands are \nexecuted normally. DRAM shall not respond to any other com",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRW"
        },
        {
          "name": "PDE"
        },
        {
          "name": "SRE"
        }
      ]
    },
    {
      "id": "REQ-0370",
      "title": "resh command timings are applied in this state.",
      "description": "resh command timings are applied in this state.\n4.12.4   MPSM Command Timings\nThe device can exit from the MPSM Idle state by programming the MPSM enable (MR2:OP[1]) bit to ‘0’ \nusing the MRW command.\nMPSM exit to the first valid command delay is tMPSMX.\nFigure 60 — Maximum Power Saving Mode exit timings\nTable 277 — Maximum Power Saving Mode Timing Parameters\nSymbol\nDescription\nmin\nmax\nunit\ntMPSMX\nMPSM exit to first valid command delay\ntMRD\n-\nns\nMPSM\nPower Down\nPD entry\nPD exit\nValid\nMPSM Deep\nP",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRW"
        },
        {
          "name": "REF"
        },
        {
          "name": "REFab"
        },
        {
          "name": "REFsb"
        }
      ]
    },
    {
      "id": "REQ-0371",
      "title": "rity Refresh mode",
      "description": "rity Refresh mode\nThis section describes the details of the refresh operations and requirements for each of the refresh \noperation types as well as the transitions between the refresh operation types.\nFor Normal Refresh and Fine Granularity Refresh operations, all banks of the SDRAM must be precharged \nand idle for a minimum of the precharge time tRP(min) before the All Bank Refresh command (REFab) \ncan be issued. The refresh addressing is generated by the internal refresh controller during the ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "REFab"
        },
        {
          "name": "PDE"
        }
      ]
    },
    {
      "id": "REQ-0372",
      "title": "bpc: 8>",
      "description": "bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\nREF\nDES\nVALID\nVALID\nVALID\nVALID\nREF\nVALID\ntREFI(max. 5 xtREFI1)\nDRAM must be idle\nDRAM must be idle\nTime Break\nDon’t Care\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\nNOTE 1   Only DES or non-Target ODT commands are allowed after Refresh command is issued until tRFC1(min) expires.\nNOTE 2   Time ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0373",
      "title": "nly DES or non-Target ODT commands are allowed after Refresh",
      "description": "nly DES or non-Target ODT commands are allowed after Refresh command is issued until tRFC1(min) expires.\nNOTE 2   Time interval between two Refresh commands may be extended to a maximum of 5 x tREFI1.\nJEDEC Standard No. 79-5 |  |  |  |  |  | \nPage 150 |  |  |  |  |  | \n | 4.13   Refresh Operation (Cont’d) |  |  |  |  | \nT0\nT1 |  | Ta0 | Ta1 | Tb0\nTab1\nTb2\nTb3\nTc0\nTc1 | Tc2 | Tc3\nCK_c |  |  |  |  |  | \nCK_t |  |  |  |  |  | \nREF\nDES\nCOMMAND | DES | REF | DES\nDES | VALID\nVALID\nVALID\nVALID\nVALID\nRE",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "REF"
        },
        {
          "name": "REFab"
        },
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0374",
      "title": "|  |  |  |  | ",
      "description": "|  |  |  |  | \n(REFab) was issued. And when an All Bank Refresh command is issued in Fine Granularity Refresh |  |  |  |  |  | \n(FGR) mode, then tRFC2 and tREFI2 should be satisfied. |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 150\n4.13   Refresh Operation (Cont’d)\nFigure 62 — Refresh Command Timing (Example of Fine Granularity Refresh Mode)\n4.13.1   Refresh Modes\nThe DDR5 SDRAM has two different Refresh modes with two different refresh cycle time (tRFC) settings. \nThere is a Normal Refresh mo",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "REFab"
        },
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0375",
      "title": "bpc: 8>",
      "description": "bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: Devi",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0376",
      "title": "nly DES or non-Target ODT commands are allowed after Refresh",
      "description": "nly DES or non-Target ODT commands are allowed after Refresh command is issued until tRFC2(min) expires.\nNOTE 2   Time interval between two Refresh commands may be extended to a maximum of 9 x tREFI2.\nt0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nCK_t, |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nCK_c |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nINIT\nCMD |  | REFab | VALID | REFab | VALID | REFab | VALID | REFab | MRW |  |  |  | REFab | VALID |  | REFab | VALID\n |  | tRFC2 | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "REFab"
        },
        {
          "name": "MRW"
        },
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0377",
      "title": "|  |  |  |  | ",
      "description": "|  |  |  |  | \nREF |  |  |  | FGR 2x Refresh Mode |  |  |  |  |  |  |  |  |  |  | Normal 1x Refresh Mode |  | \nMode |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 151\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n4.13.2   Changing Refresh Mode (Cont’d)",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0378",
      "title": "d be considered TBD. The content may be accurate or ",
      "description": "d be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n4.13.2   Changing Refresh Mode (Cont’d)\nFigure 63 — Refresh Mode Change Command Timing\nThe following conditions must be satisfied before the Refresh mode can be changed. Otherwise, data \nretention of DDR5 SDRAM cannot be guaranteed.\n1\nIn the Normal Refresh mode, the REFab command must complete and tRFC1 must be satisfied before issuing t",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "REFab"
        },
        {
          "name": "MRW"
        },
        {
          "name": "REFsb"
        }
      ]
    },
    {
      "id": "REQ-0379",
      "title": "hange. This extra Refresh commands is not counted toward the",
      "description": "hange. This extra Refresh commands is not counted toward the computation of the \naverage refresh interval (tREFI). See Figure 65 for 16Gb and higher density DRAM with 4 banks in a bank group \nexample.\nFigure 64 — Refresh Mode Change from FGR 2x to Normal 1x Command Timing\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "REFab"
        },
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0380",
      "title": "ight: 8, bpc: 8>",
      "description": "ight: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\nNOTE 1   Refresh mode is Normal Refresh mode before the MRW and FGR mode after the MRW\n<image: DeviceRGB, width: 1, height: 30, bpc: 8>\nFGR 2x, odd REFab count, to Normal 1x Refresh Mode\n<image: DeviceRGB, width: 1, height: 30, bpc: 8>\n<image: DeviceRGB, width: 1, height: 1, bpc: 8>\nTIME BREAK\nDON'T CARE\nINIT\nREFab\nVALID\nREFab\nREFab\nREFab\nVALID\nMRW\nVALID\nFGR 2x Refresh Mode\nNormal 1x Refresh Mode\nEven\nEven\nREF\nCount\nREF\nMode\nFGR 2x",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRW"
        },
        {
          "name": "REFab"
        },
        {
          "name": "REF"
        },
        {
          "name": "REFsb"
        }
      ]
    },
    {
      "id": "REQ-0381",
      "title": "1",
      "description": "1\nREFsb REFsb REFsb REFsb\n2\nInternal Bank\nCounter\n1\n0\n3\n2\n1\n0\n3\n0\nn+1\nGlobal Refresh\nCounter\nn\nFGR 2x, not all banks received REFsb and odd REF count, to Normal 1x Refresh Mode\nREFsb REFsb REFsb REFsb\nBA[1:0]\n0b00\n0b01\n0b10\n0b11\n2\nInternal Bank\nCounter\n1\n0\n3\n1\n0\nGlobal Refresh\nCounter\nn\nFGR 2x, all banks received REFsb but odd REF count, to Normal 1x Refresh Mode\nREFsb REFsb REFsb REFsb\nBA[1:0]\n0b00\n0b01\n0b10\n0b11\n2\nInternal Bank\nCounter\n1\n3\n0\nGlobal Refresh\nCounter\nn\nFGR 2x, not all banks recei",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "REFsb"
        },
        {
          "name": "REF"
        },
        {
          "name": "REFab"
        },
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0382",
      "title": "Mode",
      "description": "Mode\nMRW\nREFab\nREFab\nVALID\nVALID\nREFab\nNormal 1x Refresh Mode\nMRW\nREFab\nREFab\nVALID\nVALID\nREFab\nNo credit for these\nREFsb Commands\nNo credit for these\nREFsb Commands\nNo credit for these\nREFsb Commands\nJEDEC Standard No. 79-5\nPage 153\n4.13.3    Same Bank Refresh\nSame Bank Refresh command (REFsb) allows the DDR5 DRAM to apply the refresh process to a specific\nbank in each bank group   unlike the All Bank Refresh command (REFab) which applies the refresh\nprocess to all banks in every bank group. Th",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRW"
        },
        {
          "name": "REFab"
        },
        {
          "name": "REFsb"
        }
      ]
    },
    {
      "id": "REQ-0383",
      "title": "eshing, the SDRAM’s global",
      "description": "eshing, the SDRAM’s global\nrefresh counter will not increment until the completion of REFab, effectively losing the credits for any\nREFsb commands issued prior to the REFab. See Table 279 for details.\nJEDEC Standard No. 79-5\nPage 153\n4.13.3    Same Bank Refresh\nSame Bank Refresh command (REFsb) allows the DDR5 DRAM to apply the refresh process to a specific \nbank in each bank group   unlike the All Bank Refresh command (REFab) which applies the refresh \nprocess to all banks in every bank group. ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "REFab"
        },
        {
          "name": "REFsb"
        }
      ]
    },
    {
      "id": "REQ-0384",
      "title": "ation” count resets the internal bank counter to ",
      "description": "ation” count resets the internal bank counter to \nzero when either:\na)  every bank has received one REFsb command,\nb)  RESET is applied,\nc)  entering/exiting self refresh mode, or\nd)  REFab is issued.\nThe DRAM’s global refresh counter increments when either a REFab is issued or when all banks have \nreceived their one REFsb command and the “Synchronization” count reset to zero. If a REFab command is \nissued when the bank counter is not zero, i.e., in the middle of same-bank refreshing, the SDRAM’",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "REFsb"
        },
        {
          "name": "REFab"
        },
        {
          "name": "SRE"
        },
        {
          "name": "SRX"
        }
      ]
    },
    {
      "id": "REQ-0385",
      "title": "n+7",
      "description": "n+7\n20 | REFab | V | V | 0-3 | To 0 | \n21 | REFsb | 1 | 0 | 2 | 0 to 1 | \n22 | REFsb | 0 | 1 | 1 | 1 to 2 | \n |  |  |  |  |  | n+8\n23 | REFsb | 0 | 0 | 0 | 2 to 3 | \n24 | REFsb | 1 | 1 | 3 | 3 to 0 | \n | 24\nREFsb\n1\n1\n3\n3 to 0\nThe REFsb command must not be issued to the device until the following conditions are met: | \n- | tRFC1 or tRFC2 has been satisfied after the prior 1x or 2x REFab command(s), respectively\n- | tRFCsb has been satisfied after the prior REFsb command\n- | tRP has been satisfied",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "REFab"
        },
        {
          "name": "REFsb"
        }
      ]
    },
    {
      "id": "REQ-0386",
      "title": "w timing",
      "description": "w timing\n | restriction)\nOnce a REFsb is issued, the target banks (one in each Bank Group) are inaccessible during the same-bank | \nJEDEC Standard No. 79-5\nPage 154\n4.13.3   Same Bank Refresh (Cont’d)\nThe REFsb command must not be issued to the device until the following conditions are met:\n-\ntRFC1 or tRFC2 has been satisfied after the prior 1x or 2x REFab command(s), respectively\n-\ntRFCsb has been satisfied after the prior REFsb command\n-\ntRP has been satisfied after the prior PRECHARGE command",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "REFsb"
        },
        {
          "name": "REFab"
        },
        {
          "name": "SRE"
        },
        {
          "name": "SRX"
        }
      ]
    },
    {
      "id": "REQ-0387",
      "title": "To 0",
      "description": "To 0\n-\n1\nREFsb\n0\n0\n0\n0 to 1\n2\nREFsb\n0\n1\n1\n1 to 2\n3\nREFsb\n1\n0\n2\n2 to 3\n4\nREFsb\n1\n1\n3\n3 to 0\n5\nREFsb\n1\n0\n2\n0 to 1\nn+1\n6\nREFsb\n0\n0\n0\n1 to 2\n7\nREFsb\n1\n1\n3\n2 to 3\n8\nREFsb\n0\n1\n1\n3 to 0\n9\nREFsb\n0\n0\n0\n0 to 1\nn+2\n10\nREFsb\n0\n1\n1\n1 to 2\n11\nREFab\nV\nV\n0-3\nTo 0\n12\nREFsb\n1\n1\n3\n0 to 1\nn+3\n13\nREFsb\n0\n1\n1\n1 to 2\n14\nREFsb\n0\n0\n0\n2 to 3\n15\nREFsb\n1\n0\n2\n3 to 0\n16\nREFab\nV\nV\n0-3\nTo 0\nn+4\n17\nREFab\nV\nV\n0-3\nTo 0\nn+5\n18\nREFab\nV\nV\n0-3\nTo 0\nn+6\n19\nREFsb\n1\n1\n3\n0 to 1\nn+7\n20\nREFab\nV\nV\n0-3\nTo 0\n21\nREFsb\n1\n0\n2\n0 to 1\n22\nREFsb\n0\n1",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "REFsb"
        },
        {
          "name": "REFab"
        }
      ]
    },
    {
      "id": "REQ-0388",
      "title": "3.3   Same Bank Refresh (Cont’d)",
      "description": "3.3   Same Bank Refresh (Cont’d)\nWhere n is the number of banks in a bank group, a single REFab command can be replaced with n REFsb \ncommands for the purpose of scheduling postponed refresh commands.\n4.13.4   tREFI and tRFC Parameters\nThe maximum average refresh interval (tREFI) requirement for the DDR5 SDRAM depends on the refresh \nmode setting (Normal or FGR), and the device’s case temperature (Tcase). When the refresh mode is set to \nNormal Refresh mode, REFab commands are issued (tRFC1), an",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "REFab"
        },
        {
          "name": "REFsb"
        },
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0389",
      "title": "e indicator is supported. A “0” will be returned ",
      "description": "e indicator is supported. A “0” will be returned \nif not supported.\ntREFI is based on the 8,192 refresh commands that need to be issued within the baseline tREF=32ms \nrefresh period on the DDR5 SDRAM.\n4.13.5   tREFI and tRFC Parameters for 3DS Devices\nTypical platforms are designed with the assumption that no more than one physical rank is refreshed at the \nsame time. In order to limit the maximum refresh current (IDD5B1) for a 3D stacked SDRAM, it will be \nrequired to stagger the refresh comman",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "REFab"
        },
        {
          "name": "REFsb"
        }
      ]
    },
    {
      "id": "REQ-0390",
      "title": "ent bank from REFsb",
      "description": "ent bank from REFsb\n2\ntRRD_L \nACTIVATE\nREFsb to different bank from ACTIVATE\n2\nNOTE 1\nMR4(OP[4]) set to Normal Refresh mode.\nNOTE 2\nMR4(OP[4]) set to FGR mode. REFsb command is valid only in FGR mode.\n | Table 281 — tREFI Parameters for REFab and REFsb Commands (including 3DS) |  |  |  |  |  | \nCommand | Refresh Mode |  | Symbol & Range | Expression | Value | Unit | Notes\n |  |  | 0C <= TCASE <= 85C | tREFI | 3.9 | us | 1,2\nREFab | Normal | tREFI1 |  |  |  |  | \n |  |  | 85C < TCASE <= 95C |",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "REFsb"
        },
        {
          "name": "REFab"
        }
      ]
    },
    {
      "id": "REQ-0391",
      "title": "|  |  | 85C < TCASE <= 95C | tREFI/(4*n) | 0.975/n | us | ",
      "description": "|  |  | 85C < TCASE <= 95C | tREFI/(4*n) | 0.975/n | us | 1,2,3\nNOTE 1 | All 3D Stacked (3DS) devices follow the same requirements as the monolith die regardless of logical rank. |  |  |  |  |  | \n | Table 283 — 3DS tRFC Parameters by Logical Rank Density |  |  |  |  | \nRefresh Operation | Symbol | 8Gb | 16Gb \n24Gb | 32Gb | Units | Notes\nNormal Refresh with |  |  |  |  |  | \n | tRFC1_slr(min) |  | tRFC1(min) |  | ns | 1\n3DS same logical rank |  |  |  |  |  | \nFine Granularity Refresh with |  |",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "REFab"
        },
        {
          "name": "REFsb"
        }
      ]
    },
    {
      "id": "REQ-0392",
      "title": "n.",
      "description": "n.\n4.13.5   tREFI and tRFC Parameters for 3DS Devices (Cont’d)\nTable 281 — tREFI Parameters for REFab and REFsb Commands (including 3DS)\nCommand\nRefresh Mode\nSymbol & Range\nExpression\nValue\nUnit\nNotes\nREFab\nNormal \ntREFI1\n0C <= TCASE <= 85C\ntREFI\n3.9\nus\n1,2\n85C < TCASE <= 95C\ntREFI/2\n1.95\nus\n1,2\nREFab\nFine Granularity\ntREFI2\n0C <= TCASE <= 85C\ntREFI/2\n1.95\nus\n1,2\n85C < TCASE <= 95C\ntREFI/4\n0.975\nus\n1,2\nREFsb\nFine Granularity\ntREFIsb\n0C <= TCASE <= 85C\ntREFI/(2*n)\n1.95/n\nus\n1,2,3\n85C <",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "REFab"
        },
        {
          "name": "REFsb"
        }
      ]
    },
    {
      "id": "REQ-0393",
      "title": "min)",
      "description": "min)\ntRFC2(min)/3\nns\n3\nFine Granularity Refresh with \n3DS different physical rank\ntRFC2_dpr(min)\ntRFC2min/3\nns\n2, 3\nSame Bank Refresh with\n3DS different logical rank\ntRFCsb_dlr(min)\ntRFCsb(min)/3\nns\n3\nNOTE 1\nAll 3D Stacked (3DS) devices follow the same requirements as the monolith die for same logical ranks\nNOTE 2\nParameter applies to dual-physical-rank (36 and 40 placement) 3DS-based DIMMs built with JEDEC PMICXXXX, but may not apply \nto DIMMs built with higher current capacity PMICs.\nNOTE 3\n3D",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        }
      ]
    },
    {
      "id": "REQ-0394",
      "title": "3DS 2H, 4H",
      "description": "3DS 2H, 4H\nRefresh Mode\nSymbol\n8Gb \n16Gb \n24Gb\n32Gb\nUnits\nSame Bank Refresh to ACT delay SLR\ntREFSBRD_slr(min) \n30\n30\nTBD\nTBD\nns\nSame Bank Refresh to ACT delay DLR\ntREFSBRD_dlr(min) \n15\n15\nTBD\nTBD\nns\nJEDEC Standard No. 79-5\nPage 157\n4.13.6   Refresh Operation Scheduling Flexibility\nIn general, a Refresh command needs to be issued to the DDR5 SDRAM regularly every tREFI interval.\nTo allow for improved efficiency in scheduling and switching between tasks, some flexibility in the\nabsolute refresh i",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "REFab"
        }
      ]
    },
    {
      "id": "REQ-0395",
      "title": "x tREFI2 window. The same maximum",
      "description": "x tREFI2 window. The same maximum\ncount of 8 applies to postponed REFab commands around self-refresh entry and exit.\nJEDEC Standard No. 79-5\nPage 157\n4.13.6   Refresh Operation Scheduling Flexibility\nIn general, a Refresh command needs to be issued to the DDR5 SDRAM regularly every tREFI interval. \nTo allow for improved efficiency in scheduling and switching between tasks, some flexibility in the \nabsolute refresh interval is provided.\nIn Normal Refresh mode, a maximum of 4 REFab commands can be",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "REFab"
        }
      ]
    },
    {
      "id": "REQ-0396",
      "title": "ommands (Example of Normal Refresh Mode - tREF1, tRFC1)",
      "description": "ommands (Example of Normal Refresh Mode - tREF1, tRFC1)\nFigure 67 — Postponing Refresh Commands (Example of Fine Granularity Refresh Mode - tRFC2)\n4 REFab Commands postponed\n8 REFab Commands postponed\nt0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nCK_t, |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nCK_c |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nINIT\nCMD |  | REFab | VALID | REFab | VALID | REFab | VALID | REFab |  | SRE | DES | NOP | DES |  |  |  |",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "REFab"
        },
        {
          "name": "SRE"
        },
        {
          "name": "NOP"
        },
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0397",
      "title": "|  |  |  |  |  | ",
      "description": "|  |  |  |  |  | \nREF |  |  |  | FGR 2x Refresh Mode |  |  |  |  |  |  |  | Self Refesh Mode |  |  |  |  |  | FGR 2x Refresh Mode |  | \nMode |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 158\n4.13.7   Self Refresh Entry and Exit",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0398",
      "title": "|  | Self Refesh Mode |  |  |  |  |  | FGR 2x Refresh Mode |",
      "description": "|  | Self Refesh Mode |  |  |  |  |  | FGR 2x Refresh Mode |  | \nMode |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 158\n4.13.7   Self Refresh Entry and Exit\nDDR5 SDRAM can enter Self Refresh mode anytime in Normal Refresh and FGR mode without any \nrestriction on the number of Refresh commands that have been issued during the mode before the Self \nRefresh entry. However, upon Self Refresh exit, extra Refresh command(s) may be required depending on \nthe c",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "REFab"
        },
        {
          "name": "MRW"
        },
        {
          "name": "REFsb"
        }
      ]
    },
    {
      "id": "REQ-0399",
      "title": "h exit. These extra Refresh ",
      "description": "h exit. These extra Refresh \ncommands are not counted toward the computation of the average refresh interval (16Gb and higher density \nDRAM with 4 banks per bank group example: tREFI2. See Figure 69).\nFigure 68 — FGR 2x to SREF Command Timing\n<image: DeviceRGB, width: 1, height: 28, bpc: 8>\nFGR 2x, odd REF count, to Self Refresh\n<image: DeviceRGB, width: 1, height: 27, bpc: 8>\n<image: DeviceRGB, width: 1, height: 1, bpc: 8>\nTIME BREAK\nDON'T CARE\nINIT\nREFab\nVALID\nREFab\nREFab\nREFab\nVALID\nVALID\nFGR",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "REF"
        },
        {
          "name": "REFab"
        },
        {
          "name": "REFsb"
        },
        {
          "name": "SRE"
        },
        {
          "name": "NOP"
        }
      ]
    },
    {
      "id": "REQ-0400",
      "title": "|  | Even |  |  |  |  | Odd |  |  |  | Even",
      "description": "|  | Even |  |  |  |  | Odd |  |  |  | Even\nCount |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 159\n4.13.7   Self Refresh Entry and Exit (Cont’d)\nFigure 69 — 16Gb and Higher Density DRAM FGR 2x REFsb to SREF Command Timing\nTIME BREAK\nDON'T CARE\nFGR 2x Refresh Mode\nFGR 2x Refresh Mode\nEven\nREF\nCount\nREF\nMode\nFGR 2x all banks received REFsb and even REF count, to Self Refresh (recommended)\nREFsb REFsb REFsb REFsb\nBA[1:0]\n0b00\n0b01\n0b10\n0b11\nRE",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "REFsb"
        },
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0401",
      "title": "Fsb REFsb",
      "description": "Fsb REFsb\n2\nInternal Bank\nCounter\n1\n3\n0\n2\n1\n0\n3\n2\n1\n0\n3\n0\nm+1\nm\nGlobal Refresh\nCounter\nn\nExtra REFsb\nCommands\nExtra REFsb\nCommands\nNo credit for these\nREFsb Commands\nNo credit for these\nREFsb Commands\nJEDEC Standard No. 79-5\nPage 160\n4.14\nTemperature Sensor\nDDR5 devices feature a temperature sensor whose status can be read. This sensor can be used to determine\nan appropriate refresh rate (MR4). Either the temperature sensor readout or the device TOPER may be\nused by the system to determine wheth",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "REFsb"
        }
      ]
    },
    {
      "id": "REQ-0402",
      "title": "er operation using the temperature sensor, applications shou",
      "description": "er operation using the temperature sensor, applications should consider the following\nfactors:\n•\nTempGradient is the maximum temperature gradient experienced by the memory device at the temperature of\nthreshold (nominally 80°C) allows the system to take actions which delay reaching the 2nd threshold. The | \n3rd threshold (nominally 90°C) allows the system to take actions which delay reaching the 4th threshold. | \nTo ensure proper operation using the temperature sensor, applications should consid",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0403",
      "title": "update MR4 according to tTSI. Upon completion of ",
      "description": "update MR4 according to tTSI. Upon completion of \ndevice initialization, the device temperature status bits shall be no older than tTSI. MR4 will be updated \neven when device is in Self Refresh state.\nWhen using the temperature sensor, the actual device case temperature may be higher than the TOPER \nspecification that applies for the standard or elevated temperature ranges. For example, TCASE may be \nabove 85°C when MR4:OP[2:0]=010B. DDR5 devices shall allow for 2°C temperature margin between \nt",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0404",
      "title": "f polling MR4, the system shall use the maximum ",
      "description": "f polling MR4, the system shall use the maximum \nTempGradient and the maximum response time of the system using the following equation:\nTempGradient x (ReadInterval + tTSI + SysRespDelay) ≤ TempMargin\n4.14   Temperature Sensor (Cont’d) |  |  |  |  |  | \n |  | Table 286 — Temperature Sensor Parameters |  |  |  | \n | Parameter | Symbol | Min/Max | Value | Unit | Notes\n | System Temperature Gradient | TempGradient | Max | System Dependent | °C/s | \n | MR4 Read Interval | ReadInterval | Max | System",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0405",
      "title": "is 100 ms:",
      "description": "is 100 ms:\n(10°C/s) x (ReadInterval + 32ms + 100ms) ≤ 2°C\nIn this case, ReadInterval shall be no greater than 68 ms.\nTable 286 — Temperature Sensor Parameters\nParameter\nSymbol\nMin/Max\nValue\nUnit\nNotes\nSystem Temperature Gradient\nTempGradient\nMax\nSystem Dependent\n°C/s \nMR4 Read Interval\nReadInterval\nMax\nSystem Dependent\nms\nTemperature Sensor Interval\ntTSI\nMax\n32\nms\nSystem Response Delay \nSysRespDelay\nMax\nSystem Dependent\nms\nDevice Temperature Margin\nTempMargin\nMax\n2\n°C\n1\nTemp Sensor Accuracy, \n2n",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "figure"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0406",
      "title": "on the Temperature Sensor Accuracy on the positive side.",
      "description": "on the Temperature Sensor Accuracy on the positive side.\nNOTE 3\nThe 1st threshold is defined relative to the 2nd threshold.\nNOTE 4\nThe 3rd threshold is defined relative to the 2nd and 4th thresholds.\n\nJEDEC Standard No. 79-5 |  |  | \nPage 162 |  |  | \n4.14   Temperature Sensor (Cont’d) |  |  | \n | MR4 = 0x02\nMR4 = 0x83\nMR4 = 0x83\nMR4 = 0x83 | MR4 = 0x83\nMR4 = 0x03 | \n | MRR MR4 = 0x02 | MRR MR4 = 0x83 | \nNOTE | MR4 encodings in the figure are examples only and assume that MR4:OP[4]=0 |  | \n | Fi",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        }
      ]
    },
    {
      "id": "REQ-0407",
      "title": "codings define the proper refresh rate expected by the DRAM ",
      "description": "codings define the proper refresh rate expected by the DRAM to maintain data integrity.\n4.14.3   MR4 Definition – for Reference Only \nSee Section 3.5.6 for details\nTable 287 — MR4 Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nTUF \nRFU\nRefresh tRFC \nMode\nRefresh Inter-\nval Rate Indi-\ncator\nRefresh Rate\n<image: ICCBased(RGB,sRGB IEC61966-2.1), width: 898, height: 558, bpc: 8>\nMR4 = 0x02\nMR4 = 0x83\nMR4 = 0x83\nMR4 = 0x83\nMR4 = 0x83\nMR4 = 0x03\nMRR MR4 = 0x83\nMRR MR4 = 0x02\n |  ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        }
      ]
    },
    {
      "id": "REQ-0408",
      "title": "W | OP[6:5] | RFU | ",
      "description": "W | OP[6:5] | RFU | \nTUF |  |  |  | \n |  |  | 0B: No change in OP[2:0] since last MR4 read (default) | \n(Temperature Update | R | OP[7] |  | \nFlag) |  |  | 1B: Change in OP[2:0] since last MR4 read | \n | TUF\n | 0B: No change in OP[2:0] since last MR4 read (default)\n(Temperature Update | R\nOP[7]\n | 1B: Change in OP[2:0] since last MR4 read \nFlag)\nNOTE 1 | The refresh rate for each OP[2:0] setting applies to tREFI1 and tREFI2. Each OP[2:0] setting specifies a nominal temperature range.\n | The five",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0409",
      "title": "| See Section 4.14 for information on the recommended freque",
      "description": "| See Section 4.14 for information on the recommended frequency of reading MR4\nJEDEC Standard No. 79-5\nPage 163\n4.14.3   MR4 Definition - for Reference Only (Cont’d)\nTable 288 — MR4 Register Encoding\nFunction\nRegister\nType\nOperand\nData\nNotes\nRefresh Rate\nR\nOP[2:0]\n000B: RFU\n001B: tREFI x1 (1x Refresh Rate), <80°C nominal\n010B: tREFI x1 (1x Refresh Rate), 80-85°C nominal\n011B: tREFI /2 (2x Refresh Rate), 85-90°C nominal\n100B: tREFI /2 (2x Refresh Rate), 90-95°C nominal\n101B: tREFI /2 (2x Refresh ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0410",
      "title": "Refresh Mode (tRFC1)",
      "description": "Refresh Mode (tRFC1)\n1B: Fine Granularity Refresh Mode (tRFC2)\nTUF \n(Temperature Update \nFlag)\nR\nOP[7]\n0B: No change in OP[2:0] since last MR4 read (default) \n1B: Change in OP[2:0] since last MR4 read\nNOTE 1\nThe refresh rate for each OP[2:0] setting applies to tREFI1 and tREFI2. Each OP[2:0] setting specifies a nominal temperature range. \nThe five ranges defined by OP[2:0] are determined by four temperature thresholds.\nNOTE 2\nThe four temperature thresholds are nominally at 80°C, 85°C, 90°C and ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0411",
      "title": "e power of ",
      "description": "e power of \nnearby devices.\nNOTE 6\nOP[7] = 0 at power-up. OP[2:0] bits are valid after initialization sequence (Te).\nNOTE 7\nSee Section 4.14 for information on the recommended frequency of reading MR4\nJEDEC Standard No. 79-5 | \nPage 164 | \n4.15 | Multi-Purpose Command (MPC)\n4.15.1   Introduction | \nDDR5-SDRAMs use the Multi-Purpose Command (MPC) to issue commands associated with interface | \ninitialization, training, and periodic calibration. The MPC command is initiated with CS_n, and CA[4:0] |",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0412",
      "title": ", and CA[4:0] ",
      "description": ", and CA[4:0] \nasserted to the proper state at the rising edge of CK, as defined in Table 241. The MPC command has eight \noperands (OP[7:0]) that are decoded to execute specific commands in the SDRAM.\nThe MPC command uses an encoding that includes the command encoding and the opcode payload in a \nsingle clock cycle. This enables the host to extend the setup and hold for the CA signals beyond the single \ncycle when the chip select asserts. In addition, the MPC command will support multiple cycles",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0413",
      "title": "MPC Command Definition",
      "description": "MPC Command Definition\nFunction \nAbbrev\ni-ation\nCA0\nCA1\nCA2\nCA3\nCA4\nCA5\nCA6\nCA7\nCA8\nCA9\nCA10\nCA11\nCA12\nCA13\nMPC\nMPC\nL\nH\nH\nH\nH\nL\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nOP7\nV/\nDDPI\nD\nNOTE\nSee Table 241 for details\n | Table 290 — MPC Command Definition for OP[7:0] | \nFunction\nOperand | Data | Notes\n0000 0000B: Exit CS Training Mode |  | \n0000 0001B: Enter CS Training Mode |  | \n0000 0010B: DLL RESET |  | \n0000 0011B: Enter CA Training Mode |  | \n0000 0100B: ZQCal Latch |  | \n0000 0101B: ZQCal Start |  | \n | 0",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0414",
      "title": "A Select ID = xxxx (See Table 298) | ",
      "description": "A Select ID = xxxx (See Table 298) | \n | 1000 xxxxB: Configure tDLLK/tCCD_L = xxxx (See Section 3.5.15 for MR13 encoding) | \nAll Others: Reserved |  | \nNOTE 1\nSee Table 241 for more information. |  | \n | 0110 xxxxB: PDA Enumerate ID = xxxx (See Table 297)\n | 0111 xxxxB: PDA Select ID = xxxx (See Table 298)\n | 1000 xxxxB: Configure tDLLK/tCCD_L = xxxx (See Section 3.5.15 for MR13 encoding)\n | All Others: Reserved\nNOTE 1 | See Table 241 for more information.\nNOTE 2 | Refer to Section 4.20 for more",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        },
        {
          "name": "MRR"
        }
      ]
    },
    {
      "id": "REQ-0415",
      "title": "umerate ID can only be changed while in PDA Enumerate Progra",
      "description": "umerate ID can only be changed while in PDA Enumerate Programming Mode.\nNOTE 10 | For any MPC command that is associated with a Mode Register, the only way to program that Mode Register is via the MPC\nJEDEC Standard No. 79-5\nPage 165\n4.15.2   MPC Opcodes\nTable 290 specifies the opcode assignments for the MPC operations:\nTable 290 — MPC Command Definition for OP[7:0]\nFunction\nOperand\nData\nNotes\nInitialization\n and \nTraining \nModes\nOP[7:0]\n0000 0000B: Exit CS Training Mode\n0000 0001B: Enter CS Tra",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0416",
      "title": "xxx (See Table 297)",
      "description": "xxx (See Table 297)\n0111 xxxxB: PDA Select ID = xxxx (See Table 298)\n1000 xxxxB: Configure tDLLK/tCCD_L = xxxx (See Section 3.5.15 for MR13 encoding)\nAll Others: Reserved\n1,2,3, \n4,5,6,7,\n8, 9,10, \n11\nNOTE 1\nSee Table 241 for more information. \nNOTE 2\nRefer to Section 4.20 for more information regarding CS Training Mode Entry and Exit.\nNOTE 3\nRefer to Section 4.19 for more information regarding CA Training Mode Entry.\nNOTE 4\nRefer to Section 4.23 for more information regarding ZQCal Start and ZQ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        },
        {
          "name": "MRR"
        },
        {
          "name": "MRW"
        },
        {
          "name": "SRE"
        }
      ]
    },
    {
      "id": "REQ-0417",
      "title": "t support MRW.",
      "description": "t support MRW.\nNOTE 11\nMPC command “tDLLK/tCCD_L” sets the settings to the MR13 shadow registers and applies the settings to MR13 when the DRAM \nencounters MPC command “DLL RESET” or SRE with CA9=”L”.\n |  | Table 291 — PDA Enumerate and Select ID Encoding\nMPC Function | OP[7:4] | OP[3:0]\n |  | 0000B: ID 0\n |  | 0001B: ID 1\n |  | 0010B: ID 2\n |  | 0011B: ID 3\n |  | 0100B: ID 4\n |  | 0101B: ID 5\n |  | 0110B: ID 6\n |  | 0111B: ID 7\nPDA Enumerate ID | 0110 | \n |  | 1000B: ID 8\n |  | 1001B: ID 9\n |  ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRW"
        },
        {
          "name": "MPC"
        },
        {
          "name": "SRE"
        }
      ]
    },
    {
      "id": "REQ-0418",
      "title": "4",
      "description": "4\n0101B: ID 5\n0110B: ID 6\n0111B: ID 7\n1000B: ID 8\n1001B: ID 9\n1010B: ID 10\n1011B: ID 11\n1100B: ID 12\n1101B: ID 13\n1110B: ID 14\n1111B: ID 15 - This selects all devices regardless of their enumerate ID.\nJEDEC Standard No. 79-5\nPage 167\n4.15.3   MPC Command Timings\nAs shown in the Figure 71, the MPC CMD timings can be extended to any number of cycles. The CS_n\ncan also be asserted many consecutive cycles, limited by tMCP_CS. All timings will be relative to the final\nrising CK_t/CK_c within the CS_n",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0419",
      "title": "| DES | DES | Valid | DES | DES | DES | DES",
      "description": "| DES | DES | Valid | DES | DES | DES | DES\n |  | tMPC_CS |  |  |  |  |  |  |  |  |  |  | \nCS_n |  |  |  |  |  |  |  |  |  |  |  |  | \ntMC_MPC_Setup |  |  |  | tMC_MPC_Hold |  |  |  |  |  |  |  |  | \nfor the MPC, VrefCA and VrefCS commands. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \n | t 0 | t 1 | t 2 | t 3 | t a | t a+1 | t a+2 | t a+3 | t a+4 | t a+5 | t a+6 | t b | t b+1 | t b+2 | t b+3 | t b+4 | t b+5 | t b+6\nCK_t, |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nCK_c |  |  |",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0420",
      "title": "e proper command state for and ",
      "description": "e proper command state for and \nprovide at least three cycles after CS_n transitions from low to high. This additional setup and hold is only \nneeded when MR2:OP[2] is set to 0 (Multi-cycle MPC mode).\nFigure 71 — MPC Command Timing to 1-Cycle Command\nThe DDR5 DRAM will support a MR setting to indicate when a multi-cycle CS_n assertion may be used \nfor the MPC, VrefCA and VrefCS commands.\nFigure 72 — MPC Command Timing to 2-Cycle Command\nDefault value for the CS Assertion Duration is 0, which all",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0421",
      "title": "held low to register MPC command | 3.5 | 8 | nCK | 1",
      "description": "held low to register MPC command | 3.5 | 8 | nCK | 1\nNOTE 1 | The minimum tMPC_CS constraint only applies when the CS Assertion Duration setting is 0. The CS Assertion Duration MR setting |  |  |  | \n | Table 294 — MPC Truth Table | \nCurrent State | MPC Command | Next State\n | CSTM (Enter/Exit) | \n | DLL RESET | \n | CATM (Enter) | \n | ZQCAL (Latch/Start) | \n | DQS Interval Oscillator (Start/Stop) | \n | Set 1N/2N Command | \n | PDA Enumerate Programming (Enter/Exit) | \nAll Banks Idle |  | All Bank",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        },
        {
          "name": "ZQCAL"
        },
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0422",
      "title": "MPC Truth Table",
      "description": "MPC Truth Table\nCurrent State\nMPC Command\nNext State\nCATM (Enter)\nZQCAL (Latch/Start)\nDQS Interval Oscillator (Start/Stop)\nSet 1N/2N Command\nPDA Enumerate Programming (Enter/Exit)\nManual ECS Operation\nApply VrefCA, VrefCS and RTT_CA/CS/CK\nConfigure Group A/B RTT_CA/CS/CK\nSet DQS_RTT_PARK\nSet RTT_PARK\nPDA Enumerate/Select ID\nConfigure tDLLK/tCCD_L\nActive\nDQS Interval Oscillator (Start/Stop)\nSet 1N/2N Command\nConfigure Group A/B RTT_CA/CS/CK\nConfigure tDLLK/tCCD_L\n | Table 295 — Commands that Supp",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        },
        {
          "name": "ZQCAL"
        },
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0423",
      "title": "gs and the DQ write timings. The MPC and VrefCA command timi",
      "description": "gs and the DQ write timings. The MPC and VrefCA command timings \nwith extended setup/hold and multi-cycle CS assertion may be used for PDA commands if the CA and CS \ntimings have not yet been trained.\nDDR5 introduces a CA interface-only method for Per DRAM Addressability, by having a unique PDA \nEnumerate ID in each DRAM, and the ability to Group A PDA Select ID in all DRAMs. The unique PDA \nEnumerate ID requires the use of the DQ signals and a PDA Enumerate Programming Mode in the DRAM \nto prog",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        },
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0424",
      "title": "MPC",
      "description": "MPC\nApply VrefCA and RTT_CA/CS/CK\nNo\nMPC\nEnter PDA Enumerate Programming Mode\nNo\nMPC\nExit PDA Enumerate Programming Mode\nNo\nMPC\nPDA Enumerate ID\nNo\n1\nMPC\nPDA Select ID\nNo\nMPC\nAll other MPC opcodes\nNo\nNOTE 1\nThe PDA Enumerate ID is the only command that utilizes the PDA Enumerate ID Programming mode.\n | Table 296 — PDA Mode Register Fields | \nMR Address | Operating Mode | Description\n |  | This is a Read Only MR field, which is only programmed\n |  | through an MPC command with the PDA Enumerate I",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        },
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0425",
      "title": "VrefCA commands only if PDA Select ID[3:0] = PDA Enumerate",
      "description": "VrefCA commands only if PDA Select ID[3:0] = PDA Enumerate\n |  | ID[3:0], with some exceptions for specific MPC commands that\n |  | execute regardless of PDA Select ID.\n |  | Default setting is 1111B\n | Default setting is 1111B\n4.16.1   PDA Enumerate ID Programming | \n1 | PDA Enumerate Programming Mode is enabled by sending one or more MPC command cycles with\n | OP[7:0]=0000 1011B. Data Mask and PDA Enumerate are not supported for use at the same time. Either data\n | mask shall be disabled or DM",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0426",
      "title": "rogramming Mode.",
      "description": "rogramming Mode.\n | Holding the signals high will ensure that this DRAM is never set to a PDA Enumerate ID other than the default\n | setting of 0xFH (15). Timing diagram example is shown in Figure 73.\nJEDEC Standard No. 79-5\nPage 170\n4.16   Per DRAM Addressability (PDA) (Cont’d)\nTable 296 shows the mode register fields that are associated with Per DRAM Addressable operation.",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0427",
      "title": "is shown in Figure 73.",
      "description": "is shown in Figure 73.\nJEDEC Standard No. 79-5\nPage 170\n4.16   Per DRAM Addressability (PDA) (Cont’d)\nTable 296 shows the mode register fields that are associated with Per DRAM Addressable operation.\n4.16.1   PDA Enumerate ID Programming\n1\nPDA Enumerate Programming Mode is enabled by sending one or more MPC command cycles with \nOP[7:0]=0000 1011B. Data Mask and PDA Enumerate are not supported for use at the same time. Either data \nmask shall be disabled or DM_n driven high, while PDA Enumerate P",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0428",
      "title": "te Programming Mode. ",
      "description": "te Programming Mode. \nHolding the signals high will ensure that this DRAM is never set to a PDA Enumerate ID other than the default \nsetting of 0xFH (15). Timing diagram example is shown in Figure 73.\nTable 296 — PDA Mode Register Fields\nMR Address\nOperating Mode\nDescription\nMR1:OP[3:0]\nPDA Enumerate ID[3:0]\nThis is a Read Only MR field, which is only programmed \nthrough an MPC command with the PDA Enumerate ID opcode.\nxxxxB Encoding is set with MPC command with the PDA \nEnumerate ID opcode. Thi",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        },
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0429",
      "title": "e MRW, MPC, and ",
      "description": "e MRW, MPC, and \nVrefCA commands only if PDA Select ID[3:0] = PDA Enumerate \nID[3:0], with some exceptions for specific MPC commands that \nexecute regardless of PDA Select ID.\nDefault setting is 1111B\n | High - “1”\nLow - “0”\nUnknown\n1\n | High - “1”\nHigh - “1”\nDon’t Enumerate\n2\nDifferentially Low | Valid\nDon’t Enumerate\n3\nNOTE 1 | DQS_t/DQS_c are differential signals and small amounts of noise could appear as “toggling,” resulting in “Unknown” PDA\n | Enumerate Results”.\nNOTE 2 | The expected usag",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRW"
        },
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0430",
      "title": "alified by the DQ settings and is",
      "description": "alified by the DQ settings and is\n | applied to all DRAMs in the rank.\nNOTE 10 | During the PDA Enumerate ID Programming mode, only one enumerate command is allowed to a device. Once the PDA Enumerate\nJEDEC Standard No. 79-5\nPage 171\n4.16.1   PDA Enumerate ID Programming (Cont’d)\nAs an example, the following sequence to program the PDA Enumerate ID per device is as follows: \n1\nSend MPC with ‘Enter PDA Enumerate Programming Mode’ opcode\n2\nFor (i = 0, i < MAX_DRAMS, i++)\n-\nSend PDA Enumerate ID wi",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0431",
      "title": "umerate Result ",
      "description": "umerate Result \nNotes\nToggling\nLow - “0”\nEnumerate\nToggling\nHigh - “1”\nDon’t Enumerate\nHigh - “1”\nLow - “0”\nUnknown\n1\nHigh - “1”\nHigh - “1”\nDon’t Enumerate\n2\nDifferentially Low\nValid\nDon’t Enumerate\n3\nNOTE 1\nDQS_t/DQS_c are differential signals and small amounts of noise could appear as “toggling,” resulting in “Unknown” PDA \nEnumerate Results”.\nNOTE 2\nThe expected usage case where the DQS signals are high is to have the DQs held high as well.\nNOTE 3\n“Differentially Low” is defined as DQS_t low ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0432",
      "title": "ng mode, only one enumerate command is allowed to a device. ",
      "description": "ng mode, only one enumerate command is allowed to a device. Once the PDA Enumerate \nID is programmed, any change for the PDA Enumerate ID requires DRAM to enter into PDA Enumerate ID Programming mode.\nt 0\nt 1 | t 2 | t 3 | t 4 | t a | t a+1 | t a+2 | t a+3 | t b | t b+1 | t b+2 | t b+3 | t b+4 | t b+5 | t c | t c+1 | t c+2 | t c+3 | t c+4 | td | td+1 | td+2 | td+3 | te | te+1\nte+2 | te+3 | tf | tf+1\nCK_t, |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nCK_c |  | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0433",
      "title": "|  |  |  |  |  | ",
      "description": "|  |  |  |  |  | \nDQS_t |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \n |  |  |  |  |  |  |  |  |  |  |  | t\nPDA_S |  |  |  |  | t\nPDA_H |  |  |  |  |  |  |  |  |  | \nt 0\nt a | ta+1\nt a+2 | t b | t b+1 | t b+2 | t b+3 | t b+4 | t b+5 | t b+6 | t c | t c+1 | t c+2 | t c+3 | t c+4 | t c+5 | tc+6 | tc+7\ntd | te\ntd+1 | te+1 | te+\nCK_t, |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nCK_c |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nPDA Enum |  |",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0434",
      "title": "g of the next) and other timings ",
      "description": "g of the next) and other timings \nsuch as tPDA_DELAY.\nFigure 73 — Timing Diagram Showing PDA Enumerate Programming Mode Entry, Programming \nof PDA Enumerate ID, and PDA Enumerate Programming Mode Exit\nFigure 74 — PDA Enumerate Programming Mode w/Continuous DQS Toggle Timing Diagram\nt0\nt2\nt1\nt3\nt4\nta\nta+1\nta+2\nta+3\ntb\ntb+2 tb+3\ntb+4\ntb+5\ntc\ntd+2\nte\nte+3\ntf\ntb+1\ntf+1\ntc+1 tc+2\ntc+3\ntd\nte+1\nte+2\ntd+1\ntd+3\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES DES\nDES\nDQS_RTT_PARK\nD",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0435",
      "title": "S",
      "description": "S\nDES DES\nDES\nDES\nDES\nDES\nDES\nDES DES\nDES\nDES\nDES DES\nDES\nDES\nDQS_RTT_PARK\nDQS RTT\nPDA Enum \nProgramming\nEntry\nPDA Enum \nProgramming\nExit\nExit PDA Enum\nProgramming Mode\nEnter PDA Enum\nProgramming Mode\n4.16.1   PDA Enumerate ID Programming (Cont’d) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nt 0\nt 1 | t 2 | t 3 | t 4 | t a | t a+1 | t a+2 | t a+3 | t b | t b+1 | t b+2 | t b+3 | t b+4 | t b+5 | t c | t c+1 | t c+2 | t c+3 | t c+4 | td | td+1 | td+2 | td+3 | te | t",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0436",
      "title": "|  |  |  | DQS_t & DQS_c remain HIGH (driven or due to DQS_R",
      "description": "|  |  |  | DQS_t & DQS_c remain HIGH (driven or due to DQS_RTT_PARK) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nDQS_t |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nDRAM will execute the command regardless of the PDA Select ID value. | \nAs an example, the following sequence could be used to program unique MR fields per device: | \n1 | Send MPC with ‘PDA Select ID’ opcode, with encoding 0000 included in the opcode\n2 | Send MRW’s for field settings specific to De",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        },
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0437",
      "title": "etermine if the DRAM will execute the ",
      "description": "etermine if the DRAM will execute the \ncommands. For all other MPC commands (i.e., not the RTT_CA/CS/CK and RTT_PARK opcodes), the \nDRAM will execute the command regardless of the PDA Select ID value.\nAs an example, the following sequence could be used to program unique MR fields per device: \n1\nSend MPC with ‘PDA Select ID’ opcode, with encoding 0000 included in the opcode\n2\nSend MRW’s for field settings specific to Device 0000. this can be any number of MRW’s\n3\nSend MPC with ‘PDA Select ID’ opc",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        },
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0438",
      "title": "y",
      "description": "y\nPDA Enum \nProgramming\nExit\nExit PDA Enum\nProgramming Mode\nDQS_t & DQS_c remain HIGH (driven or due to DQS_RTT_PARK)\nDQ signals remain HIGH (driven or due to RTT_PARK)\nEnter PDA Enum\nProgramming Mode\n4.16.2   PDA Enumerate ID Programming Cont’d) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \n | t 0\nt 1 | t 2\nt a\nt a+1 | t a+2 | t a+3 | t a+4 | t b | t b+1 | t b+2\nt b+3 | t b+4 | t c | t c+1 | t c+2 | t c+3 | t c+4 | t d | t d+1 | td+1\ntd+2 | td+3 | te | te+1 | te+",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        },
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0439",
      "title": "MPC |  | DES |  | Valid",
      "description": "MPC |  | DES |  | Valid\nCS_n |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \n |  | t\nMPC_Delay |  |  | t |  |  |  | t |  |  |  |  | t |  |  |  |  |  |  |  |  | t |  |  | \n | *NOTE 2\n | t\nMPC_Delay\n | For any MRW CMD\nNOTE 1 | Commands used such as VREFCA or MRW have different command spacing requirements. Please refer to those specific sections in the\n | document for details.\nNOTE 2 | ANY Multi-cycle MPC or VREFCA command spacing is measured from the last valid comma",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        },
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0440",
      "title": "trobe edge ",
      "description": "trobe edge \nused for sampling DQ \nduring PDA operation\ntPDA_DQS_DELAY\n5\n18\nTBD\nTBD\nns\n1\nDQ Setup Time during \nPDA operation\ntPDA_S\n3\n-\nTBD\n-\nnCK\nDQ Hold Time during \nPDA operation\ntPDA_H\n3\n-\nTBD\n-\nnCK\nNOTE 1\nThe range of tPDA_DQS_DELAY specifies the full range of when the minimum of 16 strobe edges can be sent by the host controller.\nt0\nt2\nt1\nta\nta+1\nta+2 ta+3\nta+4\ntb\ntb+1\ntb+3\ntb+4\ntc\ntc+1\ntc+2\ntd+3\nte+1\nte+4\ntf\ntb+2\ntf+1\ntc+3\ntc+4\ntd\ntd+1\nte+2\nte+3\ntd+2\nte\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nD",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        },
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0441",
      "title": "DES DES",
      "description": "DES DES\nValid\ntMPC_Delay\nPDA_Delay\nt\nEnter PDA Enum\nProgramming \nMode\nExit PDA Enum\nProgramming \nMode\ntMPC_Delay\ntMPC_Delay\n*NOTE 1\nMPC_Delay\nt\nANY MPC,\nVrefCA or MRW\nANY MPC or VrefCA Multi-Cycle CMD\n |  | JEDEC Standard No. 79-5\n |  | Page 175\n4.17 | Read Training Pattern | \n4.17.1   Introduction |  | \n | Training of the Memory Interface requires the ability to read a known pattern from the DRAM, prior to | \n | enabling writes into the DRAM. Due to the increased frequencies supported by DDR5, ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        },
        {
          "name": "MRW"
        },
        {
          "name": "MRR"
        },
        {
          "name": "ACT"
        }
      ]
    },
    {
      "id": "REQ-0442",
      "title": "o the Read Training Pattern |  | ",
      "description": "o the Read Training Pattern |  | \naddress. |  | \nOnly BL16 Mode is supported by the Read Training Pattern and it should not be disturbed by an ACT |  | \ncommand until the completion of training. |  | \nJEDEC Standard No. 79-5\nPage 175\n4.17\nRead Training Pattern\n4.17.1   Introduction\nTraining of the Memory Interface requires the ability to read a known pattern from the DRAM, prior to \nenabling writes into the DRAM. Due to the increased frequencies supported by DDR5, a simple repeating \npattern wil",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "MRR"
        }
      ]
    },
    {
      "id": "REQ-0443",
      "title": ". The timing of the read data return ",
      "description": ". The timing of the read data return \nis the same as for an MRR or Read command, including the operation of the strobes (DQSL_t, DQSL_c, \nDQSU_t, DQSU_c).   The DRAM shall also support non-target ODT.\nAn alternate continuous burst mode is available and is configured with MRW to MR25:OP[3]=1. Once this \nmode is configured, any subsequent MRR (it does not need to be an explicit MRR to MR31) to that DRAM \nwill start the pattern output and will automatically continue to output the appropriate patter",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        },
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0444",
      "title": "the Read Pattern Data1/LFSR1 (MR27) register setting is: 0x3",
      "description": "the Read Pattern Data1/LFSR1 (MR27) register setting is: 0x3C. The Read Pattern Invert \n(MR28, MR29) register settings default to 0. The Read LFSR Assignments (MR30) register setting \ndefault is 0xFE.\nThe DRAM will not store the current LFSR state when exiting the Continuous Burst Output Mode and \nmay clear the pattern values stored in MR26-MR30, therefore any subsequent pattern reads will require the \nhost to reprogram the seed, pattern, inversion and LFSR assignments in MR26-MR30.\nThe Read Tra",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        },
        {
          "name": "ACT"
        }
      ]
    },
    {
      "id": "REQ-0445",
      "title": "ion | ",
      "description": "ion | \n |  | 1B: Clock\n |  | 0B: LFSR\nMR25 OP[2] | LFSR1 Pattern Option | \n |  | 1B: Clock\n |  | 0B: MRR command based (Default)\nMR25 OP[3] | Continuous Burst Mode | \n |  | 1B: Continuous Burst Output\nJEDEC Standard No. 79-5\nPage 176\n4.17.1   Introduction (Cont’d)\nTable 300 shows the MR field and encodings for the Read Training Pattern format settings.\nThe default value for the Read Training Pattern Format register setting is: 0x0.\nFor Serial Read Training Pattern Format mode, the following Mode",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        }
      ]
    },
    {
      "id": "REQ-0446",
      "title": "above conditions occur, the Host will need to reprogram the ",
      "description": "above conditions occur, the Host will need to reprogram the contents of MR26 and MR27, \nprior to utilizing either read training pattern mode (Continuous Burst Output mode or MRR Command \nBased mode).\nIn both cases, when the Read Training Pattern Format is set to Serial mode or LFSR mode, the Read\nPattern Invert - Lower DQ Bits and Read Pattern Invert - Upper DQ Bits settings will additionally\ninvert the pattern, per DQ bit. The Read Pattern Invert - Lower DQ Bits register will apply to x4, x8, a",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        },
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0447",
      "title": "/ LFSR0",
      "description": "/ LFSR0\nMR Address\nMRW OP\nOP7\nOP6\nOP5\nOP4\nOP3\nOP2\nOP1\nOP0\nMR26\nUI\n7\n6\n5\n4\n3\n2\n1\n0\nTable 302 — Read Pattern Data1 / LFSR1\nMR Address\nMRW OP\nOP7\nOP6\nOP5\nOP4\nOP3\nOP2\nOP1\nOP0\nMR27\nUI\n15\n14\n13\n12\n11\n10\n9\n8\n |  |  |  |  |  |  |  |  |  | JEDEC Standard No. 79-5 |  | \n |  |  |  |  |  |  |  |  |  |  |  | Page 177\n | 4.17.1   Introduction (Cont’d) |  |  |  |  |  |  |  |  |  |  | \n |  |  | Table 303 — Read Pattern Invert – Lower DQ Bits |  |  |  |  |  |  |  |  | \nMR Address |  | MRW OP |  | OP7 | OP6 |  | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRW"
        },
        {
          "name": "MRR"
        }
      ]
    },
    {
      "id": "REQ-0448",
      "title": "attern sequence for better coverage of DQ to |  |  |  |  |  ",
      "description": "attern sequence for better coverage of DQ to |  |  |  |  |  |  |  |  |  |  | \n | DQ crosstalk interactions. The LFSR assignments are programmed according to Figure 77. |  |  |  |  |  |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 177\n4.17.1   Introduction (Cont’d)\nThe default value for the Read Pattern Invert - Lower DQ Bits register setting is: 0x00.\nThe default value for the Read Pattern Invert - Upper DQ Bits register setting is: 0x00.\nThe values for both Read Pattern Invert - Lower and Upper",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        }
      ]
    },
    {
      "id": "REQ-0449",
      "title": "register. There are two instances of the same LFSR ",
      "description": "register. There are two instances of the same LFSR \npolynomial. These two instances will have unique seeds/states and supply patterns to any of the DQ \noutputs.\nFigure 77 — Read Training Pattern LFSR\nThe seed location in the figure clarifies the mapping for the Read Pattern Data0/LFRS0 and Read \nPattern Data1/LFSR1 mode registers relative to the LFSR logic. The LFSR output is directed to any \nnumber of the DQ outputs, depending on the LFSR assignment programming. These assignments between \nLFSR0",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0450",
      "title": "FSR1",
      "description": "FSR1\n |  |  | 0B: Read Pattern Data0/LFSR0\n | OP6 | DQL6/DQU6 | \n |  |  | 1B: Read Pattern Data1/LFSR1\n |  |  | 0B: Read Pattern Data0/LFSR0\n | OP7 | DQL7/DQU7 | \n |  |  | 1B: Read Pattern Data1/LFSR1\nJEDEC Standard No. 79-5\nPage 178\n4.17.2   LFSR Pattern Generation (Cont’d)\nThe default value for the Read LFSR Assignments register setting is: 0xFE.\nThe values for the Read LFSR Assignments register may be restored to the default values under the\nfollowing conditions:\n•\nSelf Refresh \n•\nPower-down ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        },
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0451",
      "title": "sters. A setting of ",
      "description": "sters. A setting of \n0x00 in either of the LFSR seed registers (MR26 and MR27) will not produce a pattern with any \ntransitions to 1. When set to this value the LFSR will produce a constant 0 pattern.\nWhen the LFSR0 Pattern Option MR25:OP[1] is set to 1, the pattern that is supplied by the DRAM is a \nhigh frequency clock pattern, instead of the LFSR. This clock pattern is sent only to the DQ signals that \nhave a setting of 0 in the corresponding DQ Opcode location in the Read LFSR Assignments re",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0452",
      "title": "B: Read Pattern Data0/LFSR0",
      "description": "B: Read Pattern Data0/LFSR0\n1B: Read Pattern Data1/LFSR1\nOP6\nDQL6/DQU6\n0B: Read Pattern Data0/LFSR0\n1B: Read Pattern Data1/LFSR1\nOP7\nDQL7/DQU7\n0B: Read Pattern Data0/LFSR0\n1B: Read Pattern Data1/LFSR1\nJEDEC Standard No. 79-5\nPage 179\n4.17.2   LFSR Pattern Generation (Cont’d)\nWhen the LFSR1 Pattern Option MR25:OP[2] is set to 1, the pattern that is supplied by the DRAM is a\nhigh frequency clock pattern, instead of the LFSR. This clock pattern is sent only to the DQ signals that\nhave a setting of ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        }
      ]
    },
    {
      "id": "REQ-0453",
      "title": "cares when in Serial Read Training Pattern Format)",
      "description": "cares when in Serial Read Training Pattern Format)\nRead Pattern Data0/LFSR0 = 0x1C\nRead Pattern Data1/LFSR1 = 0x59\nRead Pattern Invert - Lower DQ Bits = 0x55\nRead Pattern Invert - Upper DQ Bits = 0x55\n |  |  |  |  | Table 306 — Serial Bit Sequence Example |  |  |  |  |  |  |  |  |  |  |  | \n |  |  |  |  |  |  |  |  | Bit Sequence |  |  |  |  |  |  |  | \nPin | Invert |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \n |  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0\nDQL0 | 1 ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0454",
      "title": "| 0 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1",
      "description": "| 0 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1\nDQU7 | 0 (No) | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0\nJEDEC Standard No. 79-5\nPage 179\n4.17.2   LFSR Pattern Generation (Cont’d)\nWhen the LFSR1 Pattern Option MR25:OP[2] is set to 1, the pattern that is supplied by the DRAM is a \nhigh frequency clock pattern, instead of the LFSR. This clock pattern is sent only to the DQ signals that \nhave a setting of 1 in the corresponding DQ Opcode location in the Read LFSR Assignments re",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        }
      ]
    },
    {
      "id": "REQ-0455",
      "title": "Serial Bit Sequence Example",
      "description": "Serial Bit Sequence Example\n15\n14\n13\n12\n11\n10\n9\n8\n7\n6\n5\n4\n3\n2\n1\n0\nDQL0\n1 (Yes)\n1\n0\n1\n0\n0\n1\n1\n0\n1\n1\n1\n0\n0\n0\n1\n1\nDQL1\n0 (No)\n0\n1\n0\n1\n1\n0\n0\n1\n0\n0\n0\n1\n1\n1\n0\n0\nDQL2\n1 (Yes)\n1\n0\n1\n0\n0\n1\n1\n0\n1\n1\n1\n0\n0\n0\n1\n1\nDQL3\n0 (No)\n0\n1\n0\n1\n1\n0\n0\n1\n0\n0\n0\n1\n1\n1\n0\n0\nDQL4\n1 (Yes)\n1\n0\n1\n0\n0\n1\n1\n0\n1\n1\n1\n0\n0\n0\n1\n1\nDQL5\n0 (No)\n0\n1\n0\n1\n1\n0\n0\n1\n0\n0\n0\n1\n1\n1\n0\n0\nDQL6\n1 (Yes)\n1\n0\n1\n0\n0\n1\n1\n0\n1\n1\n1\n0\n0\n0\n1\n1\nDQL7\n0 (No)\n0\n1\n0\n1\n1\n0\n0\n1\n0\n0\n0\n1\n1\n1\n0\n0\nDQU0\n1 (Yes)\n1\n0\n1\n0\n0\n1\n1\n0\n1\n1\n1\n0\n0\n0\n1\n1\nDQU1\n0 (No)\n0\n1\n0\n1\n1\n0\n0\n1\n0\n0\n0",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0456",
      "title": "R1 Pattern Option = 0",
      "description": "R1 Pattern Option = 0\nRead Pattern Data0/LFSR0 = 0x5A\nRead Pattern Data1/LFSR1 = 0x3C\nRead LFSR Assignments = 0xFE\nRead Pattern Invert - Lower DQ Bits = 0x00\nRead Pattern Invert - Upper DQ Bits = 0xFF\n |  |  |  | Table 307 — LFSR Bit Sequence Example 1 |  |  |  |  |  |  |  |  |  |  |  |  |  | \n |  |  |  |  |  |  |  |  |  | Bit Sequence |  |  |  |  |  |  |  | \nPin | Invert | LFSR |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \n |  |  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0457",
      "title": "| 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0",
      "description": "| 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0\nDQL7 | 0 (No) | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0\nDQU0 | 1 (Yes) | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1\nDQL5 | 0 (No) | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0\nDQL6 | 0 (No) | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0\nDQL7 | 0 (No) | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0\nDQU0 | 1 (Yes) | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0458",
      "title": "0",
      "description": "0\n1\n1\n1\n1\n1\n0\n0\nDQL3\n0 (No)\n1\n0\n1\n1\n1\n1\n0\n1\n1\n0\n1\n1\n1\n1\n1\n0\n0\nDQL4\n0 (No)\n1\n0\n1\n1\n1\n1\n0\n1\n1\n0\n1\n1\n1\n1\n1\n0\n0\nDQL5\n0 (No)\n1\n0\n1\n1\n1\n1\n0\n1\n1\n0\n1\n1\n1\n1\n1\n0\n0\nDQL6\n0 (No)\n1\n0\n1\n1\n1\n1\n0\n1\n1\n0\n1\n1\n1\n1\n1\n0\n0\nDQL7\n0 (No)\n1\n0\n1\n1\n1\n1\n0\n1\n1\n0\n1\n1\n1\n1\n1\n0\n0\nDQU0\n1 (Yes)\n0\n1\n1\n0\n0\n1\n1\n1\n1\n1\n1\n0\n0\n0\n1\n0\n1\nDQU1\n1 (Yes)\n1\n1\n0\n0\n0\n0\n1\n0\n0\n1\n0\n0\n0\n0\n0\n1\n1\nDQU2\n1 (Yes)\n1\n1\n0\n0\n0\n0\n1\n0\n0\n1\n0\n0\n0\n0\n0\n1\n1\nDQU3\n1 (Yes)\n1\n1\n0\n0\n0\n0\n1\n0\n0\n1\n0\n0\n0\n0\n0\n1\n1\nDQU4\n1 (Yes)\n1\n1\n0\n0\n0\n0\n1\n0\n0\n1\n0\n0\n0\n0\n0\n1\n1\nDQU5\n1 (Yes)\n1\n1\n0\n",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0459",
      "title": "Pattern Data1/LFSR1 = 0x3C (This value is a don’t care when ",
      "description": "Pattern Data1/LFSR1 = 0x3C (This value is a don’t care when LFSR1 Pattern Option = 1)\nRead LFSR Assignments = 0x04\nRead Pattern Invert - Lower DQ Bits = 0xFB\nRead Pattern Invert - Upper DQ Bits = 0xFB\nDQL5 | 1 (Yes) | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1\nDQL6 | 1 (Yes) | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1\nDQL7 | 1 (Yes) | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1\nDQU0 | 1 (Yes) | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0460",
      "title": "1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1",
      "description": "1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1\nDQU6 | 1 (Yes) | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1\nDQU7 | 1 (Yes) | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1\n |  |  |  | Table 308 — LFSR Bit Sequence Example 2 |  |  |  |  |  |  |  |  |  |  |  |  |  | \n |  |  |  |  |  |  |  |  |  | Bit Sequence |  |  |  |  |  |  |  | \nPin | Invert | LFSR |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \n |  |  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0461",
      "title": "| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1",
      "description": "| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1\nDQU7 | 1 (Yes) | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1\nJEDEC Standard No. 79-5\nPage 181\n4.17.3   Read Training Pattern Examples (Cont’d)\nTable 308 shows the bit sequence of the Read Training Pattern, for the following programming:\nRead Training Pattern Format = 1 (LFSR)\nLFSR0 Pattern Option = 0 \nLFSR1 Pattern Option = 1 (Clock Pattern Option)\nRead Pattern Data0/LFSR0 = 0x00 (When the LFSR seed is set to 0, this produces a constant 0",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0462",
      "title": "1",
      "description": "1\n1\n1\n1\n1\n1\nDQU4\n1 (Yes)\n0\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\nDQU5\n1 (Yes)\n0\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\nDQU6\n1 (Yes)\n0\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\nDQU7\n1 (Yes)\n0\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\n1\nJEDEC Standard No. 79-5\nPage 182\n4.17.4  Read Training Pattern Timing Diagrams\nThe timing of the data return and strobe sequence should match that of a Read operation. The timing of the\nRead Training Pattern will be similar to the MRR operation, with the exception that the MRR to the\naddress that in",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        }
      ]
    },
    {
      "id": "REQ-0463",
      "title": "|  |  |  |  |  |  |  |  |  |  |  | tRPRE |  |  |  | tRPST | ",
      "description": "|  |  |  |  |  |  |  |  |  |  |  | tRPRE |  |  |  | tRPST |  | \n |  |  |  |  |  |  |  |  |  |  |  |  |  | D0 | D1\nD2 | D13\nD14 D15 |  |  | \nDQ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \n | sequenced every 8 tCK. Figure 79 shows a back to back pattern example: |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \n | t 0\nt 1\nt 2\nt 3\nt 4\nt a\nt a+1\nt a+2\nt a+3\nt b\nt b+1\nt b+2\nt c\nt c+1\nt c+2 | t c+3 | t d | t d+1 | t d+2 | t d+3 | te | te+1 | te+2 | te+3 | tf | tf+1 | tf+2 | tf+3 | tf+4 | tf+5\n",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        }
      ]
    },
    {
      "id": "REQ-0464",
      "title": "NOTE | The Read Training Pattern shall align to the DDR5 pre",
      "description": "NOTE | The Read Training Pattern shall align to the DDR5 preamble timings. |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 182\n4.17.4  Read Training Pattern Timing Diagrams\nThe timing of the data return and strobe sequence should match that of a Read operation. The timing of the \nRead Training Pattern will be similar to the MRR operation, with the exception that the MRR to the \naddress that invokes the Read Training Pattern will be a full BL16 pattern. The timing betwee",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        },
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0465",
      "title": "e+2",
      "description": "e+2\ntf\ntf+3\ntf+4\nD0\nD1\nD2\nD14 D15\nD13\ntb+1\ntf+5\ntd\ntd+1\ntd+2\nte\ntf+1\ntf+2\nD0\nD1\nD2 D11 D12 D13 D14 D15\nDQ\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES DE\nDES\nDES DES\nDES\n(Read Pattern)\n(Read Pattern)\n(Any Other)\nMRR\nD0\nD1\nD2 D13 D14 D15\nD0\nD1\nD2\nD13 D14 D15\nD0\nD1\nD2\nD13 D14 D15\nD0\nD1\nD2 D13 D14 D15\nt0\nt2\nt1\nt3\nt4\nta\nta+1\nta+2\nta+3\ntb\ntb+2\ntb+3\ntb+4\ntb+5\ntb+6\nte\nte+2\ntf+2\ntg\ntb+1\ntg+1\ntc\ntc+1\ntc+2\ntd+1\ntf\ntf+1\nDES\nDES\nDES\nDES\nDES\nDES\nDES DES\nDES\nDES DES\nDES\nDES\nDES\n",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        },
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0466",
      "title": "b+3",
      "description": "b+3\ntb+4\ntb+5\ntb+6\nte\nte+2\ntf+2\ntg\ntb+1\ntg+1\ntc\ntc+1\ntc+2\ntd+1\ntf\ntf+1\nDES\nDES\nDES\nDES\nDES\nDES\nDES DES\nDES\nDES DES\nDES\nDES\nDES\nDES\nDES\nDES DES\nDES\nDES\n(Exit Continuous)\nMRW\nValid\n(Exit Continuous)\nMRW\n |  | JEDEC Standard No. 79-5 | \n |  |  | Page 183\n4.17.4   Read Training Pattern Timing Diagrams (Cont’d) |  |  | \n | Table 309 — Timing Parameters for Read Training Patterns |  | \nParameter\nSymbol | Min\nMax | Units | Notes\nRegistration of MRW Continuous Burst | tCont_Exit+ |  | \ntCont_Exit_Delay ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRW"
        },
        {
          "name": "MRR"
        },
        {
          "name": "ACT"
        },
        {
          "name": "MPC"
        },
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-0467",
      "title": "while in this mode. The MRR commands may be |  | ",
      "description": "while in this mode. The MRR commands may be |  | \nsequenced to enable back to back bursts on the DQ bus. |  |  | \nRead preamble training mode is exited within tSDOff after setting MR2:OP[0]. |  |  | \nJEDEC Standard No. 79-5\nPage 183\n4.17.4   Read Training Pattern Timing Diagrams (Cont’d)\n4.18\nRead Preamble Training Mode\n4.18.1   Introduction \nRead preamble training supports read leveling of the host receiver timings. This mode supports MRR \ntransactions that access the Read Training Pattern, and",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        },
        {
          "name": "ACT"
        },
        {
          "name": "MRW"
        },
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-0468",
      "title": "MRW, are still supported in this mode. Once READ ",
      "description": "MRW, are still supported in this mode. Once READ \nPreamble Training is enabled, the device will drive DQS_t LOW and DQS_c HIGH within tSDOn and \nremain at these levels until an MRR command is issued.\nDuring read preamble training, a 1 tCK preamble will be used instead of the programmed DQS preamble \nsetting. Once the MRR command is issued, the device will drive DQS_t/DQS_c after CL-tRPRE (where \ntRPRE=1CK), like a normal READ burst with the Read DQS Offset setting programmed in MR40 applied. \nIn",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRW"
        },
        {
          "name": "READ"
        },
        {
          "name": "MRR"
        },
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0469",
      "title": "the strobe driven differential low after Read Preamble Train",
      "description": "the strobe driven differential low after Read Preamble Training Mode is\nenabled, and also shows the strobe timings including a 1tCK Preamble, after an MRR command to access\nthe Read Training Pattern:\nthe Read Training Pattern: |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nt 0 | t 1\nt 2\nt 3\nt 4\nt a\nt a+1 | t a+2 | t a+3 | t a+4 | t a+5 | t a+6 | t b | t b+1 | t b+2 | t c | t c+1 | t c+2 | t d | t d+1 | td+2 | t e+1\nt d+5\ntd+3\ntd+4\nt e\nte+2 | te+3\nCK_c, |  |  |  |  |  |  |  |  |  |  |  |  |  ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        },
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0470",
      "title": "d to access",
      "description": "d to access\nthe Read Training Pattern:\nFigure 81 — Timing Diagram for Read Preamble Training Mode Entry, Read Training Pattern \nAccess and Read Preamble Training Mode Exit\n4.19\nCA Training Mode (CATM)\n4.19.1   Introduction    \nThe CA Training Mode is a method to facilitate the loopback of a logical combination of the sampled \nCA[13:0] signals. In this mode, the CK is running, and the CS_n qualifies when the CK samples the CA \nsignals. A loopback equation that includes all the CA signals results ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        },
        {
          "name": "NOP"
        },
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0471",
      "title": "— Timing Parameters for Preamble Training Mode",
      "description": "— Timing Parameters for Preamble Training Mode\nParameter\nSymbol\nMin\nMax\nDelay from MRW Command \nto DQS Driven\ntSDOn\n-\nMax(12nCK, 20ns)\nDelay from MRW Command \nto DQS Disabled\ntSDOff\n-\nMax(12nCK, 20ns)\nt0\nt2\nt1\nt3\nt4\nta\nta+1\nta+2\nta+3\nta+4\nta+6 tb\ntb+1\ntb+2\ntc\ntd+4\nta+5\ntc+1 tc+2\ntd\ntd+2\nD0\nD1\nD2  D13 D14 D15\nDQ\nDES\nDES\nDES DES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES DES\nDES\nRead Preamble Training Mode = Enable: MR2[OP0] = 1\nRead Preamble Training Mode = Disable: MR2[OP0] = 0\n | Table",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0472",
      "title": "|  | ",
      "description": "|  | \nNOTE 1 | This timing parameter is applied to each DQ independently, not all-DQs valid window perspective. |  |  |  | \nJEDEC Standard No. 79-5\nPage 185\n4.19.3   CA Training Mode (CATM) Operation\nIn CA Training Mode, the CA values are sampled in the same way as for functional operation, where the \nCS_n qualifies which cycle the sampling occurs in, and the sample is captured by the rising CK edge. \nUnlike functional operation, there is no concept of multiple cycle commands in CA Training Mode",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0473",
      "title": "gram for CA Training Mode",
      "description": "gram for CA Training Mode\nTable 312 — AC Parameters for CA Training Mode\nSymbol\nDescription\nMin\nMax\nUnit\nNote\ntCATM_Entry\nRegistration of CATM entry \ncommand to start of training \nsamples time\n20\n-\nns\ntCATM_Exit\nRegistration of CATM exit CS_n \nassertion to end of training \nmode. This is when DQ is no \nlonger driven by the DRAM\n-\n14\nns\ntCATM_Exit_Delay\nRegistration of CATM exit to \nnext valid command delay\n20\n-\nns\ntCATM_Valid\nTime from sample evaluation to \noutput on DQ bus\n-\n20\nns\ntCATM_DQ_Windo",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        },
        {
          "name": "NOP"
        }
      ]
    },
    {
      "id": "REQ-0474",
      "title": "ical value",
      "description": "ical value\nshall be considered 0 for the XOR\ncomputation, though as indicated in Table 3 ,\nthe ball location associated with CA13's\nlogical input (which switches with CA12) shall\nbe connected to VDDQ.\n |  | Table 314 — Output Equations per Interface Width | \nOutput | X16 | X8 | X4\nDQ0 | CATM Output | CATM Output | CATM Output\nDQ1 | CATM Output | CATM Output | CATM Output\nDQ2 | CATM Output | CATM Output | CATM Output\nDQ3 | CATM Output | CATM Output | CATM Output\nDQ4 | CATM Output | CATM Output | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0475",
      "title": "4 — Output Equations per Interface Width",
      "description": "4 — Output Equations per Interface Width\nDQ0\nCATM Output\nCATM Output\nCATM Output\nDQ1\nCATM Output\nCATM Output\nCATM Output\nDQ2\nCATM Output\nCATM Output\nCATM Output\nDQ3\nCATM Output\nCATM Output\nCATM Output\nDQ4\nCATM Output\nCATM Output\nDQ5\nCATM Output\nCATM Output\nDQ6\nCATM Output\nCATM Output\nDQ7\nCATM Output\nCATM Output",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0476",
      "title": "M Output",
      "description": "M Output\nDQ2\nCATM Output\nCATM Output\nCATM Output\nDQ3\nCATM Output\nCATM Output\nCATM Output\nDQ4\nCATM Output\nCATM Output\nDQ5\nCATM Output\nCATM Output\nDQ6\nCATM Output\nCATM Output\nDQ7\nCATM Output\nCATM Output\n |  | JEDEC Standard No. 79-5\n |  | Page 187\n4.20 | CS Training Mode (CSTM) | \n4.20.1   Introduction |  | \nThe CS Training Mode is a method to facilitate the loopback of a sampled sequence of the CS_n signal. In |  | \nthis mode, the CK is running, and the CA signals are held in a NOP command encodi",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "NOP"
        },
        {
          "name": "MPC"
        },
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-0477",
      "title": "luated in pairs, and then the two pairs are combined with a ",
      "description": "luated in pairs, and then the two pairs are combined with a logical OR prior to sending to the |  | \nDQ output. The samples evaluation to determine the output is shown in Tables 315 through 317: |  | \nJEDEC Standard No. 79-5\nPage 187\n4.20\nCS Training Mode (CSTM)\n4.20.1   Introduction    \nThe CS Training Mode is a method to facilitate the loopback of a sampled sequence of the CS_n signal. In \nthis mode, the CK is running, and the CA signals are held in a NOP command encoding state. Once this \nmod",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "NOP"
        }
      ]
    },
    {
      "id": "REQ-0478",
      "title": "le[1] and Sample[3] ",
      "description": "le[1] and Sample[3] \nresults in a logic 1, the DRAM will drive a 0 on all the DQ signals. There is no requirement to drive any \nstrobes, and the output signal could transition as often as every 4 tCK.\n4.20.2   Entry and Exit for CS Training Mode   \nThe CS Training Mode is enabled when the host sends an MPC command with the opcode for CS Training \nMode Entry. Since CS Training must occur prior to establishing alignment between CK and CS_n signals, \nthe MPC command extends beyond multiple tCK cycl",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        },
        {
          "name": "NOP"
        },
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-0479",
      "title": "Since the timing ",
      "description": "Since the timing \nrelationship between CS_n and CK is understood when exiting CS Training Mode, the host can send either \na multi-cycle CS_n assertion during the MPC command or a single tCK assertion.\n4.20.3   CS Training Mode (CSTM) Operation\nIn CS Training Mode, the CS_n values are sampled on all CK rising edges. Each group of 4 consecutive \nsamples is evaluated in pairs, and then the two pairs are combined with a logical OR prior to sending to the \nDQ output. The samples evaluation to determi",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0480",
      "title": "diate Output[0]",
      "description": "diate Output[0]\nOutput[0]\nCS_n Sample[0]\nCS_n Sample[1]\n1\n0\n0\n0\n0\n1\n1\n1\n0\n1\n1\n1\nTable 316 — Sample Evaluation for Intermediate Output[1]\nOutput[1]\nCS_n Sample[2]\nCS_n Sample[3]\n1\n0\n0\n0\n0\n1\n1\n1\n0\n1\n1\n1\nillustrated. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nt 0 | t 1 | t 2 | t a | t a+1 | t a | t a+1 | t b | t b+1 | t b+2 | t b+3 | t b+4 | t b+5 | t b+6 | t b+7 | t c | t c+3\nt c+1\nt c+2 | tc+4\ntc+5\ntd | t d+1 | t e | t e+1 | te+2 | te+3 | te+4\nCK_t, |  |  |  |  |  |  |  ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        },
        {
          "name": "NOP"
        }
      ]
    },
    {
      "id": "REQ-0481",
      "title": "|  |  | ",
      "description": "|  |  | \nDQ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | OUTPUT “0” | OUTPUT “0” |  |  |  |  |  | \n |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | tCSTM_DQ_Window | tCSTM_DQ_Window |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 188\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n4.20.3   CS Training Mode (CSTM) Opera",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "NOP"
        },
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0482",
      "title": "DES",
      "description": "DES\nDES\nNOP\nNOP\nSample (0)\nSample (1)\nSample (2)\nSample (3)\nSample (0)\nSample (1)\nSample (2)\nSample (3)\nSample (x)\nSample (x+1)\nSample (x+2)\nSample (x+3)\nMPC Command (Opcode = CS Training Mode Enter)\nMPC Command (Opcode = CS Training Mode Exit)\nNOP\nNOP\nNOP\nNOP\nNOP\nValid\ntCSTM_Min_to_MPC_exit\nNOP\nDES\nDES DES\nDES\nNOP\nNOP\nDES\nDES\nDES\nMPC\nSample (0)\nSample (1)\nSample (2)\nSample (3)\nSample (0)\nSample (1)\nSample (2)\nSample (3)\nSample (x)\nSample (x+1)\nSample (x+2)\nSample (x+3)\nMPC Command (Opcode = CS ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "NOP"
        },
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0483",
      "title": "TE 1 | This timing parameter is applied to each DQ independe",
      "description": "TE 1 | This timing parameter is applied to each DQ independently, not all-DQs valid window perspective. |  |  |  | \nJEDEC Standard No. 79-5\nPage 189\n4.20.3   CS Training Mode (CSTM) Operation (Cont’d)\nWhen host trains CS_n timing for DDR5 by using CSTM, CS_n sampling timing for each DRAM could be \ndifferent from each other because the variation of internal timing is different for each DRAM. Therefore, \neven though the CS setup/hold time is appropriate for each DRAM, 4-tCK CS_n sampling window wh",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0484",
      "title": "�",
      "description": "�\n����\n����\n����\n����\n����\n����\n����\n����\n����\n�����\n�����\n�����\n�������\n�������\n�������\n�������\n�������\n�������\n�������\n��������� ��������� ��������� ���������\n��������� ��������� ��������� ���������\n��������� ��������� ��������� ���������\n���������������������\n��������� ��������� ��������� ���������\n��������� ��������� ��������� ���������\n��������� ��������� ��������� ���������\n��������� ��������� ��������� ���������\nJEDEC Standard No. 79-5\nPage 190\n4.20.3.1   Output signals\nTable 319 shows wh",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0485",
      "title": "M Output",
      "description": "M Output\nDQ2\nCSTM Output\nCSTM Output\nCSTM Output\nDQ3\nCSTM Output\nCSTM Output\nCSTM Output\nDQ4\nCSTM Output\nCSTM Output\nDQ5\nCSTM Output\nCSTM Output\nDQ6\nCSTM Output\nCSTM Output\nDQ7\nCSTM Output\nCSTM Output\n |  | JEDEC Standard No. 79-5\n |  | Page 191\n4.21 | Write Leveling Training Mode | \n4.21.1   Introduction |  | \nThe DDR5 memory module adopted fly-by topology for the commands, addresses, control signals, and |  | \nclocks. The fly-by topology has benefits from reducing number of stubs and their len",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-0486",
      "title": "nd, and held statically low |  | ",
      "description": "nd, and held statically low |  | \notherwise. The controller repeatedly delays DQS_t - DQS_c, sends a WRITE command, and monitors the |  | \nDQ feedback until a transition from 0 to 1 is detected. |  | \nJEDEC Standard No. 79-5\nPage 191\n4.21\nWrite Leveling Training Mode\n4.21.1   Introduction\nThe DDR5 memory module adopted fly-by topology for the commands, addresses, control signals, and \nclocks. The fly-by topology has benefits from reducing number of stubs and their length, but it also causes \nfli",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-0487",
      "title": "for a given DRAM, Write preamble setting, and operating freq",
      "description": "for a given DRAM, Write preamble setting, and operating frequency, that setting may be \nsubsequently restored to the DRAM after reset, power-cycle, or return to a previously used operating \nfrequency.\nThe memory controller can use the ‘write leveling’ feature and feedback from the DDR5 DRAM to adjust \nthe DQS_t - DQS_c to align to the phase and cycle that corresponds to the Write Latency delay after the \nWRITE command. The memory controller involved in the leveling must have adjustable delay set",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-0488",
      "title": "c phase and ",
      "description": "c phase and \noffset. During Write Leveling Training (both External and Internal), the DQS_t-DQS_c pattern should \ninclude the full preamble and only the first toggle of the normal data burst sequence.\nWhile in Write Leveling Training Mode (both External and Internal), the DRAM will sample the Internal \nWrite Leveling Pulse with the last rising DQS_t - DQS_c edge sent by the host and feed back the result of \nthis sample on the DQ bus.\nWhile in Write Leveling Mode (both External and Internal), the",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-0489",
      "title": "to a WRITE command, and held statically low ",
      "description": "to a WRITE command, and held statically low \notherwise. The controller repeatedly delays DQS_t - DQS_c, sends a WRITE command, and monitors the \nDQ feedback until a transition from 0 to 1 is detected.\nJEDEC Standard No. 79-5\nPage 192\n4.21.1   Introduction (Cont’d)\nDuring Internal Write Leveling Training flows, the host will apply an offset to the starting point or the final\nsetting of the DQS_t - DQS_c signals. The offsets are referred to as WL_ADJ_start and WL_ADJ_end.\nThis will minimize the tD",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-0490",
      "title": "DQS_t - DQS_c signals that",
      "description": "DQS_t - DQS_c signals that\nwere previously aligned with the pin-level Write Latency timing. The Write Leveling Internal Cycle\nAlignment setting only applies when the Internal Write Timing is Enabled.\nJEDEC Standard No. 79-5\nPage 192\n4.21.1   Introduction (Cont’d)\nDuring Internal Write Leveling Training flows, the host will apply an offset to the starting point or the final \nsetting of the DQS_t - DQS_c signals. The offsets are referred to as WL_ADJ_start and WL_ADJ_end. \nThis will minimize the t",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0491",
      "title": "eveling Training Flow, the DRAM tWPRE value must be configur",
      "description": "eveling Training Flow, the DRAM tWPRE value must be configured to the functional \noperation setting.\nNote that DQS ODT is based on a DQS PARK Mode and is not enabled and disabled with DQ ODT \ntimings.\n4.21.2   Write Leveling Mode Registers\nThe MR fields for Write Leveling Training, Internal Write Timing, and Write Leveling Internal Cycle \nAlignment are listed Tables 320 and 321. To enter Write Leveling Training Mode, program MR2 OP[1]=1, \nto exit the mode program MR2 OP[1]=0. Write Leveling Inte",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0492",
      "title": "erence Only",
      "description": "erence Only\n See Section 3.5.5 for details\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nWrite Leveling\n Internal Cycle \nAlignment - Upper Byte\nWrite Leveling\n Internal Cycle \nAlignment - Lower Byte\nJEDEC Standard No. 79-5\nPage 193\n4.21.3   External Write Leveling Training Operation\nWhen Write Leveling Mode is enabled and the Internal Write Timings is disabled, the DRAM will have an\nInternal Write Leveling pulse that indicates how the DQS_t - DQS_c signals shall be aligned to match the\npin-lev",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRW"
        },
        {
          "name": "WRITE"
        },
        {
          "name": "ACT"
        },
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-0493",
      "title": "rate the timing requirements associated with",
      "description": "rate the timing requirements associated with\nWrite Leveling Training Mode Entry, the Internal Write Leveling Pulse alignment during External Write\nLeveling Training, and the DQ sample feedback timing.\nLeveling Training, and the DQ sample feedback timing. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \n | t 0 | t 1 | t 2 |  | t 3 | t 4 | t a | t a+1 | t a+2 | t a+3 | t b | t b+1 | t b+2 | t c | t c+1 | t c+2 | t c+3\nt d\nt d+1 | t d+2 | t d+3 | te | te+1 |",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRW"
        },
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-0494",
      "title": "|  |  | ",
      "description": "|  |  | \nDQS_t |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nDQS_c |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 193\n4.21.3   External Write Leveling Training Operation\nWhen Write Leveling Mode is enabled and the Internal Write Timings is disabled, the DRAM will have an \nInternal Write Leveling pulse that indicates how the DQS_t - DQS_c signals shall be aligned to match the \npin-l",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0495",
      "title": "of the ",
      "description": "of the \nupper diff_DQS(diff_UDQS) to internal Write Leveling pulse relationship whereas the lower data bits \nwould indicate the lower diff_DQS(diff_LDQS) to internal Write Leveling pulse relationship.\nFigure 86 shows the timing sequence to enter Write Leveling Training Mode, operation during Write \nLeveling Training Mode (with Internal Write Timings disabled), and the timing sequence to exit Write \nLeveling Training mode. An MRW command is sent to enable Write Leveling Training Mode. Prior to \ns",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRW"
        },
        {
          "name": "WRITE"
        },
        {
          "name": "ACT"
        },
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-0496",
      "title": "al Write Leveling Pulse alignment during External Write ",
      "description": "al Write Leveling Pulse alignment during External Write \nLeveling Training, and the DQ sample feedback timing.\nFigure 86 — Timing Diagram for Write Leveling Training Mode (External Training, 0 Sample)\nt0\nt2\nt1\nt3\nt4\nta\nta+1\nta+2\nta+3\ntb\ntb+2 tc\ntc+1\ntc+2\ntc+3\nte+2\ntf\ntf+3\ntg\ntb+1\ntg+1\ntd\ntd+1\ntd+2\nte\ntf+1\ntf+2\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES DES\nDES\nDES DES\nDES\nWR_P,\nCA,BL,\nAP\nBA,BG\nMA, OP\nMRA\nWL Training Mode = 1\nWL Training Mode = 0",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0497",
      "title": "g",
      "description": "g\ntb+1\ntg+1\ntd\ntd+1\ntd+2\nte\ntf+1\ntf+2\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES DES\nDES\nDES DES\nDES\nWR_P,\nCA,BL,\nAP\nBA,BG\nMA, OP\nMRA\nWL Training Mode = 1\nWL Training Mode = 0\n4.21.3   External Write Leveling Training Operation (Cont’d) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nt 0\nt 1\nt 2 | t 3 | t 4 | t a | t a+1 | t a+2 | t a+3 | t b | t b+1 | t b+2 | t c | t c+1 | t c+2 | t c+3 | t d | t d+1 | t d+2 | t d+3 | te | te+1 | te+2 | te+3 | tf",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRW"
        },
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-0498",
      "title": "|  |  |  |  |  |  |  |  | ",
      "description": "|  |  |  |  |  |  |  |  | \nDQS_c |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 194\n4.21.3   External Write Leveling Training Operation (Cont’d)\nFigure 87 — Timing Diagram for Write Leveling Training Mode (External Training, 1 Sample)\nThe Memory controller initiates Write Leveling mode of all DRAMs in a rank by setting MR2:OP[1]=1. \nWhen entering write leveling mode, the DQ pins are in undefined driving mode. Since the controller levels \none ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        },
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0499",
      "title": "quence) after some time, which is controller dependent. Once",
      "description": "quence) after some time, which is controller dependent. Once a 0 to 1 transition is \ndetected, the controller locks DQS_t - DQS_c delay setting and external write leveling is achieved for the \ndevice.\n4.21.4   Write Leveling Internal Cycle Alignment Operation\nAfter the external Write Leveling Training step is completed, and the host DQS_t - DQS_c signals have \nbeen aligned to the pin-level Write Latency timing, the host will apply a negative offset (WL_ADJ_start) \nto the DQS_t - DQS_c timing. Th",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0500",
      "title": "g",
      "description": "g\ntb+1\ntg+1\ntd\ntd+1\ntd+2\nte\ntf+1\ntf+2\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES DES\nDES\nDES DES\nDES\nWR_P,\nCA,BL,\nAP\nBA,BG\nMA, OP\nMRA\nWL Training Mode = 1\nWL Training Mode = 0\n | Table 322 — WL_ADJ_start and WL_ADJ_end Values per tWPRE Setting |  |  | \nWL_ADJ term | Description | tWPRE = 2 tCK | tWPRE = 3 tCK | tWPRE = 4 tCK1\n | Offset that the host applies to the DQS_t/ |  |  | \n | DQS_c timing just after external Write |  |  | \nWL_ADJ_start |  | -0.75 tCK | -1.25 tCK |",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0501",
      "title": "ge within the preamble |  |  | ",
      "description": "ge within the preamble |  |  | \n | window. |  |  | \nNOTE 1 | For tWPRE = 4 tCK, CL is required to be ≥ 30 during Write Leveling Training Mode operation. This is irrespective of the CL setting |  |  | \nDQS_t - DQS_c toggles. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \n | t 0 | t 1 | t 2 |  | t 3 | t 4 | t a | t a+1 | t a+2 | t a+3 | t b | t b+1 | t b+2 | t c | t c+1 | t c+2 | t c+3 | t d | t d+1 | t d+3\nt d+2\nte | te+1 | te+2 | te+3 | tf | tf+1 | tf+2",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRW"
        },
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-0502",
      "title": "|  |  | ",
      "description": "|  |  | \nDQS_t |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nDQS_c |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 195\n4.21.4   Write Leveling Internal Cycle Alignment Operation (Cont’d)\nTable 322 summarizes the WL_ADJ_start and WL_ADJ_end values per tWPRE setting.\nFigure 88 demonstrates Write Leveling Training operation when Internal Write Timings are enabled and \nthe Internal Cycl",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0503",
      "title": "3",
      "description": "3\ntb\ntb+2 tc\ntc+1\ntc+2\ntc+3\nte+2\ntf\ntf+3\ntg\ntb+1\ntg+1\ntd\ntd+1\ntd+2\nte\ntf+1\ntf+2\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES DES\nDES\nDES DES\nDES\nWR_P,\nCA,BL,\nAP\nBA,BG\nMA, OP\nMRA\nWL Training Mode = 1\nWL Training Mode = 0",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0504",
      "title": "g",
      "description": "g\ntb+1\ntg+1\ntd\ntd+1\ntd+2\nte\ntf+1\ntf+2\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES DES\nDES\nDES DES\nDES\nWR_P,\nCA,BL,\nAP\nBA,BG\nMA, OP\nMRA\nWL Training Mode = 1\nWL Training Mode = 0\n4.21.4   Write Leveling Internal Cycle Alignment Operation (Cont’d) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \n | t 0 | t 1 | t 2 |  | t 3 | t 4 | t a | t a+1 | t a+2 | t a+3 | t b | t b+1 | t b+2 | t c | t c+1\nt c+2 | t c+3 | t d | t d+1 | t d+2",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRW"
        },
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-0505",
      "title": "_t |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  ",
      "description": "_t |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nDQS_c |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nTraining Mode Measurement to finalize the setting—Figure 90 is only for illustration. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \n | t 0 | t 1 | t 2 |  | t 3 | t 4 | t a | t a+1 | t a+2 | t a+3 | t b | t b+1 | t b+2 | t c | t c+1 | t c+2 | t c+3\nt d\nt d+1\nt d",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRW"
        },
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-0506",
      "title": "|  |  |  |  |  |  | ",
      "description": "|  |  |  |  |  |  | \nDQS_t |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nDQS_c |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 196\n4.21.4   Write Leveling Internal Cycle Alignment Operation (Cont’d)\nFigure 89 — Timing Diagram for Write Leveling Training Mode (Internal Cycle Alignment, 1 \nSample)\n4.21.5   Write Leveling Internal Phase Alignment and Final Host DQS Timing Operation\nOnce the Intern",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-0507",
      "title": "ng—Figure 90 is only for illustration.",
      "description": "ng—Figure 90 is only for illustration.\nFigure 90 — Timing Diagram for Final Timings after Write Leveling Training is Complete\nt0\nt2\nt1\nt3\nt4\nta\nta+1\nta+2\nta+3\ntb\ntb+2 tc\ntc+1\ntc+2\ntc+3\nte+2\ntf\ntf+3\ntg\ntb+1\ntg+1\ntd\ntd+1\ntd+2\nte\ntf+1\ntf+2\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES DES\nDES\nDES DES\nDES\nWR_P,\nCA,BL,\nAP\nBA,BG\nMA, OP\nMRA\nWL Training Mode = 1\nWL Training Mode = 0\nt0\nt2\nt1\nt3\nt4\nta\nta+1\nta+2\nta+3\ntb\ntb+2 tc\ntc+1\ntc+2\ntc+3\nte+2\ntf\ntf+3\ntg\ntb+1\ntg+1\ntd\ntd+1\ntd+2\nte",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0508",
      "title": "-5",
      "description": "-5\nPage 197\n4.21.5   Write Leveling Internal Phase Alignment and Final Host DQS Timing Operation (Cont’d)\nTable 323 summarizes the timing parameter ranges associated with Write Leveling Training Mode:\n4.21.6   DRAM Termination During Write Leveling\nWhen the DRAM is in Write Leveling Mode, the DQS_c/DQS_t termination (DQS_RTT_PARK) and the \nCommand and Control termination (RTT_CA, RTT_CK, RTT_CS) will be the same as for functional \noperation. The DQ signals will not be terminated in the DRAM, but",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRW"
        },
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-0509",
      "title": "ation",
      "description": "ation\nDQ Termination\nRTT_WR\nDQS_RTT_PARK\nOff\nRTT_PARK, RTT_WR disabled\nDQS_RTT_PARK\nOff\nNOTE\nTermination for TDQS/DM is not included since TDQS and DM are disabled during Write Leveling Training Mode.\nJEDEC Standard No. 79-5 | \nPage 198 | \n4.22 | Connectivity Test (CT) Mode\n4.22.1   Introduction | \nThe DDR5 memory device supports a connectivity test (CT) mode, which is designed to greatly speed up | \ntesting of electrical continuity of pin interconnection on the PC boards between the DDR5 memory",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0510",
      "title": "al pins can be tested via the CT mode. For the purpose of co",
      "description": "al pins can be tested via the CT mode. For the purpose of connectivity check, all pins that are | \nused for the digital logic in the DDR5 memory device are classified as one of the following types: | \n4.22.2   Pin Mapping | \nOnly digital pins can be tested via the CT mode. For the purpose of connectivity check, all pins that are | \nused for the digital logic in the DDR5 memory device are classified as one of the following types: | \n1 | Test Enable (TEN) pin: when asserted high, this pin causes t",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0511",
      "title": "the connectivity test results in CT mode.",
      "description": "the connectivity test results in CT mode.\n5 | Reset: Fixed high level for RESET_n is required during CT mode, same as normal function.\nJEDEC Standard No. 79-5\nPage 198\n4.22\nConnectivity Test (CT) Mode\n4.22.1   Introduction\nThe DDR5 memory device supports a connectivity test (CT) mode, which is designed to greatly speed up \ntesting of electrical continuity of pin interconnection on the PC boards between the DDR5 memory devices \nand the memory controller on the SoC. Designed to work seamlessly wit",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0512",
      "title": "digital pins can be tested via the CT mode. For the purpose ",
      "description": "digital pins can be tested via the CT mode. For the purpose of connectivity check, all pins that are \nused for the digital logic in the DDR5 memory device are classified as one of the following types:\n1\nTest Enable (TEN) pin: when asserted high, this pin causes the DDR5 memory device to enter the CT mode. In \nthis mode, the normal memory function inside the DDR5 memory device is bypassed and the IO pins appear as a \nset of test input and output pins to the external controlling agent. The TEN pin",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0513",
      "title": "f the connectivity test results in CT mode.",
      "description": "f the connectivity test results in CT mode.\n5\nReset: Fixed high level for RESET_n is required during CT mode, same as normal function.\nTable 325 shows the pin classification of the DDR5 memory device.\nTable 325 — Pin Classification of DDR5 Memory Device in Connectivity Test (CT) Mode\nPin Type in CT Mode\nPin Names during Normal Memory Operation\nTest Enable\nTEN\nChip Select\nCS_n\nA\nCA[13:0]\nTest Inputs\nB\nCK_t, CK_c\nC\nALERT_n\nDQL[7:0], DQU[7:0], DQSU_t, DQSU_c, DQSL_t, DQSL_c, DML_n, DMU_n, DM_n/TDQS",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0514",
      "title": "In the case of x4/x8 devices, the lower ",
      "description": "In the case of x4/x8 devices, the lower \n(L) identification may be removed.\nNOTE 2\nCAI and MIR input level do not affect the “Test Outputs” values.\nTable 326 — Signal Description\nSymbol\nType\nFunction\nTEN\nInput\nConnectivity Test Mode is active when TEN is HIGH and inactive when TEN is LOW. TEN \nmust be LOW during normal operation TEN is a CMOS rail-to-rail signal with DC high and \nlow at 80% and 20% of VDDQ.\nTable 327 — Min Term Equations\nMin Term\nIntermediate Logic Nodes\nMT0\nXOR(CA[0,1,2,3,8,9,1",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0515",
      "title": "Width",
      "description": "Width\nDQSL_c\nMT4_B\nMT4_B\nMT4_B\nNOTE\nTest Outputs may contain the Upper and Lower label identification used with x16 devices. In the case of x4/x8 devices, the lower (L) \nidentification may be removed.\n |  | JEDEC Standard No. 79-5\n |  | Page 201\n4.23 | ZQ Calibration Commands | \n4.23.1    ZQ Calibration Description |  | \nThe MPC command is used to initiate ZQ Calibration, which calibrates the output driver impedance across |  | \nprocess, temperature, and voltage. ZQ Calibration occurs in the bac",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ZQ"
        },
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0516",
      "title": "The MPC command is used to initiate ZQ Calibration, which ca",
      "description": "The MPC command is used to initiate ZQ Calibration, which calibrates the output driver impedance across \nprocess, temperature, and voltage. ZQ Calibration occurs in the background of device operation.\nThere are two ZQ Calibration modes initiated with the MPC command: ZQCal Start, and ZQCal Latch.\nZQCal Start initiates the SDRAM’s calibration procedure, and ZQCal Latch captures the result and loads it \ninto the SDRAM's drivers.\nA ZQCal Start command may be issued anytime the DDR5-SDRAM is in a st",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        },
        {
          "name": "ZQ"
        }
      ]
    },
    {
      "id": "REQ-0517",
      "title": "pin must be limited to 25pF.",
      "description": "pin must be limited to 25pF.\nTable 329 — ZQ Calibration Timing Parameters\nParameter\nSymbol\nMin/Max\nValue\nUnit\nZQ Calibration Time\ntZQCAL\nMIN\n1\nus\nZQ Calibration Latch Time\ntZQLAT\nMIN\nmax(30ns,8nCK)\nns\nJEDEC Standard No. 79-5 | \nPage 202 | \n4.24 | VrefCA Command\n4.24.1   Introduction | \nThe VrefCA setting must be set prior to training the CS_n and CA bus timings relative to CK. In order to | \naccomplish this, DDR5-SDRAMs will support a single UI command specifically for setting the VrefCA | \nsett",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ZQ"
        },
        {
          "name": "MRW"
        },
        {
          "name": "NOP"
        }
      ]
    },
    {
      "id": "REQ-0518",
      "title": "nly. |  |  |  |  |  |  | ",
      "description": "nly. |  |  |  |  |  |  | \nNOTE 2 | Any command using DDPID shall issue a NOP to non-selected device. |  |  |  |  |  |  | \nNOTE 3 | NT-ODT behavior is not influenced by DDPIP value |  |  |  |  |  |  | \ncommand state for at least one cycle after CS_n transitions from low to high. |  |  |  |  |  |  |  |  | \n0 | 1\n2\na\na+1 | a+2 | a+3 | a+4 | b | b+1 | b+2 | b+3 | b+4\nCK_t, |  |  |  |  |  |  |  |  | \nCK_c |  |  |  |  |  |  |  |  | \nHostview |  |  |  |  |  |  |  |  | \n | VREFCA Command (Opcode = OP[7:",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "NOP"
        },
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0519",
      "title": "ng of the CS_n assertion may not satisfy ",
      "description": "ng of the CS_n assertion may not satisfy \nthe setup/hold requirements around all CK_t/CK_c transitions, but it will satisfy the setup/hold \nrequirements relative to at least one CK_t/CK_c rising edge.\nThere is no separate mode that enables the multi-cycle CS_n assertion. This timing relationship can always \nbe used by the host to send the VrefCA commands even after training has been completed for the interface. \nFor the DRAM to latch the VrefCA command in cases where the alignment between CS_n, ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "NOP"
        }
      ]
    },
    {
      "id": "REQ-0520",
      "title": "lected device.",
      "description": "lected device.\nNOTE 3\nNT-ODT behavior is not influenced by DDPIP value\n0\n2\n1\na\na+1\na+2\na+3\nb\nb+1\nb+3\nb+4\nb+2\nValid\nHostview\nCA[13:0]\nVREFCA Command (Opcode = OP[7:0])\nVREFCA Command (Opcode = OP[7:0])\n | CA Pins |  |  |  |  |  |  | \n | Abbrevi- |  |  |  |  |  |  | \nFunction | CS |  |  |  |  |  |  | NOTES\n | ation |  |  |  |  |  |  | \n | CA0\nCA1\nCA2\nCA3\nCA4\nCA5\nCA6\nCA7 | CA8 | CA9 | CA10 | CA11 | CA12 | CA13 | \n |  |  |  |  |  |  | V/ | \nVrefCA Command | H\nH\nL\nL\nL\nOP0\nOP1\nOP2\nVrefCA\nL | OP3 | OP4",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "NOP"
        },
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0521",
      "title": "ings for VrefCS are effectively the same as VrefCA with the ",
      "description": "ings for VrefCS are effectively the same as VrefCA with the \nexception of a different explicit command noted in Table 332 and the fact that it modifies the VREF of the \nchip select pin vs the CA pins.\n4.25.2   VrefCS Command Timing   \nFigure 92 illustrates a timing sequence example for the VrefCS command that occurs prior to CS and CA \ntraining. The command is sampled on every rising edge of CK_t/CK_c. The host must ensure that the CA \nsignals are valid during the entire CS_n assertion time. The",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0522",
      "title": "2 — VrefCA/CS Command Definition",
      "description": "2 — VrefCA/CS Command Definition\nFunction \nAbbrevi-\nation\nCS\nCA0\nCA1\nCA2\nCA3\nCA4\nCA5\nCA6\nCA7\nCA8\nCA9\nCA10\nCA11\nCA12\nCA13\nVrefCA Command\nVrefCA\nL\nH\nH\nL\nL\nL\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nL\nV/\nDDPI\nD\n1,2,3\nVrefCS Command\nVrefCS\nL\nH\nH\nL\nL\nL\nOP0\nOP1\nOP2\nOP3\nOP4\nOP5\nOP6\nH\nV/\nDDPI\nD\n1,2,3\nNOTE 1\nV/DDPID is a multi-mode pin where the DDPID is used for DDP packages only.\nNOTE 2\nAny command using DDPID shall issue a NOP to non-selected device.\nNOTE 3\nNT-ODT behavior is not influenced by DDPIP value\n4.25.2  ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table",
          "figure"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "NOP"
        }
      ]
    },
    {
      "id": "REQ-0523",
      "title": "ly and the VrefCS command could be ",
      "description": "ly and the VrefCS command could be \nissued as a single cycle command.\n0\n2\n1\na\na+1\na+2\na+3\nb\nb+1\nb+3\nb+4\nb+2\nValid\nHostview\nCA[13:0]\nVREFCS Command (Opcode = OP[7:0])\nVREFCS Command (Opcode = OP[7:0])\n\n |  | JEDEC Standard No. 79-5\n |  | Page 205\n4.26 | VrefCA Training Specification | \nThe DRAM internal VrefCA specification parameters are voltage operating range, stepsize, VrefCA set |  | \ntolerance, VrefCA step time and Vref valid level. |  | \nThe voltage operating range specifies the minimum re",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text",
          "figure"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0524",
      "title": "an ",
      "description": "an \nexample of the stepsize and VrefCA set tolerance.\n<image: ICCBased(RGB,sRGB IEC61966-2.1), width: 8, height: 8, bpc: 8>\n<image: ICCBased(RGB,sRGB IEC61966-2.1), width: 1824, height: 955, bpc: 8>\n\nJEDEC Standard No. 79-5\nPage 206\n4.26   VrefCA Training Specification (Cont’d)\nActual VrefCA\nOutput\nStraight Line\n(endpoint Fit)\nVrefCA Set\nVrefCA\nTolerance\nVrefCA\nStepsize\nDigital Code\nFigure 94 — Example of Vref Set Tolerance (Max Case Only Shown) and Stepsize\nThe VrefCA increment/decrement step t",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0525",
      "title": "change after any VrefCA increment/decrement adjustment. This",
      "description": "change after any VrefCA increment/decrement adjustment. This parameter is only applicable for DRAM \ncomponent level validation/characterization.\nt0 - is referenced to MPC Apply VREFCA and RTT_CA/CS/CK\nt1 - is referenced to the VrefCA_val_tol\n<image: ICCBased(RGB,sRGB IEC61966-2.1), width: 730, height: 673, bpc: 8>\nStraight Line\n(endpoint Fit)\nActual VrefCA\nOutput\nVrefCA Set\nTolerance\n |  |  |  |  |  |  | JEDEC Standard No. 79-5 |  |  | \n |  |  |  |  |  |  |  |  |  | Page 207\n | 4.26   VrefCA Tra",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        },
        {
          "name": "MRW"
        },
        {
          "name": "MRR"
        }
      ]
    },
    {
      "id": "REQ-0526",
      "title": "o. 79-5",
      "description": "o. 79-5\nPage 207\n4.26   VrefCA Training Specification (Cont’d)\nFigure 95 — Vref_time Timing Diagram\nThe minimum time required between two Vref commands is VrefCA_time, shown as Vref_time in Figure 95.\nA VrefCA command is used to store the VREF values into the VREF CA MR11. This mode register is only \nprogrammed via the command but is readable via a normal MRR.\nTable 334 — VREF CA Mode Register\nMR Address\nMRW OP\nOP7\nOP6\nOP5\nOP4\nOP3\nOP2\nOP1\nOP0\nMR11\nUI\nVrefCA Calibration Value\nOld Vref\nSetting\nUpd",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        },
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0527",
      "title": "crement Case | ",
      "description": "crement Case | \nJEDEC Standard No. 79-5\nPage 208\n4.26   VrefCA Training Specification (Cont’d)\nFigure 96 — Vref Step Single Stepsize Increment Case\nFigure 97 — Vref Step Single Stepsize Decrement Case\n |  |  |  |  | JEDEC Standard No. 79-5 |  | \n |  |  |  |  |  |  | Page 209\n4.26    VrefCA Training Specification (Cont’d) |  |  |  |  |  |  | \n | Vrefmax |  |  |  |  |  | Vref DC\n |  |  |  |  |  |  | (VDDQ DC)\n |  |  |  | Vref_val_tol |  |  | \n |  | Full |  |  | t1 |  | \nVref |  |  |  |  |  |  | \n ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0528",
      "title": "ning Specification (Cont’d)",
      "description": "ning Specification (Cont’d)\nTable 335 contains the CA internal vref specifications that will be characterized at the component level for\ncompliance. The component level characterization method is TBD.\n | Table 335 — CA Internal VREF Specifications\n | Parameter\nSymbol\nMin\nTyp\nMax\nUnit\nNotes\nVrefCA Max operating point | 97.5%\n-\n-\nVDDQ\n1\nVrefCA_max\nVrefCA Min operating point | -\n-\n45%\nVDDQ\n1\nVrefCA_min\nVrefCA Stepsize | 0.41%\n0.50%\n0.59%\nVDDQ\n2\nVrefCA_step\n | -1.625%\n0.00%\n1.625%\nVDDQ\n3,4,6\nVrefCA_",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0529",
      "title": "ble for DRAM component level test/characterization purpose. ",
      "description": "ble for DRAM component level test/characterization purpose. Not applicable for normal mode of operation. VrefCA\n | valid is to qualify the step times which will be characterized at the component level\nJEDEC Standard No. 79-5\nPage 210\n4.26   VrefCA Training Specification (Cont’d)\nTable 335 contains the CA internal vref specifications that will be characterized at the component level for \ncompliance. The component level characterization method is TBD. \n \nTable 335 — CA Internal VREF Specifications",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0530",
      "title": "ce",
      "description": "ce\nVrefCA_set_tol\n-1.625%\n0.00%\n1.625%\nVDDQ\n3,4,6\nVrefCA_set_tol\n-0.15%\n0.00%\n0.15%\nVDDQ\n3,5,7\nVrefCA Step Time\nVrefCA_time\n-\n-\n300\nns\n8\nVrefCA Valid Tolerance\nVrefCA_val_tol\n-0.15%\n0.00%\n0.15%\nVDDQ\n9\nNOTE 1\nVrefCA DC voltage referenced to VDDQ_DC.\nNOTE 2\nVrefCA stepsize increment/decrement range. VrefCA at DC level.\nNOTE 3\nVrefCA_new = VrefCA_old + n*VrefCA_step; n= number of steps; if increment use \"+\"; If decrement use \"-\"\nNOTE 4\nThe minimum value of VrefCA setting tolerance = VrefCA_new - 1.",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "figure",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0531",
      "title": "setting range for DDR5 DRAM |  | ",
      "description": "setting range for DDR5 DRAM |  | \ndevices. The minimum range is defined by VrefCSmax and VrefCSmin as depicted in Figure 100. |  | \nJEDEC Standard No. 79-5\nPage 211\n4.27\nVrefCS Training Specification\nThe DRAM internal VrefCS specification parameters are voltage operating range, stepsize, VrefCS set \ntolerance, VrefCS step time and Vref valid level.\nThe voltage operating range specifies the minimum required VrefCS setting range for DDR5 DRAM \ndevices. The minimum range is defined by VrefCSmax and",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "figure"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0532",
      "title": "ze and VrefCS set tolerance is provided in Figure 101.",
      "description": "ze and VrefCS set tolerance is provided in Figure 101.\n<image: ICCBased(RGB,sRGB IEC61966-2.1), width: 8, height: 8, bpc: 8>\n<image: ICCBased(RGB,sRGB IEC61966-2.1), width: 1824, height: 955, bpc: 8>\n\nJEDEC Standard No. 79-5\nPage 212\n4.27   VrefCS Training Specification (Cont’d)\nActual VrefCS\nOutput\nStraight Line\n(endpoint Fit)\nVrefCS Set\nVrefCS\nTolerance\nVrefCS\nStepsize\nDigital Code\nFigure 101 — Example of Vref Set Tolerance (Max Case Only Shown) and Stepsize\nThe VrefCS increment/decrement step",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0533",
      "title": "ltage level ",
      "description": "ltage level \nchange after any VrefCS increment/decrement adjustment. This parameter is only applicable for DRAM \ncomponent level validation/characterization.\nt0 - is referenced to VrefCS command clock\nt1 - is referenced to the VrefCS_val_tol\n<image: ICCBased(RGB,sRGB IEC61966-2.1), width: 730, height: 673, bpc: 8>\nStraight Line\n(endpoint Fit)\nActual VrefCS\nOutput\nVrefCS Set\nTolerance\n |  |  |  |  |  |  | JEDEC Standard No. 79-5 |  | \n |  |  |  |  |  |  |  |  | Page 213\n | 4.27   VrefCS Training ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRW"
        },
        {
          "name": "MRR"
        }
      ]
    },
    {
      "id": "REQ-0534",
      "title": "213",
      "description": "213\n4.27   VrefCS Training Specification (Cont’d)\nFigure 102 — Vref_time Timing Diagram\nThe minimum time required between two Vref commands is VrefCS_time, shown as Vref_time in the timing \ndiagrams.\nA VrefCS command is used to store the VREF values into the VREF CS MR12. This mode register is only \nprogrammed via the command but is readable via a normal MRR.\nTable 336 — VREF CS Mode Register\nMR Address\nMRW OP\nOP7\nOP6\nOP5\nOP4\nOP3\nOP2\nOP1\nOP0\nMR12\nUI\nVrefCS Calibration Value\nOld Vref\nSetting\nUpda",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        },
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0535",
      "title": "ment Case | ",
      "description": "ment Case | \nJEDEC Standard No. 79-5\nPage 214\n4.27   VrefCS Training Specification (Cont’d)\nFigure 103 — Vref Step Single Stepsize Increment Case.\nFigure 104 — Vref Step Single Stepsize Decrement Case\n |  |  |  |  | JEDEC Standard No. 79-5 |  | \n |  |  |  |  |  |  | Page 215\n4.27   VrefCS Training Specification (Cont’d) |  |  |  |  |  |  | \n | Vrefmax |  |  |  |  |  | Vref DC\n |  |  |  |  |  |  | (VDDQ DC)\n |  |  |  | Vref_val_tol |  |  | \n |  | Full |  |  | t1 |  | \nVref |  |  |  |  |  |  | \n |",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0536",
      "title": "ning Specification (Cont’d)",
      "description": "ning Specification (Cont’d)\nTable 337 contains the CS internal vref specifications that will be characterized at the component level for\ncompliance. The component level characterization method is tbd.\n | Table 337 — CS Internal VREF Specifications\n | Parameter\nSymbol\nMin\nTyp\nMax\nUnit\nNotes\nVrefCS Max operating point | 97.5%\n-\n-\nVDDQ\n1\nVrefCS_max\nVrefCS Min operating point | -\n-\n45%\nVDDQ\n1\nVrefCS_min\nVrefCS Stepsize | 0.41%\n0.50%\n0.59%\nVDDQ\n2\nVrefCS_step\n | -1.625%\n0.00%\n1.625%\nVDDQ\n3,4,6\nVrefCS_",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0537",
      "title": "ble for DRAM component level test/characterization purpose. ",
      "description": "ble for DRAM component level test/characterization purpose. Not applicable for normal mode of operation. VrefCS\n | valid is to qualify the step times which will be characterized at the component level\nJEDEC Standard No. 79-5\nPage 216\n4.27   VrefCS Training Specification (Cont’d)\nTable 337 contains the CS internal vref specifications that will be characterized at the component level for \ncompliance. The component level characterization method is tbd.\nTable 337 — CS Internal VREF Specifications\nPa",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0538",
      "title": "ce",
      "description": "ce\nVrefCS_set_tol\n-1.625%\n0.00%\n1.625%\nVDDQ\n3,4,6\nVrefCS_set_tol\n-0.15%\n0.00%\n0.15%\nVDDQ\n3,5,7\nVrefCS Step Time\nVrefCS_time\n-\n-\n300\nns\n8\nVrefCS Valid Tolerance\nVrefCS_val_tol\n-0.15%\n0.00%\n0.15%\nVDDQ\n9\nNOTE 1\nVrefCS DC voltage referenced to VDDQ_DC.\nNOTE 2\nVrefCS stepsize increment/decrement range. VrefCS at DC level.\nNOTE 3\nVrefCS_new = VrefCS_old + n*VrefCS_step; n= number of steps; if increment use \"+\"; If decrement use \"-\"\nNOTE 4\nThe minimum value of VrefCA setting tolerance = VrefCS_new - 1.",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "figure",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0539",
      "title": "ting range for DDR5 DRAM |  | ",
      "description": "ting range for DDR5 DRAM |  | \ndevices. The minimum range is defined by VrefDQmax and VrefDQmin as depicted in Figure 107 . |  | \nJEDEC Standard No. 79-5\nPage 217\n4.28\nVrefDQ Calibration Specification\nThe DRAM internal VrefDQ specification parameters are voltage operating range, stepsize, VrefDQ set \ntolerance, Vref step time and VrefDQ valid level.\nThe voltage operating range specifies the minimum required VrefDQ setting range for DDR5 DRAM \ndevices. The minimum range is defined by VrefDQmax an",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "figure"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0540",
      "title": "an ",
      "description": "an \nexample of the stepsize and VrefDQ set tolerance.\n<image: ICCBased(RGB,sRGB IEC61966-2.1), width: 8, height: 8, bpc: 8>\n<image: ICCBased(RGB,sRGB IEC61966-2.1), width: 1824, height: 955, bpc: 8>\n\nJEDEC Standard No. 79-5\nPage 218\n4.28   VrefDQ Calibration Specification (Cont’d)\nActual VrefDQ\nOutput\nStraight Line\n(endpoint Fit)\nVrefDQ Set\nVrefDQ\nTolerance\nVrefDQ\nStepsize\nDigital Code\nFigure 108 — Example of Vref Set Tolerance (Max Case Only Shown) and Stepsize\nThe VrefDQ increment/decrement st",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0541",
      "title": "dequate RC time constant behavior of the voltage level ",
      "description": "dequate RC time constant behavior of the voltage level \nchange after any VrefDQ increment/decrement adjustment. This parameter is only applicable for DRAM \ncomponent level validation/characterization.\nt0 - is referenced to the MRW command which updates VrefDQ value\nt1 - is referenced to the VrefDQ_val_tol\n<image: ICCBased(RGB,sRGB IEC61966-2.1), width: 730, height: 673, bpc: 8>\nStraight Line\n(endpoint Fit)\nActual VrefDQ\nOutput\nVrefDQ Set\nTolerance\nt0\nMRW\nCMD\nVref DQ\nSetting\nAdjustment\nJEDEC Stan",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0542",
      "title": "Case",
      "description": "Case\nJEDEC Standard No. 79-5\nPage 220\n4.28   VrefDQ Calibration Specification (Cont’d)\nFigure 110 — VrefDQ Step Single Stepsize Increment Case.\nFigure 111 — VrefDQ Step Single Stepsize Decrement Case\n |  |  |  |  | JEDEC Standard No. 79-5 |  | \n |  |  |  |  |  |  | Page 221\n4.28    VrefDQ Calibration Specification (Cont’d) |  |  |  |  |  |  | \n | Vrefmax |  |  |  |  |  | Vref DC\n |  |  |  |  |  |  | (VDDQ DC)\n |  |  |  | Vref_val_tol |  |  | \n |  | Full |  |  | t1 |  | \nVref |  |  |  |  |  |  | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0543",
      "title": "ation Specification (Cont’d)",
      "description": "ation Specification (Cont’d)\nTable 339 contains the internal VrefDQ specifications that will be characterized at the component level for\ncompliance. The component level characterization method is tbd.\n | -\n-\n150\nns\nVrefDQ Step Time | 8,10\nVrefDQ_time\n | -\n-\n500\nns\nVrefDQ Valid Tolerance | -0.15%\n0.00%\n0.15%\nVDDQ\n9\nVrefDQ_val_tol\nNOTE 1 | VrefDQ DC voltage referenced to VDDQ_DC.\nNOTE 2 | VrefDQ stepsize increment/decrement range. VrefDQ at DC level.\nNOTE 3 | VrefDQ_new = VrefDQ_old + n*VrefDQstep",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0544",
      "title": "| valid is to qualify the step times which will be character",
      "description": "| valid is to qualify the step times which will be characterized at the component level.\nNOTE 10 | The maximum value of VrefDQ step time = 150ns for n<16 and 500ns for n≥16, where n = number of steps.\n | Table 339 — VrefDQ Internal Specifications\n | Parameter\nSymbol\nMin\nTyp\nMax\nUnit\nNotes\nVrefDQ Max operating point | 97.5%\n-\n-\nVDDQ\n1\nVrefDQ_max\nVrefDQ Min operating point | -\n-\n45%\nVDDQ\n1\nVrefDQ_min\nVrefDQ Stepsize | 0.41%\n0.50%\n0.59%\nVDDQ\n2\nVrefDQ_step\n | -1.625%\n0.00%\n1.625%\nVDDQ\n3,4,6\nVrefDQ_s",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0545",
      "title": "| valid is to qualify the step times which will be character",
      "description": "| valid is to qualify the step times which will be characterized at the component level.\nNOTE 10 | The maximum value of VrefDQ step time = 150ns for n<16 and 500ns for n≥16, where n = number of steps.\nJEDEC Standard No. 79-5\nPage 222\n4.28   VrefDQ Calibration Specification (Cont’d)\nTable 339 contains the internal VrefDQ specifications that will be characterized at the component level for \ncompliance. The component level characterization method is tbd.\nTable 339 — VrefDQ Internal Specifications\nP",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0546",
      "title": "tol",
      "description": "tol\n-1.625%\n0.00%\n1.625%\nVDDQ\n3,4,6\nVrefDQ_set_tol\n-0.15%\n0.00%\n0.15%\nVDDQ\n3,5,7\nVrefDQ Step Time\nVrefDQ_time\n-\n-\n150\nns\n8,10\n-\n-\n500\nns\nVrefDQ Valid Tolerance\nVrefDQ_val_tol\n-0.15%\n0.00%\n0.15%\nVDDQ\n9\nNOTE 1\nVrefDQ DC voltage referenced to VDDQ_DC.   \nNOTE 2\nVrefDQ stepsize increment/decrement range. VrefDQ at DC level.\nNOTE 3\n VrefDQ_new = VrefDQ_old + n*VrefDQstep; n= number of steps;  if increment use \"+\"; If decrement use \"-\"\nNOTE 4\nThe minimum value of VrefDQ setting tolerance = VrefDQ_new ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0547",
      "title": "DQ ",
      "description": "DQ \nvalid is to qualify the step times which will be characterized at the component level.\nNOTE 10\nThe maximum value of VrefDQ step time = 150ns for n<16 and 500ns for n≥16, where n = number of steps.\n | JEDEC Standard No. 79-5\n | Page 223\n4.29\nPost Package Repair (PPR) | \nDDR5 supports Fail Row address repair, PPR which allows a simple and easy repair method in a system. | \nTwo methods are provided: Hard Post Package Repair (hPPR) for a permanent Row repair and Soft Post | \nPackage Repair (sPPR",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRW"
        },
        {
          "name": "ACT"
        },
        {
          "name": "WR"
        },
        {
          "name": "RD"
        }
      ]
    },
    {
      "id": "REQ-0548",
      "title": "lows a simple and easy repair method in a system. ",
      "description": "lows a simple and easy repair method in a system. \nTwo methods are provided: Hard Post Package Repair (hPPR) for a permanent Row repair and Soft Post \nPackage Repair (sPPR) for a temporary Row repair.\nEntry into hPPR or sPPR is protected through a sequential MRW guard key to prevent unintentional hPPR \nprogramming. The sequential MRW guard key is the same for both hPPR and sPPR.\nThe hPPR/sPPR guard key requires a sequence of four MRW commands to be issued immediately after \nentering hPPR/sPPR, a",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRW"
        },
        {
          "name": "ACT"
        },
        {
          "name": "WR"
        },
        {
          "name": "RD"
        }
      ]
    },
    {
      "id": "REQ-0549",
      "title": "ey Timing Diagram",
      "description": "ey Timing Diagram\nTable 340 — Guard Key Encoding for MR24\nGuard Keys\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nNotes\nMR24 Seq1\n1\n1\n0\n0\n1\n1\n1\n1\nMR24 Seq2\n0\n1\n1\n1\n0\n0\n1\n1\nMR24 Seq3\n1\n0\n1\n1\n1\n0\n1\n1\nMR24 Seq4\n0\n0\n1\n1\n1\n0\n1\n1\nMR24\nSeq4\nACT\nMR24\nSeq2\nPPR Enable\nPPR Available\nFour MR24 Key Sequence Entry\nAny Interuptions of the gurad key sequence \nfrom other MRW/R or non-MR commands \nsuch as ACT,WR, RD is not allowed.\nJEDEC Standard No. 79-5 | \nPage 224 | \n4.29.1   Hard PPR (hPPR) | \nWith hPPR, D",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "MRW"
        },
        {
          "name": "WR"
        },
        {
          "name": "RD"
        },
        {
          "name": "PRE"
        },
        {
          "name": "MRR"
        }
      ]
    },
    {
      "id": "REQ-0550",
      "title": "n | ",
      "description": "n | \nbe exited and normal operation can resume. | \n4.29.1.1   hPPR Fail Row Address Repair | \n1 | Since the mode register address operand allows the user to execute hPPR resource, MRR of hPPR resource\nin DRAM. After tRCD time, a BL16 WRA command is used to select the individual DRAM through the | \nDQ bits and to transfer the repair address to the DRAM. After program time, and PRE, the hPPR mode can | \nbe exited and normal operation can resume. | \n4.29.1.1   hPPR Fail Row Address Repair | \n1 | Si",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        },
        {
          "name": "PRE"
        },
        {
          "name": "MRW"
        },
        {
          "name": "ACT"
        },
        {
          "name": "REF"
        },
        {
          "name": "REFsb"
        }
      ]
    },
    {
      "id": "REQ-0551",
      "title": "_hPPRb to allow DRAM repair at the target row address to occ",
      "description": "_hPPRb to allow DRAM repair at the target row address to occur internally, and then | \n | issue PRE command.\n9 Wait tPGM_Exit(min) after PRE command to allow DRAM to recognize repaired row address. | \nJEDEC Standard No. 79-5\nPage 224\n4.29.1   Hard PPR (hPPR)\nWith hPPR, DDR5 can correct at least one row address per Bank Group. The hPPR resource designation \n(MR54,55,56,57) will indicate the hPPR resource availability, and can be read/checked prior to \nimplementing a repair. It is important to not",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        },
        {
          "name": "ACT"
        }
      ]
    },
    {
      "id": "REQ-0552",
      "title": "nd is used to select the individual DRAM through the ",
      "description": "nd is used to select the individual DRAM through the \nDQ bits and to transfer the repair address to the DRAM. After program time, and PRE, the hPPR mode can \nbe exited and normal operation can resume.\n4.29.1.1   hPPR Fail Row Address Repair\n1\nSince the mode register address operand allows the user to execute hPPR resource, MRR of hPPR resource \ndesignation (MR 54, 55, 56, 57) needs to be read. After user’s checking the hPPR resource availability of each \nbank from MRR, hPPR mode can be entered. ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        },
        {
          "name": "MRR"
        },
        {
          "name": "MRW"
        },
        {
          "name": "ACT"
        },
        {
          "name": "REF"
        },
        {
          "name": "REFsb"
        }
      ]
    },
    {
      "id": "REQ-0553",
      "title": "cognize repaired row address.",
      "description": "cognize repaired row address.\n10\nExit hPPR by setting MR23:OP[0]=0.\n11\nDDR5 will accept any valid command after tPGMPST(min).\n12\nIn the case of multiple addresses to be repaired, repeat Steps 3 to 10.\nDuring hPPR mode, REF, REFsb commands are allowed, but array contents are not guaranteed. Upon \nreceiving a REF or REFsb command in hPPR mode, the DRAM may ignore the Refresh operation but will \nnot disrupt the repair operation. Other commands except REF/REFsb during tPGM can cause incomplete \nrepa",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "REF"
        },
        {
          "name": "REFsb"
        },
        {
          "name": "ACT"
        },
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-0554",
      "title": "VALID | NA | NA | NA | NA | NA | NA | NA | VALID | NA |  | N",
      "description": "VALID | NA | NA | NA | NA | NA | NA | NA | VALID | NA |  | NA | VALID | REF/DES\n | (OP[0]) |  |  |  |  |  |  |  |  |  |  |  |  | (OP[0]) |  |  | \nCKE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \n |  | Table 342 — hPPR Timings |  |  | \n |  | DDR5-3200 to 6400 |  |  | \n |  |  |  | Unit | Note\nParameter | Symbol | min | max |  | \nhPPR Programming Time: x4/x8 | tPGMa | 1,000 | - | ms | \nhPPR Programming Time: x16 | tPGMb | 2,000 | - | ms | \nhPPR Recognition Time | tPGM_Exit | tRP | - | ns | \nh",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "REF"
        },
        {
          "name": "REFab"
        },
        {
          "name": "REFsb"
        },
        {
          "name": "WR"
        },
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-0555",
      "title": "bpc: 8>",
      "description": "bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: Devi",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "REF"
        },
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-0556",
      "title": "dth: 8, height: 8, bpc: 8>",
      "description": "dth: 8, height: 8, bpc: 8>\nNA\nVALID\nNA\nNA\nNA\nNA\nNA\nVALID\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: Dev",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0557",
      "title": "bpc: 8>",
      "description": "bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\nNA\nVALID\nNA\nNA\nNA\nNA\nNA\nVALID\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\nREF/DES\nNA\nVALID\n(OP[0])\n(OP[0",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0558",
      "title": "s",
      "description": "s\nPrecharged\nand idle state\nMode\nPPR Entry\nPPR Exit\n5 X tMRD\ntRCD\ntPGM_hPPR tPGM_hPPRa(min) or tPGM_hPPRb(min)\ntPGM_hPPRa(min) or tPGM_hPPRb(min)\nWL=RL-2\n8tCK\ntWR + tRP+ 1tCK\ntPGM_Exit(min) = 15ns tRP\nJEDEC Standard No. 79-5\nPage 226\n4.29.2   Soft Post Package Repair (sPPR)\nSoft Post Package Repair (sPPR) is a way to quickly, but temporarily, repair one row address per Bank\nGroup on a DDR5 DRAM device, contrasted to hPPR which takes longer but is permanent repair of a row\naddress. There are some",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "WR"
        },
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-0559",
      "title": "re used up, the",
      "description": "re used up, the\nbank group will have no more available resources for soft PPR. If a repair sequence is issued to a BG with\nno repair resources available, the DRAM will ignore the programming sequence.\n |  | Table 343 — sPPR vs hPPR | \n | Soft Repair | Hard Repair | Note\nPersistence of Repair | Volatile – Repaired as long | Non-Volatile – repair is | \n |  |  | Soft Repair is erased when Vdd removed\n | as VDD is within Operating | permanent after the | \n |  |  | or device reset.\n | Range | repair ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WR"
        }
      ]
    },
    {
      "id": "REQ-0560",
      "title": "air Command | 1 method - WR | 1 method - WRA | ",
      "description": "air Command | 1 method - WR | 1 method - WRA | \nBank not having row repair |  |  | \n | Yes | No | \nretains array data |  |  | \nBank having row repair retain |  |  | \n | Yes | No | \narray data |  |  | \n4.29.2.1   sPPR Repair of a Fail Row Address | \nThe following is the procedure of sPPR with WR command. Note that during the soft repair sequence, no | \nrefresh is allowed. | \n1 | User should back up the data of the target row address for sPPR in the bank before sPPR execution. The backup\n | data s",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WR"
        },
        {
          "name": "MRR"
        },
        {
          "name": "MRW"
        },
        {
          "name": "ACT"
        }
      ]
    },
    {
      "id": "REQ-0561",
      "title": "command is issued after tRCD, with valid column address. The",
      "description": "command is issued after tRCD, with valid column address. The DRAM will ignore the column address\n | given with the WR command.\nJEDEC Standard No. 79-5\nPage 226\n4.29.2   Soft Post Package Repair (sPPR)\nSoft Post Package Repair (sPPR) is a way to quickly, but temporarily, repair one row address per Bank \nGroup on a DDR5 DRAM device, contrasted to hPPR which takes longer but is permanent repair of a row \naddress. There are some limitations and differences between Soft Repair and a Hard Repair. Entr",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WR"
        },
        {
          "name": "ACT"
        },
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-0562",
      "title": "vailable resources for soft PPR. If a repair sequence is iss",
      "description": "vailable resources for soft PPR. If a repair sequence is issued to a BG with \nno repair resources available, the DRAM will ignore the programming sequence.\n4.29.2.1   sPPR Repair of a Fail Row Address\nThe following is the procedure of sPPR with WR command. Note that during the soft repair sequence, no \nrefresh is allowed.\n1\nUser should back up the data of the target row address for sPPR in the bank before sPPR execution. The backup \ndata should be one row per bank. After sPPR has been completed,",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WR"
        },
        {
          "name": "MRR"
        },
        {
          "name": "MRW"
        },
        {
          "name": "ACT"
        }
      ]
    },
    {
      "id": "REQ-0563",
      "title": "of time to complete repair ",
      "description": "of time to complete repair \ncycle\nWL+ 8tCK+tWR\ntPGM_hPPRa or tPG-\nM_hPPRb\nA subsequent sPPR can be performed \nwithout affecting the hPPR previously \nperformed provided a row is available in \nthat BG.\n# of Repair elements\none per BG\nat least one per BG\nSimultaneous use of soft and \nhard repair within a BG\nPrevious hard repairs are \nallowed before soft repair\nAny outstanding soft \nrepairs must be cleared \nbefore a hard repair\nClearing sPPR occurs by either:\n    (a) powerdown and power-up \nsequence",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WR"
        },
        {
          "name": "ACT"
        },
        {
          "name": "PRE"
        },
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0564",
      "title": "VALID | NA | NA | NA | NA | NA | NA | NA | VALID | NA |  | N",
      "description": "VALID | NA | NA | NA | NA | NA | NA | NA | VALID | NA |  | NA | VALID | REF/DES\n | (OP[1]) |  |  |  |  |  |  |  |  |  |  |  |  | (OP[1]) |  |  | \nCKE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \n |  | Table 344 — sPPR Timings |  | \n |  | DDR5-3200 to 6400 |  | \n |  |  |  | Unit\nParameter | Symbol | min | max | \n |  | WL+8tCK |  | \nsPPR Programming Time: x4/x8, x16 | tPGM_sPPR |  | - | tCK\n |  | +tWR |  | \nsPPR Exit Recognition Time | tPGM_Exit | tRP | - | ns\nsPPR Exit and New New Address |",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "REF"
        },
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-0565",
      "title": "ail Row Repair",
      "description": "ail Row Repair\n4.29.3   MBIST PPR\nMemory Built-In Self Test (MBIST) PPR uses only MR22 and MR23, and detailed specification for the \noperation is TBD.\nTable 344 — sPPR Timings\nParameter\nSymbol\nmin\nmax\nsPPR Programming Time: x4/x8, x16\ntPGM_sPPR\nWL+8tCK\n+tWR\n-\ntCK\nsPPR Exit Recognition Time\ntPGM_Exit \ntRP\n-\nns\nsPPR Exit and New New Address \nSetting time\ntPGMPST\n_sPPR\ntMRD\n-\nns\nT1\nTa0\nTd0\nTd1\nTe0\nTe1\nTb0\nTf1\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bp",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-0566",
      "title": "bpc: 8>",
      "description": "bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\nNA\nVALID\nNA\n",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0567",
      "title": "bpc: 8>",
      "description": "bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: Devi",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0568",
      "title": "h: 8, height: 8, bpc: 8>",
      "description": "h: 8, height: 8, bpc: 8>\nsPPR Repair\nsPPR Recognition\nNormal\nAll Banks\nPrecharged\nand idle state\nMode\nsPPR Entry\nsPPR Exit\n5 X tMRD\ntRCD\ntPGM_sPPR(min)\ntPGM_sPPR(min)\ntPGM_Exit(min) \ntPGMPST_sPPR(min)\nJEDEC Standard No. 79-5 | \nPage 228 | \n4.30 | Decision Feedback Equalization\n4.30.1   Introduction | \nAt data rates >= 3200MT/s, signal degradation due to Inter Symbol Interference (ISI) is expected to | \nincrease and the data eye at the DRAM ball is expected to be closed. Since the memory channel ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0569",
      "title": "alization techniques (example CTLE). Figure 117 shows an exa",
      "description": "alization techniques (example CTLE). Figure 117 shows an example of a memory subsystem with DFE | \ncircuit included on the DRAM. | \nJEDEC Standard No. 79-5\nPage 228\n4.30\nDecision Feedback Equalization\n4.30.1   Introduction\nAt data rates >= 3200MT/s, signal degradation due to Inter Symbol Interference (ISI) is expected to \nincrease and the data eye at the DRAM ball is expected to be closed. Since the memory channel is very \nreflective due to the many impedance mismatched points that exist along t",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0570",
      "title": "egrity of future bits n+1, n+2, n+3, n+4, etc. Putting it an",
      "description": "egrity of future bits n+1, n+2, n+3, n+4, etc. Putting it another \nway, the signal integrity of any bit, for example bit n, can be impacted by the signals of the previous bits\nn-1, n-2, n-3, n-4, etc.\n |  |  |  |  |  |  | JEDEC Standard No. 79-5\n |  |  |  |  |  |  | Page 229\n | 4.30.2   Pulse Response of a Reflective Memory Channel (Cont’d) |  |  |  |  |  | \n |  |  |  | Pulse (Host Tx) |  |  | \n |  |  |  |  | Pulse Response (DRAM Rx) |  | \n |  |  |  |  |  | ISI from previous bit may | \n |  |  | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0571",
      "title": "|  |  |  |  | ",
      "description": "|  |  |  |  | \nDQS | +- |  |  | X2 |  |  | . . .\nDQS# |  | DQS_BUF |  |  | DQSX2_BUF |  | \n | Rx |  |  |  |  |  | \n |  |  | Figure 119 — 4-Tap DFE Example |  |  |  | \nJEDEC Standard No. 79-5\nPage 229\n4.30.2   Pulse Response of a Reflective Memory Channel (Cont’d)\nFigure 118 — Example of Pulse Response of a Reflective Channel\n4.30.3   Components of the DFE\nThe 4-tap DFE subsystem consists of a gain amplifier, a DFE summer, 4 DQ slicers (also called Taps) with \noutputs that loop back to the DFE su",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0572",
      "title": "|  | dB | 1,2,3,4",
      "description": "|  | dB | 1,2,3,4\nDFE Gain Bias DNL | -1 | - | 1 | -1 | - | 1 | dB | 1,2,3,4\nDFE Gain Bias INL | -1 | - | 1 | -1 | - | 1 | dB | 1,2,3,4\nDFE Gain Bias Time | tDFE | - | - | tDFE | - | - | ns | 1,2,3,4\n | Table 346 — Min/Max Ranges for the DFE Tap Coefficients |  |  |  |  |  |  | \n |  | DDR5 3200-4800 |  |  | DDR5 5200-6400 |  |  | \nDescription |  |  |  |  |  |  | Unit | Notes\n | Min | Typ | Max | Min | Typ | Max |  | \nDFE Tap-1 Bias Max | 50 | - | - | 50 | - | - | mV | 1,2,4\nDFE Tap-1 Bias Min | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0573",
      "title": "es",
      "description": "es\nMin\nTyp\nMax\nMin\nTyp\nMax\nDFE Gain Bias Max\n6\n-\n-\n6\n-\n-\ndB\n1,2,3,4\nDFE Gain Bias Min\n-\n-\n-6\n-\n-\n-6\ndB\n1,2,3,4\nDFE Gain Bias Average Step Size\n2\n2\ndB\n1,2,3,4\nDFE Gain Bias DNL\n-1\n-\n1\n-1\n-\n1\ndB\n1,2,3,4\nDFE Gain Bias INL\n-1\n-\n1\n-1\n-\n1\ndB\n1,2,3,4\nDFE Gain Bias Time\ntDFE\n-\n-\ntDFE\n-\n-\nns\n1,2,3,4\nNOTE 1\nAll parameters are defined over the Vref ranges from 0.5*VDDQ to 0.9*VDDQ\nNOTE 2\nDFE Gain Bias are for all voltage and temperature range \nNOTE 3\nThese values are defined over the entire voltage and tem",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0574",
      "title": "ntical for Taps 1-4.",
      "description": "ntical for Taps 1-4.\nNOTE 4\nThese parameters are suggested to evaluate relative ratio of DFE Taps 1~4, and absolute values of all parameters are not subject to \nsilicon validation nor production test.\n |  |  |  |  | JEDEC Standard No. 79-5\n |  |  |  |  | Page 231\n | 4.30.3   Components of the DFE (Cont’d) |  |  |  | \n | The method to measure INL and DNL for both DFE gain and DFE taps is TBD. |  |  |  | \nMax |  |  |  |  | \n |  | Actual Bias |  |  | \n |  | Output |  |  | \n | Bias Set |  |  |  | \nV",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0575",
      "title": "1) requires a strobe multiplier, which is",
      "description": "1) requires a strobe multiplier, which is\nat Nyquist rate, and the output of the DQ slicer runs at same speed as received data.\nJEDEC Standard No. 79-5\nPage 232\n4.30.3   Components of the DFE (Cont’d)\nThe DRAM may implement 1-way interleave, 2-way interleave, or 4-way interleave 4-tap DFE memory \ncircuitry. The 1-way interleaved 4-tap DFE architecture (Figure 121) requires a strobe multiplier, which is \nat Nyquist rate, and the output of the DQ slicer runs at same speed as received data.\nFigure ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0576",
      "title": "this case, the output of ",
      "description": "this case, the output of \nthe DQ slicer runs at half the speed as received data.\nFigure 122 — 2-Way Interleave 4-Tap DFE Example\nIN    OUT\nDQ_SUM\nDQ Slicer\nPost Cursor Tap-2\nT4\nDQ Slicer\nDQ Slicer\nT1\n |  |  |  |  |  |  |  |  | JEDEC Standard No. 79-5\n |  |  |  |  |  |  |  |  | Page 233\n | 4.30.3   Components of the DFE (Cont’d) |  |  |  |  |  |  |  | \n | A 4-way interleaved 4-tap DFE architecture (Figure 123) requires a divided clock. In this case, the output |  |  |  |  |  |  |  | \nof the DQ sl",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0577",
      "title": "Σ |  | IN    OUT | ",
      "description": "Σ |  | IN    OUT | \n |  |  |  | D | . . . |  |  |  | \n |  |  |  |  |  | DQ Sum |  |  | \n |  |  |  |  |  |  | DQS_270 | CLK | \n |  | Figure 123 — 4-Way Interleave 4-Tap DFE Example |  |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 233\n4.30.3   Components of the DFE (Cont’d)\nA 4-way interleaved 4-tap DFE architecture (Figure 123) requires a divided clock. In this case, the output \nof the DQ slicer runs at 1/4 the speed as received data.\nFigure 123 — 4-Way Interleave 4-Tap DFE Example\nDQS\nDQS#\nDQS_",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0578",
      "title": "the speed as received data.",
      "description": "the speed as received data.\nFigure 123 — 4-Way Interleave 4-Tap DFE Example\nDQS\nDQS#\nDQS_0\nDQS_90\nDQS_180\nDQS_270\nSee Mode Registers for information on \nGain Adjustment and Taps 1-4 Bias \nProgramming\nJEDEC Standard No. 79-5 | \nPage 234 | \n4.31 | DQS Interval Oscillator\nAs voltage and temperature change on the SDRAM die, the DQS clock tree delay will shift and may | \nrequire re-training. The DDR5-SDRAM includes an internal DQS clock-tree oscillator to measure the | \namount of delay over a given t",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0579",
      "title": "er (more accurate) duration. The accuracy of the result for ",
      "description": "er (more accurate) duration. The accuracy of the result for a given temperature and | \nvoltage is determined by the following equation: | \nJEDEC Standard No. 79-5\nPage 234\n4.31\nDQS Interval Oscillator\nAs voltage and temperature change on the SDRAM die, the DQS clock tree delay will shift and may \nrequire re-training. The DDR5-SDRAM includes an internal DQS clock-tree oscillator to measure the \namount of delay over a given time interval (determined by the controller), allowing the controller to \n",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0580",
      "title": "en temperature and ",
      "description": "en temperature and \nvoltage is determined by the following equation:\nWhere:\nRun Time = total time between start and stop commands\nDQS delay = the value of the DQS clock tree delay (tRX_DQS2DQ min/max)\nAdditional matching error must be included, which is the difference between DQS training circuit and the \nactual DQS clock tree across voltage and temperature. The matching error is vendor specific.\nTherefore, the total accuracy of the DQS Oscillator counter is given by:\nDQS Oscillator Accuracy = 1",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0581",
      "title": "r specific.",
      "description": "r specific.\nTherefore, the total accuracy of the DQS Oscillator counter is given by:\nDQS Oscillator Accuracy = 1 - Granularity Error - Matching Error\nDQS Oscillator Granularity Error = 2 * (DQS delay)\n |  | JEDEC Standard No. 79-5\n |  | Page 235\n4.31   DQS Interval Oscillator (Cont’d) |  | \nExample: If the total time between start and stop commands is 100ns, and the maximum DQS clock tree |  | \ndelay is 400ps (tRX_DQS2DQ max), then the DQS Oscillator Granularity Error is: |  | \n | 2 * (0.4ns) | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0582",
      "title": "DQS clock tree delay | ",
      "description": "DQS clock tree delay | \n | -\ntDQSOSC: Training circuit (interval oscillator) delay | \n | -\nOSCOffset: Average delay difference over voltage and temp | \n | -\nOSCMatch: DQS oscillator matching error | \nJEDEC Standard No. 79-5\nPage 235\n4.31   DQS Interval Oscillator (Cont’d)\nExample: If the total time between start and stop commands is 100ns, and the maximum DQS clock tree \ndelay is 400ps (tRX_DQS2DQ max), then the DQS Oscillator Granularity Error is:\nThis equates to a granularity timing error of 3",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0583",
      "title": "register and discard the result. The longest “run time” for ",
      "description": "register and discard the result. The longest “run time” for the oscillator that will not \noverflow the counter registers can be calculated as follows:\nLongest Run Time Interval = 216 * tRX_DQS2DQ(min)\nThe interval oscillator matching error is defined as the difference between the DQS training circuit \n(interval oscillator) and the actual DQS clock tree across voltage and temperature.\n•\nParameters:\n-\ntRX_DQS2DQ: Actual DQS clock tree delay\n-\ntDQSOSC: Training circuit (interval oscillator) delay\n-",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "figure",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0584",
      "title": "1), width: 8, height: 8, bpc: 8>",
      "description": "1), width: 8, height: 8, bpc: 8>\n<image: Indexed(18,ICCBased(RGB,sRGB IEC61966-2.1)), width: 1482, height: 1026, bpc: 8>\nOSCMatch = [tRX_DQS2DQ(V,T) - tDQSOSC(V,T) - OSCoffset]\ntDQSOSC(V,T) = \nRuntime\n | Table 348 — DQS Interval Oscillator Read Out AC Timing\n | DDR5-3200 to \nDDR5-5200 to\n | DDR5-6800 to 8400\n | 4800\n6400\nParameter\nSymbol\nUnit\nNotes\n | Min\nMax\nMin\nMax\nMin\nMax\nDelay time from DQS Interval | \n | tMPC_De-\nOscillator stop to Mode Register | tMPC_Delay\n-\n-\nTBD\n-\nnCK\ntOSCO\n | lay\nReado",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0585",
      "title": "rror per between the actual DQS and DQS interval oscillator ",
      "description": "rror per between the actual DQS and DQS interval oscillator over voltage and temp.\nNOTE 2\nThis parameter will be characterized or guaranteed by design.\nNOTE 3\nThe OSCMatch is defined as the following:\nWhere tRX_DQS2DQ(V,T), tDQSOSC(V,T) and OSCoffset(V,T) are determined over the same voltage and temp conditions.\nNOTE 4\nThe runtime of the oscillator must be at least 200ns for determining tDQSOSC(V,T)\nNOTE 5\nThe input stimulus for tRX_DQS2DQ will be consistent over voltage and temp conditions.\nNOT",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0586",
      "title": "d should be followed by DQS osc stop command (MPC). Otherwis",
      "description": "d should be followed by DQS osc stop command (MPC). Otherwise, DQS osc result value \n(MR46 & MR47) cannot be guaranteed.\nOSCMatch = [tRX_DQS2DQ(V,T) - tDQSOSC(V,T) - OSCoffset]\ntDQSOSC(V,T) = \nRuntime\nTable 349 — tDQS2DQ Offset Due to Temperature and Voltage Variation for DDR5-3200 to 4800 |  |  |  |  |  |  |  |  |  |  |  |  | \n |  | DDR5-3200 |  | DDR5-3600 |  | DDR5-4000 |  | DDR5-4400 |  | DDR5-4800 |  |  | \nParameter | Symbol |  |  |  |  |  |  |  |  |  |  | Unit | Notes\n |  | Min | Max | Min",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0587",
      "title": "| 1,2",
      "description": "| 1,2\n | voltage |  |  |  |  |  |  |  |  | 50mV | \n | variation |  |  |  |  |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 238\n4.32   tDQS2DQ Offset Due to Temperature and Voltage Variation (Cont’d)\nTable 349 — tDQS2DQ Offset Due to Temperature and Voltage Variation for DDR5-3200 to 4800\nDDR5-3200\nDDR5-3600\nDDR5-4000\nDDR5-4400\nDDR5-4800\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\ntDQS2DQ_temp\nDQS to DQ \noffset tem-\nperature \nvariation\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nps/℃\n1,2\ntDQS2DQ_volt\nDQS to DQ \nof",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0588",
      "title": "VDD. It includes the VDDQ and VDD AC ",
      "description": "VDD. It includes the VDDQ and VDD AC \nnoise impact for frequencies >20MHz and max voltage of 45mVpk-pk from DC -20MHz at a fixed temperature on the package. For \ntester measurement VDDQ=VDD is assumed\n |  | JEDEC Standard No. 79-5\n |  | Page 239\n4.33 | 2N Mode | \n | 2N mode allows the system to provide more setup and hold time on the CA bus. 2N mode is enabled by | \n | default on the DDR5 SDRAM, and an MPC is used to change between 2N and 1N modes. MR2:OP[2] | \nallows the state of the 2N Mode to",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0589",
      "title": "like when operated in 2N mode with the same commands. While ",
      "description": "like when operated in 2N mode with the same commands. While in 2N mode, |  | \nthe host will never send two consecutive Chip Selects except during explicit cases such as exiting CATM |  | \nmode. |  | \n | Type\n2N Mode | R\nOP[2]\n0B: 2N Mode (Default)\n1, 2\n | 1B: 1N Mode\nNOTE 1 | To ensure training modes can be enabled and run appropriately, the default (power-on) mode for DDR5 is 2N mode. Post CA\n | Training, the user can configure this bit to put the device into either 1N mode or 2N mode. Both 1N ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0590",
      "title": "nd what it looks like when operated in 2N mode with the same",
      "description": "nd what it looks like when operated in 2N mode with the same commands. While in 2N mode, \nthe host will never send two consecutive Chip Selects except during explicit cases such as exiting CATM \nmode.\nTable 351 — MR2 Functional Modes – for Reference Only\nSee Section 3.5.4 for details\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nInternal Write \nTiming \nReserved\nDevice 15 \nMPSM\nCS \nAssertion \nDuration \n(MPC)\nMax Power \nSavings \nMode \n(MPSM)\n2N Mode\nWrite \nLeveling \nTraining\nRead \nPreamble \nTrai",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0591",
      "title": "N and 2N modes are valid ",
      "description": "N and 2N modes are valid \noperating conditions for DDR5.\nNOTE 2\nSince 2N Mode setting is an MPC based command, it can only be programmed via that command and its mode register is therefore \nread only.\n |  | Table 353 — CS_n and CA Bus Required Behaviors |  | \n | CS Assertion | CS_n Required | CS_n Required | CA Bus Required Behavior for\n | Duration | Behavior for 1N | Behavior for 2N | Multi-Cycle CS Assertion / 2N\nCold or Warm Reset Exit | Multi (default) | NA | Static low for 3+ nCK | Static N",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        },
        {
          "name": "NOP"
        },
        {
          "name": "PDX"
        },
        {
          "name": "SRX"
        }
      ]
    },
    {
      "id": "REQ-0592",
      "title": "RAM features require specific CS_n and CA bus behavior to fu",
      "description": "RAM features require specific CS_n and CA bus behavior to function correctly in 1N \nand 2N mode. Table 353 describes the various behaviors (additional details in the respective sections of the \nspec).\nTable 353 — CS_n and CA Bus Required Behaviors\nCS Assertion \nDuration\nCS_n Required \nBehavior for 1N\nCS_n Required \nBehavior for 2N\nCA Bus Required Behavior for \nMulti-Cycle CS Assertion / 2N\nCold or Warm Reset Exit\nMulti (default)\nNA\nStatic low for 3+ nCK\nStatic NOP for 3+ nCK\nMPC (includes CSTM \n",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "NOP"
        },
        {
          "name": "MPC"
        },
        {
          "name": "PDX"
        },
        {
          "name": "SRX"
        }
      ]
    },
    {
      "id": "REQ-0593",
      "title": "t0",
      "description": "t0\nt2\nt1\nt3\nt4\nta\nta+1\nta+2\nta+3\ntb\ntb+2\nTIME BREAK\nDON'T CARE\nDES DES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nt0\nt2\nt1\nt3\nt4\nta\nta+1\nta+2\nta+3\ntb\ntb+2\ntb+1\n |  | JEDEC Standard No. 79-5\n |  | Page 241\n4.34 | Write Pattern Command | \n | Due to the significant percentage of writes that contain all zeros, this new mode is being proposed for | \n | inclusion into the DDR5 specification as a new WRITE Pattern command. When used effectively, the | \n | comman",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        },
        {
          "name": "PRE"
        },
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0594",
      "title": "ew mode is being proposed for ",
      "description": "ew mode is being proposed for \ninclusion into the DDR5 specification as a new WRITE Pattern command. When used effectively, the \ncommand can save power by not actually sending the data across the bus.\nThis new mode is operated very similar to a standard write command with the notable exceptions that it \nhas its own encoded WRITE Pattern command, no data is sent on the DQ bus, no toggling of DQS is \nneeded, and the DRAM does not turn on any internal ODT. ECC parity is based on the Write Pattern M",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        },
        {
          "name": "PRE"
        },
        {
          "name": "MRW"
        },
        {
          "name": "MRR"
        }
      ]
    },
    {
      "id": "REQ-0595",
      "title": "re ",
      "description": "re \nOP0 on every UI of the burst).  Although OP[7:4] are not used for the x4, the original programmed MRW \nvalues will still be read during an MRR. OP[7:4] will not revert back to the default of zero.\nIn the case of a x8 SDRAM device, the whole pattern OP[7:0] will be used, with each bit of the pattern \ncorresponding to DQ[7:0] respectively. The same OP value will be repeated over the entire burst for that \nbit. (i.e., DQ0 store OP0 on every UI of the burst)\nIn the case of a x16 SDRAM device, th",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRW"
        },
        {
          "name": "MRR"
        },
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-0596",
      "title": ".",
      "description": ".\nDQL6 / DQ6 | OP6 | OP6\nDQL7 / DQ7 | OP7 | OP7\nDQU0 | OP0 | -\nDQU1 | OP1 | -\nDQU2 | OP2 | -\nDQU3 | OP3 | -\nDQU4 | OP4 | -\nDQU0 | OP5 | -\nDQU6 | OP6 | -\nDQU7 | OP7 | -\nDML_n / DM_n | INVALID | INVALID\n |  | Table 355 — Write Pattern DQ Output Mapping |  | \nSDRAM CONFIG | BL16 x16 | BL16 x8 | BL16 x4 | BL32 x4\nUI | 0-15 | 0-15 | 0-15 | 0-31\nDQL0 / DQ0 | OP0 | OP0 | OP0 | OP0\nDQL1 / DQ1 | OP1 | OP1 | OP1 | OP1\nDQL2 / DQ2 | OP2 | OP2 | OP2 | OP2\nDQL3 / DQ3 | OP3 | OP3 | OP3 | OP3\nDQL4 / DQ4 | OP4 |",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0597",
      "title": "| - | ",
      "description": "| - | \nDQU1 | OP1 | - | - | \nDQU2 | OP2 | - | - | \nDQU3 | OP3 | - | - | \nDQU4 | OP4 | - | - | \nDQU0 | OP5 | - | - | \nDQU6 | OP6 | - | - | \nDQU7 | OP7 | - | - | \nDML_n / DM_n | INVALID | INVALID | - | \n | t 0 | t 1 | t 2 | t 3 |  | t 4\nt a\nt a+1 | t a+2 | t a+3 | t b | t b+1 | t b+2\nt c\nt c+1 | t c+2 | t c+3 | t c+4 | t d | t d+1 | t d+2 | te | te+1\nte+2\nte+3\nte+4\nte+5\nte+6\nte+7 | te+8\nte+9\nCK_t, |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nCK_c |  |  |  |  |  |  |  |  |  |  |  |  ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-0598",
      "title": "|  | RTT_NOM_WR |  |  |  | trans | RTT_PARK | ",
      "description": "|  | RTT_NOM_WR |  |  |  | trans | RTT_PARK | \n |  |  |  |  |  |  |  |  |  |  | ODTLoff_WR_NT\nt |  |  |  |  |  |  | tADC.Min |  | \n |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | tADC.Max |  | \nJEDEC Standard No. 79-5\nPage 242\n4.34   Write Pattern Command (Cont’d)\nNOTE 1\nRefer to Table 262, Table 263 and Table 264 to determine if the timing parameter definition for WRITE to WRP is tCCD_L_WR or \ntCCD_L_WR2.\nFigure 126 — Example of Write Pattern Command\nTable 355 — Write Pattern DQ Output Ma",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-0599",
      "title": "S",
      "description": "S\nDES\nDES\nDES\nDES\nDES DES\nWR_P,\nC,AP\nC,AP\nBA,BG,\nBL\nBA,BG,\nBL\nNo Data sent during this time but normal WL timings persist\nODT returns to default state, RTT_PARK shown as example\ntCCD_L_WR2¹\ntCCD_L_WR1\n |  | JEDEC Standard No. 79-5\n |  | Page 243\n4.35 | On-Die ECC | \n | DDR5 devices shall implement internal Single Error Correction (SEC) ECC to improve the data integrity | \n | within the DRAM. The DRAM shall use 128 data bits to compute the ECC code of 8 ECC Check Bits. | \n | For a x4 DDR5 device,",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0600",
      "title": "yndrome matches one of the columns of the H matrix => Flip C",
      "description": "yndrome matches one of the columns of the H matrix => Flip Corresponding bit |  | \nNon-Zero Syndrome that does not match any of the columns in the H matrix => DUE |  | \nDUE: Detected Uncorrected |  | \nJEDEC Standard No. 79-5\nPage 243\nDDR5 devices shall implement internal Single Error Correction (SEC) ECC to improve the data integrity \nwithin the DRAM. The DRAM shall use 128 data bits to compute the ECC code of 8 ECC Check Bits.\nFor a x4 DDR5 device, internal prefetch for on-die ECC is 128 bits e",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0601",
      "title": "nternal read before merging the incoming write data and then",
      "description": "nternal read before merging the incoming write data and then re-compute 8 ECC Check bits before writing \ndata and ECC bits to the array. In the case of a x8 and x16 DDR5, no internal read is required.\nFor a x16 device, two 136-bit code words are read from two internal banks (same external bank address), \none code word is mapped to DQ[0:7] and the other code word is mapped to DQ[8:15].\n4.35.1   SEC Overview\nThe ECC blocks show in Figure 127 are the ECC Check Bit Generator, Syndrome Generator, Syn",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0602",
      "title": "s not match any of the columns in the H matrix => DUE",
      "description": "s not match any of the columns in the H matrix => DUE\nDUE: Detected Uncorrected\nFigure 127 — On Die ECC Block Diagram\nCheck Bits\nCode Word\nfrom Memory\nSyndrome\nSyndrome\nDecode\nCE Error Location\n(Bit#)\nJEDEC Standard No. 79-5 | \nPage 244 | \n4.36 | DDR5 ECC Transparency and Error Scrub\nDDR5 ECC Transparency and Error Scrub incorporates an ECC Error Check and Scrub (ECS) mode with | \nan error counting scheme for transparency. The ECS mode allows the DRAM to internally read, correct | \nsingle bit er",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0603",
      "title": "d filter. A general | ",
      "description": "d filter. A general | \n | functional block diagram example of the ECS Mode operation is shown in Figure 128 while the ECC Error\nChecking and Scrub mode, Mode Register (MR14), is shown in Table 356. | \nJEDEC Standard No. 79-5\nPage 244\n4.36\nDDR5 ECC Transparency and Error Scrub\nDDR5 ECC Transparency and Error Scrub incorporates an ECC Error Check and Scrub (ECS) mode with \nan error counting scheme for transparency. The ECS mode allows the DRAM to internally read, correct \nsingle bit errors, and wr",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0604",
      "title": "hreshold filter. A general ",
      "description": "hreshold filter. A general \nfunctional block diagram example of the ECS Mode operation is shown in Figure 128 while the ECC Error \nChecking and Scrub mode, Mode Register (MR14), is shown in Table 356.\nFigure 128 — Example of an ECC Transparency and Error Scrub Functional Block Diagram\nTable 356 — MR14 ECC Transparency and Error Scrub Mode Register Information\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nECS Mode\nReset ECS \nCounter\nRow Mode/\nCode Word \nMode\nRFU\nCID3\nCID2\nCID1\nCID0\nGreater Than",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0605",
      "title": "ECC Error Count",
      "description": "ECC Error Count\nPrevious High\nError Count\nRow/Bank Address\nPrevious High\nError Count\nMR16:19\nECC Error per \nRow & Row Addr\nROW or Code Word\nError Count\nColumn \nAddress \nWrap\nBank Group \nAddress \nWrap\nJEDEC Standard No. 79-5\nPage 245\n4.36.1   Mode Register and DRAM Initialization Prior to ECS Mode Operation\nThe ECC Transparency and Error Scrub counters are set to zero and the internal ECS Address Counters are\ninitialized either by a RESET or by manually writing a 1 to MR14 OP[6]. If manual reset ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        },
        {
          "name": "ACT"
        },
        {
          "name": "RD"
        },
        {
          "name": "WR"
        },
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-0606",
      "title": "tion.",
      "description": "tion.\nExecuting a manual ECS operation, MPC command with OP[7:0]=0000 1100B, generates the following\ninternally self-timed command sequence: ACTRDWRPRE. ECS operation timing is shown in\nFigure 129.\n | t0 | t1 | t2 | t3 | ta | ta+1 | t\nt\nt\nta+2\ntb\nc+3\nta+3\ntb+1\ntb+2\nb+3\ntc\ntc+1\nc+2\ntd\ntd+1\ntd+2\ntd+3\nte\nte+1\nCK_t, |  |  |  |  |  |  | \nCK_c |  |  |  |  |  |  | \n | OP |  |  |  |  |  | \nCA[13:0] | 0000 | VALID | VALID | VALID |  |  | VALID\n | 1100 |  |  |  |  |  | \nCMD | MPC | DES | DES | DES | DE",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        },
        {
          "name": "ACT"
        },
        {
          "name": "RD"
        },
        {
          "name": "WR"
        },
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-0607",
      "title": "written to prior to executing ECS operations to avoid genera",
      "description": "written to prior to executing ECS operations to avoid generating false \nfailures.\n4.36.2   ECS Operation \nAll banks shall be precharged and in an idle state prior to executing a manual ECS operation.\nExecuting a manual ECS operation, MPC command with OP[7:0]=0000 1100B, generates the following \ninternally self-timed command sequence: ACTRDWRPRE. ECS operation timing is shown in \nFigure 129.\nFigure 129 — ECS Operation Timing Diagram\nThe minimum time for the ECS operation to execute is tECSc (t",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        },
        {
          "name": "ACT"
        },
        {
          "name": "RD"
        },
        {
          "name": "WR"
        },
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-0608",
      "title": "+1",
      "description": "+1\ntb+1\nTIME BREAK\nDON'T CARE\nNormal\nMode\nECS Mode\nECS Mode Entry\nNormal\nMode\nDES DES DES DES DES DES DES DES DES DES DES DES DES DES DES CMD\nt2\nt1\nt3\nt\nt\ntc+3\ntd\ntd+2\ntd+3\nte\ntECSc = max(45nCK,110ns)\nJEDEC Standard No. 79-5 | \nPage 246 | \n4.36.2   ECS Operation (Cont’d) | \nExecuting a manual ECS operation by an MPC command with OP[7:0]=0000 1100B will issue an | \ninternally timed ACT command row activation based on the internal ECS Address Counters' row address, | \ntMPC_Delay after the MPC comm",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        },
        {
          "name": "ACT"
        },
        {
          "name": "WR"
        },
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-0609",
      "title": "or Check and Scrub is density and configuration | ",
      "description": "or Check and Scrub is density and configuration | \ndependent, as listed in Table 358. The DRAM controller shall track the number of manual ECS operations | \nto complete a full scrub of that device. | \nJEDEC Standard No. 79-5\nPage 246\n4.36.2   ECS Operation (Cont’d)\nExecuting a manual ECS operation by an MPC command with OP[7:0]=0000 1100B will issue an \ninternally timed ACT command row activation based on the internal ECS Address Counters' row address, \ntMPC_Delay after the MPC command. The ACT ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        },
        {
          "name": "ACT"
        },
        {
          "name": "WR"
        },
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-0610",
      "title": "n the bank counter wraps, the bank group counter will ",
      "description": "n the bank counter wraps, the bank group counter will \nincrement and the next bank group will repeat the process of accessing each code word, until all bank \ngroups within the DRAM have been accessed.\nAfter all the code words within the DRAM are read, corrected, and written once, the bank group counter \nwill wrap and the process begins again with the next manual ECS operation. The total number of manual \nECS operations required to complete one cycle of Error Check and Scrub is density and config",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0611",
      "title": "24Gb",
      "description": "24Gb\n32Gb\n64Gb\nx4, x8, x16\n2^26\n2^27\n2^27 * 1.5\n2^28\n2^29\nTable 359 — Average Periodic ECS Interval (tECSint)\nConfiguration\n8Gb\n16Gb\n24Gb\n32Gb\n64Gb\nx4, x8, x16\n1.287mS\n0.644mS\n0.483mS\n0.322mS\n0.161mS\nJEDEC Standard No. 79-5\nPage 247\n4.36.2   ECS Operation (Cont’d)\nIn order for the DDR5 SDRAM to perform automatic ECS operations when in Automatic ECS Mode, the\nhost needs to issue periodic REFab commands or periodically enter Self Refresh mode. The maximum\nspacing between REFab commands or Self Ref",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "REFab"
        },
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0612",
      "title": "Filter",
      "description": "Filter\nthat masks error counts less than the programmed filter value. The value is set using MR15 as listed in\nTable 360. The default MR15 setting is 256 fails per Gb of memory cells (OP[2:0] = 011B).\nTable 360 — MR15 Transparency ECC Error Threshold Count per Gb of Memory Cells and |  |  | \n |  | Automatic ECS in Self-Refresh | \nOP[5] | OP[4] | OP[3] | OP[2]\nOP[1]\n |  |  | OP[2:0]: 000B = 4\n |  |  | OP[2:0]: 001B = 16\n |  |  | OP[2:0]: 010B = 64\n |  | Automatic ECS | OP[2:0]: 011B = 256 (Defaul",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "REFab"
        },
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0613",
      "title": "efresh operation. Issuing multiple REF commands shall not ex",
      "description": "efresh operation. Issuing multiple REF commands shall not exceed \nthe total number allowed within a 1 x tREFI window, as described in the Refresh Operation Scheduling \nFlexibility section of the spec.\nWhen in Automatic ECS mode, the ECS commands and timing are generated and satisfied internal to the \nDRAM, following the Average Periodic ECS Interval timings to ensure that the Error Check and Scrub is \ncompleted and the transparency registers (MR16-20) are updated within the recommended 24-hour p",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "REF"
        },
        {
          "name": "REFab"
        }
      ]
    },
    {
      "id": "REQ-0614",
      "title": "nce the ETC has been exceeded as well.",
      "description": "nce the ETC has been exceeded as well.\nTable 360 — MR15 Transparency ECC Error Threshold Count per Gb of Memory Cells and \nAutomatic ECS in Self-Refresh\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRFU\nAutomatic ECS \nin Self-Refresh\nOP[2:0]: 000B = 4\nOP[2:0]: 001B = 16\nOP[2:0]: 010B = 64\nOP[2:0]: 011B = 256 (Default)\nOP[2:0]: 100B = 1024\nOP[2:0]: 101B = 4096\nOP[2:0]: 110B = RFU\nOP[2:0]: 111B = RFU\nJEDEC Standard No. 79-5\nPage 248\n4.36.3   ECS Error Tracking\nThe type of error tracking provided",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0615",
      "title": "max = 2 * (ETC * Density(Gb) * 2x) - 1. The exception is EC7",
      "description": "max = 2 * (ETC * Density(Gb) * 2x) - 1. The exception is EC7max,\nwhich is unlimited. The corresponding bit will be set if the error count is within the required range.\nJEDEC Standard No. 79-5\nPage 248\n4.36.3   ECS Error Tracking\nThe type of error tracking provided by the ECC Transparency and Error Scrub is selectable using MR14 \nOP[5], which can track either the number of rows (default) or code words with errors using the Error \nCounter. The row or code word error count will be tracked and writt",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0616",
      "title": "max values are defined as EC[x]max = 2 * (ETC * Density(Gb) ",
      "description": "max values are defined as EC[x]max = 2 * (ETC * Density(Gb) * 2x) - 1. The exception is EC7max, \nwhich is unlimited. The corresponding bit will be set if the error count is within the required range.\nWhen the ECC code word error count mode is selected, the Error Counter (EC) increments each time a \ncode word with check bit errors is detected. After all code words, on all rows, in all banks, in all bank \ngroups had ECS commands performed, the result of the Error Counter is loaded into MR20, subje",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0617",
      "title": "red. If the previous row error count ",
      "description": "red. If the previous row error count \nis greater than the present row error count, the previous row error count and register value remains \nunchanged, however the present row error counter is cleared.\nAfter all rows, in all banks, in all bank groups have executed ECS operations, the result of the Previous \nHigh Error Count (address and error count) are latched into MR16:19 when the bank group counter wraps. \nMR16:18 shown in Table  contains the information for the row with the highest number of ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0618",
      "title": "R16",
      "description": "R16\nMR19 | RFU | RFU | REC5 | REC4 | REC3 | REC2 | REC1 | REC0\n |  |  | Table 363 — Row Error Threshold Count (RETC) |  |  |  |  | \n |  |  |  |  | Error Count |  |  | \nJEDEC Standard No. 79-5\nPage 249\n4.36.3   ECS Error Tracking (Cont’d)\nThe error counters (ECC Error Counter and ECC Errors per Row Counter) reset each time the bank group \ncounter wraps. This process will occur on the ECS operation following the ECS operation that processed \nthe last row in the last bank in the last bank group. Th",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRW"
        },
        {
          "name": "MRR"
        },
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0619",
      "title": "or Count",
      "description": "or Count\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nMR16\nR7\nR6\nR5\nR4\nR3\nR2\nR1\nR0\nMR17\nR15\nR14\nR13\nR12\nR11\nR10\nR9\nR8\nMR18\nRFU\nBG2\nBG1\nBG0\nBA1\nBA0\nR17\nR16\nMR19\nRFU\nRFU\nREC5\nREC4\nREC3\nREC2\nREC1\nREC0\nTable 363 — Row Error Threshold Count (RETC)\nRow Error Threshold Count (RETC)\n4\nTable 364 shows error detection coverage of DDR5 CRC. | \nTable 364 — Error Detection Details | \nError Type | Detection Capability\nRandom Single Bit Error | 100%\nRandom Double Bit Error | 100%\nRandom Odd Count Error | 10",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0620",
      "title": "its. Write CRC and data mask functions are not supported at ",
      "description": "its. Write CRC and data mask functions are not supported at the same time and cannot be enabled \ntogether.\nThe CRC polynomial used by DDR5 is the ATM-8 HEC, X^8+X^2+X^1+1 that is same as used on DDR4.\nA combinatorial logic block implementation of this 8-bit CRC for 64-bits of data contains TBD two-input \nXOR gates contained in eight 6 XOR gate deep trees.\nTable 364 shows error detection coverage of DDR5 CRC.\nCRC COMBINATORIAL LOGIC EQUATIONS\nmodule CRC8_D64;\n// polynomial: (0 1 2 8)\n// data widt",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0621",
      "title": "Error Detection Details",
      "description": "Error Detection Details\nError Type\nDetection Capability\nRandom Single Bit Error\n100%\nRandom Double Bit Error\n100%\nRandom Odd Count Error\n100%\nRandom Multi-Bit Error within Two adjacent Transfers\n100%\n4.37.1   CRC Polynomial and Logic Equation (Cont’d)\nD[44] ^ D[43] ^ D[40] ^ D[38] ^ D[35] ^ D[34] ^ D[30] ^\nD[29] ^ D[26] ^ D[25] ^ D[23] ^ D[18] ^ D[16] ^ D[14] ^\nD[13] ^ D[11] ^ D[9] ^ D[7] ^ D[3] ^ D[2] ^ D[1];\nNewCRC[4] = D[63] ^ D[62] ^ D[60] ^\nD[59] ^ D[56] ^ D[52] ^ D[50] ^ D[49] ^ D[48] ^ D[",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0622",
      "title": "5] ^ D[53] ^ D[52] ^ D[51] ^ D[49] ^ D[48] ^ D[47] ^",
      "description": "5] ^ D[53] ^ D[52] ^ D[51] ^ D[49] ^ D[48] ^ D[47] ^\nD[44] ^ D[42] ^ D[39] ^ D[38] ^ D[34] ^ D[33] ^ D[30] ^\nD[29] ^ D[27] ^ D[22] ^ D[20] ^ D[18] ^ D[17] ^ D[15] ^\nD[13] ^ D[11] ^ D[7] ^ D[6] ^ D[5];\n | Figure 130 shows detailed bit mapping for a x4 device. This bit mapping is common between write and |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nread CRC operations. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \n |  |  |  |  |  |  |  |  |  | Transfer |  |  |  |  |  |  | \n | 0 | 1 | 2 | 3",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0623",
      "title": "CRC6",
      "description": "CRC6\nDQ3 | d3 | d7 | d11 | d15 | d19 | d23 | d27 | d31 | d35 | d39 | d43 | d47 | d51 | d55 | d59 | d63 | CRC3 CRC7\nJEDEC Standard No. 79-5\nPage 251\n4.37.1   CRC Polynomial and Logic Equation (Cont’d)\nD[44] ^ D[43] ^ D[40] ^ D[38] ^ D[35] ^ D[34] ^ D[30] ^\nD[29] ^ D[26] ^ D[25] ^ D[23] ^ D[18] ^ D[16] ^ D[14] ^\nD[13] ^ D[11] ^ D[9] ^ D[7] ^ D[3] ^ D[2] ^ D[1];\nNewCRC[4] = D[63] ^ D[62] ^ D[60] ^\nD[59] ^ D[56] ^ D[52] ^ D[50] ^ D[49] ^ D[48] ^ D[46] ^\nD[45] ^ D[44] ^ D[41] ^ D[39] ^ D[36] ^ D[35] ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0624",
      "title": "25",
      "description": "25\nd29\nd33\nd37\nd41\nd45\nd49\nd53\nd57\nd61 CRC1 CRC5\nDQ2\nd2\nd6\nd10\nd14\nd18\nd22\nd26\nd30\nd34\nd38\nd42\nd46\nd50\nd54\nd58\nd62 CRC2 CRC6\nDQ3\nd3\nd7\nd11\nd15\nd19\nd23\nd27\nd31\nd35\nd39\nd43\nd47\nd51\nd55\nd59\nd63 CRC3 CRC7\nread CRC operations. x8 devices have two DQ nibbles and each DQ nibble has its own eight CRC bits to |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nprotect 64 data bits. Therefore, a x8 device will have two identical CRC trees implemented. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \n |  ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0625",
      "title": "| d14 | d18 | d22 | d26 | d30 | d34 | d38 | d42 | d46 | d50 ",
      "description": "| d14 | d18 | d22 | d26 | d30 | d34 | d38 | d42 | d46 | d50 | d54 | d58 | d62 | CRC2 CRC6\nDQ7 | d3 | d7 | d11 | d15 | d19 | d23 | d27 | d31 | d35 | d39 | d43 | d47 | d51 | d55 | d59 | d63 | CRC3 CRC7\nread CRC operations. x16 devices have four DQ nibbles and each DQ nibble has its own eight CRC bits to |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nprotect 64 data bits. Therefore, a x16 device will have four identical CRC trees implemented. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \n ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0626",
      "title": "| d14 | d18 | d22 | d26 | d30 | d34 | d38 | d42 | d46 | d50 ",
      "description": "| d14 | d18 | d22 | d26 | d30 | d34 | d38 | d42 | d46 | d50 | d54 | d58 | d62 | CRC2 CRC6\nDQ15 | d3 | d7 | d11 | d15 | d19 | d23 | d27 | d31 | d35 | d39 | d43 | d47 | d51 | d55 | d59 | d63 | CRC3 CRC7\nJEDEC Standard No. 79-5\nPage 252\n4.37.3   CRC Data Bit Mapping for x8 Devices\nFigure 131 shows detailed bit mapping for a x8 device. This bit mapping is common between write and \nread CRC operations. x8 devices have two DQ nibbles and each DQ nibble has its own eight CRC bits to \nprotect 64 data bi",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0627",
      "title": "25",
      "description": "25\nd29\nd33\nd37\nd41\nd45\nd49\nd53\nd57\nd61 CRC1 CRC5\nDQ6\nd2\nd6\nd10\nd14\nd18\nd22\nd26\nd30\nd34\nd38\nd42\nd46\nd50\nd54\nd58\nd62 CRC2 CRC6\nDQ7\nd3\nd7\nd11\nd15\nd19\nd23\nd27\nd31\nd35\nd39\nd43\nd47\nd51\nd55\nd59\nd63 CRC3 CRC7\n0\n1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n15\n16\n17\nDQ0\nd0\nd4\nd8\nd12\nd16\nd20\nd24\nd28\nd32\nd36\nd40\nd44\nd48\nd52\nd56\nd60 CRC0 CRC4\nDQ1\nd1\nd5\nd9\nd13\nd17\nd21\nd25\nd29\nd33\nd37\nd41\nd45\nd49\nd53\nd57\nd61 CRC1 CRC5\nDQ2\nd2\nd6\nd10\nd14\nd18\nd22\nd26\nd30\nd34\nd38\nd42\nd46\nd50\nd54\nd58\nd62 CRC2 CRC6\nDQ3\nd3\nd7\nd11\nd15\nd19\nd23\nd27",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0628",
      "title": "d29",
      "description": "d29\nd33\nd37\nd41\nd45\nd49\nd53\nd57\nd61 CRC1 CRC5\nDQ14\nd2\nd6\nd10\nd14\nd18\nd22\nd26\nd30\nd34\nd38\nd42\nd46\nd50\nd54\nd58\nd62 CRC2 CRC6\nDQ15\nd3\nd7\nd11\nd15\nd19\nd23\nd27\nd31\nd35\nd39\nd43\nd47\nd51\nd55\nd59\nd63 CRC3 CRC7\nJEDEC Standard No. 79-5\nPage 253\n4.37.5   Write CRC for x4, x8 and x16 Devices\nThe controller generates the CRC checksum and forms the write data frames as shown in Section 4.37.2 to\nSection 4.37.4.\nWrite CRC function can be enabled or disabled per each nibble independently in x8 device. There are t",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0629",
      "title": "JEDEC Standard No. 79-5",
      "description": "JEDEC Standard No. 79-5\nPage 253\n4.37.5   Write CRC for x4, x8 and x16 Devices\nThe controller generates the CRC checksum and forms the write data frames as shown in Section 4.37.2 to \nSection 4.37.4.\nWrite CRC function can be enabled or disabled per each nibble independently in x8 device. There are two \nseparate write CRC enable MR bits (for upper and lower nibbles) defined for x8. When at least one of two \nwrite CRC enable bits is set to ‘1’ in x8, the timings of write CRC enable mode is applie",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0630",
      "title": "ritten to the DRAM core then controller will retry the trans",
      "description": "ritten to the DRAM core then controller will retry the transaction and overwrite the bad data. Controller \nis responsible for data coherency.\nThere is no write latency adder when write CRC is enabled.\nJEDEC Standard No. 79-5\nPage 254\n4.37.6   Write CRC Auto-Disable\nWrite CRC auto-disable mode is enabled by programming the Write CRC auto-disable mode enable bit\nMR50:OP[4] to ‘1’. When this mode is enabled, the DDR5 SDRAM counts the number of Write CRC\nerror occurrences per device, regardless of c",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0631",
      "title": "RT_n may be released upon satisfying",
      "description": "RT_n may be released upon satisfying\nCRC_ALERT_PW_min.\nWhen Write CRC auto-disable mode is disabled, MR50:OP[4] = 0, Write CRC error counters may remain\nat reset values even if Write CRC errors occur.\nJEDEC Standard No. 79-5\nPage 254\n4.37.6   Write CRC Auto-Disable\nWrite CRC auto-disable mode is enabled by programming the Write CRC auto-disable mode enable bit \nMR50:OP[4] to ‘1’. When this mode is enabled, the DDR5 SDRAM counts the number of Write CRC \nerror occurrences per device, regardless of",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0632",
      "title": "CRC error checking can be re-enabled by resetting the Write ",
      "description": "CRC error checking can be re-enabled by resetting the Write CRC auto-disable status bit \nMR50:OP[5] to ‘0’. This will reset the Write CRC error counter and restart the Write CRC Auto-Disable \nWindow.\nPrior to changing the Write CRC Auto-Disable Threshold as programmed in MR51:OP[6:0] or the Write \nCRC Auto-Disable Window as programmed in MR52:OP[6:0], the host shall disable the Write CRC\nAuto-Disable mode, MR50:OP[4]=0. Once the updated values have been programmed in MR51 and/or \nMR52, Write CRC",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0633",
      "title": "here is a mismatch in any of",
      "description": "here is a mismatch in any of\nnibbles then controller may retry the transaction.\nRead latency adder when read CRC is enabled depends on data rate as shown in Table 365.\nJEDEC Standard No. 79-5\nPage 255\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n4.37.7   Read CRC for x4, x8 and x16 Devices\nThe DDR5 SDRAM generates t",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0634",
      "title": "ndicated by C3 and C2 in the Read command.",
      "description": "ndicated by C3 and C2 in the Read command.\n4.37.9   Write CRC Error Handling\nWhen DRAM detects CRC error on received code words in any of nibbles, then it drives ALERT_n signal \nto ‘0’ for TBD clocks.\nThe latency to ALERT_n signal is defined as tCRC_ALERT in Figure 133.\nDRAM will set Write CRC Error Status bit in A[3] of MR50 to '1' upon detecting a CRC error. The Write \nCRC Error Status bit remains Group At '1' until the host clears it explicitly using an MRW command.\nThe controller upon seeing",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0635",
      "title": "ad CRC Latency Adder",
      "description": "ad CRC Latency Adder\nData Rate (MT/s)\nRead CRC Latency Adder (nCK)\n2000 ≤ Data Rate ≤ 2100\n0\n3200 MT/s ≤ Data Rate ≤ 6000 MT/s\n0\n6000 MT/s < Data Rate ≤ 6400 MT/s\n2\n6800 MT/s < Data Rate ≤ 8400 MT/s\n4\n4.37.9   Write CRC Error Handling (Cont’d) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \n | t 0 | t 1 | t 6 | t 7 | t 8 | t 9 | t 10\nt a | t a+1 | t a+2\nt a+3\nt a+4\nt a+5\nt a+6 | t a+7 | t a+8 | t b | t b+1 | t b+2 | tb+3 | tb+4\ntb+5\ntb+6 | tb+7 | tb+8 | tb+9 | tb+10 | tb+11 | t",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0636",
      "title": "_ALERT |  |  | CRC_ALERT_PW(min) |  |  |  |  |  |  | ",
      "description": "_ALERT |  |  | CRC_ALERT_PW(min) |  |  |  |  |  |  | \nAlert_n |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \n(BL32) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 256\n4.37.9   Write CRC Error Handling (Cont’d)\nNOTE 1\nCRC_ALERT_PW is specified from the point where the DRAM starts to drive the signal low to the point where the DRAM driver \nreleases and the controller starts to pull the signal up.\nNOTE 2\nTiming diagram applies to x4",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0637",
      "title": "t7",
      "description": "t7\nt8\nt9\nt10\nt11\nt12\nt13\nt15\nt16\nt17\nt18\nt19\nta+5\nta+7\ntb\ntb+1\nt14\ntb+2\nta\nta+1\nta+2\nta+3\nta+8\nta+9\nta+4\nta+6\ntCRC_ALERT\nCRC_ALERT_PW(min)\nD20 D21 D22 D23 D24 D25 D26 D27\ntCRC_ALERT\nCRC_ALERT_PW(min)\n0\n1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n15\n16\n17\nDQ0\nd0\nd4\nd8\nd12\nd16\nd20\nd24\nd28\n1\n1\n1\n1\n1\n1\n1\n1\nCRC0 CRC4\nDQ1\nd1\nd5\nd9\nd13\nd17\nd21\nd25\nd29\n1\n1\n1\n1\n1\n1\n1\n1\nCRC1 CRC5\nDQ2\nd2\nd6\nd10\nd14\nd18\nd22\nd26\nd30\n1\n1\n1\n1\n1\n1\n1\n1\nCRC2 CRC6\nDQ3\nd3\nd7\nd11\nd15\nd19\nd23\nd27\nd31\n1\n1\n1\n1\n1\n1\n1\n1\nCRC3 CRC7\n |  |  |  |  |  | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0638",
      "title": "DQ7 | d3 | d7 | d11 | d15 | d19 | d23 | d27 | d31 | 1 | 1 | ",
      "description": "DQ7 | d3 | d7 | d11 | d15 | d19 | d23 | d27 | d31 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | CRC3 CRC7\n |  |  |  | Figure 135 — CRC Bit Mapping in BC8 Modes for x8 Device |  |  |  |  |  |  |  |  |  |  |  |  | \nDQ6 | d2 | d6 | d10 | d14 | d18 | d22 | d26 | d30 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | CRC2 CRC6\nDQ7 | d3 | d7 | d11 | d15 | d19 | d23 | d27 | d31 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | CRC3 CRC7\nDQ8 | d0 | d4 | d8 | d12 | d16 | d20 | d24 | d28 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | CRC0 CRC4\nDQ9 | d1 | d5 | d9",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0639",
      "title": "t half and the second half of the data. CRC bits for the ",
      "description": "t half and the second half of the data. CRC bits for the \nfirst half of the data are transferred on 17th and 18th UI, and CRC bits for the second half of the data are transferred \non 35th and 36th UI.\n0\n1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n15\n16\n17\nDQ0\nd0\nd4\nd8\nd12\nd16\nd20\nd24\nd28\n1\n1\n1\n1\n1\n1\n1\n1\nCRC0 CRC4\nDQ1\nd1\nd5\nd9\nd13\nd17\nd21\nd25\nd29\n1\n1\n1\n1\n1\n1\n1\n1\nCRC1 CRC5\nDQ2\nd2\nd6\nd10\nd14\nd18\nd22\nd26\nd30\n1\n1\n1\n1\n1\n1\n1\n1\nCRC2 CRC6\nDQ3\nd3\nd7\nd11\nd15\nd19\nd23\nd27\nd31\n1\n1\n1\n1\n1\n1\n1\n1\nCRC3 CRC7\nDQ4\nd0\nd4\nd8\nd12\n",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0640",
      "title": "1",
      "description": "1\n1\n1\n1\nCRC0 CRC4\nDQ13\nd1\nd5\nd9\nd13\nd17\nd21\nd25\nd29\n1\n1\n1\n1\n1\n1\n1\n1\nCRC1 CRC5\nDQ14\nd2\nd6\nd10\nd14\nd18\nd22\nd26\nd30\n1\n1\n1\n1\n1\n1\n1\n1\nCRC2 CRC6\nDQ15\nd3\nd7\nd11\nd15\nd19\nd23\nd27\nd31\n1\n1\n1\n1\n1\n1\n1\n1\nCRC3 CRC7\nJEDEC Standard No. 79-5 | \nPage 258 | \n4.38 | Loopback\nWith Loopback, DDR5 can feed a received signal or data back out to an external receiver for multiple | \npurposes. Loopback allows the host (memory controller or test instrument) to monitor data that was just | \nsent to the DRAM without having to",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "READ"
        },
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-0641",
      "title": "te of the DM or DQ pin selected by | ",
      "description": "te of the DM or DQ pin selected by | \nMR53:OP[4:0]. If an RFU output is selected, or if an invalid output for device configuration is selected, | \nthe LBDQ output will remain in a DRAM Drive State. | \nJEDEC Standard No. 79-5\nPage 258\nWith Loopback, DDR5 can feed a received signal or data back out to an external receiver for multiple \npurposes. Loopback allows the host (memory controller or test instrument) to monitor data that was just \nsent to the DRAM without having to store the data in the DR",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "READ"
        },
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-0642",
      "title": "back requires two output pins (one single-ended Loopback str",
      "description": "back requires two output pins (one single-ended Loopback strobe LBDQS and one single-ended \nLoopback data LBDQ). Pin assignment location for Loopback pins are defined as A9 for LBDQS and A1 \nfor LBDQ.\nThe default RTT state for Loopback is RTT_OFF, designated by MR36:OP[2:0] = 000B. In this state, both \nthe LBDQS and LBDQ outputs are disabled. If the Loopback pins of several DDR5 SDRAM devices are \nconnected together and the “end” device needs termination, there is an RZQ/5 (48ohms) option availa",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0643",
      "title": "Loopback",
      "description": "Loopback\nRTT_Loopback\nLoopback Enabled\nSelected Phase\nSelected Phase and Selected DQ\n1\nNOTE 1\nSelection of an unsupported DM/DQ for the device configuration will result in undefined LBDQS/LBDQ output.\nJEDEC Standard No. 79-5\nPage 259\n4.38.2  Loopback Phase\nDue to the high data rates of the DDR5 SDRAM, Loopback may be implemented with 2-way or 4-way\ninterleaved outputs. With a 2-way implementation, the DQS and selected DM/DQ will be sampled and\noutput every 1 CK or 2 UI. Similarly, with a 4-way i",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0644",
      "title": "and strobe DQS_0; multiplexer input “B” receives data bit B ",
      "description": "and strobe DQS_0; multiplexer input “B” receives data bit B and\nstrobe DQS_90; multiplexer input “C” receives data bit C and strobe DQS_180; and multiplexer input “D”\nreceives data bit D and DQS_270.\nreceives data bit D and DQS_270. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \n |  |  |  |  |  |  |  |  |  |  |  |  |  |  | _DM | \n |  |  |  |  |  |  |  |  |  |  |  |  |  |  | _DQS | \n |  |  |  |  |  |  |  |  |  |  |  |  |  |  | _DQ3 | \n |  |  |  |  |  |  |  |  |  |  |  |  |  |  | _DQS | \nDQS# |  ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0645",
      "title": "mentation, the DQS and selected DM/DQ will be sampled and ",
      "description": "mentation, the DQS and selected DM/DQ will be sampled and \noutput every 1 CK or 2 UI. Similarly, with a 4-way implementation, the DQS and selected DM/DQ will be \nsampled and output every 2 CK or 4 UI.\nTo be able to sample all bits with a 2-way or 4-way interleave implementation, the Loopback Select Phase \nprogrammed in MR53:OP[6:5] allow selection of the DQS/DM/DQ phase to be output. In 2-way mode, \nPhase A and Phase B are valid options. In 4-way mode, Phase A, Phase B, Phase C and Phase D, are ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0646",
      "title": "output on LBDQ when ",
      "description": "output on LBDQ when \nqualified by the write enable, which means data is only captured during the write burst and not during the \npreamble or postamble.\n4.38.3.1   Loopback Normal Output Mode (Default)\nIn Normal Output Mode (MR53:OP[7] = 0B), the selected DM/DQ state is captured with every DQS_t/\nDQS_c toggle for the selected Loopback Phase and output on LBDQ. The LBDQS output will be delayed \nby tLBDLY from the selected DQS_t/DQS_c Loopback Phase. Phase C and D are inverted from Phase A \nand B, ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0647",
      "title": "driven during Loopback operation. (HiZ state not allowed.)",
      "description": "driven during Loopback operation. (HiZ state not allowed.)\n• | Only DSEL and MRW commands applied at command pins during Normal Output Mode.\n• | RESET is required to exit Loopback Normal Output Mode.\n | t 1 | t 2 | t 3 | t 4 | t 5 | t 6 | t 7 |  | t a | t a+1\nt a+2 | t a+3 | t a+5\nt a+4\nCK_t, |  |  |  |  |  |  |  |  |  |  |  | \nCK_c |  |  |  |  |  |  |  |  |  |  |  | \nCA[13:0] |  | MRA | VALID |  |  |  |  |  |  |  |  | \nCMD | DES | MRW |  | DES | DES | DES | DES |  | DES | DES\nDES | DES | DES\nDE",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0648",
      "title": "lid |  |  |  |  | D1 |  |  |  | D5 |  |  | D9 |  |  | D13 | ",
      "description": "lid |  |  |  |  | D1 |  |  |  | D5 |  |  | D9 |  |  | D13 |  |  |  | D1 |  |  |  | D5 |  |  | D9 | D13\n |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | DON'T CARE\nDQS_c, |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nDQS_t |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nDM/DQ | D0 | D1 | D2\nD3 | D4 | D5 | D6\nD7 | D8 | D9 | D10 D11 | D12 | D13 | D14 D15 | D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | D8 |",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0649",
      "title": "138 ",
      "description": "138 \nthrough 142.\nFigure 138 — Loopback Normal Output Mode Entry\nFigure 139 — Loopback Normal Output 4-Way Mode PhaseB Example\nFigure 140 — Loopback Normal Output Mode 4-Way PhaseB 1CK Mid Gap Example\nD0\nD2\nD3\nD1\nD4\nD6\nD7\nD5\nD8\nD9 D10 D11\nD12\nD14 D15\nD13\nD0\nD2\nD3\nD1\nD4\nD6\nD7\nD5\nD8\nD9 D10 D11\nD12\nD14 D15\nD13\nD0\nD2\nD3\nD1\nD4\nD6\nD7\nD5\nD8\nD9 D10 D11\nD12\nD14 D15\nD13\nD3\nD4\nD6\nD7\nD5\nD8\nD9 D10 D11\nD12\nD14 D15\nD13\n4.38.3.2   Loopback Normal Output Mode Timing Diagrams (Cont’d) |  |  |  |  |  |  |  |  |  |",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0650",
      "title": "D2 |  |  | D6 |  |  | D10 |  | D14 |  |  |  |  | D2 |  |  | ",
      "description": "D2 |  |  | D6 |  |  | D10 |  | D14 |  |  |  |  | D2 |  |  | D6 |  |  | D10\nD14\n |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | DON'T CARE\nJEDEC Standard No. 79-5\nPage 261\n4.38.3.2   Loopback Normal Output Mode Timing Diagrams (Cont’d)\nFigure 141 — Loopback Normal Output Mode 4-Way PhaseB 2CK Gap Example\nFigure 142 — Loopback Normal Output Mode 4-Way PhaseC 2CK Gap Example\n4.38.3.3   Loopback Write Burst Output Mode\nIn Write Burst Output Mode (MR53:OP[7] = 1B), Loopb",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0651",
      "title": "st Output Mode, selection of ",
      "description": "st Output Mode, selection of \nPhase C or D for Data Burst Bit phase alignment or Phase A or B for Strobe phase alignment may result in \nthe last tLBQSH width of a burst that does not comply with spec.\nAdditional requirements for Write Burst Output Mode:\n•\nWrite Leveling training is required prior to Write Burst Loopback operation.\n•\nAll Write timing and voltage requirements must be followed. Failure to meet this requirement results in unknown \ndata written to DRAM, and the Loopback pins may not ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0652",
      "title": "Valid |  |  |  |  |  | D1 |  |  |  | D5 |  |  | D9 |  |  | D",
      "description": "Valid |  |  |  |  |  | D1 |  |  |  | D5 |  |  | D9 |  |  | D13 |  |  |  | D1 |  |  |  | D5 |  |  | D9\nD13\n |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | DON'T CARE\nFigure 143 — Loopback Write Burst Output Mode 4-Way PhaseB WPRE=2CK Example |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nDQS_c, |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nDQS_t |  |  |  |  |  |  |  |  |  |  |  |  |  |  ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0653",
      "title": "lid |  |  |  |  |  |  | D2 |  |  | D6 |  |  | D10 |  |  |  |",
      "description": "lid |  |  |  |  |  |  | D2 |  |  | D6 |  |  | D10 |  |  |  | D14 |  |  |  | D2 |  |  | D6 |  |  | D10\nD14\n |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | DON'T CARE\nFigure 144 — Loopback Write Burst Output Mode 4-Way PhaseC WPRE=2CK Example |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nDQS_c, |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nDQS_t |  |  |  |  |  |  |  |  |  |  |  |  |  |  ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0654",
      "title": "Valid |  |  |  |  |  | D1 |  |  |  | D5 |  |  | D9 |  |  | D",
      "description": "Valid |  |  |  |  |  | D1 |  |  |  | D5 |  |  | D9 |  |  | D13 |  |  |  | D1 |  |  |  | D5 |  |  | D9\nD13\n |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | DON'T CARE\n |  | Strobe Alignment WPRE=4CK Optional Example |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nDQS_c, |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \nDQS_t |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0655",
      "title": "B Data Burst Bit and PhaseD ",
      "description": "B Data Burst Bit and PhaseD \nStrobe Alignment WPRE=4CK Optional Example\nFigure 146 — Loopback Write Burst Output Mode 4-Way PhaseC Data Burst Bit and PhaseA \nStrobe Alignment WPRE=4CK Optional Example\n4.38.4  Loopback Timing and Levels\nThe LBDQS output will be delayed from the selected DQS_t/DQS_c Loopback Phase. The timing \nparameter, tLBDLY, is shown in Table 369.\nThe interaction between LBDQS and LBDQ is described in Section 9.3.\nODT for Loopback is described in Section 5.5.\nOutput driver ele",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0656",
      "title": "D3",
      "description": "D3\nD1\nD4\nD6\nD7\nD5\nD8\nD9 D10 D11\nD12\nD14 D15\nD13\nD0\nD2\nD3\nD1\nD4\nD6\nD7\nD5\nD8\nD9 D10 D11\nD12\nD14 D15\nD13\nD0\nD2\nD3\nD1\nD4\nD6\nD7\nD5\nD8\nD9 D10 D11\nD12\nD14 D15\nD13\nOptional, state of DQ during\npreamble at D-2\n |  | JEDEC Standard No. 79-5\n |  | Page 263\n4.39 | CA_ODT Strap Operation | \nWith the introduction of on-die termination for CA/CS/CK on DDR5 DRAMs, the setting of the |  | \ntermination values per DRAM will be different depending on the configuration of DRAMs on the DIMM |  | \nor system board. The",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0657",
      "title": "g that should be considered TBD. The content may be accurate",
      "description": "g that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n4.39\nCA_ODT Strap Operation\nWith the introduction of on-die termination for CA/CS/CK on DDR5 DRAMs, the setting of the \ntermination values per DRAM will be different depending on the configuration of DRAMs on the DIMM \nor system board. The CA_ODT pin enables the distinction of two “sets” of CA/CS/CK ODT settings. \nWhen the CA",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0658",
      "title": "DT, and CA ODT values will reflect ",
      "description": "DT, and CA ODT values will reflect \nthe default settings for “Group A” ODT values, or will reflect what has been written to these mode \nregisters via the MPC opcodes for Group A CK/CS/CA ODT settings.\nIf the CA_ODT Strap Value for the DRAM is 1, the CK ODT, CS ODT, and CA ODT values will reflect \nthe default settings for “Group B” ODT values, or will reflect what has been written to these mode \nregisters via the MPC opcodes for Group B CK/CS/CA ODT settings.\nTable 370 — CA_ODT Pin Defined\nPin Na",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0659",
      "title": "following MPC opcodes will be used to set the “Group A” and ",
      "description": "following MPC opcodes will be used to set the “Group A” and “Group B” RTT_CA, RTT_CS, and \nRTT_CK values.\nTable 372 — MPC Opcodes\nFunction\nOperand\nData\nNotes\nInitialization and \nTraining Modes\nOP[7:0]\n...\n0010 0xxxB: Group A RTT_CK = xxx (See Section 3.5.34 for MR32 \nencoding)\n0010 1xxxB: Group B RTT_CK = xxx (See Section 3.5.34 for MR32 \nencoding)\n0011 0xxxB: Group A RTT_CS = xxx (See Section 3.5.34 for MR32 \nencoding)\n0011 1xxxB: Group B RTT_CS = xxx (See Section 3.5.34 for MR32 \nencoding)\n010",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        }
      ]
    },
    {
      "id": "REQ-0660",
      "title": "aining Pattern",
      "description": "aining Pattern\n-\nMode Register Read\nThe controller can adjust the duty cycle through all the DCA mode registers and can determine the optimal \nMode Register setting for DCA in multiple different ways.\nIn case of 4-phase internal clocks, for example, since QCLK(90˚)/IBCLK(180˚)/QBCLK(270˚) are \nadjusted based on ICLK(0˚), the controller can first confirm that the first BL is synchronized with \nICLK(0˚), and then perform the full DCA training operation which needs to have an even number of MRR \n(o",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "figure"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        }
      ]
    },
    {
      "id": "REQ-0661",
      "title": "Parameter",
      "description": "Parameter\nMin/Avg./Max\nValue\nUnit\nNOTE\nDuty Cycle Adjuster Range\nMin\n28\nps\n1\nMax\n56\nNOTE 1\nThese values are guaranteed by design.\nDRAM internal clock\n(single‐phase)\nDRAM internal clock\n(multi‐phase)\n\n\nTable 374: |  | \n | Table 374 — DCA Range Examples (Not All Possible Combinations) | \nGlobal DCA Adjustment | Per-Pin DCA Adjustment | Total DCA Adjustment at Pin\nDCA Step -3 | DCA Step -2 | DCA Step -5\nDCA Step -2 | DCA Step +2 | DCA Step 0\nDCA Step 0 | DCA Step +1 | DCA Step +1\nDCA Step +2 | DCA ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0662",
      "title": "-phase clock scheme.",
      "description": "-phase clock scheme.\nFigure 148 — Relationship between DCA Code Change and the Single/Two-Phase Internal Clock(s)/\nDQS Waveform (Example)\nTable 374 — DCA Range Examples (Not All Possible Combinations)\nGlobal DCA Adjustment\nPer-Pin DCA Adjustment\nTotal DCA Adjustment at Pin\nDCA Step -3\nDCA Step -2\nDCA Step -5\nDCA Step -2\nDCA Step +2\nDCA Step 0\nDCA Step 0\nDCA Step +1\nDCA Step +1\nDCA Step +2\nDCA Step -3\nDCA Step -1\nDCA Step +4\nDCA Step +3\nDCA Step +7\nDCA Step +7\nDCA Step +2\nDCA Step +9\nDRAM interna",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "figure",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0663",
      "title": "DRAM internal clocks",
      "description": "DRAM internal clocks\n(4‐phase)\nDCA Code Increase for IBCLK\n<image: Indexed(61,DeviceRGB), width: 27, height: 164, bpc: 8>\nDCA Code Decrease for IBCLK\nLarger even clock period\nSmaller odd clock period\nSmaller even clock period\nLarger odd clock period\n\nJEDEC Standard No. 79-5 |  | \nPage 268 |  | \n4.40.3   The Relationship between DCA Code Change and 4-Phase Internal Clock(s)/DQS Timing (Cont’d) |  | \n | DCA Code Increase for QBCLK | DCA Code Decrease for QBCLK\n0° (ICLK) |  | \n90° (QCLK) |  | \nDRAM",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "figure",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0664",
      "title": "nternal clocks",
      "description": "nternal clocks\n(4‐phase)\nDCA Code Increase for QBCLK\n<image: Indexed(82,DeviceRGB), width: 28, height: 167, bpc: 8>\nDCA Code Decrease for QBCLK\nLarger odd duty‐cycle ratio\nSmaller odd duty‐cycle ratio\nRFMsb command. A DRAM with MR58 OP[0]=0 set will ignore the RFM command. |  | \n | Table 376 — Mode Register Definition for the RAA Initial Management Threshold (RAAIMT) | \n | RAAIMT Value | RAAIMT Value\nMR58 OP[4:1] |  | \n | Normal Refresh Mode | FGR Refresh Mode\n0000B-0011B | RFU | RFU\n0100B | 32 ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "RFM"
        },
        {
          "name": "ACT"
        }
      ]
    },
    {
      "id": "REQ-0665",
      "title": "initiated to all banks on the ",
      "description": "initiated to all banks on the \nDRAM with the RFMab command, or to a single bank address (BA[1:0]) in all bank groups with the \nRFMsb command. A DRAM with MR58 OP[0]=0 set will ignore the RFM command.\nThe RFM command bits are the same as the REF command, except for CA9. If the Refresh Management \nRequired bit is “0”, (MR58 OP[0]=0), CA9 is only required to be valid (“V”). If the Refresh Management \nRequired bit is “1”, (MR58 OP[0]=1), CA9=”H” executes the REF command and CA9=”L” executes \neither ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "RFM"
        },
        {
          "name": "REF"
        },
        {
          "name": "REFab"
        },
        {
          "name": "REFsb"
        }
      ]
    },
    {
      "id": "REQ-0666",
      "title": "fresh Mode",
      "description": "fresh Mode\n000B-010B | RFU | RFU\n011B | 3x RAAIMT | 6x RAAIMT\n100B | 4x RAAIMT | 8x RAAIMT\n101B | 5x RAAIMT | 10x RAAIMT\n110B | 6x RAAIMT | 12x RAAIMT\n111B | RFU | RFU\nJEDEC Standard No. 79-5\nPage 270\n4.41   Refresh Management (RFM) (Cont’d)\nThe duration of the RFMab and RFMsb commands is dependent upon the DRAM being in Normal or FGR \nrefresh mode. tRFM,min is equivalent to tRFC,min. See Table 378.\nWhen an RFM command is issued to the DRAM, the RAA counter in any bank receiving the command \ncan",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "RFM"
        },
        {
          "name": "ACT"
        },
        {
          "name": "REF"
        },
        {
          "name": "REFab"
        },
        {
          "name": "REFsb"
        }
      ]
    },
    {
      "id": "REQ-0667",
      "title": "CID0",
      "description": "CID0\nCID1\nCID2/\nDDPID\n1\nRefresh Same \nBank\nREFsb\nL\nH\nH\nL\nL\nH\nCID3\nBA0\nBA1\nV\nH\nH\nCID0\nCID1\nCID2/\nDDPID\n2, 3\nRefresh Man-\nagement Same \nBank\nRFMsb\nL\nH\nH\nL\nL\nH\nCID3\nBA0\nBA1\nV\nL\nH\nCID0\nCID1\nCID2/\nDDPID\n2\nNOTE 1\nThe Refresh All and Refresh Management All commands is are applied to all banks in all bank groups. CA6 and CA7 are required to \nbe valid (“V”).\nNOTE 2\nThe Refresh Same Bank and Refresh Management Same Bank commands refresh the same bank in all bank group bits. The bank bits, \nBA0 and BA1 on ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "REFsb"
        }
      ]
    },
    {
      "id": "REQ-0668",
      "title": "ent Threshold (RAAMMT)",
      "description": "ent Threshold (RAAMMT)\nMR58 OP[7:5]\nRAAMMT Value\nNormal Refresh Mode\nRAAMMT Value\nFGR Refresh Mode\n011B\n3x RAAIMT\n6x RAAIMT\n100B\n4x RAAIMT\n8x RAAIMT\n101B\n5x RAAIMT\n10x RAAIMT\n110B\n6x RAAIMT\n12x RAAIMT\nJEDEC Standard No. 79-5\nPage 271\n4.41   Refresh Management (RFM) (Cont’d)\nRFM command scheduling shall meet the same minimum separation requirements as those for the REF\ncommand (see Table 280).\nAn RFM command does not replace the requirement for the controller to issue periodic REF commands to\nthe",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "RFM"
        },
        {
          "name": "REF"
        },
        {
          "name": "REFab"
        },
        {
          "name": "REFsb"
        }
      ]
    },
    {
      "id": "REQ-0669",
      "title": "ted.",
      "description": "ted.\nJEDEC Standard No. 79-5\nPage 271\n4.41   Refresh Management (RFM) (Cont’d)\nRFM command scheduling shall meet the same minimum separation requirements as those for the REF \ncommand (see Table 280).\nAn RFM command does not replace the requirement for the controller to issue periodic REF commands to \nthe DRAM, nor does a RFM command affect internal refresh counters. The RFM commands are bonus \ntime for the DRAM to manage refresh internally. However, issuing a REF command also allows \ndecrementi",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "RFM"
        },
        {
          "name": "REF"
        },
        {
          "name": "REFab"
        },
        {
          "name": "REFsb"
        }
      ]
    },
    {
      "id": "REQ-0670",
      "title": "ets the ",
      "description": "ets the \ntarget driver to use the Pull-up Output Driver Impedance of 34 ohms (MR5:OP[2:1] = 00B), while the \ntermination for all the other DMs and DQs in the DRAM are defined by MR34:[2:0] (RTT_PARK).\nThis is only a test mode, no normal functionality is assumed while in this mode or after enabling this mode \nwithout a reset to the DRAM device. Entering into this mode is done by programming any value in MR61 \nother than 0. Since this is an optional function, the discovery bit is located in MR5:OP",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0671",
      "title": "river Impedance",
      "description": "river Impedance\nData \nOutput \nDisable\nTable 382 — MR61 Register – for Reference Only\nSee Section 3.5.62 for details\nOP[7]\nOP[6]\nOP[5]\nOP[4]\nOP[3]\nOP[2]\nOP[1]\nOP[0]\nRSVD\nPackage Output Driver Test Mode\nJEDEC Standard No. 79-5 | \nPage 272 | \n4.43 | IO Features and Modes\n4.43.1   Data Output Disable | \nThe device outputs may be disabled by the Data Output Disable mode register, MR5:OP[0], as shown in | \nTable 36. For normal operation, set MR5:OP[0] = 0 (default). Setting MR5:OP[0] = 1 disables the ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0672",
      "title": "en both TDQS and DM functions are disabled, termination will",
      "description": "en both TDQS and DM functions are disabled, termination will be turned off and the pins will drive | \nHi-Z. The DM_n pin input receiver will be turned-off and does not expect any valid logic level. | \nJEDEC Standard No. 79-5\nPage 272\n4.43\nIO Features and Modes\n4.43.1   Data Output Disable\nThe device outputs may be disabled by the Data Output Disable mode register, MR5:OP[0], as shown in \nTable 36. For normal operation, set MR5:OP[0] = 0 (default). Setting MR5:OP[0] = 1 disables the device \noutpu",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0673",
      "title": "turned off and the pins will drive",
      "description": "turned off and the pins will drive\nHi-Z. The DM_n pin input receiver will be turned-off and does not expect any valid logic level.\nTable 383 — x8 TDQS Function Matrix\n0B: Disabled (default)\nMR5:OP[5]\n1B: Enabled\nDisabled\n5 | On-Die Termination\n5.1 | On-Die Termination for DQ\nODT (On-Die Termination) is a feature of the DDR5 SDRAM that allows the DRAM to change | \ntermination resistance for each DQ, Unlike previous DDR technologies, DDR5 no longer has a physical | \nODT pin and all ODT based contr",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0674",
      "title": ", but does have an optional mode | ",
      "description": ", but does have an optional mode | \nwith in Power Down.   A simple functional representation of the DRAM ODT feature is shown in | \nFigure 152. | \nJEDEC Standard No. 79-5\nPage 273\n5\nOn-Die Termination\n5.1\nOn-Die Termination for DQ\nODT (On-Die Termination) is a feature of the DDR5 SDRAM that allows the DRAM to change \ntermination resistance for each DQ, Unlike previous DDR technologies, DDR5 no longer has a physical \nODT pin and all ODT based control is now command & mode register based. DQS_t, D",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0675",
      "title": "r ",
      "description": "r \nSettings and other control information, as described in this section. The value of RTT is determined by the \nsettings of Mode Register bits.\nRTT\nTo\nother\ncircuity\nlike RCV,\nSwitch\nDQ, DQS, DM, TDQS\nJEDEC Standard No. 79-5 | \nPage 274 | \n5.2 | ODT Modes, Timing Diagrams and State Table\nThe ODT Mode of DDR5 SDRAM has 5 states, Data Termination Disable, RTT_WR, RTT_NOM_RD, | \nRTT_NOM_WR and RTT_PARK. The ODT Mode is enabled based on Mode Registers for each RTT | \nlisted below. In this case, the ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WR"
        },
        {
          "name": "RD"
        }
      ]
    },
    {
      "id": "REQ-0676",
      "title": "ation and set Hi-Z as | ",
      "description": "ation and set Hi-Z as | \ntermination state regardless of these setting. | \nApplication: Controller can control each RTT condition with WR/RD command and use of ODT Offset | \nControl Mode Registers. | \ntermination state regardless of these setting. | \nApplication: Controller can control each RTT condition with WR/RD command and use of ODT Offset | \nControl Mode Registers. | \n- | RTT_WR: The rank that is being written to provide termination and adjusts timing based on ODT Control Mode\n | Register ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WR"
        },
        {
          "name": "RD"
        },
        {
          "name": "READ"
        },
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-0677",
      "title": "e, RTT_WR, RTT_NOM_RD, ",
      "description": "e, RTT_WR, RTT_NOM_RD, \nRTT_NOM_WR and RTT_PARK. The ODT Mode is enabled based on Mode Registers for each RTT \nlisted below. In this case, the value of RTT is determined by the settings of those bits.\nAfter entering Self-Refresh mode, DRAM automatically disables ODT termination and set Hi-Z as \ntermination state regardless of these setting.\nApplication: Controller can control each RTT condition with WR/RD command and use of ODT Offset \nControl Mode Registers.\n-\nRTT_WR: The rank that is being wri",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WR"
        },
        {
          "name": "RD"
        },
        {
          "name": "READ"
        },
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-0678",
      "title": "-1-tRPRE and stays off for a duration of BL/2+tRPST.",
      "description": "-1-tRPRE and stays off for a duration of BL/2+tRPST.\nThose RTT values have priority as follows: \n1\nData Termination Disable & Strobe Termination Disable \n2\nRTT_WR \n3\nRTT_NOM_RD\n4\nRTT_NOM_WR\n5\nRTT_PARK\nThis means that if there is a WRITE command, then the DRAM turns on RTT_WR, not RTT_NOM_WR \nor RTT_NOM_RD, and also if there is a READ command, then the DRAM disables data termination and \ngoes into Driving mode. If during the second pulse of a READ or WRITE command, a CS enable is sent, \nthen Non-",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        },
        {
          "name": "READ"
        },
        {
          "name": "WR"
        },
        {
          "name": "RD"
        },
        {
          "name": "MRR"
        }
      ]
    },
    {
      "id": "REQ-0679",
      "title": "bits.",
      "description": "bits.\nODT is applied to the DQ, DM, DQS_T/DQS_C and TDQS_T/TDQS_C (x8 devices only) pins.\nA functional representation of the on-die termination is shown in Figure 153.\nFigure 153 — On Die Termination\nOn die termination effective Rtt values supported are 240,120, 80, 60, 48, 40, 34 ohms.\nTable 384 — Termination State Table\nMode Register Configuration Settings\nResults\nRTT_PA\nRTT_W\nRTT_NOM_\nRTT_NOM_\nTarget DRAM Term\nNon-Target DRAM\nANY\nDisabled\nHI-Z (ODT OFF)\n3\nAny Non-\nEnabled\nDon’t Care\nRTT_PARK\n",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "RD"
        },
        {
          "name": "MRR"
        },
        {
          "name": "WR"
        }
      ]
    },
    {
      "id": "REQ-0680",
      "title": "D is disabled, the DRAM termination state ",
      "description": "D is disabled, the DRAM termination state \nof the non-target rank will be Hi-Z for a defined period, independent of the MR setting of RTT_PARK.\nTo\nother\ncircuity\nlike\nRCV, ...\nChip In Termination Mode\n | Table 385 — ODT Electrical Characteristics RZQ=240Ω +/-1% Entire Temperature Operation |  |  |  |  |  | \n |  | Range; after Proper ZQ Calibration |  |  |  |  | \nRTT | Vout | Min |  | Nom | Max | Unit | NOTE\n | VOLdc= 0.5* VDDQ | 0.9 |  | 1 | 1.25 | RZQ | 1,2,3\n240 | VOMdc= 0.8* VDDQ | 0.9 |  | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ZQ"
        }
      ]
    },
    {
      "id": "REQ-0681",
      "title": "Min |  |  |  |  | ",
      "description": "Min |  |  |  |  | \n | DQ-DQ Mismatch in a Device = |  | *100 |  |  |  | \n |  | RTTNOM |  |  |  |  | \nNOTE 6 | This parameter of x16 device is specified for Upper byte and Lower byte. |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 276\n5.2   ODT Modes, Timing Diagrams and State Table (Cont’d)\nTable 385 — ODT Electrical Characteristics RZQ=240Ω +/-1% Entire Temperature Operation \nRange; after Proper ZQ Calibration\nRTT\nVout\nMin\nNom\nMax\nUnit\nNOTE\nVOLdc= 0.5* VDDQ \n0.9\n1\n1.25\nRZQ \n1,2,3\nVOMdc= 0.8* VD",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ZQ"
        }
      ]
    },
    {
      "id": "REQ-0682",
      "title": "ZQ/6 ",
      "description": "ZQ/6 \n1,2,3\nVOLdc= 0.5* VDDQ \n0.9\n1\n1.25\nRZQ/7\n1,2,3\nVOMdc= 0.8* VDDQ \n0.9\n1\n1.1\nRZQ/7\n1,2,3\nVOHdc= 0.95* VDDQ \n0.8\n1\n1.1\nRZQ/7\n1,2,3\nDQ-DQ Mismatch \nwithin byte \nVOMdc = 0.8* VDDQ \n0\n-\n8\n% \n1,2,4,5,6\nNOTE 1\nThe tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if \ntemperature or voltage changes after calibration, see Chapter 6. \nNOTE 2\nPull-up ODT resistors are recommended to be calibrated at 0.8*VDDQ. Other calibratio",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ZQ"
        },
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0683",
      "title": "DT” feature as described as follows: | ",
      "description": "DT” feature as described as follows: | \n5.3.1   ODT Functional Description | \nThe function is described as follows: | \n•\n Five RTT values are available: RTT_NOM_RD, RTT_NOM_WR, RTT_PARK, RTT_WR and | \n5.3.1   ODT Functional Description | \nThe function is described as follows: | \n• | Five RTT values are available: RTT_NOM_RD, RTT_NOM_WR, RTT_PARK, RTT_WR and\n | DQS_RTT_PARK.\n | -\nThe value for RTT_NOM_RD is preselected via MR35:OP[5:3]\n | -\nThe value for RTT_NOM_WR is preselected via MR35:OP[2:0]",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MPC"
        },
        {
          "name": "WR"
        },
        {
          "name": "RD"
        }
      ]
    },
    {
      "id": "REQ-0684",
      "title": "rmination is disabled. ODTLon_RD_DQS",
      "description": "rmination is disabled. ODTLon_RD_DQS\n | after the Read command, strobe termination is enabled.\n• | The termination, RTT_NOM_RD, for the non-target Read command is selected and de-selected by latencies\nJEDEC Standard No. 79-5\nPage 277\nIn certain application cases and to further enhance signal integrity on the data bus, it is desirable that the \ntermination strength of the DDR5 SDRAM can be changed without issuing an MRW command. This \nrequirement is supported by the “Dynamic ODT” feature as descr",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRW"
        }
      ]
    },
    {
      "id": "REQ-0685",
      "title": "us, it is desirable that the ",
      "description": "us, it is desirable that the \ntermination strength of the DDR5 SDRAM can be changed without issuing an MRW command. This \nrequirement is supported by the “Dynamic ODT” feature as described as follows:\n5.3.1   ODT Functional Description\nThe function is described as follows:\n•\n Five RTT values are available: RTT_NOM_RD, RTT_NOM_WR, RTT_PARK, RTT_WR and \nDQS_RTT_PARK.\n-\nThe value for RTT_NOM_RD is preselected via MR35:OP[5:3]\n-\nThe value for RTT_NOM_WR is preselected via MR35:OP[2:0]\n-\nThe value fo",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRW"
        },
        {
          "name": "MPC"
        },
        {
          "name": "WR"
        },
        {
          "name": "RD"
        }
      ]
    },
    {
      "id": "REQ-0686",
      "title": "the Read command, strobe termination is enabled.",
      "description": "the Read command, strobe termination is enabled.\n•\n The termination, RTT_NOM_RD, for the non-target Read command is selected and de-selected by latencies \nODTLon_RD_NT and ODTLoff_RD_NT, respectively.\nThe duration of a Write or Read command is a full burst cycle, BL/2. The termination select \n(\"ODTLon_...\") and de-select (\"ODTLoff_...\") latency settings shall not result in an ODT pulse width \nwhich violates a burst cycle (BL/2) minimum duration. The equation \"ODTLoff_X - ODTLon_X >= BL/2” \nmust ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WR"
        }
      ]
    },
    {
      "id": "REQ-0687",
      "title": "and ODT control offsets are preselected via MR39.",
      "description": "and ODT control offsets are preselected via MR39.\nMR39:OP[2:0] preselects ODTLon_RD_NT_Offset\nMR39:OP[5:3] preselects ODTLoff_RD_NT_Offset\nThe combination of allowable ODT offsets are shown in Table :\n | Table 386 — Allowable ODTL Offset Combinations |  |  |  |  |  |  | \n |  |  | ODTLon_WR_Offset, ODTLon_WR_NT_Offset, ODTLon_RD_NT_Offset Setting |  |  |  |  | \n |  | -4 | -3 | -2 | -1 | 0 | 1 | 2\n | 4 | Valid | Valid | Valid | Valid | Valid | Valid | Valid\n | 3 | Valid | Valid | Valid | Valid | V",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0688",
      "title": "id",
      "description": "id\n1\nValid\nValid\nValid\nValid\nValid\nValid\nInvalid\n0\nValid\nValid\nValid\nValid\nValid\nInvalid\nInvalid\n-1\nValid\nValid\nValid\nValid\nInvalid\nInvalid\nInvalid\n-2\nValid\nValid\nValid\nInvalid\nInvalid\nInvalid\nInvalid\nNOTE 1\nThe offset combinations apply to the ODTLon and ODTLoff independently for each command type \n(e.g., ODTLon_WR_Offset and ODTLoff_WR_Offset are subject to these restrictions, but there are no \nrestrictions on the setting of ODTLon_WR_Offset with respect to ODTLoff_WR_NT_Offset and \nODTLoff_RD",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0689",
      "title": "_NT_Offset).",
      "description": "_NT_Offset).\nNOTE 2\nAlthough shown in the table, not all offset combinations may be valid for ODTL_WR, ODTL_WR_NT \nor ODTL_RD_NT. Reference MR37, MR38 or MR39, respectively, for valid offset settings.\n | Table 387 — Latencies and Timing Parameters Relevant for Dynamic ODT and CRC Disabled |  |  |  |  | \nName and |  | Defined |  | DDR5 speed bins |  | \n | Abbr. |  | Define to |  | Unit | Note\nDescription |  | from |  | 3200 to 6400 |  | \nODT Latency On |  |  |  |  |  | \n |  | Registering |  |  | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        },
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-0690",
      "title": "l to RA, to a value of RTT equal to RB, the RTT termination ",
      "description": "l to RA, to a value of RTT equal to RB, the RTT termination resistance during the |  |  |  |  | \n | transition must be constrained for the minimum of (RA,RB) to the maximum of (RA, RB). |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 279\n5.3.1   ODT Functional Description (Cont’d)\nTable 387 — Latencies and Timing Parameters Relevant for Dynamic ODT and CRC Disabled\nName and \nDescription\nAbbr.\nDefined \nfrom\nDefine to\n DDR5 speed bins \n3200 to 6400\nUnit\nNote\nODT Latency On \nfrom WRITE\ncommand to RTT \n",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-0691",
      "title": "ffset",
      "description": "ffset\n2\nStrobe \nTermination Enable\ntODTLon \n_RD_DQS\nRegistering \nexternal read \ncommand\nRe-enables the termination after \ndriving strobe\nStrobe Termination Enable \n= RL+BL/2+tRPST-0.5-\nReadDQSOffset\n2\nODT Latency On \nfrom NT READ \ncommand to RTT \nEnable\nRegistering \nexternal read \ncommand\nChange RTT strength from Previ-\nous State to RTT_NOM_RD\ntODTLon_RD_NT =\nRL+ODTLon_RD_NT_off-\nset\nnCK\n1\nODT Latency Off \nfrom NT READ \ncommand to RTT \nDisable\nRegistering \nexternal read \ncommand\nChange RTT stren",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-0692",
      "title": "sume that",
      "description": "sume that\n4UI prior to D0 the signal is HIGH.\nFigure 154 provides examples showing the tADC(min), tADC(avg) and tADC(max) with respect to the\nRTT status and effects on the DQ lines prior to the burst.\nRTT status and effects on the DQ lines prior to the burst. |  |  |  |  |  |  |  |  |  |  |  | \n | t 0 | t 1\nt 2\nt 3 | t 4 | t 5 | t 6 |  | t 7\nt 8\nt 9\nt 10 | t 11 | t 12 | t 13 | t 14 | t 15\nt 16\nCK_t, |  |  |  |  |  |  |  |  |  |  |  | \nCK_c |  |  |  |  |  |  |  |  |  |  |  | \n |  | RL |  |  |  | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0693",
      "title": "keep the DQ signal HIGH 4UI prior to the data driven in D0.",
      "description": "keep the DQ signal HIGH 4UI prior to the data driven in D0.\nNOTE 3 | The DFE should assume that 4UI prior to D0 the signal is HIGH.\n | Figure 154 — tADC Clarification - Example 1 - DQ RTT Park to Read\nstatus and effects on the DQS lines prior to the burst. |  |  |  |  |  |  |  |  |  |  | \n | t 0\nt 1\nt 2\nt 3\nt 4 | t 5\nt 6 | t 7 | t a | t a+1 | t a+2 | t a+3 | t a+4\nt a+5 | t a+6 | t a+7 | t a+8\nCK_t, |  |  |  |  |  |  |  |  |  |  | \nCK_c |  |  |  |  |  |  |  |  |  |  | \n | RL |  |  |  |  |  |  | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0694",
      "title": "me that ",
      "description": "me that \n4UI prior to D0 the signal is HIGH.\nFigure 154 provides examples showing the tADC(min), tADC(avg) and tADC(max) with respect to the \nRTT status and effects on the DQ lines prior to the burst.\nNOTE 1\nThe diagram shows a transition from RTT_PARK to Read DRAM Drive state. When tADC transitions from RTT to Read Drive state, \nthe DRAM RON from the driver will keep the DQ signal high prior to the data driven in D0. No High-Z time during tADC is allowed in \nthis example.\nNOTE 2\nIn the case of ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0695",
      "title": "RD_DQS = RL-1-tRPRE-Read DQS offset",
      "description": "RD_DQS = RL-1-tRPRE-Read DQS offset\ntODTLon_RD_DQS = RL+BL/2-tRPST-Read DQS offset\nRON from driver will pull high prior to DQS driven\nt0\nt2\nt1\nt3\nt4\nt5\nt6\nt7\nta\nta+1\nta+2\nta+6\nta+7\nta+8\nta+3\nta+4\nta+5\nPage 281\n5.3.3   ODT Timing Diagrams\nThe following pages provide examples of ODT utilization timing diagrams. Examples of write to write,\nread to write and read to read are provided for clarification only. Implementations may vary, including\ntermination on other DIMMS.\nIt is the controller’s respon",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0696",
      "title": "(such as shown in Figure 156), the said",
      "description": "(such as shown in Figure 156), the said\ngap’s RTT value will be the same or smaller (stronger termination) than RTT_PARK.\nNote that all timings shown in Figures 156 through 167 are used as reference.\n | t | 0 | t 1 | t\nt 2\nt 3\nt 4\nt a\nt a+1\nt a+2\nt a+3\nt a+4\nt a+5\nt b\nt b+1\nt b+2\nt b+3\nt c\nt c+1\nt c+2\nc+3 | t c+4 | tc+5 | tc+6 | tc+7\ntc+8 | tc+9 | tc+10 | td | td+1 | td+2 | td+3\nCK_c |  |  |  |  |  |  |  |  |  |  |  |  |  | \nCK_t |  |  |  |  |  |  |  |  |  |  |  |  |  | \n |  |  | WR_P, |  |  |  ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-0697",
      "title": "|  |  | ",
      "description": "|  |  | \nR0 RTT |  |  |  |  |  |  |  |  |  |  |  |  |  | \n |  |  |  | tODTLoff_WR = WL+BL/2 + ODTLoff_WR_offset |  |  |  | tADC.Min |  |  |  |  |  | \n |  |  |  |  |  |  |  | tADC.Max |  |  |  |  |  | \n | tADC.Max\n | -1\n+1\n-2\n-3\n-1\n0\n+1\n+2\n0\n+3\n | ODTLon_WL_offset \nODTLoff_WL_offset\n | Mode Register Control Window\nMode Register Control Window\n | (shown with offset -1 used)\n(shown with offset 0 used)\nNOTE 1 | The entire range of ODTL control is not shown for simplicity.\nNOTE 2 | Example details - ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0698",
      "title": "(such as shown in Figure 156), the said ",
      "description": "(such as shown in Figure 156), the said \ngap’s RTT value will be the same or smaller (stronger termination) than RTT_PARK.\nNote that all timings shown in Figures 156 through 167 are used as reference.\nNOTE 1\nThe entire range of ODTL control is not shown for simplicity.\nNOTE 2\nExample details - 2tCK tWPRE, 1.5tCK tWPST, 0.5UI tRX_DQS2DQ, ODTLon_WL_offset configured for -1, ODTLoff_WL_offset \nconfigured for 0. Example shows how the host may aggressively adjust the offset of the tODTLon_WR timing t",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0699",
      "title": "indow",
      "description": "indow\n(shown with offset -1 used)\nODTLoff_WL_offset \nMode Register Control Window\n(shown with offset 0 used)\nDiagram shows term or driver impact on signal\nDiagram shows term or driver impact on signal\n5.3.3   ODT Timing Diagrams (Cont’d) |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \n | t | 0 | t 1 | t\nt 2\nt 3\nt 4\nt a\nt a+1\nt a+2\nt a+3\nt a+4\nt a+5\nt b\nt b+1\nt b+2\nt b+3\nt c\nt c+1\nt c+2\nc+3 | t c+4 | tc+5 | tc+6 | tc+7 | tc+8 | tc+9 | tc+10 | td | td+1 | td+2 | td+3\nCK_c |  |  |  |  |  |  |  |  |  |",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-0700",
      "title": "R0 RTT |  |  |  |  |  |  |  |  |  |  |  |  |  |  | ",
      "description": "R0 RTT |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \n |  |  |  | tODTLoff_WR = WL+BL/2 + ODTLoff_WR_offset |  |  |  |  |  | tADC.Min |  |  |  |  | \n |  |  |  |  |  |  |  |  |  | tADC.Max |  |  |  |  | \n | tADC.Max\n | -1\n+1\n-2\n-3\n-1\n0\n+1\n+2\n0\n+3\n | ODTLon_WL_offset \nODTLoff_WL_offset\n | Mode Register Control Window\nMode Register Control Window\n | (shown with offset -1 used)\n(shown with offset +1 used)\nNOTE 1 | The entire range of ODTL control is not shown for simplicity.\nNOTE 2 | Example details -",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0701",
      "title": "that RTT_WR stays on for the ",
      "description": "that RTT_WR stays on for the \nactual burst.\nNOTE 3\nSystem designs & margins may vary requiring larger RTT_WR windows.\nFigure 157 — Example 2 of Burst Write Operation ODT Latencies and Control Diagrams\nNOTE 1\nThe entire range of ODTL control is not shown for simplicity.\nNOTE 2\nExample details - 2tCK tWPRE, 1.5tCK tWPST, 3UI tRX_DQS2DQ, ODTLon_WL_offset configured for 0, ODTLoff_WL_offset \nconfigured for +1. Example shows how host could leave the RTT_WR on time to default values with no offset and",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0702",
      "title": "D13",
      "description": "D13\nODTLon_WL_offset \nMode Register Control Window\n(shown with offset 0 used)\nODTLoff_WL_offset \nMode Register Control Window\n(shown with offset +1 used)\nDiagram shows term or driver impact on signal\n5.3.3   ODT Timing Diagrams (Cont’d) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \n | t | 0 | t 1 | t 2\nt 3\nt 4\nt a\nt a+1\nt a+2\nt a+3\nt a+4\nt a+5 | t\nt b\nt b+1\nt b+2\nt b+3\nt c\nt c+1\nt c+2\nc+3 | t c+4 | tc+5 | tc+6 | tc+7 | tc+8 | tc+9 | tc+10 | td | td+1 | td+2 | td+3\nCK_c |  |  |  |  |  |  |  |  ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-0703",
      "title": "|  |  |  |  |  |  |  |  |  |  |  |  |  |  | ",
      "description": "|  |  |  |  |  |  |  |  |  |  |  |  |  |  | \n |  |  |  |  | tODTLoff_WR = WL+BL/2 + ODTLoff_WR_offset |  |  |  |  |  |  | tADC.Min |  |  |  | \n |  |  |  |  |  |  |  |  |  |  |  | tADC.Max |  |  |  | \n | tADC.Max\n | -1\n+1\n-2\n-3\n-1\n0\n+1\n+2\n0\n+3\n | ODTLon_WL_offset \nODTLoff_WL_offset\n | Mode Register Control Window\nMode Register Control Window\n | (shown with offset +1 used)\n(shown with offset +2 used)\nNOTE 1 | The entire range of ODTL control is not shown for simplicity.\nNOTE 2 | Example details - ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0704",
      "title": "_WR time ",
      "description": "_WR time \nso that it says on for the burst.\nNOTE 3\nSystem designs & margins may vary requiring larger RTT_WR windows.\nFigure 159 — Example 4 of Burst Write Operation ODT Latencies and Control Diagrams\nNOTE 1\nODTLon_WR, ODTLon_WR_NT, ODTLoff_WR and ODTLoff_WR_NT are based on Mode Register settings that can push out or \npull in the RTT enable and disable time.\nNOTE 2\nThe entire range of ODTL control is not shown for simplicity.\nFigure 160 — Example of Write to Write Turn Around, Different Ranks\n0\n",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0705",
      "title": "fset ",
      "description": "fset \nMode Register Control Window\n(shown with offset +1 used)\nDiagram shows term or driver impact on signal\nDiagram shows term or driver impact on signal\nDiagram shows term or driver impact on signal\n5.3.3   ODT Timing Diagrams (Cont’d) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \n | t 0 | t 1 | t 2 | t 3 | t 4\nt 5\nt 6\nt 7\nt 8\nt 9\nt 10\nt 11\nt 12 | t 13 | t a | t a+1 | t a+4\nt a+2\nt a+3 | t a+5\nt a+6 | t a+7 | ta+8 | ta+9 | ta+10 | ta+13\nta+11\nta+12 | ta+14 | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-0706",
      "title": "verlapping ODT, RTT_WR Continues |  |  |  |  |  |  |  |  | n",
      "description": "verlapping ODT, RTT_WR Continues |  |  |  |  |  |  |  |  | n s\ntra |  |  |  |  |  |  | \n |  |  |  |  |  |  |  | n s\ntra |  | RTT_WR for Burst 1 |  |  |  | tra | n s |  |  |  |  |  |  |  |  |  |  |  | \n | -1\n+1\n-3\n-2\n0 | -1\n | ODTLon_WL_offset | \n | Mode Register Control Window | \n | (shown with offset -1 used) | \nNOTE 1 | BL=16, Preamble=2tCK - 0010 pattern, Postamble=1.5tCK | \nNOTE 2 | DES commands are shown for ease of illustration; other commands may be valid at these times. | \nNOTE 3 | Figur",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0707",
      "title": "the DQ signal HIGH 4UI prior to the data driven in D0.",
      "description": "the DQ signal HIGH 4UI prior to the data driven in D0.\nNOTE 5\nThe DFE should assume that 4UI prior to D0 the signal is HIGH.\nFigure 161 — Write (BL16) to Write (BL16), Different Bank, Seamless Bursts\nNOTE 1\nBL=16, Preamble=2tCK - 0010 pattern, Postamble=1.5tCK\nNOTE 2\nDES commands are shown for ease of illustration; other commands may be valid at these times.\nNOTE 3\nFigure shown with ODTLon_WR_offset=-1, ODTLoff_WR_offset=0, tRX_DQS2DQ=0.75UI\nNOTE 4\nRead and Green DQS bursts are shown just for cl",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-0708",
      "title": "t on signal",
      "description": "t on signal\nDiagram shows term or driver impact on signal\nt0\nt2\nt1\nt3\nt4\nt5\nt6\nt7\nt8\nta+4\nta+10\nta+12\nta+15 ta+16\nta+17\nta+5 ta+6\nta+7\nta+8\nta+14\nta+9\nta+11\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nD3\n D2\nD5\n D4\nD1\n D0\nD7\n D6\n D10 D11\n D12 D13\nD9\n D8\n D14 D15\nDQ\nt9\nt10\nta\nta+1\nta+2\nta+3\nDES\nDES\nDES DES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nWRITE \nDES\nD3\n D2\nD5\n D4\nD1\n D0\nD7\n D6\n D10 D11\n D12 D13\nD9\n D8\nD15\n D14\nta+19 ta+20 ta+21 ta+22\nta+23\nta+24 ta+25\nt11\nt12\nt13\nDES DES\nDES DES\nDES\nDES\nDE",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-0709",
      "title": "WR_offset",
      "description": "WR_offset\ntRx_DQS2DQ  =  0.75UI\n tRx_DQS2DQ  =  0.75UI\nExample of DQS for Burst 1\nExample of DQS for Burst 2\nDiagram shows term or driver impact on signal\nDiagram shows term or driver impact on signal\n5.3.3   ODT Timing Diagrams (Cont’d) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \n | t 0 | t 1 | t 2 | t 3 | t 4\nt 5\nt 6\nt 7\nt 8\nt 9\nt 10\nt 11\nt 12 | t 13 | t a | t a+1 | t a+4\nt a+2\nt a+3 | t a+5\nt a+6 | t a+7 | ta+8 | ta+9 | ta+10 | ta+11 | ta+12 | ta+13\nta+14\n",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-0710",
      "title": "|  |  | tra | A",
      "description": "|  |  | tra | A\nP\ntra |  |  | RTT_WR for Burst 2 |  |  |  | tra |  |  | RTT_PARK |  | \n |  |  |  |  |  |  |  | n s\ntra |  | RTT_WR for Burst 1 |  |  |  | n s\ntra |  |  |  |  |  |  |  |  |  |  |  |  | \n | -1\n+1\n-2\n-3\n0 | -1 | +1\n+2\n0 | +3\n | ODTLon_WL_offset |  | ODTLoff_WL_offset | \n | Mode Register Control Window |  | Mode Register Control Window | \n | (shown with offset -1 used) |  | (shown with offset 0 used) | \nNOTE 1 | BL=16, Preamble=2tCK - 0010 pattern, Postamble=1.5tCK |  |  | \nNOTE 2 | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0711",
      "title": "er (stronger termination) than RTT_PARK. |  |  | ",
      "description": "er (stronger termination) than RTT_PARK. |  |  | \n |  | Figure 163 — Write (BL16) to Write (BL16), Different Bank, 2 tCK Gap |  | \nJEDEC Standard No. 79-5\nPage 285\n5.3.3   ODT Timing Diagrams (Cont’d)\nNOTE 1\nBL=16, Preamble=2tCK - 0010 pattern, Postamble=1.5tCK\nNOTE 2\nDES commands are shown for ease of illustration; other commands may be valid at these times.\nNOTE 3\nFigure shown with ODTLon_WR_offset=-1, ODTLoff_WR_offset=0, tRX_DQS2DQ=0.75UI\nNOTE 4\nRead and Green DQS bursts are shown just for c",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-0712",
      "title": "D0",
      "description": "D0\nD7\n D6\n D10 D11\n D12 D13\nD9\n D8\n D14 D15\nDQ\nt9\nt10\nta\nta+1\nta+2\nta+3\nDES\nDES\nDES DES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nWRITE \nDES\nD3\n D2\nD5\n D4\nD1\n D0\nD7\n D6\n D10 D11\n D12 D13\nD9\n D8\nD15\n D14\nta+19 ta+20 ta+21 ta+22\nta+23\nta+24 ta+25\nt11\nt12\nt13\nDES DES\nDES DES\nDES\nDES\nDES\nDES\nDES\nDES\ntODTLoff_WR = WL+BL/2 + ODTLoff_WR_offset\nODTLon_WL_offset \nMode Register Control Window\n(shown with offset -1 used)\nODTLon_WL_offset \nMode Register Control Window\n(shown with offset -1 used)\nODTLoff_WL_of",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-0713",
      "title": "R for Burst 1",
      "description": "R for Burst 1\nRTT_WR for Burst 1\ntRx_DQS2DQ  =  0.75UI\nExample of DQS for Burst 2\nExample of DQS for Burst 1\nDiagram shows term or driver impact on signal\nDiagram shows term or driver impact on signal\n5.3.3   ODT Timing Diagrams (Cont’d) |  |  |  |  |  |  |  |  |  |  |  | \n | t 0 | t 1 | t 2 | t 3 | t 4\nt a\nt a+1\nt a+2\nt a+3\nt b\nt b+1\nt b+2\nt c\nt c+1\nt c+2\nt c+3 | t d | t d+1 | t d+3\nt d+2\nte\nte+1\nte+2 | te+3\ntf | tf+1 | tf+2\ntf+3\ntf+4 | tf+5\nCK_c |  |  |  |  |  |  |  |  |  |  |  | \nCK_t |  |  |",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "READ"
        },
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-0714",
      "title": "s | trans",
      "description": "s | trans\nRTT_PARK | RTT_WR |  | trans | RTT_PARK\n |  |  |  |  | tODTLoff_RD_NT = RL+BL/2+ODTLoff_RD_NT_offset |  |  | tADC.Min |  |  | tADC.Min | \n |  |  |  |  |  |  |  | tADC.Max |  |  | tADC.Max | \n | -1\n-1\n+1\n+1\n+2\n-2\n-3\n0\n+3\n0\n | ODTLoff_RD_NT_offset \nODTLon_RD_NT_offset\n | Mode Register Control Window\nMode Register Control Window\n | (shown with offset 0 used)\n(shown with offset -1 used)\nNOTE 1 | ODTLon_WR, ODTLon_WR_NT, ODTLoff_WR and ODTLoff_WR_NT are based on Mode Register settings that ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0715",
      "title": "4 | Example shown with near ideal timings for termination se",
      "description": "4 | Example shown with near ideal timings for termination settings, exact offset configurations will vary based on system designs.\n | Figure 165 — Example of Read to Write Turn Around, Different Ranks\n | t 0 | t 1 | t 2\nt 3\nt 4\nt a\nt a+1\nt a+2\nt a+3\nt b\nt b+1\nt b+2\nt b+3\nt c\nt c+1\nt c+2\nt d\nt d+1 | t d+3\nt d+2 | te | te+1 | te+2 | te+3 | tf | tf+1 | tf+2 | tf+3 | tf+4 | tf+5\nCK_c |  |  |  |  |  |  |  |  |  |  |  |  |  | \nCK_t |  |  |  |  |  |  |  |  |  |  |  |  |  | \n |  | CA, |  |  |  |  |  |  ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-0716",
      "title": "_NOM_RD | trans |  |  |  |  | RTT_PARK |  |  |  |  | ",
      "description": "_NOM_RD | trans |  |  |  |  | RTT_PARK |  |  |  |  | \n |  |  | tODTLoff_RD_NT = RL+BL/2+ODTLoff_RD_NT_offset | tADC.Min |  |  |  |  |  |  |  |  |  | \n |  |  |  | tADC.Max |  |  |  |  |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 286\n5.3.3   ODT Timing Diagrams (Cont’d)\nNOTE 1\nODTLon_WR, ODTLon_WR_NT, ODTLoff_WR and ODTLoff_WR_NT are based on Mode Register settings that can push out or \npull in the RTT enable and disable time.\nNOTE 2\nODTLon_RD_NT and ODTLoff_RD_NT are based on Mode Register sett",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0717",
      "title": "= WL+BL/2 + ODTLoff_WR_NT_offset",
      "description": "= WL+BL/2 + ODTLoff_WR_NT_offset\ntADC.Min\ntODTLon_RD_DQS = RL+BL/2-tRPST-Read DQS offset\ntODTLoff_RD_DQS = RL-1-tRPRE-Read DQS offset\ntODTLoff_RD_NT = RL+BL/2+ODTLoff_RD_NT_offset\ntODTLon_RD = RL+BL/2\nODTLon_WL_NT_offset \nMode Register Control Window\n(shown with offset 0 used)\nODTLoff_WL_NT_offset \nMode Register Control Window\n(shown with offset 0 used)\nDiagram shows term or driver impact on signal\nDiagram shows term or driver impact on signal\nODTLon_RD_NT_offset \nMode Register Control Window\n(s",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0718",
      "title": "RL+BL/2",
      "description": "RL+BL/2\ntADC.Min\ntODTLoff_RD_DQS = RL-1-tRPRE-Read DQS offset\ntODTLon_RD_DQS = RL+BL/2-tRPST-Read DQS offset\nDiagram shows term or driver impact on signal\nDiagram shows term or driver impact on signal\n5.3.3   ODT Timing Diagrams (Cont’d) |  |  |  |  |  |  |  |  |  |  |  |  |  | \n | t 0 | t 1 | t 2\nt 3\nt 4\nt a\nt a+1\nt a+2\nt a+3\nt b\nt b+1\nt b+2\nt b+3\nt c\nt c+1\nt c+2\nt d\nt d+1\nt d+2 | t d+3 | te | te+1 | te+2 | te+3 | tf | tf+1 | tf+2 | tf+3 | tf+4 | tf+5\nCK_c |  |  |  |  |  |  |  |  |  |  |  |  | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-0719",
      "title": "RD",
      "description": "RD\nRTT_PARK |  |  |  |  |  | RTT_PARK |  |  |  |  | \n |  |  | tADC.Min\ntODTLoff_RD_NT = RL+BL/2+ODTLoff_RD_NT_offset |  |  |  |  |  |  |  |  |  |  | \n |  |  |  | tADC.Max |  |  |  |  |  |  |  |  |  | \n | -1\n-1\n+1\n+1\n+2\n-3\n-2\n0\n+3\n0\n | ODTLoff_RD_NT_offset \nODTLon_RD_NT_offset\n | Mode Register Control Window\nMode Register Control Window\n | (shown with offset 0 used)\n(shown with offset 0 used)\nNOTE 1 | The entire range of ODTL control is not shown for simplicity.\nNOTE 2 | Since the ODTLon_RD_NT_Of",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "RD"
        }
      ]
    },
    {
      "id": "REQ-0720",
      "title": "hown with offset 0 used)",
      "description": "hown with offset 0 used)\nODTLoff_RD_NT_offset \nMode Register Control Window\n(shown with offset 0 used)\nt0\nt2\nt1\nt3\nt4\nta\nta+1\nta+2\nta+3\ntb\ntb+2 tb+3\ntc\ntc+1\ntc+2\nte+2\ntf\ntf+3\ntf+4\nD0\nD1\nD2\nD14 D15\nD13\ntb+1\ntf+5\ntd\ntd+1\ntd+2\nte\ntf+1\ntf+2\nte+1\nte+3\ntADC.Min\ntODTLoff_RD_NT = RL+BL/2+ODTLoff_RD_NT_offset\ntODTLon_RD_NT = RL+ODTLon_RD_NT_offset\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES\nDES DES\nDES\nDES DES\nDES\ntODTLon_RD = RL+BL/2\ntADC.Min\ntODTLoff_RD_DQS = RL-1-tR",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0721",
      "title": "ed to CK_t, CK_c, CS and CA pins",
      "description": "ed to CK_t, CK_c, CS and CA pins\nFigure 169 — A Functional Representation of the On-Die Termination\nRTT\nTo other\ncircuitry\nlike RCV, \n...\nChip in termination mode\nRTT\nTo other\ncircuitry\nlike RCV, \n...\nTable 388 — ODT Electrical Characteristics RZQ=240Ω +/-1% Entire Temperature Operation |  |  |  |  |  |  |  | \n |  | Range; after Proper ZQ Calibration; VDD=VDDQ |  |  |  |  |  | \nMR | RTT | Vout | Min |  | Nom | Max | Unit | Note\n |  | VOLdc= 0.5* VDDQ | 0.7 | 1 |  | 1.4 | RZQ*2 | 1,2,3,5\nMR32 for",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ZQ"
        }
      ]
    },
    {
      "id": "REQ-0722",
      "title": "NOTE 3 Measurement definition for RTT:tbd |  |  |  |  |  |  ",
      "description": "NOTE 3 Measurement definition for RTT:tbd |  |  |  |  |  |  | \nNOTE 4 | CA to CA mismatch within device variation for a given component including CS, CK_t and CK_c (characterized) |  |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 289\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n5.4.1   Supported On-Die Termination V",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ZQ"
        }
      ]
    },
    {
      "id": "REQ-0723",
      "title": "CS",
      "description": "CS\nMR33 for CA \n40\nVOLdc= 0.5* VDDQ\n0.9\n1\n1.25\nRZQ/6\n1,2,3,5\nVOMdc= 0.8* VDDQ\n0.9\n1\n1.1\nRZQ/6\n1,2,3,5\nVOHdc= 0.95* VDDQ\n0.8\n1\n1.1\nRZQ/6\n1,2,3,5\nMismatch CA-CA within \nDevice\n0.8* VDDQ\n0\n10\n%\n1,2,4,5\nNOTE 1\nThe tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance \nlimits if temperature or voltage changes after calibration, see Chapter 6.\nNOTE 2\nPull-up ODT resistors are recommended to be calibrated at 0.8*VDDQ. Other calibration ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "figure",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ZQ"
        }
      ]
    },
    {
      "id": "REQ-0724",
      "title": "he ODT feature is designed to improve signal integrity of th",
      "description": "he ODT feature is designed to improve signal integrity of the memory channel by allowing the DRAM | \ncontroller to turn on and off termination resistance for any target DRAM devices via MR setting. | \n | VOHdc= 0.95* VDDQ \n0.8\n1\n1.1\nRZQ/5 \n1,2,3\nMismatch LBDQS - LBDQ | \n | VOMdc = 0.8* VDDQ \n0\n8\n% \n1,2,3,4\nwithin device | \nNOTE 1 | The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if\n | temperature or voltage change",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ZQ"
        }
      ]
    },
    {
      "id": "REQ-0725",
      "title": "ange; after Proper ZQ Calibration; VDD=VDDQ–",
      "description": "ange; after Proper ZQ Calibration; VDD=VDDQ–\nRTT\nVout\nMin\nNom\nMax\nUnit\nNOTE\nVOLdc= 0.5* VDDQ \n0.9\n1\n1.25\nRZQ/5 \n1,2,3\nVOMdc= 0.8* VDDQ \n0.9\n1\n1.1\nRZQ/5 \n1,2,3\nVOHdc= 0.95* VDDQ \n0.8\n1\n1.1\nRZQ/5 \n1,2,3\nMismatch LBDQS - LBDQ \nwithin device \nVOMdc = 0.8* VDDQ \n0\n8\n% \n1,2,3,4\nNOTE 1 The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if \ntemperature or voltage changes after calibration, see Chapter 6. \nNOTE 2 Pull-up ODT ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "figure",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ZQ"
        }
      ]
    },
    {
      "id": "REQ-0726",
      "title": "1.4 | V | 1,3",
      "description": "1.4 | V | 1,3\nVPP | Voltage on VPP pin relative to Vss | -0.3 ~ 2.1 | V | 4\nVIN, VOUT | Voltage on any pin relative to Vss | -0.3 ~ 1.4 | V | 1,3,5\nTSTG | Storage Temperature | -55 to +100 | °C | 1,2\nVIN, VOUT | -0.3 ~ 1.4\nV \n1,3,5\nVoltage on any pin relative to Vss\nTSTG | -55 to +100\n°C \n1,2\nStorage Temperature\nNOTE 1 | Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress\n | rating only and functional operation of the dev",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0727",
      "title": "| 1,2,3",
      "description": "| 1,2,3\n |  | (-3%)\n(+6%) |  |  |  |  | \n |  | 1.746\n1.908 |  |  |  |  | \nVPP | Core Power Voltage | 1.8 | V | 10 | mOhm | 20\nmOhm | 3\n |  | (-3%)\n(+6%) |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 291\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n6\nAC & DC Operating Conditions\n6.1\nAbsolute Maximum Ratings\n6.2\nRecomme",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0728",
      "title": "ed in Section 8.3.4, Section 8.3.5, and Section 8.3.6.",
      "description": "ed in Section 8.3.4, Section 8.3.5, and Section 8.3.6.\nTable 391 — Recommended DC Operating Conditions\nLow Freq Voltage Spec\nFreq: DC to 2MHz\nZ(f) Spec\nFreq: 2Mhz to \n10Mhz\nZ(f) Spec\nFreq: 20Mhz\nNotes\nMin.\nTyp.\nMax.\nUnit\nZmax\nUnit\nZmax\nUnit\nVDD\nDevice Supply Voltage\n1.067   \n(-3%)\n1.1\n1.166 \n(+6%)\nV\n10\nmOhm\n20\nmOhm\n1,2,3\nVDDQ\nSupply Voltage for I/O\n1.067   \n(-3%)\n1.1\n1.166 \n(+6%)\nV\n10\nmOhm\n20\nmOhm\n1,2,3\nVPP\nCore Power Voltage\n1.746\n(-3%)\n1.8\n1.908 \n(+6%)\nV\n10\nmOhm\n20\nmOhm\n3\nNOTE 1\nVDD must be wi",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "figure",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0729",
      "title": "implified electrical system load model for Z(F) with the gen",
      "description": "implified electrical system load model for Z(F) with the general frequency response is shown in\nFigure 172. The resistance and inductance can be scaled to generalize the spec response to the DRAM pin.\nSymbol | Parameter\nRatings\nUnits\nNotes\n | Normal Operating Temperature Range\n0 to 85\n°C\n1,2,3\nTOPER | \n | Extended Operating Temperature Range\n85 to 95\n°C\n1,2,3,4\nNOTE 1 | Operating Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement condi-\n | tions, ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0730",
      "title": "sheet and/or the",
      "description": "sheet and/or the\n | DIMM SPD for Auto Self-Refresh option availability. Extended Temperature Range support and tREFI requirements\n | in the Extended Temperature Range.\nJEDEC Standard No. 79-5\nPage 292\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n6.2   Recommended DC Operating Conditions (Cont’d)\nA simplified electri",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0731",
      "title": "0 to 85°C under all operating conditions.",
      "description": "0 to 85°C under all operating conditions.\nNOTE 3\nOperating Temperature for 3DS needs to be derated by the number of DRAM dies as: [TOPER – (2.5°C × log2N)], where \nN is the number of the stacked dies.\nNOTE 4\nSome applications require operation of the DRAM in the Extended Temperature Range between 85°C and 95°C case \ntemperature. Full specifications are supported in this range, but the following additional conditions apply:\na. Refresh commands must be doubled in frequency, therefore reducing the ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0732",
      "title": "stical Level of ",
      "description": "stical Level of \nConfidence.\n7.2.2   General Equation\nn = number of bits in a trial\nSLC = statistical level of confidence\nBER = Bit Error Rate\nk = intermediate number of specific errors found in trial\nN = number of errors recorded during trial\nIf no, errors are assumed in a given test period, the second term drops out and the equation becomes:\nJEDEC recommends testing to 99.5% confidence levels; however, one may choose a number that is viable \nfor their own manufacturing levels. To determine how",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0733",
      "title": "9.5% down to 70% are shown in Table 393.",
      "description": "9.5% down to 70% are shown in Table 393.\nn\n1\nBER\n-----------\n\n\n\n1\n– SLC\n\n\nn BER\n\n\n\nk!\n------------------------\nk\nN\n\n\n\n\n\n\n\n\n\n+ ln\n–ln\n=\nn\n1\nBER\n-----------\n\n\n\n1\n– SLC\n\n\n–ln\n\n=\n | DDR5-\nDDR5\n | 3200-4800\n5200-6400\nParameter | Symbol\nUnit\nNotes\n | Min\nNom\nMax\nMin\nNom\nMax\n | 0.999* \n0.999* \n1.001* \n1.001*\n | \n | ps\n1000/f\n1\n1000/f\nUIAVG\n | nominal\nnominal\nnominal\nnominal\n | -\n-\n-\n | 5.3x109\n5.3x109\n | UI\n-\n2\nNMin_UI_Validation\n | -\n-\n-\n-\n | E-16\nE-16\n | Events\n3,4,5\nBERLane",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0734",
      "title": "should be considered TBD. The content may be accurate or ",
      "description": "should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n7.2.2   General Equation (Cont’d)\n7.2.3   Minimum Bit Error Rate (BER) Requirements \nTable 394 specifies the UIavg and Bit Error Rate requirements over which certain receiver and transmitter \ntiming and voltage specifications need to be validated assuming a 99.5% confidence level at BER=E-9.\nTable 393 — Estimated Number of Transmitt",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0735",
      "title": "-",
      "description": "-\nE-16\n-\n-\nE-16\nEvents\n3,4,5\nNOTE 1 Average UI size, “f” is data rate\nNOTE 2  # of UI over which certain Rx/Tx timing and voltage specifications need to be validated assuming a 99.5% confidence level\nat BER=E-9. \nNOTE 3 This is a system parameter. It is the raw bit error rate for every lane before any logical PHY or link layer based correction. It may not \nbe possible to have a validation methodology for this parameter for a standalone transmitter or standalone receiver, therefore, this \nparamet",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0736",
      "title": "n=0 is chosen as the starting crossing point. |  | ",
      "description": "n=0 is chosen as the starting crossing point. |  | \nMathematical definition of UI is shown in Figure 173 and Figure 174. |  | \nJEDEC Standard No. 79-5\nPage 295\n7.3\nUnit Interval and Jitter Definitions\nThis document describes the UI and NUI Jitter definitions associated with the Jitter parameters specified in \nRx Stressed Eye, Tx DQS Jitter, Tx DQ Jitter and Input Clock Jitter specifications.\n7.3.1   Unit Interval (UI)\nThe times at which the differential crossing points of the clock occur are def",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0737",
      "title": "rting point.",
      "description": "rting point.\n1 UI = one bit, which means 2 UI = one full cycle or time period of the forwarded strobe. Example: For 6.4 \nGT/s signaling, the forwarded strobe frequency is 3.2 GHz, or 1 UI = 156.25 ps.\nDeterministic jitter is analyzed in terms of the peak-to-peak value and in terms of specific frequency \ncomponents present in the jitter, isolating the causes for each frequency. Random jitter is unbounded and \nanalyzed in terms of statistical distribution to convert to a bit error rate (BER) for t",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0738",
      "title": "” UI)",
      "description": "” UI)\nwhere UI is defined in the equation shown in Figure 178.\nFigure 178 — Definition of UI\nUIn\nUIn\n– UIn\n–1     n=2,3,...,K\n=\nT    =  �(UIp - UI)      m=1,2,...,K-N\n�UIp \n                      \np=1\n8 | AC & DC Input Measurement Levels\n8.1 | Overshoot and Undershoot Specifications for CAC\nTBD | \n8.2 | CA Rx Voltage and Timings\nNote that the following spec assumes internal CA VREF. If the VREF is external, the specs will be | \nmodified accordingly. | \nThe command and address (CA) including CS i",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0739",
      "title": "nd and address (CA) including CS input receiver compliance m",
      "description": "nd and address (CA) including CS input receiver compliance mask for voltage and timing is \nshown in Figure 179. All CA, CS signals apply the same compliance mask and operate in single data rate \nmode.\nThe CA input receiver mask for voltage and timing is shown in Figure 179 is applied across all CA pins. \nThe receiver mask (Rx Mask) defines the area that the input signal must not encroach in order for the \nDRAM input receiver to be expected to be able to successfully capture a valid input signal;",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0740",
      "title": "ponent level VREF will be set by the system to account for R",
      "description": "ponent level VREF will be set by the system to account for Ron and ODT \nsettings.\n<image: Indexed(1,DeviceRGB), width: 64, height: 64, bpc: 8>\nVcent_CAx\nVcent_CAy\nVcent_CAz\nVref variation \n(Component)\nJEDEC Standard No. 79-5 |  |  | \nPage 298 |  |  | \n8.2   CA Rx Voltage and Timings (Cont’d) |  |  | \n | CK_t, CK_c Data-in at DRAM Pin |  | \n | Minimum CA Eye center aligned |  | \n | CK_c |  | \n | CK_t |  | \n | Rx Mask |  | \n | VcIVW\nCA |  | \n | DRAM Pin |  | \n | TcIVW |  | \n | TcIVW for all CA sig",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0741",
      "title": "inimum CA Eye center aligned",
      "description": "inimum CA Eye center aligned\n<image: None, width: 8, height: 8, bpc: 1>\n<image: None, width: 8, height: 8, bpc: 1>\n<image: None, width: 8, height: 8, bpc: 1>\n<image: None, width: 8, height: 8, bpc: 1>\n<image: None, width: 8, height: 8, bpc: 1>\n<image: None, width: 8, height: 8, bpc: 1>\n<image: None, width: 8, height: 8, bpc: 1>\n<image: None, width: 8, height: 8, bpc: 1>\n<image: None, width: 8, height: 8, bpc: 1>\n<image: None, width: 8, height: 8, bpc: 1>\n<image: None, width: 8, height: 8, bpc: 1",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0742",
      "title": "width: 8, height: 8, bpc: 1>",
      "description": "width: 8, height: 8, bpc: 1>\n<image: None, width: 8, height: 8, bpc: 1>\n<image: None, width: 8, height: 8, bpc: 1>\n<image: None, width: 8, height: 8, bpc: 1>\n<image: None, width: 8, height: 8, bpc: 1>\n<image: None, width: 8, height: 8, bpc: 1>\n<image: None, width: 8, height: 8, bpc: 1>\n<image: None, width: 8, height: 8, bpc: 1>\n<image: None, width: 8, height: 8, bpc: 1>\n<image: None, width: 8, height: 8, bpc: 1>\n<image: None, width: 8, height: 8, bpc: 1>\n<image: None, width: 8, height: 8, bpc: 1",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0743",
      "title": "DRAM Pin",
      "description": "DRAM Pin\nTcIVW for all CA signals is defined as centered on\nthe CK_t/CK_c crossing at the DRAM pin.\n<image: Indexed(1,DeviceRGB), width: 64, height: 64, bpc: 8>\nVcent_CA\nRx Mask\nRx Mask\nRx Mask\nVcIVW\n | DDR5-3200\nDDR5-3600\nDDR5-4000\nDDR5-4400\nDDR5-4800\nParameter | Symbol\nUnit\nNotes\n | Min\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nRx Mask voltage - p-p | VciVW\n-\n140\n-\n140\n-\n140\n-\n130\n-\n130\nmV\n1,2,4\n | 1,2,3,4,\nRx Timing Window | TcIVW\n-\n0.2\n-\n0.2\n-\n0.2\n-\n0.2\n-\n0.2\nUI*\n | 8\nCA Input Pulse Amplitude | VI",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0744",
      "title": "at the Vcent_CA(pin mid).",
      "description": "at the Vcent_CA(pin mid).\nNOTE 6 | Input slew rate over VcIVW Mask centered at Vcent_CA(pin mid).\nNOTE 7 | VIHL_AC does not have to be met when no transitions are occurring.\nNOTE 8 | * UI=tCK(avg)min\n | DDR5-5200\nDDR5-5600\nDDR5-6000\nDDR5-6400\n | Parameter\nSymbol\nUnit\nNotes\n | Min\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nRx Mask voltage - p-p | VciVW\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nmV\n1,2,4\n | 1,2,3,4,\nRx Timing Window | TcIVW\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI*\n | 8\nCA Input Pulse Amplitude | VIHL_AC\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0745",
      "title": "Mask voltage - p-p",
      "description": "Mask voltage - p-p\nVciVW\n-\n140\n-\n140\n-\n140\n-\n130\n-\n130\nmV\n1,2,4\nRx Timing Window\nTcIVW\n-\n0.2\n-\n0.2\n-\n0.2\n-\n0.2\n-\n0.2\nUI*\n1,2,3,4,\n8\nCA Input Pulse Amplitude\nVIHL_AC\n-\n160\n-\n160\n-\n160\n-\n150\n-\n150\nmV\n7\nCA Input Pulse Width\nTcIPW\n0.58\n0.58\n0.58\n0.58\n0.58\nUI*\n5,8\nInput Slew Rate over \nVcIVW\nSRIN_cIVW\n1\n7\n1\n7\n1\n7\n1\n7\n1\n7\nV/ns\n6\nNOTE 1\nCA Rx mask voltage and timing parameters at the pin including voltage and temperature drift.\nNOTE 2\nRx mask voltage VcIVW total(max) must be centered around Vcent_CA(pi",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0746",
      "title": "-",
      "description": "-\nTBD\n-\nTBD\nUI*\n1,2,3,4,\n8\nCA Input Pulse Amplitude\nVIHL_AC\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nmV\n7\nCA Input Pulse Width\nTcIPW\nTBD\nTBD\nTBD\nTBD\nUI*\n5,8\nInput Slew Rate over \nVcIVW\nSRIN_cIVW\n1\n7\n1\n7\n1\n7\n1\n7\nV/ns\n6\nNOTE 1 1. CA Rx mask voltage and timing parameters at the pin including voltage and temperature drift.\nNOTE 2 Rx mask voltage VcIVW total(max) must be centered around Vcent_CA(pin mid).\nNOTE 3 Rx differential CA to CK jitter total timing window at the VcIVW voltage levels.\nNOTE 4 Defined over the C",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0747",
      "title": "width defined at the Vcent_CA(pin mid).",
      "description": "width defined at the Vcent_CA(pin mid).\nNOTE 6 Input slew rate over VcIVW Mask centered at Vcent_CA(pin mid).\nNOTE 7 VIHL_AC does not have to be met when no transitions are occurring.\n* UI=tck(avg)min\n | Table 397 — DRAM Input Clock Jitter Specifications for DDR5-3200 to 4400 |  |  |  |  |  |  |  |  |  |  |  | \n | BUJ=Bounded Uncorrelated Jitter; DCD=Duty Cycle Distortion; Dj=Deterministic Jitter; Rj=Random Jitter; Tj=Total jitter; pp=Peak-to-Peak |  |  |  |  |  |  |  |  |  |  |  | \n |  |  | DDR",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0748",
      "title": "e |  |  |  |  |  |  |  |  |  |  |  |  | ",
      "description": "e |  |  |  |  |  |  |  |  |  |  |  |  | \n | where |  |  |  |  |  |  |  |  |  |  | (RMS) | 12\nN=4,5,6,...,30 |  |  |  |  |  |  |  |  |  |  |  |  | \n | N=4,5,6,...,30 |  |  |  |  |  |  |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 300\n8.3\nInput Clock Jitter Specification\n8.3.1   Overview\nThe clock is being driven to the DRAM either by the RCD for L/RDIMM modules, or by the host for\nU/SODIMM modules (Figure 184).\nFigure 184 — Host Driving Clock Signals to the DRAM\n8.3.2   Specification for DRAM In",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0749",
      "title": "-",
      "description": "-\n0.074\n-\n0.074\nUI\n3,7,11\nTj value of N-UI Jit-\nter, where N=2,3\ntCK_NUI_T-\nj_NoBUJ, where \nN=2,3\n-\n0.140\n-\n0.140\n-\n0.140\n-\n0.140\n-\n0.140\nUI\n3,8,11\nRj RMS value of N-\nUI Jitter, where \nN=4,5,6,...,30\ntCK_NUI_R-\nj_NoBUJ,\nwhere \nN=4,5,6,...,30\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n(RMS)\n3,9,11, \n12",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0750",
      "title": "N=2,3",
      "description": "N=2,3\n-\n0.140\n-\n0.140\n-\n0.140\n-\n0.140\n-\n0.140\nUI\n3,8,11\nRj RMS value of N-\nUI Jitter, where \nN=4,5,6,...,30\ntCK_NUI_R-\nj_NoBUJ,\nwhere \nN=4,5,6,...,30\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n(RMS)\n3,9,11, \n12\nDDR5-\nDDR5-\nDDR5-\nDDR5-\nDDR5-\n3200\n3600\n4000\n4400\n4800\nParameter\nSymbol\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\ntCK_NUI_D-\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nDj pp value of N-UI \n3,10,11,\nUI\nj_NoBUJ, where\n12\nJitter, N=4,5,6,...,30\nN=4,5,6,...,30\ntCK_NUI_T-\n-\n-\n-\n-\n-\nTj value of N-UI Jit-\n3,1",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0751",
      "title": "is extraction is to be done",
      "description": "is extraction is to be done\nafter software correction of DCD\nNOTE 10\nDj pp value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 3 < N < 31. Dj  indicates Djdd of dual-\nNOTE 8 | Dj pp value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 1 < N < 4. Dj indicates Djdd of dual-Dirac\n | fitting, after software correction of DCD\nNOTE 9 | Rj RMS value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 3 < N < ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0752",
      "title": "NOTE 12 | If the clock meets total jitter Tj at BER of 1E-16",
      "description": "NOTE 12 | If the clock meets total jitter Tj at BER of 1E-16, then meeting the individual Rj and Dj components of the spec can be considered\n | optional. Tj is defined as Dj + 16.2*Rj for BER of 1E-16\n |  |  | 5200 |  |  | 5600 |  |  | 6000 |  |  | 6400 |  |  | \nParameter | Symbol |  |  |  |  |  |  |  |  |  |  |  |  | Unit | Notes\n |  | Min |  | Max | Min |  | Max | Min |  | Max | Min |  | Max |  | \nDRAM Reference clock |  | 0.9999* |  | 1.0001* | 0.9999* |  | 1.0001* | 0.9999* |  | 1.0001* | 0.",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0753",
      "title": "| - |  |  | - |  |  | - |  |  | UI | ",
      "description": "| - |  |  | - |  |  | - |  |  | UI | \n |  |  |  | TBD |  |  | TBD |  |  | TBD |  |  | TBD |  | 3,9,11,12\nter, where N=4,5,6,...,30 | where N=4,5,6,...,30 |  |  |  |  |  |  |  |  |  |  |  |  | (RMS) | \nJEDEC Standard No. 79-5\nPage 301\nDj pp value of N-UI \nJitter, N=4,5,6,...,30\ntCK_NUI_D-\nj_NoBUJ, where \nN=4,5,6,...,30\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,10,11,\n12\nTj value of N-UI Jit-\nter, N=4,5,6,...,30\ntCK_NUI_T-\nj_NoBUJ, where \nN=4,5,6,...,30\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,10,11,\n12",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0754",
      "title": "BUJ, where ",
      "description": "BUJ, where \nN=4,5,6,...,30\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,10,11,\n12\nTj value of N-UI Jit-\nter, N=4,5,6,...,30\ntCK_NUI_T-\nj_NoBUJ, where \nN=4,5,6,...,30\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,10,11,\n12\nNOTE 1\nf0 = Data Rate/2, example: if data rate is 3200MT/s, then f0=1600\nNOTE 2\nRise and fall time slopes (V / nsec) are measured between +100 mV and -100 mV of the differential output of reference clock \nNOTE 3\nOn-die noise similar to that occurring with all the transmitter and receiver lanes togg",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0755",
      "title": "present. Evaluated for 3 < N < 31. Dj  indicates Djdd of dua",
      "description": "present. Evaluated for 3 < N < 31. Dj  indicates Djdd of dual-\nDirac fitting, after software correction of DCD\nNOTE 11\nThe validation methodology for these parameters will be covered in future ballots\nNOTE 12\nIf the clock meets total jitter Tj at BER of 1E-16, then meeting the individual Rj and Dj components of the spec can be considered\noptional. Tj is defined as Dj + 16.2*Rj for BER of 1E-16\nTable 398 — DRAM Input Clock Jitter Specifications for DDR5-5200 to 6400\nBUJ=Bounded Uncorrelated Jitte",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0756",
      "title": "d)",
      "description": "d)\nBUJ=Bounded Uncorrelated Jitter; DCD=Duty Cycle Distortion; Dj=Deterministic Jitter; Rj=Random Jitter; Tj=Total jitter; pp=Peak-to-Peak\nDDR5-\n4800\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nDDR5-\nDDR5-\nDDR5-\nDDR5-\n5200\n5600\n6000\n6400\nParameter\nSymbol\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\n-\n-\n-\n-\nDj pp value of N-UI Jitter, \ntCK_NUI_Dj_NoBUJ,\nTBD\nTBD\nTBD\nTBD\nUI\n3,10,11,12\nN=4,5,6,...,30\nwhere N=4,5,6,...,30\n-\n-\n-\n-\nTj value of N-UI Jitter, \ntCK_NUI_Tj_NoBUJ,\nTBD\nTBD\nTBD\nTBD\nUI\n3,1",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0757",
      "title": "is extraction is to be done",
      "description": "is extraction is to be done\nafter software correction of DCD\nNOTE 10\nDj pp value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 3 < N < 31. Dj  indicates Djdd of dual-\nNOTE 8 | Dj pp value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 1 < N < 4. Dj indicates Djdd of dual-Dirac\n | fitting, after software correction of DCD\nNOTE 9 | Rj RMS value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 3 < N < ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0758",
      "title": ",30",
      "description": ",30\ntCK_NUI_Dj_NoBUJ, \nwhere N=4,5,6,...,30\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,10,11,12\nTj value of N-UI Jitter, \nN=4,5,6,...,30\ntCK_NUI_Tj_NoBUJ, \nwhere N=4,5,6,...,30\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,10,11,12\nNOTE 1\nf0 = Data Rate/2, example: if data rate is 3200MT/s, then f0=1600\nNOTE 2\nRise and fall time slopes (V / nsec) are measured between +100 mV and -100 mV of the differential output of reference clock \nNOTE 3\nOn-die noise similar to that occurring with all the transmitter and receiver lanes togg",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0759",
      "title": "present. Evaluated for 3 < N < 31. Dj  indicates Djdd of dua",
      "description": "present. Evaluated for 3 < N < 31. Dj  indicates Djdd of dual-\nDirac fitting, after software correction of DCD\nNOTE 11\nThe validation methodology for these parameters will be covered in future ballots\nNOTE 12\nIf the clock meets total jitter Tj at BER of 1E-16, then meeting the individual Rj and Dj components of the spec can be considered\noptional. Tj is defined as Dj + 16.2*Rj for BER of 1E-16\nTable 398 — DRAM Input Clock Jitter Specifications for DDR5-5200 to 6400 (Cont’d)\nBUJ=Bounded Uncorrela",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0760",
      "title": "0 (Cont’d)",
      "description": "0 (Cont’d)\nBUJ=Bounded Uncorrelated Jitter; DCD=Duty Cycle Distortion; Dj=Deterministic Jitter; Rj=Random Jitter; Tj=Total jitter; pp=Peak-to-Peak\nDDR5-\n6400\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nTj value of N-UI Jitter, \ntCK_NUI_Tj_NoBUJ, \n-\n-\n-\n-\n-\nTBD\nTBD\nTBD\nTBD\nTBD\nUI\n3,10,11,12\nN=4,5,6,...,30\nwhere N=4,5,6,...,30\nNOTE 1\nf0 = Data Rate/2, example: if data rate is 3200MT/s, then f0=1600\nNOTE 2\nRise and fall time slopes (V / nsec) are measured between +100 mV and -100 mV of the different",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0761",
      "title": "correction of DCD",
      "description": "correction of DCD\nNOTE 10\nDj pp value of N-UI jitter without BUJ, but on-die system like noise present. Evaluated for 3 < N < 31. Dj  indicates Djdd of dual-Dirac fitting, after software correction of\n6800\n7200\n7600\n8000\n8400\nParameter\nSymbol\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nDRAM Reference clock \n0.9999*\n1.0001*\n0.9999*\n1.0001*\n0.9999*\n1.0001*\n0.9999*\n1.0001*\n0.9999*\n1.0001*\nMHz\n1,11\ntCK\nf0\nf0\nf0\nf0\nf0\nf0\nf0\nf0\nf0\nf0\nfrequency\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,4,11\nDuty Cycle ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0762",
      "title": "lots",
      "description": "lots\nNOTE 12\nIf the clock meets total jitter Tj at BER of 1E-16, then meeting the individual Rj and Dj components of the spec can be considered optional. Tj is defined as Dj + 16.2*Rj for\nBER of 1E-16\nJEDEC Standard No. 79-5\nPage 303\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n8.3.2   Specification for DRAM Input C",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0763",
      "title": "J,",
      "description": "J,\nwhere N=4,5,6,...,30\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n(RMS)\n3,9,11,12\nDj pp value of N-UI Jitter, \nN=4,5,6,...,30\ntCK_NUI_Dj_NoBUJ, \nwhere N=4,5,6,...,30\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,10,11,12\nTj value of N-UI Jitter, \nN=4,5,6,...,30\ntCK_NUI_Tj_NoBUJ, \nwhere N=4,5,6,...,30\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,10,11,12",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0764",
      "title": "Dj_NoBUJ, ",
      "description": "Dj_NoBUJ, \nwhere N=4,5,6,...,30\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,10,11,12\nTj value of N-UI Jitter, \nN=4,5,6,...,30\ntCK_NUI_Tj_NoBUJ, \nwhere N=4,5,6,...,30\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,10,11,12\nNOTE 1\nf0 = Data Rate/2, example: if data rate is 3200MT/s, then f0=1600\nNOTE 2\nRise and fall time slopes (V / nsec) are measured between +100 mV and -100 mV of the differential output of reference clock \nNOTE 3\nOn-die noise similar to that occurring with all the transmitter and receiver lanes togg",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0765",
      "title": "present. Evaluated for 3 < N < 31. Dj  indicates Djdd of dua",
      "description": "present. Evaluated for 3 < N < 31. Dj  indicates Djdd of dual-Dirac fitting, after software correction of \nDCD\nNOTE 11\nThe validation methodology for these parameters will be covered in future ballots\nNOTE 12\nIf the clock meets total jitter Tj at BER of 1E-16, then meeting the individual Rj and Dj components of the spec can be considered optional. Tj is defined as Dj + 16.2*Rj for",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0766",
      "title": "in future ballots",
      "description": "in future ballots\nNOTE 12\nIf the clock meets total jitter Tj at BER of 1E-16, then meeting the individual Rj and Dj components of the spec can be considered optional. Tj is defined as Dj + 16.2*Rj for\nJEDEC Standard No. 79-5 | \nPage 304 | \n8.4\nDifferential Input Clock (CK_t, CK_c) Cross Point Voltage (VIX) | \nVDDQ | \nCK_t | \nVIX_CK | \nVswing / 2\nVIX_CK | \nCK_c | \nVSSQ | \nFigure 185 — VIX Definition (CK) | \nTable 400 — Crosspoint Voltage (VIX) for Differential Input Clock | \nDDR5-3200 - 4800\nDDR5",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0767",
      "title": "is defined as something that should be considered TBD. The c",
      "description": "is defined as something that should be considered TBD. The content may be accurate or | \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption. | \nJEDEC Standard No. 79-5\nPage 304\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n8.4\nDifferential Input Clock (CK_t, CK_",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0768",
      "title": "e is referenced to Vswing/2(mean) = (CK_t voltage + CK_c vol",
      "description": "e is referenced to Vswing/2(mean) = (CK_t voltage + CK_c voltage) /2, where the mean is over TBD UI\nNOTE 2\nVIX_CK_Ratio = (VIX_CK / Vdiffpk-pk)*100%, where Vdiffpk-pk = |CK_t voltage - CK_c voltage|*2\n |  | JEDEC Standard No. 79-5\n |  | Page 305\n8.5 | Differential Input Clock Voltage Sensitivity | \nThe differential input clock voltage sensitivity test provides the methodology for testing the receiver’s |  | \nsensitivity to clock by varying input voltage in the absence of Inter-Symbol Interferenc",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0769",
      "title": "requirements for DDR5",
      "description": "requirements for DDR5\nNOTE 2\nThe validation methodology for this parameter will be covered in future ballot(s)\nTable 404 — Differential Input Clock Voltage Sensitivity Parameter for DDR5-5200 to 6400\nDDR5-5200\nDDR5-5600\nDDR5-6000\nDDR5-6400\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nInput Clock Voltage Sensitivity \n(differential pp)\nVRx_CK\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nmV\n1,2\nNOTE 1\nRefer to Section 7.2.3 for the minimum BER requirements for DDR5\nNOTE 2\nThe validation methodology for this parameter will be covere",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "figure"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0770",
      "title": "VRx_CK",
      "description": "VRx_CK\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nmV\n1,2\nNOTE 1\nRefer to Section 7.2.3 for the minimum BER requirements for DDR5\nNOTE 2\nThe validation methodology for this parameter will be covered in future ballot(s)\n\nJEDEC Standard No. 79-5 |  |  |  |  |  |  | \nPage 306 |  |  |  |  |  |  | \n8.5.1   Differential Input Clock Voltage Sensitivity Parameter (Cont’d) |  |  |  |  |  |  | \n | Table 405 — Differential Input Clock Voltage Sensitivity Parameter for DDR5-6800 to 8400 |  |  |  |  |  | \n | DDR5-6800\nDDR5-7200",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0771",
      "title": "be considered TBD. The content may be accurate or |  |  |  |",
      "description": "be considered TBD. The content may be accurate or |  |  |  |  |  |  | \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption. |  |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 306\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n8.5.1   Differential Input Clock Voltag",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0772",
      "title": "OTE 1",
      "description": "OTE 1\nVdiffpk-pk defined in Figure 188 \nNOTE 2\nVdiffpk-pk is the mean high voltage minus the mean low voltage over TBD samples\nNOTE 3\nAll parameters are defined over the entire clock common mode range\n<image: Indexed(27,ICCBased(RGB,sRGB IEC61966-2.1)), width: 1736, height: 888, bpc: 8>\nDifferential Input Voltage: CK_t, CK_c",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0773",
      "title": "NOTE 3",
      "description": "NOTE 3\nAll parameters are defined over the entire clock common mode range\n<image: Indexed(27,ICCBased(RGB,sRGB IEC61966-2.1)), width: 1736, height: 888, bpc: 8>\nDifferential Input Voltage: CK_t, CK_c\n |  |  |  |  |  | JEDEC Standard No. 79-5\n |  |  |  |  |  | Page 307\n | 8.5.3   Differential Input Slew Rate Definition for Clock (CK_t, CK_c) |  |  |  |  | \n | Input slew rate for differential signals (CK_t, CK_c) are defined and measured as shown in Figure 188 and |  |  |  |  | \nTables 408 through",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0774",
      "title": "should be considered TBD. The content may be accurate or |  ",
      "description": "should be considered TBD. The content may be accurate or |  |  |  |  |  | \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption. |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 307\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n8.5.3   Differential Input Slew Rate D",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0775",
      "title": "0",
      "description": "0\nDDR5-7600\nDDR5-8000\nDDR5-8400\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nDifferential Input Slew \nRate for CK_t, CK_c\nSRIdiff\n_CK\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nV/\nns\ndelta TRdiff\ndelta TFdiff\nJEDEC Standard No. 79-5 | \nPage 308 | \n8.6 | Rx DQS Jitter Sensitivity\nThe receiver DQS jitter sensitivity test provides the methodology for testing the receiver’s strobe | \nsensitivity to an applied duty cycle distortion (DCD) and/or random jitter (Rj) at the forwarded strobe input | \nwithout addi",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0776",
      "title": "| 0.09 |  | 0.09 | 0.09 | 0.09 | 0.09 | UI | 10",
      "description": "| 0.09 |  | 0.09 | 0.09 | 0.09 | 0.09 | UI | 10\n | gin_DQS_Rj |  |  |  |  |  |  |  | \nwith Rj injection in DQS |  |  |  |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 308\n8.6\nRx DQS Jitter Sensitivity\nThe receiver DQS jitter sensitivity test provides the methodology for testing the receiver’s strobe \nsensitivity to an applied duty cycle distortion (DCD) and/or random jitter (Rj) at the forwarded strobe input \nwithout adding jitter, noise and ISI to the data. The receiver must pass the appropriat",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0777",
      "title": "0.06",
      "description": "0.06\n-\n0.06\n-\n0.06\n-\n0.06\nUI\n1,4,8,9,\n10\nDegradation of timing width \ncompared to tRx_DQ _tMargin, \nwith Rj injection in DQS\ntRx_DQ_tMar-\ngin_DQS_Rj\n-\n0.09\n-\n0.09\n-\n0.09\n-\n0.09\n-\n0.09\nUI \n1,5,8,9,\n10\nin DQS | \n | 1,7,8,9,\nDelay of any data lane relative | \n | 1\n3\n1\n3\n1\n3\n1\n3.25\n1\n3.5\nUI\n10\ntRx_DQS2DQ\nto the DQS_t/DQS_c crossing | \nNOTE 1 | Validation methodology will be defined in future ballots. 2UI is defined as 1tCK for this parameter\nNOTE 2 | Each of tRx_DQ_tMargin_DQS_DCD, tRx_DQ_tMargin",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0778",
      "title": "DQ Voltage Sensitivity tests are completed and passing",
      "description": "DQ Voltage Sensitivity tests are completed and passing\nNOTE 10 | The user has the freedom to set the voltage swing and slew rates for strobe and DQ signals as long as they meet the specification. The\nTable 412 — Rx DQS Jitter Sensitivity Specification for DDR5-3200 to 4800 (Cont’d)\nBER = Bit Error Rate; DCD = Duty Cycle Distortion; Rj =Random Jitter\nDDR5-\nDDR5-3200\nDDR5-4000\nDDR5-4400\nDDR5-4800\n3600\nParameter\nSymbol\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nDegradation of timing width\n1",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0779",
      "title": "d slew rates for strobe and DQ signals as long as they meet ",
      "description": "d slew rates for strobe and DQ signals as long as they meet the specification. The\nDQS and DQ input voltage swing and/or slew rate can be adjusted, without exceeding the specifications, for this test.\n |  |  | DDR5-5200 | DDR5-5600 | DDR5-6000 | DDR5-6400 |  | \nParameter |  | Symbol |  |  |  |  | Unit | Notes\n |  |  | Min\nMax | Min\nMax | Min\nMax | Min\nMax |  | \n |  |  | - | - | - | - |  | 1,2,3,8,9,\nDQ Timing Width |  | tRx_DQ_tMargin | 0.850 | 0.850 | 0.850 | 0.850 | UI | \n |  |  |  |  |  |  | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0780",
      "title": "in DQS",
      "description": "in DQS\ntRx_DQ_tMar-\ngin_DQS_DCD_Rj\n-\n0.15\n-\n0.15\n-\n0.15\n-\n0.15\n-\n0.15\nUI\n1,2,6,8,\n9,10\nDelay of any data lane relative \nto the DQS_t/DQS_c crossing\ntRx_DQS2DQ\n1\n3\n1\n3\n1\n3\n1\n3.25\n1\n3.5\nUI\n1,7,8,9,\n10\nNOTE 1\nValidation methodology will be defined in future ballots. 2UI is defined as 1tCK for this parameter\nNOTE 2\nEach of tRx_DQ_tMargin_DQS_DCD, tRx_DQ_tMargin_DQS_Rj, and tRx_DQ_tMargin_DQS _DCD_Rj can be relaxed by up \nto 5% if tRx_DQ_tMargin exceeds the spec by 5% or more\nNOTE 3\nDQ Timing Wid",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0781",
      "title": "slew rates for strobe and DQ signals as long as they meet th",
      "description": "slew rates for strobe and DQ signals as long as they meet the specification. The \nDQS and DQ input voltage swing and/or slew rate can be adjusted, without exceeding the specifications, for this test.\nTable 413 — Rx DQS Jitter Sensitivity Specification for DDR5-5200 to 6400\nBER = Bit Error Rate; DCD = Duty Cycle Distortion; Rj =Random Jitter\nDDR5-5200\nDDR5-5600\nDDR5-6000\nDDR5-6400\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nDQ Timing Width\ntRx_DQ_tMargin\n0.850\n-\n0.850\n-\n0.850\n-\n0.850\n-\nUI\n1,2,3,8,9,\n10\nDegra",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0782",
      "title": "ification for DDR5-3200 to 4800 (Cont’d)",
      "description": "ification for DDR5-3200 to 4800 (Cont’d)\nBER = Bit Error Rate; DCD = Duty Cycle Distortion; Rj =Random Jitter\nDDR5-3200\nDDR5-\n3600\nDDR5-4000\nDDR5-4400\nDDR5-4800\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nDDR5-5200\nDDR5-5600\nDDR5-6000\nDDR5-6400\nParameter\nSymbol\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nDegradation of timing width com-\n1,2,6,8,9,\n-\n0.125\n-\n0.125\n-\n0.125\n-\n0.125\ntRx_DQ_tMargin_D-\nUI\n10\npared to tRx_DQ_tMargin, with\nQS_DCD_Rj\nboth DCD and Rj injection in DQS\n1,7,8,9,\nDelay of any dat",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0783",
      "title": "d slew rates for strobe and DQ signals as long as they meet ",
      "description": "d slew rates for strobe and DQ signals as long as they meet the specification. The\nDQS and DQ input voltage swing and/or slew rate can be adjusted, without exceeding the specifications, for this test.\nJEDEC Standard No. 79-5\nPage 310\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\nDegradation of timing width com-\npared",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0784",
      "title": "j injection in DQS",
      "description": "j injection in DQS\ntRx_DQ_tMargin_D-\nQS_DCD_Rj\n-\n0.125\n-\n0.125\n-\n0.125\n-\n0.125\nUI\n1,2,6,8,9,\n10\nDelay of any data lane relative to \nthe DQS_t/DQS_c crossing\ntRx_DQS2DQ\n1\n3\n1\n3\n1\n3\n1\n3\nUI\n1,7,8,9, \n10\nNOTE 1\nValidation methodology will be defined in future ballots. 2UI is defined as 1tCK for this parameter\nNOTE 2\nEach of tRx_DQ_tMargin_DQS_DCD, tRx_DQ_tMargin_DQS_Rj, and tRx_DQ_tMargin_DQS _DCD_Rj can be relaxed by up \nto 5% if tRx_DQ_tMargin exceeds the spec by 5% or more\nNOTE 3\nDQ Timing Wi",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0785",
      "title": "slew rates for strobe and DQ signals as long as they meet th",
      "description": "slew rates for strobe and DQ signals as long as they meet the specification. The \nDQS and DQ input voltage swing and/or slew rate can be adjusted, without exceeding the specifications, for this test.\nTable 413 — Rx DQS Jitter Sensitivity Specification for DDR5-5200 to 6400 (Cont’d)\nBER = Bit Error Rate; DCD = Duty Cycle Distortion; Rj =Random Jitter\nDDR5-5200\nDDR5-5600\nDDR5-6000\nDDR5-6400\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0786",
      "title": "er Sensitivity Specification for DDR5-5200 to 6400 (Cont’d)",
      "description": "er Sensitivity Specification for DDR5-5200 to 6400 (Cont’d)\nBER = Bit Error Rate; DCD = Duty Cycle Distortion; Rj =Random Jitter\nDDR5-5200\nDDR5-5600\nDDR5-6000\nDDR5-6400\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nDDR5-6800\nDDR5-7200\nDDR5-7600\nDDR5-8000\nDDR5-8400\nParameter\nSymbol\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\n-\n-\n-\n-\n-\n1,2,3,8,\n0.850\n0.850\n0.850\n0.850\n0.850\nUI\nDQ Timing Width\ntRx_DQ_tMargin\n9,10\ntRx_DQ_tMargin_\nDegradation of timing width\n1,4,8,9,\n-\n-\n-\n-\n-\nDQS_DCD\n10\n0.05\n0.05\n0.05\n0.0",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0787",
      "title": "d slew rates for strobe and DQ signals as long as they meet ",
      "description": "d slew rates for strobe and DQ signals as long as they meet the specification. The DQS and DQ\ninput voltage swing and/or slew rate can be adjusted, without exceeding the specifications, for this test.\nJEDEC Standard No. 79-5\nPage 311\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n8.6.1   Rx DQS Jitter Sensitivity Spec",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0788",
      "title": "tRx_DQ_tMargin_",
      "description": "tRx_DQ_tMargin_\nDQS_DCD_Rj\n-\n0.12\n5\n-\n0.12\n5\n-\n0.125\n-\n0.125\n-\n0.125\nUI\n1,2,6,8,\n9,10\nDelay of any data lane relative \nto the DQS_t/DQS_c crossing\ntRx_DQS2DQ_ske\nw\n1\n3\n1\n3\n1\n3\n1\n3\n1\n3\nUI\n1,7,8,9,\n10\nNOTE 1\n1. Validation methodology will be defined in future ballots. 2UI is defined as 1tCK for this parameter\nNOTE 1\n2. Each of tRx_DQ_tMargin_DQS_DCD, tRx_DQ_tMargin_DQS_Rj, and tRx_DQ_tMargin_DQS _DCD_Rj can be relaxed by up to 5% if \ntRx_DQ_tMargin exceeds the spec by 5% or more\nNOTE 1\n3. DQ T",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0789",
      "title": "slew rates for strobe and DQ signals as long as they meet th",
      "description": "slew rates for strobe and DQ signals as long as they meet the specification. The DQS and DQ \ninput voltage swing and/or slew rate can be adjusted, without exceeding the specifications, for this test.\n | DCD + \nDCD + \nDCD + \nDCD + \nDCD + \n1,2,5,6,\nRj RMS to the | -\n-\n-\n-\n-\nUI\ntRx_DQS_DCD_Rj\n | 0.0075UI \n0.0075UI \n0.0075UI \n0.0075UI \n0.0075UI \n7,9, 10\nDQS | Rj RMS\nRj RMS\nRj RMS\nRj RMS\nRj RMS\nNOTE 1 While imposing this spec, the strobe lane is stressed, but the data input is kept large amplitude an",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0790",
      "title": "ues of the edge jitter RMS values specified as % of UI)",
      "description": "ues of the edge jitter RMS values specified as % of UI)\nNOTE 10 | The user has the freedom to set the voltage swing and slew rates for strobe and DQ signals as long as they meet the specification. The\nDDR5-3200\nDDR5-3600\nDDR5-4000\nDDR5-4400\nDDR5-4800\nParameter\nSymbol\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nApplied DCD to \n1,2,3,6,\n-\n0.045\n-\n0.045\n-\n0.045\n-\n0.045\n-\n0.045\nUI\ntRx_DQS_DCD\n7,10\nthe DQS\nUI\nApplied Rj RMS to \n1,2,,4,6,\n-\n0.0075\n-\n0.0075\n-\n0.0075\n-\n0.0075\n-\n0.0075\ntRx_DQS_Rj\n",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0791",
      "title": "d slew rates for strobe and DQ signals as long as they meet ",
      "description": "d slew rates for strobe and DQ signals as long as they meet the specification. The\nDQS and DQ input voltage swing and/or slew rate can be adjusted, without exceeding the specifications, for this test.\nJEDEC Standard No. 79-5\nPage 312\n8.6.2   Test Conditions for Rx DQS Jitter Sensitivity Tests (Cont’d)\nTable 415 — Test Conditions for Rx DQS Jitter Sensitivity Testing for DDR5-3200 to 4800\nDDR5-3200\nDDR5-3600\nDDR5-4000\nDDR5-4400\nDDR5-4800\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nApplied DCD to \nthe",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0792",
      "title": "D_Rj",
      "description": "D_Rj\n-\n0.045UI \nDCD + \n0.0075UI \nRj RMS\n-\n0.045UI \nDCD + \n0.0075UI \nRj RMS\n-\n0.045UI \nDCD + \n0.0075UI \nRj RMS\n-\n0.045UI \nDCD + \n0.0075UI \nRj RMS\n-\n0.045UI \nDCD + \n0.0075UI \nRj RMS\nUI\n1,2,5,6, \n7,9, 10\nNOTE 1\nWhile imposing this spec, the strobe lane is stressed, but the data input is kept large amplitude and no jitter or ISI injection. The \nspecified voltages are at the Rx input pin. The DQS and DQ input voltage swing and/or slew rate can be adjusted, without exceeding \nthe specifications, for t",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0793",
      "title": "slew rates for strobe and DQ signals as long as they meet th",
      "description": "slew rates for strobe and DQ signals as long as they meet the specification. The \nDQS and DQ input voltage swing and/or slew rate can be adjusted, without exceeding the specifications, for this test.\n | DDR5-5200\nDDR5-5600\nDDR5-6000\nDDR5-6400\nParameter | Symbol\nUnit\nNotes\n | Min\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nApplied DCD to the | -\n-\n-\n-\n | TBD\nTBD\nTBD\nTBD\nUI\n1,2,3,6,7,10\ntRx_DQS_DCD\nDQS | \nApplied Rj RMS to the | -\n-\n-\n-\nUI\n | TBD\nTBD\nTBD\nTBD\n1,2,4,6,8,10\ntRx_DQS_Rj\nDQS | (RMS)\nApplied DCD and Rj ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0794",
      "title": "lew rates for strobe and DQ signals as long as they meet the",
      "description": "lew rates for strobe and DQ signals as long as they meet the specification. The\n | DQS and DQ input voltage swing and/or slew rate can be adjusted, without exceeding the specifications, for this test.\nJEDEC Standard No. 79-5\nPage 313\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n8.6.2   Test Conditions for Rx DQS Jit",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0795",
      "title": "BD",
      "description": "BD\n-\nTBD\nUI\n1,2,3,6,7,10\nApplied Rj RMS to the \nDQS\ntRx_DQS_Rj\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n(RMS)\n1,2,4,6,8,10\nApplied DCD and Rj \nRMS to the DQS\ntRx_DQS_DCD_Rj\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,2,5,6,7,9,10\nNOTE 1\nWhile imposing this spec, the strobe lane is stressed, but the data input is kept large amplitude and no jitter or ISI injection. The \nspecified voltages are at the Rx input pin. The DQS and DQ input voltage swing and/or slew rate can be adjusted, without exceeding \nthe specifications, for t",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0796",
      "title": "slew rates for strobe and DQ signals as long as they meet th",
      "description": "slew rates for strobe and DQ signals as long as they meet the specification. The \nDQS and DQ input voltage swing and/or slew rate can be adjusted, without exceeding the specifications, for this test.\nDDR5-6800\nDDR5-7200\nDDR5-7600\nDDR5-8000\nDDR5-8400\nParameter\nSymbol\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\n-\n-\n-\n-\n-\nApplied DCD to the\nTBD\nTBD\nTBD\nTBD\nTBD\nUI\n3,6,7,10\ntRx_DQS_DCD\nDQS\nApplied Rj RMS to \nUI\n-\n-\n-\n-\n-\nthe DQS\nTBD\nTBD\nTBD\nTBD\nTBD\n4,6,8,10\ntRx_DQS_Rj\n(RMS\n)\n-\nTBD\n-\nTBD\n-\nTBD\n",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0797",
      "title": "d slew rates for strobe and DQ signals as long as they meet ",
      "description": "d slew rates for strobe and DQ signals as long as they meet the specification. The DQS and DQ input\nvoltage swing and/or slew rate can be adjusted, without exceeding the specifications, for this test.\nJEDEC Standard No. 79-5\nPage 314\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n8.6.2   Test Conditions for Rx DQS Jit",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0798",
      "title": "-",
      "description": "-\nTBD\nUI\n3,6,7,10\nApplied Rj RMS to \nthe DQS\ntRx_DQS_Rj\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n(RMS\n)\n4,6,8,10\nApplied DCD and \nRj RMS to the DQS\ntRx_DQS_DCD_\nRj\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n5,6,7,9,10\nNOTE 1\nWhile imposing this spec, the strobe lane is stressed, but the data input is kept large amplitude and no jitter or ISI injection. The specified voltages are at \nthe Rx input pin. The DQS and DQ input voltage swing and/or slew rate can be adjusted, without exceeding the specifications, for thi",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0799",
      "title": "slew rates for strobe and DQ signals as long as they meet th",
      "description": "slew rates for strobe and DQ signals as long as they meet the specification. The DQS and DQ input \nvoltage swing and/or slew rate can be adjusted, without exceeding the specifications, for this test.\n |  | JEDEC Standard No. 79-5\n |  | Page 315\n8.7 | Rx DQS Voltage Sensitivity | \n8.7.1   Overview |  | \nThe receiver DQS (strobe) input voltage sensitivity test provides the methodology for testing the receiver’s |  | \nsensitivity to varying input voltage in the absence of Inter-Symbol Interference ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0800",
      "title": "DDR5 (see Section 7.2.3). ",
      "description": "DDR5 (see Section 7.2.3). \nThese parameters are tested on the CTC2 card with neither additive gain nor Rx Equalization set.\nTable 418 — Rx DQS Input Voltage Sensitivity Parameter for DDR5-3200 to 4800\nDDR5-3200\nDDR5-3600\nDDR5-4000\nDDR5-4400\nDDR5-4800\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nDQS Rx Input Voltage Sensi-\ntivity (differential pp)\nVRx_DQS\n-\n130\n-\n115\n-\n105\n-\n100\n-\n100\nmV\n1,2,3\nNOTE 1\nRefer to Section 7.2.3 for the minimum BER requirements for DDR5\nNOTE 2\nThe validation methodology for",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "figure",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0801",
      "title": "text is defined as something that should be considered TBD. ",
      "description": "text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n8.7.2   Receiver DQS Voltage Sensitivity Parameter (Cont’d)\nTable 420 — Rx DQS Input Voltage Sensitivity Parameter for DDR5-6800 to 8400\nFigure 191 — VRx_DQS\n8.8\nDifferential Strobe (DQS_t, DQS_c) Input Cross Point Voltage (VIX)\nFigure 192 — VIX Definition (DQS)\nDDR5-6800\nDDR5-7200\nDDR5-7600\nDDR5-80",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0802",
      "title": "_DQS_Ratio = (VIX_DQS / Vdiff)*100%, where Vdiff = |DQS_t vo",
      "description": "_DQS_Ratio = (VIX_DQS / Vdiff)*100%, where Vdiff = |DQS_t voltage - DQS_c voltage|\n<image: ICCBased(RGB,sRGB IEC61966-2.1), width: 1004, height: 585, bpc: 8>\nDifferential  Input Voltage: DQS_t - DQS_c\n |  |  | JEDEC Standard No. 79-5\n |  |  | Page 317\n8.8.1   Differential Input Levels for DQS |  |  | \n | Table 422 — Differential Input Levels for DQS (DQS_t, DQS_c) for DDR5-3200 to DDR5-6400 |  | \n |  | DDR5 | \n | From\nParameter |  | Note\n |  | 3200-6400 | \n | Differential input high measurement ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0803",
      "title": "as something that should be considered TBD. The content may ",
      "description": "as something that should be considered TBD. The content may be accurate or |  |  | \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption. |  |  | \nJEDEC Standard No. 79-5\nPage 317\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n8.8.1   Differential Input Levels for ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0804",
      "title": "nge",
      "description": "nge\nTable 424 — Differential Input Slew Rate Definition for DQS_t, DQS_c\nDifferential Input slew rate for rising edge (DQS_t, \nDQS_c)\nVILdiffDQS\nVIHdiffDQS\n(VIHdiffDQS - VILdiffDQS) /deltaTRdiff\n1,2,3\nDifferential Input slew rate for falling edge (DQS_t, \nDQS_c)\nVIHdiffDQS\nVILdiffDQS\n(VIHdiffDQS - VILdiffDQS) /deltaTFdiff\n1,2,3\ndelta TRdiff\ndelta TFdiff",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0805",
      "title": "(VIHdiffDQS - VILdiffDQS) /deltaTRdiff",
      "description": "(VIHdiffDQS - VILdiffDQS) /deltaTRdiff\n1,2,3\nDifferential Input slew rate for falling edge (DQS_t, \nDQS_c)\nVIHdiffDQS\nVILdiffDQS\n(VIHdiffDQS - VILdiffDQS) /deltaTFdiff\n1,2,3\ndelta TRdiff\ndelta TFdiff\nJEDEC Standard No. 79-5 |  |  |  |  |  |  |  |  | \nPage 318 |  |  |  |  |  |  |  |  | \n | 8.8.2   Differential Input Slew Rate for DQS_t, DQS_c (Cont’d) |  |  |  |  |  |  |  | \n | Table 425 — Differential Input Slew Rate for DQS_t, DQS_c for DDR5-3200 to 4800 |  |  |  |  |  |  |  | \nDDR5-3200 | DDR5",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0806",
      "title": "ed TBD. The content may be accurate or |  |  |  |  |  |  |  ",
      "description": "ed TBD. The content may be accurate or |  |  |  |  |  |  |  |  | \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption. |  |  |  |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 318\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n8.8.2   Differential Input Slew Rate f",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0807",
      "title": "provides the methodology for testing the receiver’s |  | ",
      "description": "provides the methodology for testing the receiver’s |  | \nsensitivity to varying input voltage in the absence of Inter-Symbol Interference (ISI), jitter (Rj, Dj, DCD) |  | \nand crosstalk noise. |  | \n | DDR5-3200\nDDR5-3600\nDDR5-4000 | DDR5-4400 |  |  | DDR5-4800 |  | \n | Parameter\nSymbol |  |  |  |  | Unit | Notes\n | Min\nMax\nMin\nMax\nMin\nMax | Min | Max | Min | Max |  | \nMinimum DQ Rx input voltage sen- |  |  |  |  |  |  | \n | VRx_DQ\n-\n85\n-\n75\n-\n70 | - | 65 | - | 65 | mV | 1,2,3\nsitivity applied ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0808",
      "title": "to 4800",
      "description": "to 4800\nDDR5-3200\nDDR5-3600\nDDR5-4000\nDDR5-4400\nDDR5-4800\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMinimum DQ Rx input voltage sen-\nsitivity applied around Vref\nVRx_DQ\n-\n85\n-\n75\n-\n70\n-\n65\n-\n65\nmV\n1,2,3\nNOTE 1\nRefer to Section 7.2.3 for the minimum BER requirements for DDR5\nNOTE 2\nThe validation methodology for this parameter will be covered in future ballot(s)\nNOTE 3\nRecommend testing using clock like pattern such as repeating 3 “1s” and 3 “0s”\nTable 429 — Rx DQ Input Voltage Sensitivity Paramete",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "figure",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0809",
      "title": "ontent may be accurate or ",
      "description": "ontent may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n8.9.2   Receiver DQ Input Voltage Sensitivity Parameters (Cont’d)\nTable 430 — Rx DQ Input Voltage Sensitivity Parameters for DDR5-6800 to 8400\nDDR5-6800\nDDR5-7200\nDDR5-7600\nDDR5-8000\nDDR5-8400\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMinimum DQ Rx input voltage \nsensitivity applied around Vref\nVRx_DQ\n-\n85\n-\n75\n-\n70\n-\n65\n-\n65\nmV\n1,2,3\nNOTE 1\n1. Refer to the minimum",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0810",
      "title": "3. Recommend testing using clock like pattern such as repeat",
      "description": "3. Recommend testing using clock like pattern such as repeating 3 “1s” and 3 “0s”\n<image: Indexed(24,ICCBased(RGB,sRGB IEC61966-2.1)), width: 1723, height: 878, bpc: 8>\nSingle-Ended Input Voltage: DQ\n | Table 431 — Test Conditions for Rx Stressed Eye Tests for DDR5-3200 to 4800 |  |  |  |  |  |  |  |  |  |  |  | \n | BER=Bit Error Rate; DCD=Duty Cycle Distortion; Rj=Random Jitter; Sj=Sinusoidal Jitter; p-p =peak to peak |  |  |  |  |  |  |  |  |  |  |  | \n |  |  |  |  | DDR5- |  | DDR5- |  | DDR5",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0811",
      "title": "TBD | TBD | TBD |  | 3",
      "description": "TBD | TBD | TBD |  | 3\n1 Characteristics as |  |  |  |  |  |  |  |  |  |  |  | dB | \n | nel_1_Characteristics |  |  |  |  |  |  |  |  |  |  |  | \nmeasured at TBD |  |  |  |  |  |  |  |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 321\n8.10\nRx Stressed Eye\nThe stressed eye tests provide the methodology for creating the appropriate stress for the DRAM’s receiver \nwith the combination of ISI (both loss and reflective), jitter (Rj, Dj, DCD), and crosstalk noise. The \nreceiver must pass the appropriat",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0812",
      "title": ".04",
      "description": ".04\n0\n0.04\n0\n0.04\n0\n0.04\n0\n0.04\nUI\nRMS\n1,2\nInjected voltage noise as \nPRBS23, or \nInjected voltage noise at 2.1 \nGHz\nVnoise_Stressed_Eye_-\nGolden_Ref_Channel_1\n0\n125\n0\n125\n0\n125\n0\n125\n0\n125\nmV p-p\n1,2\nGolden Reference Channel \n1 Characteristics as\nmeasured at TBD\nGolden_Ref_Chan-\nnel_1_Characteristics\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\ndB\n3\nInterconnect (ISI, Jitter, Xtalk)\nDQS\nDQS#\nInterconnect\nEye Height\nEye Width\n | DDR5-\nDDR5-\nDDR5-\nDDR5-\n | DDR5-3200\n | 3600\n4000\n4400\n4800\nParameter | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0813",
      "title": "d shape",
      "description": "d shape\nNOTE 8 | The VREFDQ, DFE Gain Bias Step, and DFE Taps 1,2,3,4 Bias Step can be adjusted as needed, without exceeding the specifications,\n | for this test, including the limits placed in Note 3\n | Table 432 — Test Conditions for Rx Stressed Eye Tests for DDR5-5200 to 6400 |  |  |  |  |  | \n | BER=Bit Error Rate; DCD=Duty Cycle Distortion; Rj=Random Jitter; Sj=Sinusoidal Jitter; p-p =peak to peak |  |  |  |  |  | \n |  | DDR5-5200 | DDR5-5600 | DDR5-6000 | DDR5-6400 |  | \nParameter | Symbol",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0814",
      "title": "|  |  |  | ",
      "description": "|  |  |  | \n | Golden_Ref_Chan- |  |  |  |  |  | \nCharacteristics as measured at |  | TBD\nTBD | TBD\nTBD | TBD\nTBD | TBD\nTBD | dB | 3\n | nel_1_Characteristics |  |  |  |  |  | \nTBD |  |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 322\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\nNOTE 1\nMust meet minimum BER requireme",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0815",
      "title": "l 1",
      "description": "l 1\nRxEW_Stressed_Eye_Gold-\nen_Ref_Channel_1\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,2,3,\n4,5,6, \n7,8\nVswing stress to meet the data \neye\nVswing_Stressed_Eye_Gold-\nen_Ref_Channel_1\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nmV\n1.2\nInjected sinusoidal jitter at \n200 MHz to meet the data eye\nSj_Stressed_Eye_Gold-\nen_Ref_Channel_1\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\np-p\n1,2\nInjected Random wide band \n(10 MHz-1 GHz) Jitter to meet \nthe data eye\nRj_Stressed_Eye_Gold-\nen_Ref_Channel_1\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI RMS\n1,2\nInjected voltage noi",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0816",
      "title": "800 (Cont’d)",
      "description": "800 (Cont’d)\nBER=Bit Error Rate; DCD=Duty Cycle Distortion; Rj=Random Jitter; Sj=Sinusoidal Jitter; p-p =peak to peak\nDDR5-3200\nDDR5-\n3600\nDDR5-\n4800\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nTable 433 — Test Conditions for Rx Stressed Eye Tests for DDR5-6800 to 8400\nBER=Bit Error Rate; DCD=Duty Cycle Distortion; Rj=Random Jitter; Sj=Sinusoidal Jitter; p-p =peak to peak\nDDR5-\nDDR5-\nDDR5-\nDDR5-\nDDR5-6800\n7200\n7600\n8000\n8400\nNotes\nParameter\nSymbol\nUnit\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\n",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0817",
      "title": "iamond shape",
      "description": "iamond shape\nNOTE 8\nThe VREFDQ, DFE Gain Bias Step, and DFE Taps 1,2,3,4 Bias Step can be adjusted as needed, without exceeding the specifications,\nfor this test, including the limits placed in Note 3\nJEDEC Standard No. 79-5\nPage 323\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n8.10.1   Parameters for DDR5 Rx Stress",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0818",
      "title": "f_Channel_1",
      "description": "f_Channel_1\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nmV \np-p\n1,2\nGolden Reference Channel \n1 Characteristics as\nmeasured at TBD\nGolden_Ref_Chan-\nnel_1_Characteristics\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\ndB\n3\nNOTE 1\n1. Must meet minimum BER requirement with eye at receiver after equalization\nNOTE 2\nThese parameters are applied on the defined golden reference channel with parameters TBD.\nNOTE 3\nDFE tap range limits apply: sum of absolute values of Tap-2, Tap-3, and Tap-4 shall be less than 60mV (|Tap-2| ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0819",
      "title": "20% of VDDQ.",
      "description": "20% of VDDQ.\n | Prior to the assertion of the TEN pin, all voltage supplies must be valid and stable.\nJEDEC Standard No. 79-5\nPage 324\n8.11\nConnectivity Test Mode - Input level and Timing Requirement\nDuring CT Mode, input levels are defined as follows. \nTEN pin: CMOS rail-to-rail with AC high and low at 80% and 20% of VDDQ\nCS_n: CMOS rail-to-rail with AC high and low at 80% and 20% of VDDQ. \nTest Input pins: CMOS rail-to-rail with AC high and low at 80% and 20% of VDDQ.\nRESET_n: CMOS rail-to-rai",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0820",
      "title": "GB, width: 8, height: 8, bpc: 8>",
      "description": "GB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\nVALID Input\nVALID Input\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\nVALID Input\nVALID Input\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\n<image: DeviceRGB, width: 8, height: 8, bpc: 8>\nTest Mode. |  |  |  |  | \n | Table 435 — CMOS Rail to Rail Input Levels for TEN, CS",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0821",
      "title": ". It should be limited by the Absolute Maximum DC Ratings (s",
      "description": ". It should be limited by the Absolute Maximum DC Ratings (see Table 390).\nNOTE 2\nUndershoot might occur. It should be limited by Absolute Maximum DC Ratings (see Table 390).\nTF_input_TEN\nTR_input_TEN\n | Table 436 — CMOS Rail to Rail Input Levels for RESET_n |  |  |  | \nParameter | Symbol | Min | Max | Unit | NOTE\nAC Input High Voltage | VIH(AC)_RESET | 0.8*VDDQ | VDDQ | V | 5\nDC Input High Voltage | VIH(DC)_RESET | 0.7*VDDQ | VDDQ | V | 2\nDC Input Low Voltage | VIL(DC)_RESET | VSS | 0.3*VDDQ | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0822",
      "title": "0.7*VDDQ",
      "description": "0.7*VDDQ\nVDDQ\nV\n2\nDC Input Low Voltage \nVIL(DC)_RESET \nVSS\n0.3*VDDQ\nV\n1\nAC Input Low Voltage \nVIL(AC)_RESET \nVSS\n0.2*VDDQ\nV\n6\nRising time \nTR_RESET \n-\n1.0\nus\nRESET pulse width \ntPW_RESET \n1.0\n-\nus\n3,4\nNOTE 1\nAfter RESET_n is registered LOW, RESET_n level shall be maintained below VIL(DC)_RESET during tPW_RESET, otherwise, \nSDRAM may not be reset.\nNOTE 2\nOnce RESET_n is registered HIGH, RESET_n level must be maintained above VIH(DC)_RESET, otherwise, SDRAM operation will \nnot be guaranteed until ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ZQ"
        }
      ]
    },
    {
      "id": "REQ-0823",
      "title": "| 1,2",
      "description": "| 1,2\n | RON48Pu | VOMdc= 0.8* VDDQ | 0.9 | 1 | 1.1 | RZQ/5 | 1,2\n |  | VOHdc= 0.95* VDDQ | 0.8 | 1 | 1.1 | RZQ/5 | 1,2\nJEDEC Standard No. 79-5\nPage 327\n9\nAC & DC Output Measurement Levels and Timing\n9.1\nOutput Driver DC Electrical Characteristics for DQS and DQ\nThe DDR5 driver supports two different Ron values. These Ron values are referred as strong (low Ron) \nand weak mode (high Ron). A functional representation of the output buffer is shown in Figure 201.\nOutput driver impedance RON is defin",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ZQ"
        }
      ]
    },
    {
      "id": "REQ-0824",
      "title": "* VDDQ ",
      "description": "* VDDQ \n0.9\n1\n1.1\nRZQ/5\n1,2\nVOHdc= 0.95* VDDQ \n0.8\n1\n1.1\nRZQ/5\n1,2\nI out\nunder the condition that RONPd is off\nRONPd = \nVout\nI out\nunder the condition that RONPu is off\nTo\nother\ncircuity\nlike\nRCV, ...\nMismatch DQ-DQ within byte | \n | VOMdc= 0.8* VDDQ \n10\n% \n1,2,4\nvariation pull-up, MMPudd | \nMismatch DQ-DQ within byte | \n | VOMdc= 0.8* VDDQ \n10\n% \n1,2,4\nvariation pull-dn, MMPddd | \nNOTE 1 | The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0825",
      "title": "= 0.8* VDDQ ",
      "description": "= 0.8* VDDQ \n-10\n10\n% \n1,2,3,4\nMismatch DQ-DQ within byte \nvariation pull-up, MMPudd \nVOMdc= 0.8* VDDQ \n10\n% \n1,2,4\nMismatch DQ-DQ within byte \nvariation pull-dn, MMPddd \nVOMdc= 0.8* VDDQ \n10\n% \n1,2,4\nNOTE 1\nThe tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if \ntemperature or voltage changes after calibration, see following section on voltage and temperature sensitivity (TBD). \nNOTE 2\nPull-up and pull-dn output driv",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ZQ"
        }
      ]
    },
    {
      "id": "REQ-0826",
      "title": "u -RONPd",
      "description": "u -RONPd\nMMPudd = \nRONPuMax -RONPuMin\nMMPddd = \nRONPdMax -RONPdMin\nI out\nunder the condition that RONPd is off\nRONPd = \nVout\nI out\nunder the condition that RONPu is off\nTo\nother\ncircuity\nlike\nRCV, ...\n | Table 438 — Output Driver DC Electrical Characteristics, Assuming RZQ = 240ohm Entire |  |  |  |  |  | \n |  | Operating Temperature Range; after Proper ZQ Calibration |  |  |  |  | \nRONNOM | Resistor | Vout | Min | Nom | Max | Unit | Notes\n |  | VOLdc= 0.5*VDDQ | 0.8 | 1 | 1.1 | RZQ/7 | 1,2\n | R",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ZQ"
        }
      ]
    },
    {
      "id": "REQ-0827",
      "title": "VDDQ ",
      "description": "VDDQ \n0.8\n1\n1.1\nRZQ/7\n1,2\nMismatch between pull-up and \npull-down, MMPuPd \nVOMdc= 0.8* VDDQ \n-10\n10\n%\n1,2,3,4\nMismatch LBDQS-LBDQ within \ndevice variation pull-up, MMPudd \nVOMdc= 0.8* VDDQ \n10\n%\n1,2,4\nMismatch LBDQS-LBDQ within \ndevice variation pull-dn, MMPddd \nVOMdc= 0.8* VDDQ \n10\n%\n1,2,4\nNOTE 1\nThe tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if \ntemperature or voltage changes after calibration, see following se",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0828",
      "title": "nominal Ron value",
      "description": "nominal Ron value\nNOTE 4\nRON variance range ratio to RON Nominal value in a given component, including LBDQS and LBDQ.\nMMPuPd = \nRONPu -RONPd\nMMPudd = \nRONPuMax -RONPuMin\nMMPddd = \nRONPdMax -RONPdMin\n | Table 439 — Loopback Output Timing Parameters for DDR5-3200 to 4800 |  |  |  |  |  |  |  |  |  |  |  | \nSpeed |  | DDR5-3200 |  |  | DDR5-3600 |  | DDR5-4000 |  | DDR5-4400 |  | DDR5-4800 |  | \n |  |  |  |  |  |  |  |  |  |  |  | Units | NOTE\nParameter | Symbol | MIN | MAX | MIN | MAX | MIN | MAX",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0829",
      "title": "valid window (tLBQH- |  |  |  |  |  |  |  |  |  |  |  |  | ",
      "description": "valid window (tLBQH- |  |  |  |  |  |  |  |  |  |  |  |  | \n | tLBDVW | 3.4 | - | 3.4 | - | 3.4 | - | 3.4 | - | 3.4 | - | tCK/2 | 1\ntLBDQSQ) of each UI per DRAM |  |  |  |  |  |  |  |  |  |  |  |  | \n | Table 440 — Loopback Output Timing Parameters for DDR5-5200 to 6400 |  |  |  |  |  | \nSpeed |  | DDR5-5200 | DDR5-5600 | DDR5-6000 | DDR5-6400 |  | \n |  |  |  |  |  | Units | NOTE\nParameter | Symbol | MIN\nMAX | MIN\nMAX | MIN\nMAX | MIN\nMAX |  | \nLoopback Timing |  |  |  |  |  |  | \nLoopback LBDQS ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0830",
      "title": "eter",
      "description": "eter\nSymbol\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nLoopback LBDQS Output Low Time\ntLBQSL\n0.7\n-\n0.7\n-\n0.7\n-\n0.7\n-\n0.7\n-\ntCK\n1\nLoopback LBDQS Output High Time\ntLBQSH\n0.7\n-\n0.7\n-\n0.7\n-\n0.7\n-\n0.7\n-\ntCK\n1\nLoopback LBDQS to LBDQ Skew\ntLBDQSQ\n0.2\n-\n0.2\n-\n0.2\n-\n0.2\n-\n0.2\n-\ntCK/2\n1\nLoopback LBDQ Output Time from \nLBDQS\ntLBQH\n3.6\n-\n3.6\n-\n3.6\n-\n3.6\n-\n3.6\n-\ntCK/2\n1\nLoopback Data valid window (tLBQH-\ntLBDQSQ) of each UI per DRAM\ntLBDVW\n3.4\n-\n3.4\n-\n3.4\n-\n3.4\n-\n3.4\n-\ntCK/2\n1\nNOTE 1\nBased on Loopback 4-way int",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0831",
      "title": "TBD",
      "description": "TBD\n-\nTBD\n-\nTBD\n-\ntCK/2\n1\nLoopback Data valid window (tLBQH-tLBD-\nQSQ) of each UI per DRAM\ntLBDVW\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\ntCK/2\n1\nNOTE 1\nBased on Loopback 4-way interleave setting (see Section 3.5.54)\n | Table 441 — Loopback Output Timing Parameters for DDR5-6800 to 8400 |  |  |  |  |  |  | \nSpeed |  | DDR5-6800 | DDR5-7200 | DDR5-7600 | DDR5-8000 | DDR5-8400 |  | \n |  |  |  |  |  |  |  | NOT\n |  |  |  |  |  |  | Units | \n |  |  |  |  |  |  |  | E\nParameter | Symbol | MIN\nMAX | MIN\nMAX | MIN\nMAX",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0832",
      "title": "eter",
      "description": "eter\nSymbol\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nLoopback LBDQS Output Low Time\ntLBQSL\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\ntCK\n1\nLoopback LBDQS Output High Time\ntLBQSH\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\ntCK\n1\nLoopback LBDQS to LBDQ Skew\ntLBDQSQ\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\ntCK/2\n1\nLoopback LBDQ Output Time from LB-\nDQS\ntLBQH\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\ntCK/2\n1\nLoopback Data valid window (tLBQH-\ntLBDQSQ) of each UI per DRAM\ntLBDVW\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\ntCK/2\n1\ntLBQSL\ntLBQSH\ntLBQSL\nJEDEC Standa",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0833",
      "title": "|  |  | ",
      "description": "|  |  | \n |  | VOMdc = 0.8 x VDDQ | 2.2 | RZQ/7 | 1,2\n |  | VOHdc = 0.95 x VDDQ | 2.5 | RZQ/7 | 1,2\nJEDEC Standard No. 79-5\nPage 333\n9.3.2   Output Driver Characteristic of Connectivity Test (CT) Mode\nFollowing Output driver impedance RON will be applied to the Test Output Pin during Connectivity Test \n(CT) Mode.\nThe individual pull-up and pull-down resistors (RONPu_CT and RONPd_CT) are defined as follows:\nFigure 205 — Output Driver\nTable 443 — RONNOM_CT Vout Values\nRONNOM_CT\nResistor\nVout\nMax\nU",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0834",
      "title": "he full range over PVT. No mismatch between pull up and pull",
      "description": "he full range over PVT. No mismatch between pull up and pull down is \ndefined. \nNOTE 2\nUncalibrated drive strength tolerance is specified at +/- 30%\nRONPu_CT =\nVDDQ-VOUT\nTo\nother\ncircuity\nlike\nRCV,...\nJEDEC Standard No. 79-5 |  |  |  | \nPage 334 |  |  |  | \n9.4 | Single-Ended Output Levels - VOL/VOH |  |  | \n |  | Table 444 — Single-Ended Output Levels for DDR5-3200 to DDR5-6400 |  | \nSymbol | Parameter | DDR5-3200-6400 | Units | Note\n |  |  |  | s\nVOH | Output high measurement level (for output",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0835",
      "title": "ething that should be considered TBD. The content may be acc",
      "description": "ething that should be considered TBD. The content may be accurate or |  |  |  | \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption. |  |  |  | \nJEDEC Standard No. 79-5\nPage 334\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n9.4\nSingle-Ended Output Levels - VOL/V",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0836",
      "title": "easurement level (for output SR)",
      "description": "easurement level (for output SR)\n0.75 x Vpk-pk\nV\n1\nVOL\nOutput low measurement level (for output SR)\n0.25 x Vpk-pk\nV\n1\nNOTE 1\nVpk-pkis the mean high voltage minus the mean low voltage over TBD samples.\n |  | JEDEC Standard No. 79-5 |  | \n |  |  |  | Page 335\n9.6 | Single-Ended Output Slew Rate |  |  | \n | With the reference load for timing measurements, output slew rate for falling and rising edges is defined |  |  | \n | and measured between VOL and VOH for single ended signals as shown in Table ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0837",
      "title": "ething that should be considered TBD. The content may be acc",
      "description": "ething that should be considered TBD. The content may be accurate or |  |  |  | \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption. |  |  |  | \nJEDEC Standard No. 79-5\nPage 335\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n9.6\nSingle-Ended Output Slew Rate\nWith",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0838",
      "title": "5-7200",
      "description": "5-7200\nDDR5-7600\nDDR5-8000\nDDR5-8400\nParameter\nSymbol\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nSingle ended output slew rate\nSRQse\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nV/ns\ndelta TRdiff\ndelta TFdiff\nJEDEC Standard No. 79-5 |  |  | \nPage 336 |  |  | \n9.7 | Differential Output Levels |  | \n | Table 452 — Differential Output Levels for DDR5-3200 to DDR5-6400 |  | \nSymbol | Parameter\nDDR5-3200-6400 | Units | Notes\nVOHdiff | Differential output high measurement level (for output SR)\n0.75 x Vdiffpk-",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0839",
      "title": "as something that should be considered TBD. The content may ",
      "description": "as something that should be considered TBD. The content may be accurate or |  |  | \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption. |  |  | \nJEDEC Standard No. 79-5\nPage 336\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n9.7\nDifferential Output Levels\nTable 4",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0840",
      "title": "or falling edge ",
      "description": "or falling edge \nVOHdiff\nVOLdiff\n[VOHdiff-VOLdiff] / delta TFdiff\nNOTE\nOutput slew rate is verified by design and characterization, and may not be subject to production test.\ndelta TRdiff\ndelta TFdiff\n |  |  |  |  |  |  |  |  | JEDEC Standard No. 79-5 |  |  | \n |  |  |  |  |  |  |  |  |  |  |  | Page 337\n | 9.8   Differential Output Slew Rate (Cont’d) |  |  |  |  |  |  |  |  |  |  | \n |  | Table 455 — Differential Output Slew Rate for DDR5-3200 to DDR5-4800 |  |  |  |  |  |  |  |  |  | \n | Speed",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0841",
      "title": "t may be accurate or |  |  |  |  |  |  |  |  |  |  |  | ",
      "description": "t may be accurate or |  |  |  |  |  |  |  |  |  |  |  | \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption. |  |  |  |  |  |  |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 337\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n9.8   Differential Output Slew Rate (C",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0842",
      "title": "V/ns",
      "description": "V/ns\nSpeed\nDDR5-6800\nDDR5-7200\nDDR5-7600\nDDR5-8000\nDDR5-8400\nParameter\nSymbol\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nDifferential output slew rate\nSRQdiff\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nTBD\nV/ns\n |  | Table 458 — Tx DQS Jitter Parameters for DDR5-3200 to 4800 |  |  |  |  |  |  |  |  |  |  | \n | Dj=Deterministic Jitter; Rj=Random Jitter; DCD=Duty Cycle Distortion; BUJ=Bounded Uncorrelated Jitter; pp=Peak to Peak |  |  |  |  |  |  |  |  |  |  |  | \n |  |  | DDR5-3200 |  | DDR5-3600 |  | DDR5",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0843",
      "title": "| 0.150 |  | 0.150 |  | 0.150 |  | 0.150 |  | 0.150 |  | ",
      "description": "| 0.150 |  | 0.150 |  | 0.150 |  | 0.150 |  | 0.150 |  | \nter without BUJ, | QS_NUI_D- | - |  | - |  | - |  | - |  | - |  | UI | 7,8,9,10,\nwhere 1<N < 4 | j_NoBUJ |  |  |  |  |  |  |  |  |  |  |  | 11\nJEDEC Standard No. 79-5\nPage 338\n9.9   Tx DQS Jitter (Cont’d)\nTable 458 — Tx DQS Jitter Parameters for DDR5-3200 to 4800\nDj=Deterministic Jitter; Rj=Random Jitter; DCD=Duty Cycle Distortion; BUJ=Bounded Uncorrelated Jitter; pp=Peak to Peak\nDDR5-3200\nDDR5-3600\nDDR5-4000\nDDR5-4400\nDDR5-4800\nMin\nMax\nM",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0844",
      "title": "UI_Rj_",
      "description": "UI_Rj_\nNoBUJ\n+\n0.002\n1,2,3,5,6, \n7,8,9,10, \n11,12\nDj pp Value of N-UI Jit-\nter without BUJ, \nwhere 1<N < 4\ntTx_D-\nQS_NUI_D-\nj_NoBUJ\n-\n0.150\n-\n0.150\n-\n0.150\n-\n0.150\n-\n0.150\nUI\n1,2,3,5,6, \n7,8,9,10, \n11\nNOTE 1\nOn-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no \nsocket in the transmitter measurement setup, in many cases, the contribution of the cross-talk is not significant or can be estimated \nwithin tolerable error e",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        }
      ]
    },
    {
      "id": "REQ-0845",
      "title": "ntinuous MRR commands. The MR25 OP[3] is set to “1” to enabl",
      "description": "ntinuous MRR commands. The MR25 OP[3] is set to “1” to enable this feature. \nNOTE 11\nTested on the CTC2 card only\nNOTE 12\nThe max value of tTx_DQS_Rj_1UI_NoBUJ and tTx_DQS_Rj_NUI_NoBUJ can be 6mUI RMS\n | Dj=Deterministic Jitter; Rj=Random Jitter; DCD=Duty Cycle Distortion; BUJ=Bounded Uncorrelated Jitter; pp=Peak to Peak\n | DDR5-5200\nDDR5-5600\nDDR5-6000\nDDR5-6400\nParameter | Symbol\nUnit\nNotes\n | Min\nMax\nMin\nMax\nMin\nMax\nMin\nMax\n | 1,2,3,4,\nStrobe Duty Cycle Error | tTx_DQS_Duty_UI\n-\nTBD\n-\nTBD\n-\nT",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        }
      ]
    },
    {
      "id": "REQ-0846",
      "title": "(SSC) must be disabled while running the Tx DQ Jitter test",
      "description": "(SSC) must be disabled while running the Tx DQ Jitter test\nNOTE 10 | These parameters are tested using the continuous clock pattern which are sent out from the dram device without the need for sending\nJEDEC Standard No. 79-5\nPage 339\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n9.9   Tx DQS Jitter (Cont’d)\nTable 459",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0847",
      "title": "8,9,10, ",
      "description": "8,9,10, \n11\nStrobe Duty Cycle Error\ntTx_DQS_Duty_UI\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,2,3,5,6, \n7,8,9,10, \n11,12\nStrobe Duty Cycle Error\ntTx_DQS_Duty_UI\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,2,3,5,6, \n7,8,9,10, \n11\nNOTE 1\nOn-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no \nsocket in the transmitter measurement setup, in many cases, the contribution of the cross-talk is not significant or can be estimated \nwithin tolerable error e",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        }
      ]
    },
    {
      "id": "REQ-0848",
      "title": "ntinuous MRR commands. The MR25 OP[3] is set to “1” to enabl",
      "description": "ntinuous MRR commands. The MR25 OP[3] is set to “1” to enable this feature. \nNOTE 11\nTested on the CTC2 card only\nNOTE 12\nThe max value of tTx_DQS_Rj_1UI_NoBUJ and tTx_DQS_Rj_NUI_NoBUJ can be 6mUI RMS\n | DDR5-6800\nDDR5-7200\nDDR5-7600\nDDR5-8000\nDDR5-8400\nParameter | Symbol\nUnit\nNotes\n | Min\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nRj RMS Value of 1-UI | -\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,2,3,4\ntTx_DQS_1UI_\nJitter without BUJ | , \nRj_NoBUJ\n(RMS\n | )\n5,6,7,8\n | ,9,\n | 10,11,\n | 12\nDj pp Value of 1-UI | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        }
      ]
    },
    {
      "id": "REQ-0849",
      "title": "isabled while running the Tx DQ Jitter test",
      "description": "isabled while running the Tx DQ Jitter test\nNOTE 10 | These parameters are tested using the continuous clock pattern which are sent out from the dram device without the need for sending out continuous\nJEDEC Standard No. 79-5\nPage 340\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n9.9   Tx DQS Jitter (Cont’d)\nTable 460",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0850",
      "title": "BD",
      "description": "BD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n(RMS\n)\n1,2,3,5\n,6,7,8,\n9,10,1\n1,12\nDj pp Value of N-UI \nJitter without BUJ, \nwhere 1<N < 4\ntTx_DQS_NUI_\nDj_NoBUJ\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,2,3,5\n,6,7,8,\n9,10,1\n1\nNOTE 1\nOn-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no socket in transmitter \nmeasurement setup, in many cases, the contribution of the cross-talk is not significant or can be estimated within tolerable error even w",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        }
      ]
    },
    {
      "id": "REQ-0851",
      "title": "tinuous ",
      "description": "tinuous \nMRR commands. The MR25 OP[3] is set to “1” to enable this feature. \nNOTE 11\nTested on the CTC2 card only\nNOTE 12\nThe max value of tTx_DQS_Rj_1UI_NoBUJ and tTx_DQS_Rj_NUI_NoBUJ can be 6mUI RMS\n |  | JEDEC Standard No. 79-5\n |  | Page 341\n9.10 | Tx DQ Jitter | \n9.10.1   Overview |  | \nThe Random Jitter (Rj) specified is a random jitter meeting a Gaussian distribution. The Deterministic |  | \nJitter (Dj) specified is bounded. The DDR5 device output jitter must not exceed maximum values spe",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        }
      ]
    },
    {
      "id": "REQ-0852",
      "title": "e Deterministic ",
      "description": "e Deterministic \nJitter (Dj) specified is bounded. The DDR5 device output jitter must not exceed maximum values specified \nin Table 461.\nFigure 209 — Example of DDR5 Memory Interconnect – Tx DQ Jitter\nDDR5-3200\nDDR5-3600\nDDR5-4000\nDDR5-4400\nDDR5-4800\nParameter\nSymbol\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\ntCK_ \n tCK_ \n tCK_ \n tCK_\ntCK_ \n1UI_Rj_ \n1UI_Rj_ \n1UI_Rj_ \n1UI_Rj_\n1,3,4,5,7,\n1UI_Rj_\nNoBUJ \nNoBUJ \nNoBUJ \nNoBUJ \ntTx_D-\n8,9,10,\nUI\nRj RMS of 1-UI jit-\nNoBUJ\n-\n-\n-\n-\n-\n11,12,13,\nQ_1",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0853",
      "title": "bal and Per Pin Duty Cycle Adjuster feature",
      "description": "bal and Per Pin Duty Cycle Adjuster feature\nprior to running this test\nNOTE 10\nThe Mode Registers for the Duty Cycle Adjuster are MR43 and MR44. Also the Mode Registers for the Per Pin DCA of DQLx are\nNOTE 8 | See Section 7.3 for details on UI, NUI and Jitter definitions\nNOTE 9 | Duty Cycle of the DQ pins must be adjusted as close to 50% as possible using the Global and Per Pin Duty Cycle Adjuster feature\n | prior to running this test\nNOTE 10 | The Mode Registers for the Duty Cycle Adjuster are ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        }
      ]
    },
    {
      "id": "REQ-0854",
      "title": "50",
      "description": "50\n-\n0.150\n-\n0.150\n-\n0.150\n-\n0.150\nUI\n3,5,7,\n8,9,10, \n11,12,13\nRj RMS of N-UI jit-\nter without BUJ, \nwhere 1<N<4\ntTx_D-\nQ_NUI_R-\nj_NoBUJ\n-\ntCK_ \nNUI_Rj_ \nNoBUJ \n+ \n0.002\ntCK_ \nNUI_Rj_ \nNoBUJ \n+ \n0.002\ntCK_ \nNUI_Rj_ \nNoBUJ \n+ \n0.002\ntCK_ \nNUI_Rj_ \nNoBUJ \n+ \n0.002\ntCK_ \nNUI_Rj_ \nNoBUJ \n+ \n0.002\n3,5,7,\n8,9,10, \n11,12,13,\n14\nDj pp N-UI jitter \nwithout BUJ, where \n1<N<4\ntTx_D-\nQ_NUI_D-\nj_NoBUJ\n-\n0.150\n-\n0.150\n-\n0.150\n-\n0.150\n-\n0.150\nUI\n3,6,7, \n8,9,10, \n11,12,13\nDelay of any data \nlane relative to \nst",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0855",
      "title": "0",
      "description": "0\n-\n0.150\n-\n0.150\nUI\n3,6,7, \n8,9,10, \n11,12,13\nDelay of any data \nlane relative to \nstrobe lane\ntTx_D-\nQS2DQ\n-0.100\n0.100\n-0.100\n0.100\n-0.100\n0.100\n-0.100\n0.100\n-0.100\n0.100\nUI\n3,5,6,7,9,\n10,11,12,\n13\nNOTE 1\nOn-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no \nsocket in the transmitter measurement setup, in many cases, the contribution of the cross-talk is not significant or can be estimated \nwithin tolerable error e",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        }
      ]
    },
    {
      "id": "REQ-0856",
      "title": "continuous MRR commands. The MR25 OP[3] is set to “1” to ena",
      "description": "continuous MRR commands. The MR25 OP[3] is set to “1” to enable this feature. \nNOTE 13\nTested on the CTC2 card only\nNOTE 14\nThe max value of tTx_DQ_Rj_1UI_NoBUJ and tTx_DQ_Rj_NUI_NoBUJ can be 6mUI RMS\nDDR5-5200\nDDR5-5600\nDDR5-6000\nDDR5-6400\nParameter\nSymbol\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\n3,4,10,11,\ntTx_DQ_Du-\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n12,13,14,15, \nDQ Duty Cycle Error\nty_UI\n16,17\ntTx_D-\n1,3,5,9,11,12,\nUI\nRj RMS of 1-UI jitter\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n13,14, 15, \nQ_1UI_R-\nwithout BUJ\n",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        }
      ]
    },
    {
      "id": "REQ-0857",
      "title": "bal and Per Pin Duty Cycle Adjuster feature",
      "description": "bal and Per Pin Duty Cycle Adjuster feature\nprior to running this test\nNOTE 10\nThe Mode Registers for the Duty Cycle Adjuster are MR43 and MR44. Also the Mode Registers for the Per Pin DCA of DQLx are\nNOTE 7 | See Section 7.2 for details on the minimum BER requirements\nNOTE 8 | See Section 7.3 for details on UI, NUI and Jitter definitions\nNOTE 9 | Duty Cycle of the DQ pins must be adjusted as close to 50% as possible using the Global and Per Pin Duty Cycle Adjuster feature\n | prior to running th",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        }
      ]
    },
    {
      "id": "REQ-0858",
      "title": "_DQ_Du-",
      "description": "_DQ_Du-\nty_UI\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,4,10,11, \n12,13,14,15, \n16,17\nRj RMS of 1-UI jitter \nwithout BUJ\ntTx_D-\nQ_1UI_R-\nj_NoBUJ\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n(RMS)\n1,3,5,9,11,12,\n13,14, 15, \n16,17,18\nDj pp 1-UI jitter with-\nout BUJ\ntTx_D-\nQ_1UI_D-\nj_NoBUJ\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,6,9,11,\n12,13,14, \n15,16,17\nRj RMS of N-UI jitter \nwithout BUJ, where \n1<N<4\ntTx_D-\nQ_NUI_R-\nj_NoBUJ\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n(RMS)\n3,7,9,11,\n12,13,14, \n15,16,17,18\nDj pp N-UI jitter with-\nout BUJ, where \n1<N<4\nt",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0859",
      "title": "_NUI_D-",
      "description": "_NUI_D-\nj_NoBUJ\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,8,10,11, \n12,13,14, \n15,16,17\nDelay of any data \nlane relative to strobe \nlane\ntTx_DQS2DQ\n-TBD\nTBD\n-TBD\nTBD\n-TBD\nTBD\n-TBD\nTBD\nUI\n3,9,10,11,13,\n14, 15,16,17\nNOTE 1\nOn-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no \nsocket in the transmitter measurement setup, in many cases, the contribution of the cross-talk is not significant or can be estimated \nwithin tolerable error e",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        }
      ]
    },
    {
      "id": "REQ-0860",
      "title": "continuous MRR commands. The MR25 OP[3] is set to “1” to ena",
      "description": "continuous MRR commands. The MR25 OP[3] is set to “1” to enable this feature. \nNOTE 13\nTested on the CTC2 card only\nNOTE 14\nThe max value of tTx_DQ_Rj_1UI_NoBUJ and tTx_DQ_Rj_NUI_NoBUJ can be 6mUI RMS\n | DDR5-6800\nDDR5-7200\nDDR5-766000\nDDR5-6000\nDDR5-6400\nParameter | Symbol\nUnit\nNotes\n | Min\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nDQ Duty Cycle | -\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,4,10, \ntTx_DQ_Dut\nError | 11,12,13,1\ny_UI\n | 4,15,16,17\nRj RMS of 1-UI | -\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,3,5,9,11,\ntT",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        }
      ]
    },
    {
      "id": "REQ-0861",
      "title": "of the DQ pins must be adjusted as close to 50% as possible ",
      "description": "of the DQ pins must be adjusted as close to 50% as possible using the Duty Cycle Adjuster feature prior to running this test\nNOTE 10 | The Mode Registers for the Duty Cycle Adjuster are MR43 and MR44\nNOTE 6 | Vref noise level to DQ jitter should be adjusted to minimize DCD\nNOTE 7 | See Chapter 7 for details on the minimum BER requirements\nNOTE 8 | See Chapter 7 for details on UI, NUI and Jitter definitions\nNOTE 9 | Duty Cycle of the DQ pins must be adjusted as close to 50% as possible using the ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        }
      ]
    },
    {
      "id": "REQ-0862",
      "title": "Rj_NoBUJ",
      "description": "Rj_NoBUJ\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n(RMS\n)\n1,3,5,9,11,\n12,13,14, \n15, \n16,17,18\nDj pp 1-UI jitter \nwithout BUJ\ntTx_DQ_1UI\n_Dj_NoBUJ\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,6,9,11,\n12,13,14, \n15,16,17\nRj RMS of N-UI \njitter without BUJ, \nwhere 1<N<4\ntTx_DQ_NUI\n_Rj_NoBUJ\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n(RMS\n)\n3,7,9,11,1\n2,13,14, \n15,16,17,1\n8\nDj pp N-UI jitter \nwithout BUJ, \nwhere 1<N<4\ntTx_DQ_NUI\n_Dj_NoBUJ\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,8,10,11, \n12,13,14, \n15,16,17\nDelay of any data \nlane ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0863",
      "title": "TBD",
      "description": "TBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n3,8,10,11, \n12,13,14, \n15,16,17\nDelay of any data \nlane relative to \nstrobe lane\ntTx_DQS2D\nQ\n-TBD\nTBD\n-TBD\nTBD\n-TBD\nTBD\n-TBD\nTBD\n-TBD\nTBD\nUI\n3,9,10, \n11,13,14, \n15,16,17\nNOTE 1\nOn-die noise similar to that occurring with all the transmitter and receiver lanes toggling need to be stimulated. When there is no socket in transmitter \nmeasurement setup, in many cases, the contribution of the cross-talk is not significant or can be estimated within tolerable error even w",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        }
      ]
    },
    {
      "id": "REQ-0864",
      "title": "continuous ",
      "description": "continuous \nMRR commands. The MR25 OP[3] is set to “1” to enable this feature. \nNOTE 13\nTested on the CTC2 card only\nNOTE 14\nThe max value of tTx_DQ_Rj_1UI_NoBUJ and tTx_DQ_Rj_NU_NoBUJ can be 6mUI RMS\n |  | JEDEC Standard No. 79-5\n |  | Page 345\n9.11 | Tx DQ Stressed Eye | \n | Tx DQ stressed eye height and eye width must meet minimum specification values at BER=E-9 and | \nconfidence level 99.5%. Tx DQ Stressed Eye shows the DQS to DQ skew for both Eye Width and Eye |  | \nHeight. In order to supp",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        }
      ]
    },
    {
      "id": "REQ-0865",
      "title": "D13",
      "description": "D13\n0UI \nDQS to DQ \nSkew\n0UI \nDQS to DQ \nSkew\nt0\nt1\nt4\nt5\nt6\nt-1\nt-2\nt-3\nt-4\nt2\nt3\nt7\nt8\nt9\nt10\nD0\nD4\nD5\nD3\nD2\nD1\nD6\nD9 D10 D11\nD8\nD7\nD12\nD14 D15\nD13\nt0\nt1\nt4\nt5\nt6\nt-1\nt-2\nt-3\nt-4\nt2\nt3\nt7\nt8\nt9\nt10\n | EH=Eye Height, EW=Eye Width; BER=Bit Error Rate, SES=Stressed Eye Skew |  |  |  |  |  |  |  |  |  |  | \n |  | DDR5- |  | DDR5- |  | DDR5- |  | DDR5- |  | DDR5- |  | \n |  | 3200 |  | 3600 |  | 4000 |  | 4400 |  | 4800 |  | \nParameter | Symbol |  |  |  |  |  |  |  |  |  | Unit | Notes\n | Min | Max ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0866",
      "title": "| ",
      "description": "| \nthe transmitter with a | TxEH_DQ_SES_5UI | - |  | - |  | - |  | - |  | - | mV | 5,6,7,8,\nskew between DQ and |  |  |  |  |  |  |  |  |  |  |  | 9,10\nDQS of 5UI |  |  |  |  |  |  |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 346\n9.11.1   Tx DQ Stressed Eye Parameters\nTable 464 — Tx DQ Stressed Eye Parameters for DDR5-3200 to 4800\nEH=Eye Height, EW=Eye Width; BER=Bit Error Rate, SES=Stressed Eye Skew\nDDR5-\n4800\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nEye Height specified at \nthe tra",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0867",
      "title": "D",
      "description": "D\n-\nTBD\n-\nTBD\n-\nTBD\n-\nUI\n1,2,3,4,\n5,6,7,8,\n9,10\nEye Height specified at \nthe transmitter with a \nskew between DQ and \nDQS of 5UI\nTxEH_DQ_SES_5UI\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nmV\n1,2,3,4,\n5,6,7,8,\n9,10\nDDR5-\nDDR5-\nDDR5-\nDDR5-\nDDR5-\n3200\n3600\n4000\n4400\n4800\nNotes\nParameter\nSymbol\nUnit\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nEye Width specified at the \n1,2,3,4,\nTBD\nTBD\nTBD\nTBD\nTBD\nTxEW_DQ_SES_5UI\n5,6,7,8,\ntransmitter with a skew \n-\n-\n-\n-\n-\nUI\n9,10\nbetween DQ and DQS of\n5UI\nNOTE 1 Minimum BER E-9 an",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        }
      ]
    },
    {
      "id": "REQ-0868",
      "title": "ed by 0.5UI to place it in the center of the DQ eye. 1UI mis",
      "description": "ed by 0.5UI to place it in the center of the DQ eye. 1UI mismatch would\nrequire the DQS to be adjusted 1.5UI. Generally, for XUI mismatch the DQ must be adjusted XUI + 0.5UI to be placed in the center\nJEDEC Standard No. 79-5\nPage 347\nEye Width specified at the \ntransmitter with a skew \nbetween DQ and DQS of \n5UI\nTxEW_DQ_SES_5UI\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nUI\n1,2,3,4,\n5,6,7,8,\n9,10\nNOTE 1\nMinimum BER E-9 and Confidence Level of 99.5% per pin\nNOTE 2\nRefer to Section 7.2.3\nNOTE 3\nThe validation m",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        }
      ]
    },
    {
      "id": "REQ-0869",
      "title": "place it in the center of the DQ eye. 1UI mismatch would ",
      "description": "place it in the center of the DQ eye. 1UI mismatch would \nrequire the DQS to be adjusted 1.5UI. Generally, for XUI mismatch the DQ must be adjusted XUI + 0.5UI to be placed in the center \nof the eye.\nTable 464 — Tx DQ Stressed Eye Parameters for DDR5-3200 to 4800 (Cont’d)\nEH=Eye Height, EW=Eye Width; BER=Bit Error Rate, SES=Stressed Eye Skew\nDDR5-\n4800\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0870",
      "title": "464 — Tx DQ Stressed Eye Parameters for DDR5-3200 to 4800 (C",
      "description": "464 — Tx DQ Stressed Eye Parameters for DDR5-3200 to 4800 (Cont’d)\nEH=Eye Height, EW=Eye Width; BER=Bit Error Rate, SES=Stressed Eye Skew\nDDR5-\n4800\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\n | Table 465 — Tx DQ Stressed Eye Parameters for DDR5-5200 to 6400 |  |  |  |  |  |  |  | \n | EH=Eye Height, EW=Eye Width; BER=Bit Error Rate |  |  |  |  |  |  |  | \n |  | DDR5- | DDR5- |  | DDR5- |  | DDR5- |  | \n |  | 5200 | 5600 |  | 6000 |  | 6400 |  | \nParameter | Symbol |  |  |  |  |  |  | Uni",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0871",
      "title": "|  |  |  |  |  |  |  |  | 1,2,3,4,",
      "description": "|  |  |  |  |  |  |  |  | 1,2,3,4,\n |  | TBD |  | TBD |  | TBD |  | TBD | \nwith a skew between DQ and DQS of | TxEW_DQ_SES_5UI\n- |  | - |  | - |  | - | UI | 5,6,7,8,\n5UI |  |  |  |  |  |  |  |  | 9,10\nEye Width specified at the transmitter \n1,2,3,4,\nTBD\nTBD\nTBD\nTBD\nwith a skew between DQ and DQS of \nTxEW_DQ_SES_5UI\n-\n-\n-\n-\nUI\n5,6,7,8,\n5UI\n9,10\nNOTE 1 Minimum BER E-9 and Confidence Level of 99.5% per pin\nNOTE 2\nRefer to Section 7.2.3\nNOTE 3\nThe validation methodology for these parameters will be ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        }
      ]
    },
    {
      "id": "REQ-0872",
      "title": "DDR5-",
      "description": "DDR5-\n6400\nUnit\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nEye Height specified at the transmitter \nwith a skew between DQ and DQS of \n1UI\nTxEH_DQ_SES_1UI\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nmV\n1,2,3,4, \n6,7,8,9, \n10\nEye Width specified at the transmitter \nwith a skew between DQ and DQS of \n1UI\nTxEW_DQ_SES_1UI\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,2,3,4, \n6,7,8,9, \n10\nEye Height specified at the transmitter \nwith a skew between DQ and DQS of \n2UI\nTxEH_DQ_SES_2UI\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nmV\n1,2,3,4, \n6,7,8,9 \n,10\nEye Width",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0873",
      "title": "I",
      "description": "I\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nmV\n1,2,3,4, \n5,6,7,8, \n9,10\nEye Width specified at the transmitter \nwith a skew between DQ and DQS of \n5UI\nTxEW_DQ_SES_5UI\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,2,3,4, \n5,6,7,8, \n9,10\nNOTE 1\nMinimum BER E-9 and Confidence Level of 99.5% per pin\nNOTE 2\nRefer to Section 7.2.3\nNOTE 3\nThe validation methodology for these parameters will be covered in future ballot(s)\nNOTE 4\nMismatch is defined as DQS to DQ mismatch, in UI increments\nNOTE 5\nThe number of UI’s accumulated will depend ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        }
      ]
    },
    {
      "id": "REQ-0874",
      "title": "ch are sent out on all DQ lanes off the dram device ",
      "description": "ch are sent out on all DQ lanes off the dram device \nwithout the need for sending out continuous MRR commands. The MR25 OP[3] is set to “1” to enable this feature.\nNOTE 10\nTested on the CTC2 card only\n |  | [EH=Eye Height, EW=Eye Width; BER=Bit Error Rate] |  |  |  |  |  |  |  |  |  |  | \n |  | DDR5- |  | DDR5- |  | DDR5- |  | DDR5- |  | DDR5- |  |  | \n |  |  | 6800 |  | 7200 |  | 7600 |  | 8000 |  | 8400 | Uni | \nParameter | Symbol |  |  |  |  |  |  |  |  |  |  |  | Notes\n |  |  |  |  |  |  |  ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        }
      ]
    },
    {
      "id": "REQ-0875",
      "title": "|  | ",
      "description": "|  | \n |  |  |  |  |  |  |  |  |  |  |  |  | 8,9,10\nDQS of 5UI |  |  |  |  |  |  |  |  |  |  |  |  | \nNOTE 1 | Minimum BER E-9 and Confidence Level of 99.5% per pin |  |  |  |  |  |  |  |  |  |  |  | \n | TxEW_DQ_SES_5U\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,2,3,4\nEye Width specified at the transmit- | \n | I\n,5,6,7,\nter with a skew between DQ and | \n | 8,9,10\nDQS of 5UI | \nNOTE 1 | Minimum BER E-9 and Confidence Level of 99.5% per pin\nNOTE 2 | Refer to the minimum Bit Error Rate (BER) requirements fo",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        }
      ]
    },
    {
      "id": "REQ-0876",
      "title": "o 8400",
      "description": "o 8400\n[EH=Eye Height, EW=Eye Width; BER=Bit Error Rate]\nDDR5-\n8400\nUni\nt\nNotes\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nMin\nMax\nEye Height specified at the transmit-\nter with a skew between DQ and \nDQS of 1UI\nTxEH_DQ_SES_1UI\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nmV\n1,2,3,4\n,6,7,8,\n9,10\nEye Width specified at the transmit-\nter with a skew between DQ and \nDQS of 1UI\nTxEW_DQ_SES_1U\nI\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,2,3,4\n,6,7,8,\n9,10\nEye Height specified at the transmit-\nter with a skew between DQ and \nDQS of 2",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0877",
      "title": "TBD",
      "description": "TBD\n-\nTBD\n-\nTBD\n-\nTBD\nmV\n1,2,3,4\n,5,6,7,\n8,9,10\nEye Width specified at the transmit-\nter with a skew between DQ and \nDQS of 5UI\nTxEW_DQ_SES_5U\nI\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\n-\nTBD\nUI\n1,2,3,4\n,5,6,7,\n8,9,10\nNOTE 1\nMinimum BER E-9 and Confidence Level of 99.5% per pin\nNOTE 2\nRefer to the minimum Bit Error Rate (BER) requirements for DDR5\nNOTE 3\nThe validation methodology for these parameters will be covered in future ballot(s)\nNOTE 4\nMismatch is defined as DQS to DQ mismatch, in UI increments\nNOTE 5\nTh",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        }
      ]
    },
    {
      "id": "REQ-0878",
      "title": "h are sent out on all DQ lanes off the dram device without t",
      "description": "h are sent out on all DQ lanes off the dram device without the need for \nsending out continuous MRR commands. The MR25 OP[3] is set to “1” to enable this feature. \nNOTE 10\nTested on the CTC2 card only\n |  |  | Table Notes are in provided in Section 10.10. |  |  | \nSpeed Bin |  | DDR5-3200A | DDR5-3200B | DDR5-3200C |  | \nCL-nRCD-nRP |  | 22-22-22 | 26-26-26 | 28-28-28 | Unit | NOTE\nParameter | Symbol | min\nmax | min\nmax | min\nMax |  | \nInternal read command to |  |  |  |  |  | \n | tAA | 13.750 |",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "MRR"
        },
        {
          "name": "ACT"
        },
        {
          "name": "PRE"
        },
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0879",
      "title": "| tCK(AVG) | 0.625 (3200) | 0.625 (3200) | 0.625 (3200) | ns",
      "description": "| tCK(AVG) | 0.625 (3200) | 0.625 (3200) | 0.625 (3200) | ns | 1,2,3\nCWL=26 |  | (2933) | (2933) | (2933) |  | \nSupported CL |  | 22,26,28 | 22,26,28 | 22,28 | nCK | 8\nJEDEC Standard No. 79-5\nPage 350\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\nDDR5 Standard Speed Bins are defined as:\n3200 / 3600 / 4000 / 4400 / 48",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "PRE"
        },
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0880",
      "title": "<0.681 ",
      "description": "<0.681 \n(2933)\nRESERVED\nns\n1,2,3,4\n17.500\nCL=28 \nCWL=26\ntCK(AVG)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\n0.625 (3200)\n<0.681 \n(2933)\nns\n1,2,3\nSupported CL\n22,26,28\n22,26,28\n22,28\nnCK\n8\n |  |  | Table Notes are in provided in Section 10.10. |  |  |  |  |  | \nSpeed Bin |  | DDR5-3600A |  | DDR5-3600B |  | DDR5-3600C |  |  | \nCL-nRCD-nRP |  | 26-26-26 |  | 30-30-30 |  | 32-32-32 |  | Unit | NOTE\nParameter | Symbol | min | max | min | max | min | Max |  | \nInternal read command to | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "PRE"
        },
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0881",
      "title": "0.555 (3600) |  | 0.555 (3600) |  | 0.555 (3600) |  | ns | 1",
      "description": "0.555 (3600) |  | 0.555 (3600) |  | 0.555 (3600) |  | ns | 1,2,3\nCWL=30 |  |  | (3200) |  | (3200) |  | (3200) |  | \nSupported CL |  | 22,26,28,30,32 |  | 22,(26),28,30,32 |  | 22,(28),32 |  | nCK | 8\nJEDEC Standard No. 79-5\nPage 351\n10.2\nDDR5-3600 Speed Bins and Operations\nTable 468 — DDR5-3600 Speed Bins and Operations\nTable Notes are in provided in Section 10.10.\nSpeed Bin\nDDR5-3600A\nDDR5-3600B\nDDR5-3600C\nUnit\nNOTE\nCL-nRCD-nRP\n26-26-26\n30-30-30\n32-32-32\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMa",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "PRE"
        },
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0882",
      "title": "0.555 (3600)",
      "description": "0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nRESERVED\nns\n1,2,3,4\n17.760 \nCL=32, \nCWL=30\ntCK(AVG)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nns\n1,2,3\nSupported CL\n22,26,28,30,32\n22,(26),28,30,32\n22,(28),32\nnCK\n8",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0883",
      "title": "ED",
      "description": "ED\nns\n1,2,3,4\n17.760 \nCL=32, \nCWL=30\ntCK(AVG)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nns\n1,2,3\nSupported CL\n22,26,28,30,32\n22,(26),28,30,32\n22,(28),32\nnCK\n8\n |  |  | Table Notes are in provided in Section 10.10. |  |  |  |  | \nSpeed Bin |  | DDR5-4000A |  |  | DDR5-4000B | DDR5-4000C |  | \nCL-nRCD-nRP |  | 28-28-28 |  |  | 32-32-32 | 36-36-36 |  | Unit\nNOTE\nParameter | Symbol | min | max | min | max | min | Max | \nInternal read command to |  |  |  |  |",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "PRE"
        },
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0884",
      "title": "500 (4000) |  | 0.500 (4000) |  | 0.500 (4000) |  | ns",
      "description": "500 (4000) |  | 0.500 (4000) |  | 0.500 (4000) |  | ns\n1,2,3\nCWL=34 |  |  | (3600) |  | (3600) |  | (3600) | \nSupported CL |  | 22,26,28,30,32,36 |  |  | 22,26,28,30,32,36 | 22,(28),(32),36 |  | nCK\n8\nJEDEC Standard No. 79-5\nPage 352\n10.3\nDDR5-4000 Speed Bins and Operations\nTable 469 — DDR5-4000 Speed Bins and Operations\nTable Notes are in provided in Section 10.10.\nSpeed Bin\nDDR5-4000A\nDDR5-4000B\nDDR5-4000C\nUnit\nNOTE\nCL-nRCD-nRP\n28-28-28\n32-32-32\n36-36-36\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMa",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "PRE"
        },
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0885",
      "title": "625 ",
      "description": "625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nns\n1,2,3\n19.980\nCL=36, \nCWL=34\ntCK(AVG)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nns\n1,2,3\n14.000\nCL=28 \nCWL=26\ntCK(AVG)\n0.500 (4000)\n<0.555 \n(3600)\nRESERVED\nRESERVED\nns\n1,2,3,4\n16.000\nCL=32, \nCWL=30\ntCK(AVG)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\nRESERVED\nns\n1,2,3,4\n18.000\nCL=36, \nCWL=34\ntCK(AVG)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.55",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0886",
      "title": "2,3,4",
      "description": "2,3,4\n18.000\nCL=36, \nCWL=34\ntCK(AVG)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\nns\n1,2,3\nSupported CL\n22,26,28,30,32,36\n22,26,28,30,32,36\n22,(28),(32),36\nnCK\n8\n |  |  | Table Notes are in provided in Section 10.10. |  |  |  | \nSpeed Bin |  | DDR5-4400A |  | DDR5-4400B | DDR5-4400C |  | \nCL-nRCD-nRP |  | 32-32-32 |  | 36-36-36 | 40-40-40 | Unit | NOTE\nParameter | Symbol | min | max | min\nmax\nmin | Max |  | \nInternal read command to |  |  |  | 18.160\n16.344",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "PRE"
        },
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0887",
      "title": "4400) |  | 0.454 (4400)",
      "description": "4400) |  | 0.454 (4400)\n0.454 (4400) |  | ns | 1,2,3\nCWL=38 |  |  | (4000) | (4000) | (4000) |  | \nSupported CL |  |  | 22,26,28,30,32,36,40 | 22,(26),28,30,(32),36,40 | 22,(28),(32),(36),40 | nCK | 8\nJEDEC Standard No. 79-5\nPage 353\n10.4\nDDR5-4400 Speed Bins and Operations\nTable 470 — DDR5-4400 Speed Bins and Operations\nTable Notes are in provided in Section 10.10.\nSpeed Bin\nDDR5-4400A\nDDR5-4400B\nDDR5-4400C\nUnit\nNOTE\nCL-nRCD-nRP\n32-32-32\n36-36-36\n40-40-40\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMa",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "PRE"
        },
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0888",
      "title": "<0.625 ",
      "description": "<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nRESERVED\nns\n1,2,3,4\n17.760\nCL=32, \nCWL=30\ntCK(AVG)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nns\n1,2,3\n(Optional)5,7\n19.980\nCL=36, \nCWL=34\ntCK(AVG)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nns\n1,2,3\n14.000\nCL=28 \nCWL=26\ntCK(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n16.000\nCL=32, \nCWL=30\ntCK(AVG)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\nRESERVED\nns\n1,2,3,4\n18.000",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0889",
      "title": "=40, ",
      "description": "=40, \nCWL=38\ntCK(AVG)\n0.454 (4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\nns\n1,2,3\nSupported CL\n22,26,28,30,32,36,40\n22,(26),28,30,(32),36,40\n22,(28),(32),(36),40\nnCK\n8\n |  |  | Table Notes are in provided in Section 10.10. |  |  |  |  | \nSpeed Bin |  | DDR5-4800A |  | DDR5-4800B |  | DDR5-4800C |  | \nCL-nRCD-nRP |  | 34-34-34 |  | 40-40-40 |  | 42-42-42 | Unit | NOTE\nParameter | Symbol | min | max | min | max | min\nMax |  | \nInternal read command to |  |  |  | 16",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "PRE"
        },
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0890",
      "title": "| (4400) |  | (4400) | (4400) |  | ",
      "description": "| (4400) |  | (4400) | (4400) |  | \n |  |  |  |  | 22,(26),28,30,(32),(36),40, |  |  | \nSupported CL |  |  | 22,26,28,30,32,34,36,40,42 |  |  | 22,28,32,36,40,42 | nCK | 8\n |  |  |  | 42 |  |  |  | \nJEDEC Standard No. 79-5\nPage 354\n10.5\nDDR5-4800 Speed Bins and Operations\nTable 471 — DDR5-4800 Speed Bins and Operations\nTable Notes are in provided in Section 10.10.\nSpeed Bin\nDDR5-4800A\nDDR5-4800B\nDDR5-4800C\nUnit\nNOTE\nCL-nRCD-nRP\n34-34-34\n40-40-40\n42-42-42\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\n",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "PRE"
        },
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0891",
      "title": "(3600)",
      "description": "(3600)\n<0.625 \n(3200)\nns\n1,2,3\n14.000\nCL=28 \nCWL=26\ntCK(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n16.000\nCL=32, \nCWL=30\ntCK(AVG)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\nRESERVED\nns\n1,2,3,4\n18.000\nCL=36, \nCWL=34\ntCK(AVG)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\nns\n1,2,3\n14.528\nCL=32, \nCWL=30\ntCK(AVG)\n0.454 (4400)\n<0.500 \n(4000)\nRESERVED\nRESERVED\nns\n1,2,3,4\n16.344\nCL=36, \nCWL=34\ntCK(AVG)\n0.454 (4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\nR",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0892",
      "title": "40",
      "description": "40\ntCK(AVG)\n0.416 (4800)\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\nns\n1,2,3\nSupported CL\n22,26,28,30,32,34,36,40,42\n22,(26),28,30,(32),(36),40, \n42\n22,28,32,36,40,42\nnCK\n8\n |  |  | Table Notes are in provided in Section 10.10. |  |  |  |  | \nSpeed Bin |  | DDR5-5200A |  | DDR5-5200B | DDR5-5200C |  |  | \nCL-nRCD-nRP |  | 38-38-38 |  | 42-42-42 | 46-46-46 |  | Unit | NOTE\nParameter | Symbol | min | max | min\nmax | min | Max |  | \nInternal read command to |  |  |  | 16",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "PRE"
        },
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0893",
      "title": "3",
      "description": "3\nCWL=46 |  |  | (4400) | (4400) |  | (4400) |  | \nCL=38, |  |  | <0.416 |  |  |  |  | \n14.592 | tCK(AVG) | 0.384 (5200) |  | RESERVED | RESERVED |  | ns | 1,2,3,4\nCWL=36 |  |  | (4800) |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 355\n10.6\nDDR5-5200 Speed Bins and Operations\nTable 472 — DDR5-5200 Speed Bins and Operations\nTable Notes are in provided in Section 10.10.\nSpeed Bin\nDDR5-5200A\nDDR5-5200B\nDDR5-5200C\nUnit\nNOTE\nCL-nRCD-nRP\n38-38-38\n42-42-42\n46-46-46\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMa",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "PRE"
        },
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0894",
      "title": "<0.625 ",
      "description": "<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nns\n1,2,3\n14.000\nCL=28 \nCWL=26\ntCK(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n16.000\nCL=32, \nCWL=30\ntCK(AVG)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\nRESERVED\nns\n1,2,3,4\n18.000\nCL=36, \nCWL=34\ntCK(AVG)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\nns\n1,2,3\n14.528\nCL=32, \nCWL=30\ntCK(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n16.344\nCL=36, \nCWL=34\ntCK(AVG)\n0.454 (4400)\n<0.500 \n(4000)\n0.454",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0895",
      "title": "8, ",
      "description": "8, \nCWL=46\ntCK(AVG)\n0.416 (4800)\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\nns\n1,2,3\n14.592\nCL=38, \nCWL=36\ntCK(AVG)\n0.384 (5200)\n<0.416 \n(4800)\nRESERVED\nRESERVED\nns\n1,2,3,4\nJEDEC Standard No. 79-5 |  |  |  |  |  |  | \nPage 356 |  |  |  |  |  |  | \n |  | Table 472 — DDR5-5200 Speed Bins and Operations (Cont’d) |  |  |  |  | \n |  |  |  | Table Notes are in provided in Section 10.10. |  |  | \n | Speed Bin |  | DDR5-5200A | DDR5-5200B | DDR5-5200C |  | \n | CL-nRCD-nRP |  ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0896",
      "title": "d Operations (Cont’d)",
      "description": "d Operations (Cont’d)\nTable Notes are in provided in Section 10.10.\nSpeed Bin\nDDR5-5200A\nDDR5-5200B\nDDR5-5200C\nUnit\nNOTE\nCL-nRCD-nRP\n38-38-38\n42-42-42\n46-46-46\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\n |  |  | Table Notes are in provided in Section 10.10. |  |  |  |  | \nSpeed Bin |  | DDR5-5600A |  | DDR5-5600B | DDR5-5600C |  |  | \nCL-nRCD-nRP |  | 40-40-40 |  | 46-46-46 | 50-50-50 |  | Unit | NOTE\nParameter | Symbol | min | max | min\nmax | min | Max |  | \nInternal read command to |  |  |  | 16",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "PRE"
        },
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0897",
      "title": "| 4",
      "description": "| 4\nCWL=32 |  |  |  |  |  |  |  | \nCL=40, |  |  | <0.454 | <0.454 |  |  |  | \n16.640 | tCK(AVG) | 0.416 (4800) |  | 0.416 (4800) | RESERVED |  | ns | 1,2,3,4\nCWL=38 |  |  | (4400) | (4400) |  |  |  | \nJEDEC Standard No. 79-5\nPage 357\n10.7\nDDR5-5600 Speed Bins and Operations\nTable 473 — DDR5-5600 Speed Bins and Operations\nTable Notes are in provided in Section 10.10.\nSpeed Bin\nDDR5-5600A\nDDR5-5600B\nDDR5-5600C\nUnit\nNOTE\nCL-nRCD-nRP\n40-40-40\n46-46-46\n50-50-50\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMa",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "PRE"
        },
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0898",
      "title": "0.555 (3600)",
      "description": "0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nRESERVED\nns\n1,2,3,4\n17.760\nCL=32, \nCWL=30\ntCK(AVG)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nns\n1,2,3\n19.980\nCL=36, \nCWL=34\ntCK(AVG)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nns\n1,2,3\n14.000\nCL=28 \nCWL=26\ntCK(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n16.000\nCL=32, \nCWL=30\ntCK(AVG)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\nRESERVED\nns\n1,2,3,4\n18.000\n",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0899",
      "title": "(4400)",
      "description": "(4400)\n<0.500 \n(4000)\nns\n1,2,3\n14.144\nCL=34, \nCWL=32\ntCK(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n16.640\nCL=40, \nCWL=38\ntCK(AVG)\n0.416 (4800)\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\nRESERVED\nns\n1,2,3,4\n |  |  |  | Table Notes are in provided in Section 10.10. |  |  | \n | Speed Bin |  | DDR5-5600A | DDR5-5600B | DDR5-5600C |  | \n | CL-nRCD-nRP |  | 40-40-40 | 46-46-46 | 50-50-50 | Unit | NOTE\nParameter |  | Symbol | min\nmax | min\nmax | min\nMax |  | \n |  |  |  |  | <0.454 |  | \n |  |  |  |  | 0.416",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0900",
      "title": "|  |  | 22,26,28,30,32,36,38,40, | 22,(26),28,30,(32),(36),4",
      "description": "|  |  | 22,26,28,30,32,36,38,40, | 22,(26),28,30,(32),(36),40,( | 22,(28),(32),36,40,(42),(46), |  | \n | Supported CL |  |  |  |  | nCK | 8\n |  |  | 42,46,48,50,52 | 42),46,48,50,52 | 48,50,52 |  | \nJEDEC Standard No. 79-5\nPage 358\n17.472\nCL=42, \nCWL=40\ntCK(AVG)\n0.416 (4800)\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\nns\n1,2,3\n19.968\nCL=48, \nCWL=46\ntCK(AVG)\n0.416 (4800)\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\nns\n1,2,3\n14.592\nCL=38, \nCWL=3",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0901",
      "title": "d Operations (Cont’d)",
      "description": "d Operations (Cont’d)\nTable Notes are in provided in Section 10.10.\nSpeed Bin\nDDR5-5600A\nDDR5-5600B\nDDR5-5600C\nUnit\nNOTE\nCL-nRCD-nRP\n40-40-40\n46-46-46\n50-50-50\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\n |  |  | Table Notes are in provided in Section 10.10. |  |  | \nSpeed Bin |  | DDR5-6000A | DDR5-6000B | DDR5-6000C |  | \nCL-nRCD-nRP |  | 42-42-42 | 50-50-50 | 54-54-54 | Unit | NOTE\nParameter | Symbol | min\nmax | min\nmax | min\nMax |  | \nInternal read command to |  |  | 16.650 | 17.982 |  | \n | tA",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "PRE"
        },
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0902",
      "title": "|  | ",
      "description": "|  | \n |  |  | 0.416 (4800) |  |  | \nCL=40, |  | <0.454 | (4400) |  |  | \n16.640 | tCK(AVG) | 0.416 (4800) |  | RESERVED | ns | 1,2,3,4\nCWL=38 |  | (4400) |  |  |  | \n |  |  | (Optional)5,7 |  |  | \nJEDEC Standard No. 79-5\nPage 359\n10.8\nDDR5-6000 Speed Bins and Operations\nTable 474 — DDR5-6000 Speed Bins and Operations\nTable Notes are in provided in Section 10.10.\nSpeed Bin\nDDR5-6000A\nDDR5-6000B\nDDR5-6000C\nUnit\nNOTE\nCL-nRCD-nRP\n42-42-42\n50-50-50\n54-54-54\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\n",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "PRE"
        },
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0903",
      "title": "0.555 (3600)",
      "description": "0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nRESERVED\nns\n1,2,3,4\n17.760\nCL=32, \nCWL=30\ntCK(AVG)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nns\n1,2,3\n19.980\nCL=36, \nCWL=34\ntCK(AVG)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nns\n1,2,3\n14.000\nCL=28 \nCWL=26\ntCK(AVG)\n0.500 (4000)\n<0.555 \n(3600)\nRESERVED\nRESERVED\nns\n1,2,3,4\n16.000\nCL=32, \nCWL=30\ntCK(AVG)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\nRE",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0904",
      "title": "1,2,3",
      "description": "1,2,3\n14.144\nCL=34, \nCWL=32\ntCK(AVG)\n0.416 (4800)\n<0.454 \n(4400)\nRESERVED\nRESERVED\nns\n1,2,3,4\n16.640\nCL=40, \nCWL=38\ntCK(AVG)\n0.416 (4800)\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\nRESERVED\nns\n1,2,3,4\n |  |  |  | Table Notes are in provided in Section 10.10. |  |  | \n | Speed Bin |  | DDR5-6000A | DDR5-6000B | DDR5-6000C |  | \n | CL-nRCD-nRP |  | 42-42-42 | 50-50-50 | 54-54-54 | Unit | NOTE\n | Parameter | Symbol | min\nmax | min\nmax | min\nMax |  | \n |  |  |  |  | <0.454 |  | \n |  |  |  |  | 0.416",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0905",
      "title": "34,36,38, |  | 22,(28),(32),36,40,(42), |  | ",
      "description": "34,36,38, |  | 22,(28),(32),36,40,(42), |  | \n | Supported CL |  |  | (40),(42),(46),48,50,52,54,5 |  | nCK | 8\n |  |  | 40,42,46,48,50,52,54,56 |  | (46),48,(50),52,54,56 |  | \n |  |  |  | 6 |  |  | \nJEDEC Standard No. 79-5\nPage 360\n17.472\nCL=42, \nCWL=40\ntCK(AVG)\n0.416 (4800)\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\nns\n1,2,3\n19.968\nCL=48, \nCWL=46\ntCK(AVG)\n0.416 (4800)\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\nns\n1,2,3\n14.592\nCL=38, \nCWL",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0906",
      "title": ",(32),(36), ",
      "description": ",(32),(36), \n(40),(42),(46),48,50,52,54,5\n6\n22,(28),(32),36,40,(42), \n(46),48,(50),52,54,56\nnCK\n8\nTable 474 — DDR5-6000 Speed Bins and Operations (Cont’d)\nTable Notes are in provided in Section 10.10.\nSpeed Bin\nDDR5-6000A\nDDR5-6000B\nDDR5-6000C\nUnit\nNOTE\nCL-nRCD-nRP\n42-42-42\n50-50-50\n54-54-54\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0907",
      "title": "d Operations (Cont’d)",
      "description": "d Operations (Cont’d)\nTable Notes are in provided in Section 10.10.\nSpeed Bin\nDDR5-6000A\nDDR5-6000B\nDDR5-6000C\nUnit\nNOTE\nCL-nRCD-nRP\n42-42-42\n50-50-50\n54-54-54\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\n | CL-nRCD-nRP | 46-46-46 |  | 52-52-52 | 56-56-56 |  | Unit | NOTE\nParameter | Symbol | min | max | min\nmax | min | Max |  | \nInternal read command to |  |  |  | 16.224 |  |  |  | \n | tAA | 14.352 |  |  | 17.472 |  | ns | 7\nfirst data |  |  |  | (16.000)5,7 |  |  |  | \nACT to internal read or |  |",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "PRE"
        },
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0908",
      "title": "| 4",
      "description": "| 4\n | CWL=38 |  |  |  |  |  |  | \n | CL=46, |  | <0.384 | <0.384 |  |  |  | \n16.422 | tCK(AVG) | 0.357 (5600) |  | 0.357 (5600) | RESERVED |  | ns | 1,2,3,4\n | CWL=44 |  | (5200) | (5200) |  |  |  | \n |  |  | CWL=CL-2 | CWL=CL-2 | CWL=CL-2 |  | \nCAS Write Latency, |  | CWL |  |  |  | ns | \n |  |  | (44) | (50) | (54) |  | \ntAAmin | Read CL |  |  | Supported Frequency Table |  |  | \n(ns) | Write CWL |  |  |  |  |  | \n | CL=22, |  | <=1.010 | <=1.010 | <=1.010 |  | \n20.944 |  | tCK(AVG) | 0.952 (",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0909",
      "title": "SERVED | ns | 4",
      "description": "SERVED | ns | 4\n | CWL=38 |  |  |  |  |  | \n | CL=46, |  | <0.384 | <0.384 |  |  | \n16.422 |  | tCK(AVG) | 0.357 (5600) | 0.357 (5600) | RESERVED | ns | 1,2,3,4\n | CWL=44 |  | (5200) | (5200) |  |  | \nJEDEC Standard No. 79-5\nPage 361\n10.9\nDDR5-6400 Speed Bins and Operations\nTable 475 — DDR5-6400 Speed Bins and Operations\nTable Notes are in provided in Section 10.10.\nSpeed Bin\nDDR5-6400A\nDDR5-6400B\nDDR5-6400C\nUnit\nNOTE\nCL-nRCD-nRP\n46-46-46\n52-52-52\n56-56-56\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMa",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "PRE"
        },
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0910",
      "title": "(3600)",
      "description": "(3600)\n<0.625 \n(3200)\nns\n1,2,3\n14.000\nCL=28 \nCWL=26\ntCK(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n16.000\nCL=32, \nCWL=30\ntCK(AVG)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\nRESERVED\nns\n1,2,3,4\n18.000\nCL=36, \nCWL=34\ntCK(AVG)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\nns\n1,2,3\n14.528\nCL=32, \nCWL=30\ntCK(AVG)\n0.454 (4400)\n<0.500 \n(4000)\nRESERVED\nRESERVED\nns\n1,2,3,4\n16.344\nCL=36, \nCWL=34\ntCK(AVG)\n0.454 (4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\nR",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0911",
      "title": "(5200)",
      "description": "(5200)\n<0.416 \n(4800)\nns\n1,2,3\n14.280\nCL=40, \nCWL=38\ntCK(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n16.422\nCL=46, \nCWL=44\ntCK(AVG)\n0.357 (5600)\n<0.384 \n(5200)\n0.357 (5600)\n<0.384 \n(5200)\nRESERVED\nns\n1,2,3,4\n |  |  | Table 475 — DDR5-6400 Speed Bins and Operations (Cont’d) |  |  |  | \n |  |  |  | Table Notes are in provided in Section 10.10. |  |  | \n | Speed Bin |  | DDR5-6400A | DDR5-6400B | DDR5-6400C |  | \n | CL-nRCD-nRP |  | 46-46-46 | 52-52-52 | 56-56-56 | Unit | NOTE\n | Parameter | Symbol | min\n",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0912",
      "title": "0,52,54,56 | (42),46,50,52,54,56 | 56 |  | ",
      "description": "0,52,54,56 | (42),46,50,52,54,56 | 56 |  | \nJEDEC Standard No. 79-5\nPage 362\n17.850\nCL=50, \nCWL=48\ntCK(AVG)\n0.357 (5600)\n<0.384 \n(5200)\n0.357 (5600)\n<0.384 \n(5200)\n0.357 (5600)\n<0.384 \n(5200)\nns\n1,2,3\n13.986\nCL=42, \nCWL=40\ntCK(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n16.650\nCL=50, \nCWL=48\ntCK(AVG)\n0.333 (6000)\n<0.357 \n(5600)\n0.333 (6000)\n<0.357 \n(5600)\nRESERVED\nns\n1,2,3,4\n17.982\nCL=54, \nCWL=52\ntCK(AVG)\n0.333 (6000)\n<0.357 \n(5600)\n0.333 (6000)\n<0.357 \n(5600)\n0.333 (6000)\n<0.357 \n(5600)\nns\n1,2,3\n14.35",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0913",
      "title": "d Operations (Cont’d)",
      "description": "d Operations (Cont’d)\nTable Notes are in provided in Section 10.10.\nSpeed Bin\nDDR5-6400A\nDDR5-6400B\nDDR5-6400C\nUnit\nNOTE\nCL-nRCD-nRP\n46-46-46\n52-52-52\n56-56-56\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\n | JEDEC Standard No. 79-5\n | Page 363\n10.10 DDR5 Speed Bin Table Notes for Tables 467 through 475 | \nNOTE 1 | tCK(AVG) parameters are defined by rounding down or truncating to the nearest 1ps of accuracy.\nNOTE 2 | The CL setting and CWL setting result in tCK(avg).MIN and tCK(avg).MAX requirements.",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0914",
      "title": "n.",
      "description": "n.\nNOTE 18 | Any DDR5-6400 speed bin also supports functional operation at lower frequencies as shown in the table\n | which are not subject to Production Tests but verified by Design/Characterization.\nJEDEC Standard No. 79-5\nPage 363\n10.10 DDR5 Speed Bin Table Notes for Tables 467 through 475",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0915",
      "title": "as shown in the table",
      "description": "as shown in the table\n | which are not subject to Production Tests but verified by Design/Characterization.\nJEDEC Standard No. 79-5\nPage 363\n10.10 DDR5 Speed Bin Table Notes for Tables 467 through 475\nNOTE 1\ntCK(AVG) parameters are defined by rounding down or truncating to the nearest 1ps of accuracy.\nNOTE 2\nThe CL setting and CWL setting result in tCK(avg).MIN and tCK(avg).MAX requirements. When making \na selection of tCK(avg), both need to be fulfilled: Requirements from CL setting as well as ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0916",
      "title": "ation.",
      "description": "ation.\nNOTE 18\nAny DDR5-6400 speed bin also supports functional operation at lower frequencies as shown in the table \nwhich are not subject to Production Tests but verified by Design/Characterization.\n |  | Table 476 — DDR5-6800 Speed Bins and Operations |  |  |  |  |  |  | \nSpeed Bin |  | DDR5-6800A |  | DDR5-6800B |  | DDR5-6800C |  |  | \nCL-nRCD-nRP |  |  |  |  |  |  |  | Unit | NOTE\nParameter | Symbol | min | max | min | max | min | Max |  | \nInternal read com- |  |  |  |  |  |  |  |  | \n | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "PRE"
        },
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0917",
      "title": "CWL=CL=TBD | tCK(AVG) |  |  |  |  |  |  | ns | ",
      "description": "CWL=CL=TBD | tCK(AVG) |  |  |  |  |  |  | ns | \nCWL=CL=TBD | tCK(AVG) |  |  |  |  |  |  | ns | \nCWL=CL=TBD | tCK(AVG) |  |  |  |  |  |  | ns | \nSupported CL, CWL Settings |  |  |  |  |  |  |  | nCK | \n |  | Table 477 — DDR5-7200 Speed Bins and Operations |  |  |  |  |  |  | \nSpeed Bin |  | DDR5-7200A |  | DDR5-7200B |  | DDR5-7200C |  |  | \nCL-nRCD-nRP |  |  |  |  |  |  |  | Unit | NOTE\nParameter | Symbol | min | max | min | max | min | Max |  | \nInternal read com- |  |  |  |  |  |  |  |  | \n | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "PRE"
        },
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0918",
      "title": "Bins and Operations - (Future Bin Placeholder)",
      "description": "Bins and Operations - (Future Bin Placeholder)\nTable 477 — DDR5-7200 Speed Bins and Operations\nSpeed Bin\nDDR5-6800A\nDDR5-6800B\nDDR5-6800C\nUnit\nNOTE\nCL-nRCD-nRP\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nInternal read com-\nmand to first data \ntAA\n15.00\n16.50\n18.00\nns\nACT to internal read or \nwrite delay time \ntRCD\n15.00\n16.50\n18.00\nns\nRow Precharge Time \ntRP\n15.00\n16.50\n18.00\nns\nACT to PRE command \nperiod \ntRAS\n9 x tREFI\n9 x tREFI\n9 x tREFI\nns\nACT to ACT or REF \ncommand period \ntRC\n47.00\nns\nCAS Wri",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "PRE"
        },
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0919",
      "title": "I",
      "description": "I\nns\nACT to ACT or REF \ncommand period \ntRC\n47.00\nns\nCAS Write Latency, \nCWL\nCWL=CL\nCWL=CL\nCWL=CL\nns\nCWL=CL=TBD\ntCK(AVG)\nns\nCWL=CL=TBD\ntCK(AVG)\nns\nCWL=CL=TBD\ntCK(AVG)\nns\nSupported CL, CWL Settings\nnCK\n |  | Table 478 — DDR5-7600 Speed Bins and Operations |  |  |  |  |  |  | \nSpeed Bin |  | DDR5-7600A |  | DDR5-7600B |  | DDR5-7600C |  |  | \nCL-nRCD-nRP |  |  |  |  |  |  |  | Unit | NOTE\nParameter | Symbol | min | max | min | max | min | Max |  | \nInternal read com- |  |  |  |  |  |  |  |  | \n | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "REF"
        },
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-0920",
      "title": "Bins and Operations - (Future Bin Placeholder)",
      "description": "Bins and Operations - (Future Bin Placeholder)\nTable 479 — DDR5-8000 Speed Bins and Operations\nSpeed Bin\nDDR5-7600A\nDDR5-7600B\nDDR5-7600C\nUnit\nNOTE\nCL-nRCD-nRP\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nInternal read com-\nmand to first data \ntAA\n15.00\n16.50\n18.00\nns\nACT to internal read or \nwrite delay time \ntRCD\n15.00\n16.50\n18.00\nns\nRow Precharge Time \ntRP\n15.00\n16.50\n18.00\nns\nACT to PRE command \nperiod \ntRAS\n9 x tREFI\n9 x tREFI\n9 x tREFI\nns\nACT to ACT or REF \ncommand period \ntRC\n47.00\nns\nCAS Wri",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "PRE"
        },
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0921",
      "title": "I",
      "description": "I\nns\nACT to ACT or REF \ncommand period \ntRC\n47.00\nns\nCAS Write Latency, \nCWL\nCWL=CL\nCWL=CL\nCWL=CL\nns\nCWL=CL=TBD\ntCK(AVG)\nns\nCWL=CL=TBD\ntCK(AVG)\nns\nCWL=CL=TBD\ntCK(AVG)\nns\nSupported CL, CWL Settings\nnCK\n |  | Table 480 — DDR5-8400 Speed Bins and Operations |  |  |  |  |  |  | \nSpeed Bin |  | DDR5-8400A |  | DDR5-8400B |  | DDR5-8400C |  |  | \nCL-nRCD-nRP |  |  |  |  |  |  |  | Unit | NOTE\nParameter | Symbol | min | max | min | max | min | Max |  | \nInternal read com- |  |  |  |  |  |  |  |  | \n | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "REF"
        },
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-0922",
      "title": "CWL=CL=TBD | tCK(AVG) |  |  |  |  |  |  | ns | ",
      "description": "CWL=CL=TBD | tCK(AVG) |  |  |  |  |  |  | ns | \nCWL=CL=TBD | tCK(AVG) |  |  |  |  |  |  | ns | \nCWL=CL=TBD | tCK(AVG) |  |  |  |  |  |  | ns | \nSupported CL, CWL Settings |  |  |  |  |  |  |  | nCK | \n |  |  | Table Notes are in provided in Section 10.25. |  |  |  | \n |  |  | DDR5-3200A | DDR5-3200B | DDR5-3200C |  | \n | Speed Bin |  |  |  |  |  | \n |  |  | 3DS | 3DS | 3DS |  | \n | CL-nRCD-nRP |  | 26-22-22 | 30-26-26 | 32-28-28 | Unit | NOTE\n | Parameter | Symbol | min\nmax | min\nmax | min\nMax |",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "PRE"
        },
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0923",
      "title": "5 ",
      "description": "5 \n<0.681 | 0.625 \n<0.681 |  | \n20.000 |  |  |  |  |  | ns | 1,2,3\n | CWL=30 | (AVG) | (3200)\n(2933) | (3200)\n(2933) | (3200)\n(2933) |  | \n | Supported CL |  | 22,26,30,32 | 22,30,32 | 22,32 | nCK | 8\nJEDEC Standard No. 79-5\nPage 366\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n10.15 DDR5-8400 Speed Bins and Operati",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "PRE"
        },
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0924",
      "title": "(24)",
      "description": "(24)\ntAAmin (ns)\nRead CL Write \nCWL\nSupported Frequency Down Bins\n20.944\nCL=22, \nCWL=20\ntCK\n(AVG)\n0.952 \n(2100)\n<=1.010 \n(1980)\n0.952 \n(2100)\n<=1.010 \n(1980)\n0.952 \n(2100)\n<=1.010 \n(1980)\nns\n1,2,3,6,9\n16.250\nCL=26, \nCWL=24\n<0.681 \n(2933)\nRESERVED\nRESERVED\nns\n1,2,3,4\n18.750\nCL=30, \nCWL=28\n<0.681 \n(2933)\nRESERVED\nns\n1,2,3,4\n20.000\nCL=32, \nCWL=30\n<0.681 \n(2933)\nns\n1,2,3\nSupported CL\n22,26,30,32\n22,30,32\n22,32\nnCK\n8",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0925",
      "title": "CWL=24",
      "description": "CWL=24\n<0.681 \n(2933)\nRESERVED\nRESERVED\nns\n1,2,3,4\n18.750\nCL=30, \nCWL=28\n<0.681 \n(2933)\nRESERVED\nns\n1,2,3,4\n20.000\nCL=32, \nCWL=30\n<0.681 \n(2933)\nns\n1,2,3\nSupported CL\n22,26,30,32\n22,30,32\n22,32\nnCK\n8\n |  |  | Table Notes are in provided in Section 10.25. |  |  | \n |  | DDR5-3600A | DDR5-3600B | DDR5-3600C |  | \nSpeed Bin |  |  |  |  |  | \n |  | 3DS | 3DS | 3DS |  | \nCL-nRCD-nRP |  | 30-26-26 | 34-30-30 | 36-32-32 | Unit | NOTE\nParameter | Symbol | min\nmax | min\nmax | min\nMax |  | \nInternal read ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "PRE"
        },
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0926",
      "title": "0.625 |  | ",
      "description": "0.625 |  | \n19.980 |  |  | 0.555 (3600) | 0.555 (3600) | ns | 1,2,3\nCWL=34 | (AVG) | (3600)\n(3200) | (3200) | (3200) |  | \nSupported CL |  | 22,30,32,34,36 | 22,(30),32,34,36 | 22,(32),34,36 | nCK | 8\nJEDEC Standard No. 79-5\nPage 367\n10.17 3DS DDR5-3600 Speed Bins and Operations\nTable 482 — 3DS DDR5-3600 Speed Bins and Operations\nTable Notes are in provided in Section 10.25.\nSpeed Bin\nDDR5-3600A\n3DS\nUnit\nNOTE\nCL-nRCD-nRP\n30-26-26\n34-30-30\n36-32-32\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nInterna",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "PRE"
        },
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0927",
      "title": "s",
      "description": "s\n1,2,3,4\n19.980\nCL=36, \nCWL=34\ntCK\n(AVG)\n0.555 \n(3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nns\n1,2,3\nSupported CL\n22,30,32,34,36\n22,(30),32,34,36\n22,(32),34,36\nnCK\n8\n |  |  |  |  | Table Notes are in provided in Section 10.25. |  |  |  |  | \n |  |  |  |  | DDR5-4000A |  | DDR5-4000B | DDR5-4000C |  | \n |  | Speed Bin |  |  |  |  |  |  |  | \n |  |  |  |  | 3DS |  | 3DS | 3DS |  | \n |  | CL-nRCD-nRP |  |  | 32-28-28 |  | 38-32-32 | 40-36-36 | Unit | NOTE\n | Param",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "PRE"
        },
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0928",
      "title": "0 (4000) | ns | 1,2,3",
      "description": "0 (4000) | ns | 1,2,3\n |  | CWL=38 | (AVG) | (4000) |  | (3600) | (3600) | (3600) |  | \n |  | Supported CL |  |  | 22,30,32,34,36,38,40 |  | 22,(30),32,(34),36,38, 40 | 22,(32),34,(36),38,40 | nCK | 8\nJEDEC Standard No. 79-5\nPage 368\n10.18 3DS DDR5-4000 Speed Bins and Operations\nTable 483 — 3DS DDR5-4000 Speed Bins and Operations\nTable Notes are in provided in Section 10.25.\nSpeed Bin\nDDR5-4000A\n3DS\nUnit\nNOTE\nCL-nRCD-nRP\n32-28-28\n38-32-32\n40-36-36\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nInterna",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "PRE"
        },
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0929",
      "title": ")",
      "description": ")\n0.555 (3600)\n<0.625 \n(3200)\nns\n1,2,3\n(Optional)5,7\n21.090\nCL=38, \nCWL=36\ntCK\n(AVG)\n0.555 \n(3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nns\n1,2,3\n16.000\nCL=32, \nCWL=30\n<0.555 \n(3600)\nRESERVED\nRESERVED\nns\n1,2,3,4\n19.000\nCL=38, \nCWL=36\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\nRESERVED\nns\n1,2,3,4\n20.000\nCL=40, \nCWL=38\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\nns\n1,2,3\nSupported CL\n22,30,32,34,36,38,40\n22,(30),32,(34),36,38, 40\n22,(32),",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0930",
      "title": "ns",
      "description": "ns\n1,2,3,4\n20.000\nCL=40, \nCWL=38\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\nns\n1,2,3\nSupported CL\n22,30,32,34,36,38,40\n22,(30),32,(34),36,38, 40\n22,(32),34,(36),38,40\nnCK\n8\n |  |  | Table Notes are in provided in Section 10.25. |  |  | \n |  | DDR5-4400A | DDR5-4400B | DDR5-4400C |  | \nSpeed Bin |  |  |  |  |  | \n |  | 3DS | 3DS | 3DS |  | \nCL-nRCD-nRP |  | 36-32-32 | 42-36-36 | 44-40-40 | Unit | NOTE\nParameter | Symbol | min\nmax | min\nmax | min\nMax |  | \nInternal read",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "PRE"
        },
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0931",
      "title": "VG) | (4400)",
      "description": "VG) | (4400)\n(4000) | (4000) | (4000) |  | \n |  | 22,30,32,34,36,38,40, | 22,(30),32,(34),36,(38),40, | 22,(32),34,(36),38,(40), |  | \nSupported CL |  |  |  |  | nCK | 8\n |  | 42 | 42,44 | 42,44 |  | \nJEDEC Standard No. 79-5\nPage 369\n10.19 3DS DDR5-4400 Speed Bins and Operations\nTable 484 — 3DS DDR5-4400 Speed Bins and Operations\nTable Notes are in provided in Section 10.25.\nSpeed Bin\nDDR5-4400A\n3DS\nUnit\nNOTE\nCL-nRCD-nRP\n36-32-32\n42-36-36\n44-40-40\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nInterna",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "PRE"
        },
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0932",
      "title": ")",
      "description": ")\n0.555 (3600)\n<0.625 \n(3200)\nns\n1,2,3\n(Optional)5,7\n21.090\nCL=38, \nCWL=36\ntCK\n(AVG)\n0.555 \n(3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nns\n1,2,3\n16.000\nCL=32, \nCWL=30\ntCK\n(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n19.000\nCL=38, \nCWL=36\n0.500 (4000)\n<0.555 \n(3600)\nRESERVED\nns\n1,2,3,4\n20.000\nCL=40, \nCWL=38\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\nns\n1,2,3\n21.000\nCL=42, \nCWL=40\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0933",
      "title": "4 ",
      "description": "4 \n(4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\nns\n1,2,3\nSupported CL\n22,30,32,34,36,38,40, \n42\n22,(30),32,(34),36,(38),40,\n42,44\n22,(32),34,(36),38,(40), \n42,44\nnCK\n8\n |  |  |  | Table Notes are in provided in Section 10.25. |  |  |  |  |  | \n |  |  |  | DDR5-4800A |  | DDR5-4800B |  | DDR5-4800C |  | \n | Speed Bin |  |  |  |  |  |  |  |  | \n |  |  |  | 3DS |  | 3DS |  | 3DS |  | \n | CL-nRCD-nRP |  |  | 40-34-34 |  | 46-40-40 |  | 48-42-42 | Unit | NOTE\n | Param",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "PRE"
        },
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0934",
      "title": "|  |  |  | 22,30,32,34,36,38,40, |  | 22,(30),32,(34),36, | ",
      "description": "|  |  |  | 22,30,32,34,36,38,40, |  | 22,(30),32,(34),36, |  |  |  | \n | Supported CL |  |  |  |  |  |  | 22,32,36,40,44, 48 | nCK | 8\n |  |  |  | 42,44,46,48 |  | (38),40,(42),44,46,48 |  |  |  | \nJEDEC Standard No. 79-5\nPage 370\n10.20 3DS DDR5-4800 Speed Bins and Operations\nTable 485 — 3DS DDR5-4800 Speed Bins and Operations\nTable Notes are in provided in Section 10.25.\nSpeed Bin\nDDR5-4800A\n3DS\nUnit\nNOTE\nCL-nRCD-nRP\n40-34-34\n46-40-40\n48-42-42\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nInternal r",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "PRE"
        },
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0935",
      "title": "0.500 (4000)",
      "description": "0.500 (4000)\n<0.555 \n(3600)\nRESERVED\nns\n1,2,3,4\n20.000\nCL=40, \nCWL=38\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\n<0.555 \n(3600)\nns\n1,2,3\n16.344\nCL=36, \nCWL=34\ntCK\n(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n19.068\nCL=42, \nCWL=40\ntCK\n(AVG)\n0.454 \n(4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\nRESERVED\nns\n1,2,3,4\n(Optional)5,7\n19.976\nCL=44, \nCWL=42\ntCK\n(AVG)\n0.454 \n(4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\n0.454 \n(4400)\n<0.500 \n(4000)\nns\n1,2,3\n16.640\nCL=40, \nCWL=38\n<0.454 \n(4400)\nRESERVED\nRES",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0936",
      "title": "68",
      "description": "68\nCL=48, \nCWL=46\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\n<0.454 \n(4400)\nns\n1,2,3\nSupported CL\n22,30,32,34,36,38,40, \n42,44,46,48\n22,(30),32,(34),36, \n(38),40,(42),44,46,48\n22,32,36,40,44, 48\nnCK\n8\n |  |  |  |  | Table Notes are in provided in Section 10.25. |  |  |  |  | \n |  |  |  |  | DDR5-5200A |  | DDR5-5200B | DDR5-5200C |  | \n |  | Speed Bin |  |  |  |  |  |  |  | \n |  |  |  |  | 3DS |  | 3DS | 3DS |  | \n |  | CL-nRCD-nRP |  |  | 44-38-38 |  | 48-42-42 | 52-46-46 | Unit | NOTE\n | Param",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "PRE"
        },
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0937",
      "title": "| (4400) | (4400) | (4400) |  | ",
      "description": "| (4400) | (4400) | (4400) |  | \n |  | CL=44, | tCK | 0.384 |  | <0.416 |  |  |  | \n16.896 |  |  |  |  |  |  | RESERVED | RESERVED | ns | 1,2,3,4\n |  | CWL=42 | (AVG) | (5200) |  | (4800) |  |  |  | \nJEDEC Standard No. 79-5\nPage 371\n10.21 3DS DDR5-5200 Speed Bins and Operations\nTable 486 — 3DS DDR5-5200 Speed Bins and Operations\nTable Notes are in provided in Section 10.25.\nSpeed Bin\nDDR5-5200A\n3DS\nUnit\nNOTE\nCL-nRCD-nRP\n44-38-38\n48-42-42\n52-46-46\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nInternal",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "PRE"
        },
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0938",
      "title": "(3200)",
      "description": "(3200)\n0.555 (3600)\n<0.625 \n(3200)\nns\n1,2,3\n16.000\nCL=32, \nCWL=30\ntCK\n(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n19.000\nCL=38, \nCWL=36\n0.500 (4000)\n<0.555 \n(3600)\nRESERVED\nns\n1,2,3,4\n20.000\nCL=40, \nCWL=38\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\nns\n1,2,3\n16.344\nCL=36, \nCWL=34\ntCK\n(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n19.068\nCL=42, \nCWL=40\ntCK\n(AVG)\n0.454 \n(4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\nRESERVED\nns\n1,2,3,4\n19.976\nCL=44, \nCWL=42\ntCK\n(AVG)\n0.454 \n(4400)\n<",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0939",
      "title": "0,32,34,36,38,40, | 22,30,32,34,36,(38), | 22,(32),34,36,40,",
      "description": "0,32,34,36,38,40, | 22,30,32,34,36,(38), | 22,(32),34,36,40,44, |  | \n | Supported CL |  |  |  |  | nCK | 8\n |  |  | 42,44,46,48,52 | 40,42,44,46,48,52 | (48),52 |  | \nJEDEC Standard No. 79-5\nPage 372\n18.432\nCL=48, \nCWL=46\ntCK\n(AVG)\n0.384 \n(5200)\n<0.416 \n(4800)\n0.384 (5200)\n<0.416 \n(4800)\nRESERVED\nns\n1,2,3,4\n19.968\nCL=52, \nCWL=50\ntCK\n(AVG)\n0.384 \n(5200)\n<0.416 \n(4800)\n0.384 (5200)\n<0.416 \n(4800)\n0.384 (5200)\n<0.416 \n(4800)\nns\n1,2,3\nSupported CL\n22,30,32,34,36,38,40, \n42,44,46,48,52\n22,30,32,34,3",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0940",
      "title": "5200 Speed Bins and Operations (Cont’d)",
      "description": "5200 Speed Bins and Operations (Cont’d)\nTable Notes are in provided in Section 10.25.\nSpeed Bin\nDDR5-5200A\n3DS\nUnit\nNOTE\nCL-nRCD-nRP\n44-38-38\n48-42-42\n52-46-46\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\n |  |  |  |  | Table Notes are in provided in Section 10.25. |  |  |  |  | \n |  |  |  |  | DDR5-5600A |  | DDR5-5600B | DDR5-5600C |  | \n |  | Speed Bin |  |  |  |  |  |  |  | \n |  |  |  |  | 3DS |  | 3DS | 3DS |  | \n |  | CL-nRCD-nRP |  |  | 46-40-40 |  | 52-46-46 | 56-50-50 | Unit | NOTE\n | Param",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "PRE"
        },
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0941",
      "title": "|  |  |  |  |  | ",
      "description": "|  |  |  |  |  | \n |  | CL=46, | tCK | 0.416 |  | <0.454 | <0.454 |  |  | \n19.136 |  |  |  |  |  |  | 0.416 (4800) | RESERVED | ns | 1,2,3,4\n |  | CWL=44 | (AVG) | (4800) |  | (4400) | (4400) |  |  | \nJEDEC Standard No. 79-5\nPage 373\n10.22 3DS DDR5-5600 Speed Bins and Operations\nTable 487 — 3DS DDR5-5600 Speed Bins and Operations\nTable Notes are in provided in Section 10.25.\nSpeed Bin\nDDR5-5600A\n3DS\nUnit\nNOTE\nCL-nRCD-nRP\n46-40-40\n52-46-46\n56-50-50\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nInterna",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "PRE"
        },
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0942",
      "title": "5 (3600)",
      "description": "5 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nns\n1,2,3\n(Optional)5,7\n21.090\nCL=38, \nCWL=36\ntCK\n(AVG)\n0.555 \n(3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nns\n1,2,3\n16.000\nCL=32, \nCWL=30\ntCK\n(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n19.000\nCL=38, \nCWL=36\n0.500 (4000)\n<0.555 \n(3600)\nRESERVED\nns\n1,2,3,4\n20.000\nCL=40, \nCWL=38\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\nns\n1,2,3\n16.344\nCL=36, \nCWL=34\ntCK\n(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0943",
      "title": "<0.500 ",
      "description": "<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\nns\n1,2,3\n16.640\nCL=40, \nCWL=38\ntCK\n(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n19.136\nCL=46, \nCWL=44\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\nRESERVED\nns\n1,2,3,4\n |  |  |  | Table Notes are in provided in Section 10.25. |  |  |  |  |  | \n |  |  |  | DDR5-5600A |  | DDR5-5600B |  | DDR5-5600C |  | \n | Speed Bin |  |  |  |  |  |  |  |  | \n |  |  |  | 3DS |  | 3DS |  | 3DS |  | \n | CL-nRCD-nRP |  |  | 46-40-40 |  | 52-46-46 |  | 56-50-50 | Unit | NOTE\nParamete",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0944",
      "title": ",40, |  |  | 22,(30),32,34,36,(38), | 22,(32),34,(36),38,40,",
      "description": ",40, |  |  | 22,(30),32,34,36,(38), | 22,(32),34,(36),38,40,44,( |  | \n | Supported CL |  |  |  |  |  |  |  | nCK | 8\n |  |  |  | 42,44,46,48,52,56 |  |  | 40,(42),44,46,(48),52,56 | 48),(52),56 |  | \nJEDEC Standard No. 79-5\nPage 374\n19.968\nCL=48, \nCWL=46\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\nns\n1,2,3\n21.632\nCL=52, \nCWL=50\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\n1,2,3\n16.896\nCL=44, \nCWL=42\ntCK\n(AVG)\n0.384 \n(5200)\n<0.416 \n(4800)\nRESE",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0945",
      "title": "5600 Speed Bins and Operations (Cont’d)",
      "description": "5600 Speed Bins and Operations (Cont’d)\nTable Notes are in provided in Section 10.25.\nSpeed Bin\nDDR5-5600A\n3DS\nUnit\nNOTE\nCL-nRCD-nRP\n46-40-40\n52-46-46\n56-50-50\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\n |  |  |  |  | Table Notes are in provided in Section 10.25. |  |  |  |  |  | \n |  |  |  |  | DDR5-6000A |  | DDR5-6000B |  | DDR5-6000C |  | \n |  | Speed Bin |  |  |  |  |  |  |  |  | \n |  |  |  |  | 3DS |  | 3DS |  | 3DS |  | \n |  | CL-nRCD-nRP |  |  | 50-42-42 |  | 58-50-50 |  | 60-54-54 | Unit ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "PRE"
        },
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0946",
      "title": "0.416 |  | <0.454 |  | (4400) |  |  | ",
      "description": "0.416 |  | <0.454 |  | (4400) |  |  | \n19.136 |  |  |  |  |  |  |  |  | RESERVED | ns | 1,2,3,4\n |  | CWL=44 | (AVG) | (4800) |  | (4400) |  |  |  |  | \n |  |  |  |  |  |  | (Optional)5,7 |  |  |  | \nJEDEC Standard No. 79-5\nPage 375\n10.23 3DS DDR5-6000 Speed Bins and Operations\nTable 488 — 3DS DDR5-6000 Speed Bins and Operations\nTable Notes are in provided in Section 10.25.\nSpeed Bin\nDDR5-6000A\n3DS\nUnit\nNOTE\nCL-nRCD-nRP\n50-42-42\n58-50-50\n60-54-54\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nInternal",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "PRE"
        },
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0947",
      "title": "5 (3600)",
      "description": "5 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nns\n1,2,3\n(Optional)5,7\n21.090\nCL=38, \nCWL=36\ntCK\n(AVG)\n0.555 \n(3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\n0.555 (3600)\n<0.625 \n(3200)\nns\n1,2,3\n16.000\nCL=32, \nCWL=30\ntCK\n(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n19.000\nCL=38, \nCWL=36\n0.500 (4000)\n<0.555 \n(3600)\nRESERVED\nns\n1,2,3,4\n20.000\nCL=40, \nCWL=38\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\nns\n1,2,3\n16.344\nCL=36, \nCWL=34\ntCK\n(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0948",
      "title": "0.454 (4400)",
      "description": "0.454 (4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\nns\n1,2,3\n16.640\nCL=40, \nCWL=38\n<0.454 \n(4400)\nRESERVED\nRESERVED\nns\n1,2,3,4\n19.136\nCL=46, \nCWL=44\n0.416 (4800)\n<0.454 \n(4400)\nRESERVED\nns\n1,2,3,4\n |  |  |  | Table Notes are in provided in Section 10.25. |  |  |  |  |  | \n |  |  |  | DDR5-6000A |  | DDR5-6000B |  | DDR5-6000C |  | \n | Speed Bin |  |  |  |  |  |  |  |  | \n |  |  |  | 3DS |  | 3DS |  | 3DS |  | \n | CL-nRCD-nRP |  |  | 50-42-42 |  | 58-50-50 |  | 60-54-54 | Unit | NOTE\nParamete",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0949",
      "title": ",38,40, |  | ",
      "description": ",38,40, |  | \n | Supported CL |  |  | 42,44,46,48,50,52,56, |  |  | 40,(42),44,(46),(48),50, |  | nCK | 8\n |  |  |  |  |  |  |  | 44,(48),52,(56),60 |  | \n |  |  |  | 60 |  | (52),56,58,60 |  |  |  | \nJEDEC Standard No. 79-5\nPage 376\n19.968\nCL=48, \nCWL=46\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\nns\n1,2,3\n21.632\nCL=52, \nCWL=50\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\n0.416 (4800)\n<0.454 \n(4400)\n1,2,3\n16.896\nCL=44, \nCWL=42\ntCK\n(AVG)\n0.384 \n(5200)\n<0.416 \n(4800)\nRESE",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0950",
      "title": "6000 Speed Bins and Operations (Cont’d)",
      "description": "6000 Speed Bins and Operations (Cont’d)\nTable Notes are in provided in Section 10.25.\nSpeed Bin\nDDR5-6000A\n3DS\nUnit\nNOTE\nCL-nRCD-nRP\n50-42-42\n58-50-50\n60-54-54\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\n |  |  |  |  | Table Notes are in provided in Section 10.25. |  |  |  |  | \n |  |  |  |  | DDR5-6400A |  | DDR5-6400B | DDR5-6400C |  | \n |  | Speed Bin |  |  |  |  |  |  |  | \n |  |  |  |  | 3DS |  | 3DS | 3DS |  | \n |  | CL-nRCD-nRP |  |  | 52-46-46 |  | 60-52-52 | 64-56-56 | Unit | NOTE\n | Param",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "PRE"
        },
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0951",
      "title": "G) | (5200) |  | (4800) | (4800) | (5200)",
      "description": "G) | (5200) |  | (4800) | (4800) | (5200)\n(4800) |  | \n |  | CL=46, | tCK |  |  |  |  |  |  | \n16.422 |  |  |  |  | RESERVED |  | RESERVED | RESERVED | ns | 4\n |  | CWL=44 | (AVG) |  |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 377\n10.24 3DS DDR5-6400 Speed Bins and Operations\nTable 489 — 3DS DDR5-6400 Speed Bins and Operations\nTable Notes are in provided in Section 10.25.\nSpeed Bin\nDDR5-6400A\n3DS\nUnit\nNOTE\nCL-nRCD-nRP\n52-46-46\n60-52-52\n64-56-56\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\nInterna",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "PRE"
        },
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0952",
      "title": "tCK",
      "description": "tCK\n(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n19.000\nCL=38, \nCWL=36\n0.500 (4000)\n<0.555 \n(3600)\nRESERVED\nns\n1,2,3,4\n20.000\nCL=40, \nCWL=38\n<0.555 \n(3600)\n0.500 (4000)\n<0.555 \n(3600)\n<0.555 \n(3600)\nns\n1,2,3\n16.344\nCL=36, \nCWL=34\ntCK\n(AVG)\n0.454 \n(4400)\n<0.500 \n(4000)\nRESERVED\nRESERVED\nns\n1,2,3,4\n19.068\nCL=42, \nCWL=40\ntCK\n(AVG)\n0.454 \n(4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\nRESERVED\nns\n1,2,3,4\n19.976\nCL=44, \nCWL=42\ntCK\n(AVG)\n0.454 \n(4400)\n<0.500 \n(4000)\n0.454 (4400)\n<0.500 \n(4000)\n0.454 \n(440",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0953",
      "title": "ional)5,7",
      "description": "ional)5,7\n19.968\nCL=52, \nCWL=50\ntCK\n(AVG)\n0.384 \n(5200)\n<0.416 \n(4800)\n0.384 (5200)\n<0.416 \n(4800)\n0.384 \n(5200)\n<0.416 \n(4800)\nns\n1,2,3\n16.422\nCL=46, \nCWL=44\ntCK\n(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n |  | Table 489 — 3DS DDR5-6400 Speed Bins and Operations (Cont’d) |  |  |  |  | \n |  |  | Table Notes are in provided in Section 10.25. |  |  |  | \n |  |  | DDR5-6400A | DDR5-6400B | DDR5-6400C |  | \n | Speed Bin |  |  |  |  |  | \n |  |  | 3DS | 3DS | 3DS |  | \n | CL-nRCD-nRP |  | 52-46-46 | 60-52",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0954",
      "title": "), |  |  | ",
      "description": "), |  |  | \n |  |  |  |  | 22,32,36,40,44,48,52, |  | \n | Supported CL |  | 42,44,46,48,52,56,60, | 40,42,44,46,(48),(52), |  | nCK | 8\n |  |  |  |  | 56,60,64 |  | \n |  |  | 64 | 56,58,60,64 |  |  | \nJEDEC Standard No. 79-5\nPage 378\n18.564\nCL=52, \nCWL=50\n0.357 (5600)\n<0.384 \n(5200)\nRESERVED\nns\n1,2,3,4\n19.992\nCL=56, \nCWL=54\n<0.384 \n(5200)\n0.357 (5600)\n<0.384 \n(5200)\n<0.384 \n(5200)\nns\n1,2,3\n16.650\nCL=50, \nCWL=48\ntCK\n(AVG)\nRESERVED\nRESERVED\nRESERVED\nns\n4\n19.314\nCL=58, \nCWL=56\ntCK\n(AVG)\n0.333 \n(600",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0955",
      "title": "6400 Speed Bins and Operations (Cont’d)",
      "description": "6400 Speed Bins and Operations (Cont’d)\nTable Notes are in provided in Section 10.25.\nSpeed Bin\nDDR5-6400A\n3DS\nUnit\nNOTE\nCL-nRCD-nRP\n52-46-46\n60-52-52\n64-56-56\nParameter\nSymbol\nmin\nmax\nmin\nmax\nmin\nMax\n | JEDEC Standard No. 79-5\n | Page 379\n10.25 DDR5 Speed Bin Table Notes for Tables 481 through 489 | \nNOTE 1 | tCK(AVG) parameters are defined by rounding down or truncating to the nearest 1ps of accuracy.\nNOTE 2 | The CL setting and CWL setting result in tCK(avg).MIN and tCK(avg).MAX requirements.",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0956",
      "title": "OTE 18 | Any DDR5-3DS-6400 speed bin also supports functiona",
      "description": "OTE 18 | Any DDR5-3DS-6400 speed bin also supports functional operation at lower frequencies as shown in the\n | table which are not subject to Production Tests but verified by Design/Characterization.\nJEDEC Standard No. 79-5\nPage 379\n10.25 DDR5 Speed Bin Table Notes for Tables 481 through 489",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0957",
      "title": "as shown in the",
      "description": "as shown in the\n | table which are not subject to Production Tests but verified by Design/Characterization.\nJEDEC Standard No. 79-5\nPage 379\n10.25 DDR5 Speed Bin Table Notes for Tables 481 through 489\nNOTE 1\ntCK(AVG) parameters are defined by rounding down or truncating to the nearest 1ps of accuracy.\nNOTE 2\n The CL setting and CWL setting result in tCK(avg).MIN and tCK(avg).MAX requirements. When \nmaking a selection of tCK(avg), both need to be fulfilled: Requirements from CL setting as well as",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0958",
      "title": "n.",
      "description": "n.\nNOTE 18\nAny DDR5-3DS-6400 speed bin also supports functional operation at lower frequencies as shown in the \ntable which are not subject to Production Tests but verified by Design/Characterization.\nJEDEC Standard No. 79-5 | \nPage 380 | \n11 | IDD, IDDQ, IPP Specification Parameters and Test conditions\n11.1 | IDD, IPP and IDDQ Measurement Conditions\nIn this chapter, IDD, IPP and IDDQ measurement conditions such as test load and patterns are defined. | \nFigure 213 shows the setup and test load f",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0959",
      "title": "of the DDR5 SDRAM under test tied",
      "description": "of the DDR5 SDRAM under test tied\ntogether. Any IDD or IDDQ current is not included in IPP currents.\nAttention: IDDQ values cannot be directly used to calculate IO power of the DDR5 SDRAM. They can be\nBasic IDD, IPP and IDDQ Measurement Conditions are described in Table 491. | \nDetailed IDD, IPP and IDDQ Measurement-Loop Patterns are described in Tables 492 through 502. | \nIDD Measurements are done after properly initializing and training the DDR5 SDRAM. This includes but is not | \nlimited to se",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0960",
      "title": "asurement Conditions",
      "description": "asurement Conditions\nIn this chapter, IDD, IPP and IDDQ measurement conditions such as test load and patterns are defined. \nFigure 213 shows the setup and test load for IDD, IPP and IDDQ measurements.\n•\nIDD currents (such as IDD0, IDDQ0, IPP0, IDD0F, IDDQ0F, IPP0F, IDD2N, IDDQ2N, IPP2N, IDD2NT, \nIDDQ2NT, IPP2NT, IDD2P, IDDQ2P, IPP2P, IDD3N, IDDQ3N, IPP3N, IDD3P, IDDQ3P, IPP3P, IDD4R, \nIDDQ4R, IPP4R, IDD4RC, IDD4W, IDDQ4W, IPP4W, IDD4WC, IDD5F, IDDQ5F, IPP5F, IDD5B, IDDQ5B, \nIPP5B, IDD5C, IDDQ5C,",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0961",
      "title": "wer of the DDR5 SDRAM. They can be ",
      "description": "wer of the DDR5 SDRAM. They can be \nused to support correlation of simulated IO power to actual IO power as outlined in Figure 214.\nFor IDD, IPP and IDDQ measurements, the following definitions apply:\n•\n“0” and “LOW” is defined as VIN <= VILAC(max).\n•\n“1” and “HIGH” is defined as VIN >= VIHAC(min).\n•\n“MID-LEVEL” is defined as inputs are VREF = 0.75 * VDDQ.\n•\nTimings used for IDD, IPP and IDDQ Measurement-Loop Patterns are provided in Table TBD.\n•\nBasic IDD, IPP and IDDQ Measurement Conditions ar",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0962",
      "title": "CASE defined as 0 - 95°C, unless stated in Table 491.",
      "description": "CASE defined as 0 - 95°C, unless stated in Table 491.\n•\nFor all IDD, IDDQ and IPP measurement loop timing parameters, refer to the timing parameters defined in the \nspec to calculate the nCK required.\n | Table 491 — Basic IDD, IDDQ and IPP Measurement Conditions\nSymbol | Description\n | Operating One Bank Active-Precharge Current\n | External clock: On; tCK, nRC, nRAS, nRP, nRRD: see Table TBD; BL: 161; CS_n: High between ACT and\nIDD0 | PRE; CA Inputs: partially toggling according to Table 502; Da",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-0963",
      "title": "RTT: ",
      "description": "RTT: \nEnabled in Mode Registers2; Pattern Details: see Table 502\nIDDQ0\nOperating One Bank Active-Precharge IDDQ Current\nSame condition with IDD0, however measuring IDDQ current instead of IDD current\nIPP0\nOperating One Bank Active-Precharge IPP Current\nSame condition with IDD0, however measuring IPP current instead of IDD current\nALERT_n, MIR, TEN, CA_ODT\nApplication specific\nChannel IO Power\nNumber\nIDDQ\nSimulation\nIDDQ\nMeasurement",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0964",
      "title": "harge IPP Current",
      "description": "harge IPP Current\nSame condition with IDD0, however measuring IPP current instead of IDD current\nALERT_n, MIR, TEN, CA_ODT\nApplication specific\nChannel IO Power\nNumber\nIDDQ\nSimulation\nIDDQ\nMeasurement\n | Table 491 — Basic IDD, IDDQ and IPP Measurement Conditions (Cont’d)\nSymbol | Description\n | Operating Four Bank Active-Precharge IPP Current\nIDD0F | \n | Same condition with IDD0F, however measuring IPP current instead of IDD current\n | Operating Four Bank Active-Precharge IDDQ Current\nIDDQ0F | \n",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        },
        {
          "name": "RD"
        }
      ]
    },
    {
      "id": "REQ-0965",
      "title": "on like for IDD4R, however measuring IDDQ current instead of",
      "description": "on like for IDD4R, however measuring IDDQ current instead of IDD current\n | Operating Burst Read IPP Current\nIPP4R | \n | Same condition with IDD4R, however measuring IPP current instead of IDD current\nJEDEC Standard No. 79-5\nPage 382\nIDD0F\nOperating Four Bank Active-Precharge IPP Current\nSame condition with IDD0F, however measuring IPP current instead of IDD current\nIDDQ0F\nOperating Four Bank Active-Precharge IDDQ Current\nSame condition with IDD0F, however measuring IDDQ current instead of IDD c",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-0966",
      "title": "owever measuring IDDQ current instead of IDD current",
      "description": "owever measuring IDDQ current instead of IDD current\nIPP2NT\n(Optional)\nPrecharge Standby Non-Target Command IPP Current\nSame condition with IDD2NT, however measuring IPP current instead of IDD current\nPrecharge Power-Down \nDevice in Precharge Power-Down, External clock: On; tCK: see Table TBD; CS_n: stable at 1 after \nPower Down Entry command; CA Inputs: stable at 1; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all \nbanks closed; Output Buffer and RTT: Enabled in Mode Registers2;\nIDDQ2P\nPrec",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-0967",
      "title": "t ",
      "description": "t \nSame condition with IDD3P, however measuring IDDQ current instead of IDD current\nIPP3P\nActive Power-Down IPP Current \nSame condition with IDD3P, however measuring IPP current instead of IDD current\nOperating Burst Read Current\nExternal clock: On; tCK, nCCD, CL: see Table TBD; BL: 161; CS_n: High between RD; CA Inputs: \npartially toggling according to Table 506; Data IO: seamless read data burst with different data between one \nburst and the next one according to Table 506; DM_n: stable at 1; ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "RD"
        }
      ]
    },
    {
      "id": "REQ-0968",
      "title": "IDD current",
      "description": "IDD current\nIPP4R\nOperating Burst Read IPP Current \nSame condition with IDD4R, however measuring IPP current instead of IDD current\nTable 491 — Basic IDD, IDDQ and IPP Measurement Conditions (Cont’d)\n | Table 491 — Basic IDD, IDDQ and IPP Measurement Conditions (Cont’d)\nSymbol | Description\n | Operating Burst Write Current\n | External clock: On; tCK, nCCD, CL: see Table TBD; BL: 161; CS_n: High between WR; CA Inputs:\n | partially toggling according to Table 507; Data IO: seamless write data burs",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WR"
        },
        {
          "name": "REF"
        },
        {
          "name": "ACT"
        }
      ]
    },
    {
      "id": "REQ-0969",
      "title": "; Bank Activity: two times interleaved cycling through banks",
      "description": "; Bank Activity: two times interleaved cycling through banks (0, 1, ...7) with different addressing, see\n | Table 512; Output Buffer and RTT: Enabled in Mode Registers2; Pattern Details: see Table 512\nJEDEC Standard No. 79-5\nPage 383\nOperating Burst Write Current\nExternal clock: On; tCK, nCCD, CL: see Table TBD; BL: 161; CS_n: High between WR; CA Inputs: \npartially toggling according to Table 507; Data IO: seamless write data burst with different data between one \nburst and the next one accordin",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WR"
        },
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0970",
      "title": "fresh Mode)",
      "description": "fresh Mode)\ntRFC=tRFC2, Other conditions: see IDD5B\nIDDQ5F\nBurst Refresh IDDQPP Current (Fine Granularity Refresh Mode)\nSame condition with IDD5F, however measuring IDDQ current instead of IDD current\nIPP5F\nBurst Refresh IPP Current (Fine Granularity Refresh Mode)\nSame condition with IDD5F, however measuring IPP current instead of IDD current\nBurst Refresh Current (Same Bank Refresh Mode)\nExternal clock: On; tCK, nRFCsb: see Table TBD; BL: 161; CS_n: High between REF; CA Inputs: partially \ntoggl",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-0971",
      "title": "ration; Output ",
      "description": "ration; Output \nBuffer and RTT: Enabled in Mode Registers2\nIDDQ6E\nSelf Refresh IDDQ Current: Extended Temperature Range\nSame condition with IDD6E, however measuring IDDQ current instead of IDD current\nIPP6E\nSelf Refresh IPP Current: Extended Temperature Range\nSame condition with IDD6E, however measuring IPP current instead of IDD current\nOperating Bank Interleave Read Current\nExternal clock: On; tCK, nRC, nRAS, nRCD, nRRD_S, nFAW, tCCD_S CL: see Table TBD; BL: 161; \nCS_n: High between ACT and RD",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        }
      ]
    },
    {
      "id": "REQ-0972",
      "title": "d of IDD current",
      "description": "d of IDD current\nMaximum Power Saving Deep Power Down IPP Current\nIPP8\nSame condition with IDD8, however measuring IPP current instead of IDD current\nNOTE 1\nBurst Length: BL16 fixed by MR0 OP[1:0]=00.\nIDDQ8 | \n | Same condition with IDD8, however measuring IDDQ current instead of IDD current\n | Maximum Power Saving Deep Power Down IPP Current\nIPP8 | \n | Same condition with IDD8, however measuring IPP current instead of IDD current\nNOTE 1 | Burst Length: BL16 fixed by MR0 OP[1:0]=00.\nNOTE 2 | Out",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-0973",
      "title": "ns Details: same as IDD6N but MPSM ",
      "description": "ns Details: same as IDD6N but MPSM \nis enabled in mode register.\nIDDQ8\nMaximum Power Saving Deep Power Down IDDQ Current\nSame condition with IDD8, however measuring IDDQ current instead of IDD current\nIPP8\nMaximum Power Saving Deep Power Down IPP Current\nSame condition with IDD8, however measuring IPP current instead of IDD current\nNOTE 1\nBurst Length: BL16 fixed by MR0 OP[1:0]=00.\nNOTE 2\nOutput Buffer Enable \n-\nset MR5 OP[0] = 0] : Qoff = Output buffer enabled \n-\nset MR5 OP[2:1] = 00] : Pull-Up",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-0974",
      "title": "5",
      "description": "5\nMPSM Deep Power Down Mode\n-\nset MR2:OP[3]=1 if PDA Enumerate ID not equal to 15\n-\nset MR2:OP[5]=1 if PDA Enumerate ID equal to 15\nTable 491 — Basic IDD, IDDQ and IPP Measurement Conditions (Cont’d)\n |  |  |  |  |  |  |  | JEDEC Standard No. 79-5\n |  |  |  |  |  |  |  | Page 385\n | 11.1   IDD, IPP and IDDQ Measurement Conditions (Cont’d) |  |  |  |  |  |  | \n |  |  |  | Table 492 — IDD0, IDD0Q, and IPP0 |  |  |  | \n | Executes Active and PreCharge commands with tightest timing possible while ex",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        },
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-0975",
      "title": "nsidered TBD. The content may be accurate or |  |  |  |  |  ",
      "description": "nsidered TBD. The content may be accurate or |  |  |  |  |  |  |  | \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption. |  |  |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 385\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n11.1   IDD, IPP and IDDQ Measurement C",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        },
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-0976",
      "title": "nd Bank Group ",
      "description": "nd Bank Group \naddresses. All notes apply to entire table\nSequence Command\nCS\nC/A [13:0]\nRow \nAddress \n[17:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\n0\nACTIVE\nL\n0x0000\n0x00000\n0x0\n0x00\n0x0\n \nH\n0x0000\n | JEDEC Standard No. 79-5 |  |  |  |  |  | \nPage 386 |  |  |  |  |  |  | \n | 11.1   IDD, IPP and IDDQ Measurement Conditions (Cont’d) |  |  |  |  |  | \n |  |  |  | Table 497 — IDD4W, IDDQ4W, and IPP4W |  |  | \n |  | Executes WRITE commands with tightest timing possible while exercising all Bank an",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        },
        {
          "name": "REF"
        },
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-0977",
      "title": "be considered TBD. The content may be accurate or |  |  |  |",
      "description": "be considered TBD. The content may be accurate or |  |  |  |  |  |  | \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption. |  |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 386\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n11.1   IDD, IPP and IDDQ Measurement Co",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        },
        {
          "name": "REF"
        },
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-0978",
      "title": "and ",
      "description": "and \nBank Group addresses. All notes apply to entire table\nSequenc\ne\nCommand\nCS\nC/A [13:0]\nRow \nAddress \n[17:0]\nBA [1:0]\nBG [2:0]\nCID \n[2:0]\nSpecial Instructions\n0\nACTIVE\nL\n0x0000\n0x00000\n0x0\n0x00\n0x0\n |  |  |  | Table 502 — IDD0, IDDQ0, IPP0 |  |  | \n |  |  |  |  | All notes apply to entire table. |  | \n |  |  |  | Row Address | BA | BG | \nSequence | Command | CS | C/A [13:0] |  |  |  | CID [2:0]\nSpecial Instructions\n |  |  |  | [17:0] | [1:0] | [2:0] | \n | ACTIVATE | L | 0x0000 |  |  |  | \n0 |",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-0979",
      "title": "| 0x0CCC |  |  |  | ",
      "description": "| 0x0CCC |  |  |  | \n25 | DES | H | 0x1555 |  |  |  | \n26 | DES | H | 0x3333 |  |  |  | \n27 | PRE(pb) | L | 0x001B |  | 0x0 | 0x00 | 0x0\nJEDEC Standard No. 79-5\nPage 387\n11.2\nIDD0, IDDQ0, IPP0 Pattern\nExecutes Active and PreCharge commands with tightest timing possible while exercising all Bank, Bank \nGroup and CID addresses.\nTable 502 — IDD0, IDDQ0, IPP0\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nRow Address \n[17:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\n0\nACTIVATE\nL\n0x00",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-0980",
      "title": "-17 to satisfy ",
      "description": "-17 to satisfy \ntRP(min), truncate if required\n18\nACTIVATE\nL\n0x003C\n0x00FFF\n0x0\n0x00\n0x0\n \nH\n0x00FF\nRepeat sequence 19-26 to satisfy \ntRAS(min), truncate if required\n27\nPRE(pb)\nL\n0x001B\n \n0x0\n0x00\n0x0\n |  |  |  | Table 502 — IDD0, IDDQ0, IPP0 (Cont’d) |  |  |  | \n |  |  |  |  | All notes apply to entire table. |  |  | \n |  |  |  | Row Address | BA | BG |  | \nSequence | Command | CS | C/A [13:0] |  |  |  | CID [2:0] | Special Instructions\n |  |  |  | [17:0] | [1:0] | [2:0] |  | \n28 | DES | H | 0x",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-0981",
      "title": "|  |  | ",
      "description": "|  |  | \n52 | DES | H | 0x1555 |  |  |  |  | \n53 | DES | H | 0x3333 |  |  |  |  | \n | ACTIVATE | L | 0x013C |  |  |  |  | \n54 |  |  |  | 0x03FFF | 0x0 | 0x01 | 0x0 | na\n |  | H | 0x03FF |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 388\nRepeat sequence 28-35 to satisfy \ntRP(min), truncate if required\n36\nACTIVATE\nL\n0x0100\n0x00000\n0x0\n0x01\n0x0\n \nH\n0x0000\nRepeat sequence 37 - 44 to satisfy \ntRAS(min), truncate if required\n45\nPRE(pb)\nL\n0x011B\n \n0x0\n0x01\n0x0\nRepeat sequence 46 - 53 to satisfy \ntRP(min),",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-0982",
      "title": "13C",
      "description": "13C\n0x03FFF\n0x0\n0x01\n0x0\nna\nH\n0x03FF\nTable 502 — IDD0, IDDQ0, IPP0 (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nRow Address \n[17:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\n |  |  |  | Table 502 — IDD0, IDDQ0, IPP0 (Cont’d) |  |  | \n |  |  |  |  | All notes apply to entire table. |  | \n |  |  |  | Row Address | BA | BG | \nSequence | Command | CS | C/A [13:0] |  |  |  | CID [2:0]\nSpecial Instructions\n |  |  |  | [17:0] | [1:0] | [2:0] | \n55 | DES | H | 0x2AAA |  |  |  ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-0983",
      "title": "3333 |  |  |  | ",
      "description": "3333 |  |  |  | \n81 | PRE(pb) | L | 0x021B |  | 0x0 | 0x02 | 0x0\nJEDEC Standard No. 79-5\nPage 389\nRepeat sequence 55 - 62 to satisfy \ntRAS(min), truncate if required\n63\nPRE(pb)\nL\n0x011B\n \n0x0\n0x01\n0x0\nRepeat sequence 64 - 71 to satisfy \ntRP(min), truncate if required\n72\nACTIVATE\nL\n0x0200\n0x00000\n0x0\n0x02\n0x0\n \nH\n0x0000\nRepeat sequence 73 - 80 to satisfy \ntRAS(min), truncate if required\n81\nPRE(pb)\nL\n0x021B\n \n0x0\n0x02\n0x0\nTable 502 — IDD0, IDDQ0, IPP0 (Cont’d)\nAll notes apply to entire table.\nSequ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-0984",
      "title": "d",
      "description": "d\n81\nPRE(pb)\nL\n0x021B\n \n0x0\n0x02\n0x0\nTable 502 — IDD0, IDDQ0, IPP0 (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nRow Address \n[17:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\n |  |  |  | Table 502 — IDD0, IDDQ0, IPP0 (Cont’d) |  |  | \n |  |  |  |  | All notes apply to entire table. |  | \n |  |  |  | Row Address | BA | BG | \nSequence | Command | CS | C/A [13:0] |  |  |  | CID [2:0]\nSpecial Instructions\n |  |  |  | [17:0] | [1:0] | [2:0] | \n82 | DES | H | 0x2AAA |  |  |  ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-0985",
      "title": "VATE | L | 0x0300 |  |  |  | ",
      "description": "VATE | L | 0x0300 |  |  |  | \n108 |  |  |  | 0x00000 | 0x0 | 0x03 | 0x0\n |  | H | 0x0000 |  |  |  | \nJEDEC Standard No. 79-5\nPage 390\nRepeat sequence 82 - 89 to satisfy \ntRP(min), truncate if required\n90\nACTIVATE\nL\n0x023C\n0x00FFF\n0x0\n0x02\n0x0\n \nH\n0x00FF\nRepeat sequence 91 - 98 to satisfy \ntRAS(min), truncate if required\n99\nPRE(pb)\nL\n0x021B\n \n0x0\n0x02\n0x0\nRepeat sequence 100 - 107 to\nsatisfy tRP(min), truncate if required\n108\nACTIVATE\nL\n0x0300\n0x00000\n0x0\n0x03\n0x0\n \nH\n0x0000\nTable 502 — IDD0, IDD",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-0986",
      "title": "0300",
      "description": "0300\n0x00000\n0x0\n0x03\n0x0\n \nH\n0x0000\nTable 502 — IDD0, IDDQ0, IPP0 (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nRow Address \n[17:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\n |  |  |  | Table 502 — IDD0, IDDQ0, IPP0 (Cont’d) |  |  | \n |  |  |  |  | All notes apply to entire table. |  | \n |  |  |  | Row Address | BA | BG | \nSequence | Command | CS | C/A [13:0] |  |  |  | CID [2:0]\nSpecial Instructions\n |  |  |  | [17:0] | [1:0] | [2:0] | \n109 | DES | H | 0x2AAA |  |  | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-0987",
      "title": "|  |  |  | ",
      "description": "|  |  |  | \n135 | PRE(pb) | L | 0x031B |  | 0x0 | 0x03 | 0x0\nJEDEC Standard No. 79-5\nPage 391\nRepeat sequence 109 - 116 to \nsatisfy tRAS(min), truncate if \nrequired\n117\nPRE(pb)\nL\n0x031B\n \n0x0\n0x03\n0x0\nRepeat sequence 118 - 125 to \nsatisfy tRP(min), truncate if required\n126\nACTIVATE\nL\n0x033C\n0x03FFF\n0x0\n0x03\n0x0\n \nH\n0x03FF\nRepeat sequence 127 - 134 to\nsatisfy tRAS(min), truncate if \nrequired\n135\nPRE(pb)\nL\n0x031B\n \n0x0\n0x03\n0x0\nTable 502 — IDD0, IDDQ0, IPP0 (Cont’d)\nAll notes apply to entire table",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-0988",
      "title": "135",
      "description": "135\nPRE(pb)\nL\n0x031B\n \n0x0\n0x03\n0x0\nTable 502 — IDD0, IDDQ0, IPP0 (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nRow Address \n[17:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\n |  |  |  | Table 502 — IDD0, IDDQ0, IPP0 (Cont’d) |  |  | \n |  |  |  |  | All notes apply to entire table. |  | \n |  |  |  | Row Address | BA | BG | \nSequence | Command | CS | C/A [13:0] |  |  |  | CID [2:0]\nSpecial Instructions\n |  |  |  | [17:0] | [1:0] | [2:0] | \n136 | DES | H | 0x2AAA |  |  |  ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-0989",
      "title": "ATE | L | 0x043C |  |  |  | ",
      "description": "ATE | L | 0x043C |  |  |  | \n162 |  |  |  | 0x00FFF | 0x0 | 0x04 | 0x0\n |  | H | 0x00FF |  |  |  | \nJEDEC Standard No. 79-5\nPage 392\nRepeat sequence 136 - 143 to\nsatisfy tRP(min), truncate if required\n144\nACTIVATE\nL\n0x0400\n0x00000\n0x0\n0x04\n0x0\n \nH\n0x0000\nRepeat sequence 145 - 152 to\nsatisfy tRAS(min), truncate if \nrequired\n153\nPRE(pb)\nL\n0x041B\n \n0x0\n0x04\n0x0\nRepeat sequence 154 - 161 to\nsatisfy tRP(min), truncate if required\n162\nACTIVATE\nL\n0x043C\n0x00FFF\n0x0\n0x04\n0x0\n \nH\n0x00FF\nTable 502 — IDD0,",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-0990",
      "title": "043C",
      "description": "043C\n0x00FFF\n0x0\n0x04\n0x0\n \nH\n0x00FF\nTable 502 — IDD0, IDDQ0, IPP0 (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nRow Address \n[17:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\n |  |  |  | Table 502 — IDD0, IDDQ0, IPP0 (Cont’d) |  |  | \n |  |  |  |  | All notes apply to entire table. |  | \n |  |  |  | Row Address | BA | BG | \nSequence | Command | CS | C/A [13:0] |  |  |  | CID [2:0]\nSpecial Instructions\n |  |  |  | [17:0] | [1:0] | [2:0] | \n163 | DES | H | 0x2AAA |  |  | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-0991",
      "title": "|  |  |  | ",
      "description": "|  |  |  | \n189 | PRE(pb) | L | 0x051B |  | 0x0 | 0x05 | 0x0\nJEDEC Standard No. 79-5\nPage 393\nRepeat sequence 163 - 170 to\nsatisfy tRAS(min), truncate if \nrequired\n171\nPRE(pb)\nL\n0x041B\n \n0x0\n0x04\n0x0\nRepeat sequence 172 - 179 to\nsatisfy tRP(min), truncate if required\n180\nACTIVATE\nL\n0x0500\n0x00000\n0x0\n0x05\n0x0\n \nH\n0x0000\nRepeat sequence 181 - 188 to\nsatisfy tRAS(min), truncate if \nrequired\n189\nPRE(pb)\nL\n0x051B\n \n0x0\n0x05\n0x0\nTable 502 — IDD0, IDDQ0, IPP0 (Cont’d)\nAll notes apply to entire table.\n",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-0992",
      "title": "189",
      "description": "189\nPRE(pb)\nL\n0x051B\n \n0x0\n0x05\n0x0\nTable 502 — IDD0, IDDQ0, IPP0 (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nRow Address \n[17:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\n |  |  |  | Table 502 — IDD0, IDDQ0, IPP0 (Cont’d) |  |  | \n |  |  |  |  | All notes apply to entire table. |  | \n |  |  |  | Row Address | BA | BG | \nSequence | Command | CS | C/A [13:0] |  |  |  | CID [2:0]\nSpecial Instructions\n |  |  |  | [17:0] | [1:0] | [2:0] | \n190 | DES | H | 0x2AAA |  |  |  ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-0993",
      "title": "ATE | L | 0x0600 |  |  |  | ",
      "description": "ATE | L | 0x0600 |  |  |  | \n216 |  |  |  | 0x00000 | 0x0 | 0x06 | 0x0\n |  | H | 0x0000 |  |  |  | \nJEDEC Standard No. 79-5\nPage 394\nRepeat sequence 190 - 197 to\nsatisfy tRP(min), truncate if required\n198\nACTIVATE\nL\n0x053C\n0x03FFF\n0x0\n0x05\n0x0\n \nH\n0x03FF\nRepeat sequence 199 - 206 to\nsatisfy tRAS(min), truncate if \nrequired\n207\nPRE(pb)\nL\n0x051B\n \n0x0\n0x05\n0x0\nRepeat sequence 208 - 215 to\nsatisfy tRP(min), truncate if required\n216\nACTIVATE\nL\n0x0600\n0x00000\n0x0\n0x06\n0x0\n \nH\n0x0000\nTable 502 — IDD0,",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-0994",
      "title": "0600",
      "description": "0600\n0x00000\n0x0\n0x06\n0x0\n \nH\n0x0000\nTable 502 — IDD0, IDDQ0, IPP0 (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nRow Address \n[17:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\n |  |  |  | Table 502 — IDD0, IDDQ0, IPP0 (Cont’d) |  |  | \n |  |  |  |  | All notes apply to entire table. |  | \n |  |  |  | Row Address | BA | BG | \nSequence | Command | CS | C/A [13:0] |  |  |  | CID [2:0]\nSpecial Instructions\n |  |  |  | [17:0] | [1:0] | [2:0] | \n217 | DES | H | 0x2AAA |  |  | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-0995",
      "title": "|  |  |  | ",
      "description": "|  |  |  | \n243 | PRE(pb) | L | 0x061B |  | 0x0 | 0x06 | 0x0\nJEDEC Standard No. 79-5\nPage 395\nRepeat sequence 217 - 224 to\nsatisfy tRAS(min), truncate if \nrequired\n225\nPRE(pb)\nL\n0x061B\n \n0x0\n0x06\n0x0\nRepeat sequence 226 - 233 to\nsatisfy tRP(min), truncate if required\n234\nACTIVATE\nL\n0x063C\n0x00FFF\n0x0\n0x06\n0x0\n \nH\n0x00FF\nRepeat sequence 235 - 242 to\nsatisfy tRAS(min), truncate if \nrequired\n243\nPRE(pb)\nL\n0x061B\n \n0x0\n0x06\n0x0\nTable 502 — IDD0, IDDQ0, IPP0 (Cont’d)\nAll notes apply to entire table.\n",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-0996",
      "title": "243",
      "description": "243\nPRE(pb)\nL\n0x061B\n \n0x0\n0x06\n0x0\nTable 502 — IDD0, IDDQ0, IPP0 (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nRow Address \n[17:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\n |  |  |  | Table 502 — IDD0, IDDQ0, IPP0 (Cont’d) |  |  |  | \n |  |  |  |  | All notes apply to entire table. |  |  | \n |  |  |  | Row Address | BA | BG |  | \nSequence | Command | CS | C/A [13:0] |  |  |  | CID [2:0] | Special Instructions\n |  |  |  | [17:0] | [1:0] | [2:0] |  | \n244 | DES | H | 0x",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-0997",
      "title": "|  | ",
      "description": "|  | \n268 | DES | H | 0x1555 |  |  |  |  | \n269 | DES | H | 0x3333 |  |  |  |  | \n | ACTIVATE | L | 0x073C |  |  |  |  | \n270 |  |  |  | 0x03FFF | 0x0 | 0x07 | 0x0 | na\n |  | H | 0x03FF |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 396\nRepeat sequence 244 - 251 to\nsatisfy tRP(min), truncate if required\n252\nACTIVATE\nL\n0x0700\n0x00000\n0x0\n0x07\n0x0\n \nH\n0x0000\nRepeat sequence 253 - 260 to\nsatisfy tRAS(min), truncate if \nrequired\n261\nPRE(pb)\nL\n0x071B\n \n0x0\n0x07\n0x0\nRepeat sequence 262 - 269 to\nsatisfy t",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-0998",
      "title": "73C",
      "description": "73C\n0x03FFF\n0x0\n0x07\n0x0\nna\nH\n0x03FF\nTable 502 — IDD0, IDDQ0, IPP0 (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nRow Address \n[17:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\n |  |  |  | Table 502 — IDD0, IDDQ0, IPP0 (Cont’d) |  |  | \n |  |  |  |  | All notes apply to entire table. |  | \n |  |  |  | Row Address | BA | BG | \nSequence | Command | CS | C/A [13:0] |  |  |  | CID [2:0]\nSpecial Instructions\n |  |  |  | [17:0] | [1:0] | [2:0] | \n271 | DES | H | 0x2AAA |  |  | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-0999",
      "title": "t sequence 0-288 using",
      "description": "t sequence 0-288 using\n577 - 865 |  |  |  |  | 0x2 |  | \n |  |  |  |  |  |  | BA = 0x2\n |  |  |  |  |  |  | Repeat sequence 0-288 using\n866 - 1154 |  |  |  |  | 0x3 |  | \n |  |  |  |  |  |  | BA = 0x3\nRepeat sequence 0-288 using\n577 - 865\n0x2\nBA = 0x2\nRepeat sequence 0-288 using\n866 - 1154\n0x3\nBA = 0x3\nNOTE 1\nUtilize DESELECTs between commands while toggling all C/A bits as defined.\nNOTE 2\nTime between Activates reflect tRAS (min).\nNOTE 3\nTime between PreCharge reflect tRP (min).\nNOTE 4\nx8 or x1",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-1000",
      "title": "ile toggling all C/A bits as defined.",
      "description": "ile toggling all C/A bits as defined.\nNOTE 2\nTime between Activates reflect tRAS (min).\nNOTE 3\nTime between PreCharge reflect tRP (min).\nNOTE 4\nx8 or x16 may have different Bank or Bank Group Address.\nNOTE 5\nFor sequence 289 - 1,154 due to changing the Bank Address the C/A value for Activate and PreCharge commands will be different than \nlisted here\nNOTE 6\nFor 3DS, all banks of all “non-target” logical ranks are Idd2N condition\nNOTE 7\nRepeat pattern for each logical rank, but changing CID[2:0] f",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-1001",
      "title": "0 to the correct active logical rank",
      "description": "0 to the correct active logical rank\nTable 502 — IDD0, IDDQ0, IPP0 (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nRow Address \n[17:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\n |  |  |  | Table 503 — IDD0F, IDDQ0F, IPP0F |  |  | \n |  |  |  |  | All notes apply to entire table. |  | \n |  |  |  | Row Address | BA | BG | \nSequence | Command | CS | C/A [13:0] |  |  |  | CID [2:0]\nSpecial Instructions\n |  |  |  | [17:0] | [1:0] | [2:0] | \n |  | L | 0x0000 |  |  |  | \n0 | ACTI",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-1002",
      "title": "epeat sequence 21-24 to satisfy",
      "description": "epeat sequence 21-24 to satisfy\n |  |  |  |  |  |  | tRAS(min), truncate if required\n23 | DES | H | 0x1555 |  |  |  | \n24 | DES | H | 0x3333 |  |  |  | \n25 | PRE(pb) | L | 0x011B |  | 0x0 | 0x01 | 0x0\nJEDEC Standard No. 79-5\nPage 398\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n11.3\nIDD0F, IDDQ0F, IPP0F Pattern\nExec",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-1003",
      "title": "19 to satisfy",
      "description": "19 to satisfy\ntRC(min)/4, truncate if required\n20\nACTIVATE\nL\n0x033C\n0x03FFF\n0x0\n0x03\n0x0\n \nH\n0x03FF\nRepeat sequence 21-24 to satisfy \ntRAS(min), truncate if required\n25\nPRE(pb)\nL\n0x011B\n \n0x0\n0x01\n0x0\n |  |  |  | Table 503 — IDD0F, IDDQ0F, IPP0F (Cont’d) |  |  | \n |  |  |  |  | All notes apply to entire table. |  | \n |  |  |  | Row Address | BA | BG | \nSequence | Command | CS | C/A [13:0] |  |  |  | CID [2:0]\nSpecial Instructions\n |  |  |  | [17:0] | [1:0] | [2:0] | \n25 | DES | H | 0x2AAA |  |  ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-1004",
      "title": "epeat sequence 50-53 to satisfy",
      "description": "epeat sequence 50-53 to satisfy\n |  |  |  |  |  |  | tRAS(min), truncate if required\n52 | DES | H | 0x1555 |  |  |  | \n53 | DES | H | 0x3333 |  |  |  | \n54 | PRE(pb) | L | 0x041B |  | 0x0 | 0x04 | 0x0\nJEDEC Standard No. 79-5\nPage 399\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\nRepeat sequence 25-28 to satisfy\ntRC(m",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-1005",
      "title": "4",
      "description": "4\nPRE(pb)\nL\n0x041B\n \n0x0\n0x04\n0x0\nTable 503 — IDD0F, IDDQ0F, IPP0F (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nRow Address \n[17:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\n |  |  |  | Table 503 — IDD0F, IDDQ0F, IPP0F (Cont’d) |  |  | \n |  |  |  |  | All notes apply to entire table. |  | \n |  |  |  | Row Address | BA | BG | \nSequence | Command | CS | C/A [13:0] |  |  |  | CID [2:0]\nSpecial Instructions\n |  |  |  | [17:0] | [1:0] | [2:0] | \n55 | DES | H | 0x2AAA |  |  ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-1006",
      "title": "epeat sequence 78-81 to satisfy",
      "description": "epeat sequence 78-81 to satisfy\n |  |  |  |  |  |  | tRAS(min), truncate if required\n80 | DES | H | 0x1555 |  |  |  | \n81 | DES | H | 0x3333 |  |  |  | \n82 | PRE(pb) | L | 0x071B |  | 0x0 | 0x07 | 0x0\nJEDEC Standard No. 79-5\nPage 400\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\nRepeat sequence 55-58 to satisfy\ntRC(m",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-1007",
      "title": "2",
      "description": "2\nPRE(pb)\nL\n0x071B\n \n0x0\n0x07\n0x0\nTable 503 — IDD0F, IDDQ0F, IPP0F (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nRow Address \n[17:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\n |  |  |  | Table 503 — IDD0F, IDDQ0F, IPP0F (Cont’d) |  |  | \n |  |  |  |  | All notes apply to entire table. |  | \n |  |  |  | Row Address | BA | BG | \nSequence | Command | CS | C/A [13:0] |  |  |  | CID [2:0]\nSpecial Instructions\n |  |  |  | [17:0] | [1:0] | [2:0] | \n83 | DES | H | 0x2AAA |  |  ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-1008",
      "title": "sequence 108-111 to satisfy",
      "description": "sequence 108-111 to satisfy\n |  |  |  |  |  |  | tRAS(min), truncate if required\n110 | DES | H | 0x1555 |  |  |  | \n111 | DES | H | 0x3333 |  |  |  | \n112 | PRE(pb) | L | 0x025B |  | 0x1 | 0x02 | 0x0\nJEDEC Standard No. 79-5\nPage 401\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\nRepeat sequence 83-86 to satisfy\ntRC(mi",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-1009",
      "title": "2",
      "description": "2\nPRE(pb)\nL\n0x025B\n \n0x1\n0x02\n0x0\nTable 503 — IDD0F, IDDQ0F, IPP0F (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nRow Address \n[17:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\n |  |  |  | Table 503 — IDD0F, IDDQ0F, IPP0F (Cont’d) |  |  | \n |  |  |  |  | All notes apply to entire table. |  | \n |  |  |  | Row Address | BA | BG | \nSequence | Command | CS | C/A [13:0] |  |  |  | CID [2:0]\nSpecial Instructions\n |  |  |  | [17:0] | [1:0] | [2:0] | \n113 | DES | H | 0x2AAA |  | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-1010",
      "title": "t sequence 137-140 to",
      "description": "t sequence 137-140 to\n |  |  |  |  |  |  | satisfy tRAS(min), truncate if\n139 | DES | H | 0x1555 |  |  |  | required\n140 | DES | H | 0x3333 |  |  |  | \n141 | PRE(pb) | L | 0x055B |  | 0x1 | 0x05 | 0x0\nJEDEC Standard No. 79-5\nPage 402\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\nRepeat sequence 113-115 to satisfy\ntRC",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-1011",
      "title": "1",
      "description": "1\nPRE(pb)\nL\n0x055B\n \n0x1\n0x05\n0x0\nTable 503 — IDD0F, IDDQ0F, IPP0F (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nRow Address \n[17:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\n |  |  |  | Table 503 — IDD0F, IDDQ0F, IPP0F (Cont’d) |  |  | \n |  |  |  |  | All notes apply to entire table. |  | \n |  |  |  | Row Address | BA | BG | \nSequence | Command | CS | C/A [13:0] |  |  |  | CID [2:0]\nSpecial Instructions\n |  |  |  | [17:0] | [1:0] | [2:0] | \n142 | DES | H | 0x2AAA |  | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-1012",
      "title": "t sequence 167-170 to",
      "description": "t sequence 167-170 to\n |  |  |  |  |  |  | satisfy tRAS(min), truncate if\n169 | DES | H | 0x1555 |  |  |  | required\n170 | DES | H | 0x3333 |  |  |  | \n171 | PRE(pb) | L | 0x009B |  | 0x2 | 0x00 | 0x0\nJEDEC Standard No. 79-5\nPage 403\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\nRepeat sequence 142-145 to\nsatisfy tRC",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-1013",
      "title": "1",
      "description": "1\nPRE(pb)\nL\n0x009B\n \n0x2\n0x00\n0x0\nTable 503 — IDD0F, IDDQ0F, IPP0F (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nRow Address \n[17:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\n |  |  |  | Table 503 — IDD0F, IDDQ0F, IPP0F (Cont’d) |  |  | \n |  |  |  |  | All notes apply to entire table. |  | \n |  |  |  | Row Address | BA | BG | \nSequence | Command | CS | C/A [13:0] |  |  |  | CID [2:0]\nSpecial Instructions\n |  |  |  | [17:0] | [1:0] | [2:0] | \n172 | DES | H | 0x2AAA |  | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-1014",
      "title": "t sequence 197-200 to",
      "description": "t sequence 197-200 to\n |  |  |  |  |  |  | satisfy tRAS(min), truncate if\n199 | DES | H | 0x1555 |  |  |  | required\n200 | DES | H | 0x3333 |  |  |  | \n201 | PRE(pb) | L | 0x039B |  | 0x2 | 0x03 | 0x0\nJEDEC Standard No. 79-5\nPage 404\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\nRepeat sequence 172-175 to\nsatisfy tRC",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-1015",
      "title": "1",
      "description": "1\nPRE(pb)\nL\n0x039B\n \n0x2\n0x03\n0x0\nTable 503 — IDD0F, IDDQ0F, IPP0F (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nRow Address \n[17:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\n |  |  |  | Table 503 — IDD0F, IDDQ0F, IPP0F (Cont’d) |  |  | \n |  |  |  |  | All notes apply to entire table. |  | \n |  |  |  | Row Address | BA | BG | \nSequence | Command | CS | C/A [13:0] |  |  |  | CID [2:0]\nSpecial Instructions\n |  |  |  | [17:0] | [1:0] | [2:0] | \n202 | DES | H | 0x2AAA |  | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-1016",
      "title": "|  |  |  |  |  |  | satisfy tRAS(min), truncate if",
      "description": "|  |  |  |  |  |  | satisfy tRAS(min), truncate if\n |  |  |  |  |  |  | required\n229 | DES | H | 0x1555 |  |  |  | \n230 | DES | H | 0x3333 |  |  |  | \n231 | PRE(pb) | L | 0x069B |  | 0x2 | 0x06 | 0x0\nJEDEC Standard No. 79-5\nPage 405\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\nRepeat sequence 202-205 to\nsatisfy tRC(",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-1017",
      "title": "1",
      "description": "1\nPRE(pb)\nL\n0x069B\n \n0x2\n0x06\n0x0\nTable 503 — IDD0F, IDDQ0F, IPP0F (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nRow Address \n[17:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\n |  |  |  | Table 503 — IDD0F, IDDQ0F, IPP0F (Cont’d) |  |  |  | \n |  |  |  |  | All notes apply to entire table. |  |  | \n |  |  |  | Row Address | BA | BG |  | \nSequence | Command | CS | C/A [13:0] |  |  |  | CID [2:0] | Special Instructions\n |  |  |  | [17:0] | [1:0] | [2:0] |  | \n232 | DES | H ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-1018",
      "title": "07-310 to",
      "description": "07-310 to\n |  |  |  |  |  |  |  | satisfy tRAS(min), truncate if\n309 | DES | H | 0x1555 |  |  |  |  | required\n310 | DES | H | 0x3333 |  |  |  |  | \n311 | PRE(pb) | L | 0x01DB |  | 0x3 | 0x01 | 0x0 | \nJEDEC Standard No. 79-5\nPage 406\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\nRepeat sequence 232-235 to\nsatisfy tRC",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-1019",
      "title": "1",
      "description": "1\nPRE(pb)\nL\n0x01DB\n \n0x3\n0x01\n0x0\nTable 503 — IDD0F, IDDQ0F, IPP0F (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nRow Address \n[17:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\n |  |  |  | Table 503 — IDD0F, IDDQ0F, IPP0F (Cont’d) |  |  | \n |  |  |  |  | All notes apply to entire table. |  | \n |  |  |  | Row Address | BA | BG | \nSequence | Command | CS | C/A [13:0] |  |  |  | CID [2:0]\nSpecial Instructions\n |  |  |  | [17:0] | [1:0] | [2:0] | \n312 | DES | H | 0x2AAA |  | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-1020",
      "title": "t sequence 337-340 to",
      "description": "t sequence 337-340 to\n |  |  |  |  |  |  | satisfy tRAS(min), truncate if\n339 | DES | H | 0x1555 |  |  |  | required\n340 | DES | H | 0x3333 |  |  |  | \n341 | PRE(pb) | L | 0x04DB |  | 0x3 | 0x04 | 0x0\nJEDEC Standard No. 79-5\nPage 407\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\nRepeat sequence 312-315 to\nsatisfy tRC",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-1021",
      "title": "1",
      "description": "1\nPRE(pb)\nL\n0x04DB\n \n0x3\n0x04\n0x0\nTable 503 — IDD0F, IDDQ0F, IPP0F (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nRow Address \n[17:0]\nBG \n[2:0]\nCID [2:0]\nSpecial Instructions\n |  |  |  | Table 503 — IDD0F, IDDQ0F, IPP0F (Cont’d) |  |  | \n |  |  |  |  | All notes apply to entire table. |  | \n |  |  |  | Row Address | BA | BG | \nSequence | Command | CS | C/A [13:0] |  |  |  | CID [2:0]\nSpecial Instructions\n |  |  |  | [17:0] | [1:0] | [2:0] | \n342 | DES | H | 0x2AAA |  | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-1022",
      "title": "t sequence 377-371 to",
      "description": "t sequence 377-371 to\n |  |  |  |  |  |  | satisfy tRAS(min), truncate if\n370 | DES | H | 0x1555 |  |  |  | required\n371 | DES | H | 0x3333 |  |  |  | \n372 | PRE(pb) | L | 0x07DB |  | 0x3 | 0x07 | 0x0\nJEDEC Standard No. 79-5\nPage 408\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\nRepeat sequence342-345 to\nsatisfy tRC(",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-1023",
      "title": "| DES | H | 0x0CCC |  |  |  |  | Repeat sequence 373-375 to",
      "description": "| DES | H | 0x0CCC |  |  |  |  | Repeat sequence 373-375 to\n |  |  |  |  |  |  |  | satisfy tRC(min)/4, truncate if\n374 | DES | H | 0x1555 |  |  |  |  | required\n375 | DES | H | 0x3333 |  |  |  |  | \n374 | DES\nH\n0x1555\n375 | DES\nH\n0x3333\nNOTE 1 | Utilize DESELECTs between commands while toggling all C/A bits as defined.\nNOTE 2 | x8 or x16 may have different Bank or Bank Group Address.\nNOTE 3 | Repeat sequence 10 through 375\nNOTE 4 | For 3DS, all banks of all “non-target” logical ranks are Idd2N ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-1024",
      "title": "x0 to the correct active logical rank",
      "description": "x0 to the correct active logical rank\nTable 504 — IDD2N, IDD2P, IDDQ2N, IDDQ2P, IPP2N, IPP2P, IDD3N, IDD3P,\nIDDQ3N, IDDQ3P, IPP3N, IPP3P\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nNOTE 1\nData is pulled to VDDQ\nNOTE 2\nDQS_t and DQS_c are pulled to VDDQ\nNOTE 3\nCommand / Address ODT is disabled\nNOTE 4\nRepeat sequence 0 through 3...\nNOTE 5\nAll banks of all logical ranks mimic the same test \ncondition.\nTable 503 — IDD0F, IDDQ0F, IPP0F (Cont’d)\nAll notes apply to entire table.\nSeq",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-1025",
      "title": "T Pattern",
      "description": "T Pattern\nExecutes Non-Target WRITE commands simulating Rank to Rank timing while exercising all C/A bits.\nTable 505 — IDD2NT, IDDQ2NT, IPP2NT, IDD3NT, IDDQ3NT, IPP3NT\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nSpecial Instructions\n0\nWRITE NT\nL\n0x002D\nAll valid C/A inputs to VSS\nL\n0x0000\nRepeat sequence 1 - 6 for 16 cycles to satisfy two ranks of tCCD(min)\n7\nWRITE NT\nL\n0x3FED\nAll valid C/A inputs to VDDQ\nRepeat sequence 8 - 12 for 16 cycles to satisfy two ranks of tCCD(min)\n",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-1026",
      "title": "ands as specified.",
      "description": "ands as specified.\nNOTE 2\nTime between Non-Target WRITEs reflect tCCD_S (min) for two ranks\nNOTE 3\nBurst Chop = High\nNOTE 4\nDQ signals are VDDQ\nNOTE 5\nDQS_t, DQS_c are VSSQ\nNOTE 6\nRepeat 0 through 12.\n |  |  |  | Table 506 — IDD4R, IDDQ4R, IPP4R |  |  |  |  | \n |  |  |  |  | All notes apply to entire table. |  |  |  | \n |  |  |  | Column |  |  |  |  | \n |  |  |  |  | BA | BG | CID | Data Burst | \nSequence | Command | CS | C/A [13:0] | Address |  |  |  |  | Special Instructions\n |  |  |  |  | [1:",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-1027",
      "title": "|  |  |  | satisfy tCCD_S(min)",
      "description": "|  |  |  | satisfy tCCD_S(min)\n20 | DES | H | 0x0000 |  |  |  |  |  | \n |  | L | 0x07FD |  |  |  |  |  | \n21 | READ |  |  | 0x3F0 | 0x07 | 0x3 | 0x0 | Pattern B | na\n |  | H | 0x1FFC |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 411\n11.6\nIDD4R, IDDQ4R, IPP4R Pattern\nExecutes READ commands with tightest timing possible while exercising all Bank, Bank Group and CID \naddresses.\nTable 506 — IDD4R, IDDQ4R, IPP4R\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nColumn\nAddress\n[10:0]\nDa",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-1028",
      "title": "0000",
      "description": "0000\n18\nREAD\nL\n0x06BD\n0x000\n0x06\n0x2\n0x0\nPattern A\nna\nH\n0x1E00\n19\nDES\nH\n0x3FFF\n \nRepeat sequence 19-20 to \nsatisfy tCCD_S(min)\n20\nDES\nH\n0x0000\n21\nREAD\nL\n0x07FD\n0x3F0\n0x07\n0x3\n0x0\nPattern B\nna\nH\n0x1FFC\n |  |  |  | Table 506 — IDD4R, IDDQ4R, IPP4R (Cont’d) |  |  |  |  | \n |  |  |  |  | All notes apply to entire table. |  |  |  | \n |  |  |  | Column |  |  |  |  | \n |  |  |  |  | BA | BG | CID | Data Burst | \nSequence | Command | CS | C/A [13:0] | Address |  |  |  |  | Special Instructions\n |  |  | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-1029",
      "title": "E00 |  |  |  |  |  | ",
      "description": "E00 |  |  |  |  |  | \n46 | DES | H | 0x3FFF |  |  |  |  |  | \n |  |  |  |  |  |  |  |  | Repeat sequence 46-47 to\n |  |  |  |  |  |  |  |  | satisfy tCCD_S(min)\n47 | DES | H | 0x0000 |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 412\n22\nDES\nH\n0x3FFF\n \nRepeat sequence 22-23 to \nsatisfy tCCD_S(min)\n23\nDES\nH\n0x0000\n24\nREAD\nL\n0x003D\n0x3F0\n0x00\n0x0\n0x0\nPattern B\nna\nH\n0x1FFC\n25\nDES\nH\n0x3FFF\n \nRepeat sequence 25-26 to \nsatisfy tCCD_S(min)\n26\nDES\nH\n0x0000\n27\nREAD\nL\n0x017D\n0x000\n0x01\n0x1\n0x0\nPattern A\nna",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-1030",
      "title": "sfy tCCD_S(min)",
      "description": "sfy tCCD_S(min)\n47\nDES\nH\n0x0000\nTable 506 — IDD4R, IDDQ4R, IPP4R (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nColumn\nAddress\n[10:0]\nData Burst \n(BL=16)\nSpecial Instructions\n |  |  |  | Table 506 — IDD4R, IDDQ4R, IPP4R (Cont’d) |  |  |  |  | \n |  |  |  |  | All notes apply to entire table. |  |  |  | \n |  |  |  | Column |  |  |  |  | \n |  |  |  |  | BA | BG | CID | Data Burst | \nSequence | Command | CS | C/A [13:0] | Address |  |  |  |  | Special Instructions\n |  |  | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-1031",
      "title": "|  |  |  | satisfy tCCD_S(min)",
      "description": "|  |  |  | satisfy tCCD_S(min)\n71 | DES | H | 0x0000 |  |  |  |  |  | \n |  | L | 0x007D |  |  |  |  |  | \n72 | READ |  |  | 0x3F0 | 0x00 | 0x1 | 0x0 | Pattern B | na\n |  | H | 0x1FFC |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 413\n48\nREAD\nL\n0x007D\n0x000\n0x00\n0x1\n0x0\nPattern A\nna\nH\n0x1E00\n49\nDES\nH\n0x3FFF\n \nRepeat sequence 49-50 to \nsatisfy tCCD_S(min)\n50\nDES\nH\n0x0000\n51\nREAD\nL\n0x01BD\n0x3F0\n0x01\n0x2\n0x0\nPattern B\nna\nH\n0x1FFC\n52\nDES\nH\n0x3FFF\n \nRepeat sequence 52-53 to \nsatisfy tCCD_S(min)\n53\nDES",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-1032",
      "title": "0",
      "description": "0\n0x1\n0x0\nPattern B\nna\nH\n0x1FFC\nTable 506 — IDD4R, IDDQ4R, IPP4R (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nColumn\nAddress\n[10:0]\nData Burst \n(BL=16)\nSpecial Instructions\n |  |  |  | Table 506 — IDD4R, IDDQ4R, IPP4R (Cont’d) |  |  |  |  | \n |  |  |  |  | All notes apply to entire table. |  |  |  | \n |  |  |  | Column |  |  |  |  | \n |  |  |  |  | BA | BG | CID | Data Burst | \nSequence | Command | CS | C/A [13:0] | Address |  |  |  |  | Special Instructions\n |  |  | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-1033",
      "title": "E00 |  |  |  |  |  | ",
      "description": "E00 |  |  |  |  |  | \n97 | DES | H | 0x3FFF |  |  |  |  |  | \n |  |  |  |  |  |  |  |  | Repeat sequence 97-98 to\n |  |  |  |  |  |  |  |  | satisfy tCCD_S(min)\n98 | DES | H | 0x0000 |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 414\n73\nDES\nH\n0x3FFF\n \nRepeat sequence 73-74 to \nsatisfy tCCD_S(min)\n74\nDES\nH\n0x0000\n75\nREAD\nL\n0x01BD\n0x000\n0x01\n0x2\n0x0\nPattern A\nna\nH\n0x1E00\n76\nDES\nH\n0x3FFF\n \nRepeat sequence 76-77 to \nsatisfy tCCD_S(min)\n77\nDES\nH\n0x0000\n78\nREAD\nL\n0x02FD\n0x3F0\n0x02\n0x3\n0x0\nPattern B\nna",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-1034",
      "title": "sfy tCCD_S(min)",
      "description": "sfy tCCD_S(min)\n98\nDES\nH\n0x0000\nTable 506 — IDD4R, IDDQ4R, IPP4R (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nColumn\nAddress\n[10:0]\nData Burst \n(BL=16)\nSpecial Instructions\n |  |  |  | Table 506 — IDD4R, IDDQ4R, IPP4R (Cont’d) |  |  |  |  | \n |  |  |  |  | All notes apply to entire table. |  |  |  | \n |  |  |  | Column |  |  |  |  | \n |  |  |  |  | BA | BG | CID | Data Burst | \nSequence | Command | CS | C/A [13:0] | Address |  |  |  |  | Special Instructions\n |  |  | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-1035",
      "title": "|  | to satisfy tCCD_S(min)",
      "description": "|  | to satisfy tCCD_S(min)\n122 | DES | H | 0x0000 |  |  |  |  |  | \n |  | L | 0x033D |  |  |  |  |  | \n123 | READ |  |  | 0x000 | 0x01 | 0x3 | 0x0 | Pattern A | na\n |  | H | 0x1E00 |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 415\n99\nREAD\nL\n0x01FD\n0x3F0\n0x01\n0x3\n0x0\nPattern B\nna\nH\n0x1FFC\n100\nDES\nH\n0x3FFF\n \nRepeat sequence 100-101 \nto satisfy tCCD_S(min)\n101\nDES\nH\n0x0000\n102\nREAD\nL\n0x023D\n0x000\n0x02\n0x0\n0x0\nPattern A\nna\nH\n0x1E00\n103\nDES\nH\n0x3FFF\n \nRepeat sequence 103-104 \nto satisfy tCCD_S(min)",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-1036",
      "title": "1",
      "description": "1\n0x3\n0x0\nPattern A\nna\nH\n0x1E00\nTable 506 — IDD4R, IDDQ4R, IPP4R (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nColumn\nAddress\n[10:0]\nData Burst \n(BL=16)\nSpecial Instructions\n |  |  |  | Table 506 — IDD4R, IDDQ4R, IPP4R (Cont’d) |  |  |  |  | \n |  |  |  |  | All notes apply to entire table. |  |  |  | \n |  |  |  | Column |  |  |  |  | \n |  |  |  |  | BA | BG | CID | Data Burst | \nSequence | Command | CS | C/A [13:0] | Address |  |  |  |  | Special Instructions\n |  |  | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-1037",
      "title": "|  |  |  |  |  | ",
      "description": "|  |  |  |  |  | \n148 | DES | H | 0x3FFF |  |  |  |  |  | \n |  |  |  |  |  |  |  |  | Repeat sequence 148-149\n |  |  |  |  |  |  |  |  | to satisfy tCCD_S(min)\n149 | DES | H | 0x0000 |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 416\n124\nDES\nH\n0x3FFF\n \nRepeat sequence 124-125 \nto satisfy tCCD_S(min)\n125\nDES\nH\n0x0000\n126\nREAD\nL\n0x033D\n0x3F0\n0x02\n0x0\n0x0\nPattern B\nna\nH\n0x1FFC\n127\nDES\nH\n0x3FFF\n \nRepeat sequence 127-128 \nto satisfy tCCD_S(min)\n128\nDES\nH\n0x0000\n129\nREAD\nL\n0x037D\n0x000\n0x03\n0x1\n0x0\nPa",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-1038",
      "title": "fy tCCD_S(min)",
      "description": "fy tCCD_S(min)\n149\nDES\nH\n0x0000\nTable 506 — IDD4R, IDDQ4R, IPP4R (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nColumn\nAddress\n[10:0]\nData Burst \n(BL=16)\nSpecial Instructions\n |  |  |  | Table 506 — IDD4R, IDDQ4R, IPP4R (Cont’d) |  |  |  |  | \n |  |  |  |  | All notes apply to entire table. |  |  |  | \n |  |  |  | Column |  |  |  |  | \n |  |  |  |  | BA | BG | CID | Data Burst | \nSequence | Command | CS | C/A [13:0] | Address |  |  |  |  | Special Instructions\n |  |  | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-1039",
      "title": "173 | DES | H | 0x0000 |  |  |  |  |  | ",
      "description": "173 | DES | H | 0x0000 |  |  |  |  |  | \n |  | L | 0x027D |  |  |  |  |  | \n |  |  |  |  |  |  |  | Pattern B | \n174 | READ |  |  | 0x3F0 | 0x02 | 0x3 | 0x0 |  | na\n |  | H | 0x1FFC |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 417\n150\nREAD\nL\n0x027D\n0x000\n0x02\n0x1\n0x0\nPattern A\nna\nH\n0x1E00\n151\nDES\nH\n0x3FFF\n \nRepeat sequence 151-152 \nto satisfy tCCD_S(min)\n152\nDES\nH\n0x0000\n153\nREAD\nL\n0x03BD\n0x3F0\n0x03\n0x2\n0x0\nPattern B\nna\nH\n0x1FFC\n154\nDES\nH\n0x3FFF\n \nRepeat sequence 154-155 \nto satisfy tCCD_S(min",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-1040",
      "title": "2",
      "description": "2\n0x3\n0x0\nPattern B\nna\nH\n0x1FFC\nTable 506 — IDD4R, IDDQ4R, IPP4R (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nColumn\nAddress\n[10:0]\nData Burst \n(BL=16)\nSpecial Instructions\n |  |  |  | Table 506 — IDD4R, IDDQ4R, IPP4R (Cont’d) |  |  |  |  | \n |  |  |  |  | All notes apply to entire table. |  |  |  | \n |  |  |  | Column |  |  |  |  | \n |  |  |  |  | BA | BG | CID | Data Burst | \nSequence | Command | CS | C/A [13:0] | Address |  |  |  |  | Special Instructions\n |  |  | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-1041",
      "title": "|  |  |  |  |  | ",
      "description": "|  |  |  |  |  | \n190 | DES | H | 0x3FFF |  |  |  |  |  | \n |  |  |  |  |  |  |  |  | Repeat sequence 190-191\n |  |  |  |  |  |  |  |  | to satisfy tCCD_S(min)\n191 | DES | H | 0x0000 |  |  |  |  |  | \n190 | DES\nH\n0x3FFF\n | Repeat sequence 190-191\n | to satisfy tCCD_S(min)\n191 | DES\nH\n0x0000\nNOTE 1 | Utilize DESELECTs between commands while toggling all C/A bits 100% each cycle (0x3FFF, 0x0000, 0x3FFF, 0x0000...).\nNOTE 2 | Time between READs reflect tCCD_S (min).\nNOTE 3 | READs performed with Aut",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-1042",
      "title": "sequence 187-188 ",
      "description": "sequence 187-188 \nto satisfy tCCD_S(min)\n188\nDES\nH\n0x0000\n189\nREAD\nL\n0x07BD\n0x000\n0x07\n0x0\n0x0\nPattern A\nna\nH\n0x1E00\n190\nDES\nH\n0x3FFF\n \nRepeat sequence 190-191 \nto satisfy tCCD_S(min)\n191\nDES\nH\n0x0000\nNOTE 1\nUtilize DESELECTs between commands while toggling all C/A bits 100% each cycle (0x3FFF, 0x0000, 0x3FFF, 0x0000...).\nNOTE 2\nTime between READs reflect tCCD_S (min).\nNOTE 3\nREADs performed with Auto Precharge = H, Burst Chop = H\nNOTE 4\nx8 or x16 may have different Bank or Bank Group Address.\nN",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-1043",
      "title": "cling through all logical ranks",
      "description": "cling through all logical ranks\nTable 506 — IDD4R, IDDQ4R, IPP4R (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nColumn\nAddress\n[10:0]\nData Burst \n(BL=16)\nSpecial Instructions\n |  |  |  | Table 507 — IDD4W, IDDQ4W, IPP4W |  |  |  |  | \n |  |  |  |  | All notes apply to entire table. |  |  |  | \n |  |  |  | Column |  |  |  |  | \n |  |  |  |  | BA | BG | CID | Data Burst | \nSequence | Command | CS | C/A [13:0] | Address |  |  |  |  | Special Instructions\n |  |  |  |  | [1:",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-1044",
      "title": "FFF |  |  |  |  |  | ",
      "description": "FFF |  |  |  |  |  | \n |  |  |  |  |  |  |  |  | Repeat sequence 21 - 24 to\n |  |  |  |  |  |  |  |  | satisfy tCCD(min)\n23 | DES | H | 0x3FFF |  |  |  |  |  | \n24 | DES | H | 0x3FFF |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 419\n11.7\nIDD4W, IDDQ4W, IPP4W Pattern\nExecutes WRITE commands with tightest timing possible while exercising all Bank, Bank Group and CDI \naddresses.\nTable 507 — IDD4W, IDDQ4W, IPP4W\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nColumn \nAddress \n[10:0]",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-1045",
      "title": "L",
      "description": "L\n0x03ED\n0x3F0\n0x03\n0x3\n0x0\nPattern B\nna\nH\n0x1FFC\nRepeat sequence 16 - 19 to \nsatisfy tCCD(min)\n20\nWRITE\nL\n0x042D\n0x000\n0x04\n0x0\n0x0\nPattern A\nna\nH\n0x1E00\nRepeat sequence 21 - 24 to \nsatisfy tCCD(min)\n |  |  | Table 507 — IDD4W, IDDQ4W, IPP4W (Cont’d) |  |  |  |  |  | \n |  |  |  |  | All notes apply to entire table. |  |  |  | \n |  |  |  | Column |  |  |  |  | \n |  |  |  |  | BA | BG | CID | Data Burst | \nSequence | Command | CS | C/A [13:0] | Address |  |  |  |  | Special Instructions\n |  |  | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-1046",
      "title": "H | 0x3FFF |  |  |  |  |  | ",
      "description": "H | 0x3FFF |  |  |  |  |  | \n49 | DES | H | 0x3FFF |  |  |  |  |  | \n |  | L | 0x02AD |  |  |  |  |  | \n50 | WRITE |  |  | 0x3F0 | 0x02 | 0x2 | 0x0 | Pattern B | na\n |  | H | 0x1FFC |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 420\n25\nWRITE\nL\n0x056D\n0x3F0\n0x05\n0x1\n0x0\nPattern B\nna\nH\n0x1FFC\nRepeat sequence 26 - 29 to \nsatisfy  tCCD(min)\n30\nWRITE\nL\n0x06AD\n0x000\n0x06\n0x2\n0x0\nPattern A\nna\nH\n0x1E00\nRepeat sequence 31 - 34 to \nsatisfy tCCD(min)\n35\nWRITE\nL\n0x07ED\n0x3F0\n0x07\n0x3\n0x0\nPattern B\nna\nH\n0x1F",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-1047",
      "title": "0x2",
      "description": "0x2\n0x0\nPattern B\nna\nH\n0x1FFC\nTable 507 — IDD4W, IDDQ4W, IPP4W (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nColumn \nAddress \n[10:0]\nData Burst \n(BL=16)\nSpecial Instructions\n |  |  | Table 507 — IDD4W, IDDQ4W, IPP4W (Cont’d) |  |  |  |  |  | \n |  |  |  |  | All notes apply to entire table. |  |  |  | \n |  |  |  | Column |  |  |  |  | \n |  |  |  |  | BA | BG | CID | Data Burst | \nSequence | Command | CS | C/A [13:0] | Address |  |  |  |  | Special Instructions\n |  |  | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-1048",
      "title": "FFF |  |  |  |  |  | ",
      "description": "FFF |  |  |  |  |  | \n |  |  |  |  |  |  |  |  | Repeat sequence 76 - 79 to\n |  |  |  |  |  |  |  |  | satisfy tCCD(min)\n78 | DES | H | 0x3FFF |  |  |  |  |  | \n79 | DES | H | 0x3FFF |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 421\nRepeat sequence 51 - 54 to \nsatisfy tCCD(min)\n55\nWRITE\nL\n0x03FD\n0x000\n0x03\n0x3\n0x0\nPattern A\nna\nH\n0x1E00\nRepeat sequence 56 - 59 to \nsatisfy tCCD(min)\n60\nWRITE\nL\n0x042D\n0x3F0\n0x04\n0x0\n0x0\nPattern B\nna\nH\n0x1FFC\nRepeat sequence 61 - 64 to \nsatisfy tCCD(min)\n65\nWRITE\nL",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-1049",
      "title": "76 - 79 to ",
      "description": "76 - 79 to \nsatisfy tCCD(min)\nTable 507 — IDD4W, IDDQ4W, IPP4W (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nColumn \nAddress \n[10:0]\nData Burst \n(BL=16)\nSpecial Instructions\n |  |  | Table 507 — IDD4W, IDDQ4W, IPP4W (Cont’d) |  |  |  |  |  | \n |  |  |  |  | All notes apply to entire table. |  |  |  | \n |  |  |  | Column |  |  |  |  | \n |  |  |  |  | BA | BG | CID | Data Burst | \nSequence | Command | CS | C/A [13:0] | Address |  |  |  |  | Special Instructions\n |  |  | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-1050",
      "title": "104 | DES | H | 0x3FFF |  |  |  |  |  | ",
      "description": "104 | DES | H | 0x3FFF |  |  |  |  |  | \n |  | L | 0x05AD |  |  |  |  |  | \n |  |  |  |  |  |  |  | Pattern B | \n105 | WRITE |  |  | 0x3F0 | 0x05 | 0x2 | 0x0 |  | na\n |  | H | 0x1FFC |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 422\n80\nWRITE\nL\n0x006D\n0x000\n0x00\n0x1\n0x0\nPattern A\nna\nH\n0x1E00\nRepeat sequence 81 - 84 to \nsatisfy tCCD(min)\n85\nWRITE\nL\n0x01AD\n0x3F0\n0x01\n0x2\n0x0\nPattern B\nna\nH\n0x1FFC\nRepeat sequence 86 - 89 to \nsatisfy tCCD(min)\n90\nWRITE\nL\n0x02ED\n0x000\n0x02\n0x3\n0x0\nPattern A\nna\nH\n0x1E",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-1051",
      "title": "0x2",
      "description": "0x2\n0x0\nPattern B\nna\nH\n0x1FFC\nTable 507 — IDD4W, IDDQ4W, IPP4W (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nColumn \nAddress \n[10:0]\nData Burst \n(BL=16)\nSpecial Instructions\n |  |  | Table 507 — IDD4W, IDDQ4W, IPP4W (Cont’d) |  |  |  |  |  | \n |  |  |  |  | All notes apply to entire table. |  |  |  | \n |  |  |  | Column |  |  |  |  | \n |  |  |  |  | BA | BG | CID | Data Burst | \nSequence | Command | CS | C/A [13:0] | Address |  |  |  |  | Special Instructions\n |  |  | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-1052",
      "title": "|  |  |  |  |  | ",
      "description": "|  |  |  |  |  | \n |  |  |  |  |  |  |  |  | Repeat sequence 131 - 134\n |  |  |  |  |  |  |  |  | to satisfy tCCD(min)\n133 | DES | H | 0x3FFF |  |  |  |  |  | \n134 | DES | H | 0x3FFF |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 423\nRepeat sequence 106 - 109 \nto satisfy tCCD(min)\n110\nWRITE\nL\n0x06ED\n0x000\n0x06\n0x3\n0x0\nPattern A\nna\nH\n0x1E00\nRepeat sequence111 - 114 \nto satisfy tCCD(min)\n115\nWRITE\nL\n0x072D\n0x3F0\n0x07\n0x0\n0x0\nPattern B\nna\nH\n0x1FFC\nRepeat sequence 116 - 119 \nto satisfy tCCD(min)\n120",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-1053",
      "title": "1 - 134 ",
      "description": "1 - 134 \nto satisfy tCCD(min)\nTable 507 — IDD4W, IDDQ4W, IPP4W (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nColumn \nAddress \n[10:0]\nData Burst \n(BL=16)\nSpecial Instructions\n |  |  | Table 507 — IDD4W, IDDQ4W, IPP4W (Cont’d) |  |  |  |  |  | \n |  |  |  |  | All notes apply to entire table. |  |  |  | \n |  |  |  | Column |  |  |  |  | \n |  |  |  |  | BA | BG | CID | Data Burst | \nSequence | Command | CS | C/A [13:0] | Address |  |  |  |  | Special Instructions\n |  |  | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-1054",
      "title": "159 | DES | H | 0x3FFF |  |  |  |  |  | ",
      "description": "159 | DES | H | 0x3FFF |  |  |  |  |  | \n |  | L | 0x00AD |  |  |  |  |  | \n |  |  |  |  |  |  |  | Pattern A | \n160 | WRITE |  |  | 0x000 | 0x00 | 0x2 | 0x0 |  | na\n |  | H | 0x1E00 |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 424\n135\nWRITE\nL\n0x032D\n0x000\n0x03\n0x0\n0x0\nPattern A\nna\nH\n0x1E00\nRepeat sequence 136 - 139 \nto satisfy tCCD(min)\n137\nDES\nH\n0x3FFF\n140\nWRITE\nL\n0x046D\n0x3F0\n0x04\n0x1\n0x0\nPattern B\nna\nH\n0x1FFC\nRepeat sequence 141 - 144 \nto satisfy tCCD(min)\n145\nWRITE\nL\n0x05AD\n0x000\n0x05\n0x2",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-1055",
      "title": "0x2",
      "description": "0x2\n0x0\nPattern A\nna\nH\n0x1E00\nTable 507 — IDD4W, IDDQ4W, IPP4W (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nColumn \nAddress \n[10:0]\nData Burst \n(BL=16)\nSpecial Instructions\n |  |  | Table 507 — IDD4W, IDDQ4W, IPP4W (Cont’d) |  |  |  |  |  | \n |  |  |  |  | All notes apply to entire table. |  |  |  | \n |  |  |  | Column |  |  |  |  | \n |  |  |  |  | BA | BG | CID | Data Burst | \nSequence | Command | CS | C/A [13:0] | Address |  |  |  |  | Special Instructions\n |  |  | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-1056",
      "title": "|  |  |  |  |  | ",
      "description": "|  |  |  |  |  | \n |  |  |  |  |  |  |  |  | Repeat sequence 186 - 189\n |  |  |  |  |  |  |  |  | to satisfy tCCD(min)\n188 | DES | H | 0x3FFF |  |  |  |  |  | \n189 | DES | H | 0x3FFF |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 425\nRepeat sequence 161 - 164 \nto satisfy tCCD(min)\n165\nWRITE\nL\n0x01ED\n0x3F0\n0x01\n0x3\n0x0\nPattern B\nna\nH\n0x1FFC\nRepeat sequence 166 - 169 \nto satisfy tCCD(min)\n170\nWRITE\nL\n0x022D\n0x000\n0x02\n0x0\n0x0\nPattern A\nna\nH\n0x1E00\nRepeat sequence 171 - 174 \nto satisfy tCCD(min)\n17",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-1057",
      "title": "6 - 189 ",
      "description": "6 - 189 \nto satisfy tCCD(min)\nTable 507 — IDD4W, IDDQ4W, IPP4W (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nColumn \nAddress \n[10:0]\nData Burst \n(BL=16)\nSpecial Instructions\n |  |  | Table 507 — IDD4W, IDDQ4W, IPP4W (Cont’d) |  |  |  |  |  | \n |  |  |  |  | All notes apply to entire table. |  |  |  | \n |  |  |  | Column |  |  |  |  | \n |  |  |  |  | BA | BG | CID | Data Burst | \nSequence | Command | CS | C/A [13:0] | Address |  |  |  |  | Special Instructions\n |  |  | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-1058",
      "title": "|  |  |  |  | ",
      "description": "|  |  |  |  | \n213 | DES | H | 0x3FFF |  |  |  |  |  | \n214 | DES | H | 0x3FFF |  |  |  |  |  | \n215 | WRITE | L | 0x036D | 0x000 | 0x03 | 0x1 | 0x0 | Pattern A | na\n |  | H | 0x1E00 |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 426\n190\nWRITE\nL\n0x062D\n0x000\n0x06\n0x0\n0x0\nPattern A\nna\nH\n0x1E00\nRepeat sequence 191 - 194 \nto satisfy tCCD(min)\n195\nWRITE\nL\n0x076D\n0x3F0\n0x07\n0x1\n0x0\nPattern B\nna\n196\nDES\nH\n0x0000\n \nRepeat sequence 196 -199 \nto satisfy tCCD(min)\n197\nDES\nH\n0x3FFF\n200\nWRITE\nL\n0x00AD\n0x3F0",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-1059",
      "title": "000",
      "description": "000\n0x03\n0x1\n0x0\nPattern A\nna\nTable 507 — IDD4W, IDDQ4W, IPP4W (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nColumn \nAddress \n[10:0]\nData Burst \n(BL=16)\nSpecial Instructions\n |  |  | Table 507 — IDD4W, IDDQ4W, IPP4W (Cont’d) |  |  |  |  |  | \n |  |  |  |  | All notes apply to entire table. |  |  |  | \n |  |  |  | Column |  |  |  |  | \n |  |  |  |  | BA | BG | CID | Data Burst | \nSequence | Command | CS | C/A [13:0] | Address |  |  |  |  | Special Instructions\n |  |  | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-1060",
      "title": "|  |  |  |  | ",
      "description": "|  |  |  |  | \n |  |  |  |  |  |  |  |  | Repeat sequence 241 - 244\n |  |  |  |  |  |  |  |  | to satisfy  tCCD(min)\n243 | DES | H | 0x3FFF |  |  |  |  |  | \n244 | DES | H | 0x3FFF |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 427\n216\nDES\nH\n0x0000\n \nRepeat sequence 216 - 219 \nto satisfy tCCD(min)\n217\nDES\nH\n0x3FFF\n220\nWRITE\nL\n0x04AD\n0x3F0\n0x04\n0x2\n0x0\nPattern B\nna\nRepeat sequence 221 - 224 \nto satisfy  tCCD(min)\n225\nWRITE\nL\n0x05ED\n0x000\n0x05\n0x3\n0x0\nPattern A\nna\nH\n0x1E00\nRepeat sequence 226 - 22",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-1061",
      "title": "- 244 ",
      "description": "- 244 \nto satisfy  tCCD(min)\nTable 507 — IDD4W, IDDQ4W, IPP4W (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nColumn \nAddress \n[10:0]\nData Burst \n(BL=16)\nSpecial Instructions\n |  |  | Table 507 — IDD4W, IDDQ4W, IPP4W (Cont’d) |  |  |  |  |  | \n |  |  |  |  | All notes apply to entire table. |  |  |  | \n |  |  |  | Column |  |  |  |  | \n |  |  |  |  | BA | BG | CID | Data Burst | \nSequence | Command | CS | C/A [13:0] | Address |  |  |  |  | Special Instructions\n |  |  |  ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-1062",
      "title": "|  |  |  |  | ",
      "description": "|  |  |  |  | \n268 | DES | H | 0x3FFF |  |  |  |  |  | \n269 | DES | H | 0x3FFF |  |  |  |  |  | \n270 | WRITE | L | 0x066D | 0x000 | 0x06 | 0x1 | 0x0 | Pattern A | na\n |  | H | 0x1E00 |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 428\n245\nWRITE\nL\n0x012D\n0x3F0\n0x01\n0x0\n0x0\nPattern B\nna\nH\n0x1FFC\nRepeat sequence 246 - 249 \nto satisfy  tCCD(min)\n250\nWRITE\nL\n0x026D\n0x000\n0x02\n0x1\n0x0\nPattern A\nna\n251\nDES\nH\n0x0000\n \nRepeat sequence 251 - 254 \nto satisfy  tCCD(min)\n252\nDES\nH\n0x3FFF\n255\nWRITE\nL\n0x03AD\n0x",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-1063",
      "title": "000",
      "description": "000\n0x06\n0x1\n0x0\nPattern A\nna\nTable 507 — IDD4W, IDDQ4W, IPP4W (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nColumn \nAddress \n[10:0]\nData Burst \n(BL=16)\nSpecial Instructions\n |  |  | Table 507 — IDD4W, IDDQ4W, IPP4W (Cont’d) |  |  |  |  |  | \n |  |  |  |  | All notes apply to entire table. |  |  |  | \n |  |  |  | Column |  |  |  |  | \n |  |  |  |  | BA | BG | CID | Data Burst | \nSequence | Command | CS | C/A [13:0] | Address |  |  |  |  | Special Instructions\n |  |  | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-1064",
      "title": "|  |  |  |  | ",
      "description": "|  |  |  |  | \n |  |  |  |  |  |  |  |  | Repeat sequence 296 - 299\n |  |  |  |  |  |  |  |  | to satisfy  tCCD(min)\n298 | DES | H | 0x3FFF |  |  |  |  |  | \n299 | DES | H | 0x3FFF |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 429\n271\nDES\nH\n0x0000\n \nRepeat sequence 271 - 274 \nto satisfy  tCCD(min)\n272\nDES\nH\n0x3FFF\n275\nWRITE\nL\n0x07AD\n0x3F0\n0x07\n0x2\n0x0\nPattern B\nna\nRepeat sequence 276 - 279 \nto satisfy  tCCD(min)\n280\nWRITE\nL\n0x00ED\n0x3F0\n0x00\n0x3\n0x0\nPattern B\nna\nH\n0x1FFC\nRepeat sequence 281 - 2",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-1065",
      "title": "- 299 ",
      "description": "- 299 \nto satisfy  tCCD(min)\nTable 507 — IDD4W, IDDQ4W, IPP4W (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nColumn \nAddress \n[10:0]\nData Burst \n(BL=16)\nSpecial Instructions\n |  |  | Table 507 — IDD4W, IDDQ4W, IPP4W (Cont’d) |  |  |  |  |  | \n |  |  |  |  | All notes apply to entire table. |  |  |  | \n |  |  |  | Column |  |  |  |  | \n |  |  |  |  | BA | BG | CID | Data Burst | \nSequence | Command | CS | C/A [13:0] | Address |  |  |  |  | Special Instructions\n |  |  |  ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-1066",
      "title": "|  |  |  |  |  | ",
      "description": "|  |  |  |  |  | \n |  |  |  |  |  |  |  |  | Repeat sequence 316 -319\n |  |  |  |  |  |  |  |  | to satisfy tCCD(min)\n318 | DES | H | 0x3FFF |  |  |  |  |  | \n319 | DES | H | 0x3FFF |  |  |  |  |  | \n318 | DES\nH\n0x3FFF\n319 | DES\nH\n0x3FFF\nNOTE 1 | Utilize DESELECTs between commands as specified.\nNOTE 2 | Time between WRITEs reflect tCCD (min).\nNOTE 3 WRITEs performed with Auto Precharge = H, Burst Chop = H | \nNOTE 4 | x8 or x16 may have different Bank or Bank Group Address.\nNOTE 5 | Row address i",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-1067",
      "title": "x066D",
      "description": "x066D\n0x3F0\n0x06\n0x1\n0x0\nPattern B\nna\nH\n0x1FFC\nRepeat sequence 311 -314 \nto satisfy tCCD(min)\n315\nWRITE\nL\n0x07AD\n0x000\n0x07\n0x2\n0x0\nPattern A\nna\nH\n0x1E00\nRepeat sequence 316 -319 \nto satisfy tCCD(min)\nNOTE 1\nUtilize DESELECTs between commands as specified. \nNOTE 2\nTime between WRITEs reflect tCCD (min).\nNOTE 3\nWRITEs performed with Auto Precharge = H, Burst Chop = H\nNOTE 4\nx8 or x16 may have different Bank or Bank Group Address.\nNOTE 5\nRow address is set to 0x0000 \nNOTE 6\nData reflects burst len",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        },
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-1068",
      "title": "tREFI1(min), truncate if",
      "description": "tREFI1(min), truncate if\n |  |  |  |  |  | required\n8 | DES | H | 0x3FFF |  |  | \n9 | DES | H | 0x3FFF |  |  | \nJEDEC Standard No. 79-5\nPage 431\nExecutes Refresh (all Banks) command at minimum tREFI1.\n11.9\nIDD5B, IDDQ5B and IPP5B Patterns\nExecutes Refresh (All Banks) commands at minimum tRFC1.\nTable 508 — IDD5\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nCA[10]\nCID [2:0]\nSpecial Instructions\n0\nREF\nL\n0x0213\nL \n0x0\nRepeat sequence 1 - 4 to satisfy tREFI1(min), truncate if \nrequi",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "REF"
        }
      ]
    },
    {
      "id": "REQ-1069",
      "title": "DDQ.",
      "description": "DDQ.\nNOTE 3\nRepeat sequences 0 through 9 for each logical rank, but changing CID[2:0] from 0x0 to the correct active logical rank\nNOTE 4\nAll banks of all “non-target” logical ranks are Idd2N condition\n |  |  |  | Table 510 — IDD5C, IDDQ5C, IPP5C |  |  | \n |  |  |  |  | All notes apply to entire table. |  | \nSequence | Command | CS | C/A [13:0] | BA [1:0] | CA[10] | CID [2:0] | Special Instructions\n0 | REFsb | L | 0x0613 | 0x0 | H | 0x0 | \n1 | DES | H | 0x0000 |  |  |  | \n2 | DES | H | 0x3FFF |  ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "REFsb"
        }
      ]
    },
    {
      "id": "REQ-1070",
      "title": "Repeat sequence 26 - 29 to satisfy",
      "description": "Repeat sequence 26 - 29 to satisfy\n |  |  |  |  |  |  | tRFCsb(min), truncate if required\n28 | DES | H | 0x3FFF |  |  |  | \n29 | DES | H | 0x3FFF |  |  |  | \n30 | REFsb | L | 0x0793 | 0x2 | H | 0x0 | \nJEDEC Standard No. 79-5\nPage 432\n11.10 IDD5C, IDDQ5C and IPP5C Patterns\nExecutes Refresh (Same Bank) command at minimum tRFCsb.\nTable 510 — IDD5C, IDDQ5C, IPP5C\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nBA [1:0]\nCA[10]\nCID [2:0]\nSpecial Instructions\n0\nREFsb\nL\n0x0613\n0x0\nH\n0x0\n",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "REFsb"
        }
      ]
    },
    {
      "id": "REQ-1071",
      "title": "| 0x3FFF |  |  |  | ",
      "description": "| 0x3FFF |  |  |  | \n |  |  |  |  |  |  | Repeat sequence 36 - 39 to satisfy\n |  |  |  |  |  |  | tRFCsb(min), truncate if required\n38 | DES | H | 0x3FFF |  |  |  | \n39 | DES | H | 0x3FFF |  |  |  | \n | Table 511 — IDD6, IDDQ6, IPP6, IDD6E, IDDQ6E, IPP6E, IDD6R, IDDQ6R, IPP6R |  |  |  | \n |  |  | All notes apply to entire table. |  | \nSequence | Command | Clock | CS | C/A [13:0] | Special Instructions\n0 | SRE | Valid | L | 0x3BF7 | \n |  |  |  |  | Clocks must be valid tCKLCS(min) time\n1 | DES | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "SRE"
        },
        {
          "name": "REFsb"
        }
      ]
    },
    {
      "id": "REQ-1072",
      "title": "ndefinitely",
      "description": "ndefinitely\nNOTE 1\nData is pulled to VDDQ\nNOTE 2\nDQS_t and DQS_c are pulled to VDDQ\nNOTE 3\nODT disabled in Mode Registers.\nNOTE 4\nFor 3DS, all banks of all logical ranks mimic the same test condition.\nTable 510 — IDD5C, IDDQ5C, IPP5C (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nBA [1:0]\nCA[10]\nCID [2:0]\nSpecial Instructions",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-1073",
      "title": "ll logical ranks mimic the same test condition.",
      "description": "ll logical ranks mimic the same test condition.\nTable 510 — IDD5C, IDDQ5C, IPP5C (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A [13:0]\nBA [1:0]\nCA[10]\nCID [2:0]\nSpecial Instructions\n |  |  |  |  | All notes apply to entire table. |  |  |  |  | \n |  |  |  | Row | Column |  |  |  |  | \n |  |  | C/A |  |  |  |  |  |  | \nSequence | Command | CS |  | Address | Addres | BA | BG | CID | Data Burst | Special Instructions\n |  |  | [13:0] |  |  |  |  |  |  | \n |  |  |  | [17:0] | s [10:",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        }
      ]
    },
    {
      "id": "REQ-1074",
      "title": "| DES | H | 0x3FFF |  |  |  |  |  |  | Repeat sequence",
      "description": "| DES | H | 0x3FFF |  |  |  |  |  |  | Repeat sequence\n |  |  |  |  |  |  |  |  |  | 21 -24 to satisfy\n23 | DES | H | 0x3FFF |  |  |  |  |  |  | tRRD_S(min)\n24 | DES | H | 0x3FFF |  |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 434\n11.12 IDD7, IDDQ7 and IPP7 Patterns\nExecutes ACTVATE, READ/A commands with tightest timing possible while exercising all Bank, Bank \nGroup and CID addresses.\nTable 512 — IDD7, IDD7Q, IPP7\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A \n[13:0]\nRow \nAddress \n",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "READ"
        },
        {
          "name": "ACT"
        }
      ]
    },
    {
      "id": "REQ-1075",
      "title": "ACT",
      "description": "ACT\nL\n0x033C\n0x03FFF\nna\n0x0\n0x3\n0x0\nna\nna\nH\n0x03FF\nRepeat sequence\n16 - 19 to satisfy \ntRRD_S(min)\n20\nACT\nL\n0x0400\n0x00000\nna\n0x0\n0x4\n0x0\nna\nna\nH\n0x0000\nRepeat sequence\n21 -24 to satisfy \ntRRD_S(min)\n |  |  |  | Table 512 — IDD7, IDD7Q, IPP7 (Cont’d) |  |  |  |  |  | \n |  |  |  |  | All notes apply to entire table. |  |  |  |  | \n |  |  |  | Row | Column |  |  |  |  | \n |  |  | C/A |  |  |  |  |  |  | \nSequence | Command | CS |  | Address | Addres | BA | BG | CID | Data Burst | Special Instructi",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-1076",
      "title": "3FFF |  |  |  |  |  |  | ",
      "description": "3FFF |  |  |  |  |  |  | \n |  |  |  |  |  |  |  |  |  | 48 - 51 to satisfy\n |  |  |  |  |  |  |  |  |  | tCCD(min)\n50 | DES | H | 0x3FFF |  |  |  |  |  |  | \n51 | DES | H | 0x3FFF |  |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 435\n25\nACT\nL\n0x053C\n0x03FFF\nna\n0x0\n0x5\n0x0\nna\nna\nH\n0x03FF\nRepeat sequence\n26 - 29 to satisfy \ntRRD_S(min)\n30\nACT\nL\n0x0600\n0x00000\nna\n0x0\n0x6\n0x0\nna\nna\nH\n0x0000\nRepeat sequence\n31 - 34 to satisfy \ntRRD_S(min)\n35\nACT\nL\n0x073C\n0x03FFF\nna\n0x0\n0x7\n0x0\nna\nna\nH\n0x03FF\nRepeat s",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-1077",
      "title": "48 - 51 to satisfy ",
      "description": "48 - 51 to satisfy \ntCCD(min)\nTable 512 — IDD7, IDD7Q, IPP7 (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A \n[13:0]\nRow \nAddress \n[17:0]\nColumn \nAddres\ns [10:0]\nSpecial Instructions\n |  |  |  | Table 512 — IDD7, IDD7Q, IPP7 (Cont’d) |  |  |  |  |  | \n |  |  |  |  | All notes apply to entire table. |  |  |  |  | \n |  |  |  | Row | Column |  |  |  |  | \n |  |  | C/A |  |  |  |  |  |  | \nSequence | Command | CS |  | Address | Addres | BA | BG | CID | Data Burst | Special Instructi",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "READ"
        },
        {
          "name": "ACT"
        }
      ]
    },
    {
      "id": "REQ-1078",
      "title": "|  |  |  |  | ",
      "description": "|  |  |  |  | \n75 | DES | H | 0x3FFF |  |  |  |  |  |  | \n |  | L | 0x063D |  |  |  |  |  |  | \n76 | READ/A |  |  | na | 0x3F0 | 0x0 | 0x6 | 0x0 | Pattern A | na\n |  | H | 0x1EFC |  |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 436\n52\nREAD/A\nL\n0x023D\nna\n0x3F0\n0x0\n0x2\n0x0\nPattern A\nna\nH\n0x1EFC\n53\nACT\nL\n0x0240\n0x00000\nna\n0x1\n0x2\n0x0\nna\nna\nH\n0x0000\nRepeat sequence\n54 - 57 to satisfy \ntCCD(min)\n58\nREAD/A\nL\n0x033D\nna\n0x000\n0x0\n0x3\n0x0\nPattern B\nna\nH\n0x1A00\n59\nACT\nL\n0x037C\n0x03FFF\nna\n0x1\n0x3\n0x0\nna\nn",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "READ"
        },
        {
          "name": "ACT"
        }
      ]
    },
    {
      "id": "REQ-1079",
      "title": "0x6",
      "description": "0x6\n0x0\nPattern A\nna\nH\n0x1EFC\nTable 512 — IDD7, IDD7Q, IPP7 (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A \n[13:0]\nRow \nAddress \n[17:0]\nColumn \nAddres\ns [10:0]\nSpecial Instructions\n |  |  |  | Table 512 — IDD7, IDD7Q, IPP7 (Cont’d) |  |  |  |  |  | \n |  |  |  |  | All notes apply to entire table. |  |  |  |  | \n |  |  |  | Row | Column |  |  |  |  | \n |  |  | C/A |  |  |  |  |  |  | \nSequence | Command | CS |  | Address | Addres | BA | BG | CID | Data Burst | Special Instructi",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-1080",
      "title": "0x02 | 0x0 | Pattern A | na",
      "description": "0x02 | 0x0 | Pattern A | na\n |  | H | 0x1EFC |  |  |  |  |  |  | \n |  | L | 0x0280 |  |  |  |  |  |  | \n101 | ACT |  |  | 0x00000 | na | 0x2 | 0x2 | 0x0 | na | na\n |  | H | 0x0000 |  |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 437\n77\nACT\nL\n0x0640\n0x00000\nna\n0x1\n0x6\n0x0\nna\nna\nH\n0x0000\nRepeat sequence\n78 - 81 to satisfy \ntCCD(min)\n82\nREAD/A\nL\n0x073D\nna\n0x000\n0x0\n0x7\n0x0\nPattern B\nna\nH\n0x1A00\n83\nACT\nL\n0x077C\n0x03FFF\nna\n0x1\n0x7\n0x0\nna\nna\nH\n0x03FF\nRepeat sequence\n84 - 87 to satisfy \ntCCD(min)\n88\nR",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-1081",
      "title": "na",
      "description": "na\n0x2\n0x2\n0x0\nna\nna\nH\n0x0000\nTable 512 — IDD7, IDD7Q, IPP7 (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A \n[13:0]\nRow \nAddress \n[17:0]\nColumn \nAddres\ns [10:0]\nSpecial Instructions\n |  |  |  | Table 512 — IDD7, IDD7Q, IPP7 (Cont’d) |  |  |  |  |  | \n |  |  |  |  | All notes apply to entire table. |  |  |  |  | \n |  |  |  | Row | Column |  |  |  |  | \n |  |  | C/A |  |  |  |  |  |  | \nSequence | Command | CS |  | Address | Addres | BA | BG | CID | Data Burst | Special Instructi",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "READ"
        },
        {
          "name": "ACT"
        }
      ]
    },
    {
      "id": "REQ-1082",
      "title": "0x6 | 0x0 | Pattern A | na",
      "description": "0x6 | 0x0 | Pattern A | na\n |  | H | 0x1EFC |  |  |  |  |  |  | \n |  | L | 0x0680 |  |  |  |  |  |  | \n125 | ACT |  |  | 0x00000 | na | 0x2 | 0x6 | 0x0 | na | na\n |  | H | 0x0000 |  |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 438\nRepeat sequence\n102 - 105 to satisfy \ntCCD(min)\n106\nREAD/A\nL\n0x037D\nna\n0x000\n0x1\n0x3\n0x0\nPattern B\nna\nH\n0x1A00\n107\nACT\nL\n0x03BC\n0x03FFF\nna\n0x2\n0x3\n0x0\nna\nna\nH\n0x03FF\nRepeat sequence\n108 - 111  to satisfy \ntCCD(min)\n112\nREAD/A\nL\n0x047D\nna\n0x3F0\n0x1\n0x4\n0x0\nPattern A\nn",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-1083",
      "title": "na",
      "description": "na\n0x2\n0x6\n0x0\nna\nna\nH\n0x0000\nTable 512 — IDD7, IDD7Q, IPP7 (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A \n[13:0]\nRow \nAddress \n[17:0]\nColumn \nAddres\ns [10:0]\nSpecial Instructions\n |  |  |  | Table 512 — IDD7, IDD7Q, IPP7 (Cont’d) |  |  |  |  |  | \n |  |  |  |  | All notes apply to entire table. |  |  |  |  | \n |  |  |  | Row | Column |  |  |  |  | \n |  |  | C/A |  |  |  |  |  |  | \nSequence | Command | CS |  | Address | Addres | BA | BG | CID | Data Burst | Special Instructi",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "READ"
        },
        {
          "name": "ACT"
        }
      ]
    },
    {
      "id": "REQ-1084",
      "title": "0 | 0x2 | 0x2 | 0x0 |  | na",
      "description": "0 | 0x2 | 0x2 | 0x0 |  | na\n |  | H | 0x1EFC |  |  |  |  |  |  | \n |  | L | 0x02C0 |  |  |  |  |  |  | \n149 | ACT |  |  | 0x00000 | na | 0x3 | 0x2 | 0x0 | na | na\n |  | H | 0x0000 |  |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 439\nRepeat sequence\n126 - 129 to satisfy \ntCCD(min)\n130\nREAD/A\nL\n0x077D\nna\n0x000\n0x1\n0x7\n0x0\nPattern B\nna\nH\n0x1A00\n131\nACT\nL\n0x07BC\n0x03FFF\nna\n0x2\n0x7\n0x0\nna\nna\nH\n0x03FF\nRepeat sequence\n132 - 135 to satisfy \ntCCD(min)\n136\nREAD/A\nL\n0x00BD\nna\n0x3F0\n0x2\n0x0\n0x0\nPattern A\nn",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-1085",
      "title": "na",
      "description": "na\n0x3\n0x2\n0x0\nna\nna\nH\n0x0000\nTable 512 — IDD7, IDD7Q, IPP7 (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A \n[13:0]\nRow \nAddress \n[17:0]\nColumn \nAddres\ns [10:0]\nSpecial Instructions\n |  |  |  | Table 512 — IDD7, IDD7Q, IPP7 (Cont’d) |  |  |  |  |  | \n |  |  |  |  | All notes apply to entire table. |  |  |  |  | \n |  |  |  | Row | Column |  |  |  |  | \n |  |  | C/A |  |  |  |  |  |  | \nSequence | Command | CS |  | Address | Addres | BA | BG | CID | Data Burst | Special Instructi",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "READ"
        },
        {
          "name": "ACT"
        }
      ]
    },
    {
      "id": "REQ-1086",
      "title": "0x6 | 0x0 | Pattern A | na",
      "description": "0x6 | 0x0 | Pattern A | na\n |  | H | 0x1EFC |  |  |  |  |  |  | \n |  | L | 0x06C0 |  |  |  |  |  |  | \n173 | ACT |  |  | 0x00000 | na | 0x3 | 0x6 | 0x0 | na | na\n |  | H | 0x0000 |  |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 440\nRepeat sequence\n150 - 153 to satisfy \ntCCD(min)\n154\nREAD/A\nL\n0x03BD\nna\n0x000\n0x2\n0x3\n0x0\nPattern B\nna\nH\n0x1A00\n155\nACT\nL\n0x03FC\n0x03FFF\nna\n0x3\n0x3\n0x0\nna\nna\nH\n0x03FF\nRepeat sequence\n156 - 159 to satisfy \ntCCD(min)\n160\nREAD/A\nL\n0x04BD\nna\n0x3F0\n0x2\n0x4\n0x0\nPattern A\nna",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-1087",
      "title": "na",
      "description": "na\n0x3\n0x6\n0x0\nna\nna\nH\n0x0000\nTable 512 — IDD7, IDD7Q, IPP7 (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A \n[13:0]\nRow \nAddress \n[17:0]\nColumn \nAddres\ns [10:0]\nSpecial Instructions\n |  |  |  | Table 512 — IDD7, IDD7Q, IPP7 (Cont’d) |  |  |  |  |  | \n |  |  |  |  | All notes apply to entire table. |  |  |  |  | \n |  |  |  | Row | Column |  |  |  |  | \n |  |  | C/A |  |  |  |  |  |  | \nSequence | Command | CS |  | Address | Addres | BA | BG | CID | Data Burst | Special Instructi",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "READ"
        },
        {
          "name": "ACT"
        }
      ]
    },
    {
      "id": "REQ-1088",
      "title": "0 | 0x3 | 0x2 | 0x0 |  | na",
      "description": "0 | 0x3 | 0x2 | 0x0 |  | na\n |  | H | 0x1EFC |  |  |  |  |  |  | \n |  | L | 0x0200 |  |  |  |  |  |  | \n197 | ACT |  |  | 0x00000 | na | 0x0 | 0x2 | 0x0 | na | na\n |  | H | 0x0000 |  |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 441\nRepeat sequence\n174 - 177 to satisfy \ntCCD(min)\n178\nREAD/A\nL\n0x07BD\nna\n0x000\n0x2\n0x7\n0x0\nPattern B\nna\nH\n0x1A00\n179\nACT\nL\n0x07FC\n0x03FFF\nna\n0x3\n0x7\n0x0\nna\nna\nH\n0x03FF\nRepeat sequence\n180 - 183 to satisfy \ntCCD(min)\n184\nREAD/A\nL\n0x00FD\nna\n0x3F0\n0x3\n0x0\n0x0\nPattern A\nn",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-1089",
      "title": "na",
      "description": "na\n0x0\n0x2\n0x0\nna\nna\nH\n0x0000\nTable 512 — IDD7, IDD7Q, IPP7 (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A \n[13:0]\nRow \nAddress \n[17:0]\nColumn \nAddres\ns [10:0]\nSpecial Instructions\n |  |  |  | Table 512 — IDD7, IDD7Q, IPP7 (Cont’d) |  |  |  |  |  | \n |  |  |  |  | All notes apply to entire table. |  |  |  |  | \n |  |  |  | Row | Column |  |  |  |  | \n |  |  | C/A |  |  |  |  |  |  | \nSequence | Command | CS |  | Address | Addres | BA | BG | CID | Data Burst | Special Instructi",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "READ"
        },
        {
          "name": "ACT"
        }
      ]
    },
    {
      "id": "REQ-1090",
      "title": "| 0x3 | 0x6 | 0x0 |  | na",
      "description": "| 0x3 | 0x6 | 0x0 |  | na\n |  | H | 0x1EFC |  |  |  |  |  |  | \n |  | L | 0x0600 |  |  |  |  |  |  | \n221 | ACT |  |  | 0x00000 | na | 0x0 | 0x6 | 0x0 | na | na\n |  | H | 0x0000 |  |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 442\nRepeat sequence\n198 - 201 to satisfy \ntCCD(min)\n202\nREAD/A\nL\n0x03FD\nna\n0x000\n0x3\n0x3\n0x0\nPattern B\nna\nH\n0x1A00\n203\nACT\nL\n0x033C\n0x03FFF\nna\n0x0\n0x3\n0x0\nna\nna\nH\n0x1EFC\nRepeat sequence\n204 - 207 to satisfy \ntCCD(min)\n208\nREAD/A\nL\n0x04FD\nna\n0x3F0\n0x3\n0x4\n0x0\nPattern A\nna\n",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-1091",
      "title": "na",
      "description": "na\n0x0\n0x6\n0x0\nna\nna\nH\n0x0000\nTable 512 — IDD7, IDD7Q, IPP7 (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A \n[13:0]\nRow \nAddress \n[17:0]\nColumn \nAddres\ns [10:0]\nSpecial Instructions\n |  |  |  | Table 512 — IDD7, IDD7Q, IPP7 (Cont’d) |  |  |  |  |  | \n |  |  |  |  | All notes apply to entire table. |  |  |  |  | \n |  |  |  | Row | Column |  |  |  |  | \n |  |  | C/A |  |  |  |  |  |  | \nSequence | Command | CS |  | Address | Addres | BA | BG | CID | Data Burst | Special Instructi",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "READ"
        },
        {
          "name": "ACT"
        }
      ]
    },
    {
      "id": "REQ-1092",
      "title": "DES | H | 0x3FFF |  |  |  |  |  |  | Repeat sequence",
      "description": "DES | H | 0x3FFF |  |  |  |  |  |  | Repeat sequence\n |  |  |  |  |  |  |  |  |  | 228 - 231 to satisfy\n230 | DES | H | 0x3FFF |  |  |  |  |  |  | tCCD(min)\n231 | DES | H | 0x3FFF |  |  |  |  |  |  | \n | 228 - 231 to satisfy\n230 | tCCD(min)\nDES\nH\n0x3FFF\n231 | DES\nH\n0x3FFF\nNOTE 1 | Utilize DESELECTs between commands as specified.\nNOTE 2 | READs performed with Auto Precharge = H, Burst Chop = H\nNOTE 3 | x8 or x16 may have different Bank or Bank Group Address.\nNOTE 4 | Data reflects burst length of",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "READ"
        },
        {
          "name": "ACT"
        }
      ]
    },
    {
      "id": "REQ-1093",
      "title": "ce",
      "description": "ce\n222 - 225 to satisfy \ntCCD(min)\n226\nREAD/A\nL\n0x07FD\nna\n0x000\n0x3\n0x7\n0x0\nPattern B\nna\nH\n0x1A00\n227\nACT\nL\n0x073C\n0x03FFF\nna\n0x0\n0x7\n0x0\nna\nna\nH\n0x03FF\nRepeat sequence\n228 - 231 to satisfy \ntCCD(min)\nNOTE 1\nUtilize DESELECTs between commands as specified.\nNOTE 2\nREADs performed with Auto Precharge = H, Burst Chop = H\nNOTE 3\nx8 or x16 may have different Bank or Bank Group Address.\nNOTE 4\nData reflects burst length of 16. \nNOTE 5\nFor x4: Pattern A = 0x0, 0xF, 0xF, 0x0... Pattern B = 0xF, 0x0, 0x0",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "READ"
        },
        {
          "name": "ACT"
        }
      ]
    },
    {
      "id": "REQ-1094",
      "title": "e correct active logical rank.",
      "description": "e correct active logical rank.\nTable 512 — IDD7, IDD7Q, IPP7 (Cont’d)\nAll notes apply to entire table.\nSequence\nCommand\nCS\nC/A \n[13:0]\nRow \nAddress \n[17:0]\nColumn \nAddres\ns [10:0]\nSpecial Instructions\n |  | Table 513 — Silicon Pad I/O Capacitance DDR5-3200 to DDR5-6400 |  |  |  |  |  |  | \n |  | DDR5-3200/ |  | DDR5-4400/ |  |  | DDR5-5200/5600/ |  | \n |  | 3600/4000 |  | 4800 |  | 6000/6400 |  |  | \nSymbol | Parameter |  |  |  |  |  |  | Unit | NOTE\n |  | min | max | min | max | min | max |  | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-1095",
      "title": "Loop- |  |  |  |  |  |  |  | ",
      "description": "Loop- |  |  |  |  |  |  |  | \nCLoopback |  | 0.3 | 1.0 | 0.3 | 1.0 | TBD | TBD | pF | \n | back |  |  |  |  |  |  |  | \nCTEN | Input capacitance of TEN | 0.2 | 2.3 | 0.2 | 2.3 | TBD | TBD | pF | 1,3,12\n | Input/output capacitance of Loop-\nCLoopback | 0.3\n1.0\n0.3\n1.0\nTBD\nTBD\npF\n | back\nCTEN | Input capacitance of TEN \n0.2\n2.3\n0.2\n2.3\nTBD\nTBD\npF \n1,3,12\nNOTE 1 | This parameter is not subject to production test. It is verified by design and characterization. The silicon only capacitance is validated",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-1096",
      "title": "delta ",
      "description": "delta \n-0.1\n0.1\n-0.1\n0.1\nTBD\nTBD\npF \n1,2,3,\n11\nCDDQS\nInput/output capacitance delta DQS_t \nand DQS_c\n0.04\n0.04\nTBD\nTBD\npF \n1,2,3,5\nCCK \nInput capacitance, CK_t and CK_c\n0.2\n0.7\n0.2\n0.6\nTBD\nTBD\npF \n1,3\nCDCK \nInput capacitance delta CK_t and \nCK_c\n0.05\n0.05\nTBD\nTBD\npF \n1,3,4\nCI \nInput capacitance(CTRL & ADD pins \nonly) \n0.2\n0.7\n0.2\n0.6\nTBD\nTBD\npF \n1,3,6\nCDI_ CTRL \nInput capacitance delta(All CTRL \npins only) \n-0.1\n0.1\n-0.1\n0.1\nTBD\nTBD\npF \n1,3,7,8\nCDI_ ADD \nInput capacitance delta(All ADD pins \nonl",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-1097",
      "title": ")",
      "description": ")\nNOTE 12\nTEN pin may be DRAM internally pulled low through a weak pull-down resistor to VSS. In this case CTEN might not be valid and \nsystem shall verify TEN signal with Vendor specific information.\n |  | Table 514 — Silicon Pad I/O Capacitance DDR5-6800 to DDR5-8400 |  |  |  |  |  | \n |  | DDR5-6800/ |  |  | DDR5-8000/ |  |  | \n |  | 7200/7600 |  |  | 8400 |  |  | \nSymbol | Parameter |  |  |  |  |  | Unit | NOTE\n |  | min | max | min |  | max |  | \nCIO | Input/output capacitance | TBD | TBD |",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-1098",
      "title": "ALERT | TBD | TBD | TBD |  | TBD | pF | 1,3",
      "description": "ALERT | TBD | TBD | TBD |  | TBD | pF | 1,3\nCLoopback | Input/output capacitance of Loopback | TBD | TBD | TBD |  | TBD | pF | \nCTEN | Input capacitance of TEN | TBD | TBD | TBD |  | TBD | pF | 1,3,12\nCLoopback | Input/output capacitance of Loopback\nTBD\nTBD\nTBD\nTBD\npF\nCTEN | Input capacitance of TEN \nTBD\nTBD\nTBD\nTBD\npF \n1,3,12\nNOTE 1 | This parameter is not subject to production test. It is verified by design and characterization. The silicon only capacitance is validated\n | by de-embedding the ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-1099",
      "title": "t/output capacitance delta ",
      "description": "t/output capacitance delta \nTBD\nTBD\nTBD\nTBD\npF \n1,2,3,11\nCDDQS\nInput/output capacitance delta DQS_t and \nDQS_c\nTBD\nTBD\nTBD\nTBD\npF \n1,2,3,5\nCCK \nInput capacitance, CK_t and CK_c\nTBD\nTBD\nTBD\nTBD\npF \n1,3\nCDCK \nInput capacitance delta CK_t and CK_c\nTBD\nTBD\nTBD\nTBD\npF \n1,3,4\nCI \nInput capacitance(CTRL & ADD pins only) \nTBD\nTBD\nTBD\nTBD\npF \n1,3,6\nCDI_ CTRL \nInput capacitance delta(All CTRL pins only) \nTBD\nTBD\nTBD\nTBD\npF \n1,3,7,8\nCDI_ ADD \nInput capacitance delta(All ADD pins only) \nTBD\nTBD\nTBD\nTBD\npF \n",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-1100",
      "title": "NOTE 12",
      "description": "NOTE 12\nTEN pin may be DRAM internally pulled low through a weak pull-down resistor to VSS. In this case CTEN might not be valid and \nsystem shall verify TEN signal with Vendor specific information.\n | Table 515 — DRAM Package Electrical Specifications (X4/X8) |  |  |  |  |  | \n |  |  | DDR5-3200 to |  | DDR5-5200 to |  | \n |  |  | DDR5-4800 |  | DDR5-6400 |  | \nParameter | Symbol |  |  |  |  | Unit | NOTE\n |  | min | max | min | max |  | \n |  |  |  |  |  |  | 1,2,4,5,10,\nInput/output Zpkg | Zpk",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-1101",
      "title": "delay_ALERT | 10 | 60 | TBD | TBD | ps | 1,3,5,10,11",
      "description": "delay_ALERT | 10 | 60 | TBD | TBD | ps | 1,3,5,10,11\nLoopback Zpkg | Zpkg_Loopback | 45 | 75 | TBD | TBD | W | 1,2,5,10,11\nLoopback Delay | Tpkg_delay_Loopback | 10 | 60 | TBD | TBD | ps | 1,3,5,10,11\n | 45\n75\nTBD\nTBD\nW\n1,2,5,10,11\nLoopback Zpkg \nZpkg_Loopback\n | 10\n60\nTBD\nTBD\nps\n1,3,5,10,11\n Loopback Delay \nTpkg_delay_Loopback\nNOTE 1 | This parameter is not subject to production test.\nNOTE 2 | This parameter is validated by using TDR (Time Domain Reflectometry) data to calculate the average Zpk",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-1102",
      "title": "3,4,5,11",
      "description": "3,4,5,11\nDQS_t, DQS_c Zpkg \nZpkg_DQS\n45\n75\nTBD\nTBD\nW\n1,2,5,10,\n11,13\nDQS_t, DQS_c Pkg Delay \nTpkg_delay_DQS\n10\n35\nTBD\nTBD\nps\n1,3,5,10,\n11,13\nDelta Zpkg DQS_t, DQS_c\nDZpkg_DQS \n-\n5\nTBD\nTBD\nW\n1,2,5,7,10\nDelta Delay DQS_t, DQS_c \nDTpkg_delay_DQS\n-\n2\nTBD\nTBD\n ps \n1,3,5,7,10\nInput- CTRL pins Zpkg \nZpkg_CTRL\n45\n75\nTBD\nTBD\nW\n1,2,5,9,10,\n11\nInput- CTRL pins Pkg Delay \nTpkg_delay_CTRL \n10\n35\nTBD\nTBD\nps\n1,3,5,9,10,\n11\nInput- CMD ADD pins Zpkg\nZpkg_CA\n45\n75\nTBD\nTBD\nW\n1,2,5,8,10,\n11\nInput- CMD ADD pins Pkg ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-1103",
      "title": "D",
      "description": "D\nTBD\nW\n1,2,5,10,11\nALERT Delay \nTpkg_delay_ALERT\n10\n60\nTBD\nTBD\nps\n1,3,5,10,11\nLoopback Zpkg \nZpkg_Loopback\n45\n75\nTBD\nTBD\nW\n1,2,5,10,11\nLoopback Delay \nTpkg_delay_Loopback\n10\n60\nTBD\nTBD\nps\n1,3,5,10,11\nNOTE 1\nThis parameter is not subject to production test. \nNOTE 2\nThis parameter is validated by using TDR (Time Domain Reflectometry) data to calculate the average Zpkg_xx over the interval \nTpkg_delay_xx \nNOTE 3\nThis parameter is validated by using TDR data. Measurement methodology is TBD.\nNOTE 4\n",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-1104",
      "title": "l meet spec if the Zpkg and Tpkg_delay fall within the range",
      "description": "l meet spec if the Zpkg and Tpkg_delay fall within the ranges shown.\nNOTE 12\nZpkg_Loopback & Tpkg_delay_Loopback applies to LBDQ and LBDQS.\nNOTE 13\nZpkg_DQS & Tpkg_delay_DQS applies to TDQS_T & TDQS_C\n | Table 516 — DRAM Package Electrical Specifications (X16) |  |  |  |  |  | \n |  |  | DDR5-3200 to |  | DDR5-5200 to |  | \n |  | DDR5-4800 |  |  | DDR5-6400 |  | \nParameter | Symbol |  |  |  |  | Unit | NOTE\n |  | min | max | min | max |  | \n |  |  |  |  |  |  | 1,2,4,5,10,\nInput/output Zpkg | Zpk",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-1105",
      "title": "delay_ALERT | 10 | 60 | TBD | TBD | ps | 1,3,5,10,11",
      "description": "delay_ALERT | 10 | 60 | TBD | TBD | ps | 1,3,5,10,11\nLoopback Zpkg | Zpkg_Loopback | 45 | 75 | TBD | TBD | W | 1,2,5,10,11\nLoopback Delay | Tpkg_delay_Loopback | 10 | 60 | TBD | TBD | ps | 1,3,5,10,11\n | Loopback Zpkg \n45\n75\nTBD\nTBD\nW\n1,2,5,10,11\nZpkg_Loopback\n | 10\n60\nTBD\nTBD\nps\n1,3,5,10,11\n Loopback Delay \nTpkg_delay_Loopback\nNOTE 1 | This parameter is not subject to production test.\nNOTE 2 | This parameter is validated by using TDR (Time Domain Reflectometry) data to calculate the average Zpk",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-1106",
      "title": "BD",
      "description": "BD\nps\n1,3,4,5,11\nDQS_t, DQS_c Zpkg \nZpkg_DQS\n45\n75\nTBD\nTBD\nW\n1,2,5,10,11\nDQS_t, DQS_c Pkg Delay \nTpkg_delay_DQS\n10\n40\nTBD\nTBD\nps\n1,3,5,10,11\nDelta Zpkg DQS_t, DQS_c\nDZpkg_DQS \n-\n5\nTBD\nTBD\nW\n1,2,5,7,10\nDelta Delay DQS_t, DQS_c \nDTpkg_delay_DQS\n-\n2\nTBD\nTBD\n ps \n1,3,5,7,10\nInput- CTRL pins Zpkg \nZpkg_CTRL\n45\n75\nTBD\nTBD\nW\n1,2,5,9,10,\n11\nInput- CTRL pins Pkg Delay \nTpkg_delay_CTRL \n10\n40\nTBD\nTBD\nps\n1,3,5,9,10,\n11\nInput- CMD ADD pins Zpkg\nZpkg_CA\n45\n75\nTBD\nTBD\nW\n1,2,5,8,10,\n11\nInput- CMD ADD pins Pkg ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-1107",
      "title": "D",
      "description": "D\nTBD\nW\n1,2,5,10,11\nALERT Delay \nTpkg_delay_ALERT\n10\n60\nTBD\nTBD\nps\n1,3,5,10,11\nLoopback Zpkg \nZpkg_Loopback\n45\n75\nTBD\nTBD\nW\n1,2,5,10,11\nLoopback Delay \nTpkg_delay_Loopback\n10\n60\nTBD\nTBD\nps\n1,3,5,10,11\nNOTE 1\nThis parameter is not subject to production test. \nNOTE 2\nThis parameter is validated by using TDR (Time Domain Reflectometry) data to calculate the average Zpkg_xx over the interval \nTpkg_delay_xx \nNOTE 3\nThis parameter is validated by using TDR data. Measurement methodology is TBD.\nNOTE 4\n",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-1108",
      "title": "measurement procedures |  | ",
      "description": "measurement procedures |  | \nJEDEC Standard No. 79-5\nPage 448\n12.1\nElectrostatic Discharge Sensitivity Characteristics\nThe Electrostatic Discharge Sensitivity Characteristics are provided in Table 517\nTable 517 — Electrostatic Discharge Sensitivity Characteristics\nPARAMETER 1\nSYMBOL\nMIN\nMAX\nUNIT\nNOTES\nHuman body model (HBM)\nESDHBM\n1000\n-\nV\n2\nCharged-device model (CDM)\nESDCDM\n250\n-\nV\n3\nNOTE 1\nState-of-the-art basic ESD control measures have to be in place when handling devices\nNOTE 2\nRefer to ESD",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-1109",
      "title": "hms to specify the relevant AC timing parameter values of th",
      "description": "hms to specify the relevant AC timing parameter values of the\nThe maximum DC High level of Output signal = 1.0 * VDDQ,\nThe minimum DC Low level of Output signal = { 34 /( 34 + 50 ) } *VDDQ = 0.4* VDDQ\nThe nominal reference level of an Output signal can be approximated by the following:\nThe center of maximum DC High and minimum DC Low = { ( 1 + 0.4 ) / 2 } * VDDQ = 0.7 * VDDQ\nThe actual reference level of Output signal might vary with driver Ron and reference load tolerances. Thus, the actual ref",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-1110",
      "title": "ns, generally one or more coaxial transmission lines termina",
      "description": "ns, generally one or more coaxial transmission lines terminated \nat the tester electronics.\nFigure 215 — Reference Load for AC Timing and Output Slew Rate\nTiming Reference Point\nTiming Reference Point\nJEDEC Standard No. 79-5 | \nPage 450 | \n13.2 | Rounding Definitions and Algorithms\nSoftware algorithms for calculation of timing parameters are subject to rounding errors from many | \nsources. For example, a system may use a memory clock with a nominal frequency of 2200 MHz, or a | \nclock period of ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-1111",
      "title": "on factors on device testing and | ",
      "description": "on factors on device testing and | \nspecification to avoid losing performance due to rounding errors. All timing parameters should be defined | \nto align with the rules defined. | \nThese rules are: | \nparameters. These algorithms rely on results that are within correction factors on device testing and | \nspecification to avoid losing performance due to rounding errors. All timing parameters should be defined | \nto align with the rules defined. | \nThese rules are: | \n• | Parameter values are to b",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "RD"
        }
      ]
    },
    {
      "id": "REQ-1112",
      "title": "t is impossible to express all digits after ",
      "description": "t is impossible to express all digits after \nthe decimal point exactly, and rounding must be done because the DDR5 SDRAM specification establishes \na minimum granularity for timing parameters of 1 ps.\nRules for rounding must be defined to allow optimization of device performance without violating device \nparameters. These algorithms rely on results that are within correction factors on device testing and \nspecification to avoid losing performance due to rounding errors. All timing parameters sho",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "RD"
        }
      ]
    },
    {
      "id": "REQ-1113",
      "title": "ameters specified in ns when converting to nCK units.",
      "description": "ameters specified in ns when converting to nCK units.\nnCK\nceiling\nparameter_in_ns\napplication_tCK_in_ns_(RD)\n---------------------------------------------------------------------------\n\n\n\n– 0.01\n=\nparameter_in_ps x 1000\napplication_tCK_in_ps_(RD)\n---------------------------------------------------------------------------\n\n\n\n990\n+\n1000\n-------------------------------------------------------------------------------------------------\n=\n |  |  | Table 518 — Example 1, Using Integer Math |  |",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "RD"
        }
      ]
    },
    {
      "id": "REQ-1114",
      "title": "nteger Math to Convert tAA(min) from ns to nCK",
      "description": "nteger Math to Convert tAA(min) from ns to nCK\nThis algorithm subtracts a 1.0% correction factor from nCK and rounds up to the next integer value.\nint MTB, FTB, TaaMin, ClockPeriod, TempNck, TaaInNck;\nTaaMin = 16.250;              (datarate = 3200)                   // tAAmin in ns\nCorrection = 0.01                                                            // 1.0%, per rounding algorithm\nClockPeriod = ApplicationTckInNs (RD);                         // Clock period is application specific\nTempN",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "RD"
        }
      ]
    },
    {
      "id": "REQ-1115",
      "title": "3200",
      "description": "3200\n16.250\n0.625\n26.000\n0.01\n25.990\n26\n3600\n16.650\n0.555\n30.000\n0.01\n29.990\n30\n4000\n16.000\n0.500\n32.000\n0.01\n31.990\n32\n4400\n16.344\n0.454\n36.000\n0.01\n35.990\n36\n4800\n16.640\n0.416\n40.000\n0.01\n39.990\n40\n |  |  | Table 519 — Example 2, Using Integer Math |  | \n |  |  | DDR5 Device Operating at Standard Application Frequencies |  | \n |  |  | Timing Parameter: tWR(min) = 30ns = 30000ps |  | \nApplication |  | Application | (Device tWR * 1000) | Add Inverse | Truncate Corrected\n | Device tWR |  |  |  | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "RD"
        }
      ]
    },
    {
      "id": "REQ-1116",
      "title": "rade",
      "description": "rade\nDevice tWR\nApplication \ntCK (RD)\n(Device tWR * 1000)\nApplication tCK\nAdd Inverse \nCorrection\nTruncate Corrected \nnCK / 1000\nps\nps\nScaled nCK\nScaled nCK\nnCK (Integer)\n3200\n30000\n625\n48000\n48990\n48\n3600\n29970\n555\n54000\n54990\n54\n4000\n30000\n500\n60000\n60990\n60\n4400\n29964\n454\n66000\n66990\n66\n4800\n29952\n416\n72000\n72990\n72\n5600\n29988\n357\n84000\n84990\n84",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "RD"
        }
      ]
    },
    {
      "id": "REQ-1117",
      "title": "ed nCK",
      "description": "ed nCK\nnCK (Integer)\n3200\n30000\n625\n48000\n48990\n48\n3600\n29970\n555\n54000\n54990\n54\n4000\n30000\n500\n60000\n60990\n60\n4400\n29964\n454\n66000\n66990\n66\n4800\n29952\n416\n72000\n72990\n72\n5600\n29988\n357\n84000\n84990\n84\nSpeed |  | DDR5-3200 |  | DDR5-3600 |  | DDR5-4000 |  |  | \n |  |  |  |  |  |  |  | Units | NOTE\nParameter | Symbol | MIN | MAX | MIN | MAX | MIN | MAX |  | \nClock Timing |  |  |  |  |  |  |  |  | \nAverage Clock Period | tCK(avg) | 0.625 | <0.681 | 0.555 | <0.625 | 0.500 | <0.555 |  | 1\nCommand and",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        },
        {
          "name": "READ"
        },
        {
          "name": "PRE"
        }
      ]
    },
    {
      "id": "REQ-1118",
      "title": "y |  |  |  |  |  |  |  |  | ",
      "description": "y |  |  |  |  |  |  |  |  | \nWRITE recovery time | tWR | 30.000 | - | 29.970 | - | 30.000 | - | ns | \nNOTE 1 | Timing Parameters that scale are rounded down to 1ps of accuracy. |  |  |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 453\n13.3\nTiming Parameters by Speed Grade\nAnalog timing parameters defined in this section are to be rounded to 1 ps of accuracy. Parameter min \nvalues which scale with tCKmin are to be defined using the tCKmin in the associated data rate.\n13.3.1   Timing Parameters for",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-1119",
      "title": "r 1KB page ",
      "description": "r 1KB page \nsize\ntRRD_L(1K)\nMax(8nCK,\n5ns)\n-\nMax(8nCK,\n5ns)\n-\nMax(8nCK,\n5ns)\n-\nnCK\nFour activate window for 2KB page size\ntFAW_2K\nMax(40nCK, \n25ns)\n-\n Max(40nCK, \n22.200ns)\n-\nMax(40nCK, \n20ns)\n-\nnCK\n1\nFour activate window for 1KB page size\ntFAW_1K\nMax(32nCK, \n20ns)\n-\nMax(32nCK, \n17.760ns)\n-\nMax(32nCK, \n16ns)\n-\nnCK\n1\nDelay from start of internal write trans-\naction to internal read command for dif-\nferent bank group\ntWTR_S\nMax(4nCK, \n2.5ns)\n-\nMax(4nCK, \n2.5ns)\n-\nMax(4nCK, \n2.5ns)\n-\nns\nDelay from ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "READ"
        },
        {
          "name": "PRE"
        },
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-1120",
      "title": "7.5ns)",
      "description": "7.5ns)\n-\nns\nPRECHARGE (PRE) to PRECHARGE \n(PRE) delay\ntPPD\n2\n2\n2\nnCK(avg)\nWRITE recovery time\ntWR\n30.000\n-\n29.970\n-\n30.000\n-\nns\nNOTE 1\nTiming Parameters that scale are rounded down to 1ps of accuracy.\n | Table 521 — Timing Parameters for DDR5-4400 to DDR5-5200 |  |  |  |  |  |  |  | \nSpeed |  | DDR5-4400 |  | DDR5-4800 |  | DDR5-5200 |  |  | \n |  |  |  |  |  |  |  | Units | NOTE\nParameter | Symbol | MIN | MAX | MIN | MAX | MIN | MAX |  | \nClock Timing |  |  |  |  |  |  |  |  | \nAverage Clock Per",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        },
        {
          "name": "WRITE"
        },
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-1121",
      "title": "E (PRE) to PRECHARGE |  |  |  |  |  |  |  |  | ",
      "description": "E (PRE) to PRECHARGE |  |  |  |  |  |  |  |  | \n | tPPD | 2 |  | 2 |  | 2 |  | nCK(avg) | \n(PRE) delay |  |  |  |  |  |  |  |  | \nWRITE recovery time | tWR | 29.964 | - | 29.952 | - | TBD | - | ns | 1\nJEDEC Standard No. 79-5\nPage 454\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n13.3.2   Timing Parameters for DDR-440",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        },
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-1122",
      "title": "delay to same bank group for 1KB page ",
      "description": "delay to same bank group for 1KB page \nsize\ntRRD_L(1K)\nmax(8nCK,\n5ns)\n-\nmax(8nCK,\n5ns)\n-\nmax(8nCK,\n5ns)\n-\nnCK\nFour activate window for 2KB page size\ntFAW_2K\nMax(40nCK, \n18.160ns)\nMax(40nCK, \n16.640ns)\nMax(40nCK, \n15.360ns)\n-\nns\n1\nFour activate window for 1KB page size\ntFAW_1K\nMax(32nCK, \n14.528ns)\nMax(32nCK, \n13.312ns)\nMax(32nCK, \n12.288ns)\n-\nns\n1\nDelay from start of internal write trans-\naction to internal read command for dif-\nferent bank group\ntWTR_S\nMax(4nCK, \n2.5ns)\n-\nMax(4nCK, \n2.5ns)\n2.5\n",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "READ"
        },
        {
          "name": "PRE"
        },
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-1123",
      "title": "ns)",
      "description": "ns)\n7.5\n-\nns\nPRECHARGE (PRE) to PRECHARGE \n(PRE) delay\ntPPD\n2\n2\n2\nnCK(avg)\nWRITE recovery time\ntWR\n29.964\n-\n29.952\n-\nTBD\n-\nns\n1\nNOTE 1\nTiming Parameters that scale are rounded down to 1ps of accuracy.\n | Table 522 — Timing Parameters for DDR5-5600 to DDR5-6400 |  |  |  |  |  |  |  | \nSpeed |  | DDR5-5600 |  | DDR5-6000 |  | DDR5-6400 |  |  | \n |  |  |  |  |  |  |  | Units | NOTE\nParameter | Symbol | MIN | MAX | MIN | MAX | MIN | MAX |  | \nClock Timing |  |  |  |  |  |  |  |  | \nAverage Clock Per",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        },
        {
          "name": "WRITE"
        },
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-1124",
      "title": "RECHARGE (PRE) to PRECHARGE |  |  |  |  |  |  |  |  | ",
      "description": "RECHARGE (PRE) to PRECHARGE |  |  |  |  |  |  |  |  | \n | tPPD | 2 |  | 2 |  | 2 |  | nCK(avg) | \n(PRE) delay |  |  |  |  |  |  |  |  | \nWRITE recovery time | tWR | TBD | - | TBD | - | TBD | - | ns | \nJEDEC Standard No. 79-5\nPage 455\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n13.3.3   Timing Parameters for DDR-560",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        },
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-1125",
      "title": "delay to same bank group for 1KB page ",
      "description": "delay to same bank group for 1KB page \nsize\ntRRD_L(1K)\nmax(8nCK,\n5ns)\n-\nmax(8nCK,\n5ns)\n-\nmax(8nCK,\n5ns)\n-\nnCK\nFour activate window for 2KB page size\ntFAW_2K\nMax(40nCK, \n14.280ns)\nMax(40nCK, \n13.320ns)\nMax(40nCK, \n12.480ns)\n-\nns\n1\nFour activate window for 1KB page size\ntFAW_1K\nMax(32nCK, \n11.424ns)\nMax(32nCK, \n10.656ns)\nMax(32nCK, \n10.240ns)\n-\nns\n1\nDelay from start of internal write trans-\naction to internal read command for dif-\nferent bank group\ntWTR_S\n2.5\n2.5\n2.5\n-\nns\nDelay from start of inter",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "READ"
        },
        {
          "name": "PRE"
        },
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-1126",
      "title": "RTP",
      "description": "RTP\n7.5\n7.5\n7.5\n-\nns\nPRECHARGE (PRE) to PRECHARGE \n(PRE) delay\ntPPD\n2\n2\n2\nnCK(avg)\nWRITE recovery time\ntWR\nTBD\n-\nTBD\n-\nTBD\n-\nns\nNOTE 1\nTiming Parameters that scale are rounded down to 1ps of accuracy.\n | Table 523 — Timing Parameters for DDR5-6800 to DDR5-7600 |  |  |  |  |  |  |  | \nSpeed |  | DDR5-6800 |  | DDR5-7200 |  | DDR5-7600 |  |  | \n |  |  |  |  |  |  |  | Units | NOTE\nParameter | Symbol | MIN | MAX | MIN | MAX | MIN | MAX |  | \nCommand and Address Timing |  |  |  |  |  |  |  |  | \nCAS",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        },
        {
          "name": "WRITE"
        },
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-1127",
      "title": "ECHARGE (PRE) to PRECHARGE |  |  |  |  |  |  |  |  | ",
      "description": "ECHARGE (PRE) to PRECHARGE |  |  |  |  |  |  |  |  | \n | tPPD | 2 |  | 2 |  | 2 |  | nCK(avg) | \n(PRE) delay |  |  |  |  |  |  |  |  | \nWRITE recovery time | tWR | TBD | - | TBD | - | TBD | - | ns | 1\nJEDEC Standard No. 79-5\nPage 456\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n13.3.4   Timing Parameters for DDR-680",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        },
        {
          "name": "WRITE"
        },
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-1128",
      "title": ",e,",
      "description": ",e,\n34\nDelay from start of internal write trans-\naction to internal read command for \nsame bank group\ntWTR_L\n10\n10\n10\n-\nns\n1,34\nInternal READ Command to PRE-\nCHARGE Command delay\ntRTP\n7.5\n7.5\n7.5\n-\nns\nPRECHARGE (PRE) to PRECHARGE \n(PRE) delay\ntPPD\n2\n2\n2\nnCK(avg)\nWRITE recovery time\ntWR\nTBD\n-\nTBD\n-\nTBD\n-\nns\n1",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "READ"
        },
        {
          "name": "PRE"
        },
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-1129",
      "title": "10",
      "description": "10\n10\n10\n-\nns\n1,34\nInternal READ Command to PRE-\nCHARGE Command delay\ntRTP\n7.5\n7.5\n7.5\n-\nns\nPRECHARGE (PRE) to PRECHARGE \n(PRE) delay\ntPPD\n2\n2\n2\nnCK(avg)\nWRITE recovery time\ntWR\nTBD\n-\nTBD\n-\nTBD\n-\nns\n1\n | Table 524 — Timing Parameters for DDR5-8000 to DDR5-8400 |  |  |  |  |  | \nSpeed |  | DDR5-8000 |  | DDR5-8400 |  |  | \n |  |  |  |  |  | Units | NOTE\nParameter | Symbol | MIN | MAX | MIN | MAX |  | \nCommand and Address Timing |  |  |  |  |  |  | \nCAS_n to CAS_n command delay for same |  | max(8",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "READ"
        },
        {
          "name": "PRE"
        },
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-1130",
      "title": "delay |  |  |  |  |  |  | ",
      "description": "delay |  |  |  |  |  |  | \nPRECHARGE (PRE) to PRECHARGE (PRE) |  |  |  |  |  |  | \n | tPPD | 2 |  | 2 |  | nCK(avg) | \ndelay |  |  |  |  |  |  | \nWRITE recovery time | tWR | TBD | - | TBD | - | ns | 1\nJEDEC Standard No. 79-5\nPage 457\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n13.3.5   Timing Parameters for DDR-800",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "PRE"
        },
        {
          "name": "WRITE"
        },
        {
          "name": "READ"
        }
      ]
    },
    {
      "id": "REQ-1131",
      "title": "e bank group",
      "description": "e bank group\ntWTR_L\n10\n10\nns\n1,34\nInternal READ Command to PRECHARGE \nCommand delay\ntRTP\n7.5\n7.5\nns\nPRECHARGE (PRE) to PRECHARGE (PRE) \ndelay\ntPPD\n2\n2\nnCK(avg)\nWRITE recovery time\ntWR\nTBD\n-\nTBD\n-\nns\n1\nJEDEC Standard No. 79-5\nPage 458\n13.3.6   Timing Parameters for 3DS-DDR5-3200 to 3DS-DDR5-4000 x4 2H & 4H\nAnalog timing parameters defined in this section are to be rounded to 1 ps of accuracy. Parameter min\nvalues which scale with tCKmin are to be defined using the tCKmin in the associated data ra",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "READ"
        },
        {
          "name": "PRE"
        },
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-1132",
      "title": "4H",
      "description": "4H\nAnalog timing parameters defined in this section are to be rounded to 1 ps of accuracy. Parameter min\nvalues which scale with tCKmin are to be defined using the tCKmin in the associated data rate.\n | Table 525 — Timing Parameters for x4 2H & 4H 3DS-DDR5-3200 to 3DS-DDR5-4000 |  |  |  |  |  |  |  | \nSpeed |  | DDR5-3200 |  | DDR5-3600 |  |  | DDR5-4000 |  | \n |  |  |  |  |  |  |  | Unit | \n |  |  |  |  |  |  |  |  | Notes\n |  |  |  |  |  |  |  | s | \nParameter | Symbol | MIN | MAX | MIN | MAX ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        }
      ]
    },
    {
      "id": "REQ-1133",
      "title": "8 | - | nCK | ",
      "description": "8 | - | nCK | \n |  |  |  |  |  |  |  |  | 1,13\nDIMM Channel Activate Command |  |  |  |  |  |  |  |  | 4,10,1\n | nDCAC | - | 32 | - | 32 | - | 32 | ACT | \nCount in tDCAW |  |  |  |  |  |  |  |  | 1,13\nJEDEC Standard No. 79-5\nPage 458\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n13.3.6   Timing Parameters for 3DS-DDR",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        }
      ]
    },
    {
      "id": "REQ-1134",
      "title": "ent bank group in ",
      "description": "ent bank group in \nsame logical rank\nCL - CWL + RBL/2 + 2tCK - (Read DQS offset) \n+ (tRPST - 0.5tCK) + tWPRE\n4,5,7,8\nMinimum Write to Read command \ndelay for different bank group in \nsame logical rank\ntCCD_S_\nWTR_slr\nCWL + WBL/2 + tWTR_S\nnCK\n4,6,8\nMinimum Read to Read command \ndelay in different logical ranks\ntCCD_dlr\n8\n-\n8\n-\n8\n-\nnCK\n4\nMinimum Write to Write command \ndelay in different logical ranks\ntCCD_ \nWR_dlr\n8\n-\n8\n-\n8\n-\nnCK\n4,12\nMinimum Write to Write command \ndelay in different physical ra",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        }
      ]
    },
    {
      "id": "REQ-1135",
      "title": "logi-",
      "description": "logi-\ncal ranks\ntFAW_dlr\n16\n-\n16\n-\n16\n-\nnCK\n4\nActivate window by DIMM channel\ntDCAW\n128\n-\n128\n-\n128\n-\nnCK\n4,10,1\n1,13\nDIMM Channel Activate Command \nCount in tDCAW\nnDCAC\n-\n32\n-\n32\n-\n32\nACT\n4,10,1\n1,13\n | Table 525 — Timing Parameters for x4 2H & 4H 3DS-DDR5-3200 to 3DS-DDR5-4000 (Cont’d)\n | Speed\nDDR5-3200\nDDR5-3600\nDDR5-4000\n | Unit\n | Notes\n | s\n | Parameter\nSymbol\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nReset/Self Refresh Timing | \n | max(5nCK,    \nmax(5nCK,    \nmax(5nCK,\nExit Self Refresh to commands not | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-1136",
      "title": "TTERN command.",
      "description": "TTERN command.\nNOTE 13 | Parameter applies to dual-physical-rank (36 and 40 placement) 3DS-based DIMMs built with JEDEC PMICXXXX, but may not\n | apply to DIMMs built with higher current capacity PMICs\nJEDEC Standard No. 79-5\nPage 459\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\nReset/Self Refresh Timing\nExit Self Re",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-1137",
      "title": "lf Refresh Timing",
      "description": "lf Refresh Timing\nExit Self Refresh to commands not \nrequiring a locked DLL\ntXS_3DS\nmax(5nCK,    \ntRFC_ \nslr1(min) \n+10ns)\nmax(5nCK,    \ntRFC_ \nslr1(min) \n+10ns)\nmax(5nCK,    \ntRFC_ \nslr1(min) \n+10ns)\nNOTE 1\nFor x4 devices only. x8 device timings are TBD.\nNOTE 2\nUpon exit from Self-Refresh, the 3D Stacked DDR5 SDRAM requires a minimum of one extra refresh command to all logical ranks \nbefore it is put back into Self-Refresh Mode.\nNOTE 3\nThis parameter utilizes a component that varies based on de",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-1138",
      "title": "nt) 3DS-based DIMMs built with JEDEC PMICXXXX, but may not ",
      "description": "nt) 3DS-based DIMMs built with JEDEC PMICXXXX, but may not \napply to DIMMs built with higher current capacity PMICs\nTable 525 — Timing Parameters for x4 2H & 4H 3DS-DDR5-3200 to 3DS-DDR5-4000 (Cont’d)\nSpeed\nDDR5-3200\nDDR5-3600\nDDR5-4000\nUnit\ns\nNotes\nParameter\nSymbol\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-1139",
      "title": "er current capacity PMICs",
      "description": "er current capacity PMICs\nTable 525 — Timing Parameters for x4 2H & 4H 3DS-DDR5-3200 to 3DS-DDR5-4000 (Cont’d)\nSpeed\nDDR5-3200\nDDR5-3600\nDDR5-4000\nUnit\ns\nNotes\nParameter\nSymbol\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\n | Table 526 — Timing Parameters for x4 2H & 4H 3DS-DDR5-4400 to 3DS-DDR5-5200 |  |  |  |  |  |  |  | \nSpeed |  | DDR5-4400 |  |  | DDR5-4800 |  | DDR5-5200 |  | \n |  |  |  |  |  |  |  | Units | Notes\nParameter | Symbol | MIN | MAX | MIN | MAX | MIN | MAX |  | \nCommand and Address Timing for 3DS | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        }
      ]
    },
    {
      "id": "REQ-1140",
      "title": "| - | nCK | ",
      "description": "| - | nCK | \n |  |  |  |  |  |  |  |  | 11,13\nDIMM Channel Activate Command |  |  |  |  |  |  |  |  | 4,10,\n | nDCAC | - | 32 | - | 32 | - | 32 | ACT | \nCount in tDCAW |  |  |  |  |  |  |  |  | 11,13\nJEDEC Standard No. 79-5\nPage 460\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n13.3.7   Timing Parameters for 3DS-DDR5",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        }
      ]
    },
    {
      "id": "REQ-1141",
      "title": "RBL/2 + 2tCK - (Read DQS offset) ",
      "description": "RBL/2 + 2tCK - (Read DQS offset) \n+ (tRPST - 0.5tCK) + tWPRE\n4,5,7,8\nMinimum Write to Read command \ndelay for different bank group in \nsame logical rank\ntCCD_S_\nWTR_slr\nCWL + WBL/2 + tWTR_S\nnCK\n4,6,8\nMinimum Read to Read command \ndelay in different logical ranks\ntCCD_dlr\n8\n-\n8\n-\nTBD\n-\nnCK\n4\nMinimum Write to Write command \ndelay in different logical ranks\ntCCD_ \nWR_dlr\n8\n-\n8\n-\nTBD\n-\nnCK\n4,12\nMinimum Write to Write command \ndelay in different physical ranks\ntCCD_ \nWR_dpr\n8\n-\n8\n-\n8\n-\nnCK\n4,12,\n13\nM",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        }
      ]
    },
    {
      "id": "REQ-1142",
      "title": "logi-",
      "description": "logi-\ncal ranks\ntFAW_dlr\n16\n-\n16\n-\n16\n-\nnCK\n4\nActivate window by DIMM channel\ntDCAW\n128\n-\n128\n-\n128\n-\nnCK\n4,10,\n11,13\nDIMM Channel Activate Command \nCount in tDCAW\nnDCAC\n-\n32\n-\n32\n-\n32\nACT\n4,10,\n11,13\n | Table 526 — Timing Parameters for x4 2H & 4H 3DS-DDR5-4400 to 3DS-DDR5-5200 (Cont’d)\n | Speed\nDDR5-4400\nDDR5-4800\nDDR5-5200\n | Notes\nUnits\n | Parameter\nSymbol\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nReset/Self Refresh Timing | \n | max(5nCK,    \nmax(5nCK,    \nmax(5nCK,\nExit Self Refresh to commands not | tRFC_ \n",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "ACT"
        },
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-1143",
      "title": "TTERN command.",
      "description": "TTERN command.\nNOTE 13 | Parameter applies to dual-physical-rank (36 and 40 placement) 3DS-based DIMMs built with JEDEC PMICXXXX, but may not apply\n | to DIMMs built with higher current capacity PMICs\nJEDEC Standard No. 79-5\nPage 461\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\nReset/Self Refresh Timing\nExit Self Re",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-1144",
      "title": "lf Refresh Timing",
      "description": "lf Refresh Timing\nExit Self Refresh to commands not \nrequiring a locked DLL\ntXS_3DS\nmax(5nCK,    \ntRFC_ \nslr1(min) \n+10ns)\nmax(5nCK,    \ntRFC_ \nslr1(min) \n+10ns)\nmax(5nCK,    \ntRFC_ \nslr1(min) \n+10ns)\nNOTE 1\nFor x4 devices only. x8 device timings are TBD.\nNOTE 2\nUpon exit from Self-Refresh, the 3D Stacked DDR5 SDRAM requires a minimum of one extra refresh command to all logical ranks \nbefore it is put back into Self-Refresh Mode.\nNOTE 3\nThis parameter utilizes a component that varies based on de",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "WRITE"
        }
      ]
    },
    {
      "id": "REQ-1145",
      "title": "nt) 3DS-based DIMMs built with JEDEC PMICXXXX, but may not a",
      "description": "nt) 3DS-based DIMMs built with JEDEC PMICXXXX, but may not apply \nto DIMMs built with higher current capacity PMICs\nTable 526 — Timing Parameters for x4 2H & 4H 3DS-DDR5-4400 to 3DS-DDR5-5200 (Cont’d)\nSpeed\nDDR5-4400\nDDR5-4800\nDDR5-5200\nParameter\nSymbol\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-1146",
      "title": "ilt with higher current capacity PMICs",
      "description": "ilt with higher current capacity PMICs\nTable 526 — Timing Parameters for x4 2H & 4H 3DS-DDR5-4400 to 3DS-DDR5-5200 (Cont’d)\nSpeed\nDDR5-4400\nDDR5-4800\nDDR5-5200\nParameter\nSymbol\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\n | Table 527 — Timing Parameters for x4 2H & 4H 3DS-DDR5-5600 to 3DS-DDR5-6400 |  |  |  |  |  |  |  | \nSpeed |  | DDR5-5600 |  | DDR5-6000 |  |  | DDR5-6400 |  | \n |  |  |  |  |  |  |  | Units | Notes\nParameter | Symbol | MIN | MAX | MIN | MAX | MIN | MAX |  | \nCommand and Address Timing for 3DS | ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-1147",
      "title": "nk |  | ,xxns) |  | ,xxns) |  | ,xxns) |  |  | ",
      "description": "nk |  | ,xxns) |  | ,xxns) |  | ,xxns) |  |  | \nFour activate window to different logi- |  |  |  |  |  |  |  |  | \n | tFAW_dlr | 16 | - | 16 | - | 16 | - | nCK | 4\ncal ranks |  |  |  |  |  |  |  |  | \nJEDEC Standard No. 79-5\nPage 462\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n13.3.8   Timing Parameters for 3DS-DDR",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-1148",
      "title": "- CWL + RBL/2 + 2tCK - (Read DQS offset) ",
      "description": "- CWL + RBL/2 + 2tCK - (Read DQS offset) \n+ (tRPST - 0.5tCK) + tWPRE\nMinimum Write to Read command \ndelay for different bank group in \nsame logical rank\ntCCD_S_\nWTR_slr\nCWL + WBL/2 + tWTR_S\nnCK\n4,6,8\nMinimum Read to Read command \ndelay in different logical ranks\ntCCD_dlr\n8\n-\n8\n-\n8\n-\nnCK\n4\nMinimum Write to Write command \ndelay in different logical ranks\ntCCD_S_ \nWR_dlr\n8\n-\n8\n-\n8\n-\nnCK\n4\nMinimum Read to Write command \ndelay in different logical ranks\nCL - CWL + RBL/2 + 2tCK - (Read DQS offset) \n+ ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-1149",
      "title": "r activate window to the same ",
      "description": "r activate window to the same \nlogical rank \ntFAW_slr\nmax(32nCK\n,xxns)\n-\nmax(32nCK\n,xxns)\n-\nmax(32nCK\n,xxns)\n-\nnCK\n1,4,9\nFour activate window to different logi-\ncal ranks\ntFAW_dlr\n16\n-\n16\n-\n16\n-\nnCK\n4\n | Table 527 — Timing Parameters for x4 2H & 4H 3DS-DDR5-5600 to 3DS-DDR5-6400 (Cont’d)\n | Speed\nDDR5-5600\nDDR5-6000\nDDR5-6400\n | Notes\nUnits\n | Parameter\nSymbol\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nReset/Self Refresh Timing | \n | max(5nCK,    \nmax(5nCK,    \nmax(5nCK,\nExit Self Refresh to commands not | tRFC_ \n",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-1150",
      "title": "an pull in the tRTW timing",
      "description": "an pull in the tRTW timing\n | 1tCK needs to be added when 1.5tCK postamble\nNOTE 8 | CWL=CL-2\nNOTE 9 | Timing Parameters that scale are rounded down to 1ps of accuracy.\nJEDEC Standard No. 79-5\nPage 463\nLIGHT GREY - All Light Grey text is defined as something that should be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\nReset/Self Refresh Timing\nExit Self Refresh to commands not \nrequiring ",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-1151",
      "title": "e are rounded down to 1ps of accuracy.",
      "description": "e are rounded down to 1ps of accuracy.\nTable 527 — Timing Parameters for x4 2H & 4H 3DS-DDR5-5600 to 3DS-DDR5-6400 (Cont’d)\nSpeed\nDDR5-5600\nDDR5-6000\nDDR5-6400\nParameter\nSymbol\nMIN\nMAX\nMIN\nMAX\nMIN\nMAX\nJEDEC Standard No. 79-5 | \nPage 464 | \n14 | DDR5 Module Rank and Channel Timings\n14.1 | Module Rank and Channel Limitations for DDR5 DIMMs\nTo achieve efficient module power supply design for JEDEC-standard DDR5 DIMMs, minimum timings as well as | \nlimitations in the number of DRAMs are provided for",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-1152",
      "title": "SR x4 |  |  | No restriction |  | ",
      "description": "SR x4 |  |  | No restriction |  | \nDR x4 |  | No restriction |  | 10 | 20\nDR x4 (2H 3DS) | No restriction |  | 40 | 10 | 20\nDR x4 (4H 3DS) | 30 |  | 40 | 10 | 20\nDR x4 (8H 3DS) | 30 |  | 40 | 10 | 20\nDR x4 (8H 3DS) | 30\n40\n10\n20\n | Notes\n1, 2, 3, 4, 7, 8, 9\n1, 5, 6, 7, 9\nNOTE 1 | Any combination of commands with up to the maximum of die per channel and per DIMM, per condition is allowed.\nNOTE 2 | Refresh commands to different channels do not require stagger.\nNOTE 3 | tRFC_dlr must be met for ref",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "REFab"
        }
      ]
    },
    {
      "id": "REQ-1153",
      "title": "d be considered TBD. The content may be accurate or ",
      "description": "d be considered TBD. The content may be accurate or \nthe same as previous technologies but has not yet been reviewed or determined to be the working assumption.\n14\nDDR5 Module Rank and Channel Timings\n14.1\nModule Rank and Channel Limitations for DDR5 DIMMs\nTo achieve efficient module power supply design for JEDEC-standard DDR5 DIMMs, minimum timings as well as \nlimitations in the number of DRAMs are provided for Refresh, and Write operations occurring on a single module. As \nwell, since these mo",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-1154",
      "title": "No restriction",
      "description": "No restriction\n5\n10\nSR x4\nNo restriction\nDR x4\nNo restriction\n10\n20\nDR x4 (2H 3DS)\nNo restriction\n40\n10\n20\nDR x4 (4H 3DS)\n30\n40\n10\n20\nDR x4 (8H 3DS)\n30\n40\n10\n20\nNotes\n1, 2, 3, 4, 7, 8, 9\n1, 5, 6, 7, 9\nNOTE 1\nAny combination of commands with up to the maximum of die per channel and per DIMM, per condition is allowed. \nNOTE 2\nRefresh commands to different channels do not require stagger.\nNOTE 3\ntRFC_dlr must be met for refresh commands to different logical ranks within a package rank on the same c",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "REFab"
        }
      ]
    },
    {
      "id": "REQ-1155",
      "title": "-banks refresh commands (REFab) and not to self-refresh entr",
      "description": "-banks refresh commands (REFab) and not to self-refresh entry or exit\nNOTE 9\nRestrictions apply to DIMMs built with JEDEC PMICXXXX, but may not apply to DIMMs built with higher current capacity \nPMICs\n | JEDEC Standard No. 79-5\n | Page 465\nAnnex A\nClock, DQS and DQ Validation Methodology | \n*THIS AREA IS SUBJECT TO CHANGE BASED ON SUPPLIER FEEDBACK* | \nA.1\nOverview | \nThis Annex describes the methodologies for validating specifications described in this document. Note that | \nsome of the methodo",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "table",
          "text"
        ]
      },
      "confidence": 0.5,
      "commands": [
        {
          "name": "REFab"
        }
      ]
    },
    {
      "id": "REQ-1156",
      "title": "to give some guidance as to what quantitative term should be",
      "description": "to give some guidance as to what quantitative term should be \nassigned to those qualitative statements. However, it must be noted that the numbers assigned are not \nabsolute.\nA.2\nValidation Equipment\nMost of the voltage and timing measurements are performed using real time scopes and/or Bit Error Rate \n(BER) testers.\nA.2.2  Bit Error Rate Tester (BERT)\nA.3\nDDR5 DRAM Input Clock Jitter Validation\nA.3.1  Validation of DRAM Input Clock Jitter Specifications\n\nStandard Improvement Form | JEDEC\n | The",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text",
          "figure",
          "table"
        ]
      },
      "confidence": 0.5
    },
    {
      "id": "REQ-1157",
      "title": "ause number",
      "description": "ause number\nThe referenced clause number has proven to be: \nUnclear \n \nToo Rigid \n \nIn Error\n2.\nRecommendations for correction:\n3.\nOther suggestions for document improvement:\nCity/State/Zip: \n \nDate:\n\n<image: ICCBased(RGB,sRGB IEC61966-2.1), width: 780, height: 251, bpc: 8>",
      "source_pages": [
        null
      ],
      "evidence": {
        "kinds": [
          "text"
        ]
      },
      "confidence": 0.5
    }
  ],
  "metadata": {
    "total_units": 1157
  }
}