read_verilog ../top.v
memory_collect
proc
write_smt2 smt2.smt2
write_verilog synth.v 
