
*** Running vivado
    with args -log design_1_microblaze_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_microblaze_1_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_microblaze_1_0.tcl -notrace
Command: synth_design -top design_1_microblaze_1_0 -part xc7a200tsbg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5439 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1393.949 ; gain = 86.000 ; free physical = 6633 ; free virtual = 17602
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_1_0' [/home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_microblaze_1_0/synth/design_1_microblaze_1_0.vhd:153]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: design_1_microblaze_1_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 1 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000001000011010000010000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000001000011010000011111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 0 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 64 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000010011111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 1 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 13 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 65536 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 16 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at '/home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/4f30/hdl/microblaze_v10_0_vh_rfs.vhd:157134' bound to instance 'U0' of component 'MicroBlaze' [/home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_microblaze_1_0/synth/design_1_microblaze_1_0.vhd:879]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_1_0' (62#1) [/home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_microblaze_1_0/synth/design_1_microblaze_1_0.vhd:153]
WARNING: [Synth 8-3331] design MB_SRLC16E has unconnected port Config_Reset
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[7]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[6]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[5]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[4]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[3]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[2]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[1]
WARNING: [Synth 8-3331] design address_hit has unconnected port Trace_Sel
WARNING: [Synth 8-3331] design mb_sync_bit has unconnected port Scan_Reset_Sel
WARNING: [Synth 8-3331] design mb_sync_bit has unconnected port Scan_Reset
WARNING: [Synth 8-3331] design mb_sync_bit__parameterized4 has unconnected port Scan_Reset_Sel
WARNING: [Synth 8-3331] design mb_sync_bit__parameterized4 has unconnected port Scan_Reset
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1023]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1022]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1021]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1020]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1019]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1018]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1017]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1016]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1015]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1014]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1013]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1012]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1011]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1010]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1009]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1008]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1007]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1006]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1005]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1004]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1003]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1002]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1001]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1000]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[999]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[998]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[997]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[996]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[995]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[994]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[993]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[992]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[991]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[990]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[989]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[988]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[987]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[986]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[985]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[984]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[983]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[982]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[981]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[980]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[979]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[978]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[977]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[976]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[975]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[974]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[973]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[972]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[971]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[970]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[969]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[968]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[967]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[966]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[965]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[964]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[963]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[962]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[961]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[960]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[959]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[958]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[957]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[956]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[955]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[954]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[953]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[952]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[951]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[950]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[949]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[948]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[947]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[946]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[945]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[944]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[943]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[942]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[941]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[940]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[939]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[938]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[937]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:34 . Memory (MB): peak = 1710.219 ; gain = 402.270 ; free physical = 6443 ; free virtual = 17413
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:35 . Memory (MB): peak = 1710.219 ; gain = 402.270 ; free physical = 6463 ; free virtual = 17434
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 736 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_microblaze_1_0/design_1_microblaze_1_0_ooc_debug.xdc] for cell 'U0'
Finished Parsing XDC File [/home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_microblaze_1_0/design_1_microblaze_1_0_ooc_debug.xdc] for cell 'U0'
Parsing XDC File [/home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_microblaze_1_0/design_1_microblaze_1_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_microblaze_1_0/design_1_microblaze_1_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_microblaze_1_0/design_1_microblaze_1_0.xdc] for cell 'U0'
Finished Parsing XDC File [/home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_microblaze_1_0/design_1_microblaze_1_0.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_microblaze_1_0/design_1_microblaze_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_microblaze_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_microblaze_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.runs/design_1_microblaze_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.runs/design_1_microblaze_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 512 instances were transformed.
  FDE => FDRE: 32 instances
  FDR => FDRE: 162 instances
  FDS => FDSE: 1 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 96 instances
  MULT_AND => LUT2: 1 instances
  MUXCY_L => MUXCY: 172 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 32 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2070.652 ; gain = 0.004 ; free physical = 6098 ; free virtual = 17068
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:01:19 . Memory (MB): peak = 2070.652 ; gain = 762.703 ; free physical = 6253 ; free virtual = 17224
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:01:19 . Memory (MB): peak = 2070.652 ; gain = 762.703 ; free physical = 6253 ; free virtual = 17224
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.runs/design_1_microblaze_1_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:01:19 . Memory (MB): peak = 2070.652 ; gain = 762.703 ; free physical = 6253 ; free virtual = 17224
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "new_prediction_bits" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "new_prediction_bits" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "EX_Pattern_Cmp_Sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ex_gpr_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ex_move_to_MSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_move_to_FSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_idle_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Read_Data_Idle" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "w_fifo_almost_empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_data_last_word" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "last_outstanding_write_cmb2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "aw_w_fifo_almost_empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_fifo_almost_full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_fifo_full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_w_fifo_almost_full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_w_fifo_full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dbg_hit" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:01:22 . Memory (MB): peak = 2070.652 ; gain = 762.703 ; free physical = 6340 ; free virtual = 17311
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 10    
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 54    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	             4096 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 31    
	               30 Bit    Registers := 3     
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 18    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 26    
	                1 Bit    Registers := 329   
+---Muxes : 
	   2 Input     33 Bit        Muxes := 6     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 16    
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     30 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input     15 Bit        Muxes := 10    
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 11    
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 18    
	   3 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 225   
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mb_sync_bit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module comparator 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module PC_Module_gti 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               30 Bit    Registers := 2     
	               21 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 29    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 3     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
Module PreFetch_Buffer_gti 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module jump_logic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module Decode_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 134   
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 54    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
Module Operand_Select_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 3     
Module ALU_Bit__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Shift_Logic_Module_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module Byte_Doublet_Handle_gti 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
Module Data_Flow_Logic 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module msr_reg_gti 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module exception_registers_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	               13 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Data_Flow_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module DAXI_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module comparator__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 15    
Module cache_valid_bit_detect 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module Cache_Interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 9     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 9     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   3 Input      1 Bit        Muxes := 1     
Module DCache_gti 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module mb_sync_bit__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mb_sync_bit__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Debug 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 68    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 52    
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module MicroBlaze_GTi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module MicroBlaze_Core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MicroBlaze 
Detailed RTL Component Info : 
+---Registers : 
	             4096 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Use_Debug_Logic.Master_Core.Debug_Perf /\Performance_Debug_Control.ex_watchpoint_brk_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/of_set_MSR_IE_hold_reg)
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[9]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_set_MSR_IE_instr_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Instr_Excep_combo_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[8]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/mem_is_bs_instr_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Use_Debug_Logic.Master_Core.Debug_Perf /\Serial_Dbg_Intf.sync_stack_violation_occurence/Single_Synchronize.use_async_reset.sync_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/ex_MSR_set_decode_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_DCache.Using_WriteThrough.DCache_I1 /\Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.write_exclusive_fail_i_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_DCache.Using_WriteThrough.DCache_I1 /\Using_New_CacheInterface_for_AXI.read_exclusive_fail_1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Use_DBUS.DAXI_Interface_I1/mem_access_failed_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[10]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Use_Debug_Logic.Master_Core.Debug_Perf /\Performance_Debug_Control.watchpoint_brk_hold_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/\Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/\Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/\Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARBAR_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARBAR_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_DCache.Using_WriteThrough.DCache_I1 /\Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[3] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[3]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[4]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARPROT_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARPROT_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_DCache.Using_WriteThrough.DCache_I1 /\Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARPROT_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_DCache.Using_WriteThrough.DCache_I1 /\Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARID_I_reg[0] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_lsb_1_sel_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_msb_doublet_sel_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[21]' (FDCE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/ex_Sel_SPR_EA_I_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/ex_Instr_Excep_combo_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/ex_Take_Intr_or_Exc_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/ex_Interrupt_Brk_combo_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4095] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4094] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4093] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4092] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4091] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4090] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4089] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4088] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4087] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4086] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4085] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4084] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4083] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4082] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4081] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4080] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4079] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4078] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4077] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4076] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4075] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4074] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4073] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4072] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4071] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4070] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4069] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4068] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4067] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4066] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4065] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4064] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4063] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4062] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4061] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4060] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4059] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4058] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4057] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4056] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4055] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4054] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4053] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4052] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4051] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4050] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4049] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4048] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4047] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4046] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4045] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4044] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4043] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4042] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4041] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4040] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4039] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4038] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4037] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4036] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4035] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4034] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4033] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4032] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4031] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4030] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4029] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4027] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4026] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4015] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[3228]' (FDR) to 'U0/LOCKSTEP_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2844]' (FDR) to 'U0/LOCKSTEP_Out_reg[2766]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2838]' (FDR) to 'U0/LOCKSTEP_Out_reg[2837]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2837]' (FDR) to 'U0/LOCKSTEP_Out_reg[2836]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2836]' (FDR) to 'U0/LOCKSTEP_Out_reg[2835]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2154]' (FDR) to 'U0/LOCKSTEP_Out_reg[2153]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2153]' (FDR) to 'U0/LOCKSTEP_Out_reg[2152]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2152]' (FDR) to 'U0/LOCKSTEP_Out_reg[2151]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[663]' (FDR) to 'U0/LOCKSTEP_Out_reg[497]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[662]' (FDR) to 'U0/LOCKSTEP_Out_reg[496]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[661]' (FDR) to 'U0/LOCKSTEP_Out_reg[495]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[660]' (FDR) to 'U0/LOCKSTEP_Out_reg[494]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[659]' (FDR) to 'U0/LOCKSTEP_Out_reg[493]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[658]' (FDR) to 'U0/LOCKSTEP_Out_reg[492]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[657]' (FDR) to 'U0/LOCKSTEP_Out_reg[491]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[656]' (FDR) to 'U0/LOCKSTEP_Out_reg[490]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[655]' (FDR) to 'U0/LOCKSTEP_Out_reg[489]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[654]' (FDR) to 'U0/LOCKSTEP_Out_reg[488]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[653]' (FDR) to 'U0/LOCKSTEP_Out_reg[487]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[652]' (FDR) to 'U0/LOCKSTEP_Out_reg[486]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[651]' (FDR) to 'U0/LOCKSTEP_Out_reg[485]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[650]' (FDR) to 'U0/LOCKSTEP_Out_reg[484]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[649]' (FDR) to 'U0/LOCKSTEP_Out_reg[483]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[648]' (FDR) to 'U0/LOCKSTEP_Out_reg[482]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[647]' (FDR) to 'U0/LOCKSTEP_Out_reg[481]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[646]' (FDR) to 'U0/LOCKSTEP_Out_reg[480]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[645]' (FDR) to 'U0/LOCKSTEP_Out_reg[479]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[644]' (FDR) to 'U0/LOCKSTEP_Out_reg[478]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[643]' (FDR) to 'U0/LOCKSTEP_Out_reg[477]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[642]' (FDR) to 'U0/LOCKSTEP_Out_reg[476]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[641]' (FDR) to 'U0/LOCKSTEP_Out_reg[475]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[640]' (FDR) to 'U0/LOCKSTEP_Out_reg[474]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[639]' (FDR) to 'U0/LOCKSTEP_Out_reg[473]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[638]' (FDR) to 'U0/LOCKSTEP_Out_reg[472]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[637]' (FDR) to 'U0/LOCKSTEP_Out_reg[471]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[636]' (FDR) to 'U0/LOCKSTEP_Out_reg[470]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[635]' (FDR) to 'U0/LOCKSTEP_Out_reg[469]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[634]' (FDR) to 'U0/LOCKSTEP_Out_reg[468]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[633]' (FDR) to 'U0/LOCKSTEP_Out_reg[467]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[632]' (FDR) to 'U0/LOCKSTEP_Out_reg[466]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sample_synced_1_reg[9]' (FDR) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_disable_interrupt_i_reg'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2861]' (FDR) to 'U0/LOCKSTEP_Out_reg[2860]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2860]' (FDR) to 'U0/LOCKSTEP_Out_reg[2859]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2859]' (FDR) to 'U0/LOCKSTEP_Out_reg[2858]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2858]' (FDR) to 'U0/LOCKSTEP_Out_reg[2857]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2857]' (FDR) to 'U0/LOCKSTEP_Out_reg[2848]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2848]' (FDR) to 'U0/LOCKSTEP_Out_reg[2847]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2847]' (FDR) to 'U0/LOCKSTEP_Out_reg[2846]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2846]' (FDR) to 'U0/LOCKSTEP_Out_reg[2845]'
WARNING: [Synth 8-3332] Sequential element (Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_Interrupt_Brk_combo_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_Take_Intr_or_Exc_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (wb_exception_kind_i_reg[27]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (wb_exception_kind_i_reg[29]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (wb_exception_kind_i_reg[30]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_is_bs_instr_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_Sel_SPR_EA_I_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_Logic_Op_reg[0]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_Logic_Op_reg[1]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_Sign_Extend_Sel_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_Pattern_Cmp_Sel_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_Logic_Sel_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (of_set_MSR_IE_hold_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (of_set_MSR_EE_hold_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_set_MSR_EE_instr_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_move_to_FSR_instr_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_MSR_set_decode_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_start_div_i_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_Left_Shift_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_Arith_Shift_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_Bit_Insert_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_Bit_Extract_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_is_div_instr_I_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_FPU_Op_reg[22]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_FPU_Op_reg[23]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_FPU_Op_reg[24]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_FPU_Cond_reg[25]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_FPU_Cond_reg[26]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_FPU_Cond_reg[27]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_start_fpu_i_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_Not_FPU_Instr_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_Sel_SPR_FSR_I_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_potential_exception_i_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_Sel_SPR_SLR_I_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_Sel_SPR_SHR_I_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (wb_is_fpu_instr_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_Sel_SPR_PVR_I_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (WB_Sel_SPR_PVR_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_is_load_instr_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (WB_Sel_DataBus_Read_Data_i_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (WB_Sel_MEM_Res_i_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_is_mul_instr_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (wb_is_mul_instr_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_PVR_Select_reg[0]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_PVR_Select_reg[1]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_PVR_Select_reg[2]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_PVR_Select_reg[3]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (MEM_PVR_Select_reg[0]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (MEM_PVR_Select_reg[1]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (MEM_PVR_Select_reg[2]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (MEM_PVR_Select_reg[3]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_Sel_SPR_EA_I_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_write_icache_done_i_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_Sel_SPR_BTR_I_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_Sel_SPR_ESR_I_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_Sel_SPR_EAR_I_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_Sel_SPR_EDR_I_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_is_store_instr_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (WB_SW_Instr_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_word_access_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (WB_Word_Access_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_Instr_Excep_combo_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (WB_Sel_EX_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[17].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[18].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[19].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[20].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[21].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[22].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[23].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[25].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[26].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[27].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[31].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[17].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[17].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[18].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[18].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[19].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[19].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[20].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[20].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[21].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[21].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[22].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[22].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[23].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[23].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[24].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[25].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[26].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[26].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[27].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[27].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[29].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2870]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2853]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2852]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2840]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2764]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2177]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2176]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2175]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2174]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2173]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2168]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2164]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2163]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2162]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2161]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2159]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2158]' (FDR) to 'U0/LOCKSTEP_Out_reg[2151]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2156]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[722]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[717]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[713]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[712]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[708]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[705]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[630]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[628]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[551]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[547]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[546]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[542]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:01:32 . Memory (MB): peak = 2070.652 ; gain = 762.703 ; free physical = 6276 ; free virtual = 17247
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:01:43 . Memory (MB): peak = 2070.652 ; gain = 762.703 ; free physical = 6184 ; free virtual = 17155
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:01:44 . Memory (MB): peak = 2070.652 ; gain = 762.703 ; free physical = 6174 ; free virtual = 17145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[15]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[14]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:01:46 . Memory (MB): peak = 2070.652 ; gain = 762.703 ; free physical = 6170 ; free virtual = 17141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:01:47 . Memory (MB): peak = 2070.652 ; gain = 762.703 ; free physical = 6170 ; free virtual = 17141
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:01:47 . Memory (MB): peak = 2070.652 ; gain = 762.703 ; free physical = 6170 ; free virtual = 17141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:01:47 . Memory (MB): peak = 2070.652 ; gain = 762.703 ; free physical = 6170 ; free virtual = 17142
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:01:47 . Memory (MB): peak = 2070.652 ; gain = 762.703 ; free physical = 6170 ; free virtual = 17142
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:01:47 . Memory (MB): peak = 2070.652 ; gain = 762.703 ; free physical = 6171 ; free virtual = 17142
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:01:47 . Memory (MB): peak = 2070.652 ; gain = 762.703 ; free physical = 6171 ; free virtual = 17142
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-----------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                                      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-----------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | Use_BTC_2.prediction_buffer_reg[3]            | 4      | 4          | 4      | 0       | 0      | 0      | 0      | 
|dsrl__1     | PC_Buffer_reg[3]                              | 4      | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__2     | ibuffer_reg[3]                                | 4      | 43         | 43     | 0       | 0      | 0      | 0      | 
|dsrl__3     | Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15] | 16     | 26         | 26     | 0       | 0      | 0      | 0      | 
|dsrl__4     | Using_AXI.r_fifo_mem_reg[15]                  | 16     | 12         | 12     | 0       | 0      | 0      | 0      | 
|dsrl__5     | Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15]   | 16     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__6     | Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15]    | 16     | 32         | 32     | 0       | 0      | 0      | 0      | 
+------------+-----------------------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |AND2B1L    |     3|
|2     |CARRY4     |     4|
|3     |LUT1       |    29|
|4     |LUT2       |   105|
|5     |LUT3       |   302|
|6     |LUT4       |   222|
|7     |LUT5       |   347|
|8     |LUT6       |   492|
|9     |LUT6_2     |    80|
|10    |MULT_AND   |     1|
|11    |MUXCY_L    |   170|
|12    |MUXF7      |   122|
|13    |RAM32M     |    16|
|14    |RAM32X1D   |    32|
|15    |RAMB36E1   |     2|
|16    |RAMB36E1_1 |    16|
|17    |SRL16E     |   167|
|18    |SRLC16E    |     8|
|19    |XORCY      |    94|
|20    |FDCE       |   143|
|21    |FDE        |    32|
|22    |FDR        |   125|
|23    |FDRE       |  1604|
|24    |FDS        |     1|
|25    |FDSE       |    56|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------------------------------------------+--------------------------------+------+
|      |Instance                                                                                         |Module                          |Cells |
+------+-------------------------------------------------------------------------------------------------+--------------------------------+------+
|1     |top                                                                                              |                                |  4173|
|2     |  U0                                                                                             |MicroBlaze                      |  4173|
|3     |    MicroBlaze_Core_I                                                                            |MicroBlaze_Core                 |  3696|
|4     |      \Performance.Core                                                                          |MicroBlaze_GTi                  |  3685|
|5     |        Data_Flow_I                                                                              |Data_Flow_gti                   |   731|
|6     |          ALU_I                                                                                  |ALU                             |   101|
|7     |            \Use_Carry_Decoding.CarryIn_MUXCY                                                    |MB_MUXCY_703                    |     1|
|8     |            \Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                                   |ALU_Bit__parameterized2         |     6|
|9     |              \Last_Bit.I_ALU_LUT_2                                                              |MB_LUT4                         |     1|
|10    |              \Last_Bit.I_ALU_LUT_V5                                                             |MB_LUT6__parameterized12        |     1|
|11    |              \Last_Bit.MULT_AND_I                                                               |MB_MULT_AND                     |     1|
|12    |              \Last_Bit.MUXCY_XOR_I                                                              |MB_MUXCY_XORCY_795              |     2|
|13    |              \Last_Bit.Pre_MUXCY_I                                                              |MB_MUXCY_796                    |     1|
|14    |            \Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                                  |ALU_Bit                         |     3|
|15    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_793                   |     1|
|16    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_794              |     2|
|17    |            \Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                                  |ALU_Bit_704                     |     3|
|18    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_791                   |     1|
|19    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_792              |     2|
|20    |            \Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                                  |ALU_Bit_705                     |     3|
|21    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_789                   |     1|
|22    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_790              |     2|
|23    |            \Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                                  |ALU_Bit_706                     |     3|
|24    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_787                   |     1|
|25    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_788              |     2|
|26    |            \Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                                  |ALU_Bit_707                     |     3|
|27    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_785                   |     1|
|28    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_786              |     2|
|29    |            \Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                                  |ALU_Bit_708                     |     3|
|30    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_783                   |     1|
|31    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_784              |     2|
|32    |            \Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                                  |ALU_Bit_709                     |     3|
|33    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_781                   |     1|
|34    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_782              |     2|
|35    |            \Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                                  |ALU_Bit_710                     |     3|
|36    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_779                   |     1|
|37    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_780              |     2|
|38    |            \Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                                  |ALU_Bit_711                     |     3|
|39    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_777                   |     1|
|40    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_778              |     2|
|41    |            \Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                                  |ALU_Bit_712                     |     3|
|42    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_775                   |     1|
|43    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_776              |     2|
|44    |            \Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                                   |ALU_Bit_713                     |     3|
|45    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_773                   |     1|
|46    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_774              |     2|
|47    |            \Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                                  |ALU_Bit_714                     |     3|
|48    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_771                   |     1|
|49    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_772              |     2|
|50    |            \Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                                  |ALU_Bit_715                     |     3|
|51    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_769                   |     1|
|52    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_770              |     2|
|53    |            \Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                                  |ALU_Bit_716                     |     3|
|54    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_767                   |     1|
|55    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_768              |     2|
|56    |            \Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                                  |ALU_Bit_717                     |     3|
|57    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_765                   |     1|
|58    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_766              |     2|
|59    |            \Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                                  |ALU_Bit_718                     |     3|
|60    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_763                   |     1|
|61    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_764              |     2|
|62    |            \Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                                  |ALU_Bit_719                     |     3|
|63    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_761                   |     1|
|64    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_762              |     2|
|65    |            \Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                                  |ALU_Bit_720                     |     3|
|66    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_759                   |     1|
|67    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_760              |     2|
|68    |            \Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                                  |ALU_Bit_721                     |     3|
|69    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_757                   |     1|
|70    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_758              |     2|
|71    |            \Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                                  |ALU_Bit_722                     |     3|
|72    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_755                   |     1|
|73    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_756              |     2|
|74    |            \Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                                  |ALU_Bit_723                     |     3|
|75    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_753                   |     1|
|76    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_754              |     2|
|77    |            \Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                                   |ALU_Bit_724                     |     3|
|78    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_751                   |     1|
|79    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_752              |     2|
|80    |            \Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                                  |ALU_Bit_725                     |     3|
|81    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_749                   |     1|
|82    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_750              |     2|
|83    |            \Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                                  |ALU_Bit_726                     |     3|
|84    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_747                   |     1|
|85    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_748              |     2|
|86    |            \Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                                   |ALU_Bit_727                     |     3|
|87    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_745                   |     1|
|88    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_746              |     2|
|89    |            \Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                                   |ALU_Bit_728                     |     3|
|90    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_743                   |     1|
|91    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_744              |     2|
|92    |            \Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                                   |ALU_Bit_729                     |     3|
|93    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_741                   |     1|
|94    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_742              |     2|
|95    |            \Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                                   |ALU_Bit_730                     |     3|
|96    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_739                   |     1|
|97    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_740              |     2|
|98    |            \Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                                   |ALU_Bit_731                     |     3|
|99    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_737                   |     1|
|100   |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_738              |     2|
|101   |            \Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                                   |ALU_Bit_732                     |     3|
|102   |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_735                   |     1|
|103   |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_736              |     2|
|104   |            \Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                                   |ALU_Bit_733                     |     3|
|105   |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2                       |     1|
|106   |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_734              |     2|
|107   |          Byte_Doublet_Handle_gti_I                                                              |Byte_Doublet_Handle_gti         |    77|
|108   |          Data_Flow_Logic_I                                                                      |Data_Flow_Logic                 |    64|
|109   |            \Gen_Bits[0].MEM_EX_Result_Inst                                                      |MB_FDRE_671                     |     1|
|110   |            \Gen_Bits[10].MEM_EX_Result_Inst                                                     |MB_FDRE_672                     |     1|
|111   |            \Gen_Bits[11].MEM_EX_Result_Inst                                                     |MB_FDRE_673                     |     1|
|112   |            \Gen_Bits[12].MEM_EX_Result_Inst                                                     |MB_FDRE_674                     |     1|
|113   |            \Gen_Bits[13].MEM_EX_Result_Inst                                                     |MB_FDRE_675                     |     1|
|114   |            \Gen_Bits[14].MEM_EX_Result_Inst                                                     |MB_FDRE_676                     |     1|
|115   |            \Gen_Bits[15].MEM_EX_Result_Inst                                                     |MB_FDRE_677                     |     1|
|116   |            \Gen_Bits[16].MEM_EX_Result_Inst                                                     |MB_FDRE_678                     |     1|
|117   |            \Gen_Bits[17].MEM_EX_Result_Inst                                                     |MB_FDRE_679                     |     1|
|118   |            \Gen_Bits[18].MEM_EX_Result_Inst                                                     |MB_FDRE_680                     |     1|
|119   |            \Gen_Bits[19].MEM_EX_Result_Inst                                                     |MB_FDRE_681                     |     1|
|120   |            \Gen_Bits[1].MEM_EX_Result_Inst                                                      |MB_FDRE_682                     |     1|
|121   |            \Gen_Bits[20].MEM_EX_Result_Inst                                                     |MB_FDRE_683                     |     1|
|122   |            \Gen_Bits[21].MEM_EX_Result_Inst                                                     |MB_FDRE_684                     |     1|
|123   |            \Gen_Bits[22].MEM_EX_Result_Inst                                                     |MB_FDRE_685                     |     1|
|124   |            \Gen_Bits[23].MEM_EX_Result_Inst                                                     |MB_FDRE_686                     |     1|
|125   |            \Gen_Bits[24].MEM_EX_Result_Inst                                                     |MB_FDRE_687                     |     1|
|126   |            \Gen_Bits[25].MEM_EX_Result_Inst                                                     |MB_FDRE_688                     |     1|
|127   |            \Gen_Bits[26].MEM_EX_Result_Inst                                                     |MB_FDRE_689                     |     1|
|128   |            \Gen_Bits[27].MEM_EX_Result_Inst                                                     |MB_FDRE_690                     |     1|
|129   |            \Gen_Bits[28].MEM_EX_Result_Inst                                                     |MB_FDRE_691                     |     1|
|130   |            \Gen_Bits[29].MEM_EX_Result_Inst                                                     |MB_FDRE_692                     |     1|
|131   |            \Gen_Bits[2].MEM_EX_Result_Inst                                                      |MB_FDRE_693                     |     1|
|132   |            \Gen_Bits[30].MEM_EX_Result_Inst                                                     |MB_FDRE_694                     |     1|
|133   |            \Gen_Bits[31].MEM_EX_Result_Inst                                                     |MB_FDRE_695                     |     1|
|134   |            \Gen_Bits[3].MEM_EX_Result_Inst                                                      |MB_FDRE_696                     |     1|
|135   |            \Gen_Bits[4].MEM_EX_Result_Inst                                                      |MB_FDRE_697                     |     1|
|136   |            \Gen_Bits[5].MEM_EX_Result_Inst                                                      |MB_FDRE_698                     |     1|
|137   |            \Gen_Bits[6].MEM_EX_Result_Inst                                                      |MB_FDRE_699                     |     1|
|138   |            \Gen_Bits[7].MEM_EX_Result_Inst                                                      |MB_FDRE_700                     |     1|
|139   |            \Gen_Bits[8].MEM_EX_Result_Inst                                                      |MB_FDRE_701                     |     1|
|140   |            \Gen_Bits[9].MEM_EX_Result_Inst                                                      |MB_FDRE_702                     |     1|
|141   |          Operand_Select_I                                                                       |Operand_Select_gti              |   269|
|142   |            \Gen_Bit[0].MUXF7_I1                                                                 |MB_MUXF7_639                    |     2|
|143   |            \Gen_Bit[10].MUXF7_I1                                                                |MB_MUXF7_640                    |     4|
|144   |            \Gen_Bit[11].MUXF7_I1                                                                |MB_MUXF7_641                    |     4|
|145   |            \Gen_Bit[12].MUXF7_I1                                                                |MB_MUXF7_642                    |     4|
|146   |            \Gen_Bit[13].MUXF7_I1                                                                |MB_MUXF7_643                    |     4|
|147   |            \Gen_Bit[14].MUXF7_I1                                                                |MB_MUXF7_644                    |     4|
|148   |            \Gen_Bit[15].MUXF7_I1                                                                |MB_MUXF7_645                    |     4|
|149   |            \Gen_Bit[16].MUXF7_I1                                                                |MB_MUXF7_646                    |     4|
|150   |            \Gen_Bit[17].MUXF7_I1                                                                |MB_MUXF7_647                    |     4|
|151   |            \Gen_Bit[18].MUXF7_I1                                                                |MB_MUXF7_648                    |     4|
|152   |            \Gen_Bit[19].MUXF7_I1                                                                |MB_MUXF7_649                    |     4|
|153   |            \Gen_Bit[1].MUXF7_I1                                                                 |MB_MUXF7_650                    |     4|
|154   |            \Gen_Bit[20].MUXF7_I1                                                                |MB_MUXF7_651                    |     4|
|155   |            \Gen_Bit[21].MUXF7_I1                                                                |MB_MUXF7_652                    |     4|
|156   |            \Gen_Bit[22].MUXF7_I1                                                                |MB_MUXF7_653                    |     4|
|157   |            \Gen_Bit[23].MUXF7_I1                                                                |MB_MUXF7_654                    |     4|
|158   |            \Gen_Bit[24].MUXF7_I1                                                                |MB_MUXF7_655                    |     2|
|159   |            \Gen_Bit[25].MUXF7_I1                                                                |MB_MUXF7_656                    |     2|
|160   |            \Gen_Bit[26].MUXF7_I1                                                                |MB_MUXF7_657                    |     2|
|161   |            \Gen_Bit[27].MUXF7_I1                                                                |MB_MUXF7_658                    |     2|
|162   |            \Gen_Bit[28].MUXF7_I1                                                                |MB_MUXF7_659                    |     2|
|163   |            \Gen_Bit[29].MUXF7_I1                                                                |MB_MUXF7_660                    |     2|
|164   |            \Gen_Bit[2].MUXF7_I1                                                                 |MB_MUXF7_661                    |     4|
|165   |            \Gen_Bit[30].MUXF7_I1                                                                |MB_MUXF7_662                    |     2|
|166   |            \Gen_Bit[31].MUXF7_I1                                                                |MB_MUXF7_663                    |     2|
|167   |            \Gen_Bit[3].MUXF7_I1                                                                 |MB_MUXF7_664                    |     4|
|168   |            \Gen_Bit[4].MUXF7_I1                                                                 |MB_MUXF7_665                    |     4|
|169   |            \Gen_Bit[5].MUXF7_I1                                                                 |MB_MUXF7_666                    |     4|
|170   |            \Gen_Bit[6].MUXF7_I1                                                                 |MB_MUXF7_667                    |     4|
|171   |            \Gen_Bit[7].MUXF7_I1                                                                 |MB_MUXF7_668                    |     4|
|172   |            \Gen_Bit[8].MUXF7_I1                                                                 |MB_MUXF7_669                    |     4|
|173   |            \Gen_Bit[9].MUXF7_I1                                                                 |MB_MUXF7_670                    |     4|
|174   |          Register_File_I                                                                        |Register_File_gti               |    16|
|175   |            \Using_LUT6.All_RAM32M[0].ram32m_i                                                   |MB_RAM32M                       |     1|
|176   |            \Using_LUT6.All_RAM32M[10].ram32m_i                                                  |MB_RAM32M_624                   |     1|
|177   |            \Using_LUT6.All_RAM32M[11].ram32m_i                                                  |MB_RAM32M_625                   |     1|
|178   |            \Using_LUT6.All_RAM32M[12].ram32m_i                                                  |MB_RAM32M_626                   |     1|
|179   |            \Using_LUT6.All_RAM32M[13].ram32m_i                                                  |MB_RAM32M_627                   |     1|
|180   |            \Using_LUT6.All_RAM32M[14].ram32m_i                                                  |MB_RAM32M_628                   |     1|
|181   |            \Using_LUT6.All_RAM32M[15].ram32m_i                                                  |MB_RAM32M_629                   |     1|
|182   |            \Using_LUT6.All_RAM32M[1].ram32m_i                                                   |MB_RAM32M_630                   |     1|
|183   |            \Using_LUT6.All_RAM32M[2].ram32m_i                                                   |MB_RAM32M_631                   |     1|
|184   |            \Using_LUT6.All_RAM32M[3].ram32m_i                                                   |MB_RAM32M_632                   |     1|
|185   |            \Using_LUT6.All_RAM32M[4].ram32m_i                                                   |MB_RAM32M_633                   |     1|
|186   |            \Using_LUT6.All_RAM32M[5].ram32m_i                                                   |MB_RAM32M_634                   |     1|
|187   |            \Using_LUT6.All_RAM32M[6].ram32m_i                                                   |MB_RAM32M_635                   |     1|
|188   |            \Using_LUT6.All_RAM32M[7].ram32m_i                                                   |MB_RAM32M_636                   |     1|
|189   |            \Using_LUT6.All_RAM32M[8].ram32m_i                                                   |MB_RAM32M_637                   |     1|
|190   |            \Using_LUT6.All_RAM32M[9].ram32m_i                                                   |MB_RAM32M_638                   |     1|
|191   |          Shift_Logic_Module_I                                                                   |Shift_Logic_Module_gti          |     0|
|192   |          \Using_DAXI_ALU_Carry.Direct_MUXCY_I                                                   |MB_MUXCY_512                    |     1|
|193   |          \Using_DAXI_ALU_Carry.Post_MUXCY_I                                                     |MB_MUXCY_513                    |     1|
|194   |          \Using_DAXI_ALU_Carry.direct_lut_INST                                                  |MB_LUT6_2__parameterized1       |     1|
|195   |          Zero_Detect_I                                                                          |Zero_Detect_gti                 |    12|
|196   |            Part_Of_Zero_Carry_Start                                                             |MB_MUXCY_617                    |     1|
|197   |            \Zero_Detecting[0].I_Part_Of_Zero_Detect                                             |MB_MUXCY_618                    |     1|
|198   |            \Zero_Detecting[1].I_Part_Of_Zero_Detect                                             |MB_MUXCY_619                    |     1|
|199   |            \Zero_Detecting[2].I_Part_Of_Zero_Detect                                             |MB_MUXCY_620                    |     1|
|200   |            \Zero_Detecting[3].I_Part_Of_Zero_Detect                                             |MB_MUXCY_621                    |     1|
|201   |            \Zero_Detecting[4].I_Part_Of_Zero_Detect                                             |MB_MUXCY_622                    |     1|
|202   |            \Zero_Detecting[5].I_Part_Of_Zero_Detect                                             |MB_MUXCY_623                    |     1|
|203   |          exception_registers_I1                                                                 |exception_registers_gti         |   168|
|204   |            CarryIn_MUXCY                                                                        |MB_MUXCY_522                    |     1|
|205   |            \Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                                       |MB_LUT6_2__parameterized5       |     1|
|206   |            \Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                                         |MB_MUXCY_XORCY_523              |     1|
|207   |            \Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                                           |MB_FDE                          |     1|
|208   |            \Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_524   |     1|
|209   |            \Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                                        |MB_MUXCY_XORCY_525              |     2|
|210   |            \Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                                          |MB_FDE_526                      |     1|
|211   |            \Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_527   |     1|
|212   |            \Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                                        |MB_MUXCY_XORCY_528              |     2|
|213   |            \Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                                          |MB_FDE_529                      |     1|
|214   |            \Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_530   |     1|
|215   |            \Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                                        |MB_MUXCY_XORCY_531              |     2|
|216   |            \Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                                          |MB_FDE_532                      |     1|
|217   |            \Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_533   |     1|
|218   |            \Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                                        |MB_MUXCY_XORCY_534              |     2|
|219   |            \Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                                          |MB_FDE_535                      |     1|
|220   |            \Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_536   |     1|
|221   |            \Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                                        |MB_MUXCY_XORCY_537              |     2|
|222   |            \Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                                          |MB_FDE_538                      |     1|
|223   |            \Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_539   |     1|
|224   |            \Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                                        |MB_MUXCY_XORCY_540              |     2|
|225   |            \Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                                          |MB_FDE_541                      |     1|
|226   |            \Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_542   |     1|
|227   |            \Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                                        |MB_MUXCY_XORCY_543              |     7|
|228   |            \Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                                          |MB_FDE_544                      |     1|
|229   |            \Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_545   |     1|
|230   |            \Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                                        |MB_MUXCY_XORCY_546              |     7|
|231   |            \Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                                          |MB_FDE_547                      |     1|
|232   |            \Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_548   |     1|
|233   |            \Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                                        |MB_MUXCY_XORCY_549              |     7|
|234   |            \Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                                          |MB_FDE_550                      |     1|
|235   |            \Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_551   |     1|
|236   |            \Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                                        |MB_MUXCY_XORCY_552              |     7|
|237   |            \Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                                          |MB_FDE_553                      |     1|
|238   |            \Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                                       |MB_LUT6_2__parameterized5_554   |     1|
|239   |            \Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                                         |MB_MUXCY_XORCY_555              |     2|
|240   |            \Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                                           |MB_FDE_556                      |     1|
|241   |            \Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_557   |     1|
|242   |            \Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                                        |MB_MUXCY_XORCY_558              |     7|
|243   |            \Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                                          |MB_FDE_559                      |     1|
|244   |            \Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_560   |     1|
|245   |            \Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                                        |MB_MUXCY_XORCY_561              |     7|
|246   |            \Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                                          |MB_FDE_562                      |     1|
|247   |            \Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_563   |     1|
|248   |            \Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                                        |MB_MUXCY_XORCY_564              |     7|
|249   |            \Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                                          |MB_FDE_565                      |     1|
|250   |            \Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_566   |     1|
|251   |            \Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                                        |MB_MUXCY_XORCY_567              |     7|
|252   |            \Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                                          |MB_FDE_568                      |     1|
|253   |            \Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_569   |     1|
|254   |            \Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                                        |MB_MUXCY_XORCY_570              |     2|
|255   |            \Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                                          |MB_FDE_571                      |     1|
|256   |            \Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_572   |     1|
|257   |            \Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                                        |MB_MUXCY_XORCY_573              |     2|
|258   |            \Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                                          |MB_FDE_574                      |     1|
|259   |            \Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_575   |     1|
|260   |            \Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                                        |MB_MUXCY_XORCY_576              |     2|
|261   |            \Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                                          |MB_FDE_577                      |     1|
|262   |            \Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_578   |     1|
|263   |            \Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                                        |MB_MUXCY_XORCY_579              |     2|
|264   |            \Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                                          |MB_FDE_580                      |     1|
|265   |            \Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_581   |     1|
|266   |            \Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                                        |MB_MUXCY_XORCY_582              |     2|
|267   |            \Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                                          |MB_FDE_583                      |     1|
|268   |            \Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_584   |     1|
|269   |            \Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                                        |MB_MUXCY_XORCY_585              |     2|
|270   |            \Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                                          |MB_FDE_586                      |     1|
|271   |            \Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                                       |MB_LUT6_2__parameterized5_587   |     1|
|272   |            \Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                                         |MB_MUXCY_XORCY_588              |     2|
|273   |            \Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                                           |MB_FDE_589                      |     1|
|274   |            \Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_590   |     1|
|275   |            \Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                                        |MB_MUXCY_XORCY_591              |     2|
|276   |            \Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                                          |MB_FDE_592                      |     1|
|277   |            \Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_593   |     1|
|278   |            \Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                                        |MB_MUXCY_XORCY_594              |     2|
|279   |            \Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                                          |MB_FDE_595                      |     1|
|280   |            \Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                                       |MB_LUT6_2__parameterized5_596   |     1|
|281   |            \Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                                         |MB_MUXCY_XORCY_597              |     2|
|282   |            \Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                                           |MB_FDE_598                      |     1|
|283   |            \Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                                       |MB_LUT6_2__parameterized5_599   |     1|
|284   |            \Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                                         |MB_MUXCY_XORCY_600              |     2|
|285   |            \Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                                           |MB_FDE_601                      |     1|
|286   |            \Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                                       |MB_LUT6_2__parameterized5_602   |     1|
|287   |            \Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                                         |MB_MUXCY_XORCY_603              |     2|
|288   |            \Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                                           |MB_FDE_604                      |     1|
|289   |            \Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                                       |MB_LUT6_2__parameterized5_605   |     1|
|290   |            \Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                                         |MB_MUXCY_XORCY_606              |     2|
|291   |            \Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                                           |MB_FDE_607                      |     1|
|292   |            \Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                                       |MB_LUT6_2__parameterized5_608   |     1|
|293   |            \Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                                         |MB_MUXCY_XORCY_609              |     2|
|294   |            \Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                                           |MB_FDE_610                      |     1|
|295   |            \Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                                       |MB_LUT6_2__parameterized5_611   |     1|
|296   |            \Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                                         |MB_MUXCY_XORCY_612              |     2|
|297   |            \Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                                           |MB_FDE_613                      |     1|
|298   |            \Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                                       |MB_LUT6_2__parameterized5_614   |     1|
|299   |            \Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                                         |MB_MUXCY_XORCY_615              |     2|
|300   |            \Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                                           |MB_FDE_616                      |     1|
|301   |          msr_reg_i                                                                              |msr_reg_gti                     |    21|
|302   |            \MEM_MSR_Bits[24].Using_FDR.MSR_I                                                    |MB_FDR_514                      |     2|
|303   |            \MEM_MSR_Bits[28].Using_FDR.MSR_I                                                    |MB_FDR_515                      |     2|
|304   |            \MEM_MSR_Bits[29].Using_FDR.MSR_I                                                    |MB_FDR_516                      |     3|
|305   |            \MEM_MSR_Bits[30].Using_FDR.MSR_I                                                    |MB_FDR_517                      |     2|
|306   |            \OF_EX_MSR_Bits[24].Using_FDR.MSR_ex_I                                               |MB_FDR_518                      |     2|
|307   |            \OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                                               |MB_FDR_519                      |     2|
|308   |            \OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                                               |MB_FDR_520                      |     2|
|309   |            \OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                                               |MB_FDR_521                      |     2|
|310   |        Decode_I                                                                                 |Decode_gti                      |  1683|
|311   |          PC_Module_I                                                                            |PC_Module_gti                   |   705|
|312   |            \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                           |MB_FDR_397                      |     3|
|313   |            \Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                                            |MB_MUXF7_398                    |     2|
|314   |            \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                          |MB_FDR_399                      |     3|
|315   |            \Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                                           |MB_MUXF7_400                    |     2|
|316   |            \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                          |MB_FDR_401                      |     4|
|317   |            \Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                                           |MB_MUXF7_402                    |     2|
|318   |            \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                          |MB_FDR_403                      |     3|
|319   |            \Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                                           |MB_MUXF7_404                    |     2|
|320   |            \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                          |MB_FDR_405                      |     4|
|321   |            \Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                                           |MB_MUXF7_406                    |     2|
|322   |            \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                          |MB_FDR_407                      |     3|
|323   |            \Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                                           |MB_MUXF7_408                    |     2|
|324   |            \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                          |MB_FDR_409                      |     4|
|325   |            \Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                                           |MB_MUXF7_410                    |     2|
|326   |            \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                          |MB_FDR_411                      |     3|
|327   |            \Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                                           |MB_MUXF7_412                    |     2|
|328   |            \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                          |MB_FDR_413                      |     3|
|329   |            \Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                                           |MB_MUXF7_414                    |     2|
|330   |            \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                          |MB_FDR_415                      |     3|
|331   |            \Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                                           |MB_MUXF7_416                    |     2|
|332   |            \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                          |MB_FDR_417                      |     3|
|333   |            \Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                                           |MB_MUXF7_418                    |     2|
|334   |            \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                           |MB_FDR_419                      |     3|
|335   |            \Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                                            |MB_MUXF7_420                    |     2|
|336   |            \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                          |MB_FDR_421                      |    81|
|337   |            \Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                                           |MB_MUXF7_422                    |     2|
|338   |            \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                          |MB_FDR_423                      |     3|
|339   |            \Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                                           |MB_MUXF7_424                    |     2|
|340   |            \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                          |MB_FDR_425                      |     3|
|341   |            \Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                                           |MB_MUXF7_426                    |     2|
|342   |            \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                          |MB_FDR_427                      |     3|
|343   |            \Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                                           |MB_MUXF7_428                    |     2|
|344   |            \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                          |MB_FDR_429                      |     4|
|345   |            \Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                                           |MB_MUXF7_430                    |     2|
|346   |            \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                          |MB_FDR_431                      |     3|
|347   |            \Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                                           |MB_MUXF7_432                    |     2|
|348   |            \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                          |MB_FDR_433                      |     3|
|349   |            \Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                                           |MB_MUXF7_434                    |     2|
|350   |            \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                          |MB_FDR_435                      |     3|
|351   |            \Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                                           |MB_MUXF7_436                    |     2|
|352   |            \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                          |MB_FDR_437                      |     3|
|353   |            \Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                                           |MB_MUXF7_438                    |     2|
|354   |            \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                          |MB_FDR_439                      |     4|
|355   |            \Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                                           |MB_MUXF7_440                    |     2|
|356   |            \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                           |MB_FDR_441                      |     4|
|357   |            \Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                                            |MB_MUXF7_442                    |     2|
|358   |            \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                          |MB_FDR_443                      |     3|
|359   |            \Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                                           |MB_MUXF7_444                    |     2|
|360   |            \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                          |MB_FDR_445                      |     3|
|361   |            \Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                                           |MB_MUXF7_446                    |     2|
|362   |            \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                           |MB_FDR_447                      |     3|
|363   |            \Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                                            |MB_MUXF7_448                    |     2|
|364   |            \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                           |MB_FDR_449                      |     4|
|365   |            \Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                                            |MB_MUXF7_450                    |     2|
|366   |            \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                           |MB_FDR_451                      |     3|
|367   |            \Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                                            |MB_MUXF7_452                    |     2|
|368   |            \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                           |MB_FDR_453                      |     3|
|369   |            \Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                                            |MB_MUXF7_454                    |     2|
|370   |            \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                           |MB_FDR_455                      |     3|
|371   |            \Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                                            |MB_MUXF7_456                    |     2|
|372   |            \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                           |MB_FDR_457                      |     4|
|373   |            \Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                                            |MB_MUXF7_458                    |     2|
|374   |            \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                           |MB_FDR_459                      |     3|
|375   |            \Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                                            |MB_MUXF7_460                    |     2|
|376   |            \Use_BTC_2.BTC_RAM_Module                                                            |RAM_Module                      |    50|
|377   |              \Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                                |MB_RAMB36_511                   |    50|
|378   |            \Use_BTC_2.PC_Predict_Mux[0].Gen_Instr_DFF                                           |MB_FDR_461                      |     1|
|379   |            \Use_BTC_2.PC_Predict_Mux[0].Predict_Mux_MUXF7                                       |MB_MUXF7_462                    |     1|
|380   |            \Use_BTC_2.PC_Predict_Mux[1].Gen_Instr_DFF                                           |MB_FDR_463                      |     1|
|381   |            \Use_BTC_2.PC_Predict_Mux[1].Predict_Mux_MUXF7                                       |MB_MUXF7_464                    |     1|
|382   |            \Use_BTC_2.PC_Predict_Mux[2].Gen_Instr_DFF                                           |MB_FDR_465                      |     4|
|383   |            \Use_BTC_2.PC_Predict_Mux[2].Predict_Mux_MUXF7                                       |MB_MUXF7_466                    |     1|
|384   |            \Use_BTC_2.PC_Predict_Mux[3].Gen_Instr_DFF                                           |MB_FDR_467                      |     3|
|385   |            \Use_BTC_2.PC_Predict_Mux[3].Predict_Mux_MUXF7                                       |MB_MUXF7_468                    |     1|
|386   |            \Use_BTC_2.Using_FPGA.bt_ex_pc_comparator                                            |comparator                      |    18|
|387   |              \Comp_Carry_Chain[0].MUXCY_I                                                       |MB_MUXCY_504                    |     1|
|388   |              \Comp_Carry_Chain[1].MUXCY_I                                                       |MB_MUXCY_505                    |     1|
|389   |              \Comp_Carry_Chain[2].MUXCY_I                                                       |MB_MUXCY_506                    |     1|
|390   |              \Comp_Carry_Chain[3].MUXCY_I                                                       |MB_MUXCY_507                    |     1|
|391   |              \Comp_Carry_Chain[4].MUXCY_I                                                       |MB_MUXCY_508                    |     1|
|392   |              \Comp_Carry_Chain[5].MUXCY_I                                                       |MB_MUXCY_509                    |     1|
|393   |              \Comp_Carry_Chain[6].MUXCY_I                                                       |MB_MUXCY_510                    |     5|
|394   |            \Use_BTC_2.Using_FPGA.bt_hit_carry_and                                               |carry_and_469                   |     1|
|395   |              MUXCY_I                                                                            |MB_MUXCY_503                    |     1|
|396   |            \Use_BTC_2.Using_FPGA.bt_jump_carry_and                                              |carry_and_470                   |     1|
|397   |              MUXCY_I                                                                            |MB_MUXCY_502                    |     1|
|398   |            \Use_BTC_2.Using_FPGA.bt_jump_carry_or                                               |carry_or_471                    |    11|
|399   |              MUXCY_I                                                                            |MB_MUXCY_501                    |    11|
|400   |            \Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                                   |MB_MUXCY_XORCY                  |     1|
|401   |            \Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_472              |     2|
|402   |            \Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_473              |     2|
|403   |            \Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_474              |     2|
|404   |            \Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_475              |     2|
|405   |            \Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_476              |     2|
|406   |            \Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_477              |     2|
|407   |            \Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_478              |     2|
|408   |            \Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_479              |     2|
|409   |            \Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_480              |     2|
|410   |            \Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_481              |     2|
|411   |            \Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                                   |MB_MUXCY_XORCY_482              |     2|
|412   |            \Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_483              |     2|
|413   |            \Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_484              |     3|
|414   |            \Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_485              |     3|
|415   |            \Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_486              |     3|
|416   |            \Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_487              |     3|
|417   |            \Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_488              |     3|
|418   |            \Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_489              |     3|
|419   |            \Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_490              |     3|
|420   |            \Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_491              |     3|
|421   |            \Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_492              |     3|
|422   |            \Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                                   |MB_MUXCY_XORCY_493              |     2|
|423   |            \Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                                   |MB_MUXCY_XORCY_494              |     2|
|424   |            \Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                                   |MB_MUXCY_XORCY_495              |     2|
|425   |            \Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                                   |MB_MUXCY_XORCY_496              |     2|
|426   |            \Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                                   |MB_MUXCY_XORCY_497              |     2|
|427   |            \Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                                   |MB_MUXCY_XORCY_498              |     2|
|428   |            \Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                                   |MB_MUXCY_XORCY_499              |     2|
|429   |            \Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                                   |MB_MUXCY_XORCY_500              |     2|
|430   |          PreFetch_Buffer_I1                                                                     |PreFetch_Buffer_gti             |   451|
|431   |            \Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                                  |MB_FDR_303                      |     4|
|432   |            \Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                              |MB_LUT6                         |     1|
|433   |            \Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                                  |MB_FDR_304                      |     3|
|434   |            \Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                              |MB_LUT6_305                     |     1|
|435   |            \Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                                  |MB_FDR_306                      |     1|
|436   |            \Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                              |MB_LUT6_307                     |     1|
|437   |            \Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                                  |MB_FDR_308                      |    43|
|438   |            \Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                              |MB_LUT6_309                     |     1|
|439   |            \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6                     |MB_LUT6__parameterized2         |     1|
|440   |            \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                                 |MB_MUXF7                        |     2|
|441   |            \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                           |MB_FDR_310                      |     4|
|442   |            \Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                                         |MB_MUXF7_311                    |     1|
|443   |            \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                          |MB_FDR_312                      |     4|
|444   |            \Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                                        |MB_MUXF7_313                    |     1|
|445   |            \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                          |MB_FDR_314                      |     2|
|446   |            \Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                                        |MB_MUXF7_315                    |     1|
|447   |            \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                          |MB_FDR_316                      |     1|
|448   |            \Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                                        |MB_MUXF7_317                    |     1|
|449   |            \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                          |MB_FDR_318                      |     2|
|450   |            \Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                                        |MB_MUXF7_319                    |     1|
|451   |            \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                          |MB_FDR_320                      |     2|
|452   |            \Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                                        |MB_MUXF7_321                    |     1|
|453   |            \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                          |MB_FDR_322                      |     1|
|454   |            \Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                                        |MB_MUXF7_323                    |     1|
|455   |            \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                          |MB_FDR_324                      |    18|
|456   |            \Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                                        |MB_MUXF7_325                    |     1|
|457   |            \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                          |MB_FDR_326                      |     6|
|458   |            \Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                                        |MB_MUXF7_327                    |     1|
|459   |            \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                          |MB_FDR_328                      |     2|
|460   |            \Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                                        |MB_MUXF7_329                    |     1|
|461   |            \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                          |MB_FDR_330                      |     4|
|462   |            \Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                                        |MB_MUXF7_331                    |     1|
|463   |            \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                           |MB_FDR_332                      |    10|
|464   |            \Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                                         |MB_MUXF7_333                    |     1|
|465   |            \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                          |MB_FDR_334                      |     2|
|466   |            \Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                                        |MB_MUXF7_335                    |     1|
|467   |            \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                          |MB_FDR_336                      |     3|
|468   |            \Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                                        |MB_MUXF7_337                    |     1|
|469   |            \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                          |MB_FDR_338                      |     4|
|470   |            \Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                                        |MB_MUXF7_339                    |     1|
|471   |            \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                          |MB_FDR_340                      |     3|
|472   |            \Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                                        |MB_MUXF7_341                    |     1|
|473   |            \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                          |MB_FDR_342                      |     1|
|474   |            \Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                                        |MB_MUXF7_343                    |     1|
|475   |            \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                          |MB_FDR_344                      |     2|
|476   |            \Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                                        |MB_MUXF7_345                    |     1|
|477   |            \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                          |MB_FDR_346                      |     2|
|478   |            \Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                                        |MB_MUXF7_347                    |     1|
|479   |            \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                          |MB_FDR_348                      |     2|
|480   |            \Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                                        |MB_MUXF7_349                    |     1|
|481   |            \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                          |MB_FDR_350                      |     1|
|482   |            \Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                                        |MB_MUXF7_351                    |     1|
|483   |            \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                          |MB_FDR_352                      |     3|
|484   |            \Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                                        |MB_MUXF7_353                    |     1|
|485   |            \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                           |MB_FDR_354                      |     2|
|486   |            \Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                                         |MB_MUXF7_355                    |     1|
|487   |            \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                          |MB_FDR_356                      |     4|
|488   |            \Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                                        |MB_MUXF7_357                    |     1|
|489   |            \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                          |MB_FDR_358                      |     5|
|490   |            \Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                                        |MB_MUXF7_359                    |     1|
|491   |            \Instruction_Prefetch_Mux[32].Gen_Instr_DFF                                          |MB_FDR_360                      |    32|
|492   |            \Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                                        |MB_MUXF7_361                    |     1|
|493   |            \Instruction_Prefetch_Mux[33].Gen_Instr_DFF                                          |MB_FDR_362                      |     2|
|494   |            \Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                                        |MB_MUXF7_363                    |     1|
|495   |            \Instruction_Prefetch_Mux[34].Gen_Instr_DFF                                          |MB_FDR_364                      |    30|
|496   |            \Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                                        |MB_MUXF7_365                    |     1|
|497   |            \Instruction_Prefetch_Mux[35].Gen_Instr_DFF                                          |MB_FDR_366                      |     1|
|498   |            \Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                                        |MB_MUXF7_367                    |     1|
|499   |            \Instruction_Prefetch_Mux[36].Gen_Instr_DFF                                          |MB_FDR_368                      |     1|
|500   |            \Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                                        |MB_MUXF7_369                    |     1|
|501   |            \Instruction_Prefetch_Mux[37].Gen_Instr_DFF                                          |MB_FDR_370                      |     3|
|502   |            \Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                                        |MB_MUXF7_371                    |     1|
|503   |            \Instruction_Prefetch_Mux[38].Gen_Instr_DFF                                          |MB_FDR_372                      |     2|
|504   |            \Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                                        |MB_MUXF7_373                    |     1|
|505   |            \Instruction_Prefetch_Mux[39].Gen_Instr_DFF                                          |MB_FDR_374                      |     2|
|506   |            \Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                                        |MB_MUXF7_375                    |     1|
|507   |            \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                           |MB_FDR_376                      |    11|
|508   |            \Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                                         |MB_MUXF7_377                    |     1|
|509   |            \Instruction_Prefetch_Mux[40].Gen_Instr_DFF                                          |MB_FDR_378                      |     1|
|510   |            \Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                                        |MB_MUXF7_379                    |     1|
|511   |            \Instruction_Prefetch_Mux[41].Gen_Instr_DFF                                          |MB_FDR_380                      |     1|
|512   |            \Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                                        |MB_MUXF7_381                    |     1|
|513   |            \Instruction_Prefetch_Mux[42].Gen_Instr_DFF                                          |MB_FDR_382                      |     5|
|514   |            \Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                                        |MB_MUXF7_383                    |     1|
|515   |            \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                           |MB_FDR_384                      |    49|
|516   |            \Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                                         |MB_MUXF7_385                    |     1|
|517   |            \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                           |MB_FDR_386                      |    14|
|518   |            \Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                                         |MB_MUXF7_387                    |     1|
|519   |            \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                           |MB_FDR_388                      |     5|
|520   |            \Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                                         |MB_MUXF7_389                    |     1|
|521   |            \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                           |MB_FDR_390                      |     1|
|522   |            \Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                                         |MB_MUXF7_391                    |     1|
|523   |            \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                           |MB_FDR_392                      |     2|
|524   |            \Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                                         |MB_MUXF7_393                    |     1|
|525   |            \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                           |MB_FDR_394                      |     2|
|526   |            \Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                                         |MB_MUXF7_395                    |     1|
|527   |            Last_Sel_DFF                                                                         |MB_FDS                          |    44|
|528   |            Mux_Select_Empty_LUT6                                                                |MB_LUT6__parameterized4         |     1|
|529   |            Mux_Select_OF_Valid_LUT6                                                             |MB_LUT6__parameterized6         |     1|
|530   |            OF_Valid_DFF                                                                         |MB_FDR_396                      |     6|
|531   |          \Use_MuxCy[10].OF_Piperun_Stage                                                        |carry_and_244                   |     1|
|532   |            MUXCY_I                                                                              |MB_MUXCY_302                    |     1|
|533   |          \Use_MuxCy[11].OF_Piperun_Stage                                                        |carry_and_245                   |     5|
|534   |            MUXCY_I                                                                              |MB_MUXCY_301                    |     5|
|535   |          \Use_MuxCy[1].OF_Piperun_Stage                                                         |carry_and_246                   |     1|
|536   |            MUXCY_I                                                                              |MB_MUXCY_300                    |     1|
|537   |          \Use_MuxCy[2].OF_Piperun_Stage                                                         |carry_and_247                   |     2|
|538   |            MUXCY_I                                                                              |MB_MUXCY_299                    |     2|
|539   |          \Use_MuxCy[3].OF_Piperun_Stage                                                         |carry_and_248                   |     6|
|540   |            MUXCY_I                                                                              |MB_MUXCY_298                    |     6|
|541   |          \Use_MuxCy[4].OF_Piperun_Stage                                                         |carry_and_249                   |     1|
|542   |            MUXCY_I                                                                              |MB_MUXCY_297                    |     1|
|543   |          \Use_MuxCy[5].OF_Piperun_Stage                                                         |carry_and_250                   |     1|
|544   |            MUXCY_I                                                                              |MB_MUXCY_296                    |     1|
|545   |          \Use_MuxCy[6].OF_Piperun_Stage                                                         |carry_and_251                   |     1|
|546   |            MUXCY_I                                                                              |MB_MUXCY_295                    |     1|
|547   |          \Use_MuxCy[7].OF_Piperun_Stage                                                         |carry_and_252                   |     1|
|548   |            MUXCY_I                                                                              |MB_MUXCY_294                    |     1|
|549   |          \Use_MuxCy[8].OF_Piperun_Stage                                                         |carry_and_253                   |     1|
|550   |            MUXCY_I                                                                              |MB_MUXCY_293                    |     1|
|551   |          \Use_MuxCy[9].OF_Piperun_Stage                                                         |carry_and_254                   |     1|
|552   |            MUXCY_I                                                                              |MB_MUXCY_292                    |     1|
|553   |          \Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                                            |MB_FDRE_255                     |     2|
|554   |          \Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                                            |MB_FDRE_256                     |     2|
|555   |          \Using_FPGA_2.ex_byte_access_i_Inst                                                    |MB_FDRE_257                     |    33|
|556   |          \Using_FPGA_2.ex_doublet_access_i_Inst                                                 |MB_FDRE_258                     |     3|
|557   |          \Using_FPGA_2.ex_is_load_instr_Inst                                                    |MB_FDRE_259                     |     5|
|558   |          \Using_FPGA_2.ex_is_lwx_instr_Inst                                                     |MB_FDRE_260                     |     2|
|559   |          \Using_FPGA_2.ex_is_swx_instr_Inst                                                     |MB_FDRE_261                     |     7|
|560   |          \Using_FPGA_2.ex_load_store_instr_Inst                                                 |MB_FDRE_262                     |     6|
|561   |          \Using_FPGA_2.ex_reverse_mem_access_inst                                               |MB_FDRE_263                     |     1|
|562   |          \Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                                              |MB_FDRE_264                     |     2|
|563   |          \Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                                               |MB_FDR_265                      |     4|
|564   |          \Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                                      |MB_LUT6__parameterized8         |     2|
|565   |          \Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                                      |MB_LUT6__parameterized10        |     1|
|566   |          \Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                                      |MB_LUT6__parameterized8_266     |     1|
|567   |          \Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                                      |MB_LUT6__parameterized10_267    |     1|
|568   |          \Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                                      |MB_LUT6__parameterized8_268     |     1|
|569   |          \Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                                      |MB_LUT6__parameterized10_269    |     2|
|570   |          \Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                                     |MB_LUT6__parameterized8_270     |     2|
|571   |          \Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                                     |MB_LUT6__parameterized10_271    |     1|
|572   |          \Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                                     |MB_LUT6__parameterized8_272     |     1|
|573   |          \Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                                     |MB_LUT6__parameterized10_273    |     1|
|574   |          \Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                                     |MB_LUT6__parameterized8_274     |     2|
|575   |          \Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                                     |MB_LUT6__parameterized10_275    |     1|
|576   |          \Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                                      |carry_and_276                   |     1|
|577   |            MUXCY_I                                                                              |MB_MUXCY_291                    |     1|
|578   |          if_pc_incr_carry_and_0                                                                 |carry_and_277                   |     2|
|579   |            MUXCY_I                                                                              |MB_MUXCY_290                    |     2|
|580   |          if_pc_incr_carry_and_3                                                                 |carry_and_278                   |     1|
|581   |            MUXCY_I                                                                              |MB_MUXCY_289                    |     1|
|582   |          jump_logic_I1                                                                          |jump_logic                      |    35|
|583   |            MUXCY_JUMP_CARRY                                                                     |MB_MUXCY_283                    |     3|
|584   |            MUXCY_JUMP_CARRY2                                                                    |MB_MUXCY_284                    |     3|
|585   |            MUXCY_JUMP_CARRY3                                                                    |MB_MUXCY_285                    |     2|
|586   |            MUXCY_JUMP_CARRY4                                                                    |MB_MUXCY_286                    |     1|
|587   |            MUXCY_JUMP_CARRY5                                                                    |MB_MUXCY_287                    |     1|
|588   |            MUXCY_JUMP_CARRY6                                                                    |MB_MUXCY_288                    |    16|
|589   |          mem_PipeRun_carry_and                                                                  |carry_and_279                   |     4|
|590   |            MUXCY_I                                                                              |MB_MUXCY_282                    |     4|
|591   |          mem_wait_on_ready_N_carry_or                                                           |carry_or_280                    |     2|
|592   |            MUXCY_I                                                                              |MB_MUXCY_281                    |     2|
|593   |        \Use_DBUS.DAXI_Interface_I1                                                              |DAXI_interface                  |    74|
|594   |        \Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                                |MB_AND2B1L                      |     1|
|595   |        \Use_Debug_Logic.Master_Core.Debug_Perf                                                  |Debug                           |   418|
|596   |          \Serial_Dbg_Intf.SRL16E_1                                                              |MB_SRL16E                       |     1|
|597   |          \Serial_Dbg_Intf.SRL16E_2                                                              |MB_SRL16E__parameterized1       |     1|
|598   |          \Serial_Dbg_Intf.SRL16E_3                                                              |MB_SRL16E__parameterized11      |     1|
|599   |          \Serial_Dbg_Intf.SRL16E_4                                                              |MB_SRL16E__parameterized13      |     5|
|600   |          \Serial_Dbg_Intf.SRL16E_7                                                              |MB_SRL16E__parameterized1_205   |     1|
|601   |          \Serial_Dbg_Intf.SRL16E_8                                                              |MB_SRL16E__parameterized1_206   |     2|
|602   |          \Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                                 |MB_SRL16E__parameterized3       |     1|
|603   |          \Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                                 |MB_SRL16E__parameterized5       |     2|
|604   |          \Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I                                 |MB_SRL16E__parameterized1_207   |     1|
|605   |          \Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                                 |MB_SRL16E__parameterized7       |     1|
|606   |          \Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                                 |MB_SRL16E__parameterized3_208   |     1|
|607   |          \Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                                 |MB_SRL16E__parameterized9       |     2|
|608   |          \Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I                                 |MB_SRL16E__parameterized1_209   |     1|
|609   |          \Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                                 |MB_SRL16E__parameterized9_210   |     1|
|610   |          \Serial_Dbg_Intf.sync_dbg_brk_hit                                                      |mb_sync_bit__parameterized2     |     1|
|611   |          \Serial_Dbg_Intf.sync_dbg_hit                                                          |mb_sync_vec                     |     1|
|612   |            \sync_bits[0].sync_bit                                                               |mb_sync_bit__parameterized2_243 |     1|
|613   |          \Serial_Dbg_Intf.sync_dbg_wakeup                                                       |mb_sync_bit__parameterized4     |     3|
|614   |          \Serial_Dbg_Intf.sync_pause                                                            |mb_sync_bit__parameterized2_211 |     2|
|615   |          \Serial_Dbg_Intf.sync_running_clock                                                    |mb_sync_bit__parameterized2_212 |     1|
|616   |          \Serial_Dbg_Intf.sync_sample                                                           |mb_sync_vec__parameterized1     |    30|
|617   |            \sync_bits[0].sync_bit                                                               |mb_sync_bit_233                 |     3|
|618   |            \sync_bits[1].sync_bit                                                               |mb_sync_bit_234                 |     3|
|619   |            \sync_bits[2].sync_bit                                                               |mb_sync_bit_235                 |     4|
|620   |            \sync_bits[3].sync_bit                                                               |mb_sync_bit_236                 |     3|
|621   |            \sync_bits[4].sync_bit                                                               |mb_sync_bit_237                 |     3|
|622   |            \sync_bits[5].sync_bit                                                               |mb_sync_bit_238                 |     2|
|623   |            \sync_bits[6].sync_bit                                                               |mb_sync_bit_239                 |     3|
|624   |            \sync_bits[7].sync_bit                                                               |mb_sync_bit_240                 |     4|
|625   |            \sync_bits[8].sync_bit                                                               |mb_sync_bit_241                 |     3|
|626   |            \sync_bits[9].sync_bit                                                               |mb_sync_bit_242                 |     2|
|627   |          \Serial_Dbg_Intf.sync_sleep                                                            |mb_sync_bit__parameterized2_213 |     1|
|628   |          \Serial_Dbg_Intf.sync_stop_CPU                                                         |mb_sync_bit__parameterized2_214 |     1|
|629   |          \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I                  |address_hit                     |    23|
|630   |            \Compare[0].MUXCY_I                                                                  |MB_MUXCY_217                    |     1|
|631   |            \Compare[0].SRLC16E_I                                                                |MB_SRLC16E                      |     3|
|632   |            \Compare[1].MUXCY_I                                                                  |MB_MUXCY_218                    |     1|
|633   |            \Compare[1].SRLC16E_I                                                                |MB_SRLC16E_219                  |     1|
|634   |            \Compare[2].MUXCY_I                                                                  |MB_MUXCY_220                    |     1|
|635   |            \Compare[2].SRLC16E_I                                                                |MB_SRLC16E_221                  |     1|
|636   |            \Compare[3].MUXCY_I                                                                  |MB_MUXCY_222                    |     1|
|637   |            \Compare[3].SRLC16E_I                                                                |MB_SRLC16E_223                  |     1|
|638   |            \Compare[4].MUXCY_I                                                                  |MB_MUXCY_224                    |     1|
|639   |            \Compare[4].SRLC16E_I                                                                |MB_SRLC16E_225                  |     1|
|640   |            \Compare[5].MUXCY_I                                                                  |MB_MUXCY_226                    |     1|
|641   |            \Compare[5].SRLC16E_I                                                                |MB_SRLC16E_227                  |     1|
|642   |            \Compare[6].MUXCY_I                                                                  |MB_MUXCY_228                    |     1|
|643   |            \Compare[6].SRLC16E_I                                                                |MB_SRLC16E_229                  |     1|
|644   |            \Compare[7].MUXCY_I                                                                  |MB_MUXCY_230                    |     1|
|645   |            \Compare[7].SRLC16E_I                                                                |MB_SRLC16E_231                  |     1|
|646   |            \The_First_BreakPoints.MUXCY_Post                                                    |MB_MUXCY_232                    |     5|
|647   |          sync_trig_ack_in_0                                                                     |mb_sync_bit__parameterized4_215 |     2|
|648   |          sync_trig_out_0                                                                        |mb_sync_bit__parameterized4_216 |     4|
|649   |        \Using_DCache.Using_WriteThrough.DCache_I1                                               |DCache_gti                      |   622|
|650   |          DATA_RAM_Module                                                                        |RAM_Module__parameterized3      |    16|
|651   |            \Not_Using_XPM.Using_B36_S2.The_BRAMs[0].RAMB36_I1                                   |MB_RAMB36__parameterized2       |     1|
|652   |            \Not_Using_XPM.Using_B36_S2.The_BRAMs[10].RAMB36_I1                                  |MB_RAMB36__parameterized2_190   |     1|
|653   |            \Not_Using_XPM.Using_B36_S2.The_BRAMs[11].RAMB36_I1                                  |MB_RAMB36__parameterized2_191   |     1|
|654   |            \Not_Using_XPM.Using_B36_S2.The_BRAMs[12].RAMB36_I1                                  |MB_RAMB36__parameterized2_192   |     1|
|655   |            \Not_Using_XPM.Using_B36_S2.The_BRAMs[13].RAMB36_I1                                  |MB_RAMB36__parameterized2_193   |     1|
|656   |            \Not_Using_XPM.Using_B36_S2.The_BRAMs[14].RAMB36_I1                                  |MB_RAMB36__parameterized2_194   |     1|
|657   |            \Not_Using_XPM.Using_B36_S2.The_BRAMs[15].RAMB36_I1                                  |MB_RAMB36__parameterized2_195   |     1|
|658   |            \Not_Using_XPM.Using_B36_S2.The_BRAMs[1].RAMB36_I1                                   |MB_RAMB36__parameterized2_196   |     1|
|659   |            \Not_Using_XPM.Using_B36_S2.The_BRAMs[2].RAMB36_I1                                   |MB_RAMB36__parameterized2_197   |     1|
|660   |            \Not_Using_XPM.Using_B36_S2.The_BRAMs[3].RAMB36_I1                                   |MB_RAMB36__parameterized2_198   |     1|
|661   |            \Not_Using_XPM.Using_B36_S2.The_BRAMs[4].RAMB36_I1                                   |MB_RAMB36__parameterized2_199   |     1|
|662   |            \Not_Using_XPM.Using_B36_S2.The_BRAMs[5].RAMB36_I1                                   |MB_RAMB36__parameterized2_200   |     1|
|663   |            \Not_Using_XPM.Using_B36_S2.The_BRAMs[6].RAMB36_I1                                   |MB_RAMB36__parameterized2_201   |     1|
|664   |            \Not_Using_XPM.Using_B36_S2.The_BRAMs[7].RAMB36_I1                                   |MB_RAMB36__parameterized2_202   |     1|
|665   |            \Not_Using_XPM.Using_B36_S2.The_BRAMs[8].RAMB36_I1                                   |MB_RAMB36__parameterized2_203   |     1|
|666   |            \Not_Using_XPM.Using_B36_S2.The_BRAMs[9].RAMB36_I1                                   |MB_RAMB36__parameterized2_204   |     1|
|667   |          \Gen_WE[0].SUM_I                                                                       |MB_LUT4__parameterized1         |     1|
|668   |          \Gen_WE[1].SUM_I                                                                       |MB_LUT4__parameterized1_17      |     1|
|669   |          \Gen_WE[2].SUM_I                                                                       |MB_LUT4__parameterized1_18      |     1|
|670   |          \Gen_WE[3].SUM_I                                                                       |MB_LUT4__parameterized1_19      |     1|
|671   |          TAG_RAM_Module                                                                         |RAM_Module__parameterized1      |    17|
|672   |            \Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                                  |MB_RAMB36                       |    17|
|673   |          \Using_Latch_AS_Logic_1.AND2B1L_I1                                                     |MB_AND2B1L_20                   |     2|
|674   |          \Using_Latch_AS_Logic_3.AND2B1L_I1                                                     |MB_AND2B1L_21                   |     2|
|675   |          \Using_New_CacheInterface_for_AXI.Cache_Interface_I1                                   |Cache_Interface                 |   340|
|676   |            \Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_FDSE                                   |MB_FDSE                         |     2|
|677   |            \Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_LUT                                    |MB_LUT6__parameterized20        |     1|
|678   |            \Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE                                   |MB_FDSE_184                     |     2|
|679   |            \Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_LUT                                    |MB_LUT6__parameterized20_185    |     1|
|680   |            \Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE                                   |MB_FDSE_186                     |     4|
|681   |            \Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_LUT                                    |MB_LUT6__parameterized20_187    |     1|
|682   |            \Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE                                   |MB_FDSE_188                     |     6|
|683   |            \Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT                                    |MB_LUT6__parameterized20_189    |     2|
|684   |            \Using_AXI.Use_AXI_Write.exist_bit_FDRE                                              |MB_FDRE                         |    18|
|685   |            \Using_AXI.Use_AXI_Write.exist_bit_LUT                                               |MB_LUT6__parameterized22        |     1|
|686   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[0].Copy_Mem                             |MB_RAM16X1D                     |     1|
|687   |            Retarget                                                                             |MB_RAM32X1D_183                 |     1|
|688   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[10].Copy_Mem                            |MB_RAM16X1D_22                  |     1|
|689   |            Retarget                                                                             |MB_RAM32X1D_182                 |     1|
|690   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[11].Copy_Mem                            |MB_RAM16X1D_23                  |     1|
|691   |            Retarget                                                                             |MB_RAM32X1D_181                 |     1|
|692   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[12].Copy_Mem                            |MB_RAM16X1D_24                  |     1|
|693   |            Retarget                                                                             |MB_RAM32X1D_180                 |     1|
|694   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[13].Copy_Mem                            |MB_RAM16X1D_25                  |     1|
|695   |            Retarget                                                                             |MB_RAM32X1D_179                 |     1|
|696   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[14].Copy_Mem                            |MB_RAM16X1D_26                  |     1|
|697   |            Retarget                                                                             |MB_RAM32X1D_178                 |     1|
|698   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[15].Copy_Mem                            |MB_RAM16X1D_27                  |     1|
|699   |            Retarget                                                                             |MB_RAM32X1D_177                 |     1|
|700   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[16].Copy_Mem                            |MB_RAM16X1D_28                  |     1|
|701   |            Retarget                                                                             |MB_RAM32X1D_176                 |     1|
|702   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[17].Copy_Mem                            |MB_RAM16X1D_29                  |     1|
|703   |            Retarget                                                                             |MB_RAM32X1D_175                 |     1|
|704   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[18].Copy_Mem                            |MB_RAM16X1D_30                  |     1|
|705   |            Retarget                                                                             |MB_RAM32X1D_174                 |     1|
|706   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[19].Copy_Mem                            |MB_RAM16X1D_31                  |     1|
|707   |            Retarget                                                                             |MB_RAM32X1D_173                 |     1|
|708   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[1].Copy_Mem                             |MB_RAM16X1D_32                  |     1|
|709   |            Retarget                                                                             |MB_RAM32X1D_172                 |     1|
|710   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[20].Copy_Mem                            |MB_RAM16X1D_33                  |     1|
|711   |            Retarget                                                                             |MB_RAM32X1D_171                 |     1|
|712   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[21].Copy_Mem                            |MB_RAM16X1D_34                  |     1|
|713   |            Retarget                                                                             |MB_RAM32X1D_170                 |     1|
|714   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[22].Copy_Mem                            |MB_RAM16X1D_35                  |     1|
|715   |            Retarget                                                                             |MB_RAM32X1D_169                 |     1|
|716   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[23].Copy_Mem                            |MB_RAM16X1D_36                  |     1|
|717   |            Retarget                                                                             |MB_RAM32X1D_168                 |     1|
|718   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem                            |MB_RAM16X1D_37                  |     1|
|719   |            Retarget                                                                             |MB_RAM32X1D_167                 |     1|
|720   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[25].Copy_Mem                            |MB_RAM16X1D_38                  |     1|
|721   |            Retarget                                                                             |MB_RAM32X1D_166                 |     1|
|722   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem                            |MB_RAM16X1D_39                  |     1|
|723   |            Retarget                                                                             |MB_RAM32X1D_165                 |     1|
|724   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[27].Copy_Mem                            |MB_RAM16X1D_40                  |     1|
|725   |            Retarget                                                                             |MB_RAM32X1D_164                 |     1|
|726   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[28].Copy_Mem                            |MB_RAM16X1D_41                  |     1|
|727   |            Retarget                                                                             |MB_RAM32X1D_163                 |     1|
|728   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[29].Copy_Mem                            |MB_RAM16X1D_42                  |     1|
|729   |            Retarget                                                                             |MB_RAM32X1D_162                 |     1|
|730   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[2].Copy_Mem                             |MB_RAM16X1D_43                  |     1|
|731   |            Retarget                                                                             |MB_RAM32X1D_161                 |     1|
|732   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[30].Copy_Mem                            |MB_RAM16X1D_44                  |     1|
|733   |            Retarget                                                                             |MB_RAM32X1D_160                 |     1|
|734   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[31].Copy_Mem                            |MB_RAM16X1D_45                  |     1|
|735   |            Retarget                                                                             |MB_RAM32X1D_159                 |     1|
|736   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[3].Copy_Mem                             |MB_RAM16X1D_46                  |     1|
|737   |            Retarget                                                                             |MB_RAM32X1D_158                 |     1|
|738   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[4].Copy_Mem                             |MB_RAM16X1D_47                  |     1|
|739   |            Retarget                                                                             |MB_RAM32X1D_157                 |     1|
|740   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[5].Copy_Mem                             |MB_RAM16X1D_48                  |     1|
|741   |            Retarget                                                                             |MB_RAM32X1D_156                 |     1|
|742   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[6].Copy_Mem                             |MB_RAM16X1D_49                  |     1|
|743   |            Retarget                                                                             |MB_RAM32X1D_155                 |     1|
|744   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[7].Copy_Mem                             |MB_RAM16X1D_50                  |     1|
|745   |            Retarget                                                                             |MB_RAM32X1D_154                 |     1|
|746   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[8].Copy_Mem                             |MB_RAM16X1D_51                  |     1|
|747   |            Retarget                                                                             |MB_RAM32X1D_153                 |     1|
|748   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[9].Copy_Mem                             |MB_RAM16X1D_52                  |     1|
|749   |            Retarget                                                                             |MB_RAM32X1D                     |     1|
|750   |          \WB_DCache_Valid_Read_data_Mux[0].Gen_Instr_DFF                                        |MB_FDR                          |     1|
|751   |          \WB_DCache_Valid_Read_data_Mux[0].Mux_Select_LUT5                                      |MB_LUT5                         |     1|
|752   |          \WB_DCache_Valid_Read_data_Mux[10].Gen_Instr_DFF                                       |MB_FDR_53                       |     1|
|753   |          \WB_DCache_Valid_Read_data_Mux[10].Mux_Select_LUT5                                     |MB_LUT5_54                      |     1|
|754   |          \WB_DCache_Valid_Read_data_Mux[11].Gen_Instr_DFF                                       |MB_FDR_55                       |     1|
|755   |          \WB_DCache_Valid_Read_data_Mux[11].Mux_Select_LUT5                                     |MB_LUT5_56                      |     1|
|756   |          \WB_DCache_Valid_Read_data_Mux[12].Gen_Instr_DFF                                       |MB_FDR_57                       |     1|
|757   |          \WB_DCache_Valid_Read_data_Mux[12].Mux_Select_LUT5                                     |MB_LUT5_58                      |     1|
|758   |          \WB_DCache_Valid_Read_data_Mux[13].Gen_Instr_DFF                                       |MB_FDR_59                       |     1|
|759   |          \WB_DCache_Valid_Read_data_Mux[13].Mux_Select_LUT5                                     |MB_LUT5_60                      |     1|
|760   |          \WB_DCache_Valid_Read_data_Mux[14].Gen_Instr_DFF                                       |MB_FDR_61                       |     1|
|761   |          \WB_DCache_Valid_Read_data_Mux[14].Mux_Select_LUT5                                     |MB_LUT5_62                      |     1|
|762   |          \WB_DCache_Valid_Read_data_Mux[15].Gen_Instr_DFF                                       |MB_FDR_63                       |     1|
|763   |          \WB_DCache_Valid_Read_data_Mux[15].Mux_Select_LUT5                                     |MB_LUT5_64                      |     1|
|764   |          \WB_DCache_Valid_Read_data_Mux[16].Gen_Instr_DFF                                       |MB_FDR_65                       |     1|
|765   |          \WB_DCache_Valid_Read_data_Mux[16].Mux_Select_LUT5                                     |MB_LUT5_66                      |     1|
|766   |          \WB_DCache_Valid_Read_data_Mux[17].Gen_Instr_DFF                                       |MB_FDR_67                       |     1|
|767   |          \WB_DCache_Valid_Read_data_Mux[17].Mux_Select_LUT5                                     |MB_LUT5_68                      |     1|
|768   |          \WB_DCache_Valid_Read_data_Mux[18].Gen_Instr_DFF                                       |MB_FDR_69                       |     1|
|769   |          \WB_DCache_Valid_Read_data_Mux[18].Mux_Select_LUT5                                     |MB_LUT5_70                      |     1|
|770   |          \WB_DCache_Valid_Read_data_Mux[19].Gen_Instr_DFF                                       |MB_FDR_71                       |     1|
|771   |          \WB_DCache_Valid_Read_data_Mux[19].Mux_Select_LUT5                                     |MB_LUT5_72                      |     1|
|772   |          \WB_DCache_Valid_Read_data_Mux[1].Gen_Instr_DFF                                        |MB_FDR_73                       |     1|
|773   |          \WB_DCache_Valid_Read_data_Mux[1].Mux_Select_LUT5                                      |MB_LUT5_74                      |     1|
|774   |          \WB_DCache_Valid_Read_data_Mux[20].Gen_Instr_DFF                                       |MB_FDR_75                       |     1|
|775   |          \WB_DCache_Valid_Read_data_Mux[20].Mux_Select_LUT5                                     |MB_LUT5_76                      |     1|
|776   |          \WB_DCache_Valid_Read_data_Mux[21].Gen_Instr_DFF                                       |MB_FDR_77                       |     1|
|777   |          \WB_DCache_Valid_Read_data_Mux[21].Mux_Select_LUT5                                     |MB_LUT5_78                      |     1|
|778   |          \WB_DCache_Valid_Read_data_Mux[22].Gen_Instr_DFF                                       |MB_FDR_79                       |     1|
|779   |          \WB_DCache_Valid_Read_data_Mux[22].Mux_Select_LUT5                                     |MB_LUT5_80                      |     1|
|780   |          \WB_DCache_Valid_Read_data_Mux[23].Gen_Instr_DFF                                       |MB_FDR_81                       |     1|
|781   |          \WB_DCache_Valid_Read_data_Mux[23].Mux_Select_LUT5                                     |MB_LUT5_82                      |     1|
|782   |          \WB_DCache_Valid_Read_data_Mux[24].Gen_Instr_DFF                                       |MB_FDR_83                       |     1|
|783   |          \WB_DCache_Valid_Read_data_Mux[24].Mux_Select_LUT5                                     |MB_LUT5_84                      |     1|
|784   |          \WB_DCache_Valid_Read_data_Mux[25].Gen_Instr_DFF                                       |MB_FDR_85                       |     1|
|785   |          \WB_DCache_Valid_Read_data_Mux[25].Mux_Select_LUT5                                     |MB_LUT5_86                      |     1|
|786   |          \WB_DCache_Valid_Read_data_Mux[26].Gen_Instr_DFF                                       |MB_FDR_87                       |     1|
|787   |          \WB_DCache_Valid_Read_data_Mux[26].Mux_Select_LUT5                                     |MB_LUT5_88                      |     1|
|788   |          \WB_DCache_Valid_Read_data_Mux[27].Gen_Instr_DFF                                       |MB_FDR_89                       |     1|
|789   |          \WB_DCache_Valid_Read_data_Mux[27].Mux_Select_LUT5                                     |MB_LUT5_90                      |     1|
|790   |          \WB_DCache_Valid_Read_data_Mux[28].Gen_Instr_DFF                                       |MB_FDR_91                       |     1|
|791   |          \WB_DCache_Valid_Read_data_Mux[28].Mux_Select_LUT5                                     |MB_LUT5_92                      |     1|
|792   |          \WB_DCache_Valid_Read_data_Mux[29].Gen_Instr_DFF                                       |MB_FDR_93                       |     1|
|793   |          \WB_DCache_Valid_Read_data_Mux[29].Mux_Select_LUT5                                     |MB_LUT5_94                      |     1|
|794   |          \WB_DCache_Valid_Read_data_Mux[2].Gen_Instr_DFF                                        |MB_FDR_95                       |     1|
|795   |          \WB_DCache_Valid_Read_data_Mux[2].Mux_Select_LUT5                                      |MB_LUT5_96                      |     1|
|796   |          \WB_DCache_Valid_Read_data_Mux[30].Gen_Instr_DFF                                       |MB_FDR_97                       |     1|
|797   |          \WB_DCache_Valid_Read_data_Mux[30].Mux_Select_LUT5                                     |MB_LUT5_98                      |     1|
|798   |          \WB_DCache_Valid_Read_data_Mux[31].Gen_Instr_DFF                                       |MB_FDR_99                       |     1|
|799   |          \WB_DCache_Valid_Read_data_Mux[31].Mux_Select_LUT5                                     |MB_LUT5_100                     |     1|
|800   |          \WB_DCache_Valid_Read_data_Mux[3].Gen_Instr_DFF                                        |MB_FDR_101                      |     1|
|801   |          \WB_DCache_Valid_Read_data_Mux[3].Mux_Select_LUT5                                      |MB_LUT5_102                     |     1|
|802   |          \WB_DCache_Valid_Read_data_Mux[4].Gen_Instr_DFF                                        |MB_FDR_103                      |     1|
|803   |          \WB_DCache_Valid_Read_data_Mux[4].Mux_Select_LUT5                                      |MB_LUT5_104                     |     1|
|804   |          \WB_DCache_Valid_Read_data_Mux[5].Gen_Instr_DFF                                        |MB_FDR_105                      |     1|
|805   |          \WB_DCache_Valid_Read_data_Mux[5].Mux_Select_LUT5                                      |MB_LUT5_106                     |     1|
|806   |          \WB_DCache_Valid_Read_data_Mux[6].Gen_Instr_DFF                                        |MB_FDR_107                      |     1|
|807   |          \WB_DCache_Valid_Read_data_Mux[6].Mux_Select_LUT5                                      |MB_LUT5_108                     |     1|
|808   |          \WB_DCache_Valid_Read_data_Mux[7].Gen_Instr_DFF                                        |MB_FDR_109                      |     1|
|809   |          \WB_DCache_Valid_Read_data_Mux[7].Mux_Select_LUT5                                      |MB_LUT5_110                     |     1|
|810   |          \WB_DCache_Valid_Read_data_Mux[8].Gen_Instr_DFF                                        |MB_FDR_111                      |     1|
|811   |          \WB_DCache_Valid_Read_data_Mux[8].Mux_Select_LUT5                                      |MB_LUT5_112                     |     1|
|812   |          \WB_DCache_Valid_Read_data_Mux[9].Gen_Instr_DFF                                        |MB_FDR_113                      |     1|
|813   |          \WB_DCache_Valid_Read_data_Mux[9].Mux_Select_LUT5                                      |MB_LUT5_114                     |     1|
|814   |          cache_valid_bit_detect_I1                                                              |cache_valid_bit_detect          |     9|
|815   |            \Valid_check_with_16word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I  |carry_and_137                   |     2|
|816   |              MUXCY_I                                                                            |MB_MUXCY_152                    |     2|
|817   |            \Valid_check_with_16word_cacheline.valid_check_cacheline[1].valid_check_carry_and_I  |carry_and_138                   |     1|
|818   |              MUXCY_I                                                                            |MB_MUXCY_151                    |     1|
|819   |            \Valid_check_with_16word_cacheline.valid_check_cacheline[2].valid_check_carry_and_I  |carry_and_139                   |     1|
|820   |              MUXCY_I                                                                            |MB_MUXCY_150                    |     1|
|821   |            \Valid_check_with_16word_cacheline.valid_check_cacheline[3].valid_check_carry_and_I  |carry_and_140                   |     1|
|822   |              MUXCY_I                                                                            |MB_MUXCY_149                    |     1|
|823   |            \Valid_check_with_16word_cacheline.valid_check_cacheline[4].valid_check_carry_and_I  |carry_and_141                   |     1|
|824   |              MUXCY_I                                                                            |MB_MUXCY_148                    |     1|
|825   |            \Valid_check_with_16word_cacheline.valid_check_cacheline[5].valid_check_carry_and_I  |carry_and_142                   |     1|
|826   |              MUXCY_I                                                                            |MB_MUXCY_147                    |     1|
|827   |            \Valid_check_with_16word_cacheline.valid_check_cacheline[6].valid_check_carry_and_I  |carry_and_143                   |     1|
|828   |              MUXCY_I                                                                            |MB_MUXCY_146                    |     1|
|829   |            \Valid_check_with_16word_cacheline.valid_check_cacheline[7].valid_check_carry_and_I  |carry_and_144                   |     1|
|830   |              MUXCY_I                                                                            |MB_MUXCY_145                    |     1|
|831   |          dcache_data_strobe_sel_carry_or_0                                                      |carry_or_115                    |     1|
|832   |            MUXCY_I                                                                              |MB_MUXCY_136                    |     1|
|833   |          dcache_data_strobe_sel_carry_or_1                                                      |carry_or_116                    |     1|
|834   |            MUXCY_I                                                                              |MB_MUXCY_135                    |     1|
|835   |          dcache_data_strobe_sel_carry_or_2                                                      |carry_or_117                    |     2|
|836   |            MUXCY_I                                                                              |MB_MUXCY_134                    |     2|
|837   |          mem_read_cache_hit_carry_or                                                            |carry_or_118                    |     8|
|838   |            MUXCY_I                                                                              |MB_MUXCY_133                    |     8|
|839   |          mem_read_cache_hit_direct_carry_and                                                    |carry_and                       |     2|
|840   |            MUXCY_I                                                                              |MB_MUXCY_132                    |     2|
|841   |          mem_read_cache_miss_sel_carry_and                                                      |carry_and_119                   |     3|
|842   |            MUXCY_I                                                                              |MB_MUXCY_131                    |     3|
|843   |          mem_tag_hit_comparator                                                                 |comparator__parameterized1      |     5|
|844   |            \Comp_Carry_Chain[0].MUXCY_I                                                         |MB_MUXCY_126                    |     1|
|845   |            \Comp_Carry_Chain[1].MUXCY_I                                                         |MB_MUXCY_127                    |     1|
|846   |            \Comp_Carry_Chain[2].MUXCY_I                                                         |MB_MUXCY_128                    |     1|
|847   |            \Comp_Carry_Chain[3].MUXCY_I                                                         |MB_MUXCY_129                    |     1|
|848   |            \Comp_Carry_Chain[4].MUXCY_I                                                         |MB_MUXCY_130                    |     1|
|849   |          mem_tag_miss_comparator                                                                |comparator__parameterized1_120  |     6|
|850   |            \Comp_Carry_Chain[0].MUXCY_I                                                         |MB_MUXCY_121                    |     1|
|851   |            \Comp_Carry_Chain[1].MUXCY_I                                                         |MB_MUXCY_122                    |     1|
|852   |            \Comp_Carry_Chain[2].MUXCY_I                                                         |MB_MUXCY_123                    |     1|
|853   |            \Comp_Carry_Chain[3].MUXCY_I                                                         |MB_MUXCY_124                    |     1|
|854   |            \Comp_Carry_Chain[4].MUXCY_I                                                         |MB_MUXCY_125                    |     2|
|855   |        instr_mux_I                                                                              |instr_mux                       |    19|
|856   |          \Mux_LD.LD_inst                                                                        |mux_bus                         |    19|
|857   |            \Mux_Loop[0].I_MUX_LUT6                                                              |MB_LUT6_2__parameterized3       |     4|
|858   |            \Mux_Loop[10].I_MUX_LUT6                                                             |MB_LUT6_2__parameterized3_2     |     1|
|859   |            \Mux_Loop[11].I_MUX_LUT6                                                             |MB_LUT6_2__parameterized3_3     |     1|
|860   |            \Mux_Loop[12].I_MUX_LUT6                                                             |MB_LUT6_2__parameterized3_4     |     1|
|861   |            \Mux_Loop[13].I_MUX_LUT6                                                             |MB_LUT6_2__parameterized3_5     |     1|
|862   |            \Mux_Loop[14].I_MUX_LUT6                                                             |MB_LUT6_2__parameterized3_6     |     1|
|863   |            \Mux_Loop[15].I_MUX_LUT6                                                             |MB_LUT6_2__parameterized3_7     |     1|
|864   |            \Mux_Loop[1].I_MUX_LUT6                                                              |MB_LUT6_2__parameterized3_8     |     1|
|865   |            \Mux_Loop[2].I_MUX_LUT6                                                              |MB_LUT6_2__parameterized3_9     |     1|
|866   |            \Mux_Loop[3].I_MUX_LUT6                                                              |MB_LUT6_2__parameterized3_10    |     1|
|867   |            \Mux_Loop[4].I_MUX_LUT6                                                              |MB_LUT6_2__parameterized3_11    |     1|
|868   |            \Mux_Loop[5].I_MUX_LUT6                                                              |MB_LUT6_2__parameterized3_12    |     1|
|869   |            \Mux_Loop[6].I_MUX_LUT6                                                              |MB_LUT6_2__parameterized3_13    |     1|
|870   |            \Mux_Loop[7].I_MUX_LUT6                                                              |MB_LUT6_2__parameterized3_14    |     1|
|871   |            \Mux_Loop[8].I_MUX_LUT6                                                              |MB_LUT6_2__parameterized3_15    |     1|
|872   |            \Mux_Loop[9].I_MUX_LUT6                                                              |MB_LUT6_2__parameterized3_16    |     1|
|873   |        mem_databus_ready_sel_carry_or                                                           |carry_or                        |     1|
|874   |          MUXCY_I                                                                                |MB_MUXCY                        |     1|
|875   |        read_data_mux_I                                                                          |read_data_mux                   |    32|
|876   |      Reset_DFF                                                                                  |mb_sync_bit                     |     2|
|877   |      \Using_Async_Wakeup_0.Wakeup_DFF                                                           |mb_sync_bit_0                   |     3|
|878   |      \Using_Async_Wakeup_1.Wakeup_DFF                                                           |mb_sync_bit_1                   |     2|
+------+-------------------------------------------------------------------------------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:01:47 . Memory (MB): peak = 2070.652 ; gain = 762.703 ; free physical = 6171 ; free virtual = 17142
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 29460 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:01:11 . Memory (MB): peak = 2070.652 ; gain = 402.270 ; free physical = 6227 ; free virtual = 17198
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:01:47 . Memory (MB): peak = 2070.652 ; gain = 762.703 ; free physical = 6227 ; free virtual = 17198
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 695 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 334 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 47 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 125 instances
  FDS => FDSE: 1 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  MULT_AND => LUT2: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
270 Infos, 200 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:49 . Memory (MB): peak = 2070.652 ; gain = 787.527 ; free physical = 6238 ; free virtual = 17209
INFO: [Common 17-1381] The checkpoint '/home/akayashima/H30_Xilinx/ImgProcessing/Mutex-20181213/Multiple-Core.runs/design_1_microblaze_1_0_synth_1/design_1_microblaze_1_0.dcp' has been generated.
