<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Timing Multi Corner Report Max Delay Analysis
</title>
<text>SmartTime Version 2022.1.0.10</text>
<text>Microsemi Corporation - Microsemi Libero Software Release v2022.1 (Version 2022.1.0.10)</text>
<text>Date: Wed Aug 16 15:59:08 2023
</text>
<table>
<header>
</header>
<row>
 <cell>Design</cell>
 <cell>Top</cell>
</row>
<row>
 <cell>Family</cell>
 <cell>PolarFire</cell>
</row>
<row>
 <cell>Die</cell>
 <cell>MPF300TS_ES</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>FCG1152</cell>
</row>
<row>
 <cell>Temperature Range</cell>
 <cell>0 - 100 C</cell>
</row>
<row>
 <cell>Voltage Range</cell>
 <cell>0.97 - 1.03 V</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>-1</cell>
</row>
<row>
 <cell>Design State</cell>
 <cell>Post-Layout</cell>
</row>
<row>
 <cell>Data source</cell>
 <cell>Production</cell>
</row>
<row>
 <cell>Multi Corner Report Operating Conditions</cell>
 <cell>slow_lv_ht, slow_lv_lt, fast_hv_lt</cell>
</row>
</table>
<text></text>
<section>
<name>Summary</name>
<table>
<header>
 <cell>Clock Domain</cell>
 <cell>Required Period (ns)</cell>
 <cell>Required Frequency (MHz)</cell>
 <cell>Worst Slack (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell>5.000</cell>
 <cell>200.000</cell>
 <cell>-6.673</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</cell>
 <cell>181.667</cell>
 <cell>5.505</cell>
 <cell>-4.240</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0</cell>
 <cell>25.000</cell>
 <cell>40.000</cell>
 <cell>-0.409</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1</cell>
 <cell>12.500</cell>
 <cell>80.000</cell>
 <cell>0.873</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK</cell>
 <cell>6.250</cell>
 <cell>160.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R</cell>
 <cell>4.000</cell>
 <cell>250.000</cell>
 <cell>-6.919</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R</cell>
 <cell>4.000</cell>
 <cell>250.000</cell>
 <cell>-5.931</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R</cell>
 <cell>4.000</cell>
 <cell>250.000</cell>
 <cell>-6.839</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R</cell>
 <cell>4.000</cell>
 <cell>250.000</cell>
 <cell>-6.334</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R</cell>
 <cell>4.000</cell>
 <cell>250.000</cell>
 <cell>-7.008</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R</cell>
 <cell>4.000</cell>
 <cell>250.000</cell>
 <cell>-6.224</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<table>
<header>
 <cell></cell>
 <cell>Worst Slack (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Input to Output</cell>
 <cell></cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
</section>
<section>
<name>Clock Domain Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[0]:CLK</cell>
 <cell>Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8/INST_RAM1K20_IP:B_ADDR[0]</cell>
 <cell>10.767</cell>
 <cell>-6.673</cell>
 <cell>16.988</cell>
 <cell>10.315</cell>
 <cell>0.735</cell>
 <cell>11.538</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[0]:CLK</cell>
 <cell>Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8/INST_RAM1K20_IP:B_ADDR[0]</cell>
 <cell>10.722</cell>
 <cell>-6.639</cell>
 <cell>16.943</cell>
 <cell>10.304</cell>
 <cell>0.735</cell>
 <cell>11.504</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[0]:CLK</cell>
 <cell>Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22/INST_RAM1K20_IP:B_ADDR[0]</cell>
 <cell>10.585</cell>
 <cell>-6.502</cell>
 <cell>16.806</cell>
 <cell>10.304</cell>
 <cell>0.735</cell>
 <cell>11.367</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[0]:CLK</cell>
 <cell>Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3/INST_RAM1K20_IP:B_ADDR[0]</cell>
 <cell>10.447</cell>
 <cell>-6.366</cell>
 <cell>16.668</cell>
 <cell>10.302</cell>
 <cell>0.735</cell>
 <cell>11.231</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[2]:CLK</cell>
 <cell>Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8/INST_RAM1K20_IP:B_ADDR[2]</cell>
 <cell>10.459</cell>
 <cell>-6.319</cell>
 <cell>16.680</cell>
 <cell>10.361</cell>
 <cell>0.689</cell>
 <cell>11.184</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[0]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8/INST_RAM1K20_IP:B_ADDR[0]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10.315</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>16.988</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-6.673</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.789</cell>
 <cell>3.789</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.361</cell>
 <cell>4.150</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.612</cell>
 <cell>4.762</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.762</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.247</cell>
 <cell>5.009</cell>
 <cell>28</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB29:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.519</cell>
 <cell>5.528</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB29:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.076</cell>
 <cell>5.604</cell>
 <cell>93</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[0]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB29_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.617</cell>
 <cell>6.221</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[0]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.198</cell>
 <cell>6.419</cell>
 <cell>769</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8/INST_RAM1K20_IP:B_ADDR[0]</cell>
 <cell>net</cell>
 <cell>Data_Block_0/Communication_Builder_0_Sample_RAM_R_Address[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>10.569</cell>
 <cell>16.988</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>16.988</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.000</cell>
 <cell>5.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>5.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.182</cell>
 <cell>8.182</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.308</cell>
 <cell>8.490</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.486</cell>
 <cell>8.976</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>8.976</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.216</cell>
 <cell>9.192</cell>
 <cell>28</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB53:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.445</cell>
 <cell>9.637</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB53:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.066</cell>
 <cell>9.703</cell>
 <cell>123</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8/INST_RAM1K20_IP:B_CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB53_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.665</cell>
 <cell>10.368</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.817</cell>
 <cell>11.185</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.135</cell>
 <cell>11.050</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8/INST_RAM1K20_IP:B_ADDR[0]</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:RAM1K20_IP</cell>
 <cell>-</cell>
 <cell>0.735</cell>
 <cell>10.315</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10.315</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>External Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>BTN_1</cell>
 <cell>Controler_0/gpio_controler_0/read_data_frame[0]:D</cell>
 <cell>9.081</cell>
 <cell></cell>
 <cell>9.081</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>3.844</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>BTN_1</cell>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING[0]:D</cell>
 <cell>8.935</cell>
 <cell></cell>
 <cell>8.935</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>3.681</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>BTN_1</cell>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_RISING[0]:D</cell>
 <cell>8.861</cell>
 <cell></cell>
 <cell>8.861</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>3.608</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>BTN_1</cell>
 <cell>Controler_0/gpio_controler_0/Inputs_Last[0]:D</cell>
 <cell>8.413</cell>
 <cell></cell>
 <cell>8.413</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>3.160</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>BTN_1</cell>
 <cell>Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[0]:D</cell>
 <cell>8.346</cell>
 <cell></cell>
 <cell>8.346</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>3.103</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: BTN_1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Controler_0/gpio_controler_0/read_data_frame[0]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>9.081</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>BTN_1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>BTN_1_ibuf/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>BTN_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>BTN_1_ibuf/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>1.360</cell>
 <cell>1.360</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>BTN_1_ibuf/U_IOIN:YIN</cell>
 <cell>net</cell>
 <cell>BTN_1_ibuf/YIN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>1.360</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>BTN_1_ibuf/U_IOIN:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOIN_IB_E</cell>
 <cell>+</cell>
 <cell>0.383</cell>
 <cell>1.743</cell>
 <cell>5</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/read_data_frame_8_0[0]:C</cell>
 <cell>net</cell>
 <cell>BTN_1_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>6.485</cell>
 <cell>8.228</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/read_data_frame_8_0[0]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.080</cell>
 <cell>8.308</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/read_data_frame_8_3[0]:C</cell>
 <cell>net</cell>
 <cell>Controler_0/gpio_controler_0/N_180</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.152</cell>
 <cell>8.460</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/read_data_frame_8_3[0]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.255</cell>
 <cell>8.715</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/read_data_frame_8[0]:A</cell>
 <cell>net</cell>
 <cell>Controler_0/gpio_controler_0/N_234</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.134</cell>
 <cell>8.849</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/read_data_frame_8[0]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.201</cell>
 <cell>9.050</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/read_data_frame[0]:D</cell>
 <cell>net</cell>
 <cell>Controler_0/gpio_controler_0/read_data_frame_8_Z[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.031</cell>
 <cell>9.081</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9.081</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.182</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.308</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.486</cell>
 <cell>N/C</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.216</cell>
 <cell>N/C</cell>
 <cell>28</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.444</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.066</cell>
 <cell>N/C</cell>
 <cell>1034</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/read_data_frame[0]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.535</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.135</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/read_data_frame[0]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Controler_0/Communication_CMD_MUX_0/state_reg[0]:CLK</cell>
 <cell>DBGport_4</cell>
 <cell>12.387</cell>
 <cell></cell>
 <cell>18.865</cell>
 <cell></cell>
 <cell>18.865</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[2]:CLK</cell>
 <cell>DBGport_4</cell>
 <cell>12.162</cell>
 <cell></cell>
 <cell>18.669</cell>
 <cell></cell>
 <cell>18.669</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Controler_0/gpio_controler_0/Outputs[14]:CLK</cell>
 <cell>LED_4</cell>
 <cell>11.884</cell>
 <cell></cell>
 <cell>18.120</cell>
 <cell></cell>
 <cell>18.120</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.full_r:CLK</cell>
 <cell>DBGport_5</cell>
 <cell>11.621</cell>
 <cell></cell>
 <cell>18.130</cell>
 <cell></cell>
 <cell>18.130</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/empty:CLK</cell>
 <cell>DBGport_3</cell>
 <cell>11.735</cell>
 <cell></cell>
 <cell>17.969</cell>
 <cell></cell>
 <cell>17.969</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Controler_0/Communication_CMD_MUX_0/state_reg[0]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: DBGport_4</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>18.865</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.962</cell>
 <cell>3.962</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.391</cell>
 <cell>4.353</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.601</cell>
 <cell>4.954</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.954</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.279</cell>
 <cell>5.233</cell>
 <cell>28</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB49:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.550</cell>
 <cell>5.783</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB49:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>5.867</cell>
 <cell>612</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Controler_0/Communication_CMD_MUX_0/state_reg[0]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB49_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.611</cell>
 <cell>6.478</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Controler_0/Communication_CMD_MUX_0/state_reg[0]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.210</cell>
 <cell>6.688</cell>
 <cell>5</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Controler_0/Communication_CMD_MUX_0/SRC_3_Fifo_Read_Enable:B</cell>
 <cell>net</cell>
 <cell>Controler_0/Communication_CMD_MUX_0/state_reg_Z[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.765</cell>
 <cell>7.453</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Controler_0/Communication_CMD_MUX_0/SRC_3_Fifo_Read_Enable:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.062</cell>
 <cell>7.515</cell>
 <cell>85</cell>
 <cell>f</cell>
</row>
<row>
 <cell>DBGport_4_obuf/U_IOTRI:D</cell>
 <cell>net</cell>
 <cell>DBGport_4_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>7.449</cell>
 <cell>14.964</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>DBGport_4_obuf/U_IOTRI:DOUT</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOTRI_OB_EB</cell>
 <cell>+</cell>
 <cell>1.213</cell>
 <cell>16.177</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>DBGport_4_obuf/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>DBGport_4_obuf/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>16.177</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>DBGport_4_obuf/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>2.688</cell>
 <cell>18.865</cell>
 <cell>0</cell>
 <cell>f</cell>
</row>
<row>
 <cell>DBGport_4</cell>
 <cell>net</cell>
 <cell>DBGport_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>18.865</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>18.865</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.331</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>DBGport_4</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK</cell>
 <cell>Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9]:ALn</cell>
 <cell>6.062</cell>
 <cell>-1.621</cell>
 <cell>12.579</cell>
 <cell>10.958</cell>
 <cell>0.241</cell>
 <cell>6.486</cell>
 <cell>0.183</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK</cell>
 <cell>Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8]:ALn</cell>
 <cell>6.062</cell>
 <cell>-1.621</cell>
 <cell>12.579</cell>
 <cell>10.958</cell>
 <cell>0.241</cell>
 <cell>6.486</cell>
 <cell>0.183</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK</cell>
 <cell>Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13]:ALn</cell>
 <cell>6.061</cell>
 <cell>-1.621</cell>
 <cell>12.578</cell>
 <cell>10.957</cell>
 <cell>0.241</cell>
 <cell>6.486</cell>
 <cell>0.184</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK</cell>
 <cell>Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12]:ALn</cell>
 <cell>6.061</cell>
 <cell>-1.621</cell>
 <cell>12.578</cell>
 <cell>10.957</cell>
 <cell>0.241</cell>
 <cell>6.486</cell>
 <cell>0.184</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK</cell>
 <cell>Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10]:ALn</cell>
 <cell>6.062</cell>
 <cell>-1.621</cell>
 <cell>12.579</cell>
 <cell>10.958</cell>
 <cell>0.241</cell>
 <cell>6.486</cell>
 <cell>0.183</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10.958</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>12.579</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-1.621</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.962</cell>
 <cell>3.962</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.391</cell>
 <cell>4.353</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.601</cell>
 <cell>4.954</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.954</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.279</cell>
 <cell>5.233</cell>
 <cell>28</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.549</cell>
 <cell>5.782</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>5.866</cell>
 <cell>1034</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.651</cell>
 <cell>6.517</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.241</cell>
 <cell>6.758</cell>
 <cell>76</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Controler_0/Reset_Controler_0/INT_DataFifo_Reset_N:B</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0_CORERESET_PF_C0_0_CORERESET_PF_C0_0_dff</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.851</cell>
 <cell>7.609</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Controler_0/Reset_Controler_0/INT_DataFifo_Reset_N:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.100</cell>
 <cell>7.709</cell>
 <cell>882</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9]:ALn</cell>
 <cell>net</cell>
 <cell>DBGport_4_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.870</cell>
 <cell>12.579</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12.579</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.000</cell>
 <cell>5.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>5.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.331</cell>
 <cell>8.331</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.334</cell>
 <cell>8.665</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.477</cell>
 <cell>9.142</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>9.142</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.243</cell>
 <cell>9.385</cell>
 <cell>28</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB46:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.467</cell>
 <cell>9.852</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB46:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>9.925</cell>
 <cell>60</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB46_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.530</cell>
 <cell>10.455</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.879</cell>
 <cell>11.334</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.135</cell>
 <cell>11.199</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9]:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.241</cell>
 <cell>10.958</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10.958</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R to Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING[15]:D</cell>
 <cell>6.214</cell>
 <cell>-1.833</cell>
 <cell>7.936</cell>
 <cell>6.103</cell>
 <cell>0.000</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_RISING[15]:D</cell>
 <cell>6.141</cell>
 <cell>-1.760</cell>
 <cell>7.863</cell>
 <cell>6.103</cell>
 <cell>0.000</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/read_data_frame[15]:D</cell>
 <cell>6.030</cell>
 <cell>-1.657</cell>
 <cell>7.752</cell>
 <cell>6.095</cell>
 <cell>0.000</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[15]:D</cell>
 <cell>6.011</cell>
 <cell>-1.631</cell>
 <cell>7.733</cell>
 <cell>6.102</cell>
 <cell>0.000</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/Inputs_Last[15]:D</cell>
 <cell>5.863</cell>
 <cell>-1.482</cell>
 <cell>7.585</cell>
 <cell>6.103</cell>
 <cell>0.000</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0:RX_FWF_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Controler_0/gpio_controler_0/REG_INPUTs_FALLING[15]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.103</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>7.936</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-1.833</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.757</cell>
 <cell>0.757</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.076</cell>
 <cell>0.833</cell>
 <cell>72</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0:RX_FWF_CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0_LANE0_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.889</cell>
 <cell>1.722</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0:RX_VAL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:XCVR_8B10B</cell>
 <cell>+</cell>
 <cell>0.733</cell>
 <cell>2.455</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_RX_VAL_0:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE0_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.972</cell>
 <cell>3.427</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_RX_VAL_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.101</cell>
 <cell>3.528</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0_LANE0_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.162</cell>
 <cell>3.690</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.224</cell>
 <cell>3.914</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0_0:C</cell>
 <cell>net</cell>
 <cell>Data_Block_0/AND4_0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.055</cell>
 <cell>3.969</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.064</cell>
 <cell>4.033</cell>
 <cell>16</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/Falling_Edge_Detector.15.un157_inputs:B</cell>
 <cell>net</cell>
 <cell>Data_Block_0_LANE0_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.540</cell>
 <cell>7.573</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/Falling_Edge_Detector.15.un157_inputs:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.060</cell>
 <cell>7.633</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[15]:C</cell>
 <cell>net</cell>
 <cell>Controler_0/gpio_controler_0/un157_inputs</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.215</cell>
 <cell>7.848</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[15]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.060</cell>
 <cell>7.908</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING[15]:D</cell>
 <cell>net</cell>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50_Z[15]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.028</cell>
 <cell>7.936</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.936</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.000</cell>
 <cell>1.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>1.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.182</cell>
 <cell>4.182</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.308</cell>
 <cell>4.490</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.486</cell>
 <cell>4.976</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.976</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.216</cell>
 <cell>5.192</cell>
 <cell>28</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.444</cell>
 <cell>5.636</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.066</cell>
 <cell>5.702</cell>
 <cell>1034</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING[15]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.536</cell>
 <cell>6.238</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.135</cell>
 <cell>6.103</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING[15]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.000</cell>
 <cell>6.103</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.103</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
</section>
<section>
<name>SET Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R to Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING[15]:D</cell>
 <cell>6.264</cell>
 <cell>-1.851</cell>
 <cell>7.954</cell>
 <cell>6.103</cell>
 <cell>0.000</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_RISING[15]:D</cell>
 <cell>6.171</cell>
 <cell>-1.758</cell>
 <cell>7.861</cell>
 <cell>6.103</cell>
 <cell>0.000</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/read_data_frame[15]:D</cell>
 <cell>6.059</cell>
 <cell>-1.654</cell>
 <cell>7.749</cell>
 <cell>6.095</cell>
 <cell>0.000</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[15]:D</cell>
 <cell>6.042</cell>
 <cell>-1.630</cell>
 <cell>7.732</cell>
 <cell>6.102</cell>
 <cell>0.000</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/Inputs_Last[15]:D</cell>
 <cell>5.899</cell>
 <cell>-1.486</cell>
 <cell>7.589</cell>
 <cell>6.103</cell>
 <cell>0.000</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Controler_0/gpio_controler_0/REG_INPUTs_FALLING[15]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.103</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>7.954</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-1.851</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.718</cell>
 <cell>0.718</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.076</cell>
 <cell>0.794</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/LANE1_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.896</cell>
 <cell>1.690</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1:RX_VAL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:XCVR_8B10B</cell>
 <cell>+</cell>
 <cell>0.725</cell>
 <cell>2.415</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_RX_VAL_1:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE1_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.070</cell>
 <cell>3.485</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_RX_VAL_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.099</cell>
 <cell>3.584</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0:B</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0_LANE1_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.135</cell>
 <cell>3.719</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.173</cell>
 <cell>3.892</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0_0:C</cell>
 <cell>net</cell>
 <cell>Data_Block_0/AND4_0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.057</cell>
 <cell>3.949</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.060</cell>
 <cell>4.009</cell>
 <cell>16</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/Falling_Edge_Detector.15.un157_inputs:B</cell>
 <cell>net</cell>
 <cell>Data_Block_0_LANE0_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.570</cell>
 <cell>7.579</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/Falling_Edge_Detector.15.un157_inputs:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.057</cell>
 <cell>7.636</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[15]:C</cell>
 <cell>net</cell>
 <cell>Controler_0/gpio_controler_0/un157_inputs</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.228</cell>
 <cell>7.864</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[15]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.064</cell>
 <cell>7.928</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING[15]:D</cell>
 <cell>net</cell>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50_Z[15]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.026</cell>
 <cell>7.954</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.954</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.000</cell>
 <cell>1.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>1.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.182</cell>
 <cell>4.182</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.308</cell>
 <cell>4.490</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.486</cell>
 <cell>4.976</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.976</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.216</cell>
 <cell>5.192</cell>
 <cell>28</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.444</cell>
 <cell>5.636</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.066</cell>
 <cell>5.702</cell>
 <cell>1034</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING[15]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.536</cell>
 <cell>6.238</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.135</cell>
 <cell>6.103</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING[15]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.000</cell>
 <cell>6.103</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.103</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
</section>
<section>
<name>SET Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R to Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING[15]:D</cell>
 <cell>6.526</cell>
 <cell>-2.094</cell>
 <cell>8.197</cell>
 <cell>6.103</cell>
 <cell>0.000</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_RISING[15]:D</cell>
 <cell>6.453</cell>
 <cell>-2.021</cell>
 <cell>8.124</cell>
 <cell>6.103</cell>
 <cell>0.000</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/read_data_frame[15]:D</cell>
 <cell>6.342</cell>
 <cell>-1.918</cell>
 <cell>8.013</cell>
 <cell>6.095</cell>
 <cell>0.000</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[15]:D</cell>
 <cell>6.323</cell>
 <cell>-1.892</cell>
 <cell>7.994</cell>
 <cell>6.102</cell>
 <cell>0.000</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/Inputs_Last[15]:D</cell>
 <cell>6.175</cell>
 <cell>-1.743</cell>
 <cell>7.846</cell>
 <cell>6.103</cell>
 <cell>0.000</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2:RX_FWF_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Controler_0/gpio_controler_0/REG_INPUTs_FALLING[15]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.103</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>8.197</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-2.094</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.732</cell>
 <cell>0.732</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.076</cell>
 <cell>0.808</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2:RX_FWF_CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/LANE2_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.863</cell>
 <cell>1.671</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2:RX_VAL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:XCVR_8B10B</cell>
 <cell>+</cell>
 <cell>0.700</cell>
 <cell>2.371</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_RX_VAL_2:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE2_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.476</cell>
 <cell>3.847</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_RX_VAL_2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.101</cell>
 <cell>3.948</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0:C</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0_LANE2_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.126</cell>
 <cell>4.074</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.101</cell>
 <cell>4.175</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0_0:C</cell>
 <cell>net</cell>
 <cell>Data_Block_0/AND4_0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.055</cell>
 <cell>4.230</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.064</cell>
 <cell>4.294</cell>
 <cell>16</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/Falling_Edge_Detector.15.un157_inputs:B</cell>
 <cell>net</cell>
 <cell>Data_Block_0_LANE0_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.540</cell>
 <cell>7.834</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/Falling_Edge_Detector.15.un157_inputs:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.060</cell>
 <cell>7.894</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[15]:C</cell>
 <cell>net</cell>
 <cell>Controler_0/gpio_controler_0/un157_inputs</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.215</cell>
 <cell>8.109</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[15]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.060</cell>
 <cell>8.169</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING[15]:D</cell>
 <cell>net</cell>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50_Z[15]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.028</cell>
 <cell>8.197</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.197</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.000</cell>
 <cell>1.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>1.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.182</cell>
 <cell>4.182</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.308</cell>
 <cell>4.490</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.486</cell>
 <cell>4.976</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.976</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.216</cell>
 <cell>5.192</cell>
 <cell>28</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.444</cell>
 <cell>5.636</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.066</cell>
 <cell>5.702</cell>
 <cell>1034</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING[15]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.536</cell>
 <cell>6.238</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.135</cell>
 <cell>6.103</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING[15]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.000</cell>
 <cell>6.103</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.103</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
</section>
<section>
<name>SET Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R to Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING[15]:D</cell>
 <cell>6.753</cell>
 <cell>-2.329</cell>
 <cell>8.432</cell>
 <cell>6.103</cell>
 <cell>0.000</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_RISING[15]:D</cell>
 <cell>6.680</cell>
 <cell>-2.256</cell>
 <cell>8.359</cell>
 <cell>6.103</cell>
 <cell>0.000</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/read_data_frame[15]:D</cell>
 <cell>6.569</cell>
 <cell>-2.153</cell>
 <cell>8.248</cell>
 <cell>6.095</cell>
 <cell>0.000</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[15]:D</cell>
 <cell>6.550</cell>
 <cell>-2.127</cell>
 <cell>8.229</cell>
 <cell>6.102</cell>
 <cell>0.000</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/Inputs_Last[15]:D</cell>
 <cell>6.402</cell>
 <cell>-1.978</cell>
 <cell>8.081</cell>
 <cell>6.103</cell>
 <cell>0.000</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3:RX_FWF_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Controler_0/gpio_controler_0/REG_INPUTs_FALLING[15]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.103</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>8.432</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-2.329</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.726</cell>
 <cell>0.726</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.076</cell>
 <cell>0.802</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3:RX_FWF_CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/LANE3_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.877</cell>
 <cell>1.679</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3:RX_VAL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:XCVR_8B10B</cell>
 <cell>+</cell>
 <cell>0.746</cell>
 <cell>2.425</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_RX_VAL_3:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE3_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.609</cell>
 <cell>4.034</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_RX_VAL_3:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.101</cell>
 <cell>4.135</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0:D</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0_LANE3_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.211</cell>
 <cell>4.346</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.064</cell>
 <cell>4.410</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0_0:C</cell>
 <cell>net</cell>
 <cell>Data_Block_0/AND4_0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.055</cell>
 <cell>4.465</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.064</cell>
 <cell>4.529</cell>
 <cell>16</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/Falling_Edge_Detector.15.un157_inputs:B</cell>
 <cell>net</cell>
 <cell>Data_Block_0_LANE0_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.540</cell>
 <cell>8.069</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/Falling_Edge_Detector.15.un157_inputs:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.060</cell>
 <cell>8.129</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[15]:C</cell>
 <cell>net</cell>
 <cell>Controler_0/gpio_controler_0/un157_inputs</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.215</cell>
 <cell>8.344</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[15]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.060</cell>
 <cell>8.404</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING[15]:D</cell>
 <cell>net</cell>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50_Z[15]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.028</cell>
 <cell>8.432</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.432</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.000</cell>
 <cell>1.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>1.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.182</cell>
 <cell>4.182</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.308</cell>
 <cell>4.490</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.486</cell>
 <cell>4.976</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.976</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.216</cell>
 <cell>5.192</cell>
 <cell>28</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.444</cell>
 <cell>5.636</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.066</cell>
 <cell>5.702</cell>
 <cell>1034</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING[15]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.536</cell>
 <cell>6.238</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.135</cell>
 <cell>6.103</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING[15]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.000</cell>
 <cell>6.103</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.103</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
</section>
<section>
<name>SET Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R to Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING[15]:D</cell>
 <cell>7.023</cell>
 <cell>-2.682</cell>
 <cell>8.785</cell>
 <cell>6.103</cell>
 <cell>0.000</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_RISING[15]:D</cell>
 <cell>6.950</cell>
 <cell>-2.609</cell>
 <cell>8.712</cell>
 <cell>6.103</cell>
 <cell>0.000</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/read_data_frame[15]:D</cell>
 <cell>6.839</cell>
 <cell>-2.506</cell>
 <cell>8.601</cell>
 <cell>6.095</cell>
 <cell>0.000</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[15]:D</cell>
 <cell>6.820</cell>
 <cell>-2.480</cell>
 <cell>8.582</cell>
 <cell>6.102</cell>
 <cell>0.000</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/Inputs_Last[15]:D</cell>
 <cell>6.672</cell>
 <cell>-2.331</cell>
 <cell>8.434</cell>
 <cell>6.103</cell>
 <cell>0.000</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0:RX_FWF_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Controler_0/gpio_controler_0/REG_INPUTs_FALLING[15]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.103</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>8.785</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-2.682</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_RX_rclkint/U0_RGB0:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.797</cell>
 <cell>0.797</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_RX_rclkint/U0_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.076</cell>
 <cell>0.873</cell>
 <cell>0</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0:RX_FWF_CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_RX_rclkint/U0_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.889</cell>
 <cell>1.762</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0:RX_VAL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:XCVR_8B10B</cell>
 <cell>+</cell>
 <cell>0.733</cell>
 <cell>2.495</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_AND2_RX_VAL_0:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_LANE0_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.976</cell>
 <cell>4.471</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_AND2_RX_VAL_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.101</cell>
 <cell>4.572</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0_0:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0_LANE0_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.131</cell>
 <cell>4.703</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.179</cell>
 <cell>4.882</cell>
 <cell>16</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/Falling_Edge_Detector.15.un157_inputs:B</cell>
 <cell>net</cell>
 <cell>Data_Block_0_LANE0_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.540</cell>
 <cell>8.422</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/Falling_Edge_Detector.15.un157_inputs:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.060</cell>
 <cell>8.482</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[15]:C</cell>
 <cell>net</cell>
 <cell>Controler_0/gpio_controler_0/un157_inputs</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.215</cell>
 <cell>8.697</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[15]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.060</cell>
 <cell>8.757</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING[15]:D</cell>
 <cell>net</cell>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50_Z[15]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.028</cell>
 <cell>8.785</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.785</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.000</cell>
 <cell>1.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>1.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.182</cell>
 <cell>4.182</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.308</cell>
 <cell>4.490</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.486</cell>
 <cell>4.976</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.976</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.216</cell>
 <cell>5.192</cell>
 <cell>28</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.444</cell>
 <cell>5.636</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.066</cell>
 <cell>5.702</cell>
 <cell>1034</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING[15]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.536</cell>
 <cell>6.238</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.135</cell>
 <cell>6.103</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING[15]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.000</cell>
 <cell>6.103</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.103</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
</section>
<section>
<name>SET Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R to Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING[15]:D</cell>
 <cell>6.744</cell>
 <cell>-2.388</cell>
 <cell>8.491</cell>
 <cell>6.103</cell>
 <cell>0.000</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_RISING[15]:D</cell>
 <cell>6.671</cell>
 <cell>-2.315</cell>
 <cell>8.418</cell>
 <cell>6.103</cell>
 <cell>0.000</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/read_data_frame[15]:D</cell>
 <cell>6.560</cell>
 <cell>-2.212</cell>
 <cell>8.307</cell>
 <cell>6.095</cell>
 <cell>0.000</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[15]:D</cell>
 <cell>6.541</cell>
 <cell>-2.186</cell>
 <cell>8.288</cell>
 <cell>6.102</cell>
 <cell>0.000</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell>Controler_0/gpio_controler_0/Inputs_Last[15]:D</cell>
 <cell>6.393</cell>
 <cell>-2.037</cell>
 <cell>8.140</cell>
 <cell>6.103</cell>
 <cell>0.000</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Controler_0/gpio_controler_0/REG_INPUTs_FALLING[15]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.103</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>8.491</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-2.388</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.779</cell>
 <cell>0.779</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.076</cell>
 <cell>0.855</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/LANE1_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.892</cell>
 <cell>1.747</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1:RX_VAL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:XCVR_8B10B</cell>
 <cell>+</cell>
 <cell>0.720</cell>
 <cell>2.467</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_AND2_RX_VAL_1:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_LANE1_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.643</cell>
 <cell>4.110</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_AND2_RX_VAL_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.101</cell>
 <cell>4.211</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0_0:B</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0_LANE1_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.276</cell>
 <cell>4.487</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.101</cell>
 <cell>4.588</cell>
 <cell>16</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/Falling_Edge_Detector.15.un157_inputs:B</cell>
 <cell>net</cell>
 <cell>Data_Block_0_LANE0_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.540</cell>
 <cell>8.128</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/Falling_Edge_Detector.15.un157_inputs:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.060</cell>
 <cell>8.188</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[15]:C</cell>
 <cell>net</cell>
 <cell>Controler_0/gpio_controler_0/un157_inputs</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.215</cell>
 <cell>8.403</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[15]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.060</cell>
 <cell>8.463</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING[15]:D</cell>
 <cell>net</cell>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50_Z[15]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.028</cell>
 <cell>8.491</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.491</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.000</cell>
 <cell>1.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>1.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.182</cell>
 <cell>4.182</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.308</cell>
 <cell>4.490</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.486</cell>
 <cell>4.976</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.976</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.216</cell>
 <cell>5.192</cell>
 <cell>28</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.444</cell>
 <cell>5.636</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.066</cell>
 <cell>5.702</cell>
 <cell>1034</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING[15]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.536</cell>
 <cell>6.238</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.135</cell>
 <cell>6.103</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING[15]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.000</cell>
 <cell>6.103</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.103</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
</section>
<section>
<name>SET Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1 to Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0 to Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode[1]:CLK</cell>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING[15]:D</cell>
 <cell>4.847</cell>
 <cell>-1.002</cell>
 <cell>11.575</cell>
 <cell>10.573</cell>
 <cell>0.000</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqCode[1]:CLK</cell>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING[15]:D</cell>
 <cell>4.807</cell>
 <cell>-0.962</cell>
 <cell>11.535</cell>
 <cell>10.573</cell>
 <cell>0.000</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode[1]:CLK</cell>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_RISING[15]:D</cell>
 <cell>4.779</cell>
 <cell>-0.934</cell>
 <cell>11.507</cell>
 <cell>10.573</cell>
 <cell>0.000</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqCode[1]:CLK</cell>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_RISING[15]:D</cell>
 <cell>4.739</cell>
 <cell>-0.894</cell>
 <cell>11.467</cell>
 <cell>10.573</cell>
 <cell>0.000</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rqCode[1]:CLK</cell>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING[15]:D</cell>
 <cell>4.735</cell>
 <cell>-0.884</cell>
 <cell>11.457</cell>
 <cell>10.573</cell>
 <cell>0.000</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Controler_0/gpio_controler_0/REG_INPUTs_FALLING[15]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10.573</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>11.575</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-1.002</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.202</cell>
 <cell>4.202</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.343</cell>
 <cell>4.545</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.604</cell>
 <cell>5.149</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>5.151</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.269</cell>
 <cell>5.420</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.557</cell>
 <cell>5.977</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>6.061</cell>
 <cell>237</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode[1]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.667</cell>
 <cell>6.728</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.217</cell>
 <cell>6.945</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_RX_VAL_0:B</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0_RX_OK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>7.113</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_RX_VAL_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.067</cell>
 <cell>7.180</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0_LANE0_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.155</cell>
 <cell>7.335</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.230</cell>
 <cell>7.565</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0_0:C</cell>
 <cell>net</cell>
 <cell>Data_Block_0/AND4_0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.052</cell>
 <cell>7.617</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.067</cell>
 <cell>7.684</cell>
 <cell>16</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/Falling_Edge_Detector.15.un157_inputs:B</cell>
 <cell>net</cell>
 <cell>Data_Block_0_LANE0_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.529</cell>
 <cell>11.213</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/Falling_Edge_Detector.15.un157_inputs:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.061</cell>
 <cell>11.274</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[15]:C</cell>
 <cell>net</cell>
 <cell>Controler_0/gpio_controler_0/un157_inputs</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.214</cell>
 <cell>11.488</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[15]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.062</cell>
 <cell>11.550</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING[15]:D</cell>
 <cell>net</cell>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50_Z[15]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.025</cell>
 <cell>11.575</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11.575</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.000</cell>
 <cell>5.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>5.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.331</cell>
 <cell>8.331</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.334</cell>
 <cell>8.665</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.477</cell>
 <cell>9.142</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>9.142</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.243</cell>
 <cell>9.385</cell>
 <cell>28</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.469</cell>
 <cell>9.854</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>9.927</cell>
 <cell>1034</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING[15]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.541</cell>
 <cell>10.468</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.240</cell>
 <cell>10.708</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.135</cell>
 <cell>10.573</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Controler_0/gpio_controler_0/REG_INPUTs_FALLING[15]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.000</cell>
 <cell>10.573</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10.573</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
</section>
<section>
<name>Clock Domain Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>UART_Protocol_1/UART_RX_Protocol_0/state_reg[6]:CLK</cell>
 <cell>UART_Protocol_1/mko_0/counter[25]:D</cell>
 <cell>5.111</cell>
 <cell>171.790</cell>
 <cell>11.608</cell>
 <cell>183.398</cell>
 <cell>0.000</cell>
 <cell>5.335</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>UART_Protocol_1/UART_RX_Protocol_0/state_reg[6]:CLK</cell>
 <cell>UART_Protocol_1/mko_0/counter[23]:D</cell>
 <cell>5.103</cell>
 <cell>171.808</cell>
 <cell>11.600</cell>
 <cell>183.408</cell>
 <cell>0.000</cell>
 <cell>5.317</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>UART_Protocol_1/UART_RX_Protocol_0/state_reg[6]:CLK</cell>
 <cell>UART_Protocol_1/mko_0/counter[20]:D</cell>
 <cell>5.066</cell>
 <cell>171.845</cell>
 <cell>11.563</cell>
 <cell>183.408</cell>
 <cell>0.000</cell>
 <cell>5.280</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>UART_Protocol_1/UART_RX_Protocol_0/state_reg[6]:CLK</cell>
 <cell>UART_Protocol_1/mko_0/counter[22]:D</cell>
 <cell>5.065</cell>
 <cell>171.846</cell>
 <cell>11.562</cell>
 <cell>183.408</cell>
 <cell>0.000</cell>
 <cell>5.279</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>UART_Protocol_1/UART_RX_Protocol_0/state_reg[6]:CLK</cell>
 <cell>UART_Protocol_1/mko_0/counter[24]:D</cell>
 <cell>5.046</cell>
 <cell>171.855</cell>
 <cell>11.543</cell>
 <cell>183.398</cell>
 <cell>0.000</cell>
 <cell>5.270</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: UART_Protocol_1/UART_RX_Protocol_0/state_reg[6]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: UART_Protocol_1/mko_0/counter[25]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>183.398</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>11.608</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>171.790</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.962</cell>
 <cell>3.962</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.380</cell>
 <cell>4.342</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.608</cell>
 <cell>4.950</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.950</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.280</cell>
 <cell>5.230</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB6:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.539</cell>
 <cell>5.769</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB6:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>5.853</cell>
 <cell>99</cell>
 <cell>f</cell>
</row>
<row>
 <cell>UART_Protocol_1/UART_RX_Protocol_0/state_reg[6]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB6_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.644</cell>
 <cell>6.497</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>UART_Protocol_1/UART_RX_Protocol_0/state_reg[6]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.217</cell>
 <cell>6.714</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5:A</cell>
 <cell>net</cell>
 <cell>UART_Protocol_1/UART_RX_Protocol_0/state_reg_Z[6]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.303</cell>
 <cell>7.017</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.161</cell>
 <cell>7.178</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7:A</cell>
 <cell>net</cell>
 <cell>UART_Protocol_1/UART_RX_Protocol_0/UART_RX_Protocol_0_UART_RX_OE_N_2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.125</cell>
 <cell>7.303</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.146</cell>
 <cell>7.449</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4_RNI81KJ:B</cell>
 <cell>net</cell>
 <cell>UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.109</cell>
 <cell>7.558</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4_RNI81KJ:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>7.642</cell>
 <cell>34</cell>
 <cell>r</cell>
</row>
<row>
 <cell>UART_Protocol_1/OR2_0:A</cell>
 <cell>net</cell>
 <cell>UART_Protocol_1/N_206_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.095</cell>
 <cell>9.737</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>UART_Protocol_1/OR2_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.067</cell>
 <cell>9.804</cell>
 <cell>26</cell>
 <cell>r</cell>
</row>
<row>
 <cell>UART_Protocol_1/mko_0/counter_3_i_0_a2[4]:A</cell>
 <cell>net</cell>
 <cell>UART_Protocol_1/OR2_0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.138</cell>
 <cell>9.942</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>UART_Protocol_1/mko_0/counter_3_i_0_a2[4]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.061</cell>
 <cell>10.003</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>UART_Protocol_1/mko_0/counter_3_i_0_a2_RNID0PB1[4]:B</cell>
 <cell>net</cell>
 <cell>UART_Protocol_1/mko_0/N_62</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.117</cell>
 <cell>10.120</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>UART_Protocol_1/mko_0/counter_3_i_0_a2_RNID0PB1[4]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.060</cell>
 <cell>10.180</cell>
 <cell>27</cell>
 <cell>r</cell>
</row>
<row>
 <cell>UART_Protocol_1/mko_0/counter_5_cry_1_0:A</cell>
 <cell>net</cell>
 <cell>UART_Protocol_1/mko_0/N_3_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.445</cell>
 <cell>10.625</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>UART_Protocol_1/mko_0/counter_5_cry_1_0:P</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1_CC</cell>
 <cell>+</cell>
 <cell>0.061</cell>
 <cell>10.686</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0:P[1]</cell>
 <cell>net</cell>
 <cell>NET_CC_CONFIG4028</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.019</cell>
 <cell>10.705</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0:CO</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CC_CONFIG</cell>
 <cell>+</cell>
 <cell>0.531</cell>
 <cell>11.236</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1:CI</cell>
 <cell>net</cell>
 <cell>CI_TO_CO4022</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>11.236</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1:CO</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CC_CONFIG</cell>
 <cell>+</cell>
 <cell>0.145</cell>
 <cell>11.381</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_2:CI</cell>
 <cell>net</cell>
 <cell>CI_TO_CO4023</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>11.381</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_2:CC[1]</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CC_CONFIG</cell>
 <cell>+</cell>
 <cell>0.132</cell>
 <cell>11.513</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>UART_Protocol_1/mko_0/counter_5_s_25:CC</cell>
 <cell>net</cell>
 <cell>NET_CC_CONFIG4127</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>11.513</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>UART_Protocol_1/mko_0/counter_5_s_25:S</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1_CC</cell>
 <cell>+</cell>
 <cell>0.072</cell>
 <cell>11.585</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>UART_Protocol_1/mko_0/counter[25]:D</cell>
 <cell>net</cell>
 <cell>UART_Protocol_1/mko_0/counter_5[25]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.023</cell>
 <cell>11.608</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11.608</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>181.667</cell>
 <cell>181.667</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>181.667</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.331</cell>
 <cell>184.998</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.325</cell>
 <cell>185.323</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.483</cell>
 <cell>185.806</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>185.806</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.246</cell>
 <cell>186.052</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.467</cell>
 <cell>186.519</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>186.592</cell>
 <cell>292</cell>
 <cell>f</cell>
</row>
<row>
 <cell>UART_Protocol_1/mko_0/counter[25]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.537</cell>
 <cell>187.129</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.811</cell>
 <cell>187.940</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>4.542</cell>
 <cell>183.398</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>UART_Protocol_1/mko_0/counter[25]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.000</cell>
 <cell>183.398</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>183.398</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>External Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>RX_1</cell>
 <cell>UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2]:D</cell>
 <cell>9.150</cell>
 <cell></cell>
 <cell>9.150</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>3.922</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>RX_0</cell>
 <cell>UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2]:D</cell>
 <cell>7.267</cell>
 <cell></cell>
 <cell>7.267</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>2.042</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: RX_1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>9.150</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>RX_1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>RX_1_ibuf/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>RX_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>RX_1_ibuf/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>1.360</cell>
 <cell>1.360</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>RX_1_ibuf/U_IOIN:YIN</cell>
 <cell>net</cell>
 <cell>RX_1_ibuf/YIN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>1.360</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>RX_1_ibuf/U_IOIN:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOIN_IB_E</cell>
 <cell>+</cell>
 <cell>0.383</cell>
 <cell>1.743</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2]:D</cell>
 <cell>net</cell>
 <cell>RX_1_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>7.407</cell>
 <cell>9.150</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9.150</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.181</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.300</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.493</cell>
 <cell>N/C</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.216</cell>
 <cell>N/C</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB5:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.434</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB5:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.066</cell>
 <cell>N/C</cell>
 <cell>88</cell>
 <cell>f</cell>
</row>
<row>
 <cell>UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB5_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.538</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>4.542</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx:CLK</cell>
 <cell>TX_1</cell>
 <cell>10.387</cell>
 <cell></cell>
 <cell>16.613</cell>
 <cell></cell>
 <cell>16.613</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx:CLK</cell>
 <cell>TX_0</cell>
 <cell>10.004</cell>
 <cell></cell>
 <cell>16.231</cell>
 <cell></cell>
 <cell>16.231</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>UART_Protocol_0/mko_0/MKO_OUT:CLK</cell>
 <cell>LED_1</cell>
 <cell>9.569</cell>
 <cell></cell>
 <cell>15.827</cell>
 <cell></cell>
 <cell>15.827</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>UART_Protocol_1/mko_0/MKO_OUT:CLK</cell>
 <cell>LED_2</cell>
 <cell>8.326</cell>
 <cell></cell>
 <cell>14.815</cell>
 <cell></cell>
 <cell>14.815</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: TX_1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>16.613</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.787</cell>
 <cell>3.787</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.351</cell>
 <cell>4.138</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.621</cell>
 <cell>4.759</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.759</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.250</cell>
 <cell>5.009</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.514</cell>
 <cell>5.523</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.076</cell>
 <cell>5.599</cell>
 <cell>292</cell>
 <cell>f</cell>
</row>
<row>
 <cell>UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.627</cell>
 <cell>6.226</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.198</cell>
 <cell>6.424</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>TX_1_obuf/U_IOTRI:D</cell>
 <cell>net</cell>
 <cell>TX_1_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>6.155</cell>
 <cell>12.579</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>TX_1_obuf/U_IOTRI:DOUT</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOTRI_OB_EB</cell>
 <cell>+</cell>
 <cell>1.033</cell>
 <cell>13.612</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>TX_1_obuf/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>TX_1_obuf/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>13.612</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>TX_1_obuf/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>3.001</cell>
 <cell>16.613</cell>
 <cell>0</cell>
 <cell>f</cell>
</row>
<row>
 <cell>TX_1</cell>
 <cell>net</cell>
 <cell>TX_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>16.613</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>16.613</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.181</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TX_1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain[1]:CLK</cell>
 <cell>UART_Protocol_0/UART_RX_Protocol_0/state_reg[6]:ALn</cell>
 <cell>4.030</cell>
 <cell>172.632</cell>
 <cell>10.540</cell>
 <cell>183.172</cell>
 <cell>0.258</cell>
 <cell>4.493</cell>
 <cell>0.205</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain[1]:CLK</cell>
 <cell>UART_Protocol_0/UART_RX_Protocol_0/STX_Detect:ALn</cell>
 <cell>4.030</cell>
 <cell>172.632</cell>
 <cell>10.540</cell>
 <cell>183.172</cell>
 <cell>0.258</cell>
 <cell>4.493</cell>
 <cell>0.205</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain[1]:CLK</cell>
 <cell>UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[2]:ALn</cell>
 <cell>4.035</cell>
 <cell>172.632</cell>
 <cell>10.545</cell>
 <cell>183.177</cell>
 <cell>0.258</cell>
 <cell>4.493</cell>
 <cell>0.200</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain[1]:CLK</cell>
 <cell>UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg[1]:ALn</cell>
 <cell>4.029</cell>
 <cell>172.633</cell>
 <cell>10.539</cell>
 <cell>183.172</cell>
 <cell>0.258</cell>
 <cell>4.492</cell>
 <cell>0.205</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain[1]:CLK</cell>
 <cell>UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg[0]:ALn</cell>
 <cell>4.029</cell>
 <cell>172.633</cell>
 <cell>10.539</cell>
 <cell>183.172</cell>
 <cell>0.258</cell>
 <cell>4.492</cell>
 <cell>0.205</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Clock_Reset_0/Synchronizer_0/Chain[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: UART_Protocol_0/UART_RX_Protocol_0/state_reg[6]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>183.172</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>10.540</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>172.632</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.962</cell>
 <cell>3.962</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.380</cell>
 <cell>4.342</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.608</cell>
 <cell>4.950</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.950</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.280</cell>
 <cell>5.230</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB3:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.538</cell>
 <cell>5.768</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB3:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>5.852</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0/Chain[1]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB3_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.658</cell>
 <cell>6.510</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0/Chain[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.241</cell>
 <cell>6.751</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]_CLK_GATING_AND2:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_Z[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.154</cell>
 <cell>6.905</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]_CLK_GATING_AND2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.144</cell>
 <cell>7.049</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_Z[1]_CLK_GATING</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.999</cell>
 <cell>9.048</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.196</cell>
 <cell>9.244</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0_RGB1_RGB3:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.540</cell>
 <cell>9.784</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0_RGB1_RGB3:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>9.868</cell>
 <cell>166</cell>
 <cell>f</cell>
</row>
<row>
 <cell>UART_Protocol_0/UART_RX_Protocol_0/state_reg[6]:ALn</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0_RGB1_RGB3_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.672</cell>
 <cell>10.540</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10.540</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>181.667</cell>
 <cell>181.667</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>181.667</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.331</cell>
 <cell>184.998</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.325</cell>
 <cell>185.323</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.483</cell>
 <cell>185.806</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>185.806</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.246</cell>
 <cell>186.052</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB4:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.469</cell>
 <cell>186.521</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>186.594</cell>
 <cell>232</cell>
 <cell>f</cell>
</row>
<row>
 <cell>UART_Protocol_0/UART_RX_Protocol_0/state_reg[6]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB4_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.567</cell>
 <cell>187.161</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.811</cell>
 <cell>187.972</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>4.542</cell>
 <cell>183.430</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>UART_Protocol_0/UART_RX_Protocol_0/state_reg[6]:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.258</cell>
 <cell>183.172</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>183.172</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 to Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain[1]:ALn</cell>
 <cell>0.622</cell>
 <cell>-4.240</cell>
 <cell>7.138</cell>
 <cell>2.898</cell>
 <cell></cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain[0]:ALn</cell>
 <cell>0.622</cell>
 <cell>-4.240</cell>
 <cell>7.138</cell>
 <cell>2.898</cell>
 <cell></cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Clock_Reset_0/Synchronizer_0/Chain[1]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.898</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>7.138</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-4.240</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.962</cell>
 <cell>3.962</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.391</cell>
 <cell>4.353</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.601</cell>
 <cell>4.954</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.954</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.279</cell>
 <cell>5.233</cell>
 <cell>28</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.549</cell>
 <cell>5.782</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>5.866</cell>
 <cell>1034</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.650</cell>
 <cell>6.516</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.241</cell>
 <cell>6.757</cell>
 <cell>56</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0/Chain[1]:ALn</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.381</cell>
 <cell>7.138</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.138</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.667</cell>
 <cell>1.667</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>1.667</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.331</cell>
 <cell>4.998</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.325</cell>
 <cell>5.323</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.483</cell>
 <cell>5.806</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>5.806</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.244</cell>
 <cell>6.050</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB3:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.461</cell>
 <cell>6.511</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB3:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>6.584</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0/Chain[1]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB3_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.562</cell>
 <cell>7.146</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.552</cell>
 <cell>7.698</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>4.542</cell>
 <cell>3.156</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0/Chain[1]:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.258</cell>
 <cell>2.898</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.898</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
</section>
<section>
<name>Clock Domain Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>ARBITER_INST0/APB_LINK_INST_0/U0:S_CLK</cell>
 <cell>ARBITER_INST0/CORELNKMSTR_0/cache[4]:D</cell>
 <cell>7.156</cell>
 <cell>17.317</cell>
 <cell>14.101</cell>
 <cell>31.418</cell>
 <cell>0.000</cell>
 <cell>7.548</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>ARBITER_INST0/APB_LINK_INST_0/U0:S_CLK</cell>
 <cell>ARBITER_INST0/CORELNKMSTR_0/cache[1]:D</cell>
 <cell>6.536</cell>
 <cell>17.941</cell>
 <cell>13.481</cell>
 <cell>31.422</cell>
 <cell>0.000</cell>
 <cell>6.924</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>ARBITER_INST0/APB_LINK_INST_0/U0:S_CLK</cell>
 <cell>ARBITER_INST0/CORELNKMSTR_0/cache[3]:D</cell>
 <cell>6.466</cell>
 <cell>18.011</cell>
 <cell>13.411</cell>
 <cell>31.422</cell>
 <cell>0.000</cell>
 <cell>6.854</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>ARBITER_INST0/APB_LINK_INST_0/U0:S_CLK</cell>
 <cell>ARBITER_INST0/CORELNKMSTR_0/cache[2]:D</cell>
 <cell>6.348</cell>
 <cell>18.123</cell>
 <cell>13.293</cell>
 <cell>31.416</cell>
 <cell>0.000</cell>
 <cell>6.742</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>ARBITER_INST0/APB_LINK_INST_0/U0:S_CLK</cell>
 <cell>ARBITER_INST0/CORELNKMSTR_0/cache[7]:D</cell>
 <cell>6.345</cell>
 <cell>18.133</cell>
 <cell>13.290</cell>
 <cell>31.423</cell>
 <cell>0.000</cell>
 <cell>6.732</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: ARBITER_INST0/APB_LINK_INST_0/U0:S_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: ARBITER_INST0/CORELNKMSTR_0/cache[4]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>31.418</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>14.101</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>17.317</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.202</cell>
 <cell>4.202</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.343</cell>
 <cell>4.545</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.604</cell>
 <cell>5.149</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>5.151</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.269</cell>
 <cell>5.420</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB3:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.559</cell>
 <cell>5.979</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB3:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>6.063</cell>
 <cell>0</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ARBITER_INST0/APB_LINK_INST_0/U0:S_CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB3_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.882</cell>
 <cell>6.945</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ARBITER_INST0/APB_LINK_INST_0/U0:S_RDATA[3]</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:XCVR_APB_LINK</cell>
 <cell>+</cell>
 <cell>3.413</cell>
 <cell>10.358</cell>
 <cell>8</cell>
 <cell>r</cell>
</row>
<row>
 <cell>ARBITER_INST0/CORELNKMSTR_0/cache_RNIARJC[4]:B</cell>
 <cell>net</cell>
 <cell>ARBITER_INST0/APB_LINK_INST_0_S_RDATA[3]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.738</cell>
 <cell>11.096</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ARBITER_INST0/CORELNKMSTR_0/cache_RNIARJC[4]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.067</cell>
 <cell>11.163</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>ARBITER_INST0/CORELNKMSTR_0/lnkfsm_RNILU7R[15]:A</cell>
 <cell>net</cell>
 <cell>ARBITER_INST0/CORELNKMSTR_0/cache_RNIARJC_Z[4]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.052</cell>
 <cell>11.215</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ARBITER_INST0/CORELNKMSTR_0/lnkfsm_RNILU7R[15]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.067</cell>
 <cell>11.282</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>ARBITER_INST0/CORELNKMSTR_0/byteSel_RNIH8EH1[1]:B</cell>
 <cell>net</cell>
 <cell>ARBITER_INST0/CORELNKMSTR_0/lnkfsm_RNILU7R_Z[15]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.503</cell>
 <cell>11.785</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ARBITER_INST0/CORELNKMSTR_0/byteSel_RNIH8EH1[1]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.285</cell>
 <cell>12.070</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ARBITER_INST0/CORELNKMSTR_0/byteSel_RNIDIK72[1]:D</cell>
 <cell>net</cell>
 <cell>ARBITER_INST0/CORELNKMSTR_0/cache_nx_11_i_m2_sx[4]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.146</cell>
 <cell>12.216</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ARBITER_INST0/CORELNKMSTR_0/byteSel_RNIDIK72[1]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.280</cell>
 <cell>12.496</cell>
 <cell>6</cell>
 <cell>r</cell>
</row>
<row>
 <cell>ARBITER_INST0/CORELNKMSTR_0/cache_nx_9_RNO[4]:A</cell>
 <cell>net</cell>
 <cell>ARBITER_INST0/CORELNKMSTR_0/N_57</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.553</cell>
 <cell>13.049</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ARBITER_INST0/CORELNKMSTR_0/cache_nx_9_RNO[4]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.067</cell>
 <cell>13.116</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>ARBITER_INST0/CORELNKMSTR_0/cache_nx_9[4]:A</cell>
 <cell>net</cell>
 <cell>ARBITER_INST0/CORELNKMSTR_0/N_196_mux</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.531</cell>
 <cell>13.647</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ARBITER_INST0/CORELNKMSTR_0/cache_nx_9[4]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.100</cell>
 <cell>13.747</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>ARBITER_INST0/CORELNKMSTR_0/cache_nx[4]:C</cell>
 <cell>net</cell>
 <cell>ARBITER_INST0/CORELNKMSTR_0/N_586</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.244</cell>
 <cell>13.991</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ARBITER_INST0/CORELNKMSTR_0/cache_nx[4]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.090</cell>
 <cell>14.081</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>ARBITER_INST0/CORELNKMSTR_0/cache[4]:D</cell>
 <cell>net</cell>
 <cell>ARBITER_INST0/CORELNKMSTR_0/cache_nx_Z[4]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.020</cell>
 <cell>14.101</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>14.101</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>25.000</cell>
 <cell>25.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>25.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.537</cell>
 <cell>28.537</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.293</cell>
 <cell>28.830</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.480</cell>
 <cell>29.310</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>29.312</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.234</cell>
 <cell>29.546</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB2:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.479</cell>
 <cell>30.025</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>30.098</cell>
 <cell>101</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ARBITER_INST0/CORELNKMSTR_0/cache[4]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB2_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.575</cell>
 <cell>30.673</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.880</cell>
 <cell>31.553</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.135</cell>
 <cell>31.418</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ARBITER_INST0/CORELNKMSTR_0/cache[4]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.000</cell>
 <cell>31.418</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>31.418</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>ARBITER_INST0/APB_LINK_INST_0/U0:S_ARST_N</cell>
 <cell>1.978</cell>
 <cell>20.507</cell>
 <cell>8.694</cell>
 <cell>29.201</cell>
 <cell>2.356</cell>
 <cell>4.358</cell>
 <cell>0.024</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>ARBITER_INST/APB_LINK_INST_0/U0:S_ARST_N</cell>
 <cell>1.124</cell>
 <cell>21.462</cell>
 <cell>7.840</cell>
 <cell>29.302</cell>
 <cell>2.356</cell>
 <cell>3.403</cell>
 <cell>-0.077</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/syncr:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/sync_st[2]:ALn</cell>
 <cell>2.923</cell>
 <cell>21.537</cell>
 <cell>9.645</cell>
 <cell>31.182</cell>
 <cell>0.241</cell>
 <cell>3.328</cell>
 <cell>0.164</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/syncr:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st[5]:ALn</cell>
 <cell>2.922</cell>
 <cell>21.538</cell>
 <cell>9.644</cell>
 <cell>31.182</cell>
 <cell>0.241</cell>
 <cell>3.327</cell>
 <cell>0.164</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/syncr:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st[1]:ALn</cell>
 <cell>2.922</cell>
 <cell>21.538</cell>
 <cell>9.644</cell>
 <cell>31.182</cell>
 <cell>0.241</cell>
 <cell>3.327</cell>
 <cell>0.164</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: ARBITER_INST0/APB_LINK_INST_0/U0:S_ARST_N</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>29.201</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>8.694</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>20.507</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.202</cell>
 <cell>4.202</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.343</cell>
 <cell>4.545</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.604</cell>
 <cell>5.149</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>5.151</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.269</cell>
 <cell>5.420</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.557</cell>
 <cell>5.977</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>6.061</cell>
 <cell>237</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.655</cell>
 <cell>6.716</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.217</cell>
 <cell>6.933</cell>
 <cell>84</cell>
 <cell>r</cell>
</row>
<row>
 <cell>ARBITER_INST0/APB_LINK_INST_0/U0:S_ARST_N</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0_Synchronizer_0_0_Chain[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.761</cell>
 <cell>8.694</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.694</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>25.000</cell>
 <cell>25.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>25.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.537</cell>
 <cell>28.537</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.293</cell>
 <cell>28.830</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.480</cell>
 <cell>29.310</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>29.312</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.234</cell>
 <cell>29.546</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB3:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.479</cell>
 <cell>30.025</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB3:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>30.098</cell>
 <cell>0</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ARBITER_INST0/APB_LINK_INST_0/U0:S_CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB3_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.714</cell>
 <cell>30.812</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.880</cell>
 <cell>31.692</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.135</cell>
 <cell>31.557</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ARBITER_INST0/APB_LINK_INST_0/U0:S_ARST_N</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:XCVR_APB_LINK</cell>
 <cell>-</cell>
 <cell>2.356</cell>
 <cell>29.201</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>29.201</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 to Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:ALn</cell>
 <cell>4.414</cell>
 <cell>-0.409</cell>
 <cell>10.930</cell>
 <cell>10.521</cell>
 <cell></cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[0]:ALn</cell>
 <cell>4.396</cell>
 <cell>-0.401</cell>
 <cell>10.912</cell>
 <cell>10.511</cell>
 <cell></cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Clock_Reset_0/Synchronizer_0_0/Chain[1]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10.521</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>10.930</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-0.409</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.962</cell>
 <cell>3.962</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.391</cell>
 <cell>4.353</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.601</cell>
 <cell>4.954</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.954</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.279</cell>
 <cell>5.233</cell>
 <cell>28</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.549</cell>
 <cell>5.782</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>5.866</cell>
 <cell>1034</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.650</cell>
 <cell>6.516</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.241</cell>
 <cell>6.757</cell>
 <cell>56</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:ALn</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.173</cell>
 <cell>10.930</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10.930</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.000</cell>
 <cell>5.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>5.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.537</cell>
 <cell>8.537</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.293</cell>
 <cell>8.830</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.480</cell>
 <cell>9.310</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>9.312</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.234</cell>
 <cell>9.546</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.477</cell>
 <cell>10.023</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>10.096</cell>
 <cell>237</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.561</cell>
 <cell>10.657</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.240</cell>
 <cell>10.897</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.135</cell>
 <cell>10.762</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.241</cell>
 <cell>10.521</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10.521</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1 to Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/fine_lock:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rx_ready_sync[0]:D</cell>
 <cell>1.815</cell>
 <cell>10.052</cell>
 <cell>8.558</cell>
 <cell>18.610</cell>
 <cell>0.000</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/fine_lock:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/sync_st[0]:D</cell>
 <cell>1.712</cell>
 <cell>10.166</cell>
 <cell>8.459</cell>
 <cell>18.625</cell>
 <cell>0.000</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/fine_lock:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/sync_st[0]:D</cell>
 <cell>1.645</cell>
 <cell>10.205</cell>
 <cell>8.412</cell>
 <cell>18.617</cell>
 <cell>0.000</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/fine_lock:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync[0]:D</cell>
 <cell>1.602</cell>
 <cell>10.276</cell>
 <cell>8.349</cell>
 <cell>18.625</cell>
 <cell>0.000</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/fine_lock:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/sync_st[0]:D</cell>
 <cell>1.563</cell>
 <cell>10.315</cell>
 <cell>8.302</cell>
 <cell>18.617</cell>
 <cell>0.000</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/fine_lock:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rx_ready_sync[0]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>18.610</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>8.558</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10.052</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.202</cell>
 <cell>4.202</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.380</cell>
 <cell>4.582</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.605</cell>
 <cell>5.187</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>5.189</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.279</cell>
 <cell>5.468</cell>
 <cell>7</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB4:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.552</cell>
 <cell>6.020</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>6.104</cell>
 <cell>36</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/fine_lock:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB4_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.639</cell>
 <cell>6.743</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/fine_lock:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.217</cell>
 <cell>6.960</cell>
 <cell>4</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rx_ready_sync[0]:D</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/LANE1_RX_READY</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.598</cell>
 <cell>8.558</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.558</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12.500</cell>
 <cell>12.500</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>12.500</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.537</cell>
 <cell>16.037</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.293</cell>
 <cell>16.330</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.480</cell>
 <cell>16.810</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>16.812</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.234</cell>
 <cell>17.046</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.478</cell>
 <cell>17.524</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>17.597</cell>
 <cell>38</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rx_ready_sync[0]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB1_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.562</cell>
 <cell>18.159</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.586</cell>
 <cell>18.745</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.135</cell>
 <cell>18.610</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rx_ready_sync[0]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.000</cell>
 <cell>18.610</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>18.610</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
</section>
<section>
<name>Clock Domain Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[3]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[5]:D</cell>
 <cell>2.868</cell>
 <cell>9.485</cell>
 <cell>9.606</cell>
 <cell>19.091</cell>
 <cell>0.000</cell>
 <cell>2.880</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_last[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[5]:D</cell>
 <cell>2.823</cell>
 <cell>9.485</cell>
 <cell>9.591</cell>
 <cell>19.076</cell>
 <cell>0.000</cell>
 <cell>2.880</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncOutput[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[5]:D</cell>
 <cell>2.803</cell>
 <cell>9.514</cell>
 <cell>9.539</cell>
 <cell>19.053</cell>
 <cell>0.000</cell>
 <cell>2.851</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[3]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[4]:D</cell>
 <cell>2.837</cell>
 <cell>9.516</cell>
 <cell>9.575</cell>
 <cell>19.091</cell>
 <cell>0.000</cell>
 <cell>2.849</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_last[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[4]:D</cell>
 <cell>2.792</cell>
 <cell>9.516</cell>
 <cell>9.560</cell>
 <cell>19.076</cell>
 <cell>0.000</cell>
 <cell>2.849</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[3]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[5]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>19.091</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>9.606</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9.485</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.202</cell>
 <cell>4.202</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.380</cell>
 <cell>4.582</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.605</cell>
 <cell>5.187</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>5.189</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.279</cell>
 <cell>5.468</cell>
 <cell>7</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB4:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.552</cell>
 <cell>6.020</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>6.104</cell>
 <cell>36</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[3]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB4_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.634</cell>
 <cell>6.738</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[3]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.210</cell>
 <cell>6.948</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a3[2]:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/clk_in_rot_sh[3]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.407</cell>
 <cell>7.355</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a3[2]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.170</cell>
 <cell>7.525</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[2]:C</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/N_576</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.119</cell>
 <cell>7.644</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[2]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.067</cell>
 <cell>7.711</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[2]:D</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/N_581</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.472</cell>
 <cell>8.183</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[2]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.230</cell>
 <cell>8.413</cell>
 <cell>4</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_2_0:C</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/N_14</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.329</cell>
 <cell>8.742</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_2_0:P</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1_CC</cell>
 <cell>+</cell>
 <cell>0.285</cell>
 <cell>9.027</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0_CC_0:P[2]</cell>
 <cell>net</cell>
 <cell>NET_CC_CONFIG4440</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.021</cell>
 <cell>9.048</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0_CC_0:CC[5]</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CC_CONFIG</cell>
 <cell>+</cell>
 <cell>0.476</cell>
 <cell>9.524</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh_nxt_s_5:CC</cell>
 <cell>net</cell>
 <cell>NET_CC_CONFIG4455</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>9.524</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh_nxt_s_5:S</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1_CC</cell>
 <cell>+</cell>
 <cell>0.058</cell>
 <cell>9.582</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[5]:D</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh_nxt[5]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.024</cell>
 <cell>9.606</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9.606</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12.500</cell>
 <cell>12.500</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>12.500</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.537</cell>
 <cell>16.037</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.325</cell>
 <cell>16.362</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.480</cell>
 <cell>16.842</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>16.844</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.244</cell>
 <cell>17.088</cell>
 <cell>7</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB4:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.472</cell>
 <cell>17.560</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>17.633</cell>
 <cell>36</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[5]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB4_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.542</cell>
 <cell>18.175</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.051</cell>
 <cell>19.226</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.135</cell>
 <cell>19.091</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[5]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.000</cell>
 <cell>19.091</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>19.091</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_ref/syncOutput[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[8]:ALn</cell>
 <cell>1.579</cell>
 <cell>10.495</cell>
 <cell>8.339</cell>
 <cell>18.834</cell>
 <cell>0.241</cell>
 <cell>1.870</cell>
 <cell>0.050</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_ref/syncOutput[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[7]:ALn</cell>
 <cell>1.579</cell>
 <cell>10.495</cell>
 <cell>8.339</cell>
 <cell>18.834</cell>
 <cell>0.241</cell>
 <cell>1.870</cell>
 <cell>0.050</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_ref/syncOutput[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[6]:ALn</cell>
 <cell>1.579</cell>
 <cell>10.495</cell>
 <cell>8.339</cell>
 <cell>18.834</cell>
 <cell>0.241</cell>
 <cell>1.870</cell>
 <cell>0.050</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_ref/syncOutput[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[5]:ALn</cell>
 <cell>1.579</cell>
 <cell>10.495</cell>
 <cell>8.339</cell>
 <cell>18.834</cell>
 <cell>0.241</cell>
 <cell>1.870</cell>
 <cell>0.050</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_ref/syncOutput[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[3]:ALn</cell>
 <cell>1.579</cell>
 <cell>10.495</cell>
 <cell>8.339</cell>
 <cell>18.834</cell>
 <cell>0.241</cell>
 <cell>1.870</cell>
 <cell>0.050</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_ref/syncOutput[0]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[8]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>18.834</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>8.339</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10.495</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.202</cell>
 <cell>4.202</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.380</cell>
 <cell>4.582</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.605</cell>
 <cell>5.187</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>5.189</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.279</cell>
 <cell>5.468</cell>
 <cell>7</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.548</cell>
 <cell>6.016</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>6.100</cell>
 <cell>60</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_ref/syncOutput[0]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.660</cell>
 <cell>6.760</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_ref/syncOutput[0]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.217</cell>
 <cell>6.977</cell>
 <cell>25</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[8]:ALn</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/syncOutput[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.362</cell>
 <cell>8.339</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.339</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12.500</cell>
 <cell>12.500</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>12.500</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.537</cell>
 <cell>16.037</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.325</cell>
 <cell>16.362</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.480</cell>
 <cell>16.842</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>16.844</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.244</cell>
 <cell>17.088</cell>
 <cell>7</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.469</cell>
 <cell>17.557</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>17.630</cell>
 <cell>60</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[8]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.568</cell>
 <cell>18.198</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.012</cell>
 <cell>19.210</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.135</cell>
 <cell>19.075</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[8]:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.241</cell>
 <cell>18.834</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>18.834</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 to Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0_0/Chain[1]:ALn</cell>
 <cell>0.633</cell>
 <cell>0.873</cell>
 <cell>7.149</cell>
 <cell>8.022</cell>
 <cell></cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0_0/Chain[0]:ALn</cell>
 <cell>0.633</cell>
 <cell>0.873</cell>
 <cell>7.149</cell>
 <cell>8.022</cell>
 <cell></cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Clock_Reset_0/Synchronizer_0_0_0/Chain[1]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.022</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>7.149</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.873</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.962</cell>
 <cell>3.962</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.391</cell>
 <cell>4.353</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.601</cell>
 <cell>4.954</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.954</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.279</cell>
 <cell>5.233</cell>
 <cell>28</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.549</cell>
 <cell>5.782</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>5.866</cell>
 <cell>1034</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.650</cell>
 <cell>6.516</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.241</cell>
 <cell>6.757</cell>
 <cell>56</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0_0_0/Chain[1]:ALn</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.392</cell>
 <cell>7.149</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.149</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.500</cell>
 <cell>2.500</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>2.500</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.537</cell>
 <cell>6.037</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.325</cell>
 <cell>6.362</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.480</cell>
 <cell>6.842</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>6.844</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.244</cell>
 <cell>7.088</cell>
 <cell>7</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB2:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.465</cell>
 <cell>7.553</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>7.626</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0_0_0/Chain[1]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB2_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.549</cell>
 <cell>8.175</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.240</cell>
 <cell>8.415</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.135</cell>
 <cell>8.280</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0_0_0/Chain[1]:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.258</cell>
 <cell>8.022</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.022</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0 to Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_ref/syncOutput[0]:ALn</cell>
 <cell>2.383</cell>
 <cell>9.276</cell>
 <cell>9.099</cell>
 <cell>18.375</cell>
 <cell></cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/history[0]:ALn</cell>
 <cell>2.382</cell>
 <cell>9.277</cell>
 <cell>9.098</cell>
 <cell>18.375</cell>
 <cell></cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_ref/syncTemp[0]:ALn</cell>
 <cell>2.382</cell>
 <cell>9.278</cell>
 <cell>9.098</cell>
 <cell>18.376</cell>
 <cell></cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/fine_lock:ALn</cell>
 <cell>2.382</cell>
 <cell>9.278</cell>
 <cell>9.098</cell>
 <cell>18.376</cell>
 <cell></cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/history[1]:ALn</cell>
 <cell>2.381</cell>
 <cell>9.279</cell>
 <cell>9.097</cell>
 <cell>18.376</cell>
 <cell></cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_ref/syncOutput[0]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>18.375</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>9.099</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9.276</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.202</cell>
 <cell>4.202</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.343</cell>
 <cell>4.545</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.604</cell>
 <cell>5.149</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>5.151</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.269</cell>
 <cell>5.420</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.557</cell>
 <cell>5.977</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>6.061</cell>
 <cell>237</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.655</cell>
 <cell>6.716</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.217</cell>
 <cell>6.933</cell>
 <cell>84</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/rstn:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0_Synchronizer_0_0_Chain[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.458</cell>
 <cell>8.391</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/rstn:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.067</cell>
 <cell>8.458</cell>
 <cell>9</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_ref/syncOutput[0]:ALn</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/rstn_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.641</cell>
 <cell>9.099</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9.099</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12.500</cell>
 <cell>12.500</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>12.500</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.537</cell>
 <cell>16.037</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.325</cell>
 <cell>16.362</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.480</cell>
 <cell>16.842</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>16.844</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.244</cell>
 <cell>17.088</cell>
 <cell>7</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB5:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.472</cell>
 <cell>17.560</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB5:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>17.633</cell>
 <cell>24</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_ref/syncOutput[0]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB5_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.549</cell>
 <cell>18.182</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.586</cell>
 <cell>18.768</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.135</cell>
 <cell>18.633</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_ref/syncOutput[0]:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.258</cell>
 <cell>18.375</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>18.375</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R to Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[1]:D</cell>
 <cell>0.280</cell>
 <cell>2.801</cell>
 <cell>1.265</cell>
 <cell>4.066</cell>
 <cell>0.000</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[0]:D</cell>
 <cell>0.270</cell>
 <cell>2.811</cell>
 <cell>1.255</cell>
 <cell>4.066</cell>
 <cell>0.000</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[1]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.066</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>1.265</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.801</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.504</cell>
 <cell>0.504</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>0.555</cell>
 <cell>72</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0_LANE0_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.430</cell>
 <cell>0.985</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.120</cell>
 <cell>1.105</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[1]:D</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/clk_in_rot[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.160</cell>
 <cell>1.265</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.265</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.500</cell>
 <cell>0.500</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.500</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.279</cell>
 <cell>2.779</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.213</cell>
 <cell>2.992</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.351</cell>
 <cell>3.343</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>3.345</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.143</cell>
 <cell>3.488</cell>
 <cell>7</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.304</cell>
 <cell>3.792</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>3.836</cell>
 <cell>30</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[1]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB1_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.365</cell>
 <cell>4.201</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.135</cell>
 <cell>4.066</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[1]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.000</cell>
 <cell>4.066</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.066</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R to Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncTemp[0]:D</cell>
 <cell>0.404</cell>
 <cell>2.685</cell>
 <cell>1.357</cell>
 <cell>4.042</cell>
 <cell>0.000</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncTemp[1]:D</cell>
 <cell>0.383</cell>
 <cell>2.706</cell>
 <cell>1.336</cell>
 <cell>4.042</cell>
 <cell>0.000</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[0]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncTemp[0]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.042</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>1.357</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.685</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.476</cell>
 <cell>0.476</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>0.527</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[0]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/LANE1_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.426</cell>
 <cell>0.953</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[0]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.107</cell>
 <cell>1.060</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncTemp[0]:D</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/clk_in_rot[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.297</cell>
 <cell>1.357</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.357</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.500</cell>
 <cell>0.500</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.500</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.279</cell>
 <cell>2.779</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.213</cell>
 <cell>2.992</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.351</cell>
 <cell>3.343</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>3.345</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.143</cell>
 <cell>3.488</cell>
 <cell>7</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.303</cell>
 <cell>3.791</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>3.835</cell>
 <cell>60</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncTemp[0]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.342</cell>
 <cell>4.177</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.135</cell>
 <cell>4.042</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncTemp[0]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.000</cell>
 <cell>4.042</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.042</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R to Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rotator/count[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rot_Sync/syncTemp[0]:D</cell>
 <cell>0.309</cell>
 <cell>2.797</cell>
 <cell>1.245</cell>
 <cell>4.042</cell>
 <cell>0.000</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rot_Sync/syncTemp[1]:D</cell>
 <cell>0.261</cell>
 <cell>2.846</cell>
 <cell>1.196</cell>
 <cell>4.042</cell>
 <cell>0.000</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rotator/count[0]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rot_Sync/syncTemp[0]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.042</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>1.245</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.797</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.487</cell>
 <cell>0.487</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>0.538</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rotator/count[0]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/LANE2_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.398</cell>
 <cell>0.936</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rotator/count[0]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.107</cell>
 <cell>1.043</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rot_Sync/syncTemp[0]:D</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/clk_in_rot[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.202</cell>
 <cell>1.245</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.245</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.500</cell>
 <cell>0.500</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.500</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.279</cell>
 <cell>2.779</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.213</cell>
 <cell>2.992</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.351</cell>
 <cell>3.343</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>3.345</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.143</cell>
 <cell>3.488</cell>
 <cell>7</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.303</cell>
 <cell>3.791</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>3.835</cell>
 <cell>60</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rot_Sync/syncTemp[0]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.342</cell>
 <cell>4.177</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.135</cell>
 <cell>4.042</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rot_Sync/syncTemp[0]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.000</cell>
 <cell>4.042</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.042</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R to Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rot_Sync/syncTemp[1]:D</cell>
 <cell>0.572</cell>
 <cell>2.541</cell>
 <cell>1.522</cell>
 <cell>4.063</cell>
 <cell>0.000</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rotator/count[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rot_Sync/syncTemp[0]:D</cell>
 <cell>0.521</cell>
 <cell>2.592</cell>
 <cell>1.471</cell>
 <cell>4.063</cell>
 <cell>0.000</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rot_Sync/syncTemp[1]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.063</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>1.522</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.541</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.481</cell>
 <cell>0.481</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>0.532</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/LANE3_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.418</cell>
 <cell>0.950</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rotator/count[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.107</cell>
 <cell>1.057</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rot_Sync/syncTemp[1]:D</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/clk_in_rot[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.465</cell>
 <cell>1.522</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.522</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.500</cell>
 <cell>0.500</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.500</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.279</cell>
 <cell>2.779</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.213</cell>
 <cell>2.992</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.351</cell>
 <cell>3.343</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>3.345</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.143</cell>
 <cell>3.488</cell>
 <cell>7</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.301</cell>
 <cell>3.789</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>3.833</cell>
 <cell>31</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rot_Sync/syncTemp[1]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0_XCVR_REF_Clock</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.365</cell>
 <cell>4.198</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.135</cell>
 <cell>4.063</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rot_Sync/syncTemp[1]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.000</cell>
 <cell>4.063</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.063</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R to Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[1]:D</cell>
 <cell>0.352</cell>
 <cell>2.704</cell>
 <cell>1.367</cell>
 <cell>4.071</cell>
 <cell>0.000</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[0]:D</cell>
 <cell>0.344</cell>
 <cell>2.712</cell>
 <cell>1.359</cell>
 <cell>4.071</cell>
 <cell>0.000</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[1]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.071</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>1.367</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.704</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.540</cell>
 <cell>0.540</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>0.591</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/LANE0_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.424</cell>
 <cell>1.015</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.107</cell>
 <cell>1.122</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[1]:D</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/clk_in_rot[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.245</cell>
 <cell>1.367</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.367</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.500</cell>
 <cell>0.500</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.500</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.279</cell>
 <cell>2.779</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.213</cell>
 <cell>2.992</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.351</cell>
 <cell>3.343</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>3.345</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.143</cell>
 <cell>3.488</cell>
 <cell>7</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB4:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.306</cell>
 <cell>3.794</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>3.838</cell>
 <cell>36</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[1]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB4_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.368</cell>
 <cell>4.206</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.135</cell>
 <cell>4.071</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[1]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.000</cell>
 <cell>4.071</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.071</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R to Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncTemp[1]:D</cell>
 <cell>0.380</cell>
 <cell>2.682</cell>
 <cell>1.363</cell>
 <cell>4.045</cell>
 <cell>0.000</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncTemp[0]:D</cell>
 <cell>0.373</cell>
 <cell>2.689</cell>
 <cell>1.356</cell>
 <cell>4.045</cell>
 <cell>0.000</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncTemp[1]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.045</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>1.363</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.682</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.521</cell>
 <cell>0.521</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>0.572</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/LANE1_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.411</cell>
 <cell>0.983</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.107</cell>
 <cell>1.090</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncTemp[1]:D</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/clk_in_rot[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.273</cell>
 <cell>1.363</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.363</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.500</cell>
 <cell>0.500</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.500</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.279</cell>
 <cell>2.779</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.213</cell>
 <cell>2.992</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.351</cell>
 <cell>3.343</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>3.345</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.143</cell>
 <cell>3.488</cell>
 <cell>7</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB4:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.306</cell>
 <cell>3.794</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>3.838</cell>
 <cell>36</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncTemp[1]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_4/U0_RGB1_RGB4_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.342</cell>
 <cell>4.180</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.135</cell>
 <cell>4.045</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncTemp[1]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.000</cell>
 <cell>4.045</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.045</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
</section>
<section>
<name>Clock Domain Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_BLK_EN[2]</cell>
 <cell>3.586</cell>
 <cell>-0.237</cell>
 <cell>5.339</cell>
 <cell>5.102</cell>
 <cell>0.503</cell>
 <cell>4.237</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_BLK_EN[2]</cell>
 <cell>3.410</cell>
 <cell>-0.062</cell>
 <cell>5.163</cell>
 <cell>5.101</cell>
 <cell>0.503</cell>
 <cell>4.062</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.full_r:D</cell>
 <cell>3.524</cell>
 <cell>0.179</cell>
 <cell>5.277</cell>
 <cell>5.456</cell>
 <cell>0.000</cell>
 <cell>3.821</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[10]:EN</cell>
 <cell>3.311</cell>
 <cell>0.233</cell>
 <cell>5.064</cell>
 <cell>5.297</cell>
 <cell>0.154</cell>
 <cell>3.767</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[0]:EN</cell>
 <cell>3.310</cell>
 <cell>0.234</cell>
 <cell>5.063</cell>
 <cell>5.297</cell>
 <cell>0.154</cell>
 <cell>3.766</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0:RX_FWF_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_BLK_EN[2]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.102</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>5.339</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-0.237</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.778</cell>
 <cell>0.778</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>0.862</cell>
 <cell>72</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0:RX_FWF_CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0_LANE0_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.891</cell>
 <cell>1.753</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0:RX_VAL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:XCVR_8B10B</cell>
 <cell>+</cell>
 <cell>0.816</cell>
 <cell>2.569</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_RX_VAL_0:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE0_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.973</cell>
 <cell>3.542</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_RX_VAL_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.100</cell>
 <cell>3.642</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0_LANE0_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.155</cell>
 <cell>3.797</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.230</cell>
 <cell>4.027</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0_0:C</cell>
 <cell>net</cell>
 <cell>Data_Block_0/AND4_0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.052</cell>
 <cell>4.079</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.067</cell>
 <cell>4.146</cell>
 <cell>16</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.full_r_RNI99EL:C</cell>
 <cell>net</cell>
 <cell>Data_Block_0_LANE0_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.451</cell>
 <cell>4.597</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.full_r_RNI99EL:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1_CC</cell>
 <cell>+</cell>
 <cell>0.100</cell>
 <cell>4.697</cell>
 <cell>13</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/CFG_28:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/full_r_RNI99EL_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.401</cell>
 <cell>5.098</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/CFG_28:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4_IP_ABCD</cell>
 <cell>+</cell>
 <cell>0.090</cell>
 <cell>5.188</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_BLK_EN[2]</cell>
 <cell>net</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/B_BLK_EN_net[2]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.151</cell>
 <cell>5.339</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.339</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.000</cell>
 <cell>4.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.666</cell>
 <cell>4.666</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>4.739</cell>
 <cell>72</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0_LANE0_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.722</cell>
 <cell>5.461</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.144</cell>
 <cell>5.605</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_BLK_EN[2]</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:RAM1K20_IP</cell>
 <cell>-</cell>
 <cell>0.503</cell>
 <cell>5.102</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.102</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[0]:ALn</cell>
 <cell>0.976</cell>
 <cell>2.755</cell>
 <cell>2.511</cell>
 <cell>5.266</cell>
 <cell>0.258</cell>
 <cell>1.245</cell>
 <cell>0.011</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[1]:ALn</cell>
 <cell>0.975</cell>
 <cell>2.756</cell>
 <cell>2.510</cell>
 <cell>5.266</cell>
 <cell>0.258</cell>
 <cell>1.244</cell>
 <cell>0.011</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[0]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.266</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>2.511</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.755</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.778</cell>
 <cell>0.778</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>0.862</cell>
 <cell>72</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0_LANE0_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.673</cell>
 <cell>1.535</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.241</cell>
 <cell>1.776</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[0]:ALn</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/syncOutput_0[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.735</cell>
 <cell>2.511</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.511</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.000</cell>
 <cell>4.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.666</cell>
 <cell>4.666</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>4.739</cell>
 <cell>72</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[0]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0_LANE0_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.575</cell>
 <cell>5.314</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.210</cell>
 <cell>5.524</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[0]:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.258</cell>
 <cell>5.266</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.266</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 to Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[8]:CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[8]:D</cell>
 <cell>0.481</cell>
 <cell></cell>
 <cell>6.969</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[7]:CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[7]:D</cell>
 <cell>0.458</cell>
 <cell></cell>
 <cell>6.973</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[6]:CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[6]:D</cell>
 <cell>0.389</cell>
 <cell></cell>
 <cell>6.886</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[3]:CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[3]:D</cell>
 <cell>0.387</cell>
 <cell></cell>
 <cell>6.877</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[2]:CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[2]:D</cell>
 <cell>0.382</cell>
 <cell></cell>
 <cell>6.879</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[8]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[8]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>6.969</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.962</cell>
 <cell>3.962</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.391</cell>
 <cell>4.353</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.601</cell>
 <cell>4.954</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.954</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.279</cell>
 <cell>5.233</cell>
 <cell>28</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB42:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.546</cell>
 <cell>5.779</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB42:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>5.863</cell>
 <cell>234</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[8]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB42_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.625</cell>
 <cell>6.488</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[8]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.217</cell>
 <cell>6.705</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[8]:D</cell>
 <cell>net</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_gray[8]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.264</cell>
 <cell>6.969</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.969</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.666</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>N/C</cell>
 <cell>72</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[8]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0_LANE0_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.552</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[8]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0 to Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode[1]:CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_BLK_EN[2]</cell>
 <cell>2.149</cell>
 <cell>-6.919</cell>
 <cell>8.877</cell>
 <cell>1.958</cell>
 <cell>0.503</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqCode[1]:CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_BLK_EN[2]</cell>
 <cell>2.109</cell>
 <cell>-6.879</cell>
 <cell>8.837</cell>
 <cell>1.958</cell>
 <cell>0.503</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rqCode[1]:CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_BLK_EN[2]</cell>
 <cell>2.037</cell>
 <cell>-6.801</cell>
 <cell>8.759</cell>
 <cell>1.958</cell>
 <cell>0.503</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqCode[1]:CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_BLK_EN[2]</cell>
 <cell>2.029</cell>
 <cell>-6.793</cell>
 <cell>8.751</cell>
 <cell>1.958</cell>
 <cell>0.503</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rqCode[1]:CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_BLK_EN[2]</cell>
 <cell>1.989</cell>
 <cell>-6.759</cell>
 <cell>8.717</cell>
 <cell>1.958</cell>
 <cell>0.503</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_BLK_EN[2]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.958</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>8.877</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-6.919</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.202</cell>
 <cell>4.202</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.343</cell>
 <cell>4.545</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.604</cell>
 <cell>5.149</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>5.151</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.269</cell>
 <cell>5.420</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.557</cell>
 <cell>5.977</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>6.061</cell>
 <cell>237</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode[1]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.667</cell>
 <cell>6.728</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.217</cell>
 <cell>6.945</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_RX_VAL_0:B</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0_RX_OK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>7.113</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_RX_VAL_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.067</cell>
 <cell>7.180</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0_LANE0_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.155</cell>
 <cell>7.335</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.230</cell>
 <cell>7.565</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0_0:C</cell>
 <cell>net</cell>
 <cell>Data_Block_0/AND4_0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.052</cell>
 <cell>7.617</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.067</cell>
 <cell>7.684</cell>
 <cell>16</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.full_r_RNI99EL:C</cell>
 <cell>net</cell>
 <cell>Data_Block_0_LANE0_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.451</cell>
 <cell>8.135</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.full_r_RNI99EL:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1_CC</cell>
 <cell>+</cell>
 <cell>0.100</cell>
 <cell>8.235</cell>
 <cell>13</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/CFG_28:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/full_r_RNI99EL_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.401</cell>
 <cell>8.636</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/CFG_28:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4_IP_ABCD</cell>
 <cell>+</cell>
 <cell>0.090</cell>
 <cell>8.726</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_BLK_EN[2]</cell>
 <cell>net</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/B_BLK_EN_net[2]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.151</cell>
 <cell>8.877</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.877</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.000</cell>
 <cell>1.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>1.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.666</cell>
 <cell>1.666</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>1.739</cell>
 <cell>72</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0_LANE0_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.722</cell>
 <cell>2.461</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_BLK_EN[2]</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:RAM1K20_IP</cell>
 <cell>-</cell>
 <cell>0.503</cell>
 <cell>1.958</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.958</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R to Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_BLK_EN[2]</cell>
 <cell>3.649</cell>
 <cell>-0.422</cell>
 <cell>5.380</cell>
 <cell>4.958</cell>
 <cell>0.503</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_BLK_EN[2]</cell>
 <cell>3.473</cell>
 <cell>-0.247</cell>
 <cell>5.204</cell>
 <cell>4.957</cell>
 <cell>0.503</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.full_r:D</cell>
 <cell>3.587</cell>
 <cell>-0.006</cell>
 <cell>5.318</cell>
 <cell>5.312</cell>
 <cell>0.000</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[10]:EN</cell>
 <cell>3.374</cell>
 <cell>0.048</cell>
 <cell>5.105</cell>
 <cell>5.153</cell>
 <cell>0.154</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[0]:EN</cell>
 <cell>3.373</cell>
 <cell>0.049</cell>
 <cell>5.104</cell>
 <cell>5.153</cell>
 <cell>0.154</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_BLK_EN[2]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.958</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>5.380</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-0.422</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.750</cell>
 <cell>0.750</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>0.834</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/LANE1_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.897</cell>
 <cell>1.731</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1:RX_VAL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:XCVR_8B10B</cell>
 <cell>+</cell>
 <cell>0.794</cell>
 <cell>2.525</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_RX_VAL_1:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE1_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.116</cell>
 <cell>3.641</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_RX_VAL_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.100</cell>
 <cell>3.741</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0:B</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0_LANE1_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.140</cell>
 <cell>3.881</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.187</cell>
 <cell>4.068</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0_0:C</cell>
 <cell>net</cell>
 <cell>Data_Block_0/AND4_0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.052</cell>
 <cell>4.120</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.067</cell>
 <cell>4.187</cell>
 <cell>16</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.full_r_RNI99EL:C</cell>
 <cell>net</cell>
 <cell>Data_Block_0_LANE0_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.451</cell>
 <cell>4.638</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.full_r_RNI99EL:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1_CC</cell>
 <cell>+</cell>
 <cell>0.100</cell>
 <cell>4.738</cell>
 <cell>13</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/CFG_28:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/full_r_RNI99EL_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.401</cell>
 <cell>5.139</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/CFG_28:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4_IP_ABCD</cell>
 <cell>+</cell>
 <cell>0.090</cell>
 <cell>5.229</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_BLK_EN[2]</cell>
 <cell>net</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/B_BLK_EN_net[2]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.151</cell>
 <cell>5.380</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.380</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.000</cell>
 <cell>4.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.666</cell>
 <cell>4.666</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>4.739</cell>
 <cell>72</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0_LANE0_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.722</cell>
 <cell>5.461</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_BLK_EN[2]</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:RAM1K20_IP</cell>
 <cell>-</cell>
 <cell>0.503</cell>
 <cell>4.958</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.958</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R to Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_BLK_EN[2]</cell>
 <cell>3.896</cell>
 <cell>-0.652</cell>
 <cell>5.610</cell>
 <cell>4.958</cell>
 <cell>0.503</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_BLK_EN[2]</cell>
 <cell>3.720</cell>
 <cell>-0.477</cell>
 <cell>5.434</cell>
 <cell>4.957</cell>
 <cell>0.503</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.full_r:D</cell>
 <cell>3.834</cell>
 <cell>-0.236</cell>
 <cell>5.548</cell>
 <cell>5.312</cell>
 <cell>0.000</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[10]:EN</cell>
 <cell>3.621</cell>
 <cell>-0.182</cell>
 <cell>5.335</cell>
 <cell>5.153</cell>
 <cell>0.154</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[0]:EN</cell>
 <cell>3.620</cell>
 <cell>-0.181</cell>
 <cell>5.334</cell>
 <cell>5.153</cell>
 <cell>0.154</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2:RX_FWF_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_BLK_EN[2]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.958</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>5.610</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-0.652</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.763</cell>
 <cell>0.763</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>0.847</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2:RX_FWF_CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/LANE2_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.867</cell>
 <cell>1.714</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2:RX_VAL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:XCVR_8B10B</cell>
 <cell>+</cell>
 <cell>0.769</cell>
 <cell>2.483</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_RX_VAL_2:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE2_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.484</cell>
 <cell>3.967</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_RX_VAL_2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.100</cell>
 <cell>4.067</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0:C</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0_LANE2_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.131</cell>
 <cell>4.198</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.100</cell>
 <cell>4.298</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0_0:C</cell>
 <cell>net</cell>
 <cell>Data_Block_0/AND4_0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.052</cell>
 <cell>4.350</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.067</cell>
 <cell>4.417</cell>
 <cell>16</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.full_r_RNI99EL:C</cell>
 <cell>net</cell>
 <cell>Data_Block_0_LANE0_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.451</cell>
 <cell>4.868</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.full_r_RNI99EL:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1_CC</cell>
 <cell>+</cell>
 <cell>0.100</cell>
 <cell>4.968</cell>
 <cell>13</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/CFG_28:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/full_r_RNI99EL_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.401</cell>
 <cell>5.369</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/CFG_28:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4_IP_ABCD</cell>
 <cell>+</cell>
 <cell>0.090</cell>
 <cell>5.459</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_BLK_EN[2]</cell>
 <cell>net</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/B_BLK_EN_net[2]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.151</cell>
 <cell>5.610</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.610</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.000</cell>
 <cell>4.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.666</cell>
 <cell>4.666</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>4.739</cell>
 <cell>72</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0_LANE0_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.722</cell>
 <cell>5.461</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_BLK_EN[2]</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:RAM1K20_IP</cell>
 <cell>-</cell>
 <cell>0.503</cell>
 <cell>4.958</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.958</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R to Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_BLK_EN[2]</cell>
 <cell>4.121</cell>
 <cell>-0.876</cell>
 <cell>5.834</cell>
 <cell>4.958</cell>
 <cell>0.503</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_BLK_EN[2]</cell>
 <cell>3.945</cell>
 <cell>-0.701</cell>
 <cell>5.658</cell>
 <cell>4.957</cell>
 <cell>0.503</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.full_r:D</cell>
 <cell>4.059</cell>
 <cell>-0.460</cell>
 <cell>5.772</cell>
 <cell>5.312</cell>
 <cell>0.000</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[10]:EN</cell>
 <cell>3.846</cell>
 <cell>-0.406</cell>
 <cell>5.559</cell>
 <cell>5.153</cell>
 <cell>0.154</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[0]:EN</cell>
 <cell>3.845</cell>
 <cell>-0.405</cell>
 <cell>5.558</cell>
 <cell>5.153</cell>
 <cell>0.154</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3:RX_FWF_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_BLK_EN[2]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.958</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>5.834</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-0.876</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.753</cell>
 <cell>0.753</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>0.837</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3:RX_FWF_CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/LANE3_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.876</cell>
 <cell>1.713</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3:RX_VAL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:XCVR_8B10B</cell>
 <cell>+</cell>
 <cell>0.810</cell>
 <cell>2.523</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_RX_VAL_3:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE3_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.620</cell>
 <cell>4.143</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_RX_VAL_3:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.100</cell>
 <cell>4.243</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0:D</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0_LANE3_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.212</cell>
 <cell>4.455</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.067</cell>
 <cell>4.522</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0_0:C</cell>
 <cell>net</cell>
 <cell>Data_Block_0/AND4_0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.052</cell>
 <cell>4.574</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.067</cell>
 <cell>4.641</cell>
 <cell>16</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.full_r_RNI99EL:C</cell>
 <cell>net</cell>
 <cell>Data_Block_0_LANE0_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.451</cell>
 <cell>5.092</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.full_r_RNI99EL:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1_CC</cell>
 <cell>+</cell>
 <cell>0.100</cell>
 <cell>5.192</cell>
 <cell>13</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/CFG_28:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/full_r_RNI99EL_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.401</cell>
 <cell>5.593</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/CFG_28:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4_IP_ABCD</cell>
 <cell>+</cell>
 <cell>0.090</cell>
 <cell>5.683</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_BLK_EN[2]</cell>
 <cell>net</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/B_BLK_EN_net[2]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.151</cell>
 <cell>5.834</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.834</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.000</cell>
 <cell>4.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.666</cell>
 <cell>4.666</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>4.739</cell>
 <cell>72</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0_LANE0_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.722</cell>
 <cell>5.461</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_BLK_EN[2]</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:RAM1K20_IP</cell>
 <cell>-</cell>
 <cell>0.503</cell>
 <cell>4.958</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.958</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R to Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_BLK_EN[2]</cell>
 <cell>4.396</cell>
 <cell>-1.220</cell>
 <cell>6.178</cell>
 <cell>4.958</cell>
 <cell>0.503</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_BLK_EN[2]</cell>
 <cell>4.220</cell>
 <cell>-1.045</cell>
 <cell>6.002</cell>
 <cell>4.957</cell>
 <cell>0.503</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.full_r:D</cell>
 <cell>4.334</cell>
 <cell>-0.804</cell>
 <cell>6.116</cell>
 <cell>5.312</cell>
 <cell>0.000</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[10]:EN</cell>
 <cell>4.121</cell>
 <cell>-0.750</cell>
 <cell>5.903</cell>
 <cell>5.153</cell>
 <cell>0.154</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[0]:EN</cell>
 <cell>4.120</cell>
 <cell>-0.749</cell>
 <cell>5.902</cell>
 <cell>5.153</cell>
 <cell>0.154</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0:RX_FWF_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_BLK_EN[2]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.958</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>6.178</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-1.220</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_RX_rclkint/U0_RGB0:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.807</cell>
 <cell>0.807</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_RX_rclkint/U0_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>0.891</cell>
 <cell>0</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0:RX_FWF_CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_RX_rclkint/U0_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.891</cell>
 <cell>1.782</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0:RX_VAL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:XCVR_8B10B</cell>
 <cell>+</cell>
 <cell>0.816</cell>
 <cell>2.598</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_AND2_RX_VAL_0:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_LANE0_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.963</cell>
 <cell>4.561</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_AND2_RX_VAL_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.100</cell>
 <cell>4.661</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0_0:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0_LANE0_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.137</cell>
 <cell>4.798</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.187</cell>
 <cell>4.985</cell>
 <cell>16</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.full_r_RNI99EL:C</cell>
 <cell>net</cell>
 <cell>Data_Block_0_LANE0_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.451</cell>
 <cell>5.436</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.full_r_RNI99EL:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1_CC</cell>
 <cell>+</cell>
 <cell>0.100</cell>
 <cell>5.536</cell>
 <cell>13</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/CFG_28:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/full_r_RNI99EL_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.401</cell>
 <cell>5.937</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/CFG_28:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4_IP_ABCD</cell>
 <cell>+</cell>
 <cell>0.090</cell>
 <cell>6.027</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_BLK_EN[2]</cell>
 <cell>net</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/B_BLK_EN_net[2]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.151</cell>
 <cell>6.178</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.178</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.000</cell>
 <cell>4.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.666</cell>
 <cell>4.666</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>4.739</cell>
 <cell>72</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0_LANE0_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.722</cell>
 <cell>5.461</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_BLK_EN[2]</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:RAM1K20_IP</cell>
 <cell>-</cell>
 <cell>0.503</cell>
 <cell>4.958</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.958</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R to Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_BLK_EN[2]</cell>
 <cell>4.126</cell>
 <cell>-0.936</cell>
 <cell>5.894</cell>
 <cell>4.958</cell>
 <cell>0.503</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C0/INST_RAM1K20_IP:B_BLK_EN[2]</cell>
 <cell>3.950</cell>
 <cell>-0.761</cell>
 <cell>5.718</cell>
 <cell>4.957</cell>
 <cell>0.503</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.full_r:D</cell>
 <cell>4.064</cell>
 <cell>-0.520</cell>
 <cell>5.832</cell>
 <cell>5.312</cell>
 <cell>0.000</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[10]:EN</cell>
 <cell>3.851</cell>
 <cell>-0.466</cell>
 <cell>5.619</cell>
 <cell>5.153</cell>
 <cell>0.154</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[0]:EN</cell>
 <cell>3.850</cell>
 <cell>-0.465</cell>
 <cell>5.618</cell>
 <cell>5.153</cell>
 <cell>0.154</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_BLK_EN[2]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.958</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>5.894</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-0.936</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.792</cell>
 <cell>0.792</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>0.876</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1:RX_FWF_CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/LANE1_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.892</cell>
 <cell>1.768</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1:RX_VAL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:XCVR_8B10B</cell>
 <cell>+</cell>
 <cell>0.794</cell>
 <cell>2.562</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_AND2_RX_VAL_1:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_LANE1_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.659</cell>
 <cell>4.221</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_AND2_RX_VAL_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.100</cell>
 <cell>4.321</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0_0:B</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0_LANE1_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.280</cell>
 <cell>4.601</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/AND4_0_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.100</cell>
 <cell>4.701</cell>
 <cell>16</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.full_r_RNI99EL:C</cell>
 <cell>net</cell>
 <cell>Data_Block_0_LANE0_RX_VAL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.451</cell>
 <cell>5.152</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.full_r_RNI99EL:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1_CC</cell>
 <cell>+</cell>
 <cell>0.100</cell>
 <cell>5.252</cell>
 <cell>13</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/CFG_28:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/full_r_RNI99EL_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.401</cell>
 <cell>5.653</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/CFG_28:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4_IP_ABCD</cell>
 <cell>+</cell>
 <cell>0.090</cell>
 <cell>5.743</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_BLK_EN[2]</cell>
 <cell>net</cell>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/B_BLK_EN_net[2]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.151</cell>
 <cell>5.894</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.894</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.000</cell>
 <cell>4.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.666</cell>
 <cell>4.666</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>4.739</cell>
 <cell>72</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0_LANE0_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.722</cell>
 <cell>5.461</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1/INST_RAM1K20_IP:B_BLK_EN[2]</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:RAM1K20_IP</cell>
 <cell>-</cell>
 <cell>0.503</cell>
 <cell>4.958</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.958</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
</section>
<section>
<name>Clock Domain Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[0]:D</cell>
 <cell>0.464</cell>
 <cell>3.524</cell>
 <cell>1.972</cell>
 <cell>5.496</cell>
 <cell>0.000</cell>
 <cell>0.476</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[1]:D</cell>
 <cell>0.382</cell>
 <cell>3.606</cell>
 <cell>1.890</cell>
 <cell>5.496</cell>
 <cell>0.000</cell>
 <cell>0.394</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:D</cell>
 <cell>0.375</cell>
 <cell>3.613</cell>
 <cell>1.883</cell>
 <cell>5.496</cell>
 <cell>0.000</cell>
 <cell>0.387</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[0]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.496</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>1.972</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.524</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.750</cell>
 <cell>0.750</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>0.834</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/LANE1_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.674</cell>
 <cell>1.508</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.217</cell>
 <cell>1.725</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count_RNO[0]:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/clk_in_rot[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.164</cell>
 <cell>1.889</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count_RNO[0]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.061</cell>
 <cell>1.950</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[0]:D</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/clk_in_rot_i[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.022</cell>
 <cell>1.972</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.972</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.000</cell>
 <cell>4.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.642</cell>
 <cell>4.642</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>4.715</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[0]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/LANE1_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.576</cell>
 <cell>5.291</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.205</cell>
 <cell>5.496</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[0]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.000</cell>
 <cell>5.496</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.496</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[1]:ALn</cell>
 <cell>0.384</cell>
 <cell>3.363</cell>
 <cell>1.892</cell>
 <cell>5.255</cell>
 <cell>0.241</cell>
 <cell>0.637</cell>
 <cell>0.012</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[0]:ALn</cell>
 <cell>0.384</cell>
 <cell>3.363</cell>
 <cell>1.892</cell>
 <cell>5.255</cell>
 <cell>0.241</cell>
 <cell>0.637</cell>
 <cell>0.012</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[1]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.255</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>1.892</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.363</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.750</cell>
 <cell>0.750</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>0.834</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/LANE1_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.674</cell>
 <cell>1.508</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.217</cell>
 <cell>1.725</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[1]:ALn</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/syncOutput_0[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.167</cell>
 <cell>1.892</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.892</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.000</cell>
 <cell>4.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.642</cell>
 <cell>4.642</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>4.715</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/LANE1_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.576</cell>
 <cell>5.291</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.205</cell>
 <cell>5.496</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[1]:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.241</cell>
 <cell>5.255</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.255</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0 to Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:ALn</cell>
 <cell>1.265</cell>
 <cell>-5.931</cell>
 <cell>7.981</cell>
 <cell>2.050</cell>
 <cell></cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:ALn</cell>
 <cell>1.265</cell>
 <cell>-5.931</cell>
 <cell>7.981</cell>
 <cell>2.050</cell>
 <cell></cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:D</cell>
 <cell>1.044</cell>
 <cell>-5.469</cell>
 <cell>7.760</cell>
 <cell>2.291</cell>
 <cell>0.000</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.050</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>7.981</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-5.931</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.202</cell>
 <cell>4.202</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.343</cell>
 <cell>4.545</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.604</cell>
 <cell>5.149</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>5.151</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.269</cell>
 <cell>5.420</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.557</cell>
 <cell>5.977</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>6.061</cell>
 <cell>237</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.655</cell>
 <cell>6.716</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.217</cell>
 <cell>6.933</cell>
 <cell>84</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/rstn:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0_Synchronizer_0_0_Chain[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.733</cell>
 <cell>7.666</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/rstn:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.067</cell>
 <cell>7.733</cell>
 <cell>9</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:ALn</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/rstn_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.248</cell>
 <cell>7.981</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.981</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.000</cell>
 <cell>1.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>1.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.642</cell>
 <cell>1.642</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>1.715</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/LANE1_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.576</cell>
 <cell>2.291</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.241</cell>
 <cell>2.050</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.050</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
</section>
<section>
<name>Clock Domain Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rotator/count[0]:D</cell>
 <cell>0.478</cell>
 <cell>3.510</cell>
 <cell>1.955</cell>
 <cell>5.465</cell>
 <cell>0.000</cell>
 <cell>0.490</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rotator/count[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rotator/count[1]:D</cell>
 <cell>0.387</cell>
 <cell>3.601</cell>
 <cell>1.864</cell>
 <cell>5.465</cell>
 <cell>0.000</cell>
 <cell>0.399</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:D</cell>
 <cell>0.372</cell>
 <cell>3.616</cell>
 <cell>1.849</cell>
 <cell>5.465</cell>
 <cell>0.000</cell>
 <cell>0.384</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rotator/count[0]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.465</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>1.955</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.510</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.763</cell>
 <cell>0.763</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>0.847</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/LANE2_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.630</cell>
 <cell>1.477</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rotator/count[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.217</cell>
 <cell>1.694</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rotator/count_RNO[0]:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/clk_in_rot[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.174</cell>
 <cell>1.868</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rotator/count_RNO[0]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.061</cell>
 <cell>1.929</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rotator/count[0]:D</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rotator/clk_in_rot_i[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.026</cell>
 <cell>1.955</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.955</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.000</cell>
 <cell>4.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.651</cell>
 <cell>4.651</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>4.724</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rotator/count[0]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/LANE2_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.537</cell>
 <cell>5.261</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.204</cell>
 <cell>5.465</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rotator/count[0]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.000</cell>
 <cell>5.465</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.465</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rotator/count[1]:ALn</cell>
 <cell>0.926</cell>
 <cell>2.821</cell>
 <cell>2.403</cell>
 <cell>5.224</cell>
 <cell>0.241</cell>
 <cell>1.179</cell>
 <cell>0.012</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rotator/count[0]:ALn</cell>
 <cell>0.926</cell>
 <cell>2.821</cell>
 <cell>2.403</cell>
 <cell>5.224</cell>
 <cell>0.241</cell>
 <cell>1.179</cell>
 <cell>0.012</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rotator/count[1]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.224</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>2.403</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.821</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.763</cell>
 <cell>0.763</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>0.847</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/LANE2_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.630</cell>
 <cell>1.477</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.217</cell>
 <cell>1.694</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rotator/count[1]:ALn</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/syncOutput_0[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.709</cell>
 <cell>2.403</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.403</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.000</cell>
 <cell>4.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.651</cell>
 <cell>4.651</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>4.724</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/LANE2_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.537</cell>
 <cell>5.261</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.204</cell>
 <cell>5.465</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rotator/count[1]:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.241</cell>
 <cell>5.224</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.224</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0 to Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:ALn</cell>
 <cell>2.143</cell>
 <cell>-6.839</cell>
 <cell>8.859</cell>
 <cell>2.020</cell>
 <cell></cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:ALn</cell>
 <cell>2.143</cell>
 <cell>-6.839</cell>
 <cell>8.859</cell>
 <cell>2.020</cell>
 <cell></cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:D</cell>
 <cell>1.483</cell>
 <cell>-5.938</cell>
 <cell>8.199</cell>
 <cell>2.261</cell>
 <cell>0.000</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.020</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>8.859</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-6.839</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.202</cell>
 <cell>4.202</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.343</cell>
 <cell>4.545</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.604</cell>
 <cell>5.149</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>5.151</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.269</cell>
 <cell>5.420</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.557</cell>
 <cell>5.977</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>6.061</cell>
 <cell>237</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.655</cell>
 <cell>6.716</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.217</cell>
 <cell>6.933</cell>
 <cell>84</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/rstn:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0_Synchronizer_0_0_Chain[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.172</cell>
 <cell>8.105</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/rstn:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.067</cell>
 <cell>8.172</cell>
 <cell>9</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:ALn</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/rstn_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.687</cell>
 <cell>8.859</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.859</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.000</cell>
 <cell>1.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>1.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.651</cell>
 <cell>1.651</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>1.724</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/LANE2_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.537</cell>
 <cell>2.261</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.241</cell>
 <cell>2.020</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.020</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
</section>
<section>
<name>Clock Domain Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:D</cell>
 <cell>0.483</cell>
 <cell>3.505</cell>
 <cell>1.980</cell>
 <cell>5.485</cell>
 <cell>0.000</cell>
 <cell>0.495</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rotator/count[0]:D</cell>
 <cell>0.464</cell>
 <cell>3.524</cell>
 <cell>1.961</cell>
 <cell>5.485</cell>
 <cell>0.000</cell>
 <cell>0.476</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rotator/count[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rotator/count[1]:D</cell>
 <cell>0.383</cell>
 <cell>3.605</cell>
 <cell>1.880</cell>
 <cell>5.485</cell>
 <cell>0.000</cell>
 <cell>0.395</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.485</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>1.980</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.505</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.753</cell>
 <cell>0.753</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>0.837</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/LANE3_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.660</cell>
 <cell>1.497</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.217</cell>
 <cell>1.714</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:D</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrst_Sync_clk_in/syncTemp_Z[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.266</cell>
 <cell>1.980</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.980</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.000</cell>
 <cell>4.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.645</cell>
 <cell>4.645</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>4.718</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/LANE3_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.564</cell>
 <cell>5.282</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.203</cell>
 <cell>5.485</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.000</cell>
 <cell>5.485</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.485</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rotator/count[1]:ALn</cell>
 <cell>0.864</cell>
 <cell>2.883</cell>
 <cell>2.361</cell>
 <cell>5.244</cell>
 <cell>0.241</cell>
 <cell>1.117</cell>
 <cell>0.012</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rotator/count[0]:ALn</cell>
 <cell>0.864</cell>
 <cell>2.883</cell>
 <cell>2.361</cell>
 <cell>5.244</cell>
 <cell>0.241</cell>
 <cell>1.117</cell>
 <cell>0.012</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rotator/count[1]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.244</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>2.361</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.883</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.753</cell>
 <cell>0.753</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>0.837</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/LANE3_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.660</cell>
 <cell>1.497</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.217</cell>
 <cell>1.714</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rotator/count[1]:ALn</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/syncOutput_0[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.647</cell>
 <cell>2.361</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.361</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.000</cell>
 <cell>4.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.645</cell>
 <cell>4.645</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>4.718</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/LANE3_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.564</cell>
 <cell>5.282</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.203</cell>
 <cell>5.485</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rotator/count[1]:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.241</cell>
 <cell>5.244</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.244</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0 to Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:ALn</cell>
 <cell>1.659</cell>
 <cell>-6.334</cell>
 <cell>8.375</cell>
 <cell>2.041</cell>
 <cell></cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:ALn</cell>
 <cell>1.659</cell>
 <cell>-6.334</cell>
 <cell>8.375</cell>
 <cell>2.041</cell>
 <cell></cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:D</cell>
 <cell>1.178</cell>
 <cell>-5.612</cell>
 <cell>7.894</cell>
 <cell>2.282</cell>
 <cell>0.000</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.041</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>8.375</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-6.334</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.202</cell>
 <cell>4.202</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.343</cell>
 <cell>4.545</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.604</cell>
 <cell>5.149</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>5.151</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.269</cell>
 <cell>5.420</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.557</cell>
 <cell>5.977</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>6.061</cell>
 <cell>237</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.655</cell>
 <cell>6.716</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.217</cell>
 <cell>6.933</cell>
 <cell>84</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/rstn:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0_Synchronizer_0_0_Chain[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.867</cell>
 <cell>7.800</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/rstn:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.067</cell>
 <cell>7.867</cell>
 <cell>9</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:ALn</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/rstn_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.508</cell>
 <cell>8.375</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.375</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.000</cell>
 <cell>1.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>1.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.645</cell>
 <cell>1.645</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>1.718</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/LANE3_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.564</cell>
 <cell>2.282</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.241</cell>
 <cell>2.041</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.041</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
</section>
<section>
<name>Clock Domain Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:D</cell>
 <cell>0.465</cell>
 <cell>3.523</cell>
 <cell>2.025</cell>
 <cell>5.548</cell>
 <cell>0.000</cell>
 <cell>0.477</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[0]:D</cell>
 <cell>0.464</cell>
 <cell>3.524</cell>
 <cell>2.024</cell>
 <cell>5.548</cell>
 <cell>0.000</cell>
 <cell>0.476</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[1]:D</cell>
 <cell>0.382</cell>
 <cell>3.606</cell>
 <cell>1.942</cell>
 <cell>5.548</cell>
 <cell>0.000</cell>
 <cell>0.394</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.548</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>2.025</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.523</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.815</cell>
 <cell>0.815</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>0.899</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/LANE0_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.661</cell>
 <cell>1.560</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.217</cell>
 <cell>1.777</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:D</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncTemp_Z[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.248</cell>
 <cell>2.025</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.025</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.000</cell>
 <cell>4.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.696</cell>
 <cell>4.696</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>4.769</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/LANE0_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.565</cell>
 <cell>5.334</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.214</cell>
 <cell>5.548</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.000</cell>
 <cell>5.548</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.548</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[1]:ALn</cell>
 <cell>0.384</cell>
 <cell>3.363</cell>
 <cell>1.944</cell>
 <cell>5.307</cell>
 <cell>0.241</cell>
 <cell>0.637</cell>
 <cell>0.012</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[0]:ALn</cell>
 <cell>0.384</cell>
 <cell>3.363</cell>
 <cell>1.944</cell>
 <cell>5.307</cell>
 <cell>0.241</cell>
 <cell>0.637</cell>
 <cell>0.012</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[1]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.307</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>1.944</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.363</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.815</cell>
 <cell>0.815</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>0.899</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/LANE0_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.661</cell>
 <cell>1.560</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.217</cell>
 <cell>1.777</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[1]:ALn</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/syncOutput_0[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.167</cell>
 <cell>1.944</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.944</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.000</cell>
 <cell>4.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.696</cell>
 <cell>4.696</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>4.769</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/LANE0_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.565</cell>
 <cell>5.334</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.214</cell>
 <cell>5.548</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[1]:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.241</cell>
 <cell>5.307</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.307</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0 to Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:ALn</cell>
 <cell>2.385</cell>
 <cell>-7.008</cell>
 <cell>9.101</cell>
 <cell>2.093</cell>
 <cell></cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:ALn</cell>
 <cell>2.385</cell>
 <cell>-7.008</cell>
 <cell>9.101</cell>
 <cell>2.093</cell>
 <cell></cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:D</cell>
 <cell>1.771</cell>
 <cell>-6.153</cell>
 <cell>8.487</cell>
 <cell>2.334</cell>
 <cell>0.000</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.093</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>9.101</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-7.008</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.202</cell>
 <cell>4.202</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.343</cell>
 <cell>4.545</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.604</cell>
 <cell>5.149</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>5.151</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.269</cell>
 <cell>5.420</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.557</cell>
 <cell>5.977</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>6.061</cell>
 <cell>237</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.655</cell>
 <cell>6.716</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.217</cell>
 <cell>6.933</cell>
 <cell>84</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/rstn:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0_Synchronizer_0_0_Chain[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.458</cell>
 <cell>8.391</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/rstn:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.067</cell>
 <cell>8.458</cell>
 <cell>9</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:ALn</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/rstn_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.643</cell>
 <cell>9.101</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9.101</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.000</cell>
 <cell>1.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>1.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.696</cell>
 <cell>1.696</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>1.769</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/LANE0_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.565</cell>
 <cell>2.334</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.241</cell>
 <cell>2.093</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.093</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
</section>
<section>
<name>Clock Domain Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[0]:D</cell>
 <cell>0.466</cell>
 <cell>3.522</cell>
 <cell>1.991</cell>
 <cell>5.513</cell>
 <cell>0.000</cell>
 <cell>0.478</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[1]:D</cell>
 <cell>0.466</cell>
 <cell>3.522</cell>
 <cell>1.991</cell>
 <cell>5.513</cell>
 <cell>0.000</cell>
 <cell>0.478</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:D</cell>
 <cell>0.373</cell>
 <cell>3.615</cell>
 <cell>1.898</cell>
 <cell>5.513</cell>
 <cell>0.000</cell>
 <cell>0.385</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[0]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.513</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>1.991</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.522</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.792</cell>
 <cell>0.792</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>0.876</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/LANE1_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.649</cell>
 <cell>1.525</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.217</cell>
 <cell>1.742</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count_RNO[0]:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/clk_in_rot[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.162</cell>
 <cell>1.904</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count_RNO[0]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.061</cell>
 <cell>1.965</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[0]:D</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/clk_in_rot_i[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.026</cell>
 <cell>1.991</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.991</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.000</cell>
 <cell>4.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.678</cell>
 <cell>4.678</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>4.751</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[0]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/LANE1_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.554</cell>
 <cell>5.305</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.208</cell>
 <cell>5.513</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[0]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.000</cell>
 <cell>5.513</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.513</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[1]:ALn</cell>
 <cell>0.469</cell>
 <cell>3.278</cell>
 <cell>1.994</cell>
 <cell>5.272</cell>
 <cell>0.241</cell>
 <cell>0.722</cell>
 <cell>0.012</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[0]:ALn</cell>
 <cell>0.469</cell>
 <cell>3.278</cell>
 <cell>1.994</cell>
 <cell>5.272</cell>
 <cell>0.241</cell>
 <cell>0.722</cell>
 <cell>0.012</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[1]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.272</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>1.994</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.278</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.792</cell>
 <cell>0.792</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>0.876</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/LANE1_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.649</cell>
 <cell>1.525</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.217</cell>
 <cell>1.742</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[1]:ALn</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/syncOutput_0[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.252</cell>
 <cell>1.994</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.994</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.000</cell>
 <cell>4.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.678</cell>
 <cell>4.678</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>4.751</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[1]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/LANE1_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.554</cell>
 <cell>5.305</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.208</cell>
 <cell>5.513</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[1]:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.241</cell>
 <cell>5.272</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.272</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0 to Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:ALn</cell>
 <cell>1.572</cell>
 <cell>-6.224</cell>
 <cell>8.288</cell>
 <cell>2.064</cell>
 <cell></cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncOutput[0]:ALn</cell>
 <cell>1.572</cell>
 <cell>-6.224</cell>
 <cell>8.288</cell>
 <cell>2.064</cell>
 <cell></cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:D</cell>
 <cell>1.201</cell>
 <cell>-5.612</cell>
 <cell>7.917</cell>
 <cell>2.305</cell>
 <cell>0.000</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.064</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>8.288</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-6.224</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.202</cell>
 <cell>4.202</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.343</cell>
 <cell>4.545</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.604</cell>
 <cell>5.149</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>5.151</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.269</cell>
 <cell>5.420</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.557</cell>
 <cell>5.977</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>6.061</cell>
 <cell>237</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:CLK</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/clkint_0/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.655</cell>
 <cell>6.716</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Clock_Reset_0/Synchronizer_0_0/Chain[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.217</cell>
 <cell>6.933</cell>
 <cell>84</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/rstn:A</cell>
 <cell>net</cell>
 <cell>Clock_Reset_0_Synchronizer_0_0_Chain[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.894</cell>
 <cell>7.827</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/rstn:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.067</cell>
 <cell>7.894</cell>
 <cell>9</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:ALn</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/rstn_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.394</cell>
 <cell>8.288</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.288</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.000</cell>
 <cell>1.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1:RX_CLK_R</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>1.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1_RX_rclkint:A</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1_rx_rclkint_input_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.678</cell>
 <cell>1.678</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1_RX_rclkint:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>1.751</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:CLK</cell>
 <cell>net</cell>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/LANE1_RX_CLK_R</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.554</cell>
 <cell>2.305</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncTemp[0]:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.241</cell>
 <cell>2.064</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.064</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
</section>
<section>
<name>Path Set Pin to Pin</name>
<section>
<name>SET Input to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>FTDI_nRXF</cell>
 <cell>DBGport_0</cell>
 <cell>14.051</cell>
 <cell></cell>
 <cell>14.051</cell>
 <cell></cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: FTDI_nRXF</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: DBGport_0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>14.051</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FTDI_nRXF</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FTDI_nRXF_ibuf/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>FTDI_nRXF</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FTDI_nRXF_ibuf/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>1.361</cell>
 <cell>1.361</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FTDI_nRXF_ibuf/U_IOIN:YIN</cell>
 <cell>net</cell>
 <cell>FTDI_nRXF_ibuf/YIN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>1.361</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FTDI_nRXF_ibuf/U_IOIN:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOIN_IB_E</cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>1.730</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>DBGport_0_obuf/U_IOTRI:D</cell>
 <cell>net</cell>
 <cell>FTDI_nRXF_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>8.287</cell>
 <cell>10.017</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>DBGport_0_obuf/U_IOTRI:DOUT</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOTRI_OB_EB</cell>
 <cell>+</cell>
 <cell>1.033</cell>
 <cell>11.050</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>DBGport_0_obuf/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>DBGport_0_obuf/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>11.050</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>DBGport_0_obuf/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>3.001</cell>
 <cell>14.051</cell>
 <cell>0</cell>
 <cell>f</cell>
</row>
<row>
 <cell>DBGport_0</cell>
 <cell>net</cell>
 <cell>DBGport_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>14.051</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>14.051</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FTDI_nRXF</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>DBGport_0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
</section>
</section>
<section>
<name>Path Set User Sets</name>
</section>
</doc>
