0.7
2020.2
Jun 10 2021
20:04:57
D:/Libraries/Documents/Vivado Projects/Lab 7/requirement_3b/requirement_3b.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,,,,,,,
D:/Libraries/Documents/Vivado Projects/Lab 7/requirement_3b/requirement_3b.srcs/sim_1/new/d_latch_tb.v,1634830407,verilog,,,,d_latch_tb,,,,,,,,
D:/Libraries/Documents/Vivado Projects/Lab 7/requirement_3b/requirement_3b.srcs/sources_1/new/d_latch.v,1634830483,verilog,,D:/Libraries/Documents/Vivado Projects/Lab 7/requirement_3b/requirement_3b.srcs/sim_1/new/d_latch_tb.v,,d_latch,,,,,,,,
