--------------------------------------------------------------------------------
Release 14.3 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.3\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -e 3 -s 2 -n
3 -xml ledwater.twx ledwater.ncd -o ledwater.twr ledwater.pcf -ucf ledwater.ucf

Design file:              ledwater.ncd
Physical constraint file: ledwater.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2012-10-12)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk_50M to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
dataout<0>  |         9.939(R)|      SLOW  |         4.179(R)|      FAST  |clk_50M_BUFGP     |   0.000|
dataout<1>  |        10.723(R)|      SLOW  |         4.379(R)|      FAST  |clk_50M_BUFGP     |   0.000|
dataout<2>  |        10.466(R)|      SLOW  |         4.322(R)|      FAST  |clk_50M_BUFGP     |   0.000|
dataout<3>  |        10.803(R)|      SLOW  |         4.488(R)|      FAST  |clk_50M_BUFGP     |   0.000|
dataout<4>  |        11.247(R)|      SLOW  |         4.804(R)|      FAST  |clk_50M_BUFGP     |   0.000|
dataout<5>  |        10.865(R)|      SLOW  |         4.476(R)|      FAST  |clk_50M_BUFGP     |   0.000|
dataout<6>  |        10.990(R)|      SLOW  |         4.594(R)|      FAST  |clk_50M_BUFGP     |   0.000|
dataout<7>  |        10.930(R)|      SLOW  |         4.546(R)|      FAST  |clk_50M_BUFGP     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_50M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50M        |    2.285|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Jun 05 15:37:26 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 147 MB



