// Seed: 643488045
module module_0 (
    input  tri0  id_0,
    input  tri0  id_1,
    input  tri   id_2,
    output uwire id_3,
    output wand  id_4,
    input  wand  id_5
);
  module_2();
endmodule
module module_1 (
    output wire  id_0,
    output uwire id_1,
    output tri0  id_2,
    input  wor   id_3,
    input  tri0  id_4,
    input  uwire id_5,
    input  wor   id_6
);
  assign id_0 = 1;
  wire id_8;
  module_0(
      id_6, id_5, id_5, id_0, id_0, id_4
  );
endmodule
module module_2;
  wor id_1;
  assign id_1 = 1'h0;
endmodule
