/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Aug  4 16:31:06 2010
 *                 MD5 Checksum         27c5a1259680e8176595e9e88d9958c6
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_CMP_0_H__
#define BCHP_CMP_0_H__

/***************************************************************************
 *CMP_0 - Video Compositor 0 (Primary) Registers
 ***************************************************************************/
#define BCHP_CMP_0_REVISION                      0x007c2000 /* Compositor Revision ID */
#define BCHP_CMP_0_HW_CONFIGURATION              0x007c2004 /* Compositor HW Configuration */
#define BCHP_CMP_0_CANVAS_CTRL                   0x007c2008 /* Canvas control */
#define BCHP_CMP_0_CANVAS_SIZE                   0x007c200c /* Canvas Vertical and Horizontal Size */
#define BCHP_CMP_0_BG_COLOR                      0x007c2010 /* Background color register */
#define BCHP_CMP_0_BLEND_0_CTRL                  0x007c2014 /* Blending Control for First stage Blender */
#define BCHP_CMP_0_BLEND_1_CTRL                  0x007c2018 /* Blending Control for Second stage Blender */
#define BCHP_CMP_0_CMP_OUT_CTRL                  0x007c2034 /* Compositor Output Control */
#define BCHP_CMP_0_CRC_CTRL                      0x007c2038 /* BVN CRC Control Register */
#define BCHP_CMP_0_CRC_Y_STATUS                  0x007c203c /* BVN CRC Luma Status Register */
#define BCHP_CMP_0_CRC_CB_STATUS                 0x007c2040 /* BVN CRC Chroma(Cb) Status Register */
#define BCHP_CMP_0_CRC_CR_STATUS                 0x007c2044 /* BVN CRC Chroma(Cr) Status Register */
#define BCHP_CMP_0_CSC_DEMO_SETTING              0x007c2048 /* Compositor Color Space Converter Demo Setting */
#define BCHP_CMP_0_READBACK_POSITION             0x007c204c /* Compositor Position For CMP Output Readback */
#define BCHP_CMP_0_READBACK_VALUE                0x007c2050 /* Compositor Readback Value at Specified Position */
#define BCHP_CMP_0_SCRATCH_REGISTER              0x007c2054 /* Compositor Scratch Register */
#define BCHP_CMP_0_TEST_REGISTER                 0x007c2058 /* Compositor Test Register */
#define BCHP_CMP_0_V0_SURFACE_SIZE               0x007c2060 /* Video Surface 0 Vertical and Horizontal Size */
#define BCHP_CMP_0_V0_SURFACE_OFFSET             0x007c2064 /* Video Surface 0 Vertical and Horizontal Offset */
#define BCHP_CMP_0_V0_DISPLAY_SIZE               0x007c2068 /* Video Surface 0 Display Vertical and Horizontal Size */
#define BCHP_CMP_0_V0_CANVAS_OFFSET              0x007c206c /* Video Surface 0 Canvas Vertical and Horizontal Offset */
#define BCHP_CMP_0_V0_SURFACE_CTRL               0x007c2070 /* Video Surface 0 Control */
#define BCHP_CMP_0_V0_BVB_IN_STATUS_CLEAR        0x007c2074 /* Video Surface 0 BVB Input Status Clear */
#define BCHP_CMP_0_V0_BVB_IN_STATUS              0x007c2078 /* Video Surface 0 BVB Input Status */
#define BCHP_CMP_0_V0_CONST_COLOR                0x007c207c /* Video Surface 0 Constant Color Register */
#define BCHP_CMP_0_V0_CB_KEYING                  0x007c2080 /* Video Surface 0 Chroma (Blue) Key */
#define BCHP_CMP_0_V0_CR_KEYING                  0x007c2084 /* Video Surface 0 Chroma (Red) Key */
#define BCHP_CMP_0_V0_LUMA_KEYING                0x007c2088 /* Video Surface 0 Luma Key */
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0           0x007c2098 /* Video Surface 0 rectangle CSC index 0 */
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1           0x007c209c /* Video Surface 0 rectangle CSC index 1 */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C00            0x007c20a0 /* Video Surface 0 Color Matrix R0 coefficient c00 */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C01            0x007c20a4 /* Video Surface 0 Color Matrix R0 coefficient c01 */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C02            0x007c20a8 /* Video Surface 0 Color Matrix R0 coefficient c02 */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C03            0x007c20ac /* Video Surface 0 Color Matrix R0 coefficient c03 */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C10            0x007c20b0 /* Video Surface 0 Color Matrix R0 coefficient c10 */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C11            0x007c20b4 /* Video Surface 0 Color Matrix R0 coefficient c11 */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C12            0x007c20b8 /* Video Surface 0 Color Matrix R0 coefficient c12 */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C13            0x007c20bc /* Video Surface 0 Color Matrix R0 coefficient c13 */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C20            0x007c20c0 /* Video Surface 0 Color Matrix R0 coefficient c20 */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C21            0x007c20c4 /* Video Surface 0 Color Matrix R0 coefficient c21 */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C22            0x007c20c8 /* Video Surface 0 Color Matrix R0 coefficient c22 */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C23            0x007c20cc /* Video Surface 0 Color Matrix R0 coefficient c23 */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C00            0x007c20d0 /* Video Surface 0 Color Matrix R1 coefficient c00 */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C01            0x007c20d4 /* Video Surface 0 Color Matrix R1 coefficient c01 */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C02            0x007c20d8 /* Video Surface 0 Color Matrix R1 coefficient c02 */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C03            0x007c20dc /* Video Surface 0 Color Matrix R1 coefficient c03 */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C10            0x007c20e0 /* Video Surface 0 Color Matrix R1 coefficient c10 */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C11            0x007c20e4 /* Video Surface 0 Color Matrix R1 coefficient c11 */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C12            0x007c20e8 /* Video Surface 0 Color Matrix R1 coefficient c12 */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C13            0x007c20ec /* Video Surface 0 Color Matrix R1 coefficient c13 */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C20            0x007c20f0 /* Video Surface 0 Color Matrix R1 coefficient c20 */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C21            0x007c20f4 /* Video Surface 0 Color Matrix R1 coefficient c21 */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C22            0x007c20f8 /* Video Surface 0 Color Matrix R1 coefficient c22 */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C23            0x007c20fc /* Video Surface 0 Color Matrix R1 coefficient c23 */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C00            0x007c2100 /* Video Surface 0 Color Matrix R2 coefficient c00 */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C01            0x007c2104 /* Video Surface 0 Color Matrix R2 coefficient c01 */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C02            0x007c2108 /* Video Surface 0 Color Matrix R2 coefficient c02 */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C03            0x007c210c /* Video Surface 0 Color Matrix R2 coefficient c03 */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C10            0x007c2110 /* Video Surface 0 Color Matrix R2 coefficient c10 */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C11            0x007c2114 /* Video Surface 0 Color Matrix R2 coefficient c11 */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C12            0x007c2118 /* Video Surface 0 Color Matrix R2 coefficient c12 */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C13            0x007c211c /* Video Surface 0 Color Matrix R2 coefficient c13 */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C20            0x007c2120 /* Video Surface 0 Color Matrix R2 coefficient c20 */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C21            0x007c2124 /* Video Surface 0 Color Matrix R2 coefficient c21 */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C22            0x007c2128 /* Video Surface 0 Color Matrix R2 coefficient c22 */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C23            0x007c212c /* Video Surface 0 Color Matrix R2 coefficient c23 */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C00            0x007c2130 /* Video Surface 0 Color Matrix R3 coefficient c00 */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C01            0x007c2134 /* Video Surface 0 Color Matrix R3 coefficient c01 */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C02            0x007c2138 /* Video Surface 0 Color Matrix R3 coefficient c02 */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C03            0x007c213c /* Video Surface 0 Color Matrix R3 coefficient c03 */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C10            0x007c2140 /* Video Surface 0 Color Matrix R3 coefficient c10 */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C11            0x007c2144 /* Video Surface 0 Color Matrix R3 coefficient c11 */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C12            0x007c2148 /* Video Surface 0 Color Matrix R3 coefficient c12 */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C13            0x007c214c /* Video Surface 0 Color Matrix R3 coefficient c13 */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C20            0x007c2150 /* Video Surface 0 Color Matrix R3 coefficient c20 */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C21            0x007c2154 /* Video Surface 0 Color Matrix R3 coefficient c21 */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C22            0x007c2158 /* Video Surface 0 Color Matrix R3 coefficient c22 */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C23            0x007c215c /* Video Surface 0 Color Matrix R3 coefficient c23 */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C00            0x007c2160 /* Video Surface 0 Color Matrix R4 coefficient c00 */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C01            0x007c2164 /* Video Surface 0 Color Matrix R4 coefficient c01 */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C02            0x007c2168 /* Video Surface 0 Color Matrix R4 coefficient c02 */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C03            0x007c216c /* Video Surface 0 Color Matrix R4 coefficient c03 */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C10            0x007c2170 /* Video Surface 0 Color Matrix R4 coefficient c10 */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C11            0x007c2174 /* Video Surface 0 Color Matrix R4 coefficient c11 */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C12            0x007c2178 /* Video Surface 0 Color Matrix R4 coefficient c12 */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C13            0x007c217c /* Video Surface 0 Color Matrix R4 coefficient c13 */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C20            0x007c2180 /* Video Surface 0 Color Matrix R4 coefficient c20 */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C21            0x007c2184 /* Video Surface 0 Color Matrix R4 coefficient c21 */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C22            0x007c2188 /* Video Surface 0 Color Matrix R4 coefficient c22 */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C23            0x007c218c /* Video Surface 0 Color Matrix R4 coefficient c23 */
#define BCHP_CMP_0_V0_RECT_COLOR                 0x007c2190 /* Video Surface 0 Rectangle Function Color Register */
#define BCHP_CMP_0_V0_RECT_TOP_CTRL              0x007c2194 /* Video Surface 0 Top Level Rectangle Control for Mosaic or See Through. */
#define BCHP_CMP_0_V0_RECT_ENABLE_MASK           0x007c2198 /* Video Surface 0 Rectangle Function Enable Mask */
#define BCHP_CMP_0_G0_SURFACE_SIZE               0x007c23e0 /* Graphics Surface 0 Vertical and Horizontal Size */
#define BCHP_CMP_0_G0_SURFACE_OFFSET             0x007c23e4 /* Graphics Surface 0 Vertical and Horizontal Offset */
#define BCHP_CMP_0_G0_DISPLAY_SIZE               0x007c23e8 /* Graphics Surface 0 Display Vertical and Horizontal Size */
#define BCHP_CMP_0_G0_CANVAS_OFFSET              0x007c23ec /* Graphics Surface 0 Canvas Vertical and Horizontal Offset */
#define BCHP_CMP_0_G0_SURFACE_CTRL               0x007c23f0 /* Graphics Surface 0 Control */
#define BCHP_CMP_0_G0_BVB_IN_STATUS_CLEAR        0x007c23f4 /* Graphics Surface 0 BVB Input Status Clear */
#define BCHP_CMP_0_G0_BVB_IN_STATUS              0x007c23f8 /* Graphics Surface 0 BVB Input Status */

/***************************************************************************
 *REVISION - Compositor Revision ID
 ***************************************************************************/
/* CMP_0 :: REVISION :: reserved0 [31:20] */
#define BCHP_CMP_0_REVISION_reserved0_MASK                         0xfff00000
#define BCHP_CMP_0_REVISION_reserved0_SHIFT                        20

/* CMP_0 :: REVISION :: MAJOR [19:08] */
#define BCHP_CMP_0_REVISION_MAJOR_MASK                             0x000fff00
#define BCHP_CMP_0_REVISION_MAJOR_SHIFT                            8

/* CMP_0 :: REVISION :: MINOR [07:00] */
#define BCHP_CMP_0_REVISION_MINOR_MASK                             0x000000ff
#define BCHP_CMP_0_REVISION_MINOR_SHIFT                            0

/***************************************************************************
 *HW_CONFIGURATION - Compositor HW Configuration
 ***************************************************************************/
/* CMP_0 :: HW_CONFIGURATION :: reserved0 [31:11] */
#define BCHP_CMP_0_HW_CONFIGURATION_reserved0_MASK                 0xfffff800
#define BCHP_CMP_0_HW_CONFIGURATION_reserved0_SHIFT                11

/* CMP_0 :: HW_CONFIGURATION :: BOND_HD_ENABLE [10:10] */
#define BCHP_CMP_0_HW_CONFIGURATION_BOND_HD_ENABLE_MASK            0x00000400
#define BCHP_CMP_0_HW_CONFIGURATION_BOND_HD_ENABLE_SHIFT           10

/* CMP_0 :: HW_CONFIGURATION :: MOSAIC_Present [09:09] */
#define BCHP_CMP_0_HW_CONFIGURATION_MOSAIC_Present_MASK            0x00000200
#define BCHP_CMP_0_HW_CONFIGURATION_MOSAIC_Present_SHIFT           9

/* CMP_0 :: HW_CONFIGURATION :: PEP_Present [08:08] */
#define BCHP_CMP_0_HW_CONFIGURATION_PEP_Present_MASK               0x00000100
#define BCHP_CMP_0_HW_CONFIGURATION_PEP_Present_SHIFT              8

/* CMP_0 :: HW_CONFIGURATION :: TN2TH_Present [07:07] */
#define BCHP_CMP_0_HW_CONFIGURATION_TN2TH_Present_MASK             0x00000080
#define BCHP_CMP_0_HW_CONFIGURATION_TN2TH_Present_SHIFT            7

/* CMP_0 :: HW_CONFIGURATION :: MASK_Present [06:06] */
#define BCHP_CMP_0_HW_CONFIGURATION_MASK_Present_MASK              0x00000040
#define BCHP_CMP_0_HW_CONFIGURATION_MASK_Present_SHIFT             6

/* CMP_0 :: HW_CONFIGURATION :: Video_Configuration [05:03] */
#define BCHP_CMP_0_HW_CONFIGURATION_Video_Configuration_MASK       0x00000038
#define BCHP_CMP_0_HW_CONFIGURATION_Video_Configuration_SHIFT      3

/* CMP_0 :: HW_CONFIGURATION :: Video_Format [02:00] */
#define BCHP_CMP_0_HW_CONFIGURATION_Video_Format_MASK              0x00000007
#define BCHP_CMP_0_HW_CONFIGURATION_Video_Format_SHIFT             0
#define BCHP_CMP_0_HW_CONFIGURATION_Video_Format_CMP_8_BITS_422    0
#define BCHP_CMP_0_HW_CONFIGURATION_Video_Format_CMP_10_BITS_422   1
#define BCHP_CMP_0_HW_CONFIGURATION_Video_Format_CMP_10_BITS_444   2

/***************************************************************************
 *CANVAS_CTRL - Canvas control
 ***************************************************************************/
/* CMP_0 :: CANVAS_CTRL :: reserved0 [31:02] */
#define BCHP_CMP_0_CANVAS_CTRL_reserved0_MASK                      0xfffffffc
#define BCHP_CMP_0_CANVAS_CTRL_reserved0_SHIFT                     2

/* CMP_0 :: CANVAS_CTRL :: ENABLE_CTRL [01:01] */
#define BCHP_CMP_0_CANVAS_CTRL_ENABLE_CTRL_MASK                    0x00000002
#define BCHP_CMP_0_CANVAS_CTRL_ENABLE_CTRL_SHIFT                   1
#define BCHP_CMP_0_CANVAS_CTRL_ENABLE_CTRL_STOP_ON_FIELD_COMPLETION 0
#define BCHP_CMP_0_CANVAS_CTRL_ENABLE_CTRL_CONTINUOUS_FOR_TEST     1

/* CMP_0 :: CANVAS_CTRL :: ENABLE [00:00] */
#define BCHP_CMP_0_CANVAS_CTRL_ENABLE_MASK                         0x00000001
#define BCHP_CMP_0_CANVAS_CTRL_ENABLE_SHIFT                        0
#define BCHP_CMP_0_CANVAS_CTRL_ENABLE_DISABLE                      0
#define BCHP_CMP_0_CANVAS_CTRL_ENABLE_ENABLE                       1

/***************************************************************************
 *CANVAS_SIZE - Canvas Vertical and Horizontal Size
 ***************************************************************************/
/* CMP_0 :: CANVAS_SIZE :: reserved0 [31:27] */
#define BCHP_CMP_0_CANVAS_SIZE_reserved0_MASK                      0xf8000000
#define BCHP_CMP_0_CANVAS_SIZE_reserved0_SHIFT                     27

/* CMP_0 :: CANVAS_SIZE :: HSIZE [26:16] */
#define BCHP_CMP_0_CANVAS_SIZE_HSIZE_MASK                          0x07ff0000
#define BCHP_CMP_0_CANVAS_SIZE_HSIZE_SHIFT                         16

/* CMP_0 :: CANVAS_SIZE :: reserved1 [15:11] */
#define BCHP_CMP_0_CANVAS_SIZE_reserved1_MASK                      0x0000f800
#define BCHP_CMP_0_CANVAS_SIZE_reserved1_SHIFT                     11

/* CMP_0 :: CANVAS_SIZE :: VSIZE [10:00] */
#define BCHP_CMP_0_CANVAS_SIZE_VSIZE_MASK                          0x000007ff
#define BCHP_CMP_0_CANVAS_SIZE_VSIZE_SHIFT                         0

/***************************************************************************
 *BG_COLOR - Background color register
 ***************************************************************************/
/* CMP_0 :: BG_COLOR :: reserved0 [31:24] */
#define BCHP_CMP_0_BG_COLOR_reserved0_MASK                         0xff000000
#define BCHP_CMP_0_BG_COLOR_reserved0_SHIFT                        24

/* CMP_0 :: BG_COLOR :: Y [23:16] */
#define BCHP_CMP_0_BG_COLOR_Y_MASK                                 0x00ff0000
#define BCHP_CMP_0_BG_COLOR_Y_SHIFT                                16

/* CMP_0 :: BG_COLOR :: CB [15:08] */
#define BCHP_CMP_0_BG_COLOR_CB_MASK                                0x0000ff00
#define BCHP_CMP_0_BG_COLOR_CB_SHIFT                               8

/* CMP_0 :: BG_COLOR :: CR [07:00] */
#define BCHP_CMP_0_BG_COLOR_CR_MASK                                0x000000ff
#define BCHP_CMP_0_BG_COLOR_CR_SHIFT                               0

/***************************************************************************
 *BLEND_0_CTRL - Blending Control for First stage Blender
 ***************************************************************************/
/* CMP_0 :: BLEND_0_CTRL :: reserved0 [31:20] */
#define BCHP_CMP_0_BLEND_0_CTRL_reserved0_MASK                     0xfff00000
#define BCHP_CMP_0_BLEND_0_CTRL_reserved0_SHIFT                    20

/* CMP_0 :: BLEND_0_CTRL :: BLEND_SOURCE [19:16] */
#define BCHP_CMP_0_BLEND_0_CTRL_BLEND_SOURCE_MASK                  0x000f0000
#define BCHP_CMP_0_BLEND_0_CTRL_BLEND_SOURCE_SHIFT                 16
#define BCHP_CMP_0_BLEND_0_CTRL_BLEND_SOURCE_SURFACE_V0            0
#define BCHP_CMP_0_BLEND_0_CTRL_BLEND_SOURCE_SURFACE_V1            1
#define BCHP_CMP_0_BLEND_0_CTRL_BLEND_SOURCE_SURFACE_G0            2
#define BCHP_CMP_0_BLEND_0_CTRL_BLEND_SOURCE_BACKGROUND_BYPASS     15

/* CMP_0 :: BLEND_0_CTRL :: CONSTANT_ALPHA [15:08] */
#define BCHP_CMP_0_BLEND_0_CTRL_CONSTANT_ALPHA_MASK                0x0000ff00
#define BCHP_CMP_0_BLEND_0_CTRL_CONSTANT_ALPHA_SHIFT               8

/* CMP_0 :: BLEND_0_CTRL :: reserved1 [07:07] */
#define BCHP_CMP_0_BLEND_0_CTRL_reserved1_MASK                     0x00000080
#define BCHP_CMP_0_BLEND_0_CTRL_reserved1_SHIFT                    7

/* CMP_0 :: BLEND_0_CTRL :: BACK_COLOR_BLEND_FACTOR [06:04] */
#define BCHP_CMP_0_BLEND_0_CTRL_BACK_COLOR_BLEND_FACTOR_MASK       0x00000070
#define BCHP_CMP_0_BLEND_0_CTRL_BACK_COLOR_BLEND_FACTOR_SHIFT      4
#define BCHP_CMP_0_BLEND_0_CTRL_BACK_COLOR_BLEND_FACTOR_ZERO       0
#define BCHP_CMP_0_BLEND_0_CTRL_BACK_COLOR_BLEND_FACTOR_ONE        1
#define BCHP_CMP_0_BLEND_0_CTRL_BACK_COLOR_BLEND_FACTOR_FRONT_ALPHA 2
#define BCHP_CMP_0_BLEND_0_CTRL_BACK_COLOR_BLEND_FACTOR_ONE_MINUS_FRONT_ALPHA 3
#define BCHP_CMP_0_BLEND_0_CTRL_BACK_COLOR_BLEND_FACTOR_CONSTANT_ALPHA 4
#define BCHP_CMP_0_BLEND_0_CTRL_BACK_COLOR_BLEND_FACTOR_ONE_MINUS_CONSTANT_ALPHA 5

/* CMP_0 :: BLEND_0_CTRL :: reserved2 [03:03] */
#define BCHP_CMP_0_BLEND_0_CTRL_reserved2_MASK                     0x00000008
#define BCHP_CMP_0_BLEND_0_CTRL_reserved2_SHIFT                    3

/* CMP_0 :: BLEND_0_CTRL :: FRONT_COLOR_BLEND_FACTOR [02:00] */
#define BCHP_CMP_0_BLEND_0_CTRL_FRONT_COLOR_BLEND_FACTOR_MASK      0x00000007
#define BCHP_CMP_0_BLEND_0_CTRL_FRONT_COLOR_BLEND_FACTOR_SHIFT     0
#define BCHP_CMP_0_BLEND_0_CTRL_FRONT_COLOR_BLEND_FACTOR_ZERO      0
#define BCHP_CMP_0_BLEND_0_CTRL_FRONT_COLOR_BLEND_FACTOR_ONE       1
#define BCHP_CMP_0_BLEND_0_CTRL_FRONT_COLOR_BLEND_FACTOR_FRONT_ALPHA 2
#define BCHP_CMP_0_BLEND_0_CTRL_FRONT_COLOR_BLEND_FACTOR_ONE_MINUS_FRONT_ALPHA 3
#define BCHP_CMP_0_BLEND_0_CTRL_FRONT_COLOR_BLEND_FACTOR_CONSTANT_ALPHA 4
#define BCHP_CMP_0_BLEND_0_CTRL_FRONT_COLOR_BLEND_FACTOR_ONE_MINUS_CONSTANT_ALPHA 5

/***************************************************************************
 *BLEND_1_CTRL - Blending Control for Second stage Blender
 ***************************************************************************/
/* CMP_0 :: BLEND_1_CTRL :: reserved0 [31:20] */
#define BCHP_CMP_0_BLEND_1_CTRL_reserved0_MASK                     0xfff00000
#define BCHP_CMP_0_BLEND_1_CTRL_reserved0_SHIFT                    20

/* CMP_0 :: BLEND_1_CTRL :: BLEND_SOURCE [19:16] */
#define BCHP_CMP_0_BLEND_1_CTRL_BLEND_SOURCE_MASK                  0x000f0000
#define BCHP_CMP_0_BLEND_1_CTRL_BLEND_SOURCE_SHIFT                 16
#define BCHP_CMP_0_BLEND_1_CTRL_BLEND_SOURCE_SURFACE_V0            0
#define BCHP_CMP_0_BLEND_1_CTRL_BLEND_SOURCE_SURFACE_V1            1
#define BCHP_CMP_0_BLEND_1_CTRL_BLEND_SOURCE_SURFACE_G0            2
#define BCHP_CMP_0_BLEND_1_CTRL_BLEND_SOURCE_BACKGROUND_BYPASS     15

/* CMP_0 :: BLEND_1_CTRL :: CONSTANT_ALPHA [15:08] */
#define BCHP_CMP_0_BLEND_1_CTRL_CONSTANT_ALPHA_MASK                0x0000ff00
#define BCHP_CMP_0_BLEND_1_CTRL_CONSTANT_ALPHA_SHIFT               8

/* CMP_0 :: BLEND_1_CTRL :: reserved1 [07:07] */
#define BCHP_CMP_0_BLEND_1_CTRL_reserved1_MASK                     0x00000080
#define BCHP_CMP_0_BLEND_1_CTRL_reserved1_SHIFT                    7

/* CMP_0 :: BLEND_1_CTRL :: BACK_COLOR_BLEND_FACTOR [06:04] */
#define BCHP_CMP_0_BLEND_1_CTRL_BACK_COLOR_BLEND_FACTOR_MASK       0x00000070
#define BCHP_CMP_0_BLEND_1_CTRL_BACK_COLOR_BLEND_FACTOR_SHIFT      4
#define BCHP_CMP_0_BLEND_1_CTRL_BACK_COLOR_BLEND_FACTOR_ZERO       0
#define BCHP_CMP_0_BLEND_1_CTRL_BACK_COLOR_BLEND_FACTOR_ONE        1
#define BCHP_CMP_0_BLEND_1_CTRL_BACK_COLOR_BLEND_FACTOR_FRONT_ALPHA 2
#define BCHP_CMP_0_BLEND_1_CTRL_BACK_COLOR_BLEND_FACTOR_ONE_MINUS_FRONT_ALPHA 3
#define BCHP_CMP_0_BLEND_1_CTRL_BACK_COLOR_BLEND_FACTOR_CONSTANT_ALPHA 4
#define BCHP_CMP_0_BLEND_1_CTRL_BACK_COLOR_BLEND_FACTOR_ONE_MINUS_CONSTANT_ALPHA 5

/* CMP_0 :: BLEND_1_CTRL :: reserved2 [03:03] */
#define BCHP_CMP_0_BLEND_1_CTRL_reserved2_MASK                     0x00000008
#define BCHP_CMP_0_BLEND_1_CTRL_reserved2_SHIFT                    3

/* CMP_0 :: BLEND_1_CTRL :: FRONT_COLOR_BLEND_FACTOR [02:00] */
#define BCHP_CMP_0_BLEND_1_CTRL_FRONT_COLOR_BLEND_FACTOR_MASK      0x00000007
#define BCHP_CMP_0_BLEND_1_CTRL_FRONT_COLOR_BLEND_FACTOR_SHIFT     0
#define BCHP_CMP_0_BLEND_1_CTRL_FRONT_COLOR_BLEND_FACTOR_ZERO      0
#define BCHP_CMP_0_BLEND_1_CTRL_FRONT_COLOR_BLEND_FACTOR_ONE       1
#define BCHP_CMP_0_BLEND_1_CTRL_FRONT_COLOR_BLEND_FACTOR_FRONT_ALPHA 2
#define BCHP_CMP_0_BLEND_1_CTRL_FRONT_COLOR_BLEND_FACTOR_ONE_MINUS_FRONT_ALPHA 3
#define BCHP_CMP_0_BLEND_1_CTRL_FRONT_COLOR_BLEND_FACTOR_CONSTANT_ALPHA 4
#define BCHP_CMP_0_BLEND_1_CTRL_FRONT_COLOR_BLEND_FACTOR_ONE_MINUS_CONSTANT_ALPHA 5

/***************************************************************************
 *CMP_OUT_CTRL - Compositor Output Control
 ***************************************************************************/
/* CMP_0 :: CMP_OUT_CTRL :: reserved0 [31:10] */
#define BCHP_CMP_0_CMP_OUT_CTRL_reserved0_MASK                     0xfffffc00
#define BCHP_CMP_0_CMP_OUT_CTRL_reserved0_SHIFT                    10

/* CMP_0 :: CMP_OUT_CTRL :: OUT_TO_DS_CTRL [09:09] */
#define BCHP_CMP_0_CMP_OUT_CTRL_OUT_TO_DS_CTRL_MASK                0x00000200
#define BCHP_CMP_0_CMP_OUT_CTRL_OUT_TO_DS_CTRL_SHIFT               9
#define BCHP_CMP_0_CMP_OUT_CTRL_OUT_TO_DS_CTRL_ENABLE              1
#define BCHP_CMP_0_CMP_OUT_CTRL_OUT_TO_DS_CTRL_DISABLE             0

/* CMP_0 :: CMP_OUT_CTRL :: OUT_TO_VEC_CTRL [08:08] */
#define BCHP_CMP_0_CMP_OUT_CTRL_OUT_TO_VEC_CTRL_MASK               0x00000100
#define BCHP_CMP_0_CMP_OUT_CTRL_OUT_TO_VEC_CTRL_SHIFT              8
#define BCHP_CMP_0_CMP_OUT_CTRL_OUT_TO_VEC_CTRL_ENABLE             1
#define BCHP_CMP_0_CMP_OUT_CTRL_OUT_TO_VEC_CTRL_DISABLE            0

/* CMP_0 :: CMP_OUT_CTRL :: reserved1 [07:01] */
#define BCHP_CMP_0_CMP_OUT_CTRL_reserved1_MASK                     0x000000fe
#define BCHP_CMP_0_CMP_OUT_CTRL_reserved1_SHIFT                    1

/* CMP_0 :: CMP_OUT_CTRL :: CLIP_CTRL [00:00] */
#define BCHP_CMP_0_CMP_OUT_CTRL_CLIP_CTRL_MASK                     0x00000001
#define BCHP_CMP_0_CMP_OUT_CTRL_CLIP_CTRL_SHIFT                    0
#define BCHP_CMP_0_CMP_OUT_CTRL_CLIP_CTRL_ENABLE                   1
#define BCHP_CMP_0_CMP_OUT_CTRL_CLIP_CTRL_DISABLE                  0

/***************************************************************************
 *CRC_CTRL - BVN CRC Control Register
 ***************************************************************************/
/* CMP_0 :: CRC_CTRL :: INIT_VALUE [31:16] */
#define BCHP_CMP_0_CRC_CTRL_INIT_VALUE_MASK                        0xffff0000
#define BCHP_CMP_0_CRC_CTRL_INIT_VALUE_SHIFT                       16

/* CMP_0 :: CRC_CTRL :: reserved0 [15:08] */
#define BCHP_CMP_0_CRC_CTRL_reserved0_MASK                         0x0000ff00
#define BCHP_CMP_0_CRC_CTRL_reserved0_SHIFT                        8

/* CMP_0 :: CRC_CTRL :: PROBE_RATE [07:04] */
#define BCHP_CMP_0_CRC_CTRL_PROBE_RATE_MASK                        0x000000f0
#define BCHP_CMP_0_CRC_CTRL_PROBE_RATE_SHIFT                       4
#define BCHP_CMP_0_CRC_CTRL_PROBE_RATE_ERROR_PICTURE_PERIOD        0
#define BCHP_CMP_0_CRC_CTRL_PROBE_RATE_ONE_PICTURE_PERIOD          1
#define BCHP_CMP_0_CRC_CTRL_PROBE_RATE_TWO_PICTURE_PERIOD          2
#define BCHP_CMP_0_CRC_CTRL_PROBE_RATE_THREE_PICTURE_PERIOD        3
#define BCHP_CMP_0_CRC_CTRL_PROBE_RATE_FOUR_PICTURE_PERIOD         4
#define BCHP_CMP_0_CRC_CTRL_PROBE_RATE_FIVE_PICTURE_PERIOD         5
#define BCHP_CMP_0_CRC_CTRL_PROBE_RATE_SIX_PICTURE_PERIOD          6
#define BCHP_CMP_0_CRC_CTRL_PROBE_RATE_SEVEN_PICTURE_PERIOD        7
#define BCHP_CMP_0_CRC_CTRL_PROBE_RATE_EIGHT_PICTURE_PERIOD        8
#define BCHP_CMP_0_CRC_CTRL_PROBE_RATE_NINE_PICTURE_PERIOD         9
#define BCHP_CMP_0_CRC_CTRL_PROBE_RATE_TEN_PICTURE_PERIOD          10
#define BCHP_CMP_0_CRC_CTRL_PROBE_RATE_ELEVEN_PICTURE_PERIOD       11
#define BCHP_CMP_0_CRC_CTRL_PROBE_RATE_TWELVE_PICTURE_PERIOD       12
#define BCHP_CMP_0_CRC_CTRL_PROBE_RATE_THIRTEEN_PICTURE_PERIOD     13
#define BCHP_CMP_0_CRC_CTRL_PROBE_RATE_FOURTEEN_PICTURE_PERIOD     14
#define BCHP_CMP_0_CRC_CTRL_PROBE_RATE_FIFTEEN_PICTURE_PERIOD      15

/* CMP_0 :: CRC_CTRL :: reserved1 [03:02] */
#define BCHP_CMP_0_CRC_CTRL_reserved1_MASK                         0x0000000c
#define BCHP_CMP_0_CRC_CTRL_reserved1_SHIFT                        2

/* CMP_0 :: CRC_CTRL :: CLEAR [01:01] */
#define BCHP_CMP_0_CRC_CTRL_CLEAR_MASK                             0x00000002
#define BCHP_CMP_0_CRC_CTRL_CLEAR_SHIFT                            1
#define BCHP_CMP_0_CRC_CTRL_CLEAR_CLEAR                            1
#define BCHP_CMP_0_CRC_CTRL_CLEAR_NORMAL                           0

/* CMP_0 :: CRC_CTRL :: ENABLE [00:00] */
#define BCHP_CMP_0_CRC_CTRL_ENABLE_MASK                            0x00000001
#define BCHP_CMP_0_CRC_CTRL_ENABLE_SHIFT                           0
#define BCHP_CMP_0_CRC_CTRL_ENABLE_ON                              1
#define BCHP_CMP_0_CRC_CTRL_ENABLE_OFF                             0

/***************************************************************************
 *CRC_Y_STATUS - BVN CRC Luma Status Register
 ***************************************************************************/
/* CMP_0 :: CRC_Y_STATUS :: reserved0 [31:16] */
#define BCHP_CMP_0_CRC_Y_STATUS_reserved0_MASK                     0xffff0000
#define BCHP_CMP_0_CRC_Y_STATUS_reserved0_SHIFT                    16

/* CMP_0 :: CRC_Y_STATUS :: VALUE [15:00] */
#define BCHP_CMP_0_CRC_Y_STATUS_VALUE_MASK                         0x0000ffff
#define BCHP_CMP_0_CRC_Y_STATUS_VALUE_SHIFT                        0

/***************************************************************************
 *CRC_CB_STATUS - BVN CRC Chroma(Cb) Status Register
 ***************************************************************************/
/* CMP_0 :: CRC_CB_STATUS :: reserved0 [31:16] */
#define BCHP_CMP_0_CRC_CB_STATUS_reserved0_MASK                    0xffff0000
#define BCHP_CMP_0_CRC_CB_STATUS_reserved0_SHIFT                   16

/* CMP_0 :: CRC_CB_STATUS :: VALUE [15:00] */
#define BCHP_CMP_0_CRC_CB_STATUS_VALUE_MASK                        0x0000ffff
#define BCHP_CMP_0_CRC_CB_STATUS_VALUE_SHIFT                       0

/***************************************************************************
 *CRC_CR_STATUS - BVN CRC Chroma(Cr) Status Register
 ***************************************************************************/
/* CMP_0 :: CRC_CR_STATUS :: reserved0 [31:16] */
#define BCHP_CMP_0_CRC_CR_STATUS_reserved0_MASK                    0xffff0000
#define BCHP_CMP_0_CRC_CR_STATUS_reserved0_SHIFT                   16

/* CMP_0 :: CRC_CR_STATUS :: VALUE [15:00] */
#define BCHP_CMP_0_CRC_CR_STATUS_VALUE_MASK                        0x0000ffff
#define BCHP_CMP_0_CRC_CR_STATUS_VALUE_SHIFT                       0

/***************************************************************************
 *CSC_DEMO_SETTING - Compositor Color Space Converter Demo Setting
 ***************************************************************************/
/* CMP_0 :: CSC_DEMO_SETTING :: reserved0 [31:17] */
#define BCHP_CMP_0_CSC_DEMO_SETTING_reserved0_MASK                 0xfffe0000
#define BCHP_CMP_0_CSC_DEMO_SETTING_reserved0_SHIFT                17

/* CMP_0 :: CSC_DEMO_SETTING :: DEMO_CSC_L_R [16:16] */
#define BCHP_CMP_0_CSC_DEMO_SETTING_DEMO_CSC_L_R_MASK              0x00010000
#define BCHP_CMP_0_CSC_DEMO_SETTING_DEMO_CSC_L_R_SHIFT             16
#define BCHP_CMP_0_CSC_DEMO_SETTING_DEMO_CSC_L_R_LEFT              1
#define BCHP_CMP_0_CSC_DEMO_SETTING_DEMO_CSC_L_R_RIGHT             0

/* CMP_0 :: CSC_DEMO_SETTING :: reserved1 [15:11] */
#define BCHP_CMP_0_CSC_DEMO_SETTING_reserved1_MASK                 0x0000f800
#define BCHP_CMP_0_CSC_DEMO_SETTING_reserved1_SHIFT                11

/* CMP_0 :: CSC_DEMO_SETTING :: DEMO_CSC_BOUNDARY [10:00] */
#define BCHP_CMP_0_CSC_DEMO_SETTING_DEMO_CSC_BOUNDARY_MASK         0x000007ff
#define BCHP_CMP_0_CSC_DEMO_SETTING_DEMO_CSC_BOUNDARY_SHIFT        0

/***************************************************************************
 *READBACK_POSITION - Compositor Position For CMP Output Readback
 ***************************************************************************/
/* CMP_0 :: READBACK_POSITION :: reserved0 [31:27] */
#define BCHP_CMP_0_READBACK_POSITION_reserved0_MASK                0xf8000000
#define BCHP_CMP_0_READBACK_POSITION_reserved0_SHIFT               27

/* CMP_0 :: READBACK_POSITION :: CMP_Y_POS [26:16] */
#define BCHP_CMP_0_READBACK_POSITION_CMP_Y_POS_MASK                0x07ff0000
#define BCHP_CMP_0_READBACK_POSITION_CMP_Y_POS_SHIFT               16

/* CMP_0 :: READBACK_POSITION :: reserved1 [15:11] */
#define BCHP_CMP_0_READBACK_POSITION_reserved1_MASK                0x0000f800
#define BCHP_CMP_0_READBACK_POSITION_reserved1_SHIFT               11

/* CMP_0 :: READBACK_POSITION :: CMP_X_POS [10:00] */
#define BCHP_CMP_0_READBACK_POSITION_CMP_X_POS_MASK                0x000007ff
#define BCHP_CMP_0_READBACK_POSITION_CMP_X_POS_SHIFT               0

/***************************************************************************
 *READBACK_VALUE - Compositor Readback Value at Specified Position
 ***************************************************************************/
/* CMP_0 :: READBACK_VALUE :: reserved0 [31:30] */
#define BCHP_CMP_0_READBACK_VALUE_reserved0_MASK                   0xc0000000
#define BCHP_CMP_0_READBACK_VALUE_reserved0_SHIFT                  30

/* CMP_0 :: READBACK_VALUE :: CMP_VALUE [29:00] */
#define BCHP_CMP_0_READBACK_VALUE_CMP_VALUE_MASK                   0x3fffffff
#define BCHP_CMP_0_READBACK_VALUE_CMP_VALUE_SHIFT                  0

/***************************************************************************
 *SCRATCH_REGISTER - Compositor Scratch Register
 ***************************************************************************/
/* CMP_0 :: SCRATCH_REGISTER :: VALUE [31:00] */
#define BCHP_CMP_0_SCRATCH_REGISTER_VALUE_MASK                     0xffffffff
#define BCHP_CMP_0_SCRATCH_REGISTER_VALUE_SHIFT                    0

/***************************************************************************
 *TEST_REGISTER - Compositor Test Register
 ***************************************************************************/
/* CMP_0 :: TEST_REGISTER :: reserved0 [31:06] */
#define BCHP_CMP_0_TEST_REGISTER_reserved0_MASK                    0xffffffc0
#define BCHP_CMP_0_TEST_REGISTER_reserved0_SHIFT                   6

/* CMP_0 :: TEST_REGISTER :: CTRL_CLK_GATE_CST [05:05] */
#define BCHP_CMP_0_TEST_REGISTER_CTRL_CLK_GATE_CST_MASK            0x00000020
#define BCHP_CMP_0_TEST_REGISTER_CTRL_CLK_GATE_CST_SHIFT           5

/* CMP_0 :: TEST_REGISTER :: CTRL_SURF_NO_DELAY [04:04] */
#define BCHP_CMP_0_TEST_REGISTER_CTRL_SURF_NO_DELAY_MASK           0x00000010
#define BCHP_CMP_0_TEST_REGISTER_CTRL_SURF_NO_DELAY_SHIFT          4

/* CMP_0 :: TEST_REGISTER :: CTRL_SURF_ON_DIS [03:03] */
#define BCHP_CMP_0_TEST_REGISTER_CTRL_SURF_ON_DIS_MASK             0x00000008
#define BCHP_CMP_0_TEST_REGISTER_CTRL_SURF_ON_DIS_SHIFT            3

/* CMP_0 :: TEST_REGISTER :: reserved1 [02:00] */
#define BCHP_CMP_0_TEST_REGISTER_reserved1_MASK                    0x00000007
#define BCHP_CMP_0_TEST_REGISTER_reserved1_SHIFT                   0

/***************************************************************************
 *V0_SURFACE_SIZE - Video Surface 0 Vertical and Horizontal Size
 ***************************************************************************/
/* CMP_0 :: V0_SURFACE_SIZE :: reserved0 [31:27] */
#define BCHP_CMP_0_V0_SURFACE_SIZE_reserved0_MASK                  0xf8000000
#define BCHP_CMP_0_V0_SURFACE_SIZE_reserved0_SHIFT                 27

/* CMP_0 :: V0_SURFACE_SIZE :: HSIZE [26:16] */
#define BCHP_CMP_0_V0_SURFACE_SIZE_HSIZE_MASK                      0x07ff0000
#define BCHP_CMP_0_V0_SURFACE_SIZE_HSIZE_SHIFT                     16

/* CMP_0 :: V0_SURFACE_SIZE :: reserved1 [15:11] */
#define BCHP_CMP_0_V0_SURFACE_SIZE_reserved1_MASK                  0x0000f800
#define BCHP_CMP_0_V0_SURFACE_SIZE_reserved1_SHIFT                 11

/* CMP_0 :: V0_SURFACE_SIZE :: VSIZE [10:00] */
#define BCHP_CMP_0_V0_SURFACE_SIZE_VSIZE_MASK                      0x000007ff
#define BCHP_CMP_0_V0_SURFACE_SIZE_VSIZE_SHIFT                     0

/***************************************************************************
 *V0_SURFACE_OFFSET - Video Surface 0 Vertical and Horizontal Offset
 ***************************************************************************/
/* CMP_0 :: V0_SURFACE_OFFSET :: reserved0 [31:27] */
#define BCHP_CMP_0_V0_SURFACE_OFFSET_reserved0_MASK                0xf8000000
#define BCHP_CMP_0_V0_SURFACE_OFFSET_reserved0_SHIFT               27

/* CMP_0 :: V0_SURFACE_OFFSET :: X_OFFSET [26:16] */
#define BCHP_CMP_0_V0_SURFACE_OFFSET_X_OFFSET_MASK                 0x07ff0000
#define BCHP_CMP_0_V0_SURFACE_OFFSET_X_OFFSET_SHIFT                16

/* CMP_0 :: V0_SURFACE_OFFSET :: reserved1 [15:11] */
#define BCHP_CMP_0_V0_SURFACE_OFFSET_reserved1_MASK                0x0000f800
#define BCHP_CMP_0_V0_SURFACE_OFFSET_reserved1_SHIFT               11

/* CMP_0 :: V0_SURFACE_OFFSET :: Y_OFFSET [10:00] */
#define BCHP_CMP_0_V0_SURFACE_OFFSET_Y_OFFSET_MASK                 0x000007ff
#define BCHP_CMP_0_V0_SURFACE_OFFSET_Y_OFFSET_SHIFT                0

/***************************************************************************
 *V0_DISPLAY_SIZE - Video Surface 0 Display Vertical and Horizontal Size
 ***************************************************************************/
/* CMP_0 :: V0_DISPLAY_SIZE :: reserved0 [31:27] */
#define BCHP_CMP_0_V0_DISPLAY_SIZE_reserved0_MASK                  0xf8000000
#define BCHP_CMP_0_V0_DISPLAY_SIZE_reserved0_SHIFT                 27

/* CMP_0 :: V0_DISPLAY_SIZE :: HSIZE [26:16] */
#define BCHP_CMP_0_V0_DISPLAY_SIZE_HSIZE_MASK                      0x07ff0000
#define BCHP_CMP_0_V0_DISPLAY_SIZE_HSIZE_SHIFT                     16

/* CMP_0 :: V0_DISPLAY_SIZE :: reserved1 [15:11] */
#define BCHP_CMP_0_V0_DISPLAY_SIZE_reserved1_MASK                  0x0000f800
#define BCHP_CMP_0_V0_DISPLAY_SIZE_reserved1_SHIFT                 11

/* CMP_0 :: V0_DISPLAY_SIZE :: VSIZE [10:00] */
#define BCHP_CMP_0_V0_DISPLAY_SIZE_VSIZE_MASK                      0x000007ff
#define BCHP_CMP_0_V0_DISPLAY_SIZE_VSIZE_SHIFT                     0

/***************************************************************************
 *V0_CANVAS_OFFSET - Video Surface 0 Canvas Vertical and Horizontal Offset
 ***************************************************************************/
/* CMP_0 :: V0_CANVAS_OFFSET :: reserved0 [31:27] */
#define BCHP_CMP_0_V0_CANVAS_OFFSET_reserved0_MASK                 0xf8000000
#define BCHP_CMP_0_V0_CANVAS_OFFSET_reserved0_SHIFT                27

/* CMP_0 :: V0_CANVAS_OFFSET :: X_OFFSET [26:16] */
#define BCHP_CMP_0_V0_CANVAS_OFFSET_X_OFFSET_MASK                  0x07ff0000
#define BCHP_CMP_0_V0_CANVAS_OFFSET_X_OFFSET_SHIFT                 16

/* CMP_0 :: V0_CANVAS_OFFSET :: reserved1 [15:11] */
#define BCHP_CMP_0_V0_CANVAS_OFFSET_reserved1_MASK                 0x0000f800
#define BCHP_CMP_0_V0_CANVAS_OFFSET_reserved1_SHIFT                11

/* CMP_0 :: V0_CANVAS_OFFSET :: Y_OFFSET [10:00] */
#define BCHP_CMP_0_V0_CANVAS_OFFSET_Y_OFFSET_MASK                  0x000007ff
#define BCHP_CMP_0_V0_CANVAS_OFFSET_Y_OFFSET_SHIFT                 0

/***************************************************************************
 *V0_SURFACE_CTRL - Video Surface 0 Control
 ***************************************************************************/
/* CMP_0 :: V0_SURFACE_CTRL :: reserved0 [31:17] */
#define BCHP_CMP_0_V0_SURFACE_CTRL_reserved0_MASK                  0xfffe0000
#define BCHP_CMP_0_V0_SURFACE_CTRL_reserved0_SHIFT                 17

/* CMP_0 :: V0_SURFACE_CTRL :: CONST_COLOR_ENABLE [16:16] */
#define BCHP_CMP_0_V0_SURFACE_CTRL_CONST_COLOR_ENABLE_MASK         0x00010000
#define BCHP_CMP_0_V0_SURFACE_CTRL_CONST_COLOR_ENABLE_SHIFT        16

/* CMP_0 :: V0_SURFACE_CTRL :: VWIN_ALPHA [15:08] */
#define BCHP_CMP_0_V0_SURFACE_CTRL_VWIN_ALPHA_MASK                 0x0000ff00
#define BCHP_CMP_0_V0_SURFACE_CTRL_VWIN_ALPHA_SHIFT                8

/* CMP_0 :: V0_SURFACE_CTRL :: reserved_for_eco1 [07:07] */
#define BCHP_CMP_0_V0_SURFACE_CTRL_reserved_for_eco1_MASK          0x00000080
#define BCHP_CMP_0_V0_SURFACE_CTRL_reserved_for_eco1_SHIFT         7

/* CMP_0 :: V0_SURFACE_CTRL :: DERING_EN [06:06] */
#define BCHP_CMP_0_V0_SURFACE_CTRL_DERING_EN_MASK                  0x00000040
#define BCHP_CMP_0_V0_SURFACE_CTRL_DERING_EN_SHIFT                 6
#define BCHP_CMP_0_V0_SURFACE_CTRL_DERING_EN_ENABLE                1
#define BCHP_CMP_0_V0_SURFACE_CTRL_DERING_EN_DISABLE               0

/* CMP_0 :: V0_SURFACE_CTRL :: UNBIASED_ROUND_ENABLE [05:05] */
#define BCHP_CMP_0_V0_SURFACE_CTRL_UNBIASED_ROUND_ENABLE_MASK      0x00000020
#define BCHP_CMP_0_V0_SURFACE_CTRL_UNBIASED_ROUND_ENABLE_SHIFT     5

/* CMP_0 :: V0_SURFACE_CTRL :: COLOR_CONV_DEMO_ENABLE [04:04] */
#define BCHP_CMP_0_V0_SURFACE_CTRL_COLOR_CONV_DEMO_ENABLE_MASK     0x00000010
#define BCHP_CMP_0_V0_SURFACE_CTRL_COLOR_CONV_DEMO_ENABLE_SHIFT    4

/* CMP_0 :: V0_SURFACE_CTRL :: COLOR_CONV_ENABLE [03:03] */
#define BCHP_CMP_0_V0_SURFACE_CTRL_COLOR_CONV_ENABLE_MASK          0x00000008
#define BCHP_CMP_0_V0_SURFACE_CTRL_COLOR_CONV_ENABLE_SHIFT         3

/* CMP_0 :: V0_SURFACE_CTRL :: FILT_CTRL [02:01] */
#define BCHP_CMP_0_V0_SURFACE_CTRL_FILT_CTRL_MASK                  0x00000006
#define BCHP_CMP_0_V0_SURFACE_CTRL_FILT_CTRL_SHIFT                 1
#define BCHP_CMP_0_V0_SURFACE_CTRL_FILT_CTRL_LINEAR_INTERPOLATION  0
#define BCHP_CMP_0_V0_SURFACE_CTRL_FILT_CTRL_MULTI_TAPS_FILTERING  1
#define BCHP_CMP_0_V0_SURFACE_CTRL_FILT_CTRL_CHROMA_DUPLICATION    2
#define BCHP_CMP_0_V0_SURFACE_CTRL_FILT_CTRL_TEN_TAPS_FILTERING    3

/* CMP_0 :: V0_SURFACE_CTRL :: SURFACE_ENABLE [00:00] */
#define BCHP_CMP_0_V0_SURFACE_CTRL_SURFACE_ENABLE_MASK             0x00000001
#define BCHP_CMP_0_V0_SURFACE_CTRL_SURFACE_ENABLE_SHIFT            0

/***************************************************************************
 *V0_BVB_IN_STATUS_CLEAR - Video Surface 0 BVB Input Status Clear
 ***************************************************************************/
/* CMP_0 :: V0_BVB_IN_STATUS_CLEAR :: reserved0 [31:05] */
#define BCHP_CMP_0_V0_BVB_IN_STATUS_CLEAR_reserved0_MASK           0xffffffe0
#define BCHP_CMP_0_V0_BVB_IN_STATUS_CLEAR_reserved0_SHIFT          5

/* CMP_0 :: V0_BVB_IN_STATUS_CLEAR :: MISSING_SYNC [04:04] */
#define BCHP_CMP_0_V0_BVB_IN_STATUS_CLEAR_MISSING_SYNC_MASK        0x00000010
#define BCHP_CMP_0_V0_BVB_IN_STATUS_CLEAR_MISSING_SYNC_SHIFT       4

/* CMP_0 :: V0_BVB_IN_STATUS_CLEAR :: LONG_SOURCE [03:03] */
#define BCHP_CMP_0_V0_BVB_IN_STATUS_CLEAR_LONG_SOURCE_MASK         0x00000008
#define BCHP_CMP_0_V0_BVB_IN_STATUS_CLEAR_LONG_SOURCE_SHIFT        3

/* CMP_0 :: V0_BVB_IN_STATUS_CLEAR :: SHORT_SOURCE [02:02] */
#define BCHP_CMP_0_V0_BVB_IN_STATUS_CLEAR_SHORT_SOURCE_MASK        0x00000004
#define BCHP_CMP_0_V0_BVB_IN_STATUS_CLEAR_SHORT_SOURCE_SHIFT       2

/* CMP_0 :: V0_BVB_IN_STATUS_CLEAR :: LONG_LINE [01:01] */
#define BCHP_CMP_0_V0_BVB_IN_STATUS_CLEAR_LONG_LINE_MASK           0x00000002
#define BCHP_CMP_0_V0_BVB_IN_STATUS_CLEAR_LONG_LINE_SHIFT          1

/* CMP_0 :: V0_BVB_IN_STATUS_CLEAR :: SHORT_LINE [00:00] */
#define BCHP_CMP_0_V0_BVB_IN_STATUS_CLEAR_SHORT_LINE_MASK          0x00000001
#define BCHP_CMP_0_V0_BVB_IN_STATUS_CLEAR_SHORT_LINE_SHIFT         0

/***************************************************************************
 *V0_BVB_IN_STATUS - Video Surface 0 BVB Input Status
 ***************************************************************************/
/* CMP_0 :: V0_BVB_IN_STATUS :: reserved0 [31:05] */
#define BCHP_CMP_0_V0_BVB_IN_STATUS_reserved0_MASK                 0xffffffe0
#define BCHP_CMP_0_V0_BVB_IN_STATUS_reserved0_SHIFT                5

/* CMP_0 :: V0_BVB_IN_STATUS :: MISSING_SYNC [04:04] */
#define BCHP_CMP_0_V0_BVB_IN_STATUS_MISSING_SYNC_MASK              0x00000010
#define BCHP_CMP_0_V0_BVB_IN_STATUS_MISSING_SYNC_SHIFT             4

/* CMP_0 :: V0_BVB_IN_STATUS :: LONG_SOURCE [03:03] */
#define BCHP_CMP_0_V0_BVB_IN_STATUS_LONG_SOURCE_MASK               0x00000008
#define BCHP_CMP_0_V0_BVB_IN_STATUS_LONG_SOURCE_SHIFT              3

/* CMP_0 :: V0_BVB_IN_STATUS :: SHORT_SOURCE [02:02] */
#define BCHP_CMP_0_V0_BVB_IN_STATUS_SHORT_SOURCE_MASK              0x00000004
#define BCHP_CMP_0_V0_BVB_IN_STATUS_SHORT_SOURCE_SHIFT             2

/* CMP_0 :: V0_BVB_IN_STATUS :: LONG_LINE [01:01] */
#define BCHP_CMP_0_V0_BVB_IN_STATUS_LONG_LINE_MASK                 0x00000002
#define BCHP_CMP_0_V0_BVB_IN_STATUS_LONG_LINE_SHIFT                1

/* CMP_0 :: V0_BVB_IN_STATUS :: SHORT_LINE [00:00] */
#define BCHP_CMP_0_V0_BVB_IN_STATUS_SHORT_LINE_MASK                0x00000001
#define BCHP_CMP_0_V0_BVB_IN_STATUS_SHORT_LINE_SHIFT               0

/***************************************************************************
 *V0_CONST_COLOR - Video Surface 0 Constant Color Register
 ***************************************************************************/
/* CMP_0 :: V0_CONST_COLOR :: reserved0 [31:24] */
#define BCHP_CMP_0_V0_CONST_COLOR_reserved0_MASK                   0xff000000
#define BCHP_CMP_0_V0_CONST_COLOR_reserved0_SHIFT                  24

/* CMP_0 :: V0_CONST_COLOR :: Y [23:16] */
#define BCHP_CMP_0_V0_CONST_COLOR_Y_MASK                           0x00ff0000
#define BCHP_CMP_0_V0_CONST_COLOR_Y_SHIFT                          16

/* CMP_0 :: V0_CONST_COLOR :: CB [15:08] */
#define BCHP_CMP_0_V0_CONST_COLOR_CB_MASK                          0x0000ff00
#define BCHP_CMP_0_V0_CONST_COLOR_CB_SHIFT                         8

/* CMP_0 :: V0_CONST_COLOR :: CR [07:00] */
#define BCHP_CMP_0_V0_CONST_COLOR_CR_MASK                          0x000000ff
#define BCHP_CMP_0_V0_CONST_COLOR_CR_SHIFT                         0

/***************************************************************************
 *V0_CB_KEYING - Video Surface 0 Chroma (Blue) Key
 ***************************************************************************/
/* CMP_0 :: V0_CB_KEYING :: ENABLE [31:31] */
#define BCHP_CMP_0_V0_CB_KEYING_ENABLE_MASK                        0x80000000
#define BCHP_CMP_0_V0_CB_KEYING_ENABLE_SHIFT                       31

/* CMP_0 :: V0_CB_KEYING :: reserved0 [30:24] */
#define BCHP_CMP_0_V0_CB_KEYING_reserved0_MASK                     0x7f000000
#define BCHP_CMP_0_V0_CB_KEYING_reserved0_SHIFT                    24

/* CMP_0 :: V0_CB_KEYING :: C_MASK [23:16] */
#define BCHP_CMP_0_V0_CB_KEYING_C_MASK_MASK                        0x00ff0000
#define BCHP_CMP_0_V0_CB_KEYING_C_MASK_SHIFT                       16

/* CMP_0 :: V0_CB_KEYING :: C_HIGH [15:08] */
#define BCHP_CMP_0_V0_CB_KEYING_C_HIGH_MASK                        0x0000ff00
#define BCHP_CMP_0_V0_CB_KEYING_C_HIGH_SHIFT                       8

/* CMP_0 :: V0_CB_KEYING :: C_LOW [07:00] */
#define BCHP_CMP_0_V0_CB_KEYING_C_LOW_MASK                         0x000000ff
#define BCHP_CMP_0_V0_CB_KEYING_C_LOW_SHIFT                        0

/***************************************************************************
 *V0_CR_KEYING - Video Surface 0 Chroma (Red) Key
 ***************************************************************************/
/* CMP_0 :: V0_CR_KEYING :: ENABLE [31:31] */
#define BCHP_CMP_0_V0_CR_KEYING_ENABLE_MASK                        0x80000000
#define BCHP_CMP_0_V0_CR_KEYING_ENABLE_SHIFT                       31

/* CMP_0 :: V0_CR_KEYING :: reserved0 [30:24] */
#define BCHP_CMP_0_V0_CR_KEYING_reserved0_MASK                     0x7f000000
#define BCHP_CMP_0_V0_CR_KEYING_reserved0_SHIFT                    24

/* CMP_0 :: V0_CR_KEYING :: C_MASK [23:16] */
#define BCHP_CMP_0_V0_CR_KEYING_C_MASK_MASK                        0x00ff0000
#define BCHP_CMP_0_V0_CR_KEYING_C_MASK_SHIFT                       16

/* CMP_0 :: V0_CR_KEYING :: C_HIGH [15:08] */
#define BCHP_CMP_0_V0_CR_KEYING_C_HIGH_MASK                        0x0000ff00
#define BCHP_CMP_0_V0_CR_KEYING_C_HIGH_SHIFT                       8

/* CMP_0 :: V0_CR_KEYING :: C_LOW [07:00] */
#define BCHP_CMP_0_V0_CR_KEYING_C_LOW_MASK                         0x000000ff
#define BCHP_CMP_0_V0_CR_KEYING_C_LOW_SHIFT                        0

/***************************************************************************
 *V0_LUMA_KEYING - Video Surface 0 Luma Key
 ***************************************************************************/
/* CMP_0 :: V0_LUMA_KEYING :: ENABLE [31:31] */
#define BCHP_CMP_0_V0_LUMA_KEYING_ENABLE_MASK                      0x80000000
#define BCHP_CMP_0_V0_LUMA_KEYING_ENABLE_SHIFT                     31

/* CMP_0 :: V0_LUMA_KEYING :: reserved0 [30:24] */
#define BCHP_CMP_0_V0_LUMA_KEYING_reserved0_MASK                   0x7f000000
#define BCHP_CMP_0_V0_LUMA_KEYING_reserved0_SHIFT                  24

/* CMP_0 :: V0_LUMA_KEYING :: Y_MASK [23:16] */
#define BCHP_CMP_0_V0_LUMA_KEYING_Y_MASK_MASK                      0x00ff0000
#define BCHP_CMP_0_V0_LUMA_KEYING_Y_MASK_SHIFT                     16

/* CMP_0 :: V0_LUMA_KEYING :: Y_HIGH [15:08] */
#define BCHP_CMP_0_V0_LUMA_KEYING_Y_HIGH_MASK                      0x0000ff00
#define BCHP_CMP_0_V0_LUMA_KEYING_Y_HIGH_SHIFT                     8

/* CMP_0 :: V0_LUMA_KEYING :: Y_LOW [07:00] */
#define BCHP_CMP_0_V0_LUMA_KEYING_Y_LOW_MASK                       0x000000ff
#define BCHP_CMP_0_V0_LUMA_KEYING_Y_LOW_SHIFT                      0

/***************************************************************************
 *V0_RECT_CSC_INDEX_0 - Video Surface 0 rectangle CSC index 0
 ***************************************************************************/
/* CMP_0 :: V0_RECT_CSC_INDEX_0 :: reserved0 [31:31] */
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_reserved0_MASK              0x80000000
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_reserved0_SHIFT             31

/* CMP_0 :: V0_RECT_CSC_INDEX_0 :: CSC_COEFF_INDEX_RECT7 [30:28] */
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT7_MASK  0x70000000
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT7_SHIFT 28
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT7_NO_CSC 7
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT7_RESRV1 6
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT7_RESRV0 5
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT7_USE_R4 4
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT7_USE_R3 3
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT7_USE_R2 2
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT7_USE_R1 1
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT7_USE_R0 0

/* CMP_0 :: V0_RECT_CSC_INDEX_0 :: reserved1 [27:27] */
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_reserved1_MASK              0x08000000
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_reserved1_SHIFT             27

/* CMP_0 :: V0_RECT_CSC_INDEX_0 :: CSC_COEFF_INDEX_RECT6 [26:24] */
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT6_MASK  0x07000000
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT6_SHIFT 24
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT6_NO_CSC 7
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT6_RESRV1 6
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT6_RESRV0 5
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT6_USE_R4 4
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT6_USE_R3 3
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT6_USE_R2 2
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT6_USE_R1 1
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT6_USE_R0 0

/* CMP_0 :: V0_RECT_CSC_INDEX_0 :: reserved2 [23:23] */
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_reserved2_MASK              0x00800000
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_reserved2_SHIFT             23

/* CMP_0 :: V0_RECT_CSC_INDEX_0 :: CSC_COEFF_INDEX_RECT5 [22:20] */
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT5_MASK  0x00700000
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT5_SHIFT 20
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT5_NO_CSC 7
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT5_RESRV1 6
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT5_RESRV0 5
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT5_USE_R4 4
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT5_USE_R3 3
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT5_USE_R2 2
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT5_USE_R1 1
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT5_USE_R0 0

/* CMP_0 :: V0_RECT_CSC_INDEX_0 :: reserved3 [19:19] */
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_reserved3_MASK              0x00080000
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_reserved3_SHIFT             19

/* CMP_0 :: V0_RECT_CSC_INDEX_0 :: CSC_COEFF_INDEX_RECT4 [18:16] */
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT4_MASK  0x00070000
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT4_SHIFT 16
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT4_NO_CSC 7
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT4_RESRV1 6
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT4_RESRV0 5
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT4_USE_R4 4
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT4_USE_R3 3
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT4_USE_R2 2
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT4_USE_R1 1
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT4_USE_R0 0

/* CMP_0 :: V0_RECT_CSC_INDEX_0 :: reserved4 [15:15] */
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_reserved4_MASK              0x00008000
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_reserved4_SHIFT             15

/* CMP_0 :: V0_RECT_CSC_INDEX_0 :: CSC_COEFF_INDEX_RECT3 [14:12] */
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT3_MASK  0x00007000
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT3_SHIFT 12
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT3_NO_CSC 7
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT3_RESRV1 6
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT3_RESRV0 5
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT3_USE_R4 4
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT3_USE_R3 3
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT3_USE_R2 2
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT3_USE_R1 1
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT3_USE_R0 0

/* CMP_0 :: V0_RECT_CSC_INDEX_0 :: reserved5 [11:11] */
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_reserved5_MASK              0x00000800
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_reserved5_SHIFT             11

/* CMP_0 :: V0_RECT_CSC_INDEX_0 :: CSC_COEFF_INDEX_RECT2 [10:08] */
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT2_MASK  0x00000700
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT2_SHIFT 8
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT2_NO_CSC 7
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT2_RESRV1 6
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT2_RESRV0 5
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT2_USE_R4 4
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT2_USE_R3 3
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT2_USE_R2 2
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT2_USE_R1 1
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT2_USE_R0 0

/* CMP_0 :: V0_RECT_CSC_INDEX_0 :: reserved6 [07:07] */
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_reserved6_MASK              0x00000080
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_reserved6_SHIFT             7

/* CMP_0 :: V0_RECT_CSC_INDEX_0 :: CSC_COEFF_INDEX_RECT1 [06:04] */
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT1_MASK  0x00000070
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT1_SHIFT 4
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT1_NO_CSC 7
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT1_RESRV1 6
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT1_RESRV0 5
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT1_USE_R4 4
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT1_USE_R3 3
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT1_USE_R2 2
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT1_USE_R1 1
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT1_USE_R0 0

/* CMP_0 :: V0_RECT_CSC_INDEX_0 :: reserved7 [03:03] */
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_reserved7_MASK              0x00000008
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_reserved7_SHIFT             3

/* CMP_0 :: V0_RECT_CSC_INDEX_0 :: CSC_COEFF_INDEX_RECT0 [02:00] */
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT0_MASK  0x00000007
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT0_SHIFT 0
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT0_NO_CSC 7
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT0_RESRV1 6
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT0_RESRV0 5
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT0_USE_R4 4
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT0_USE_R3 3
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT0_USE_R2 2
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT0_USE_R1 1
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_0_CSC_COEFF_INDEX_RECT0_USE_R0 0

/***************************************************************************
 *V0_RECT_CSC_INDEX_1 - Video Surface 0 rectangle CSC index 1
 ***************************************************************************/
/* CMP_0 :: V0_RECT_CSC_INDEX_1 :: reserved0 [31:31] */
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_reserved0_MASK              0x80000000
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_reserved0_SHIFT             31

/* CMP_0 :: V0_RECT_CSC_INDEX_1 :: CSC_COEFF_INDEX_RECT15 [30:28] */
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT15_MASK 0x70000000
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT15_SHIFT 28
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT15_NO_CSC 7
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT15_RESRV1 6
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT15_RESRV0 5
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT15_USE_R4 4
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT15_USE_R3 3
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT15_USE_R2 2
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT15_USE_R1 1
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT15_USE_R0 0

/* CMP_0 :: V0_RECT_CSC_INDEX_1 :: reserved1 [27:27] */
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_reserved1_MASK              0x08000000
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_reserved1_SHIFT             27

/* CMP_0 :: V0_RECT_CSC_INDEX_1 :: CSC_COEFF_INDEX_RECT14 [26:24] */
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT14_MASK 0x07000000
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT14_SHIFT 24
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT14_NO_CSC 7
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT14_RESRV1 6
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT14_RESRV0 5
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT14_USE_R4 4
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT14_USE_R3 3
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT14_USE_R2 2
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT14_USE_R1 1
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT14_USE_R0 0

/* CMP_0 :: V0_RECT_CSC_INDEX_1 :: reserved2 [23:23] */
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_reserved2_MASK              0x00800000
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_reserved2_SHIFT             23

/* CMP_0 :: V0_RECT_CSC_INDEX_1 :: CSC_COEFF_INDEX_RECT13 [22:20] */
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT13_MASK 0x00700000
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT13_SHIFT 20
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT13_NO_CSC 7
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT13_RESRV1 6
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT13_RESRV0 5
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT13_USE_R4 4
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT13_USE_R3 3
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT13_USE_R2 2
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT13_USE_R1 1
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT13_USE_R0 0

/* CMP_0 :: V0_RECT_CSC_INDEX_1 :: reserved3 [19:19] */
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_reserved3_MASK              0x00080000
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_reserved3_SHIFT             19

/* CMP_0 :: V0_RECT_CSC_INDEX_1 :: CSC_COEFF_INDEX_RECT12 [18:16] */
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT12_MASK 0x00070000
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT12_SHIFT 16
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT12_NO_CSC 7
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT12_RESRV1 6
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT12_RESRV0 5
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT12_USE_R4 4
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT12_USE_R3 3
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT12_USE_R2 2
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT12_USE_R1 1
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT12_USE_R0 0

/* CMP_0 :: V0_RECT_CSC_INDEX_1 :: reserved4 [15:15] */
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_reserved4_MASK              0x00008000
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_reserved4_SHIFT             15

/* CMP_0 :: V0_RECT_CSC_INDEX_1 :: CSC_COEFF_INDEX_RECT11 [14:12] */
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT11_MASK 0x00007000
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT11_SHIFT 12
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT11_NO_CSC 7
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT11_RESRV1 6
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT11_RESRV0 5
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT11_USE_R4 4
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT11_USE_R3 3
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT11_USE_R2 2
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT11_USE_R1 1
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT11_USE_R0 0

/* CMP_0 :: V0_RECT_CSC_INDEX_1 :: reserved5 [11:11] */
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_reserved5_MASK              0x00000800
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_reserved5_SHIFT             11

/* CMP_0 :: V0_RECT_CSC_INDEX_1 :: CSC_COEFF_INDEX_RECT10 [10:08] */
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT10_MASK 0x00000700
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT10_SHIFT 8
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT10_NO_CSC 7
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT10_RESRV1 6
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT10_RESRV0 5
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT10_USE_R4 4
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT10_USE_R3 3
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT10_USE_R2 2
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT10_USE_R1 1
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT10_USE_R0 0

/* CMP_0 :: V0_RECT_CSC_INDEX_1 :: reserved6 [07:07] */
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_reserved6_MASK              0x00000080
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_reserved6_SHIFT             7

/* CMP_0 :: V0_RECT_CSC_INDEX_1 :: CSC_COEFF_INDEX_RECT9 [06:04] */
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT9_MASK  0x00000070
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT9_SHIFT 4
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT9_NO_CSC 7
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT9_RESRV1 6
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT9_RESRV0 5
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT9_USE_R4 4
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT9_USE_R3 3
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT9_USE_R2 2
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT9_USE_R1 1
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT9_USE_R0 0

/* CMP_0 :: V0_RECT_CSC_INDEX_1 :: reserved7 [03:03] */
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_reserved7_MASK              0x00000008
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_reserved7_SHIFT             3

/* CMP_0 :: V0_RECT_CSC_INDEX_1 :: CSC_COEFF_INDEX_RECT8 [02:00] */
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT8_MASK  0x00000007
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT8_SHIFT 0
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT8_NO_CSC 7
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT8_RESRV1 6
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT8_RESRV0 5
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT8_USE_R4 4
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT8_USE_R3 3
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT8_USE_R2 2
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT8_USE_R1 1
#define BCHP_CMP_0_V0_RECT_CSC_INDEX_1_CSC_COEFF_INDEX_RECT8_USE_R0 0

/***************************************************************************
 *V0_R0_MC_COEFF_C00 - Video Surface 0 Color Matrix R0 coefficient c00
 ***************************************************************************/
/* CMP_0 :: V0_R0_MC_COEFF_C00 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C00_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R0_MC_COEFF_C00_reserved0_SHIFT              16

/* CMP_0 :: V0_R0_MC_COEFF_C00 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C00_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R0_MC_COEFF_C00_COEFF_MUL_SHIFT              0

/***************************************************************************
 *V0_R0_MC_COEFF_C01 - Video Surface 0 Color Matrix R0 coefficient c01
 ***************************************************************************/
/* CMP_0 :: V0_R0_MC_COEFF_C01 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C01_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R0_MC_COEFF_C01_reserved0_SHIFT              16

/* CMP_0 :: V0_R0_MC_COEFF_C01 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C01_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R0_MC_COEFF_C01_COEFF_MUL_SHIFT              0

/***************************************************************************
 *V0_R0_MC_COEFF_C02 - Video Surface 0 Color Matrix R0 coefficient c02
 ***************************************************************************/
/* CMP_0 :: V0_R0_MC_COEFF_C02 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C02_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R0_MC_COEFF_C02_reserved0_SHIFT              16

/* CMP_0 :: V0_R0_MC_COEFF_C02 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C02_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R0_MC_COEFF_C02_COEFF_MUL_SHIFT              0

/***************************************************************************
 *V0_R0_MC_COEFF_C03 - Video Surface 0 Color Matrix R0 coefficient c03
 ***************************************************************************/
/* CMP_0 :: V0_R0_MC_COEFF_C03 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C03_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R0_MC_COEFF_C03_reserved0_SHIFT              16

/* CMP_0 :: V0_R0_MC_COEFF_C03 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C03_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R0_MC_COEFF_C03_COEFF_ADD_SHIFT              0

/***************************************************************************
 *V0_R0_MC_COEFF_C10 - Video Surface 0 Color Matrix R0 coefficient c10
 ***************************************************************************/
/* CMP_0 :: V0_R0_MC_COEFF_C10 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C10_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R0_MC_COEFF_C10_reserved0_SHIFT              16

/* CMP_0 :: V0_R0_MC_COEFF_C10 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C10_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R0_MC_COEFF_C10_COEFF_MUL_SHIFT              0

/***************************************************************************
 *V0_R0_MC_COEFF_C11 - Video Surface 0 Color Matrix R0 coefficient c11
 ***************************************************************************/
/* CMP_0 :: V0_R0_MC_COEFF_C11 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C11_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R0_MC_COEFF_C11_reserved0_SHIFT              16

/* CMP_0 :: V0_R0_MC_COEFF_C11 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C11_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R0_MC_COEFF_C11_COEFF_MUL_SHIFT              0

/***************************************************************************
 *V0_R0_MC_COEFF_C12 - Video Surface 0 Color Matrix R0 coefficient c12
 ***************************************************************************/
/* CMP_0 :: V0_R0_MC_COEFF_C12 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C12_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R0_MC_COEFF_C12_reserved0_SHIFT              16

/* CMP_0 :: V0_R0_MC_COEFF_C12 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C12_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R0_MC_COEFF_C12_COEFF_MUL_SHIFT              0

/***************************************************************************
 *V0_R0_MC_COEFF_C13 - Video Surface 0 Color Matrix R0 coefficient c13
 ***************************************************************************/
/* CMP_0 :: V0_R0_MC_COEFF_C13 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C13_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R0_MC_COEFF_C13_reserved0_SHIFT              16

/* CMP_0 :: V0_R0_MC_COEFF_C13 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C13_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R0_MC_COEFF_C13_COEFF_ADD_SHIFT              0

/***************************************************************************
 *V0_R0_MC_COEFF_C20 - Video Surface 0 Color Matrix R0 coefficient c20
 ***************************************************************************/
/* CMP_0 :: V0_R0_MC_COEFF_C20 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C20_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R0_MC_COEFF_C20_reserved0_SHIFT              16

/* CMP_0 :: V0_R0_MC_COEFF_C20 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C20_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R0_MC_COEFF_C20_COEFF_MUL_SHIFT              0

/***************************************************************************
 *V0_R0_MC_COEFF_C21 - Video Surface 0 Color Matrix R0 coefficient c21
 ***************************************************************************/
/* CMP_0 :: V0_R0_MC_COEFF_C21 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C21_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R0_MC_COEFF_C21_reserved0_SHIFT              16

/* CMP_0 :: V0_R0_MC_COEFF_C21 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C21_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R0_MC_COEFF_C21_COEFF_MUL_SHIFT              0

/***************************************************************************
 *V0_R0_MC_COEFF_C22 - Video Surface 0 Color Matrix R0 coefficient c22
 ***************************************************************************/
/* CMP_0 :: V0_R0_MC_COEFF_C22 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C22_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R0_MC_COEFF_C22_reserved0_SHIFT              16

/* CMP_0 :: V0_R0_MC_COEFF_C22 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C22_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R0_MC_COEFF_C22_COEFF_MUL_SHIFT              0

/***************************************************************************
 *V0_R0_MC_COEFF_C23 - Video Surface 0 Color Matrix R0 coefficient c23
 ***************************************************************************/
/* CMP_0 :: V0_R0_MC_COEFF_C23 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C23_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R0_MC_COEFF_C23_reserved0_SHIFT              16

/* CMP_0 :: V0_R0_MC_COEFF_C23 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V0_R0_MC_COEFF_C23_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R0_MC_COEFF_C23_COEFF_ADD_SHIFT              0

/***************************************************************************
 *V0_R1_MC_COEFF_C00 - Video Surface 0 Color Matrix R1 coefficient c00
 ***************************************************************************/
/* CMP_0 :: V0_R1_MC_COEFF_C00 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C00_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R1_MC_COEFF_C00_reserved0_SHIFT              16

/* CMP_0 :: V0_R1_MC_COEFF_C00 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C00_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R1_MC_COEFF_C00_COEFF_MUL_SHIFT              0

/***************************************************************************
 *V0_R1_MC_COEFF_C01 - Video Surface 0 Color Matrix R1 coefficient c01
 ***************************************************************************/
/* CMP_0 :: V0_R1_MC_COEFF_C01 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C01_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R1_MC_COEFF_C01_reserved0_SHIFT              16

/* CMP_0 :: V0_R1_MC_COEFF_C01 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C01_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R1_MC_COEFF_C01_COEFF_MUL_SHIFT              0

/***************************************************************************
 *V0_R1_MC_COEFF_C02 - Video Surface 0 Color Matrix R1 coefficient c02
 ***************************************************************************/
/* CMP_0 :: V0_R1_MC_COEFF_C02 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C02_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R1_MC_COEFF_C02_reserved0_SHIFT              16

/* CMP_0 :: V0_R1_MC_COEFF_C02 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C02_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R1_MC_COEFF_C02_COEFF_MUL_SHIFT              0

/***************************************************************************
 *V0_R1_MC_COEFF_C03 - Video Surface 0 Color Matrix R1 coefficient c03
 ***************************************************************************/
/* CMP_0 :: V0_R1_MC_COEFF_C03 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C03_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R1_MC_COEFF_C03_reserved0_SHIFT              16

/* CMP_0 :: V0_R1_MC_COEFF_C03 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C03_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R1_MC_COEFF_C03_COEFF_ADD_SHIFT              0

/***************************************************************************
 *V0_R1_MC_COEFF_C10 - Video Surface 0 Color Matrix R1 coefficient c10
 ***************************************************************************/
/* CMP_0 :: V0_R1_MC_COEFF_C10 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C10_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R1_MC_COEFF_C10_reserved0_SHIFT              16

/* CMP_0 :: V0_R1_MC_COEFF_C10 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C10_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R1_MC_COEFF_C10_COEFF_MUL_SHIFT              0

/***************************************************************************
 *V0_R1_MC_COEFF_C11 - Video Surface 0 Color Matrix R1 coefficient c11
 ***************************************************************************/
/* CMP_0 :: V0_R1_MC_COEFF_C11 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C11_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R1_MC_COEFF_C11_reserved0_SHIFT              16

/* CMP_0 :: V0_R1_MC_COEFF_C11 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C11_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R1_MC_COEFF_C11_COEFF_MUL_SHIFT              0

/***************************************************************************
 *V0_R1_MC_COEFF_C12 - Video Surface 0 Color Matrix R1 coefficient c12
 ***************************************************************************/
/* CMP_0 :: V0_R1_MC_COEFF_C12 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C12_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R1_MC_COEFF_C12_reserved0_SHIFT              16

/* CMP_0 :: V0_R1_MC_COEFF_C12 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C12_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R1_MC_COEFF_C12_COEFF_MUL_SHIFT              0

/***************************************************************************
 *V0_R1_MC_COEFF_C13 - Video Surface 0 Color Matrix R1 coefficient c13
 ***************************************************************************/
/* CMP_0 :: V0_R1_MC_COEFF_C13 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C13_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R1_MC_COEFF_C13_reserved0_SHIFT              16

/* CMP_0 :: V0_R1_MC_COEFF_C13 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C13_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R1_MC_COEFF_C13_COEFF_ADD_SHIFT              0

/***************************************************************************
 *V0_R1_MC_COEFF_C20 - Video Surface 0 Color Matrix R1 coefficient c20
 ***************************************************************************/
/* CMP_0 :: V0_R1_MC_COEFF_C20 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C20_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R1_MC_COEFF_C20_reserved0_SHIFT              16

/* CMP_0 :: V0_R1_MC_COEFF_C20 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C20_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R1_MC_COEFF_C20_COEFF_MUL_SHIFT              0

/***************************************************************************
 *V0_R1_MC_COEFF_C21 - Video Surface 0 Color Matrix R1 coefficient c21
 ***************************************************************************/
/* CMP_0 :: V0_R1_MC_COEFF_C21 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C21_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R1_MC_COEFF_C21_reserved0_SHIFT              16

/* CMP_0 :: V0_R1_MC_COEFF_C21 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C21_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R1_MC_COEFF_C21_COEFF_MUL_SHIFT              0

/***************************************************************************
 *V0_R1_MC_COEFF_C22 - Video Surface 0 Color Matrix R1 coefficient c22
 ***************************************************************************/
/* CMP_0 :: V0_R1_MC_COEFF_C22 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C22_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R1_MC_COEFF_C22_reserved0_SHIFT              16

/* CMP_0 :: V0_R1_MC_COEFF_C22 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C22_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R1_MC_COEFF_C22_COEFF_MUL_SHIFT              0

/***************************************************************************
 *V0_R1_MC_COEFF_C23 - Video Surface 0 Color Matrix R1 coefficient c23
 ***************************************************************************/
/* CMP_0 :: V0_R1_MC_COEFF_C23 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C23_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R1_MC_COEFF_C23_reserved0_SHIFT              16

/* CMP_0 :: V0_R1_MC_COEFF_C23 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V0_R1_MC_COEFF_C23_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R1_MC_COEFF_C23_COEFF_ADD_SHIFT              0

/***************************************************************************
 *V0_R2_MC_COEFF_C00 - Video Surface 0 Color Matrix R2 coefficient c00
 ***************************************************************************/
/* CMP_0 :: V0_R2_MC_COEFF_C00 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C00_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R2_MC_COEFF_C00_reserved0_SHIFT              16

/* CMP_0 :: V0_R2_MC_COEFF_C00 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C00_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R2_MC_COEFF_C00_COEFF_MUL_SHIFT              0

/***************************************************************************
 *V0_R2_MC_COEFF_C01 - Video Surface 0 Color Matrix R2 coefficient c01
 ***************************************************************************/
/* CMP_0 :: V0_R2_MC_COEFF_C01 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C01_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R2_MC_COEFF_C01_reserved0_SHIFT              16

/* CMP_0 :: V0_R2_MC_COEFF_C01 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C01_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R2_MC_COEFF_C01_COEFF_MUL_SHIFT              0

/***************************************************************************
 *V0_R2_MC_COEFF_C02 - Video Surface 0 Color Matrix R2 coefficient c02
 ***************************************************************************/
/* CMP_0 :: V0_R2_MC_COEFF_C02 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C02_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R2_MC_COEFF_C02_reserved0_SHIFT              16

/* CMP_0 :: V0_R2_MC_COEFF_C02 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C02_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R2_MC_COEFF_C02_COEFF_MUL_SHIFT              0

/***************************************************************************
 *V0_R2_MC_COEFF_C03 - Video Surface 0 Color Matrix R2 coefficient c03
 ***************************************************************************/
/* CMP_0 :: V0_R2_MC_COEFF_C03 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C03_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R2_MC_COEFF_C03_reserved0_SHIFT              16

/* CMP_0 :: V0_R2_MC_COEFF_C03 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C03_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R2_MC_COEFF_C03_COEFF_ADD_SHIFT              0

/***************************************************************************
 *V0_R2_MC_COEFF_C10 - Video Surface 0 Color Matrix R2 coefficient c10
 ***************************************************************************/
/* CMP_0 :: V0_R2_MC_COEFF_C10 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C10_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R2_MC_COEFF_C10_reserved0_SHIFT              16

/* CMP_0 :: V0_R2_MC_COEFF_C10 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C10_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R2_MC_COEFF_C10_COEFF_MUL_SHIFT              0

/***************************************************************************
 *V0_R2_MC_COEFF_C11 - Video Surface 0 Color Matrix R2 coefficient c11
 ***************************************************************************/
/* CMP_0 :: V0_R2_MC_COEFF_C11 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C11_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R2_MC_COEFF_C11_reserved0_SHIFT              16

/* CMP_0 :: V0_R2_MC_COEFF_C11 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C11_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R2_MC_COEFF_C11_COEFF_MUL_SHIFT              0

/***************************************************************************
 *V0_R2_MC_COEFF_C12 - Video Surface 0 Color Matrix R2 coefficient c12
 ***************************************************************************/
/* CMP_0 :: V0_R2_MC_COEFF_C12 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C12_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R2_MC_COEFF_C12_reserved0_SHIFT              16

/* CMP_0 :: V0_R2_MC_COEFF_C12 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C12_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R2_MC_COEFF_C12_COEFF_MUL_SHIFT              0

/***************************************************************************
 *V0_R2_MC_COEFF_C13 - Video Surface 0 Color Matrix R2 coefficient c13
 ***************************************************************************/
/* CMP_0 :: V0_R2_MC_COEFF_C13 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C13_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R2_MC_COEFF_C13_reserved0_SHIFT              16

/* CMP_0 :: V0_R2_MC_COEFF_C13 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C13_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R2_MC_COEFF_C13_COEFF_ADD_SHIFT              0

/***************************************************************************
 *V0_R2_MC_COEFF_C20 - Video Surface 0 Color Matrix R2 coefficient c20
 ***************************************************************************/
/* CMP_0 :: V0_R2_MC_COEFF_C20 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C20_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R2_MC_COEFF_C20_reserved0_SHIFT              16

/* CMP_0 :: V0_R2_MC_COEFF_C20 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C20_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R2_MC_COEFF_C20_COEFF_MUL_SHIFT              0

/***************************************************************************
 *V0_R2_MC_COEFF_C21 - Video Surface 0 Color Matrix R2 coefficient c21
 ***************************************************************************/
/* CMP_0 :: V0_R2_MC_COEFF_C21 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C21_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R2_MC_COEFF_C21_reserved0_SHIFT              16

/* CMP_0 :: V0_R2_MC_COEFF_C21 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C21_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R2_MC_COEFF_C21_COEFF_MUL_SHIFT              0

/***************************************************************************
 *V0_R2_MC_COEFF_C22 - Video Surface 0 Color Matrix R2 coefficient c22
 ***************************************************************************/
/* CMP_0 :: V0_R2_MC_COEFF_C22 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C22_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R2_MC_COEFF_C22_reserved0_SHIFT              16

/* CMP_0 :: V0_R2_MC_COEFF_C22 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C22_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R2_MC_COEFF_C22_COEFF_MUL_SHIFT              0

/***************************************************************************
 *V0_R2_MC_COEFF_C23 - Video Surface 0 Color Matrix R2 coefficient c23
 ***************************************************************************/
/* CMP_0 :: V0_R2_MC_COEFF_C23 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C23_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R2_MC_COEFF_C23_reserved0_SHIFT              16

/* CMP_0 :: V0_R2_MC_COEFF_C23 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V0_R2_MC_COEFF_C23_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R2_MC_COEFF_C23_COEFF_ADD_SHIFT              0

/***************************************************************************
 *V0_R3_MC_COEFF_C00 - Video Surface 0 Color Matrix R3 coefficient c00
 ***************************************************************************/
/* CMP_0 :: V0_R3_MC_COEFF_C00 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C00_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R3_MC_COEFF_C00_reserved0_SHIFT              16

/* CMP_0 :: V0_R3_MC_COEFF_C00 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C00_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R3_MC_COEFF_C00_COEFF_MUL_SHIFT              0

/***************************************************************************
 *V0_R3_MC_COEFF_C01 - Video Surface 0 Color Matrix R3 coefficient c01
 ***************************************************************************/
/* CMP_0 :: V0_R3_MC_COEFF_C01 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C01_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R3_MC_COEFF_C01_reserved0_SHIFT              16

/* CMP_0 :: V0_R3_MC_COEFF_C01 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C01_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R3_MC_COEFF_C01_COEFF_MUL_SHIFT              0

/***************************************************************************
 *V0_R3_MC_COEFF_C02 - Video Surface 0 Color Matrix R3 coefficient c02
 ***************************************************************************/
/* CMP_0 :: V0_R3_MC_COEFF_C02 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C02_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R3_MC_COEFF_C02_reserved0_SHIFT              16

/* CMP_0 :: V0_R3_MC_COEFF_C02 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C02_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R3_MC_COEFF_C02_COEFF_MUL_SHIFT              0

/***************************************************************************
 *V0_R3_MC_COEFF_C03 - Video Surface 0 Color Matrix R3 coefficient c03
 ***************************************************************************/
/* CMP_0 :: V0_R3_MC_COEFF_C03 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C03_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R3_MC_COEFF_C03_reserved0_SHIFT              16

/* CMP_0 :: V0_R3_MC_COEFF_C03 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C03_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R3_MC_COEFF_C03_COEFF_ADD_SHIFT              0

/***************************************************************************
 *V0_R3_MC_COEFF_C10 - Video Surface 0 Color Matrix R3 coefficient c10
 ***************************************************************************/
/* CMP_0 :: V0_R3_MC_COEFF_C10 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C10_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R3_MC_COEFF_C10_reserved0_SHIFT              16

/* CMP_0 :: V0_R3_MC_COEFF_C10 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C10_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R3_MC_COEFF_C10_COEFF_MUL_SHIFT              0

/***************************************************************************
 *V0_R3_MC_COEFF_C11 - Video Surface 0 Color Matrix R3 coefficient c11
 ***************************************************************************/
/* CMP_0 :: V0_R3_MC_COEFF_C11 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C11_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R3_MC_COEFF_C11_reserved0_SHIFT              16

/* CMP_0 :: V0_R3_MC_COEFF_C11 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C11_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R3_MC_COEFF_C11_COEFF_MUL_SHIFT              0

/***************************************************************************
 *V0_R3_MC_COEFF_C12 - Video Surface 0 Color Matrix R3 coefficient c12
 ***************************************************************************/
/* CMP_0 :: V0_R3_MC_COEFF_C12 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C12_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R3_MC_COEFF_C12_reserved0_SHIFT              16

/* CMP_0 :: V0_R3_MC_COEFF_C12 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C12_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R3_MC_COEFF_C12_COEFF_MUL_SHIFT              0

/***************************************************************************
 *V0_R3_MC_COEFF_C13 - Video Surface 0 Color Matrix R3 coefficient c13
 ***************************************************************************/
/* CMP_0 :: V0_R3_MC_COEFF_C13 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C13_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R3_MC_COEFF_C13_reserved0_SHIFT              16

/* CMP_0 :: V0_R3_MC_COEFF_C13 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C13_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R3_MC_COEFF_C13_COEFF_ADD_SHIFT              0

/***************************************************************************
 *V0_R3_MC_COEFF_C20 - Video Surface 0 Color Matrix R3 coefficient c20
 ***************************************************************************/
/* CMP_0 :: V0_R3_MC_COEFF_C20 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C20_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R3_MC_COEFF_C20_reserved0_SHIFT              16

/* CMP_0 :: V0_R3_MC_COEFF_C20 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C20_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R3_MC_COEFF_C20_COEFF_MUL_SHIFT              0

/***************************************************************************
 *V0_R3_MC_COEFF_C21 - Video Surface 0 Color Matrix R3 coefficient c21
 ***************************************************************************/
/* CMP_0 :: V0_R3_MC_COEFF_C21 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C21_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R3_MC_COEFF_C21_reserved0_SHIFT              16

/* CMP_0 :: V0_R3_MC_COEFF_C21 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C21_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R3_MC_COEFF_C21_COEFF_MUL_SHIFT              0

/***************************************************************************
 *V0_R3_MC_COEFF_C22 - Video Surface 0 Color Matrix R3 coefficient c22
 ***************************************************************************/
/* CMP_0 :: V0_R3_MC_COEFF_C22 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C22_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R3_MC_COEFF_C22_reserved0_SHIFT              16

/* CMP_0 :: V0_R3_MC_COEFF_C22 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C22_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R3_MC_COEFF_C22_COEFF_MUL_SHIFT              0

/***************************************************************************
 *V0_R3_MC_COEFF_C23 - Video Surface 0 Color Matrix R3 coefficient c23
 ***************************************************************************/
/* CMP_0 :: V0_R3_MC_COEFF_C23 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C23_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R3_MC_COEFF_C23_reserved0_SHIFT              16

/* CMP_0 :: V0_R3_MC_COEFF_C23 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V0_R3_MC_COEFF_C23_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R3_MC_COEFF_C23_COEFF_ADD_SHIFT              0

/***************************************************************************
 *V0_R4_MC_COEFF_C00 - Video Surface 0 Color Matrix R4 coefficient c00
 ***************************************************************************/
/* CMP_0 :: V0_R4_MC_COEFF_C00 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C00_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R4_MC_COEFF_C00_reserved0_SHIFT              16

/* CMP_0 :: V0_R4_MC_COEFF_C00 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C00_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R4_MC_COEFF_C00_COEFF_MUL_SHIFT              0

/***************************************************************************
 *V0_R4_MC_COEFF_C01 - Video Surface 0 Color Matrix R4 coefficient c01
 ***************************************************************************/
/* CMP_0 :: V0_R4_MC_COEFF_C01 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C01_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R4_MC_COEFF_C01_reserved0_SHIFT              16

/* CMP_0 :: V0_R4_MC_COEFF_C01 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C01_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R4_MC_COEFF_C01_COEFF_MUL_SHIFT              0

/***************************************************************************
 *V0_R4_MC_COEFF_C02 - Video Surface 0 Color Matrix R4 coefficient c02
 ***************************************************************************/
/* CMP_0 :: V0_R4_MC_COEFF_C02 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C02_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R4_MC_COEFF_C02_reserved0_SHIFT              16

/* CMP_0 :: V0_R4_MC_COEFF_C02 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C02_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R4_MC_COEFF_C02_COEFF_MUL_SHIFT              0

/***************************************************************************
 *V0_R4_MC_COEFF_C03 - Video Surface 0 Color Matrix R4 coefficient c03
 ***************************************************************************/
/* CMP_0 :: V0_R4_MC_COEFF_C03 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C03_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R4_MC_COEFF_C03_reserved0_SHIFT              16

/* CMP_0 :: V0_R4_MC_COEFF_C03 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C03_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R4_MC_COEFF_C03_COEFF_ADD_SHIFT              0

/***************************************************************************
 *V0_R4_MC_COEFF_C10 - Video Surface 0 Color Matrix R4 coefficient c10
 ***************************************************************************/
/* CMP_0 :: V0_R4_MC_COEFF_C10 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C10_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R4_MC_COEFF_C10_reserved0_SHIFT              16

/* CMP_0 :: V0_R4_MC_COEFF_C10 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C10_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R4_MC_COEFF_C10_COEFF_MUL_SHIFT              0

/***************************************************************************
 *V0_R4_MC_COEFF_C11 - Video Surface 0 Color Matrix R4 coefficient c11
 ***************************************************************************/
/* CMP_0 :: V0_R4_MC_COEFF_C11 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C11_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R4_MC_COEFF_C11_reserved0_SHIFT              16

/* CMP_0 :: V0_R4_MC_COEFF_C11 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C11_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R4_MC_COEFF_C11_COEFF_MUL_SHIFT              0

/***************************************************************************
 *V0_R4_MC_COEFF_C12 - Video Surface 0 Color Matrix R4 coefficient c12
 ***************************************************************************/
/* CMP_0 :: V0_R4_MC_COEFF_C12 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C12_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R4_MC_COEFF_C12_reserved0_SHIFT              16

/* CMP_0 :: V0_R4_MC_COEFF_C12 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C12_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R4_MC_COEFF_C12_COEFF_MUL_SHIFT              0

/***************************************************************************
 *V0_R4_MC_COEFF_C13 - Video Surface 0 Color Matrix R4 coefficient c13
 ***************************************************************************/
/* CMP_0 :: V0_R4_MC_COEFF_C13 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C13_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R4_MC_COEFF_C13_reserved0_SHIFT              16

/* CMP_0 :: V0_R4_MC_COEFF_C13 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C13_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R4_MC_COEFF_C13_COEFF_ADD_SHIFT              0

/***************************************************************************
 *V0_R4_MC_COEFF_C20 - Video Surface 0 Color Matrix R4 coefficient c20
 ***************************************************************************/
/* CMP_0 :: V0_R4_MC_COEFF_C20 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C20_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R4_MC_COEFF_C20_reserved0_SHIFT              16

/* CMP_0 :: V0_R4_MC_COEFF_C20 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C20_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R4_MC_COEFF_C20_COEFF_MUL_SHIFT              0

/***************************************************************************
 *V0_R4_MC_COEFF_C21 - Video Surface 0 Color Matrix R4 coefficient c21
 ***************************************************************************/
/* CMP_0 :: V0_R4_MC_COEFF_C21 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C21_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R4_MC_COEFF_C21_reserved0_SHIFT              16

/* CMP_0 :: V0_R4_MC_COEFF_C21 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C21_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R4_MC_COEFF_C21_COEFF_MUL_SHIFT              0

/***************************************************************************
 *V0_R4_MC_COEFF_C22 - Video Surface 0 Color Matrix R4 coefficient c22
 ***************************************************************************/
/* CMP_0 :: V0_R4_MC_COEFF_C22 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C22_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R4_MC_COEFF_C22_reserved0_SHIFT              16

/* CMP_0 :: V0_R4_MC_COEFF_C22 :: COEFF_MUL [15:00] */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C22_COEFF_MUL_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R4_MC_COEFF_C22_COEFF_MUL_SHIFT              0

/***************************************************************************
 *V0_R4_MC_COEFF_C23 - Video Surface 0 Color Matrix R4 coefficient c23
 ***************************************************************************/
/* CMP_0 :: V0_R4_MC_COEFF_C23 :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C23_reserved0_MASK               0xffff0000
#define BCHP_CMP_0_V0_R4_MC_COEFF_C23_reserved0_SHIFT              16

/* CMP_0 :: V0_R4_MC_COEFF_C23 :: COEFF_ADD [15:00] */
#define BCHP_CMP_0_V0_R4_MC_COEFF_C23_COEFF_ADD_MASK               0x0000ffff
#define BCHP_CMP_0_V0_R4_MC_COEFF_C23_COEFF_ADD_SHIFT              0

/***************************************************************************
 *V0_RECT_COLOR - Video Surface 0 Rectangle Function Color Register
 ***************************************************************************/
/* CMP_0 :: V0_RECT_COLOR :: reserved0 [31:24] */
#define BCHP_CMP_0_V0_RECT_COLOR_reserved0_MASK                    0xff000000
#define BCHP_CMP_0_V0_RECT_COLOR_reserved0_SHIFT                   24

/* CMP_0 :: V0_RECT_COLOR :: Y [23:16] */
#define BCHP_CMP_0_V0_RECT_COLOR_Y_MASK                            0x00ff0000
#define BCHP_CMP_0_V0_RECT_COLOR_Y_SHIFT                           16

/* CMP_0 :: V0_RECT_COLOR :: CB [15:08] */
#define BCHP_CMP_0_V0_RECT_COLOR_CB_MASK                           0x0000ff00
#define BCHP_CMP_0_V0_RECT_COLOR_CB_SHIFT                          8

/* CMP_0 :: V0_RECT_COLOR :: CR [07:00] */
#define BCHP_CMP_0_V0_RECT_COLOR_CR_MASK                           0x000000ff
#define BCHP_CMP_0_V0_RECT_COLOR_CR_SHIFT                          0

/***************************************************************************
 *V0_RECT_TOP_CTRL - Video Surface 0 Top Level Rectangle Control for Mosaic or See Through.
 ***************************************************************************/
/* CMP_0 :: V0_RECT_TOP_CTRL :: RECT_ENABLE [31:31] */
#define BCHP_CMP_0_V0_RECT_TOP_CTRL_RECT_ENABLE_MASK               0x80000000
#define BCHP_CMP_0_V0_RECT_TOP_CTRL_RECT_ENABLE_SHIFT              31
#define BCHP_CMP_0_V0_RECT_TOP_CTRL_RECT_ENABLE_DISABLE            0
#define BCHP_CMP_0_V0_RECT_TOP_CTRL_RECT_ENABLE_ENABLE             1

/* CMP_0 :: V0_RECT_TOP_CTRL :: RECT_CONFIG [30:30] */
#define BCHP_CMP_0_V0_RECT_TOP_CTRL_RECT_CONFIG_MASK               0x40000000
#define BCHP_CMP_0_V0_RECT_TOP_CTRL_RECT_CONFIG_SHIFT              30
#define BCHP_CMP_0_V0_RECT_TOP_CTRL_RECT_CONFIG_INSIDE             0
#define BCHP_CMP_0_V0_RECT_TOP_CTRL_RECT_CONFIG_OUTSIDE            1

/* CMP_0 :: V0_RECT_TOP_CTRL :: RECT_COLOR_SRC [29:29] */
#define BCHP_CMP_0_V0_RECT_TOP_CTRL_RECT_COLOR_SRC_MASK            0x20000000
#define BCHP_CMP_0_V0_RECT_TOP_CTRL_RECT_COLOR_SRC_SHIFT           29

/* CMP_0 :: V0_RECT_TOP_CTRL :: reserved0 [28:00] */
#define BCHP_CMP_0_V0_RECT_TOP_CTRL_reserved0_MASK                 0x1fffffff
#define BCHP_CMP_0_V0_RECT_TOP_CTRL_reserved0_SHIFT                0

/***************************************************************************
 *V0_RECT_ENABLE_MASK - Video Surface 0 Rectangle Function Enable Mask
 ***************************************************************************/
/* CMP_0 :: V0_RECT_ENABLE_MASK :: reserved0 [31:16] */
#define BCHP_CMP_0_V0_RECT_ENABLE_MASK_reserved0_MASK              0xffff0000
#define BCHP_CMP_0_V0_RECT_ENABLE_MASK_reserved0_SHIFT             16

/* CMP_0 :: V0_RECT_ENABLE_MASK :: RECT_ENABLE_MASK [15:00] */
#define BCHP_CMP_0_V0_RECT_ENABLE_MASK_RECT_ENABLE_MASK_MASK       0x0000ffff
#define BCHP_CMP_0_V0_RECT_ENABLE_MASK_RECT_ENABLE_MASK_SHIFT      0

/***************************************************************************
 *V0_RECT_SIZE%i - Rectangle Vertical and Horizontal Size.
 ***************************************************************************/
#define BCHP_CMP_0_V0_RECT_SIZEi_ARRAY_BASE                        0x007c219c
#define BCHP_CMP_0_V0_RECT_SIZEi_ARRAY_START                       0
#define BCHP_CMP_0_V0_RECT_SIZEi_ARRAY_END                         15
#define BCHP_CMP_0_V0_RECT_SIZEi_ARRAY_ELEMENT_SIZE                32

/***************************************************************************
 *V0_RECT_SIZE%i - Rectangle Vertical and Horizontal Size.
 ***************************************************************************/
/* CMP_0 :: V0_RECT_SIZEi :: reserved0 [31:27] */
#define BCHP_CMP_0_V0_RECT_SIZEi_reserved0_MASK                    0xf8000000
#define BCHP_CMP_0_V0_RECT_SIZEi_reserved0_SHIFT                   27

/* CMP_0 :: V0_RECT_SIZEi :: HSIZE [26:16] */
#define BCHP_CMP_0_V0_RECT_SIZEi_HSIZE_MASK                        0x07ff0000
#define BCHP_CMP_0_V0_RECT_SIZEi_HSIZE_SHIFT                       16

/* CMP_0 :: V0_RECT_SIZEi :: reserved1 [15:11] */
#define BCHP_CMP_0_V0_RECT_SIZEi_reserved1_MASK                    0x0000f800
#define BCHP_CMP_0_V0_RECT_SIZEi_reserved1_SHIFT                   11

/* CMP_0 :: V0_RECT_SIZEi :: VSIZE [10:00] */
#define BCHP_CMP_0_V0_RECT_SIZEi_VSIZE_MASK                        0x000007ff
#define BCHP_CMP_0_V0_RECT_SIZEi_VSIZE_SHIFT                       0


/***************************************************************************
 *V0_RECT_OFFSET%i - Rectangle Starting Point Offset from Surface Origin.
 ***************************************************************************/
#define BCHP_CMP_0_V0_RECT_OFFSETi_ARRAY_BASE                      0x007c21dc
#define BCHP_CMP_0_V0_RECT_OFFSETi_ARRAY_START                     0
#define BCHP_CMP_0_V0_RECT_OFFSETi_ARRAY_END                       15
#define BCHP_CMP_0_V0_RECT_OFFSETi_ARRAY_ELEMENT_SIZE              32

/***************************************************************************
 *V0_RECT_OFFSET%i - Rectangle Starting Point Offset from Surface Origin.
 ***************************************************************************/
/* CMP_0 :: V0_RECT_OFFSETi :: reserved0 [31:27] */
#define BCHP_CMP_0_V0_RECT_OFFSETi_reserved0_MASK                  0xf8000000
#define BCHP_CMP_0_V0_RECT_OFFSETi_reserved0_SHIFT                 27

/* CMP_0 :: V0_RECT_OFFSETi :: X_OFFSET [26:16] */
#define BCHP_CMP_0_V0_RECT_OFFSETi_X_OFFSET_MASK                   0x07ff0000
#define BCHP_CMP_0_V0_RECT_OFFSETi_X_OFFSET_SHIFT                  16

/* CMP_0 :: V0_RECT_OFFSETi :: reserved1 [15:11] */
#define BCHP_CMP_0_V0_RECT_OFFSETi_reserved1_MASK                  0x0000f800
#define BCHP_CMP_0_V0_RECT_OFFSETi_reserved1_SHIFT                 11

/* CMP_0 :: V0_RECT_OFFSETi :: Y_OFFSET [10:00] */
#define BCHP_CMP_0_V0_RECT_OFFSETi_Y_OFFSET_MASK                   0x000007ff
#define BCHP_CMP_0_V0_RECT_OFFSETi_Y_OFFSET_SHIFT                  0


/***************************************************************************
 *G0_SURFACE_SIZE - Graphics Surface 0 Vertical and Horizontal Size
 ***************************************************************************/
/* CMP_0 :: G0_SURFACE_SIZE :: reserved0 [31:27] */
#define BCHP_CMP_0_G0_SURFACE_SIZE_reserved0_MASK                  0xf8000000
#define BCHP_CMP_0_G0_SURFACE_SIZE_reserved0_SHIFT                 27

/* CMP_0 :: G0_SURFACE_SIZE :: HSIZE [26:16] */
#define BCHP_CMP_0_G0_SURFACE_SIZE_HSIZE_MASK                      0x07ff0000
#define BCHP_CMP_0_G0_SURFACE_SIZE_HSIZE_SHIFT                     16

/* CMP_0 :: G0_SURFACE_SIZE :: reserved1 [15:11] */
#define BCHP_CMP_0_G0_SURFACE_SIZE_reserved1_MASK                  0x0000f800
#define BCHP_CMP_0_G0_SURFACE_SIZE_reserved1_SHIFT                 11

/* CMP_0 :: G0_SURFACE_SIZE :: VSIZE [10:00] */
#define BCHP_CMP_0_G0_SURFACE_SIZE_VSIZE_MASK                      0x000007ff
#define BCHP_CMP_0_G0_SURFACE_SIZE_VSIZE_SHIFT                     0

/***************************************************************************
 *G0_SURFACE_OFFSET - Graphics Surface 0 Vertical and Horizontal Offset
 ***************************************************************************/
/* CMP_0 :: G0_SURFACE_OFFSET :: reserved0 [31:27] */
#define BCHP_CMP_0_G0_SURFACE_OFFSET_reserved0_MASK                0xf8000000
#define BCHP_CMP_0_G0_SURFACE_OFFSET_reserved0_SHIFT               27

/* CMP_0 :: G0_SURFACE_OFFSET :: X_OFFSET [26:16] */
#define BCHP_CMP_0_G0_SURFACE_OFFSET_X_OFFSET_MASK                 0x07ff0000
#define BCHP_CMP_0_G0_SURFACE_OFFSET_X_OFFSET_SHIFT                16

/* CMP_0 :: G0_SURFACE_OFFSET :: reserved1 [15:11] */
#define BCHP_CMP_0_G0_SURFACE_OFFSET_reserved1_MASK                0x0000f800
#define BCHP_CMP_0_G0_SURFACE_OFFSET_reserved1_SHIFT               11

/* CMP_0 :: G0_SURFACE_OFFSET :: Y_OFFSET [10:00] */
#define BCHP_CMP_0_G0_SURFACE_OFFSET_Y_OFFSET_MASK                 0x000007ff
#define BCHP_CMP_0_G0_SURFACE_OFFSET_Y_OFFSET_SHIFT                0

/***************************************************************************
 *G0_DISPLAY_SIZE - Graphics Surface 0 Display Vertical and Horizontal Size
 ***************************************************************************/
/* CMP_0 :: G0_DISPLAY_SIZE :: reserved0 [31:27] */
#define BCHP_CMP_0_G0_DISPLAY_SIZE_reserved0_MASK                  0xf8000000
#define BCHP_CMP_0_G0_DISPLAY_SIZE_reserved0_SHIFT                 27

/* CMP_0 :: G0_DISPLAY_SIZE :: HSIZE [26:16] */
#define BCHP_CMP_0_G0_DISPLAY_SIZE_HSIZE_MASK                      0x07ff0000
#define BCHP_CMP_0_G0_DISPLAY_SIZE_HSIZE_SHIFT                     16

/* CMP_0 :: G0_DISPLAY_SIZE :: reserved1 [15:11] */
#define BCHP_CMP_0_G0_DISPLAY_SIZE_reserved1_MASK                  0x0000f800
#define BCHP_CMP_0_G0_DISPLAY_SIZE_reserved1_SHIFT                 11

/* CMP_0 :: G0_DISPLAY_SIZE :: VSIZE [10:00] */
#define BCHP_CMP_0_G0_DISPLAY_SIZE_VSIZE_MASK                      0x000007ff
#define BCHP_CMP_0_G0_DISPLAY_SIZE_VSIZE_SHIFT                     0

/***************************************************************************
 *G0_CANVAS_OFFSET - Graphics Surface 0 Canvas Vertical and Horizontal Offset
 ***************************************************************************/
/* CMP_0 :: G0_CANVAS_OFFSET :: reserved0 [31:27] */
#define BCHP_CMP_0_G0_CANVAS_OFFSET_reserved0_MASK                 0xf8000000
#define BCHP_CMP_0_G0_CANVAS_OFFSET_reserved0_SHIFT                27

/* CMP_0 :: G0_CANVAS_OFFSET :: X_OFFSET [26:16] */
#define BCHP_CMP_0_G0_CANVAS_OFFSET_X_OFFSET_MASK                  0x07ff0000
#define BCHP_CMP_0_G0_CANVAS_OFFSET_X_OFFSET_SHIFT                 16

/* CMP_0 :: G0_CANVAS_OFFSET :: reserved1 [15:11] */
#define BCHP_CMP_0_G0_CANVAS_OFFSET_reserved1_MASK                 0x0000f800
#define BCHP_CMP_0_G0_CANVAS_OFFSET_reserved1_SHIFT                11

/* CMP_0 :: G0_CANVAS_OFFSET :: Y_OFFSET [10:00] */
#define BCHP_CMP_0_G0_CANVAS_OFFSET_Y_OFFSET_MASK                  0x000007ff
#define BCHP_CMP_0_G0_CANVAS_OFFSET_Y_OFFSET_SHIFT                 0

/***************************************************************************
 *G0_SURFACE_CTRL - Graphics Surface 0 Control
 ***************************************************************************/
/* CMP_0 :: G0_SURFACE_CTRL :: reserved0 [31:01] */
#define BCHP_CMP_0_G0_SURFACE_CTRL_reserved0_MASK                  0xfffffffe
#define BCHP_CMP_0_G0_SURFACE_CTRL_reserved0_SHIFT                 1

/* CMP_0 :: G0_SURFACE_CTRL :: ENABLE [00:00] */
#define BCHP_CMP_0_G0_SURFACE_CTRL_ENABLE_MASK                     0x00000001
#define BCHP_CMP_0_G0_SURFACE_CTRL_ENABLE_SHIFT                    0

/***************************************************************************
 *G0_BVB_IN_STATUS_CLEAR - Graphics Surface 0 BVB Input Status Clear
 ***************************************************************************/
/* CMP_0 :: G0_BVB_IN_STATUS_CLEAR :: reserved0 [31:05] */
#define BCHP_CMP_0_G0_BVB_IN_STATUS_CLEAR_reserved0_MASK           0xffffffe0
#define BCHP_CMP_0_G0_BVB_IN_STATUS_CLEAR_reserved0_SHIFT          5

/* CMP_0 :: G0_BVB_IN_STATUS_CLEAR :: MISSING_SYNC [04:04] */
#define BCHP_CMP_0_G0_BVB_IN_STATUS_CLEAR_MISSING_SYNC_MASK        0x00000010
#define BCHP_CMP_0_G0_BVB_IN_STATUS_CLEAR_MISSING_SYNC_SHIFT       4

/* CMP_0 :: G0_BVB_IN_STATUS_CLEAR :: LONG_SOURCE [03:03] */
#define BCHP_CMP_0_G0_BVB_IN_STATUS_CLEAR_LONG_SOURCE_MASK         0x00000008
#define BCHP_CMP_0_G0_BVB_IN_STATUS_CLEAR_LONG_SOURCE_SHIFT        3

/* CMP_0 :: G0_BVB_IN_STATUS_CLEAR :: SHORT_SOURCE [02:02] */
#define BCHP_CMP_0_G0_BVB_IN_STATUS_CLEAR_SHORT_SOURCE_MASK        0x00000004
#define BCHP_CMP_0_G0_BVB_IN_STATUS_CLEAR_SHORT_SOURCE_SHIFT       2

/* CMP_0 :: G0_BVB_IN_STATUS_CLEAR :: LONG_LINE [01:01] */
#define BCHP_CMP_0_G0_BVB_IN_STATUS_CLEAR_LONG_LINE_MASK           0x00000002
#define BCHP_CMP_0_G0_BVB_IN_STATUS_CLEAR_LONG_LINE_SHIFT          1

/* CMP_0 :: G0_BVB_IN_STATUS_CLEAR :: SHORT_LINE [00:00] */
#define BCHP_CMP_0_G0_BVB_IN_STATUS_CLEAR_SHORT_LINE_MASK          0x00000001
#define BCHP_CMP_0_G0_BVB_IN_STATUS_CLEAR_SHORT_LINE_SHIFT         0

/***************************************************************************
 *G0_BVB_IN_STATUS - Graphics Surface 0 BVB Input Status
 ***************************************************************************/
/* CMP_0 :: G0_BVB_IN_STATUS :: reserved0 [31:05] */
#define BCHP_CMP_0_G0_BVB_IN_STATUS_reserved0_MASK                 0xffffffe0
#define BCHP_CMP_0_G0_BVB_IN_STATUS_reserved0_SHIFT                5

/* CMP_0 :: G0_BVB_IN_STATUS :: MISSING_SYNC [04:04] */
#define BCHP_CMP_0_G0_BVB_IN_STATUS_MISSING_SYNC_MASK              0x00000010
#define BCHP_CMP_0_G0_BVB_IN_STATUS_MISSING_SYNC_SHIFT             4

/* CMP_0 :: G0_BVB_IN_STATUS :: LONG_SOURCE [03:03] */
#define BCHP_CMP_0_G0_BVB_IN_STATUS_LONG_SOURCE_MASK               0x00000008
#define BCHP_CMP_0_G0_BVB_IN_STATUS_LONG_SOURCE_SHIFT              3

/* CMP_0 :: G0_BVB_IN_STATUS :: SHORT_SOURCE [02:02] */
#define BCHP_CMP_0_G0_BVB_IN_STATUS_SHORT_SOURCE_MASK              0x00000004
#define BCHP_CMP_0_G0_BVB_IN_STATUS_SHORT_SOURCE_SHIFT             2

/* CMP_0 :: G0_BVB_IN_STATUS :: LONG_LINE [01:01] */
#define BCHP_CMP_0_G0_BVB_IN_STATUS_LONG_LINE_MASK                 0x00000002
#define BCHP_CMP_0_G0_BVB_IN_STATUS_LONG_LINE_SHIFT                1

/* CMP_0 :: G0_BVB_IN_STATUS :: SHORT_LINE [00:00] */
#define BCHP_CMP_0_G0_BVB_IN_STATUS_SHORT_LINE_MASK                0x00000001
#define BCHP_CMP_0_G0_BVB_IN_STATUS_SHORT_LINE_SHIFT               0

#endif /* #ifndef BCHP_CMP_0_H__ */

/* End of File */
