---
layout: default
---

## Nifty Papers

### Peer-reviewed Journal Articles
1. **[Electronics'21]** Gijin Park, Jaeduk Han, Woorham Bae, "**Design and Analysis of Asynchronous Sampling Duty Cycle Corrector**," MDPI Electronics, Oct. 2021.
1. **[JSSC’21, ISSCC'21]** Zhongkai Wang, Minsoo Choi, Kyoungtae Lee, Kwanseo Park, Zhaokai Liu, Ayan Biswas, Jaeduk Han, Sijun Du, Elad Alon, "**An Output Bandwidth Optimized 200 Gb/s PAM-4 100 Gb/s NRZ Transmitter with 5-Tap FFE in 28nm CMOS**," IEEE J. Solid-State Circuits, Special Issue on the 2021 International Solid State Circuits Conference (ISSCC 2021), Early Access, Sep. 2021.
1. **[TCAS-I'21]** Jaeduk Han, Woorham Bae, Eric Y. Chang, Zhongkai Wang, Borivoje Nikolić, and Elad Alon, "**LAYGO: A Template-and-Grid-Based Layout Generation Engine for Advanced CMOS Technologies**," IEEE Trans. Circuits and Syst. I: Regular Papers, vol. 68, no. 3, pp. 1012–1022, Mar. 2021.
1. **[JSSC’19, ASSCC'19]** Stevo Bailey, Paul Rigge, Jaeduk Han, Richard Lin, Eric Chang, Howard Mao, Zhongkai Wang, Chick Markley, Adam Izraelevitz, Angie Wang, Nathan Narevsky, Woorham Bae, Steve Shauck, Sergio Montano, Justin Norsworthy, Munir Razzaque, Wen Hau Ma, Akalu Lentiro, Matthew Doerflein, Darin Heckendorn, Jim McGrath, Franco DeSeta, Ronen Shoham, Mike Stellfox, Mark Snowden, Joseph Cole, Dan Fuhrman, Brian Richards, Jonathan Bachrach, Elad Alon, and Borivoje Nikolić, "**A Mixed-Signal RISC-V Signal Analysis SoC Generator with a 16nm FinFET Instance**," IEEE J. Solid-State Circuits, Special Issue on the 2018 IEEE Asian Solid-State Circuits Conference (ASSCC 2018), vol. 54, no. 10, pp. 2786-2801, Jul. 2019.
1. **[JSSC’19, ESSCIRC'18]** Angie Wang, Woorham Bae, Jaeduk Han, Stevo Bailey, Paul Rigge, Orhan Ocal, Zhongkai Wang, Kannan Ramchandran, Elad Alon, Borivoje Nikolić, “**A Real-Time, 1.89-GHz Bandwidth, 175-kHz Resolution Sparse Spectral Analysis RISC-V SoC in 16-nm FinFET**,” IEEE J. Solid-State Circuits, Special Issue on the 2018 IEEE European Solid-State Circuits Conference (ESSCIRC 2018), vol. 54, no. 7, pp. 1993-2008, Jun. 2019.
1. **[SSCL’18, VLSI'18]** Eric Chang, Nathan Narevsky, Jaeduk Han, Elad Alon, “**An Automated SerDes Frontend Generator Verified with a 16nm Instance Achieving 15 Gb/s at 1.96 pJ/bit**,” IEEE Solid-State Circuits Lett., Special Issue on the 2018 Symposium on VLSI Circuits (VLSIC 2018) , vol. 1, no. 12, pp. 245-248, Dec. 2018.
1. **[TIE’18]** Woorham Bae, Haram Ju, Kwangseo Park, Jaeduk Han, Deog-Kyoon Jeong, “**A Supply-Scalable Serializing Transmitter with Controllable Output Swing and Equalization for Next Generation Standards**,” IEEE Trans. Ind. Electron., vol. 65, no. 7, pp. 5979-5989, Jul. 2018.
1. **[JSSC’17, ISSCC'17]** Jaeduk Han, Yue Lu, Nicholas Sutardja, Elad Alon, “**Design Techniques for a 60-Gb/s 288-mW NRZ Transceiver With Adaptive Equalization and Baud-Rate Clock and Data Recovery in 65-nm CMOS Technology**,” IEEE J. Solid-State Circuits, Special Issue on the 2017 International Solid State Circuits Conference (ISSCC 2017), vol. 52, no. 12, pp. 3474-3485, Dec. 2017.
1. **[JSSC’17, ISSCC'17]** J. Im, D. Freitas, A. Roldan, R. Casey, S. Chen, A. Chou, T. Cronin, K. Geary, S. McLeod, L. Zhou, I. Zhuang, J. Han, S. Lin, P. Upadhyaya, G. Zhang, Y. Frans, K. Chang, "**A 40-to-56 Gb/s PAM-4 Receiver with Ten-Tap Direct Decision-Feedback Equalization in 16-nm FinFET**," IEEE J. Solid-State Circuits, Special Issue on the 2017 International Solid State Circuits Conference (ISSCC 2017), vol. 52, no. 12, pp. 3486-3502, Dec. 2017.
1. **[JSSC’16, VLSI'15]** Jaeduk Han, Yue Lu, Nicholas Sutardja, Kwangmo Jung, Elad Alon, "**Design Techniques for a 60 Gb/s 173 mW Wireline Receiver Frontend in 65 nm CMOS Technology**," IEEE J. Solid-State Circuits, Special Issue on the 2015 Symposium on VLSI Circuits (VLSIC 2015), vol. 51, no. 4, pp. 871-880, Apr. 2016.
1. **[TCPMT’13]** W. Y. Shin, G. M. Hong, H. Lee, J. D. Han, K. S. Park, D. H. Lim, S. Kim, D. Shim, J. H. Chun, D. K. Jeong, S. Kim, "**4-Slot, 8-Drop Impedance-Matched Bidirectional Multidrop DQ Bus With a 4.8-Gb/s Memory Controller Transceiver**," IEEE Trans. Compon., Packag. and Manuf. Technol., vol. 3, no. 5, pp. 858-869, May. 2013.

### Peer-reviewed Conference Papers
1. ""[ISCAS'22]"" Z. Wang, M. Choi, J. Wright, K. Lee, Z. Liu, B. Yin, J. Han, S. Du, E. Alon, “A Ring-Oscillator Sub-Sampling PLL with Hybrid Loop Using Generator-Based Design Flow,” in IEEE Int. Symp. on Circuits and Syst., May. 2022.
1. **[ISOCC'21]** Taeho Shin and Jaeduk Han, “**A SCAN Chain Generator for Verification of Full-Custom Integrated Circuits**,” in IEEE 18th Int. SoC Design Conf., Oct. 2021.
1. **[ISOCC'21]** Dongjun Lee and Jaeduk Han, “**Design Techniques for Area-efficient Two-Stacked Current Sources in Nanometer CMOS Technology**,” in IEEE 18th Int. SoC Design Conf., Oct. 2021.
1. **[ISOCC'21]** Gaeryun Sung and Jaeduk Han, “**High-speed StrongARM-latch-based Bang-bang Phase Detector in 40-nm CMOS Technology**,” in IEEE 18th Int. SoC Design Conf., Oct. 2021.
1. **[ISSCC’21]** M. Choi, Z. Wang, K. Lee, K. Park, Z. Liu, A. Biswas, J. Han, and E. Alon, “**An output bandwidth optimized 200Gb/s PAM-4 / 100Gb/s NRZ transmitter with 5-Tap FFE in 28nm CMOS**,” in IEEE Int. Solid-State Circuits Conf., Feb. 2021.
1. **[DATE’21]** Y. Yoon, D. Han, S. Chu, S. Lee, J. Han and J. Chun, “**Process-Portable and Programmable Layout Generation of Digital Circuits in Advanced DRAM Technologies**,” in Proc. Design, Autom. Test Eur. Conf., Feb. 2021.
1. **[ISOCC’20]** Taeung No and Jaeduk Han, “**Design Techniques for Robust and Area-efficient Current Sources in Nanometer CMOS Technology**,” in IEEE 17th Int. SoC Design Conf., Oct. 2020.
1. **[ISOCC’19, Invited]** Jaeduk Han, Eric Chang, Elad Alon, “**Design and Automatic Generation of High-Speed Circuits for Wireline Communications**,” in IEEE 16th Int. SoC Design Conf., 8 Oct. 2019, pp. 40-41.
1. **[ESSCIRC’19]** Nicholas Sutardja, Jaeduk Han, Nathan Narevsky, Elad Alon, Borivoje Nikolić, “**A 2-tap switched capacitor FFE transmitter achieving 1-20 Gb/s at 0.72-0.62 pJ/bit**,” in IEEE Eur. Solid-State Circuits Conf., Sep. 2019, pp. 273-276.
1. **[CICC’19]** Jaeduk Han, Eric Chang, Stevo Bailey, Zhongkai Wang, Woorham Bae, Angie Wang, Nathan Narevsky, Amy Whitcombe, Pengpeng Lu, Borivoje Nikolic, Elad Alon, “**A Generated 7GS/s 8b Time-Interleaved SAR ADC with 38.2dB SNDR at Nyquist in 16nm CMOS FinFET**,” in IEEE Custom Integr. Circuits Conf., 17 Apr. 2019, pp. 1-4.
1. **[ASSCC’18]** Stevo Bailey, Jaeduk Han, Paul Rigge, Richard Lin, Eric Chang, Howard Mao, Zhongkai Wang, Chick Markley, Adam Izraelevitz, Angie Wang, Nathan Narevsky, Woorham Bae, Steve Shauck, Sergio Montano, Justin Norsworthy, Munir Razzaque, Wen Hau Ma, Akalu Lentiro, Matthew Doerflein, Darin Heckendorn, Jim McGrath, Franco DeSeta, Ronen Shoham, Mike Stellfox, Mark Snowden, Joseph Cole, Dan Fuhrman, Brian Richards, Jonathan Bachrach, Elad Alon, and Borivoje Nikolic ́, “**A Generated Multirate Signal Analysis RISC-V SoC in 16nm FinFET**,” in IEEE Asian Solid-State Circuits Conf,, Nov. 2018, pp. 285-288.
1. **[ECCE’18]** Yongjun Li, Jaeduk Han, Seth. A. Sanders, “**A Low-Cost AC Direct LED Driver with Reduced Flicker using Triac**,” in IEEE Energy Convers. Congress and Exposition, Sep. 2018, pp. 4738-4743.
1. **[ESSCIRC’18]** Angie Wang, Woorham Bae, Jaeduk Han, Stevo Bailey, Paul Rigge, Orhan Ocal, Zhongkai Wang, Kannan Ramchandran, Elad Alon, Borivoje Nikolić, “**A Real-Time, Analog/Digital Co-Designed 1.89-GHz Bandwidth, 175-KHz Resolution Sparse Spectral Analysis RISC-V SoC in 16-nm FinFET**,” in IEEE European Solid-State Circuits Conference, Sep. 2018.
1. **[VLSI’18]** Eric Chang, Nathan Narevsky, Jaeduk Han, Elad Alon, “**An Automated SerDes Frontend Generator Verified with a 16nm Instance Achieving 15 Gb/s at 1.96 pJ/bit**,” in IEEE Int. Symp. VLSI Circuits, Jun. 2018, pp. 153-154.
1. **[CICC’18, Invited]** Eric Chang, Jaeduk Han, Woorham Bae, Zhongkai Wang, Nathan Narevsky, Guanghua Shu, Frankie Liu, Borivoje Nikolić, Elad Alon, “**BAG2: A Process-Portable Framework for Generator-Based AMS Circuit Design**,” in IEEE Custom Integr. Circuits Conf., Apr. 2018, pp.1-8.
1. **[ASSCC’17]** Angie Wang, Brian Richards, Palmer Dabbelt, Howard Mao, Stevo Bailey, Jaeduk Han, Eric Chang, James Dunn, Elad Alon, Borivoje Nikolić, “**A 0.37mm2 LTE/Wi-Fi Compatible, Memory-Based, Runtime-Reconfigurable 2n3m5k FFT Accelerator for RISC-V Rocket Core in 16nm FinFET**," in IEEE Asian Solid-State Circuits Conf., Nov. 2017, pp. 305-307.
1. **[ISSCC’17]** Jaeduk Han, Yue Lu, Nicholas Sutardja, Elad Alon, "**A 60Gb/s 288mW NRZ Transceiver with Adaptive Equalization and Baud-Rate Clock and Data Recovery in 65nm CMOS Technology**," in IEEE Int. Solid-State Circuits Conf., Feb. 2017, pp. 112-113.
1. **[ISSCC’17]** J. Im, D. Freitas, A. Roldan, R. Casey, S. Chen, A. Chou, T. Cronin, K. Geary, S. McLeod, L. Zhou, I. Zhuang, J. Han, S. Lin, P. Upadhyaya, G. Zhang, Y. Frans, K. Chang, “**A 40-to-56Gb/s PAM-4 Receiver with 10-Tap Direct Decision-Feedback Equalization in 16nm FinFET**,” in IEEE Int. Solid-State Circuits Conf., Feb. 2017, pp. 114-115.
1. **[VLSI’15]** Jaeduk Han, Yue Lu, Nicholas Sutardja, Kwangmo Jung, Elad Alon, "**A 60Gb/s 173mW Receiver Frontend in 65nm CMOS technology**," in IEEE Int. Symp. VLSI Circuits, Jun. 2015, pp. 230-231.
1. **[ISSCC’11]** Woo-Yeol Shin, Gi-Moon Hong, Hyongmin Lee, Jae-Duk Han, Sunkwon Kim, Kyu-Sang Park, Dong-Hyuk Lim, Jung-Hoon Chun, Deog-Kyoon Jeong, Suhwan Kim, "**A 4.8Gb/s impedance-matched bidirectional multi-drop transceiver for high-capacity memory interface**," in IEEE Int. Solid-State Circuits Conf., Feb. 2011, pp.494-496.
1. **[ASSCC’10]** J. D. Han, W-Y. Shin, W-S. Choi, J-H. Chun, S. Kim, D-K. Jeong, "**A 5-Gb/s digitally controlled 3-tap DFE receiver for serial communications**," in IEEE Asian Solid-State Circuits Conf., Nov. 2010, pp.1-4.

### Domestic Journal/Conference Papers
1. **[RFANA’21]** S. Lee and J. Han, “**Reset D-FlipFlop을 사용한 저전력 PFD**,” in 21th RF/Analog Circuit Workshop, Oct. 2021.
1. **[RFANA’21, Outstanding Paper Award]** D. Kim and J. Han, “**A Parameterized Current-Steering Digital-to-Analog Converter Generator**,” in 21th RF/Analog Circuit Workshop, Oct. 2021.
1. **[RFANA’21]** H. Im and J. Han, “**GCPW channel measurement for high-speed links**,” in 21th RF/Analog Circuit Workshop, Oct. 2021.
1. **[RFANA’21]** Y. Jo and  J. Han, “**Low-voltage Gm-boosted Cascode Current Source**,” in 21st RF/Analog Circuit Workshop, Oct. 2021.
1. **[RFANA’21]** S.Kim and J. Han, “**A Variable Controller for High-Speed FFE Transmitters for Memory Interfaces**,” in 21th RF/Analog Circuit Workshop, Oct. 2021.
1. **[RFANA’21]** E.Song and J. Han, “**A Pre-driver with FFE Coefficient Control Scheme for Tail-less CML Drivers**,” in 21th RF/Analog Circuit Workshop, Oct. 2021.
1. **[IEEK’21]** Jaeho Kim and  J. Han, “**Display Driver IC를 위한 고신뢰 컨트롤러 회로 설계**,” in IEEK Summer Conference, Jul. 2021.
1. **[IEEK’21]** D. Koo and  J. Han, “**고속송신기용 쿼터레이트 시리얼라이져 설계**,” in IEEK Summer Conference, Jul. 2021.
1. **[IEEK’21, Outstanding Paper Award]** S. Hong, S. Bang, S.Beak, J. Han, “**자동차용 반도체 시스템을 위한 서로 다른 공급 전압 도메인 간 안정적인 양방향 통신 시스템**,” in IEEK Summer Conference, Jul. 2020.
1. **[IEEK’21]** D. Lee, J. Han, “**Analog Adaptive Continuous Time Linear Equalizer for changes in the channel environment**,” in IEEK Summer Conference, Jul. 2021.
1. **[IEEK’21]** M. Lee, J. Han, “**Gamma 보정을 위한 Digital Gamma Controller**,” in IEEK Summer Conference, Jul. 2021.
1. **[IEEK’21]** C. Pyo and J. Han, “**SAR ADC를 위한 분할 Capacitor 부분 단조 Switching 방식**,” in IEEK Summer Conference, Jul. 2021.
1. **[KCS’21]** Hyungmin Seo, Seunghyun Oh, Kyungmin Kim, Jiyun Han, Changsik Yoo, Jaeduk Han, “**A 800MHz to 1.066GHz All Digital Delay Locked Loop With Offset Calibration Phase Detector for LPDDR3 and DDR3**,” in IEEK 28th Korean Conference on Semiconductors, Jan. 2021.
1. **[IEEK’20]** Dongwhee Kim, Gijin Park, Jaeduk Han, “**A Low-Area Pre-Amplifier Structure with a Small Common-Mode Gain**,” in IEEK Fall Conference, Nov. 2020.
1. **[IEEK’20]** Dongju Yang, Jaeduk Han, “**Analog Assisted Digital LDO technique for High Power Supply Rejection**", in IEEK Fall Conference, Nov. 2020.
1. **[KCS’11]** J. D. Han, B. T. Jang, J. S. Yoon, S. H. Ahn, B. H. Lee, J. H. Lee, S. W. Hong, “**A 2.7-Gb/s digitally controlled decision feedback equalizer for display interfaces**”, in IEEK 18th Korean Conference on Semiconductors, Feb. 2011.
1. **[IEEK’08]** J. D. Han, B. J. Yoo, D. H. Lim, K. S. Park, D. K. Jeong, “**A 5-Gb/s digitalized DFE receiver for high-speed communication through backplane channels**", in IEEK Fall Conference, Nov. 2008, pp.457-457.

### Patents 
1. Y. Yoon, J. Han, "**Method of generating layout for integrated circuits**," filed, KR10-2021-0086673.
2. J. Han, E. Song, S. Lee, Y. Cho, H. Seo, H. Kim, "**Data inversion circuit for DBI-AC encoded PAM4 signaling**," filed, KR10-2021-0112910.
3. J. Han, E. Song, S. Lee, Y. Cho, H. Seo, H. Kim, "**Data inversion circuit for DBI-DC encoded PAM4 signaling**," filed, KR10-2021-0112909.
4. J. Han, G. Sung, "**High-speed clock and data recovery circuit**," filed, KR10-2021-0042984.
5. J. Han, G. Park, E. Song, "**Method of stabilizing internal voltages of cascode current-mode logic circuits**," filed, KR10-2021-0042985.
6. Y. Song, J. Han, S. Kim, "**GGNMOS-based sensing scheme**," filed, KR10-2021-0009876.
7. Y. Song, J. Han, S. Kim, "**Feedforward-path-based sensing scheme**," filed, KR10-2021-0009875.
8. J. Han, E. Song, "**High-order PAM drive circuit**," KR10-2292736.
9. J. Han, J. Yang, "**High speed multiplexer**," KR10-2295709.
10. J. Han, T. No, “**Current mirror**,” filed, KR10-2020-0173740.
11. J. Han, “**Current mode logic circuit**,”  KR10-2295708.
12. J. Han, “**Current mode logic circuit**,” filed, KR10-2020-0062512 / PCT-KR-2020-017832.
13. F.Farbiz, J.Han, P.Singh, "**High Speed ESD Protection Circuit**".
14. J. Han, W. Liu, W. Liu, M.-S. Chen, S. K. Maheshwari, V. Varma, S. Bhosekar, L. Zhong, "**Serial data receiver with sampling clock skew compensation**," US10972107.
15. J. Han, J. Im, “**Low-Power Decision Threshold Control for High-Speed Signaling**,” US10193540.
16. J. Seo, H. Kim, H. Ju, H. Kim, J. D. Han, D. K. Jeong, “**LED Lighting System and AC-DC Converting Circuit used thereto**,” KR101340297.
17. J. D. Han, H. C. Kim, D. K. Jeong, “**Voltage supporting type LED lighting system**,” KR101371247.
18. J. D. Han, B. T. Jang, “**LED Lighting System for decreasing the variation in current to that in temperature**,” KR101340295.
19. J. D. Han, K. R. Ahn, “**Voltage detection LED lighting system**,” KR101348966.
20. J. D. Han, K. R. Ahn, “**LED lighting system having common current source**,” KR101326479.
21. J. D. Han, K. R. Ahn, “**LED lighting system for improving lighting amount and operating characteristics**,” KR101321343.
22. J. D. Han, K. R. Ahn, “**LED lighting system for improving lighting amount and reducing layout area**,” KR101307789.
23. J. D. Han, “**LED illuminating apparatus having enhanced quantity of light**,” US9101016, PCT/KR2013/000523.
24. J. D. Han, “**LED lighting system for improving voltage current non-harmony**,” KR101359890.
25. J. D. Han, J. W. Lee, “**Current detection LED lighting system**,” KR101285644.
26. B. T. Jang, J. D. Han, "**LED lighting system for improving modulation index**," KR101189102.

[back](./)
