{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560093190636 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560093190637 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun  9 08:13:10 2019 " "Processing started: Sun Jun  9 08:13:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560093190637 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093190637 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off openMSP430_fpga -c openMSP430_fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off openMSP430_fpga -c openMSP430_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093190637 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1560093190825 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1560093190825 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LED_CTRL led_ctrl omsp_de0_nano_soc_led_key_sw.v(89) " "Verilog HDL Declaration information at omsp_de0_nano_soc_led_key_sw.v(89): object \"LED_CTRL\" differs only in case from object \"led_ctrl\" in the same scope" {  } { { "../../../rtl/verilog/omsp_de0_nano_soc_led_key_sw.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/omsp_de0_nano_soc_led_key_sw.v" 89 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093203953 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY_SW_VAL key_sw_val omsp_de0_nano_soc_led_key_sw.v(90) " "Verilog HDL Declaration information at omsp_de0_nano_soc_led_key_sw.v(90): object \"KEY_SW_VAL\" differs only in case from object \"key_sw_val\" in the same scope" {  } { { "../../../rtl/verilog/omsp_de0_nano_soc_led_key_sw.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/omsp_de0_nano_soc_led_key_sw.v" 90 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093203954 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY_SW_IRQ_EN key_sw_irq_en omsp_de0_nano_soc_led_key_sw.v(91) " "Verilog HDL Declaration information at omsp_de0_nano_soc_led_key_sw.v(91): object \"KEY_SW_IRQ_EN\" differs only in case from object \"key_sw_irq_en\" in the same scope" {  } { { "../../../rtl/verilog/omsp_de0_nano_soc_led_key_sw.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/omsp_de0_nano_soc_led_key_sw.v" 91 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093203954 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY_SW_IRQ_EDGE key_sw_irq_edge omsp_de0_nano_soc_led_key_sw.v(92) " "Verilog HDL Declaration information at omsp_de0_nano_soc_led_key_sw.v(92): object \"KEY_SW_IRQ_EDGE\" differs only in case from object \"key_sw_irq_edge\" in the same scope" {  } { { "../../../rtl/verilog/omsp_de0_nano_soc_led_key_sw.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/omsp_de0_nano_soc_led_key_sw.v" 92 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093203954 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY_SW_IRQ_VAL key_sw_irq_val omsp_de0_nano_soc_led_key_sw.v(93) " "Verilog HDL Declaration information at omsp_de0_nano_soc_led_key_sw.v(93): object \"KEY_SW_IRQ_VAL\" differs only in case from object \"key_sw_irq_val\" in the same scope" {  } { { "../../../rtl/verilog/omsp_de0_nano_soc_led_key_sw.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/omsp_de0_nano_soc_led_key_sw.v" 93 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093203954 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_frontend.v(270) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_frontend.v(270)" {  } { { "../../../rtl/verilog/openmsp430/omsp_frontend.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v" 270 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093203958 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off ../../../rtl/verilog/openmsp430/omsp_frontend.v(270) " "Unrecognized synthesis attribute \"off\" at ../../../rtl/verilog/openmsp430/omsp_frontend.v(270)" {  } { { "../../../rtl/verilog/openmsp430/omsp_frontend.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v" 270 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093203958 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_frontend.v(272) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_frontend.v(272)" {  } { { "../../../rtl/verilog/openmsp430/omsp_frontend.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v" 272 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093203958 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on ../../../rtl/verilog/openmsp430/omsp_frontend.v(272) " "Unrecognized synthesis attribute \"on\" at ../../../rtl/verilog/openmsp430/omsp_frontend.v(272)" {  } { { "../../../rtl/verilog/openmsp430/omsp_frontend.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v" 272 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093203958 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_frontend.v(907) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_frontend.v(907)" {  } { { "../../../rtl/verilog/openmsp430/omsp_frontend.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v" 907 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093203959 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off ../../../rtl/verilog/openmsp430/omsp_frontend.v(907) " "Unrecognized synthesis attribute \"off\" at ../../../rtl/verilog/openmsp430/omsp_frontend.v(907)" {  } { { "../../../rtl/verilog/openmsp430/omsp_frontend.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v" 907 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093203959 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_frontend.v(909) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_frontend.v(909)" {  } { { "../../../rtl/verilog/openmsp430/omsp_frontend.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v" 909 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093203959 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on ../../../rtl/verilog/openmsp430/omsp_frontend.v(909) " "Unrecognized synthesis attribute \"on\" at ../../../rtl/verilog/openmsp430/omsp_frontend.v(909)" {  } { { "../../../rtl/verilog/openmsp430/omsp_frontend.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v" 909 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093203959 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IE1 ie1 omsp_sfr.v(114) " "Verilog HDL Declaration information at omsp_sfr.v(114): object \"IE1\" differs only in case from object \"ie1\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_sfr.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_sfr.v" 114 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093203965 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IFG1 ifg1 omsp_sfr.v(115) " "Verilog HDL Declaration information at omsp_sfr.v(115): object \"IFG1\" differs only in case from object \"ifg1\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_sfr.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_sfr.v" 115 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093203965 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CPU_NR cpu_nr omsp_sfr.v(118) " "Verilog HDL Declaration information at omsp_sfr.v(118): object \"CPU_NR\" differs only in case from object \"cpu_nr\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_sfr.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_sfr.v" 118 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093203965 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BCSCTL1 bcsctl1 omsp_clock_module.v(151) " "Verilog HDL Declaration information at omsp_clock_module.v(151): object \"BCSCTL1\" differs only in case from object \"bcsctl1\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_module.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v" 151 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093203968 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BCSCTL2 bcsctl2 omsp_clock_module.v(152) " "Verilog HDL Declaration information at omsp_clock_module.v(152): object \"BCSCTL2\" differs only in case from object \"bcsctl2\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_module.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v" 152 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093203968 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_dbg.v(275) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_dbg.v(275)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 275 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093203969 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off ../../../rtl/verilog/openmsp430/omsp_dbg.v(275) " "Unrecognized synthesis attribute \"off\" at ../../../rtl/verilog/openmsp430/omsp_dbg.v(275)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 275 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093203969 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_dbg.v(277) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_dbg.v(277)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 277 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093203969 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on ../../../rtl/verilog/openmsp430/omsp_dbg.v(277) " "Unrecognized synthesis attribute \"on\" at ../../../rtl/verilog/openmsp430/omsp_dbg.v(277)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 277 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093203969 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_dbg.v(753) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_dbg.v(753)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 753 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093203970 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off ../../../rtl/verilog/openmsp430/omsp_dbg.v(753) " "Unrecognized synthesis attribute \"off\" at ../../../rtl/verilog/openmsp430/omsp_dbg.v(753)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 753 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093203970 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_dbg.v(755) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_dbg.v(755)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 755 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093203970 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on ../../../rtl/verilog/openmsp430/omsp_dbg.v(755) " "Unrecognized synthesis attribute \"on\" at ../../../rtl/verilog/openmsp430/omsp_dbg.v(755)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 755 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093203970 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CPU_NR cpu_nr omsp_dbg.v(192) " "Verilog HDL Declaration information at omsp_dbg.v(192): object \"CPU_NR\" differs only in case from object \"cpu_nr\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 192 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093203970 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CPU_CTL cpu_ctl omsp_dbg.v(162) " "Verilog HDL Declaration information at omsp_dbg.v(162): object \"CPU_CTL\" differs only in case from object \"cpu_ctl\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 162 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093203970 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CPU_STAT cpu_stat omsp_dbg.v(163) " "Verilog HDL Declaration information at omsp_dbg.v(163): object \"CPU_STAT\" differs only in case from object \"cpu_stat\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 163 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093203970 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_CTL mem_ctl omsp_dbg.v(164) " "Verilog HDL Declaration information at omsp_dbg.v(164): object \"MEM_CTL\" differs only in case from object \"mem_ctl\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 164 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093203970 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_DATA mem_data omsp_dbg.v(166) " "Verilog HDL Declaration information at omsp_dbg.v(166): object \"MEM_DATA\" differs only in case from object \"mem_data\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 166 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093203970 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_ADDR mem_addr omsp_dbg.v(165) " "Verilog HDL Declaration information at omsp_dbg.v(165): object \"MEM_ADDR\" differs only in case from object \"mem_addr\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 165 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093203970 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_CNT mem_cnt omsp_dbg.v(167) " "Verilog HDL Declaration information at omsp_dbg.v(167): object \"MEM_CNT\" differs only in case from object \"mem_cnt\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 167 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093203970 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BRK_CTL brk_ctl omsp_dbg_hwbrk.v(100) " "Verilog HDL Declaration information at omsp_dbg_hwbrk.v(100): object \"BRK_CTL\" differs only in case from object \"brk_ctl\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_hwbrk.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_hwbrk.v" 100 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093203972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BRK_STAT brk_stat omsp_dbg_hwbrk.v(101) " "Verilog HDL Declaration information at omsp_dbg_hwbrk.v(101): object \"BRK_STAT\" differs only in case from object \"brk_stat\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_hwbrk.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_hwbrk.v" 101 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093203972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BRK_ADDR0 brk_addr0 omsp_dbg_hwbrk.v(102) " "Verilog HDL Declaration information at omsp_dbg_hwbrk.v(102): object \"BRK_ADDR0\" differs only in case from object \"brk_addr0\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_hwbrk.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_hwbrk.v" 102 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093203972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BRK_ADDR1 brk_addr1 omsp_dbg_hwbrk.v(103) " "Verilog HDL Declaration information at omsp_dbg_hwbrk.v(103): object \"BRK_ADDR1\" differs only in case from object \"brk_addr1\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_hwbrk.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_hwbrk.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093203972 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_dbg_uart.v(178) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_dbg_uart.v(178)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_uart.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_uart.v" 178 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093203973 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off ../../../rtl/verilog/openmsp430/omsp_dbg_uart.v(178) " "Unrecognized synthesis attribute \"off\" at ../../../rtl/verilog/openmsp430/omsp_dbg_uart.v(178)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_uart.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_uart.v" 178 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093203973 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_dbg_uart.v(180) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_dbg_uart.v(180)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_uart.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_uart.v" 180 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093203973 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on ../../../rtl/verilog/openmsp430/omsp_dbg_uart.v(180) " "Unrecognized synthesis attribute \"on\" at ../../../rtl/verilog/openmsp430/omsp_dbg_uart.v(180)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_uart.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_uart.v" 180 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093203973 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(267) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(267)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_i2c.v" 267 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093203974 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(267) " "Unrecognized synthesis attribute \"off\" at ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(267)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_i2c.v" 267 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093203974 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(269) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(269)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_i2c.v" 269 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093203974 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(269) " "Unrecognized synthesis attribute \"on\" at ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(269)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_i2c.v" 269 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093203974 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(388) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(388)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_i2c.v" 388 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093203975 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(388) " "Unrecognized synthesis attribute \"off\" at ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(388)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_i2c.v" 388 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093203975 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(390) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(390)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_i2c.v" 390 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093203975 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(390) " "Unrecognized synthesis attribute \"on\" at ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(390)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_i2c.v" 390 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093203975 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WDTCTL wdtctl omsp_watchdog.v(121) " "Verilog HDL Declaration information at omsp_watchdog.v(121): object \"WDTCTL\" differs only in case from object \"wdtctl\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_watchdog.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_watchdog.v" 121 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093203976 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OP2 op2 omsp_multiplier.v(93) " "Verilog HDL Declaration information at omsp_multiplier.v(93): object \"OP2\" differs only in case from object \"op2\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_multiplier.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_multiplier.v" 93 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093203978 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESLO reslo omsp_multiplier.v(94) " "Verilog HDL Declaration information at omsp_multiplier.v(94): object \"RESLO\" differs only in case from object \"reslo\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_multiplier.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_multiplier.v" 94 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093203978 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESHI reshi omsp_multiplier.v(95) " "Verilog HDL Declaration information at omsp_multiplier.v(95): object \"RESHI\" differs only in case from object \"reshi\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_multiplier.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_multiplier.v" 95 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093203978 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SUMEXT sumext omsp_multiplier.v(96) " "Verilog HDL Declaration information at omsp_multiplier.v(96): object \"SUMEXT\" differs only in case from object \"sumext\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_multiplier.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_multiplier.v" 96 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093203978 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "won ../../../rtl/verilog/openmsp430/omsp_clock_mux.v(183) " "Unrecognized synthesis attribute \"won\" at ../../../rtl/verilog/openmsp430/omsp_clock_mux.v(183)" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_mux.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_mux.v" 183 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093203980 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TACTL tactl omsp_timerA.v(127) " "Verilog HDL Declaration information at omsp_timerA.v(127): object \"TACTL\" differs only in case from object \"tactl\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/periph/omsp_timerA.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/periph/omsp_timerA.v" 127 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093203981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TAR tar omsp_timerA.v(128) " "Verilog HDL Declaration information at omsp_timerA.v(128): object \"TAR\" differs only in case from object \"tar\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/periph/omsp_timerA.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/periph/omsp_timerA.v" 128 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093203981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TACCTL0 tacctl0 omsp_timerA.v(129) " "Verilog HDL Declaration information at omsp_timerA.v(129): object \"TACCTL0\" differs only in case from object \"tacctl0\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/periph/omsp_timerA.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/periph/omsp_timerA.v" 129 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093203981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TACCR0 taccr0 omsp_timerA.v(130) " "Verilog HDL Declaration information at omsp_timerA.v(130): object \"TACCR0\" differs only in case from object \"taccr0\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/periph/omsp_timerA.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/periph/omsp_timerA.v" 130 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093203981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TACCTL1 tacctl1 omsp_timerA.v(131) " "Verilog HDL Declaration information at omsp_timerA.v(131): object \"TACCTL1\" differs only in case from object \"tacctl1\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/periph/omsp_timerA.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/periph/omsp_timerA.v" 131 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093203981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TACCR1 taccr1 omsp_timerA.v(132) " "Verilog HDL Declaration information at omsp_timerA.v(132): object \"TACCR1\" differs only in case from object \"taccr1\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/periph/omsp_timerA.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/periph/omsp_timerA.v" 132 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093203981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TACCTL2 tacctl2 omsp_timerA.v(133) " "Verilog HDL Declaration information at omsp_timerA.v(133): object \"TACCTL2\" differs only in case from object \"tacctl2\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/periph/omsp_timerA.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/periph/omsp_timerA.v" 133 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093203981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TACCR2 taccr2 omsp_timerA.v(134) " "Verilog HDL Declaration information at omsp_timerA.v(134): object \"TACCR2\" differs only in case from object \"taccr2\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/periph/omsp_timerA.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/periph/omsp_timerA.v" 134 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093203981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TAIV taiv omsp_timerA.v(135) " "Verilog HDL Declaration information at omsp_timerA.v(135): object \"TAIV\" differs only in case from object \"taiv\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/periph/omsp_timerA.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/periph/omsp_timerA.v" 135 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093203981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNTRL1 cntrl1 omsp_qwark_periph.v(103) " "Verilog HDL Declaration information at omsp_qwark_periph.v(103): object \"CNTRL1\" differs only in case from object \"cntrl1\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark_periph.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093203990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNTRL2 cntrl2 omsp_qwark_periph.v(104) " "Verilog HDL Declaration information at omsp_qwark_periph.v(104): object \"CNTRL2\" differs only in case from object \"cntrl2\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark_periph.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v" 104 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093203990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNTRL3 cntrl3 omsp_qwark_periph.v(105) " "Verilog HDL Declaration information at omsp_qwark_periph.v(105): object \"CNTRL3\" differs only in case from object \"cntrl3\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark_periph.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v" 105 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093203990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNTRL4 cntrl4 omsp_qwark_periph.v(106) " "Verilog HDL Declaration information at omsp_qwark_periph.v(106): object \"CNTRL4\" differs only in case from object \"cntrl4\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark_periph.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v" 106 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093203990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNTRL5 cntrl5 omsp_qwark_periph.v(107) " "Verilog HDL Declaration information at omsp_qwark_periph.v(107): object \"CNTRL5\" differs only in case from object \"cntrl5\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark_periph.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v" 107 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093203990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNTRL6 cntrl6 omsp_qwark_periph.v(108) " "Verilog HDL Declaration information at omsp_qwark_periph.v(108): object \"CNTRL6\" differs only in case from object \"cntrl6\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark_periph.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v" 108 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093203990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNTRL7 cntrl7 omsp_qwark_periph.v(109) " "Verilog HDL Declaration information at omsp_qwark_periph.v(109): object \"CNTRL7\" differs only in case from object \"cntrl7\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark_periph.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v" 109 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093203990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNTRL8 cntrl8 omsp_qwark_periph.v(110) " "Verilog HDL Declaration information at omsp_qwark_periph.v(110): object \"CNTRL8\" differs only in case from object \"cntrl8\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark_periph.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v" 110 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093203990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNTRL9 cntrl9 omsp_qwark_periph.v(111) " "Verilog HDL Declaration information at omsp_qwark_periph.v(111): object \"CNTRL9\" differs only in case from object \"cntrl9\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark_periph.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v" 111 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093203990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CTRL ctrl omsp_uart.v(93) " "Verilog HDL Declaration information at omsp_uart.v(93): object \"CTRL\" differs only in case from object \"ctrl\" in the same scope" {  } { { "../../../rtl/verilog/omsp_uart.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/omsp_uart.v" 93 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093203991 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "STATUS status omsp_uart.v(94) " "Verilog HDL Declaration information at omsp_uart.v(94): object \"STATUS\" differs only in case from object \"status\" in the same scope" {  } { { "../../../rtl/verilog/omsp_uart.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/omsp_uart.v" 94 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093203991 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BAUD_LO baud_lo omsp_uart.v(95) " "Verilog HDL Declaration information at omsp_uart.v(95): object \"BAUD_LO\" differs only in case from object \"baud_lo\" in the same scope" {  } { { "../../../rtl/verilog/omsp_uart.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/omsp_uart.v" 95 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093203991 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BAUD_HI baud_hi omsp_uart.v(96) " "Verilog HDL Declaration information at omsp_uart.v(96): object \"BAUD_HI\" differs only in case from object \"baud_hi\" in the same scope" {  } { { "../../../rtl/verilog/omsp_uart.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/omsp_uart.v" 96 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093203991 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA_TX data_tx omsp_uart.v(97) " "Verilog HDL Declaration information at omsp_uart.v(97): object \"DATA_TX\" differs only in case from object \"data_tx\" in the same scope" {  } { { "../../../rtl/verilog/omsp_uart.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/omsp_uart.v" 97 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093203991 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA_RX data_rx omsp_uart.v(98) " "Verilog HDL Declaration information at omsp_uart.v(98): object \"DATA_RX\" differs only in case from object \"data_rx\" in the same scope" {  } { { "../../../rtl/verilog/omsp_uart.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/omsp_uart.v" 98 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093203991 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "GFX_CTRL gfx_ctrl ogfx_reg.v(206) " "Verilog HDL Declaration information at ogfx_reg.v(206): object \"GFX_CTRL\" differs only in case from object \"gfx_ctrl\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 206 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093203997 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "GFX_STATUS gfx_status ogfx_reg.v(207) " "Verilog HDL Declaration information at ogfx_reg.v(207): object \"GFX_STATUS\" differs only in case from object \"gfx_status\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 207 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093204001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "GFX_IRQ gfx_irq ogfx_reg.v(208) " "Verilog HDL Declaration information at ogfx_reg.v(208): object \"GFX_IRQ\" differs only in case from object \"gfx_irq\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 208 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093204001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DISPLAY_SIZE_HI display_size_hi ogfx_reg.v(213) " "Verilog HDL Declaration information at ogfx_reg.v(213): object \"DISPLAY_SIZE_HI\" differs only in case from object \"display_size_hi\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 213 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093204001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DISPLAY_SIZE_LO display_size_lo ogfx_reg.v(212) " "Verilog HDL Declaration information at ogfx_reg.v(212): object \"DISPLAY_SIZE_LO\" differs only in case from object \"display_size_lo\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 212 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093204001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DISPLAY_CFG display_cfg ogfx_reg.v(214) " "Verilog HDL Declaration information at ogfx_reg.v(214): object \"DISPLAY_CFG\" differs only in case from object \"display_cfg\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 214 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093204001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DISPLAY_REFR_CNT display_refr_cnt ogfx_reg.v(215) " "Verilog HDL Declaration information at ogfx_reg.v(215): object \"DISPLAY_REFR_CNT\" differs only in case from object \"display_refr_cnt\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 215 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093204001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LT24_CFG lt24_cfg ogfx_reg.v(217) " "Verilog HDL Declaration information at ogfx_reg.v(217): object \"LT24_CFG\" differs only in case from object \"lt24_cfg\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 217 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093204001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LT24_REFRESH lt24_refresh ogfx_reg.v(218) " "Verilog HDL Declaration information at ogfx_reg.v(218): object \"LT24_REFRESH\" differs only in case from object \"lt24_refresh\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 218 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093204001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LT24_REFRESH_SYNC lt24_refresh_sync ogfx_reg.v(219) " "Verilog HDL Declaration information at ogfx_reg.v(219): object \"LT24_REFRESH_SYNC\" differs only in case from object \"lt24_refresh_sync\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 219 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093204001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LT24_CMD lt24_cmd ogfx_reg.v(220) " "Verilog HDL Declaration information at ogfx_reg.v(220): object \"LT24_CMD\" differs only in case from object \"lt24_cmd\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 220 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093204001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LT24_STATUS lt24_status ogfx_reg.v(223) " "Verilog HDL Declaration information at ogfx_reg.v(223): object \"LT24_STATUS\" differs only in case from object \"lt24_status\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 223 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093204001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LUT_RAM_ADDR lut_ram_addr ogfx_reg.v(226) " "Verilog HDL Declaration information at ogfx_reg.v(226): object \"LUT_RAM_ADDR\" differs only in case from object \"lut_ram_addr\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 226 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093204001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LUT_RAM_DATA lut_ram_data ogfx_reg.v(227) " "Verilog HDL Declaration information at ogfx_reg.v(227): object \"LUT_RAM_DATA\" differs only in case from object \"lut_ram_data\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 227 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093204001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FRAME_SELECT frame_select ogfx_reg.v(229) " "Verilog HDL Declaration information at ogfx_reg.v(229): object \"FRAME_SELECT\" differs only in case from object \"frame_select\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 229 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093204001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FRAME0_PTR_HI frame0_ptr_hi ogfx_reg.v(231) " "Verilog HDL Declaration information at ogfx_reg.v(231): object \"FRAME0_PTR_HI\" differs only in case from object \"frame0_ptr_hi\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 231 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093204001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FRAME0_PTR_LO frame0_ptr_lo ogfx_reg.v(230) " "Verilog HDL Declaration information at ogfx_reg.v(230): object \"FRAME0_PTR_LO\" differs only in case from object \"frame0_ptr_lo\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 230 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093204001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FRAME1_PTR_HI frame1_ptr_hi ogfx_reg.v(233) " "Verilog HDL Declaration information at ogfx_reg.v(233): object \"FRAME1_PTR_HI\" differs only in case from object \"frame1_ptr_hi\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 233 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093204001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FRAME1_PTR_LO frame1_ptr_lo ogfx_reg.v(232) " "Verilog HDL Declaration information at ogfx_reg.v(232): object \"FRAME1_PTR_LO\" differs only in case from object \"frame1_ptr_lo\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 232 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093204001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VID_RAM0_CFG vid_ram0_cfg ogfx_reg.v(239) " "Verilog HDL Declaration information at ogfx_reg.v(239): object \"VID_RAM0_CFG\" differs only in case from object \"vid_ram0_cfg\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 239 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093204001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VID_RAM0_WIDTH vid_ram0_width ogfx_reg.v(240) " "Verilog HDL Declaration information at ogfx_reg.v(240): object \"VID_RAM0_WIDTH\" differs only in case from object \"vid_ram0_width\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 240 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093204001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VID_RAM0_ADDR_HI vid_ram0_addr_hi ogfx_reg.v(242) " "Verilog HDL Declaration information at ogfx_reg.v(242): object \"VID_RAM0_ADDR_HI\" differs only in case from object \"vid_ram0_addr_hi\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 242 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093204001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VID_RAM0_ADDR_LO vid_ram0_addr_lo ogfx_reg.v(241) " "Verilog HDL Declaration information at ogfx_reg.v(241): object \"VID_RAM0_ADDR_LO\" differs only in case from object \"vid_ram0_addr_lo\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 241 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093204001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VID_RAM0_DATA vid_ram0_data ogfx_reg.v(243) " "Verilog HDL Declaration information at ogfx_reg.v(243): object \"VID_RAM0_DATA\" differs only in case from object \"vid_ram0_data\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 243 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093204002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VID_RAM1_CFG vid_ram1_cfg ogfx_reg.v(245) " "Verilog HDL Declaration information at ogfx_reg.v(245): object \"VID_RAM1_CFG\" differs only in case from object \"vid_ram1_cfg\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 245 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093204002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VID_RAM1_WIDTH vid_ram1_width ogfx_reg.v(246) " "Verilog HDL Declaration information at ogfx_reg.v(246): object \"VID_RAM1_WIDTH\" differs only in case from object \"vid_ram1_width\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 246 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093204002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VID_RAM1_ADDR_HI vid_ram1_addr_hi ogfx_reg.v(248) " "Verilog HDL Declaration information at ogfx_reg.v(248): object \"VID_RAM1_ADDR_HI\" differs only in case from object \"vid_ram1_addr_hi\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 248 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093204002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VID_RAM1_ADDR_LO vid_ram1_addr_lo ogfx_reg.v(247) " "Verilog HDL Declaration information at ogfx_reg.v(247): object \"VID_RAM1_ADDR_LO\" differs only in case from object \"vid_ram1_addr_lo\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 247 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093204002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VID_RAM1_DATA vid_ram1_data ogfx_reg.v(249) " "Verilog HDL Declaration information at ogfx_reg.v(249): object \"VID_RAM1_DATA\" differs only in case from object \"vid_ram1_data\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 249 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093204002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "GPU_STAT gpu_stat ogfx_reg.v(253) " "Verilog HDL Declaration information at ogfx_reg.v(253): object \"GPU_STAT\" differs only in case from object \"gpu_stat\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 253 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1560093204002 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(284) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(284)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_if_lt24.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_if_lt24.v" 284 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093204007 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(284) " "Unrecognized synthesis attribute \"off\" at ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(284)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_if_lt24.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_if_lt24.v" 284 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093204007 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(286) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(286)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_if_lt24.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_if_lt24.v" 286 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093204007 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(286) " "Unrecognized synthesis attribute \"on\" at ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(286)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_if_lt24.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_if_lt24.v" 286 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093204007 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(401) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(401)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_if_lt24.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_if_lt24.v" 401 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093204008 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(401) " "Unrecognized synthesis attribute \"off\" at ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(401)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_if_lt24.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_if_lt24.v" 401 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093204008 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(403) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(403)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_if_lt24.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_if_lt24.v" 403 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093204008 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(403) " "Unrecognized synthesis attribute \"on\" at ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(403)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_if_lt24.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_if_lt24.v" 403 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093204008 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(244) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(244)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" 244 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093204010 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(244) " "Unrecognized synthesis attribute \"off\" at ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(244)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" 244 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093204010 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(246) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(246)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" 246 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093204010 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(246) " "Unrecognized synthesis attribute \"on\" at ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(246)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" 246 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093204010 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(292) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(292)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" 292 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093204011 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(292) " "Unrecognized synthesis attribute \"off\" at ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(292)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" 292 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093204011 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(294) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(294)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" 294 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093204011 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(294) " "Unrecognized synthesis attribute \"on\" at ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(294)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" 294 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093204011 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v(295) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v(295)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_reg.v" 295 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093204012 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off ../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v(295) " "Unrecognized synthesis attribute \"off\" at ../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v(295)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_reg.v" 295 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093204012 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v(297) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v(297)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_reg.v" 297 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093204012 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on ../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v(297) " "Unrecognized synthesis attribute \"on\" at ../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v(297)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_reg.v" 297 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093204012 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v(225) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v(225)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_dma.v" 225 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093204014 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off ../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v(225) " "Unrecognized synthesis attribute \"off\" at ../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v(225)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_dma.v" 225 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093204014 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v(227) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v(227)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_dma.v" 227 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093204014 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on ../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v(227) " "Unrecognized synthesis attribute \"on\" at ../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v(227)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_dma.v" 227 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093204014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/scripts/design_rtl.v 53 53 " "Found 53 design units, including 53 entities, in source file /home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/scripts/design_rtl.v" { { "Info" "ISGN_ENTITY_NAME" "1 openMSP430_fpga " "Found entity 1: openMSP430_fpga" {  } { { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204022 ""} { "Info" "ISGN_ENTITY_NAME" "2 omsp_de0_nano_soc_led_key_sw " "Found entity 2: omsp_de0_nano_soc_led_key_sw" {  } { { "../../../rtl/verilog/omsp_de0_nano_soc_led_key_sw.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/omsp_de0_nano_soc_led_key_sw.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204022 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_debouncer_10ms " "Found entity 3: sync_debouncer_10ms" {  } { { "../../../rtl/verilog/sync_debouncer_10ms.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/sync_debouncer_10ms.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204022 ""} { "Info" "ISGN_ENTITY_NAME" "4 ram_16x75k " "Found entity 4: ram_16x75k" {  } { { "../../../rtl/verilog/mega/ram_16x75k.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/ram_16x75k.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204022 ""} { "Info" "ISGN_ENTITY_NAME" "5 ram_16x512 " "Found entity 5: ram_16x512" {  } { { "../../../rtl/verilog/mega/ram_16x512.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/ram_16x512.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204022 ""} { "Info" "ISGN_ENTITY_NAME" "6 ram_16x16k " "Found entity 6: ram_16x16k" {  } { { "../../../rtl/verilog/mega/ram_16x16k.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/ram_16x16k.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204022 ""} { "Info" "ISGN_ENTITY_NAME" "7 ram_16x8k " "Found entity 7: ram_16x8k" {  } { { "../../../rtl/verilog/mega/ram_16x8k.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/ram_16x8k.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204022 ""} { "Info" "ISGN_ENTITY_NAME" "8 io_buf_iobuf_bidir_loo " "Found entity 8: io_buf_iobuf_bidir_loo" {  } { { "../../../rtl/verilog/mega/io_buf.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/io_buf.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204022 ""} { "Info" "ISGN_ENTITY_NAME" "9 io_buf " "Found entity 9: io_buf" {  } { { "../../../rtl/verilog/mega/io_buf.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/io_buf.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204022 ""} { "Info" "ISGN_ENTITY_NAME" "10 in_buf_iobuf_in_v0i " "Found entity 10: in_buf_iobuf_in_v0i" {  } { { "../../../rtl/verilog/mega/in_buf.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/in_buf.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204022 ""} { "Info" "ISGN_ENTITY_NAME" "11 in_buf " "Found entity 11: in_buf" {  } { { "../../../rtl/verilog/mega/in_buf.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/in_buf.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204022 ""} { "Info" "ISGN_ENTITY_NAME" "12 pll " "Found entity 12: pll" {  } { { "../../../rtl/verilog/mega/pll.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204022 ""} { "Info" "ISGN_ENTITY_NAME" "13 openMSP430 " "Found entity 13: openMSP430" {  } { { "../../../rtl/verilog/openmsp430/openMSP430.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/openMSP430.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204022 ""} { "Info" "ISGN_ENTITY_NAME" "14 omsp_frontend " "Found entity 14: omsp_frontend" {  } { { "../../../rtl/verilog/openmsp430/omsp_frontend.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204022 ""} { "Info" "ISGN_ENTITY_NAME" "15 omsp_execution_unit " "Found entity 15: omsp_execution_unit" {  } { { "../../../rtl/verilog/openmsp430/omsp_execution_unit.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_execution_unit.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204022 ""} { "Info" "ISGN_ENTITY_NAME" "16 omsp_register_file " "Found entity 16: omsp_register_file" {  } { { "../../../rtl/verilog/openmsp430/omsp_register_file.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_register_file.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204022 ""} { "Info" "ISGN_ENTITY_NAME" "17 omsp_alu " "Found entity 17: omsp_alu" {  } { { "../../../rtl/verilog/openmsp430/omsp_alu.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_alu.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204022 ""} { "Info" "ISGN_ENTITY_NAME" "18 omsp_sfr " "Found entity 18: omsp_sfr" {  } { { "../../../rtl/verilog/openmsp430/omsp_sfr.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_sfr.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204022 ""} { "Info" "ISGN_ENTITY_NAME" "19 omsp_mem_backbone " "Found entity 19: omsp_mem_backbone" {  } { { "../../../rtl/verilog/openmsp430/omsp_mem_backbone.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_mem_backbone.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204022 ""} { "Info" "ISGN_ENTITY_NAME" "20 omsp_clock_module " "Found entity 20: omsp_clock_module" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_module.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204022 ""} { "Info" "ISGN_ENTITY_NAME" "21 omsp_dbg " "Found entity 21: omsp_dbg" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204022 ""} { "Info" "ISGN_ENTITY_NAME" "22 omsp_dbg_hwbrk " "Found entity 22: omsp_dbg_hwbrk" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_hwbrk.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_hwbrk.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204022 ""} { "Info" "ISGN_ENTITY_NAME" "23 omsp_dbg_uart " "Found entity 23: omsp_dbg_uart" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_uart.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_uart.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204022 ""} { "Info" "ISGN_ENTITY_NAME" "24 omsp_dbg_i2c " "Found entity 24: omsp_dbg_i2c" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_i2c.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204022 ""} { "Info" "ISGN_ENTITY_NAME" "25 omsp_watchdog " "Found entity 25: omsp_watchdog" {  } { { "../../../rtl/verilog/openmsp430/omsp_watchdog.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_watchdog.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204022 ""} { "Info" "ISGN_ENTITY_NAME" "26 omsp_multiplier " "Found entity 26: omsp_multiplier" {  } { { "../../../rtl/verilog/openmsp430/omsp_multiplier.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_multiplier.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204022 ""} { "Info" "ISGN_ENTITY_NAME" "27 omsp_sync_reset " "Found entity 27: omsp_sync_reset" {  } { { "../../../rtl/verilog/openmsp430/omsp_sync_reset.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_sync_reset.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204022 ""} { "Info" "ISGN_ENTITY_NAME" "28 omsp_sync_cell " "Found entity 28: omsp_sync_cell" {  } { { "../../../rtl/verilog/openmsp430/omsp_sync_cell.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_sync_cell.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204022 ""} { "Info" "ISGN_ENTITY_NAME" "29 omsp_scan_mux " "Found entity 29: omsp_scan_mux" {  } { { "../../../rtl/verilog/openmsp430/omsp_scan_mux.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_scan_mux.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204022 ""} { "Info" "ISGN_ENTITY_NAME" "30 omsp_and_gate " "Found entity 30: omsp_and_gate" {  } { { "../../../rtl/verilog/openmsp430/omsp_and_gate.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_and_gate.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204022 ""} { "Info" "ISGN_ENTITY_NAME" "31 omsp_wakeup_cell " "Found entity 31: omsp_wakeup_cell" {  } { { "../../../rtl/verilog/openmsp430/omsp_wakeup_cell.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_wakeup_cell.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204022 ""} { "Info" "ISGN_ENTITY_NAME" "32 omsp_clock_gate " "Found entity 32: omsp_clock_gate" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_gate.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_gate.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204022 ""} { "Info" "ISGN_ENTITY_NAME" "33 omsp_clock_mux " "Found entity 33: omsp_clock_mux" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_mux.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_mux.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204022 ""} { "Info" "ISGN_ENTITY_NAME" "34 omsp_timerA " "Found entity 34: omsp_timerA" {  } { { "../../../rtl/verilog/openmsp430/periph/omsp_timerA.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/periph/omsp_timerA.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204022 ""} { "Info" "ISGN_ENTITY_NAME" "35 omsp_qwark " "Found entity 35: omsp_qwark" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204022 ""} { "Info" "ISGN_ENTITY_NAME" "36 omsp_qwark_periph " "Found entity 36: omsp_qwark_periph" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark_periph.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204022 ""} { "Info" "ISGN_ENTITY_NAME" "37 priority_encoder " "Found entity 37: priority_encoder" {  } { { "../../../rtl/verilog/priority_encoder.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/priority_encoder.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204022 ""} { "Info" "ISGN_ENTITY_NAME" "38 ram_dp " "Found entity 38: ram_dp" {  } { { "../../../rtl/verilog/ram_dp.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/ram_dp.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204022 ""} { "Info" "ISGN_ENTITY_NAME" "39 omsp_uart " "Found entity 39: omsp_uart" {  } { { "../../../rtl/verilog/omsp_uart.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/omsp_uart.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204022 ""} { "Info" "ISGN_ENTITY_NAME" "40 openGFX430 " "Found entity 40: openGFX430" {  } { { "../../../rtl/verilog/opengfx430/openGFX430.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/openGFX430.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204022 ""} { "Info" "ISGN_ENTITY_NAME" "41 ogfx_reg " "Found entity 41: ogfx_reg" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204022 ""} { "Info" "ISGN_ENTITY_NAME" "42 ogfx_reg_fifo " "Found entity 42: ogfx_reg_fifo" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg_fifo.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg_fifo.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204022 ""} { "Info" "ISGN_ENTITY_NAME" "43 ogfx_reg_vram_if " "Found entity 43: ogfx_reg_vram_if" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg_vram_if.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg_vram_if.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204022 ""} { "Info" "ISGN_ENTITY_NAME" "44 ogfx_reg_vram_addr " "Found entity 44: ogfx_reg_vram_addr" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg_vram_addr.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg_vram_addr.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204022 ""} { "Info" "ISGN_ENTITY_NAME" "45 ogfx_if_lt24 " "Found entity 45: ogfx_if_lt24" {  } { { "../../../rtl/verilog/opengfx430/ogfx_if_lt24.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_if_lt24.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204022 ""} { "Info" "ISGN_ENTITY_NAME" "46 ogfx_backend " "Found entity 46: ogfx_backend" {  } { { "../../../rtl/verilog/opengfx430/ogfx_backend.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204022 ""} { "Info" "ISGN_ENTITY_NAME" "47 ogfx_backend_frame_fifo " "Found entity 47: ogfx_backend_frame_fifo" {  } { { "../../../rtl/verilog/opengfx430/ogfx_backend_frame_fifo.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_frame_fifo.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204022 ""} { "Info" "ISGN_ENTITY_NAME" "48 ogfx_backend_lut_fifo " "Found entity 48: ogfx_backend_lut_fifo" {  } { { "../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204022 ""} { "Info" "ISGN_ENTITY_NAME" "49 ogfx_gpu " "Found entity 49: ogfx_gpu" {  } { { "../../../rtl/verilog/opengfx430/ogfx_gpu.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204022 ""} { "Info" "ISGN_ENTITY_NAME" "50 ogfx_gpu_reg " "Found entity 50: ogfx_gpu_reg" {  } { { "../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_reg.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204022 ""} { "Info" "ISGN_ENTITY_NAME" "51 ogfx_gpu_dma " "Found entity 51: ogfx_gpu_dma" {  } { { "../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_dma.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204022 ""} { "Info" "ISGN_ENTITY_NAME" "52 ogfx_gpu_dma_addr " "Found entity 52: ogfx_gpu_dma_addr" {  } { { "../../../rtl/verilog/opengfx430/ogfx_gpu_dma_addr.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_dma_addr.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204022 ""} { "Info" "ISGN_ENTITY_NAME" "53 ogfx_ram_arbiter " "Found entity 53: ogfx_ram_arbiter" {  } { { "../../../rtl/verilog/opengfx430/ogfx_ram_arbiter.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_ram_arbiter.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093204022 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_track_en omsp_qwark.v(245) " "Verilog HDL Implicit Net warning at omsp_qwark.v(245): created implicit net for \"mem_track_en\"" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 245 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560093204024 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dly_irq_qwark_acc omsp_qwark_periph.v(186) " "Verilog HDL Implicit Net warning at omsp_qwark_periph.v(186): created implicit net for \"dly_irq_qwark_acc\"" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark_periph.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v" 186 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560093204024 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "priority_encoder priority_encoder.v(46) " "Verilog HDL Parameter Declaration warning at priority_encoder.v(46): Parameter Declaration in module \"priority_encoder\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../../rtl/verilog/priority_encoder.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/priority_encoder.v" 46 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1560093204091 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "priority_encoder priority_encoder.v(47) " "Verilog HDL Parameter Declaration warning at priority_encoder.v(47): Parameter Declaration in module \"priority_encoder\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../../rtl/verilog/priority_encoder.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/priority_encoder.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1560093204091 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "openMSP430_fpga " "Elaborating entity \"openMSP430_fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1560093204247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "openMSP430 openMSP430:openmsp430_0 " "Elaborating entity \"openMSP430\" for hierarchy \"openMSP430:openmsp430_0\"" {  } { { "../../../rtl/verilog/openMSP430_fpga.v" "openmsp430_0" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560093204265 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_fe_mab_0 openMSP430.v(482) " "Verilog HDL or VHDL warning at openMSP430.v(482): object \"UNUSED_fe_mab_0\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/openMSP430.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/openMSP430.v" 482 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204267 "|openMSP430_fpga|openMSP430:openmsp430_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "omsp_clock_module openMSP430:openmsp430_0\|omsp_clock_module:clock_module_0 " "Elaborating entity \"omsp_clock_module\" for hierarchy \"openMSP430:openmsp430_0\|omsp_clock_module:clock_module_0\"" {  } { { "../../../rtl/verilog/openmsp430/openMSP430.v" "clock_module_0" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/openMSP430.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560093204291 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nodiv_smclk omsp_clock_module.v(164) " "Verilog HDL or VHDL warning at omsp_clock_module.v(164): object \"nodiv_smclk\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_module.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204294 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_clock_module:clock_module_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_cpuoff omsp_clock_module.v(378) " "Verilog HDL or VHDL warning at omsp_clock_module.v(378): object \"UNUSED_cpuoff\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_module.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v" 378 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204295 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_clock_module:clock_module_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_mclk_enable omsp_clock_module.v(379) " "Verilog HDL or VHDL warning at omsp_clock_module.v(379): object \"UNUSED_mclk_enable\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_module.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v" 379 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204295 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_clock_module:clock_module_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_mclk_dma_wkup omsp_clock_module.v(380) " "Verilog HDL or VHDL warning at omsp_clock_module.v(380): object \"UNUSED_mclk_dma_wkup\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_module.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v" 380 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204295 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_clock_module:clock_module_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_scg0 omsp_clock_module.v(508) " "Verilog HDL or VHDL warning at omsp_clock_module.v(508): object \"UNUSED_scg0\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_module.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v" 508 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204295 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_clock_module:clock_module_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_cpu_en_wkup1 omsp_clock_module.v(509) " "Verilog HDL or VHDL warning at omsp_clock_module.v(509): object \"UNUSED_cpu_en_wkup1\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_module.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v" 509 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204295 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_clock_module:clock_module_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_en_aux_s omsp_clock_module.v(681) " "Verilog HDL or VHDL warning at omsp_clock_module.v(681): object \"cpu_en_aux_s\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_module.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v" 681 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204295 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_clock_module:clock_module_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpuoff_and_mclk_dma_wkup_s omsp_clock_module.v(724) " "Verilog HDL or VHDL warning at omsp_clock_module.v(724): object \"cpuoff_and_mclk_dma_wkup_s\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_module.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v" 724 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204295 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_clock_module:clock_module_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mclk_wkup_s omsp_clock_module.v(725) " "Verilog HDL or VHDL warning at omsp_clock_module.v(725): object \"mclk_wkup_s\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_module.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v" 725 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204295 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_clock_module:clock_module_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_mclk_wkup omsp_clock_module.v(747) " "Verilog HDL or VHDL warning at omsp_clock_module.v(747): object \"UNUSED_mclk_wkup\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_module.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v" 747 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204295 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_clock_module:clock_module_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mclk_div_en omsp_clock_module.v(779) " "Verilog HDL or VHDL warning at omsp_clock_module.v(779): object \"mclk_div_en\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_module.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v" 779 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204295 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_clock_module:clock_module_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mclk_dma_div_en omsp_clock_module.v(780) " "Verilog HDL or VHDL warning at omsp_clock_module.v(780): object \"mclk_dma_div_en\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_module.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v" 780 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204295 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_clock_module:clock_module_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_scan_enable omsp_clock_module.v(960) " "Verilog HDL or VHDL warning at omsp_clock_module.v(960): object \"UNUSED_scan_enable\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_module.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v" 960 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204295 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_clock_module:clock_module_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_scan_mode omsp_clock_module.v(961) " "Verilog HDL or VHDL warning at omsp_clock_module.v(961): object \"UNUSED_scan_mode\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_module.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v" 961 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204296 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_clock_module:clock_module_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "omsp_sync_cell openMSP430:openmsp430_0\|omsp_clock_module:clock_module_0\|omsp_sync_cell:sync_cell_lfxt_clk " "Elaborating entity \"omsp_sync_cell\" for hierarchy \"openMSP430:openmsp430_0\|omsp_clock_module:clock_module_0\|omsp_sync_cell:sync_cell_lfxt_clk\"" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_module.v" "sync_cell_lfxt_clk" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560093204304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "omsp_sync_reset openMSP430:openmsp430_0\|omsp_clock_module:clock_module_0\|omsp_sync_reset:sync_reset_por " "Elaborating entity \"omsp_sync_reset\" for hierarchy \"openMSP430:openmsp430_0\|omsp_clock_module:clock_module_0\|omsp_sync_reset:sync_reset_por\"" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_module.v" "sync_reset_por" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v" 1223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560093204307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "omsp_frontend openMSP430:openmsp430_0\|omsp_frontend:frontend_0 " "Elaborating entity \"omsp_frontend\" for hierarchy \"openMSP430:openmsp430_0\|omsp_frontend:frontend_0\"" {  } { { "../../../rtl/verilog/openmsp430/openMSP430.v" "frontend_0" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/openMSP430.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560093204311 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_scan_enable omsp_frontend.v(314) " "Verilog HDL or VHDL warning at omsp_frontend.v(314): object \"UNUSED_scan_enable\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_frontend.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v" 314 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204312 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_frontend:frontend_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_dma_en omsp_frontend.v(390) " "Verilog HDL or VHDL warning at omsp_frontend.v(390): object \"UNUSED_dma_en\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_frontend.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v" 390 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204313 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_frontend:frontend_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_wkup omsp_frontend.v(391) " "Verilog HDL or VHDL warning at omsp_frontend.v(391): object \"UNUSED_wkup\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_frontend.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v" 391 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204313 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_frontend:frontend_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_wdt_wkup omsp_frontend.v(392) " "Verilog HDL or VHDL warning at omsp_frontend.v(392): object \"UNUSED_wdt_wkup\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_frontend.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v" 392 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204313 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_frontend:frontend_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_nmi_wkup omsp_frontend.v(393) " "Verilog HDL or VHDL warning at omsp_frontend.v(393): object \"UNUSED_nmi_wkup\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_frontend.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v" 393 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204313 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_frontend:frontend_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_dma_wkup omsp_frontend.v(394) " "Verilog HDL or VHDL warning at omsp_frontend.v(394): object \"UNUSED_dma_wkup\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_frontend.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v" 394 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204313 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_frontend:frontend_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "omsp_execution_unit openMSP430:openmsp430_0\|omsp_execution_unit:execution_unit_0 " "Elaborating entity \"omsp_execution_unit\" for hierarchy \"openMSP430:openmsp430_0\|omsp_execution_unit:execution_unit_0\"" {  } { { "../../../rtl/verilog/openmsp430/openMSP430.v" "execution_unit_0" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/openMSP430.v" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560093204354 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_inst_ad_idx omsp_execution_unit.v(423) " "Verilog HDL or VHDL warning at omsp_execution_unit.v(423): object \"UNUSED_inst_ad_idx\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_execution_unit.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_execution_unit.v" 423 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204355 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_inst_ad_indir omsp_execution_unit.v(424) " "Verilog HDL or VHDL warning at omsp_execution_unit.v(424): object \"UNUSED_inst_ad_indir\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_execution_unit.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_execution_unit.v" 424 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204355 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_inst_ad_indir_i omsp_execution_unit.v(425) " "Verilog HDL or VHDL warning at omsp_execution_unit.v(425): object \"UNUSED_inst_ad_indir_i\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_execution_unit.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_execution_unit.v" 425 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204355 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_inst_ad_symb omsp_execution_unit.v(426) " "Verilog HDL or VHDL warning at omsp_execution_unit.v(426): object \"UNUSED_inst_ad_symb\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_execution_unit.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_execution_unit.v" 426 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204355 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_inst_ad_imm omsp_execution_unit.v(427) " "Verilog HDL or VHDL warning at omsp_execution_unit.v(427): object \"UNUSED_inst_ad_imm\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_execution_unit.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_execution_unit.v" 427 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204355 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_inst_ad_const omsp_execution_unit.v(428) " "Verilog HDL or VHDL warning at omsp_execution_unit.v(428): object \"UNUSED_inst_ad_const\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_execution_unit.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_execution_unit.v" 428 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204355 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "omsp_register_file openMSP430:openmsp430_0\|omsp_execution_unit:execution_unit_0\|omsp_register_file:register_file_0 " "Elaborating entity \"omsp_register_file\" for hierarchy \"openMSP430:openmsp430_0\|omsp_execution_unit:execution_unit_0\|omsp_register_file:register_file_0\"" {  } { { "../../../rtl/verilog/openmsp430/omsp_execution_unit.v" "register_file_0" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_execution_unit.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560093204369 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_scan_enable omsp_register_file.v(158) " "Verilog HDL or VHDL warning at omsp_register_file.v(158): object \"UNUSED_scan_enable\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_register_file.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_register_file.v" 158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204370 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_reg_sp_val_0 omsp_register_file.v(172) " "Verilog HDL or VHDL warning at omsp_register_file.v(172): object \"UNUSED_reg_sp_val_0\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_register_file.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_register_file.v" 172 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204371 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "omsp_alu openMSP430:openmsp430_0\|omsp_execution_unit:execution_unit_0\|omsp_alu:alu_0 " "Elaborating entity \"omsp_alu\" for hierarchy \"openMSP430:openmsp430_0\|omsp_execution_unit:execution_unit_0\|omsp_alu:alu_0\"" {  } { { "../../../rtl/verilog/openmsp430/omsp_execution_unit.v" "alu_0" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_execution_unit.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560093204418 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_inst_so_rra omsp_alu.v(254) " "Verilog HDL or VHDL warning at omsp_alu.v(254): object \"UNUSED_inst_so_rra\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_alu.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_alu.v" 254 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204419 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_alu:alu_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_inst_so_push omsp_alu.v(255) " "Verilog HDL or VHDL warning at omsp_alu.v(255): object \"UNUSED_inst_so_push\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_alu.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_alu.v" 255 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204419 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_alu:alu_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_inst_so_call omsp_alu.v(256) " "Verilog HDL or VHDL warning at omsp_alu.v(256): object \"UNUSED_inst_so_call\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_alu.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_alu.v" 256 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204419 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_alu:alu_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_inst_so_reti omsp_alu.v(257) " "Verilog HDL or VHDL warning at omsp_alu.v(257): object \"UNUSED_inst_so_reti\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_alu.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_alu.v" 257 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204419 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_alu:alu_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_inst_jmp omsp_alu.v(258) " "Verilog HDL or VHDL warning at omsp_alu.v(258): object \"UNUSED_inst_jmp\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_alu.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_alu.v" 258 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204419 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_alu:alu_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_inst_alu omsp_alu.v(259) " "Verilog HDL or VHDL warning at omsp_alu.v(259): object \"UNUSED_inst_alu\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_alu.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_alu.v" 259 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204419 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_alu:alu_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "omsp_mem_backbone openMSP430:openmsp430_0\|omsp_mem_backbone:mem_backbone_0 " "Elaborating entity \"omsp_mem_backbone\" for hierarchy \"openMSP430:openmsp430_0\|omsp_mem_backbone:mem_backbone_0\"" {  } { { "../../../rtl/verilog/openmsp430/openMSP430.v" "mem_backbone_0" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/openMSP430.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560093204430 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_dma_addr omsp_mem_backbone.v(213) " "Verilog HDL or VHDL warning at omsp_mem_backbone.v(213): object \"UNUSED_dma_addr\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_mem_backbone.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_mem_backbone.v" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204431 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_dma_din omsp_mem_backbone.v(214) " "Verilog HDL or VHDL warning at omsp_mem_backbone.v(214): object \"UNUSED_dma_din\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_mem_backbone.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_mem_backbone.v" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204431 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_dma_en omsp_mem_backbone.v(215) " "Verilog HDL or VHDL warning at omsp_mem_backbone.v(215): object \"UNUSED_dma_en\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_mem_backbone.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_mem_backbone.v" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204431 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_dma_priority omsp_mem_backbone.v(216) " "Verilog HDL or VHDL warning at omsp_mem_backbone.v(216): object \"UNUSED_dma_priority\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_mem_backbone.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_mem_backbone.v" 216 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204431 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_dma_we omsp_mem_backbone.v(217) " "Verilog HDL or VHDL warning at omsp_mem_backbone.v(217): object \"UNUSED_dma_we\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_mem_backbone.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_mem_backbone.v" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204431 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_scan_enable omsp_mem_backbone.v(331) " "Verilog HDL or VHDL warning at omsp_mem_backbone.v(331): object \"UNUSED_scan_enable\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_mem_backbone.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_mem_backbone.v" 331 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204431 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 omsp_mem_backbone.v(230) " "Verilog HDL assignment warning at omsp_mem_backbone.v(230): truncated value with size 32 to match size of target (16)" {  } { { "../../../rtl/verilog/openmsp430/omsp_mem_backbone.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_mem_backbone.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560093204432 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 omsp_mem_backbone.v(239) " "Verilog HDL assignment warning at omsp_mem_backbone.v(239): truncated value with size 32 to match size of target (16)" {  } { { "../../../rtl/verilog/openmsp430/omsp_mem_backbone.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_mem_backbone.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560093204432 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 omsp_mem_backbone.v(258) " "Verilog HDL assignment warning at omsp_mem_backbone.v(258): truncated value with size 32 to match size of target (16)" {  } { { "../../../rtl/verilog/openmsp430/omsp_mem_backbone.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_mem_backbone.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560093204432 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 omsp_mem_backbone.v(263) " "Verilog HDL assignment warning at omsp_mem_backbone.v(263): truncated value with size 32 to match size of target (16)" {  } { { "../../../rtl/verilog/openmsp430/omsp_mem_backbone.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_mem_backbone.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560093204432 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 omsp_mem_backbone.v(268) " "Verilog HDL assignment warning at omsp_mem_backbone.v(268): truncated value with size 32 to match size of target (16)" {  } { { "../../../rtl/verilog/openmsp430/omsp_mem_backbone.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_mem_backbone.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560093204432 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "omsp_sfr openMSP430:openmsp430_0\|omsp_sfr:sfr_0 " "Elaborating entity \"omsp_sfr\" for hierarchy \"openMSP430:openmsp430_0\|omsp_sfr:sfr_0\"" {  } { { "../../../rtl/verilog/openmsp430/openMSP430.v" "sfr_0" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/openMSP430.v" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560093204442 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_scan_mode omsp_sfr.v(367) " "Verilog HDL or VHDL warning at omsp_sfr.v(367): object \"UNUSED_scan_mode\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_sfr.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_sfr.v" 367 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204443 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_sfr:sfr_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_nmi omsp_sfr.v(368) " "Verilog HDL or VHDL warning at omsp_sfr.v(368): object \"UNUSED_nmi\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_sfr.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_sfr.v" 368 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204443 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_sfr:sfr_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_nmi_acc omsp_sfr.v(369) " "Verilog HDL or VHDL warning at omsp_sfr.v(369): object \"UNUSED_nmi_acc\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_sfr.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_sfr.v" 369 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204443 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_sfr:sfr_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_wdtnmies omsp_sfr.v(370) " "Verilog HDL or VHDL warning at omsp_sfr.v(370): object \"UNUSED_wdtnmies\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_sfr.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_sfr.v" 370 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204443 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_sfr:sfr_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_per_din_15_8 omsp_sfr.v(374) " "Verilog HDL or VHDL warning at omsp_sfr.v(374): object \"UNUSED_per_din_15_8\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_sfr.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_sfr.v" 374 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204443 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_sfr:sfr_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 omsp_sfr.v(240) " "Verilog HDL assignment warning at omsp_sfr.v(240): truncated value with size 32 to match size of target (7)" {  } { { "../../../rtl/verilog/openmsp430/omsp_sfr.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_sfr.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560093204444 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_sfr:sfr_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 omsp_sfr.v(246) " "Verilog HDL assignment warning at omsp_sfr.v(246): truncated value with size 32 to match size of target (9)" {  } { { "../../../rtl/verilog/openmsp430/omsp_sfr.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_sfr.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560093204444 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_sfr:sfr_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 omsp_sfr.v(247) " "Verilog HDL assignment warning at omsp_sfr.v(247): truncated value with size 32 to match size of target (6)" {  } { { "../../../rtl/verilog/openmsp430/omsp_sfr.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_sfr.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560093204444 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_sfr:sfr_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "omsp_watchdog openMSP430:openmsp430_0\|omsp_watchdog:watchdog_0 " "Elaborating entity \"omsp_watchdog\" for hierarchy \"openMSP430:openmsp430_0\|omsp_watchdog:watchdog_0\"" {  } { { "../../../rtl/verilog/openmsp430/openMSP430.v" "watchdog_0" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/openMSP430.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560093204449 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_scan_enable omsp_watchdog.v(170) " "Verilog HDL or VHDL warning at omsp_watchdog.v(170): object \"UNUSED_scan_enable\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_watchdog.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_watchdog.v" 170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204450 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_watchdog:watchdog_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_scan_mode omsp_watchdog.v(556) " "Verilog HDL or VHDL warning at omsp_watchdog.v(556): object \"UNUSED_scan_mode\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_watchdog.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_watchdog.v" 556 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204450 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_watchdog:watchdog_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_smclk omsp_watchdog.v(557) " "Verilog HDL or VHDL warning at omsp_watchdog.v(557): object \"UNUSED_smclk\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_watchdog.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_watchdog.v" 557 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204450 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_watchdog:watchdog_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_aclk omsp_watchdog.v(558) " "Verilog HDL or VHDL warning at omsp_watchdog.v(558): object \"UNUSED_aclk\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_watchdog.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_watchdog.v" 558 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204450 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_watchdog:watchdog_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_per_din omsp_watchdog.v(560) " "Verilog HDL or VHDL warning at omsp_watchdog.v(560): object \"UNUSED_per_din\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_watchdog.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_watchdog.v" 560 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204450 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_watchdog:watchdog_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "omsp_multiplier openMSP430:openmsp430_0\|omsp_multiplier:multiplier_0 " "Elaborating entity \"omsp_multiplier\" for hierarchy \"openMSP430:openmsp430_0\|omsp_multiplier:multiplier_0\"" {  } { { "../../../rtl/verilog/openmsp430/openMSP430.v" "multiplier_0" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/openMSP430.v" 580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560093204455 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_scan_enable omsp_multiplier.v(168) " "Verilog HDL or VHDL warning at omsp_multiplier.v(168): object \"UNUSED_scan_enable\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_multiplier.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_multiplier.v" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204456 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_multiplier:multiplier_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "omsp_dbg openMSP430:openmsp430_0\|omsp_dbg:dbg_0 " "Elaborating entity \"omsp_dbg\" for hierarchy \"openMSP430:openmsp430_0\|omsp_dbg:dbg_0\"" {  } { { "../../../rtl/verilog/openmsp430/openMSP430.v" "dbg_0" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/openMSP430.v" 638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560093204469 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_eu_mab omsp_dbg.v(493) " "Verilog HDL or VHDL warning at omsp_dbg.v(493): object \"UNUSED_eu_mab\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 493 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204471 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_dbg:dbg_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_eu_mb_en omsp_dbg.v(494) " "Verilog HDL or VHDL warning at omsp_dbg.v(494): object \"UNUSED_eu_mb_en\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 494 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204471 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_dbg:dbg_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_eu_mb_wr omsp_dbg.v(495) " "Verilog HDL or VHDL warning at omsp_dbg.v(495): object \"UNUSED_eu_mb_wr\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 495 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204471 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_dbg:dbg_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_pc omsp_dbg.v(496) " "Verilog HDL or VHDL warning at omsp_dbg.v(496): object \"UNUSED_pc\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 496 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204471 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_dbg:dbg_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_dbg_i2c_addr omsp_dbg.v(865) " "Verilog HDL or VHDL warning at omsp_dbg.v(865): object \"UNUSED_dbg_i2c_addr\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 865 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204471 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_dbg:dbg_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_dbg_i2c_broadcast omsp_dbg.v(866) " "Verilog HDL or VHDL warning at omsp_dbg.v(866): object \"UNUSED_dbg_i2c_broadcast\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 866 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204471 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_dbg:dbg_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_dbg_i2c_scl omsp_dbg.v(867) " "Verilog HDL or VHDL warning at omsp_dbg.v(867): object \"UNUSED_dbg_i2c_scl\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 867 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204471 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_dbg:dbg_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_dbg_i2c_sda_in omsp_dbg.v(868) " "Verilog HDL or VHDL warning at omsp_dbg.v(868): object \"UNUSED_dbg_i2c_sda_in\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 868 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204471 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_dbg:dbg_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_dbg_rd_rdy omsp_dbg.v(869) " "Verilog HDL or VHDL warning at omsp_dbg.v(869): object \"UNUSED_dbg_rd_rdy\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 869 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204471 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_dbg:dbg_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "omsp_dbg_uart openMSP430:openmsp430_0\|omsp_dbg:dbg_0\|omsp_dbg_uart:dbg_uart_0 " "Elaborating entity \"omsp_dbg_uart\" for hierarchy \"openMSP430:openmsp430_0\|omsp_dbg:dbg_0\|omsp_dbg_uart:dbg_uart_0\"" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "dbg_uart_0" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560093204498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "omsp_de0_nano_soc_led_key_sw omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0 " "Elaborating entity \"omsp_de0_nano_soc_led_key_sw\" for hierarchy \"omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0\"" {  } { { "../../../rtl/verilog/openMSP430_fpga.v" "de0_nano_soc_led_key_sw_0" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560093204523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_debouncer_10ms omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0\|sync_debouncer_10ms:sync_debouncer_10ms_key1 " "Elaborating entity \"sync_debouncer_10ms\" for hierarchy \"omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0\|sync_debouncer_10ms:sync_debouncer_10ms_key1\"" {  } { { "../../../rtl/verilog/omsp_de0_nano_soc_led_key_sw.v" "sync_debouncer_10ms_key1" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/omsp_de0_nano_soc_led_key_sw.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560093204534 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 sync_debouncer_10ms.v(75) " "Verilog HDL assignment warning at sync_debouncer_10ms.v(75): truncated value with size 32 to match size of target (19)" {  } { { "../../../rtl/verilog/sync_debouncer_10ms.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/sync_debouncer_10ms.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560093204535 "|openMSP430_fpga|omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "omsp_timerA omsp_timerA:timerA_0 " "Elaborating entity \"omsp_timerA\" for hierarchy \"omsp_timerA:timerA_0\"" {  } { { "../../../rtl/verilog/openMSP430_fpga.v" "timerA_0" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560093204540 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "512 128 omsp_timerA.v(179) " "Verilog HDL assignment warning at omsp_timerA.v(179): truncated value with size 512 to match size of target (128)" {  } { { "../../../rtl/verilog/openmsp430/periph/omsp_timerA.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/periph/omsp_timerA.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560093204544 "|openMSP430_fpga|omsp_timerA:timerA_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "512 128 omsp_timerA.v(180) " "Verilog HDL assignment warning at omsp_timerA.v(180): truncated value with size 512 to match size of target (128)" {  } { { "../../../rtl/verilog/openmsp430/periph/omsp_timerA.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/periph/omsp_timerA.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560093204545 "|openMSP430_fpga|omsp_timerA:timerA_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_16x16k ram_16x16k:pmem_0 " "Elaborating entity \"ram_16x16k\" for hierarchy \"ram_16x16k:pmem_0\"" {  } { { "../../../rtl/verilog/openMSP430_fpga.v" "pmem_0" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560093204572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_16x16k:pmem_0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram_16x16k:pmem_0\|altsyncram:altsyncram_component\"" {  } { { "../../../rtl/verilog/mega/ram_16x16k.v" "altsyncram_component" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/ram_16x16k.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560093204653 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_16x16k:pmem_0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram_16x16k:pmem_0\|altsyncram:altsyncram_component\"" {  } { { "../../../rtl/verilog/mega/ram_16x16k.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/ram_16x16k.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560093204655 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_16x16k:pmem_0\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram_16x16k:pmem_0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file pmem.mif " "Parameter \"init_file\" = \"pmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204655 ""}  } { { "../../../rtl/verilog/mega/ram_16x16k.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/ram_16x16k.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560093204655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b1l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b1l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b1l1 " "Found entity 1: altsyncram_b1l1" {  } { { "db/altsyncram_b1l1.tdf" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/db/altsyncram_b1l1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093204712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b1l1 ram_16x16k:pmem_0\|altsyncram:altsyncram_component\|altsyncram_b1l1:auto_generated " "Elaborating entity \"altsyncram_b1l1\" for hierarchy \"ram_16x16k:pmem_0\|altsyncram:altsyncram_component\|altsyncram_b1l1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/hiram/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560093204712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093204754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa ram_16x16k:pmem_0\|altsyncram:altsyncram_component\|altsyncram_b1l1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"ram_16x16k:pmem_0\|altsyncram:altsyncram_component\|altsyncram_b1l1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_b1l1.tdf" "decode3" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/db/altsyncram_b1l1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560093204754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_iob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_iob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_iob " "Found entity 1: mux_iob" {  } { { "db/mux_iob.tdf" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/db/mux_iob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093204801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_iob ram_16x16k:pmem_0\|altsyncram:altsyncram_component\|altsyncram_b1l1:auto_generated\|mux_iob:mux2 " "Elaborating entity \"mux_iob\" for hierarchy \"ram_16x16k:pmem_0\|altsyncram:altsyncram_component\|altsyncram_b1l1:auto_generated\|mux_iob:mux2\"" {  } { { "db/altsyncram_b1l1.tdf" "mux2" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/db/altsyncram_b1l1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560093204801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_16x8k ram_16x8k:dmem_0 " "Elaborating entity \"ram_16x8k\" for hierarchy \"ram_16x8k:dmem_0\"" {  } { { "../../../rtl/verilog/openMSP430_fpga.v" "dmem_0" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560093204806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_16x8k:dmem_0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram_16x8k:dmem_0\|altsyncram:altsyncram_component\"" {  } { { "../../../rtl/verilog/mega/ram_16x8k.v" "altsyncram_component" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/ram_16x8k.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560093204813 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_16x8k:dmem_0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram_16x8k:dmem_0\|altsyncram:altsyncram_component\"" {  } { { "../../../rtl/verilog/mega/ram_16x8k.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/ram_16x8k.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560093204815 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_16x8k:dmem_0\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram_16x8k:dmem_0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204815 ""}  } { { "../../../rtl/verilog/mega/ram_16x8k.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/ram_16x8k.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560093204815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b4j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b4j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b4j1 " "Found entity 1: altsyncram_b4j1" {  } { { "db/altsyncram_b4j1.tdf" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/db/altsyncram_b4j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093204855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b4j1 ram_16x8k:dmem_0\|altsyncram:altsyncram_component\|altsyncram_b4j1:auto_generated " "Elaborating entity \"altsyncram_b4j1\" for hierarchy \"ram_16x8k:dmem_0\|altsyncram:altsyncram_component\|altsyncram_b4j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/hiram/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560093204856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_0 " "Elaborating entity \"pll\" for hierarchy \"pll:pll_0\"" {  } { { "../../../rtl/verilog/openMSP430_fpga.v" "pll_0" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560093204858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_0\|altpll:altpll_component\"" {  } { { "../../../rtl/verilog/mega/pll.v" "altpll_component" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/pll.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560093204892 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_0\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_0\|altpll:altpll_component\"" {  } { { "../../../rtl/verilog/mega/pll.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/pll.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560093204898 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_0\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 125000 " "Parameter \"clk1_phase_shift\" = \"125000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093204898 ""}  } { { "../../../rtl/verilog/mega/pll.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/pll.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560093204898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093204942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093204942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_0\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_0\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/hiram/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560093204943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "omsp_qwark_periph omsp_qwark_periph:qwark_periph_0 " "Elaborating entity \"omsp_qwark_periph\" for hierarchy \"omsp_qwark_periph:qwark_periph_0\"" {  } { { "../../../rtl/verilog/openMSP430_fpga.v" "qwark_periph_0" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560093204946 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 omsp_qwark_periph.v(325) " "Verilog HDL assignment warning at omsp_qwark_periph.v(325): truncated value with size 32 to match size of target (16)" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark_periph.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560093204953 "|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 omsp_qwark_periph.v(331) " "Verilog HDL assignment warning at omsp_qwark_periph.v(331): truncated value with size 32 to match size of target (13)" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark_periph.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560093204954 "|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "omsp_qwark omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0 " "Elaborating entity \"omsp_qwark\" for hierarchy \"omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\"" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark_periph.v" "qwark_0" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560093204973 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tlb_buff_wr_en omsp_qwark.v(114) " "Verilog HDL or VHDL warning at omsp_qwark.v(114): object \"tlb_buff_wr_en\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204974 "|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_buff_0 omsp_qwark.v(443) " "Verilog HDL or VHDL warning at omsp_qwark.v(443): object \"rd_buff_0\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 443 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204974 "|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_buff_1 omsp_qwark.v(444) " "Verilog HDL or VHDL warning at omsp_qwark.v(444): object \"rd_buff_1\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 444 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204974 "|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_buff_2 omsp_qwark.v(445) " "Verilog HDL or VHDL warning at omsp_qwark.v(445): object \"rd_buff_2\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 445 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204975 "|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_buff_3 omsp_qwark.v(446) " "Verilog HDL or VHDL warning at omsp_qwark.v(446): object \"rd_buff_3\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 446 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204975 "|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_buff_4 omsp_qwark.v(447) " "Verilog HDL or VHDL warning at omsp_qwark.v(447): object \"rd_buff_4\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 447 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204975 "|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_buff_5 omsp_qwark.v(448) " "Verilog HDL or VHDL warning at omsp_qwark.v(448): object \"rd_buff_5\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 448 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204975 "|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_buff_6 omsp_qwark.v(449) " "Verilog HDL or VHDL warning at omsp_qwark.v(449): object \"rd_buff_6\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 449 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204975 "|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_buff_7 omsp_qwark.v(450) " "Verilog HDL or VHDL warning at omsp_qwark.v(450): object \"rd_buff_7\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 450 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204975 "|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_buff_8 omsp_qwark.v(451) " "Verilog HDL or VHDL warning at omsp_qwark.v(451): object \"rd_buff_8\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 451 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204975 "|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_buff_9 omsp_qwark.v(452) " "Verilog HDL or VHDL warning at omsp_qwark.v(452): object \"rd_buff_9\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 452 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204975 "|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_buff_10 omsp_qwark.v(453) " "Verilog HDL or VHDL warning at omsp_qwark.v(453): object \"rd_buff_10\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 453 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204975 "|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_buff_11 omsp_qwark.v(454) " "Verilog HDL or VHDL warning at omsp_qwark.v(454): object \"rd_buff_11\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 454 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204975 "|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_buff_12 omsp_qwark.v(455) " "Verilog HDL or VHDL warning at omsp_qwark.v(455): object \"rd_buff_12\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 455 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204975 "|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_buff_13 omsp_qwark.v(456) " "Verilog HDL or VHDL warning at omsp_qwark.v(456): object \"rd_buff_13\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 456 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204975 "|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_buff_14 omsp_qwark.v(457) " "Verilog HDL or VHDL warning at omsp_qwark.v(457): object \"rd_buff_14\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 457 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204975 "|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_buff_15 omsp_qwark.v(458) " "Verilog HDL or VHDL warning at omsp_qwark.v(458): object \"rd_buff_15\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 458 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204975 "|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_match_addr omsp_qwark.v(509) " "Verilog HDL or VHDL warning at omsp_qwark.v(509): object \"rd_match_addr\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 509 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204975 "|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_buff_0 omsp_qwark.v(519) " "Verilog HDL or VHDL warning at omsp_qwark.v(519): object \"wr_buff_0\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 519 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204975 "|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_buff_1 omsp_qwark.v(520) " "Verilog HDL or VHDL warning at omsp_qwark.v(520): object \"wr_buff_1\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 520 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204975 "|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_buff_2 omsp_qwark.v(521) " "Verilog HDL or VHDL warning at omsp_qwark.v(521): object \"wr_buff_2\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 521 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204976 "|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_buff_3 omsp_qwark.v(522) " "Verilog HDL or VHDL warning at omsp_qwark.v(522): object \"wr_buff_3\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 522 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204976 "|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_buff_4 omsp_qwark.v(523) " "Verilog HDL or VHDL warning at omsp_qwark.v(523): object \"wr_buff_4\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 523 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204976 "|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_buff_5 omsp_qwark.v(524) " "Verilog HDL or VHDL warning at omsp_qwark.v(524): object \"wr_buff_5\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 524 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204976 "|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_buff_6 omsp_qwark.v(525) " "Verilog HDL or VHDL warning at omsp_qwark.v(525): object \"wr_buff_6\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 525 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204976 "|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_buff_7 omsp_qwark.v(526) " "Verilog HDL or VHDL warning at omsp_qwark.v(526): object \"wr_buff_7\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 526 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204976 "|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_buff_8 omsp_qwark.v(527) " "Verilog HDL or VHDL warning at omsp_qwark.v(527): object \"wr_buff_8\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 527 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204976 "|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_buff_9 omsp_qwark.v(528) " "Verilog HDL or VHDL warning at omsp_qwark.v(528): object \"wr_buff_9\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 528 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204976 "|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_buff_10 omsp_qwark.v(529) " "Verilog HDL or VHDL warning at omsp_qwark.v(529): object \"wr_buff_10\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 529 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204976 "|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_buff_11 omsp_qwark.v(530) " "Verilog HDL or VHDL warning at omsp_qwark.v(530): object \"wr_buff_11\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 530 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204976 "|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_buff_12 omsp_qwark.v(531) " "Verilog HDL or VHDL warning at omsp_qwark.v(531): object \"wr_buff_12\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 531 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204976 "|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_buff_13 omsp_qwark.v(532) " "Verilog HDL or VHDL warning at omsp_qwark.v(532): object \"wr_buff_13\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 532 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204976 "|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_buff_14 omsp_qwark.v(533) " "Verilog HDL or VHDL warning at omsp_qwark.v(533): object \"wr_buff_14\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 533 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204976 "|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_buff_15 omsp_qwark.v(534) " "Verilog HDL or VHDL warning at omsp_qwark.v(534): object \"wr_buff_15\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 534 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204976 "|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_match_addr omsp_qwark.v(584) " "Verilog HDL or VHDL warning at omsp_qwark.v(584): object \"wr_match_addr\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 584 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560093204976 "|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 omsp_qwark.v(225) " "Verilog HDL assignment warning at omsp_qwark.v(225): truncated value with size 32 to match size of target (4)" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560093204978 "|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "omsp_qwark.v(286) " "Verilog HDL Case Statement warning at omsp_qwark.v(286): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 286 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1560093204979 "|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "en omsp_qwark.v(321) " "Verilog HDL Always Construct warning at omsp_qwark.v(321): variable \"en\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 321 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560093204979 "|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 omsp_qwark.v(408) " "Verilog HDL assignment warning at omsp_qwark.v(408): truncated value with size 32 to match size of target (3)" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560093204980 "|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "omsp_uart omsp_uart:uart_0 " "Elaborating entity \"omsp_uart\" for hierarchy \"omsp_uart:uart_0\"" {  } { { "../../../rtl/verilog/openMSP430_fpga.v" "uart_0" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560093205221 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "openMSP430:openmsp430_0\|omsp_multiplier:multiplier_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"openMSP430:openmsp430_0\|omsp_multiplier:multiplier_0\|Mult0\"" {  } { { "../../../rtl/verilog/openmsp430/omsp_multiplier.v" "Mult0" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_multiplier.v" 396 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560093209501 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1560093209501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "openMSP430:openmsp430_0\|omsp_multiplier:multiplier_0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"openMSP430:openmsp430_0\|omsp_multiplier:multiplier_0\|lpm_mult:Mult0\"" {  } { { "../../../rtl/verilog/openmsp430/omsp_multiplier.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_multiplier.v" 396 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560093209532 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "openMSP430:openmsp430_0\|omsp_multiplier:multiplier_0\|lpm_mult:Mult0 " "Instantiated megafunction \"openMSP430:openmsp430_0\|omsp_multiplier:multiplier_0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093209532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093209532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093209532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093209532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093209532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093209532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093209532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093209532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560093209532 ""}  } { { "../../../rtl/verilog/openmsp430/omsp_multiplier.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_multiplier.v" 396 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560093209532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_p4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_p4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_p4t " "Found entity 1: mult_p4t" {  } { { "db/mult_p4t.tdf" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/db/mult_p4t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560093209568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093209568 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_uart.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_uart.v" 75 -1 0 } } { "../../../rtl/verilog/omsp_uart.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/omsp_uart.v" 446 -1 0 } } { "../../../rtl/verilog/openmsp430/omsp_frontend.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v" 915 -1 0 } } { "../../../rtl/verilog/openmsp430/omsp_frontend.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v" 114 -1 0 } } { "../../../rtl/verilog/openmsp430/omsp_clock_module.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v" 1245 -1 0 } } { "../../../rtl/verilog/openmsp430/omsp_frontend.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v" 339 -1 0 } } { "../../../rtl/verilog/openmsp430/omsp_sync_reset.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_sync_reset.v" 72 -1 0 } } { "../../../rtl/verilog/openmsp430/omsp_dbg_uart.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_uart.v" 118 -1 0 } } { "../../../rtl/verilog/openmsp430/omsp_dbg_uart.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_uart.v" 130 -1 0 } } { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 334 -1 0 } } { "../../../rtl/verilog/omsp_uart.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/omsp_uart.v" 324 -1 0 } } { "../../../rtl/verilog/omsp_uart.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/omsp_uart.v" 311 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1560093210129 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1560093210129 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1560093211737 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1560093215405 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/output_files/openMSP430_fpga.map.smsg " "Generated suppressed messages file /home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/output_files/openMSP430_fpga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093215542 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1560093215859 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560093215859 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK2_50 " "No output dependent on input pin \"FPGA_CLK2_50\"" {  } { { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560093216209 "|openMSP430_fpga|FPGA_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EX_RST " "No output dependent on input pin \"EX_RST\"" {  } { { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560093216209 "|openMSP430_fpga|EX_RST"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1560093216209 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5070 " "Implemented 5070 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1560093216209 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1560093216209 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4997 " "Implemented 4997 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1560093216209 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1560093216209 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1560093216209 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1560093216209 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1560093216209 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 174 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 174 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1068 " "Peak virtual memory: 1068 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560093216228 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun  9 08:13:36 2019 " "Processing ended: Sun Jun  9 08:13:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560093216228 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560093216228 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560093216228 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1560093216228 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1560093217138 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560093217139 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun  9 08:13:36 2019 " "Processing started: Sun Jun  9 08:13:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560093217139 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1560093217139 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off openMSP430_fpga -c openMSP430_fpga " "Command: quartus_fit --read_settings_files=off --write_settings_files=off openMSP430_fpga -c openMSP430_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1560093217139 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1560093217219 ""}
{ "Info" "0" "" "Project  = openMSP430_fpga" {  } {  } 0 0 "Project  = openMSP430_fpga" 0 0 "Fitter" 0 0 1560093217221 ""}
{ "Info" "0" "" "Revision = openMSP430_fpga" {  } {  } 0 0 "Revision = openMSP430_fpga" 0 0 "Fitter" 0 0 1560093217221 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1560093217341 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Fitter" 0 -1 1560093217341 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "openMSP430_fpga EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"openMSP430_fpga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1560093217362 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1560093217462 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1560093217462 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for pll:pll_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 1127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1560093217527 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 2 25 180 125000 " "Implementing clock multiplication of 2, clock division of 25, and phase shift of 180 degrees (125000 ps) for pll:pll_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 1128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1560093217527 ""}  } { { "db/pll_altpll.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 1127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1560093217527 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1560093217685 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1560093217690 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560093217831 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560093217831 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560093217831 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1560093217831 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 8708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560093217852 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 8710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560093217852 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 8712 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560093217852 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 8714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560093217852 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 8716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560093217852 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1560093217852 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1560093217854 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1560093218122 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 22 " "No exact pin location assignment(s) for 4 pins of 22 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1560093218533 ""}
{ "Info" "ISTA_SDC_FOUND" "../scripts/design.sdc " "Reading SDC File: '../scripts/design.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1560093219201 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1560093219251 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1560093219251 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1560093219251 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1560093219251 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1560093219252 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1560093219252 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "1000.000 FPGA_CLK1_50 " "1000.000 FPGA_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1560093219252 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1560093219252 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node pll:pll_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560093219985 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL4E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL4E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560093219985 ""}  } { { "db/pll_altpll.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/db/pll_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 1127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560093219985 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node pll:pll_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560093219986 ""}  } { { "db/pll_altpll.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/db/pll_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 1127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560093219986 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dco_clk  " "Automatically promoted node dco_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560093219986 ""}  } { { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 101 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 3100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560093219986 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mclk2  " "Automatically promoted node mclk2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560093219986 ""}  } { { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 106 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 3101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560093219986 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openMSP430:openmsp430_0\|omsp_clock_module:clock_module_0\|omsp_sync_cell:sync_cell_puc\|data_sync\[1\]  " "Automatically promoted node openMSP430:openmsp430_0\|omsp_clock_module:clock_module_0\|omsp_sync_cell:sync_cell_puc\|data_sync\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560093219986 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|irq_flag " "Destination node omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|irq_flag" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 302 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560093219986 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|wr_buff_wr_en " "Destination node omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|wr_buff_wr_en" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 113 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 875 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560093219986 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|rd_buff_wr_en " "Destination node omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|rd_buff_wr_en" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 112 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 874 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560093219986 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|read_address\[14\] " "Destination node omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|read_address\[14\]" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 333 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560093219986 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openMSP430:openmsp430_0\|omsp_dbg:dbg_0\|dbg_halt_cmd~1 " "Destination node openMSP430:openmsp430_0\|omsp_dbg:dbg_0\|dbg_halt_cmd~1" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 91 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 4426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560093219986 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|rd_buff~60 " "Destination node omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|rd_buff~60" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 441 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 6421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560093219986 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|always16~0 " "Destination node omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|always16~0" {  } { { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 6422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560093219986 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|rd_buff~61 " "Destination node omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|rd_buff~61" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 441 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 6425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560093219986 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|rd_buff~62 " "Destination node omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|rd_buff~62" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 441 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 6426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560093219986 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|rd_buff~63 " "Destination node omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|rd_buff~63" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 441 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 6427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560093219986 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1560093219986 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1560093219986 ""}  } { { "../../../rtl/verilog/openmsp430/omsp_sync_cell.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_sync_cell.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 3249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560093219986 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openMSP430:openmsp430_0\|omsp_clock_module:clock_module_0\|dbg_rst_noscan  " "Automatically promoted node openMSP430:openmsp430_0\|omsp_clock_module:clock_module_0\|dbg_rst_noscan " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560093219986 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openMSP430:openmsp430_0\|omsp_clock_module:clock_module_0\|puc_s " "Destination node openMSP430:openmsp430_0\|omsp_clock_module:clock_module_0\|puc_s" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_module.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v" 1276 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 3062 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560093219986 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1560093219986 ""}  } { { "../../../rtl/verilog/openmsp430/omsp_clock_module.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v" 1245 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 3058 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560093219986 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1560093220539 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1560093220546 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1560093220547 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1560093220558 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1560093220569 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1560093220581 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1560093220854 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1560093220861 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1560093220861 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 2.5V 2 1 0 " "Number of I/O pins in group: 3 (unused VREF, 2.5V VCCIO, 2 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1560093220867 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1560093220867 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1560093220867 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 8 6 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1560093220868 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 2 14 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1560093220868 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 23 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1560093220868 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 1 19 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1560093220868 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 4 14 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1560093220868 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1560093220868 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 4 20 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1560093220868 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 2 22 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1560093220868 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1560093220868 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1560093220868 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[1\] OUT_PLL_4MHZ~output " "PLL \"pll:pll_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"OUT_PLL_4MHZ~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/db/pll_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "/home/hiram/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../../../rtl/verilog/mega/pll.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/pll.v" 98 0 0 } } { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 362 0 0 } } { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 59 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1560093220919 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADDR\[0\] " "Node \"ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560093221185 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADDR\[1\] " "Node \"ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560093221185 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADDR_CE " "Node \"ADDR_CE\" is assigned to location or region, but does not exist in design" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADDR_CE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560093221185 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OUT_PLL " "Node \"OUT_PLL\" is assigned to location or region, but does not exist in design" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OUT_PLL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560093221185 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TL_ADDR\[0\] " "Node \"TL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560093221185 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TL_ADDR\[1\] " "Node \"TL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560093221185 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "WAR " "Node \"WAR\" is assigned to location or region, but does not exist in design" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "WAR" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560093221185 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1560093221185 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560093221185 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1560093221198 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1560093222536 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560093224663 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1560093224727 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1560093226769 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560093226769 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1560093227605 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1560093231079 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1560093231079 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1560093231729 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1560093231729 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1560093231729 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560093231730 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.70 " "Total time spent on timing analysis during the Fitter is 1.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1560093231971 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1560093232026 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1560093232935 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1560093232938 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1560093233894 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560093234961 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1560093235576 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "8 Cyclone IV E " "8 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_CLK1_50 3.3-V LVTTL R8 " "Pin FPGA_CLK1_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { FPGA_CLK1_50 } } } { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK1_50" } } } } { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560093235596 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560093235596 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RX 3.3-V LVTTL B5 " "Pin UART_RX uses I/O standard 3.3-V LVTTL at B5" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { UART_RX } } } { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RX" } } } } { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560093235596 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { KEY[1] } } } { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560093235596 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL M15 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560093235596 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL B9 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560093235596 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL T8 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560093235596 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL M1 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560093235596 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1560093235596 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/output_files/openMSP430_fpga.fit.smsg " "Generated suppressed messages file /home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/output_files/openMSP430_fpga.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1560093235901 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 18 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1211 " "Peak virtual memory: 1211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560093236676 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun  9 08:13:56 2019 " "Processing ended: Sun Jun  9 08:13:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560093236676 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560093236676 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560093236676 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1560093236676 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1560093237597 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560093237600 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun  9 08:13:57 2019 " "Processing started: Sun Jun  9 08:13:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560093237600 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1560093237600 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off openMSP430_fpga -c openMSP430_fpga " "Command: quartus_asm --read_settings_files=off --write_settings_files=off openMSP430_fpga -c openMSP430_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1560093237600 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1560093237887 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1560093238702 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1560093238726 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "834 " "Peak virtual memory: 834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560093238865 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun  9 08:13:58 2019 " "Processing ended: Sun Jun  9 08:13:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560093238865 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560093238865 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560093238865 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1560093238865 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1560093239005 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1560093239574 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560093239574 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun  9 08:13:59 2019 " "Processing started: Sun Jun  9 08:13:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560093239574 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1560093239574 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta openMSP430_fpga -c openMSP430_fpga " "Command: quartus_sta openMSP430_fpga -c openMSP430_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1560093239574 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1560093239656 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1560093239817 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Timing Analyzer" 0 -1 1560093239817 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560093239879 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560093239879 ""}
{ "Info" "ISTA_SDC_FOUND" "../scripts/design.sdc " "Reading SDC File: '../scripts/design.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1560093240325 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1560093240364 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1560093240364 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560093240364 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup FPGA_CLK1_50 (Rise) FPGA_CLK1_50 (Rise) 0.020 0.030 " "Setup clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1560093240365 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold FPGA_CLK1_50 (Rise) FPGA_CLK1_50 (Rise) 0.020 0.030 " "Hold clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1560093240365 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1560093240365 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1560093240365 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1560093240373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 965.646 " "Worst-case setup slack is 965.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560093241400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560093241400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  965.646               0.000 FPGA_CLK1_50  " "  965.646               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560093241400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560093241400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.357 " "Worst-case hold slack is 0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560093241603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560093241603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 FPGA_CLK1_50  " "    0.357               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560093241603 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560093241603 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 995.645 " "Worst-case recovery slack is 995.645" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560093241638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560093241638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  995.645               0.000 FPGA_CLK1_50  " "  995.645               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560093241638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560093241638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.927 " "Worst-case removal slack is 0.927" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560093241668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560093241668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.927               0.000 FPGA_CLK1_50  " "    0.927               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560093241668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560093241668 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.977 " "Worst-case minimum pulse width slack is 9.977" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560093241670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560093241670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.977               0.000 FPGA_CLK1_50  " "    9.977               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560093241670 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560093241670 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560093242448 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560093242448 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560093242448 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560093242448 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 1994.489 ns " "Worst Case Available Settling Time: 1994.489 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560093242448 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560093242448 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560093242448 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1560093242451 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1560093242479 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1560093243578 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1560093243784 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1560093243784 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560093243784 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup FPGA_CLK1_50 (Rise) FPGA_CLK1_50 (Rise) 0.020 0.030 " "Setup clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1560093243784 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold FPGA_CLK1_50 (Rise) FPGA_CLK1_50 (Rise) 0.020 0.030 " "Hold clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1560093243784 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1560093243784 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 968.923 " "Worst-case setup slack is 968.923" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560093244308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560093244308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  968.923               0.000 FPGA_CLK1_50  " "  968.923               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560093244308 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560093244308 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560093244511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560093244511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 FPGA_CLK1_50  " "    0.311               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560093244511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560093244511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 996.131 " "Worst-case recovery slack is 996.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560093244542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560093244542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  996.131               0.000 FPGA_CLK1_50  " "  996.131               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560093244542 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560093244542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.835 " "Worst-case removal slack is 0.835" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560093244575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560093244575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.835               0.000 FPGA_CLK1_50  " "    0.835               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560093244575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560093244575 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.980 " "Worst-case minimum pulse width slack is 9.980" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560093244578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560093244578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.980               0.000 FPGA_CLK1_50  " "    9.980               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560093244578 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560093244578 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560093245347 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560093245347 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560093245347 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560093245347 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 1995.106 ns " "Worst Case Available Settling Time: 1995.106 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560093245347 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560093245347 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560093245347 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1560093245350 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1560093245514 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1560093245514 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560093245514 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup FPGA_CLK1_50 (Rise) FPGA_CLK1_50 (Rise) 0.020 0.030 " "Setup clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1560093245514 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold FPGA_CLK1_50 (Rise) FPGA_CLK1_50 (Rise) 0.020 0.030 " "Hold clock transfer from FPGA_CLK1_50 (Rise) to FPGA_CLK1_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1560093245514 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1560093245514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 979.525 " "Worst-case setup slack is 979.525" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560093245731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560093245731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  979.525               0.000 FPGA_CLK1_50  " "  979.525               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560093245731 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560093245731 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.185 " "Worst-case hold slack is 0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560093245960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560093245960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 FPGA_CLK1_50  " "    0.185               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560093245960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560093245960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 997.371 " "Worst-case recovery slack is 997.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560093245999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560093245999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  997.371               0.000 FPGA_CLK1_50  " "  997.371               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560093245999 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560093245999 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.507 " "Worst-case removal slack is 0.507" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560093246035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560093246035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.507               0.000 FPGA_CLK1_50  " "    0.507               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560093246035 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560093246035 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 10.000 " "Worst-case minimum pulse width slack is 10.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560093246038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560093246038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.000               0.000 FPGA_CLK1_50  " "   10.000               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560093246038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560093246038 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560093246908 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560093246908 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560093246908 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560093246908 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 1996.786 ns " "Worst Case Available Settling Time: 1996.786 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560093246908 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560093246908 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560093246908 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1560093247215 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1560093247215 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 10 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "865 " "Peak virtual memory: 865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560093247273 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun  9 08:14:07 2019 " "Processing ended: Sun Jun  9 08:14:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560093247273 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560093247273 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560093247273 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1560093247273 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 203 s " "Quartus Prime Full Compilation was successful. 0 errors, 203 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1560093247435 ""}
