Running in Lattice mode

Starting:    C:\lscc\diamond\3.10_x64\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.10_x64\synpbase
Hostname:    LAPTOP-7VBFQ3A1
Date:        Tue Jun 12 10:10:52 2018
Version:     M-2017.03L-SP1-1

Arguments:   -product synplify_pro -batch lcd00_lcd00_synplify.tcl
ProductType: synplify_pro




log file: "C:\Users\Jorge Castillo\Documents\ESCOM\5\Arquitectura\2\Practicas\lcd00_renglon\lcd00\lcd00_lcd00.srr"
Running: hdl_info_gen in foreground

Generating HDL info...

hdl_info_gen completed
# Tue Jun 12 10:10:54 2018

Return Code: 0
Run Time:00h:00m:02s
Copied C:\Users\Jorge Castillo\Documents\ESCOM\5\Arquitectura\2\Practicas\lcd00_renglon\lcd00\lcd00_lcd00.srr to C:\Users\Jorge Castillo\Documents\ESCOM\5\Arquitectura\2\Practicas\lcd00_renglon\lcd00\lcd00_lcd00.srf
log file: "C:\Users\Jorge Castillo\Documents\ESCOM\5\Arquitectura\2\Practicas\lcd00_renglon\lcd00\lcd00_lcd00.srr"
Running: lcd00 in foreground

Running proj_1|lcd00

Running: compile (Compile) on proj_1|lcd00
# Tue Jun 12 10:10:54 2018

Running: compile_flow (Compile Process) on proj_1|lcd00
# Tue Jun 12 10:10:54 2018

Running: compiler (Compile Input) on proj_1|lcd00
# Tue Jun 12 10:10:54 2018
Copied C:\Users\Jorge Castillo\Documents\ESCOM\5\Arquitectura\2\Practicas\lcd00_renglon\lcd00\synwork\lcd00_lcd00_comp.srs to C:\Users\Jorge Castillo\Documents\ESCOM\5\Arquitectura\2\Practicas\lcd00_renglon\lcd00\lcd00_lcd00.srs

compiler completed
# Tue Jun 12 10:10:57 2018

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|lcd00
# Tue Jun 12 10:10:57 2018

multi_srs_gen completed
# Tue Jun 12 10:10:58 2018

Return Code: 0
Run Time:00h:00m:01s
Copied C:\Users\Jorge Castillo\Documents\ESCOM\5\Arquitectura\2\Practicas\lcd00_renglon\lcd00\synwork\lcd00_lcd00_mult.srs to C:\Users\Jorge Castillo\Documents\ESCOM\5\Arquitectura\2\Practicas\lcd00_renglon\lcd00\lcd00_lcd00.srs
Copied C:\Users\Jorge Castillo\Documents\ESCOM\5\Arquitectura\2\Practicas\lcd00_renglon\lcd00\lcd00_lcd00.srr to C:\Users\Jorge Castillo\Documents\ESCOM\5\Arquitectura\2\Practicas\lcd00_renglon\lcd00\lcd00_lcd00.srf
Complete: Compile Process on proj_1|lcd00

Running: premap (Pre-mapping) on proj_1|lcd00
# Tue Jun 12 10:10:58 2018

premap completed with warnings
# Tue Jun 12 10:11:00 2018

Return Code: 1
Run Time:00h:00m:02s
Complete: Compile on proj_1|lcd00

Running: map (Map) on proj_1|lcd00
# Tue Jun 12 10:11:00 2018
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|lcd00
# Tue Jun 12 10:11:00 2018
Copied C:\Users\Jorge Castillo\Documents\ESCOM\5\Arquitectura\2\Practicas\lcd00_renglon\lcd00\synwork\lcd00_lcd00_m.srm to C:\Users\Jorge Castillo\Documents\ESCOM\5\Arquitectura\2\Practicas\lcd00_renglon\lcd00\lcd00_lcd00.srm

fpga_mapper completed with warnings
# Tue Jun 12 10:11:02 2018

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on proj_1|lcd00
Copied C:\Users\Jorge Castillo\Documents\ESCOM\5\Arquitectura\2\Practicas\lcd00_renglon\lcd00\lcd00_lcd00.srr to C:\Users\Jorge Castillo\Documents\ESCOM\5\Arquitectura\2\Practicas\lcd00_renglon\lcd00\lcd00_lcd00.srf
Complete: Logic Synthesis on proj_1|lcd00
TCL script complete: "lcd00_lcd00_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
C:\Users\Jorge Castillo\Documents\ESCOM\5\Arquitectura\2\Practicas\lcd00_renglon\lcd00\proj_1.prj
batch mode default:no
