// ------------------------------------------------------------------------- 
// High Level Design Compiler for Intel(R) FPGAs Version 19.4 (Release Build #64)
// 
// Legal Notice: Copyright 2019 Intel Corporation.  All rights reserved.
// Your use of  Intel Corporation's design tools,  logic functions and other
// software and  tools, and its AMPP partner logic functions, and any output
// files any  of the foregoing (including  device programming  or simulation
// files), and  any associated  documentation  or information  are expressly
// subject  to the terms and  conditions of the  Intel FPGA Software License
// Agreement, Intel MegaCore Function License Agreement, or other applicable
// license agreement,  including,  without limitation,  that your use is for
// the  sole  purpose of  programming  logic devices  manufactured by  Intel
// and  sold by Intel  or its authorized  distributors. Please refer  to the
// applicable agreement for further details.
// ---------------------------------------------------------------------------

// SystemVerilog created from emscripten_compute_dom_pk_code_i_sfc_s_cA000000Zmpute_dom_pk_code157
// SystemVerilog created on Sun May 24 22:31:15 2020


(* altera_attribute = "-name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410; -name MESSAGE_DISABLE 113007; -name MESSAGE_DISABLE 10958" *)
module emscripten_compute_dom_pk_code_i_sfc_s_cA000000Zmpute_dom_pk_code157 (
    input wire [0:0] in_i_stall,
    output wire [0:0] out_o_stall,
    input wire [0:0] in_c1_eni237_0_tpl,
    input wire [0:0] in_c1_eni237_1_tpl,
    input wire [31:0] in_c1_eni237_2_tpl,
    input wire [0:0] in_c1_eni237_3_tpl,
    input wire [31:0] in_c1_eni237_4_tpl,
    input wire [31:0] in_c1_eni237_5_tpl,
    input wire [31:0] in_c1_eni237_6_tpl,
    input wire [31:0] in_c1_eni237_7_tpl,
    input wire [0:0] in_c1_eni237_8_tpl,
    input wire [31:0] in_c1_eni237_9_tpl,
    input wire [31:0] in_c1_eni237_10_tpl,
    input wire [31:0] in_c1_eni237_11_tpl,
    input wire [31:0] in_c1_eni237_12_tpl,
    input wire [31:0] in_c1_eni237_13_tpl,
    input wire [31:0] in_c1_eni237_14_tpl,
    input wire [31:0] in_c1_eni237_15_tpl,
    input wire [31:0] in_c1_eni237_16_tpl,
    input wire [31:0] in_c1_eni237_17_tpl,
    input wire [31:0] in_c1_eni237_18_tpl,
    input wire [31:0] in_c1_eni237_19_tpl,
    input wire [31:0] in_c1_eni237_20_tpl,
    input wire [31:0] in_c1_eni237_21_tpl,
    input wire [31:0] in_c1_eni237_22_tpl,
    input wire [31:0] in_c1_eni237_23_tpl,
    input wire [31:0] in_c1_eni237_24_tpl,
    input wire [31:0] in_c1_eni237_25_tpl,
    input wire [31:0] in_c1_eni237_26_tpl,
    input wire [31:0] in_c1_eni237_27_tpl,
    input wire [31:0] in_c1_eni237_28_tpl,
    input wire [31:0] in_c1_eni237_29_tpl,
    input wire [31:0] in_c1_eni237_30_tpl,
    input wire [31:0] in_c1_eni237_31_tpl,
    input wire [31:0] in_c1_eni237_32_tpl,
    input wire [31:0] in_c1_eni237_33_tpl,
    input wire [31:0] in_c1_eni237_34_tpl,
    input wire [31:0] in_c1_eni237_35_tpl,
    input wire [31:0] in_c1_eni237_36_tpl,
    input wire [31:0] in_c1_eni237_37_tpl,
    input wire [31:0] in_c1_eni237_38_tpl,
    input wire [31:0] in_c1_eni237_39_tpl,
    input wire [31:0] in_c1_eni237_40_tpl,
    input wire [31:0] in_c1_eni237_41_tpl,
    input wire [31:0] in_c1_eni237_42_tpl,
    input wire [31:0] in_c1_eni237_43_tpl,
    input wire [31:0] in_c1_eni237_44_tpl,
    input wire [31:0] in_c1_eni237_45_tpl,
    input wire [31:0] in_c1_eni237_46_tpl,
    input wire [31:0] in_c1_eni237_47_tpl,
    input wire [31:0] in_c1_eni237_48_tpl,
    input wire [31:0] in_c1_eni237_49_tpl,
    input wire [31:0] in_c1_eni237_50_tpl,
    input wire [31:0] in_c1_eni237_51_tpl,
    input wire [31:0] in_c1_eni237_52_tpl,
    input wire [31:0] in_c1_eni237_53_tpl,
    input wire [31:0] in_c1_eni237_54_tpl,
    input wire [31:0] in_c1_eni237_55_tpl,
    input wire [31:0] in_c1_eni237_56_tpl,
    input wire [31:0] in_c1_eni237_57_tpl,
    input wire [31:0] in_c1_eni237_58_tpl,
    input wire [31:0] in_c1_eni237_59_tpl,
    input wire [31:0] in_c1_eni237_60_tpl,
    input wire [31:0] in_c1_eni237_61_tpl,
    input wire [0:0] in_c1_eni237_62_tpl,
    input wire [31:0] in_c1_eni237_63_tpl,
    input wire [0:0] in_c1_eni237_64_tpl,
    input wire [31:0] in_c1_eni237_65_tpl,
    input wire [0:0] in_c1_eni237_66_tpl,
    input wire [31:0] in_c1_eni237_67_tpl,
    input wire [0:0] in_c1_eni237_68_tpl,
    input wire [31:0] in_c1_eni237_69_tpl,
    input wire [0:0] in_c1_eni237_70_tpl,
    input wire [31:0] in_c1_eni237_71_tpl,
    input wire [0:0] in_c1_eni237_72_tpl,
    input wire [31:0] in_c1_eni237_73_tpl,
    input wire [0:0] in_c1_eni237_74_tpl,
    input wire [31:0] in_c1_eni237_75_tpl,
    input wire [0:0] in_c1_eni237_76_tpl,
    input wire [31:0] in_c1_eni237_77_tpl,
    input wire [0:0] in_c1_eni237_78_tpl,
    input wire [31:0] in_c1_eni237_79_tpl,
    input wire [0:0] in_c1_eni237_80_tpl,
    input wire [31:0] in_c1_eni237_81_tpl,
    input wire [0:0] in_c1_eni237_82_tpl,
    input wire [31:0] in_c1_eni237_83_tpl,
    input wire [0:0] in_c1_eni237_84_tpl,
    input wire [31:0] in_c1_eni237_85_tpl,
    input wire [0:0] in_c1_eni237_86_tpl,
    input wire [31:0] in_c1_eni237_87_tpl,
    input wire [0:0] in_c1_eni237_88_tpl,
    input wire [31:0] in_c1_eni237_89_tpl,
    input wire [0:0] in_c1_eni237_90_tpl,
    input wire [31:0] in_c1_eni237_91_tpl,
    input wire [0:0] in_c1_eni237_92_tpl,
    input wire [31:0] in_c1_eni237_93_tpl,
    input wire [0:0] in_c1_eni237_94_tpl,
    input wire [31:0] in_c1_eni237_95_tpl,
    input wire [31:0] in_c1_eni237_96_tpl,
    input wire [31:0] in_c1_eni237_97_tpl,
    input wire [31:0] in_c1_eni237_98_tpl,
    input wire [0:0] in_c1_eni237_99_tpl,
    input wire [31:0] in_c1_eni237_100_tpl,
    input wire [0:0] in_c1_eni237_101_tpl,
    input wire [31:0] in_c1_eni237_102_tpl,
    input wire [0:0] in_c1_eni237_103_tpl,
    input wire [31:0] in_c1_eni237_104_tpl,
    input wire [0:0] in_c1_eni237_105_tpl,
    input wire [31:0] in_c1_eni237_106_tpl,
    input wire [0:0] in_c1_eni237_107_tpl,
    input wire [31:0] in_c1_eni237_108_tpl,
    input wire [0:0] in_c1_eni237_109_tpl,
    input wire [31:0] in_c1_eni237_110_tpl,
    input wire [0:0] in_c1_eni237_111_tpl,
    input wire [31:0] in_c1_eni237_112_tpl,
    input wire [0:0] in_c1_eni237_113_tpl,
    input wire [31:0] in_c1_eni237_114_tpl,
    input wire [0:0] in_c1_eni237_115_tpl,
    input wire [31:0] in_c1_eni237_116_tpl,
    input wire [0:0] in_c1_eni237_117_tpl,
    input wire [31:0] in_c1_eni237_118_tpl,
    input wire [0:0] in_c1_eni237_119_tpl,
    input wire [31:0] in_c1_eni237_120_tpl,
    input wire [31:0] in_c1_eni237_121_tpl,
    input wire [31:0] in_c1_eni237_122_tpl,
    input wire [31:0] in_c1_eni237_123_tpl,
    input wire [0:0] in_c1_eni237_124_tpl,
    input wire [31:0] in_c1_eni237_125_tpl,
    input wire [0:0] in_c1_eni237_126_tpl,
    input wire [31:0] in_c1_eni237_127_tpl,
    input wire [0:0] in_c1_eni237_128_tpl,
    input wire [31:0] in_c1_eni237_129_tpl,
    input wire [0:0] in_c1_eni237_130_tpl,
    input wire [31:0] in_c1_eni237_131_tpl,
    input wire [0:0] in_c1_eni237_132_tpl,
    input wire [31:0] in_c1_eni237_133_tpl,
    input wire [0:0] in_c1_eni237_134_tpl,
    input wire [31:0] in_c1_eni237_135_tpl,
    input wire [0:0] in_c1_eni237_136_tpl,
    input wire [31:0] in_c1_eni237_137_tpl,
    input wire [0:0] in_c1_eni237_138_tpl,
    input wire [31:0] in_c1_eni237_139_tpl,
    input wire [0:0] in_c1_eni237_140_tpl,
    input wire [31:0] in_c1_eni237_141_tpl,
    input wire [0:0] in_c1_eni237_142_tpl,
    input wire [31:0] in_c1_eni237_143_tpl,
    input wire [31:0] in_c1_eni237_144_tpl,
    input wire [31:0] in_c1_eni237_145_tpl,
    input wire [31:0] in_c1_eni237_146_tpl,
    input wire [31:0] in_c1_eni237_147_tpl,
    input wire [31:0] in_c1_eni237_148_tpl,
    input wire [31:0] in_c1_eni237_149_tpl,
    input wire [31:0] in_c1_eni237_150_tpl,
    input wire [31:0] in_c1_eni237_151_tpl,
    input wire [0:0] in_c1_eni237_152_tpl,
    input wire [31:0] in_c1_eni237_153_tpl,
    input wire [0:0] in_c1_eni237_154_tpl,
    input wire [31:0] in_c1_eni237_155_tpl,
    input wire [0:0] in_c1_eni237_156_tpl,
    input wire [31:0] in_c1_eni237_157_tpl,
    input wire [0:0] in_c1_eni237_158_tpl,
    input wire [31:0] in_c1_eni237_159_tpl,
    input wire [0:0] in_c1_eni237_160_tpl,
    input wire [31:0] in_c1_eni237_161_tpl,
    input wire [0:0] in_c1_eni237_162_tpl,
    input wire [31:0] in_c1_eni237_163_tpl,
    input wire [31:0] in_c1_eni237_164_tpl,
    input wire [31:0] in_c1_eni237_165_tpl,
    input wire [31:0] in_c1_eni237_166_tpl,
    input wire [31:0] in_c1_eni237_167_tpl,
    input wire [31:0] in_c1_eni237_168_tpl,
    input wire [31:0] in_c1_eni237_169_tpl,
    input wire [0:0] in_c1_eni237_170_tpl,
    input wire [31:0] in_c1_eni237_171_tpl,
    input wire [0:0] in_c1_eni237_172_tpl,
    input wire [31:0] in_c1_eni237_173_tpl,
    input wire [0:0] in_c1_eni237_174_tpl,
    input wire [31:0] in_c1_eni237_175_tpl,
    input wire [0:0] in_c1_eni237_176_tpl,
    input wire [31:0] in_c1_eni237_177_tpl,
    input wire [0:0] in_c1_eni237_178_tpl,
    input wire [31:0] in_c1_eni237_179_tpl,
    input wire [0:0] in_c1_eni237_180_tpl,
    input wire [31:0] in_c1_eni237_181_tpl,
    input wire [0:0] in_c1_eni237_182_tpl,
    input wire [31:0] in_c1_eni237_183_tpl,
    input wire [0:0] in_c1_eni237_184_tpl,
    input wire [31:0] in_c1_eni237_185_tpl,
    input wire [0:0] in_c1_eni237_186_tpl,
    input wire [31:0] in_c1_eni237_187_tpl,
    input wire [31:0] in_c1_eni237_188_tpl,
    input wire [31:0] in_c1_eni237_189_tpl,
    input wire [31:0] in_c1_eni237_190_tpl,
    input wire [31:0] in_c1_eni237_191_tpl,
    input wire [0:0] in_c1_eni237_192_tpl,
    input wire [31:0] in_c1_eni237_193_tpl,
    input wire [0:0] in_c1_eni237_194_tpl,
    input wire [31:0] in_c1_eni237_195_tpl,
    input wire [0:0] in_c1_eni237_196_tpl,
    input wire [31:0] in_c1_eni237_197_tpl,
    input wire [0:0] in_c1_eni237_198_tpl,
    input wire [31:0] in_c1_eni237_199_tpl,
    input wire [0:0] in_c1_eni237_200_tpl,
    input wire [31:0] in_c1_eni237_201_tpl,
    input wire [0:0] in_c1_eni237_202_tpl,
    input wire [31:0] in_c1_eni237_203_tpl,
    input wire [0:0] in_c1_eni237_204_tpl,
    input wire [31:0] in_c1_eni237_205_tpl,
    input wire [0:0] in_c1_eni237_206_tpl,
    input wire [31:0] in_c1_eni237_207_tpl,
    input wire [0:0] in_c1_eni237_208_tpl,
    input wire [31:0] in_c1_eni237_209_tpl,
    input wire [0:0] in_c1_eni237_210_tpl,
    input wire [31:0] in_c1_eni237_211_tpl,
    input wire [31:0] in_c1_eni237_212_tpl,
    input wire [31:0] in_c1_eni237_213_tpl,
    input wire [31:0] in_c1_eni237_214_tpl,
    input wire [31:0] in_c1_eni237_215_tpl,
    input wire [31:0] in_c1_eni237_216_tpl,
    input wire [0:0] in_c1_eni237_217_tpl,
    input wire [31:0] in_c1_eni237_218_tpl,
    input wire [0:0] in_c1_eni237_219_tpl,
    input wire [31:0] in_c1_eni237_220_tpl,
    input wire [0:0] in_c1_eni237_221_tpl,
    input wire [31:0] in_c1_eni237_222_tpl,
    input wire [0:0] in_c1_eni237_223_tpl,
    input wire [31:0] in_c1_eni237_224_tpl,
    input wire [0:0] in_c1_eni237_225_tpl,
    input wire [31:0] in_c1_eni237_226_tpl,
    input wire [0:0] in_c1_eni237_227_tpl,
    input wire [31:0] in_c1_eni237_228_tpl,
    input wire [0:0] in_c1_eni237_229_tpl,
    input wire [31:0] in_c1_eni237_230_tpl,
    input wire [0:0] in_c1_eni237_231_tpl,
    input wire [31:0] in_c1_eni237_232_tpl,
    input wire [0:0] in_c1_eni237_233_tpl,
    input wire [31:0] in_c1_eni237_234_tpl,
    input wire [0:0] in_c1_eni237_235_tpl,
    input wire [31:0] in_c1_eni237_236_tpl,
    input wire [0:0] in_c1_eni237_237_tpl,
    input wire [0:0] in_i_valid,
    output wire [0:0] out_c1_exit335_0_tpl,
    output wire [31:0] out_c1_exit335_1_tpl,
    output wire [0:0] out_o_valid,
    input wire clock,
    input wire resetn
    );

    wire [0:0] GND_q;
    wire [0:0] VCC_q;
    wire [0:0] input_accepted_and_q;
    wire [0:0] not_stall_out_q;
    wire [0:0] i_llvm_fpga_sfc_exit_s_c1_out_while_end_loopexit_loopexit_emscripten_compute_dom_pk_codes_c1_exit335_emscripten_compute_dom_pk_code1_aunroll_x_out_stall_entry;
    wire [0:0] i_llvm_fpga_sfc_exit_s_c1_out_while_end_loopexit_loopexit_emscripten_compute_dom_pk_codes_c1_exit335_emscripten_compute_dom_pk_code1_aunroll_x_out_valid_out;
    wire [0:0] i_llvm_fpga_sfc_exit_s_c1_out_while_end_loopexit_loopexit_emscripten_compute_dom_pk_codes_c1_exit335_emscripten_compute_dom_pk_code1_aunroll_x_out_data_out_0_tpl;
    wire [31:0] i_llvm_fpga_sfc_exit_s_c1_out_while_end_loopexit_loopexit_emscripten_compute_dom_pk_codes_c1_exit335_emscripten_compute_dom_pk_code1_aunroll_x_out_data_out_1_tpl;
    wire [0:0] i_sfc_logic_s_c1_in_while_end_loopexit_loopexit_emscripten_compute_dom_pk_codes_c1_enter333_emscripten_compute_dom_pk_code0_aunroll_x_out_o_valid;
    wire [0:0] i_sfc_logic_s_c1_in_while_end_loopexit_loopexit_emscripten_compute_dom_pk_codes_c1_enter333_emscripten_compute_dom_pk_code0_aunroll_x_out_c1_exi1_0_tpl;
    wire [31:0] i_sfc_logic_s_c1_in_while_end_loopexit_loopexit_emscripten_compute_dom_pk_codes_c1_enter333_emscripten_compute_dom_pk_code0_aunroll_x_out_c1_exi1_1_tpl;


    // i_sfc_logic_s_c1_in_while_end_loopexit_loopexit_emscripten_compute_dom_pk_codes_c1_enter333_emscripten_compute_dom_pk_code0_aunroll_x(BLACKBOX,8)@35
    // out out_o_valid@50
    // out out_unnamed_emscripten_compute_dom_pk_code1@50
    // out out_c1_exi1_0_tpl@50
    // out out_c1_exi1_1_tpl@50
    emscripten_compute_dom_pk_code_i_sfc_logA000004Zcompute_dom_pk_code0 thei_sfc_logic_s_c1_in_while_end_loopexit_loopexit_emscripten_compute_dom_pk_codes_c1_enter333_emscripten_compute_dom_pk_code0_aunroll_x (
        .in_i_valid(input_accepted_and_q),
        .in_c1_eni237_0_tpl(in_c1_eni237_0_tpl),
        .in_c1_eni237_1_tpl(in_c1_eni237_1_tpl),
        .in_c1_eni237_2_tpl(in_c1_eni237_2_tpl),
        .in_c1_eni237_3_tpl(in_c1_eni237_3_tpl),
        .in_c1_eni237_4_tpl(in_c1_eni237_4_tpl),
        .in_c1_eni237_5_tpl(in_c1_eni237_5_tpl),
        .in_c1_eni237_6_tpl(in_c1_eni237_6_tpl),
        .in_c1_eni237_7_tpl(in_c1_eni237_7_tpl),
        .in_c1_eni237_8_tpl(in_c1_eni237_8_tpl),
        .in_c1_eni237_9_tpl(in_c1_eni237_9_tpl),
        .in_c1_eni237_10_tpl(in_c1_eni237_10_tpl),
        .in_c1_eni237_11_tpl(in_c1_eni237_11_tpl),
        .in_c1_eni237_12_tpl(in_c1_eni237_12_tpl),
        .in_c1_eni237_13_tpl(in_c1_eni237_13_tpl),
        .in_c1_eni237_14_tpl(in_c1_eni237_14_tpl),
        .in_c1_eni237_15_tpl(in_c1_eni237_15_tpl),
        .in_c1_eni237_16_tpl(in_c1_eni237_16_tpl),
        .in_c1_eni237_17_tpl(in_c1_eni237_17_tpl),
        .in_c1_eni237_18_tpl(in_c1_eni237_18_tpl),
        .in_c1_eni237_19_tpl(in_c1_eni237_19_tpl),
        .in_c1_eni237_20_tpl(in_c1_eni237_20_tpl),
        .in_c1_eni237_21_tpl(in_c1_eni237_21_tpl),
        .in_c1_eni237_22_tpl(in_c1_eni237_22_tpl),
        .in_c1_eni237_23_tpl(in_c1_eni237_23_tpl),
        .in_c1_eni237_24_tpl(in_c1_eni237_24_tpl),
        .in_c1_eni237_25_tpl(in_c1_eni237_25_tpl),
        .in_c1_eni237_26_tpl(in_c1_eni237_26_tpl),
        .in_c1_eni237_27_tpl(in_c1_eni237_27_tpl),
        .in_c1_eni237_28_tpl(in_c1_eni237_28_tpl),
        .in_c1_eni237_29_tpl(in_c1_eni237_29_tpl),
        .in_c1_eni237_30_tpl(in_c1_eni237_30_tpl),
        .in_c1_eni237_31_tpl(in_c1_eni237_31_tpl),
        .in_c1_eni237_32_tpl(in_c1_eni237_32_tpl),
        .in_c1_eni237_33_tpl(in_c1_eni237_33_tpl),
        .in_c1_eni237_34_tpl(in_c1_eni237_34_tpl),
        .in_c1_eni237_35_tpl(in_c1_eni237_35_tpl),
        .in_c1_eni237_36_tpl(in_c1_eni237_36_tpl),
        .in_c1_eni237_37_tpl(in_c1_eni237_37_tpl),
        .in_c1_eni237_38_tpl(in_c1_eni237_38_tpl),
        .in_c1_eni237_39_tpl(in_c1_eni237_39_tpl),
        .in_c1_eni237_40_tpl(in_c1_eni237_40_tpl),
        .in_c1_eni237_41_tpl(in_c1_eni237_41_tpl),
        .in_c1_eni237_42_tpl(in_c1_eni237_42_tpl),
        .in_c1_eni237_43_tpl(in_c1_eni237_43_tpl),
        .in_c1_eni237_44_tpl(in_c1_eni237_44_tpl),
        .in_c1_eni237_45_tpl(in_c1_eni237_45_tpl),
        .in_c1_eni237_46_tpl(in_c1_eni237_46_tpl),
        .in_c1_eni237_47_tpl(in_c1_eni237_47_tpl),
        .in_c1_eni237_48_tpl(in_c1_eni237_48_tpl),
        .in_c1_eni237_49_tpl(in_c1_eni237_49_tpl),
        .in_c1_eni237_50_tpl(in_c1_eni237_50_tpl),
        .in_c1_eni237_51_tpl(in_c1_eni237_51_tpl),
        .in_c1_eni237_52_tpl(in_c1_eni237_52_tpl),
        .in_c1_eni237_53_tpl(in_c1_eni237_53_tpl),
        .in_c1_eni237_54_tpl(in_c1_eni237_54_tpl),
        .in_c1_eni237_55_tpl(in_c1_eni237_55_tpl),
        .in_c1_eni237_56_tpl(in_c1_eni237_56_tpl),
        .in_c1_eni237_57_tpl(in_c1_eni237_57_tpl),
        .in_c1_eni237_58_tpl(in_c1_eni237_58_tpl),
        .in_c1_eni237_59_tpl(in_c1_eni237_59_tpl),
        .in_c1_eni237_60_tpl(in_c1_eni237_60_tpl),
        .in_c1_eni237_61_tpl(in_c1_eni237_61_tpl),
        .in_c1_eni237_62_tpl(in_c1_eni237_62_tpl),
        .in_c1_eni237_63_tpl(in_c1_eni237_63_tpl),
        .in_c1_eni237_64_tpl(in_c1_eni237_64_tpl),
        .in_c1_eni237_65_tpl(in_c1_eni237_65_tpl),
        .in_c1_eni237_66_tpl(in_c1_eni237_66_tpl),
        .in_c1_eni237_67_tpl(in_c1_eni237_67_tpl),
        .in_c1_eni237_68_tpl(in_c1_eni237_68_tpl),
        .in_c1_eni237_69_tpl(in_c1_eni237_69_tpl),
        .in_c1_eni237_70_tpl(in_c1_eni237_70_tpl),
        .in_c1_eni237_71_tpl(in_c1_eni237_71_tpl),
        .in_c1_eni237_72_tpl(in_c1_eni237_72_tpl),
        .in_c1_eni237_73_tpl(in_c1_eni237_73_tpl),
        .in_c1_eni237_74_tpl(in_c1_eni237_74_tpl),
        .in_c1_eni237_75_tpl(in_c1_eni237_75_tpl),
        .in_c1_eni237_76_tpl(in_c1_eni237_76_tpl),
        .in_c1_eni237_77_tpl(in_c1_eni237_77_tpl),
        .in_c1_eni237_78_tpl(in_c1_eni237_78_tpl),
        .in_c1_eni237_79_tpl(in_c1_eni237_79_tpl),
        .in_c1_eni237_80_tpl(in_c1_eni237_80_tpl),
        .in_c1_eni237_81_tpl(in_c1_eni237_81_tpl),
        .in_c1_eni237_82_tpl(in_c1_eni237_82_tpl),
        .in_c1_eni237_83_tpl(in_c1_eni237_83_tpl),
        .in_c1_eni237_84_tpl(in_c1_eni237_84_tpl),
        .in_c1_eni237_85_tpl(in_c1_eni237_85_tpl),
        .in_c1_eni237_86_tpl(in_c1_eni237_86_tpl),
        .in_c1_eni237_87_tpl(in_c1_eni237_87_tpl),
        .in_c1_eni237_88_tpl(in_c1_eni237_88_tpl),
        .in_c1_eni237_89_tpl(in_c1_eni237_89_tpl),
        .in_c1_eni237_90_tpl(in_c1_eni237_90_tpl),
        .in_c1_eni237_91_tpl(in_c1_eni237_91_tpl),
        .in_c1_eni237_92_tpl(in_c1_eni237_92_tpl),
        .in_c1_eni237_93_tpl(in_c1_eni237_93_tpl),
        .in_c1_eni237_94_tpl(in_c1_eni237_94_tpl),
        .in_c1_eni237_95_tpl(in_c1_eni237_95_tpl),
        .in_c1_eni237_96_tpl(in_c1_eni237_96_tpl),
        .in_c1_eni237_97_tpl(in_c1_eni237_97_tpl),
        .in_c1_eni237_98_tpl(in_c1_eni237_98_tpl),
        .in_c1_eni237_99_tpl(in_c1_eni237_99_tpl),
        .in_c1_eni237_100_tpl(in_c1_eni237_100_tpl),
        .in_c1_eni237_101_tpl(in_c1_eni237_101_tpl),
        .in_c1_eni237_102_tpl(in_c1_eni237_102_tpl),
        .in_c1_eni237_103_tpl(in_c1_eni237_103_tpl),
        .in_c1_eni237_104_tpl(in_c1_eni237_104_tpl),
        .in_c1_eni237_105_tpl(in_c1_eni237_105_tpl),
        .in_c1_eni237_106_tpl(in_c1_eni237_106_tpl),
        .in_c1_eni237_107_tpl(in_c1_eni237_107_tpl),
        .in_c1_eni237_108_tpl(in_c1_eni237_108_tpl),
        .in_c1_eni237_109_tpl(in_c1_eni237_109_tpl),
        .in_c1_eni237_110_tpl(in_c1_eni237_110_tpl),
        .in_c1_eni237_111_tpl(in_c1_eni237_111_tpl),
        .in_c1_eni237_112_tpl(in_c1_eni237_112_tpl),
        .in_c1_eni237_113_tpl(in_c1_eni237_113_tpl),
        .in_c1_eni237_114_tpl(in_c1_eni237_114_tpl),
        .in_c1_eni237_115_tpl(in_c1_eni237_115_tpl),
        .in_c1_eni237_116_tpl(in_c1_eni237_116_tpl),
        .in_c1_eni237_117_tpl(in_c1_eni237_117_tpl),
        .in_c1_eni237_118_tpl(in_c1_eni237_118_tpl),
        .in_c1_eni237_119_tpl(in_c1_eni237_119_tpl),
        .in_c1_eni237_120_tpl(in_c1_eni237_120_tpl),
        .in_c1_eni237_121_tpl(in_c1_eni237_121_tpl),
        .in_c1_eni237_122_tpl(in_c1_eni237_122_tpl),
        .in_c1_eni237_123_tpl(in_c1_eni237_123_tpl),
        .in_c1_eni237_124_tpl(in_c1_eni237_124_tpl),
        .in_c1_eni237_125_tpl(in_c1_eni237_125_tpl),
        .in_c1_eni237_126_tpl(in_c1_eni237_126_tpl),
        .in_c1_eni237_127_tpl(in_c1_eni237_127_tpl),
        .in_c1_eni237_128_tpl(in_c1_eni237_128_tpl),
        .in_c1_eni237_129_tpl(in_c1_eni237_129_tpl),
        .in_c1_eni237_130_tpl(in_c1_eni237_130_tpl),
        .in_c1_eni237_131_tpl(in_c1_eni237_131_tpl),
        .in_c1_eni237_132_tpl(in_c1_eni237_132_tpl),
        .in_c1_eni237_133_tpl(in_c1_eni237_133_tpl),
        .in_c1_eni237_134_tpl(in_c1_eni237_134_tpl),
        .in_c1_eni237_135_tpl(in_c1_eni237_135_tpl),
        .in_c1_eni237_136_tpl(in_c1_eni237_136_tpl),
        .in_c1_eni237_137_tpl(in_c1_eni237_137_tpl),
        .in_c1_eni237_138_tpl(in_c1_eni237_138_tpl),
        .in_c1_eni237_139_tpl(in_c1_eni237_139_tpl),
        .in_c1_eni237_140_tpl(in_c1_eni237_140_tpl),
        .in_c1_eni237_141_tpl(in_c1_eni237_141_tpl),
        .in_c1_eni237_142_tpl(in_c1_eni237_142_tpl),
        .in_c1_eni237_143_tpl(in_c1_eni237_143_tpl),
        .in_c1_eni237_144_tpl(in_c1_eni237_144_tpl),
        .in_c1_eni237_145_tpl(in_c1_eni237_145_tpl),
        .in_c1_eni237_146_tpl(in_c1_eni237_146_tpl),
        .in_c1_eni237_147_tpl(in_c1_eni237_147_tpl),
        .in_c1_eni237_148_tpl(in_c1_eni237_148_tpl),
        .in_c1_eni237_149_tpl(in_c1_eni237_149_tpl),
        .in_c1_eni237_150_tpl(in_c1_eni237_150_tpl),
        .in_c1_eni237_151_tpl(in_c1_eni237_151_tpl),
        .in_c1_eni237_152_tpl(in_c1_eni237_152_tpl),
        .in_c1_eni237_153_tpl(in_c1_eni237_153_tpl),
        .in_c1_eni237_154_tpl(in_c1_eni237_154_tpl),
        .in_c1_eni237_155_tpl(in_c1_eni237_155_tpl),
        .in_c1_eni237_156_tpl(in_c1_eni237_156_tpl),
        .in_c1_eni237_157_tpl(in_c1_eni237_157_tpl),
        .in_c1_eni237_158_tpl(in_c1_eni237_158_tpl),
        .in_c1_eni237_159_tpl(in_c1_eni237_159_tpl),
        .in_c1_eni237_160_tpl(in_c1_eni237_160_tpl),
        .in_c1_eni237_161_tpl(in_c1_eni237_161_tpl),
        .in_c1_eni237_162_tpl(in_c1_eni237_162_tpl),
        .in_c1_eni237_163_tpl(in_c1_eni237_163_tpl),
        .in_c1_eni237_164_tpl(in_c1_eni237_164_tpl),
        .in_c1_eni237_165_tpl(in_c1_eni237_165_tpl),
        .in_c1_eni237_166_tpl(in_c1_eni237_166_tpl),
        .in_c1_eni237_167_tpl(in_c1_eni237_167_tpl),
        .in_c1_eni237_168_tpl(in_c1_eni237_168_tpl),
        .in_c1_eni237_169_tpl(in_c1_eni237_169_tpl),
        .in_c1_eni237_170_tpl(in_c1_eni237_170_tpl),
        .in_c1_eni237_171_tpl(in_c1_eni237_171_tpl),
        .in_c1_eni237_172_tpl(in_c1_eni237_172_tpl),
        .in_c1_eni237_173_tpl(in_c1_eni237_173_tpl),
        .in_c1_eni237_174_tpl(in_c1_eni237_174_tpl),
        .in_c1_eni237_175_tpl(in_c1_eni237_175_tpl),
        .in_c1_eni237_176_tpl(in_c1_eni237_176_tpl),
        .in_c1_eni237_177_tpl(in_c1_eni237_177_tpl),
        .in_c1_eni237_178_tpl(in_c1_eni237_178_tpl),
        .in_c1_eni237_179_tpl(in_c1_eni237_179_tpl),
        .in_c1_eni237_180_tpl(in_c1_eni237_180_tpl),
        .in_c1_eni237_181_tpl(in_c1_eni237_181_tpl),
        .in_c1_eni237_182_tpl(in_c1_eni237_182_tpl),
        .in_c1_eni237_183_tpl(in_c1_eni237_183_tpl),
        .in_c1_eni237_184_tpl(in_c1_eni237_184_tpl),
        .in_c1_eni237_185_tpl(in_c1_eni237_185_tpl),
        .in_c1_eni237_186_tpl(in_c1_eni237_186_tpl),
        .in_c1_eni237_187_tpl(in_c1_eni237_187_tpl),
        .in_c1_eni237_188_tpl(in_c1_eni237_188_tpl),
        .in_c1_eni237_189_tpl(in_c1_eni237_189_tpl),
        .in_c1_eni237_190_tpl(in_c1_eni237_190_tpl),
        .in_c1_eni237_191_tpl(in_c1_eni237_191_tpl),
        .in_c1_eni237_192_tpl(in_c1_eni237_192_tpl),
        .in_c1_eni237_193_tpl(in_c1_eni237_193_tpl),
        .in_c1_eni237_194_tpl(in_c1_eni237_194_tpl),
        .in_c1_eni237_195_tpl(in_c1_eni237_195_tpl),
        .in_c1_eni237_196_tpl(in_c1_eni237_196_tpl),
        .in_c1_eni237_197_tpl(in_c1_eni237_197_tpl),
        .in_c1_eni237_198_tpl(in_c1_eni237_198_tpl),
        .in_c1_eni237_199_tpl(in_c1_eni237_199_tpl),
        .in_c1_eni237_200_tpl(in_c1_eni237_200_tpl),
        .in_c1_eni237_201_tpl(in_c1_eni237_201_tpl),
        .in_c1_eni237_202_tpl(in_c1_eni237_202_tpl),
        .in_c1_eni237_203_tpl(in_c1_eni237_203_tpl),
        .in_c1_eni237_204_tpl(in_c1_eni237_204_tpl),
        .in_c1_eni237_205_tpl(in_c1_eni237_205_tpl),
        .in_c1_eni237_206_tpl(in_c1_eni237_206_tpl),
        .in_c1_eni237_207_tpl(in_c1_eni237_207_tpl),
        .in_c1_eni237_208_tpl(in_c1_eni237_208_tpl),
        .in_c1_eni237_209_tpl(in_c1_eni237_209_tpl),
        .in_c1_eni237_210_tpl(in_c1_eni237_210_tpl),
        .in_c1_eni237_211_tpl(in_c1_eni237_211_tpl),
        .in_c1_eni237_212_tpl(in_c1_eni237_212_tpl),
        .in_c1_eni237_213_tpl(in_c1_eni237_213_tpl),
        .in_c1_eni237_214_tpl(in_c1_eni237_214_tpl),
        .in_c1_eni237_215_tpl(in_c1_eni237_215_tpl),
        .in_c1_eni237_216_tpl(in_c1_eni237_216_tpl),
        .in_c1_eni237_217_tpl(in_c1_eni237_217_tpl),
        .in_c1_eni237_218_tpl(in_c1_eni237_218_tpl),
        .in_c1_eni237_219_tpl(in_c1_eni237_219_tpl),
        .in_c1_eni237_220_tpl(in_c1_eni237_220_tpl),
        .in_c1_eni237_221_tpl(in_c1_eni237_221_tpl),
        .in_c1_eni237_222_tpl(in_c1_eni237_222_tpl),
        .in_c1_eni237_223_tpl(in_c1_eni237_223_tpl),
        .in_c1_eni237_224_tpl(in_c1_eni237_224_tpl),
        .in_c1_eni237_225_tpl(in_c1_eni237_225_tpl),
        .in_c1_eni237_226_tpl(in_c1_eni237_226_tpl),
        .in_c1_eni237_227_tpl(in_c1_eni237_227_tpl),
        .in_c1_eni237_228_tpl(in_c1_eni237_228_tpl),
        .in_c1_eni237_229_tpl(in_c1_eni237_229_tpl),
        .in_c1_eni237_230_tpl(in_c1_eni237_230_tpl),
        .in_c1_eni237_231_tpl(in_c1_eni237_231_tpl),
        .in_c1_eni237_232_tpl(in_c1_eni237_232_tpl),
        .in_c1_eni237_233_tpl(in_c1_eni237_233_tpl),
        .in_c1_eni237_234_tpl(in_c1_eni237_234_tpl),
        .in_c1_eni237_235_tpl(in_c1_eni237_235_tpl),
        .in_c1_eni237_236_tpl(in_c1_eni237_236_tpl),
        .in_c1_eni237_237_tpl(in_c1_eni237_237_tpl),
        .out_o_valid(i_sfc_logic_s_c1_in_while_end_loopexit_loopexit_emscripten_compute_dom_pk_codes_c1_enter333_emscripten_compute_dom_pk_code0_aunroll_x_out_o_valid),
        .out_unnamed_emscripten_compute_dom_pk_code1(),
        .out_c1_exi1_0_tpl(i_sfc_logic_s_c1_in_while_end_loopexit_loopexit_emscripten_compute_dom_pk_codes_c1_enter333_emscripten_compute_dom_pk_code0_aunroll_x_out_c1_exi1_0_tpl),
        .out_c1_exi1_1_tpl(i_sfc_logic_s_c1_in_while_end_loopexit_loopexit_emscripten_compute_dom_pk_codes_c1_enter333_emscripten_compute_dom_pk_code0_aunroll_x_out_c1_exi1_1_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // GND(CONSTANT,0)
    assign GND_q = $unsigned(1'b0);

    // VCC(CONSTANT,1)
    assign VCC_q = $unsigned(1'b1);

    // not_stall_out(LOGICAL,4)
    assign not_stall_out_q = ~ (i_llvm_fpga_sfc_exit_s_c1_out_while_end_loopexit_loopexit_emscripten_compute_dom_pk_codes_c1_exit335_emscripten_compute_dom_pk_code1_aunroll_x_out_stall_entry);

    // input_accepted_and(LOGICAL,3)
    assign input_accepted_and_q = in_i_valid & not_stall_out_q;

    // i_llvm_fpga_sfc_exit_s_c1_out_while_end_loopexit_loopexit_emscripten_compute_dom_pk_codes_c1_exit335_emscripten_compute_dom_pk_code1_aunroll_x(BLACKBOX,7)@50
    // in in_mask_valid@20000000
    // in in_stall_in@20000000
    // out out_stall_entry@20000000
    // out out_valid_out@53
    // out out_data_out_0_tpl@53
    // out out_data_out_1_tpl@53
    emscripten_compute_dom_pk_code_i_llvm_fpA000169Zcompute_dom_pk_code0 thei_llvm_fpga_sfc_exit_s_c1_out_while_end_loopexit_loopexit_emscripten_compute_dom_pk_codes_c1_exit335_emscripten_compute_dom_pk_code1_aunroll_x (
        .in_input_accepted(input_accepted_and_q),
        .in_mask_valid(GND_q),
        .in_stall_in(in_i_stall),
        .in_valid_in(i_sfc_logic_s_c1_in_while_end_loopexit_loopexit_emscripten_compute_dom_pk_codes_c1_enter333_emscripten_compute_dom_pk_code0_aunroll_x_out_o_valid),
        .in_data_in_0_tpl(i_sfc_logic_s_c1_in_while_end_loopexit_loopexit_emscripten_compute_dom_pk_codes_c1_enter333_emscripten_compute_dom_pk_code0_aunroll_x_out_c1_exi1_0_tpl),
        .in_data_in_1_tpl(i_sfc_logic_s_c1_in_while_end_loopexit_loopexit_emscripten_compute_dom_pk_codes_c1_enter333_emscripten_compute_dom_pk_code0_aunroll_x_out_c1_exi1_1_tpl),
        .out_stall_entry(i_llvm_fpga_sfc_exit_s_c1_out_while_end_loopexit_loopexit_emscripten_compute_dom_pk_codes_c1_exit335_emscripten_compute_dom_pk_code1_aunroll_x_out_stall_entry),
        .out_valid_out(i_llvm_fpga_sfc_exit_s_c1_out_while_end_loopexit_loopexit_emscripten_compute_dom_pk_codes_c1_exit335_emscripten_compute_dom_pk_code1_aunroll_x_out_valid_out),
        .out_data_out_0_tpl(i_llvm_fpga_sfc_exit_s_c1_out_while_end_loopexit_loopexit_emscripten_compute_dom_pk_codes_c1_exit335_emscripten_compute_dom_pk_code1_aunroll_x_out_data_out_0_tpl),
        .out_data_out_1_tpl(i_llvm_fpga_sfc_exit_s_c1_out_while_end_loopexit_loopexit_emscripten_compute_dom_pk_codes_c1_exit335_emscripten_compute_dom_pk_code1_aunroll_x_out_data_out_1_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // sync_out(GPOUT,6)@20000000
    assign out_o_stall = i_llvm_fpga_sfc_exit_s_c1_out_while_end_loopexit_loopexit_emscripten_compute_dom_pk_codes_c1_exit335_emscripten_compute_dom_pk_code1_aunroll_x_out_stall_entry;

    // dupName_0_sync_out_aunroll_x(GPOUT,10)@53
    assign out_c1_exit335_0_tpl = i_llvm_fpga_sfc_exit_s_c1_out_while_end_loopexit_loopexit_emscripten_compute_dom_pk_codes_c1_exit335_emscripten_compute_dom_pk_code1_aunroll_x_out_data_out_0_tpl;
    assign out_c1_exit335_1_tpl = i_llvm_fpga_sfc_exit_s_c1_out_while_end_loopexit_loopexit_emscripten_compute_dom_pk_codes_c1_exit335_emscripten_compute_dom_pk_code1_aunroll_x_out_data_out_1_tpl;
    assign out_o_valid = i_llvm_fpga_sfc_exit_s_c1_out_while_end_loopexit_loopexit_emscripten_compute_dom_pk_codes_c1_exit335_emscripten_compute_dom_pk_code1_aunroll_x_out_valid_out;

endmodule
