# Rizin RISC-V assembler/disassembler generator

License: `LGPL-3-0`

### Usage

```
python generate_riscv_table.py riscv-opcodes/opcodes-*  > riscv_opcodes.json
python generate_riscv_disassembler.py > riscv_decode.c
```