library ieee;
use ieee.std_logic_1164.all;
use work.mips_pkg.all;

entity controle is
	port(
		op					:	in std_logic_vector(5 downto 0);
		
		op_ula			:	out std_logic_vector(1 downto 0)
		reg_dst, 
		orig_alu, 
		orig_pc,
		le_mem,
		escreve_mem,
		mem_para_reg	:	out std_logic;
	);
end controle;

architecture 