OpenROAD 0.9.0 1415572a73
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  /openLANE_flow/designs/picorv32a/runs/03-10_21-51/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 442 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/picorv32a/runs/03-10_21-51/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/picorv32a/runs/03-10_21-51/results/floorplan/picorv32a.floorplan.def
Notice 0: Design: picorv32a
Notice 0:     Created 409 pins.
Notice 0:     Created 24847 components and 140552 component-terminals.
Notice 0:     Created 17241 nets and 58350 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/picorv32a/runs/03-10_21-51/results/floorplan/picorv32a.floorplan.def
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: 460 2720
[INFO GPL-0004] CoreAreaLxLy: 5520 10880
[INFO GPL-0005] CoreAreaUxUy: 725880 728960
[INFO GPL-0006] NumInstances: 24847
[INFO GPL-0007] NumPlaceInstances: 17139
[INFO GPL-0008] NumFixedInstances: 7708
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 17241
[INFO GPL-0011] NumPins: 58759
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 731615 742335
[INFO GPL-0014] CoreAreaLxLy: 5520 10880
[INFO GPL-0015] CoreAreaUxUy: 725880 728960
[INFO GPL-0016] CoreArea: 517276108800
[INFO GPL-0017] NonPlaceInstsArea: 10965516800
[INFO GPL-0018] PlaceInstsArea: 181730544000
[INFO GPL-0019] Util(%): 35.89
[INFO GPL-0020] StdInstsArea: 181730544000
[INFO GPL-0021] MacroInstsArea: 0
Begin InitialPlace
[InitialPlace]  Iter: 1 CG Error: 0.00033558 HPWL: 420125500
[InitialPlace]  Iter: 2 CG Error: 0.00001815 HPWL: 335774215
[InitialPlace]  Iter: 3 CG Error: 0.00001167 HPWL: 336068985
[InitialPlace]  Iter: 4 CG Error: 0.00001212 HPWL: 336243443
[InitialPlace]  Iter: 5 CG Error: 0.00000903 HPWL: 335622552
End InitialPlace
[INFO GPL-0031] FillerInit: NumGCells: 19154
[INFO GPL-0032] FillerInit: NumGNets: 17241
[INFO GPL-0033] FillerInit: NumGPins: 58759
[INFO GPL-0023] TargetDensity: 0.40
[INFO GPL-0024] AveragePlaceInstArea: 10603334
[INFO GPL-0025] IdealBinArea: 26508334
[INFO GPL-0026] IdealBinCnt: 19513
[INFO GPL-0027] TotalBinArea: 517276108800
[INFO GPL-0028] BinCnt: 128 128
[INFO GPL-0029] BinSize: 5628 5610
[INFO GPL-0030] NumBins: 16384
Begin NesterovInit
End NesterovInit
[NesterovSolve] Iter: 1 overflow: 0.963992 HPWL: 259398889
[NesterovSolve] Iter: 10 overflow: 0.932171 HPWL: 306950206
[NesterovSolve] Iter: 20 overflow: 0.931566 HPWL: 307901521
[NesterovSolve] Iter: 30 overflow: 0.931391 HPWL: 307885748
[NesterovSolve] Iter: 40 overflow: 0.931306 HPWL: 308111370
[NesterovSolve] Iter: 50 overflow: 0.931408 HPWL: 308015117
[NesterovSolve] Iter: 60 overflow: 0.931472 HPWL: 307984168
[NesterovSolve] Iter: 70 overflow: 0.931481 HPWL: 307986227
[NesterovSolve] Iter: 80 overflow: 0.931414 HPWL: 308049582
[NesterovSolve] Iter: 90 overflow: 0.931361 HPWL: 308123843
[NesterovSolve] Iter: 100 overflow: 0.931334 HPWL: 308271981
[NesterovSolve] Iter: 110 overflow: 0.931296 HPWL: 308587300
[NesterovSolve] Iter: 120 overflow: 0.931164 HPWL: 309213130
[NesterovSolve] Iter: 130 overflow: 0.930969 HPWL: 310356191
[NesterovSolve] Iter: 140 overflow: 0.930696 HPWL: 312448989
[NesterovSolve] Iter: 150 overflow: 0.930528 HPWL: 316383820
[NesterovSolve] Iter: 160 overflow: 0.930326 HPWL: 323103760
[NesterovSolve] Iter: 170 overflow: 0.929511 HPWL: 332751776
[NesterovSolve] Iter: 180 overflow: 0.92723 HPWL: 344674751
[NesterovSolve] Iter: 190 overflow: 0.922606 HPWL: 359066489
[NesterovSolve] Iter: 200 overflow: 0.915787 HPWL: 376812472
[NesterovSolve] Iter: 210 overflow: 0.905436 HPWL: 398512663
[NesterovSolve] Iter: 220 overflow: 0.890693 HPWL: 423889630
[NesterovSolve] Iter: 230 overflow: 0.870719 HPWL: 451946724
[NesterovSolve] Iter: 240 overflow: 0.848055 HPWL: 481969030
[NesterovSolve] Iter: 250 overflow: 0.821322 HPWL: 512978589
[NesterovSolve] Iter: 260 overflow: 0.789756 HPWL: 543459880
[NesterovSolve] Iter: 270 overflow: 0.75461 HPWL: 573609222
[NesterovSolve] Iter: 280 overflow: 0.715812 HPWL: 604528245
[NesterovSolve] Iter: 290 overflow: 0.672912 HPWL: 638693153
[NesterovSolve] Iter: 300 overflow: 0.62483 HPWL: 673088915
[NesterovSolve] Iter: 310 overflow: 0.576166 HPWL: 707084452
[NesterovSolve] Iter: 320 overflow: 0.524692 HPWL: 735429542
[NesterovSolve] Iter: 330 overflow: 0.477158 HPWL: 761206327
[NesterovSolve] Iter: 340 overflow: 0.427938 HPWL: 785103723
[NesterovSolve] Iter: 350 overflow: 0.384413 HPWL: 803059803
[NesterovSolve] Iter: 360 overflow: 0.349175 HPWL: 810992967
[NesterovSolve] Iter: 370 overflow: 0.318551 HPWL: 817101734
[NesterovSolve] Iter: 380 overflow: 0.291305 HPWL: 819869055
[NesterovSolve] Iter: 390 overflow: 0.267468 HPWL: 821992831
[NesterovSolve] Iter: 400 overflow: 0.24255 HPWL: 824102643
[NesterovSolve] Iter: 410 overflow: 0.218888 HPWL: 825616295
[NesterovSolve] Iter: 420 overflow: 0.196797 HPWL: 827056182
[NesterovSolve] Iter: 430 overflow: 0.176202 HPWL: 828414291
[NesterovSolve] Iter: 440 overflow: 0.156057 HPWL: 829551450
[NesterovSolve] Iter: 450 overflow: 0.139216 HPWL: 830681981
[NesterovSolve] Iter: 460 overflow: 0.123301 HPWL: 832110631
[NesterovSolve] Iter: 470 overflow: 0.107251 HPWL: 833580161
[NesterovSolve] Finished with Overflow: 0.099986
create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 4.946000000000001
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 4.946000000000001
set_max_fanout $::env(SYNTH_MAX_FANOUT) [current_design]
set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.01765
set_load  $cap_load [all_outputs]
No paths found.
Startpoint: _31195_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _31195_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _31195_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.03    0.18    0.18 ^ _31195_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.00                           cpuregs[0][0] (net)
                  0.03    0.00    0.18 ^ _18491_/A (sky130_fd_sc_hd__buf_1)
                  0.03    0.05    0.23 ^ _18491_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _02835_ (net)
                  0.03    0.00    0.23 ^ _31195_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.23   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _31195_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.23   data arrival time
-----------------------------------------------------------------------------
                                  0.25   slack (MET)


Startpoint: _31127_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _30925_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _31127_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  1.51    1.62    1.62 ^ _31127_/Q (sky130_fd_sc_hd__dfxtp_2)
    39    0.19                           cpu_state[3] (net)
                  1.51    0.03    1.66 ^ _30297_/S (sky130_fd_sc_hd__mux2_1)
                 12.59    9.34   10.99 ^ _30297_/X (sky130_fd_sc_hd__mux2_1)
   161    0.93                           _00357_ (net)
                 12.61    0.34   11.33 ^ _30679_/S0 (sky130_fd_sc_hd__mux4_1)
                  0.34    3.22   14.55 v _30679_/X (sky130_fd_sc_hd__mux4_1)
     1    0.01                           _00839_ (net)
                  0.34    0.00   14.55 v _30682_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.18    1.28   15.83 v _30682_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _00850_ (net)
                  0.18    0.00   15.83 v _30274_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.27    0.88   16.71 v _30274_/X (sky130_fd_sc_hd__mux2_1)
     1    0.02                           _00856_ (net)
                  0.27    0.00   16.71 v _15663_/A (sky130_fd_sc_hd__nor2_2)
                  0.99    0.89   17.61 ^ _15663_/Y (sky130_fd_sc_hd__nor2_2)
     5    0.06                           cpuregs_rs1[18] (net)
                  0.99    0.01   17.62 ^ _20533_/B1 (sky130_fd_sc_hd__a221oi_2)
                  0.27    0.41   18.03 v _20533_/Y (sky130_fd_sc_hd__a221oi_2)
     1    0.01                           _01941_ (net)
                  0.27    0.00   18.03 v _30055_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.14    0.75   18.78 v _30055_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           _01942_ (net)
                  0.14    0.00   18.78 v _20542_/B1 (sky130_fd_sc_hd__o2bb2ai_2)
                  0.42    0.45   19.22 ^ _20542_/Y (sky130_fd_sc_hd__o2bb2ai_2)
     1    0.02                           _04262_ (net)
                  0.42    0.00   19.22 ^ _20543_/C1 (sky130_fd_sc_hd__a311o_2)
                  0.13    0.37   19.59 ^ _20543_/X (sky130_fd_sc_hd__a311o_2)
     1    0.01                           _01943_ (net)
                  0.13    0.00   19.59 ^ _29770_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.22    0.36   19.96 ^ _29770_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           _15220_ (net)
                  0.22    0.00   19.96 ^ _30925_/D (sky130_fd_sc_hd__dfxtp_2)
                                 19.96   data arrival time

                  0.00   24.73   24.73   clock clk (rise edge)
                          0.00   24.73   clock network delay (ideal)
                          0.00   24.73   clock reconvergence pessimism
                                 24.73 ^ _30925_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.19   24.54   library setup time
                                 24.54   data required time
-----------------------------------------------------------------------------
                                 24.54   data required time
                                -19.96   data arrival time
-----------------------------------------------------------------------------
                                  4.58   slack (MET)


No paths found.
wns 0.00
tns 0.00
