description: A53 Performance Monitor Unit profiler
register:
- default: '0x00000000'
  description: Performance Monitors Event Count Registers
  field:
  - bits: '31:0'
    longdesc: Value of event counter n, where n is the number of this register and
      is a number from 0 to 30.
    name: EVCNTR0_EL0
    shortdesc: Event counter n.
    type: rw
  name: EVCNTR0_EL0
  offset: '0x00000000'
  type: rw
  width: 32
- default: '0x00000000'
  description: Performance Monitors Event Count Registers
  field:
  - bits: '31:0'
    longdesc: Value of event counter n, where n is the number of this register and
      is a number from 0 to 30.
    name: EVCNTR1_EL0
    shortdesc: Event counter n.
    type: rw
  name: EVCNTR1_EL0
  offset: '0x00000008'
  type: rw
  width: 32
- default: '0x00000000'
  description: Performance Monitors Event Count Registers
  field:
  - bits: '31:0'
    longdesc: Value of event counter n, where n is the number of this register and
      is a number from 0 to 30.
    name: EVCNTR2_EL0
    shortdesc: Event counter n.
    type: rw
  name: EVCNTR2_EL0
  offset: '0x00000010'
  type: rw
  width: 32
- default: '0x00000000'
  description: Performance Monitors Event Count Registers
  field:
  - bits: '31:0'
    longdesc: Value of event counter n, where n is the number of this register and
      is a number from 0 to 30.
    name: EVCNTR3_EL0
    shortdesc: Event counter n.
    type: rw
  name: EVCNTR3_EL0
  offset: '0x00000018'
  type: rw
  width: 32
- default: '0x00000000'
  description: Performance Monitors Event Count Registers
  field:
  - bits: '31:0'
    longdesc: Value of event counter n, where n is the number of this register and
      is a number from 0 to 30.
    name: EVCNTR4_EL0
    shortdesc: Event counter n.
    type: rw
  name: EVCNTR4_EL0
  offset: '0x00000020'
  type: rw
  width: 32
- default: '0x00000000'
  description: Performance Monitors Event Count Registers
  field:
  - bits: '31:0'
    longdesc: Value of event counter n, where n is the number of this register and
      is a number from 0 to 30.
    name: EVCNTR5_EL0
    shortdesc: Event counter n.
    type: rw
  name: EVCNTR5_EL0
  offset: '0x00000028'
  type: rw
  width: 32
- default: '0x00000000'
  description: Performance Monitors Cycle Counter (low word)
  field:
  - bits: '31:0'
    longdesc: Depending on the values of PMCR_EL0.{LC,D}, the cycle count increments
      in one of the following ways:Every processor clock cycle.Every 64th processor
      clock cycle.The cycle count can be reset to zero by writing 1 to PMCR_EL0.C.
    name: CCNT
    shortdesc: Cycle count.
    type: rw
  name: CCNTR_EL0_31TO0
  offset: '0x000000F8'
  type: rw
  width: 32
- default: '0x00000000'
  description: Performance Monitors Cycle Counter (high word)
  field:
  - bits: '31:0'
    longdesc: Depending on the values of PMCR_EL0.{LC,D}, the cycle count increments
      in one of the following ways:Every processor clock cycle.Every 64th processor
      clock cycle.The cycle count can be reset to zero by writing 1 to PMCR_EL0.C.
    name: CCNT
    shortdesc: Cycle count.
    type: rw
  name: CCNTR_EL0_63TO32
  offset: '0x000000FC'
  type: rw
  width: 32
- default: '0x00000000'
  description: Performance Monitors Event Type Registers
  field:
  - bits: '31'
    longdesc: Controls counting in EL1. If EL3 is implemented, then counting in Non-secure
      EL1 is further controlled by the NSK bit.
    name: P
    shortdesc: EL1 modes filtering bit.
    type: rw
  - bits: '30'
    longdesc: Controls counting in EL0. If EL3 is implemented, then counting in Non-secure
      EL0 is further controlled by the NSU bit.
    name: U
    shortdesc: EL0 filtering bit.
    type: rw
  - bits: '29'
    longdesc: Controls counting in Non-secure EL1. If EL3 is not implemented, this
      bit is RES0.If the value of this bit is equal to the value of P, events in Non-secure
      EL1 are counted.Otherwise, events in Non-secure EL1 are not counted.
    name: NSK
    shortdesc: Non-secure kernel modes filtering bit.
    type: rw
  - bits: '28'
    longdesc: Controls counting in Non-secure EL0. If EL3 is not implemented, this
      bit is RES0.If the value of this bit is equal to the value of U, events in Non-secure
      EL0 are counted.Otherwise, events in Non-secure EL0 are not counted.
    name: NSU
    shortdesc: Non-secure user modes filtering bit.
    type: rw
  - bits: '27'
    longdesc: Controls counting in Non-secure EL2. If EL2 is not implemented, this
      bit is RES0.
    name: NSH
    shortdesc: Non-secure Hyp modes filtering bit.
    type: rw
  - bits: '26'
    longdesc: Most applications can ignore this bit and set the value to zero. If
      EL3 is not implemented, this bit is RES0.If the value of this bit is equal to
      the value of P, events in Secure EL3 are counted.Otherwise, events in Secure
      EL3 are not counted.
    name: M
    shortdesc: Secure EL3 filtering bit.
    type: rw
  - bits: '9:0'
    longdesc: The event number of the event that is counted by event counter EVCNTR<n>_EL0.Software
      must program this field with an event defined by the processor or a common event
      defined by the architecture.If evtCount is programmed to an event that is reserved
      or not implemented, the behavior depends on the event type.For common architectural
      and microarchitectural events:No events are counted.The value read back on evtCount
      is the value written.For IMPLEMENTATION DEFINED events:It is UNPREDICTABLE what
      event, if any, is counted. UNPREDICTABLE in this case means the event must not
      expose privileged information.The value read back on evtCount is an UNKNOWN
      value with the same effect.ARM recommends that the behavior across a family
      of implementations is defined such that if a given implementation does not include
      an event from a set of common IMPLEMENTATION DEFINED events, then no event is
      counted and the value read back on evtCount is the value written.
    name: EVTCOUNT
    shortdesc: Event to count.
    type: rw
  name: EVTYPER0_EL0
  offset: '0x00000400'
  type: rw
  width: 32
- default: '0x00000000'
  description: Performance Monitors Event Type Registers
  field:
  - bits: '31'
    longdesc: Controls counting in EL1. If EL3 is implemented, then counting in Non-secure
      EL1 is further controlled by the NSK bit.
    name: P
    shortdesc: EL1 modes filtering bit.
    type: rw
  - bits: '30'
    longdesc: Controls counting in EL0. If EL3 is implemented, then counting in Non-secure
      EL0 is further controlled by the NSU bit.
    name: U
    shortdesc: EL0 filtering bit.
    type: rw
  - bits: '29'
    longdesc: Controls counting in Non-secure EL1. If EL3 is not implemented, this
      bit is RES0.If the value of this bit is equal to the value of P, events in Non-secure
      EL1 are counted.Otherwise, events in Non-secure EL1 are not counted.
    name: NSK
    shortdesc: Non-secure kernel modes filtering bit.
    type: rw
  - bits: '28'
    longdesc: Controls counting in Non-secure EL0. If EL3 is not implemented, this
      bit is RES0.If the value of this bit is equal to the value of U, events in Non-secure
      EL0 are counted.Otherwise, events in Non-secure EL0 are not counted.
    name: NSU
    shortdesc: Non-secure user modes filtering bit.
    type: rw
  - bits: '27'
    longdesc: Controls counting in Non-secure EL2. If EL2 is not implemented, this
      bit is RES0.
    name: NSH
    shortdesc: Non-secure Hyp modes filtering bit.
    type: rw
  - bits: '26'
    longdesc: Most applications can ignore this bit and set the value to zero. If
      EL3 is not implemented, this bit is RES0.If the value of this bit is equal to
      the value of P, events in Secure EL3 are counted.Otherwise, events in Secure
      EL3 are not counted.
    name: M
    shortdesc: Secure EL3 filtering bit.
    type: rw
  - bits: '9:0'
    longdesc: The event number of the event that is counted by event counter EVCNTR<n>_EL0.Software
      must program this field with an event defined by the processor or a common event
      defined by the architecture.If evtCount is programmed to an event that is reserved
      or not implemented, the behavior depends on the event type.For common architectural
      and microarchitectural events:No events are counted.The value read back on evtCount
      is the value written.For IMPLEMENTATION DEFINED events:It is UNPREDICTABLE what
      event, if any, is counted. UNPREDICTABLE in this case means the event must not
      expose privileged information.The value read back on evtCount is an UNKNOWN
      value with the same effect.ARM recommends that the behavior across a family
      of implementations is defined such that if a given implementation does not include
      an event from a set of common IMPLEMENTATION DEFINED events, then no event is
      counted and the value read back on evtCount is the value written.
    name: EVTCOUNT
    shortdesc: Event to count.
    type: rw
  name: EVTYPER1_EL0
  offset: '0x00000404'
  type: rw
  width: 32
- default: '0x00000000'
  description: Performance Monitors Event Type Registers
  field:
  - bits: '31'
    longdesc: Controls counting in EL1. If EL3 is implemented, then counting in Non-secure
      EL1 is further controlled by the NSK bit.
    name: P
    shortdesc: EL1 modes filtering bit.
    type: rw
  - bits: '30'
    longdesc: Controls counting in EL0. If EL3 is implemented, then counting in Non-secure
      EL0 is further controlled by the NSU bit.
    name: U
    shortdesc: EL0 filtering bit.
    type: rw
  - bits: '29'
    longdesc: Controls counting in Non-secure EL1. If EL3 is not implemented, this
      bit is RES0.If the value of this bit is equal to the value of P, events in Non-secure
      EL1 are counted.Otherwise, events in Non-secure EL1 are not counted.
    name: NSK
    shortdesc: Non-secure kernel modes filtering bit.
    type: rw
  - bits: '28'
    longdesc: Controls counting in Non-secure EL0. If EL3 is not implemented, this
      bit is RES0.If the value of this bit is equal to the value of U, events in Non-secure
      EL0 are counted.Otherwise, events in Non-secure EL0 are not counted.
    name: NSU
    shortdesc: Non-secure user modes filtering bit.
    type: rw
  - bits: '27'
    longdesc: Controls counting in Non-secure EL2. If EL2 is not implemented, this
      bit is RES0.
    name: NSH
    shortdesc: Non-secure Hyp modes filtering bit.
    type: rw
  - bits: '26'
    longdesc: Most applications can ignore this bit and set the value to zero. If
      EL3 is not implemented, this bit is RES0.If the value of this bit is equal to
      the value of P, events in Secure EL3 are counted.Otherwise, events in Secure
      EL3 are not counted.
    name: M
    shortdesc: Secure EL3 filtering bit.
    type: rw
  - bits: '9:0'
    longdesc: The event number of the event that is counted by event counter EVCNTR<n>_EL0.Software
      must program this field with an event defined by the processor or a common event
      defined by the architecture.If evtCount is programmed to an event that is reserved
      or not implemented, the behavior depends on the event type.For common architectural
      and microarchitectural events:No events are counted.The value read back on evtCount
      is the value written.For IMPLEMENTATION DEFINED events:It is UNPREDICTABLE what
      event, if any, is counted. UNPREDICTABLE in this case means the event must not
      expose privileged information.The value read back on evtCount is an UNKNOWN
      value with the same effect.ARM recommends that the behavior across a family
      of implementations is defined such that if a given implementation does not include
      an event from a set of common IMPLEMENTATION DEFINED events, then no event is
      counted and the value read back on evtCount is the value written.
    name: EVTCOUNT
    shortdesc: Event to count.
    type: rw
  name: EVTYPER2_EL0
  offset: '0x00000408'
  type: rw
  width: 32
- default: '0x00000000'
  description: Performance Monitors Event Type Registers
  field:
  - bits: '31'
    longdesc: Controls counting in EL1. If EL3 is implemented, then counting in Non-secure
      EL1 is further controlled by the NSK bit.
    name: P
    shortdesc: EL1 modes filtering bit.
    type: rw
  - bits: '30'
    longdesc: Controls counting in EL0. If EL3 is implemented, then counting in Non-secure
      EL0 is further controlled by the NSU bit.
    name: U
    shortdesc: EL0 filtering bit.
    type: rw
  - bits: '29'
    longdesc: Controls counting in Non-secure EL1. If EL3 is not implemented, this
      bit is RES0.If the value of this bit is equal to the value of P, events in Non-secure
      EL1 are counted.Otherwise, events in Non-secure EL1 are not counted.
    name: NSK
    shortdesc: Non-secure kernel modes filtering bit.
    type: rw
  - bits: '28'
    longdesc: Controls counting in Non-secure EL0. If EL3 is not implemented, this
      bit is RES0.If the value of this bit is equal to the value of U, events in Non-secure
      EL0 are counted.Otherwise, events in Non-secure EL0 are not counted.
    name: NSU
    shortdesc: Non-secure user modes filtering bit.
    type: rw
  - bits: '27'
    longdesc: Controls counting in Non-secure EL2. If EL2 is not implemented, this
      bit is RES0.
    name: NSH
    shortdesc: Non-secure Hyp modes filtering bit.
    type: rw
  - bits: '26'
    longdesc: Most applications can ignore this bit and set the value to zero. If
      EL3 is not implemented, this bit is RES0.If the value of this bit is equal to
      the value of P, events in Secure EL3 are counted.Otherwise, events in Secure
      EL3 are not counted.
    name: M
    shortdesc: Secure EL3 filtering bit.
    type: rw
  - bits: '9:0'
    longdesc: The event number of the event that is counted by event counter EVCNTR<n>_EL0.Software
      must program this field with an event defined by the processor or a common event
      defined by the architecture.If evtCount is programmed to an event that is reserved
      or not implemented, the behavior depends on the event type.For common architectural
      and microarchitectural events:No events are counted.The value read back on evtCount
      is the value written.For IMPLEMENTATION DEFINED events:It is UNPREDICTABLE what
      event, if any, is counted. UNPREDICTABLE in this case means the event must not
      expose privileged information.The value read back on evtCount is an UNKNOWN
      value with the same effect.ARM recommends that the behavior across a family
      of implementations is defined such that if a given implementation does not include
      an event from a set of common IMPLEMENTATION DEFINED events, then no event is
      counted and the value read back on evtCount is the value written.
    name: EVTCOUNT
    shortdesc: Event to count.
    type: rw
  name: EVTYPER3_EL0
  offset: '0x0000040C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Performance Monitors Event Type Registers
  field:
  - bits: '31'
    longdesc: Controls counting in EL1. If EL3 is implemented, then counting in Non-secure
      EL1 is further controlled by the NSK bit.
    name: P
    shortdesc: EL1 modes filtering bit.
    type: rw
  - bits: '30'
    longdesc: Controls counting in EL0. If EL3 is implemented, then counting in Non-secure
      EL0 is further controlled by the NSU bit.
    name: U
    shortdesc: EL0 filtering bit.
    type: rw
  - bits: '29'
    longdesc: Controls counting in Non-secure EL1. If EL3 is not implemented, this
      bit is RES0.If the value of this bit is equal to the value of P, events in Non-secure
      EL1 are counted.Otherwise, events in Non-secure EL1 are not counted.
    name: NSK
    shortdesc: Non-secure kernel modes filtering bit.
    type: rw
  - bits: '28'
    longdesc: Controls counting in Non-secure EL0. If EL3 is not implemented, this
      bit is RES0.If the value of this bit is equal to the value of U, events in Non-secure
      EL0 are counted.Otherwise, events in Non-secure EL0 are not counted.
    name: NSU
    shortdesc: Non-secure user modes filtering bit.
    type: rw
  - bits: '27'
    longdesc: Controls counting in Non-secure EL2. If EL2 is not implemented, this
      bit is RES0.
    name: NSH
    shortdesc: Non-secure Hyp modes filtering bit.
    type: rw
  - bits: '26'
    longdesc: Most applications can ignore this bit and set the value to zero. If
      EL3 is not implemented, this bit is RES0.If the value of this bit is equal to
      the value of P, events in Secure EL3 are counted.Otherwise, events in Secure
      EL3 are not counted.
    name: M
    shortdesc: Secure EL3 filtering bit.
    type: rw
  - bits: '9:0'
    longdesc: The event number of the event that is counted by event counter EVCNTR<n>_EL0.Software
      must program this field with an event defined by the processor or a common event
      defined by the architecture.If evtCount is programmed to an event that is reserved
      or not implemented, the behavior depends on the event type.For common architectural
      and microarchitectural events:No events are counted.The value read back on evtCount
      is the value written.For IMPLEMENTATION DEFINED events:It is UNPREDICTABLE what
      event, if any, is counted. UNPREDICTABLE in this case means the event must not
      expose privileged information.The value read back on evtCount is an UNKNOWN
      value with the same effect.ARM recommends that the behavior across a family
      of implementations is defined such that if a given implementation does not include
      an event from a set of common IMPLEMENTATION DEFINED events, then no event is
      counted and the value read back on evtCount is the value written.
    name: EVTCOUNT
    shortdesc: Event to count.
    type: rw
  name: EVTYPER4_EL0
  offset: '0x00000410'
  type: rw
  width: 32
- default: '0x00000000'
  description: Performance Monitors Event Type Registers
  field:
  - bits: '31'
    longdesc: Controls counting in EL1. If EL3 is implemented, then counting in Non-secure
      EL1 is further controlled by the NSK bit.
    name: P
    shortdesc: EL1 modes filtering bit.
    type: rw
  - bits: '30'
    longdesc: Controls counting in EL0. If EL3 is implemented, then counting in Non-secure
      EL0 is further controlled by the NSU bit.
    name: U
    shortdesc: EL0 filtering bit.
    type: rw
  - bits: '29'
    longdesc: Controls counting in Non-secure EL1. If EL3 is not implemented, this
      bit is RES0.If the value of this bit is equal to the value of P, events in Non-secure
      EL1 are counted.Otherwise, events in Non-secure EL1 are not counted.
    name: NSK
    shortdesc: Non-secure kernel modes filtering bit.
    type: rw
  - bits: '28'
    longdesc: Controls counting in Non-secure EL0. If EL3 is not implemented, this
      bit is RES0.If the value of this bit is equal to the value of U, events in Non-secure
      EL0 are counted.Otherwise, events in Non-secure EL0 are not counted.
    name: NSU
    shortdesc: Non-secure user modes filtering bit.
    type: rw
  - bits: '27'
    longdesc: Controls counting in Non-secure EL2. If EL2 is not implemented, this
      bit is RES0.
    name: NSH
    shortdesc: Non-secure Hyp modes filtering bit.
    type: rw
  - bits: '26'
    longdesc: Most applications can ignore this bit and set the value to zero. If
      EL3 is not implemented, this bit is RES0.If the value of this bit is equal to
      the value of P, events in Secure EL3 are counted.Otherwise, events in Secure
      EL3 are not counted.
    name: M
    shortdesc: Secure EL3 filtering bit.
    type: rw
  - bits: '9:0'
    longdesc: The event number of the event that is counted by event counter EVCNTR<n>_EL0.Software
      must program this field with an event defined by the processor or a common event
      defined by the architecture.If evtCount is programmed to an event that is reserved
      or not implemented, the behavior depends on the event type.For common architectural
      and microarchitectural events:No events are counted.The value read back on evtCount
      is the value written.For IMPLEMENTATION DEFINED events:It is UNPREDICTABLE what
      event, if any, is counted. UNPREDICTABLE in this case means the event must not
      expose privileged information.The value read back on evtCount is an UNKNOWN
      value with the same effect.ARM recommends that the behavior across a family
      of implementations is defined such that if a given implementation does not include
      an event from a set of common IMPLEMENTATION DEFINED events, then no event is
      counted and the value read back on evtCount is the value written.
    name: EVTCOUNT
    shortdesc: Event to count.
    type: rw
  name: EVTYPER5_EL0
  offset: '0x00000414'
  type: rw
  width: 32
- default: '0x00000000'
  description: Performance Monitors Cycle Counter Filter Register
  field:
  - bits: '31'
    longdesc: Controls counting in EL1. If EL3 is implemented, then counting in Non-secure
      EL1 is further controlled by the NSK bit.
    name: P
    shortdesc: EL1 modes filtering bit.
    type: rw
  - bits: '30'
    longdesc: Controls counting in EL0. If EL3 is implemented, then counting in Non-secure
      EL0 is further controlled by the NSU bit.
    name: U
    shortdesc: EL0 filtering bit.
    type: rw
  - bits: '29'
    longdesc: Controls counting in Non-secure EL1. If EL3 is not implemented, this
      bit is RES0.If the value of this bit is equal to the value of P, cycles in Non-secure
      EL1 are counted.Otherwise, cycles in Non-secure EL1 are not counted.
    name: NSK
    shortdesc: Non-secure kernel modes filtering bit.
    type: rw
  - bits: '28'
    longdesc: Controls counting in Non-secure EL0. If EL3 is not implemented, this
      bit is RES0.If the value of this bit is equal to the value of U, cycles in Non-secure
      EL0 are counted.Otherwise, cycles in Non-secure EL0 are not counted.
    name: NSU
    shortdesc: Non-secure user modes filtering bit.
    type: rw
  - bits: '27'
    longdesc: Controls counting in Non-secure EL2. If EL2 is not implemented, this
      bit is RES0.
    name: NSH
    shortdesc: Non-secure Hyp modes filtering bit.
    type: rw
  - bits: '26'
    longdesc: Most applications can ignore this bit and set the value to zero. If
      EL3 is not implemented, this bit is RES0.If the value of this bit is equal to
      the value of P, cycles in Secure EL3 are counted.Otherwise, cycles in Secure
      EL3 are not counted.
    name: M
    shortdesc: Secure EL3 filtering bit.
    type: rw
  name: CCFILTR_EL0
  offset: '0x0000047C'
  type: rw
  width: 32
- default: '0x00000000'
  description: Performance Monitors Count Enable Set Register
  field:
  - bits: '31'
    longdesc: Enables the cycle counter register.
    name: C
    shortdesc: PMCCNTR_EL0 enable bit.
    type: rw
  - bits: '30:0'
    longdesc: 'N is the value in PMCR_EL0.N. Bits [30:N] are RAZ/WI.Possible values
      of each bit are:'
    name: P
    shortdesc: Event counter enable bit for EVCNTR<x>.
    type: rw
  name: CNTENSET_EL0
  offset: '0x00000C00'
  type: rw
  width: 32
- default: '0x00000000'
  description: Performance Monitors Count Enable Clear Register
  field:
  - bits: '31'
    longdesc: Disables the cycle counter register.
    name: C
    shortdesc: PMCCNTR_EL0 disable bit.
    type: rw
  - bits: '30:0'
    longdesc: 'N is the value in PMCR_EL0.N. Bits [30:N] are RAZ/WI.Possible values
      of each bit are:'
    name: P
    shortdesc: Event counter disable bit for EVCNTR<x>.
    type: rw
  name: CNTENCLR_EL0
  offset: '0x00000C20'
  type: rw
  width: 32
- default: '0x00000000'
  description: Performance Monitors Interrupt Enable Set Register
  field:
  - bits: '31'
    name: C
    type: rw
  - bits: '30:0'
    longdesc: 'N is the value in PMCR_EL0.N. Bits [30:N] are RAZ/WI.Possible values
      are:'
    name: P
    shortdesc: Event counter overflow interrupt request enable bit for EVCNTR<x>_EL0.
    type: rw
  name: INTENSET_EL1
  offset: '0x00000C40'
  type: rw
  width: 32
- default: '0x00000000'
  description: Performance Monitors Interrupt Enable Clear Register
  field:
  - bits: '31'
    name: C
    type: rw
  - bits: '30:0'
    longdesc: 'N is the value in PMCR_EL0.N. Bits [30:N] are RAZ/WI.Possible values
      are:'
    name: P
    shortdesc: Event counter overflow interrupt request disable bit for EVCNTR<x>_EL0.
    type: rw
  name: INTENCLR_EL1
  offset: '0x00000C60'
  type: rw
  width: 32
- default: '0x00000000'
  description: Performance Monitors Overflow Flag Status Clear Register
  field:
  - bits: '31'
    longdesc: Possible values are:PMCR_EL0.LC is used to control from which bit of
      PMCCNTR_EL0 (bit 31 or bit 63) an overflow is detected.
    name: C
    shortdesc: PMCCNTR_EL0 overflow bit.
    type: rw
  - bits: '30:0'
    longdesc: 'N is the value in PMCR_EL0.N. Bits [30:N] are RAZ/WI.Possible values
      of each bit are:'
    name: P
    shortdesc: Event counter overflow clear bit for EVCNTR<x>.
    type: rw
  name: OVSCLR_EL0
  offset: '0x00000C80'
  type: rw
  width: 32
- default: '0x00000000'
  description: Performance Monitors Software Increment Register
  field:
  - bits: '30:0'
    longdesc: 'P<x> is WI if x >= PMCR_EL0.N, the number of implemented counters.Otherwise,
      the effects of writing to this bit are:'
    name: P
    shortdesc: Event counter software increment bit for EVCNTR<x>.
    type: wo
  name: SWINC_EL0
  offset: '0x00000CA0'
  type: wo
  width: 32
- default: '0x00000000'
  description: Performance Monitors Overflow Flag Status Set Register
  field:
  - bits: '31'
    name: C
    type: rw
  - bits: '30:0'
    longdesc: 'N is the value in PMCR_EL0.N. Bits [30:N] are RAZ/WI.Possible values
      are:'
    name: P
    shortdesc: Event counter overflow set bit for EVCNTR<x>.
    type: rw
  name: OVSSET_EL0
  offset: '0x00000CC0'
  type: rw
  width: 32
- default: '0x0001FF06'
  description: Performance Monitors Configuration Register
  field:
  - bits: '19'
    longdesc: PMUSERENR_EL0 is not visible in the external debug interface, so this
      bit is RES0.
    name: UEN
    shortdesc: User-mode Enable Register supported.
    type: ro
  - bits: '18'
    name: WT
    type: ro
  - bits: '17'
    name: NA
    type: ro
  - bits: '16'
    longdesc: Value is IMPLEMENTATION DEFINED.
    name: EX
    shortdesc: Export supported.
    type: ro
  - bits: '15'
    longdesc: This is RES1 if AArch32 is supported at any EL, and RES0 otherwise.
    name: CCD
    shortdesc: Cycle counter has prescale.
    type: ro
  - bits: '14'
    longdesc: This bit is RES1.
    name: CC
    shortdesc: Dedicated cycle counter (counter 31) supported.
    type: ro
  - bits: '13:8'
    longdesc: This field determines the spacing of counters in the memory-map.In v8-A
      the counters are at doubleword-aligned addresses, and the largest counter is
      64-bits, so this field is 0b111111.
    name: SIZE
    shortdesc: Size of counters.
    type: ro
  - bits: '7:0'
    longdesc: The maximum number of event counters is 31, so bits[7:5] are always
      RES0.and so on up to 0b00011111, which indicates PMCCNTR_EL0 and 31 event counters
      implemented.
    name: N
    shortdesc: Number of counters implemented in addition to the cycle counter, PMCCNTR_EL0.
    type: ro
  name: CFGR
  offset: '0x00000E00'
  type: ro
  width: 32
- default: '0x00000000'
  description: Performance Monitors Control Register
  field:
  - bits: '6'
    longdesc: Determines which PMCCNTR_EL0 bit generates an overflow recorded by PMOVSR[31].ARM
      deprecates use of PMCR_EL0.LC = 0.
    name: LC
    shortdesc: Long cycle counter enable.
    type: rw
  - bits: '5'
    name: DP
    type: rw
  - bits: '4'
    name: X
    type: rw
  - bits: '3'
    name: D
    type: rw
  - bits: '2'
    longdesc: This bit is WO. The effects of writing to this bit are:This bit is always
      RAZ.Resetting PMCCNTR_EL0 does not clear the PMCCNTR_EL0 overflow bit to 0.
    name: C
    shortdesc: Cycle counter reset.
    type: rw
  - bits: '1'
    longdesc: This bit is WO. The effects of writing to this bit are:This bit is always
      RAZ.Resetting the event counters does not clear any overflow bits to 0.
    name: P
    shortdesc: Event counter reset.
    type: rw
  - bits: '0'
    name: E
    type: rw
  name: CR_EL0
  offset: '0x00000E04'
  type: rw
  width: 32
- default: '0x63FFFFFF'
  description: Performance Monitors Common Event Identification Register 0
  field:
  - bits: '31:0'
    longdesc: For each bit described in the following table, the event is implemented
      if the bit is set to 1, or not implemented if the bit is set to 0.BitEvent numberEvent
      mnemonic310x01FL1D_CACHE_ALLOCATE300x01ECHAIN290x01DBUS_CYCLES280x01CTTBR_WRITE_RETIRED270x01BINST_SPEC260x01AMEMORY_ERROR250x019BUS_ACCESS240x018L2D_CACHE_WB230x017L2D_CACHE_REFILL220x016L2D_CACHE210x015L1D_CACHE_WB200x014L1I_CACHE190x013MEM_ACCESS180x012BR_PRED170x011CPU_CYCLES160x010BR_MIS_PRED150x00FUNALIGNED_LDST_RETIRED140x00EBR_RETURN_RETIRED130x00DBR_IMMED_RETIRED120x00CPC_WRITE_RETIRED110x00BCID_WRITE_RETIRED100x00AEXC_RETURN90x009EXC_TAKEN80x008INST_RETIRED70x007ST_RETIRED60x006LD_RETIRED50x005L1D_TLB_REFILL40x004L1D_CACHE30x003L1D_CACHE_REFILL20x002L1I_TLB_REFILL10x001L1I_CACHE_REFILL00x000SW_INCR
    name: CE_31TO0
    shortdesc: Common architectural and microarchitectural feature events that can
      be counted by the PMU event counters.
    type: ro
  name: CEID0_EL0
  offset: '0x00000E20'
  type: ro
  width: 32
- default: '0x00000001'
  description: Performance Monitors Common Event Identification Register 1
  field:
  - bits: '0'
    longdesc: For the bit described in the following table, the event is implemented
      if the bit is set to 1, or not implemented if the bit is set to 0.BitEvent numberEvent
      mnemonic00x020L2D_CACHE_ALLOCATE
    name: CE_32
    shortdesc: Common architectural and microarchitectural feature events that can
      be counted by the PMU event counters.
    type: ro
  name: CEID1_EL0
  offset: '0x00000E24'
  type: ro
  width: 32
- default: '0x00000000'
  description: Performance Monitors Integration mode Control Register
  field:
  - bits: '0'
    longdesc: When IME == 1, the device reverts to an integration mode to enable integration
      testing or topology detection. The integration mode behavior is IMPLEMENTATION
      DEFINED.
    name: IME
    shortdesc: Integration mode enable.
    type: rw
  name: ITCTRL
  offset: '0x00000F00'
  type: rw
  width: 32
- default: '0x80000000'
  description: Performance Monitors Device Affinity Register 0
  field:
  - bits: '31:0'
    longdesc: Read-only copy of the low half of MPIDR_EL1, as seen from the highest
      implemented exception level.
    name: PMDEVAFF0
    shortdesc: MPIDR_EL1 low half.
    type: ro
  name: DEVAFF0
  offset: '0x00000FA8'
  type: ro
  width: 32
- default: '0x00000000'
  description: Performance Monitors Device Affinity Register 1
  field:
  - bits: '31:0'
    longdesc: Read-only copy of the high half of MPIDR_EL1, as seen from the highest
      implemented exception level.
    name: PMDEVAFF1
    shortdesc: MPIDR_EL1 high half.
    type: ro
  name: DEVAFF1
  offset: '0x00000FAC'
  type: ro
  width: 32
- default: '0x00000000'
  description: Performance Monitors Lock Access Register
  field:
  - bits: '31:0'
    longdesc: Writing the key value 0xC5ACCE55 to this field unlocks the lock, enabling
      write accesses to this component's registers through a memory-mapped interface.Writing
      any other value to this register locks the lock, disabling write accesses to
      this component's registers through a memory mapped interface.
    name: KEY
    shortdesc: Lock Access control.
    type: wo
  name: LAR
  offset: '0x00000FB0'
  type: wo
  width: 32
- default: '0x00000003'
  description: Performance Monitors Lock Status Register
  field:
  - bits: '2'
    longdesc: RAZ.
    name: NTT
    shortdesc: Not thirty-two bit access required.
    type: ro
  - bits: '1'
    name: SLK
    type: ro
  - bits: '0'
    name: SLI
    type: ro
  name: LSR
  offset: '0x00000FB4'
  type: ro
  width: 32
- default: '0x00000088'
  description: Performance Monitors Authentication Status Register
  field:
  - bits: '7:6'
    longdesc: SNID.
    name: SNID
    shortdesc: Holds the same value as DBGAUTHSTATUS_EL1.
    type: ro
  - bits: '3:2'
    longdesc: NSNID.
    name: NSNID
    shortdesc: Holds the same value as DBGAUTHSTATUS_EL1.
    type: ro
  name: AUTHSTATUS
  offset: '0x00000FB8'
  type: ro
  width: 32
- default: '0x47702A16'
  description: Performance Monitors Device Architecture Register
  field:
  - bits: '31:21'
    longdesc: For Performance Monitors, this is ARM Limited.Bits [31:28] are the JEP
      106 continuation code, 0x4.Bits [27:21] are the JEP 106 ID code, 0x3B.
    name: ARCHITECT
    shortdesc: Defines the architecture of the component.
    type: ro
  - bits: '20'
    longdesc: This field is 1 in v8-A.
    name: PRESENT
    shortdesc: When set to 1, indicates that the DEVARCH is present.
    type: ro
  - bits: '19:16'
    longdesc: For architectures defined by ARM this is the minor revision.For Performance
      Monitors, the revision defined by v8-A is 0x0.All other values are reserved.
    name: REVISION
    shortdesc: Defines the architecture revision.
    type: ro
  - bits: '15:0'
    longdesc: For architectures defined by ARM this is further subdivided.For Performance
      Monitors:Bits [15:12] are the architecture version, 0x2.Bits [11:0] are the
      architecture part number, 0xA16.This corresponds to Performance Monitors architecture
      version PMUv3.
    name: ARCHID
    shortdesc: Defines this part to be a v8-A debug component.
    type: ro
  name: DEVARCH
  offset: '0x00000FBC'
  type: ro
  width: 32
- default: '0x00000000'
  description: Device ID Register
  field:
  - bits: '31:0'
    name: DEVID
    type: ro
  name: DEVID
  offset: '0x00000FC8'
  type: ro
  width: 32
- default: '0x00000016'
  description: Performance Monitors Device Type Register
  field:
  - bits: '7:4'
    longdesc: Must read as 0x1 to indicate this is a processor component.
    name: SUB
    shortdesc: Subtype.
    type: ro
  - bits: '3:0'
    longdesc: Must read as 0x6 to indicate this is a performance monitor component.
    name: MAJOR
    shortdesc: Major type.
    type: ro
  name: DEVTYPE
  offset: '0x00000FCC'
  type: ro
  width: 32
- default: '0x00000004'
  description: Performance Monitors Peripheral Identification Register 4
  field:
  - bits: '7:4'
    longdesc: RAZ. Log2 of the number of 4KB pages from the start of the component
      to the end of the component ID registers.
    name: SIZE
    shortdesc: Size of the component.
    type: ro
  - bits: '3:0'
    longdesc: For ARM Limited, this field is 0b0100.
    name: DES_2
    shortdesc: Designer, JEP106 continuation code, least significant nibble.
    type: ro
  name: PIDR4
  offset: '0x00000FD0'
  type: ro
  width: 32
- default: '0x00000000'
  description: Performance Monitors Peripheral Identification Register 4
  field:
  - bits: '31:0'
    name: RESERVED
    type: ro
  name: PIDR5
  offset: '0x00000FD4'
  type: ro
  width: 32
- default: '0x00000000'
  description: Performance Monitors Peripheral Identification Register 4
  field:
  - bits: '31:0'
    name: RESERVED
    type: ro
  name: PIDR6
  offset: '0x00000FD8'
  type: ro
  width: 32
- default: '0x00000000'
  description: Performance Monitors Peripheral Identification Register 4
  field:
  - bits: '31:0'
    name: RESERVED
    type: ro
  name: PIDR7
  offset: '0x00000FDC'
  type: ro
  width: 32
- default: '0x000000D3'
  description: Performance Monitors Peripheral Identification Register 0
  field:
  - bits: '7:0'
    name: PART_0
    type: ro
  name: PIDR0
  offset: '0x00000FE0'
  type: ro
  width: 32
- default: '0x000000B9'
  description: Performance Monitors Peripheral Identification Register 1
  field:
  - bits: '7:4'
    longdesc: For ARM Limited, this field is 0b1011.
    name: DES_0
    shortdesc: Designer, least significant nibble of JEP106 ID code.
    type: ro
  - bits: '3:0'
    name: PART_1
    type: ro
  name: PIDR1
  offset: '0x00000FE4'
  type: ro
  width: 32
- default: '0x0000004B'
  description: Performance Monitors Peripheral Identification Register 2
  field:
  - bits: '7:4'
    longdesc: Parts can also use this field to extend Part number to 16-bits.
    name: REVISION
    shortdesc: Part major revision.
    type: ro
  - bits: '3'
    longdesc: Indicates a JEP106 identity code is used.
    name: JEDEC
    shortdesc: RAO.
    type: ro
  - bits: '2:0'
    longdesc: For ARM Limited, this field is 0b011.
    name: DES_1
    shortdesc: Designer, most significant bits of JEP106 ID code.
    type: ro
  name: PIDR2
  offset: '0x00000FE8'
  type: ro
  width: 32
- default: '0x00000000'
  description: Performance Monitors Peripheral Identification Register 3
  field:
  - bits: '7:4'
    longdesc: Parts using PMPIDR2.REVISION as an extension to the Part number must
      use this field as a major revision number.
    name: REVAND
    shortdesc: Part minor revision.
    type: ro
  - bits: '3:0'
    longdesc: Indicates someone other than the Designer has modified the component.
    name: CMOD
    shortdesc: Customer modified.
    type: ro
  name: PIDR3
  offset: '0x00000FEC'
  type: ro
  width: 32
- default: '0x0000000D'
  description: Performance Monitors Component Identification Register 0
  field:
  - bits: '7:0'
    longdesc: Must read as 0x0D.
    name: PRMBL_0
    shortdesc: Preamble.
    type: ro
  name: CIDR0
  offset: '0x00000FF0'
  type: ro
  width: 32
- default: '0x00000090'
  description: Performance Monitors Component Identification Register 1
  field:
  - bits: '7:4'
    longdesc: Reads as 0x9, debug component.
    name: CLASS
    shortdesc: Component class.
    type: ro
  - bits: '3:0'
    longdesc: RAZ.
    name: PRMBL_1
    shortdesc: Preamble.
    type: ro
  name: CIDR1
  offset: '0x00000FF4'
  type: ro
  width: 32
- default: '0x00000005'
  description: Performance Monitors Component Identification Register 2
  field:
  - bits: '7:0'
    longdesc: Must read as 0x05.
    name: PRMBL_2
    shortdesc: Preamble.
    type: ro
  name: CIDR2
  offset: '0x00000FF8'
  type: ro
  width: 32
- default: '0x000000B1'
  description: Performance Monitors Component Identification Register 3
  field:
  - bits: '7:0'
    longdesc: Must read as 0xB1.
    name: PRMBL_3
    shortdesc: Preamble.
    type: ro
  name: CIDR3
  offset: '0x00000FFC'
  type: ro
  width: 32
