$date
  Mon Feb  8 19:54:51 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module datamemory_tb $end
$var reg 32 ! tb_address[31:0] $end
$var reg 32 " tb_writedata[31:0] $end
$var reg 1 # tb_memread $end
$var reg 1 $ tb_memwrite $end
$var reg 32 % tb_readdata[31:0] $end
$scope module uut $end
$var reg 32 & address[31:0] $end
$var reg 32 ' writedata[31:0] $end
$var reg 1 ( memread $end
$var reg 1 ) memwrite $end
$var reg 32 * readdata[31:0] $end
$comment dm is not handled $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00010000000000010000000000000000 !
b00010001000100010010001000100010 "
0#
0$
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU %
b00010000000000010000000000000000 &
b00010001000100010010001000100010 '
0(
0)
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU *
#10000000
1$
1)
#20000000
0$
0)
#30000000
b00010000000000010000000000000100 !
b00110011001100110100010001000100 "
b00010000000000010000000000000100 &
b00110011001100110100010001000100 '
#40000000
1$
1)
#50000000
0$
0)
#60000000
b00010000000000010000000000000000 !
b00010000000000010000000000000000 &
#70000000
1#
b00010001000100010010001000100010 %
1(
b00010001000100010010001000100010 *
#80000000
0#
0(
#90000000
b00010000000000010000000000000100 !
b00010000000000010000000000000100 &
#100000000
1#
b00110011001100110100010001000100 %
1(
b00110011001100110100010001000100 *
#110000000
0#
0(
