Analysis & Synthesis report for C5G_HDMI_VPG
Tue Oct 09 16:44:54 2018
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |C5G_HDMI_VPG|vpg:u_vpg|pll_controller:u_pll_controller|state
 12. State Machine - |C5G_HDMI_VPG|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state
 13. State Machine - |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state
 14. State Machine - |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address
 15. State Machine - |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state
 16. State Machine - |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state
 17. State Machine - |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state
 18. State Machine - |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper|HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck|DRsize
 19. Registers Protected by Synthesis
 20. Registers Removed During Synthesis
 21. Removed Registers Triggering Further Register Optimizations
 22. General Register Statistics
 23. Inverted Register Statistics
 24. Multiplexer Restructuring Statistics (Restructuring Performed)
 25. Source assignments for vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0
 26. Source assignments for vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst
 27. Source assignments for vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst
 28. Source assignments for vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst
 29. Source assignments for vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i
 30. Source assignments for vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0
 31. Source assignments for vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1
 32. Source assignments for vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2
 33. Source assignments for vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3
 34. Source assignments for vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4
 35. Source assignments for HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 36. Source assignments for HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|HDMI_QSYS_jtag_uart_scfifo_r:the_HDMI_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 37. Source assignments for HDMI_QSYS:u0|HDMI_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_nhn1:auto_generated
 38. Source assignments for HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_cmd_demux:cmd_demux
 39. Source assignments for HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 40. Source assignments for HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_rsp_demux:rsp_demux
 41. Source assignments for HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_001
 42. Source assignments for HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_rsp_demux_002:rsp_demux_002
 43. Source assignments for HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_003
 44. Source assignments for HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_rsp_demux_002:rsp_demux_004
 45. Source assignments for HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_005
 46. Source assignments for HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_006
 47. Source assignments for HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_007
 48. Source assignments for HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_008
 49. Source assignments for HDMI_QSYS:u0|altera_reset_controller:rst_controller
 50. Source assignments for HDMI_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 51. Source assignments for HDMI_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 52. Parameter Settings for User Entity Instance: sys_pll:u_sys_pll|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i
 53. Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig
 54. Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst
 55. Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0
 56. Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst
 57. Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst
 58. Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0
 59. Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1
 60. Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2
 61. Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3
 62. Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4
 63. Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1
 64. Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read
 65. Parameter Settings for User Entity Instance: vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i
 66. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w|scfifo:wfifo
 67. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|HDMI_QSYS_jtag_uart_scfifo_r:the_HDMI_QSYS_jtag_uart_scfifo_r|scfifo:rfifo
 68. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_onchip_memory2:onchip_memory2
 69. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram
 70. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i
 71. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator
 72. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator
 73. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 74. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator
 75. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_debug_mem_slave_translator
 76. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator
 77. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator
 78. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator
 79. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_scl_s1_translator
 80. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator
 81. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_int_n_s1_translator
 82. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent
 83. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_agent
 84. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
 85. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 86. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
 87. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent
 88. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 89. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo
 90. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent
 91. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 92. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo
 93. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent
 94. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 95. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo
 96. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent
 97. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 98. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo
 99. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_sda_s1_agent
100. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_sda_s1_agent|altera_merlin_burst_uncompressor:uncompressor
101. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo
102. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_scl_s1_agent
103. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_scl_s1_agent|altera_merlin_burst_uncompressor:uncompressor
104. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo
105. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent
106. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor
107. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo
108. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hdmi_tx_int_n_s1_agent
109. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hdmi_tx_int_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor
110. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_int_n_s1_agent_rsp_fifo
111. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_router:router|HDMI_QSYS_mm_interconnect_0_router_default_decode:the_default_decode
112. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_router_001:router_001|HDMI_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode
113. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_router_002:router_002|HDMI_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode
114. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_router_002:router_003|HDMI_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode
115. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_router_004:router_004|HDMI_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode
116. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_router_002:router_005|HDMI_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode
117. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_router_004:router_006|HDMI_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode
118. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_router_002:router_007|HDMI_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode
119. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_router_002:router_008|HDMI_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode
120. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_router_002:router_009|HDMI_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode
121. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_router_002:router_010|HDMI_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode
122. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter
123. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter
124. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb
125. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
126. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb
127. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
128. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
129. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
130. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
131. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
132. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
133. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
134. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
135. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
136. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
137. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
138. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
139. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
140. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
141. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|altera_reset_controller:rst_controller
142. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
143. Parameter Settings for User Entity Instance: HDMI_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
144. scfifo Parameter Settings by Entity Instance
145. altsyncram Parameter Settings by Entity Instance
146. Port Connectivity Checks: "HDMI_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
147. Port Connectivity Checks: "HDMI_QSYS:u0|altera_reset_controller:rst_controller"
148. Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
149. Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
150. Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
151. Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_router_004:router_004|HDMI_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode"
152. Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_router_002:router_002|HDMI_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode"
153. Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_router_001:router_001|HDMI_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode"
154. Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_router:router|HDMI_QSYS_mm_interconnect_0_router_default_decode:the_default_decode"
155. Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_int_n_s1_agent_rsp_fifo"
156. Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hdmi_tx_int_n_s1_agent"
157. Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo"
158. Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent"
159. Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo"
160. Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_scl_s1_agent"
161. Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo"
162. Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_sda_s1_agent"
163. Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo"
164. Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent"
165. Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo"
166. Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent"
167. Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo"
168. Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent"
169. Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo"
170. Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent"
171. Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
172. Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
173. Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_agent"
174. Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent"
175. Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_int_n_s1_translator"
176. Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator"
177. Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_scl_s1_translator"
178. Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator"
179. Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator"
180. Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"
181. Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_debug_mem_slave_translator"
182. Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator"
183. Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
184. Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator"
185. Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator"
186. Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i"
187. Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_pll_sys:pll_sys"
188. Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_onchip_memory2:onchip_memory2"
189. Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys"
190. Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic"
191. Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart"
192. Port Connectivity Checks: "vpg:u_vpg|vga_generator:u_vga_generator"
193. Port Connectivity Checks: "vpg:u_vpg|pll_reconfig:u_pll_reconfig"
194. Port Connectivity Checks: "vpg:u_vpg"
195. Post-Synthesis Netlist Statistics for Top Partition
196. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
197. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
198. Elapsed Time Per Partition
199. Analysis & Synthesis Messages
200. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Oct 09 16:44:54 2018       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; C5G_HDMI_VPG                                ;
; Top-level Entity Name           ; C5G_HDMI_VPG                                ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 2811                                        ;
; Total pins                      ; 140                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,544,128                                   ;
; Total DSP Blocks                ; 3                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 3                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC5C6F27C7     ;                    ;
; Top-level entity name                                                           ; C5G_HDMI_VPG       ; C5G_HDMI_VPG       ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; Off                ; Off                ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
; File Name with User-Entered Path                                                                ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                 ; Library      ;
+-------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
; HDMI_QSYS/synthesis/HDMI_QSYS.v                                                                 ; yes             ; User Verilog HDL File                        ; F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/HDMI_QSYS.v                                                                 ; HDMI_QSYS    ;
; HDMI_QSYS/synthesis/submodules/altera_reset_controller.v                                        ; yes             ; User Verilog HDL File                        ; F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/altera_reset_controller.v                                        ; HDMI_QSYS    ;
; HDMI_QSYS/synthesis/submodules/altera_reset_synchronizer.v                                      ; yes             ; User Verilog HDL File                        ; F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/altera_reset_synchronizer.v                                      ; HDMI_QSYS    ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_irq_mapper.sv                                          ; HDMI_QSYS    ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v                                    ; HDMI_QSYS    ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_avalon_st_adapter.v                  ; HDMI_QSYS    ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; HDMI_QSYS    ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_rsp_mux_001.sv                       ; HDMI_QSYS    ;
; HDMI_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv                                      ; yes             ; User SystemVerilog HDL File                  ; F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv                                      ; HDMI_QSYS    ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_rsp_mux.sv                           ; HDMI_QSYS    ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_rsp_demux_002.sv                     ; yes             ; User SystemVerilog HDL File                  ; F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_rsp_demux_002.sv                     ; HDMI_QSYS    ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_rsp_demux.sv                         ; HDMI_QSYS    ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_cmd_mux_002.sv                       ; yes             ; User SystemVerilog HDL File                  ; F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_cmd_mux_002.sv                       ; HDMI_QSYS    ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_cmd_mux.sv                           ; HDMI_QSYS    ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_cmd_demux_001.sv                     ; HDMI_QSYS    ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_cmd_demux.sv                         ; HDMI_QSYS    ;
; HDMI_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv                                 ; yes             ; User SystemVerilog HDL File                  ; F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv                                 ; HDMI_QSYS    ;
; HDMI_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v                                          ; yes             ; User SystemVerilog HDL File                  ; F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v                                          ; HDMI_QSYS    ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router_004.sv                        ; yes             ; User SystemVerilog HDL File                  ; F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router_004.sv                        ; HDMI_QSYS    ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router_002.sv                        ; HDMI_QSYS    ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router_001.sv                        ; HDMI_QSYS    ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router.sv                            ; HDMI_QSYS    ;
; HDMI_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv                                     ; yes             ; User SystemVerilog HDL File                  ; F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv                                     ; HDMI_QSYS    ;
; HDMI_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv                              ; yes             ; User SystemVerilog HDL File                  ; F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv                              ; HDMI_QSYS    ;
; HDMI_QSYS/synthesis/submodules/altera_merlin_master_agent.sv                                    ; yes             ; User SystemVerilog HDL File                  ; F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/altera_merlin_master_agent.sv                                    ; HDMI_QSYS    ;
; HDMI_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv                                ; yes             ; User SystemVerilog HDL File                  ; F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv                                ; HDMI_QSYS    ;
; HDMI_QSYS/synthesis/submodules/altera_merlin_master_translator.sv                               ; yes             ; User SystemVerilog HDL File                  ; F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/altera_merlin_master_translator.sv                               ; HDMI_QSYS    ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_timer.v                                                ; yes             ; User Verilog HDL File                        ; F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_timer.v                                                ; HDMI_QSYS    ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_sysid_qsys.v                                           ; yes             ; User Verilog HDL File                        ; F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_sysid_qsys.v                                           ; HDMI_QSYS    ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_pll_sys.v                                              ; yes             ; User Verilog HDL File                        ; F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_pll_sys.v                                              ; HDMI_QSYS    ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_onchip_memory2.hex                                     ; yes             ; User Hexadecimal (Intel-Format) File         ; F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_onchip_memory2.hex                                     ; HDMI_QSYS    ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_onchip_memory2.v                                       ; yes             ; User Verilog HDL File                        ; F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_onchip_memory2.v                                       ; HDMI_QSYS    ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v                                           ; yes             ; User Verilog HDL File                        ; F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v                                           ; HDMI_QSYS    ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v                                       ; yes             ; Encrypted User Verilog HDL File              ; F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v                                       ; HDMI_QSYS    ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu_debug_slave_sysclk.v                    ; yes             ; User Verilog HDL File                        ; F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu_debug_slave_sysclk.v                    ; HDMI_QSYS    ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck.v                       ; yes             ; User Verilog HDL File                        ; F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck.v                       ; HDMI_QSYS    ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v                   ; yes             ; User Verilog HDL File                        ; F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v                   ; HDMI_QSYS    ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu_mult_cell.v                             ; yes             ; User Verilog HDL File                        ; F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu_mult_cell.v                             ; HDMI_QSYS    ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu_test_bench.v                            ; yes             ; User Verilog HDL File                        ; F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu_test_bench.v                            ; HDMI_QSYS    ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_led.v                                                  ; yes             ; User Verilog HDL File                        ; F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_led.v                                                  ; HDMI_QSYS    ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v                                            ; yes             ; User Verilog HDL File                        ; F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v                                            ; HDMI_QSYS    ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_i2c_sda.v                                              ; yes             ; User Verilog HDL File                        ; F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_i2c_sda.v                                              ; HDMI_QSYS    ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_i2c_scl.v                                              ; yes             ; User Verilog HDL File                        ; F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_i2c_scl.v                                              ; HDMI_QSYS    ;
; HDMI_QSYS/synthesis/submodules/HDMI_QSYS_hdmi_tx_int_n.v                                        ; yes             ; User Verilog HDL File                        ; F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_hdmi_tx_int_n.v                                        ; HDMI_QSYS    ;
; vpg_source/pll_controller.v                                                                     ; yes             ; User Verilog HDL File                        ; F:/QuartusProjects/TL_PACMAN/vpg_source/pll_controller.v                                                                     ;              ;
; vpg_source/vpg.v                                                                                ; yes             ; User Verilog HDL File                        ; F:/QuartusProjects/TL_PACMAN/vpg_source/vpg.v                                                                                ;              ;
; vpg_source/vpg_mode.v                                                                           ; yes             ; User Verilog HDL File                        ; F:/QuartusProjects/TL_PACMAN/vpg_source/vpg_mode.v                                                                           ;              ;
; vpg_source/vga_generator.v                                                                      ; yes             ; User Verilog HDL File                        ; F:/QuartusProjects/TL_PACMAN/vpg_source/vga_generator.v                                                                      ;              ;
; sys_pll.v                                                                                       ; yes             ; User Wizard-Generated File                   ; F:/QuartusProjects/TL_PACMAN/sys_pll.v                                                                                       ; sys_pll      ;
; sys_pll/sys_pll_0002.v                                                                          ; yes             ; User Verilog HDL File                        ; F:/QuartusProjects/TL_PACMAN/sys_pll/sys_pll_0002.v                                                                          ; sys_pll      ;
; vpg_source/pll.v                                                                                ; yes             ; User Wizard-Generated File                   ; F:/QuartusProjects/TL_PACMAN/vpg_source/pll.v                                                                                ; pll          ;
; vpg_source/pll/pll_0002.v                                                                       ; yes             ; User Verilog HDL File                        ; F:/QuartusProjects/TL_PACMAN/vpg_source/pll/pll_0002.v                                                                       ; pll          ;
; vpg_source/pll_reconfig.v                                                                       ; yes             ; User Wizard-Generated File                   ; F:/QuartusProjects/TL_PACMAN/vpg_source/pll_reconfig.v                                                                       ; pll_reconfig ;
; vpg_source/pll_reconfig/altera_pll_reconfig_top.v                                               ; yes             ; User Verilog HDL File                        ; F:/QuartusProjects/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_top.v                                               ; pll_reconfig ;
; vpg_source/pll_reconfig/altera_pll_reconfig_core.v                                              ; yes             ; User Verilog HDL File                        ; F:/QuartusProjects/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v                                              ; pll_reconfig ;
; vpg_source/pll_reconfig/altera_std_synchronizer.v                                               ; yes             ; User Verilog HDL File                        ; F:/QuartusProjects/TL_PACMAN/vpg_source/pll_reconfig/altera_std_synchronizer.v                                               ; pll_reconfig ;
; vpg_source/vpg.h                                                                                ; yes             ; Auto-Found File                              ; F:/QuartusProjects/TL_PACMAN/vpg_source/vpg.h                                                                                ;              ;
; c5g_hdmi_vpg.v                                                                                  ; yes             ; Auto-Found Verilog HDL File                  ; F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v                                                                                  ;              ;
; altera_pll.v                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v                                                          ;              ;
; altera_pll_dps_lcell_comb.v                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll_dps_lcell_comb.v                                           ;              ;
; altera_cyclonev_pll.v                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v                                                 ;              ;
; scfifo.tdf                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                            ;              ;
; a_regfifo.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                         ;              ;
; a_dpfifo.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                          ;              ;
; a_i2fifo.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                          ;              ;
; a_fffifo.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                          ;              ;
; a_f2fifo.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                          ;              ;
; aglobal181.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                        ;              ;
; db/scfifo_3291.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; F:/QuartusProjects/TL_PACMAN/db/scfifo_3291.tdf                                                                              ;              ;
; db/a_dpfifo_5771.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; F:/QuartusProjects/TL_PACMAN/db/a_dpfifo_5771.tdf                                                                            ;              ;
; db/a_fefifo_7cf.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; F:/QuartusProjects/TL_PACMAN/db/a_fefifo_7cf.tdf                                                                             ;              ;
; db/cntr_vg7.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; F:/QuartusProjects/TL_PACMAN/db/cntr_vg7.tdf                                                                                 ;              ;
; db/altsyncram_7pu1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; F:/QuartusProjects/TL_PACMAN/db/altsyncram_7pu1.tdf                                                                          ;              ;
; db/cntr_jgb.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; F:/QuartusProjects/TL_PACMAN/db/cntr_jgb.tdf                                                                                 ;              ;
; alt_jtag_atlantic.v                                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                   ;              ;
; sld_jtag_endpoint_adapter.vhd                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                         ;              ;
; sld_jtag_endpoint_adapter_impl.sv                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                     ;              ;
; altsyncram.tdf                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                        ;              ;
; stratix_ram_block.inc                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                 ;              ;
; lpm_mux.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                           ;              ;
; lpm_decode.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                        ;              ;
; a_rdenreg.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                         ;              ;
; altrom.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                            ;              ;
; altram.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                            ;              ;
; altdpram.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                          ;              ;
; db/altsyncram_spj1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; F:/QuartusProjects/TL_PACMAN/db/altsyncram_spj1.tdf                                                                          ;              ;
; db/altsyncram_vgj1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; F:/QuartusProjects/TL_PACMAN/db/altsyncram_vgj1.tdf                                                                          ;              ;
; db/altsyncram_pdj1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; F:/QuartusProjects/TL_PACMAN/db/altsyncram_pdj1.tdf                                                                          ;              ;
; db/altsyncram_voi1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; F:/QuartusProjects/TL_PACMAN/db/altsyncram_voi1.tdf                                                                          ;              ;
; altera_mult_add.tdf                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf                                                   ;              ;
; db/altera_mult_add_37p2.v                                                                       ; yes             ; Auto-Generated Megafunction                  ; F:/QuartusProjects/TL_PACMAN/db/altera_mult_add_37p2.v                                                                       ;              ;
; altera_mult_add_rtl.v                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                 ;              ;
; db/altsyncram_7pi1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; F:/QuartusProjects/TL_PACMAN/db/altsyncram_7pi1.tdf                                                                          ;              ;
; db/altsyncram_4kl1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; F:/QuartusProjects/TL_PACMAN/db/altsyncram_4kl1.tdf                                                                          ;              ;
; db/altsyncram_baj1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; F:/QuartusProjects/TL_PACMAN/db/altsyncram_baj1.tdf                                                                          ;              ;
; db/altsyncram_qid1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; F:/QuartusProjects/TL_PACMAN/db/altsyncram_qid1.tdf                                                                          ;              ;
; sld_virtual_jtag_basic.v                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                              ;              ;
; db/altsyncram_nhn1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; F:/QuartusProjects/TL_PACMAN/db/altsyncram_nhn1.tdf                                                                          ;              ;
; db/decode_nma.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; F:/QuartusProjects/TL_PACMAN/db/decode_nma.tdf                                                                               ;              ;
; db/mux_kib.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; F:/QuartusProjects/TL_PACMAN/db/mux_kib.tdf                                                                                  ;              ;
; pzdyqx.vhd                                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd                                                            ;              ;
; sld_hub.vhd                                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                           ; altera_sld   ;
; db/ip/slde6d33307/alt_sld_fab.v                                                                 ; yes             ; Encrypted Auto-Found Verilog HDL File        ; F:/QuartusProjects/TL_PACMAN/db/ip/slde6d33307/alt_sld_fab.v                                                                 ; alt_sld_fab  ;
; db/ip/slde6d33307/submodules/alt_sld_fab_alt_sld_fab.v                                          ; yes             ; Encrypted Auto-Found Verilog HDL File        ; F:/QuartusProjects/TL_PACMAN/db/ip/slde6d33307/submodules/alt_sld_fab_alt_sld_fab.v                                          ; alt_sld_fab  ;
; db/ip/slde6d33307/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; F:/QuartusProjects/TL_PACMAN/db/ip/slde6d33307/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                   ; alt_sld_fab  ;
; db/ip/slde6d33307/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; F:/QuartusProjects/TL_PACMAN/db/ip/slde6d33307/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                ; alt_sld_fab  ;
; db/ip/slde6d33307/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                              ; yes             ; Encrypted Auto-Found VHDL File               ; F:/QuartusProjects/TL_PACMAN/db/ip/slde6d33307/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                              ; alt_sld_fab  ;
; db/ip/slde6d33307/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; F:/QuartusProjects/TL_PACMAN/db/ip/slde6d33307/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                ; alt_sld_fab  ;
; sld_jtag_hub.vhd                                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                      ;              ;
; sld_rom_sr.vhd                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                        ;              ;
+-------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                 ;
+---------------------------------------------+-------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                         ;
+---------------------------------------------+-------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2435                                                                          ;
;                                             ;                                                                               ;
; Combinational ALUT usage for logic          ; 3667                                                                          ;
;     -- 7 input functions                    ; 71                                                                            ;
;     -- 6 input functions                    ; 877                                                                           ;
;     -- 5 input functions                    ; 907                                                                           ;
;     -- 4 input functions                    ; 650                                                                           ;
;     -- <=3 input functions                  ; 1162                                                                          ;
;                                             ;                                                                               ;
; Dedicated logic registers                   ; 2811                                                                          ;
;                                             ;                                                                               ;
; I/O pins                                    ; 140                                                                           ;
; Total MLAB memory bits                      ; 0                                                                             ;
; Total block memory bits                     ; 2544128                                                                       ;
;                                             ;                                                                               ;
; Total DSP Blocks                            ; 3                                                                             ;
;                                             ;                                                                               ;
; Total PLLs                                  ; 3                                                                             ;
;     -- PLLs                                 ; 2                                                                             ;
;     -- Fractional PLLs                      ; 1                                                                             ;
;                                             ;                                                                               ;
; Maximum fan-out node                        ; HDMI_QSYS:u0|HDMI_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 2550                                                                          ;
; Total fan-out                               ; 36605                                                                         ;
; Average fan-out                             ; 4.97                                                                          ;
+---------------------------------------------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                              ; Entity Name                                     ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+
; |C5G_HDMI_VPG                                                                                                                           ; 3667 (17)           ; 2811 (14)                 ; 2544128           ; 3          ; 140  ; 0            ; |C5G_HDMI_VPG                                                                                                                                                                                                                                                                                                                                                                                                    ; C5G_HDMI_VPG                                    ; work         ;
;    |HDMI_QSYS:u0|                                                                                                                       ; 2170 (0)            ; 2076 (0)                  ; 2544128           ; 3          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0                                                                                                                                                                                                                                                                                                                                                                                       ; HDMI_QSYS                                       ; HDMI_QSYS    ;
;       |HDMI_QSYS_hdmi_tx_int_n:hdmi_tx_int_n|                                                                                           ; 6 (6)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_hdmi_tx_int_n:hdmi_tx_int_n                                                                                                                                                                                                                                                                                                                                                 ; HDMI_QSYS_hdmi_tx_int_n                         ; HDMI_QSYS    ;
;       |HDMI_QSYS_i2c_scl:i2c_scl|                                                                                                       ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_i2c_scl:i2c_scl                                                                                                                                                                                                                                                                                                                                                             ; HDMI_QSYS_i2c_scl                               ; HDMI_QSYS    ;
;       |HDMI_QSYS_i2c_sda:i2c_sda|                                                                                                       ; 4 (4)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_i2c_sda:i2c_sda                                                                                                                                                                                                                                                                                                                                                             ; HDMI_QSYS_i2c_sda                               ; HDMI_QSYS    ;
;       |HDMI_QSYS_jtag_uart:jtag_uart|                                                                                                   ; 115 (34)            ; 113 (13)                  ; 1024              ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                                         ; HDMI_QSYS_jtag_uart                             ; HDMI_QSYS    ;
;          |HDMI_QSYS_jtag_uart_scfifo_r:the_HDMI_QSYS_jtag_uart_scfifo_r|                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|HDMI_QSYS_jtag_uart_scfifo_r:the_HDMI_QSYS_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                           ; HDMI_QSYS_jtag_uart_scfifo_r                    ; HDMI_QSYS    ;
;             |scfifo:rfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|HDMI_QSYS_jtag_uart_scfifo_r:the_HDMI_QSYS_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                              ; scfifo                                          ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|HDMI_QSYS_jtag_uart_scfifo_r:the_HDMI_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                   ; scfifo_3291                                     ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|HDMI_QSYS_jtag_uart_scfifo_r:the_HDMI_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                              ; a_dpfifo_5771                                   ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|HDMI_QSYS_jtag_uart_scfifo_r:the_HDMI_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                      ; a_fefifo_7cf                                    ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|HDMI_QSYS_jtag_uart_scfifo_r:the_HDMI_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                 ; cntr_vg7                                        ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|HDMI_QSYS_jtag_uart_scfifo_r:the_HDMI_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                      ; altsyncram_7pu1                                 ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|HDMI_QSYS_jtag_uart_scfifo_r:the_HDMI_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                        ; cntr_jgb                                        ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|HDMI_QSYS_jtag_uart_scfifo_r:the_HDMI_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                              ; cntr_jgb                                        ; work         ;
;          |HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w|                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                           ; HDMI_QSYS_jtag_uart_scfifo_w                    ; HDMI_QSYS    ;
;             |scfifo:wfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                              ; scfifo                                          ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                   ; scfifo_3291                                     ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                              ; a_dpfifo_5771                                   ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                      ; a_fefifo_7cf                                    ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                 ; cntr_vg7                                        ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                      ; altsyncram_7pu1                                 ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                        ; cntr_jgb                                        ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                              ; cntr_jgb                                        ; work         ;
;          |alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic|                                                                      ; 33 (33)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                 ; alt_jtag_atlantic                               ; work         ;
;       |HDMI_QSYS_led:led|                                                                                                               ; 10 (10)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_led:led                                                                                                                                                                                                                                                                                                                                                                     ; HDMI_QSYS_led                                   ; HDMI_QSYS    ;
;       |HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|                                                                                   ; 375 (0)             ; 176 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                         ; HDMI_QSYS_mm_interconnect_0                     ; HDMI_QSYS    ;
;          |HDMI_QSYS_mm_interconnect_0_cmd_demux:cmd_demux|                                                                              ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                         ; HDMI_QSYS_mm_interconnect_0_cmd_demux           ; HDMI_QSYS    ;
;          |HDMI_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                      ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                 ; HDMI_QSYS_mm_interconnect_0_cmd_demux_001       ; HDMI_QSYS    ;
;          |HDMI_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                          ; 53 (49)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                                                                     ; HDMI_QSYS_mm_interconnect_0_cmd_mux_002         ; HDMI_QSYS    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                        ; HDMI_QSYS    ;
;          |HDMI_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_004|                                                                          ; 60 (56)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_004                                                                                                                                                                                                                                                                                     ; HDMI_QSYS_mm_interconnect_0_cmd_mux_002         ; HDMI_QSYS    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                        ; HDMI_QSYS    ;
;          |HDMI_QSYS_mm_interconnect_0_router:router|                                                                                    ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                               ; HDMI_QSYS_mm_interconnect_0_router              ; HDMI_QSYS    ;
;          |HDMI_QSYS_mm_interconnect_0_router_001:router_001|                                                                            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                       ; HDMI_QSYS_mm_interconnect_0_router_001          ; HDMI_QSYS    ;
;          |HDMI_QSYS_mm_interconnect_0_rsp_demux_002:rsp_demux_002|                                                                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                                                                                                 ; HDMI_QSYS_mm_interconnect_0_rsp_demux_002       ; HDMI_QSYS    ;
;          |HDMI_QSYS_mm_interconnect_0_rsp_demux_002:rsp_demux_004|                                                                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_rsp_demux_002:rsp_demux_004                                                                                                                                                                                                                                                                                 ; HDMI_QSYS_mm_interconnect_0_rsp_demux_002       ; HDMI_QSYS    ;
;          |HDMI_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                  ; 66 (66)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                             ; HDMI_QSYS_mm_interconnect_0_rsp_mux             ; HDMI_QSYS    ;
;          |HDMI_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                          ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                     ; HDMI_QSYS_mm_interconnect_0_rsp_mux_001         ; HDMI_QSYS    ;
;          |altera_avalon_sc_fifo:hdmi_tx_int_n_s1_agent_rsp_fifo|                                                                        ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_int_n_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                           ; HDMI_QSYS    ;
;          |altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|                                                                              ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                           ; HDMI_QSYS    ;
;          |altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|                                                                              ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                           ; HDMI_QSYS    ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                           ; HDMI_QSYS    ;
;          |altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|                                                                                  ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                           ; HDMI_QSYS    ;
;          |altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|                                                              ; 7 (7)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                           ; HDMI_QSYS    ;
;          |altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|                                                                       ; 6 (6)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                           ; HDMI_QSYS    ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|                                                                ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                           ; HDMI_QSYS    ;
;          |altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|                                                                                ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                           ; HDMI_QSYS    ;
;          |altera_merlin_master_agent:nios2_qsys_data_master_agent|                                                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent                                                                                                                                                                                                                                                                                 ; altera_merlin_master_agent                      ; HDMI_QSYS    ;
;          |altera_merlin_slave_agent:i2c_scl_s1_agent|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_scl_s1_agent                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                       ; HDMI_QSYS    ;
;          |altera_merlin_slave_agent:i2c_sda_s1_agent|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_sda_s1_agent                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                       ; HDMI_QSYS    ;
;          |altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent|                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                       ; HDMI_QSYS    ;
;          |altera_merlin_slave_agent:onchip_memory2_s1_agent|                                                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                       ; HDMI_QSYS    ;
;          |altera_merlin_slave_agent:sysid_qsys_control_slave_agent|                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                       ; HDMI_QSYS    ;
;          |altera_merlin_slave_translator:hdmi_tx_int_n_s1_translator|                                                                   ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_int_n_s1_translator                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                  ; HDMI_QSYS    ;
;          |altera_merlin_slave_translator:i2c_scl_s1_translator|                                                                         ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_scl_s1_translator                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                  ; HDMI_QSYS    ;
;          |altera_merlin_slave_translator:i2c_sda_s1_translator|                                                                         ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                  ; HDMI_QSYS    ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 3 (3)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                  ; HDMI_QSYS    ;
;          |altera_merlin_slave_translator:led_s1_translator|                                                                             ; 7 (7)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                  ; HDMI_QSYS    ;
;          |altera_merlin_slave_translator:nios2_qsys_debug_mem_slave_translator|                                                         ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_debug_mem_slave_translator                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                  ; HDMI_QSYS    ;
;          |altera_merlin_slave_translator:onchip_memory2_s1_translator|                                                                  ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                  ; HDMI_QSYS    ;
;          |altera_merlin_slave_translator:sysid_qsys_control_slave_translator|                                                           ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                  ; HDMI_QSYS    ;
;          |altera_merlin_slave_translator:timer_s1_translator|                                                                           ; 6 (6)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                  ; HDMI_QSYS    ;
;          |altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter|                                                                 ; 12 (12)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter                                                                                                                                                                                                                                                                            ; altera_merlin_traffic_limiter                   ; HDMI_QSYS    ;
;          |altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter|                                                          ; 8 (8)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter                                                                                                                                                                                                                                                                     ; altera_merlin_traffic_limiter                   ; HDMI_QSYS    ;
;       |HDMI_QSYS_nios2_qsys:nios2_qsys|                                                                                                 ; 1404 (1)            ; 1630 (39)                 ; 63104             ; 3          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys                                                                                                                                                                                                                                                                                                                                                       ; HDMI_QSYS_nios2_qsys                            ; HDMI_QSYS    ;
;          |HDMI_QSYS_nios2_qsys_cpu:cpu|                                                                                                 ; 1403 (1232)         ; 1591 (1257)               ; 63104             ; 3          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu                                                                                                                                                                                                                                                                                                                          ; HDMI_QSYS_nios2_qsys_cpu                        ; HDMI_QSYS    ;
;             |HDMI_QSYS_nios2_qsys_cpu_bht_module:HDMI_QSYS_nios2_qsys_cpu_bht|                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_bht_module:HDMI_QSYS_nios2_qsys_cpu_bht                                                                                                                                                                                                                                                         ; HDMI_QSYS_nios2_qsys_cpu_bht_module             ; HDMI_QSYS    ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_bht_module:HDMI_QSYS_nios2_qsys_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                               ; altsyncram                                      ; work         ;
;                   |altsyncram_pdj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_bht_module:HDMI_QSYS_nios2_qsys_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                                                ; altsyncram_pdj1                                 ; work         ;
;             |HDMI_QSYS_nios2_qsys_cpu_dc_data_module:HDMI_QSYS_nios2_qsys_cpu_dc_data|                                                  ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_dc_data_module:HDMI_QSYS_nios2_qsys_cpu_dc_data                                                                                                                                                                                                                                                 ; HDMI_QSYS_nios2_qsys_cpu_dc_data_module         ; HDMI_QSYS    ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_dc_data_module:HDMI_QSYS_nios2_qsys_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; altsyncram                                      ; work         ;
;                   |altsyncram_4kl1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_dc_data_module:HDMI_QSYS_nios2_qsys_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated                                                                                                                                                                                        ; altsyncram_4kl1                                 ; work         ;
;             |HDMI_QSYS_nios2_qsys_cpu_dc_tag_module:HDMI_QSYS_nios2_qsys_cpu_dc_tag|                                                    ; 0 (0)               ; 0 (0)                     ; 768               ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_dc_tag_module:HDMI_QSYS_nios2_qsys_cpu_dc_tag                                                                                                                                                                                                                                                   ; HDMI_QSYS_nios2_qsys_cpu_dc_tag_module          ; HDMI_QSYS    ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 768               ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_dc_tag_module:HDMI_QSYS_nios2_qsys_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                         ; altsyncram                                      ; work         ;
;                   |altsyncram_7pi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 768               ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_dc_tag_module:HDMI_QSYS_nios2_qsys_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_7pi1:auto_generated                                                                                                                                                                                          ; altsyncram_7pi1                                 ; work         ;
;             |HDMI_QSYS_nios2_qsys_cpu_dc_victim_module:HDMI_QSYS_nios2_qsys_cpu_dc_victim|                                              ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_dc_victim_module:HDMI_QSYS_nios2_qsys_cpu_dc_victim                                                                                                                                                                                                                                             ; HDMI_QSYS_nios2_qsys_cpu_dc_victim_module       ; HDMI_QSYS    ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_dc_victim_module:HDMI_QSYS_nios2_qsys_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                      ; work         ;
;                   |altsyncram_baj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_dc_victim_module:HDMI_QSYS_nios2_qsys_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                                    ; altsyncram_baj1                                 ; work         ;
;             |HDMI_QSYS_nios2_qsys_cpu_ic_data_module:HDMI_QSYS_nios2_qsys_cpu_ic_data|                                                  ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_ic_data_module:HDMI_QSYS_nios2_qsys_cpu_ic_data                                                                                                                                                                                                                                                 ; HDMI_QSYS_nios2_qsys_cpu_ic_data_module         ; HDMI_QSYS    ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_ic_data_module:HDMI_QSYS_nios2_qsys_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; altsyncram                                      ; work         ;
;                   |altsyncram_spj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_ic_data_module:HDMI_QSYS_nios2_qsys_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                                        ; altsyncram_spj1                                 ; work         ;
;             |HDMI_QSYS_nios2_qsys_cpu_ic_tag_module:HDMI_QSYS_nios2_qsys_cpu_ic_tag|                                                    ; 0 (0)               ; 0 (0)                     ; 2176              ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_ic_tag_module:HDMI_QSYS_nios2_qsys_cpu_ic_tag                                                                                                                                                                                                                                                   ; HDMI_QSYS_nios2_qsys_cpu_ic_tag_module          ; HDMI_QSYS    ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 2176              ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_ic_tag_module:HDMI_QSYS_nios2_qsys_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                         ; altsyncram                                      ; work         ;
;                   |altsyncram_vgj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 2176              ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_ic_tag_module:HDMI_QSYS_nios2_qsys_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_vgj1:auto_generated                                                                                                                                                                                          ; altsyncram_vgj1                                 ; work         ;
;             |HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell|                                                 ; 0 (0)               ; 64 (0)                    ; 0                 ; 3          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell                                                                                                                                                                                                                                                ; HDMI_QSYS_nios2_qsys_cpu_mult_cell              ; HDMI_QSYS    ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                             ; altera_mult_add                                 ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated                                                                                                                                                                         ; altera_mult_add_37p2                            ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                ; altera_mult_add_rtl                             ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                       ; ama_multiplier_function                         ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                     ; ama_register_function                           ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                             ; altera_mult_add                                 ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated                                                                                                                                                                         ; altera_mult_add_37p2                            ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                ; altera_mult_add_rtl                             ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                       ; ama_multiplier_function                         ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                     ; ama_register_function                           ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                             ; altera_mult_add                                 ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated                                                                                                                                                                         ; altera_mult_add_37p2                            ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                ; altera_mult_add_rtl                             ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                       ; ama_multiplier_function                         ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                     ; ama_register_function                           ; work         ;
;             |HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|                                                 ; 171 (7)             ; 270 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci                                                                                                                                                                                                                                                ; HDMI_QSYS_nios2_qsys_cpu_nios2_oci              ; HDMI_QSYS    ;
;                |HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper|                          ; 63 (0)              ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper                                                                                                                                                  ; HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper    ; HDMI_QSYS    ;
;                   |HDMI_QSYS_nios2_qsys_cpu_debug_slave_sysclk:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_sysclk|                         ; 6 (6)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper|HDMI_QSYS_nios2_qsys_cpu_debug_slave_sysclk:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_sysclk                                                      ; HDMI_QSYS_nios2_qsys_cpu_debug_slave_sysclk     ; HDMI_QSYS    ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper|HDMI_QSYS_nios2_qsys_cpu_debug_slave_sysclk:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                         ; pll_reconfig ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper|HDMI_QSYS_nios2_qsys_cpu_debug_slave_sysclk:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                         ; pll_reconfig ;
;                   |HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck|                               ; 53 (53)             ; 47 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper|HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck                                                            ; HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck        ; HDMI_QSYS    ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper|HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                         ; pll_reconfig ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper|HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                         ; pll_reconfig ;
;                   |sld_virtual_jtag_basic:HDMI_QSYS_nios2_qsys_cpu_debug_slave_phy|                                                     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:HDMI_QSYS_nios2_qsys_cpu_debug_slave_phy                                                                                  ; sld_virtual_jtag_basic                          ; work         ;
;                |HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|                                ; 11 (11)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg                                                                                                                                                        ; HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg       ; HDMI_QSYS    ;
;                |HDMI_QSYS_nios2_qsys_cpu_nios2_oci_break:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_break|                                  ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_break:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_break                                                                                                                                                          ; HDMI_QSYS_nios2_qsys_cpu_nios2_oci_break        ; HDMI_QSYS    ;
;                |HDMI_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_debug|                                  ; 6 (6)               ; 8 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_debug                                                                                                                                                          ; HDMI_QSYS_nios2_qsys_cpu_nios2_oci_debug        ; HDMI_QSYS    ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                      ; altera_std_synchronizer                         ; pll_reconfig ;
;                |HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem:the_HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem|                                        ; 82 (82)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem:the_HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem                                                                                                                                                                ; HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem           ; HDMI_QSYS    ;
;                   |HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram|                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem:the_HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem|HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram                                                                           ; HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram_module   ; HDMI_QSYS    ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem:the_HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem|HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                      ; work         ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem:the_HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem|HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                 ; work         ;
;             |HDMI_QSYS_nios2_qsys_cpu_register_bank_a_module:HDMI_QSYS_nios2_qsys_cpu_register_bank_a|                                  ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_register_bank_a_module:HDMI_QSYS_nios2_qsys_cpu_register_bank_a                                                                                                                                                                                                                                 ; HDMI_QSYS_nios2_qsys_cpu_register_bank_a_module ; HDMI_QSYS    ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_register_bank_a_module:HDMI_QSYS_nios2_qsys_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                      ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_register_bank_a_module:HDMI_QSYS_nios2_qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                        ; altsyncram_voi1                                 ; work         ;
;             |HDMI_QSYS_nios2_qsys_cpu_register_bank_b_module:HDMI_QSYS_nios2_qsys_cpu_register_bank_b|                                  ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_register_bank_b_module:HDMI_QSYS_nios2_qsys_cpu_register_bank_b                                                                                                                                                                                                                                 ; HDMI_QSYS_nios2_qsys_cpu_register_bank_b_module ; HDMI_QSYS    ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_register_bank_b_module:HDMI_QSYS_nios2_qsys_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                      ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_register_bank_b_module:HDMI_QSYS_nios2_qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                        ; altsyncram_voi1                                 ; work         ;
;       |HDMI_QSYS_onchip_memory2:onchip_memory2|                                                                                         ; 142 (2)             ; 4 (0)                     ; 2480000           ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_onchip_memory2:onchip_memory2                                                                                                                                                                                                                                                                                                                                               ; HDMI_QSYS_onchip_memory2                        ; HDMI_QSYS    ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 140 (0)             ; 4 (0)                     ; 2480000           ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                     ; altsyncram                                      ; work         ;
;             |altsyncram_nhn1:auto_generated|                                                                                            ; 140 (0)             ; 4 (4)                     ; 2480000           ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_nhn1:auto_generated                                                                                                                                                                                                                                                                                      ; altsyncram_nhn1                                 ; work         ;
;                |decode_nma:decode3|                                                                                                     ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_nhn1:auto_generated|decode_nma:decode3                                                                                                                                                                                                                                                                   ; decode_nma                                      ; work         ;
;                |mux_kib:mux2|                                                                                                           ; 129 (129)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_nhn1:auto_generated|mux_kib:mux2                                                                                                                                                                                                                                                                         ; mux_kib                                         ; work         ;
;       |HDMI_QSYS_pll_sys:pll_sys|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_pll_sys:pll_sys                                                                                                                                                                                                                                                                                                                                                             ; HDMI_QSYS_pll_sys                               ; HDMI_QSYS    ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                     ; altera_pll                                      ; work         ;
;       |HDMI_QSYS_timer:timer|                                                                                                           ; 105 (105)           ; 120 (120)                 ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_timer:timer                                                                                                                                                                                                                                                                                                                                                                 ; HDMI_QSYS_timer                                 ; HDMI_QSYS    ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                ; altera_reset_controller                         ; HDMI_QSYS    ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                 ; altera_reset_synchronizer                       ; HDMI_QSYS    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|HDMI_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                     ; altera_reset_synchronizer                       ; HDMI_QSYS    ;
;    |pzdyqx:nabboc|                                                                                                                      ; 94 (0)              ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                                      ; pzdyqx                                          ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 94 (12)             ; 72 (9)                    ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                                         ; pzdyqx_impl                                     ; work         ;
;          |GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|                                                                ; 49 (24)             ; 28 (8)                    ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1                                                                                                                                                                                                                                                                                           ; GHVD5181                                        ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 25 (25)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                                                         ; LQYT7093                                        ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 1 (1)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                                                       ; KIFI3548                                        ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 18 (18)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                                                       ; LQYT7093                                        ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                                                       ; PUDL0439                                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 133 (1)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                   ; sld_hub                                         ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 132 (0)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                   ; alt_sld_fab_with_jtag_input                     ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 132 (0)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                ; alt_sld_fab                                     ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 132 (1)             ; 91 (7)                    ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                            ; alt_sld_fab_alt_sld_fab                         ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 131 (0)             ; 84 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                ; alt_sld_fab_alt_sld_fab_sldfabric               ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 131 (93)            ; 84 (55)                   ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                   ; sld_jtag_hub                                    ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 19 (19)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                           ; sld_rom_sr                                      ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                         ; sld_shadow_jsm                                  ; altera_sld   ;
;    |sys_pll:u_sys_pll|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|sys_pll:u_sys_pll                                                                                                                                                                                                                                                                                                                                                                                  ; sys_pll                                         ; sys_pll      ;
;       |sys_pll_0002:sys_pll_inst|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|sys_pll:u_sys_pll|sys_pll_0002:sys_pll_inst                                                                                                                                                                                                                                                                                                                                                        ; sys_pll_0002                                    ; sys_pll      ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|sys_pll:u_sys_pll|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                ; altera_pll                                      ; work         ;
;    |vpg:u_vpg|                                                                                                                          ; 1244 (19)           ; 542 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg                                                                                                                                                                                                                                                                                                                                                                                          ; vpg                                             ; work         ;
;       |pll:u_pll|                                                                                                                       ; 7 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll:u_pll                                                                                                                                                                                                                                                                                                                                                                                ; pll                                             ; pll          ;
;          |pll_0002:pll_inst|                                                                                                            ; 7 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst                                                                                                                                                                                                                                                                                                                                                              ; pll_0002                                        ; pll          ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 7 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                      ; altera_pll                                      ; work         ;
;                |altera_cyclonev_pll:cyclonev_pll|                                                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll                                                                                                                                                                                                                                                                                                     ; altera_cyclonev_pll                             ; work         ;
;                   |altera_cyclonev_pll_base:fpll_0|                                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0                                                                                                                                                                                                                                                                     ; altera_cyclonev_pll_base                        ; work         ;
;                |dps_extra_kick:dps_extra_inst|                                                                                          ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst                                                                                                                                                                                                                                                                                                        ; dps_extra_kick                                  ; work         ;
;       |pll_controller:u_pll_controller|                                                                                                 ; 53 (53)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll_controller:u_pll_controller                                                                                                                                                                                                                                                                                                                                                          ; pll_controller                                  ; work         ;
;       |pll_reconfig:u_pll_reconfig|                                                                                                     ; 1055 (0)            ; 437 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig                                                                                                                                                                                                                                                                                                                                                              ; pll_reconfig                                    ; pll_reconfig ;
;          |altera_pll_reconfig_top:pll_reconfig_inst|                                                                                    ; 1055 (0)            ; 437 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst                                                                                                                                                                                                                                                                                                                    ; altera_pll_reconfig_top                         ; pll_reconfig ;
;             |altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|                                       ; 1055 (924)          ; 437 (370)                 ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0                                                                                                                                                                                                                                ; altera_pll_reconfig_core                        ; pll_reconfig ;
;                |altera_std_synchronizer:altera_std_synchronizer_inst|                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst                                                                                                                                                                           ; altera_std_synchronizer                         ; pll_reconfig ;
;                |dprio_mux:dprio_mux_inst|                                                                                               ; 31 (31)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst                                                                                                                                                                                                       ; dprio_mux                                       ; pll_reconfig ;
;                |dyn_phase_shift:dyn_phase_shift_inst|                                                                                   ; 68 (63)             ; 39 (39)                   ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst                                                                                                                                                                                           ; dyn_phase_shift                                 ; pll_reconfig ;
;                   |generic_lcell_comb:lcell_cnt_sel_0|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0                                                                                                                                                        ; generic_lcell_comb                              ; pll_reconfig ;
;                   |generic_lcell_comb:lcell_cnt_sel_1|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1                                                                                                                                                        ; generic_lcell_comb                              ; pll_reconfig ;
;                   |generic_lcell_comb:lcell_cnt_sel_2|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2                                                                                                                                                        ; generic_lcell_comb                              ; pll_reconfig ;
;                   |generic_lcell_comb:lcell_cnt_sel_3|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3                                                                                                                                                        ; generic_lcell_comb                              ; pll_reconfig ;
;                   |generic_lcell_comb:lcell_cnt_sel_4|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4                                                                                                                                                        ; generic_lcell_comb                              ; pll_reconfig ;
;                |fpll_dprio_init:fpll_dprio_init_inst|                                                                                   ; 11 (11)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst                                                                                                                                                                                           ; fpll_dprio_init                                 ; pll_reconfig ;
;                |generic_lcell_comb:lcell_dprio_read|                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read                                                                                                                                                                                            ; generic_lcell_comb                              ; pll_reconfig ;
;                |generic_lcell_comb:lcell_fpll_0_1|                                                                                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1                                                                                                                                                                                              ; generic_lcell_comb                              ; pll_reconfig ;
;                |self_reset:self_reset_inst|                                                                                             ; 18 (18)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst                                                                                                                                                                                                     ; self_reset                                      ; pll_reconfig ;
;       |vga_generator:u_vga_generator|                                                                                                   ; 110 (110)           ; 69 (69)                   ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|vga_generator:u_vga_generator                                                                                                                                                                                                                                                                                                                                                            ; vga_generator                                   ; work         ;
;    |vpg_mode:u_vpg_mode|                                                                                                                ; 9 (9)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg_mode:u_vpg_mode                                                                                                                                                                                                                                                                                                                                                                                ; vpg_mode                                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------------------------------+
; HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|HDMI_QSYS_jtag_uart_scfifo_r:the_HDMI_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                         ;
; HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                         ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_bht_module:HDMI_QSYS_nios2_qsys_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512     ; None                         ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_dc_data_module:HDMI_QSYS_nios2_qsys_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384   ; None                         ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_dc_tag_module:HDMI_QSYS_nios2_qsys_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_7pi1:auto_generated|ALTSYNCRAM                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 12           ; 64           ; 12           ; 768     ; None                         ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_dc_victim_module:HDMI_QSYS_nios2_qsys_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256     ; None                         ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_ic_data_module:HDMI_QSYS_nios2_qsys_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768   ; None                         ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_ic_tag_module:HDMI_QSYS_nios2_qsys_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_vgj1:auto_generated|ALTSYNCRAM                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 128          ; 17           ; 128          ; 17           ; 2176    ; None                         ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem:the_HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem|HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None                         ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_register_bank_a_module:HDMI_QSYS_nios2_qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                         ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_register_bank_b_module:HDMI_QSYS_nios2_qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                         ;
; HDMI_QSYS:u0|HDMI_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_nhn1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                     ; AUTO ; Single Port      ; 77500        ; 32           ; --           ; --           ; 2480000 ; HDMI_QSYS_onchip_memory2.hex ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 3           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------+---------+--------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                                                                                                           ; IP Include File           ;
+--------+---------------------------------+---------+--------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |C5G_HDMI_VPG|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                         ;                           ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |C5G_HDMI_VPG|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                     ;                           ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |C5G_HDMI_VPG|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                                           ;                           ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |C5G_HDMI_VPG|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                         ;                           ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |C5G_HDMI_VPG|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                                           ;                           ;
; N/A    ; Qsys                            ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0                                                                                                                                                                                                                                                                                                                                                ; HDMI_QSYS.qsys            ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_hdmi_tx_int_n:hdmi_tx_int_n                                                                                                                                                                                                                                                                                                          ; HDMI_QSYS.qsys            ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_i2c_scl:i2c_scl                                                                                                                                                                                                                                                                                                                      ; HDMI_QSYS.qsys            ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_i2c_sda:i2c_sda                                                                                                                                                                                                                                                                                                                      ; HDMI_QSYS.qsys            ;
; Altera ; altera_irq_mapper               ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                                                                ; HDMI_QSYS.qsys            ;
; Altera ; altera_avalon_jtag_uart         ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                  ; HDMI_QSYS.qsys            ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_led:led                                                                                                                                                                                                                                                                                                                              ; HDMI_QSYS.qsys            ;
; Altera ; altera_mm_interconnect          ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                  ; HDMI_QSYS.qsys            ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                  ; HDMI_QSYS.qsys            ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|HDMI_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                    ; HDMI_QSYS.qsys            ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                                                              ; HDMI_QSYS.qsys            ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|HDMI_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                ; HDMI_QSYS.qsys            ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                                                              ; HDMI_QSYS.qsys            ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|HDMI_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                ; HDMI_QSYS.qsys            ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                                                                              ; HDMI_QSYS.qsys            ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|HDMI_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                ; HDMI_QSYS.qsys            ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                                                                                              ; HDMI_QSYS.qsys            ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|HDMI_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                ; HDMI_QSYS.qsys            ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                                                                                              ; HDMI_QSYS.qsys            ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|HDMI_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                ; HDMI_QSYS.qsys            ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                                                                                              ; HDMI_QSYS.qsys            ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|HDMI_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                ; HDMI_QSYS.qsys            ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                                                                                                              ; HDMI_QSYS.qsys            ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|HDMI_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                ; HDMI_QSYS.qsys            ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                                                                                                              ; HDMI_QSYS.qsys            ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|HDMI_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                  ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                          ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                      ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                  ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                              ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                  ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_004                                                                                                                                                                                                                                              ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                                  ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                                  ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                                                                                                  ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                                                                                                  ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hdmi_tx_int_n_s1_agent                                                                                                                                                                                                                                                 ; HDMI_QSYS.qsys            ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_int_n_s1_agent_rsp_fifo                                                                                                                                                                                                                                            ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_int_n_s1_translator                                                                                                                                                                                                                                       ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_scl_s1_agent                                                                                                                                                                                                                                                       ; HDMI_QSYS.qsys            ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo                                                                                                                                                                                                                                                  ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_scl_s1_translator                                                                                                                                                                                                                                             ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_sda_s1_agent                                                                                                                                                                                                                                                       ; HDMI_QSYS.qsys            ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo                                                                                                                                                                                                                                                  ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator                                                                                                                                                                                                                                             ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                                                                                      ; HDMI_QSYS.qsys            ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                 ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                            ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent                                                                                                                                                                                                                                                           ; HDMI_QSYS.qsys            ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                                                                                                                      ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                                                                                 ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent                                                                                                                                                                                                                                          ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_traffic_limiter   ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter                                                                                                                                                                                                                                     ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator                                                                                                                                                                                                                                ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent                                                                                                                                                                                                                                       ; HDMI_QSYS.qsys            ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                  ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_debug_mem_slave_translator                                                                                                                                                                                                                             ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_agent                                                                                                                                                                                                                                   ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_traffic_limiter   ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter                                                                                                                                                                                                                              ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator                                                                                                                                                                                                                         ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent                                                                                                                                                                                                                                                ; HDMI_QSYS.qsys            ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo                                                                                                                                                                                                                                           ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator                                                                                                                                                                                                                                      ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_router:router                                                                                                                                                                                                                                                        ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_router_002:router_003                                                                                                                                                                                                                                                ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_router_004:router_004                                                                                                                                                                                                                                                ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_router_002:router_005                                                                                                                                                                                                                                                ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_router_004:router_006                                                                                                                                                                                                                                                ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_router_002:router_007                                                                                                                                                                                                                                                ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_router_002:router_008                                                                                                                                                                                                                                                ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_router_002:router_009                                                                                                                                                                                                                                                ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_router_002:router_010                                                                                                                                                                                                                                                ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                  ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                              ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                                                          ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                              ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_rsp_demux_002:rsp_demux_004                                                                                                                                                                                                                                          ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                                                                                              ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                                                                                              ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                                                                                                              ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                                                                                                              ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                      ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                              ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                                                                                                         ; HDMI_QSYS.qsys            ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                    ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                               ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                                                                                                                         ; HDMI_QSYS.qsys            ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                    ; HDMI_QSYS.qsys            ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                               ; HDMI_QSYS.qsys            ;
; Altera ; altera_nios2_gen2               ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys                                                                                                                                                                                                                                                                                                                ; HDMI_QSYS.qsys            ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu                                                                                                                                                                                                                                                                                   ;                           ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_bht_module:HDMI_QSYS_nios2_qsys_cpu_bht                                                                                                                                                                                                                  ;                           ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_dc_data_module:HDMI_QSYS_nios2_qsys_cpu_dc_data                                                                                                                                                                                                          ;                           ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_dc_tag_module:HDMI_QSYS_nios2_qsys_cpu_dc_tag                                                                                                                                                                                                            ;                           ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_dc_victim_module:HDMI_QSYS_nios2_qsys_cpu_dc_victim                                                                                                                                                                                                      ;                           ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_ic_data_module:HDMI_QSYS_nios2_qsys_cpu_ic_data                                                                                                                                                                                                          ;                           ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_ic_tag_module:HDMI_QSYS_nios2_qsys_cpu_ic_tag                                                                                                                                                                                                            ;                           ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_register_bank_a_module:HDMI_QSYS_nios2_qsys_cpu_register_bank_a                                                                                                                                                                                          ;                           ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_register_bank_b_module:HDMI_QSYS_nios2_qsys_cpu_register_bank_b                                                                                                                                                                                          ;                           ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci                                                                                                                                                                                                         ;                           ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg                                                                                                                 ;                           ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_break:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_break                                                                                                                   ;                           ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_dbrk:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_dbrk                                                                                                                     ;                           ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_debug                                                                                                                   ;                           ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_dtrace:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_dtrace                                                                                                                 ;                           ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_dtrace:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_dtrace|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_td_mode:HDMI_QSYS_nios2_qsys_cpu_nios2_oci_trc_ctrl_td_mode                  ;                           ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo                                                                                                                     ;                           ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt ;                           ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc                 ;                           ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc             ;                           ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_im:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_im                                                                                                                         ;                           ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_itrace:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_itrace                                                                                                                 ;                           ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_pib:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_pib                                                                                                                       ;                           ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_xbrk:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_xbrk                                                                                                                     ;                           ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem:the_HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem                                                                                                                         ;                           ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem:the_HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem|HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram                                    ;                           ;
; Altera ; altera_avalon_onchip_memory2    ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_onchip_memory2:onchip_memory2                                                                                                                                                                                                                                                                                                        ; HDMI_QSYS.qsys            ;
; Altera ; altera_pll                      ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_pll_sys:pll_sys                                                                                                                                                                                                                                                                                                                      ; HDMI_QSYS.qsys            ;
; Altera ; altera_reset_controller         ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                         ; HDMI_QSYS.qsys            ;
; Altera ; altera_avalon_sysid_qsys        ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_sysid_qsys:sysid_qsys                                                                                                                                                                                                                                                                                                                ; HDMI_QSYS.qsys            ;
; Altera ; altera_avalon_timer             ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_timer:timer                                                                                                                                                                                                                                                                                                                          ; HDMI_QSYS.qsys            ;
; Altera ; altera_pll                      ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|sys_pll:u_sys_pll                                                                                                                                                                                                                                                                                                                                           ; sys_pll.v                 ;
; Altera ; altera_pll                      ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|vpg:u_vpg|pll:u_pll                                                                                                                                                                                                                                                                                                                                         ; vpg_source/pll.v          ;
; Altera ; altera_pll_reconfig             ; 18.1    ; N/A          ; N/A           ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig                                                                                                                                                                                                                                                                                                                       ; vpg_source/pll_reconfig.v ;
+--------+---------------------------------+---------+--------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C5G_HDMI_VPG|vpg:u_vpg|pll_controller:u_pll_controller|state                                                   ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name       ; state.0111 ; state.0110 ; state.0101 ; state.0100 ; state.0011 ; state.0010 ; state.0001 ; state.0000 ; state.1000 ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; state.0000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; state.0001 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ; 0          ;
; state.0010 ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ; 0          ;
; state.0011 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ; 0          ;
; state.0100 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ; 0          ;
; state.0101 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ;
; state.0110 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ;
; state.0111 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ;
; state.1000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C5G_HDMI_VPG|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state                                                                                                                     ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+
; Name                               ; dps_current_state.PHASE_DONE_LOW_0 ; dps_current_state.PHASE_DONE_LOW_4 ; dps_current_state.PHASE_DONE_LOW_3 ; dps_current_state.PHASE_DONE_LOW_2 ; dps_current_state.PHASE_DONE_LOW_1 ; dps_current_state.PHASE_DONE_HIGH ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+
; dps_current_state.PHASE_DONE_HIGH  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                 ;
; dps_current_state.PHASE_DONE_LOW_1 ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_2 ; 0                                  ; 0                                  ; 0                                  ; 1                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_3 ; 0                                  ; 0                                  ; 1                                  ; 0                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_4 ; 0                                  ; 1                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_0 ; 1                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                 ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state ;
+-----------------------------------+-----------------------------------+-------------------------+------------------------------+-------------------------------------------------------------------------------------+
; Name                              ; current_read_state.READ_POST_WAIT ; current_read_state.READ ; current_read_state.READ_WAIT ; current_read_state.READ_IDLE                                                        ;
+-----------------------------------+-----------------------------------+-------------------------+------------------------------+-------------------------------------------------------------------------------------+
; current_read_state.READ_IDLE      ; 0                                 ; 0                       ; 0                            ; 0                                                                                   ;
; current_read_state.READ_WAIT      ; 0                                 ; 0                       ; 1                            ; 1                                                                                   ;
; current_read_state.READ           ; 0                                 ; 1                       ; 0                            ; 1                                                                                   ;
; current_read_state.READ_POST_WAIT ; 1                                 ; 0                       ; 0                            ; 1                                                                                   ;
+-----------------------------------+-----------------------------------+-------------------------+------------------------------+-------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address                                                                                                                    ;
+----------------------------------+----------------------------------+------------------------------+---------------------------+---------------------------+----------------------------------+-------------------------+-------------------------+--------------------------+-----------------------------+---------------------------+
; Name                             ; operation_address.CP_CURRENT_REG ; operation_address.BWCTRL_REG ; operation_address.DSM_REG ; operation_address.DPS_REG ; operation_address.C_COUNTERS_REG ; operation_address.M_REG ; operation_address.N_REG ; operation_address.000000 ; operation_address.ANY_DPRIO ; operation_address.VCO_REG ;
+----------------------------------+----------------------------------+------------------------------+---------------------------+---------------------------+----------------------------------+-------------------------+-------------------------+--------------------------+-----------------------------+---------------------------+
; operation_address.000000         ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 0                        ; 0                           ; 0                         ;
; operation_address.N_REG          ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 1                       ; 1                        ; 0                           ; 0                         ;
; operation_address.M_REG          ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 1                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.C_COUNTERS_REG ; 0                                ; 0                            ; 0                         ; 0                         ; 1                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.DPS_REG        ; 0                                ; 0                            ; 0                         ; 1                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.DSM_REG        ; 0                                ; 0                            ; 1                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.BWCTRL_REG     ; 0                                ; 1                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.CP_CURRENT_REG ; 1                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.VCO_REG        ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 1                         ;
; operation_address.ANY_DPRIO      ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 1                           ; 0                         ;
+----------------------------------+----------------------------------+------------------------------+---------------------------+---------------------------+----------------------------------+-------------------------+-------------------------+--------------------------+-----------------------------+---------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state ;
+----------------------------+--------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; current_state.IDLE ; current_state.LOCKED ; current_state.WAIT_ON_LOCK                                                                                                             ;
+----------------------------+--------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; current_state.IDLE         ; 0                  ; 0                    ; 0                                                                                                                                      ;
; current_state.WAIT_ON_LOCK ; 1                  ; 0                    ; 1                                                                                                                                      ;
; current_state.LOCKED       ; 1                  ; 1                    ; 0                                                                                                                                      ;
+----------------------------+--------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state                                                                                                         ;
+----------------------------+----------------------------+---------------------+----------------------+-----------------------+-----------------------+---------------------+----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------------+
; Name                       ; dprio_cur_state.DPRIO_DONE ; dprio_cur_state.TEN ; dprio_cur_state.NINE ; dprio_cur_state.EIGHT ; dprio_cur_state.SEVEN ; dprio_cur_state.SIX ; dprio_cur_state.FIVE ; dprio_cur_state.FOUR ; dprio_cur_state.THREE ; dprio_cur_state.TWO ; dprio_cur_state.ONE ; dprio_cur_state.DPRIO_IDLE ;
+----------------------------+----------------------------+---------------------+----------------------+-----------------------+-----------------------+---------------------+----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------------+
; dprio_cur_state.DPRIO_IDLE ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                          ;
; dprio_cur_state.ONE        ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 1                   ; 1                          ;
; dprio_cur_state.TWO        ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 1                   ; 0                   ; 1                          ;
; dprio_cur_state.THREE      ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 1                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.FOUR       ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 1                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.FIVE       ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 1                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.SIX        ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 1                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.SEVEN      ; 0                          ; 0                   ; 0                    ; 0                     ; 1                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.EIGHT      ; 0                          ; 0                   ; 0                    ; 1                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.NINE       ; 0                          ; 0                   ; 1                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.TEN        ; 0                          ; 1                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.DPRIO_DONE ; 1                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
+----------------------------+----------------------------+---------------------+----------------------+-----------------------+-----------------------+---------------------+----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state     ;
+------------------------------------------+-------------------------------+------------------------------------------+-------------------------------------+-----------------------------+---------------------------------------+----------------------------+
; Name                                     ; dps_current_state.DPS_CHANGED ; dps_current_state.DPS_WAIT_DPRIO_WRITING ; dps_current_state.DPS_WAIT_PHASE_EN ; dps_current_state.DPS_START ; dps_current_state.DPS_WAIT_PHASE_DONE ; dps_current_state.DPS_DONE ;
+------------------------------------------+-------------------------------+------------------------------------------+-------------------------------------+-----------------------------+---------------------------------------+----------------------------+
; dps_current_state.DPS_DONE               ; 0                             ; 0                                        ; 0                                   ; 0                           ; 0                                     ; 0                          ;
; dps_current_state.DPS_WAIT_PHASE_DONE    ; 0                             ; 0                                        ; 0                                   ; 0                           ; 1                                     ; 1                          ;
; dps_current_state.DPS_START              ; 0                             ; 0                                        ; 0                                   ; 1                           ; 0                                     ; 1                          ;
; dps_current_state.DPS_WAIT_PHASE_EN      ; 0                             ; 0                                        ; 1                                   ; 0                           ; 0                                     ; 1                          ;
; dps_current_state.DPS_WAIT_DPRIO_WRITING ; 0                             ; 1                                        ; 0                                   ; 0                           ; 0                                     ; 1                          ;
; dps_current_state.DPS_CHANGED            ; 1                             ; 0                                        ; 0                                   ; 0                           ; 0                                     ; 1                          ;
+------------------------------------------+-------------------------------+------------------------------------------+-------------------------------------+-----------------------------+---------------------------------------+----------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper|HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                     ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                              ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                              ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                              ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                              ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                              ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                              ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper|HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper|HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; HDMI_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper|HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper|HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; HDMI_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; HDMI_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                      ; yes                                                              ; yes                                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[0]                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[1]                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[2]                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[3]                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[4]                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; HDMI_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                       ; yes                                                              ; yes                                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst|dreg[1]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; HDMI_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper|HDMI_QSYS_nios2_qsys_cpu_debug_slave_sysclk:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper|HDMI_QSYS_nios2_qsys_cpu_debug_slave_sysclk:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst|dreg[0]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper|HDMI_QSYS_nios2_qsys_cpu_debug_slave_sysclk:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper|HDMI_QSYS_nios2_qsys_cpu_debug_slave_sysclk:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst|din_s1                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; HDMI_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; HDMI_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; HDMI_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; HDMI_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Total number of protected registers is 52                                                                                                                                                                                                                                                                                                                                                                  ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                      ; Reason for Removal                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_int_n_s1_translator|av_chipselect_pre                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_chipselect_pre                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_scl_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_scl_s1_translator|av_chipselect_pre                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_chipselect_pre                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator|av_chipselect_pre                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_chipselect_pre                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[1,4,6,7,10,14,16,17,22,26,29,31]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_i2c_sda:i2c_sda|readdata[1..31]                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_hdmi_tx_int_n:hdmi_tx_int_n|readdata[1..31]                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[3..31]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|M_control_reg_rddata[21..31]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_im:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_im|trc_wrap                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_im:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_dbrk:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_dbrk:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_dbrk:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_xbrk:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_xbrk|xbrk_break                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_xbrk:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_xbrk:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_xbrk:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_xbrk:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter|last_dest_id[3]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_int_n_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_int_n_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_int_n_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_int_n_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_int_n_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_int_n_s1_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_int_n_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_int_n_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_int_n_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                         ; Merged with HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                         ; Merged with HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                         ; Merged with HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                         ; Merged with HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                         ; Merged with HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                         ; Merged with HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                         ; Merged with HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                        ; Merged with HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                        ; Merged with HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                        ; Merged with HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                        ; Merged with HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                        ; Merged with HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                        ; Merged with HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                        ; Merged with HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                        ; Merged with HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                        ; Merged with HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                        ; Merged with HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                        ; Merged with HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                        ; Merged with HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                        ; Merged with HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                        ; Merged with HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                        ; Merged with HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                        ; Merged with HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                        ; Merged with HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                        ; Merged with HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                        ; Merged with HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                        ; Merged with HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                        ; Merged with HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter|last_channel[1]                                                                                                                                                                                                     ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter|last_dest_id[1]                                                                                                                                                                                                     ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter|last_channel[0]                                                                                                                                                                                                     ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter|last_dest_id[0]                                                                                                                                                                                                     ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_int_n_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                        ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_int_n_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                       ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_int_n_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                        ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_int_n_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_int_n_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                        ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_int_n_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                  ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                                 ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                  ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                  ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                  ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                  ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                              ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                             ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                              ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                              ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                              ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                              ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                              ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                             ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                              ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                              ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                              ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                              ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                       ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                      ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                       ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                       ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                       ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                       ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                       ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                       ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                       ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                       ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                       ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                       ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                               ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                              ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                             ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                              ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                              ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                              ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                              ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                              ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                              ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                              ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                              ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                              ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                              ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                               ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                             ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                            ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                             ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                             ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                             ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                             ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[0,2,3,5,8,9,11..13,15,18..21,23..25,27,28]                                                                                                                                                           ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                  ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|W_badaddr_reg_baddr[0..19]                                                                                                                                                                                                                                               ; Merged with HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|W_badaddr_reg_baddr[20]                                                                                                                                                                                                                                                  ;
; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_address[5]                                                                                                                                                                                                                                                                                          ; Merged with vpg:u_vpg|pll_controller:u_pll_controller|mgmt_address[4]                                                                                                                                                                                                                                                                                          ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[6,7,15]                                                                                                                                                         ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[14]                                                                                                                                                             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_up_dn                                                                                                                                                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[14]                                                                                                                                                             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[5]                                                                                                                                                              ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[13]                                                                                                                                                             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[4]                                                                                                                                                              ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[12]                                                                                                                                                             ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[3]                                                                                                                                                              ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[11]                                                                                                                                                             ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent|hold_waitrequest                                                                                                                                                                                                                ; Merged with HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                         ; Merged with HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_int_n_s1_translator|waitrequest_reset_override                                                                                                                                                                                                   ; Merged with HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_scl_s1_translator|waitrequest_reset_override                                                                                                                                                                                                         ; Merged with HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|waitrequest_reset_override                                                                                                                                                                                                         ; Merged with HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                        ; Merged with HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|waitrequest_reset_override                                                                                                                                                                                                             ; Merged with HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                         ; Merged with HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator|waitrequest_reset_override                                                                                                                                                                                                  ; Merged with HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                           ; Merged with HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|waitrequest_reset_override                                                                                                                                                                                                           ; Merged with HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[5]                                                                                                                                                         ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[4]                                                                                                                                                         ;
; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[6,7,15,18..31]                                                                                                                                                                                                                                                                            ; Merged with vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[14]                                                                                                                                                                                                                                                                                       ;
; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[5]                                                                                                                                                                                                                                                                                        ; Merged with vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[13]                                                                                                                                                                                                                                                                                       ;
; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[4]                                                                                                                                                                                                                                                                                        ; Merged with vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[12]                                                                                                                                                                                                                                                                                       ;
; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[3]                                                                                                                                                                                                                                                                                        ; Merged with vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[11]                                                                                                                                                                                                                                                                                       ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter|last_dest_id[3]                                                                                                                                                                                                            ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter|last_channel[3]                                                                                                                                                                                                            ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                              ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                              ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                              ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                              ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                              ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                              ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                              ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                              ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                              ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                              ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                       ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                       ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                       ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                       ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                       ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                       ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                       ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                       ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                       ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                       ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                             ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                            ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                             ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                             ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                             ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                             ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                               ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                              ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                             ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                               ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                       ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                      ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                              ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                             ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                              ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                              ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                              ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                              ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                              ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                             ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                              ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                              ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                              ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                              ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                  ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                                 ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                  ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                  ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                  ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                  ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_int_n_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                        ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_int_n_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                       ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_int_n_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                        ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_int_n_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_int_n_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                        ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_int_n_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[1,8,9,12..15]                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[0]                                                                                                                                                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_r_w                                                                                                                                                                        ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[0]                                                                                                                                                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[5]                                                                                                                                                       ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[3]                                                                                                                                                           ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[6]                                                                                                                                                       ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[4]                                                                                                                                                           ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[7]                                                                                                                                                       ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[5]                                                                                                                                                           ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[6,7,15,18..31]                                                                                                                                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[14]                                                                                                                                                                ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][3]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][3]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][3]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][3]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][3]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][3]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][3]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][3]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][3]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][3]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][3]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][3]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][3]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][3]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][3]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][3]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][3]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][3]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][3]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][3]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][3]                                                                                                                                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][3]                                                                                                                                                           ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][3]                                                                                                                                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][3]                                                                                                                                                           ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][3]                                                                                                                                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][3]                                                                                                                                                           ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][3]                                                                                                                                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][3]                                                                                                                                                           ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][3]                                                                                                                                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][3]                                                                                                                                                           ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][3]                                                                                                                                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][3]                                                                                                                                                           ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][3]                                                                                                                                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][3]                                                                                                                                                           ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][3]                                                                                                                                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][3]                                                                                                                                                           ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[3]                                                                                                                                                                ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[3]                                                                                                                                                                ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[3]                                                                                                                                                                ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[3]                                                                                                                                                                ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[3]                                                                                                                                                                 ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[11]                                                                                                                                                                ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][4]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][4]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][4]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][4]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][4]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][4]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][4]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][4]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][4]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][4]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][4]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][4]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][4]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][4]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][4]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][4]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][4]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][4]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][4]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][4]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][4]                                                                                                                                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][4]                                                                                                                                                           ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][4]                                                                                                                                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][4]                                                                                                                                                           ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][4]                                                                                                                                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][4]                                                                                                                                                           ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][4]                                                                                                                                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][4]                                                                                                                                                           ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][4]                                                                                                                                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][4]                                                                                                                                                           ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][4]                                                                                                                                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][4]                                                                                                                                                           ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][4]                                                                                                                                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][4]                                                                                                                                                           ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][4]                                                                                                                                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][4]                                                                                                                                                           ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[4]                                                                                                                                                                ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[4]                                                                                                                                                                ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[4]                                                                                                                                                                ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[4]                                                                                                                                                                ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[4]                                                                                                                                                                 ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[12]                                                                                                                                                                ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][5]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][5]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][5]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][5]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][5]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][5]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][5]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][5]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][5]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][5]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][5]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][5]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][5]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][5]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][5]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][5]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][5]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][5]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][5]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][5]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][5]                                                                                                                                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][5]                                                                                                                                                           ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][5]                                                                                                                                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][5]                                                                                                                                                           ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][5]                                                                                                                                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][5]                                                                                                                                                           ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][5]                                                                                                                                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][5]                                                                                                                                                           ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][5]                                                                                                                                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][5]                                                                                                                                                           ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][5]                                                                                                                                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][5]                                                                                                                                                           ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][5]                                                                                                                                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][5]                                                                                                                                                           ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][5]                                                                                                                                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][5]                                                                                                                                                           ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[5]                                                                                                                                                                ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[5]                                                                                                                                                                ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[5]                                                                                                                                                                ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[5]                                                                                                                                                                ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[5]                                                                                                                                                                 ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[13]                                                                                                                                                                ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][7]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][6]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][6]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][6]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][7]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][6]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][7]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][6]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][6]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][6]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][7]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][6]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][7]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][6]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][6]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][6]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][7]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][6]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][7]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][6]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][6]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][6]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][7]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][6]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][7]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][6]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][6]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][6]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][7]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][6]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][7]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][6]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][6]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][6]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][7]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][6]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][7]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][6]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][6]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][6]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][7]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][6]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][7]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][6]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][6]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][6]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][7]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][6]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][7]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][6]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][6]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][6]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][7]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][6]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][7]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][6]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][6]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][6]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][7]                                                                                                                                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][6]                                                                                                                                                            ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][7]                                                                                                                                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][6]                                                                                                                                                           ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][6]                                                                                                                                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][6]                                                                                                                                                           ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][7]                                                                                                                                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][6]                                                                                                                                                           ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][7]                                                                                                                                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][6]                                                                                                                                                           ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][6]                                                                                                                                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][6]                                                                                                                                                           ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][7]                                                                                                                                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][6]                                                                                                                                                           ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][7]                                                                                                                                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][6]                                                                                                                                                           ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][6]                                                                                                                                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][6]                                                                                                                                                           ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][7]                                                                                                                                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][6]                                                                                                                                                           ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][7]                                                                                                                                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][6]                                                                                                                                                           ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][6]                                                                                                                                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][6]                                                                                                                                                           ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][7]                                                                                                                                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][6]                                                                                                                                                           ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][7]                                                                                                                                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][6]                                                                                                                                                           ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][6]                                                                                                                                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][6]                                                                                                                                                           ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][7]                                                                                                                                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][6]                                                                                                                                                           ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][7]                                                                                                                                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][6]                                                                                                                                                           ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][6]                                                                                                                                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][6]                                                                                                                                                           ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][7]                                                                                                                                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][6]                                                                                                                                                           ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][7]                                                                                                                                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][6]                                                                                                                                                           ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][6]                                                                                                                                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][6]                                                                                                                                                           ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][7]                                                                                                                                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][6]                                                                                                                                                           ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][7]                                                                                                                                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][6]                                                                                                                                                           ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][6]                                                                                                                                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][6]                                                                                                                                                           ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][7]                                                                                                                                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][6]                                                                                                                                                           ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[7]                                                                                                                                                                ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[6]                                                                                                                                                                ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[6,7]                                                                                                                                                              ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[6]                                                                                                                                                                ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[7]                                                                                                                                                                ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[6]                                                                                                                                                                ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[6,7]                                                                                                                                                              ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[6]                                                                                                                                                                ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[3]                                                                                                                                                                ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[3]                                                                                                                                                                ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[4]                                                                                                                                                                ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[4]                                                                                                                                                                ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[5]                                                                                                                                                                ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[5]                                                                                                                                                                ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[7]                                                                                                                                                                ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[6]                                                                                                                                                                ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[6,7]                                                                                                                                                              ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[6]                                                                                                                                                                ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                                                                                         ; Merged with HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                                                                                          ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                                                                        ; Merged with HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|M_control_reg_rddata[5..9,11..20]                                                                                                                                                                                                                                        ; Merged with HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                 ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hdmi_tx_int_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                         ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hdmi_tx_int_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                   ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                   ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_scl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                               ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_scl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                               ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_sda_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                               ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_sda_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                               ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                        ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                 ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                 ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                               ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                               ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                 ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                 ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                              ; Merged with HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                              ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_changed                                                                                                                                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_reg_asserted                                                                                                                                                               ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[0,3,4]                                                                                                                                                       ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[0]                                                                                                                                                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[2,3]                                                                                                                                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[0]                                                                                                                                                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[2,5]                                                                                                                                                         ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[0]                                                                                                                                                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_vco_value                                                                                                                                                                  ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[0]                                                                                                                                                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[10]                                                                                                                                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[0]                                                                                                                                                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[1]                                                                                                                                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[0]                                                                                                                                                       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[4,11]                                                                                                                                                    ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[0]                                                                                                                                                       ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_int_n_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_done_q                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_reg_asserted                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[0]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_start_assert                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_changed                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|W_badaddr_reg_baddr[20]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_break:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_break|trigger_state                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_int_n_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hdmi_tx_int_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hdmi_tx_int_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_scl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_scl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_sda_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_sda_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_done_q                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_dbrk:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_dbrk|dbrk_break                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_break:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_break|trigbrktype                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][99]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][99]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][99]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[1][99]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[1][99]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][99]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_int_n_s1_agent_rsp_fifo|mem[1][99]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][99]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][99]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][99]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][99]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][99]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[0][99]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[0][99]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][99]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_int_n_s1_agent_rsp_fifo|mem[0][99]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][99]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][99]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count[0]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[0]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; vpg:u_vpg|pll_controller:u_pll_controller|state~13                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; vpg:u_vpg|pll_controller:u_pll_controller|state~14                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; vpg:u_vpg|pll_controller:u_pll_controller|state~15                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~2                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~3                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~4                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~5                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state~2                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state~3                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~3                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~4                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~5                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~6                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~2                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~3                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~4                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~5                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~2                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~3                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~4                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~5                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper|HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper|HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper|HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.VCO_REG                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.ANY_DPRIO                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.000000                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.N_REG                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.M_REG                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DPS_REG                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DSM_REG                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.BWCTRL_REG                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.CP_CURRENT_REG                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper|HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper|HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck|DRsize.011 ; Merged with HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper|HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck|DRsize.001 ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper|HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; vpg:u_vpg|pll_controller:u_pll_controller|write_count[0]                                                                                                                                                                                                                                                                                           ; Merged with vpg:u_vpg|pll_controller:u_pll_controller|mgmt_write                                                                                                                                                                                                                                                                                               ;
; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_address[4]                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[14]                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[6]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[14]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[14]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][6]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][6]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][6]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][6]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][6]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][6]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][6]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][6]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][6]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][6]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][6]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[6]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][6]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][6]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][6]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][6]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][6]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][6]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][6]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[6]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[4]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; Total Number of Removed Registers = 903                                                                                                                                                                                                                                                                                                            ;                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                    ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_address[4]                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[6],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[14],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[14],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][6],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][6],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][6],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][6],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][6],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][6],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][6],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][6],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][6],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][6],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][6],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[6],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][6],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][6],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][6],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][6],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][6],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][6],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][6],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[6],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[4]                                                                                                                                                         ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~3                                                                                                                                                          ; Lost Fanouts              ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.N_REG,                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DSM_REG,                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.CP_CURRENT_REG                                                                                                                                               ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                                                                                  ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                                                                                 ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                                                                                  ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[27],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|M_control_reg_rddata[27]                                                                                                                                                                                                                                                 ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                                                                                  ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[26],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|M_control_reg_rddata[26]                                                                                                                                                                                                                                                 ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                                                                                  ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[25],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|M_control_reg_rddata[25]                                                                                                                                                                                                                                                 ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                                                                                  ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[24],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|M_control_reg_rddata[24]                                                                                                                                                                                                                                                 ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                              ; Lost Fanouts              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][81],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                            ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                                                                                  ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[23],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|M_control_reg_rddata[23]                                                                                                                                                                                                                                                 ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                                                                                  ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[22],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|M_control_reg_rddata[22]                                                                                                                                                                                                                                                 ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                                                                                  ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[21],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|M_control_reg_rddata[21]                                                                                                                                                                                                                                                 ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                             ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|W_badaddr_reg_baddr[20]                                                                                                                                                                                                                                                  ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                                         ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                                                                                 ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                                                                                  ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                                                                 ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                                                                                  ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                                                                 ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                                                                                  ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                                                                 ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                                                                                  ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                 ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                           ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                           ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                             ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_dbrk:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                         ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_dbrk:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_break:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_break|trigbrktype                                                                                              ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_int_n_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                      ; Lost Fanouts              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_int_n_s1_agent_rsp_fifo|mem[1][81],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hdmi_tx_int_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                                ; Lost Fanouts              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][81],                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                              ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                            ; Lost Fanouts              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[1][81],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_scl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                          ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                            ; Lost Fanouts              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[1][81],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_sda_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                          ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                              ; Lost Fanouts              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][81],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                            ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                           ; Lost Fanouts              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][81],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                         ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                     ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][57],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                   ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                            ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][57],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                          ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~5                                                                                                                                                          ; Lost Fanouts              ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.VCO_REG,                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.M_REG                                                                                                                                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_i2c_sda:i2c_sda|readdata[16]                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_i2c_sda:i2c_sda|readdata[15]                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_i2c_sda:i2c_sda|readdata[14]                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_i2c_sda:i2c_sda|readdata[13]                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_i2c_sda:i2c_sda|readdata[11]                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_i2c_sda:i2c_sda|readdata[10]                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_i2c_sda:i2c_sda|readdata[9]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_i2c_sda:i2c_sda|readdata[8]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_i2c_sda:i2c_sda|readdata[7]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_i2c_sda:i2c_sda|readdata[6]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_i2c_sda:i2c_sda|readdata[5]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_i2c_sda:i2c_sda|readdata[4]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_i2c_sda:i2c_sda|readdata[3]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_i2c_sda:i2c_sda|readdata[2]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_i2c_sda:i2c_sda|readdata[1]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_hdmi_tx_int_n:hdmi_tx_int_n|readdata[31]                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_int_n_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_hdmi_tx_int_n:hdmi_tx_int_n|readdata[30]                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_int_n_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_hdmi_tx_int_n:hdmi_tx_int_n|readdata[29]                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_int_n_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_hdmi_tx_int_n:hdmi_tx_int_n|readdata[28]                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_int_n_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_hdmi_tx_int_n:hdmi_tx_int_n|readdata[27]                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_int_n_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_hdmi_tx_int_n:hdmi_tx_int_n|readdata[26]                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_int_n_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_hdmi_tx_int_n:hdmi_tx_int_n|readdata[25]                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_int_n_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_hdmi_tx_int_n:hdmi_tx_int_n|readdata[24]                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_int_n_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_hdmi_tx_int_n:hdmi_tx_int_n|readdata[23]                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_int_n_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_hdmi_tx_int_n:hdmi_tx_int_n|readdata[22]                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_int_n_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_hdmi_tx_int_n:hdmi_tx_int_n|readdata[21]                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_int_n_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_hdmi_tx_int_n:hdmi_tx_int_n|readdata[20]                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_int_n_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_hdmi_tx_int_n:hdmi_tx_int_n|readdata[19]                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_int_n_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_hdmi_tx_int_n:hdmi_tx_int_n|readdata[18]                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_int_n_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_hdmi_tx_int_n:hdmi_tx_int_n|readdata[17]                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_int_n_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_hdmi_tx_int_n:hdmi_tx_int_n|readdata[16]                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_int_n_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_hdmi_tx_int_n:hdmi_tx_int_n|readdata[15]                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_int_n_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_hdmi_tx_int_n:hdmi_tx_int_n|readdata[14]                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_int_n_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_hdmi_tx_int_n:hdmi_tx_int_n|readdata[13]                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_int_n_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_hdmi_tx_int_n:hdmi_tx_int_n|readdata[12]                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_int_n_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_hdmi_tx_int_n:hdmi_tx_int_n|readdata[11]                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_int_n_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_hdmi_tx_int_n:hdmi_tx_int_n|readdata[10]                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_int_n_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_hdmi_tx_int_n:hdmi_tx_int_n|readdata[9]                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_int_n_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_hdmi_tx_int_n:hdmi_tx_int_n|readdata[8]                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_int_n_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_hdmi_tx_int_n:hdmi_tx_int_n|readdata[7]                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_int_n_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_hdmi_tx_int_n:hdmi_tx_int_n|readdata[6]                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_int_n_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_hdmi_tx_int_n:hdmi_tx_int_n|readdata[5]                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_int_n_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_hdmi_tx_int_n:hdmi_tx_int_n|readdata[4]                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_int_n_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_hdmi_tx_int_n:hdmi_tx_int_n|readdata[3]                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_int_n_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_hdmi_tx_int_n:hdmi_tx_int_n|readdata[2]                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_int_n_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_hdmi_tx_int_n:hdmi_tx_int_n|readdata[1]                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_int_n_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                                                                                  ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[20]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                                                                                  ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[19]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                                                                                  ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                                                                                  ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_i2c_sda:i2c_sda|readdata[12]                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                                                                                  ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                                                                                  ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                                                                                  ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                                                                                  ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                                                                                  ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_i2c_sda:i2c_sda|readdata[31]                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                                                                                   ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                                                                                   ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                                                                                   ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                                                                                   ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                                                                                   ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                                                                                                   ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[3]                                                                                                                                                                                                                                                   ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                            ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_i2c_sda:i2c_sda|readdata[30]                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_i2c_sda:i2c_sda|readdata[29]                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                        ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                                       ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_dbrk:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                               ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_break:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_break|trigger_state                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_i2c_sda:i2c_sda|readdata[28]                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_xbrk:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_xbrk|xbrk_break                                                                                               ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_xbrk:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                             ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_xbrk:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_xbrk:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                             ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_xbrk:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_i2c_sda:i2c_sda|readdata[27]                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_int_n_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                      ; Lost Fanouts              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_int_n_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_int_n_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                      ; Lost Fanouts              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_int_n_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_int_n_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                      ; Lost Fanouts              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_int_n_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                        ;
; HDMI_QSYS:u0|HDMI_QSYS_i2c_sda:i2c_sda|readdata[26]                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                ; Lost Fanouts              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                  ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                ; Lost Fanouts              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                  ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                ; Lost Fanouts              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                  ;
; HDMI_QSYS:u0|HDMI_QSYS_i2c_sda:i2c_sda|readdata[25]                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                            ; Lost Fanouts              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                              ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                            ; Lost Fanouts              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                              ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                            ; Lost Fanouts              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                              ;
; HDMI_QSYS:u0|HDMI_QSYS_i2c_sda:i2c_sda|readdata[24]                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                            ; Lost Fanouts              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                              ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                            ; Lost Fanouts              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                              ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                            ; Lost Fanouts              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                              ;
; HDMI_QSYS:u0|HDMI_QSYS_i2c_sda:i2c_sda|readdata[23]                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                              ; Lost Fanouts              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                              ; Lost Fanouts              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                              ; Lost Fanouts              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                ;
; HDMI_QSYS:u0|HDMI_QSYS_i2c_sda:i2c_sda|readdata[22]                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                              ; Lost Fanouts              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                              ; Lost Fanouts              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                              ; Lost Fanouts              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                ;
; HDMI_QSYS:u0|HDMI_QSYS_i2c_sda:i2c_sda|readdata[21]                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                           ; Lost Fanouts              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                             ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                           ; Lost Fanouts              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                             ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                           ; Lost Fanouts              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                             ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_int_n_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                      ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_int_n_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                            ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                            ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_i2c_sda:i2c_sda|readdata[20]                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                              ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_i2c_sda:i2c_sda|readdata[19]                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                                                                                  ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                           ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_done_q                                                                                                                                                          ; Stuck at GND              ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_done_q                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][99]                                                                                                                                                                                                           ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][99]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][99]                                                                                                                                                                                                              ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][99]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][99]                                                                                                                                                                                                                              ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][99]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[1][99]                                                                                                                                                                                                                            ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[0][99]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[1][99]                                                                                                                                                                                                                            ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[0][99]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][99]                                                                                                                                                                                                                                ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][99]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_int_n_s1_agent_rsp_fifo|mem[1][99]                                                                                                                                                                                                                      ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_int_n_s1_agent_rsp_fifo|mem[0][99]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[1][99]                                                                                                                                                                                                            ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo|mem[0][99]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][99]                                                                                                                                                                                                                     ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][99]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                             ; Stuck at VCC              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                             ; Stuck at VCC              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count[0]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; HDMI_QSYS:u0|HDMI_QSYS_i2c_sda:i2c_sda|readdata[18]                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~4                                                                                                                                                          ; Lost Fanouts              ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DPS_REG                                                                                                                                                      ;
; HDMI_QSYS:u0|HDMI_QSYS_i2c_sda:i2c_sda|readdata[17]                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~6                                                                                                                                                          ; Lost Fanouts              ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.BWCTRL_REG                                                                                                                                                   ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper|HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper|HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck|DRsize.101 ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                              ; Stuck at GND              ; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2811  ;
; Number of registers using Synchronous Clear  ; 709   ;
; Number of registers using Synchronous Load   ; 261   ;
; Number of registers using Asynchronous Clear ; 1948  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2006  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; vpg_mode:u_vpg_mode|vpg_mode[0]                                                                                                                                                                                                                                                                                                 ; 42      ;
; vpg_mode:u_vpg_mode|vpg_mode[2]                                                                                                                                                                                                                                                                                                 ; 48      ;
; vpg:u_vpg|vga_generator:u_vga_generator|vga_hs                                                                                                                                                                                                                                                                                  ; 1       ;
; vpg:u_vpg|vga_generator:u_vga_generator|vga_vs                                                                                                                                                                                                                                                                                  ; 1       ;
; HDMI_QSYS:u0|HDMI_QSYS_i2c_scl:i2c_scl|data_out                                                                                                                                                                                                                                                                                 ; 3       ;
; HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                         ; 38      ;
; vpg_mode:u_vpg_mode|pre_mode_button                                                                                                                                                                                                                                                                                             ; 3       ;
; HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                                       ; 7       ;
; HDMI_QSYS:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                         ; 1       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|local_reset                                                                                                                      ; 28      ;
; HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                     ; 11      ;
; HDMI_QSYS:u0|HDMI_QSYS_i2c_sda:i2c_sda|data_out                                                                                                                                                                                                                                                                                 ; 2       ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                 ; 2       ;
; HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                 ; 2       ;
; HDMI_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                      ; 1       ;
; HDMI_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                      ; 4       ;
; HDMI_QSYS:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                         ; 2       ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                          ; 8       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|mdio_dis                                                                                                               ; 1       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|ser_shift_load                                                                                                         ; 1       ;
; HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                                                ; 3       ;
; HDMI_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                      ; 1       ;
; HDMI_QSYS:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                         ; 1       ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[0]                                                                      ; 2       ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[1]                                                                      ; 2       ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg|oci_ienable[2]                                                                      ; 2       ;
; HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                                         ; 3       ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                                   ; 1       ;
; HDMI_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                      ; 1       ;
; HDMI_QSYS:u0|HDMI_QSYS_timer:timer|internal_counter[3]                                                                                                                                                                                                                                                                          ; 3       ;
; HDMI_QSYS:u0|HDMI_QSYS_timer:timer|internal_counter[15]                                                                                                                                                                                                                                                                         ; 3       ;
; HDMI_QSYS:u0|HDMI_QSYS_timer:timer|internal_counter[14]                                                                                                                                                                                                                                                                         ; 3       ;
; HDMI_QSYS:u0|HDMI_QSYS_timer:timer|internal_counter[9]                                                                                                                                                                                                                                                                          ; 3       ;
; HDMI_QSYS:u0|HDMI_QSYS_timer:timer|internal_counter[8]                                                                                                                                                                                                                                                                          ; 3       ;
; HDMI_QSYS:u0|HDMI_QSYS_timer:timer|internal_counter[6]                                                                                                                                                                                                                                                                          ; 3       ;
; HDMI_QSYS:u0|HDMI_QSYS_timer:timer|internal_counter[2]                                                                                                                                                                                                                                                                          ; 3       ;
; HDMI_QSYS:u0|HDMI_QSYS_timer:timer|internal_counter[1]                                                                                                                                                                                                                                                                          ; 3       ;
; HDMI_QSYS:u0|HDMI_QSYS_timer:timer|internal_counter[0]                                                                                                                                                                                                                                                                          ; 3       ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                                 ; 1       ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|M_pipe_flush_waddr[17]                                                                                                                                                                                                                                ; 1       ;
; HDMI_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                          ; 1       ;
; HDMI_QSYS:u0|HDMI_QSYS_timer:timer|period_l_register[3]                                                                                                                                                                                                                                                                         ; 2       ;
; HDMI_QSYS:u0|HDMI_QSYS_timer:timer|period_l_register[15]                                                                                                                                                                                                                                                                        ; 2       ;
; HDMI_QSYS:u0|HDMI_QSYS_timer:timer|period_l_register[14]                                                                                                                                                                                                                                                                        ; 2       ;
; HDMI_QSYS:u0|HDMI_QSYS_timer:timer|period_l_register[9]                                                                                                                                                                                                                                                                         ; 2       ;
; HDMI_QSYS:u0|HDMI_QSYS_timer:timer|period_l_register[8]                                                                                                                                                                                                                                                                         ; 2       ;
; HDMI_QSYS:u0|HDMI_QSYS_timer:timer|period_l_register[6]                                                                                                                                                                                                                                                                         ; 2       ;
; HDMI_QSYS:u0|HDMI_QSYS_timer:timer|period_l_register[2]                                                                                                                                                                                                                                                                         ; 2       ;
; HDMI_QSYS:u0|HDMI_QSYS_timer:timer|period_l_register[1]                                                                                                                                                                                                                                                                         ; 2       ;
; HDMI_QSYS:u0|HDMI_QSYS_timer:timer|period_l_register[0]                                                                                                                                                                                                                                                                         ; 2       ;
; HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|clr_break_line                                                                                                                                                                                                                                        ; 8       ;
; HDMI_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                           ; 1       ;
; HDMI_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                           ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 55                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_controller:u_pll_controller|write_count[0]                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[17]                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|vga_generator:u_vga_generator|vga_b[5]                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|vga_generator:u_vga_generator|vga_g[2]                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|vga_generator:u_vga_generator|vga_r[3]                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_scl_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[1]                                                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[0]                                                                                                                                                                  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[0]                                                                                                                                                                       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][4]                                                                                                                                                                  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][5]                                                                                                                                                                  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][0]                                                                                                                                                                  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][2]                                                                                                                                                                  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][0]                                                                                                                                                                  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][3]                                                                                                                                                                  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][0]                                                                                                                                                                  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[7]                                                                                                                                                              ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][4]                                                                                                                                                                  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][2]                                                                                                                                                                  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][2]                                                                                                                                                                 ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][2]                                                                                                                                                                 ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][2]                                                                                                                                                                 ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[13]                                                                                                                                                       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][2]                                                                                                                                                                 ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][4]                                                                                                                                                                 ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][6]                                                                                                                                                                 ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][6]                                                                                                                                                                 ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[0]                                                                                                                                                                      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[3]                                                                                                                                                                      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[1]                                                                                                                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[2]                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|d_byteenable[0]                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|d_address_tag_field[2]                                                                                                                                                                                                                                                         ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_int_n_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|M_st_data[26]                                                                                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|A_slow_inst_result[0]                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|A_slow_inst_result[10]                                                                                                                                                                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|E_src2[0]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|ic_tag_wraddress[0]                                                                                                                                                                                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|ic_tag_wraddress[2]                                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|M_control_reg_rddata[0]                                                                                                                                                                                                                                                        ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|M_rot_mask[2]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|ic_fill_ap_cnt[3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|ic_fill_ap_offset[2]                                                                                                                                                                                                                                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[4]                                                                                                                             ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[4]                                                                                                                                                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[9]                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|d_writedata[10]                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|A_dc_rd_data_cnt[3]                                                                                                                                                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                           ;
; 4:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem:the_HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem|MonDReg[16]                                                                                                          ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem:the_HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem|MonDReg[22]                                                                                                          ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem:the_HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem|MonAReg[9]                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_break:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_break|break_readreg[31]                                                                                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|A_inst_result[8]                                                                                                                                                                                                                                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|A_inst_result[3]                                                                                                                                                                                                                                                               ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|A_inst_result[31]                                                                                                                                                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|A_inst_result[1]                                                                                                                                                                                                                                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|readdata[0]                                                                                                                                                                                          ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|E_src2[5]                                                                                                                                                                                                                                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[4]                                                                                                                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[13]                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper|HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[36]           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper|HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[33]           ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper|HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[8]            ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper|HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck|sr[22]           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|d_address_offset_field[0]                                                                                                                                                                                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|M_mem_byte_en[2]                                                                                                                                                                                                                                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[2]                                                                                                                                                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|A_pipe_flush_waddr[3]                                                                                                                                                                                                                                                          ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|A_pipe_flush_waddr[7]                                                                                                                                                                                                                                                          ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                     ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|E_control_reg_rddata[2]                                                                                                                                                                                                                                                        ;
; 7:1                ; 9 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|F_pc[13]                                                                                                                                                                                                                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[1]                                                                                                                                                                       ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[12]                                                                                                                                                                                                                                                                                             ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[9]                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state                                                                                                                                                                      ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; No         ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d[7]                                                                                                                                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_address[5]                                                                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|M_rot[9]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|dc_data_rd_port_addr[5]                                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|dc_data_wr_port_data[0]                                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|dc_data_wr_port_data[19]                                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|dc_data_wr_port_data[14]                                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|dc_data_wr_port_data[31]                                                                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|E_rot_step1[17]                                                                                                                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_write                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_ready_false_done_d                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_router:router|src_channel[6]                                                                                                                                                                                                                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|D_dst_regnum[4]                                                                                                                                                                                                                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|E_logic_result[16]                                                                                                                                                                                                                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel_1[3]                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|status_read                                                                                                                                                                          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address                                                                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_router:router|src_channel[2]                                                                                                                                                                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address_1[2]                                                                                                                                                                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address_1[0]                                                                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done                                                                                                                                                                     ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|D_src2_reg[13]                                                                                                                                                                                                                                                                 ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|A_wr_data_unfiltered[16]                                                                                                                                                                                                                                                       ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|A_wr_data_unfiltered[4]                                                                                                                                                                                                                                                        ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|A_wr_data_unfiltered[14]                                                                                                                                                                                                                                                       ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|F_ic_tag_rd_addr_nxt[4]                                                                                                                                                                                                                                                        ;
; 9:1                ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; No         ; |C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_nhn1:auto_generated|mux_kib:mux2|l4_w14_n0_mux_dataout                                                                                                                                                                                                         ;
; 34:1               ; 9 bits    ; 198 LEs       ; 54 LEs               ; 144 LEs                ; No         ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address                                                                                                                                                                    ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_writedata[14]                                                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |C5G_HDMI_VPG|vpg:u_vpg|pll_controller:u_pll_controller|Selector0                                                                                                                                                                                                                                                                                                      ;
; 20:1               ; 15 bits   ; 195 LEs       ; 195 LEs              ; 0 LEs                  ; No         ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d                                                                                                                                                                         ;
; 23:1               ; 4 bits    ; 60 LEs        ; 56 LEs               ; 4 LEs                  ; No         ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata                                                                                                                                                                 ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |C5G_HDMI_VPG|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |C5G_HDMI_VPG|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |C5G_HDMI_VPG|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |C5G_HDMI_VPG|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |C5G_HDMI_VPG|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |C5G_HDMI_VPG|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |C5G_HDMI_VPG|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |C5G_HDMI_VPG|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |C5G_HDMI_VPG|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |C5G_HDMI_VPG|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 68 LEs               ; 20 LEs                 ; Yes        ; |C5G_HDMI_VPG|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 36:1               ; 4 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |C5G_HDMI_VPG|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0 ;
+------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                                           ;
+------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[0]                                                                                                                               ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[1]                                                                                                                               ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[2]                                                                                                                               ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[3]                                                                                                                               ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[4]                                                                                                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; phase_done                                                                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; phase_done                                                                                                                                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[5]                                                                                                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[5]                                                                                                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[4]                                                                                                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[4]                                                                                                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[3]                                                                                                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[3]                                                                                                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[2]                                                                                                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[2]                                                                                                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[1]                                                                                                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[1]                                                                                                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[0]                                                                                                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[0]                                                                                                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_read                                                                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_read                                                                                                                                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_byteen[1]                                                                                                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_byteen[1]                                                                                                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_byteen[0]                                                                                                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_byteen[0]                                                                                                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_write                                                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_write                                                                                                                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[15]                                                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[15]                                                                                                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[14]                                                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[14]                                                                                                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[13]                                                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[13]                                                                                                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[12]                                                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[12]                                                                                                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[11]                                                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[11]                                                                                                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[10]                                                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[10]                                                                                                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[9]                                                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[9]                                                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[8]                                                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[8]                                                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[7]                                                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[7]                                                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[6]                                                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[6]                                                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[5]                                                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[5]                                                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[4]                                                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[4]                                                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[3]                                                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[3]                                                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[2]                                                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[2]                                                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[1]                                                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[1]                                                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[0]                                                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[0]                                                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_mdio_dis                                                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_mdio_dis                                                                                                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_ser_shift_load                                                                                                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_ser_shift_load                                                                                                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_atpgmode                                                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_atpgmode                                                                                                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_scanen                                                                                                                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_scanen                                                                                                                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; phase_en                                                                                                                                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; phase_en                                                                                                                                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; up_dn                                                                                                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; up_dn                                                                                                                                        ;
+------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                           ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst ;
+------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                                                                                ;
+------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; gnd                                                                                                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; gnd                                                                                                                                                                               ;
+------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst ;
+------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                                                                                ;
+------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; int_atpgmode                                                                                                                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; int_atpgmode                                                                                                                                                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; int_scanen                                                                                                                                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; int_scanen                                                                                                                                                                        ;
+------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+------------------------------+-------+------+----------------------------------------+
; Assignment                   ; Value ; From ; To                                     ;
+------------------------------+-------+------+----------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[4]                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[4]                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[3]                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[3]                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[2]                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[2]                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[1]                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[1]                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[0]                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[0]                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; gnd                                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; gnd                                    ;
+------------------------------+-------+------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                          ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                           ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                           ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                           ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                          ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                           ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                           ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                           ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                          ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                           ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                           ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                           ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                          ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                           ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                           ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                           ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                          ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                           ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                           ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                           ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|HDMI_QSYS_jtag_uart_scfifo_r:the_HDMI_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HDMI_QSYS:u0|HDMI_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_nhn1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                               ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                            ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                       ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                    ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                               ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                            ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_rsp_demux_002:rsp_demux_002 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                       ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                    ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_rsp_demux_002:rsp_demux_004 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                       ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                    ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for HDMI_QSYS:u0|altera_reset_controller:rst_controller ;
+-------------------+-------+------+-----------------------------------------+
; Assignment        ; Value ; From ; To                                      ;
+-------------------+-------+------+-----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]  ;
+-------------------+-------+------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for HDMI_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HDMI_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys_pll:u_sys_pll|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                             ;
+--------------------------------------+------------------------+--------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                           ;
; fractional_vco_multiplier            ; false                  ; String                                           ;
; pll_type                             ; General                ; String                                           ;
; pll_subtype                          ; General                ; String                                           ;
; number_of_clocks                     ; 1                      ; Signed Integer                                   ;
; operation_mode                       ; normal                 ; String                                           ;
; deserialization_factor               ; 4                      ; Signed Integer                                   ;
; data_rate                            ; 0                      ; Signed Integer                                   ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                   ;
; output_clock_frequency0              ; 1.200000 MHz           ; String                                           ;
; phase_shift0                         ; 0 ps                   ; String                                           ;
; duty_cycle0                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency1              ; 0 MHz                  ; String                                           ;
; phase_shift1                         ; 0 ps                   ; String                                           ;
; duty_cycle1                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency2              ; 0 MHz                  ; String                                           ;
; phase_shift2                         ; 0 ps                   ; String                                           ;
; duty_cycle2                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency3              ; 0 MHz                  ; String                                           ;
; phase_shift3                         ; 0 ps                   ; String                                           ;
; duty_cycle3                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency4              ; 0 MHz                  ; String                                           ;
; phase_shift4                         ; 0 ps                   ; String                                           ;
; duty_cycle4                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency5              ; 0 MHz                  ; String                                           ;
; phase_shift5                         ; 0 ps                   ; String                                           ;
; duty_cycle5                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency6              ; 0 MHz                  ; String                                           ;
; phase_shift6                         ; 0 ps                   ; String                                           ;
; duty_cycle6                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency7              ; 0 MHz                  ; String                                           ;
; phase_shift7                         ; 0 ps                   ; String                                           ;
; duty_cycle7                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency8              ; 0 MHz                  ; String                                           ;
; phase_shift8                         ; 0 ps                   ; String                                           ;
; duty_cycle8                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency9              ; 0 MHz                  ; String                                           ;
; phase_shift9                         ; 0 ps                   ; String                                           ;
; duty_cycle9                          ; 50                     ; Signed Integer                                   ;
; output_clock_frequency10             ; 0 MHz                  ; String                                           ;
; phase_shift10                        ; 0 ps                   ; String                                           ;
; duty_cycle10                         ; 50                     ; Signed Integer                                   ;
; output_clock_frequency11             ; 0 MHz                  ; String                                           ;
; phase_shift11                        ; 0 ps                   ; String                                           ;
; duty_cycle11                         ; 50                     ; Signed Integer                                   ;
; output_clock_frequency12             ; 0 MHz                  ; String                                           ;
; phase_shift12                        ; 0 ps                   ; String                                           ;
; duty_cycle12                         ; 50                     ; Signed Integer                                   ;
; output_clock_frequency13             ; 0 MHz                  ; String                                           ;
; phase_shift13                        ; 0 ps                   ; String                                           ;
; duty_cycle13                         ; 50                     ; Signed Integer                                   ;
; output_clock_frequency14             ; 0 MHz                  ; String                                           ;
; phase_shift14                        ; 0 ps                   ; String                                           ;
; duty_cycle14                         ; 50                     ; Signed Integer                                   ;
; output_clock_frequency15             ; 0 MHz                  ; String                                           ;
; phase_shift15                        ; 0 ps                   ; String                                           ;
; duty_cycle15                         ; 50                     ; Signed Integer                                   ;
; output_clock_frequency16             ; 0 MHz                  ; String                                           ;
; phase_shift16                        ; 0 ps                   ; String                                           ;
; duty_cycle16                         ; 50                     ; Signed Integer                                   ;
; output_clock_frequency17             ; 0 MHz                  ; String                                           ;
; phase_shift17                        ; 0 ps                   ; String                                           ;
; duty_cycle17                         ; 50                     ; Signed Integer                                   ;
; clock_name_0                         ;                        ; String                                           ;
; clock_name_1                         ;                        ; String                                           ;
; clock_name_2                         ;                        ; String                                           ;
; clock_name_3                         ;                        ; String                                           ;
; clock_name_4                         ;                        ; String                                           ;
; clock_name_5                         ;                        ; String                                           ;
; clock_name_6                         ;                        ; String                                           ;
; clock_name_7                         ;                        ; String                                           ;
; clock_name_8                         ;                        ; String                                           ;
; clock_name_global_0                  ; false                  ; String                                           ;
; clock_name_global_1                  ; false                  ; String                                           ;
; clock_name_global_2                  ; false                  ; String                                           ;
; clock_name_global_3                  ; false                  ; String                                           ;
; clock_name_global_4                  ; false                  ; String                                           ;
; clock_name_global_5                  ; false                  ; String                                           ;
; clock_name_global_6                  ; false                  ; String                                           ;
; clock_name_global_7                  ; false                  ; String                                           ;
; clock_name_global_8                  ; false                  ; String                                           ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                   ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                   ;
; m_cnt_bypass_en                      ; false                  ; String                                           ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                           ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                   ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                   ;
; n_cnt_bypass_en                      ; false                  ; String                                           ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                           ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en0                     ; false                  ; String                                           ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                           ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en1                     ; false                  ; String                                           ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                           ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en2                     ; false                  ; String                                           ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                           ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en3                     ; false                  ; String                                           ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                           ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en4                     ; false                  ; String                                           ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                           ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en5                     ; false                  ; String                                           ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                           ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en6                     ; false                  ; String                                           ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                           ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en7                     ; false                  ; String                                           ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                           ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en8                     ; false                  ; String                                           ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                           ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en9                     ; false                  ; String                                           ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                           ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en10                    ; false                  ; String                                           ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                           ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en11                    ; false                  ; String                                           ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                           ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en12                    ; false                  ; String                                           ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                           ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en13                    ; false                  ; String                                           ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                           ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en14                    ; false                  ; String                                           ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                           ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en15                    ; false                  ; String                                           ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                           ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en16                    ; false                  ; String                                           ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                           ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                   ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                   ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                   ;
; c_cnt_bypass_en17                    ; false                  ; String                                           ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                           ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                           ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                   ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                   ;
; pll_vco_div                          ; 1                      ; Signed Integer                                   ;
; pll_slf_rst                          ; false                  ; String                                           ;
; pll_bw_sel                           ; low                    ; String                                           ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                           ;
; pll_cp_current                       ; 0                      ; Signed Integer                                   ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                   ;
; pll_fractional_division              ; 1                      ; Signed Integer                                   ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                   ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                           ;
; mimic_fbclk_type                     ; gclk                   ; String                                           ;
; pll_fbclk_mux_1                      ; glb                    ; String                                           ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                           ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                           ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                   ;
; refclk1_frequency                    ; 0 MHz                  ; String                                           ;
; pll_clkin_0_src                      ; clk_0                  ; String                                           ;
; pll_clkin_1_src                      ; clk_0                  ; String                                           ;
; pll_clk_loss_sw_en                   ; false                  ; String                                           ;
; pll_auto_clk_sw_en                   ; false                  ; String                                           ;
; pll_manu_clk_sw_en                   ; false                  ; String                                           ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                   ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                           ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                           ;
+--------------------------------------+------------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig ;
+---------------------+-------+------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                 ;
+---------------------+-------+------------------------------------------------------+
; ENABLE_BYTEENABLE   ; 0     ; Signed Integer                                       ;
; BYTEENABLE_WIDTH    ; 4     ; Signed Integer                                       ;
; RECONFIG_ADDR_WIDTH ; 6     ; Signed Integer                                       ;
; RECONFIG_DATA_WIDTH ; 32    ; Signed Integer                                       ;
; reconf_width        ; 64    ; Signed Integer                                       ;
; WAIT_FOR_LOCK       ; 1     ; Signed Integer                                       ;
+---------------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst ;
+---------------------+-----------+--------------------------------------------------------------------------------------------+
; Parameter Name      ; Value     ; Type                                                                                       ;
+---------------------+-----------+--------------------------------------------------------------------------------------------+
; reconf_width        ; 64        ; Signed Integer                                                                             ;
; device_family       ; Cyclone V ; String                                                                                     ;
; RECONFIG_ADDR_WIDTH ; 6         ; Signed Integer                                                                             ;
; RECONFIG_DATA_WIDTH ; 32        ; Signed Integer                                                                             ;
; ROM_ADDR_WIDTH      ; 9         ; Signed Integer                                                                             ;
; ROM_DATA_WIDTH      ; 32        ; Signed Integer                                                                             ;
; ROM_NUM_WORDS       ; 512       ; Signed Integer                                                                             ;
; ENABLE_MIF          ; 0         ; Signed Integer                                                                             ;
; MIF_FILE_NAME       ;           ; String                                                                                     ;
; ENABLE_BYTEENABLE   ; 0         ; Signed Integer                                                                             ;
; BYTEENABLE_WIDTH    ; 4         ; Signed Integer                                                                             ;
; WAIT_FOR_LOCK       ; 1         ; Signed Integer                                                                             ;
+---------------------+-----------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0 ;
+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value     ; Type                                                                                                                                                                           ;
+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reconf_width        ; 64        ; Signed Integer                                                                                                                                                                 ;
; device_family       ; Cyclone V ; String                                                                                                                                                                         ;
; RECONFIG_ADDR_WIDTH ; 6         ; Signed Integer                                                                                                                                                                 ;
; RECONFIG_DATA_WIDTH ; 32        ; Signed Integer                                                                                                                                                                 ;
; ROM_ADDR_WIDTH      ; 9         ; Signed Integer                                                                                                                                                                 ;
; ROM_DATA_WIDTH      ; 32        ; Signed Integer                                                                                                                                                                 ;
; ROM_NUM_WORDS       ; 512       ; Signed Integer                                                                                                                                                                 ;
+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst ;
+----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                                                                                                                                                     ;
+----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_family  ; Cyclone V ; String                                                                                                                                                                                                                   ;
+----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0 ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                                                 ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                                               ;
; lut_mask       ; 1010101010101010101010101010101010101010101010101010101010101010 ; Unsigned Binary                                                                                                                                                                                      ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                                               ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1 ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                                                 ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                                               ;
; lut_mask       ; 1100110011001100110011001100110011001100110011001100110011001100 ; Unsigned Binary                                                                                                                                                                                      ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                                               ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2 ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                                                 ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                                               ;
; lut_mask       ; 1111000011110000111100001111000011110000111100001111000011110000 ; Unsigned Binary                                                                                                                                                                                      ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                                               ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3 ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                                                 ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                                               ;
; lut_mask       ; 1111111100000000111111110000000011111111000000001111111100000000 ; Unsigned Binary                                                                                                                                                                                      ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                                               ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4 ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                                                 ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                                               ;
; lut_mask       ; 1111111111111111000000000000000011111111111111110000000000000000 ; Unsigned Binary                                                                                                                                                                                      ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                                               ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1 ;
+----------------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                           ;
+----------------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                         ;
; lut_mask       ; 1010101010101010101010101010101010101010101010101010101010101010 ; Unsigned Binary                                                                                                                                                ;
; dont_touch     ; on                                                               ; String                                                                                                                                                         ;
+----------------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                             ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                           ;
; lut_mask       ; 1100110011001100110011001100110011001100110011001100110011001100 ; Unsigned Binary                                                                                                                                                  ;
; dont_touch     ; on                                                               ; String                                                                                                                                                           ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                       ;
+--------------------------------------+------------------------+--------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                     ;
; fractional_vco_multiplier            ; false                  ; String                                     ;
; pll_type                             ; Cyclone V              ; String                                     ;
; pll_subtype                          ; Reconfigurable         ; String                                     ;
; number_of_clocks                     ; 1                      ; Signed Integer                             ;
; operation_mode                       ; normal                 ; String                                     ;
; deserialization_factor               ; 4                      ; Signed Integer                             ;
; data_rate                            ; 0                      ; Signed Integer                             ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                             ;
; output_clock_frequency0              ; 162.000000 MHz         ; String                                     ;
; phase_shift0                         ; 0 ps                   ; String                                     ;
; duty_cycle0                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency1              ; 0 MHz                  ; String                                     ;
; phase_shift1                         ; 0 ps                   ; String                                     ;
; duty_cycle1                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency2              ; 0 MHz                  ; String                                     ;
; phase_shift2                         ; 0 ps                   ; String                                     ;
; duty_cycle2                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency3              ; 0 MHz                  ; String                                     ;
; phase_shift3                         ; 0 ps                   ; String                                     ;
; duty_cycle3                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency4              ; 0 MHz                  ; String                                     ;
; phase_shift4                         ; 0 ps                   ; String                                     ;
; duty_cycle4                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency5              ; 0 MHz                  ; String                                     ;
; phase_shift5                         ; 0 ps                   ; String                                     ;
; duty_cycle5                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency6              ; 0 MHz                  ; String                                     ;
; phase_shift6                         ; 0 ps                   ; String                                     ;
; duty_cycle6                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency7              ; 0 MHz                  ; String                                     ;
; phase_shift7                         ; 0 ps                   ; String                                     ;
; duty_cycle7                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency8              ; 0 MHz                  ; String                                     ;
; phase_shift8                         ; 0 ps                   ; String                                     ;
; duty_cycle8                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency9              ; 0 MHz                  ; String                                     ;
; phase_shift9                         ; 0 ps                   ; String                                     ;
; duty_cycle9                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency10             ; 0 MHz                  ; String                                     ;
; phase_shift10                        ; 0 ps                   ; String                                     ;
; duty_cycle10                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency11             ; 0 MHz                  ; String                                     ;
; phase_shift11                        ; 0 ps                   ; String                                     ;
; duty_cycle11                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency12             ; 0 MHz                  ; String                                     ;
; phase_shift12                        ; 0 ps                   ; String                                     ;
; duty_cycle12                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency13             ; 0 MHz                  ; String                                     ;
; phase_shift13                        ; 0 ps                   ; String                                     ;
; duty_cycle13                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency14             ; 0 MHz                  ; String                                     ;
; phase_shift14                        ; 0 ps                   ; String                                     ;
; duty_cycle14                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency15             ; 0 MHz                  ; String                                     ;
; phase_shift15                        ; 0 ps                   ; String                                     ;
; duty_cycle15                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency16             ; 0 MHz                  ; String                                     ;
; phase_shift16                        ; 0 ps                   ; String                                     ;
; duty_cycle16                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency17             ; 0 MHz                  ; String                                     ;
; phase_shift17                        ; 0 ps                   ; String                                     ;
; duty_cycle17                         ; 50                     ; Signed Integer                             ;
; clock_name_0                         ;                        ; String                                     ;
; clock_name_1                         ;                        ; String                                     ;
; clock_name_2                         ;                        ; String                                     ;
; clock_name_3                         ;                        ; String                                     ;
; clock_name_4                         ;                        ; String                                     ;
; clock_name_5                         ;                        ; String                                     ;
; clock_name_6                         ;                        ; String                                     ;
; clock_name_7                         ;                        ; String                                     ;
; clock_name_8                         ;                        ; String                                     ;
; clock_name_global_0                  ; false                  ; String                                     ;
; clock_name_global_1                  ; false                  ; String                                     ;
; clock_name_global_2                  ; false                  ; String                                     ;
; clock_name_global_3                  ; false                  ; String                                     ;
; clock_name_global_4                  ; false                  ; String                                     ;
; clock_name_global_5                  ; false                  ; String                                     ;
; clock_name_global_6                  ; false                  ; String                                     ;
; clock_name_global_7                  ; false                  ; String                                     ;
; clock_name_global_8                  ; false                  ; String                                     ;
; m_cnt_hi_div                         ; 41                     ; Signed Integer                             ;
; m_cnt_lo_div                         ; 40                     ; Signed Integer                             ;
; m_cnt_bypass_en                      ; false                  ; String                                     ;
; m_cnt_odd_div_duty_en                ; true                   ; String                                     ;
; n_cnt_hi_div                         ; 3                      ; Signed Integer                             ;
; n_cnt_lo_div                         ; 2                      ; Signed Integer                             ;
; n_cnt_bypass_en                      ; false                  ; String                                     ;
; n_cnt_odd_div_duty_en                ; true                   ; String                                     ;
; c_cnt_hi_div0                        ; 3                      ; Signed Integer                             ;
; c_cnt_lo_div0                        ; 2                      ; Signed Integer                             ;
; c_cnt_bypass_en0                     ; false                  ; String                                     ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en0               ; true                   ; String                                     ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en1                     ; true                   ; String                                     ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                     ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en2                     ; true                   ; String                                     ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                     ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en3                     ; true                   ; String                                     ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                     ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en4                     ; true                   ; String                                     ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                     ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en5                     ; true                   ; String                                     ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                     ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en6                     ; true                   ; String                                     ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                     ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en7                     ; true                   ; String                                     ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                     ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en8                     ; true                   ; String                                     ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                     ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en9                     ; true                   ; String                                     ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                     ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en10                    ; true                   ; String                                     ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                     ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en11                    ; true                   ; String                                     ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                     ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en12                    ; true                   ; String                                     ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                     ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en13                    ; true                   ; String                                     ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                     ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en14                    ; true                   ; String                                     ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                     ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en15                    ; true                   ; String                                     ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                     ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en16                    ; true                   ; String                                     ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                     ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en17                    ; true                   ; String                                     ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                     ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                             ;
; pll_vco_div                          ; 1                      ; Signed Integer                             ;
; pll_slf_rst                          ; false                  ; String                                     ;
; pll_bw_sel                           ; low                    ; String                                     ;
; pll_output_clk_frequency             ; 810.0 MHz              ; String                                     ;
; pll_cp_current                       ; 20                     ; Signed Integer                             ;
; pll_bwctrl                           ; 10000                  ; Signed Integer                             ;
; pll_fractional_division              ; 1                      ; String                                     ;
; pll_fractional_cout                  ; 32                     ; Signed Integer                             ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                     ;
; mimic_fbclk_type                     ; gclk                   ; String                                     ;
; pll_fbclk_mux_1                      ; glb                    ; String                                     ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                     ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                     ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                             ;
; refclk1_frequency                    ; 0 MHz                  ; String                                     ;
; pll_clkin_0_src                      ; clk_0                  ; String                                     ;
; pll_clkin_1_src                      ; clk_0                  ; String                                     ;
; pll_clk_loss_sw_en                   ; false                  ; String                                     ;
; pll_auto_clk_sw_en                   ; false                  ; String                                     ;
; pll_manu_clk_sw_en                   ; false                  ; String                                     ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                             ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                     ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                     ;
+--------------------------------------+------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                             ;
; lpm_width               ; 8           ; Signed Integer                                                                                                             ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                             ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|HDMI_QSYS_jtag_uart_scfifo_r:the_HDMI_QSYS_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                             ;
; lpm_width               ; 8           ; Signed Integer                                                                                                             ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                             ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_onchip_memory2:onchip_memory2 ;
+----------------+------------------------------+---------------------------------------------------+
; Parameter Name ; Value                        ; Type                                              ;
+----------------+------------------------------+---------------------------------------------------+
; INIT_FILE      ; HDMI_QSYS_onchip_memory2.hex ; String                                            ;
+----------------+------------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram ;
+------------------------------------+------------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                        ; Type                                                    ;
+------------------------------------+------------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT                  ; Untyped                                                 ;
; WIDTH_A                            ; 32                           ; Signed Integer                                          ;
; WIDTHAD_A                          ; 17                           ; Signed Integer                                          ;
; NUMWORDS_A                         ; 77500                        ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                 ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped                                                 ;
; WIDTH_B                            ; 1                            ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                            ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                            ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 4                            ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                            ; Signed Integer                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped                                                 ;
; INIT_FILE                          ; HDMI_QSYS_onchip_memory2.hex ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 77500                        ; Signed Integer                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                       ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                       ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                        ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                        ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone V                    ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_nhn1              ; Untyped                                                 ;
+------------------------------------+------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                        ;
+--------------------------------------+------------------------+---------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                      ;
; fractional_vco_multiplier            ; false                  ; String                                      ;
; pll_type                             ; General                ; String                                      ;
; pll_subtype                          ; General                ; String                                      ;
; number_of_clocks                     ; 1                      ; Signed Integer                              ;
; operation_mode                       ; normal                 ; String                                      ;
; deserialization_factor               ; 4                      ; Signed Integer                              ;
; data_rate                            ; 0                      ; Signed Integer                              ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                              ;
; output_clock_frequency0              ; 50.000000 MHz          ; String                                      ;
; phase_shift0                         ; 0 ps                   ; String                                      ;
; duty_cycle0                          ; 50                     ; Signed Integer                              ;
; output_clock_frequency1              ; 0 MHz                  ; String                                      ;
; phase_shift1                         ; 0 ps                   ; String                                      ;
; duty_cycle1                          ; 50                     ; Signed Integer                              ;
; output_clock_frequency2              ; 0 MHz                  ; String                                      ;
; phase_shift2                         ; 0 ps                   ; String                                      ;
; duty_cycle2                          ; 50                     ; Signed Integer                              ;
; output_clock_frequency3              ; 0 MHz                  ; String                                      ;
; phase_shift3                         ; 0 ps                   ; String                                      ;
; duty_cycle3                          ; 50                     ; Signed Integer                              ;
; output_clock_frequency4              ; 0 MHz                  ; String                                      ;
; phase_shift4                         ; 0 ps                   ; String                                      ;
; duty_cycle4                          ; 50                     ; Signed Integer                              ;
; output_clock_frequency5              ; 0 MHz                  ; String                                      ;
; phase_shift5                         ; 0 ps                   ; String                                      ;
; duty_cycle5                          ; 50                     ; Signed Integer                              ;
; output_clock_frequency6              ; 0 MHz                  ; String                                      ;
; phase_shift6                         ; 0 ps                   ; String                                      ;
; duty_cycle6                          ; 50                     ; Signed Integer                              ;
; output_clock_frequency7              ; 0 MHz                  ; String                                      ;
; phase_shift7                         ; 0 ps                   ; String                                      ;
; duty_cycle7                          ; 50                     ; Signed Integer                              ;
; output_clock_frequency8              ; 0 MHz                  ; String                                      ;
; phase_shift8                         ; 0 ps                   ; String                                      ;
; duty_cycle8                          ; 50                     ; Signed Integer                              ;
; output_clock_frequency9              ; 0 MHz                  ; String                                      ;
; phase_shift9                         ; 0 ps                   ; String                                      ;
; duty_cycle9                          ; 50                     ; Signed Integer                              ;
; output_clock_frequency10             ; 0 MHz                  ; String                                      ;
; phase_shift10                        ; 0 ps                   ; String                                      ;
; duty_cycle10                         ; 50                     ; Signed Integer                              ;
; output_clock_frequency11             ; 0 MHz                  ; String                                      ;
; phase_shift11                        ; 0 ps                   ; String                                      ;
; duty_cycle11                         ; 50                     ; Signed Integer                              ;
; output_clock_frequency12             ; 0 MHz                  ; String                                      ;
; phase_shift12                        ; 0 ps                   ; String                                      ;
; duty_cycle12                         ; 50                     ; Signed Integer                              ;
; output_clock_frequency13             ; 0 MHz                  ; String                                      ;
; phase_shift13                        ; 0 ps                   ; String                                      ;
; duty_cycle13                         ; 50                     ; Signed Integer                              ;
; output_clock_frequency14             ; 0 MHz                  ; String                                      ;
; phase_shift14                        ; 0 ps                   ; String                                      ;
; duty_cycle14                         ; 50                     ; Signed Integer                              ;
; output_clock_frequency15             ; 0 MHz                  ; String                                      ;
; phase_shift15                        ; 0 ps                   ; String                                      ;
; duty_cycle15                         ; 50                     ; Signed Integer                              ;
; output_clock_frequency16             ; 0 MHz                  ; String                                      ;
; phase_shift16                        ; 0 ps                   ; String                                      ;
; duty_cycle16                         ; 50                     ; Signed Integer                              ;
; output_clock_frequency17             ; 0 MHz                  ; String                                      ;
; phase_shift17                        ; 0 ps                   ; String                                      ;
; duty_cycle17                         ; 50                     ; Signed Integer                              ;
; clock_name_0                         ;                        ; String                                      ;
; clock_name_1                         ;                        ; String                                      ;
; clock_name_2                         ;                        ; String                                      ;
; clock_name_3                         ;                        ; String                                      ;
; clock_name_4                         ;                        ; String                                      ;
; clock_name_5                         ;                        ; String                                      ;
; clock_name_6                         ;                        ; String                                      ;
; clock_name_7                         ;                        ; String                                      ;
; clock_name_8                         ;                        ; String                                      ;
; clock_name_global_0                  ; false                  ; String                                      ;
; clock_name_global_1                  ; false                  ; String                                      ;
; clock_name_global_2                  ; false                  ; String                                      ;
; clock_name_global_3                  ; false                  ; String                                      ;
; clock_name_global_4                  ; false                  ; String                                      ;
; clock_name_global_5                  ; false                  ; String                                      ;
; clock_name_global_6                  ; false                  ; String                                      ;
; clock_name_global_7                  ; false                  ; String                                      ;
; clock_name_global_8                  ; false                  ; String                                      ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                              ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                              ;
; m_cnt_bypass_en                      ; false                  ; String                                      ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                      ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                              ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                              ;
; n_cnt_bypass_en                      ; false                  ; String                                      ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                      ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en0                     ; false                  ; String                                      ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                      ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en1                     ; false                  ; String                                      ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                      ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en2                     ; false                  ; String                                      ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                      ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en3                     ; false                  ; String                                      ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                      ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en4                     ; false                  ; String                                      ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                      ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en5                     ; false                  ; String                                      ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                      ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en6                     ; false                  ; String                                      ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                      ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en7                     ; false                  ; String                                      ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                      ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en8                     ; false                  ; String                                      ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                      ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en9                     ; false                  ; String                                      ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                      ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en10                    ; false                  ; String                                      ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                      ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en11                    ; false                  ; String                                      ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                      ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en12                    ; false                  ; String                                      ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                      ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en13                    ; false                  ; String                                      ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                      ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en14                    ; false                  ; String                                      ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                      ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en15                    ; false                  ; String                                      ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                      ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en16                    ; false                  ; String                                      ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                      ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en17                    ; false                  ; String                                      ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                      ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                              ;
; pll_vco_div                          ; 1                      ; Signed Integer                              ;
; pll_slf_rst                          ; false                  ; String                                      ;
; pll_bw_sel                           ; low                    ; String                                      ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                      ;
; pll_cp_current                       ; 0                      ; Signed Integer                              ;
; pll_bwctrl                           ; 0                      ; Signed Integer                              ;
; pll_fractional_division              ; 1                      ; Signed Integer                              ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                              ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                      ;
; mimic_fbclk_type                     ; gclk                   ; String                                      ;
; pll_fbclk_mux_1                      ; glb                    ; String                                      ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                      ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                      ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                              ;
; refclk1_frequency                    ; 0 MHz                  ; String                                      ;
; pll_clkin_0_src                      ; clk_0                  ; String                                      ;
; pll_clkin_1_src                      ; clk_0                  ; String                                      ;
; pll_clk_loss_sw_en                   ; false                  ; String                                      ;
; pll_auto_clk_sw_en                   ; false                  ; String                                      ;
; pll_manu_clk_sw_en                   ; false                  ; String                                      ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                              ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                      ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                      ;
+--------------------------------------+------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 21    ; Signed Integer                                                                                                                      ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W               ; 21    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                      ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                      ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                      ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                      ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                      ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                      ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                       ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 21    ; Signed Integer                                                                                                                             ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                             ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                             ;
; UAV_ADDRESS_W               ; 21    ; Signed Integer                                                                                                                             ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                             ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                             ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                             ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                             ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                             ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                             ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                             ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                             ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                             ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                             ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                             ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                             ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                             ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_debug_mem_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 17    ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_scl_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                  ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_int_n_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 77    ; Signed Integer                                                                                                              ;
; PKT_QOS_L                 ; 77    ; Signed Integer                                                                                                              ;
; PKT_DATA_SIDEBAND_H       ; 75    ; Signed Integer                                                                                                              ;
; PKT_DATA_SIDEBAND_L       ; 75    ; Signed Integer                                                                                                              ;
; PKT_ADDR_SIDEBAND_H       ; 74    ; Signed Integer                                                                                                              ;
; PKT_ADDR_SIDEBAND_L       ; 74    ; Signed Integer                                                                                                              ;
; PKT_CACHE_H               ; 93    ; Signed Integer                                                                                                              ;
; PKT_CACHE_L               ; 90    ; Signed Integer                                                                                                              ;
; PKT_THREAD_ID_H           ; 86    ; Signed Integer                                                                                                              ;
; PKT_THREAD_ID_L           ; 86    ; Signed Integer                                                                                                              ;
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 89    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 87    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_H          ; 73    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_L          ; 72    ; Signed Integer                                                                                                              ;
; PKT_TRANS_EXCLUSIVE       ; 62    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 85    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 94    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 95    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 96    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 98    ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 99    ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                              ;
; ID                        ; 0     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                              ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                              ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                              ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_ADDR_W                ; 21    ; Signed Integer                                                                                                              ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 77    ; Signed Integer                                                                                                                     ;
; PKT_QOS_L                 ; 77    ; Signed Integer                                                                                                                     ;
; PKT_DATA_SIDEBAND_H       ; 75    ; Signed Integer                                                                                                                     ;
; PKT_DATA_SIDEBAND_L       ; 75    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_SIDEBAND_H       ; 74    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_SIDEBAND_L       ; 74    ; Signed Integer                                                                                                                     ;
; PKT_CACHE_H               ; 93    ; Signed Integer                                                                                                                     ;
; PKT_CACHE_L               ; 90    ; Signed Integer                                                                                                                     ;
; PKT_THREAD_ID_H           ; 86    ; Signed Integer                                                                                                                     ;
; PKT_THREAD_ID_L           ; 86    ; Signed Integer                                                                                                                     ;
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 89    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 87    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 73    ; Signed Integer                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 72    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_EXCLUSIVE       ; 62    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 85    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 94    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 95    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 96    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 98    ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 99    ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                     ;
; ID                        ; 1     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                     ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                     ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                     ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                     ;
; PKT_ADDR_W                ; 21    ; Signed Integer                                                                                                                     ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 85    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 89    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 87    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 95    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 94    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 96    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 98    ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 99    ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                  ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                  ;
; FIFO_DATA_W               ; 100   ; Signed Integer                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 100   ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 100   ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 85    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 89    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 87    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 95    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 94    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 96    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 98    ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 99    ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                               ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                               ;
; FIFO_DATA_W               ; 100   ; Signed Integer                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 100   ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 100   ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 85    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 89    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 87    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 95    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 94    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 96    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 98    ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 99    ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 100   ; Signed Integer                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 100   ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 100   ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 85    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 89    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 87    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 95    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 94    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 96    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 98    ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 99    ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                               ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 100   ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 100   ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 100   ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 85    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 89    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 87    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 95    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 94    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 96    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 98    ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 99    ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 100   ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 100   ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 100   ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_sda_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 85    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 89    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 87    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 95    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 94    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 96    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 98    ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 99    ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 100   ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_sda_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 100   ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 100   ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_scl_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 85    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 89    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 87    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 95    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 94    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 96    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 98    ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 99    ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 100   ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_scl_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 100   ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 100   ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 85    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 89    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 87    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 95    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 94    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 96    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 98    ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 99    ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                             ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 100   ; Signed Integer                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 100   ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 100   ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hdmi_tx_int_n_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 85    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 89    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 87    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 95    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 94    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 96    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 98    ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 99    ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 100   ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hdmi_tx_int_n_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_int_n_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 100   ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 100   ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_router:router|HDMI_QSYS_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 6     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_router_001:router_001|HDMI_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 6     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_router_002:router_002|HDMI_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_router_002:router_003|HDMI_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_router_004:router_004|HDMI_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_router_002:router_005|HDMI_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_router_004:router_006|HDMI_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_router_002:router_007|HDMI_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_router_002:router_008|HDMI_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_router_002:router_009|HDMI_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_router_002:router_010|HDMI_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 85    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 99    ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                   ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                   ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                   ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                   ;
; VALID_WIDTH               ; 9     ; Signed Integer                                                                                                                   ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                   ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                   ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                   ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_instruction_master_limiter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_H             ; 85    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_L             ; 82    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_H              ; 81    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                          ;
; ST_DATA_W                 ; 99    ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                          ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                          ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                          ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                          ;
; VALID_WIDTH               ; 9     ; Signed Integer                                                                                                                          ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                          ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                          ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                          ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                      ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                            ;
; SCHEME         ; round-robin ; String                                                                                                                                                    ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                            ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                      ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                            ;
; SCHEME         ; round-robin ; String                                                                                                                                                    ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                            ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                   ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 9      ; Signed Integer                                                                                                                                         ;
; SCHEME         ; no-arb ; String                                                                                                                                                 ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 18    ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; no-arb ; String                                                                                                                                                         ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                 ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                      ;
+---------------------------+----------+-----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                            ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                    ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                            ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                            ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                            ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                            ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                            ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                            ;
+---------------------------+----------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                       ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                 ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                     ;
; Entity Instance            ; HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                    ;
; Entity Instance            ; HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|HDMI_QSYS_jtag_uart_scfifo_r:the_HDMI_QSYS_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                    ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                           ;
+-------------------------------------------+--------------------------------------------------------------------------------+
; Name                                      ; Value                                                                          ;
+-------------------------------------------+--------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                              ;
; Entity Instance                           ; HDMI_QSYS:u0|HDMI_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                    ;
;     -- WIDTH_A                            ; 32                                                                             ;
;     -- NUMWORDS_A                         ; 77500                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                   ;
;     -- WIDTH_B                            ; 1                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
+-------------------------------------------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HDMI_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                          ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                     ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "HDMI_QSYS:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+---------------------------------------------+
; Port           ; Type  ; Severity ; Details                                     ;
+----------------+-------+----------+---------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                ;
+----------------+-------+----------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                        ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[17..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                   ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                            ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                  ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                             ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_router_004:router_004|HDMI_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_router_002:router_002|HDMI_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_router_001:router_001|HDMI_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                  ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_router:router|HDMI_QSYS_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                      ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hdmi_tx_int_n_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hdmi_tx_int_n_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_scl_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_sda_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_debug_mem_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                           ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                              ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                         ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                 ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                            ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                   ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                            ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hdmi_tx_int_n_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_scl_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_debug_mem_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i"                                                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_pll_sys:pll_sys" ;
+--------+--------+----------+---------------------------------------+
; Port   ; Type   ; Severity ; Details                               ;
+--------+--------+----------+---------------------------------------+
; locked ; Output ; Info     ; Explicitly unconnected                ;
+--------+--------+----------+---------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_onchip_memory2:onchip_memory2" ;
+--------+-------+----------+------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                              ;
+--------+-------+----------+------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                         ;
+--------+-------+----------+------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys" ;
+---------------------+--------+----------+--------------------------------+
; Port                ; Type   ; Severity ; Details                        ;
+---------------------+--------+----------+--------------------------------+
; debug_reset_request ; Output ; Info     ; Explicitly unconnected         ;
; dummy_ci_port       ; Output ; Info     ; Explicitly unconnected         ;
+---------------------+--------+----------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic"                                                    ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart"                                                                       ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "vpg:u_vpg|vga_generator:u_vga_generator" ;
+---------------------+-------+----------+----------------------------+
; Port                ; Type  ; Severity ; Details                    ;
+---------------------+-------+----------+----------------------------+
; h_total[0]          ; Input ; Info     ; Stuck at VCC               ;
; h_sync[11..8]       ; Input ; Info     ; Stuck at GND               ;
; h_sync[0]           ; Input ; Info     ; Stuck at VCC               ;
; h_start[11..9]      ; Input ; Info     ; Stuck at GND               ;
; h_start[2]          ; Input ; Info     ; Stuck at VCC               ;
; h_start[0]          ; Input ; Info     ; Stuck at VCC               ;
; h_end[7]            ; Input ; Info     ; Stuck at GND               ;
; h_end[2]            ; Input ; Info     ; Stuck at VCC               ;
; h_end[0]            ; Input ; Info     ; Stuck at VCC               ;
; v_total[11]         ; Input ; Info     ; Stuck at GND               ;
; v_total[4]          ; Input ; Info     ; Stuck at GND               ;
; v_total[1]          ; Input ; Info     ; Stuck at GND               ;
; v_sync[11..3]       ; Input ; Info     ; Stuck at GND               ;
; v_start[11..6]      ; Input ; Info     ; Stuck at GND               ;
; v_start[5]          ; Input ; Info     ; Stuck at VCC               ;
; v_start[2]          ; Input ; Info     ; Stuck at GND               ;
; v_end[11]           ; Input ; Info     ; Stuck at GND               ;
; v_end[4]            ; Input ; Info     ; Stuck at GND               ;
; v_end[2]            ; Input ; Info     ; Stuck at GND               ;
; v_active_14[11..9]  ; Input ; Info     ; Stuck at GND               ;
; v_active_24[11..10] ; Input ; Info     ; Stuck at GND               ;
; v_active_34[11..10] ; Input ; Info     ; Stuck at GND               ;
+---------------------+-------+----------+----------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "vpg:u_vpg|pll_reconfig:u_pll_reconfig" ;
+------------------+--------+----------+----------------------------+
; Port             ; Type   ; Severity ; Details                    ;
+------------------+--------+----------+----------------------------+
; mgmt_waitrequest ; Output ; Info     ; Explicitly unconnected     ;
+------------------+--------+----------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vpg:u_vpg"                                                                                                                                                                                    ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; disp_color       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (2 bits) it drives.  The 30 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; disp_color[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------------+-----------------------+
; Type                        ; Count                 ;
+-----------------------------+-----------------------+
; arriav_ff                   ; 2648                  ;
;     CLR                     ; 463                   ;
;     CLR SCLR                ; 25                    ;
;     CLR SLD                 ; 17                    ;
;     ENA                     ; 94                    ;
;     ENA CLR                 ; 1103                  ;
;     ENA CLR SCLR            ; 116                   ;
;     ENA CLR SCLR SLD        ; 54                    ;
;     ENA CLR SLD             ; 118                   ;
;     ENA SCLR                ; 409                   ;
;     ENA SCLR SLD            ; 18                    ;
;     ENA SLD                 ; 9                     ;
;     SCLR                    ; 62                    ;
;     SLD                     ; 31                    ;
;     plain                   ; 129                   ;
; arriav_io_obuf              ; 25                    ;
; arriav_lcell_comb           ; 3446                  ;
;     arith                   ; 307                   ;
;         0 data inputs       ; 2                     ;
;         1 data inputs       ; 208                   ;
;         2 data inputs       ; 65                    ;
;         3 data inputs       ; 31                    ;
;         4 data inputs       ; 1                     ;
;     extend                  ; 68                    ;
;         7 data inputs       ; 68                    ;
;     normal                  ; 3071                  ;
;         0 data inputs       ; 9                     ;
;         1 data inputs       ; 51                    ;
;         2 data inputs       ; 327                   ;
;         3 data inputs       ; 367                   ;
;         4 data inputs       ; 616                   ;
;         5 data inputs       ; 867                   ;
;         6 data inputs       ; 834                   ;
; arriav_mac                  ; 3                     ;
; boundary_port               ; 180                   ;
; cyclonev_fractional_pll     ; 1                     ;
; cyclonev_pll_output_counter ; 1                     ;
; cyclonev_pll_reconfig       ; 1                     ;
; cyclonev_pll_refclk_select  ; 1                     ;
; generic_pll                 ; 2                     ;
; stratixv_ram_block          ; 559                   ;
;                             ;                       ;
; Max LUT depth               ; 11.00                 ;
; Average LUT depth           ; 3.51                  ;
+-----------------------------+-----------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; arriav_ff             ; 72                                    ;
;     CLR               ; 4                                     ;
;     ENA CLR           ; 11                                    ;
;     ENA SLD           ; 12                                    ;
;     SCLR              ; 18                                    ;
;     plain             ; 27                                    ;
; arriav_lcell_comb     ; 94                                    ;
;     extend            ; 3                                     ;
;         7 data inputs ; 3                                     ;
;     normal            ; 91                                    ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 14                                    ;
;         3 data inputs ; 7                                     ;
;         4 data inputs ; 18                                    ;
;         5 data inputs ; 15                                    ;
;         6 data inputs ; 13                                    ;
; boundary_port         ; 15                                    ;
;                       ;                                       ;
; Max LUT depth         ; 15.00                                 ;
; Average LUT depth     ; 2.78                                  ;
+-----------------------+---------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 91                                       ;
;     CLR               ; 6                                        ;
;     ENA               ; 31                                       ;
;     ENA CLR           ; 29                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 133                                      ;
;     normal            ; 133                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 30                                       ;
;         3 data inputs ; 28                                       ;
;         4 data inputs ; 15                                       ;
;         5 data inputs ; 25                                       ;
;         6 data inputs ; 30                                       ;
; boundary_port         ; 191                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.62                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:32     ;
; sld_hub:auto_hub ; 00:00:00     ;
; pzdyqx:nabboc    ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Oct 09 16:43:21 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PACMAN -c C5G_HDMI_VPG
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/hdmi_qsys.v
    Info (12023): Found entity 1: HDMI_QSYS File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/HDMI_QSYS.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_irq_mapper.sv
    Info (12023): Found entity 1: HDMI_QSYS_irq_mapper File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0.v
    Info (12023): Found entity 1: HDMI_QSYS_mm_interconnect_0 File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: HDMI_QSYS_mm_interconnect_0_avalon_st_adapter File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: HDMI_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: HDMI_QSYS_mm_interconnect_0_rsp_mux_001 File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file hdmi_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: HDMI_QSYS_mm_interconnect_0_rsp_mux File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: HDMI_QSYS_mm_interconnect_0_rsp_demux_002 File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: HDMI_QSYS_mm_interconnect_0_rsp_demux File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: HDMI_QSYS_mm_interconnect_0_cmd_mux_002 File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: HDMI_QSYS_mm_interconnect_0_cmd_mux File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: HDMI_QSYS_mm_interconnect_0_cmd_demux_001 File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: HDMI_QSYS_mm_interconnect_0_cmd_demux File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file hdmi_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: HDMI_QSYS_mm_interconnect_0_router_004_default_decode File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: HDMI_QSYS_mm_interconnect_0_router_004 File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: HDMI_QSYS_mm_interconnect_0_router_002_default_decode File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: HDMI_QSYS_mm_interconnect_0_router_002 File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: HDMI_QSYS_mm_interconnect_0_router_001_default_decode File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: HDMI_QSYS_mm_interconnect_0_router_001 File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: HDMI_QSYS_mm_interconnect_0_router_default_decode File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: HDMI_QSYS_mm_interconnect_0_router File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_timer.v
    Info (12023): Found entity 1: HDMI_QSYS_timer File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_timer.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_sysid_qsys.v
    Info (12023): Found entity 1: HDMI_QSYS_sysid_qsys File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_sysid_qsys.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_pll_sys.v
    Info (12023): Found entity 1: HDMI_QSYS_pll_sys File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_pll_sys.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_onchip_memory2.v
    Info (12023): Found entity 1: HDMI_QSYS_onchip_memory2 File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_onchip_memory2.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_nios2_qsys.v
    Info (12023): Found entity 1: HDMI_QSYS_nios2_qsys File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_nios2_qsys_cpu.v
    Info (12023): Found entity 1: HDMI_QSYS_nios2_qsys_cpu_ic_data_module File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 21
    Info (12023): Found entity 2: HDMI_QSYS_nios2_qsys_cpu_ic_tag_module File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 89
    Info (12023): Found entity 3: HDMI_QSYS_nios2_qsys_cpu_bht_module File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 158
    Info (12023): Found entity 4: HDMI_QSYS_nios2_qsys_cpu_register_bank_a_module File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 227
    Info (12023): Found entity 5: HDMI_QSYS_nios2_qsys_cpu_register_bank_b_module File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 293
    Info (12023): Found entity 6: HDMI_QSYS_nios2_qsys_cpu_dc_tag_module File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 359
    Info (12023): Found entity 7: HDMI_QSYS_nios2_qsys_cpu_dc_data_module File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 425
    Info (12023): Found entity 8: HDMI_QSYS_nios2_qsys_cpu_dc_victim_module File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 494
    Info (12023): Found entity 9: HDMI_QSYS_nios2_qsys_cpu_nios2_oci_debug File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 562
    Info (12023): Found entity 10: HDMI_QSYS_nios2_qsys_cpu_nios2_oci_break File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 708
    Info (12023): Found entity 11: HDMI_QSYS_nios2_qsys_cpu_nios2_oci_xbrk File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 1001
    Info (12023): Found entity 12: HDMI_QSYS_nios2_qsys_cpu_nios2_oci_dbrk File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 1262
    Info (12023): Found entity 13: HDMI_QSYS_nios2_qsys_cpu_nios2_oci_itrace File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 1451
    Info (12023): Found entity 14: HDMI_QSYS_nios2_qsys_cpu_nios2_oci_td_mode File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 1634
    Info (12023): Found entity 15: HDMI_QSYS_nios2_qsys_cpu_nios2_oci_dtrace File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 1702
    Info (12023): Found entity 16: HDMI_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 1784
    Info (12023): Found entity 17: HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 1856
    Info (12023): Found entity 18: HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 1899
    Info (12023): Found entity 19: HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 1946
    Info (12023): Found entity 20: HDMI_QSYS_nios2_qsys_cpu_nios2_oci_pib File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 2432
    Info (12023): Found entity 21: HDMI_QSYS_nios2_qsys_cpu_nios2_oci_im File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 2455
    Info (12023): Found entity 22: HDMI_QSYS_nios2_qsys_cpu_nios2_performance_monitors File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 2525
    Info (12023): Found entity 23: HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 2542
    Info (12023): Found entity 24: HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram_module File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 2635
    Info (12023): Found entity 25: HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 2700
    Info (12023): Found entity 26: HDMI_QSYS_nios2_qsys_cpu_nios2_oci File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 2881
    Info (12023): Found entity 27: HDMI_QSYS_nios2_qsys_cpu File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_nios2_qsys_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: HDMI_QSYS_nios2_qsys_cpu_debug_slave_sysclk File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_nios2_qsys_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_nios2_qsys_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_nios2_qsys_cpu_mult_cell.v
    Info (12023): Found entity 1: HDMI_QSYS_nios2_qsys_cpu_mult_cell File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_nios2_qsys_cpu_test_bench.v
    Info (12023): Found entity 1: HDMI_QSYS_nios2_qsys_cpu_test_bench File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_led.v
    Info (12023): Found entity 1: HDMI_QSYS_led File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_led.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_jtag_uart.v
    Info (12023): Found entity 1: HDMI_QSYS_jtag_uart_sim_scfifo_w File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v Line: 21
    Info (12023): Found entity 2: HDMI_QSYS_jtag_uart_scfifo_w File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v Line: 78
    Info (12023): Found entity 3: HDMI_QSYS_jtag_uart_sim_scfifo_r File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v Line: 164
    Info (12023): Found entity 4: HDMI_QSYS_jtag_uart_scfifo_r File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v Line: 243
    Info (12023): Found entity 5: HDMI_QSYS_jtag_uart File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_i2c_sda.v
    Info (12023): Found entity 1: HDMI_QSYS_i2c_sda File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_i2c_sda.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_i2c_scl.v
    Info (12023): Found entity 1: HDMI_QSYS_i2c_scl File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_i2c_scl.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_hdmi_tx_int_n.v
    Info (12023): Found entity 1: HDMI_QSYS_hdmi_tx_int_n File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_hdmi_tx_int_n.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file vpg_source/pll_controller.v
    Info (12023): Found entity 1: pll_controller File: F:/QuartusProjects/TL_PACMAN/vpg_source/pll_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vpg_source/vpg.v
    Info (12023): Found entity 1: vpg File: F:/QuartusProjects/TL_PACMAN/vpg_source/vpg.v Line: 35
Warning (10463): Verilog HDL Declaration warning at vpg_mode.v(24): "virtual" is SystemVerilog-2005 keyword File: F:/QuartusProjects/TL_PACMAN/vpg_source/vpg_mode.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file vpg_source/vpg_mode.v
    Info (12023): Found entity 1: vpg_mode File: F:/QuartusProjects/TL_PACMAN/vpg_source/vpg_mode.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vpg_source/vga_generator.v
    Info (12023): Found entity 1: vga_generator File: F:/QuartusProjects/TL_PACMAN/vpg_source/vga_generator.v Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file sys_pll.v
    Info (12023): Found entity 1: sys_pll File: F:/QuartusProjects/TL_PACMAN/sys_pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file sys_pll/sys_pll_0002.v
    Info (12023): Found entity 1: sys_pll_0002 File: F:/QuartusProjects/TL_PACMAN/sys_pll/sys_pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file vpg_source/pll.v
    Info (12023): Found entity 1: pll File: F:/QuartusProjects/TL_PACMAN/vpg_source/pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file vpg_source/pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: F:/QuartusProjects/TL_PACMAN/vpg_source/pll/pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file vpg_source/pll_reconfig.v
    Info (12023): Found entity 1: pll_reconfig File: F:/QuartusProjects/TL_PACMAN/vpg_source/pll_reconfig.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file vpg_source/pll_reconfig/altera_pll_reconfig_top.v
    Info (12023): Found entity 1: altera_pll_reconfig_top File: F:/QuartusProjects/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_top.v Line: 16
Info (12021): Found 6 design units, including 6 entities, in source file vpg_source/pll_reconfig/altera_pll_reconfig_core.v
    Info (12023): Found entity 1: altera_pll_reconfig_core File: F:/QuartusProjects/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v Line: 16
    Info (12023): Found entity 2: self_reset File: F:/QuartusProjects/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v Line: 1691
    Info (12023): Found entity 3: dprio_mux File: F:/QuartusProjects/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v Line: 1739
    Info (12023): Found entity 4: fpll_dprio_init File: F:/QuartusProjects/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v Line: 1789
    Info (12023): Found entity 5: dyn_phase_shift File: F:/QuartusProjects/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v Line: 1884
    Info (12023): Found entity 6: generic_lcell_comb File: F:/QuartusProjects/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v Line: 2112
Warning (12090): Entity "altera_std_synchronizer" obtained from "vpg_source/pll_reconfig/altera_std_synchronizer.v" instead of from Quartus Prime megafunction library File: F:/QuartusProjects/TL_PACMAN/vpg_source/pll_reconfig/altera_std_synchronizer.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file vpg_source/pll_reconfig/altera_std_synchronizer.v
    Info (12023): Found entity 1: altera_std_synchronizer File: F:/QuartusProjects/TL_PACMAN/vpg_source/pll_reconfig/altera_std_synchronizer.v Line: 37
Warning (10238): Verilog Module Declaration warning at c5g_hdmi_vpg.v(85): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "C5G_HDMI_VPG" File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 85
Warning (12125): Using design file c5g_hdmi_vpg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: C5G_HDMI_VPG File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 6
Info (12127): Elaborating entity "C5G_HDMI_VPG" for the top level hierarchy
Warning (10034): Output port "HEX0" at c5g_hdmi_vpg.v(115) has no driver File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 115
Warning (10034): Output port "HEX1" at c5g_hdmi_vpg.v(116) has no driver File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 116
Warning (10034): Output port "SRAM_A" at c5g_hdmi_vpg.v(154) has no driver File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 154
Warning (10034): Output port "ADC_CONVST" at c5g_hdmi_vpg.v(127) has no driver File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 127
Warning (10034): Output port "ADC_SCK" at c5g_hdmi_vpg.v(128) has no driver File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 128
Warning (10034): Output port "ADC_SDI" at c5g_hdmi_vpg.v(129) has no driver File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 129
Warning (10034): Output port "AUD_DACDAT" at c5g_hdmi_vpg.v(136) has no driver File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 136
Warning (10034): Output port "AUD_XCK" at c5g_hdmi_vpg.v(138) has no driver File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 138
Warning (10034): Output port "SD_CLK" at c5g_hdmi_vpg.v(145) has no driver File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 145
Warning (10034): Output port "UART_TX" at c5g_hdmi_vpg.v(151) has no driver File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 151
Warning (10034): Output port "SRAM_CE_n" at c5g_hdmi_vpg.v(155) has no driver File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 155
Warning (10034): Output port "SRAM_LB_n" at c5g_hdmi_vpg.v(157) has no driver File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 157
Warning (10034): Output port "SRAM_OE_n" at c5g_hdmi_vpg.v(158) has no driver File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 158
Warning (10034): Output port "SRAM_UB_n" at c5g_hdmi_vpg.v(159) has no driver File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 159
Warning (10034): Output port "SRAM_WE_n" at c5g_hdmi_vpg.v(160) has no driver File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 160
Info (12128): Elaborating entity "sys_pll" for hierarchy "sys_pll:u_sys_pll" File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 201
Info (12128): Elaborating entity "sys_pll_0002" for hierarchy "sys_pll:u_sys_pll|sys_pll_0002:sys_pll_inst" File: F:/QuartusProjects/TL_PACMAN/sys_pll.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "sys_pll:u_sys_pll|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i" File: F:/QuartusProjects/TL_PACMAN/sys_pll/sys_pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "sys_pll:u_sys_pll|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i" File: F:/QuartusProjects/TL_PACMAN/sys_pll/sys_pll_0002.v Line: 85
Info (12133): Instantiated megafunction "sys_pll:u_sys_pll|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: F:/QuartusProjects/TL_PACMAN/sys_pll/sys_pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "1.200000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "vpg_mode" for hierarchy "vpg_mode:u_vpg_mode" File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 210
Info (12128): Elaborating entity "vpg" for hierarchy "vpg:u_vpg" File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 225
Info (12128): Elaborating entity "pll_reconfig" for hierarchy "vpg:u_vpg|pll_reconfig:u_pll_reconfig" File: F:/QuartusProjects/TL_PACMAN/vpg_source/vpg.v Line: 94
Info (12128): Elaborating entity "altera_pll_reconfig_top" for hierarchy "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst" File: F:/QuartusProjects/TL_PACMAN/vpg_source/pll_reconfig.v Line: 50
Info (12128): Elaborating entity "altera_pll_reconfig_core" for hierarchy "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0" File: F:/QuartusProjects/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_top.v Line: 420
Warning (10036): Verilog HDL or VHDL warning at altera_pll_reconfig_core.v(208): object "dps_start_assert" assigned a value but never read File: F:/QuartusProjects/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v Line: 208
Warning (10270): Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1510): incomplete case statement has no default case item File: F:/QuartusProjects/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v Line: 1510
Warning (10270): Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1526): incomplete case statement has no default case item File: F:/QuartusProjects/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v Line: 1526
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst" File: F:/QuartusProjects/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v Line: 306
Info (12128): Elaborating entity "dyn_phase_shift" for hierarchy "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst" File: F:/QuartusProjects/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v Line: 1577
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0" File: F:/QuartusProjects/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v Line: 2060
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1" File: F:/QuartusProjects/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v Line: 2071
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2" File: F:/QuartusProjects/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v Line: 2082
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3" File: F:/QuartusProjects/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v Line: 2093
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4" File: F:/QuartusProjects/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v Line: 2104
Info (12128): Elaborating entity "self_reset" for hierarchy "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst" File: F:/QuartusProjects/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v Line: 1581
Info (12128): Elaborating entity "dprio_mux" for hierarchy "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst" File: F:/QuartusProjects/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v Line: 1619
Info (12128): Elaborating entity "fpll_dprio_init" for hierarchy "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst" File: F:/QuartusProjects/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v Line: 1638
Info (12128): Elaborating entity "pll" for hierarchy "vpg:u_vpg|pll:u_pll" File: F:/QuartusProjects/TL_PACMAN/vpg_source/vpg.v Line: 102
Info (12128): Elaborating entity "pll_0002" for hierarchy "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst" File: F:/QuartusProjects/TL_PACMAN/vpg_source/pll.v Line: 24
Info (12128): Elaborating entity "altera_pll" for hierarchy "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: F:/QuartusProjects/TL_PACMAN/vpg_source/pll/pll_0002.v Line: 239
Warning (10034): Output port "lvds_clk" at altera_pll.v(319) has no driver File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 319
Warning (10034): Output port "loaden" at altera_pll.v(320) has no driver File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 320
Warning (10034): Output port "extclk_out" at altera_pll.v(321) has no driver File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 321
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: F:/QuartusProjects/TL_PACMAN/vpg_source/pll/pll_0002.v Line: 239
Info (12133): Instantiated megafunction "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: F:/QuartusProjects/TL_PACMAN/vpg_source/pll/pll_0002.v Line: 239
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "pll_fractional_cout" = "32"
    Info (12134): Parameter "pll_dsm_out_sel" = "1st_order"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "162.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "Cyclone V"
    Info (12134): Parameter "pll_subtype" = "Reconfigurable"
    Info (12134): Parameter "m_cnt_hi_div" = "41"
    Info (12134): Parameter "m_cnt_lo_div" = "40"
    Info (12134): Parameter "n_cnt_hi_div" = "3"
    Info (12134): Parameter "n_cnt_lo_div" = "2"
    Info (12134): Parameter "m_cnt_bypass_en" = "false"
    Info (12134): Parameter "n_cnt_bypass_en" = "false"
    Info (12134): Parameter "m_cnt_odd_div_duty_en" = "true"
    Info (12134): Parameter "n_cnt_odd_div_duty_en" = "true"
    Info (12134): Parameter "c_cnt_hi_div0" = "3"
    Info (12134): Parameter "c_cnt_lo_div0" = "2"
    Info (12134): Parameter "c_cnt_prst0" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst0" = "0"
    Info (12134): Parameter "c_cnt_in_src0" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en0" = "false"
    Info (12134): Parameter "c_cnt_odd_div_duty_en0" = "true"
    Info (12134): Parameter "c_cnt_hi_div1" = "1"
    Info (12134): Parameter "c_cnt_lo_div1" = "1"
    Info (12134): Parameter "c_cnt_prst1" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst1" = "0"
    Info (12134): Parameter "c_cnt_in_src1" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en1" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en1" = "false"
    Info (12134): Parameter "c_cnt_hi_div2" = "1"
    Info (12134): Parameter "c_cnt_lo_div2" = "1"
    Info (12134): Parameter "c_cnt_prst2" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst2" = "0"
    Info (12134): Parameter "c_cnt_in_src2" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en2" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en2" = "false"
    Info (12134): Parameter "c_cnt_hi_div3" = "1"
    Info (12134): Parameter "c_cnt_lo_div3" = "1"
    Info (12134): Parameter "c_cnt_prst3" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst3" = "0"
    Info (12134): Parameter "c_cnt_in_src3" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en3" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en3" = "false"
    Info (12134): Parameter "c_cnt_hi_div4" = "1"
    Info (12134): Parameter "c_cnt_lo_div4" = "1"
    Info (12134): Parameter "c_cnt_prst4" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst4" = "0"
    Info (12134): Parameter "c_cnt_in_src4" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en4" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en4" = "false"
    Info (12134): Parameter "c_cnt_hi_div5" = "1"
    Info (12134): Parameter "c_cnt_lo_div5" = "1"
    Info (12134): Parameter "c_cnt_prst5" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst5" = "0"
    Info (12134): Parameter "c_cnt_in_src5" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en5" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en5" = "false"
    Info (12134): Parameter "c_cnt_hi_div6" = "1"
    Info (12134): Parameter "c_cnt_lo_div6" = "1"
    Info (12134): Parameter "c_cnt_prst6" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst6" = "0"
    Info (12134): Parameter "c_cnt_in_src6" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en6" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en6" = "false"
    Info (12134): Parameter "c_cnt_hi_div7" = "1"
    Info (12134): Parameter "c_cnt_lo_div7" = "1"
    Info (12134): Parameter "c_cnt_prst7" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst7" = "0"
    Info (12134): Parameter "c_cnt_in_src7" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en7" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en7" = "false"
    Info (12134): Parameter "c_cnt_hi_div8" = "1"
    Info (12134): Parameter "c_cnt_lo_div8" = "1"
    Info (12134): Parameter "c_cnt_prst8" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst8" = "0"
    Info (12134): Parameter "c_cnt_in_src8" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en8" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en8" = "false"
    Info (12134): Parameter "c_cnt_hi_div9" = "1"
    Info (12134): Parameter "c_cnt_lo_div9" = "1"
    Info (12134): Parameter "c_cnt_prst9" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst9" = "0"
    Info (12134): Parameter "c_cnt_in_src9" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en9" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en9" = "false"
    Info (12134): Parameter "c_cnt_hi_div10" = "1"
    Info (12134): Parameter "c_cnt_lo_div10" = "1"
    Info (12134): Parameter "c_cnt_prst10" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst10" = "0"
    Info (12134): Parameter "c_cnt_in_src10" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en10" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en10" = "false"
    Info (12134): Parameter "c_cnt_hi_div11" = "1"
    Info (12134): Parameter "c_cnt_lo_div11" = "1"
    Info (12134): Parameter "c_cnt_prst11" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst11" = "0"
    Info (12134): Parameter "c_cnt_in_src11" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en11" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en11" = "false"
    Info (12134): Parameter "c_cnt_hi_div12" = "1"
    Info (12134): Parameter "c_cnt_lo_div12" = "1"
    Info (12134): Parameter "c_cnt_prst12" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst12" = "0"
    Info (12134): Parameter "c_cnt_in_src12" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en12" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en12" = "false"
    Info (12134): Parameter "c_cnt_hi_div13" = "1"
    Info (12134): Parameter "c_cnt_lo_div13" = "1"
    Info (12134): Parameter "c_cnt_prst13" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst13" = "0"
    Info (12134): Parameter "c_cnt_in_src13" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en13" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en13" = "false"
    Info (12134): Parameter "c_cnt_hi_div14" = "1"
    Info (12134): Parameter "c_cnt_lo_div14" = "1"
    Info (12134): Parameter "c_cnt_prst14" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst14" = "0"
    Info (12134): Parameter "c_cnt_in_src14" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en14" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en14" = "false"
    Info (12134): Parameter "c_cnt_hi_div15" = "1"
    Info (12134): Parameter "c_cnt_lo_div15" = "1"
    Info (12134): Parameter "c_cnt_prst15" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst15" = "0"
    Info (12134): Parameter "c_cnt_in_src15" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en15" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en15" = "false"
    Info (12134): Parameter "c_cnt_hi_div16" = "1"
    Info (12134): Parameter "c_cnt_lo_div16" = "1"
    Info (12134): Parameter "c_cnt_prst16" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst16" = "0"
    Info (12134): Parameter "c_cnt_in_src16" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en16" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en16" = "false"
    Info (12134): Parameter "c_cnt_hi_div17" = "1"
    Info (12134): Parameter "c_cnt_lo_div17" = "1"
    Info (12134): Parameter "c_cnt_prst17" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst17" = "0"
    Info (12134): Parameter "c_cnt_in_src17" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en17" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en17" = "false"
    Info (12134): Parameter "pll_vco_div" = "1"
    Info (12134): Parameter "pll_cp_current" = "20"
    Info (12134): Parameter "pll_bwctrl" = "10000"
    Info (12134): Parameter "pll_output_clk_frequency" = "810.0 MHz"
    Info (12134): Parameter "pll_fractional_division" = "1"
    Info (12134): Parameter "mimic_fbclk_type" = "gclk"
    Info (12134): Parameter "pll_fbclk_mux_1" = "glb"
    Info (12134): Parameter "pll_fbclk_mux_2" = "fb_1"
    Info (12134): Parameter "pll_m_cnt_in_src" = "ph_mux_clk"
    Info (12134): Parameter "pll_slf_rst" = "false"
Info (12128): Elaborating entity "dps_extra_kick" for hierarchy "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 768
Info (12131): Elaborated megafunction instantiation "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst", which is child of megafunction instantiation "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 768
Info (12128): Elaborating entity "dprio_init" for hierarchy "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dprio_init:dprio_init_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 783
Info (12131): Elaborated megafunction instantiation "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dprio_init:dprio_init_inst", which is child of megafunction instantiation "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 783
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 1960
Info (12131): Elaborated megafunction instantiation "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0", which is child of megafunction instantiation "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 1960
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 1971
Info (12131): Elaborated megafunction instantiation "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1", which is child of megafunction instantiation "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 1971
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 1982
Info (12131): Elaborated megafunction instantiation "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2", which is child of megafunction instantiation "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 1982
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 1993
Info (12131): Elaborated megafunction instantiation "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3", which is child of megafunction instantiation "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 1993
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 2004
Info (12131): Elaborated megafunction instantiation "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4", which is child of megafunction instantiation "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 2004
Info (12128): Elaborating entity "altera_cyclonev_pll" for hierarchy "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 2223
Warning (10034): Output port "extclk" at altera_cyclonev_pll.v(631) has no driver File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 631
Warning (10034): Output port "clkout[0]" at altera_cyclonev_pll.v(636) has no driver File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 636
Warning (10034): Output port "loaden" at altera_cyclonev_pll.v(640) has no driver File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 640
Warning (10034): Output port "lvdsclk" at altera_cyclonev_pll.v(641) has no driver File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 641
Info (12131): Elaborated megafunction instantiation "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll", which is child of megafunction instantiation "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 2223
Info (12128): Elaborating entity "altera_cyclonev_pll_base" for hierarchy "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 1152
Info (12131): Elaborated megafunction instantiation "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0", which is child of megafunction instantiation "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 1152
Info (12128): Elaborating entity "pll_controller" for hierarchy "vpg:u_vpg|pll_controller:u_pll_controller" File: F:/QuartusProjects/TL_PACMAN/vpg_source/vpg.v Line: 113
Info (12128): Elaborating entity "vga_generator" for hierarchy "vpg:u_vpg|vga_generator:u_vga_generator" File: F:/QuartusProjects/TL_PACMAN/vpg_source/vpg.v Line: 135
Info (10264): Verilog HDL Case Statement information at vga_generator.v(197): all case item expressions in this case statement are onehot File: F:/QuartusProjects/TL_PACMAN/vpg_source/vga_generator.v Line: 197
Info (12128): Elaborating entity "HDMI_QSYS" for hierarchy "HDMI_QSYS:u0" File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 275
Info (12128): Elaborating entity "HDMI_QSYS_hdmi_tx_int_n" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_hdmi_tx_int_n:hdmi_tx_int_n" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/HDMI_QSYS.v Line: 96
Info (12128): Elaborating entity "HDMI_QSYS_i2c_scl" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_i2c_scl:i2c_scl" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/HDMI_QSYS.v Line: 107
Info (12128): Elaborating entity "HDMI_QSYS_i2c_sda" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_i2c_sda:i2c_sda" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/HDMI_QSYS.v Line: 118
Info (12128): Elaborating entity "HDMI_QSYS_jtag_uart" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/HDMI_QSYS.v Line: 131
Info (12128): Elaborating entity "HDMI_QSYS_jtag_uart_scfifo_w" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w|scfifo:wfifo" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w|scfifo:wfifo" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: F:/QuartusProjects/TL_PACMAN/db/scfifo_3291.tdf Line: 24
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: F:/QuartusProjects/TL_PACMAN/db/a_dpfifo_5771.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: F:/QuartusProjects/TL_PACMAN/db/scfifo_3291.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: F:/QuartusProjects/TL_PACMAN/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: F:/QuartusProjects/TL_PACMAN/db/a_dpfifo_5771.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: F:/QuartusProjects/TL_PACMAN/db/cntr_vg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: F:/QuartusProjects/TL_PACMAN/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: F:/QuartusProjects/TL_PACMAN/db/altsyncram_7pu1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: F:/QuartusProjects/TL_PACMAN/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: F:/QuartusProjects/TL_PACMAN/db/cntr_jgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: F:/QuartusProjects/TL_PACMAN/db/a_dpfifo_5771.tdf Line: 44
Info (12128): Elaborating entity "HDMI_QSYS_jtag_uart_scfifo_r" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|HDMI_QSYS_jtag_uart_scfifo_r:the_HDMI_QSYS_jtag_uart_scfifo_r" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic" with the following parameter: File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "HDMI_QSYS_led" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_led:led" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/HDMI_QSYS.v Line: 142
Info (12128): Elaborating entity "HDMI_QSYS_nios2_qsys" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/HDMI_QSYS.v Line: 173
Info (12128): Elaborating entity "HDMI_QSYS_nios2_qsys_cpu" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v Line: 69
Info (12128): Elaborating entity "HDMI_QSYS_nios2_qsys_cpu_test_bench" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_test_bench:the_HDMI_QSYS_nios2_qsys_cpu_test_bench" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 5992
Info (12128): Elaborating entity "HDMI_QSYS_nios2_qsys_cpu_ic_data_module" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_ic_data_module:HDMI_QSYS_nios2_qsys_cpu_ic_data" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 6994
Info (12128): Elaborating entity "altsyncram" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_ic_data_module:HDMI_QSYS_nios2_qsys_cpu_ic_data|altsyncram:the_altsyncram" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf
    Info (12023): Found entity 1: altsyncram_spj1 File: F:/QuartusProjects/TL_PACMAN/db/altsyncram_spj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_spj1" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_ic_data_module:HDMI_QSYS_nios2_qsys_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "HDMI_QSYS_nios2_qsys_cpu_ic_tag_module" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_ic_tag_module:HDMI_QSYS_nios2_qsys_cpu_ic_tag" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 7060
Info (12128): Elaborating entity "altsyncram" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_ic_tag_module:HDMI_QSYS_nios2_qsys_cpu_ic_tag|altsyncram:the_altsyncram" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 129
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vgj1.tdf
    Info (12023): Found entity 1: altsyncram_vgj1 File: F:/QuartusProjects/TL_PACMAN/db/altsyncram_vgj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_vgj1" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_ic_tag_module:HDMI_QSYS_nios2_qsys_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_vgj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "HDMI_QSYS_nios2_qsys_cpu_bht_module" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_bht_module:HDMI_QSYS_nios2_qsys_cpu_bht" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 7258
Info (12128): Elaborating entity "altsyncram" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_bht_module:HDMI_QSYS_nios2_qsys_cpu_bht|altsyncram:the_altsyncram" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 198
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf
    Info (12023): Found entity 1: altsyncram_pdj1 File: F:/QuartusProjects/TL_PACMAN/db/altsyncram_pdj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pdj1" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_bht_module:HDMI_QSYS_nios2_qsys_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "HDMI_QSYS_nios2_qsys_cpu_register_bank_a_module" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_register_bank_a_module:HDMI_QSYS_nios2_qsys_cpu_register_bank_a" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 8215
Info (12128): Elaborating entity "altsyncram" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_register_bank_a_module:HDMI_QSYS_nios2_qsys_cpu_register_bank_a|altsyncram:the_altsyncram" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf
    Info (12023): Found entity 1: altsyncram_voi1 File: F:/QuartusProjects/TL_PACMAN/db/altsyncram_voi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_voi1" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_register_bank_a_module:HDMI_QSYS_nios2_qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "HDMI_QSYS_nios2_qsys_cpu_register_bank_b_module" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_register_bank_b_module:HDMI_QSYS_nios2_qsys_cpu_register_bank_b" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 8233
Info (12128): Elaborating entity "HDMI_QSYS_nios2_qsys_cpu_mult_cell" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 8818
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu_mult_cell.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v
    Info (12023): Found entity 1: altera_mult_add_37p2 File: F:/QuartusProjects/TL_PACMAN/db/altera_mult_add_37p2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_37p2" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: F:/QuartusProjects/TL_PACMAN/db/altera_mult_add_37p2.v Line: 116
Info (12128): Elaborating entity "ama_register_function" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "HDMI_QSYS_nios2_qsys_cpu_dc_tag_module" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_dc_tag_module:HDMI_QSYS_nios2_qsys_cpu_dc_tag" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 9240
Info (12128): Elaborating entity "altsyncram" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_dc_tag_module:HDMI_QSYS_nios2_qsys_cpu_dc_tag|altsyncram:the_altsyncram" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 396
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pi1.tdf
    Info (12023): Found entity 1: altsyncram_7pi1 File: F:/QuartusProjects/TL_PACMAN/db/altsyncram_7pi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7pi1" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_dc_tag_module:HDMI_QSYS_nios2_qsys_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_7pi1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "HDMI_QSYS_nios2_qsys_cpu_dc_data_module" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_dc_data_module:HDMI_QSYS_nios2_qsys_cpu_dc_data" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 9306
Info (12128): Elaborating entity "altsyncram" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_dc_data_module:HDMI_QSYS_nios2_qsys_cpu_dc_data|altsyncram:the_altsyncram" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 465
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf
    Info (12023): Found entity 1: altsyncram_4kl1 File: F:/QuartusProjects/TL_PACMAN/db/altsyncram_4kl1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4kl1" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_dc_data_module:HDMI_QSYS_nios2_qsys_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "HDMI_QSYS_nios2_qsys_cpu_dc_victim_module" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_dc_victim_module:HDMI_QSYS_nios2_qsys_cpu_dc_victim" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 9418
Info (12128): Elaborating entity "altsyncram" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_dc_victim_module:HDMI_QSYS_nios2_qsys_cpu_dc_victim|altsyncram:the_altsyncram" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 534
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf
    Info (12023): Found entity 1: altsyncram_baj1 File: F:/QuartusProjects/TL_PACMAN/db/altsyncram_baj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_baj1" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_dc_victim_module:HDMI_QSYS_nios2_qsys_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "HDMI_QSYS_nios2_qsys_cpu_nios2_oci" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 10223
Info (12128): Elaborating entity "HDMI_QSYS_nios2_qsys_cpu_nios2_oci_debug" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_debug" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 3098
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 632
Info (12128): Elaborating entity "HDMI_QSYS_nios2_qsys_cpu_nios2_oci_break" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_break:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_break" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 3128
Info (12128): Elaborating entity "HDMI_QSYS_nios2_qsys_cpu_nios2_oci_xbrk" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_xbrk:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_xbrk" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 3151
Info (12128): Elaborating entity "HDMI_QSYS_nios2_qsys_cpu_nios2_oci_dbrk" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_dbrk:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_dbrk" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 3178
Info (12128): Elaborating entity "HDMI_QSYS_nios2_qsys_cpu_nios2_oci_itrace" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_itrace:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_itrace" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 3216
Info (12128): Elaborating entity "HDMI_QSYS_nios2_qsys_cpu_nios2_oci_dtrace" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_dtrace:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_dtrace" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 3231
Info (12128): Elaborating entity "HDMI_QSYS_nios2_qsys_cpu_nios2_oci_td_mode" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_dtrace:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_dtrace|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_td_mode:HDMI_QSYS_nios2_qsys_cpu_nios2_oci_trc_ctrl_td_mode" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 1752
Info (12128): Elaborating entity "HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 3246
Info (12128): Elaborating entity "HDMI_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 2065
Info (12128): Elaborating entity "HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 2074
Info (12128): Elaborating entity "HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 2083
Info (12128): Elaborating entity "HDMI_QSYS_nios2_qsys_cpu_nios2_oci_pib" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_pib:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_pib" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 3251
Info (12128): Elaborating entity "HDMI_QSYS_nios2_qsys_cpu_nios2_oci_im" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_im:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_im" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 3265
Info (12128): Elaborating entity "HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 3284
Info (12128): Elaborating entity "HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem:the_HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 3304
Info (12128): Elaborating entity "HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram_module" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem:the_HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem|HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 2851
Info (12128): Elaborating entity "altsyncram" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem:the_HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem|HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 2675
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf
    Info (12023): Found entity 1: altsyncram_qid1 File: F:/QuartusProjects/TL_PACMAN/db/altsyncram_qid1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qid1" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem:the_HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem|HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 3406
Info (12128): Elaborating entity "HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper|HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "HDMI_QSYS_nios2_qsys_cpu_debug_slave_sysclk" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper|HDMI_QSYS_nios2_qsys_cpu_debug_slave_sysclk:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_sysclk" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:HDMI_QSYS_nios2_qsys_cpu_debug_slave_phy" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v Line: 207
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:HDMI_QSYS_nios2_qsys_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:HDMI_QSYS_nios2_qsys_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:HDMI_QSYS_nios2_qsys_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "HDMI_QSYS_onchip_memory2" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_onchip_memory2:onchip_memory2" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/HDMI_QSYS.v Line: 187
Info (12128): Elaborating entity "altsyncram" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_onchip_memory2.v Line: 69
Info (12130): Elaborated megafunction instantiation "HDMI_QSYS:u0|HDMI_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_onchip_memory2.v Line: 69
Info (12133): Instantiated megafunction "HDMI_QSYS:u0|HDMI_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram" with the following parameter: File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_onchip_memory2.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "HDMI_QSYS_onchip_memory2.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "77500"
    Info (12134): Parameter "numwords_a" = "77500"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "17"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nhn1.tdf
    Info (12023): Found entity 1: altsyncram_nhn1 File: F:/QuartusProjects/TL_PACMAN/db/altsyncram_nhn1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_nhn1" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_nhn1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_nma.tdf
    Info (12023): Found entity 1: decode_nma File: F:/QuartusProjects/TL_PACMAN/db/decode_nma.tdf Line: 22
Info (12128): Elaborating entity "decode_nma" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_nhn1:auto_generated|decode_nma:decode3" File: F:/QuartusProjects/TL_PACMAN/db/altsyncram_nhn1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_kib.tdf
    Info (12023): Found entity 1: mux_kib File: F:/QuartusProjects/TL_PACMAN/db/mux_kib.tdf Line: 22
Info (12128): Elaborating entity "mux_kib" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_nhn1:auto_generated|mux_kib:mux2" File: F:/QuartusProjects/TL_PACMAN/db/altsyncram_nhn1.tdf Line: 44
Info (12128): Elaborating entity "HDMI_QSYS_pll_sys" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_pll_sys:pll_sys" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/HDMI_QSYS.v Line: 194
Info (12128): Elaborating entity "altera_pll" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_pll_sys.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "HDMI_QSYS:u0|HDMI_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_pll_sys.v Line: 85
Info (12133): Instantiated megafunction "HDMI_QSYS:u0|HDMI_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i" with the following parameter: File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_pll_sys.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "HDMI_QSYS_sysid_qsys" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_sysid_qsys:sysid_qsys" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/HDMI_QSYS.v Line: 201
Info (12128): Elaborating entity "HDMI_QSYS_timer" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_timer:timer" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/HDMI_QSYS.v Line: 212
Info (12128): Elaborating entity "HDMI_QSYS_mm_interconnect_0" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/HDMI_QSYS.v Line: 280
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v Line: 753
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v Line: 813
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v Line: 877
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v Line: 941
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_debug_mem_slave_translator" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v Line: 1005
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v Line: 1069
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v Line: 1133
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_sda_s1_translator" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v Line: 1197
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_agent" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v Line: 1470
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_agent" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v Line: 1551
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v Line: 1635
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v Line: 1676
Info (12128): Elaborating entity "HDMI_QSYS_mm_interconnect_0_router" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_router:router" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v Line: 2692
Info (12128): Elaborating entity "HDMI_QSYS_mm_interconnect_0_router_default_decode" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_router:router|HDMI_QSYS_mm_interconnect_0_router_default_decode:the_default_decode" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router.sv Line: 192
Info (12128): Elaborating entity "HDMI_QSYS_mm_interconnect_0_router_001" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_router_001:router_001" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v Line: 2708
Info (12128): Elaborating entity "HDMI_QSYS_mm_interconnect_0_router_001_default_decode" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_router_001:router_001|HDMI_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "HDMI_QSYS_mm_interconnect_0_router_002" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_router_002:router_002" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v Line: 2724
Info (12128): Elaborating entity "HDMI_QSYS_mm_interconnect_0_router_002_default_decode" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_router_002:router_002|HDMI_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "HDMI_QSYS_mm_interconnect_0_router_004" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_router_004:router_004" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v Line: 2756
Info (12128): Elaborating entity "HDMI_QSYS_mm_interconnect_0_router_004_default_decode" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_router_004:router_004|HDMI_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router_004.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v Line: 2902
Info (12128): Elaborating entity "HDMI_QSYS_mm_interconnect_0_cmd_demux" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_cmd_demux:cmd_demux" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v Line: 3017
Info (12128): Elaborating entity "HDMI_QSYS_mm_interconnect_0_cmd_demux_001" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v Line: 3040
Info (12128): Elaborating entity "HDMI_QSYS_mm_interconnect_0_cmd_mux" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_cmd_mux:cmd_mux" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v Line: 3057
Info (12128): Elaborating entity "HDMI_QSYS_mm_interconnect_0_cmd_mux_002" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v Line: 3097
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_cmd_mux_002.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "HDMI_QSYS_mm_interconnect_0_rsp_demux" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_rsp_demux:rsp_demux" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v Line: 3222
Info (12128): Elaborating entity "HDMI_QSYS_mm_interconnect_0_rsp_demux_002" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_rsp_demux_002:rsp_demux_002" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v Line: 3262
Info (12128): Elaborating entity "HDMI_QSYS_mm_interconnect_0_rsp_mux" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_rsp_mux:rsp_mux" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v Line: 3435
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_rsp_mux.sv Line: 422
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "HDMI_QSYS_mm_interconnect_0_rsp_mux_001" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v Line: 3458
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "HDMI_QSYS_mm_interconnect_0_avalon_st_adapter" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v Line: 3487
Info (12128): Elaborating entity "HDMI_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0|HDMI_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|HDMI_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "HDMI_QSYS_irq_mapper" for hierarchy "HDMI_QSYS:u0|HDMI_QSYS_irq_mapper:irq_mapper" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/HDMI_QSYS.v Line: 289
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "HDMI_QSYS:u0|altera_reset_controller:rst_controller" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/HDMI_QSYS.v Line: 352
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "HDMI_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "HDMI_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/altera_reset_controller.v Line: 220
Warning (12020): Port "jdo" on the entity instantiation of "the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: F:/QuartusProjects/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v Line: 3216
Warning (12030): Port "extclk" on the entity instantiation of "cyclonev_pll" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic. File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 2223
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.10.09.16:44:00 Progress: Loading slde6d33307/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde6d33307/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: F:/QuartusProjects/TL_PACMAN/db/ip/slde6d33307/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde6d33307/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: F:/QuartusProjects/TL_PACMAN/db/ip/slde6d33307/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde6d33307/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: F:/QuartusProjects/TL_PACMAN/db/ip/slde6d33307/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde6d33307/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: F:/QuartusProjects/TL_PACMAN/db/ip/slde6d33307/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slde6d33307/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: F:/QuartusProjects/TL_PACMAN/db/ip/slde6d33307/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: F:/QuartusProjects/TL_PACMAN/db/ip/slde6d33307/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde6d33307/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: F:/QuartusProjects/TL_PACMAN/db/ip/slde6d33307/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|cntsel_temp[4]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|cntsel_temp[3]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|cntsel_temp[2]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|cntsel_temp[1]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|cntsel_temp[0]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|gnd" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 426
Warning (12188): Intel FPGA IP Evaluation Mode feature is turned on for the following cores
    Warning (12190): "Nios II Processor (6AF7_00A2)" will use the Intel FPGA IP Evaluation Mode feature
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor
        Warning (265074): The reset input will be asserted when the evaluation time expires
Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 134
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 135
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 137
    Warning (13040): bidirectional pin "SD_CMD" has no driver File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 146
    Warning (13040): bidirectional pin "SD_DAT[0]" has no driver File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 147
    Warning (13040): bidirectional pin "SD_DAT[1]" has no driver File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 147
    Warning (13040): bidirectional pin "SD_DAT[2]" has no driver File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 147
    Warning (13040): bidirectional pin "SD_DAT[3]" has no driver File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 147
    Warning (13040): bidirectional pin "SRAM_D[0]" has no driver File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 156
    Warning (13040): bidirectional pin "SRAM_D[1]" has no driver File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 156
    Warning (13040): bidirectional pin "SRAM_D[2]" has no driver File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 156
    Warning (13040): bidirectional pin "SRAM_D[3]" has no driver File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 156
    Warning (13040): bidirectional pin "SRAM_D[4]" has no driver File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 156
    Warning (13040): bidirectional pin "SRAM_D[5]" has no driver File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 156
    Warning (13040): bidirectional pin "SRAM_D[6]" has no driver File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 156
    Warning (13040): bidirectional pin "SRAM_D[7]" has no driver File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 156
    Warning (13040): bidirectional pin "SRAM_D[8]" has no driver File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 156
    Warning (13040): bidirectional pin "SRAM_D[9]" has no driver File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 156
    Warning (13040): bidirectional pin "SRAM_D[10]" has no driver File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 156
    Warning (13040): bidirectional pin "SRAM_D[11]" has no driver File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 156
    Warning (13040): bidirectional pin "SRAM_D[12]" has no driver File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 156
    Warning (13040): bidirectional pin "SRAM_D[13]" has no driver File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 156
    Warning (13040): bidirectional pin "SRAM_D[14]" has no driver File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 156
    Warning (13040): bidirectional pin "SRAM_D[15]" has no driver File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 156
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[4]" is stuck at VCC File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 105
    Warning (13410): Pin "LEDR[5]" is stuck at VCC File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 105
    Warning (13410): Pin "LEDR[6]" is stuck at VCC File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 105
    Warning (13410): Pin "LEDR[7]" is stuck at VCC File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 105
    Warning (13410): Pin "LEDR[8]" is stuck at VCC File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 105
    Warning (13410): Pin "LEDR[9]" is stuck at VCC File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 105
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 115
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 115
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 115
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 115
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 115
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 115
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 115
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 116
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 116
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 116
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 116
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 116
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 116
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 116
    Warning (13410): Pin "ADC_CONVST" is stuck at GND File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 127
    Warning (13410): Pin "ADC_SCK" is stuck at GND File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 128
    Warning (13410): Pin "ADC_SDI" is stuck at GND File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 129
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 136
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 138
    Warning (13410): Pin "SD_CLK" is stuck at GND File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 145
    Warning (13410): Pin "UART_TX" is stuck at GND File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 151
    Warning (13410): Pin "SRAM_A[0]" is stuck at GND File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 154
    Warning (13410): Pin "SRAM_A[1]" is stuck at GND File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 154
    Warning (13410): Pin "SRAM_A[2]" is stuck at GND File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 154
    Warning (13410): Pin "SRAM_A[3]" is stuck at GND File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 154
    Warning (13410): Pin "SRAM_A[4]" is stuck at GND File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 154
    Warning (13410): Pin "SRAM_A[5]" is stuck at GND File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 154
    Warning (13410): Pin "SRAM_A[6]" is stuck at GND File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 154
    Warning (13410): Pin "SRAM_A[7]" is stuck at GND File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 154
    Warning (13410): Pin "SRAM_A[8]" is stuck at GND File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 154
    Warning (13410): Pin "SRAM_A[9]" is stuck at GND File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 154
    Warning (13410): Pin "SRAM_A[10]" is stuck at GND File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 154
    Warning (13410): Pin "SRAM_A[11]" is stuck at GND File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 154
    Warning (13410): Pin "SRAM_A[12]" is stuck at GND File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 154
    Warning (13410): Pin "SRAM_A[13]" is stuck at GND File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 154
    Warning (13410): Pin "SRAM_A[14]" is stuck at GND File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 154
    Warning (13410): Pin "SRAM_A[15]" is stuck at GND File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 154
    Warning (13410): Pin "SRAM_A[16]" is stuck at GND File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 154
    Warning (13410): Pin "SRAM_A[17]" is stuck at GND File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 154
    Warning (13410): Pin "SRAM_CE_n" is stuck at GND File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 155
    Warning (13410): Pin "SRAM_LB_n" is stuck at GND File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 157
    Warning (13410): Pin "SRAM_OE_n" is stuck at GND File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 158
    Warning (13410): Pin "SRAM_UB_n" is stuck at GND File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 159
    Warning (13410): Pin "SRAM_WE_n" is stuck at GND File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 160
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 130 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read|combout" File: F:/QuartusProjects/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0|combout" File: F:/QuartusProjects/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1|combout" File: F:/QuartusProjects/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2|combout" File: F:/QuartusProjects/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3|combout" File: F:/QuartusProjects/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4|combout" File: F:/QuartusProjects/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1|combout" File: F:/QuartusProjects/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|up_dn" File: F:/QuartusProjects/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v Line: 196
    Info (17048): Logic cell "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_ser_shift_load" File: F:/QuartusProjects/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v Line: 188
    Info (17048): Logic cell "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|gnd" File: F:/QuartusProjects/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v Line: 1919
    Info (17048): Logic cell "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|phase_done" File: F:/QuartusProjects/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v Line: 194
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file F:/QuartusProjects/TL_PACMAN/C5G_HDMI_VPG.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 21 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 20 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_125_p" File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 97
    Warning (15610): No output dependent on input pin "CLOCK_50_B5B" File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 98
    Warning (15610): No output dependent on input pin "CLOCK_50_B6A" File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 99
    Warning (15610): No output dependent on input pin "CLOCK_50_B8A" File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 101
    Warning (15610): No output dependent on input pin "CPU_RESET_n" File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 108
    Warning (15610): No output dependent on input pin "KEY[0]" File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 109
    Warning (15610): No output dependent on input pin "KEY[3]" File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 109
    Warning (15610): No output dependent on input pin "SW[0]" File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 112
    Warning (15610): No output dependent on input pin "SW[1]" File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 112
    Warning (15610): No output dependent on input pin "SW[2]" File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 112
    Warning (15610): No output dependent on input pin "SW[3]" File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 112
    Warning (15610): No output dependent on input pin "SW[4]" File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 112
    Warning (15610): No output dependent on input pin "SW[5]" File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 112
    Warning (15610): No output dependent on input pin "SW[6]" File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 112
    Warning (15610): No output dependent on input pin "SW[7]" File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 112
    Warning (15610): No output dependent on input pin "SW[8]" File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 112
    Warning (15610): No output dependent on input pin "SW[9]" File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 112
    Warning (15610): No output dependent on input pin "ADC_SDO" File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 130
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 133
    Warning (15610): No output dependent on input pin "UART_RX" File: F:/QuartusProjects/TL_PACMAN/c5g_hdmi_vpg.v Line: 150
Info (21057): Implemented 5958 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 27 input pins
    Info (21059): Implemented 92 output pins
    Info (21060): Implemented 25 bidirectional pins
    Info (21061): Implemented 5245 logic cells
    Info (21064): Implemented 559 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 3 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 144 warnings
    Info: Peak virtual memory: 5092 megabytes
    Info: Processing ended: Tue Oct 09 16:44:55 2018
    Info: Elapsed time: 00:01:34
    Info: Total CPU time (on all processors): 00:01:53


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in F:/QuartusProjects/TL_PACMAN/C5G_HDMI_VPG.map.smsg.


