;
; CPU Configuration
;

[ Config.General ]
Frequency = 1000
Cores = 8
Threads_CORE0 =2
Threads_CORE1 =2
Threads_CORE2 =2
Threads_CORE3 =2
Threads_CORE4 =2
Threads_CORE5 =2
Threads_CORE6 =2
Threads_CORE7 =2
FastForward = 2000000
ContextQuantum = 1024000
ThreadQuantum = 1024
ThreadSwitchPenalty = 0
RecoverKind = Writeback
RecoverPenalty = 0
ProcessPrefetchHints = 1
PrefetchHistorySize = 20

[ Config.Pipeline ]
FetchKind = TimeSlice
DecodeWidth_CORE0 =5
IssueWidth_CORE0 =8
DispatchWidth_CORE0 =8
CommitWidth_CORE0 =5
DecodeWidth_CORE1 =5
IssueWidth_CORE1 =8
DispatchWidth_CORE1 =8
CommitWidth_CORE1 =5
DecodeWidth_CORE2 =1
IssueWidth_CORE2 =6
DispatchWidth_CORE2 =6
CommitWidth_CORE2 =6
DecodeWidth_CORE3 =1
IssueWidth_CORE3 =6
DispatchWidth_CORE3 =6
CommitWidth_CORE3 =6
DecodeWidth_CORE4 =1
IssueWidth_CORE4 =6
DispatchWidth_CORE4 =6
CommitWidth_CORE4 =6
DecodeWidth_CORE5 =1
IssueWidth_CORE5 =6
DispatchWidth_CORE5 =6
CommitWidth_CORE5 =6
DecodeWidth_CORE6 =1
IssueWidth_CORE6 =6
DispatchWidth_CORE6 =6
CommitWidth_CORE6 =6
DecodeWidth_CORE7 =1
IssueWidth_CORE7 =6
DispatchWidth_CORE7 =6
CommitWidth_CORE7 =6
DispatchKind = TimeSlice
IssueKind = TimeSlice
CommitKind = TimeSlice
OccupancyStats = False

[ Config.Queues ]
FetchQueueSize_CORE0 =128
RobSize_CORE0 =192
IqSize_CORE0 =40
LsqSize_CORE0 =114
RfIntSize_CORE0 =168
RfFPSize_CORE0 =168
FetchQueueSize_CORE1 =128
RobSize_CORE1 =192
IqSize_CORE1 =40
LsqSize_CORE1 =114
RfIntSize_CORE1 =168
RfFPSize_CORE1 =168
FetchQueueSize_CORE2 =64
RobSize_CORE2 =32
IqSize_CORE2 =32
LsqSize_CORE2 =26
RfIntSize_CORE2 =32
RfFPSize_CORE2 =32
FetchQueueSize_CORE3 =64
RobSize_CORE3 =32
IqSize_CORE3 =32
LsqSize_CORE3 =26
RfIntSize_CORE3 =32
RfFPSize_CORE3 =32
FetchQueueSize_CORE4 =64
RobSize_CORE4 =32
IqSize_CORE4 =32
LsqSize_CORE4 =26
RfIntSize_CORE4 =32
RfFPSize_CORE4 =32
FetchQueueSize_CORE5 =64
RobSize_CORE5 =32
IqSize_CORE5 =32
LsqSize_CORE5 =26
RfIntSize_CORE5 =32
RfFPSize_CORE5 =32
FetchQueueSize_CORE6 =64
RobSize_CORE6 =32
IqSize_CORE6 =32
LsqSize_CORE6 =26
RfIntSize_CORE6 =32
RfFPSize_CORE6 =32
FetchQueueSize_CORE7 =64
RobSize_CORE7 =32
IqSize_CORE7 =32
LsqSize_CORE7 =26
RfIntSize_CORE7 =32
RfFPSize_CORE7 =32
RobKind = Private
IqKind = Private
LsqKind = Private
RfKind = Private

[ Config.TraceCache ]
Present_CORE0 =True
Sets_CORE0 =256
Assoc_CORE0 =8
TraceSize_CORE0 =16
BranchMax_CORE0 =4
QueueSize_CORE0 =56
Present_CORE1 =True
Sets_CORE1 =256
Assoc_CORE1 =8
TraceSize_CORE1 =16
BranchMax_CORE1 =4
QueueSize_CORE1 =56
Present_CORE2 =False
Sets_CORE2 =64
Assoc_CORE2 =4
TraceSize_CORE2 =16
BranchMax_CORE2 =3
QueueSize_CORE2 =32
Present_CORE3 =False
Sets_CORE3 =64
Assoc_CORE3 =4
TraceSize_CORE3 =16
BranchMax_CORE3 =3
QueueSize_CORE3 =32
Present_CORE4 =False
Sets_CORE4 =64
Assoc_CORE4 =4
TraceSize_CORE4 =16
BranchMax_CORE4 =3
QueueSize_CORE4 =32
Present_CORE5 =False
Sets_CORE5 =64
Assoc_CORE5 =4
TraceSize_CORE5 =16
BranchMax_CORE5 =3
QueueSize_CORE5 =32
Present_CORE6 =False
Sets_CORE6 =64
Assoc_CORE6 =4
TraceSize_CORE6 =16
BranchMax_CORE6 =3
QueueSize_CORE6 =32
Present_CORE7 =False
Sets_CORE7 =64
Assoc_CORE7 =4
TraceSize_CORE7 =16
BranchMax_CORE7 =3
QueueSize_CORE7 =32

[ Config.FunctionalUnits ]
IntAdd.Count_CORE0 = 4
IntAdd.OpLat_CORE0 = 1
IntAdd.IssueLat_CORE0 = 1
IntAdd.Count_CORE1 = 4
IntAdd.OpLat_CORE1 = 1
IntAdd.IssueLat_CORE1 = 1
IntAdd.Count_CORE2 = 2
IntAdd.OpLat_CORE2 = 1
IntAdd.IssueLat_CORE2 = 1
IntAdd.Count_CORE3 = 2
IntAdd.OpLat_CORE3 = 1
IntAdd.IssueLat_CORE3 = 1
IntAdd.Count_CORE4 = 2
IntAdd.OpLat_CORE4 = 1
IntAdd.IssueLat_CORE4 = 1
IntAdd.Count_CORE5 = 2
IntAdd.OpLat_CORE5 = 1
IntAdd.IssueLat_CORE5 = 1
IntAdd.Count_CORE6 = 2
IntAdd.OpLat_CORE6 = 1
IntAdd.IssueLat_CORE6 = 1
IntAdd.Count_CORE7 = 2
IntAdd.OpLat_CORE7 = 1
IntAdd.IssueLat_CORE7 = 1
IntMult.Count_CORE0 = 4
IntMult.OpLat_CORE0 = 2
IntMult.IssueLat_CORE0 = 2
IntMult.Count_CORE1 = 4
IntMult.OpLat_CORE1 = 2
IntMult.IssueLat_CORE1 = 2
IntMult.Count_CORE2 = 2
IntMult.OpLat_CORE2 = 2
IntMult.IssueLat_CORE2 = 2
IntMult.Count_CORE3 = 2
IntMult.OpLat_CORE3 = 2
IntMult.IssueLat_CORE3 = 2
IntMult.Count_CORE4 = 2
IntMult.OpLat_CORE4 = 2
IntMult.IssueLat_CORE4 = 2
IntMult.Count_CORE5 = 2
IntMult.OpLat_CORE5 = 2
IntMult.IssueLat_CORE5 = 2
IntMult.Count_CORE6 = 2
IntMult.OpLat_CORE6 = 2
IntMult.IssueLat_CORE6 = 2
IntMult.Count_CORE7 = 2
IntMult.OpLat_CORE7 = 2
IntMult.IssueLat_CORE7 = 2
IntDiv.Count_CORE0 = 4
IntDiv.OpLat_CORE0 = 5
IntDiv.IssueLat_CORE0 = 5
IntDiv.Count_CORE1 = 4
IntDiv.OpLat_CORE1 = 5
IntDiv.IssueLat_CORE1 = 5
IntDiv.Count_CORE2 = 2
IntDiv.OpLat_CORE2 = 5
IntDiv.IssueLat_CORE2 = 5
IntDiv.Count_CORE3 = 2
IntDiv.OpLat_CORE3 = 5
IntDiv.IssueLat_CORE3 = 5
IntDiv.Count_CORE4 = 2
IntDiv.OpLat_CORE4 = 5
IntDiv.IssueLat_CORE4 = 5
IntDiv.Count_CORE5 = 2
IntDiv.OpLat_CORE5 = 5
IntDiv.IssueLat_CORE5 = 5
IntDiv.Count_CORE6 = 2
IntDiv.OpLat_CORE6 = 5
IntDiv.IssueLat_CORE6 = 5
IntDiv.Count_CORE7 = 2
IntDiv.OpLat_CORE7 = 5
IntDiv.IssueLat_CORE7 = 5
EffAddr.Count_CORE0 = 4
EffAddr.OpLat_CORE0 = 1
EffAddr.IssueLat_CORE0 = 1
EffAddr.Count_CORE1 = 4
EffAddr.OpLat_CORE1 = 1
EffAddr.IssueLat_CORE1 = 1
EffAddr.Count_CORE2 = 1
EffAddr.OpLat_CORE2 = 2
EffAddr.IssueLat_CORE2 = 2
EffAddr.Count_CORE3 = 1
EffAddr.OpLat_CORE3 = 2
EffAddr.IssueLat_CORE3 = 2
EffAddr.Count_CORE4 = 1
EffAddr.OpLat_CORE4 = 2
EffAddr.IssueLat_CORE4 = 2
EffAddr.Count_CORE5 = 1
EffAddr.OpLat_CORE5 = 2
EffAddr.IssueLat_CORE5 = 2
EffAddr.Count_CORE6 = 1
EffAddr.OpLat_CORE6 = 2
EffAddr.IssueLat_CORE6 = 2
EffAddr.Count_CORE7 = 1
EffAddr.OpLat_CORE7 = 2
EffAddr.IssueLat_CORE7 = 2
Logic.Count_CORE0 = 4
Logic.OpLat_CORE0 = 1
Logic.IssueLat_CORE0 = 1
Logic.Count_CORE1 = 4
Logic.OpLat_CORE1 = 1
Logic.IssueLat_CORE1 = 1
Logic.Count_CORE2 = 2
Logic.OpLat_CORE2 = 1
Logic.IssueLat_CORE2 = 1
Logic.Count_CORE3 = 2
Logic.OpLat_CORE3 = 1
Logic.IssueLat_CORE3 = 1
Logic.Count_CORE4 = 2
Logic.OpLat_CORE4 = 1
Logic.IssueLat_CORE4 = 1
Logic.Count_CORE5 = 2
Logic.OpLat_CORE5 = 1
Logic.IssueLat_CORE5 = 1
Logic.Count_CORE6 = 2
Logic.OpLat_CORE6 = 1
Logic.IssueLat_CORE6 = 1
Logic.Count_CORE7 = 2
Logic.OpLat_CORE7 = 1
Logic.IssueLat_CORE7 = 1
FloatSimple.Count_CORE0 = 3
FloatSimple.OpLat_CORE0 = 2
FloatSimple.IssueLat_CORE0 = 2
FloatSimple.Count_CORE1 = 3
FloatSimple.OpLat_CORE1 = 2
FloatSimple.IssueLat_CORE1 = 2
FloatSimple.Count_CORE2 = 1
FloatSimple.OpLat_CORE2 = 2
FloatSimple.IssueLat_CORE2 = 2
FloatSimple.Count_CORE3 = 1
FloatSimple.OpLat_CORE3 = 2
FloatSimple.IssueLat_CORE3 = 2
FloatSimple.Count_CORE4 = 1
FloatSimple.OpLat_CORE4 = 2
FloatSimple.IssueLat_CORE4 = 2
FloatSimple.Count_CORE5 = 1
FloatSimple.OpLat_CORE5 = 2
FloatSimple.IssueLat_CORE5 = 2
FloatSimple.Count_CORE6 = 1
FloatSimple.OpLat_CORE6 = 2
FloatSimple.IssueLat_CORE6 = 2
FloatSimple.Count_CORE7 = 1
FloatSimple.OpLat_CORE7 = 2
FloatSimple.IssueLat_CORE7 = 2
FloatAdd.Count_CORE0 = 3
FloatAdd.OpLat_CORE0 = 5
FloatAdd.IssueLat_CORE0 = 5
FloatAdd.Count_CORE1 = 3
FloatAdd.OpLat_CORE1 = 5
FloatAdd.IssueLat_CORE1 = 5
FloatAdd.Count_CORE2 = 1
FloatAdd.OpLat_CORE2 = 5
FloatAdd.IssueLat_CORE2 = 5
FloatAdd.Count_CORE3 = 1
FloatAdd.OpLat_CORE3 = 5
FloatAdd.IssueLat_CORE3 = 5
FloatAdd.Count_CORE4 = 1
FloatAdd.OpLat_CORE4 = 5
FloatAdd.IssueLat_CORE4 = 5
FloatAdd.Count_CORE5 = 1
FloatAdd.OpLat_CORE5 = 5
FloatAdd.IssueLat_CORE5 = 5
FloatAdd.Count_CORE6 = 1
FloatAdd.OpLat_CORE6 = 5
FloatAdd.IssueLat_CORE6 = 5
FloatAdd.Count_CORE7 = 1
FloatAdd.OpLat_CORE7 = 5
FloatAdd.IssueLat_CORE7 = 5
FloatComp.Count_CORE0 = 3
FloatComp.OpLat_CORE0 = 2
FloatComp.IssueLat_CORE0 = 2
FloatComp.Count_CORE1 = 3
FloatComp.OpLat_CORE1 = 2
FloatComp.IssueLat_CORE1 = 2
FloatComp.Count_CORE2 = 1
FloatComp.OpLat_CORE2 = 2
FloatComp.IssueLat_CORE2 = 2
FloatComp.Count_CORE3 = 1
FloatComp.OpLat_CORE3 = 2
FloatComp.IssueLat_CORE3 = 2
FloatComp.Count_CORE4 = 1
FloatComp.OpLat_CORE4 = 2
FloatComp.IssueLat_CORE4 = 2
FloatComp.Count_CORE5 = 1
FloatComp.OpLat_CORE5 = 2
FloatComp.IssueLat_CORE5 = 2
FloatComp.Count_CORE6 = 1
FloatComp.OpLat_CORE6 = 2
FloatComp.IssueLat_CORE6 = 2
FloatComp.Count_CORE7 = 1
FloatComp.OpLat_CORE7 = 2
FloatComp.IssueLat_CORE7 = 2
FloatMult.Count_CORE0 = 2
FloatMult.OpLat_CORE0 = 10
FloatMult.IssueLat_CORE0 = 10
FloatMult.Count_CORE1 = 2
FloatMult.OpLat_CORE1 = 10
FloatMult.IssueLat_CORE1 = 10
FloatMult.Count_CORE2 = 1
FloatMult.OpLat_CORE2 = 10
FloatMult.IssueLat_CORE2 = 10
FloatMult.Count_CORE3 = 1
FloatMult.OpLat_CORE3 = 10
FloatMult.IssueLat_CORE3 = 10
FloatMult.Count_CORE4 = 1
FloatMult.OpLat_CORE4 = 10
FloatMult.IssueLat_CORE4 = 10
FloatMult.Count_CORE5 = 1
FloatMult.OpLat_CORE5 = 10
FloatMult.IssueLat_CORE5 = 10
FloatMult.Count_CORE6 = 1
FloatMult.OpLat_CORE6 = 10
FloatMult.IssueLat_CORE6 = 10
FloatMult.Count_CORE7 = 1
FloatMult.OpLat_CORE7 = 10
FloatMult.IssueLat_CORE7 = 10
FloatDiv.Count_CORE0 = 1
FloatDiv.OpLat_CORE0 = 15
FloatDiv.IssueLat_CORE0 = 15
FloatDiv.Count_CORE1 = 1
FloatDiv.OpLat_CORE1 = 15
FloatDiv.IssueLat_CORE1 = 15
FloatDiv.Count_CORE2 = 1
FloatDiv.OpLat_CORE2 = 15
FloatDiv.IssueLat_CORE2 = 15
FloatDiv.Count_CORE3 = 1
FloatDiv.OpLat_CORE3 = 15
FloatDiv.IssueLat_CORE3 = 15
FloatDiv.Count_CORE4 = 1
FloatDiv.OpLat_CORE4 = 15
FloatDiv.IssueLat_CORE4 = 15
FloatDiv.Count_CORE5 = 1
FloatDiv.OpLat_CORE5 = 15
FloatDiv.IssueLat_CORE5 = 15
FloatDiv.Count_CORE6 = 1
FloatDiv.OpLat_CORE6 = 15
FloatDiv.IssueLat_CORE6 = 15
FloatDiv.Count_CORE7 = 1
FloatDiv.OpLat_CORE7 = 15
FloatDiv.IssueLat_CORE7 = 15
FloatComplex.Count_CORE0 = 1
FloatComplex.OpLat_CORE0 = 20
FloatComplex.IssueLat_CORE0 = 20
FloatComplex.Count_CORE1 = 1
FloatComplex.OpLat_CORE1 = 20
FloatComplex.IssueLat_CORE1 = 20
FloatComplex.Count_CORE2 = 1
FloatComplex.OpLat_CORE2 = 20
FloatComplex.IssueLat_CORE2 = 20
FloatComplex.Count_CORE3 = 1
FloatComplex.OpLat_CORE3 = 20
FloatComplex.IssueLat_CORE3 = 20
FloatComplex.Count_CORE4 = 1
FloatComplex.OpLat_CORE4 = 20
FloatComplex.IssueLat_CORE4 = 20
FloatComplex.Count_CORE5 = 1
FloatComplex.OpLat_CORE5 = 20
FloatComplex.IssueLat_CORE5 = 20
FloatComplex.Count_CORE6 = 1
FloatComplex.OpLat_CORE6 = 20
FloatComplex.IssueLat_CORE6 = 20
FloatComplex.Count_CORE7 = 1
FloatComplex.OpLat_CORE7 = 20
FloatComplex.IssueLat_CORE7 = 20
XMMIntAdd.Count_CORE0 = 2
XMMIntAdd.OpLat_CORE0 = 1
XMMIntAdd.IssueLat_CORE0 = 1
XMMIntAdd.Count_CORE1 = 2
XMMIntAdd.OpLat_CORE1 = 1
XMMIntAdd.IssueLat_CORE1 = 1
XMMIntAdd.Count_CORE2 = 1
XMMIntAdd.OpLat_CORE2 = 1
XMMIntAdd.IssueLat_CORE2 = 1
XMMIntAdd.Count_CORE3 = 1
XMMIntAdd.OpLat_CORE3 = 1
XMMIntAdd.IssueLat_CORE3 = 1
XMMIntAdd.Count_CORE4 = 1
XMMIntAdd.OpLat_CORE4 = 1
XMMIntAdd.IssueLat_CORE4 = 1
XMMIntAdd.Count_CORE5 = 1
XMMIntAdd.OpLat_CORE5 = 1
XMMIntAdd.IssueLat_CORE5 = 1
XMMIntAdd.Count_CORE6 = 1
XMMIntAdd.OpLat_CORE6 = 1
XMMIntAdd.IssueLat_CORE6 = 1
XMMIntAdd.Count_CORE7 = 1
XMMIntAdd.OpLat_CORE7 = 1
XMMIntAdd.IssueLat_CORE7 = 1
XMMIntMult.Count_CORE0 = 2
XMMIntMult.OpLat_CORE0 = 2
XMMIntMult.IssueLat_CORE0 = 2
XMMIntMult.Count_CORE1 = 2
XMMIntMult.OpLat_CORE1 = 2
XMMIntMult.IssueLat_CORE1 = 2
XMMIntMult.Count_CORE2 = 1
XMMIntMult.OpLat_CORE2 = 2
XMMIntMult.IssueLat_CORE2 = 2
XMMIntMult.Count_CORE3 = 1
XMMIntMult.OpLat_CORE3 = 2
XMMIntMult.IssueLat_CORE3 = 2
XMMIntMult.Count_CORE4 = 1
XMMIntMult.OpLat_CORE4 = 2
XMMIntMult.IssueLat_CORE4 = 2
XMMIntMult.Count_CORE5 = 1
XMMIntMult.OpLat_CORE5 = 2
XMMIntMult.IssueLat_CORE5 = 2
XMMIntMult.Count_CORE6 = 1
XMMIntMult.OpLat_CORE6 = 2
XMMIntMult.IssueLat_CORE6 = 2
XMMIntMult.Count_CORE7 = 1
XMMIntMult.OpLat_CORE7 = 2
XMMIntMult.IssueLat_CORE7 = 2
XMMIntDiv.Count_CORE0 = 2
XMMIntDiv.OpLat_CORE0 = 5
XMMIntDiv.IssueLat_CORE0 = 5
XMMIntDiv.Count_CORE1 = 2
XMMIntDiv.OpLat_CORE1 = 5
XMMIntDiv.IssueLat_CORE1 = 5
XMMIntDiv.Count_CORE2 = 1
XMMIntDiv.OpLat_CORE2 = 5
XMMIntDiv.IssueLat_CORE2 = 5
XMMIntDiv.Count_CORE3 = 1
XMMIntDiv.OpLat_CORE3 = 5
XMMIntDiv.IssueLat_CORE3 = 5
XMMIntDiv.Count_CORE4 = 1
XMMIntDiv.OpLat_CORE4 = 5
XMMIntDiv.IssueLat_CORE4 = 5
XMMIntDiv.Count_CORE5 = 1
XMMIntDiv.OpLat_CORE5 = 5
XMMIntDiv.IssueLat_CORE5 = 5
XMMIntDiv.Count_CORE6 = 1
XMMIntDiv.OpLat_CORE6 = 5
XMMIntDiv.IssueLat_CORE6 = 5
XMMIntDiv.Count_CORE7 = 1
XMMIntDiv.OpLat_CORE7 = 5
XMMIntDiv.IssueLat_CORE7 = 5
XMMLogic.Count_CORE0 = 2
XMMLogic.OpLat_CORE0 = 1
XMMLogic.IssueLat_CORE0 = 1
XMMLogic.Count_CORE1 = 2
XMMLogic.OpLat_CORE1 = 1
XMMLogic.IssueLat_CORE1 = 1
XMMLogic.Count_CORE2 = 1
XMMLogic.OpLat_CORE2 = 1
XMMLogic.IssueLat_CORE2 = 1
XMMLogic.Count_CORE3 = 1
XMMLogic.OpLat_CORE3 = 1
XMMLogic.IssueLat_CORE3 = 1
XMMLogic.Count_CORE4 = 1
XMMLogic.OpLat_CORE4 = 1
XMMLogic.IssueLat_CORE4 = 1
XMMLogic.Count_CORE5 = 1
XMMLogic.OpLat_CORE5 = 1
XMMLogic.IssueLat_CORE5 = 1
XMMLogic.Count_CORE6 = 1
XMMLogic.OpLat_CORE6 = 1
XMMLogic.IssueLat_CORE6 = 1
XMMLogic.Count_CORE7 = 1
XMMLogic.OpLat_CORE7 = 1
XMMLogic.IssueLat_CORE7 = 1
XMMFloatAdd.Count_CORE0 = 2
XMMFloatAdd.OpLat_CORE0 = 5
XMMFloatAdd.IssueLat_CORE0 = 5
XMMFloatAdd.Count_CORE1 = 2
XMMFloatAdd.OpLat_CORE1 = 5
XMMFloatAdd.IssueLat_CORE1 = 5
XMMFloatAdd.Count_CORE2 = 1
XMMFloatAdd.OpLat_CORE2 = 5
XMMFloatAdd.IssueLat_CORE2 = 5
XMMFloatAdd.Count_CORE3 = 1
XMMFloatAdd.OpLat_CORE3 = 5
XMMFloatAdd.IssueLat_CORE3 = 5
XMMFloatAdd.Count_CORE4 = 1
XMMFloatAdd.OpLat_CORE4 = 5
XMMFloatAdd.IssueLat_CORE4 = 5
XMMFloatAdd.Count_CORE5 = 1
XMMFloatAdd.OpLat_CORE5 = 5
XMMFloatAdd.IssueLat_CORE5 = 5
XMMFloatAdd.Count_CORE6 = 1
XMMFloatAdd.OpLat_CORE6 = 5
XMMFloatAdd.IssueLat_CORE6 = 5
XMMFloatAdd.Count_CORE7 = 1
XMMFloatAdd.OpLat_CORE7 = 5
XMMFloatAdd.IssueLat_CORE7 = 5
XMMFloatComp.Count_CORE0 = 2
XMMFloatComp.OpLat_CORE0 = 2
XMMFloatComp.IssueLat_CORE0 = 2
XMMFloatComp.Count_CORE1 = 2
XMMFloatComp.OpLat_CORE1 = 2
XMMFloatComp.IssueLat_CORE1 = 2
XMMFloatComp.Count_CORE2 = 1
XMMFloatComp.OpLat_CORE2 = 2
XMMFloatComp.IssueLat_CORE2 = 2
XMMFloatComp.Count_CORE3 = 1
XMMFloatComp.OpLat_CORE3 = 2
XMMFloatComp.IssueLat_CORE3 = 2
XMMFloatComp.Count_CORE4 = 1
XMMFloatComp.OpLat_CORE4 = 2
XMMFloatComp.IssueLat_CORE4 = 2
XMMFloatComp.Count_CORE5 = 1
XMMFloatComp.OpLat_CORE5 = 2
XMMFloatComp.IssueLat_CORE5 = 2
XMMFloatComp.Count_CORE6 = 1
XMMFloatComp.OpLat_CORE6 = 2
XMMFloatComp.IssueLat_CORE6 = 2
XMMFloatComp.Count_CORE7 = 1
XMMFloatComp.OpLat_CORE7 = 2
XMMFloatComp.IssueLat_CORE7 = 2
XMMFloatMult.Count_CORE0 = 2
XMMFloatMult.OpLat_CORE0 = 10
XMMFloatMult.IssueLat_CORE0 = 10
XMMFloatMult.Count_CORE1 = 2
XMMFloatMult.OpLat_CORE1 = 10
XMMFloatMult.IssueLat_CORE1 = 10
XMMFloatMult.Count_CORE2 = 1
XMMFloatMult.OpLat_CORE2 = 10
XMMFloatMult.IssueLat_CORE2 = 10
XMMFloatMult.Count_CORE3 = 1
XMMFloatMult.OpLat_CORE3 = 10
XMMFloatMult.IssueLat_CORE3 = 10
XMMFloatMult.Count_CORE4 = 1
XMMFloatMult.OpLat_CORE4 = 10
XMMFloatMult.IssueLat_CORE4 = 10
XMMFloatMult.Count_CORE5 = 1
XMMFloatMult.OpLat_CORE5 = 10
XMMFloatMult.IssueLat_CORE5 = 10
XMMFloatMult.Count_CORE6 = 1
XMMFloatMult.OpLat_CORE6 = 10
XMMFloatMult.IssueLat_CORE6 = 10
XMMFloatMult.Count_CORE7 = 1
XMMFloatMult.OpLat_CORE7 = 10
XMMFloatMult.IssueLat_CORE7 = 10
XMMFloatDiv.Count_CORE0 = 2
XMMFloatDiv.OpLat_CORE0 = 15
XMMFloatDiv.IssueLat_CORE0 = 15
XMMFloatDiv.Count_CORE1 = 2
XMMFloatDiv.OpLat_CORE1 = 15
XMMFloatDiv.IssueLat_CORE1 = 15
XMMFloatDiv.Count_CORE2 = 1
XMMFloatDiv.OpLat_CORE2 = 15
XMMFloatDiv.IssueLat_CORE2 = 15
XMMFloatDiv.Count_CORE3 = 1
XMMFloatDiv.OpLat_CORE3 = 15
XMMFloatDiv.IssueLat_CORE3 = 15
XMMFloatDiv.Count_CORE4 = 1
XMMFloatDiv.OpLat_CORE4 = 15
XMMFloatDiv.IssueLat_CORE4 = 15
XMMFloatDiv.Count_CORE5 = 1
XMMFloatDiv.OpLat_CORE5 = 15
XMMFloatDiv.IssueLat_CORE5 = 15
XMMFloatDiv.Count_CORE6 = 1
XMMFloatDiv.OpLat_CORE6 = 15
XMMFloatDiv.IssueLat_CORE6 = 15
XMMFloatDiv.Count_CORE7 = 1
XMMFloatDiv.OpLat_CORE7 = 15
XMMFloatDiv.IssueLat_CORE7 = 15
XMMFloatConv.Count_CORE0 = 2
XMMFloatConv.OpLat_CORE0 = 5
XMMFloatConv.IssueLat_CORE0 = 5
XMMFloatConv.Count_CORE1 = 2
XMMFloatConv.OpLat_CORE1 = 5
XMMFloatConv.IssueLat_CORE1 = 5
XMMFloatConv.Count_CORE2 = 1
XMMFloatConv.OpLat_CORE2 = 5
XMMFloatConv.IssueLat_CORE2 = 5
XMMFloatConv.Count_CORE3 = 1
XMMFloatConv.OpLat_CORE3 = 5
XMMFloatConv.IssueLat_CORE3 = 5
XMMFloatConv.Count_CORE4 = 1
XMMFloatConv.OpLat_CORE4 = 5
XMMFloatConv.IssueLat_CORE4 = 5
XMMFloatConv.Count_CORE5 = 1
XMMFloatConv.OpLat_CORE5 = 5
XMMFloatConv.IssueLat_CORE5 = 5
XMMFloatConv.Count_CORE6 = 1
XMMFloatConv.OpLat_CORE6 = 5
XMMFloatConv.IssueLat_CORE6 = 5
XMMFloatConv.Count_CORE7 = 1
XMMFloatConv.OpLat_CORE7 = 5
XMMFloatConv.IssueLat_CORE7 = 5
XMMFloatComplex.Count_CORE0 = 2
XMMFloatComplex.OpLat_CORE0 = 20
XMMFloatComplex.IssueLat_CORE0 = 20
XMMFloatComplex.Count_CORE1 = 2
XMMFloatComplex.OpLat_CORE1 = 20
XMMFloatComplex.IssueLat_CORE1 = 20
XMMFloatComplex.Count_CORE2 = 1
XMMFloatComplex.OpLat_CORE2 = 20
XMMFloatComplex.IssueLat_CORE2 = 20
XMMFloatComplex.Count_CORE3 = 1
XMMFloatComplex.OpLat_CORE3 = 20
XMMFloatComplex.IssueLat_CORE3 = 20
XMMFloatComplex.Count_CORE4 = 1
XMMFloatComplex.OpLat_CORE4 = 20
XMMFloatComplex.IssueLat_CORE4 = 20
XMMFloatComplex.Count_CORE5 = 1
XMMFloatComplex.OpLat_CORE5 = 20
XMMFloatComplex.IssueLat_CORE5 = 20
XMMFloatComplex.Count_CORE6 = 1
XMMFloatComplex.OpLat_CORE6 = 20
XMMFloatComplex.IssueLat_CORE6 = 20
XMMFloatComplex.Count_CORE7 = 1
XMMFloatComplex.OpLat_CORE7 = 20
XMMFloatComplex.IssueLat_CORE7 = 20

[ Config.BranchPredictor ]
Kind_CORE0 =TwoLevel
BTB.Sets_CORE0 =512
BTB.Assoc_CORE0 =8
RAS.Size_CORE0 =32
Bimod.Size_CORE0 =2048
Choice.Size_CORE0 =2048
TwoLevel.L1Size_CORE0 =2
TwoLevel.L2Size_CORE0 =2048
Kind_CORE1 =TwoLevel
BTB.Sets_CORE1 =512
BTB.Assoc_CORE1 =8
RAS.Size_CORE1 =32
Bimod.Size_CORE1 =2048
Choice.Size_CORE1 =2048
TwoLevel.L1Size_CORE1 =2
TwoLevel.L2Size_CORE1 =2048
Kind_CORE2 =TwoLevel
BTB.Sets_CORE2 =256
BTB.Assoc_CORE2 =4
RAS.Size_CORE2 =16
Bimod.Size_CORE2 =1024
Choice.Size_CORE2 =1024
TwoLevel.L1Size_CORE2 =1
TwoLevel.L2Size_CORE2 =1024
Kind_CORE3 =TwoLevel
BTB.Sets_CORE3 =256
BTB.Assoc_CORE3 =4
RAS.Size_CORE3 =16
Bimod.Size_CORE3 =1024
Choice.Size_CORE3 =1024
TwoLevel.L1Size_CORE3 =1
TwoLevel.L2Size_CORE3 =1024
Kind_CORE4 =TwoLevel
BTB.Sets_CORE4 =256
BTB.Assoc_CORE4 =4
RAS.Size_CORE4 =16
Bimod.Size_CORE4 =1024
Choice.Size_CORE4 =1024
TwoLevel.L1Size_CORE4 =1
TwoLevel.L2Size_CORE4 =1024
Kind_CORE5 =TwoLevel
BTB.Sets_CORE5 =256
BTB.Assoc_CORE5 =4
RAS.Size_CORE5 =16
Bimod.Size_CORE5 =1024
Choice.Size_CORE5 =1024
TwoLevel.L1Size_CORE5 =1
TwoLevel.L2Size_CORE5 =1024
Kind_CORE6 =TwoLevel
BTB.Sets_CORE6 =256
BTB.Assoc_CORE6 =4
RAS.Size_CORE6 =16
Bimod.Size_CORE6 =1024
Choice.Size_CORE6 =1024
TwoLevel.L1Size_CORE6 =1
TwoLevel.L2Size_CORE6 =1024
Kind_CORE7 =TwoLevel
BTB.Sets_CORE7 =256
BTB.Assoc_CORE7 =4
RAS.Size_CORE7 =16
Bimod.Size_CORE7 =1024
Choice.Size_CORE7 =1024
TwoLevel.L1Size_CORE7 =1
TwoLevel.L2Size_CORE7 =1024


;
; Simulation Statistics
;

; Global statistics
[ Global ]

Cycles = 42205184
Time = 495.11
CyclesPerSecond = 85245
MemoryUsed = 333967360
MemoryUsedMax = 333967360

; Dispatch stage
Dispatch.Uop.nop = 130858
Dispatch.Uop.move = 2179181
Dispatch.Uop.add = 3690668
Dispatch.Uop.sub = 6708740
Dispatch.Uop.mult = 625
Dispatch.Uop.div = 3789
Dispatch.Uop.effaddr = 16784701
Dispatch.Uop.and = 2062511
Dispatch.Uop.or = 10650
Dispatch.Uop.xor = 1271975
Dispatch.Uop.not = 236
Dispatch.Uop.shift = 280020
Dispatch.Uop.sign = 53859
Dispatch.Uop.fmove = 2908
Dispatch.Uop.fsign = 24
Dispatch.Uop.fround = 12
Dispatch.Uop.fadd = 15
Dispatch.Uop.fsub = 35
Dispatch.Uop.fcomp = 93
Dispatch.Uop.fmult = 48
Dispatch.Uop.fdiv = 3
Dispatch.Uop.fexp = 24
Dispatch.Uop.flog = 15
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 1399
Dispatch.Uop.fpop = 1389
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 11102867
Dispatch.Uop.store = 6136324
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 453223
Dispatch.Uop.ret = 405691
Dispatch.Uop.jump = 209464
Dispatch.Uop.branch = 5972020
Dispatch.Uop.ibranch = 386577
Dispatch.Uop.syscall = 148
Dispatch.Integer = 29367704
Dispatch.Logic = 3679251
Dispatch.FloatingPoint = 5965
Dispatch.Memory = 17239191
Dispatch.Ctrl = 7426975
Dispatch.WndSwitch = 858914
Dispatch.Total = 57850092
Dispatch.IPC = 1.371
Dispatch.DutyCycle = 0.1713

; Issue stage
Issue.Uop.nop = 124043
Issue.Uop.move = 1915817
Issue.Uop.add = 2968552
Issue.Uop.sub = 5238947
Issue.Uop.mult = 610
Issue.Uop.div = 3778
Issue.Uop.effaddr = 15021373
Issue.Uop.and = 1523998
Issue.Uop.or = 7844
Issue.Uop.xor = 987094
Issue.Uop.not = 234
Issue.Uop.shift = 225562
Issue.Uop.sign = 53473
Issue.Uop.fmove = 2873
Issue.Uop.fsign = 24
Issue.Uop.fround = 11
Issue.Uop.fadd = 14
Issue.Uop.fsub = 33
Issue.Uop.fcomp = 86
Issue.Uop.fmult = 44
Issue.Uop.fdiv = 2
Issue.Uop.fexp = 22
Issue.Uop.flog = 13
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 1395
Issue.Uop.fpop = 1389
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 9588608
Issue.Uop.store = 3913028
Issue.Uop.prefetch = 0
Issue.Uop.call = 436547
Issue.Uop.ret = 310350
Issue.Uop.jump = 203208
Issue.Uop.branch = 4177828
Issue.Uop.ibranch = 326639
Issue.Uop.syscall = 147
Issue.Integer = 25149077
Issue.Logic = 2798205
Issue.FloatingPoint = 5906
Issue.Memory = 13501636
Issue.Ctrl = 5454572
Issue.WndSwitch = 746897
Issue.Total = 47033586
Issue.IPC = 1.114
Issue.DutyCycle = 0.1393

; Commit stage
Commit.Uop.nop = 84957
Commit.Uop.move = 1399946
Commit.Uop.add = 2513344
Commit.Uop.sub = 4477830
Commit.Uop.mult = 584
Commit.Uop.div = 3777
Commit.Uop.effaddr = 10705199
Commit.Uop.and = 1262404
Commit.Uop.or = 7824
Commit.Uop.xor = 751983
Commit.Uop.not = 232
Commit.Uop.shift = 221280
Commit.Uop.sign = 43639
Commit.Uop.fmove = 2848
Commit.Uop.fsign = 23
Commit.Uop.fround = 11
Commit.Uop.fadd = 14
Commit.Uop.fsub = 33
Commit.Uop.fcomp = 86
Commit.Uop.fmult = 44
Commit.Uop.fdiv = 2
Commit.Uop.fexp = 22
Commit.Uop.flog = 13
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 1360
Commit.Uop.fpop = 1360
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 7302199
Commit.Uop.store = 3913057
Commit.Uop.prefetch = 0
Commit.Uop.call = 282011
Commit.Uop.ret = 282005
Commit.Uop.jump = 131451
Commit.Uop.branch = 3837325
Commit.Uop.ibranch = 326017
Commit.Uop.syscall = 134
Commit.Integer = 19100680
Commit.Logic = 2287362
Commit.FloatingPoint = 5816
Commit.Memory = 11215256
Commit.Ctrl = 4858809
Commit.WndSwitch = 564016
Commit.Total = 37553014
Commit.IPC = 0.8898
Commit.DutyCycle = 0.178

; Committed branches
;    Branches - Number of committed control uops
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Branches = 4858809
Commit.Squashed = 20296685
Commit.Mispred = 472135
Commit.PredAcc = 0.9028


; Statistics for core 0
[ c0 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 2494360
fu.IntAdd.Denied = 2494360
fu.IntAdd.WaitingTime = 0.006592
fu.IntMult.Accesses = 25
fu.IntMult.Denied = 25
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 0
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 4651602
fu.EffAddr.Denied = 4651602
fu.EffAddr.WaitingTime = 0.05534
fu.Logic.Accesses = 507687
fu.Logic.Denied = 507687
fu.Logic.WaitingTime = 4.333e-05
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatComp.Accesses = 0
fu.FloatComp.Denied = 0
fu.FloatComp.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XMMIntAdd.Accesses = 0
fu.XMMIntAdd.Denied = 0
fu.XMMIntAdd.WaitingTime = 0
fu.XMMIntMult.Accesses = 0
fu.XMMIntMult.Denied = 0
fu.XMMIntMult.WaitingTime = 0
fu.XMMIntDiv.Accesses = 0
fu.XMMIntDiv.Denied = 0
fu.XMMIntDiv.WaitingTime = 0
fu.XMMLogic.Accesses = 0
fu.XMMLogic.Denied = 0
fu.XMMLogic.WaitingTime = 0
fu.XMMFloatAdd.Accesses = 0
fu.XMMFloatAdd.Denied = 0
fu.XMMFloatAdd.WaitingTime = 0
fu.XMMFloatComp.Accesses = 0
fu.XMMFloatComp.Denied = 0
fu.XMMFloatComp.WaitingTime = 0
fu.XMMFloatMult.Accesses = 0
fu.XMMFloatMult.Denied = 0
fu.XMMFloatMult.WaitingTime = 0
fu.XMMFloatDiv.Accesses = 0
fu.XMMFloatDiv.Denied = 0
fu.XMMFloatDiv.WaitingTime = 0
fu.XMMFloatConv.Accesses = 0
fu.XMMFloatConv.Denied = 0
fu.XMMFloatConv.WaitingTime = 0
fu.XMMFloatComplex.Accesses = 0
fu.XMMFloatComplex.Denied = 0
fu.XMMFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 9635438
Dispatch.Stall.spec = 7346815
Dispatch.Stall.uop_queue = 247943651
Dispatch.Stall.rob = 13893536
Dispatch.Stall.iq = 53735598
Dispatch.Stall.lsq = 0
Dispatch.Stall.rename = 5086434
Dispatch.Stall.ctx = 0

; Dispatch stage
Dispatch.Uop.nop = 509
Dispatch.Uop.move = 823243
Dispatch.Uop.add = 1346907
Dispatch.Uop.sub = 1783533
Dispatch.Uop.mult = 29
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 5376192
Dispatch.Uop.and = 332261
Dispatch.Uop.or = 204
Dispatch.Uop.xor = 243387
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 170139
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 2931918
Dispatch.Uop.store = 2599607
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 230378
Dispatch.Uop.ret = 218301
Dispatch.Uop.jump = 31251
Dispatch.Uop.branch = 730371
Dispatch.Uop.ibranch = 164007
Dispatch.Uop.syscall = 16
Dispatch.Integer = 9329904
Dispatch.Logic = 745991
Dispatch.FloatingPoint = 0
Dispatch.Memory = 5531525
Dispatch.Ctrl = 1374308
Dispatch.WndSwitch = 448679
Dispatch.Total = 16982253
Dispatch.IPC = 0.4024
Dispatch.DutyCycle = 0.0503

; Issue stage
Issue.Uop.nop = 496
Issue.Uop.move = 729233
Issue.Uop.add = 1057384
Issue.Uop.sub = 1436976
Issue.Uop.mult = 25
Issue.Uop.div = 0
Issue.Uop.effaddr = 4651602
Issue.Uop.and = 208326
Issue.Uop.or = 15
Issue.Uop.xor = 181616
Issue.Uop.not = 0
Issue.Uop.shift = 117730
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 2252379
Issue.Uop.store = 1419073
Issue.Uop.prefetch = 0
Issue.Uop.call = 216819
Issue.Uop.ret = 146143
Issue.Uop.jump = 29701
Issue.Uop.branch = 475364
Issue.Uop.ibranch = 106838
Issue.Uop.syscall = 16
Issue.Integer = 7875220
Issue.Logic = 507687
Issue.FloatingPoint = 0
Issue.Memory = 3671452
Issue.Ctrl = 974865
Issue.WndSwitch = 362962
Issue.Total = 13029736
Issue.IPC = 0.3087
Issue.DutyCycle = 0.03859

; Commit stage
Commit.Uop.nop = 7
Commit.Uop.move = 474010
Commit.Uop.add = 774518
Commit.Uop.sub = 1104818
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 2950165
Commit.Uop.and = 196109
Commit.Uop.or = 7
Commit.Uop.xor = 130679
Commit.Uop.not = 0
Commit.Uop.shift = 114228
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 1641843
Commit.Uop.store = 1419096
Commit.Uop.prefetch = 0
Commit.Uop.call = 125340
Commit.Uop.ret = 125336
Commit.Uop.jump = 19050
Commit.Uop.branch = 453870
Commit.Uop.ibranch = 106233
Commit.Uop.syscall = 7
Commit.Integer = 5303511
Commit.Logic = 441023
Commit.FloatingPoint = 0
Commit.Memory = 3060939
Commit.Ctrl = 829829
Commit.WndSwitch = 250676
Commit.Total = 9635316
Commit.IPC = 0.2283
Commit.DutyCycle = 0.04566

; Committed branches
Commit.Branches = 829829
Commit.Squashed = 7346754
Commit.Mispred = 138114
Commit.PredAcc = 0.8336

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure


; Statistics for core 0 - thread 0
[ c0t0 ]

; Dispatch stage
Dispatch.Uop.nop = 251
Dispatch.Uop.move = 462244
Dispatch.Uop.add = 849316
Dispatch.Uop.sub = 877013
Dispatch.Uop.mult = 1
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 2962352
Dispatch.Uop.and = 151420
Dispatch.Uop.or = 204
Dispatch.Uop.xor = 99450
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 1667635
Dispatch.Uop.store = 1359021
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 141564
Dispatch.Uop.ret = 121503
Dispatch.Uop.jump = 8339
Dispatch.Uop.branch = 327728
Dispatch.Uop.ibranch = 72603
Dispatch.Uop.syscall = 16
Dispatch.Integer = 5150926
Dispatch.Logic = 251074
Dispatch.FloatingPoint = 0
Dispatch.Memory = 3026656
Dispatch.Ctrl = 671737
Dispatch.WndSwitch = 263067
Dispatch.Total = 9100660
Dispatch.IPC = 0.2156
Dispatch.DutyCycle = 0.02695

; Issue stage
Issue.Uop.nop = 238
Issue.Uop.move = 386537
Issue.Uop.add = 695698
Issue.Uop.sub = 762589
Issue.Uop.mult = 1
Issue.Uop.div = 0
Issue.Uop.effaddr = 2434244
Issue.Uop.and = 89168
Issue.Uop.or = 15
Issue.Uop.xor = 66556
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 1249688
Issue.Uop.store = 695638
Issue.Uop.prefetch = 0
Issue.Uop.call = 130832
Issue.Uop.ret = 78820
Issue.Uop.jump = 8106
Issue.Uop.branch = 212567
Issue.Uop.ibranch = 68191
Issue.Uop.syscall = 16
Issue.Integer = 4279069
Issue.Logic = 155739
Issue.FloatingPoint = 0
Issue.Memory = 1945326
Issue.Ctrl = 498516
Issue.WndSwitch = 209652
Issue.Total = 6878904
Issue.IPC = 0.163
Issue.DutyCycle = 0.02037

; Commit stage
Commit.Uop.nop = 7
Commit.Uop.move = 245557
Commit.Uop.add = 507993
Commit.Uop.sub = 533687
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 1541376
Commit.Uop.and = 81883
Commit.Uop.or = 7
Commit.Uop.xor = 54528
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 956492
Commit.Uop.store = 695661
Commit.Uop.prefetch = 0
Commit.Uop.call = 68227
Commit.Uop.ret = 68224
Commit.Uop.jump = 13
Commit.Uop.branch = 206381
Commit.Uop.ibranch = 68157
Commit.Uop.syscall = 7
Commit.Integer = 2828613
Commit.Logic = 136418
Commit.FloatingPoint = 0
Commit.Memory = 1652153
Commit.Ctrl = 411002
Commit.WndSwitch = 136451
Commit.Total = 5028200
Commit.IPC = 0.1191
Commit.DutyCycle = 0.02383

; Committed branches
Commit.Branches = 411002
Commit.Squashed = 4072351
Commit.Mispred = 85597
Commit.PredAcc = 0.7917

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 192
ROB.Full = 0
ROB.Reads = 5028200
ROB.Writes = 9100660
IQ.Size = 40
IQ.Full = 0
IQ.Reads = 4933578
IQ.Writes = 6074004
IQ.WakeupAccesses = 6702767
LSQ.Size = 114
LSQ.Full = 0
LSQ.Reads = 1945326
LSQ.Writes = 3026656
RF_Int.Size = 168
RF_Int.Full = 0
RF_Int.Reads = 7817312
RF_Int.Writes = 5510833
RF_Fp.Size = 168
RF_Fp.Full = 0
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RAT.IntReads = 10726779
RAT.IntWrites = 6749387
RAT.FpReads = 0
RAT.FpWrites = 0
BTB.Reads = 571486
BTB.Writes = 411002

; Trace cache - parameters
TraceCache.Sets = 256
TraceCache.Assoc = 8
TraceCache.TraceSize = 16
TraceCache.BranchMax = 4
TraceCache.QueueSize = 56

; Trace cache - statistics
TraceCache.Accesses = 995506
TraceCache.Hits = 507703
TraceCache.HitRatio = 0.51
TraceCache.Fetched = 7783114
TraceCache.Dispatched = 5294834
TraceCache.Issued = 4078913
TraceCache.Committed = 3057258
TraceCache.Squashed = 2237528
TraceCache.TraceLength = 15.05


; Statistics for core 0 - thread 1
[ c0t1 ]

; Dispatch stage
Dispatch.Uop.nop = 258
Dispatch.Uop.move = 360999
Dispatch.Uop.add = 497591
Dispatch.Uop.sub = 906520
Dispatch.Uop.mult = 28
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 2413840
Dispatch.Uop.and = 180841
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 143937
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 170139
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 1264283
Dispatch.Uop.store = 1240586
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 88814
Dispatch.Uop.ret = 96798
Dispatch.Uop.jump = 22912
Dispatch.Uop.branch = 402643
Dispatch.Uop.ibranch = 91404
Dispatch.Uop.syscall = 0
Dispatch.Integer = 4178978
Dispatch.Logic = 494917
Dispatch.FloatingPoint = 0
Dispatch.Memory = 2504869
Dispatch.Ctrl = 702571
Dispatch.WndSwitch = 185612
Dispatch.Total = 7881593
Dispatch.IPC = 0.1867
Dispatch.DutyCycle = 0.02334

; Issue stage
Issue.Uop.nop = 258
Issue.Uop.move = 342696
Issue.Uop.add = 361686
Issue.Uop.sub = 674387
Issue.Uop.mult = 24
Issue.Uop.div = 0
Issue.Uop.effaddr = 2217358
Issue.Uop.and = 119158
Issue.Uop.or = 0
Issue.Uop.xor = 115060
Issue.Uop.not = 0
Issue.Uop.shift = 117730
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 1002691
Issue.Uop.store = 723435
Issue.Uop.prefetch = 0
Issue.Uop.call = 85987
Issue.Uop.ret = 67323
Issue.Uop.jump = 21595
Issue.Uop.branch = 262797
Issue.Uop.ibranch = 38647
Issue.Uop.syscall = 0
Issue.Integer = 3596151
Issue.Logic = 351948
Issue.FloatingPoint = 0
Issue.Memory = 1726126
Issue.Ctrl = 476349
Issue.WndSwitch = 153310
Issue.Total = 6150832
Issue.IPC = 0.1457
Issue.DutyCycle = 0.01822

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 228453
Commit.Uop.add = 266525
Commit.Uop.sub = 571131
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 1408789
Commit.Uop.and = 114226
Commit.Uop.or = 0
Commit.Uop.xor = 76151
Commit.Uop.not = 0
Commit.Uop.shift = 114228
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 685351
Commit.Uop.store = 723435
Commit.Uop.prefetch = 0
Commit.Uop.call = 57113
Commit.Uop.ret = 57112
Commit.Uop.jump = 19037
Commit.Uop.branch = 247489
Commit.Uop.ibranch = 38076
Commit.Uop.syscall = 0
Commit.Integer = 2474898
Commit.Logic = 304605
Commit.FloatingPoint = 0
Commit.Memory = 1408786
Commit.Ctrl = 418827
Commit.WndSwitch = 114225
Commit.Total = 4607116
Commit.IPC = 0.1092
Commit.DutyCycle = 0.02183

; Committed branches
Commit.Branches = 418827
Commit.Squashed = 3274403
Commit.Mispred = 52517
Commit.PredAcc = 0.8746

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 192
ROB.Full = 0
ROB.Reads = 4607116
ROB.Writes = 7881593
IQ.Size = 40
IQ.Full = 0
IQ.Reads = 4424706
IQ.Writes = 5376724
IQ.WakeupAccesses = 6007998
LSQ.Size = 114
LSQ.Full = 0
LSQ.Reads = 1726126
LSQ.Writes = 2504869
RF_Int.Size = 168
RF_Int.Full = 0
RF_Int.Reads = 7125526
RF_Int.Writes = 4814879
RF_Fp.Size = 168
RF_Fp.Full = 0
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RAT.IntReads = 9659342
RAT.IntWrites = 5505020
RAT.FpReads = 0
RAT.FpWrites = 0
BTB.Reads = 568530
BTB.Writes = 418827

; Trace cache - parameters
TraceCache.Sets = 256
TraceCache.Assoc = 8
TraceCache.TraceSize = 16
TraceCache.BranchMax = 4
TraceCache.QueueSize = 56

; Trace cache - statistics
TraceCache.Accesses = 1064923
TraceCache.Hits = 220142
TraceCache.HitRatio = 0.2067
TraceCache.Fetched = 3129805
TraceCache.Dispatched = 2224959
TraceCache.Issued = 1435235
TraceCache.Committed = 415434
TraceCache.Squashed = 1809525
TraceCache.TraceLength = 15.13


; Statistics for core 1
[ c1 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 3366783
fu.IntAdd.Denied = 3366783
fu.IntAdd.WaitingTime = 0.101
fu.IntMult.Accesses = 14
fu.IntMult.Denied = 14
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 0
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 6929536
fu.EffAddr.Denied = 6929536
fu.EffAddr.WaitingTime = 0.05829
fu.Logic.Accesses = 1801136
fu.Logic.Denied = 1801136
fu.Logic.WaitingTime = 0.004132
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatComp.Accesses = 0
fu.FloatComp.Denied = 0
fu.FloatComp.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XMMIntAdd.Accesses = 0
fu.XMMIntAdd.Denied = 0
fu.XMMIntAdd.WaitingTime = 0
fu.XMMIntMult.Accesses = 0
fu.XMMIntMult.Denied = 0
fu.XMMIntMult.WaitingTime = 0
fu.XMMIntDiv.Accesses = 0
fu.XMMIntDiv.Denied = 0
fu.XMMIntDiv.WaitingTime = 0
fu.XMMLogic.Accesses = 0
fu.XMMLogic.Denied = 0
fu.XMMLogic.WaitingTime = 0
fu.XMMFloatAdd.Accesses = 0
fu.XMMFloatAdd.Denied = 0
fu.XMMFloatAdd.WaitingTime = 0
fu.XMMFloatComp.Accesses = 0
fu.XMMFloatComp.Denied = 0
fu.XMMFloatComp.WaitingTime = 0
fu.XMMFloatMult.Accesses = 0
fu.XMMFloatMult.Denied = 0
fu.XMMFloatMult.WaitingTime = 0
fu.XMMFloatDiv.Accesses = 0
fu.XMMFloatDiv.Denied = 0
fu.XMMFloatDiv.WaitingTime = 0
fu.XMMFloatConv.Accesses = 0
fu.XMMFloatConv.Denied = 0
fu.XMMFloatConv.WaitingTime = 0
fu.XMMFloatComplex.Accesses = 0
fu.XMMFloatComplex.Denied = 0
fu.XMMFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 16260957
Dispatch.Stall.spec = 12590234
Dispatch.Stall.uop_queue = 197172287
Dispatch.Stall.rob = 4183211
Dispatch.Stall.iq = 107276308
Dispatch.Stall.lsq = 0
Dispatch.Stall.rename = 158475
Dispatch.Stall.ctx = 0

; Dispatch stage
Dispatch.Uop.nop = 126837
Dispatch.Uop.move = 1027431
Dispatch.Uop.add = 1371793
Dispatch.Uop.sub = 3528825
Dispatch.Uop.mult = 17
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 7914171
Dispatch.Uop.and = 1504908
Dispatch.Uop.or = 2527
Dispatch.Uop.xor = 926687
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 1919
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 5566859
Dispatch.Uop.store = 2193986
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 145489
Dispatch.Uop.ret = 109898
Dispatch.Uop.jump = 143311
Dispatch.Uop.branch = 4286532
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 1
Dispatch.Integer = 13842237
Dispatch.Logic = 2436041
Dispatch.FloatingPoint = 0
Dispatch.Memory = 7760845
Dispatch.Ctrl = 4685230
Dispatch.WndSwitch = 255387
Dispatch.Total = 28851191
Dispatch.IPC = 0.6836
Dispatch.DutyCycle = 0.08545

; Issue stage
Issue.Uop.nop = 120068
Issue.Uop.move = 860057
Issue.Uop.add = 947821
Issue.Uop.sub = 2418962
Issue.Uop.mult = 14
Issue.Uop.div = 0
Issue.Uop.effaddr = 6929536
Issue.Uop.and = 1096864
Issue.Uop.or = 2
Issue.Uop.xor = 703873
Issue.Uop.not = 0
Issue.Uop.shift = 397
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 4785090
Issue.Uop.store = 1192995
Issue.Uop.prefetch = 0
Issue.Uop.call = 142517
Issue.Uop.ret = 86976
Issue.Uop.jump = 138730
Issue.Uop.branch = 2762618
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 1
Issue.Integer = 11156390
Issue.Logic = 1801136
Issue.FloatingPoint = 0
Issue.Memory = 5978085
Issue.Ctrl = 3130841
Issue.WndSwitch = 229493
Issue.Total = 22186521
Issue.IPC = 0.5257
Issue.DutyCycle = 0.06571

; Commit stage
Commit.Uop.nop = 81920
Commit.Uop.move = 602848
Commit.Uop.add = 785918
Commit.Uop.sub = 2000160
Commit.Uop.mult = 14
Commit.Uop.div = 0
Commit.Uop.effaddr = 4386169
Commit.Uop.and = 853169
Commit.Uop.or = 0
Commit.Uop.xor = 520477
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 3143145
Commit.Uop.store = 1193001
Commit.Uop.prefetch = 0
Commit.Uop.call = 79702
Commit.Uop.ret = 79702
Commit.Uop.jump = 79832
Commit.Uop.branch = 2454795
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 7775109
Commit.Logic = 1373646
Commit.FloatingPoint = 0
Commit.Memory = 4336146
Commit.Ctrl = 2694031
Commit.WndSwitch = 159404
Commit.Total = 16260852
Commit.IPC = 0.3853
Commit.DutyCycle = 0.07706

; Committed branches
Commit.Branches = 2694031
Commit.Squashed = 12590174
Commit.Mispred = 278632
Commit.PredAcc = 0.8966

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure


; Statistics for core 1 - thread 0
[ c1t0 ]

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 805441
Dispatch.Uop.add = 1270783
Dispatch.Uop.sub = 1550595
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 4527630
Dispatch.Uop.and = 796795
Dispatch.Uop.or = 2527
Dispatch.Uop.xor = 250348
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 1917
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 2355819
Dispatch.Uop.store = 2022328
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 145477
Dispatch.Uop.ret = 109898
Dispatch.Uop.jump = 143118
Dispatch.Uop.branch = 1628061
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 1
Dispatch.Integer = 8154449
Dispatch.Logic = 1051587
Dispatch.FloatingPoint = 0
Dispatch.Memory = 4378147
Dispatch.Ctrl = 2026554
Dispatch.WndSwitch = 255375
Dispatch.Total = 15610738
Dispatch.IPC = 0.3699
Dispatch.DutyCycle = 0.04623

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 653350
Issue.Uop.add = 874511
Issue.Uop.sub = 1120370
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 3808499
Issue.Uop.and = 539539
Issue.Uop.or = 2
Issue.Uop.xor = 176285
Issue.Uop.not = 0
Issue.Uop.shift = 397
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 1972002
Issue.Uop.store = 1125784
Issue.Uop.prefetch = 0
Issue.Uop.call = 142507
Issue.Uop.ret = 86976
Issue.Uop.jump = 138543
Issue.Uop.branch = 1018554
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 1
Issue.Integer = 6456730
Issue.Logic = 716223
Issue.FloatingPoint = 0
Issue.Memory = 3097786
Issue.Ctrl = 1386580
Issue.WndSwitch = 229483
Issue.Total = 11657320
Issue.IPC = 0.2762
Issue.DutyCycle = 0.03453

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 478209
Commit.Uop.add = 737243
Commit.Uop.sub = 886683
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 2560421
Commit.Uop.and = 478208
Commit.Uop.or = 0
Commit.Uop.xor = 159403
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 1374854
Commit.Uop.store = 1125790
Commit.Uop.prefetch = 0
Commit.Uop.call = 79702
Commit.Uop.ret = 79702
Commit.Uop.jump = 79702
Commit.Uop.branch = 966383
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 4662556
Commit.Logic = 637611
Commit.FloatingPoint = 0
Commit.Memory = 2500644
Commit.Ctrl = 1205489
Commit.WndSwitch = 159404
Commit.Total = 9006300
Commit.IPC = 0.2134
Commit.DutyCycle = 0.04268

; Committed branches
Commit.Branches = 1205489
Commit.Squashed = 6604346
Commit.Mispred = 156061
Commit.PredAcc = 0.8705

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 192
ROB.Full = 0
ROB.Reads = 9006300
ROB.Writes = 15610738
IQ.Size = 40
IQ.Full = 0
IQ.Reads = 8559534
IQ.Writes = 11232591
IQ.WakeupAccesses = 11303524
LSQ.Size = 114
LSQ.Full = 0
LSQ.Reads = 3097786
LSQ.Writes = 4378147
RF_Int.Size = 168
RF_Int.Full = 0
RF_Int.Reads = 12615092
RF_Int.Writes = 8821521
RF_Fp.Size = 168
RF_Fp.Full = 0
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RAT.IntReads = 17479517
RAT.IntWrites = 10169970
RAT.FpReads = 0
RAT.FpWrites = 0
BTB.Reads = 931056
BTB.Writes = 1205489

; Trace cache - parameters
TraceCache.Sets = 256
TraceCache.Assoc = 8
TraceCache.TraceSize = 16
TraceCache.BranchMax = 4
TraceCache.QueueSize = 56

; Trace cache - statistics
TraceCache.Accesses = 2230977
TraceCache.Hits = 1217297
TraceCache.HitRatio = 0.5456
TraceCache.Fetched = 19272175
TraceCache.Dispatched = 10937813
TraceCache.Issued = 8150962
TraceCache.Committed = 6004535
TraceCache.Squashed = 4933230
TraceCache.TraceLength = 15.32


; Statistics for core 1 - thread 1
[ c1t1 ]

; Dispatch stage
Dispatch.Uop.nop = 126837
Dispatch.Uop.move = 221990
Dispatch.Uop.add = 101010
Dispatch.Uop.sub = 1978230
Dispatch.Uop.mult = 17
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 3386541
Dispatch.Uop.and = 708113
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 676339
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 2
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 3211040
Dispatch.Uop.store = 171658
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 12
Dispatch.Uop.ret = 0
Dispatch.Uop.jump = 193
Dispatch.Uop.branch = 2658471
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 5687788
Dispatch.Logic = 1384454
Dispatch.FloatingPoint = 0
Dispatch.Memory = 3382698
Dispatch.Ctrl = 2658676
Dispatch.WndSwitch = 12
Dispatch.Total = 13240453
Dispatch.IPC = 0.3137
Dispatch.DutyCycle = 0.03921

; Issue stage
Issue.Uop.nop = 120068
Issue.Uop.move = 206707
Issue.Uop.add = 73310
Issue.Uop.sub = 1298592
Issue.Uop.mult = 14
Issue.Uop.div = 0
Issue.Uop.effaddr = 3121037
Issue.Uop.and = 557325
Issue.Uop.or = 0
Issue.Uop.xor = 527588
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 2813088
Issue.Uop.store = 67211
Issue.Uop.prefetch = 0
Issue.Uop.call = 10
Issue.Uop.ret = 0
Issue.Uop.jump = 187
Issue.Uop.branch = 1744064
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 4699660
Issue.Logic = 1084913
Issue.FloatingPoint = 0
Issue.Memory = 2880299
Issue.Ctrl = 1744261
Issue.WndSwitch = 10
Issue.Total = 10529201
Issue.IPC = 0.2495
Issue.DutyCycle = 0.03118

; Commit stage
Commit.Uop.nop = 81920
Commit.Uop.move = 124639
Commit.Uop.add = 48675
Commit.Uop.sub = 1113477
Commit.Uop.mult = 14
Commit.Uop.div = 0
Commit.Uop.effaddr = 1825748
Commit.Uop.and = 374961
Commit.Uop.or = 0
Commit.Uop.xor = 361074
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 1768291
Commit.Uop.store = 67211
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 130
Commit.Uop.branch = 1488412
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 3112553
Commit.Logic = 736035
Commit.FloatingPoint = 0
Commit.Memory = 1835502
Commit.Ctrl = 1488542
Commit.WndSwitch = 0
Commit.Total = 7254552
Commit.IPC = 0.1719
Commit.DutyCycle = 0.03438

; Committed branches
Commit.Branches = 1488542
Commit.Squashed = 5985828
Commit.Mispred = 122571
Commit.PredAcc = 0.9177

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 192
ROB.Full = 0
ROB.Reads = 7254552
ROB.Writes = 13240453
IQ.Size = 40
IQ.Full = 0
IQ.Reads = 7648902
IQ.Writes = 9857755
IQ.WakeupAccesses = 10148137
LSQ.Size = 114
LSQ.Full = 0
LSQ.Reads = 2880299
LSQ.Writes = 3382698
RF_Int.Size = 168
RF_Int.Full = 0
RF_Int.Reads = 14041871
RF_Int.Writes = 8342714
RF_Fp.Size = 168
RF_Fp.Full = 0
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RAT.IntReads = 18498492
RAT.IntWrites = 7626292
RAT.FpReads = 0
RAT.FpWrites = 0
BTB.Reads = 856440
BTB.Writes = 1488542

; Trace cache - parameters
TraceCache.Sets = 256
TraceCache.Assoc = 8
TraceCache.TraceSize = 16
TraceCache.BranchMax = 4
TraceCache.QueueSize = 56

; Trace cache - statistics
TraceCache.Accesses = 2189241
TraceCache.Hits = 578824
TraceCache.HitRatio = 0.2644
TraceCache.Fetched = 8737992
TraceCache.Dispatched = 5233122
TraceCache.Issued = 4072600
TraceCache.Committed = 2508962
TraceCache.Squashed = 2724146
TraceCache.TraceLength = 15.39


; Statistics for core 2
[ c2 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 1087225
fu.IntAdd.Denied = 1087225
fu.IntAdd.WaitingTime = 0.2174
fu.IntMult.Accesses = 563
fu.IntMult.Denied = 563
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 3775
fu.IntDiv.Denied = 3775
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 1110396
fu.EffAddr.Denied = 1110396
fu.EffAddr.WaitingTime = 3.166
fu.Logic.Accesses = 237339
fu.Logic.Denied = 237339
fu.Logic.WaitingTime = 0.01121
fu.FloatSimple.Accesses = 35
fu.FloatSimple.Denied = 35
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 47
fu.FloatAdd.Denied = 47
fu.FloatAdd.WaitingTime = 0
fu.FloatComp.Accesses = 86
fu.FloatComp.Denied = 86
fu.FloatComp.WaitingTime = 0
fu.FloatMult.Accesses = 44
fu.FloatMult.Denied = 44
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 2
fu.FloatDiv.Denied = 2
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 35
fu.FloatComplex.Denied = 35
fu.FloatComplex.WaitingTime = 0
fu.XMMIntAdd.Accesses = 0
fu.XMMIntAdd.Denied = 0
fu.XMMIntAdd.WaitingTime = 0
fu.XMMIntMult.Accesses = 0
fu.XMMIntMult.Denied = 0
fu.XMMIntMult.WaitingTime = 0
fu.XMMIntDiv.Accesses = 0
fu.XMMIntDiv.Denied = 0
fu.XMMIntDiv.WaitingTime = 0
fu.XMMLogic.Accesses = 0
fu.XMMLogic.Denied = 0
fu.XMMLogic.WaitingTime = 0
fu.XMMFloatAdd.Accesses = 0
fu.XMMFloatAdd.Denied = 0
fu.XMMFloatAdd.WaitingTime = 0
fu.XMMFloatComp.Accesses = 0
fu.XMMFloatComp.Denied = 0
fu.XMMFloatComp.WaitingTime = 0
fu.XMMFloatMult.Accesses = 0
fu.XMMFloatMult.Denied = 0
fu.XMMFloatMult.WaitingTime = 0
fu.XMMFloatDiv.Accesses = 0
fu.XMMFloatDiv.Denied = 0
fu.XMMFloatDiv.WaitingTime = 0
fu.XMMFloatConv.Accesses = 0
fu.XMMFloatConv.Denied = 0
fu.XMMFloatConv.WaitingTime = 0
fu.XMMFloatComplex.Accesses = 0
fu.XMMFloatComplex.Denied = 0
fu.XMMFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 4444067
Dispatch.Stall.spec = 218119
Dispatch.Stall.uop_queue = 18259042
Dispatch.Stall.rob = 6288
Dispatch.Stall.iq = 0
Dispatch.Stall.lsq = 3519139
Dispatch.Stall.rename = 226784449
Dispatch.Stall.ctx = 0

; Dispatch stage
Dispatch.Uop.nop = 3381
Dispatch.Uop.move = 144321
Dispatch.Uop.add = 575334
Dispatch.Uop.sub = 528712
Dispatch.Uop.mult = 571
Dispatch.Uop.div = 3786
Dispatch.Uop.effaddr = 1134111
Dispatch.Uop.and = 118694
Dispatch.Uop.or = 7894
Dispatch.Uop.xor = 27877
Dispatch.Uop.not = 235
Dispatch.Uop.shift = 82419
Dispatch.Uop.sign = 8017
Dispatch.Uop.fmove = 2908
Dispatch.Uop.fsign = 24
Dispatch.Uop.fround = 12
Dispatch.Uop.fadd = 15
Dispatch.Uop.fsub = 35
Dispatch.Uop.fcomp = 93
Dispatch.Uop.fmult = 48
Dispatch.Uop.fdiv = 3
Dispatch.Uop.fexp = 24
Dispatch.Uop.flog = 15
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 1399
Dispatch.Uop.fpop = 1389
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 901698
Dispatch.Uop.store = 543218
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 15772
Dispatch.Uop.ret = 16109
Dispatch.Uop.jump = 33316
Dispatch.Uop.branch = 291573
Dispatch.Uop.ibranch = 219073
Dispatch.Uop.syscall = 110
Dispatch.Integer = 2386835
Dispatch.Logic = 245136
Dispatch.FloatingPoint = 5965
Dispatch.Memory = 1444916
Dispatch.Ctrl = 575843
Dispatch.WndSwitch = 31881
Dispatch.Total = 4662186
Dispatch.IPC = 0.1105
Dispatch.DutyCycle = 0.01841

; Issue stage
Issue.Uop.nop = 3350
Issue.Uop.move = 142365
Issue.Uop.add = 570389
Issue.Uop.sub = 516836
Issue.Uop.mult = 563
Issue.Uop.div = 3775
Issue.Uop.effaddr = 1110396
Issue.Uop.and = 112194
Issue.Uop.or = 7804
Issue.Uop.xor = 27582
Issue.Uop.not = 233
Issue.Uop.shift = 81895
Issue.Uop.sign = 7631
Issue.Uop.fmove = 2873
Issue.Uop.fsign = 24
Issue.Uop.fround = 11
Issue.Uop.fadd = 14
Issue.Uop.fsub = 33
Issue.Uop.fcomp = 86
Issue.Uop.fmult = 44
Issue.Uop.fdiv = 2
Issue.Uop.fexp = 22
Issue.Uop.flog = 13
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 1395
Issue.Uop.fpop = 1389
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 881026
Issue.Uop.store = 525597
Issue.Uop.prefetch = 0
Issue.Uop.call = 15768
Issue.Uop.ret = 15851
Issue.Uop.jump = 33192
Issue.Uop.branch = 277677
Issue.Uop.ibranch = 216315
Issue.Uop.syscall = 109
Issue.Integer = 2344324
Issue.Logic = 237339
Issue.FloatingPoint = 5906
Issue.Memory = 1406623
Issue.Ctrl = 558803
Issue.WndSwitch = 31619
Issue.Total = 4556454
Issue.IPC = 0.108
Issue.DutyCycle = 0.01799

; Commit stage
Commit.Uop.nop = 3019
Commit.Uop.move = 138996
Commit.Uop.add = 560035
Commit.Uop.sub = 508506
Commit.Uop.mult = 563
Commit.Uop.div = 3774
Commit.Uop.effaddr = 1068218
Commit.Uop.and = 106541
Commit.Uop.or = 7795
Commit.Uop.xor = 26815
Commit.Uop.not = 232
Commit.Uop.shift = 81520
Commit.Uop.sign = 6383
Commit.Uop.fmove = 2848
Commit.Uop.fsign = 23
Commit.Uop.fround = 11
Commit.Uop.fadd = 14
Commit.Uop.fsub = 33
Commit.Uop.fcomp = 86
Commit.Uop.fmult = 44
Commit.Uop.fdiv = 2
Commit.Uop.fexp = 22
Commit.Uop.flog = 13
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 1360
Commit.Uop.fpop = 1360
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 853595
Commit.Uop.store = 525597
Commit.Uop.prefetch = 0
Commit.Uop.call = 15590
Commit.Uop.ret = 15588
Commit.Uop.jump = 31002
Commit.Uop.branch = 268049
Commit.Uop.ibranch = 216298
Commit.Uop.syscall = 107
Commit.Integer = 2280092
Commit.Logic = 229286
Commit.FloatingPoint = 5816
Commit.Memory = 1379192
Commit.Ctrl = 546527
Commit.WndSwitch = 31178
Commit.Total = 4444039
Commit.IPC = 0.1053
Commit.DutyCycle = 0.01755

; Committed branches
Commit.Branches = 546527
Commit.Squashed = 218119
Commit.Mispred = 27398
Commit.PredAcc = 0.9499

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure


; Statistics for core 2 - thread 0
[ c2t0 ]

; Dispatch stage
Dispatch.Uop.nop = 937
Dispatch.Uop.move = 63173
Dispatch.Uop.add = 458048
Dispatch.Uop.sub = 298528
Dispatch.Uop.mult = 176
Dispatch.Uop.div = 3265
Dispatch.Uop.effaddr = 484228
Dispatch.Uop.and = 33964
Dispatch.Uop.or = 5732
Dispatch.Uop.xor = 5068
Dispatch.Uop.not = 105
Dispatch.Uop.shift = 71802
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 816
Dispatch.Uop.fsign = 23
Dispatch.Uop.fround = 12
Dispatch.Uop.fadd = 15
Dispatch.Uop.fsub = 35
Dispatch.Uop.fcomp = 93
Dispatch.Uop.fmult = 48
Dispatch.Uop.fdiv = 3
Dispatch.Uop.fexp = 24
Dispatch.Uop.flog = 15
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 353
Dispatch.Uop.fpop = 343
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 482961
Dispatch.Uop.store = 324934
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 5772
Dispatch.Uop.ret = 5613
Dispatch.Uop.jump = 9851
Dispatch.Uop.branch = 73221
Dispatch.Uop.ibranch = 215646
Dispatch.Uop.syscall = 108
Dispatch.Integer = 1307418
Dispatch.Logic = 116671
Dispatch.FloatingPoint = 1780
Dispatch.Memory = 807895
Dispatch.Ctrl = 310103
Dispatch.WndSwitch = 11385
Dispatch.Total = 2544912
Dispatch.IPC = 0.0603
Dispatch.DutyCycle = 0.01005

; Issue stage
Issue.Uop.nop = 912
Issue.Uop.move = 62152
Issue.Uop.add = 455245
Issue.Uop.sub = 295132
Issue.Uop.mult = 168
Issue.Uop.div = 3256
Issue.Uop.effaddr = 478967
Issue.Uop.and = 31836
Issue.Uop.or = 5644
Issue.Uop.xor = 5023
Issue.Uop.not = 103
Issue.Uop.shift = 71525
Issue.Uop.sign = 0
Issue.Uop.fmove = 783
Issue.Uop.fsign = 23
Issue.Uop.fround = 11
Issue.Uop.fadd = 14
Issue.Uop.fsub = 33
Issue.Uop.fcomp = 86
Issue.Uop.fmult = 44
Issue.Uop.fdiv = 2
Issue.Uop.fexp = 22
Issue.Uop.flog = 13
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 351
Issue.Uop.fpop = 343
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 476726
Issue.Uop.store = 318949
Issue.Uop.prefetch = 0
Issue.Uop.call = 5769
Issue.Uop.ret = 5609
Issue.Uop.jump = 9821
Issue.Uop.branch = 71060
Issue.Uop.ibranch = 213948
Issue.Uop.syscall = 107
Issue.Integer = 1294920
Issue.Logic = 114131
Issue.FloatingPoint = 1725
Issue.Memory = 795675
Issue.Ctrl = 306207
Issue.WndSwitch = 11378
Issue.Total = 2513677
Issue.IPC = 0.05956
Issue.DutyCycle = 0.009926

; Commit stage
Commit.Uop.nop = 739
Commit.Uop.move = 61617
Commit.Uop.add = 452397
Commit.Uop.sub = 293716
Commit.Uop.mult = 168
Commit.Uop.div = 3255
Commit.Uop.effaddr = 469855
Commit.Uop.and = 31492
Commit.Uop.or = 5635
Commit.Uop.xor = 4809
Commit.Uop.not = 102
Commit.Uop.shift = 71256
Commit.Uop.sign = 0
Commit.Uop.fmove = 762
Commit.Uop.fsign = 23
Commit.Uop.fround = 11
Commit.Uop.fadd = 14
Commit.Uop.fsub = 33
Commit.Uop.fcomp = 86
Commit.Uop.fmult = 44
Commit.Uop.fdiv = 2
Commit.Uop.fexp = 22
Commit.Uop.flog = 13
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 317
Commit.Uop.fpop = 317
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 470664
Commit.Uop.store = 318949
Commit.Uop.prefetch = 0
Commit.Uop.call = 5607
Commit.Uop.ret = 5605
Commit.Uop.jump = 8543
Commit.Uop.branch = 70572
Commit.Uop.ibranch = 213931
Commit.Uop.syscall = 105
Commit.Integer = 1281008
Commit.Logic = 113294
Commit.FloatingPoint = 1644
Commit.Memory = 789613
Commit.Ctrl = 304258
Commit.WndSwitch = 11212
Commit.Total = 2490661
Commit.IPC = 0.05901
Commit.DutyCycle = 0.009836

; Committed branches
Commit.Branches = 304258
Commit.Squashed = 54238
Commit.Mispred = 7026
Commit.PredAcc = 0.9769

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 2490661
ROB.Writes = 2544912
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 1718002
IQ.Writes = 1737017
IQ.WakeupAccesses = 2508733
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 795675
LSQ.Writes = 807895
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 3482047
RF_Int.Writes = 1885152
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 917
RF_Fp.Writes = 774
RAT.IntReads = 3523858
RAT.IntWrites = 1834611
RAT.FpReads = 975
RAT.FpWrites = 835
BTB.Reads = 111964
BTB.Writes = 304258


; Statistics for core 2 - thread 1
[ c2t1 ]

; Dispatch stage
Dispatch.Uop.nop = 2444
Dispatch.Uop.move = 81148
Dispatch.Uop.add = 117286
Dispatch.Uop.sub = 230184
Dispatch.Uop.mult = 395
Dispatch.Uop.div = 521
Dispatch.Uop.effaddr = 649883
Dispatch.Uop.and = 84730
Dispatch.Uop.or = 2162
Dispatch.Uop.xor = 22809
Dispatch.Uop.not = 130
Dispatch.Uop.shift = 10617
Dispatch.Uop.sign = 8017
Dispatch.Uop.fmove = 2092
Dispatch.Uop.fsign = 1
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 1046
Dispatch.Uop.fpop = 1046
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 418737
Dispatch.Uop.store = 218284
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 10000
Dispatch.Uop.ret = 10496
Dispatch.Uop.jump = 23465
Dispatch.Uop.branch = 218352
Dispatch.Uop.ibranch = 3427
Dispatch.Uop.syscall = 2
Dispatch.Integer = 1079417
Dispatch.Logic = 128465
Dispatch.FloatingPoint = 4185
Dispatch.Memory = 637021
Dispatch.Ctrl = 265740
Dispatch.WndSwitch = 20496
Dispatch.Total = 2117274
Dispatch.IPC = 0.05017
Dispatch.DutyCycle = 0.008361

; Issue stage
Issue.Uop.nop = 2438
Issue.Uop.move = 80213
Issue.Uop.add = 115144
Issue.Uop.sub = 221704
Issue.Uop.mult = 395
Issue.Uop.div = 519
Issue.Uop.effaddr = 631429
Issue.Uop.and = 80358
Issue.Uop.or = 2160
Issue.Uop.xor = 22559
Issue.Uop.not = 130
Issue.Uop.shift = 10370
Issue.Uop.sign = 7631
Issue.Uop.fmove = 2090
Issue.Uop.fsign = 1
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 1044
Issue.Uop.fpop = 1046
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 404300
Issue.Uop.store = 206648
Issue.Uop.prefetch = 0
Issue.Uop.call = 9999
Issue.Uop.ret = 10242
Issue.Uop.jump = 23371
Issue.Uop.branch = 206617
Issue.Uop.ibranch = 2367
Issue.Uop.syscall = 2
Issue.Integer = 1049404
Issue.Logic = 123208
Issue.FloatingPoint = 4181
Issue.Memory = 610948
Issue.Ctrl = 252596
Issue.WndSwitch = 20241
Issue.Total = 2042777
Issue.IPC = 0.0484
Issue.DutyCycle = 0.008067

; Commit stage
Commit.Uop.nop = 2280
Commit.Uop.move = 77379
Commit.Uop.add = 107638
Commit.Uop.sub = 214790
Commit.Uop.mult = 395
Commit.Uop.div = 519
Commit.Uop.effaddr = 598363
Commit.Uop.and = 75049
Commit.Uop.or = 2160
Commit.Uop.xor = 22006
Commit.Uop.not = 130
Commit.Uop.shift = 10264
Commit.Uop.sign = 6383
Commit.Uop.fmove = 2086
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 1043
Commit.Uop.fpop = 1043
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 382931
Commit.Uop.store = 206648
Commit.Uop.prefetch = 0
Commit.Uop.call = 9983
Commit.Uop.ret = 9983
Commit.Uop.jump = 22459
Commit.Uop.branch = 197477
Commit.Uop.ibranch = 2367
Commit.Uop.syscall = 2
Commit.Integer = 999084
Commit.Logic = 115992
Commit.FloatingPoint = 4172
Commit.Memory = 589579
Commit.Ctrl = 242269
Commit.WndSwitch = 19966
Commit.Total = 1953378
Commit.IPC = 0.04628
Commit.DutyCycle = 0.007714

; Committed branches
Commit.Branches = 242269
Commit.Squashed = 163881
Commit.Mispred = 20372
Commit.PredAcc = 0.9159

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 1953378
ROB.Writes = 2117274
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 1431829
IQ.Writes = 1480253
IQ.WakeupAccesses = 2026659
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 610948
LSQ.Writes = 637021
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 2408086
RF_Int.Writes = 1566754
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 1047
RF_Fp.Writes = 1048
RAT.IntReads = 2503692
RAT.IntWrites = 1404016
RAT.FpReads = 1047
RAT.FpWrites = 1050
BTB.Reads = 251881
BTB.Writes = 242269


; Statistics for core 3
[ c3 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 1259131
fu.IntAdd.Denied = 1259131
fu.IntAdd.WaitingTime = 0.007268
fu.IntMult.Accesses = 8
fu.IntMult.Denied = 8
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 3
fu.IntDiv.Denied = 3
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 2329839
fu.EffAddr.Denied = 2329839
fu.EffAddr.WaitingTime = 1.937
fu.Logic.Accesses = 252043
fu.Logic.Denied = 252043
fu.Logic.WaitingTime = 7.142e-05
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatComp.Accesses = 0
fu.FloatComp.Denied = 0
fu.FloatComp.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XMMIntAdd.Accesses = 0
fu.XMMIntAdd.Denied = 0
fu.XMMIntAdd.WaitingTime = 0
fu.XMMIntMult.Accesses = 0
fu.XMMIntMult.Denied = 0
fu.XMMIntMult.WaitingTime = 0
fu.XMMIntDiv.Accesses = 0
fu.XMMIntDiv.Denied = 0
fu.XMMIntDiv.WaitingTime = 0
fu.XMMLogic.Accesses = 0
fu.XMMLogic.Denied = 0
fu.XMMLogic.WaitingTime = 0
fu.XMMFloatAdd.Accesses = 0
fu.XMMFloatAdd.Denied = 0
fu.XMMFloatAdd.WaitingTime = 0
fu.XMMFloatComp.Accesses = 0
fu.XMMFloatComp.Denied = 0
fu.XMMFloatComp.WaitingTime = 0
fu.XMMFloatMult.Accesses = 0
fu.XMMFloatMult.Denied = 0
fu.XMMFloatMult.WaitingTime = 0
fu.XMMFloatDiv.Accesses = 0
fu.XMMFloatDiv.Denied = 0
fu.XMMFloatDiv.WaitingTime = 0
fu.XMMFloatConv.Accesses = 0
fu.XMMFloatConv.Denied = 0
fu.XMMFloatConv.WaitingTime = 0
fu.XMMFloatComplex.Accesses = 0
fu.XMMFloatComplex.Denied = 0
fu.XMMFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 7212824
Dispatch.Stall.spec = 141638
Dispatch.Stall.uop_queue = 23082834
Dispatch.Stall.rob = 2939
Dispatch.Stall.iq = 0
Dispatch.Stall.lsq = 0
Dispatch.Stall.rename = 222790865
Dispatch.Stall.ctx = 4

; Dispatch stage
Dispatch.Uop.nop = 131
Dispatch.Uop.move = 184186
Dispatch.Uop.add = 396634
Dispatch.Uop.sub = 867670
Dispatch.Uop.mult = 8
Dispatch.Uop.div = 3
Dispatch.Uop.effaddr = 2360227
Dispatch.Uop.and = 106648
Dispatch.Uop.or = 25
Dispatch.Uop.xor = 74024
Dispatch.Uop.not = 1
Dispatch.Uop.shift = 25543
Dispatch.Uop.sign = 45842
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 1702392
Dispatch.Uop.store = 799513
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 61584
Dispatch.Uop.ret = 61383
Dispatch.Uop.jump = 1586
Dispatch.Uop.branch = 663544
Dispatch.Uop.ibranch = 3497
Dispatch.Uop.syscall = 21
Dispatch.Integer = 3808728
Dispatch.Logic = 252083
Dispatch.FloatingPoint = 0
Dispatch.Memory = 2501905
Dispatch.Ctrl = 791594
Dispatch.WndSwitch = 122967
Dispatch.Total = 7354462
Dispatch.IPC = 0.1743
Dispatch.DutyCycle = 0.02904

; Issue stage
Issue.Uop.nop = 129
Issue.Uop.move = 184162
Issue.Uop.add = 392958
Issue.Uop.sub = 866173
Issue.Uop.mult = 8
Issue.Uop.div = 3
Issue.Uop.effaddr = 2329839
Issue.Uop.and = 106614
Issue.Uop.or = 23
Issue.Uop.xor = 74023
Issue.Uop.not = 1
Issue.Uop.shift = 25540
Issue.Uop.sign = 45842
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 1670113
Issue.Uop.store = 775363
Issue.Uop.prefetch = 0
Issue.Uop.call = 61443
Issue.Uop.ret = 61380
Issue.Uop.jump = 1585
Issue.Uop.branch = 662169
Issue.Uop.ibranch = 3486
Issue.Uop.syscall = 21
Issue.Integer = 3773143
Issue.Logic = 252043
Issue.FloatingPoint = 0
Issue.Memory = 2445476
Issue.Ctrl = 790063
Issue.WndSwitch = 122823
Issue.Total = 7260875
Issue.IPC = 0.172
Issue.DutyCycle = 0.02867

; Commit stage
Commit.Uop.nop = 11
Commit.Uop.move = 184092
Commit.Uop.add = 392873
Commit.Uop.sub = 864346
Commit.Uop.mult = 7
Commit.Uop.div = 3
Commit.Uop.effaddr = 2300647
Commit.Uop.and = 106585
Commit.Uop.or = 22
Commit.Uop.xor = 74012
Commit.Uop.not = 0
Commit.Uop.shift = 25532
Commit.Uop.sign = 37256
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 1663616
Commit.Uop.store = 775363
Commit.Uop.prefetch = 0
Commit.Uop.call = 61379
Commit.Uop.ret = 61379
Commit.Uop.jump = 1567
Commit.Uop.branch = 660611
Commit.Uop.ibranch = 3486
Commit.Uop.syscall = 20
Commit.Integer = 3741968
Commit.Logic = 243407
Commit.FloatingPoint = 0
Commit.Memory = 2438979
Commit.Ctrl = 788422
Commit.WndSwitch = 122758
Commit.Total = 7212807
Commit.IPC = 0.1709
Commit.DutyCycle = 0.02848

; Committed branches
Commit.Branches = 788422
Commit.Squashed = 141638
Commit.Mispred = 27991
Commit.PredAcc = 0.9645

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure


; Statistics for core 3 - thread 0
[ c3t0 ]

; Dispatch stage
Dispatch.Uop.nop = 46
Dispatch.Uop.move = 183930
Dispatch.Uop.add = 389411
Dispatch.Uop.sub = 863733
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 2358955
Dispatch.Uop.and = 106490
Dispatch.Uop.or = 16
Dispatch.Uop.xor = 73997
Dispatch.Uop.not = 1
Dispatch.Uop.shift = 25522
Dispatch.Uop.sign = 45842
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 1698127
Dispatch.Uop.store = 795465
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 61523
Dispatch.Uop.ret = 61334
Dispatch.Uop.jump = 1557
Dispatch.Uop.branch = 663257
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 12
Dispatch.Integer = 3796029
Dispatch.Logic = 251868
Dispatch.FloatingPoint = 0
Dispatch.Memory = 2493592
Dispatch.Ctrl = 787671
Dispatch.WndSwitch = 122857
Dispatch.Total = 7329218
Dispatch.IPC = 0.1737
Dispatch.DutyCycle = 0.02894

; Issue stage
Issue.Uop.nop = 44
Issue.Uop.move = 183913
Issue.Uop.add = 385760
Issue.Uop.sub = 862266
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 2328628
Issue.Uop.and = 106469
Issue.Uop.or = 16
Issue.Uop.xor = 73997
Issue.Uop.not = 1
Issue.Uop.shift = 25519
Issue.Uop.sign = 45842
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 1665888
Issue.Uop.store = 771431
Issue.Uop.prefetch = 0
Issue.Uop.call = 61383
Issue.Uop.ret = 61333
Issue.Uop.jump = 1557
Issue.Uop.branch = 661909
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 12
Issue.Integer = 3760567
Issue.Logic = 251844
Issue.FloatingPoint = 0
Issue.Memory = 2437319
Issue.Ctrl = 786182
Issue.WndSwitch = 122716
Issue.Total = 7235968
Issue.IPC = 0.1714
Issue.DutyCycle = 0.02857

; Commit stage
Commit.Uop.nop = 6
Commit.Uop.move = 183877
Commit.Uop.add = 385703
Commit.Uop.sub = 860487
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 2299596
Commit.Uop.and = 106456
Commit.Uop.or = 15
Commit.Uop.xor = 73994
Commit.Uop.not = 0
Commit.Uop.shift = 25512
Commit.Uop.sign = 37256
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 1659471
Commit.Uop.store = 771431
Commit.Uop.prefetch = 0
Commit.Uop.call = 61332
Commit.Uop.ret = 61333
Commit.Uop.jump = 1550
Commit.Uop.branch = 660367
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 12
Commit.Integer = 3729663
Commit.Logic = 243233
Commit.FloatingPoint = 0
Commit.Memory = 2430902
Commit.Ctrl = 784582
Commit.WndSwitch = 122665
Commit.Total = 7188398
Commit.IPC = 0.1703
Commit.DutyCycle = 0.02839

; Committed branches
Commit.Branches = 784582
Commit.Squashed = 140803
Commit.Mispred = 27891
Commit.PredAcc = 0.9645

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 7188398
ROB.Writes = 7329218
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 4798649
IQ.Writes = 4835626
IQ.WakeupAccesses = 7217977
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 2437319
LSQ.Writes = 2493592
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 8441314
RF_Int.Writes = 5660344
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RAT.IntReads = 8560499
RAT.IntWrites = 5144016
RAT.FpReads = 0
RAT.FpWrites = 0
BTB.Reads = 480081
BTB.Writes = 784582


; Statistics for core 3 - thread 1
[ c3t1 ]

; Dispatch stage
Dispatch.Uop.nop = 85
Dispatch.Uop.move = 256
Dispatch.Uop.add = 7223
Dispatch.Uop.sub = 3937
Dispatch.Uop.mult = 8
Dispatch.Uop.div = 3
Dispatch.Uop.effaddr = 1272
Dispatch.Uop.and = 158
Dispatch.Uop.or = 9
Dispatch.Uop.xor = 27
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 21
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4265
Dispatch.Uop.store = 4048
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 61
Dispatch.Uop.ret = 49
Dispatch.Uop.jump = 29
Dispatch.Uop.branch = 287
Dispatch.Uop.ibranch = 3497
Dispatch.Uop.syscall = 9
Dispatch.Integer = 12699
Dispatch.Logic = 215
Dispatch.FloatingPoint = 0
Dispatch.Memory = 8313
Dispatch.Ctrl = 3923
Dispatch.WndSwitch = 110
Dispatch.Total = 25244
Dispatch.IPC = 0.0005981
Dispatch.DutyCycle = 9.969e-05

; Issue stage
Issue.Uop.nop = 85
Issue.Uop.move = 249
Issue.Uop.add = 7198
Issue.Uop.sub = 3907
Issue.Uop.mult = 8
Issue.Uop.div = 3
Issue.Uop.effaddr = 1211
Issue.Uop.and = 145
Issue.Uop.or = 7
Issue.Uop.xor = 26
Issue.Uop.not = 0
Issue.Uop.shift = 21
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 4225
Issue.Uop.store = 3932
Issue.Uop.prefetch = 0
Issue.Uop.call = 60
Issue.Uop.ret = 47
Issue.Uop.jump = 28
Issue.Uop.branch = 260
Issue.Uop.ibranch = 3486
Issue.Uop.syscall = 9
Issue.Integer = 12576
Issue.Logic = 199
Issue.FloatingPoint = 0
Issue.Memory = 8157
Issue.Ctrl = 3881
Issue.WndSwitch = 107
Issue.Total = 24907
Issue.IPC = 0.0005901
Issue.DutyCycle = 9.836e-05

; Commit stage
Commit.Uop.nop = 5
Commit.Uop.move = 215
Commit.Uop.add = 7170
Commit.Uop.sub = 3859
Commit.Uop.mult = 7
Commit.Uop.div = 3
Commit.Uop.effaddr = 1051
Commit.Uop.and = 129
Commit.Uop.or = 7
Commit.Uop.xor = 18
Commit.Uop.not = 0
Commit.Uop.shift = 20
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 4145
Commit.Uop.store = 3932
Commit.Uop.prefetch = 0
Commit.Uop.call = 47
Commit.Uop.ret = 46
Commit.Uop.jump = 17
Commit.Uop.branch = 244
Commit.Uop.ibranch = 3486
Commit.Uop.syscall = 8
Commit.Integer = 12305
Commit.Logic = 174
Commit.FloatingPoint = 0
Commit.Memory = 8077
Commit.Ctrl = 3840
Commit.WndSwitch = 93
Commit.Total = 24409
Commit.IPC = 0.0005783
Commit.DutyCycle = 9.639e-05

; Committed branches
Commit.Branches = 3840
Commit.Squashed = 835
Commit.Mispred = 100
Commit.PredAcc = 0.974

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 24409
ROB.Writes = 25244
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 16750
IQ.Writes = 16931
IQ.WakeupAccesses = 24857
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 8157
LSQ.Writes = 8313
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 35896
RF_Int.Writes = 16965
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RAT.IntReads = 36365
RAT.IntWrites = 16881
RAT.FpReads = 0
RAT.FpWrites = 0
BTB.Reads = 387
BTB.Writes = 3840


; Statistics for core 4
[ c4 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 0
fu.IntAdd.Denied = 0
fu.IntAdd.WaitingTime = 0
fu.IntMult.Accesses = 0
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 0
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 0
fu.EffAddr.Denied = 0
fu.EffAddr.WaitingTime = 0
fu.Logic.Accesses = 0
fu.Logic.Denied = 0
fu.Logic.WaitingTime = 0
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatComp.Accesses = 0
fu.FloatComp.Denied = 0
fu.FloatComp.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XMMIntAdd.Accesses = 0
fu.XMMIntAdd.Denied = 0
fu.XMMIntAdd.WaitingTime = 0
fu.XMMIntMult.Accesses = 0
fu.XMMIntMult.Denied = 0
fu.XMMIntMult.WaitingTime = 0
fu.XMMIntDiv.Accesses = 0
fu.XMMIntDiv.Denied = 0
fu.XMMIntDiv.WaitingTime = 0
fu.XMMLogic.Accesses = 0
fu.XMMLogic.Denied = 0
fu.XMMLogic.WaitingTime = 0
fu.XMMFloatAdd.Accesses = 0
fu.XMMFloatAdd.Denied = 0
fu.XMMFloatAdd.WaitingTime = 0
fu.XMMFloatComp.Accesses = 0
fu.XMMFloatComp.Denied = 0
fu.XMMFloatComp.WaitingTime = 0
fu.XMMFloatMult.Accesses = 0
fu.XMMFloatMult.Denied = 0
fu.XMMFloatMult.WaitingTime = 0
fu.XMMFloatDiv.Accesses = 0
fu.XMMFloatDiv.Denied = 0
fu.XMMFloatDiv.WaitingTime = 0
fu.XMMFloatConv.Accesses = 0
fu.XMMFloatConv.Denied = 0
fu.XMMFloatConv.WaitingTime = 0
fu.XMMFloatComplex.Accesses = 0
fu.XMMFloatComplex.Denied = 0
fu.XMMFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 0
Dispatch.Stall.spec = 0
Dispatch.Stall.uop_queue = 0
Dispatch.Stall.rob = 0
Dispatch.Stall.iq = 0
Dispatch.Stall.lsq = 0
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 253231104

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 0
Dispatch.Uop.add = 0
Dispatch.Uop.sub = 0
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 0
Dispatch.Uop.and = 0
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 0
Dispatch.Uop.store = 0
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 0
Dispatch.Uop.ret = 0
Dispatch.Uop.jump = 0
Dispatch.Uop.branch = 0
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 0
Dispatch.Logic = 0
Dispatch.FloatingPoint = 0
Dispatch.Memory = 0
Dispatch.Ctrl = 0
Dispatch.WndSwitch = 0
Dispatch.Total = 0
Dispatch.IPC = 0
Dispatch.DutyCycle = 0

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 0
Issue.Uop.add = 0
Issue.Uop.sub = 0
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 0
Issue.Uop.and = 0
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 0
Issue.Uop.store = 0
Issue.Uop.prefetch = 0
Issue.Uop.call = 0
Issue.Uop.ret = 0
Issue.Uop.jump = 0
Issue.Uop.branch = 0
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 0
Issue.Logic = 0
Issue.FloatingPoint = 0
Issue.Memory = 0
Issue.Ctrl = 0
Issue.WndSwitch = 0
Issue.Total = 0
Issue.IPC = 0
Issue.DutyCycle = 0

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 0
Commit.Uop.add = 0
Commit.Uop.sub = 0
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 0
Commit.Uop.and = 0
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 0
Commit.Uop.store = 0
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 0
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 0
Commit.Logic = 0
Commit.FloatingPoint = 0
Commit.Memory = 0
Commit.Ctrl = 0
Commit.WndSwitch = 0
Commit.Total = 0
Commit.IPC = 0
Commit.DutyCycle = 0

; Committed branches
Commit.Branches = 0
Commit.Squashed = 0
Commit.Mispred = 0
Commit.PredAcc = 0

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure


; Statistics for core 4 - thread 0
[ c4t0 ]

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 0
Dispatch.Uop.add = 0
Dispatch.Uop.sub = 0
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 0
Dispatch.Uop.and = 0
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 0
Dispatch.Uop.store = 0
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 0
Dispatch.Uop.ret = 0
Dispatch.Uop.jump = 0
Dispatch.Uop.branch = 0
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 0
Dispatch.Logic = 0
Dispatch.FloatingPoint = 0
Dispatch.Memory = 0
Dispatch.Ctrl = 0
Dispatch.WndSwitch = 0
Dispatch.Total = 0
Dispatch.IPC = 0
Dispatch.DutyCycle = 0

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 0
Issue.Uop.add = 0
Issue.Uop.sub = 0
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 0
Issue.Uop.and = 0
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 0
Issue.Uop.store = 0
Issue.Uop.prefetch = 0
Issue.Uop.call = 0
Issue.Uop.ret = 0
Issue.Uop.jump = 0
Issue.Uop.branch = 0
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 0
Issue.Logic = 0
Issue.FloatingPoint = 0
Issue.Memory = 0
Issue.Ctrl = 0
Issue.WndSwitch = 0
Issue.Total = 0
Issue.IPC = 0
Issue.DutyCycle = 0

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 0
Commit.Uop.add = 0
Commit.Uop.sub = 0
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 0
Commit.Uop.and = 0
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 0
Commit.Uop.store = 0
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 0
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 0
Commit.Logic = 0
Commit.FloatingPoint = 0
Commit.Memory = 0
Commit.Ctrl = 0
Commit.WndSwitch = 0
Commit.Total = 0
Commit.IPC = 0
Commit.DutyCycle = 0

; Committed branches
Commit.Branches = 0
Commit.Squashed = 0
Commit.Mispred = 0
Commit.PredAcc = 0

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 0
ROB.Writes = 0
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 0
IQ.Writes = 0
IQ.WakeupAccesses = 0
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 0
LSQ.Writes = 0
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 0
RF_Int.Writes = 0
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RAT.IntReads = 0
RAT.IntWrites = 0
RAT.FpReads = 0
RAT.FpWrites = 0
BTB.Reads = 0
BTB.Writes = 0


; Statistics for core 4 - thread 1
[ c4t1 ]

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 0
Dispatch.Uop.add = 0
Dispatch.Uop.sub = 0
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 0
Dispatch.Uop.and = 0
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 0
Dispatch.Uop.store = 0
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 0
Dispatch.Uop.ret = 0
Dispatch.Uop.jump = 0
Dispatch.Uop.branch = 0
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 0
Dispatch.Logic = 0
Dispatch.FloatingPoint = 0
Dispatch.Memory = 0
Dispatch.Ctrl = 0
Dispatch.WndSwitch = 0
Dispatch.Total = 0
Dispatch.IPC = 0
Dispatch.DutyCycle = 0

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 0
Issue.Uop.add = 0
Issue.Uop.sub = 0
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 0
Issue.Uop.and = 0
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 0
Issue.Uop.store = 0
Issue.Uop.prefetch = 0
Issue.Uop.call = 0
Issue.Uop.ret = 0
Issue.Uop.jump = 0
Issue.Uop.branch = 0
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 0
Issue.Logic = 0
Issue.FloatingPoint = 0
Issue.Memory = 0
Issue.Ctrl = 0
Issue.WndSwitch = 0
Issue.Total = 0
Issue.IPC = 0
Issue.DutyCycle = 0

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 0
Commit.Uop.add = 0
Commit.Uop.sub = 0
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 0
Commit.Uop.and = 0
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 0
Commit.Uop.store = 0
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 0
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 0
Commit.Logic = 0
Commit.FloatingPoint = 0
Commit.Memory = 0
Commit.Ctrl = 0
Commit.WndSwitch = 0
Commit.Total = 0
Commit.IPC = 0
Commit.DutyCycle = 0

; Committed branches
Commit.Branches = 0
Commit.Squashed = 0
Commit.Mispred = 0
Commit.PredAcc = 0

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 0
ROB.Writes = 0
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 0
IQ.Writes = 0
IQ.WakeupAccesses = 0
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 0
LSQ.Writes = 0
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 0
RF_Int.Writes = 0
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RAT.IntReads = 0
RAT.IntWrites = 0
RAT.FpReads = 0
RAT.FpWrites = 0
BTB.Reads = 0
BTB.Writes = 0


; Statistics for core 5
[ c5 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 0
fu.IntAdd.Denied = 0
fu.IntAdd.WaitingTime = 0
fu.IntMult.Accesses = 0
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 0
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 0
fu.EffAddr.Denied = 0
fu.EffAddr.WaitingTime = 0
fu.Logic.Accesses = 0
fu.Logic.Denied = 0
fu.Logic.WaitingTime = 0
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatComp.Accesses = 0
fu.FloatComp.Denied = 0
fu.FloatComp.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XMMIntAdd.Accesses = 0
fu.XMMIntAdd.Denied = 0
fu.XMMIntAdd.WaitingTime = 0
fu.XMMIntMult.Accesses = 0
fu.XMMIntMult.Denied = 0
fu.XMMIntMult.WaitingTime = 0
fu.XMMIntDiv.Accesses = 0
fu.XMMIntDiv.Denied = 0
fu.XMMIntDiv.WaitingTime = 0
fu.XMMLogic.Accesses = 0
fu.XMMLogic.Denied = 0
fu.XMMLogic.WaitingTime = 0
fu.XMMFloatAdd.Accesses = 0
fu.XMMFloatAdd.Denied = 0
fu.XMMFloatAdd.WaitingTime = 0
fu.XMMFloatComp.Accesses = 0
fu.XMMFloatComp.Denied = 0
fu.XMMFloatComp.WaitingTime = 0
fu.XMMFloatMult.Accesses = 0
fu.XMMFloatMult.Denied = 0
fu.XMMFloatMult.WaitingTime = 0
fu.XMMFloatDiv.Accesses = 0
fu.XMMFloatDiv.Denied = 0
fu.XMMFloatDiv.WaitingTime = 0
fu.XMMFloatConv.Accesses = 0
fu.XMMFloatConv.Denied = 0
fu.XMMFloatConv.WaitingTime = 0
fu.XMMFloatComplex.Accesses = 0
fu.XMMFloatComplex.Denied = 0
fu.XMMFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 0
Dispatch.Stall.spec = 0
Dispatch.Stall.uop_queue = 0
Dispatch.Stall.rob = 0
Dispatch.Stall.iq = 0
Dispatch.Stall.lsq = 0
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 253231104

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 0
Dispatch.Uop.add = 0
Dispatch.Uop.sub = 0
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 0
Dispatch.Uop.and = 0
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 0
Dispatch.Uop.store = 0
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 0
Dispatch.Uop.ret = 0
Dispatch.Uop.jump = 0
Dispatch.Uop.branch = 0
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 0
Dispatch.Logic = 0
Dispatch.FloatingPoint = 0
Dispatch.Memory = 0
Dispatch.Ctrl = 0
Dispatch.WndSwitch = 0
Dispatch.Total = 0
Dispatch.IPC = 0
Dispatch.DutyCycle = 0

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 0
Issue.Uop.add = 0
Issue.Uop.sub = 0
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 0
Issue.Uop.and = 0
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 0
Issue.Uop.store = 0
Issue.Uop.prefetch = 0
Issue.Uop.call = 0
Issue.Uop.ret = 0
Issue.Uop.jump = 0
Issue.Uop.branch = 0
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 0
Issue.Logic = 0
Issue.FloatingPoint = 0
Issue.Memory = 0
Issue.Ctrl = 0
Issue.WndSwitch = 0
Issue.Total = 0
Issue.IPC = 0
Issue.DutyCycle = 0

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 0
Commit.Uop.add = 0
Commit.Uop.sub = 0
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 0
Commit.Uop.and = 0
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 0
Commit.Uop.store = 0
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 0
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 0
Commit.Logic = 0
Commit.FloatingPoint = 0
Commit.Memory = 0
Commit.Ctrl = 0
Commit.WndSwitch = 0
Commit.Total = 0
Commit.IPC = 0
Commit.DutyCycle = 0

; Committed branches
Commit.Branches = 0
Commit.Squashed = 0
Commit.Mispred = 0
Commit.PredAcc = 0

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure


; Statistics for core 5 - thread 0
[ c5t0 ]

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 0
Dispatch.Uop.add = 0
Dispatch.Uop.sub = 0
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 0
Dispatch.Uop.and = 0
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 0
Dispatch.Uop.store = 0
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 0
Dispatch.Uop.ret = 0
Dispatch.Uop.jump = 0
Dispatch.Uop.branch = 0
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 0
Dispatch.Logic = 0
Dispatch.FloatingPoint = 0
Dispatch.Memory = 0
Dispatch.Ctrl = 0
Dispatch.WndSwitch = 0
Dispatch.Total = 0
Dispatch.IPC = 0
Dispatch.DutyCycle = 0

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 0
Issue.Uop.add = 0
Issue.Uop.sub = 0
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 0
Issue.Uop.and = 0
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 0
Issue.Uop.store = 0
Issue.Uop.prefetch = 0
Issue.Uop.call = 0
Issue.Uop.ret = 0
Issue.Uop.jump = 0
Issue.Uop.branch = 0
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 0
Issue.Logic = 0
Issue.FloatingPoint = 0
Issue.Memory = 0
Issue.Ctrl = 0
Issue.WndSwitch = 0
Issue.Total = 0
Issue.IPC = 0
Issue.DutyCycle = 0

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 0
Commit.Uop.add = 0
Commit.Uop.sub = 0
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 0
Commit.Uop.and = 0
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 0
Commit.Uop.store = 0
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 0
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 0
Commit.Logic = 0
Commit.FloatingPoint = 0
Commit.Memory = 0
Commit.Ctrl = 0
Commit.WndSwitch = 0
Commit.Total = 0
Commit.IPC = 0
Commit.DutyCycle = 0

; Committed branches
Commit.Branches = 0
Commit.Squashed = 0
Commit.Mispred = 0
Commit.PredAcc = 0

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 0
ROB.Writes = 0
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 0
IQ.Writes = 0
IQ.WakeupAccesses = 0
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 0
LSQ.Writes = 0
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 0
RF_Int.Writes = 0
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RAT.IntReads = 0
RAT.IntWrites = 0
RAT.FpReads = 0
RAT.FpWrites = 0
BTB.Reads = 0
BTB.Writes = 0


; Statistics for core 5 - thread 1
[ c5t1 ]

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 0
Dispatch.Uop.add = 0
Dispatch.Uop.sub = 0
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 0
Dispatch.Uop.and = 0
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 0
Dispatch.Uop.store = 0
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 0
Dispatch.Uop.ret = 0
Dispatch.Uop.jump = 0
Dispatch.Uop.branch = 0
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 0
Dispatch.Logic = 0
Dispatch.FloatingPoint = 0
Dispatch.Memory = 0
Dispatch.Ctrl = 0
Dispatch.WndSwitch = 0
Dispatch.Total = 0
Dispatch.IPC = 0
Dispatch.DutyCycle = 0

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 0
Issue.Uop.add = 0
Issue.Uop.sub = 0
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 0
Issue.Uop.and = 0
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 0
Issue.Uop.store = 0
Issue.Uop.prefetch = 0
Issue.Uop.call = 0
Issue.Uop.ret = 0
Issue.Uop.jump = 0
Issue.Uop.branch = 0
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 0
Issue.Logic = 0
Issue.FloatingPoint = 0
Issue.Memory = 0
Issue.Ctrl = 0
Issue.WndSwitch = 0
Issue.Total = 0
Issue.IPC = 0
Issue.DutyCycle = 0

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 0
Commit.Uop.add = 0
Commit.Uop.sub = 0
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 0
Commit.Uop.and = 0
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 0
Commit.Uop.store = 0
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 0
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 0
Commit.Logic = 0
Commit.FloatingPoint = 0
Commit.Memory = 0
Commit.Ctrl = 0
Commit.WndSwitch = 0
Commit.Total = 0
Commit.IPC = 0
Commit.DutyCycle = 0

; Committed branches
Commit.Branches = 0
Commit.Squashed = 0
Commit.Mispred = 0
Commit.PredAcc = 0

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 0
ROB.Writes = 0
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 0
IQ.Writes = 0
IQ.WakeupAccesses = 0
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 0
LSQ.Writes = 0
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 0
RF_Int.Writes = 0
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RAT.IntReads = 0
RAT.IntWrites = 0
RAT.FpReads = 0
RAT.FpWrites = 0
BTB.Reads = 0
BTB.Writes = 0


; Statistics for core 6
[ c6 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 0
fu.IntAdd.Denied = 0
fu.IntAdd.WaitingTime = 0
fu.IntMult.Accesses = 0
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 0
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 0
fu.EffAddr.Denied = 0
fu.EffAddr.WaitingTime = 0
fu.Logic.Accesses = 0
fu.Logic.Denied = 0
fu.Logic.WaitingTime = 0
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatComp.Accesses = 0
fu.FloatComp.Denied = 0
fu.FloatComp.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XMMIntAdd.Accesses = 0
fu.XMMIntAdd.Denied = 0
fu.XMMIntAdd.WaitingTime = 0
fu.XMMIntMult.Accesses = 0
fu.XMMIntMult.Denied = 0
fu.XMMIntMult.WaitingTime = 0
fu.XMMIntDiv.Accesses = 0
fu.XMMIntDiv.Denied = 0
fu.XMMIntDiv.WaitingTime = 0
fu.XMMLogic.Accesses = 0
fu.XMMLogic.Denied = 0
fu.XMMLogic.WaitingTime = 0
fu.XMMFloatAdd.Accesses = 0
fu.XMMFloatAdd.Denied = 0
fu.XMMFloatAdd.WaitingTime = 0
fu.XMMFloatComp.Accesses = 0
fu.XMMFloatComp.Denied = 0
fu.XMMFloatComp.WaitingTime = 0
fu.XMMFloatMult.Accesses = 0
fu.XMMFloatMult.Denied = 0
fu.XMMFloatMult.WaitingTime = 0
fu.XMMFloatDiv.Accesses = 0
fu.XMMFloatDiv.Denied = 0
fu.XMMFloatDiv.WaitingTime = 0
fu.XMMFloatConv.Accesses = 0
fu.XMMFloatConv.Denied = 0
fu.XMMFloatConv.WaitingTime = 0
fu.XMMFloatComplex.Accesses = 0
fu.XMMFloatComplex.Denied = 0
fu.XMMFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 0
Dispatch.Stall.spec = 0
Dispatch.Stall.uop_queue = 0
Dispatch.Stall.rob = 0
Dispatch.Stall.iq = 0
Dispatch.Stall.lsq = 0
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 253231104

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 0
Dispatch.Uop.add = 0
Dispatch.Uop.sub = 0
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 0
Dispatch.Uop.and = 0
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 0
Dispatch.Uop.store = 0
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 0
Dispatch.Uop.ret = 0
Dispatch.Uop.jump = 0
Dispatch.Uop.branch = 0
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 0
Dispatch.Logic = 0
Dispatch.FloatingPoint = 0
Dispatch.Memory = 0
Dispatch.Ctrl = 0
Dispatch.WndSwitch = 0
Dispatch.Total = 0
Dispatch.IPC = 0
Dispatch.DutyCycle = 0

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 0
Issue.Uop.add = 0
Issue.Uop.sub = 0
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 0
Issue.Uop.and = 0
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 0
Issue.Uop.store = 0
Issue.Uop.prefetch = 0
Issue.Uop.call = 0
Issue.Uop.ret = 0
Issue.Uop.jump = 0
Issue.Uop.branch = 0
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 0
Issue.Logic = 0
Issue.FloatingPoint = 0
Issue.Memory = 0
Issue.Ctrl = 0
Issue.WndSwitch = 0
Issue.Total = 0
Issue.IPC = 0
Issue.DutyCycle = 0

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 0
Commit.Uop.add = 0
Commit.Uop.sub = 0
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 0
Commit.Uop.and = 0
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 0
Commit.Uop.store = 0
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 0
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 0
Commit.Logic = 0
Commit.FloatingPoint = 0
Commit.Memory = 0
Commit.Ctrl = 0
Commit.WndSwitch = 0
Commit.Total = 0
Commit.IPC = 0
Commit.DutyCycle = 0

; Committed branches
Commit.Branches = 0
Commit.Squashed = 0
Commit.Mispred = 0
Commit.PredAcc = 0

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure


; Statistics for core 6 - thread 0
[ c6t0 ]

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 0
Dispatch.Uop.add = 0
Dispatch.Uop.sub = 0
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 0
Dispatch.Uop.and = 0
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 0
Dispatch.Uop.store = 0
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 0
Dispatch.Uop.ret = 0
Dispatch.Uop.jump = 0
Dispatch.Uop.branch = 0
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 0
Dispatch.Logic = 0
Dispatch.FloatingPoint = 0
Dispatch.Memory = 0
Dispatch.Ctrl = 0
Dispatch.WndSwitch = 0
Dispatch.Total = 0
Dispatch.IPC = 0
Dispatch.DutyCycle = 0

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 0
Issue.Uop.add = 0
Issue.Uop.sub = 0
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 0
Issue.Uop.and = 0
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 0
Issue.Uop.store = 0
Issue.Uop.prefetch = 0
Issue.Uop.call = 0
Issue.Uop.ret = 0
Issue.Uop.jump = 0
Issue.Uop.branch = 0
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 0
Issue.Logic = 0
Issue.FloatingPoint = 0
Issue.Memory = 0
Issue.Ctrl = 0
Issue.WndSwitch = 0
Issue.Total = 0
Issue.IPC = 0
Issue.DutyCycle = 0

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 0
Commit.Uop.add = 0
Commit.Uop.sub = 0
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 0
Commit.Uop.and = 0
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 0
Commit.Uop.store = 0
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 0
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 0
Commit.Logic = 0
Commit.FloatingPoint = 0
Commit.Memory = 0
Commit.Ctrl = 0
Commit.WndSwitch = 0
Commit.Total = 0
Commit.IPC = 0
Commit.DutyCycle = 0

; Committed branches
Commit.Branches = 0
Commit.Squashed = 0
Commit.Mispred = 0
Commit.PredAcc = 0

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 0
ROB.Writes = 0
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 0
IQ.Writes = 0
IQ.WakeupAccesses = 0
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 0
LSQ.Writes = 0
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 0
RF_Int.Writes = 0
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RAT.IntReads = 0
RAT.IntWrites = 0
RAT.FpReads = 0
RAT.FpWrites = 0
BTB.Reads = 0
BTB.Writes = 0


; Statistics for core 6 - thread 1
[ c6t1 ]

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 0
Dispatch.Uop.add = 0
Dispatch.Uop.sub = 0
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 0
Dispatch.Uop.and = 0
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 0
Dispatch.Uop.store = 0
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 0
Dispatch.Uop.ret = 0
Dispatch.Uop.jump = 0
Dispatch.Uop.branch = 0
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 0
Dispatch.Logic = 0
Dispatch.FloatingPoint = 0
Dispatch.Memory = 0
Dispatch.Ctrl = 0
Dispatch.WndSwitch = 0
Dispatch.Total = 0
Dispatch.IPC = 0
Dispatch.DutyCycle = 0

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 0
Issue.Uop.add = 0
Issue.Uop.sub = 0
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 0
Issue.Uop.and = 0
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 0
Issue.Uop.store = 0
Issue.Uop.prefetch = 0
Issue.Uop.call = 0
Issue.Uop.ret = 0
Issue.Uop.jump = 0
Issue.Uop.branch = 0
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 0
Issue.Logic = 0
Issue.FloatingPoint = 0
Issue.Memory = 0
Issue.Ctrl = 0
Issue.WndSwitch = 0
Issue.Total = 0
Issue.IPC = 0
Issue.DutyCycle = 0

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 0
Commit.Uop.add = 0
Commit.Uop.sub = 0
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 0
Commit.Uop.and = 0
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 0
Commit.Uop.store = 0
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 0
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 0
Commit.Logic = 0
Commit.FloatingPoint = 0
Commit.Memory = 0
Commit.Ctrl = 0
Commit.WndSwitch = 0
Commit.Total = 0
Commit.IPC = 0
Commit.DutyCycle = 0

; Committed branches
Commit.Branches = 0
Commit.Squashed = 0
Commit.Mispred = 0
Commit.PredAcc = 0

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 0
ROB.Writes = 0
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 0
IQ.Writes = 0
IQ.WakeupAccesses = 0
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 0
LSQ.Writes = 0
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 0
RF_Int.Writes = 0
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RAT.IntReads = 0
RAT.IntWrites = 0
RAT.FpReads = 0
RAT.FpWrites = 0
BTB.Reads = 0
BTB.Writes = 0


; Statistics for core 7
[ c7 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 0
fu.IntAdd.Denied = 0
fu.IntAdd.WaitingTime = 0
fu.IntMult.Accesses = 0
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 0
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 0
fu.EffAddr.Denied = 0
fu.EffAddr.WaitingTime = 0
fu.Logic.Accesses = 0
fu.Logic.Denied = 0
fu.Logic.WaitingTime = 0
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatComp.Accesses = 0
fu.FloatComp.Denied = 0
fu.FloatComp.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XMMIntAdd.Accesses = 0
fu.XMMIntAdd.Denied = 0
fu.XMMIntAdd.WaitingTime = 0
fu.XMMIntMult.Accesses = 0
fu.XMMIntMult.Denied = 0
fu.XMMIntMult.WaitingTime = 0
fu.XMMIntDiv.Accesses = 0
fu.XMMIntDiv.Denied = 0
fu.XMMIntDiv.WaitingTime = 0
fu.XMMLogic.Accesses = 0
fu.XMMLogic.Denied = 0
fu.XMMLogic.WaitingTime = 0
fu.XMMFloatAdd.Accesses = 0
fu.XMMFloatAdd.Denied = 0
fu.XMMFloatAdd.WaitingTime = 0
fu.XMMFloatComp.Accesses = 0
fu.XMMFloatComp.Denied = 0
fu.XMMFloatComp.WaitingTime = 0
fu.XMMFloatMult.Accesses = 0
fu.XMMFloatMult.Denied = 0
fu.XMMFloatMult.WaitingTime = 0
fu.XMMFloatDiv.Accesses = 0
fu.XMMFloatDiv.Denied = 0
fu.XMMFloatDiv.WaitingTime = 0
fu.XMMFloatConv.Accesses = 0
fu.XMMFloatConv.Denied = 0
fu.XMMFloatConv.WaitingTime = 0
fu.XMMFloatComplex.Accesses = 0
fu.XMMFloatComplex.Denied = 0
fu.XMMFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 0
Dispatch.Stall.spec = 0
Dispatch.Stall.uop_queue = 0
Dispatch.Stall.rob = 0
Dispatch.Stall.iq = 0
Dispatch.Stall.lsq = 0
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 253231104

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 0
Dispatch.Uop.add = 0
Dispatch.Uop.sub = 0
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 0
Dispatch.Uop.and = 0
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 0
Dispatch.Uop.store = 0
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 0
Dispatch.Uop.ret = 0
Dispatch.Uop.jump = 0
Dispatch.Uop.branch = 0
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 0
Dispatch.Logic = 0
Dispatch.FloatingPoint = 0
Dispatch.Memory = 0
Dispatch.Ctrl = 0
Dispatch.WndSwitch = 0
Dispatch.Total = 0
Dispatch.IPC = 0
Dispatch.DutyCycle = 0

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 0
Issue.Uop.add = 0
Issue.Uop.sub = 0
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 0
Issue.Uop.and = 0
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 0
Issue.Uop.store = 0
Issue.Uop.prefetch = 0
Issue.Uop.call = 0
Issue.Uop.ret = 0
Issue.Uop.jump = 0
Issue.Uop.branch = 0
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 0
Issue.Logic = 0
Issue.FloatingPoint = 0
Issue.Memory = 0
Issue.Ctrl = 0
Issue.WndSwitch = 0
Issue.Total = 0
Issue.IPC = 0
Issue.DutyCycle = 0

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 0
Commit.Uop.add = 0
Commit.Uop.sub = 0
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 0
Commit.Uop.and = 0
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 0
Commit.Uop.store = 0
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 0
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 0
Commit.Logic = 0
Commit.FloatingPoint = 0
Commit.Memory = 0
Commit.Ctrl = 0
Commit.WndSwitch = 0
Commit.Total = 0
Commit.IPC = 0
Commit.DutyCycle = 0

; Committed branches
Commit.Branches = 0
Commit.Squashed = 0
Commit.Mispred = 0
Commit.PredAcc = 0

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure


; Statistics for core 7 - thread 0
[ c7t0 ]

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 0
Dispatch.Uop.add = 0
Dispatch.Uop.sub = 0
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 0
Dispatch.Uop.and = 0
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 0
Dispatch.Uop.store = 0
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 0
Dispatch.Uop.ret = 0
Dispatch.Uop.jump = 0
Dispatch.Uop.branch = 0
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 0
Dispatch.Logic = 0
Dispatch.FloatingPoint = 0
Dispatch.Memory = 0
Dispatch.Ctrl = 0
Dispatch.WndSwitch = 0
Dispatch.Total = 0
Dispatch.IPC = 0
Dispatch.DutyCycle = 0

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 0
Issue.Uop.add = 0
Issue.Uop.sub = 0
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 0
Issue.Uop.and = 0
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 0
Issue.Uop.store = 0
Issue.Uop.prefetch = 0
Issue.Uop.call = 0
Issue.Uop.ret = 0
Issue.Uop.jump = 0
Issue.Uop.branch = 0
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 0
Issue.Logic = 0
Issue.FloatingPoint = 0
Issue.Memory = 0
Issue.Ctrl = 0
Issue.WndSwitch = 0
Issue.Total = 0
Issue.IPC = 0
Issue.DutyCycle = 0

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 0
Commit.Uop.add = 0
Commit.Uop.sub = 0
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 0
Commit.Uop.and = 0
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 0
Commit.Uop.store = 0
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 0
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 0
Commit.Logic = 0
Commit.FloatingPoint = 0
Commit.Memory = 0
Commit.Ctrl = 0
Commit.WndSwitch = 0
Commit.Total = 0
Commit.IPC = 0
Commit.DutyCycle = 0

; Committed branches
Commit.Branches = 0
Commit.Squashed = 0
Commit.Mispred = 0
Commit.PredAcc = 0

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 0
ROB.Writes = 0
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 0
IQ.Writes = 0
IQ.WakeupAccesses = 0
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 0
LSQ.Writes = 0
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 0
RF_Int.Writes = 0
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RAT.IntReads = 0
RAT.IntWrites = 0
RAT.FpReads = 0
RAT.FpWrites = 0
BTB.Reads = 0
BTB.Writes = 0


; Statistics for core 7 - thread 1
[ c7t1 ]

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 0
Dispatch.Uop.add = 0
Dispatch.Uop.sub = 0
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 0
Dispatch.Uop.and = 0
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 0
Dispatch.Uop.store = 0
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 0
Dispatch.Uop.ret = 0
Dispatch.Uop.jump = 0
Dispatch.Uop.branch = 0
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 0
Dispatch.Logic = 0
Dispatch.FloatingPoint = 0
Dispatch.Memory = 0
Dispatch.Ctrl = 0
Dispatch.WndSwitch = 0
Dispatch.Total = 0
Dispatch.IPC = 0
Dispatch.DutyCycle = 0

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 0
Issue.Uop.add = 0
Issue.Uop.sub = 0
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 0
Issue.Uop.and = 0
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 0
Issue.Uop.store = 0
Issue.Uop.prefetch = 0
Issue.Uop.call = 0
Issue.Uop.ret = 0
Issue.Uop.jump = 0
Issue.Uop.branch = 0
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 0
Issue.Logic = 0
Issue.FloatingPoint = 0
Issue.Memory = 0
Issue.Ctrl = 0
Issue.WndSwitch = 0
Issue.Total = 0
Issue.IPC = 0
Issue.DutyCycle = 0

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 0
Commit.Uop.add = 0
Commit.Uop.sub = 0
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 0
Commit.Uop.and = 0
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 0
Commit.Uop.store = 0
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 0
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 0
Commit.Logic = 0
Commit.FloatingPoint = 0
Commit.Memory = 0
Commit.Ctrl = 0
Commit.WndSwitch = 0
Commit.Total = 0
Commit.IPC = 0
Commit.DutyCycle = 0

; Committed branches
Commit.Branches = 0
Commit.Squashed = 0
Commit.Mispred = 0
Commit.PredAcc = 0

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 32
ROB.Full = 0
ROB.Reads = 0
ROB.Writes = 0
IQ.Size = 32
IQ.Full = 0
IQ.Reads = 0
IQ.Writes = 0
IQ.WakeupAccesses = 0
LSQ.Size = 26
LSQ.Full = 0
LSQ.Reads = 0
LSQ.Writes = 0
RF_Int.Size = 32
RF_Int.Full = 0
RF_Int.Reads = 0
RF_Int.Writes = 0
RF_Fp.Size = 32
RF_Fp.Full = 0
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RAT.IntReads = 0
RAT.IntWrites = 0
RAT.FpReads = 0
RAT.FpWrites = 0
BTB.Reads = 0
BTB.Writes = 0

