vhdl work ../../../../../rtl/verilog/core/cache/riscv_dcache_core.vhd
vhdl work ../../../../../rtl/verilog/core/cache/riscv_dext.vhd
vhdl work ../../../../../rtl/verilog/core/cache/riscv_icache_core.vhd
vhdl work ../../../../../rtl/verilog/core/cache/riscv_noicache_core.vhd
vhdl work ../../../../../rtl/verilog/core/decode/riscv_id.vhd
vhdl work ../../../../../rtl/verilog/core/execute/riscv_alu.vhd
vhdl work ../../../../../rtl/verilog/core/execute/riscv_bu.vhd
vhdl work ../../../../../rtl/verilog/core/execute/riscv_div.vhd
vhdl work ../../../../../rtl/verilog/core/execute/riscv_execution.vhd
vhdl work ../../../../../rtl/verilog/core/execute/riscv_lsu.vhd
vhdl work ../../../../../rtl/verilog/core/execute/riscv_mul.vhd
vhdl work ../../../../../rtl/verilog/core/fetch/riscv_if.vhd
vhdl work ../../../../../rtl/verilog/core/memory/riscv_dmem_ctrl.vhd
vhdl work ../../../../../rtl/verilog/core/memory/riscv_imem_ctrl.vhd
vhdl work ../../../../../rtl/verilog/core/memory/riscv_membuf.vhd
vhdl work ../../../../../rtl/verilog/core/memory/riscv_memmisaligned.vhd
vhdl work ../../../../../rtl/verilog/core/memory/riscv_mmu.vhd
vhdl work ../../../../../rtl/verilog/core/memory/riscv_mux.vhd
vhdl work ../../../../../rtl/verilog/core/memory/riscv_pmachk.vhd
vhdl work ../../../../../rtl/verilog/core/memory/riscv_pmpchk.vhd
vhdl work ../../../../../rtl/verilog/core/riscv_bp.vhd
vhdl work ../../../../../rtl/verilog/core/riscv_core.vhd
vhdl work ../../../../../rtl/verilog/core/riscv_du.vhd
vhdl work ../../../../../rtl/verilog/core/riscv_memory.vhd
vhdl work ../../../../../rtl/verilog/core/riscv_rf.vhd
vhdl work ../../../../../rtl/verilog/core/riscv_state.vhd
vhdl work ../../../../../rtl/verilog/core/riscv_wb.vhd

vhdl work ../../../../../rtl/verilog/memory/riscv_ram_1r1w_generic.vhd
vhdl work ../../../../../rtl/verilog/memory/riscv_ram_1r1w.vhd
vhdl work ../../../../../rtl/verilog/memory/riscv_ram_1rw_generic.vhd
vhdl work ../../../../../rtl/verilog/memory/riscv_ram_1rw.vhd
vhdl work ../../../../../rtl/verilog/memory/riscv_ram_queue.vhd

vhdl work ../../../../../rtl/verilog/pu/riscv_biu2axi4.vhd
vhdl work ../../../../../rtl/verilog/pu/riscv_pu_axi4.vhd

vhdl work ../../../../../bench/verilog/tests/riscv_dbg_bfm.vhd
vhdl work ../../../../../bench/verilog/tests/riscv_htif.vhd
vhdl work ../../../../../bench/verilog/tests/riscv_memory_model_axi4.vhd
vhdl work ../../../../../bench/verilog/tests/riscv_mmio_if_axi4.vhd
vhdl work ../../../../../bench/verilog/tests/riscv_testbench_axi4.vhd
