<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MipsSEFrameLowering.cpp source code [llvm/llvm/lib/Target/Mips/MipsSEFrameLowering.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Mips/MipsSEFrameLowering.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Mips</a>/<a href='MipsSEFrameLowering.cpp.html'>MipsSEFrameLowering.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- MipsSEFrameLowering.cpp - Mips32/64 Frame Information --------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the Mips32/64 implementation of TargetFrameLowering class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="MipsSEFrameLowering.h.html">"MipsSEFrameLowering.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="MCTargetDesc/MipsABIInfo.h.html">"MCTargetDesc/MipsABIInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="MipsMachineFunction.h.html">"MipsMachineFunction.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="MipsRegisterInfo.h.html">"MipsRegisterInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="MipsSEInstrInfo.h.html">"MipsSEInstrInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="MipsSubtarget.h.html">"MipsSubtarget.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/ADT/StringRef.h.html">"llvm/ADT/StringRef.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/ADT/StringSwitch.h.html">"llvm/ADT/StringSwitch.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineModuleInfo.h.html">"llvm/CodeGen/MachineModuleInfo.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/CodeGen/RegisterScavenging.h.html">"llvm/CodeGen/RegisterScavenging.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/IR/DebugLoc.h.html">"llvm/IR/DebugLoc.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/MC/MCDwarf.h.html">"llvm/MC/MCDwarf.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/MC/MachineLocation.h.html">"llvm/MC/MachineLocation.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../include/llvm/Support/CodeGen.h.html">"llvm/Support/CodeGen.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><em>static</em> <span class="namespace">llvm::cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="48">48</th><td><dfn class="tu decl def" id="CHERICFI" title='CHERICFI' data-type='llvm::cl::opt&lt;bool&gt;' data-ref="CHERICFI">CHERICFI</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="49">49</th><td>      <q>"cheri-cfi"</q>, <span class="namespace">llvm::cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::NotHidden" title='llvm::cl::OptionHidden::NotHidden' data-ref="llvm::cl::OptionHidden::NotHidden">NotHidden</a>,</td></tr>
<tr><th id="50">50</th><td>      <span class="namespace">llvm::cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Spill return addresses as capabilities"</q>),</td></tr>
<tr><th id="51">51</th><td>      <span class="namespace">llvm::cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>));</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><em>static</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <dfn class="tu decl def" id="_ZL12getMFHiLoOpcj" title='getMFHiLoOpc' data-type='std::pair&lt;unsigned int, unsigned int&gt; getMFHiLoOpc(unsigned int Src)' data-ref="_ZL12getMFHiLoOpcj">getMFHiLoOpc</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="110Src" title='Src' data-type='unsigned int' data-ref="110Src">Src</dfn>) {</td></tr>
<tr><th id="57">57</th><td>  <b>if</b> (Mips::<span class='error' title="no member named &apos;ACC64RegClass&apos; in namespace &apos;llvm::Mips&apos;">ACC64RegClass</span>.contains(Src))</td></tr>
<tr><th id="58">58</th><td>    <b>return</b> std::make_pair((<em>unsigned</em>)Mips::<span class='error' title="no member named &apos;PseudoMFHI&apos; in namespace &apos;llvm::Mips&apos;">PseudoMFHI</span>,</td></tr>
<tr><th id="59">59</th><td>                          (<em>unsigned</em>)Mips::<span class='error' title="no member named &apos;PseudoMFLO&apos; in namespace &apos;llvm::Mips&apos;">PseudoMFLO</span>);</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td>  <b>if</b> (Mips::<span class='error' title="no member named &apos;ACC64DSPRegClass&apos; in namespace &apos;llvm::Mips&apos;">ACC64DSPRegClass</span>.contains(Src))</td></tr>
<tr><th id="62">62</th><td>    <b>return</b> std::make_pair((<em>unsigned</em>)Mips::<span class='error' title="no member named &apos;MFHI_DSP&apos; in namespace &apos;llvm::Mips&apos;">MFHI_DSP</span>, (<em>unsigned</em>)Mips::<span class='error' title="no member named &apos;MFLO_DSP&apos; in namespace &apos;llvm::Mips&apos;">MFLO_DSP</span>);</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td>  <b>if</b> (Mips::<span class='error' title="no member named &apos;ACC128RegClass&apos; in namespace &apos;llvm::Mips&apos;">ACC128RegClass</span>.contains(Src))</td></tr>
<tr><th id="65">65</th><td>    <b>return</b> std::make_pair((<em>unsigned</em>)Mips::<span class='error' title="no member named &apos;PseudoMFHI64&apos; in namespace &apos;llvm::Mips&apos;">PseudoMFHI64</span>,</td></tr>
<tr><th id="66">66</th><td>                          (<em>unsigned</em>)Mips::<span class='error' title="no member named &apos;PseudoMFLO64&apos; in namespace &apos;llvm::Mips&apos;">PseudoMFLO64</span>);</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td>  <b>return</b> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<var>0</var>, <var>0</var>);</td></tr>
<tr><th id="69">69</th><td>}</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><b>namespace</b> {</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><i class="doc" data-doc="(anonymousnamespace)::ExpandPseudo">/// Helper class to expand pseudos.</i></td></tr>
<tr><th id="74">74</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::ExpandPseudo" title='(anonymous namespace)::ExpandPseudo' data-ref="(anonymousnamespace)::ExpandPseudo">ExpandPseudo</dfn> {</td></tr>
<tr><th id="75">75</th><td><b>public</b>:</td></tr>
<tr><th id="76">76</th><td>  <a class="tu decl" href="#_ZN12_GLOBAL__N_112ExpandPseudoC1ERN4llvm15MachineFunctionE" title='(anonymous namespace)::ExpandPseudo::ExpandPseudo' data-type='void (anonymous namespace)::ExpandPseudo::ExpandPseudo(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_112ExpandPseudoC1ERN4llvm15MachineFunctionE">ExpandPseudo</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="111MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="111MF">MF</dfn>);</td></tr>
<tr><th id="77">77</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_112ExpandPseudo6expandEv" title='(anonymous namespace)::ExpandPseudo::expand' data-type='bool (anonymous namespace)::ExpandPseudo::expand()' data-ref="_ZN12_GLOBAL__N_112ExpandPseudo6expandEv">expand</a>();</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><b>private</b>:</td></tr>
<tr><th id="80">80</th><td>  <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::ExpandPseudo::Iter" title='(anonymous namespace)::ExpandPseudo::Iter' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::ExpandPseudo::Iter">Iter</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a>;</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_112ExpandPseudo11expandInstrERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::ExpandPseudo::expandInstr' data-type='bool (anonymous namespace)::ExpandPseudo::expandInstr(llvm::MachineBasicBlock &amp; MBB, Iter I)' data-ref="_ZN12_GLOBAL__N_112ExpandPseudo11expandInstrERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">expandInstr</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="112MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="112MBB">MBB</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::ExpandPseudo::Iter" title='(anonymous namespace)::ExpandPseudo::Iter' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::ExpandPseudo::Iter">Iter</a> <dfn class="local col3 decl" id="113I" title='I' data-type='Iter' data-ref="113I">I</dfn>);</td></tr>
<tr><th id="83">83</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_112ExpandPseudo15expandLoadCCondERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::ExpandPseudo::expandLoadCCond' data-type='void (anonymous namespace)::ExpandPseudo::expandLoadCCond(llvm::MachineBasicBlock &amp; MBB, Iter I)' data-ref="_ZN12_GLOBAL__N_112ExpandPseudo15expandLoadCCondERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">expandLoadCCond</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="114MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="114MBB">MBB</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::ExpandPseudo::Iter" title='(anonymous namespace)::ExpandPseudo::Iter' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::ExpandPseudo::Iter">Iter</a> <dfn class="local col5 decl" id="115I" title='I' data-type='Iter' data-ref="115I">I</dfn>);</td></tr>
<tr><th id="84">84</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_112ExpandPseudo16expandStoreCCondERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::ExpandPseudo::expandStoreCCond' data-type='void (anonymous namespace)::ExpandPseudo::expandStoreCCond(llvm::MachineBasicBlock &amp; MBB, Iter I)' data-ref="_ZN12_GLOBAL__N_112ExpandPseudo16expandStoreCCondERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">expandStoreCCond</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="116MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="116MBB">MBB</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::ExpandPseudo::Iter" title='(anonymous namespace)::ExpandPseudo::Iter' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::ExpandPseudo::Iter">Iter</a> <dfn class="local col7 decl" id="117I" title='I' data-type='Iter' data-ref="117I">I</dfn>);</td></tr>
<tr><th id="85">85</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_112ExpandPseudo13expandLoadACCERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj" title='(anonymous namespace)::ExpandPseudo::expandLoadACC' data-type='void (anonymous namespace)::ExpandPseudo::expandLoadACC(llvm::MachineBasicBlock &amp; MBB, Iter I, unsigned int RegSize)' data-ref="_ZN12_GLOBAL__N_112ExpandPseudo13expandLoadACCERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj">expandLoadACC</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="118MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="118MBB">MBB</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::ExpandPseudo::Iter" title='(anonymous namespace)::ExpandPseudo::Iter' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::ExpandPseudo::Iter">Iter</a> <dfn class="local col9 decl" id="119I" title='I' data-type='Iter' data-ref="119I">I</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="120RegSize" title='RegSize' data-type='unsigned int' data-ref="120RegSize">RegSize</dfn>);</td></tr>
<tr><th id="86">86</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_112ExpandPseudo14expandStoreACCERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjj" title='(anonymous namespace)::ExpandPseudo::expandStoreACC' data-type='void (anonymous namespace)::ExpandPseudo::expandStoreACC(llvm::MachineBasicBlock &amp; MBB, Iter I, unsigned int MFHiOpc, unsigned int MFLoOpc, unsigned int RegSize)' data-ref="_ZN12_GLOBAL__N_112ExpandPseudo14expandStoreACCERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjj">expandStoreACC</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="121MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="121MBB">MBB</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::ExpandPseudo::Iter" title='(anonymous namespace)::ExpandPseudo::Iter' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::ExpandPseudo::Iter">Iter</a> <dfn class="local col2 decl" id="122I" title='I' data-type='Iter' data-ref="122I">I</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="123MFHiOpc" title='MFHiOpc' data-type='unsigned int' data-ref="123MFHiOpc">MFHiOpc</dfn>,</td></tr>
<tr><th id="87">87</th><td>                      <em>unsigned</em> <dfn class="local col4 decl" id="124MFLoOpc" title='MFLoOpc' data-type='unsigned int' data-ref="124MFLoOpc">MFLoOpc</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="125RegSize" title='RegSize' data-type='unsigned int' data-ref="125RegSize">RegSize</dfn>);</td></tr>
<tr><th id="88">88</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_112ExpandPseudo10expandCopyERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::ExpandPseudo::expandCopy' data-type='bool (anonymous namespace)::ExpandPseudo::expandCopy(llvm::MachineBasicBlock &amp; MBB, Iter I)' data-ref="_ZN12_GLOBAL__N_112ExpandPseudo10expandCopyERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">expandCopy</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="126MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="126MBB">MBB</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::ExpandPseudo::Iter" title='(anonymous namespace)::ExpandPseudo::Iter' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::ExpandPseudo::Iter">Iter</a> <dfn class="local col7 decl" id="127I" title='I' data-type='Iter' data-ref="127I">I</dfn>);</td></tr>
<tr><th id="89">89</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_112ExpandPseudo13expandCopyACCERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjj" title='(anonymous namespace)::ExpandPseudo::expandCopyACC' data-type='bool (anonymous namespace)::ExpandPseudo::expandCopyACC(llvm::MachineBasicBlock &amp; MBB, Iter I, unsigned int MFHiOpc, unsigned int MFLoOpc)' data-ref="_ZN12_GLOBAL__N_112ExpandPseudo13expandCopyACCERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjj">expandCopyACC</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="128MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="128MBB">MBB</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::ExpandPseudo::Iter" title='(anonymous namespace)::ExpandPseudo::Iter' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::ExpandPseudo::Iter">Iter</a> <dfn class="local col9 decl" id="129I" title='I' data-type='Iter' data-ref="129I">I</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="130MFHiOpc" title='MFHiOpc' data-type='unsigned int' data-ref="130MFHiOpc">MFHiOpc</dfn>,</td></tr>
<tr><th id="90">90</th><td>                     <em>unsigned</em> <dfn class="local col1 decl" id="131MFLoOpc" title='MFLoOpc' data-type='unsigned int' data-ref="131MFLoOpc">MFLoOpc</dfn>);</td></tr>
<tr><th id="91">91</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_112ExpandPseudo18expandBuildPairF64ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEb" title='(anonymous namespace)::ExpandPseudo::expandBuildPairF64' data-type='bool (anonymous namespace)::ExpandPseudo::expandBuildPairF64(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator I, bool FP64) const' data-ref="_ZNK12_GLOBAL__N_112ExpandPseudo18expandBuildPairF64ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEb">expandBuildPairF64</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="132MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="132MBB">MBB</dfn>,</td></tr>
<tr><th id="92">92</th><td>                          <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="133I" title='I' data-type='MachineBasicBlock::iterator' data-ref="133I">I</dfn>, <em>bool</em> <dfn class="local col4 decl" id="134FP64" title='FP64' data-type='bool' data-ref="134FP64">FP64</dfn>) <em>const</em>;</td></tr>
<tr><th id="93">93</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_112ExpandPseudo23expandExtractElementF64ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEb" title='(anonymous namespace)::ExpandPseudo::expandExtractElementF64' data-type='bool (anonymous namespace)::ExpandPseudo::expandExtractElementF64(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator I, bool FP64) const' data-ref="_ZNK12_GLOBAL__N_112ExpandPseudo23expandExtractElementF64ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEb">expandExtractElementF64</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="135MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="135MBB">MBB</dfn>,</td></tr>
<tr><th id="94">94</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="136I" title='I' data-type='MachineBasicBlock::iterator' data-ref="136I">I</dfn>, <em>bool</em> <dfn class="local col7 decl" id="137FP64" title='FP64' data-type='bool' data-ref="137FP64">FP64</dfn>) <em>const</em>;</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::ExpandPseudo::MF" title='(anonymous namespace)::ExpandPseudo::MF' data-type='llvm::MachineFunction &amp;' data-ref="(anonymousnamespace)::ExpandPseudo::MF">MF</dfn>;</td></tr>
<tr><th id="97">97</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::ExpandPseudo::MRI" title='(anonymous namespace)::ExpandPseudo::MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="(anonymousnamespace)::ExpandPseudo::MRI">MRI</dfn>;</td></tr>
<tr><th id="98">98</th><td>  <em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::ExpandPseudo::Subtarget" title='(anonymous namespace)::ExpandPseudo::Subtarget' data-type='const llvm::MipsSubtarget &amp;' data-ref="(anonymousnamespace)::ExpandPseudo::Subtarget">Subtarget</dfn>;</td></tr>
<tr><th id="99">99</th><td>  <em>const</em> <a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo">MipsSEInstrInfo</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::ExpandPseudo::TII" title='(anonymous namespace)::ExpandPseudo::TII' data-type='const llvm::MipsSEInstrInfo &amp;' data-ref="(anonymousnamespace)::ExpandPseudo::TII">TII</dfn>;</td></tr>
<tr><th id="100">100</th><td>  <em>const</em> <a class="type" href="MipsRegisterInfo.h.html#llvm::MipsRegisterInfo" title='llvm::MipsRegisterInfo' data-ref="llvm::MipsRegisterInfo">MipsRegisterInfo</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::ExpandPseudo::RegInfo" title='(anonymous namespace)::ExpandPseudo::RegInfo' data-type='const llvm::MipsRegisterInfo &amp;' data-ref="(anonymousnamespace)::ExpandPseudo::RegInfo">RegInfo</dfn>;</td></tr>
<tr><th id="101">101</th><td>};</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td><a class="tu type" href="#(anonymousnamespace)::ExpandPseudo" title='(anonymous namespace)::ExpandPseudo' data-ref="(anonymousnamespace)::ExpandPseudo">ExpandPseudo</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_112ExpandPseudoC1ERN4llvm15MachineFunctionE" title='(anonymous namespace)::ExpandPseudo::ExpandPseudo' data-type='void (anonymous namespace)::ExpandPseudo::ExpandPseudo(llvm::MachineFunction &amp; MF_)' data-ref="_ZN12_GLOBAL__N_112ExpandPseudoC1ERN4llvm15MachineFunctionE">ExpandPseudo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="138MF_" title='MF_' data-type='llvm::MachineFunction &amp;' data-ref="138MF_">MF_</dfn>)</td></tr>
<tr><th id="106">106</th><td>    : <a class="tu member" href="#(anonymousnamespace)::ExpandPseudo::MF" title='(anonymous namespace)::ExpandPseudo::MF' data-use='w' data-ref="(anonymousnamespace)::ExpandPseudo::MF">MF</a>(<a class="local col8 ref" href="#138MF_" title='MF_' data-ref="138MF_">MF_</a>), <a class="tu member" href="#(anonymousnamespace)::ExpandPseudo::MRI" title='(anonymous namespace)::ExpandPseudo::MRI' data-use='w' data-ref="(anonymousnamespace)::ExpandPseudo::MRI">MRI</a>(<a class="tu member" href="#(anonymousnamespace)::ExpandPseudo::MF" title='(anonymous namespace)::ExpandPseudo::MF' data-use='m' data-ref="(anonymousnamespace)::ExpandPseudo::MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>()),</td></tr>
<tr><th id="107">107</th><td>      <a class="tu member" href="#(anonymousnamespace)::ExpandPseudo::Subtarget" title='(anonymous namespace)::ExpandPseudo::Subtarget' data-use='w' data-ref="(anonymousnamespace)::ExpandPseudo::Subtarget">Subtarget</a>(<span class='error' title="no viable conversion from &apos;const llvm::TargetSubtargetInfo&apos; to &apos;const llvm::MipsSubtarget&apos;"><b>static_cast</b></span>&lt;<em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget">MipsSubtarget</a> &amp;&gt;(<a class="tu member" href="#(anonymousnamespace)::ExpandPseudo::MF" title='(anonymous namespace)::ExpandPseudo::MF' data-use='m' data-ref="(anonymousnamespace)::ExpandPseudo::MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>())),</td></tr>
<tr><th id="108">108</th><td>      <a class="tu member" href="#(anonymousnamespace)::ExpandPseudo::TII" title='(anonymous namespace)::ExpandPseudo::TII' data-use='w' data-ref="(anonymousnamespace)::ExpandPseudo::TII">TII</a>(*<b>static_cast</b>&lt;<em>const</em> <a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo">MipsSEInstrInfo</a> *&gt;(<a class="tu member" href="#(anonymousnamespace)::ExpandPseudo::Subtarget" title='(anonymous namespace)::ExpandPseudo::Subtarget' data-use='m' data-ref="(anonymousnamespace)::ExpandPseudo::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget12getInstrInfoEv" title='llvm::MipsSubtarget::getInstrInfo' data-ref="_ZNK4llvm13MipsSubtarget12getInstrInfoEv">getInstrInfo</a>())),</td></tr>
<tr><th id="109">109</th><td>      <a class="tu member" href="#(anonymousnamespace)::ExpandPseudo::RegInfo" title='(anonymous namespace)::ExpandPseudo::RegInfo' data-use='w' data-ref="(anonymousnamespace)::ExpandPseudo::RegInfo">RegInfo</a>(*<a class="tu member" href="#(anonymousnamespace)::ExpandPseudo::Subtarget" title='(anonymous namespace)::ExpandPseudo::Subtarget' data-use='m' data-ref="(anonymousnamespace)::ExpandPseudo::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget15getRegisterInfoEv" title='llvm::MipsSubtarget::getRegisterInfo' data-ref="_ZNK4llvm13MipsSubtarget15getRegisterInfoEv">getRegisterInfo</a>()) {}</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ExpandPseudo" title='(anonymous namespace)::ExpandPseudo' data-ref="(anonymousnamespace)::ExpandPseudo">ExpandPseudo</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_112ExpandPseudo6expandEv" title='(anonymous namespace)::ExpandPseudo::expand' data-type='bool (anonymous namespace)::ExpandPseudo::expand()' data-ref="_ZN12_GLOBAL__N_112ExpandPseudo6expandEv">expand</dfn>() {</td></tr>
<tr><th id="112">112</th><td>  <em>bool</em> <dfn class="local col9 decl" id="139Expanded" title='Expanded' data-type='bool' data-ref="139Expanded">Expanded</dfn> = <b>false</b>;</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col0 decl" id="140MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="140MBB">MBB</dfn> : <a class="tu member" href="#(anonymousnamespace)::ExpandPseudo::MF" title='(anonymous namespace)::ExpandPseudo::MF' data-ref="(anonymousnamespace)::ExpandPseudo::MF">MF</a>) {</td></tr>
<tr><th id="115">115</th><td>    <b>for</b> (<a class="tu typedef" href="#(anonymousnamespace)::ExpandPseudo::Iter" title='(anonymous namespace)::ExpandPseudo::Iter' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::ExpandPseudo::Iter">Iter</a> <dfn class="local col1 decl" id="141I" title='I' data-type='Iter' data-ref="141I">I</dfn> = <a class="local col0 ref" href="#140MBB" title='MBB' data-ref="140MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col2 decl" id="142End" title='End' data-type='Iter' data-ref="142End">End</dfn> = <a class="local col0 ref" href="#140MBB" title='MBB' data-ref="140MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(); <a class="local col1 ref" href="#141I" title='I' data-ref="141I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col2 ref" href="#142End" title='End' data-ref="142End">End</a>;)</td></tr>
<tr><th id="116">116</th><td>      <a class="local col9 ref" href="#139Expanded" title='Expanded' data-ref="139Expanded">Expanded</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_112ExpandPseudo11expandInstrERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::ExpandPseudo::expandInstr' data-use='c' data-ref="_ZN12_GLOBAL__N_112ExpandPseudo11expandInstrERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">expandInstr</a>(<span class='refarg'><a class="local col0 ref" href="#140MBB" title='MBB' data-ref="140MBB">MBB</a></span>, <a class="local col1 ref" href="#141I" title='I' data-ref="141I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>);</td></tr>
<tr><th id="117">117</th><td>  }</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td>  <b>return</b> <a class="local col9 ref" href="#139Expanded" title='Expanded' data-ref="139Expanded">Expanded</a>;</td></tr>
<tr><th id="120">120</th><td>}</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ExpandPseudo" title='(anonymous namespace)::ExpandPseudo' data-ref="(anonymousnamespace)::ExpandPseudo">ExpandPseudo</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_112ExpandPseudo11expandInstrERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::ExpandPseudo::expandInstr' data-type='bool (anonymous namespace)::ExpandPseudo::expandInstr(llvm::MachineBasicBlock &amp; MBB, Iter I)' data-ref="_ZN12_GLOBAL__N_112ExpandPseudo11expandInstrERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">expandInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="143MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="143MBB">MBB</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::ExpandPseudo::Iter" title='(anonymous namespace)::ExpandPseudo::Iter' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::ExpandPseudo::Iter">Iter</a> <dfn class="local col4 decl" id="144I" title='I' data-type='Iter' data-ref="144I">I</dfn>) {</td></tr>
<tr><th id="123">123</th><td>  <b>switch</b>(I-&gt;getOpcode()) {</td></tr>
<tr><th id="124">124</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;LOAD_CCOND_DSP&apos; in namespace &apos;llvm::Mips&apos;">LOAD_CCOND_DSP</span>:</td></tr>
<tr><th id="125">125</th><td>    expandLoadCCond(MBB, I);</td></tr>
<tr><th id="126">126</th><td>    <b>break</b>;</td></tr>
<tr><th id="127">127</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;STORE_CCOND_DSP&apos; in namespace &apos;llvm::Mips&apos;">STORE_CCOND_DSP</span>:</td></tr>
<tr><th id="128">128</th><td>    expandStoreCCond(MBB, I);</td></tr>
<tr><th id="129">129</th><td>    <b>break</b>;</td></tr>
<tr><th id="130">130</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;LOAD_ACC64&apos; in namespace &apos;llvm::Mips&apos;">LOAD_ACC64</span>:</td></tr>
<tr><th id="131">131</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;LOAD_ACC64DSP&apos; in namespace &apos;llvm::Mips&apos;">LOAD_ACC64DSP</span>:</td></tr>
<tr><th id="132">132</th><td>    expandLoadACC(MBB, I, <var>4</var>);</td></tr>
<tr><th id="133">133</th><td>    <b>break</b>;</td></tr>
<tr><th id="134">134</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;LOAD_ACC128&apos; in namespace &apos;llvm::Mips&apos;">LOAD_ACC128</span>:</td></tr>
<tr><th id="135">135</th><td>    expandLoadACC(MBB, I, <var>8</var>);</td></tr>
<tr><th id="136">136</th><td>    <b>break</b>;</td></tr>
<tr><th id="137">137</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;STORE_ACC64&apos; in namespace &apos;llvm::Mips&apos;">STORE_ACC64</span>:</td></tr>
<tr><th id="138">138</th><td>    expandStoreACC(MBB, I, Mips::<span class='error' title="no member named &apos;PseudoMFHI&apos; in namespace &apos;llvm::Mips&apos;">PseudoMFHI</span>, Mips::<span class='error' title="no member named &apos;PseudoMFLO&apos; in namespace &apos;llvm::Mips&apos;">PseudoMFLO</span>, <var>4</var>);</td></tr>
<tr><th id="139">139</th><td>    <b>break</b>;</td></tr>
<tr><th id="140">140</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;STORE_ACC64DSP&apos; in namespace &apos;llvm::Mips&apos;">STORE_ACC64DSP</span>:</td></tr>
<tr><th id="141">141</th><td>    expandStoreACC(MBB, I, Mips::<span class='error' title="no member named &apos;MFHI_DSP&apos; in namespace &apos;llvm::Mips&apos;">MFHI_DSP</span>, Mips::<span class='error' title="no member named &apos;MFLO_DSP&apos; in namespace &apos;llvm::Mips&apos;">MFLO_DSP</span>, <var>4</var>);</td></tr>
<tr><th id="142">142</th><td>    <b>break</b>;</td></tr>
<tr><th id="143">143</th><td>  <b>case</b> Mips::<span class='error' title="no member named &apos;STORE_ACC128&apos; in namespace &apos;llvm::Mips&apos;">STORE_ACC128</span>:</td></tr>
<tr><th id="144">144</th><td>    expandStoreACC(MBB, I, Mips::<span class='error' title="no member named &apos;PseudoMFHI64&apos; in namespace &apos;llvm::Mips&apos;">PseudoMFHI64</span>, Mips::<span class='error' title="no member named &apos;PseudoMFLO64&apos; in namespace &apos;llvm::Mips&apos;">PseudoMFLO64</span>, <var>8</var>);</td></tr>
<tr><th id="145">145</th><td>    <b>break</b>;</td></tr>
<tr><th id="146">146</th><td>  <b>case</b> <span class='error' title="no member named &apos;BuildPairF64&apos; in namespace &apos;llvm::Mips&apos;; did you mean &apos;llvm::MipsISD::BuildPairF64&apos;?">Mips</span>::BuildPairF64:</td></tr>
<tr><th id="147">147</th><td>    <b>if</b> (expandBuildPairF64(MBB, I, <b>false</b>))</td></tr>
<tr><th id="148">148</th><td>      MBB.erase(I);</td></tr>
<tr><th id="149">149</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="150">150</th><td>  <b>case</b> <span class='error' title="no member named &apos;BuildPairF64_64&apos; in namespace &apos;llvm::Mips&apos;; did you mean &apos;llvm::MipsISD::BuildPairF64&apos;?"><span class='error' title="duplicate case value &apos;BuildPairF64&apos;">Mips</span></span>::BuildPairF64_64:</td></tr>
<tr><th id="151">151</th><td>    <b>if</b> (expandBuildPairF64(MBB, I, <b>true</b>))</td></tr>
<tr><th id="152">152</th><td>      MBB.erase(I);</td></tr>
<tr><th id="153">153</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="154">154</th><td>  <b>case</b> <span class='error' title="no member named &apos;ExtractElementF64&apos; in namespace &apos;llvm::Mips&apos;; did you mean &apos;llvm::MipsISD::ExtractElementF64&apos;?">Mips</span>::ExtractElementF64:</td></tr>
<tr><th id="155">155</th><td>    <b>if</b> (expandExtractElementF64(MBB, I, <b>false</b>))</td></tr>
<tr><th id="156">156</th><td>      MBB.erase(I);</td></tr>
<tr><th id="157">157</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="158">158</th><td>  <b>case</b> <span class='error' title="no member named &apos;ExtractElementF64_64&apos; in namespace &apos;llvm::Mips&apos;; did you mean &apos;llvm::MipsISD::ExtractElementF64&apos;?"><span class='error' title="duplicate case value &apos;ExtractElementF64&apos;">Mips</span></span>::ExtractElementF64_64:</td></tr>
<tr><th id="159">159</th><td>    <b>if</b> (expandExtractElementF64(MBB, I, <b>true</b>))</td></tr>
<tr><th id="160">160</th><td>      MBB.erase(I);</td></tr>
<tr><th id="161">161</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="162">162</th><td>  <b>case</b> TargetOpcode::COPY:</td></tr>
<tr><th id="163">163</th><td>    <b>if</b> (!expandCopy(MBB, I))</td></tr>
<tr><th id="164">164</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="165">165</th><td>    <b>break</b>;</td></tr>
<tr><th id="166">166</th><td>  <b>default</b>:</td></tr>
<tr><th id="167">167</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="168">168</th><td>  }</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>  <a class="local col3 ref" href="#143MBB" title='MBB' data-ref="143MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#144I" title='I' data-ref="144I">I</a>);</td></tr>
<tr><th id="171">171</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="172">172</th><td>}</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ExpandPseudo" title='(anonymous namespace)::ExpandPseudo' data-ref="(anonymousnamespace)::ExpandPseudo">ExpandPseudo</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_112ExpandPseudo15expandLoadCCondERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::ExpandPseudo::expandLoadCCond' data-type='void (anonymous namespace)::ExpandPseudo::expandLoadCCond(llvm::MachineBasicBlock &amp; MBB, Iter I)' data-ref="_ZN12_GLOBAL__N_112ExpandPseudo15expandLoadCCondERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">expandLoadCCond</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="145MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="145MBB">MBB</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::ExpandPseudo::Iter" title='(anonymous namespace)::ExpandPseudo::Iter' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::ExpandPseudo::Iter">Iter</a> <dfn class="local col6 decl" id="146I" title='I' data-type='Iter' data-ref="146I">I</dfn>) {</td></tr>
<tr><th id="175">175</th><td>  <i>//  load $vr, FI</i></td></tr>
<tr><th id="176">176</th><td><i>  //  copy ccond, $vr</i></td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (I-&gt;getOperand(0).isReg() &amp;&amp; I-&gt;getOperand(1).isFI()) ? void (0) : __assert_fail (&quot;I-&gt;getOperand(0).isReg() &amp;&amp; I-&gt;getOperand(1).isFI()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEFrameLowering.cpp&quot;, 178, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#146I" title='I' data-ref="146I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col6 ref" href="#146I" title='I' data-ref="146I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>());</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="147RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="147RC">RC</dfn> = <a class="tu member" href="#(anonymousnamespace)::ExpandPseudo::RegInfo" title='(anonymous namespace)::ExpandPseudo::RegInfo' data-use='m' data-ref="(anonymousnamespace)::ExpandPseudo::RegInfo">RegInfo</a>.<a class="virtual ref" href="MipsRegisterInfo.h.html#_ZNK4llvm16MipsRegisterInfo11intRegClassEj" title='llvm::MipsRegisterInfo::intRegClass' data-ref="_ZNK4llvm16MipsRegisterInfo11intRegClassEj">intRegClass</a>(<var>4</var>);</td></tr>
<tr><th id="181">181</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="148VR" title='VR' data-type='unsigned int' data-ref="148VR">VR</dfn> = <a class="tu member" href="#(anonymousnamespace)::ExpandPseudo::MRI" title='(anonymous namespace)::ExpandPseudo::MRI' data-use='m' data-ref="(anonymousnamespace)::ExpandPseudo::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col7 ref" href="#147RC" title='RC' data-ref="147RC">RC</a>);</td></tr>
<tr><th id="182">182</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="149Dst" title='Dst' data-type='unsigned int' data-ref="149Dst">Dst</dfn> = <a class="local col6 ref" href="#146I" title='I' data-ref="146I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <dfn class="local col0 decl" id="150FI" title='FI' data-type='unsigned int' data-ref="150FI">FI</dfn> = <a class="local col6 ref" href="#146I" title='I' data-ref="146I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td>  TII.loadRegFromStack(MBB, I, VR, FI, RC, <span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetRegisterInfo *&apos; with an rvalue of type &apos;const llvm::MipsRegisterInfo *&apos;">&amp;</span>RegInfo, <var>0</var>);</td></tr>
<tr><th id="185">185</th><td>  BuildMI(MBB, I, I-&gt;getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsSEInstrInfo&apos;">get</span>(TargetOpcode::COPY), Dst)</td></tr>
<tr><th id="186">186</th><td>    .addReg(VR, RegState::Kill);</td></tr>
<tr><th id="187">187</th><td>}</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ExpandPseudo" title='(anonymous namespace)::ExpandPseudo' data-ref="(anonymousnamespace)::ExpandPseudo">ExpandPseudo</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_112ExpandPseudo16expandStoreCCondERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::ExpandPseudo::expandStoreCCond' data-type='void (anonymous namespace)::ExpandPseudo::expandStoreCCond(llvm::MachineBasicBlock &amp; MBB, Iter I)' data-ref="_ZN12_GLOBAL__N_112ExpandPseudo16expandStoreCCondERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">expandStoreCCond</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="151MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="151MBB">MBB</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::ExpandPseudo::Iter" title='(anonymous namespace)::ExpandPseudo::Iter' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::ExpandPseudo::Iter">Iter</a> <dfn class="local col2 decl" id="152I" title='I' data-type='Iter' data-ref="152I">I</dfn>) {</td></tr>
<tr><th id="190">190</th><td>  <i>//  copy $vr, ccond</i></td></tr>
<tr><th id="191">191</th><td><i>  //  store $vr, FI</i></td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (I-&gt;getOperand(0).isReg() &amp;&amp; I-&gt;getOperand(1).isFI()) ? void (0) : __assert_fail (&quot;I-&gt;getOperand(0).isReg() &amp;&amp; I-&gt;getOperand(1).isFI()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEFrameLowering.cpp&quot;, 193, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#152I" title='I' data-ref="152I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col2 ref" href="#152I" title='I' data-ref="152I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>());</td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="153RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="153RC">RC</dfn> = <a class="tu member" href="#(anonymousnamespace)::ExpandPseudo::RegInfo" title='(anonymous namespace)::ExpandPseudo::RegInfo' data-use='m' data-ref="(anonymousnamespace)::ExpandPseudo::RegInfo">RegInfo</a>.<a class="virtual ref" href="MipsRegisterInfo.h.html#_ZNK4llvm16MipsRegisterInfo11intRegClassEj" title='llvm::MipsRegisterInfo::intRegClass' data-ref="_ZNK4llvm16MipsRegisterInfo11intRegClassEj">intRegClass</a>(<var>4</var>);</td></tr>
<tr><th id="196">196</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="154VR" title='VR' data-type='unsigned int' data-ref="154VR">VR</dfn> = <a class="tu member" href="#(anonymousnamespace)::ExpandPseudo::MRI" title='(anonymous namespace)::ExpandPseudo::MRI' data-use='m' data-ref="(anonymousnamespace)::ExpandPseudo::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col3 ref" href="#153RC" title='RC' data-ref="153RC">RC</a>);</td></tr>
<tr><th id="197">197</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="155Src" title='Src' data-type='unsigned int' data-ref="155Src">Src</dfn> = <a class="local col2 ref" href="#152I" title='I' data-ref="152I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <dfn class="local col6 decl" id="156FI" title='FI' data-type='unsigned int' data-ref="156FI">FI</dfn> = <a class="local col2 ref" href="#152I" title='I' data-ref="152I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td>  BuildMI(MBB, I, I-&gt;getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsSEInstrInfo&apos;">get</span>(TargetOpcode::COPY), VR)</td></tr>
<tr><th id="200">200</th><td>    .addReg(Src, getKillRegState(I-&gt;getOperand(<var>0</var>).isKill()));</td></tr>
<tr><th id="201">201</th><td>  TII.storeRegToStack(MBB, I, VR, <b>true</b>, FI, RC, <span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetRegisterInfo *&apos; with an rvalue of type &apos;const llvm::MipsRegisterInfo *&apos;">&amp;</span>RegInfo, <var>0</var>);</td></tr>
<tr><th id="202">202</th><td>}</td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ExpandPseudo" title='(anonymous namespace)::ExpandPseudo' data-ref="(anonymousnamespace)::ExpandPseudo">ExpandPseudo</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_112ExpandPseudo13expandLoadACCERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj" title='(anonymous namespace)::ExpandPseudo::expandLoadACC' data-type='void (anonymous namespace)::ExpandPseudo::expandLoadACC(llvm::MachineBasicBlock &amp; MBB, Iter I, unsigned int RegSize)' data-ref="_ZN12_GLOBAL__N_112ExpandPseudo13expandLoadACCERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj">expandLoadACC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="157MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="157MBB">MBB</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::ExpandPseudo::Iter" title='(anonymous namespace)::ExpandPseudo::Iter' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::ExpandPseudo::Iter">Iter</a> <dfn class="local col8 decl" id="158I" title='I' data-type='Iter' data-ref="158I">I</dfn>,</td></tr>
<tr><th id="205">205</th><td>                                 <em>unsigned</em> <dfn class="local col9 decl" id="159RegSize" title='RegSize' data-type='unsigned int' data-ref="159RegSize">RegSize</dfn>) {</td></tr>
<tr><th id="206">206</th><td>  <i>//  load $vr0, FI</i></td></tr>
<tr><th id="207">207</th><td><i>  //  copy lo, $vr0</i></td></tr>
<tr><th id="208">208</th><td><i>  //  load $vr1, FI + 4</i></td></tr>
<tr><th id="209">209</th><td><i>  //  copy hi, $vr1</i></td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (I-&gt;getOperand(0).isReg() &amp;&amp; I-&gt;getOperand(1).isFI()) ? void (0) : __assert_fail (&quot;I-&gt;getOperand(0).isReg() &amp;&amp; I-&gt;getOperand(1).isFI()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEFrameLowering.cpp&quot;, 211, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#158I" title='I' data-ref="158I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col8 ref" href="#158I" title='I' data-ref="158I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>());</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="160RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="160RC">RC</dfn> = <a class="tu member" href="#(anonymousnamespace)::ExpandPseudo::RegInfo" title='(anonymous namespace)::ExpandPseudo::RegInfo' data-use='m' data-ref="(anonymousnamespace)::ExpandPseudo::RegInfo">RegInfo</a>.<a class="virtual ref" href="MipsRegisterInfo.h.html#_ZNK4llvm16MipsRegisterInfo11intRegClassEj" title='llvm::MipsRegisterInfo::intRegClass' data-ref="_ZNK4llvm16MipsRegisterInfo11intRegClassEj">intRegClass</a>(<a class="local col9 ref" href="#159RegSize" title='RegSize' data-ref="159RegSize">RegSize</a>);</td></tr>
<tr><th id="214">214</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="161VR0" title='VR0' data-type='unsigned int' data-ref="161VR0">VR0</dfn> = <a class="tu member" href="#(anonymousnamespace)::ExpandPseudo::MRI" title='(anonymous namespace)::ExpandPseudo::MRI' data-use='m' data-ref="(anonymousnamespace)::ExpandPseudo::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col0 ref" href="#160RC" title='RC' data-ref="160RC">RC</a>);</td></tr>
<tr><th id="215">215</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="162VR1" title='VR1' data-type='unsigned int' data-ref="162VR1">VR1</dfn> = <a class="tu member" href="#(anonymousnamespace)::ExpandPseudo::MRI" title='(anonymous namespace)::ExpandPseudo::MRI' data-use='m' data-ref="(anonymousnamespace)::ExpandPseudo::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col0 ref" href="#160RC" title='RC' data-ref="160RC">RC</a>);</td></tr>
<tr><th id="216">216</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="163Dst" title='Dst' data-type='unsigned int' data-ref="163Dst">Dst</dfn> = <a class="local col8 ref" href="#158I" title='I' data-ref="158I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <dfn class="local col4 decl" id="164FI" title='FI' data-type='unsigned int' data-ref="164FI">FI</dfn> = <a class="local col8 ref" href="#158I" title='I' data-ref="158I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="217">217</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="165Lo" title='Lo' data-type='unsigned int' data-ref="165Lo">Lo</dfn> = RegInfo.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::MipsRegisterInfo&apos;">getSubReg</span>(Dst, Mips::<span class='error' title="no member named &apos;sub_lo&apos; in namespace &apos;llvm::Mips&apos;">sub_lo</span>);</td></tr>
<tr><th id="218">218</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="166Hi" title='Hi' data-type='unsigned int' data-ref="166Hi">Hi</dfn> = RegInfo.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::MipsRegisterInfo&apos;">getSubReg</span>(Dst, Mips::<span class='error' title="no member named &apos;sub_hi&apos; in namespace &apos;llvm::Mips&apos;">sub_hi</span>);</td></tr>
<tr><th id="219">219</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col7 decl" id="167DL" title='DL' data-type='llvm::DebugLoc' data-ref="167DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col8 ref" href="#158I" title='I' data-ref="158I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="220">220</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col8 decl" id="168Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="168Desc">Desc</dfn> = TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsSEInstrInfo&apos;">get</span>(TargetOpcode::COPY);</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td>  TII.loadRegFromStack(MBB, I, VR0, FI, RC, <span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetRegisterInfo *&apos; with an rvalue of type &apos;const llvm::MipsRegisterInfo *&apos;">&amp;</span>RegInfo, <var>0</var>);</td></tr>
<tr><th id="223">223</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#157MBB" title='MBB' data-ref="157MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#158I" title='I' data-ref="158I">I</a>, <a class="local col7 ref" href="#167DL" title='DL' data-ref="167DL">DL</a>, <a class="local col8 ref" href="#168Desc" title='Desc' data-ref="168Desc">Desc</a>, <a class="local col5 ref" href="#165Lo" title='Lo' data-ref="165Lo">Lo</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col1 ref" href="#161VR0" title='VR0' data-ref="161VR0">VR0</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill">Kill</a>);</td></tr>
<tr><th id="224">224</th><td>  TII.loadRegFromStack(MBB, I, VR1, FI, RC, <span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetRegisterInfo *&apos; with an rvalue of type &apos;const llvm::MipsRegisterInfo *&apos;">&amp;</span>RegInfo, RegSize);</td></tr>
<tr><th id="225">225</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#157MBB" title='MBB' data-ref="157MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#158I" title='I' data-ref="158I">I</a>, <a class="local col7 ref" href="#167DL" title='DL' data-ref="167DL">DL</a>, <a class="local col8 ref" href="#168Desc" title='Desc' data-ref="168Desc">Desc</a>, <a class="local col6 ref" href="#166Hi" title='Hi' data-ref="166Hi">Hi</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col2 ref" href="#162VR1" title='VR1' data-ref="162VR1">VR1</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill">Kill</a>);</td></tr>
<tr><th id="226">226</th><td>}</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ExpandPseudo" title='(anonymous namespace)::ExpandPseudo' data-ref="(anonymousnamespace)::ExpandPseudo">ExpandPseudo</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_112ExpandPseudo14expandStoreACCERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjj" title='(anonymous namespace)::ExpandPseudo::expandStoreACC' data-type='void (anonymous namespace)::ExpandPseudo::expandStoreACC(llvm::MachineBasicBlock &amp; MBB, Iter I, unsigned int MFHiOpc, unsigned int MFLoOpc, unsigned int RegSize)' data-ref="_ZN12_GLOBAL__N_112ExpandPseudo14expandStoreACCERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjj">expandStoreACC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="169MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="169MBB">MBB</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::ExpandPseudo::Iter" title='(anonymous namespace)::ExpandPseudo::Iter' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::ExpandPseudo::Iter">Iter</a> <dfn class="local col0 decl" id="170I" title='I' data-type='Iter' data-ref="170I">I</dfn>,</td></tr>
<tr><th id="229">229</th><td>                                  <em>unsigned</em> <dfn class="local col1 decl" id="171MFHiOpc" title='MFHiOpc' data-type='unsigned int' data-ref="171MFHiOpc">MFHiOpc</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="172MFLoOpc" title='MFLoOpc' data-type='unsigned int' data-ref="172MFLoOpc">MFLoOpc</dfn>,</td></tr>
<tr><th id="230">230</th><td>                                  <em>unsigned</em> <dfn class="local col3 decl" id="173RegSize" title='RegSize' data-type='unsigned int' data-ref="173RegSize">RegSize</dfn>) {</td></tr>
<tr><th id="231">231</th><td>  <i>//  mflo $vr0, src</i></td></tr>
<tr><th id="232">232</th><td><i>  //  store $vr0, FI</i></td></tr>
<tr><th id="233">233</th><td><i>  //  mfhi $vr1, src</i></td></tr>
<tr><th id="234">234</th><td><i>  //  store $vr1, FI + 4</i></td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (I-&gt;getOperand(0).isReg() &amp;&amp; I-&gt;getOperand(1).isFI()) ? void (0) : __assert_fail (&quot;I-&gt;getOperand(0).isReg() &amp;&amp; I-&gt;getOperand(1).isFI()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEFrameLowering.cpp&quot;, 236, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#170I" title='I' data-ref="170I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col0 ref" href="#170I" title='I' data-ref="170I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>());</td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="174RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="174RC">RC</dfn> = <a class="tu member" href="#(anonymousnamespace)::ExpandPseudo::RegInfo" title='(anonymous namespace)::ExpandPseudo::RegInfo' data-use='m' data-ref="(anonymousnamespace)::ExpandPseudo::RegInfo">RegInfo</a>.<a class="virtual ref" href="MipsRegisterInfo.h.html#_ZNK4llvm16MipsRegisterInfo11intRegClassEj" title='llvm::MipsRegisterInfo::intRegClass' data-ref="_ZNK4llvm16MipsRegisterInfo11intRegClassEj">intRegClass</a>(<a class="local col3 ref" href="#173RegSize" title='RegSize' data-ref="173RegSize">RegSize</a>);</td></tr>
<tr><th id="239">239</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="175VR0" title='VR0' data-type='unsigned int' data-ref="175VR0">VR0</dfn> = <a class="tu member" href="#(anonymousnamespace)::ExpandPseudo::MRI" title='(anonymous namespace)::ExpandPseudo::MRI' data-use='m' data-ref="(anonymousnamespace)::ExpandPseudo::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col4 ref" href="#174RC" title='RC' data-ref="174RC">RC</a>);</td></tr>
<tr><th id="240">240</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="176VR1" title='VR1' data-type='unsigned int' data-ref="176VR1">VR1</dfn> = <a class="tu member" href="#(anonymousnamespace)::ExpandPseudo::MRI" title='(anonymous namespace)::ExpandPseudo::MRI' data-use='m' data-ref="(anonymousnamespace)::ExpandPseudo::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col4 ref" href="#174RC" title='RC' data-ref="174RC">RC</a>);</td></tr>
<tr><th id="241">241</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="177Src" title='Src' data-type='unsigned int' data-ref="177Src">Src</dfn> = <a class="local col0 ref" href="#170I" title='I' data-ref="170I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <dfn class="local col8 decl" id="178FI" title='FI' data-type='unsigned int' data-ref="178FI">FI</dfn> = <a class="local col0 ref" href="#170I" title='I' data-ref="170I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="242">242</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="179SrcKill" title='SrcKill' data-type='unsigned int' data-ref="179SrcKill">SrcKill</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col0 ref" href="#170I" title='I' data-ref="170I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>());</td></tr>
<tr><th id="243">243</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col0 decl" id="180DL" title='DL' data-type='llvm::DebugLoc' data-ref="180DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col0 ref" href="#170I" title='I' data-ref="170I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td>  BuildMI(MBB, I, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsSEInstrInfo&apos;">get</span>(MFLoOpc), VR0).addReg(Src);</td></tr>
<tr><th id="246">246</th><td>  TII.storeRegToStack(MBB, I, VR0, <b>true</b>, FI, RC, <span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetRegisterInfo *&apos; with an rvalue of type &apos;const llvm::MipsRegisterInfo *&apos;">&amp;</span>RegInfo, <var>0</var>);</td></tr>
<tr><th id="247">247</th><td>  BuildMI(MBB, I, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsSEInstrInfo&apos;">get</span>(MFHiOpc), VR1).addReg(Src, SrcKill);</td></tr>
<tr><th id="248">248</th><td>  TII.storeRegToStack(MBB, I, VR1, <b>true</b>, FI, RC, <span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetRegisterInfo *&apos; with an rvalue of type &apos;const llvm::MipsRegisterInfo *&apos;">&amp;</span>RegInfo, RegSize);</td></tr>
<tr><th id="249">249</th><td>}</td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ExpandPseudo" title='(anonymous namespace)::ExpandPseudo' data-ref="(anonymousnamespace)::ExpandPseudo">ExpandPseudo</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_112ExpandPseudo10expandCopyERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::ExpandPseudo::expandCopy' data-type='bool (anonymous namespace)::ExpandPseudo::expandCopy(llvm::MachineBasicBlock &amp; MBB, Iter I)' data-ref="_ZN12_GLOBAL__N_112ExpandPseudo10expandCopyERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">expandCopy</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="181MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="181MBB">MBB</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::ExpandPseudo::Iter" title='(anonymous namespace)::ExpandPseudo::Iter' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::ExpandPseudo::Iter">Iter</a> <dfn class="local col2 decl" id="182I" title='I' data-type='Iter' data-ref="182I">I</dfn>) {</td></tr>
<tr><th id="252">252</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="183Src" title='Src' data-type='unsigned int' data-ref="183Src">Src</dfn> = <a class="local col2 ref" href="#182I" title='I' data-ref="182I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="253">253</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <dfn class="local col4 decl" id="184Opcodes" title='Opcodes' data-type='std::pair&lt;unsigned int, unsigned int&gt;' data-ref="184Opcodes">Opcodes</dfn> = <a class="tu ref" href="#_ZL12getMFHiLoOpcj" title='getMFHiLoOpc' data-use='c' data-ref="_ZL12getMFHiLoOpcj">getMFHiLoOpc</a>(<a class="local col3 ref" href="#183Src" title='Src' data-ref="183Src">Src</a>);</td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td>  <b>if</b> (!<a class="local col4 ref" href="#184Opcodes" title='Opcodes' data-ref="184Opcodes">Opcodes</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a>)</td></tr>
<tr><th id="256">256</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td>  <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_112ExpandPseudo13expandCopyACCERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjj" title='(anonymous namespace)::ExpandPseudo::expandCopyACC' data-use='c' data-ref="_ZN12_GLOBAL__N_112ExpandPseudo13expandCopyACCERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjj">expandCopyACC</a>(<span class='refarg'><a class="local col1 ref" href="#181MBB" title='MBB' data-ref="181MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#182I" title='I' data-ref="182I">I</a>, <a class="local col4 ref" href="#184Opcodes" title='Opcodes' data-ref="184Opcodes">Opcodes</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a>, <a class="local col4 ref" href="#184Opcodes" title='Opcodes' data-ref="184Opcodes">Opcodes</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>);</td></tr>
<tr><th id="259">259</th><td>}</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ExpandPseudo" title='(anonymous namespace)::ExpandPseudo' data-ref="(anonymousnamespace)::ExpandPseudo">ExpandPseudo</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_112ExpandPseudo13expandCopyACCERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjj" title='(anonymous namespace)::ExpandPseudo::expandCopyACC' data-type='bool (anonymous namespace)::ExpandPseudo::expandCopyACC(llvm::MachineBasicBlock &amp; MBB, Iter I, unsigned int MFHiOpc, unsigned int MFLoOpc)' data-ref="_ZN12_GLOBAL__N_112ExpandPseudo13expandCopyACCERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjj">expandCopyACC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="185MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="185MBB">MBB</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::ExpandPseudo::Iter" title='(anonymous namespace)::ExpandPseudo::Iter' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::ExpandPseudo::Iter">Iter</a> <dfn class="local col6 decl" id="186I" title='I' data-type='Iter' data-ref="186I">I</dfn>,</td></tr>
<tr><th id="262">262</th><td>                                 <em>unsigned</em> <dfn class="local col7 decl" id="187MFHiOpc" title='MFHiOpc' data-type='unsigned int' data-ref="187MFHiOpc">MFHiOpc</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="188MFLoOpc" title='MFLoOpc' data-type='unsigned int' data-ref="188MFLoOpc">MFLoOpc</dfn>) {</td></tr>
<tr><th id="263">263</th><td>  <i>//  mflo $vr0, src</i></td></tr>
<tr><th id="264">264</th><td><i>  //  copy dst_lo, $vr0</i></td></tr>
<tr><th id="265">265</th><td><i>  //  mfhi $vr1, src</i></td></tr>
<tr><th id="266">266</th><td><i>  //  copy dst_hi, $vr1</i></td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="189Dst" title='Dst' data-type='unsigned int' data-ref="189Dst">Dst</dfn> = <a class="local col6 ref" href="#186I" title='I' data-ref="186I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <dfn class="local col0 decl" id="190Src" title='Src' data-type='unsigned int' data-ref="190Src">Src</dfn> = <a class="local col6 ref" href="#186I" title='I' data-ref="186I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="269">269</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="191DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="191DstRC">DstRC</dfn> = RegInfo.<span class='error' title="no member named &apos;getMinimalPhysRegClass&apos; in &apos;llvm::MipsRegisterInfo&apos;">getMinimalPhysRegClass</span>(Dst);</td></tr>
<tr><th id="270">270</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="192VRegSize" title='VRegSize' data-type='unsigned int' data-ref="192VRegSize">VRegSize</dfn> = RegInfo.<span class='error' title="no member named &apos;getRegSizeInBits&apos; in &apos;llvm::MipsRegisterInfo&apos;">getRegSizeInBits</span>(*DstRC) / <var>16</var>;</td></tr>
<tr><th id="271">271</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="193RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="193RC">RC</dfn> = <a class="tu member" href="#(anonymousnamespace)::ExpandPseudo::RegInfo" title='(anonymous namespace)::ExpandPseudo::RegInfo' data-use='m' data-ref="(anonymousnamespace)::ExpandPseudo::RegInfo">RegInfo</a>.<a class="virtual ref" href="MipsRegisterInfo.h.html#_ZNK4llvm16MipsRegisterInfo11intRegClassEj" title='llvm::MipsRegisterInfo::intRegClass' data-ref="_ZNK4llvm16MipsRegisterInfo11intRegClassEj">intRegClass</a>(<a class="local col2 ref" href="#192VRegSize" title='VRegSize' data-ref="192VRegSize">VRegSize</a>);</td></tr>
<tr><th id="272">272</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="194VR0" title='VR0' data-type='unsigned int' data-ref="194VR0">VR0</dfn> = <a class="tu member" href="#(anonymousnamespace)::ExpandPseudo::MRI" title='(anonymous namespace)::ExpandPseudo::MRI' data-use='m' data-ref="(anonymousnamespace)::ExpandPseudo::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col3 ref" href="#193RC" title='RC' data-ref="193RC">RC</a>);</td></tr>
<tr><th id="273">273</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="195VR1" title='VR1' data-type='unsigned int' data-ref="195VR1">VR1</dfn> = <a class="tu member" href="#(anonymousnamespace)::ExpandPseudo::MRI" title='(anonymous namespace)::ExpandPseudo::MRI' data-use='m' data-ref="(anonymousnamespace)::ExpandPseudo::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col3 ref" href="#193RC" title='RC' data-ref="193RC">RC</a>);</td></tr>
<tr><th id="274">274</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="196SrcKill" title='SrcKill' data-type='unsigned int' data-ref="196SrcKill">SrcKill</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col6 ref" href="#186I" title='I' data-ref="186I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>());</td></tr>
<tr><th id="275">275</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="197DstLo" title='DstLo' data-type='unsigned int' data-ref="197DstLo">DstLo</dfn> = RegInfo.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::MipsRegisterInfo&apos;">getSubReg</span>(Dst, Mips::<span class='error' title="no member named &apos;sub_lo&apos; in namespace &apos;llvm::Mips&apos;">sub_lo</span>);</td></tr>
<tr><th id="276">276</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="198DstHi" title='DstHi' data-type='unsigned int' data-ref="198DstHi">DstHi</dfn> = RegInfo.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::MipsRegisterInfo&apos;">getSubReg</span>(Dst, Mips::<span class='error' title="no member named &apos;sub_hi&apos; in namespace &apos;llvm::Mips&apos;">sub_hi</span>);</td></tr>
<tr><th id="277">277</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col9 decl" id="199DL" title='DL' data-type='llvm::DebugLoc' data-ref="199DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col6 ref" href="#186I" title='I' data-ref="186I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td>  BuildMI(MBB, I, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsSEInstrInfo&apos;">get</span>(MFLoOpc), VR0).addReg(Src);</td></tr>
<tr><th id="280">280</th><td>  BuildMI(MBB, I, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsSEInstrInfo&apos;">get</span>(TargetOpcode::COPY), DstLo)</td></tr>
<tr><th id="281">281</th><td>    .addReg(VR0, RegState::Kill);</td></tr>
<tr><th id="282">282</th><td>  BuildMI(MBB, I, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsSEInstrInfo&apos;">get</span>(MFHiOpc), VR1).addReg(Src, SrcKill);</td></tr>
<tr><th id="283">283</th><td>  BuildMI(MBB, I, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsSEInstrInfo&apos;">get</span>(TargetOpcode::COPY), DstHi)</td></tr>
<tr><th id="284">284</th><td>    .addReg(VR1, RegState::Kill);</td></tr>
<tr><th id="285">285</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="286">286</th><td>}</td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_112ExpandPseudo18expandBuildPairF64ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEb">/// This method expands the same instruction that MipsSEInstrInfo::</i></td></tr>
<tr><th id="289">289</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_112ExpandPseudo18expandBuildPairF64ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEb">/// expandBuildPairF64 does, for the case when ABI is fpxx and mthc1 is not</i></td></tr>
<tr><th id="290">290</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_112ExpandPseudo18expandBuildPairF64ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEb">/// available and the case where the ABI is FP64A. It is implemented here</i></td></tr>
<tr><th id="291">291</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_112ExpandPseudo18expandBuildPairF64ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEb">/// because frame indexes are eliminated before MipsSEInstrInfo::</i></td></tr>
<tr><th id="292">292</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_112ExpandPseudo18expandBuildPairF64ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEb">/// expandBuildPairF64 is called.</i></td></tr>
<tr><th id="293">293</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ExpandPseudo" title='(anonymous namespace)::ExpandPseudo' data-ref="(anonymousnamespace)::ExpandPseudo">ExpandPseudo</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_112ExpandPseudo18expandBuildPairF64ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEb" title='(anonymous namespace)::ExpandPseudo::expandBuildPairF64' data-type='bool (anonymous namespace)::ExpandPseudo::expandBuildPairF64(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator I, bool FP64) const' data-ref="_ZNK12_GLOBAL__N_112ExpandPseudo18expandBuildPairF64ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEb">expandBuildPairF64</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="200MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="200MBB">MBB</dfn>,</td></tr>
<tr><th id="294">294</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="201I" title='I' data-type='MachineBasicBlock::iterator' data-ref="201I">I</dfn>,</td></tr>
<tr><th id="295">295</th><td>                                      <em>bool</em> <dfn class="local col2 decl" id="202FP64" title='FP64' data-type='bool' data-ref="202FP64">FP64</dfn>) <em>const</em> {</td></tr>
<tr><th id="296">296</th><td>  <i>// For fpxx and when mthc1 is not available, use:</i></td></tr>
<tr><th id="297">297</th><td><i>  //   spill + reload via ldc1</i></td></tr>
<tr><th id="298">298</th><td><i>  //</i></td></tr>
<tr><th id="299">299</th><td><i>  // The case where dmtc1 is available doesn't need to be handled here</i></td></tr>
<tr><th id="300">300</th><td><i>  // because it never creates a BuildPairF64 node.</i></td></tr>
<tr><th id="301">301</th><td><i>  //</i></td></tr>
<tr><th id="302">302</th><td><i>  // The FP64A ABI (fp64 with nooddspreg) must also use a spill/reload sequence</i></td></tr>
<tr><th id="303">303</th><td><i>  // for odd-numbered double precision values (because the lower 32-bits is</i></td></tr>
<tr><th id="304">304</th><td><i>  // transferred with mtc1 which is redirected to the upper half of the even</i></td></tr>
<tr><th id="305">305</th><td><i>  // register). Unfortunately, we have to make this decision before register</i></td></tr>
<tr><th id="306">306</th><td><i>  // allocation so for now we use a spill/reload sequence for all</i></td></tr>
<tr><th id="307">307</th><td><i>  // double-precision values in regardless of being an odd/even register.</i></td></tr>
<tr><th id="308">308</th><td><i>  //</i></td></tr>
<tr><th id="309">309</th><td><i>  // For the cases that should be covered here MipsSEISelDAGToDAG adds $sp as</i></td></tr>
<tr><th id="310">310</th><td><i>  // implicit operand, so other passes (like ShrinkWrapping) are aware that</i></td></tr>
<tr><th id="311">311</th><td><i>  // stack is used.</i></td></tr>
<tr><th id="312">312</th><td>  <b>if</b> (I-&gt;getNumOperands() == <var>4</var> &amp;&amp; I-&gt;getOperand(<var>3</var>).isReg()</td></tr>
<tr><th id="313">313</th><td>      &amp;&amp; I-&gt;getOperand(<var>3</var>).getReg() == Mips::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::Mips&apos;">SP</span>) {</td></tr>
<tr><th id="314">314</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="203DstReg" title='DstReg' data-type='unsigned int' data-ref="203DstReg">DstReg</dfn> = <a class="local col1 ref" href="#201I" title='I' data-ref="201I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="315">315</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="204LoReg" title='LoReg' data-type='unsigned int' data-ref="204LoReg">LoReg</dfn> = <a class="local col1 ref" href="#201I" title='I' data-ref="201I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="316">316</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="205HiReg" title='HiReg' data-type='unsigned int' data-ref="205HiReg">HiReg</dfn> = <a class="local col1 ref" href="#201I" title='I' data-ref="201I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td>    <i>// It should be impossible to have FGR64 on MIPS-II or MIPS32r1 (which are</i></td></tr>
<tr><th id="319">319</th><td><i>    // the cases where mthc1 is not available). 64-bit architectures and</i></td></tr>
<tr><th id="320">320</th><td><i>    // MIPS32r2 or later can use FGR64 though.</i></td></tr>
<tr><th id="321">321</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Subtarget.isGP64bit() || Subtarget.hasMTHC1() || !Subtarget.isFP64bit()) ? void (0) : __assert_fail (&quot;Subtarget.isGP64bit() || Subtarget.hasMTHC1() || !Subtarget.isFP64bit()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEFrameLowering.cpp&quot;, 322, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::ExpandPseudo::Subtarget" title='(anonymous namespace)::ExpandPseudo::Subtarget' data-use='m' data-ref="(anonymousnamespace)::ExpandPseudo::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget9isGP64bitEv" title='llvm::MipsSubtarget::isGP64bit' data-ref="_ZNK4llvm13MipsSubtarget9isGP64bitEv">isGP64bit</a>() || <a class="tu member" href="#(anonymousnamespace)::ExpandPseudo::Subtarget" title='(anonymous namespace)::ExpandPseudo::Subtarget' data-use='m' data-ref="(anonymousnamespace)::ExpandPseudo::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget8hasMTHC1Ev" title='llvm::MipsSubtarget::hasMTHC1' data-ref="_ZNK4llvm13MipsSubtarget8hasMTHC1Ev">hasMTHC1</a>() ||</td></tr>
<tr><th id="322">322</th><td>           !<a class="tu member" href="#(anonymousnamespace)::ExpandPseudo::Subtarget" title='(anonymous namespace)::ExpandPseudo::Subtarget' data-use='m' data-ref="(anonymousnamespace)::ExpandPseudo::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget9isFP64bitEv" title='llvm::MipsSubtarget::isFP64bit' data-ref="_ZNK4llvm13MipsSubtarget9isFP64bitEv">isFP64bit</a>());</td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="206RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="206RC">RC</dfn> = &amp;Mips::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR32RegClass</span>;</td></tr>
<tr><th id="325">325</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="207RC2" title='RC2' data-type='const llvm::TargetRegisterClass *' data-ref="207RC2">RC2</dfn> =</td></tr>
<tr><th id="326">326</th><td>        FP64 ? &amp;Mips::<span class='error' title="no member named &apos;FGR64RegClass&apos; in namespace &apos;llvm::Mips&apos;">FGR64RegClass</span> : &amp;Mips::<span class='error' title="no member named &apos;AFGR64RegClass&apos; in namespace &apos;llvm::Mips&apos;">AFGR64RegClass</span>;</td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td>    <i>// We re-use the same spill slot each time so that the stack frame doesn't</i></td></tr>
<tr><th id="329">329</th><td><i>    // grow too much in functions with a large number of moves.</i></td></tr>
<tr><th id="330">330</th><td>    <em>int</em> <dfn class="local col8 decl" id="208FI" title='FI' data-type='int' data-ref="208FI">FI</dfn> = <a class="tu member" href="#(anonymousnamespace)::ExpandPseudo::MF" title='(anonymous namespace)::ExpandPseudo::MF' data-use='m' data-ref="(anonymousnamespace)::ExpandPseudo::MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="MipsMachineFunction.h.html#llvm::MipsFunctionInfo" title='llvm::MipsFunctionInfo' data-ref="llvm::MipsFunctionInfo">MipsFunctionInfo</a>&gt;()-&gt;<a class="ref" href="MipsMachineFunction.h.html#_ZN4llvm16MipsFunctionInfo20getMoveF64ViaSpillFIEPKNS_19TargetRegisterClassE" title='llvm::MipsFunctionInfo::getMoveF64ViaSpillFI' data-ref="_ZN4llvm16MipsFunctionInfo20getMoveF64ViaSpillFIEPKNS_19TargetRegisterClassE">getMoveF64ViaSpillFI</a>(<a class="local col7 ref" href="#207RC2" title='RC2' data-ref="207RC2">RC2</a>);</td></tr>
<tr><th id="331">331</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::ExpandPseudo::Subtarget" title='(anonymous namespace)::ExpandPseudo::Subtarget' data-use='m' data-ref="(anonymousnamespace)::ExpandPseudo::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget8isLittleEv" title='llvm::MipsSubtarget::isLittle' data-ref="_ZNK4llvm13MipsSubtarget8isLittleEv">isLittle</a>())</td></tr>
<tr><th id="332">332</th><td>      <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col4 ref" href="#204LoReg" title='LoReg' data-ref="204LoReg">LoReg</a></span>, <span class='refarg'><a class="local col5 ref" href="#205HiReg" title='HiReg' data-ref="205HiReg">HiReg</a></span>);</td></tr>
<tr><th id="333">333</th><td>    TII.storeRegToStack(MBB, I, LoReg, I-&gt;getOperand(<var>1</var>).isKill(), FI, RC,</td></tr>
<tr><th id="334">334</th><td>                        <span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetRegisterInfo *&apos; with an rvalue of type &apos;const llvm::MipsRegisterInfo *&apos;">&amp;</span>RegInfo, <var>0</var>);</td></tr>
<tr><th id="335">335</th><td>    TII.storeRegToStack(MBB, I, HiReg, I-&gt;getOperand(<var>2</var>).isKill(), FI, RC,</td></tr>
<tr><th id="336">336</th><td>                        <span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetRegisterInfo *&apos; with an rvalue of type &apos;const llvm::MipsRegisterInfo *&apos;">&amp;</span>RegInfo, <var>4</var>);</td></tr>
<tr><th id="337">337</th><td>    TII.loadRegFromStack(MBB, I, DstReg, FI, RC2, <span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetRegisterInfo *&apos; with an rvalue of type &apos;const llvm::MipsRegisterInfo *&apos;">&amp;</span>RegInfo, <var>0</var>);</td></tr>
<tr><th id="338">338</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="339">339</th><td>  }</td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="342">342</th><td>}</td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_112ExpandPseudo23expandExtractElementF64ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEb">/// This method expands the same instruction that MipsSEInstrInfo::</i></td></tr>
<tr><th id="345">345</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_112ExpandPseudo23expandExtractElementF64ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEb">/// expandExtractElementF64 does, for the case when ABI is fpxx and mfhc1 is not</i></td></tr>
<tr><th id="346">346</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_112ExpandPseudo23expandExtractElementF64ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEb">/// available and the case where the ABI is FP64A. It is implemented here</i></td></tr>
<tr><th id="347">347</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_112ExpandPseudo23expandExtractElementF64ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEb">/// because frame indexes are eliminated before MipsSEInstrInfo::</i></td></tr>
<tr><th id="348">348</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_112ExpandPseudo23expandExtractElementF64ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEb">/// expandExtractElementF64 is called.</i></td></tr>
<tr><th id="349">349</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ExpandPseudo" title='(anonymous namespace)::ExpandPseudo' data-ref="(anonymousnamespace)::ExpandPseudo">ExpandPseudo</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_112ExpandPseudo23expandExtractElementF64ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEb" title='(anonymous namespace)::ExpandPseudo::expandExtractElementF64' data-type='bool (anonymous namespace)::ExpandPseudo::expandExtractElementF64(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator I, bool FP64) const' data-ref="_ZNK12_GLOBAL__N_112ExpandPseudo23expandExtractElementF64ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEb">expandExtractElementF64</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="209MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="209MBB">MBB</dfn>,</td></tr>
<tr><th id="350">350</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="210I" title='I' data-type='MachineBasicBlock::iterator' data-ref="210I">I</dfn>,</td></tr>
<tr><th id="351">351</th><td>                                           <em>bool</em> <dfn class="local col1 decl" id="211FP64" title='FP64' data-type='bool' data-ref="211FP64">FP64</dfn>) <em>const</em> {</td></tr>
<tr><th id="352">352</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="212Op1" title='Op1' data-type='const llvm::MachineOperand &amp;' data-ref="212Op1">Op1</dfn> = <a class="local col0 ref" href="#210I" title='I' data-ref="210I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="353">353</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="213Op2" title='Op2' data-type='const llvm::MachineOperand &amp;' data-ref="213Op2">Op2</dfn> = <a class="local col0 ref" href="#210I" title='I' data-ref="210I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td>  <b>if</b> ((<a class="local col2 ref" href="#212Op1" title='Op1' data-ref="212Op1">Op1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col2 ref" href="#212Op1" title='Op1' data-ref="212Op1">Op1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>()) || (<a class="local col3 ref" href="#213Op2" title='Op2' data-ref="213Op2">Op2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col3 ref" href="#213Op2" title='Op2' data-ref="213Op2">Op2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>())) {</td></tr>
<tr><th id="356">356</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="214DstReg" title='DstReg' data-type='unsigned int' data-ref="214DstReg">DstReg</dfn> = <a class="local col0 ref" href="#210I" title='I' data-ref="210I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="357">357</th><td>    BuildMI(MBB, I, I-&gt;getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsSEInstrInfo&apos;">get</span>(Mips::<span class='error' title="no member named &apos;IMPLICIT_DEF&apos; in namespace &apos;llvm::Mips&apos;">IMPLICIT_DEF</span>), DstReg);</td></tr>
<tr><th id="358">358</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="359">359</th><td>  }</td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td>  <i>// For fpxx and when mfhc1 is not available, use:</i></td></tr>
<tr><th id="362">362</th><td><i>  //   spill + reload via ldc1</i></td></tr>
<tr><th id="363">363</th><td><i>  //</i></td></tr>
<tr><th id="364">364</th><td><i>  // The case where dmfc1 is available doesn't need to be handled here</i></td></tr>
<tr><th id="365">365</th><td><i>  // because it never creates a ExtractElementF64 node.</i></td></tr>
<tr><th id="366">366</th><td><i>  //</i></td></tr>
<tr><th id="367">367</th><td><i>  // The FP64A ABI (fp64 with nooddspreg) must also use a spill/reload sequence</i></td></tr>
<tr><th id="368">368</th><td><i>  // for odd-numbered double precision values (because the lower 32-bits is</i></td></tr>
<tr><th id="369">369</th><td><i>  // transferred with mfc1 which is redirected to the upper half of the even</i></td></tr>
<tr><th id="370">370</th><td><i>  // register). Unfortunately, we have to make this decision before register</i></td></tr>
<tr><th id="371">371</th><td><i>  // allocation so for now we use a spill/reload sequence for all</i></td></tr>
<tr><th id="372">372</th><td><i>  // double-precision values in regardless of being an odd/even register.</i></td></tr>
<tr><th id="373">373</th><td><i>  //</i></td></tr>
<tr><th id="374">374</th><td><i>  // For the cases that should be covered here MipsSEISelDAGToDAG adds $sp as</i></td></tr>
<tr><th id="375">375</th><td><i>  // implicit operand, so other passes (like ShrinkWrapping) are aware that</i></td></tr>
<tr><th id="376">376</th><td><i>  // stack is used.</i></td></tr>
<tr><th id="377">377</th><td>  <b>if</b> (I-&gt;getNumOperands() == <var>4</var> &amp;&amp; I-&gt;getOperand(<var>3</var>).isReg()</td></tr>
<tr><th id="378">378</th><td>      &amp;&amp; I-&gt;getOperand(<var>3</var>).getReg() == Mips::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::Mips&apos;">SP</span>) {</td></tr>
<tr><th id="379">379</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="215DstReg" title='DstReg' data-type='unsigned int' data-ref="215DstReg">DstReg</dfn> = <a class="local col0 ref" href="#210I" title='I' data-ref="210I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="380">380</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="216SrcReg" title='SrcReg' data-type='unsigned int' data-ref="216SrcReg">SrcReg</dfn> = <a class="local col2 ref" href="#212Op1" title='Op1' data-ref="212Op1">Op1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="381">381</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="217N" title='N' data-type='unsigned int' data-ref="217N">N</dfn> = <a class="local col3 ref" href="#213Op2" title='Op2' data-ref="213Op2">Op2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="382">382</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col8 decl" id="218Offset" title='Offset' data-type='int64_t' data-ref="218Offset">Offset</dfn> = <var>4</var> * (<a class="tu member" href="#(anonymousnamespace)::ExpandPseudo::Subtarget" title='(anonymous namespace)::ExpandPseudo::Subtarget' data-use='m' data-ref="(anonymousnamespace)::ExpandPseudo::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget8isLittleEv" title='llvm::MipsSubtarget::isLittle' data-ref="_ZNK4llvm13MipsSubtarget8isLittleEv">isLittle</a>() ? <a class="local col7 ref" href="#217N" title='N' data-ref="217N">N</a> : (<var>1</var> - <a class="local col7 ref" href="#217N" title='N' data-ref="217N">N</a>));</td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td>    <i>// It should be impossible to have FGR64 on MIPS-II or MIPS32r1 (which are</i></td></tr>
<tr><th id="385">385</th><td><i>    // the cases where mfhc1 is not available). 64-bit architectures and</i></td></tr>
<tr><th id="386">386</th><td><i>    // MIPS32r2 or later can use FGR64 though.</i></td></tr>
<tr><th id="387">387</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Subtarget.isGP64bit() || Subtarget.hasMTHC1() || !Subtarget.isFP64bit()) ? void (0) : __assert_fail (&quot;Subtarget.isGP64bit() || Subtarget.hasMTHC1() || !Subtarget.isFP64bit()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEFrameLowering.cpp&quot;, 388, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::ExpandPseudo::Subtarget" title='(anonymous namespace)::ExpandPseudo::Subtarget' data-use='m' data-ref="(anonymousnamespace)::ExpandPseudo::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget9isGP64bitEv" title='llvm::MipsSubtarget::isGP64bit' data-ref="_ZNK4llvm13MipsSubtarget9isGP64bitEv">isGP64bit</a>() || <a class="tu member" href="#(anonymousnamespace)::ExpandPseudo::Subtarget" title='(anonymous namespace)::ExpandPseudo::Subtarget' data-use='m' data-ref="(anonymousnamespace)::ExpandPseudo::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget8hasMTHC1Ev" title='llvm::MipsSubtarget::hasMTHC1' data-ref="_ZNK4llvm13MipsSubtarget8hasMTHC1Ev">hasMTHC1</a>() ||</td></tr>
<tr><th id="388">388</th><td>           !<a class="tu member" href="#(anonymousnamespace)::ExpandPseudo::Subtarget" title='(anonymous namespace)::ExpandPseudo::Subtarget' data-use='m' data-ref="(anonymousnamespace)::ExpandPseudo::Subtarget">Subtarget</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget9isFP64bitEv" title='llvm::MipsSubtarget::isFP64bit' data-ref="_ZNK4llvm13MipsSubtarget9isFP64bitEv">isFP64bit</a>());</td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="219RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="219RC">RC</dfn> =</td></tr>
<tr><th id="391">391</th><td>        FP64 ? &amp;Mips::<span class='error' title="no member named &apos;FGR64RegClass&apos; in namespace &apos;llvm::Mips&apos;">FGR64RegClass</span> : &amp;Mips::<span class='error' title="no member named &apos;AFGR64RegClass&apos; in namespace &apos;llvm::Mips&apos;">AFGR64RegClass</span>;</td></tr>
<tr><th id="392">392</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="220RC2" title='RC2' data-type='const llvm::TargetRegisterClass *' data-ref="220RC2">RC2</dfn> = &amp;Mips::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR32RegClass</span>;</td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td>    <i>// We re-use the same spill slot each time so that the stack frame doesn't</i></td></tr>
<tr><th id="395">395</th><td><i>    // grow too much in functions with a large number of moves.</i></td></tr>
<tr><th id="396">396</th><td>    <em>int</em> <dfn class="local col1 decl" id="221FI" title='FI' data-type='int' data-ref="221FI">FI</dfn> = <a class="tu member" href="#(anonymousnamespace)::ExpandPseudo::MF" title='(anonymous namespace)::ExpandPseudo::MF' data-use='m' data-ref="(anonymousnamespace)::ExpandPseudo::MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="MipsMachineFunction.h.html#llvm::MipsFunctionInfo" title='llvm::MipsFunctionInfo' data-ref="llvm::MipsFunctionInfo">MipsFunctionInfo</a>&gt;()-&gt;<a class="ref" href="MipsMachineFunction.h.html#_ZN4llvm16MipsFunctionInfo20getMoveF64ViaSpillFIEPKNS_19TargetRegisterClassE" title='llvm::MipsFunctionInfo::getMoveF64ViaSpillFI' data-ref="_ZN4llvm16MipsFunctionInfo20getMoveF64ViaSpillFIEPKNS_19TargetRegisterClassE">getMoveF64ViaSpillFI</a>(<a class="local col9 ref" href="#219RC" title='RC' data-ref="219RC">RC</a>);</td></tr>
<tr><th id="397">397</th><td>    TII.storeRegToStack(MBB, I, SrcReg, Op1.isKill(), FI, RC, <span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetRegisterInfo *&apos; with an rvalue of type &apos;const llvm::MipsRegisterInfo *&apos;">&amp;</span>RegInfo, <var>0</var>);</td></tr>
<tr><th id="398">398</th><td>    TII.loadRegFromStack(MBB, I, DstReg, FI, RC2, <span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetRegisterInfo *&apos; with an rvalue of type &apos;const llvm::MipsRegisterInfo *&apos;">&amp;</span>RegInfo, Offset);</td></tr>
<tr><th id="399">399</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="400">400</th><td>  }</td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="403">403</th><td>}</td></tr>
<tr><th id="404">404</th><td></td></tr>
<tr><th id="405">405</th><td><a class="type" href="MipsSEFrameLowering.h.html#llvm::MipsSEFrameLowering" title='llvm::MipsSEFrameLowering' data-ref="llvm::MipsSEFrameLowering">MipsSEFrameLowering</a>::<dfn class="decl def" id="_ZN4llvm19MipsSEFrameLoweringC1ERKNS_13MipsSubtargetE" title='llvm::MipsSEFrameLowering::MipsSEFrameLowering' data-ref="_ZN4llvm19MipsSEFrameLoweringC1ERKNS_13MipsSubtargetE">MipsSEFrameLowering</dfn>(<em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col2 decl" id="222STI" title='STI' data-type='const llvm::MipsSubtarget &amp;' data-ref="222STI">STI</dfn>)</td></tr>
<tr><th id="406">406</th><td>    : <a class="type" href="MipsFrameLowering.h.html#llvm::MipsFrameLowering" title='llvm::MipsFrameLowering' data-ref="llvm::MipsFrameLowering">MipsFrameLowering</a><a class="ref" href="MipsFrameLowering.h.html#_ZN4llvm17MipsFrameLoweringC1ERKNS_13MipsSubtargetEj" title='llvm::MipsFrameLowering::MipsFrameLowering' data-ref="_ZN4llvm17MipsFrameLoweringC1ERKNS_13MipsSubtargetEj">(</a><a class="local col2 ref" href="#222STI" title='STI' data-ref="222STI">STI</a>, <a class="local col2 ref" href="#222STI" title='STI' data-ref="222STI">STI</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget17getStackAlignmentEv" title='llvm::MipsSubtarget::getStackAlignment' data-ref="_ZNK4llvm13MipsSubtarget17getStackAlignmentEv">getStackAlignment</a>()) {}</td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td><em>void</em> <a class="type" href="MipsSEFrameLowering.h.html#llvm::MipsSEFrameLowering" title='llvm::MipsSEFrameLowering' data-ref="llvm::MipsSEFrameLowering">MipsSEFrameLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm19MipsSEFrameLowering12emitPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE" title='llvm::MipsSEFrameLowering::emitPrologue' data-ref="_ZNK4llvm19MipsSEFrameLowering12emitPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE">emitPrologue</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="223MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="223MF">MF</dfn>,</td></tr>
<tr><th id="409">409</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="224MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="224MBB">MBB</dfn>) <em>const</em> {</td></tr>
<tr><th id="410">410</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col5 decl" id="225MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="225MFI">MFI</dfn>    = <a class="local col3 ref" href="#223MF" title='MF' data-ref="223MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="411">411</th><td>  <a class="type" href="MipsMachineFunction.h.html#llvm::MipsFunctionInfo" title='llvm::MipsFunctionInfo' data-ref="llvm::MipsFunctionInfo">MipsFunctionInfo</a> *<dfn class="local col6 decl" id="226MipsFI" title='MipsFI' data-type='llvm::MipsFunctionInfo *' data-ref="226MipsFI">MipsFI</dfn> = <a class="local col3 ref" href="#223MF" title='MF' data-ref="223MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="MipsMachineFunction.h.html#llvm::MipsFunctionInfo" title='llvm::MipsFunctionInfo' data-ref="llvm::MipsFunctionInfo">MipsFunctionInfo</a>&gt;();</td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td>  <em>const</em> <a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo">MipsSEInstrInfo</a> &amp;<dfn class="local col7 decl" id="227TII" title='TII' data-type='const llvm::MipsSEInstrInfo &amp;' data-ref="227TII">TII</dfn> =</td></tr>
<tr><th id="414">414</th><td>      *<b>static_cast</b>&lt;<em>const</em> <a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo">MipsSEInstrInfo</a> *&gt;(<a class="member" href="MipsFrameLowering.h.html#llvm::MipsFrameLowering::STI" title='llvm::MipsFrameLowering::STI' data-ref="llvm::MipsFrameLowering::STI">STI</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget12getInstrInfoEv" title='llvm::MipsSubtarget::getInstrInfo' data-ref="_ZNK4llvm13MipsSubtarget12getInstrInfoEv">getInstrInfo</a>());</td></tr>
<tr><th id="415">415</th><td>  <em>const</em> <a class="type" href="MipsRegisterInfo.h.html#llvm::MipsRegisterInfo" title='llvm::MipsRegisterInfo' data-ref="llvm::MipsRegisterInfo">MipsRegisterInfo</a> &amp;<dfn class="local col8 decl" id="228RegInfo" title='RegInfo' data-type='const llvm::MipsRegisterInfo &amp;' data-ref="228RegInfo">RegInfo</dfn> =</td></tr>
<tr><th id="416">416</th><td>      *<b>static_cast</b>&lt;<em>const</em> <a class="type" href="MipsRegisterInfo.h.html#llvm::MipsRegisterInfo" title='llvm::MipsRegisterInfo' data-ref="llvm::MipsRegisterInfo">MipsRegisterInfo</a> *&gt;(<a class="member" href="MipsFrameLowering.h.html#llvm::MipsFrameLowering::STI" title='llvm::MipsFrameLowering::STI' data-ref="llvm::MipsFrameLowering::STI">STI</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget15getRegisterInfoEv" title='llvm::MipsSubtarget::getRegisterInfo' data-ref="_ZNK4llvm13MipsSubtarget15getRegisterInfoEv">getRegisterInfo</a>());</td></tr>
<tr><th id="417">417</th><td></td></tr>
<tr><th id="418">418</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="229MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="229MBBI">MBBI</dfn> = <a class="local col4 ref" href="#224MBB" title='MBB' data-ref="224MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="419">419</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col0 decl" id="230dl" title='dl' data-type='llvm::DebugLoc' data-ref="230dl">dl</dfn>;</td></tr>
<tr><th id="420">420</th><td>  <a class="type" href="MCTargetDesc/MipsABIInfo.h.html#llvm::MipsABIInfo" title='llvm::MipsABIInfo' data-ref="llvm::MipsABIInfo">MipsABIInfo</a> <dfn class="local col1 decl" id="231ABI" title='ABI' data-type='llvm::MipsABIInfo' data-ref="231ABI">ABI</dfn> = <a class="ref fake" href="MCTargetDesc/MipsABIInfo.h.html#25" title='llvm::MipsABIInfo::MipsABIInfo' data-ref="_ZN4llvm11MipsABIInfoC1ERKS0_"></a><a class="member" href="MipsFrameLowering.h.html#llvm::MipsFrameLowering::STI" title='llvm::MipsFrameLowering::STI' data-ref="llvm::MipsFrameLowering::STI">STI</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget6getABIEv" title='llvm::MipsSubtarget::getABI' data-ref="_ZNK4llvm13MipsSubtarget6getABIEv">getABI</a>();</td></tr>
<tr><th id="421">421</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="232SP" title='SP' data-type='unsigned int' data-ref="232SP">SP</dfn> = <a class="local col1 ref" href="#231ABI" title='ABI' data-ref="231ABI">ABI</a>.<a class="ref" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo11GetStackPtrEv" title='llvm::MipsABIInfo::GetStackPtr' data-ref="_ZNK4llvm11MipsABIInfo11GetStackPtrEv">GetStackPtr</a>();</td></tr>
<tr><th id="422">422</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="233FP" title='FP' data-type='unsigned int' data-ref="233FP">FP</dfn> = <a class="local col1 ref" href="#231ABI" title='ABI' data-ref="231ABI">ABI</a>.<a class="ref" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo11GetFramePtrEv" title='llvm::MipsABIInfo::GetFramePtr' data-ref="_ZNK4llvm11MipsABIInfo11GetFramePtrEv">GetFramePtr</a>();</td></tr>
<tr><th id="423">423</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="234ZERO" title='ZERO' data-type='unsigned int' data-ref="234ZERO">ZERO</dfn> = <a class="local col1 ref" href="#231ABI" title='ABI' data-ref="231ABI">ABI</a>.<a class="ref" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo10GetNullPtrEv" title='llvm::MipsABIInfo::GetNullPtr' data-ref="_ZNK4llvm11MipsABIInfo10GetNullPtrEv">GetNullPtr</a>();</td></tr>
<tr><th id="424">424</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="235MOVE" title='MOVE' data-type='unsigned int' data-ref="235MOVE">MOVE</dfn> = <a class="local col1 ref" href="#231ABI" title='ABI' data-ref="231ABI">ABI</a>.<a class="ref" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo11GetSPMoveOpEv" title='llvm::MipsABIInfo::GetSPMoveOp' data-ref="_ZNK4llvm11MipsABIInfo11GetSPMoveOpEv">GetSPMoveOp</a>();</td></tr>
<tr><th id="425">425</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="236ADDiu" title='ADDiu' data-type='unsigned int' data-ref="236ADDiu">ADDiu</dfn> = <a class="local col1 ref" href="#231ABI" title='ABI' data-ref="231ABI">ABI</a>.<a class="ref" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo13GetPtrAddiuOpEv" title='llvm::MipsABIInfo::GetPtrAddiuOp' data-ref="_ZNK4llvm11MipsABIInfo13GetPtrAddiuOpEv">GetPtrAddiuOp</a>();</td></tr>
<tr><th id="426">426</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="237AND" title='AND' data-type='unsigned int' data-ref="237AND">AND</dfn> = ABI.IsN64() ? Mips::<span class='error' title="no member named &apos;AND64&apos; in namespace &apos;llvm::Mips&apos;">AND64</span> : Mips::<span class='error' title="no member named &apos;AND&apos; in namespace &apos;llvm::Mips&apos;">AND</span>;</td></tr>
<tr><th id="427">427</th><td></td></tr>
<tr><th id="428">428</th><td>  <i>// C0 is always live in.  In non-CHERI MIPS, C0 is treated as a read-only</i></td></tr>
<tr><th id="429">429</th><td><i>  // register that is implicitly read by loads and stores.</i></td></tr>
<tr><th id="430">430</th><td>  MBB.addLiveIn(Mips::<span class='error' title="no member named &apos;DDC&apos; in namespace &apos;llvm::Mips&apos;">DDC</span>);</td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="238RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="238RC">RC</dfn> = ABI.ArePtrs64bit() ?</td></tr>
<tr><th id="433">433</th><td>        &amp;Mips::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR64RegClass</span> : &amp;Mips::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR32RegClass</span>;</td></tr>
<tr><th id="434">434</th><td></td></tr>
<tr><th id="435">435</th><td>  <i>// First, compute final stack size.</i></td></tr>
<tr><th id="436">436</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="239StackSize" title='StackSize' data-type='uint64_t' data-ref="239StackSize">StackSize</dfn> = <a class="local col5 ref" href="#225MFI" title='MFI' data-ref="225MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo12getStackSizeEv" title='llvm::MachineFrameInfo::getStackSize' data-ref="_ZNK4llvm16MachineFrameInfo12getStackSizeEv">getStackSize</a>();</td></tr>
<tr><th id="437">437</th><td></td></tr>
<tr><th id="438">438</th><td>  <i>// No need to allocate space on the stack.</i></td></tr>
<tr><th id="439">439</th><td>  <b>if</b> (<a class="local col9 ref" href="#239StackSize" title='StackSize' data-ref="239StackSize">StackSize</a> == <var>0</var> &amp;&amp; !<a class="local col5 ref" href="#225MFI" title='MFI' data-ref="225MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo12adjustsStackEv" title='llvm::MachineFrameInfo::adjustsStack' data-ref="_ZNK4llvm16MachineFrameInfo12adjustsStackEv">adjustsStack</a>()) <b>return</b>;</td></tr>
<tr><th id="440">440</th><td></td></tr>
<tr><th id="441">441</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineModuleInfo.h.html#llvm::MachineModuleInfo" title='llvm::MachineModuleInfo' data-ref="llvm::MachineModuleInfo">MachineModuleInfo</a> &amp;<dfn class="local col0 decl" id="240MMI" title='MMI' data-type='llvm::MachineModuleInfo &amp;' data-ref="240MMI">MMI</dfn> = <a class="local col3 ref" href="#223MF" title='MF' data-ref="223MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction6getMMIEv" title='llvm::MachineFunction::getMMI' data-ref="_ZNK4llvm15MachineFunction6getMMIEv">getMMI</a>();</td></tr>
<tr><th id="442">442</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> *<dfn class="local col1 decl" id="241MRI" title='MRI' data-type='const llvm::MCRegisterInfo *' data-ref="241MRI">MRI</dfn> = <a class="local col0 ref" href="#240MMI" title='MMI' data-ref="240MMI">MMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineModuleInfo.h.html#_ZN4llvm17MachineModuleInfo10getContextEv" title='llvm::MachineModuleInfo::getContext' data-ref="_ZN4llvm17MachineModuleInfo10getContextEv">getContext</a>().<a class="ref" href="../../../include/llvm/MC/MCContext.h.html#_ZNK4llvm9MCContext15getRegisterInfoEv" title='llvm::MCContext::getRegisterInfo' data-ref="_ZNK4llvm9MCContext15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td>  <i>// Adjust stack.</i></td></tr>
<tr><th id="445">445</th><td>  <a class="local col7 ref" href="#227TII" title='TII' data-ref="227TII">TII</a>.<a class="virtual ref" href="MipsSEInstrInfo.h.html#_ZNK4llvm15MipsSEInstrInfo14adjustStackPtrEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MipsSEInstrInfo::adjustStackPtr' data-ref="_ZNK4llvm15MipsSEInstrInfo14adjustStackPtrEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">adjustStackPtr</a>(<a class="local col2 ref" href="#232SP" title='SP' data-ref="232SP">SP</a>, -<a class="local col9 ref" href="#239StackSize" title='StackSize' data-ref="239StackSize">StackSize</a>, <span class='refarg'><a class="local col4 ref" href="#224MBB" title='MBB' data-ref="224MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#229MBBI" title='MBBI' data-ref="229MBBI">MBBI</a>);</td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td>  <i>// emit ".cfi_def_cfa_offset StackSize"</i></td></tr>
<tr><th id="448">448</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="242CFIIndex" title='CFIIndex' data-type='unsigned int' data-ref="242CFIIndex">CFIIndex</dfn> = <a class="local col3 ref" href="#223MF" title='MF' data-ref="223MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE" title='llvm::MachineFunction::addFrameInst' data-ref="_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE">addFrameInst</a>(</td></tr>
<tr><th id="449">449</th><td>      <a class="type" href="../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction">MCCFIInstruction</a>::<a class="ref" href="../../../include/llvm/MC/MCDwarf.h.html#_ZN4llvm16MCCFIInstruction18createDefCfaOffsetEPNS_8MCSymbolEi" title='llvm::MCCFIInstruction::createDefCfaOffset' data-ref="_ZN4llvm16MCCFIInstruction18createDefCfaOffsetEPNS_8MCSymbolEi">createDefCfaOffset</a>(<b>nullptr</b>, -<a class="local col9 ref" href="#239StackSize" title='StackSize' data-ref="239StackSize">StackSize</a>));</td></tr>
<tr><th id="450">450</th><td>  BuildMI(MBB, MBBI, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsSEInstrInfo&apos;">get</span>(TargetOpcode::CFI_INSTRUCTION))</td></tr>
<tr><th id="451">451</th><td>      .addCFIIndex(CFIIndex);</td></tr>
<tr><th id="452">452</th><td></td></tr>
<tr><th id="453">453</th><td>  <b>if</b> (<a class="local col3 ref" href="#223MF" title='MF' data-ref="223MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE">hasFnAttribute</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"interrupt"</q>))</td></tr>
<tr><th id="454">454</th><td>    <a class="member" href="#_ZNK4llvm19MipsSEFrameLowering25emitInterruptPrologueStubERNS_15MachineFunctionERNS_17MachineBasicBlockE" title='llvm::MipsSEFrameLowering::emitInterruptPrologueStub' data-ref="_ZNK4llvm19MipsSEFrameLowering25emitInterruptPrologueStubERNS_15MachineFunctionERNS_17MachineBasicBlockE">emitInterruptPrologueStub</a>(<span class='refarg'><a class="local col3 ref" href="#223MF" title='MF' data-ref="223MF">MF</a></span>, <span class='refarg'><a class="local col4 ref" href="#224MBB" title='MBB' data-ref="224MBB">MBB</a></span>);</td></tr>
<tr><th id="455">455</th><td></td></tr>
<tr><th id="456">456</th><td>  <em>bool</em> <dfn class="local col3 decl" id="243IsRASpilled" title='IsRASpilled' data-type='bool' data-ref="243IsRASpilled">IsRASpilled</dfn> = <b>false</b>;</td></tr>
<tr><th id="457">457</th><td>  <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::CalleeSavedInfo" title='llvm::CalleeSavedInfo' data-ref="llvm::CalleeSavedInfo">CalleeSavedInfo</a>&gt; &amp;<dfn class="local col4 decl" id="244CSI" title='CSI' data-type='const std::vector&lt;CalleeSavedInfo&gt; &amp;' data-ref="244CSI">CSI</dfn> = <a class="local col5 ref" href="#225MFI" title='MFI' data-ref="225MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo18getCalleeSavedInfoEv" title='llvm::MachineFrameInfo::getCalleeSavedInfo' data-ref="_ZN4llvm16MachineFrameInfo18getCalleeSavedInfoEv">getCalleeSavedInfo</a>();</td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td>  <b>if</b> (!<a class="local col4 ref" href="#244CSI" title='CSI' data-ref="244CSI">CSI</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>()) {</td></tr>
<tr><th id="460">460</th><td>    <i>// Find the instruction past the last instruction that saves a callee-saved</i></td></tr>
<tr><th id="461">461</th><td><i>    // register to the stack.</i></td></tr>
<tr><th id="462">462</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="245i" title='i' data-type='unsigned int' data-ref="245i">i</dfn> = <var>0</var>; <a class="local col5 ref" href="#245i" title='i' data-ref="245i">i</a> &lt; <a class="local col4 ref" href="#244CSI" title='CSI' data-ref="244CSI">CSI</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); ++<a class="local col5 ref" href="#245i" title='i' data-ref="245i">i</a>)</td></tr>
<tr><th id="463">463</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col9 ref" href="#229MBBI" title='MBBI' data-ref="229MBBI">MBBI</a>;</td></tr>
<tr><th id="464">464</th><td></td></tr>
<tr><th id="465">465</th><td>    <i>// Iterate over list of callee-saved registers and emit .cfi_offset</i></td></tr>
<tr><th id="466">466</th><td><i>    // directives.</i></td></tr>
<tr><th id="467">467</th><td>    <b>for</b> (<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::CalleeSavedInfo" title='llvm::CalleeSavedInfo' data-ref="llvm::CalleeSavedInfo">CalleeSavedInfo</a>&gt;::<a class="typedef" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector{llvm::CalleeSavedInfo,std::allocator{llvm::CalleeSavedInfo}}::const_iterator" title='std::vector&lt;llvm::CalleeSavedInfo, std::allocator&lt;llvm::CalleeSavedInfo&gt; &gt;::const_iterator' data-type='__gnu_cxx::__normal_iterator&lt;const_pointer, vector&lt;CalleeSavedInfo, allocator&lt;CalleeSavedInfo&gt; &gt; &gt;' data-ref="std::vector{llvm::CalleeSavedInfo,std::allocator{llvm::CalleeSavedInfo}}::const_iterator">const_iterator</a> <dfn class="local col6 decl" id="246I" title='I' data-type='std::vector&lt;CalleeSavedInfo&gt;::const_iterator' data-ref="246I">I</dfn> = <a class="local col4 ref" href="#244CSI" title='CSI' data-ref="244CSI">CSI</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNKSt6vector5beginEv">begin</a>(),</td></tr>
<tr><th id="468">468</th><td>           <dfn class="local col7 decl" id="247E" title='E' data-type='std::vector&lt;CalleeSavedInfo&gt;::const_iterator' data-ref="247E">E</dfn> = <a class="local col4 ref" href="#244CSI" title='CSI' data-ref="244CSI">CSI</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector3endEv" title='std::vector::end' data-ref="_ZNKSt6vector3endEv">end</a>(); <a class="local col6 ref" href="#246I" title='I' data-ref="246I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col7 ref" href="#247E" title='E' data-ref="247E">E</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col6 ref" href="#246I" title='I' data-ref="246I">I</a>) {</td></tr>
<tr><th id="469">469</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col8 decl" id="248Offset" title='Offset' data-type='int64_t' data-ref="248Offset">Offset</dfn> = <a class="local col5 ref" href="#225MFI" title='MFI' data-ref="225MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" title='llvm::MachineFrameInfo::getObjectOffset' data-ref="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi">getObjectOffset</a>(<a class="local col6 ref" href="#246I" title='I' data-ref="246I">I</a><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator-}" title='__gnu_cxx::__normal_iterator::operator-&gt;' data-ref="__gnu_cxx::__normal_iterator::operator-}">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo11getFrameIdxEv" title='llvm::CalleeSavedInfo::getFrameIdx' data-ref="_ZNK4llvm15CalleeSavedInfo11getFrameIdxEv">getFrameIdx</a>());</td></tr>
<tr><th id="470">470</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="249Reg" title='Reg' data-type='unsigned int' data-ref="249Reg">Reg</dfn> = <a class="local col6 ref" href="#246I" title='I' data-ref="246I">I</a><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator-}" title='__gnu_cxx::__normal_iterator::operator-&gt;' data-ref="__gnu_cxx::__normal_iterator::operator-}">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo6getRegEv" title='llvm::CalleeSavedInfo::getReg' data-ref="_ZNK4llvm15CalleeSavedInfo6getRegEv">getReg</a>();</td></tr>
<tr><th id="471">471</th><td>      <b>if</b> (Reg == Mips::<span class='error' title="no member named &apos;RA_64&apos; in namespace &apos;llvm::Mips&apos;">RA_64</span> || Reg == Mips::<span class='error' title="no member named &apos;RA&apos; in namespace &apos;llvm::Mips&apos;">RA</span>)</td></tr>
<tr><th id="472">472</th><td>        <a class="local col3 ref" href="#243IsRASpilled" title='IsRASpilled' data-ref="243IsRASpilled">IsRASpilled</a> = <b>true</b>;</td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td>      <i>// If Reg is a double precision register, emit two cfa_offsets,</i></td></tr>
<tr><th id="475">475</th><td><i>      // one for each of the paired single precision registers.</i></td></tr>
<tr><th id="476">476</th><td>      <b>if</b> (Mips::<span class='error' title="no member named &apos;AFGR64RegClass&apos; in namespace &apos;llvm::Mips&apos;">AFGR64RegClass</span>.contains(Reg)) {</td></tr>
<tr><th id="477">477</th><td>        <em>unsigned</em> <dfn class="local col0 decl" id="250Reg0" title='Reg0' data-type='unsigned int' data-ref="250Reg0">Reg0</dfn> =</td></tr>
<tr><th id="478">478</th><td>            MRI-&gt;getDwarfRegNum(RegInfo.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::MipsRegisterInfo&apos;">getSubReg</span>(Reg, Mips::<span class='error' title="no member named &apos;sub_lo&apos; in namespace &apos;llvm::Mips&apos;">sub_lo</span>), <b>true</b>);</td></tr>
<tr><th id="479">479</th><td>        <em>unsigned</em> <dfn class="local col1 decl" id="251Reg1" title='Reg1' data-type='unsigned int' data-ref="251Reg1">Reg1</dfn> =</td></tr>
<tr><th id="480">480</th><td>            MRI-&gt;getDwarfRegNum(RegInfo.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::MipsRegisterInfo&apos;">getSubReg</span>(Reg, Mips::<span class='error' title="no member named &apos;sub_hi&apos; in namespace &apos;llvm::Mips&apos;">sub_hi</span>), <b>true</b>);</td></tr>
<tr><th id="481">481</th><td></td></tr>
<tr><th id="482">482</th><td>        <b>if</b> (!<a class="member" href="MipsFrameLowering.h.html#llvm::MipsFrameLowering::STI" title='llvm::MipsFrameLowering::STI' data-ref="llvm::MipsFrameLowering::STI">STI</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget8isLittleEv" title='llvm::MipsSubtarget::isLittle' data-ref="_ZNK4llvm13MipsSubtarget8isLittleEv">isLittle</a>())</td></tr>
<tr><th id="483">483</th><td>          <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col0 ref" href="#250Reg0" title='Reg0' data-ref="250Reg0">Reg0</a></span>, <span class='refarg'><a class="local col1 ref" href="#251Reg1" title='Reg1' data-ref="251Reg1">Reg1</a></span>);</td></tr>
<tr><th id="484">484</th><td></td></tr>
<tr><th id="485">485</th><td>        <em>unsigned</em> <dfn class="local col2 decl" id="252CFIIndex" title='CFIIndex' data-type='unsigned int' data-ref="252CFIIndex">CFIIndex</dfn> = <a class="local col3 ref" href="#223MF" title='MF' data-ref="223MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE" title='llvm::MachineFunction::addFrameInst' data-ref="_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE">addFrameInst</a>(</td></tr>
<tr><th id="486">486</th><td>            <a class="type" href="../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction">MCCFIInstruction</a>::<a class="ref" href="../../../include/llvm/MC/MCDwarf.h.html#_ZN4llvm16MCCFIInstruction12createOffsetEPNS_8MCSymbolEji" title='llvm::MCCFIInstruction::createOffset' data-ref="_ZN4llvm16MCCFIInstruction12createOffsetEPNS_8MCSymbolEji">createOffset</a>(<b>nullptr</b>, <a class="local col0 ref" href="#250Reg0" title='Reg0' data-ref="250Reg0">Reg0</a>, <a class="local col8 ref" href="#248Offset" title='Offset' data-ref="248Offset">Offset</a>));</td></tr>
<tr><th id="487">487</th><td>        BuildMI(MBB, MBBI, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsSEInstrInfo&apos;">get</span>(TargetOpcode::CFI_INSTRUCTION))</td></tr>
<tr><th id="488">488</th><td>            .addCFIIndex(CFIIndex);</td></tr>
<tr><th id="489">489</th><td></td></tr>
<tr><th id="490">490</th><td>        <a class="local col2 ref" href="#252CFIIndex" title='CFIIndex' data-ref="252CFIIndex">CFIIndex</a> = <a class="local col3 ref" href="#223MF" title='MF' data-ref="223MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE" title='llvm::MachineFunction::addFrameInst' data-ref="_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE">addFrameInst</a>(</td></tr>
<tr><th id="491">491</th><td>            <a class="type" href="../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction">MCCFIInstruction</a>::<a class="ref" href="../../../include/llvm/MC/MCDwarf.h.html#_ZN4llvm16MCCFIInstruction12createOffsetEPNS_8MCSymbolEji" title='llvm::MCCFIInstruction::createOffset' data-ref="_ZN4llvm16MCCFIInstruction12createOffsetEPNS_8MCSymbolEji">createOffset</a>(<b>nullptr</b>, <a class="local col1 ref" href="#251Reg1" title='Reg1' data-ref="251Reg1">Reg1</a>, <a class="local col8 ref" href="#248Offset" title='Offset' data-ref="248Offset">Offset</a> + <var>4</var>));</td></tr>
<tr><th id="492">492</th><td>        BuildMI(MBB, MBBI, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsSEInstrInfo&apos;">get</span>(TargetOpcode::CFI_INSTRUCTION))</td></tr>
<tr><th id="493">493</th><td>            .addCFIIndex(CFIIndex);</td></tr>
<tr><th id="494">494</th><td>      } <b>else</b> <b>if</b> (Mips::<span class='error' title="no member named &apos;FGR64RegClass&apos; in namespace &apos;llvm::Mips&apos;">FGR64RegClass</span>.contains(Reg)) {</td></tr>
<tr><th id="495">495</th><td>        <em>unsigned</em> <dfn class="local col3 decl" id="253Reg0" title='Reg0' data-type='unsigned int' data-ref="253Reg0">Reg0</dfn> = <a class="local col1 ref" href="#241MRI" title='MRI' data-ref="241MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo14getDwarfRegNumEjb" title='llvm::MCRegisterInfo::getDwarfRegNum' data-ref="_ZNK4llvm14MCRegisterInfo14getDwarfRegNumEjb">getDwarfRegNum</a>(<a class="local col9 ref" href="#249Reg" title='Reg' data-ref="249Reg">Reg</a>, <b>true</b>);</td></tr>
<tr><th id="496">496</th><td>        <em>unsigned</em> <dfn class="local col4 decl" id="254Reg1" title='Reg1' data-type='unsigned int' data-ref="254Reg1">Reg1</dfn> = <a class="local col1 ref" href="#241MRI" title='MRI' data-ref="241MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo14getDwarfRegNumEjb" title='llvm::MCRegisterInfo::getDwarfRegNum' data-ref="_ZNK4llvm14MCRegisterInfo14getDwarfRegNumEjb">getDwarfRegNum</a>(<a class="local col9 ref" href="#249Reg" title='Reg' data-ref="249Reg">Reg</a>, <b>true</b>) + <var>1</var>;</td></tr>
<tr><th id="497">497</th><td></td></tr>
<tr><th id="498">498</th><td>        <b>if</b> (!<a class="member" href="MipsFrameLowering.h.html#llvm::MipsFrameLowering::STI" title='llvm::MipsFrameLowering::STI' data-ref="llvm::MipsFrameLowering::STI">STI</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget8isLittleEv" title='llvm::MipsSubtarget::isLittle' data-ref="_ZNK4llvm13MipsSubtarget8isLittleEv">isLittle</a>())</td></tr>
<tr><th id="499">499</th><td>          <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col3 ref" href="#253Reg0" title='Reg0' data-ref="253Reg0">Reg0</a></span>, <span class='refarg'><a class="local col4 ref" href="#254Reg1" title='Reg1' data-ref="254Reg1">Reg1</a></span>);</td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td>        <em>unsigned</em> <dfn class="local col5 decl" id="255CFIIndex" title='CFIIndex' data-type='unsigned int' data-ref="255CFIIndex">CFIIndex</dfn> = <a class="local col3 ref" href="#223MF" title='MF' data-ref="223MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE" title='llvm::MachineFunction::addFrameInst' data-ref="_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE">addFrameInst</a>(</td></tr>
<tr><th id="502">502</th><td>          <a class="type" href="../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction">MCCFIInstruction</a>::<a class="ref" href="../../../include/llvm/MC/MCDwarf.h.html#_ZN4llvm16MCCFIInstruction12createOffsetEPNS_8MCSymbolEji" title='llvm::MCCFIInstruction::createOffset' data-ref="_ZN4llvm16MCCFIInstruction12createOffsetEPNS_8MCSymbolEji">createOffset</a>(<b>nullptr</b>, <a class="local col3 ref" href="#253Reg0" title='Reg0' data-ref="253Reg0">Reg0</a>, <a class="local col8 ref" href="#248Offset" title='Offset' data-ref="248Offset">Offset</a>));</td></tr>
<tr><th id="503">503</th><td>        BuildMI(MBB, MBBI, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsSEInstrInfo&apos;">get</span>(TargetOpcode::CFI_INSTRUCTION))</td></tr>
<tr><th id="504">504</th><td>            .addCFIIndex(CFIIndex);</td></tr>
<tr><th id="505">505</th><td></td></tr>
<tr><th id="506">506</th><td>        <a class="local col5 ref" href="#255CFIIndex" title='CFIIndex' data-ref="255CFIIndex">CFIIndex</a> = <a class="local col3 ref" href="#223MF" title='MF' data-ref="223MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE" title='llvm::MachineFunction::addFrameInst' data-ref="_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE">addFrameInst</a>(</td></tr>
<tr><th id="507">507</th><td>          <a class="type" href="../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction">MCCFIInstruction</a>::<a class="ref" href="../../../include/llvm/MC/MCDwarf.h.html#_ZN4llvm16MCCFIInstruction12createOffsetEPNS_8MCSymbolEji" title='llvm::MCCFIInstruction::createOffset' data-ref="_ZN4llvm16MCCFIInstruction12createOffsetEPNS_8MCSymbolEji">createOffset</a>(<b>nullptr</b>, <a class="local col4 ref" href="#254Reg1" title='Reg1' data-ref="254Reg1">Reg1</a>, <a class="local col8 ref" href="#248Offset" title='Offset' data-ref="248Offset">Offset</a> + <var>4</var>));</td></tr>
<tr><th id="508">508</th><td>        BuildMI(MBB, MBBI, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsSEInstrInfo&apos;">get</span>(TargetOpcode::CFI_INSTRUCTION))</td></tr>
<tr><th id="509">509</th><td>            .addCFIIndex(CFIIndex);</td></tr>
<tr><th id="510">510</th><td>      } <b>else</b> {</td></tr>
<tr><th id="511">511</th><td>        <i>// Reg is either in GPR32 or FGR32.</i></td></tr>
<tr><th id="512">512</th><td>        <em>unsigned</em> <dfn class="local col6 decl" id="256CFIIndex" title='CFIIndex' data-type='unsigned int' data-ref="256CFIIndex">CFIIndex</dfn> = <a class="local col3 ref" href="#223MF" title='MF' data-ref="223MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE" title='llvm::MachineFunction::addFrameInst' data-ref="_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE">addFrameInst</a>(<a class="type" href="../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction">MCCFIInstruction</a>::<a class="ref" href="../../../include/llvm/MC/MCDwarf.h.html#_ZN4llvm16MCCFIInstruction12createOffsetEPNS_8MCSymbolEji" title='llvm::MCCFIInstruction::createOffset' data-ref="_ZN4llvm16MCCFIInstruction12createOffsetEPNS_8MCSymbolEji">createOffset</a>(</td></tr>
<tr><th id="513">513</th><td>            <b>nullptr</b>, <a class="local col1 ref" href="#241MRI" title='MRI' data-ref="241MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo14getDwarfRegNumEjb" title='llvm::MCRegisterInfo::getDwarfRegNum' data-ref="_ZNK4llvm14MCRegisterInfo14getDwarfRegNumEjb">getDwarfRegNum</a>(<a class="local col9 ref" href="#249Reg" title='Reg' data-ref="249Reg">Reg</a>, <b>true</b>), <a class="local col8 ref" href="#248Offset" title='Offset' data-ref="248Offset">Offset</a>));</td></tr>
<tr><th id="514">514</th><td>        BuildMI(MBB, MBBI, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsSEInstrInfo&apos;">get</span>(TargetOpcode::CFI_INSTRUCTION))</td></tr>
<tr><th id="515">515</th><td>            .addCFIIndex(CFIIndex);</td></tr>
<tr><th id="516">516</th><td>      }</td></tr>
<tr><th id="517">517</th><td>    }</td></tr>
<tr><th id="518">518</th><td>  }</td></tr>
<tr><th id="519">519</th><td></td></tr>
<tr><th id="520">520</th><td>  <b>if</b> (<a class="local col6 ref" href="#226MipsFI" title='MipsFI' data-ref="226MipsFI">MipsFI</a>-&gt;<a class="ref" href="MipsMachineFunction.h.html#_ZNK4llvm16MipsFunctionInfo13callsEhReturnEv" title='llvm::MipsFunctionInfo::callsEhReturn' data-ref="_ZNK4llvm16MipsFunctionInfo13callsEhReturnEv">callsEhReturn</a>()) {</td></tr>
<tr><th id="521">521</th><td>    <i>// Insert instructions that spill eh data registers.</i></td></tr>
<tr><th id="522">522</th><td>    <b>for</b> (<em>int</em> <dfn class="local col7 decl" id="257I" title='I' data-type='int' data-ref="257I">I</dfn> = <var>0</var>; <a class="local col7 ref" href="#257I" title='I' data-ref="257I">I</a> &lt; <var>4</var>; ++<a class="local col7 ref" href="#257I" title='I' data-ref="257I">I</a>) {</td></tr>
<tr><th id="523">523</th><td>      <b>if</b> (!<a class="local col4 ref" href="#224MBB" title='MBB' data-ref="224MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::isLiveIn' data-ref="_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE">isLiveIn</a>(<a class="local col1 ref" href="#231ABI" title='ABI' data-ref="231ABI">ABI</a>.<a class="ref" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo12GetEhDataRegEj" title='llvm::MipsABIInfo::GetEhDataReg' data-ref="_ZNK4llvm11MipsABIInfo12GetEhDataRegEj">GetEhDataReg</a>(<a class="local col7 ref" href="#257I" title='I' data-ref="257I">I</a>)))</td></tr>
<tr><th id="524">524</th><td>        <a class="local col4 ref" href="#224MBB" title='MBB' data-ref="224MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE">addLiveIn</a>(<a class="local col1 ref" href="#231ABI" title='ABI' data-ref="231ABI">ABI</a>.<a class="ref" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo12GetEhDataRegEj" title='llvm::MipsABIInfo::GetEhDataReg' data-ref="_ZNK4llvm11MipsABIInfo12GetEhDataRegEj">GetEhDataReg</a>(<a class="local col7 ref" href="#257I" title='I' data-ref="257I">I</a>));</td></tr>
<tr><th id="525">525</th><td>      <span class='error' title="cannot initialize object parameter of type &apos;const llvm::MipsInstrInfo&apos; with an expression of type &apos;const llvm::MipsSEInstrInfo&apos;">TII</span>.storeRegToStackSlot(MBB, MBBI, ABI.GetEhDataReg(I), <b>false</b>,</td></tr>
<tr><th id="526">526</th><td>                              MipsFI-&gt;getEhDataRegFI(I), RC, &amp;RegInfo);</td></tr>
<tr><th id="527">527</th><td>    }</td></tr>
<tr><th id="528">528</th><td></td></tr>
<tr><th id="529">529</th><td>    <i>// Emit .cfi_offset directives for eh data registers.</i></td></tr>
<tr><th id="530">530</th><td>    <b>for</b> (<em>int</em> <dfn class="local col8 decl" id="258I" title='I' data-type='int' data-ref="258I">I</dfn> = <var>0</var>; <a class="local col8 ref" href="#258I" title='I' data-ref="258I">I</a> &lt; <var>4</var>; ++<a class="local col8 ref" href="#258I" title='I' data-ref="258I">I</a>) {</td></tr>
<tr><th id="531">531</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col9 decl" id="259Offset" title='Offset' data-type='int64_t' data-ref="259Offset">Offset</dfn> = <a class="local col5 ref" href="#225MFI" title='MFI' data-ref="225MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" title='llvm::MachineFrameInfo::getObjectOffset' data-ref="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi">getObjectOffset</a>(<a class="local col6 ref" href="#226MipsFI" title='MipsFI' data-ref="226MipsFI">MipsFI</a>-&gt;<a class="ref" href="MipsMachineFunction.h.html#_ZNK4llvm16MipsFunctionInfo14getEhDataRegFIEj" title='llvm::MipsFunctionInfo::getEhDataRegFI' data-ref="_ZNK4llvm16MipsFunctionInfo14getEhDataRegFIEj">getEhDataRegFI</a>(<a class="local col8 ref" href="#258I" title='I' data-ref="258I">I</a>));</td></tr>
<tr><th id="532">532</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="260Reg" title='Reg' data-type='unsigned int' data-ref="260Reg">Reg</dfn> = <a class="local col1 ref" href="#241MRI" title='MRI' data-ref="241MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo14getDwarfRegNumEjb" title='llvm::MCRegisterInfo::getDwarfRegNum' data-ref="_ZNK4llvm14MCRegisterInfo14getDwarfRegNumEjb">getDwarfRegNum</a>(<a class="local col1 ref" href="#231ABI" title='ABI' data-ref="231ABI">ABI</a>.<a class="ref" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo12GetEhDataRegEj" title='llvm::MipsABIInfo::GetEhDataReg' data-ref="_ZNK4llvm11MipsABIInfo12GetEhDataRegEj">GetEhDataReg</a>(<a class="local col8 ref" href="#258I" title='I' data-ref="258I">I</a>), <b>true</b>);</td></tr>
<tr><th id="533">533</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="261CFIIndex" title='CFIIndex' data-type='unsigned int' data-ref="261CFIIndex">CFIIndex</dfn> = <a class="local col3 ref" href="#223MF" title='MF' data-ref="223MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE" title='llvm::MachineFunction::addFrameInst' data-ref="_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE">addFrameInst</a>(</td></tr>
<tr><th id="534">534</th><td>          <a class="type" href="../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction">MCCFIInstruction</a>::<a class="ref" href="../../../include/llvm/MC/MCDwarf.h.html#_ZN4llvm16MCCFIInstruction12createOffsetEPNS_8MCSymbolEji" title='llvm::MCCFIInstruction::createOffset' data-ref="_ZN4llvm16MCCFIInstruction12createOffsetEPNS_8MCSymbolEji">createOffset</a>(<b>nullptr</b>, <a class="local col0 ref" href="#260Reg" title='Reg' data-ref="260Reg">Reg</a>, <a class="local col9 ref" href="#259Offset" title='Offset' data-ref="259Offset">Offset</a>));</td></tr>
<tr><th id="535">535</th><td>      BuildMI(MBB, MBBI, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsSEInstrInfo&apos;">get</span>(TargetOpcode::CFI_INSTRUCTION))</td></tr>
<tr><th id="536">536</th><td>          .addCFIIndex(CFIIndex);</td></tr>
<tr><th id="537">537</th><td>    }</td></tr>
<tr><th id="538">538</th><td>  }</td></tr>
<tr><th id="539">539</th><td></td></tr>
<tr><th id="540">540</th><td>  <i>// if framepointer enabled, set it to point to the stack pointer.</i></td></tr>
<tr><th id="541">541</th><td>  <b>if</b> (<a class="virtual member" href="MipsFrameLowering.h.html#_ZNK4llvm17MipsFrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::MipsFrameLowering::hasFP' data-ref="_ZNK4llvm17MipsFrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col3 ref" href="#223MF" title='MF' data-ref="223MF">MF</a>)) {</td></tr>
<tr><th id="542">542</th><td>    <i>// Insert instruction "move $fp, $sp" at this location.</i></td></tr>
<tr><th id="543">543</th><td>    BuildMI(MBB, MBBI, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsSEInstrInfo&apos;">get</span>(MOVE), FP).addReg(SP).addReg(ZERO)</td></tr>
<tr><th id="544">544</th><td>      .setMIFlag(MachineInstr::FrameSetup);</td></tr>
<tr><th id="545">545</th><td></td></tr>
<tr><th id="546">546</th><td>    <i>// emit ".cfi_def_cfa_register $fp"</i></td></tr>
<tr><th id="547">547</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="262CFIIndex" title='CFIIndex' data-type='unsigned int' data-ref="262CFIIndex">CFIIndex</dfn> = <a class="local col3 ref" href="#223MF" title='MF' data-ref="223MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE" title='llvm::MachineFunction::addFrameInst' data-ref="_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE">addFrameInst</a>(<a class="type" href="../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction">MCCFIInstruction</a>::<a class="ref" href="../../../include/llvm/MC/MCDwarf.h.html#_ZN4llvm16MCCFIInstruction20createDefCfaRegisterEPNS_8MCSymbolEj" title='llvm::MCCFIInstruction::createDefCfaRegister' data-ref="_ZN4llvm16MCCFIInstruction20createDefCfaRegisterEPNS_8MCSymbolEj">createDefCfaRegister</a>(</td></tr>
<tr><th id="548">548</th><td>        <b>nullptr</b>, <a class="local col1 ref" href="#241MRI" title='MRI' data-ref="241MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo14getDwarfRegNumEjb" title='llvm::MCRegisterInfo::getDwarfRegNum' data-ref="_ZNK4llvm14MCRegisterInfo14getDwarfRegNumEjb">getDwarfRegNum</a>(<a class="local col3 ref" href="#233FP" title='FP' data-ref="233FP">FP</a>, <b>true</b>)));</td></tr>
<tr><th id="549">549</th><td>    BuildMI(MBB, MBBI, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsSEInstrInfo&apos;">get</span>(TargetOpcode::CFI_INSTRUCTION))</td></tr>
<tr><th id="550">550</th><td>        .addCFIIndex(CFIIndex);</td></tr>
<tr><th id="551">551</th><td></td></tr>
<tr><th id="552">552</th><td>    <b>if</b> (RegInfo.<span class='error' title="no member named &apos;needsStackRealignment&apos; in &apos;llvm::MipsRegisterInfo&apos;">needsStackRealignment</span>(MF)) {</td></tr>
<tr><th id="553">553</th><td>      <i>// addiu $Reg, $zero, -MaxAlignment</i></td></tr>
<tr><th id="554">554</th><td><i>      // andi $sp, $sp, $Reg</i></td></tr>
<tr><th id="555">555</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="263VR" title='VR' data-type='unsigned int' data-ref="263VR">VR</dfn> = <a class="local col3 ref" href="#223MF" title='MF' data-ref="223MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col8 ref" href="#238RC" title='RC' data-ref="238RC">RC</a>);</td></tr>
<tr><th id="556">556</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isInt&lt;16&gt;(MFI.getMaxAlignment()) &amp;&amp; &quot;Function&apos;s alignment size requirement is not supported.&quot;) ? void (0) : __assert_fail (&quot;isInt&lt;16&gt;(MFI.getMaxAlignment()) &amp;&amp; \&quot;Function&apos;s alignment size requirement is not supported.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEFrameLowering.cpp&quot;, 557, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>16</var>&gt;(<a class="local col5 ref" href="#225MFI" title='MFI' data-ref="225MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getMaxAlignmentEv" title='llvm::MachineFrameInfo::getMaxAlignment' data-ref="_ZNK4llvm16MachineFrameInfo15getMaxAlignmentEv">getMaxAlignment</a>()) &amp;&amp;</td></tr>
<tr><th id="557">557</th><td>             <q>"Function's alignment size requirement is not supported."</q>);</td></tr>
<tr><th id="558">558</th><td>      <em>int</em> <dfn class="local col4 decl" id="264MaxAlign" title='MaxAlign' data-type='int' data-ref="264MaxAlign">MaxAlign</dfn> = -(<em>int</em>)<a class="local col5 ref" href="#225MFI" title='MFI' data-ref="225MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getMaxAlignmentEv" title='llvm::MachineFrameInfo::getMaxAlignment' data-ref="_ZNK4llvm16MachineFrameInfo15getMaxAlignmentEv">getMaxAlignment</a>();</td></tr>
<tr><th id="559">559</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="265IntSP" title='IntSP' data-type='unsigned int' data-ref="265IntSP">IntSP</dfn> = <a class="local col2 ref" href="#232SP" title='SP' data-ref="232SP">SP</a>;</td></tr>
<tr><th id="560">560</th><td>      <b>if</b> (<a class="local col1 ref" href="#231ABI" title='ABI' data-ref="231ABI">ABI</a>.<a class="ref" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo14IsCheriPureCapEv" title='llvm::MipsABIInfo::IsCheriPureCap' data-ref="_ZNK4llvm11MipsABIInfo14IsCheriPureCapEv">IsCheriPureCap</a>()) {</td></tr>
<tr><th id="561">561</th><td>        <a class="local col5 ref" href="#265IntSP" title='IntSP' data-ref="265IntSP">IntSP</a> = <a class="local col3 ref" href="#223MF" title='MF' data-ref="223MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col8 ref" href="#238RC" title='RC' data-ref="238RC">RC</a>);</td></tr>
<tr><th id="562">562</th><td>        BuildMI(MBB, MBBI, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsSEInstrInfo&apos;">get</span>(Mips::<span class='error' title="no member named &apos;CGetOffset&apos; in namespace &apos;llvm::Mips&apos;">CGetOffset</span>), IntSP).addReg(SP);</td></tr>
<tr><th id="563">563</th><td>      }</td></tr>
<tr><th id="564">564</th><td></td></tr>
<tr><th id="565">565</th><td></td></tr>
<tr><th id="566">566</th><td>      BuildMI(MBB, MBBI, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsSEInstrInfo&apos;">get</span>(ADDiu), VR).addReg(ZERO) .addImm(MaxAlign);</td></tr>
<tr><th id="567">567</th><td>      BuildMI(MBB, MBBI, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsSEInstrInfo&apos;">get</span>(AND), IntSP).addReg(IntSP).addReg(VR);</td></tr>
<tr><th id="568">568</th><td></td></tr>
<tr><th id="569">569</th><td>      <b>if</b> (ABI.IsCheriPureCap())</td></tr>
<tr><th id="570">570</th><td>        BuildMI(MBB, MBBI, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsSEInstrInfo&apos;">get</span>(Mips::<span class='error' title="no member named &apos;CSetOffset&apos; in namespace &apos;llvm::Mips&apos;">CSetOffset</span>), SP).addReg(SP)</td></tr>
<tr><th id="571">571</th><td>          .addReg(IntSP);</td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td>      <b>if</b> (<a class="member" href="MipsFrameLowering.h.html#_ZNK4llvm17MipsFrameLowering5hasBPERKNS_15MachineFunctionE" title='llvm::MipsFrameLowering::hasBP' data-ref="_ZNK4llvm17MipsFrameLowering5hasBPERKNS_15MachineFunctionE">hasBP</a>(<a class="local col3 ref" href="#223MF" title='MF' data-ref="223MF">MF</a>)) {</td></tr>
<tr><th id="574">574</th><td>        <i>// move $s7, $sp</i></td></tr>
<tr><th id="575">575</th><td>        <em>unsigned</em> <dfn class="local col6 decl" id="266BP" title='BP' data-type='unsigned int' data-ref="266BP">BP</dfn> = <a class="local col1 ref" href="#231ABI" title='ABI' data-ref="231ABI">ABI</a>.<a class="ref" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo10GetBasePtrEv" title='llvm::MipsABIInfo::GetBasePtr' data-ref="_ZNK4llvm11MipsABIInfo10GetBasePtrEv">GetBasePtr</a>();</td></tr>
<tr><th id="576">576</th><td>        BuildMI(MBB, MBBI, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsSEInstrInfo&apos;">get</span>(MOVE), BP)</td></tr>
<tr><th id="577">577</th><td>          .addReg(SP)</td></tr>
<tr><th id="578">578</th><td>          .addReg(ZERO);</td></tr>
<tr><th id="579">579</th><td>      }</td></tr>
<tr><th id="580">580</th><td>    }</td></tr>
<tr><th id="581">581</th><td>  }</td></tr>
<tr><th id="582">582</th><td></td></tr>
<tr><th id="583">583</th><td>  <i>// If we've spilled RA and we're targeting CHERI, then we want to use</i></td></tr>
<tr><th id="584">584</th><td><i>  // cjr $c16 for return, not jr $ra</i></td></tr>
<tr><th id="585">585</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#CHERICFI" title='CHERICFI' data-use='m' data-ref="CHERICFI">CHERICFI</a> &amp;&amp; <a class="local col3 ref" href="#243IsRASpilled" title='IsRASpilled' data-ref="243IsRASpilled">IsRASpilled</a> &amp;&amp; <a class="member" href="MipsFrameLowering.h.html#llvm::MipsFrameLowering::STI" title='llvm::MipsFrameLowering::STI' data-ref="llvm::MipsFrameLowering::STI">STI</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget7isCheriEv" title='llvm::MipsSubtarget::isCheri' data-ref="_ZNK4llvm13MipsSubtarget7isCheriEv">isCheri</a>())</td></tr>
<tr><th id="586">586</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col7 decl" id="267BB" title='BB' data-type='llvm::MachineBasicBlock &amp;' data-ref="267BB">BB</dfn> : <a class="local col3 ref" href="#223MF" title='MF' data-ref="223MF">MF</a>)</td></tr>
<tr><th id="587">587</th><td>      <b>for</b> (<em>auto</em> &amp;<dfn class="local col8 decl" id="268I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="268I">I</dfn> : <a class="local col7 ref" href="#267BB" title='BB' data-ref="267BB">BB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11terminatorsEv" title='llvm::MachineBasicBlock::terminators' data-ref="_ZN4llvm17MachineBasicBlock11terminatorsEv">terminators</a>())</td></tr>
<tr><th id="588">588</th><td>        <b>if</b> (I.getOpcode() == Mips::<span class='error' title="no member named &apos;RetRA&apos; in namespace &apos;llvm::Mips&apos;">RetRA</span>) {</td></tr>
<tr><th id="589">589</th><td>            BuildMI(BB, (MachineBasicBlock::iterator)I, I.getDebugLoc(),</td></tr>
<tr><th id="590">590</th><td>                TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsSEInstrInfo&apos;">get</span>(Mips::<span class='error' title="no member named &apos;CJR&apos; in namespace &apos;llvm::Mips&apos;">CJR</span>))</td></tr>
<tr><th id="591">591</th><td>              .addReg(Mips::<span class='error' title="no member named &apos;C16&apos; in namespace &apos;llvm::Mips&apos;">C16</span>);</td></tr>
<tr><th id="592">592</th><td>            <a class="local col8 ref" href="#268I" title='I' data-ref="268I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromBundleEv" title='llvm::MachineInstr::eraseFromBundle' data-ref="_ZN4llvm12MachineInstr15eraseFromBundleEv">eraseFromBundle</a>();</td></tr>
<tr><th id="593">593</th><td>            <b>break</b>;</td></tr>
<tr><th id="594">594</th><td>        }</td></tr>
<tr><th id="595">595</th><td></td></tr>
<tr><th id="596">596</th><td>}</td></tr>
<tr><th id="597">597</th><td></td></tr>
<tr><th id="598">598</th><td><em>void</em> <a class="type" href="MipsSEFrameLowering.h.html#llvm::MipsSEFrameLowering" title='llvm::MipsSEFrameLowering' data-ref="llvm::MipsSEFrameLowering">MipsSEFrameLowering</a>::<dfn class="decl def" id="_ZNK4llvm19MipsSEFrameLowering25emitInterruptPrologueStubERNS_15MachineFunctionERNS_17MachineBasicBlockE" title='llvm::MipsSEFrameLowering::emitInterruptPrologueStub' data-ref="_ZNK4llvm19MipsSEFrameLowering25emitInterruptPrologueStubERNS_15MachineFunctionERNS_17MachineBasicBlockE">emitInterruptPrologueStub</dfn>(</td></tr>
<tr><th id="599">599</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="269MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="269MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="270MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="270MBB">MBB</dfn>) <em>const</em> {</td></tr>
<tr><th id="600">600</th><td>  <a class="type" href="MipsMachineFunction.h.html#llvm::MipsFunctionInfo" title='llvm::MipsFunctionInfo' data-ref="llvm::MipsFunctionInfo">MipsFunctionInfo</a> *<dfn class="local col1 decl" id="271MipsFI" title='MipsFI' data-type='llvm::MipsFunctionInfo *' data-ref="271MipsFI">MipsFI</dfn> = <a class="local col9 ref" href="#269MF" title='MF' data-ref="269MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="MipsMachineFunction.h.html#llvm::MipsFunctionInfo" title='llvm::MipsFunctionInfo' data-ref="llvm::MipsFunctionInfo">MipsFunctionInfo</a>&gt;();</td></tr>
<tr><th id="601">601</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="272MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="272MBBI">MBBI</dfn> = <a class="local col0 ref" href="#270MBB" title='MBB' data-ref="270MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="602">602</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col3 decl" id="273DL" title='DL' data-type='llvm::DebugLoc' data-ref="273DL">DL</dfn> = <a class="local col2 ref" href="#272MBBI" title='MBBI' data-ref="272MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col0 ref" href="#270MBB" title='MBB' data-ref="270MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>() ? <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col2 ref" href="#272MBBI" title='MBBI' data-ref="272MBBI">MBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>() : <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a><a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev">(</a>);</td></tr>
<tr><th id="603">603</th><td></td></tr>
<tr><th id="604">604</th><td>  <i>// Report an error the target doesn't support Mips32r2 or later.</i></td></tr>
<tr><th id="605">605</th><td><i>  // The epilogue relies on the use of the "ehb" to clear execution</i></td></tr>
<tr><th id="606">606</th><td><i>  // hazards. Pre R2 Mips relies on an implementation defined number</i></td></tr>
<tr><th id="607">607</th><td><i>  // of "ssnop"s to clear the execution hazard. Support for ssnop hazard</i></td></tr>
<tr><th id="608">608</th><td><i>  // clearing is not provided so reject that configuration.</i></td></tr>
<tr><th id="609">609</th><td>  <b>if</b> (!<a class="member" href="MipsFrameLowering.h.html#llvm::MipsFrameLowering::STI" title='llvm::MipsFrameLowering::STI' data-ref="llvm::MipsFrameLowering::STI">STI</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget11hasMips32r2Ev" title='llvm::MipsSubtarget::hasMips32r2' data-ref="_ZNK4llvm13MipsSubtarget11hasMips32r2Ev">hasMips32r2</a>())</td></tr>
<tr><th id="610">610</th><td>    <a class="ref" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(</td></tr>
<tr><th id="611">611</th><td>        <q>"\"interrupt\" attribute is not supported on pre-MIPS32R2 or "</q></td></tr>
<tr><th id="612">612</th><td>        <q>"MIPS16 targets."</q>);</td></tr>
<tr><th id="613">613</th><td></td></tr>
<tr><th id="614">614</th><td>  <i>// The GP register contains the "user" value, so we cannot perform</i></td></tr>
<tr><th id="615">615</th><td><i>  // any gp relative loads until we restore the "kernel" or "system" gp</i></td></tr>
<tr><th id="616">616</th><td><i>  // value. Until support is written we shall only accept the static</i></td></tr>
<tr><th id="617">617</th><td><i>  // relocation model.</i></td></tr>
<tr><th id="618">618</th><td>  <b>if</b> ((<a class="member" href="MipsFrameLowering.h.html#llvm::MipsFrameLowering::STI" title='llvm::MipsFrameLowering::STI' data-ref="llvm::MipsFrameLowering::STI">STI</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget18getRelocationModelEv" title='llvm::MipsSubtarget::getRelocationModel' data-ref="_ZNK4llvm13MipsSubtarget18getRelocationModelEv">getRelocationModel</a>() != <span class="namespace">Reloc::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::Reloc::Model::Static" title='llvm::Reloc::Model::Static' data-ref="llvm::Reloc::Model::Static">Static</a>))</td></tr>
<tr><th id="619">619</th><td>    <a class="ref" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"\"interrupt\" attribute is only supported for the "</q></td></tr>
<tr><th id="620">620</th><td>                       <q>"static relocation model on MIPS at the present time."</q>);</td></tr>
<tr><th id="621">621</th><td></td></tr>
<tr><th id="622">622</th><td>  <b>if</b> (!<a class="member" href="MipsFrameLowering.h.html#llvm::MipsFrameLowering::STI" title='llvm::MipsFrameLowering::STI' data-ref="llvm::MipsFrameLowering::STI">STI</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget9isABI_O32Ev" title='llvm::MipsSubtarget::isABI_O32' data-ref="_ZNK4llvm13MipsSubtarget9isABI_O32Ev">isABI_O32</a>() || <a class="member" href="MipsFrameLowering.h.html#llvm::MipsFrameLowering::STI" title='llvm::MipsFrameLowering::STI' data-ref="llvm::MipsFrameLowering::STI">STI</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget9hasMips64Ev" title='llvm::MipsSubtarget::hasMips64' data-ref="_ZNK4llvm13MipsSubtarget9hasMips64Ev">hasMips64</a>())</td></tr>
<tr><th id="623">623</th><td>    <a class="ref" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"\"interrupt\" attribute is only supported for the "</q></td></tr>
<tr><th id="624">624</th><td>                       <q>"O32 ABI on MIPS32R2+ at the present time."</q>);</td></tr>
<tr><th id="625">625</th><td></td></tr>
<tr><th id="626">626</th><td>  <i>// Perform ISR handling like GCC</i></td></tr>
<tr><th id="627">627</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col4 decl" id="274IntKind" title='IntKind' data-type='llvm::StringRef' data-ref="274IntKind">IntKind</dfn> =</td></tr>
<tr><th id="628">628</th><td>      <a class="local col9 ref" href="#269MF" title='MF' data-ref="269MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getFnAttributeENS_9StringRefE" title='llvm::Function::getFnAttribute' data-ref="_ZNK4llvm8Function14getFnAttributeENS_9StringRefE">getFnAttribute</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"interrupt"</q>).<a class="ref" href="../../../include/llvm/IR/Attributes.h.html#_ZNK4llvm9Attribute16getValueAsStringEv" title='llvm::Attribute::getValueAsString' data-ref="_ZNK4llvm9Attribute16getValueAsStringEv">getValueAsString</a>();</td></tr>
<tr><th id="629">629</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="275PtrRC" title='PtrRC' data-type='const llvm::TargetRegisterClass *' data-ref="275PtrRC">PtrRC</dfn> = &amp;Mips::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR32RegClass</span>;</td></tr>
<tr><th id="630">630</th><td></td></tr>
<tr><th id="631">631</th><td>  <i>// EIC interrupt handling needs to read the Cause register to disable</i></td></tr>
<tr><th id="632">632</th><td><i>  // interrupts.</i></td></tr>
<tr><th id="633">633</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col4 ref" href="#274IntKind" title='IntKind' data-ref="274IntKind">IntKind</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"eic"</q>) {</td></tr>
<tr><th id="634">634</th><td>    <i>// Coprocessor registers are always live per se.</i></td></tr>
<tr><th id="635">635</th><td>    MBB.addLiveIn(Mips::<span class='error' title="no member named &apos;COP013&apos; in namespace &apos;llvm::Mips&apos;">COP013</span>);</td></tr>
<tr><th id="636">636</th><td>    BuildMI(MBB, MBBI, DL, STI.getInstrInfo()-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(Mips::<span class='error' title="no member named &apos;MFC0&apos; in namespace &apos;llvm::Mips&apos;">MFC0</span>), Mips::<span class='error' title="no member named &apos;K0&apos; in namespace &apos;llvm::Mips&apos;">K0</span>)</td></tr>
<tr><th id="637">637</th><td>        .addReg(Mips::<span class='error' title="no member named &apos;COP013&apos; in namespace &apos;llvm::Mips&apos;">COP013</span>)</td></tr>
<tr><th id="638">638</th><td>        .addImm(<var>0</var>)</td></tr>
<tr><th id="639">639</th><td>        .setMIFlag(MachineInstr::FrameSetup);</td></tr>
<tr><th id="640">640</th><td></td></tr>
<tr><th id="641">641</th><td>    BuildMI(MBB, MBBI, DL, STI.getInstrInfo()-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(Mips::<span class='error' title="no member named &apos;EXT&apos; in namespace &apos;llvm::Mips&apos;">EXT</span>), Mips::<span class='error' title="no member named &apos;K0&apos; in namespace &apos;llvm::Mips&apos;">K0</span>)</td></tr>
<tr><th id="642">642</th><td>        .addReg(Mips::<span class='error' title="no member named &apos;K0&apos; in namespace &apos;llvm::Mips&apos;">K0</span>)</td></tr>
<tr><th id="643">643</th><td>        .addImm(<var>10</var>)</td></tr>
<tr><th id="644">644</th><td>        .addImm(<var>6</var>)</td></tr>
<tr><th id="645">645</th><td>        .setMIFlag(MachineInstr::FrameSetup);</td></tr>
<tr><th id="646">646</th><td>  }</td></tr>
<tr><th id="647">647</th><td></td></tr>
<tr><th id="648">648</th><td>  <i>// Fetch and spill EPC</i></td></tr>
<tr><th id="649">649</th><td>  MBB.addLiveIn(Mips::<span class='error' title="no member named &apos;COP014&apos; in namespace &apos;llvm::Mips&apos;">COP014</span>);</td></tr>
<tr><th id="650">650</th><td>  BuildMI(MBB, MBBI, DL, STI.getInstrInfo()-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(Mips::<span class='error' title="no member named &apos;MFC0&apos; in namespace &apos;llvm::Mips&apos;">MFC0</span>), Mips::<span class='error' title="no member named &apos;K1&apos; in namespace &apos;llvm::Mips&apos;">K1</span>)</td></tr>
<tr><th id="651">651</th><td>      .addReg(Mips::<span class='error' title="no member named &apos;COP014&apos; in namespace &apos;llvm::Mips&apos;">COP014</span>)</td></tr>
<tr><th id="652">652</th><td>      .addImm(<var>0</var>)</td></tr>
<tr><th id="653">653</th><td>      .setMIFlag(MachineInstr::FrameSetup);</td></tr>
<tr><th id="654">654</th><td></td></tr>
<tr><th id="655">655</th><td>  STI.getInstrInfo()-&gt;storeRegToStack(MBB, MBBI, Mips::<span class='error' title="no member named &apos;K1&apos; in namespace &apos;llvm::Mips&apos;">K1</span>, <b>false</b>,</td></tr>
<tr><th id="656">656</th><td>                                      MipsFI-&gt;getISRRegFI(<var>0</var>), PtrRC,</td></tr>
<tr><th id="657">657</th><td>                                      STI.getRegisterInfo(), <var>0</var>);</td></tr>
<tr><th id="658">658</th><td></td></tr>
<tr><th id="659">659</th><td>  <i>// Fetch and Spill Status</i></td></tr>
<tr><th id="660">660</th><td>  MBB.addLiveIn(Mips::<span class='error' title="no member named &apos;COP012&apos; in namespace &apos;llvm::Mips&apos;">COP012</span>);</td></tr>
<tr><th id="661">661</th><td>  BuildMI(MBB, MBBI, DL, STI.getInstrInfo()-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(Mips::<span class='error' title="no member named &apos;MFC0&apos; in namespace &apos;llvm::Mips&apos;">MFC0</span>), Mips::<span class='error' title="no member named &apos;K1&apos; in namespace &apos;llvm::Mips&apos;">K1</span>)</td></tr>
<tr><th id="662">662</th><td>      .addReg(Mips::<span class='error' title="no member named &apos;COP012&apos; in namespace &apos;llvm::Mips&apos;">COP012</span>)</td></tr>
<tr><th id="663">663</th><td>      .addImm(<var>0</var>)</td></tr>
<tr><th id="664">664</th><td>      .setMIFlag(MachineInstr::FrameSetup);</td></tr>
<tr><th id="665">665</th><td></td></tr>
<tr><th id="666">666</th><td>  STI.getInstrInfo()-&gt;storeRegToStack(MBB, MBBI, Mips::<span class='error' title="no member named &apos;K1&apos; in namespace &apos;llvm::Mips&apos;">K1</span>, <b>false</b>,</td></tr>
<tr><th id="667">667</th><td>                                      MipsFI-&gt;getISRRegFI(<var>1</var>), PtrRC,</td></tr>
<tr><th id="668">668</th><td>                                      STI.getRegisterInfo(), <var>0</var>);</td></tr>
<tr><th id="669">669</th><td></td></tr>
<tr><th id="670">670</th><td>  <i>// Build the configuration for disabling lower priority interrupts. Non EIC</i></td></tr>
<tr><th id="671">671</th><td><i>  // interrupts need to be masked off with zero, EIC from the Cause register.</i></td></tr>
<tr><th id="672">672</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="276InsPosition" title='InsPosition' data-type='unsigned int' data-ref="276InsPosition">InsPosition</dfn> = <var>8</var>;</td></tr>
<tr><th id="673">673</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="277InsSize" title='InsSize' data-type='unsigned int' data-ref="277InsSize">InsSize</dfn> = <var>0</var>;</td></tr>
<tr><th id="674">674</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="278SrcReg" title='SrcReg' data-type='unsigned int' data-ref="278SrcReg">SrcReg</dfn> = Mips::<span class='error' title="no member named &apos;ZERO&apos; in namespace &apos;llvm::Mips&apos;">ZERO</span>;</td></tr>
<tr><th id="675">675</th><td></td></tr>
<tr><th id="676">676</th><td>  <i>// If the interrupt we're tied to is the EIC, switch the source for the</i></td></tr>
<tr><th id="677">677</th><td><i>  // masking off interrupts to the cause register.</i></td></tr>
<tr><th id="678">678</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col4 ref" href="#274IntKind" title='IntKind' data-ref="274IntKind">IntKind</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"eic"</q>) {</td></tr>
<tr><th id="679">679</th><td>    SrcReg = Mips::<span class='error' title="no member named &apos;K0&apos; in namespace &apos;llvm::Mips&apos;">K0</span>;</td></tr>
<tr><th id="680">680</th><td>    <a class="local col6 ref" href="#276InsPosition" title='InsPosition' data-ref="276InsPosition">InsPosition</a> = <var>10</var>;</td></tr>
<tr><th id="681">681</th><td>    <a class="local col7 ref" href="#277InsSize" title='InsSize' data-ref="277InsSize">InsSize</a> = <var>6</var>;</td></tr>
<tr><th id="682">682</th><td>  } <b>else</b></td></tr>
<tr><th id="683">683</th><td>    <a class="local col7 ref" href="#277InsSize" title='InsSize' data-ref="277InsSize">InsSize</a> = <a class="type" href="../../../include/llvm/ADT/StringSwitch.h.html#llvm::StringSwitch" title='llvm::StringSwitch' data-ref="llvm::StringSwitch">StringSwitch</a>&lt;<em>unsigned</em>&gt;<a class="ref" href="../../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitchC1ENS_9StringRefE" title='llvm::StringSwitch::StringSwitch&lt;T, R&gt;' data-ref="_ZN4llvm12StringSwitchC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col4 ref" href="#274IntKind" title='IntKind' data-ref="274IntKind">IntKind</a>)</td></tr>
<tr><th id="684">684</th><td>                  .<a class="ref" href="../../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"sw0"</q>, <var>1</var>)</td></tr>
<tr><th id="685">685</th><td>                  .<a class="ref" href="../../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"sw1"</q>, <var>2</var>)</td></tr>
<tr><th id="686">686</th><td>                  .<a class="ref" href="../../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"hw0"</q>, <var>3</var>)</td></tr>
<tr><th id="687">687</th><td>                  .<a class="ref" href="../../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"hw1"</q>, <var>4</var>)</td></tr>
<tr><th id="688">688</th><td>                  .<a class="ref" href="../../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"hw2"</q>, <var>5</var>)</td></tr>
<tr><th id="689">689</th><td>                  .<a class="ref" href="../../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"hw3"</q>, <var>6</var>)</td></tr>
<tr><th id="690">690</th><td>                  .<a class="ref" href="../../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"hw4"</q>, <var>7</var>)</td></tr>
<tr><th id="691">691</th><td>                  .<a class="ref" href="../../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_" title='llvm::StringSwitch::Case' data-ref="_ZN4llvm12StringSwitch4CaseENS_13StringLiteralET_">Case</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc" title='llvm::StringLiteral::StringLiteral' data-ref="_ZN4llvm13StringLiteralC1EUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiT_Li1EEERAT__Kc"></a><q>"hw5"</q>, <var>8</var>)</td></tr>
<tr><th id="692">692</th><td>                  .<a class="ref" href="../../../include/llvm/ADT/StringSwitch.h.html#_ZN4llvm12StringSwitch7DefaultET_" title='llvm::StringSwitch::Default' data-ref="_ZN4llvm12StringSwitch7DefaultET_">Default</a>(<var>0</var>);</td></tr>
<tr><th id="693">693</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (InsSize != 0 &amp;&amp; &quot;Unknown interrupt type!&quot;) ? void (0) : __assert_fail (&quot;InsSize != 0 &amp;&amp; \&quot;Unknown interrupt type!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/MipsSEFrameLowering.cpp&quot;, 693, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#277InsSize" title='InsSize' data-ref="277InsSize">InsSize</a> != <var>0</var> &amp;&amp; <q>"Unknown interrupt type!"</q>);</td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td>  BuildMI(MBB, MBBI, DL, STI.getInstrInfo()-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(Mips::<span class='error' title="no member named &apos;INS&apos; in namespace &apos;llvm::Mips&apos;">INS</span>), Mips::<span class='error' title="no member named &apos;K1&apos; in namespace &apos;llvm::Mips&apos;">K1</span>)</td></tr>
<tr><th id="696">696</th><td>      .addReg(SrcReg)</td></tr>
<tr><th id="697">697</th><td>      .addImm(InsPosition)</td></tr>
<tr><th id="698">698</th><td>      .addImm(InsSize)</td></tr>
<tr><th id="699">699</th><td>      .addReg(Mips::<span class='error' title="no member named &apos;K1&apos; in namespace &apos;llvm::Mips&apos;">K1</span>)</td></tr>
<tr><th id="700">700</th><td>      .setMIFlag(MachineInstr::FrameSetup);</td></tr>
<tr><th id="701">701</th><td></td></tr>
<tr><th id="702">702</th><td>  <i>// Mask off KSU, ERL, EXL</i></td></tr>
<tr><th id="703">703</th><td>  BuildMI(MBB, MBBI, DL, STI.getInstrInfo()-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(Mips::<span class='error' title="no member named &apos;INS&apos; in namespace &apos;llvm::Mips&apos;">INS</span>), Mips::<span class='error' title="no member named &apos;K1&apos; in namespace &apos;llvm::Mips&apos;">K1</span>)</td></tr>
<tr><th id="704">704</th><td>      .addReg(Mips::<span class='error' title="no member named &apos;ZERO&apos; in namespace &apos;llvm::Mips&apos;">ZERO</span>)</td></tr>
<tr><th id="705">705</th><td>      .addImm(<var>1</var>)</td></tr>
<tr><th id="706">706</th><td>      .addImm(<var>4</var>)</td></tr>
<tr><th id="707">707</th><td>      .addReg(Mips::<span class='error' title="no member named &apos;K1&apos; in namespace &apos;llvm::Mips&apos;">K1</span>)</td></tr>
<tr><th id="708">708</th><td>      .setMIFlag(MachineInstr::FrameSetup);</td></tr>
<tr><th id="709">709</th><td></td></tr>
<tr><th id="710">710</th><td>  <i>// Disable the FPU as we are not spilling those register sets.</i></td></tr>
<tr><th id="711">711</th><td>  <b>if</b> (!STI.useSoftFloat())</td></tr>
<tr><th id="712">712</th><td>    BuildMI(MBB, MBBI, DL, STI.getInstrInfo()-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(Mips::<span class='error' title="no member named &apos;INS&apos; in namespace &apos;llvm::Mips&apos;">INS</span>), Mips::<span class='error' title="no member named &apos;K1&apos; in namespace &apos;llvm::Mips&apos;">K1</span>)</td></tr>
<tr><th id="713">713</th><td>        .addReg(Mips::<span class='error' title="no member named &apos;ZERO&apos; in namespace &apos;llvm::Mips&apos;">ZERO</span>)</td></tr>
<tr><th id="714">714</th><td>        .addImm(<var>29</var>)</td></tr>
<tr><th id="715">715</th><td>        .addImm(<var>1</var>)</td></tr>
<tr><th id="716">716</th><td>        .addReg(Mips::<span class='error' title="no member named &apos;K1&apos; in namespace &apos;llvm::Mips&apos;">K1</span>)</td></tr>
<tr><th id="717">717</th><td>        .setMIFlag(MachineInstr::FrameSetup);</td></tr>
<tr><th id="718">718</th><td></td></tr>
<tr><th id="719">719</th><td>  <i>// Set the new status</i></td></tr>
<tr><th id="720">720</th><td>  BuildMI(MBB, MBBI, DL, STI.getInstrInfo()-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(Mips::<span class='error' title="no member named &apos;MTC0&apos; in namespace &apos;llvm::Mips&apos;">MTC0</span>), Mips::<span class='error' title="no member named &apos;COP012&apos; in namespace &apos;llvm::Mips&apos;">COP012</span>)</td></tr>
<tr><th id="721">721</th><td>      .addReg(Mips::<span class='error' title="no member named &apos;K1&apos; in namespace &apos;llvm::Mips&apos;">K1</span>)</td></tr>
<tr><th id="722">722</th><td>      .addImm(<var>0</var>)</td></tr>
<tr><th id="723">723</th><td>      .setMIFlag(MachineInstr::FrameSetup);</td></tr>
<tr><th id="724">724</th><td>}</td></tr>
<tr><th id="725">725</th><td></td></tr>
<tr><th id="726">726</th><td><em>void</em> <a class="type" href="MipsSEFrameLowering.h.html#llvm::MipsSEFrameLowering" title='llvm::MipsSEFrameLowering' data-ref="llvm::MipsSEFrameLowering">MipsSEFrameLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm19MipsSEFrameLowering12emitEpilogueERNS_15MachineFunctionERNS_17MachineBasicBlockE" title='llvm::MipsSEFrameLowering::emitEpilogue' data-ref="_ZNK4llvm19MipsSEFrameLowering12emitEpilogueERNS_15MachineFunctionERNS_17MachineBasicBlockE">emitEpilogue</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="279MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="279MF">MF</dfn>,</td></tr>
<tr><th id="727">727</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="280MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="280MBB">MBB</dfn>) <em>const</em> {</td></tr>
<tr><th id="728">728</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="281MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="281MBBI">MBBI</dfn> = <a class="local col0 ref" href="#280MBB" title='MBB' data-ref="280MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>();</td></tr>
<tr><th id="729">729</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col2 decl" id="282MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="282MFI">MFI</dfn>            = <a class="local col9 ref" href="#279MF" title='MF' data-ref="279MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="730">730</th><td>  <a class="type" href="MipsMachineFunction.h.html#llvm::MipsFunctionInfo" title='llvm::MipsFunctionInfo' data-ref="llvm::MipsFunctionInfo">MipsFunctionInfo</a> *<dfn class="local col3 decl" id="283MipsFI" title='MipsFI' data-type='llvm::MipsFunctionInfo *' data-ref="283MipsFI">MipsFI</dfn> = <a class="local col9 ref" href="#279MF" title='MF' data-ref="279MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="MipsMachineFunction.h.html#llvm::MipsFunctionInfo" title='llvm::MipsFunctionInfo' data-ref="llvm::MipsFunctionInfo">MipsFunctionInfo</a>&gt;();</td></tr>
<tr><th id="731">731</th><td></td></tr>
<tr><th id="732">732</th><td>  <em>const</em> <a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo">MipsSEInstrInfo</a> &amp;<dfn class="local col4 decl" id="284TII" title='TII' data-type='const llvm::MipsSEInstrInfo &amp;' data-ref="284TII">TII</dfn> =</td></tr>
<tr><th id="733">733</th><td>      *<b>static_cast</b>&lt;<em>const</em> <a class="type" href="MipsSEInstrInfo.h.html#llvm::MipsSEInstrInfo" title='llvm::MipsSEInstrInfo' data-ref="llvm::MipsSEInstrInfo">MipsSEInstrInfo</a> *&gt;(<a class="member" href="MipsFrameLowering.h.html#llvm::MipsFrameLowering::STI" title='llvm::MipsFrameLowering::STI' data-ref="llvm::MipsFrameLowering::STI">STI</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget12getInstrInfoEv" title='llvm::MipsSubtarget::getInstrInfo' data-ref="_ZNK4llvm13MipsSubtarget12getInstrInfoEv">getInstrInfo</a>());</td></tr>
<tr><th id="734">734</th><td>  <em>const</em> <a class="type" href="MipsRegisterInfo.h.html#llvm::MipsRegisterInfo" title='llvm::MipsRegisterInfo' data-ref="llvm::MipsRegisterInfo">MipsRegisterInfo</a> &amp;<dfn class="local col5 decl" id="285RegInfo" title='RegInfo' data-type='const llvm::MipsRegisterInfo &amp;' data-ref="285RegInfo">RegInfo</dfn> =</td></tr>
<tr><th id="735">735</th><td>      *<b>static_cast</b>&lt;<em>const</em> <a class="type" href="MipsRegisterInfo.h.html#llvm::MipsRegisterInfo" title='llvm::MipsRegisterInfo' data-ref="llvm::MipsRegisterInfo">MipsRegisterInfo</a> *&gt;(<a class="member" href="MipsFrameLowering.h.html#llvm::MipsFrameLowering::STI" title='llvm::MipsFrameLowering::STI' data-ref="llvm::MipsFrameLowering::STI">STI</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget15getRegisterInfoEv" title='llvm::MipsSubtarget::getRegisterInfo' data-ref="_ZNK4llvm13MipsSubtarget15getRegisterInfoEv">getRegisterInfo</a>());</td></tr>
<tr><th id="736">736</th><td></td></tr>
<tr><th id="737">737</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col6 decl" id="286DL" title='DL' data-type='llvm::DebugLoc' data-ref="286DL">DL</dfn> = <a class="local col1 ref" href="#281MBBI" title='MBBI' data-ref="281MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col0 ref" href="#280MBB" title='MBB' data-ref="280MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>() ? <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col1 ref" href="#281MBBI" title='MBBI' data-ref="281MBBI">MBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>() : <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a><a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev">(</a>);</td></tr>
<tr><th id="738">738</th><td>  <a class="type" href="MCTargetDesc/MipsABIInfo.h.html#llvm::MipsABIInfo" title='llvm::MipsABIInfo' data-ref="llvm::MipsABIInfo">MipsABIInfo</a> <dfn class="local col7 decl" id="287ABI" title='ABI' data-type='llvm::MipsABIInfo' data-ref="287ABI">ABI</dfn> = <a class="ref fake" href="MCTargetDesc/MipsABIInfo.h.html#25" title='llvm::MipsABIInfo::MipsABIInfo' data-ref="_ZN4llvm11MipsABIInfoC1ERKS0_"></a><a class="member" href="MipsFrameLowering.h.html#llvm::MipsFrameLowering::STI" title='llvm::MipsFrameLowering::STI' data-ref="llvm::MipsFrameLowering::STI">STI</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget6getABIEv" title='llvm::MipsSubtarget::getABI' data-ref="_ZNK4llvm13MipsSubtarget6getABIEv">getABI</a>();</td></tr>
<tr><th id="739">739</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="288SP" title='SP' data-type='unsigned int' data-ref="288SP">SP</dfn> = <a class="local col7 ref" href="#287ABI" title='ABI' data-ref="287ABI">ABI</a>.<a class="ref" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo11GetStackPtrEv" title='llvm::MipsABIInfo::GetStackPtr' data-ref="_ZNK4llvm11MipsABIInfo11GetStackPtrEv">GetStackPtr</a>();</td></tr>
<tr><th id="740">740</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="289FP" title='FP' data-type='unsigned int' data-ref="289FP">FP</dfn> = <a class="local col7 ref" href="#287ABI" title='ABI' data-ref="287ABI">ABI</a>.<a class="ref" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo11GetFramePtrEv" title='llvm::MipsABIInfo::GetFramePtr' data-ref="_ZNK4llvm11MipsABIInfo11GetFramePtrEv">GetFramePtr</a>();</td></tr>
<tr><th id="741">741</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="290ZERO" title='ZERO' data-type='unsigned int' data-ref="290ZERO">ZERO</dfn> = <a class="local col7 ref" href="#287ABI" title='ABI' data-ref="287ABI">ABI</a>.<a class="ref" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo10GetNullPtrEv" title='llvm::MipsABIInfo::GetNullPtr' data-ref="_ZNK4llvm11MipsABIInfo10GetNullPtrEv">GetNullPtr</a>();</td></tr>
<tr><th id="742">742</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="291MOVE" title='MOVE' data-type='unsigned int' data-ref="291MOVE">MOVE</dfn> = <a class="local col7 ref" href="#287ABI" title='ABI' data-ref="287ABI">ABI</a>.<a class="ref" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo11GetSPMoveOpEv" title='llvm::MipsABIInfo::GetSPMoveOp' data-ref="_ZNK4llvm11MipsABIInfo11GetSPMoveOpEv">GetSPMoveOp</a>();</td></tr>
<tr><th id="743">743</th><td></td></tr>
<tr><th id="744">744</th><td>  <i>// No need to clean up if we didn't allocate space on the stack.</i></td></tr>
<tr><th id="745">745</th><td>  <b>if</b> (<a class="local col2 ref" href="#282MFI" title='MFI' data-ref="282MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo12getStackSizeEv" title='llvm::MachineFrameInfo::getStackSize' data-ref="_ZNK4llvm16MachineFrameInfo12getStackSizeEv">getStackSize</a>() == <var>0</var> &amp;&amp; !<a class="local col2 ref" href="#282MFI" title='MFI' data-ref="282MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo12adjustsStackEv" title='llvm::MachineFrameInfo::adjustsStack' data-ref="_ZNK4llvm16MachineFrameInfo12adjustsStackEv">adjustsStack</a>()) <b>return</b>;</td></tr>
<tr><th id="746">746</th><td></td></tr>
<tr><th id="747">747</th><td>  <i>// if framepointer enabled, restore the stack pointer.</i></td></tr>
<tr><th id="748">748</th><td>  <b>if</b> (<a class="virtual member" href="MipsFrameLowering.h.html#_ZNK4llvm17MipsFrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::MipsFrameLowering::hasFP' data-ref="_ZNK4llvm17MipsFrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col9 ref" href="#279MF" title='MF' data-ref="279MF">MF</a>)) {</td></tr>
<tr><th id="749">749</th><td>    <i>// Find the first instruction that restores a callee-saved register.</i></td></tr>
<tr><th id="750">750</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="292I" title='I' data-type='MachineBasicBlock::iterator' data-ref="292I">I</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#281MBBI" title='MBBI' data-ref="281MBBI">MBBI</a>;</td></tr>
<tr><th id="751">751</th><td></td></tr>
<tr><th id="752">752</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="293i" title='i' data-type='unsigned int' data-ref="293i">i</dfn> = <var>0</var>; <a class="local col3 ref" href="#293i" title='i' data-ref="293i">i</a> &lt; <a class="local col2 ref" href="#282MFI" title='MFI' data-ref="282MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo18getCalleeSavedInfoEv" title='llvm::MachineFrameInfo::getCalleeSavedInfo' data-ref="_ZN4llvm16MachineFrameInfo18getCalleeSavedInfoEv">getCalleeSavedInfo</a>().<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); ++<a class="local col3 ref" href="#293i" title='i' data-ref="293i">i</a>)</td></tr>
<tr><th id="753">753</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col2 ref" href="#292I" title='I' data-ref="292I">I</a>;</td></tr>
<tr><th id="754">754</th><td></td></tr>
<tr><th id="755">755</th><td>    <i>// Insert instruction "move $sp, $fp" at this location.</i></td></tr>
<tr><th id="756">756</th><td>    BuildMI(MBB, I, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsSEInstrInfo&apos;">get</span>(MOVE), SP).addReg(FP).addReg(ZERO);</td></tr>
<tr><th id="757">757</th><td>  }</td></tr>
<tr><th id="758">758</th><td></td></tr>
<tr><th id="759">759</th><td>  <b>if</b> (<a class="local col3 ref" href="#283MipsFI" title='MipsFI' data-ref="283MipsFI">MipsFI</a>-&gt;<a class="ref" href="MipsMachineFunction.h.html#_ZNK4llvm16MipsFunctionInfo13callsEhReturnEv" title='llvm::MipsFunctionInfo::callsEhReturn' data-ref="_ZNK4llvm16MipsFunctionInfo13callsEhReturnEv">callsEhReturn</a>()) {</td></tr>
<tr><th id="760">760</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="294RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="294RC">RC</dfn> =</td></tr>
<tr><th id="761">761</th><td>        ABI.ArePtrs64bit() ? &amp;Mips::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR64RegClass</span> : &amp;Mips::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR32RegClass</span>;</td></tr>
<tr><th id="762">762</th><td></td></tr>
<tr><th id="763">763</th><td>    <i>// Find first instruction that restores a callee-saved register.</i></td></tr>
<tr><th id="764">764</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="295I" title='I' data-type='MachineBasicBlock::iterator' data-ref="295I">I</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#281MBBI" title='MBBI' data-ref="281MBBI">MBBI</a>;</td></tr>
<tr><th id="765">765</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="296i" title='i' data-type='unsigned int' data-ref="296i">i</dfn> = <var>0</var>; <a class="local col6 ref" href="#296i" title='i' data-ref="296i">i</a> &lt; <a class="local col2 ref" href="#282MFI" title='MFI' data-ref="282MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo18getCalleeSavedInfoEv" title='llvm::MachineFrameInfo::getCalleeSavedInfo' data-ref="_ZN4llvm16MachineFrameInfo18getCalleeSavedInfoEv">getCalleeSavedInfo</a>().<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); ++<a class="local col6 ref" href="#296i" title='i' data-ref="296i">i</a>)</td></tr>
<tr><th id="766">766</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col5 ref" href="#295I" title='I' data-ref="295I">I</a>;</td></tr>
<tr><th id="767">767</th><td></td></tr>
<tr><th id="768">768</th><td>    <i>// Insert instructions that restore eh data registers.</i></td></tr>
<tr><th id="769">769</th><td>    <b>for</b> (<em>int</em> <dfn class="local col7 decl" id="297J" title='J' data-type='int' data-ref="297J">J</dfn> = <var>0</var>; <a class="local col7 ref" href="#297J" title='J' data-ref="297J">J</a> &lt; <var>4</var>; ++<a class="local col7 ref" href="#297J" title='J' data-ref="297J">J</a>) {</td></tr>
<tr><th id="770">770</th><td>      <span class='error' title="cannot initialize object parameter of type &apos;const llvm::MipsInstrInfo&apos; with an expression of type &apos;const llvm::MipsSEInstrInfo&apos;">TII</span>.loadRegFromStackSlot(MBB, I, ABI.GetEhDataReg(J),</td></tr>
<tr><th id="771">771</th><td>                               MipsFI-&gt;getEhDataRegFI(J), RC, &amp;RegInfo);</td></tr>
<tr><th id="772">772</th><td>    }</td></tr>
<tr><th id="773">773</th><td>  }</td></tr>
<tr><th id="774">774</th><td></td></tr>
<tr><th id="775">775</th><td>  <b>if</b> (<a class="local col9 ref" href="#279MF" title='MF' data-ref="279MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE">hasFnAttribute</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"interrupt"</q>))</td></tr>
<tr><th id="776">776</th><td>    <a class="member" href="#_ZNK4llvm19MipsSEFrameLowering25emitInterruptEpilogueStubERNS_15MachineFunctionERNS_17MachineBasicBlockE" title='llvm::MipsSEFrameLowering::emitInterruptEpilogueStub' data-ref="_ZNK4llvm19MipsSEFrameLowering25emitInterruptEpilogueStubERNS_15MachineFunctionERNS_17MachineBasicBlockE">emitInterruptEpilogueStub</a>(<span class='refarg'><a class="local col9 ref" href="#279MF" title='MF' data-ref="279MF">MF</a></span>, <span class='refarg'><a class="local col0 ref" href="#280MBB" title='MBB' data-ref="280MBB">MBB</a></span>);</td></tr>
<tr><th id="777">777</th><td></td></tr>
<tr><th id="778">778</th><td>  <i>// Get the number of bytes from FrameInfo</i></td></tr>
<tr><th id="779">779</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="298StackSize" title='StackSize' data-type='uint64_t' data-ref="298StackSize">StackSize</dfn> = <a class="local col2 ref" href="#282MFI" title='MFI' data-ref="282MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo12getStackSizeEv" title='llvm::MachineFrameInfo::getStackSize' data-ref="_ZNK4llvm16MachineFrameInfo12getStackSizeEv">getStackSize</a>();</td></tr>
<tr><th id="780">780</th><td></td></tr>
<tr><th id="781">781</th><td>  <b>if</b> (!<a class="local col8 ref" href="#298StackSize" title='StackSize' data-ref="298StackSize">StackSize</a>)</td></tr>
<tr><th id="782">782</th><td>    <b>return</b>;</td></tr>
<tr><th id="783">783</th><td></td></tr>
<tr><th id="784">784</th><td>  <i>// Adjust stack.</i></td></tr>
<tr><th id="785">785</th><td>  <a class="local col4 ref" href="#284TII" title='TII' data-ref="284TII">TII</a>.<a class="virtual ref" href="MipsSEInstrInfo.h.html#_ZNK4llvm15MipsSEInstrInfo14adjustStackPtrEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MipsSEInstrInfo::adjustStackPtr' data-ref="_ZNK4llvm15MipsSEInstrInfo14adjustStackPtrEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">adjustStackPtr</a>(<a class="local col8 ref" href="#288SP" title='SP' data-ref="288SP">SP</a>, <a class="local col8 ref" href="#298StackSize" title='StackSize' data-ref="298StackSize">StackSize</a>, <span class='refarg'><a class="local col0 ref" href="#280MBB" title='MBB' data-ref="280MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#281MBBI" title='MBBI' data-ref="281MBBI">MBBI</a>);</td></tr>
<tr><th id="786">786</th><td>}</td></tr>
<tr><th id="787">787</th><td></td></tr>
<tr><th id="788">788</th><td><em>bool</em> <a class="type" href="MipsSEFrameLowering.h.html#llvm::MipsSEFrameLowering" title='llvm::MipsSEFrameLowering' data-ref="llvm::MipsSEFrameLowering">MipsSEFrameLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm19MipsSEFrameLowering27assignCalleeSavedSpillSlotsERNS_15MachineFunctionEPKNS_18TargetRegisterInfoERSt6vectorINS_15CalleeSavedInfoESaIS7_EE" title='llvm::MipsSEFrameLowering::assignCalleeSavedSpillSlots' data-ref="_ZNK4llvm19MipsSEFrameLowering27assignCalleeSavedSpillSlotsERNS_15MachineFunctionEPKNS_18TargetRegisterInfoERSt6vectorINS_15CalleeSavedInfoESaIS7_EE">assignCalleeSavedSpillSlots</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="299MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="299MF">MF</dfn>,</td></tr>
<tr><th id="789">789</th><td>          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col0 decl" id="300TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="300TRI">TRI</dfn>, <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::CalleeSavedInfo" title='llvm::CalleeSavedInfo' data-ref="llvm::CalleeSavedInfo">CalleeSavedInfo</a>&gt; &amp;<dfn class="local col1 decl" id="301CSI" title='CSI' data-type='std::vector&lt;CalleeSavedInfo&gt; &amp;' data-ref="301CSI">CSI</dfn>) <em>const</em> {</td></tr>
<tr><th id="790">790</th><td>  <i>// If we're on CHERI and we're compiling for the compatible ABI, then reserve</i></td></tr>
<tr><th id="791">791</th><td><i>  // an extra spill slot for the return capability, if $ra is spilled.</i></td></tr>
<tr><th id="792">792</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#CHERICFI" title='CHERICFI' data-use='m' data-ref="CHERICFI">CHERICFI</a> &amp;&amp; <a class="member" href="MipsFrameLowering.h.html#llvm::MipsFrameLowering::STI" title='llvm::MipsFrameLowering::STI' data-ref="llvm::MipsFrameLowering::STI">STI</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget7isCheriEv" title='llvm::MipsSubtarget::isCheri' data-ref="_ZNK4llvm13MipsSubtarget7isCheriEv">isCheri</a>() &amp;&amp; !<a class="member" href="MipsFrameLowering.h.html#llvm::MipsFrameLowering::STI" title='llvm::MipsFrameLowering::STI' data-ref="llvm::MipsFrameLowering::STI">STI</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget6getABIEv" title='llvm::MipsSubtarget::getABI' data-ref="_ZNK4llvm13MipsSubtarget6getABIEv">getABI</a>().<a class="ref" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo14IsCheriPureCapEv" title='llvm::MipsABIInfo::IsCheriPureCap' data-ref="_ZNK4llvm11MipsABIInfo14IsCheriPureCapEv">IsCheriPureCap</a>())</td></tr>
<tr><th id="793">793</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col2 decl" id="302I" title='I' data-type='llvm::CalleeSavedInfo &amp;' data-ref="302I">I</dfn> : <a class="local col1 ref" href="#301CSI" title='CSI' data-ref="301CSI">CSI</a>)</td></tr>
<tr><th id="794">794</th><td>      <b>if</b> (I.getReg() == Mips::<span class='error' title="no member named &apos;RA_64&apos; in namespace &apos;llvm::Mips&apos;">RA_64</span>) {</td></tr>
<tr><th id="795">795</th><td>        CSI.push_back(CalleeSavedInfo(Mips::<span class='error' title="no member named &apos;C16&apos; in namespace &apos;llvm::Mips&apos;">C16</span>, <var>0</var>));</td></tr>
<tr><th id="796">796</th><td>        <b>break</b>;</td></tr>
<tr><th id="797">797</th><td>      }</td></tr>
<tr><th id="798">798</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="799">799</th><td>}</td></tr>
<tr><th id="800">800</th><td></td></tr>
<tr><th id="801">801</th><td><em>void</em> <a class="type" href="MipsSEFrameLowering.h.html#llvm::MipsSEFrameLowering" title='llvm::MipsSEFrameLowering' data-ref="llvm::MipsSEFrameLowering">MipsSEFrameLowering</a>::<dfn class="decl def" id="_ZNK4llvm19MipsSEFrameLowering25emitInterruptEpilogueStubERNS_15MachineFunctionERNS_17MachineBasicBlockE" title='llvm::MipsSEFrameLowering::emitInterruptEpilogueStub' data-ref="_ZNK4llvm19MipsSEFrameLowering25emitInterruptEpilogueStubERNS_15MachineFunctionERNS_17MachineBasicBlockE">emitInterruptEpilogueStub</dfn>(</td></tr>
<tr><th id="802">802</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="303MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="303MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="304MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="304MBB">MBB</dfn>) <em>const</em> {</td></tr>
<tr><th id="803">803</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="305MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="305MBBI">MBBI</dfn> = <a class="local col4 ref" href="#304MBB" title='MBB' data-ref="304MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv" title='llvm::MachineBasicBlock::getLastNonDebugInstr' data-ref="_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv">getLastNonDebugInstr</a>();</td></tr>
<tr><th id="804">804</th><td>  <a class="type" href="MipsMachineFunction.h.html#llvm::MipsFunctionInfo" title='llvm::MipsFunctionInfo' data-ref="llvm::MipsFunctionInfo">MipsFunctionInfo</a> *<dfn class="local col6 decl" id="306MipsFI" title='MipsFI' data-type='llvm::MipsFunctionInfo *' data-ref="306MipsFI">MipsFI</dfn> = <a class="local col3 ref" href="#303MF" title='MF' data-ref="303MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="MipsMachineFunction.h.html#llvm::MipsFunctionInfo" title='llvm::MipsFunctionInfo' data-ref="llvm::MipsFunctionInfo">MipsFunctionInfo</a>&gt;();</td></tr>
<tr><th id="805">805</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col7 decl" id="307DL" title='DL' data-type='llvm::DebugLoc' data-ref="307DL">DL</dfn> = <a class="local col5 ref" href="#305MBBI" title='MBBI' data-ref="305MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#304MBB" title='MBB' data-ref="304MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>() ? <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col5 ref" href="#305MBBI" title='MBBI' data-ref="305MBBI">MBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>() : <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a><a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev">(</a>);</td></tr>
<tr><th id="806">806</th><td></td></tr>
<tr><th id="807">807</th><td>  <i>// Perform ISR handling like GCC</i></td></tr>
<tr><th id="808">808</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="308PtrRC" title='PtrRC' data-type='const llvm::TargetRegisterClass *' data-ref="308PtrRC">PtrRC</dfn> = &amp;Mips::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR32RegClass</span>;</td></tr>
<tr><th id="809">809</th><td></td></tr>
<tr><th id="810">810</th><td>  <i>// Disable Interrupts.</i></td></tr>
<tr><th id="811">811</th><td>  BuildMI(MBB, MBBI, DL, STI.getInstrInfo()-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(Mips::<span class='error' title="no member named &apos;DI&apos; in namespace &apos;llvm::Mips&apos;">DI</span>), Mips::<span class='error' title="no member named &apos;ZERO&apos; in namespace &apos;llvm::Mips&apos;">ZERO</span>);</td></tr>
<tr><th id="812">812</th><td>  BuildMI(MBB, MBBI, DL, STI.getInstrInfo()-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(Mips::<span class='error' title="no member named &apos;EHB&apos; in namespace &apos;llvm::Mips&apos;">EHB</span>));</td></tr>
<tr><th id="813">813</th><td></td></tr>
<tr><th id="814">814</th><td>  <i>// Restore EPC</i></td></tr>
<tr><th id="815">815</th><td>  STI.getInstrInfo()-&gt;loadRegFromStackSlot(MBB, MBBI, Mips::<span class='error' title="no member named &apos;K1&apos; in namespace &apos;llvm::Mips&apos;">K1</span>,</td></tr>
<tr><th id="816">816</th><td>                                           MipsFI-&gt;getISRRegFI(<var>0</var>), PtrRC,</td></tr>
<tr><th id="817">817</th><td>                                           STI.getRegisterInfo());</td></tr>
<tr><th id="818">818</th><td>  BuildMI(MBB, MBBI, DL, STI.getInstrInfo()-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(Mips::<span class='error' title="no member named &apos;MTC0&apos; in namespace &apos;llvm::Mips&apos;">MTC0</span>), Mips::<span class='error' title="no member named &apos;COP014&apos; in namespace &apos;llvm::Mips&apos;">COP014</span>)</td></tr>
<tr><th id="819">819</th><td>      .addReg(Mips::<span class='error' title="no member named &apos;K1&apos; in namespace &apos;llvm::Mips&apos;">K1</span>)</td></tr>
<tr><th id="820">820</th><td>      .addImm(<var>0</var>);</td></tr>
<tr><th id="821">821</th><td></td></tr>
<tr><th id="822">822</th><td>  <i>// Restore Status</i></td></tr>
<tr><th id="823">823</th><td>  STI.getInstrInfo()-&gt;loadRegFromStackSlot(MBB, MBBI, Mips::<span class='error' title="no member named &apos;K1&apos; in namespace &apos;llvm::Mips&apos;">K1</span>,</td></tr>
<tr><th id="824">824</th><td>                                           MipsFI-&gt;getISRRegFI(<var>1</var>), PtrRC,</td></tr>
<tr><th id="825">825</th><td>                                           STI.getRegisterInfo());</td></tr>
<tr><th id="826">826</th><td>  BuildMI(MBB, MBBI, DL, STI.getInstrInfo()-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(Mips::<span class='error' title="no member named &apos;MTC0&apos; in namespace &apos;llvm::Mips&apos;">MTC0</span>), Mips::<span class='error' title="no member named &apos;COP012&apos; in namespace &apos;llvm::Mips&apos;">COP012</span>)</td></tr>
<tr><th id="827">827</th><td>      .addReg(Mips::<span class='error' title="no member named &apos;K1&apos; in namespace &apos;llvm::Mips&apos;">K1</span>)</td></tr>
<tr><th id="828">828</th><td>      .addImm(<var>0</var>);</td></tr>
<tr><th id="829">829</th><td>}</td></tr>
<tr><th id="830">830</th><td></td></tr>
<tr><th id="831">831</th><td><em>int</em> <a class="type" href="MipsSEFrameLowering.h.html#llvm::MipsSEFrameLowering" title='llvm::MipsSEFrameLowering' data-ref="llvm::MipsSEFrameLowering">MipsSEFrameLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm19MipsSEFrameLowering22getFrameIndexReferenceERKNS_15MachineFunctionEiRj" title='llvm::MipsSEFrameLowering::getFrameIndexReference' data-ref="_ZNK4llvm19MipsSEFrameLowering22getFrameIndexReferenceERKNS_15MachineFunctionEiRj">getFrameIndexReference</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="309MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="309MF">MF</dfn>,</td></tr>
<tr><th id="832">832</th><td>                                                <em>int</em> <dfn class="local col0 decl" id="310FI" title='FI' data-type='int' data-ref="310FI">FI</dfn>,</td></tr>
<tr><th id="833">833</th><td>                                                <em>unsigned</em> &amp;<dfn class="local col1 decl" id="311FrameReg" title='FrameReg' data-type='unsigned int &amp;' data-ref="311FrameReg">FrameReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="834">834</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col2 decl" id="312MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="312MFI">MFI</dfn> = <a class="local col9 ref" href="#309MF" title='MF' data-ref="309MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="835">835</th><td>  <a class="type" href="MCTargetDesc/MipsABIInfo.h.html#llvm::MipsABIInfo" title='llvm::MipsABIInfo' data-ref="llvm::MipsABIInfo">MipsABIInfo</a> <dfn class="local col3 decl" id="313ABI" title='ABI' data-type='llvm::MipsABIInfo' data-ref="313ABI">ABI</dfn> = <a class="ref fake" href="MCTargetDesc/MipsABIInfo.h.html#25" title='llvm::MipsABIInfo::MipsABIInfo' data-ref="_ZN4llvm11MipsABIInfoC1ERKS0_"></a><a class="member" href="MipsFrameLowering.h.html#llvm::MipsFrameLowering::STI" title='llvm::MipsFrameLowering::STI' data-ref="llvm::MipsFrameLowering::STI">STI</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget6getABIEv" title='llvm::MipsSubtarget::getABI' data-ref="_ZNK4llvm13MipsSubtarget6getABIEv">getABI</a>();</td></tr>
<tr><th id="836">836</th><td></td></tr>
<tr><th id="837">837</th><td>  <b>if</b> (<a class="local col2 ref" href="#312MFI" title='MFI' data-ref="312MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18isFixedObjectIndexEi" title='llvm::MachineFrameInfo::isFixedObjectIndex' data-ref="_ZNK4llvm16MachineFrameInfo18isFixedObjectIndexEi">isFixedObjectIndex</a>(<a class="local col0 ref" href="#310FI" title='FI' data-ref="310FI">FI</a>))</td></tr>
<tr><th id="838">838</th><td>    <a class="local col1 ref" href="#311FrameReg" title='FrameReg' data-ref="311FrameReg">FrameReg</a> = <a class="virtual member" href="MipsFrameLowering.h.html#_ZNK4llvm17MipsFrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::MipsFrameLowering::hasFP' data-ref="_ZNK4llvm17MipsFrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col9 ref" href="#309MF" title='MF' data-ref="309MF">MF</a>) ? <a class="local col3 ref" href="#313ABI" title='ABI' data-ref="313ABI">ABI</a>.<a class="ref" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo11GetFramePtrEv" title='llvm::MipsABIInfo::GetFramePtr' data-ref="_ZNK4llvm11MipsABIInfo11GetFramePtrEv">GetFramePtr</a>() : <a class="local col3 ref" href="#313ABI" title='ABI' data-ref="313ABI">ABI</a>.<a class="ref" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo11GetStackPtrEv" title='llvm::MipsABIInfo::GetStackPtr' data-ref="_ZNK4llvm11MipsABIInfo11GetStackPtrEv">GetStackPtr</a>();</td></tr>
<tr><th id="839">839</th><td>  <b>else</b></td></tr>
<tr><th id="840">840</th><td>    <a class="local col1 ref" href="#311FrameReg" title='FrameReg' data-ref="311FrameReg">FrameReg</a> = <a class="member" href="MipsFrameLowering.h.html#_ZNK4llvm17MipsFrameLowering5hasBPERKNS_15MachineFunctionE" title='llvm::MipsFrameLowering::hasBP' data-ref="_ZNK4llvm17MipsFrameLowering5hasBPERKNS_15MachineFunctionE">hasBP</a>(<a class="local col9 ref" href="#309MF" title='MF' data-ref="309MF">MF</a>) ? <a class="local col3 ref" href="#313ABI" title='ABI' data-ref="313ABI">ABI</a>.<a class="ref" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo10GetBasePtrEv" title='llvm::MipsABIInfo::GetBasePtr' data-ref="_ZNK4llvm11MipsABIInfo10GetBasePtrEv">GetBasePtr</a>() : <a class="local col3 ref" href="#313ABI" title='ABI' data-ref="313ABI">ABI</a>.<a class="ref" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo11GetStackPtrEv" title='llvm::MipsABIInfo::GetStackPtr' data-ref="_ZNK4llvm11MipsABIInfo11GetStackPtrEv">GetStackPtr</a>();</td></tr>
<tr><th id="841">841</th><td></td></tr>
<tr><th id="842">842</th><td>  <b>return</b> <a class="local col2 ref" href="#312MFI" title='MFI' data-ref="312MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" title='llvm::MachineFrameInfo::getObjectOffset' data-ref="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi">getObjectOffset</a>(<a class="local col0 ref" href="#310FI" title='FI' data-ref="310FI">FI</a>) + <a class="local col2 ref" href="#312MFI" title='MFI' data-ref="312MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo12getStackSizeEv" title='llvm::MachineFrameInfo::getStackSize' data-ref="_ZNK4llvm16MachineFrameInfo12getStackSizeEv">getStackSize</a>() -</td></tr>
<tr><th id="843">843</th><td>         <a class="member" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#_ZNK4llvm19TargetFrameLowering20getOffsetOfLocalAreaEv" title='llvm::TargetFrameLowering::getOffsetOfLocalArea' data-ref="_ZNK4llvm19TargetFrameLowering20getOffsetOfLocalAreaEv">getOffsetOfLocalArea</a>() + <a class="local col2 ref" href="#312MFI" title='MFI' data-ref="312MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo19getOffsetAdjustmentEv" title='llvm::MachineFrameInfo::getOffsetAdjustment' data-ref="_ZNK4llvm16MachineFrameInfo19getOffsetAdjustmentEv">getOffsetAdjustment</a>();</td></tr>
<tr><th id="844">844</th><td>}</td></tr>
<tr><th id="845">845</th><td></td></tr>
<tr><th id="846">846</th><td><em>bool</em> <a class="type" href="MipsSEFrameLowering.h.html#llvm::MipsSEFrameLowering" title='llvm::MipsSEFrameLowering' data-ref="llvm::MipsSEFrameLowering">MipsSEFrameLowering</a>::</td></tr>
<tr><th id="847">847</th><td><dfn class="virtual decl def" id="_ZNK4llvm19MipsSEFrameLowering25spillCalleeSavedRegistersERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKSt6vectorI1491517" title='llvm::MipsSEFrameLowering::spillCalleeSavedRegisters' data-ref="_ZNK4llvm19MipsSEFrameLowering25spillCalleeSavedRegistersERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKSt6vectorI1491517">spillCalleeSavedRegisters</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="314MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="314MBB">MBB</dfn>,</td></tr>
<tr><th id="848">848</th><td>                          <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="315MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="315MI">MI</dfn>,</td></tr>
<tr><th id="849">849</th><td>                          <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::CalleeSavedInfo" title='llvm::CalleeSavedInfo' data-ref="llvm::CalleeSavedInfo">CalleeSavedInfo</a>&gt; &amp;<dfn class="local col6 decl" id="316CSI" title='CSI' data-type='const std::vector&lt;CalleeSavedInfo&gt; &amp;' data-ref="316CSI">CSI</dfn>,</td></tr>
<tr><th id="850">850</th><td>                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col7 decl" id="317TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="317TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="851">851</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col8 decl" id="318MF" title='MF' data-type='llvm::MachineFunction *' data-ref="318MF">MF</dfn> = <a class="local col4 ref" href="#314MBB" title='MBB' data-ref="314MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="852">852</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<span class='error' title="no viable conversion from &apos;const llvm::MipsInstrInfo&apos; to &apos;const llvm::TargetInstrInfo&apos;"><dfn class="local col9 decl" id="319TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="319TII">TII</dfn></span> = *STI.getInstrInfo();</td></tr>
<tr><th id="853">853</th><td></td></tr>
<tr><th id="854">854</th><td>  <em>bool</em> <dfn class="local col0 decl" id="320IsRetAddrTaken" title='IsRetAddrTaken' data-type='bool' data-ref="320IsRetAddrTaken">IsRetAddrTaken</dfn> = <a class="local col8 ref" href="#318MF" title='MF' data-ref="318MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo20isReturnAddressTakenEv" title='llvm::MachineFrameInfo::isReturnAddressTaken' data-ref="_ZNK4llvm16MachineFrameInfo20isReturnAddressTakenEv">isReturnAddressTaken</a>();</td></tr>
<tr><th id="855">855</th><td>  <em>bool</em> <dfn class="local col1 decl" id="321KillRAOnSpill" title='KillRAOnSpill' data-type='bool' data-ref="321KillRAOnSpill">KillRAOnSpill</dfn> = <b>true</b>;</td></tr>
<tr><th id="856">856</th><td>  <b>if</b> (<a class="member" href="MipsFrameLowering.h.html#llvm::MipsFrameLowering::STI" title='llvm::MipsFrameLowering::STI' data-ref="llvm::MipsFrameLowering::STI">STI</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget7isCheriEv" title='llvm::MipsSubtarget::isCheri' data-ref="_ZNK4llvm13MipsSubtarget7isCheriEv">isCheri</a>() &amp;&amp; !<a class="member" href="MipsFrameLowering.h.html#llvm::MipsFrameLowering::STI" title='llvm::MipsFrameLowering::STI' data-ref="llvm::MipsFrameLowering::STI">STI</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget6getABIEv" title='llvm::MipsSubtarget::getABI' data-ref="_ZNK4llvm13MipsSubtarget6getABIEv">getABI</a>().<a class="ref" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo14IsCheriPureCapEv" title='llvm::MipsABIInfo::IsCheriPureCap' data-ref="_ZNK4llvm11MipsABIInfo14IsCheriPureCapEv">IsCheriPureCap</a>())</td></tr>
<tr><th id="857">857</th><td>    <a class="local col1 ref" href="#321KillRAOnSpill" title='KillRAOnSpill' data-ref="321KillRAOnSpill">KillRAOnSpill</a> = <b>false</b>;</td></tr>
<tr><th id="858">858</th><td></td></tr>
<tr><th id="859">859</th><td></td></tr>
<tr><th id="860">860</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="322i" title='i' data-type='unsigned int' data-ref="322i">i</dfn> = <var>0</var>, <dfn class="local col3 decl" id="323e" title='e' data-type='unsigned int' data-ref="323e">e</dfn> = <a class="local col6 ref" href="#316CSI" title='CSI' data-ref="316CSI">CSI</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col2 ref" href="#322i" title='i' data-ref="322i">i</a> != <a class="local col3 ref" href="#323e" title='e' data-ref="323e">e</a>; ++<a class="local col2 ref" href="#322i" title='i' data-ref="322i">i</a>) {</td></tr>
<tr><th id="861">861</th><td>    <i>// Add the callee-saved register as live-in. Do not add if the register is</i></td></tr>
<tr><th id="862">862</th><td><i>    // RA and return address is taken, because it has already been added in</i></td></tr>
<tr><th id="863">863</th><td><i>    // method MipsTargetLowering::lowerRETURNADDR.</i></td></tr>
<tr><th id="864">864</th><td><i>    // It's killed at the spill, unless the register is RA and return address</i></td></tr>
<tr><th id="865">865</th><td><i>    // is taken.</i></td></tr>
<tr><th id="866">866</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="324Reg" title='Reg' data-type='unsigned int' data-ref="324Reg">Reg</dfn> = <a class="local col6 ref" href="#316CSI" title='CSI' data-ref="316CSI">CSI</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col2 ref" href="#322i" title='i' data-ref="322i">i</a>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo6getRegEv" title='llvm::CalleeSavedInfo::getReg' data-ref="_ZNK4llvm15CalleeSavedInfo6getRegEv">getReg</a>();</td></tr>
<tr><th id="867">867</th><td>    <em>bool</em> <dfn class="local col5 decl" id="325IsRA" title='IsRA' data-type='bool' data-ref="325IsRA">IsRA</dfn> = (Reg == Mips::<span class='error' title="no member named &apos;RA&apos; in namespace &apos;llvm::Mips&apos;">RA</span> || Reg == Mips::<span class='error' title="no member named &apos;RA_64&apos; in namespace &apos;llvm::Mips&apos;">RA_64</span>);</td></tr>
<tr><th id="868">868</th><td>    <b>if</b> (STI.getABI().IsCheriPureCap())</td></tr>
<tr><th id="869">869</th><td>      IsRA = (Reg == Mips::<span class='error' title="no member named &apos;C17&apos; in namespace &apos;llvm::Mips&apos;">C17</span>);</td></tr>
<tr><th id="870">870</th><td>    <em>bool</em> <dfn class="local col6 decl" id="326IsRAAndRetAddrIsTaken" title='IsRAAndRetAddrIsTaken' data-type='bool' data-ref="326IsRAAndRetAddrIsTaken">IsRAAndRetAddrIsTaken</dfn> = <a class="local col5 ref" href="#325IsRA" title='IsRA' data-ref="325IsRA">IsRA</a> &amp;&amp; <a class="local col0 ref" href="#320IsRetAddrTaken" title='IsRetAddrTaken' data-ref="320IsRetAddrTaken">IsRetAddrTaken</a>;</td></tr>
<tr><th id="871">871</th><td>    <b>if</b> (!<a class="local col6 ref" href="#326IsRAAndRetAddrIsTaken" title='IsRAAndRetAddrIsTaken' data-ref="326IsRAAndRetAddrIsTaken">IsRAAndRetAddrIsTaken</a>)</td></tr>
<tr><th id="872">872</th><td>      <a class="local col4 ref" href="#314MBB" title='MBB' data-ref="314MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE">addLiveIn</a>(<a class="local col4 ref" href="#324Reg" title='Reg' data-ref="324Reg">Reg</a>);</td></tr>
<tr><th id="873">873</th><td></td></tr>
<tr><th id="874">874</th><td>    <i>// $c16 is not a callee-save register, so if we're being asked to spill it</i></td></tr>
<tr><th id="875">875</th><td><i>    // then we're actually using it to hold the return address as a capability.</i></td></tr>
<tr><th id="876">876</th><td>    <b>if</b> (Reg == Mips::<span class='error' title="no member named &apos;C16&apos; in namespace &apos;llvm::Mips&apos;">C16</span>) {</td></tr>
<tr><th id="877">877</th><td>      BuildMI(MBB, &amp;*MI, MI-&gt;getDebugLoc(), TII.get(Mips::<span class='error' title="no member named &apos;CGetPCC&apos; in namespace &apos;llvm::Mips&apos;">CGetPCC</span>), Mips::<span class='error' title="no member named &apos;C16&apos; in namespace &apos;llvm::Mips&apos;">C16</span>);</td></tr>
<tr><th id="878">878</th><td>      BuildMI(MBB, &amp;*MI, MI-&gt;getDebugLoc(), TII.get(Mips::<span class='error' title="no member named &apos;CSetOffset&apos; in namespace &apos;llvm::Mips&apos;">CSetOffset</span>), Mips::<span class='error' title="no member named &apos;C16&apos; in namespace &apos;llvm::Mips&apos;">C16</span>)</td></tr>
<tr><th id="879">879</th><td>          .addReg(Mips::<span class='error' title="no member named &apos;C16&apos; in namespace &apos;llvm::Mips&apos;">C16</span>).addReg(Mips::<span class='error' title="no member named &apos;RA_64&apos; in namespace &apos;llvm::Mips&apos;">RA_64</span>, RegState::Kill);</td></tr>
<tr><th id="880">880</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col7 decl" id="327MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="327MFI">MFI</dfn> = <a class="local col4 ref" href="#314MBB" title='MBB' data-ref="314MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="881">881</th><td>      <a class="local col7 ref" href="#327MFI" title='MFI' data-ref="327MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo18setObjectAlignmentEij" title='llvm::MachineFrameInfo::setObjectAlignment' data-ref="_ZN4llvm16MachineFrameInfo18setObjectAlignmentEij">setObjectAlignment</a>(<a class="local col6 ref" href="#316CSI" title='CSI' data-ref="316CSI">CSI</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col2 ref" href="#322i" title='i' data-ref="322i">i</a>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo11getFrameIdxEv" title='llvm::CalleeSavedInfo::getFrameIdx' data-ref="_ZNK4llvm15CalleeSavedInfo11getFrameIdxEv">getFrameIdx</a>(), <var>32</var>);</td></tr>
<tr><th id="882">882</th><td>    }</td></tr>
<tr><th id="883">883</th><td></td></tr>
<tr><th id="884">884</th><td>    <i>// ISRs require HI/LO to be spilled into kernel registers to be then</i></td></tr>
<tr><th id="885">885</th><td><i>    // spilled to the stack frame.</i></td></tr>
<tr><th id="886">886</th><td>    <em>bool</em> <dfn class="local col8 decl" id="328IsLOHI" title='IsLOHI' data-type='bool' data-ref="328IsLOHI">IsLOHI</dfn> = (Reg == Mips::<span class='error' title="no member named &apos;LO0&apos; in namespace &apos;llvm::Mips&apos;">LO0</span> || Reg == Mips::<span class='error' title="no member named &apos;LO0_64&apos; in namespace &apos;llvm::Mips&apos;">LO0_64</span> ||</td></tr>
<tr><th id="887">887</th><td>                   Reg == Mips::<span class='error' title="no member named &apos;HI0&apos; in namespace &apos;llvm::Mips&apos;">HI0</span> || Reg == Mips::<span class='error' title="no member named &apos;HI0_64&apos; in namespace &apos;llvm::Mips&apos;">HI0_64</span>);</td></tr>
<tr><th id="888">888</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col9 decl" id="329Func" title='Func' data-type='const llvm::Function &amp;' data-ref="329Func">Func</dfn> = <a class="local col4 ref" href="#314MBB" title='MBB' data-ref="314MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="889">889</th><td>    <b>if</b> (<a class="local col8 ref" href="#328IsLOHI" title='IsLOHI' data-ref="328IsLOHI">IsLOHI</a> &amp;&amp; <a class="local col9 ref" href="#329Func" title='Func' data-ref="329Func">Func</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9StringRefE">hasFnAttribute</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"interrupt"</q>)) {</td></tr>
<tr><th id="890">890</th><td>      <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col0 decl" id="330DL" title='DL' data-type='llvm::DebugLoc' data-ref="330DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col5 ref" href="#315MI" title='MI' data-ref="315MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="891">891</th><td></td></tr>
<tr><th id="892">892</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="331Op" title='Op' data-type='unsigned int' data-ref="331Op">Op</dfn> = <var>0</var>;</td></tr>
<tr><th id="893">893</th><td>      <b>if</b> (!<a class="member" href="MipsFrameLowering.h.html#llvm::MipsFrameLowering::STI" title='llvm::MipsFrameLowering::STI' data-ref="llvm::MipsFrameLowering::STI">STI</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget6getABIEv" title='llvm::MipsSubtarget::getABI' data-ref="_ZNK4llvm13MipsSubtarget6getABIEv">getABI</a>().<a class="ref" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo12ArePtrs64bitEv" title='llvm::MipsABIInfo::ArePtrs64bit' data-ref="_ZNK4llvm11MipsABIInfo12ArePtrs64bitEv">ArePtrs64bit</a>()) {</td></tr>
<tr><th id="894">894</th><td>        Op = (Reg == Mips::<span class='error' title="no member named &apos;HI0&apos; in namespace &apos;llvm::Mips&apos;">HI0</span>) ? Mips::<span class='error' title="no member named &apos;MFHI&apos; in namespace &apos;llvm::Mips&apos;">MFHI</span> : Mips::<span class='error' title="no member named &apos;MFLO&apos; in namespace &apos;llvm::Mips&apos;">MFLO</span>;</td></tr>
<tr><th id="895">895</th><td>        Reg = Mips::<span class='error' title="no member named &apos;K0&apos; in namespace &apos;llvm::Mips&apos;">K0</span>;</td></tr>
<tr><th id="896">896</th><td>      } <b>else</b> {</td></tr>
<tr><th id="897">897</th><td>        Op = (Reg == Mips::<span class='error' title="no member named &apos;HI0&apos; in namespace &apos;llvm::Mips&apos;">HI0</span>) ? Mips::<span class='error' title="no member named &apos;MFHI64&apos; in namespace &apos;llvm::Mips&apos;">MFHI64</span> : Mips::<span class='error' title="no member named &apos;MFLO64&apos; in namespace &apos;llvm::Mips&apos;">MFLO64</span>;</td></tr>
<tr><th id="898">898</th><td>        Reg = Mips::<span class='error' title="no member named &apos;K0_64&apos; in namespace &apos;llvm::Mips&apos;">K0_64</span>;</td></tr>
<tr><th id="899">899</th><td>      }</td></tr>
<tr><th id="900">900</th><td>      BuildMI(MBB, MI, DL, TII.get(Op), Mips::<span class='error' title="no member named &apos;K0&apos; in namespace &apos;llvm::Mips&apos;">K0</span>)</td></tr>
<tr><th id="901">901</th><td>          .setMIFlag(MachineInstr::FrameSetup);</td></tr>
<tr><th id="902">902</th><td>    }</td></tr>
<tr><th id="903">903</th><td></td></tr>
<tr><th id="904">904</th><td>    <i>// Insert the spill to the stack frame.</i></td></tr>
<tr><th id="905">905</th><td>    <em>bool</em> <dfn class="local col2 decl" id="332IsKill" title='IsKill' data-type='bool' data-ref="332IsKill">IsKill</dfn> = !<a class="local col6 ref" href="#326IsRAAndRetAddrIsTaken" title='IsRAAndRetAddrIsTaken' data-ref="326IsRAAndRetAddrIsTaken">IsRAAndRetAddrIsTaken</a> &amp;&amp; <a class="local col1 ref" href="#321KillRAOnSpill" title='KillRAOnSpill' data-ref="321KillRAOnSpill">KillRAOnSpill</a>;</td></tr>
<tr><th id="906">906</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="333RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="333RC">RC</dfn> = <a class="local col7 ref" href="#317TRI" title='TRI' data-ref="317TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassEjNS_3MVTE" title='llvm::TargetRegisterInfo::getMinimalPhysRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassEjNS_3MVTE">getMinimalPhysRegClass</a>(<a class="local col4 ref" href="#324Reg" title='Reg' data-ref="324Reg">Reg</a>);</td></tr>
<tr><th id="907">907</th><td>    TII.storeRegToStackSlot(MBB, MI, Reg, IsKill,</td></tr>
<tr><th id="908">908</th><td>                            CSI[i].getFrameIdx(), RC, TRI);</td></tr>
<tr><th id="909">909</th><td>  }</td></tr>
<tr><th id="910">910</th><td></td></tr>
<tr><th id="911">911</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="912">912</th><td>}</td></tr>
<tr><th id="913">913</th><td></td></tr>
<tr><th id="914">914</th><td><em>bool</em></td></tr>
<tr><th id="915">915</th><td><a class="type" href="MipsSEFrameLowering.h.html#llvm::MipsSEFrameLowering" title='llvm::MipsSEFrameLowering' data-ref="llvm::MipsSEFrameLowering">MipsSEFrameLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm19MipsSEFrameLowering20hasReservedCallFrameERKNS_15MachineFunctionE" title='llvm::MipsSEFrameLowering::hasReservedCallFrame' data-ref="_ZNK4llvm19MipsSEFrameLowering20hasReservedCallFrameERKNS_15MachineFunctionE">hasReservedCallFrame</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="334MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="334MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="916">916</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col5 decl" id="335MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="335MFI">MFI</dfn> = <a class="local col4 ref" href="#334MF" title='MF' data-ref="334MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="917">917</th><td>  <i>// Reserve call frame if the size of the maximum call frame fits into 16-bit</i></td></tr>
<tr><th id="918">918</th><td><i>  // immediate field and there are no variable sized objects on the stack.</i></td></tr>
<tr><th id="919">919</th><td><i>  // Make sure the second register scavenger spill slot can be accessed with one</i></td></tr>
<tr><th id="920">920</th><td><i>  // instruction.</i></td></tr>
<tr><th id="921">921</th><td>  <b>return</b> <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>16</var>&gt;(<a class="local col5 ref" href="#335MFI" title='MFI' data-ref="335MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo19getMaxCallFrameSizeEv" title='llvm::MachineFrameInfo::getMaxCallFrameSize' data-ref="_ZNK4llvm16MachineFrameInfo19getMaxCallFrameSizeEv">getMaxCallFrameSize</a>() + <a class="member" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#_ZNK4llvm19TargetFrameLowering17getStackAlignmentEv" title='llvm::TargetFrameLowering::getStackAlignment' data-ref="_ZNK4llvm19TargetFrameLowering17getStackAlignmentEv">getStackAlignment</a>()) &amp;&amp;</td></tr>
<tr><th id="922">922</th><td>    !<a class="local col5 ref" href="#335MFI" title='MFI' data-ref="335MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv" title='llvm::MachineFrameInfo::hasVarSizedObjects' data-ref="_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv">hasVarSizedObjects</a>();</td></tr>
<tr><th id="923">923</th><td>}</td></tr>
<tr><th id="924">924</th><td></td></tr>
<tr><th id="925">925</th><td><i class="doc" data-doc="_ZL12setAliasRegsRN4llvm15MachineFunctionERNS_9BitVectorEj">/// Mark<span class="command"> \p</span> <span class="arg">Reg</span> and all registers aliasing it in the bitset.</i></td></tr>
<tr><th id="926">926</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL12setAliasRegsRN4llvm15MachineFunctionERNS_9BitVectorEj" title='setAliasRegs' data-type='void setAliasRegs(llvm::MachineFunction &amp; MF, llvm::BitVector &amp; SavedRegs, unsigned int Reg)' data-ref="_ZL12setAliasRegsRN4llvm15MachineFunctionERNS_9BitVectorEj">setAliasRegs</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="336MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="336MF">MF</dfn>, <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col7 decl" id="337SavedRegs" title='SavedRegs' data-type='llvm::BitVector &amp;' data-ref="337SavedRegs">SavedRegs</dfn>,</td></tr>
<tr><th id="927">927</th><td>                         <em>unsigned</em> <dfn class="local col8 decl" id="338Reg" title='Reg' data-type='unsigned int' data-ref="338Reg">Reg</dfn>) {</td></tr>
<tr><th id="928">928</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col9 decl" id="339TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="339TRI">TRI</dfn> = <a class="local col6 ref" href="#336MF" title='MF' data-ref="336MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="929">929</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col0 decl" id="340AI" title='AI' data-type='llvm::MCRegAliasIterator' data-ref="340AI">AI</dfn><a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCRegAliasIterator::MCRegAliasIterator' data-ref="_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col8 ref" href="#338Reg" title='Reg' data-ref="338Reg">Reg</a>, <a class="local col9 ref" href="#339TRI" title='TRI' data-ref="339TRI">TRI</a>, <b>true</b>); <a class="local col0 ref" href="#340AI" title='AI' data-ref="340AI">AI</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>(); <a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col0 ref" href="#340AI" title='AI' data-ref="340AI">AI</a>)</td></tr>
<tr><th id="930">930</th><td>    <a class="local col7 ref" href="#337SavedRegs" title='SavedRegs' data-ref="337SavedRegs">SavedRegs</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col0 ref" href="#340AI" title='AI' data-ref="340AI">AI</a>);</td></tr>
<tr><th id="931">931</th><td>}</td></tr>
<tr><th id="932">932</th><td></td></tr>
<tr><th id="933">933</th><td><em>void</em> <a class="type" href="MipsSEFrameLowering.h.html#llvm::MipsSEFrameLowering" title='llvm::MipsSEFrameLowering' data-ref="llvm::MipsSEFrameLowering">MipsSEFrameLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm19MipsSEFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE" title='llvm::MipsSEFrameLowering::determineCalleeSaves' data-ref="_ZNK4llvm19MipsSEFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE">determineCalleeSaves</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="341MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="341MF">MF</dfn>,</td></tr>
<tr><th id="934">934</th><td>                                               <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col2 decl" id="342SavedRegs" title='SavedRegs' data-type='llvm::BitVector &amp;' data-ref="342SavedRegs">SavedRegs</dfn>,</td></tr>
<tr><th id="935">935</th><td>                                               <a class="type" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a> *<dfn class="local col3 decl" id="343RS" title='RS' data-type='llvm::RegScavenger *' data-ref="343RS">RS</dfn>) <em>const</em> {</td></tr>
<tr><th id="936">936</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetFrameLowering" title='llvm::TargetFrameLowering' data-ref="llvm::TargetFrameLowering">TargetFrameLowering</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#_ZNK4llvm19TargetFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE" title='llvm::TargetFrameLowering::determineCalleeSaves' data-ref="_ZNK4llvm19TargetFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE">determineCalleeSaves</a>(<span class='refarg'><a class="local col1 ref" href="#341MF" title='MF' data-ref="341MF">MF</a></span>, <span class='refarg'><a class="local col2 ref" href="#342SavedRegs" title='SavedRegs' data-ref="342SavedRegs">SavedRegs</a></span>, <a class="local col3 ref" href="#343RS" title='RS' data-ref="343RS">RS</a>);</td></tr>
<tr><th id="937">937</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col4 decl" id="344TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="344TRI">TRI</dfn> = <a class="local col1 ref" href="#341MF" title='MF' data-ref="341MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="938">938</th><td>  <a class="type" href="MipsMachineFunction.h.html#llvm::MipsFunctionInfo" title='llvm::MipsFunctionInfo' data-ref="llvm::MipsFunctionInfo">MipsFunctionInfo</a> *<dfn class="local col5 decl" id="345MipsFI" title='MipsFI' data-type='llvm::MipsFunctionInfo *' data-ref="345MipsFI">MipsFI</dfn> = <a class="local col1 ref" href="#341MF" title='MF' data-ref="341MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="MipsMachineFunction.h.html#llvm::MipsFunctionInfo" title='llvm::MipsFunctionInfo' data-ref="llvm::MipsFunctionInfo">MipsFunctionInfo</a>&gt;();</td></tr>
<tr><th id="939">939</th><td>  <a class="type" href="MCTargetDesc/MipsABIInfo.h.html#llvm::MipsABIInfo" title='llvm::MipsABIInfo' data-ref="llvm::MipsABIInfo">MipsABIInfo</a> <dfn class="local col6 decl" id="346ABI" title='ABI' data-type='llvm::MipsABIInfo' data-ref="346ABI">ABI</dfn> = <a class="ref fake" href="MCTargetDesc/MipsABIInfo.h.html#25" title='llvm::MipsABIInfo::MipsABIInfo' data-ref="_ZN4llvm11MipsABIInfoC1ERKS0_"></a><a class="member" href="MipsFrameLowering.h.html#llvm::MipsFrameLowering::STI" title='llvm::MipsFrameLowering::STI' data-ref="llvm::MipsFrameLowering::STI">STI</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget6getABIEv" title='llvm::MipsSubtarget::getABI' data-ref="_ZNK4llvm13MipsSubtarget6getABIEv">getABI</a>();</td></tr>
<tr><th id="940">940</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="347FP" title='FP' data-type='unsigned int' data-ref="347FP">FP</dfn> = <a class="local col6 ref" href="#346ABI" title='ABI' data-ref="346ABI">ABI</a>.<a class="ref" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo11GetFramePtrEv" title='llvm::MipsABIInfo::GetFramePtr' data-ref="_ZNK4llvm11MipsABIInfo11GetFramePtrEv">GetFramePtr</a>();</td></tr>
<tr><th id="941">941</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="348BP" title='BP' data-type='unsigned int' data-ref="348BP">BP</dfn> = <a class="local col6 ref" href="#346ABI" title='ABI' data-ref="346ABI">ABI</a>.<a class="ref" href="MCTargetDesc/MipsABIInfo.h.html#_ZNK4llvm11MipsABIInfo10GetBasePtrEv" title='llvm::MipsABIInfo::GetBasePtr' data-ref="_ZNK4llvm11MipsABIInfo10GetBasePtrEv">GetBasePtr</a>();</td></tr>
<tr><th id="942">942</th><td></td></tr>
<tr><th id="943">943</th><td>  <i>// Mark $fp as used if function has dedicated frame pointer.</i></td></tr>
<tr><th id="944">944</th><td>  <b>if</b> (<a class="virtual member" href="MipsFrameLowering.h.html#_ZNK4llvm17MipsFrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::MipsFrameLowering::hasFP' data-ref="_ZNK4llvm17MipsFrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col1 ref" href="#341MF" title='MF' data-ref="341MF">MF</a>))</td></tr>
<tr><th id="945">945</th><td>    <a class="tu ref" href="#_ZL12setAliasRegsRN4llvm15MachineFunctionERNS_9BitVectorEj" title='setAliasRegs' data-use='c' data-ref="_ZL12setAliasRegsRN4llvm15MachineFunctionERNS_9BitVectorEj">setAliasRegs</a>(<span class='refarg'><a class="local col1 ref" href="#341MF" title='MF' data-ref="341MF">MF</a></span>, <span class='refarg'><a class="local col2 ref" href="#342SavedRegs" title='SavedRegs' data-ref="342SavedRegs">SavedRegs</a></span>, <a class="local col7 ref" href="#347FP" title='FP' data-ref="347FP">FP</a>);</td></tr>
<tr><th id="946">946</th><td>  <i>// Mark $s7 as used if function has dedicated base pointer.</i></td></tr>
<tr><th id="947">947</th><td>  <b>if</b> (<a class="member" href="MipsFrameLowering.h.html#_ZNK4llvm17MipsFrameLowering5hasBPERKNS_15MachineFunctionE" title='llvm::MipsFrameLowering::hasBP' data-ref="_ZNK4llvm17MipsFrameLowering5hasBPERKNS_15MachineFunctionE">hasBP</a>(<a class="local col1 ref" href="#341MF" title='MF' data-ref="341MF">MF</a>))</td></tr>
<tr><th id="948">948</th><td>    <a class="tu ref" href="#_ZL12setAliasRegsRN4llvm15MachineFunctionERNS_9BitVectorEj" title='setAliasRegs' data-use='c' data-ref="_ZL12setAliasRegsRN4llvm15MachineFunctionERNS_9BitVectorEj">setAliasRegs</a>(<span class='refarg'><a class="local col1 ref" href="#341MF" title='MF' data-ref="341MF">MF</a></span>, <span class='refarg'><a class="local col2 ref" href="#342SavedRegs" title='SavedRegs' data-ref="342SavedRegs">SavedRegs</a></span>, <a class="local col8 ref" href="#348BP" title='BP' data-ref="348BP">BP</a>);</td></tr>
<tr><th id="949">949</th><td></td></tr>
<tr><th id="950">950</th><td>  <i>// Create spill slots for eh data registers if function calls eh_return.</i></td></tr>
<tr><th id="951">951</th><td>  <b>if</b> (<a class="local col5 ref" href="#345MipsFI" title='MipsFI' data-ref="345MipsFI">MipsFI</a>-&gt;<a class="ref" href="MipsMachineFunction.h.html#_ZNK4llvm16MipsFunctionInfo13callsEhReturnEv" title='llvm::MipsFunctionInfo::callsEhReturn' data-ref="_ZNK4llvm16MipsFunctionInfo13callsEhReturnEv">callsEhReturn</a>())</td></tr>
<tr><th id="952">952</th><td>    <a class="local col5 ref" href="#345MipsFI" title='MipsFI' data-ref="345MipsFI">MipsFI</a>-&gt;<a class="ref" href="MipsMachineFunction.h.html#_ZN4llvm16MipsFunctionInfo18createEhDataRegsFIEv" title='llvm::MipsFunctionInfo::createEhDataRegsFI' data-ref="_ZN4llvm16MipsFunctionInfo18createEhDataRegsFIEv">createEhDataRegsFI</a>();</td></tr>
<tr><th id="953">953</th><td></td></tr>
<tr><th id="954">954</th><td>  <i>// Create spill slots for Coprocessor 0 registers if function is an ISR.</i></td></tr>
<tr><th id="955">955</th><td>  <b>if</b> (<a class="local col5 ref" href="#345MipsFI" title='MipsFI' data-ref="345MipsFI">MipsFI</a>-&gt;<a class="ref" href="MipsMachineFunction.h.html#_ZNK4llvm16MipsFunctionInfo5isISREv" title='llvm::MipsFunctionInfo::isISR' data-ref="_ZNK4llvm16MipsFunctionInfo5isISREv">isISR</a>())</td></tr>
<tr><th id="956">956</th><td>    <a class="local col5 ref" href="#345MipsFI" title='MipsFI' data-ref="345MipsFI">MipsFI</a>-&gt;<a class="ref" href="MipsMachineFunction.h.html#_ZN4llvm16MipsFunctionInfo14createISRRegFIEv" title='llvm::MipsFunctionInfo::createISRRegFI' data-ref="_ZN4llvm16MipsFunctionInfo14createISRRegFIEv">createISRRegFI</a>();</td></tr>
<tr><th id="957">957</th><td></td></tr>
<tr><th id="958">958</th><td>  <i>// Expand pseudo instructions which load, store or copy accumulators.</i></td></tr>
<tr><th id="959">959</th><td><i>  // Add an emergency spill slot if a pseudo was expanded.</i></td></tr>
<tr><th id="960">960</th><td>  <b>if</b> (<a class="tu type" href="#(anonymousnamespace)::ExpandPseudo" title='(anonymous namespace)::ExpandPseudo' data-ref="(anonymousnamespace)::ExpandPseudo">ExpandPseudo</a><a class="tu ref" href="#_ZN12_GLOBAL__N_112ExpandPseudoC1ERN4llvm15MachineFunctionE" title='(anonymous namespace)::ExpandPseudo::ExpandPseudo' data-use='c' data-ref="_ZN12_GLOBAL__N_112ExpandPseudoC1ERN4llvm15MachineFunctionE">(</a><a class="local col1 ref" href="#341MF" title='MF' data-ref="341MF">MF</a>).<a class="tu ref" href="#_ZN12_GLOBAL__N_112ExpandPseudo6expandEv" title='(anonymous namespace)::ExpandPseudo::expand' data-use='c' data-ref="_ZN12_GLOBAL__N_112ExpandPseudo6expandEv">expand</a>()) {</td></tr>
<tr><th id="961">961</th><td>    <i>// The spill slot should be half the size of the accumulator. If target have</i></td></tr>
<tr><th id="962">962</th><td><i>    // general-purpose registers 64 bits wide, it should be 64-bit, otherwise</i></td></tr>
<tr><th id="963">963</th><td><i>    // it should be 32-bit.</i></td></tr>
<tr><th id="964">964</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col9 decl" id="349RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="349RC">RC</dfn> = STI.isGP64bit() ?</td></tr>
<tr><th id="965">965</th><td>      Mips::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR64RegClass</span> : Mips::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR32RegClass</span>;</td></tr>
<tr><th id="966">966</th><td>    <em>int</em> <dfn class="local col0 decl" id="350FI" title='FI' data-type='int' data-ref="350FI">FI</dfn> = <a class="local col1 ref" href="#341MF" title='MF' data-ref="341MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo17CreateStackObjectEmjbPKNS_10AllocaInstEh" title='llvm::MachineFrameInfo::CreateStackObject' data-ref="_ZN4llvm16MachineFrameInfo17CreateStackObjectEmjbPKNS_10AllocaInstEh">CreateStackObject</a>(<a class="local col4 ref" href="#344TRI" title='TRI' data-ref="344TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getSpillSize' data-ref="_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE">getSpillSize</a>(<a class="local col9 ref" href="#349RC" title='RC' data-ref="349RC">RC</a>),</td></tr>
<tr><th id="967">967</th><td>                                                 <a class="local col4 ref" href="#344TRI" title='TRI' data-ref="344TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo17getSpillAlignmentERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getSpillAlignment' data-ref="_ZNK4llvm18TargetRegisterInfo17getSpillAlignmentERKNS_19TargetRegisterClassE">getSpillAlignment</a>(<a class="local col9 ref" href="#349RC" title='RC' data-ref="349RC">RC</a>),</td></tr>
<tr><th id="968">968</th><td>                                                 <b>false</b>);</td></tr>
<tr><th id="969">969</th><td>    <a class="local col3 ref" href="#343RS" title='RS' data-ref="343RS">RS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger23addScavengingFrameIndexEi" title='llvm::RegScavenger::addScavengingFrameIndex' data-ref="_ZN4llvm12RegScavenger23addScavengingFrameIndexEi">addScavengingFrameIndex</a>(<a class="local col0 ref" href="#350FI" title='FI' data-ref="350FI">FI</a>);</td></tr>
<tr><th id="970">970</th><td>  }</td></tr>
<tr><th id="971">971</th><td></td></tr>
<tr><th id="972">972</th><td>  <i>// Set scavenging frame index if necessary.</i></td></tr>
<tr><th id="973">973</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="351MaxSPOffset" title='MaxSPOffset' data-type='uint64_t' data-ref="351MaxSPOffset">MaxSPOffset</dfn> = <a class="member" href="MipsFrameLowering.h.html#_ZNK4llvm17MipsFrameLowering17estimateStackSizeERKNS_15MachineFunctionE" title='llvm::MipsFrameLowering::estimateStackSize' data-ref="_ZNK4llvm17MipsFrameLowering17estimateStackSizeERKNS_15MachineFunctionE">estimateStackSize</a>(<a class="local col1 ref" href="#341MF" title='MF' data-ref="341MF">MF</a>);</td></tr>
<tr><th id="974">974</th><td></td></tr>
<tr><th id="975">975</th><td>  <i>// We will need the emergency spill slot if we have any stack offsets that</i></td></tr>
<tr><th id="976">976</th><td><i>  // don't fit in an immediate.  In normal MIPS code, this means a 16-bit</i></td></tr>
<tr><th id="977">977</th><td><i>  // field, for CHERI code we have an 11-bit immediate (plus a 4-bit shift) for</i></td></tr>
<tr><th id="978">978</th><td><i>  // csc / cld, but only 8-bit immediates (plus a 3-bit shift) for c[ls]x</i></td></tr>
<tr><th id="979">979</th><td><i>  // instructions for other spills.  The latter only matters if we're using the</i></td></tr>
<tr><th id="980">980</th><td><i>  // capability-stack ABI.</i></td></tr>
<tr><th id="981">981</th><td><i>  // XXXAR: no longer true if we have the big immediate CLC enabled</i></td></tr>
<tr><th id="982">982</th><td>  <b>if</b> (<a class="member" href="MipsFrameLowering.h.html#llvm::MipsFrameLowering::STI" title='llvm::MipsFrameLowering::STI' data-ref="llvm::MipsFrameLowering::STI">STI</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget7isCheriEv" title='llvm::MipsSubtarget::isCheri' data-ref="_ZNK4llvm13MipsSubtarget7isCheriEv">isCheri</a>()) {</td></tr>
<tr><th id="983">983</th><td>    <b>if</b> (<a class="member" href="MipsFrameLowering.h.html#llvm::MipsFrameLowering::STI" title='llvm::MipsFrameLowering::STI' data-ref="llvm::MipsFrameLowering::STI">STI</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget18isABI_CheriPureCapEv" title='llvm::MipsSubtarget::isABI_CheriPureCap' data-ref="_ZNK4llvm13MipsSubtarget18isABI_CheriPureCapEv">isABI_CheriPureCap</a>()) {</td></tr>
<tr><th id="984">984</th><td>      <b>if</b> (<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>10</var>&gt;(<a class="local col1 ref" href="#351MaxSPOffset" title='MaxSPOffset' data-ref="351MaxSPOffset">MaxSPOffset</a>))</td></tr>
<tr><th id="985">985</th><td>        <b>return</b>;</td></tr>
<tr><th id="986">986</th><td>    } <b>else</b> <b>if</b> (<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>15</var>&gt;(<a class="local col1 ref" href="#351MaxSPOffset" title='MaxSPOffset' data-ref="351MaxSPOffset">MaxSPOffset</a>))</td></tr>
<tr><th id="987">987</th><td>      <b>return</b>;</td></tr>
<tr><th id="988">988</th><td>  }</td></tr>
<tr><th id="989">989</th><td>  <i>// MSA has a minimum offset of 10 bits signed. If there is a variable</i></td></tr>
<tr><th id="990">990</th><td><i>  // sized object on the stack, the estimation cannot account for it.</i></td></tr>
<tr><th id="991">991</th><td>  <b>else</b> <b>if</b> (<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isIntNEjl" title='llvm::isIntN' data-ref="_ZN4llvm6isIntNEjl">isIntN</a>(<a class="member" href="MipsFrameLowering.h.html#llvm::MipsFrameLowering::STI" title='llvm::MipsFrameLowering::STI' data-ref="llvm::MipsFrameLowering::STI">STI</a>.<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget6hasMSAEv" title='llvm::MipsSubtarget::hasMSA' data-ref="_ZNK4llvm13MipsSubtarget6hasMSAEv">hasMSA</a>() ? <var>10</var> : <var>16</var>, <a class="local col1 ref" href="#351MaxSPOffset" title='MaxSPOffset' data-ref="351MaxSPOffset">MaxSPOffset</a>) &amp;&amp;</td></tr>
<tr><th id="992">992</th><td>      !<a class="local col1 ref" href="#341MF" title='MF' data-ref="341MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv" title='llvm::MachineFrameInfo::hasVarSizedObjects' data-ref="_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv">hasVarSizedObjects</a>())</td></tr>
<tr><th id="993">993</th><td>    <b>return</b>;</td></tr>
<tr><th id="994">994</th><td></td></tr>
<tr><th id="995">995</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col2 decl" id="352RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="352RC">RC</dfn> =</td></tr>
<tr><th id="996">996</th><td>      ABI.ArePtrs64bit() ? Mips::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR64RegClass</span> : Mips::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::Mips&apos;">GPR32RegClass</span>;</td></tr>
<tr><th id="997">997</th><td>  <em>int</em> <dfn class="local col3 decl" id="353FI" title='FI' data-type='int' data-ref="353FI">FI</dfn> = <a class="local col1 ref" href="#341MF" title='MF' data-ref="341MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo17CreateStackObjectEmjbPKNS_10AllocaInstEh" title='llvm::MachineFrameInfo::CreateStackObject' data-ref="_ZN4llvm16MachineFrameInfo17CreateStackObjectEmjbPKNS_10AllocaInstEh">CreateStackObject</a>(<a class="local col4 ref" href="#344TRI" title='TRI' data-ref="344TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getSpillSize' data-ref="_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE">getSpillSize</a>(<a class="local col2 ref" href="#352RC" title='RC' data-ref="352RC">RC</a>),</td></tr>
<tr><th id="998">998</th><td>                                               <a class="local col4 ref" href="#344TRI" title='TRI' data-ref="344TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo17getSpillAlignmentERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getSpillAlignment' data-ref="_ZNK4llvm18TargetRegisterInfo17getSpillAlignmentERKNS_19TargetRegisterClassE">getSpillAlignment</a>(<a class="local col2 ref" href="#352RC" title='RC' data-ref="352RC">RC</a>),</td></tr>
<tr><th id="999">999</th><td>                                               <b>false</b>);</td></tr>
<tr><th id="1000">1000</th><td>  <a class="local col3 ref" href="#343RS" title='RS' data-ref="343RS">RS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger23addScavengingFrameIndexEi" title='llvm::RegScavenger::addScavengingFrameIndex' data-ref="_ZN4llvm12RegScavenger23addScavengingFrameIndexEi">addScavengingFrameIndex</a>(<a class="local col3 ref" href="#353FI" title='FI' data-ref="353FI">FI</a>);</td></tr>
<tr><th id="1001">1001</th><td>}</td></tr>
<tr><th id="1002">1002</th><td></td></tr>
<tr><th id="1003">1003</th><td><em>const</em> <a class="type" href="MipsFrameLowering.h.html#llvm::MipsFrameLowering" title='llvm::MipsFrameLowering' data-ref="llvm::MipsFrameLowering">MipsFrameLowering</a> *</td></tr>
<tr><th id="1004">1004</th><td><span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm25createMipsSEFrameLoweringERKNS_13MipsSubtargetE" title='llvm::createMipsSEFrameLowering' data-ref="_ZN4llvm25createMipsSEFrameLoweringERKNS_13MipsSubtargetE">createMipsSEFrameLowering</dfn>(<em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col4 decl" id="354ST" title='ST' data-type='const llvm::MipsSubtarget &amp;' data-ref="354ST">ST</dfn>) {</td></tr>
<tr><th id="1005">1005</th><td>  <b>return</b> <b>new</b> <a class="type" href="MipsSEFrameLowering.h.html#llvm::MipsSEFrameLowering" title='llvm::MipsSEFrameLowering' data-ref="llvm::MipsSEFrameLowering">MipsSEFrameLowering</a><a class="ref" href="#_ZN4llvm19MipsSEFrameLoweringC1ERKNS_13MipsSubtargetE" title='llvm::MipsSEFrameLowering::MipsSEFrameLowering' data-ref="_ZN4llvm19MipsSEFrameLoweringC1ERKNS_13MipsSubtargetE">(</a><a class="local col4 ref" href="#354ST" title='ST' data-ref="354ST">ST</a>);</td></tr>
<tr><th id="1006">1006</th><td>}</td></tr>
<tr><th id="1007">1007</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
