
---------- Begin Simulation Statistics ----------
final_tick                                28843774000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 531789                       # Simulator instruction rate (inst/s)
host_mem_usage                                 767968                       # Number of bytes of host memory used
host_op_rate                                  1053027                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     9.40                       # Real time elapsed on the host
host_tick_rate                             3067698768                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     5000000                       # Number of instructions simulated
sim_ops                                       9900962                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.028844                       # Number of seconds simulated
sim_ticks                                 28843774000                       # Number of ticks simulated
system.cpu.Branches                           1268479                       # Number of branches fetched
system.cpu.committedInsts                     5000000                       # Number of instructions committed
system.cpu.committedOps                       9900962                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                      920782                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           421                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      511322                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           164                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     6441189                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           230                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         28843774                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   28843774                       # Number of busy cycles
system.cpu.num_cc_register_reads              6523763                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             3081605                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       854808                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 184331                       # Number of float alu accesses
system.cpu.num_fp_insts                        184331                       # number of float instructions
system.cpu.num_fp_register_reads               311164                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              158233                       # number of times the floating registers were written
system.cpu.num_func_calls                      270234                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses               9740009                       # Number of integer alu accesses
system.cpu.num_int_insts                      9740009                       # number of integer instructions
system.cpu.num_int_register_reads            18746849                       # number of times the integer registers were read
system.cpu.num_int_register_writes            7943100                       # number of times the integer registers were written
system.cpu.num_load_insts                      919591                       # Number of load instructions
system.cpu.num_mem_refs                       1430728                       # number of memory refs
system.cpu.num_store_insts                     511137                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 30678      0.31%      0.31% # Class of executed instruction
system.cpu.op_class::IntAlu                   8295711     83.79%     84.10% # Class of executed instruction
system.cpu.op_class::IntMult                       22      0.00%     84.10% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     84.10% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3989      0.04%     84.14% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     84.14% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     84.14% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     84.14% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     84.14% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     84.14% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     84.14% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     84.14% # Class of executed instruction
system.cpu.op_class::SimdAdd                       20      0.00%     84.14% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     84.14% # Class of executed instruction
system.cpu.op_class::SimdAlu                    54156      0.55%     84.68% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1582      0.02%     84.70% # Class of executed instruction
system.cpu.op_class::SimdCvt                    32056      0.32%     85.02% # Class of executed instruction
system.cpu.op_class::SimdMisc                   52028      0.53%     85.55% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  25      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     85.55% # Class of executed instruction
system.cpu.op_class::MemRead                   893033      9.02%     94.57% # Class of executed instruction
system.cpu.op_class::MemWrite                  509144      5.14%     99.71% # Class of executed instruction
system.cpu.op_class::FloatMemRead               26558      0.27%     99.98% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1993      0.02%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    9901037                       # Class of executed instruction
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.l2bar.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_single_requests        55124                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.hit_single_snoops         7726                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.tot_requests         111214                       # Total number of requests made to the snoop filter.
system.l2bar.snoop_filter.tot_snoops             7726                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2162                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         17411                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              10383                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           15                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2147                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4866                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4866                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10383                       # Transaction distribution
system.membus.pkt_count_system.DynamicCache.mem_side::system.mem_delay-slave        32660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.DynamicCache.mem_side::total        32660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  32660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::system.mem_delay-slave       976896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::total       976896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  976896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15249                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15249    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15249                       # Request fanout histogram
system.membus.reqLayer0.occupancy            17471000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy           81324500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  28843774000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          6415989                       # number of demand (read+write) hits
system.icache.demand_hits::total              6415989                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         6415989                       # number of overall hits
system.icache.overall_hits::total             6415989                       # number of overall hits
system.icache.demand_misses::.cpu.inst          25200                       # number of demand (read+write) misses
system.icache.demand_misses::total              25200                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         25200                       # number of overall misses
system.icache.overall_misses::total             25200                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst   2529099000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total   2529099000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst   2529099000                       # number of overall miss cycles
system.icache.overall_miss_latency::total   2529099000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      6441189                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          6441189                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      6441189                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         6441189                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.003912                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.003912                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.003912                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.003912                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 100361.071429                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 100361.071429                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 100361.071429                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 100361.071429                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        25200                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         25200                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        25200                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        25200                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst   2478699000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total   2478699000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst   2478699000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total   2478699000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.003912                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.003912                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.003912                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.003912                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 98361.071429                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 98361.071429                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 98361.071429                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 98361.071429                       # average overall mshr miss latency
system.icache.replacements                      24692                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         6415989                       # number of ReadReq hits
system.icache.ReadReq_hits::total             6415989                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         25200                       # number of ReadReq misses
system.icache.ReadReq_misses::total             25200                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst   2529099000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total   2529099000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      6441189                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         6441189                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.003912                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.003912                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 100361.071429                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 100361.071429                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        25200                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        25200                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst   2478699000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total   2478699000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003912                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.003912                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 98361.071429                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 98361.071429                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  28843774000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               494.424036                       # Cycle average of tags in use
system.icache.tags.total_refs                 6441189                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 25200                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                255.602738                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                729000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   494.424036                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.965672                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.965672                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          463                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               6466389                       # Number of tag accesses
system.icache.tags.data_accesses              6466389                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28843774000                       # Cumulative time (in ticks) in various power states
system.mem_delay.power_state.pwrStateResidencyTicks::UNDEFINED  28843774000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          160192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          815744                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              975936                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       160192                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         160192                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          960                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              960                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2503                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            12746                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                15249                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            15                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  15                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            5553781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           28281459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               33835239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       5553781                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           5553781                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           33283                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 33283                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           33283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           5553781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          28281459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              33868522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        15.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2503.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     12745.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000000579000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                37918                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        15249                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          15                       # Number of write requests accepted
system.mem_ctrl.readBursts                      15249                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        15                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                970                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1212                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1081                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                865                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1013                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1167                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                921                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1230                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                848                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                836                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               772                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               998                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               775                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               886                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               861                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               813                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        4.88                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     145798750                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    76240000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                431698750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9561.83                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28311.83                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     10095                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  66.21                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                  0.00                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  15249                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    15                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    15245                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         5152                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     189.403727                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    145.853151                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    142.220781                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::64-127         1673     32.47%     32.47% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-191         1389     26.96%     59.43% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::192-255          713     13.84%     73.27% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-319          199      3.86%     77.14% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::320-383          151      2.93%     80.07% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-447          359      6.97%     87.03% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::448-511          448      8.70%     95.73% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-575          185      3.59%     99.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::576-639           16      0.31%     99.63% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-703           17      0.33%     99.96% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::704-767            2      0.04%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          5152                       # Bytes accessed per row activation
system.mem_ctrl.bytesReadDRAM                  975872                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                       64                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   975936                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                   960                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         33.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      33.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.26                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.26                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    28842089000                       # Total gap between requests
system.mem_ctrl.avgGap                     1889549.86                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       160192                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       815680                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 5553780.860992739908                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 28279239.741651006043                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2503                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        12746                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           15                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     79250500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    352448250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     31662.21                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     27651.68                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     66.14                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              16364880                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               8694345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             48473460                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy                   0                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      2276626560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        5313873450                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        6601168800                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         14265201495                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         494.567788                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  17113282500                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF    963040000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT  10767451500                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              20427540                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy              10857495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             60397260                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy                   0                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      2276626560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        6039924630                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        5989757280                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         14397990765                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         499.171529                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  15517405750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF    963040000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT  12363328250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  28843774000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           21655                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            8948                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               30603                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          21655                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           8948                       # number of overall hits
system.l2cache.overall_hits::total              30603                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          3545                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         21942                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             25487                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         3545                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        21942                       # number of overall misses
system.l2cache.overall_misses::total            25487                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst   1948260000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data  10333175000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  12281435000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst   1948260000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data  10333175000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  12281435000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        25200                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        30890                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           56090                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        25200                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        30890                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          56090                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.140675                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.710327                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.454395                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.140675                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.710327                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.454395                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 549579.689704                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 470931.318932                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 481870.561463                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 549579.689704                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 470931.318932                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 481870.561463                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks           4892                       # number of writebacks
system.l2cache.writebacks::total                 4892                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         3545                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        21942                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        25487                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         3545                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        21942                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        25487                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst   1877360000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   9894335000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  11771695000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst   1877360000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   9894335000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  11771695000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.140675                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.710327                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.454395                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.140675                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.710327                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.454395                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 529579.689704                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 450931.318932                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 461870.561463                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 529579.689704                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 450931.318932                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 461870.561463                       # average overall mshr miss latency
system.l2cache.replacements                     22451                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        10363                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        10363                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        10363                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        10363                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks         2468                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total         2468                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data           43                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total              43                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_misses::.cpu.data           11                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total            11                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_miss_latency::.cpu.data       736000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total       736000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_accesses::.cpu.data           54                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total           54                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_miss_rate::.cpu.data     0.203704                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.203704                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_miss_latency::.cpu.data 66909.090909                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 66909.090909                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_mshr_misses::.cpu.data           11                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total           11                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu.data       792000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total       792000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu.data     0.203704                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.203704                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu.data        72000                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total        72000                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data         1439                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             1439                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         4892                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           4892                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   3525304000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   3525304000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         6331                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         6331                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.772706                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.772706                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 720626.328700                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 720626.328700                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         4892                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         4892                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   3427464000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   3427464000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.772706                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.772706                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 700626.328700                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 700626.328700                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        21655                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         7509                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        29164                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         3545                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data        17050                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        20595                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst   1948260000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data   6807871000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   8756131000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        25200                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        24559                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        49759                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.140675                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.694247                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.413895                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 549579.689704                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 399288.621701                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 425158.096625                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         3545                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data        17050                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        20595                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst   1877360000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data   6466871000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   8344231000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.140675                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.694247                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.413895                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 529579.689704                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 379288.621701                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 405158.096625                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  28843774000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3381.069388                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 108742                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                26546                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 4.096361                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               708000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    90.768181                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   428.788272                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2861.512935                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.022160                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.104685                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.698612                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.825456                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4095                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          191                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         3102                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4          775                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.999756                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               137759                       # Number of tag accesses
system.l2cache.tags.data_accesses              137759                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28843774000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l3Dram.demand_hits::.cpu.inst              834                       # number of demand (read+write) hits
system.l3Dram.demand_hits::.cpu.data             7552                       # number of demand (read+write) hits
system.l3Dram.demand_hits::total                 8386                       # number of demand (read+write) hits
system.l3Dram.overall_hits::.cpu.inst             834                       # number of overall hits
system.l3Dram.overall_hits::.cpu.data            7552                       # number of overall hits
system.l3Dram.overall_hits::total                8386                       # number of overall hits
system.l3Dram.demand_misses::.cpu.inst           2711                       # number of demand (read+write) misses
system.l3Dram.demand_misses::.cpu.data          14390                       # number of demand (read+write) misses
system.l3Dram.demand_misses::total              17101                       # number of demand (read+write) misses
system.l3Dram.overall_misses::.cpu.inst          2711                       # number of overall misses
system.l3Dram.overall_misses::.cpu.data         14390                       # number of overall misses
system.l3Dram.overall_misses::total             17101                       # number of overall misses
system.l3Dram.demand_miss_latency::.cpu.inst   1760381000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::.cpu.data   9048401000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::total  10808782000                       # number of demand (read+write) miss cycles
system.l3Dram.overall_miss_latency::.cpu.inst   1760381000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::.cpu.data   9048401000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::total  10808782000                       # number of overall miss cycles
system.l3Dram.demand_accesses::.cpu.inst         3545                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::.cpu.data        21942                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::total            25487                       # number of demand (read+write) accesses
system.l3Dram.overall_accesses::.cpu.inst         3545                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::.cpu.data        21942                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::total           25487                       # number of overall (read+write) accesses
system.l3Dram.demand_miss_rate::.cpu.inst     0.764739                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::.cpu.data     0.655820                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::total        0.670970                       # miss rate for demand accesses
system.l3Dram.overall_miss_rate::.cpu.inst     0.764739                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::.cpu.data     0.655820                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::total       0.670970                       # miss rate for overall accesses
system.l3Dram.demand_avg_miss_latency::.cpu.inst 649347.473257                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::.cpu.data 628797.845726                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::total 632055.552307                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.inst 649347.473257                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.data 628797.845726                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::total 632055.552307                       # average overall miss latency
system.l3Dram.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.l3Dram.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3Dram.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.l3Dram.blocked::no_targets                   0                       # number of cycles access was blocked
system.l3Dram.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3Dram.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3Dram.writebacks::.writebacks            2474                       # number of writebacks
system.l3Dram.writebacks::total                  2474                       # number of writebacks
system.l3Dram.demand_mshr_misses::.cpu.inst         2711                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::.cpu.data        14390                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::total         17101                       # number of demand (read+write) MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.inst         2711                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.data        14390                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::total        17101                       # number of overall MSHR misses
system.l3Dram.demand_mshr_miss_latency::.cpu.inst   1622120000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::.cpu.data   8314511000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::total   9936631000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.inst   1622120000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.data   8314511000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::total   9936631000                       # number of overall MSHR miss cycles
system.l3Dram.demand_mshr_miss_rate::.cpu.inst     0.764739                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::.cpu.data     0.655820                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::total     0.670970                       # mshr miss rate for demand accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.inst     0.764739                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.data     0.655820                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::total     0.670970                       # mshr miss rate for overall accesses
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.inst 598347.473257                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.data 577797.845726                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::total 581055.552307                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.inst 598347.473257                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.data 577797.845726                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::total 581055.552307                       # average overall mshr miss latency
system.l3Dram.replacements                      11868                       # number of replacements
system.l3Dram.WritebackDirty_hits::.writebacks         4892                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_hits::total         4892                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_accesses::.writebacks         4892                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.WritebackDirty_accesses::total         4892                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.CleanEvict_mshr_misses::.writebacks         3971                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_misses::total         3971                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.UpgradeReq_hits::.cpu.data           11                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_hits::total               11                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_accesses::.cpu.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_accesses::total           11                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.ReadExReq_hits::.cpu.data            22                       # number of ReadExReq hits
system.l3Dram.ReadExReq_hits::total                22                       # number of ReadExReq hits
system.l3Dram.ReadExReq_misses::.cpu.data         4870                       # number of ReadExReq misses
system.l3Dram.ReadExReq_misses::total            4870                       # number of ReadExReq misses
system.l3Dram.ReadExReq_miss_latency::.cpu.data   3323610000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_miss_latency::total   3323610000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_accesses::.cpu.data         4892                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_accesses::total          4892                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_miss_rate::.cpu.data     0.995503                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_miss_rate::total     0.995503                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_miss_latency::.cpu.data 682466.119097                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_avg_miss_latency::total 682466.119097                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_mshr_misses::.cpu.data         4870                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_misses::total         4870                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_miss_latency::.cpu.data   3075240000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_latency::total   3075240000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_rate::.cpu.data     0.995503                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_mshr_miss_rate::total     0.995503                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_mshr_miss_latency::.cpu.data 631466.119097                       # average ReadExReq mshr miss latency
system.l3Dram.ReadExReq_avg_mshr_miss_latency::total 631466.119097                       # average ReadExReq mshr miss latency
system.l3Dram.ReadSharedReq_hits::.cpu.inst          834                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::.cpu.data         7530                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::total          8364                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_misses::.cpu.inst         2711                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::.cpu.data         9520                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::total        12231                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_miss_latency::.cpu.inst   1760381000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::.cpu.data   5724791000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::total   7485172000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_accesses::.cpu.inst         3545                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::.cpu.data        17050                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::total        20595                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_miss_rate::.cpu.inst     0.764739                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::.cpu.data     0.558358                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::total     0.593882                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.inst 649347.473257                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.data 601343.592437                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::total 611983.648107                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.inst         2711                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.data         9520                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::total        12231                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.inst   1622120000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.data   5239271000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::total   6861391000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.764739                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.data     0.558358                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::total     0.593882                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 598347.473257                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 550343.592437                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::total 560983.648107                       # average ReadSharedReq mshr miss latency
system.l3Dram.power_state.pwrStateResidencyTicks::UNDEFINED  28843774000                       # Cumulative time (in ticks) in various power states
system.l3Dram.tags.tagsinuse              5282.587139                       # Cycle average of tags in use
system.l3Dram.tags.total_refs                   42550                       # Total number of references to valid blocks.
system.l3Dram.tags.sampled_refs                 19500                       # Sample count of references to valid blocks.
system.l3Dram.tags.avg_refs                  2.182051                       # Average number of references to valid blocks.
system.l3Dram.tags.warmup_cycle                657000                       # Cycle when the warmup percentage was hit.
system.l3Dram.tags.occ_blocks::.writebacks   673.820202                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.inst   822.518234                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.data  3786.248703                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_percent::.writebacks     0.082253                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.inst     0.100405                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.data     0.462189                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::total        0.644847                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_task_id_blocks::1024         7632                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::2          104                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::3         2508                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::4         5006                       # Occupied blocks per task id
system.l3Dram.tags.occ_task_id_percent::1024     0.931641                       # Percentage of cache occupancy per task id
system.l3Dram.tags.tag_accesses                 66021                       # Number of tag accesses
system.l3Dram.tags.data_accesses                66021                       # Number of data accesses
system.l3Dram.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28843774000                       # Cumulative time (in ticks) in various power states
system.dcache.demand_hits::.cpu.data          1401085                       # number of demand (read+write) hits
system.dcache.demand_hits::total              1401085                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         1401085                       # number of overall hits
system.dcache.overall_hits::total             1401085                       # number of overall hits
system.dcache.demand_misses::.cpu.data          30944                       # number of demand (read+write) misses
system.dcache.demand_misses::total              30944                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data         30944                       # number of overall misses
system.dcache.overall_misses::total             30944                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data  10684300000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total  10684300000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data  10684300000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total  10684300000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      1432029                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          1432029                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      1432029                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         1432029                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.021609                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.021609                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.021609                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.021609                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 345278.567735                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 345278.567735                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 345278.567735                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 345278.567735                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           10363                       # number of writebacks
system.dcache.writebacks::total                 10363                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data        30944                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total         30944                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data        30944                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total        30944                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data  10622412000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total  10622412000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data  10622412000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total  10622412000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.021609                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.021609                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.021609                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.021609                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 343278.567735                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 343278.567735                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 343278.567735                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 343278.567735                       # average overall mshr miss latency
system.dcache.replacements                      30378                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data          896223                       # number of ReadReq hits
system.dcache.ReadReq_hits::total              896223                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data         24559                       # number of ReadReq misses
system.dcache.ReadReq_misses::total             24559                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   7090822000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   7090822000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data       920782                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total          920782                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.026672                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.026672                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 288726.006759                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 288726.006759                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data        24559                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total        24559                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   7041704000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   7041704000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.026672                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.026672                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 286726.006759                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 286726.006759                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data         504862                       # number of WriteReq hits
system.dcache.WriteReq_hits::total             504862                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         6385                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             6385                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data   3593478000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total   3593478000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data       511247                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total         511247                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.012489                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.012489                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data       562800                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total       562800                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         6385                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         6385                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data   3580708000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total   3580708000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012489                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.012489                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data       560800                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total       560800                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  28843774000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               496.933698                       # Cycle average of tags in use
system.dcache.tags.total_refs                 1432029                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                 30890                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 46.358983                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle               1464000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   496.933698                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.970574                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.970574                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1           84                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          420                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               1462919                       # Number of tag accesses
system.dcache.tags.data_accesses              1462919                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28843774000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.demand_hits::.cpu.inst          208                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::.cpu.data         1644                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::total           1852                       # number of demand (read+write) hits
system.DynamicCache.overall_hits::.cpu.inst          208                       # number of overall hits
system.DynamicCache.overall_hits::.cpu.data         1644                       # number of overall hits
system.DynamicCache.overall_hits::total          1852                       # number of overall hits
system.DynamicCache.demand_misses::.cpu.inst         2503                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::.cpu.data        12746                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::total        15249                       # number of demand (read+write) misses
system.DynamicCache.overall_misses::.cpu.inst         2503                       # number of overall misses
system.DynamicCache.overall_misses::.cpu.data        12746                       # number of overall misses
system.DynamicCache.overall_misses::total        15249                       # number of overall misses
system.DynamicCache.demand_miss_latency::.cpu.inst   1456819000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::.cpu.data   7366901000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::total   8823720000                       # number of demand (read+write) miss cycles
system.DynamicCache.overall_miss_latency::.cpu.inst   1456819000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::.cpu.data   7366901000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::total   8823720000                       # number of overall miss cycles
system.DynamicCache.demand_accesses::.cpu.inst         2711                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::.cpu.data        14390                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::total        17101                       # number of demand (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.inst         2711                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.data        14390                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::total        17101                       # number of overall (read+write) accesses
system.DynamicCache.demand_miss_rate::.cpu.inst     0.923276                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::.cpu.data     0.885754                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::total     0.891702                       # miss rate for demand accesses
system.DynamicCache.overall_miss_rate::.cpu.inst     0.923276                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::.cpu.data     0.885754                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::total     0.891702                       # miss rate for overall accesses
system.DynamicCache.demand_avg_miss_latency::.cpu.inst 582029.165002                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::.cpu.data 577977.483132                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::total 578642.533937                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.inst 582029.165002                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.data 577977.483132                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::total 578642.533937                       # average overall miss latency
system.DynamicCache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.DynamicCache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_targets             0                       # number of cycles access was blocked
system.DynamicCache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.DynamicCache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.DynamicCache.writebacks::.writebacks           15                       # number of writebacks
system.DynamicCache.writebacks::total              15                       # number of writebacks
system.DynamicCache.demand_mshr_misses::.cpu.inst         2503                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::.cpu.data        12746                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::total        15249                       # number of demand (read+write) MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.inst         2503                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.data        12746                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::total        15249                       # number of overall MSHR misses
system.DynamicCache.demand_mshr_miss_latency::.cpu.inst   1131429000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::.cpu.data   5709921000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::total   6841350000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.inst   1131429000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.data   5709921000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::total   6841350000                       # number of overall MSHR miss cycles
system.DynamicCache.demand_mshr_miss_rate::.cpu.inst     0.923276                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::.cpu.data     0.885754                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::total     0.891702                       # mshr miss rate for demand accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.inst     0.923276                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.data     0.885754                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::total     0.891702                       # mshr miss rate for overall accesses
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.inst 452029.165002                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.data 447977.483132                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::total 448642.533937                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.inst 452029.165002                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.data 447977.483132                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::total 448642.533937                       # average overall mshr miss latency
system.DynamicCache.replacements                 3402                       # number of replacements
system.DynamicCache.WritebackDirty_hits::.writebacks         2474                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_hits::total         2474                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_accesses::.writebacks         2474                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.WritebackDirty_accesses::total         2474                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.CleanEvict_mshr_misses::.writebacks         1032                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_misses::total         1032                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.ReadExReq_hits::.cpu.data            4                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_hits::total            4                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_misses::.cpu.data         4866                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_misses::total         4866                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_miss_latency::.cpu.data   2826350000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_miss_latency::total   2826350000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_accesses::.cpu.data         4870                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_accesses::total         4870                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_miss_rate::.cpu.data     0.999179                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_miss_rate::total     0.999179                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_miss_latency::.cpu.data 580836.415947                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_avg_miss_latency::total 580836.415947                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_mshr_misses::.cpu.data         4866                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_misses::total         4866                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_miss_latency::.cpu.data   2193770000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_latency::total   2193770000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_rate::.cpu.data     0.999179                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_mshr_miss_rate::total     0.999179                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::.cpu.data 450836.415947                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::total 450836.415947                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadSharedReq_hits::.cpu.inst          208                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::.cpu.data         1640                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::total         1848                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_misses::.cpu.inst         2503                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::.cpu.data         7880                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::total        10383                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.inst   1456819000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.data   4540551000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::total   5997370000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_accesses::.cpu.inst         2711                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::.cpu.data         9520                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::total        12231                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.inst     0.923276                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.data     0.827731                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::total     0.848909                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.inst 582029.165002                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.data 576212.055838                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::total 577614.369643                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.inst         2503                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.data         7880                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::total        10383                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.inst   1131429000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.data   3516151000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::total   4647580000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.923276                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.827731                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::total     0.848909                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 452029.165002                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 446212.055838                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::total 447614.369643                       # average ReadSharedReq mshr miss latency
system.DynamicCache.power_state.pwrStateResidencyTicks::UNDEFINED  28843774000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.tags.tagsinuse        7793.589977                       # Cycle average of tags in use
system.DynamicCache.tags.total_refs             24611                       # Total number of references to valid blocks.
system.DynamicCache.tags.sampled_refs           16107                       # Sample count of references to valid blocks.
system.DynamicCache.tags.avg_refs            1.527969                       # Average number of references to valid blocks.
system.DynamicCache.tags.warmup_cycle          527000                       # Cycle when the warmup percentage was hit.
system.DynamicCache.tags.occ_blocks::.writebacks   375.589818                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.inst  1573.927701                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.data  5844.072458                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_percent::.writebacks     0.045848                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.inst     0.192130                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.data     0.713388                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::total     0.951366                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_task_id_blocks::1024        12705                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::3         2458                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::4        10152                       # Occupied blocks per task id
system.DynamicCache.tags.occ_task_id_percent::1024     1.550903                       # Percentage of cache occupancy per task id
system.DynamicCache.tags.tag_accesses           41750                       # Number of tag accesses
system.DynamicCache.tags.data_accesses          41750                       # Number of data accesses
system.DynamicCache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28843774000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp               49759                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         17744                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             75047                       # Transaction distribution
system.l2bar.trans_dist::UpgradeReq                54                       # Transaction distribution
system.l2bar.trans_dist::UpgradeResp               54                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               6331                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              6331                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq          49759                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side        92266                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        75092                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  167358                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      2640192                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      1612800                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                  4252992                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.snoops                             37721                       # Total snoops (count)
system.l2bar.snoopTraffic                      472384                       # Total snoop traffic (bytes)
system.l2bar.snoop_fanout::samples              93865                       # Request fanout histogram
system.l2bar.snoop_fanout::mean              0.082320                       # Request fanout histogram
system.l2bar.snoop_fanout::stdev             0.274854                       # Request fanout histogram
system.l2bar.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bar.snoop_fanout::0                    86138     91.77%     91.77% # Request fanout histogram
system.l2bar.snoop_fanout::1                     7727      8.23%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bar.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bar.snoop_fanout::total                93865                       # Request fanout histogram
system.l2bar.reqLayer0.occupancy            131940000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.5                       # Layer utilization (%)
system.l2bar.respLayer1.occupancy            75600000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.3                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy            92724000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  28843774000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28843774000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28843774000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  28843774000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
