Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Oct 28 01:49:19 2023
| Host         : LAPTOP-FQ5SKUKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab5_timing_summary_routed.rpt -pb Lab5_timing_summary_routed.pb -rpx Lab5_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab5
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: sev_seg/clk_divider_reg[15]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.657     -273.341                     79                 2089        0.100        0.000                      0                 2089        4.500        0.000                       0                   742  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -10.657     -273.341                     79                 1372        0.100        0.000                      0                 1372        4.500        0.000                       0                   742  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.390        0.000                      0                  717        0.358        0.000                      0                  717  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           79  Failing Endpoints,  Worst Slack      -10.657ns,  Total Violation     -273.341ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.657ns  (required time - arrival time)
  Source:                 item_price_reg[3]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.638ns  (logic 11.072ns (53.650%)  route 9.566ns (46.350%))
  Logic Levels:           37  (CARRY4=23 LUT3=5 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.554     5.075    clk_IBUF_BUFG
    SLICE_X41Y30         FDPE                                         r  item_price_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDPE (Prop_fdpe_C_Q)         0.456     5.531 f  item_price_reg[3]_replica/Q
                         net (fo=10, routed)          0.864     6.396    item_price__0[3]_repN
    SLICE_X41Y31         LUT6 (Prop_lut6_I0_O)        0.124     6.520 r  item_num[3]_i_63/O
                         net (fo=13, routed)          0.360     6.880    item_num[3]_i_63_n_0
    SLICE_X42Y31         LUT4 (Prop_lut4_I1_O)        0.124     7.004 r  item_num[3]_i_55/O
                         net (fo=4, routed)           0.422     7.425    item_num[3]_i_55_n_0
    SLICE_X40Y31         LUT4 (Prop_lut4_I0_O)        0.124     7.549 r  item_num[3]_i_61/O
                         net (fo=1, routed)           0.000     7.549    item_num[3]_i_61_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.099 r  item_num_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.099    item_num_reg[3]_i_37_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.213 r  item_num_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000     8.213    item_num_reg[3]_i_34_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.484 r  item_num_reg[3]_i_33/CO[0]
                         net (fo=11, routed)          0.647     9.131    item_num_reg[3]_i_33_n_3
    SLICE_X38Y32         LUT3 (Prop_lut3_I0_O)        0.373     9.504 r  item_num[3]_i_44/O
                         net (fo=1, routed)           0.000     9.504    item_num[3]_i_44_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.037 r  item_num_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.037    item_num_reg[3]_i_22_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.154 r  item_num_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.154    item_num_reg[3]_i_19_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.311 r  item_num_reg[3]_i_18/CO[1]
                         net (fo=11, routed)          0.535    10.846    item_num_reg[3]_i_18_n_2
    SLICE_X37Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.634 r  item_num_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.634    item_num_reg[3]_i_13_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.748 r  item_num_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.748    item_num_reg[3]_i_9_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.905 r  item_num_reg[3]_i_8/CO[1]
                         net (fo=11, routed)          0.570    12.475    item_num_reg[3]_i_8_n_2
    SLICE_X38Y35         LUT3 (Prop_lut3_I0_O)        0.329    12.804 r  item_num[3]_i_29/O
                         net (fo=1, routed)           0.000    12.804    item_num[3]_i_29_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.337 r  item_num_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.337    item_num_reg[3]_i_12_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.454 r  item_num_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.454    item_num_reg[3]_i_7_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.611 r  item_num_reg[3]_i_6/CO[1]
                         net (fo=23, routed)          0.764    14.374    p_1_in[3]
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.332    14.706 r  item_num[2]_i_17/O
                         net (fo=1, routed)           0.000    14.706    item_num[2]_i_17_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.256 r  item_num_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.256    item_num_reg[2]_i_10_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.370 r  item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.370    item_num_reg[2]_i_7_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.527 r  item_num_reg[2]_i_4/CO[1]
                         net (fo=21, routed)          0.736    16.264    p_1_in[2]
    SLICE_X41Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    17.049 r  item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.049    item_num_reg[1]_i_7_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.163 r  item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.163    item_num_reg[1]_i_4_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.320 r  item_num_reg[1]_i_2/CO[1]
                         net (fo=29, routed)          0.596    17.915    p_1_in[1]
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.329    18.244 r  item_num[0]_i_12/O
                         net (fo=1, routed)           0.000    18.244    item_num[0]_i_12_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.794 r  item_num_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.794    item_num_reg[0]_i_5_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.908 r  item_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.908    item_num_reg[0]_i_3_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.179 f  item_num_reg[0]_i_2/CO[0]
                         net (fo=15, routed)          0.423    19.602    p_1_in[0]
    SLICE_X42Y38         LUT5 (Prop_lut5_I2_O)        0.373    19.975 r  item_num[2]_i_3_comp_2/O
                         net (fo=14, routed)          0.358    20.333    item_num[2]_i_3_n_0
    SLICE_X43Y38         LUT3 (Prop_lut3_I1_O)        0.124    20.457 r  get_item_num[0]_i_1/O
                         net (fo=8, routed)           0.344    20.801    B[0]
    SLICE_X41Y38         LUT5 (Prop_lut5_I3_O)        0.124    20.925 r  pay_10[3]_i_5/O
                         net (fo=1, routed)           0.644    21.569    pay_10[3]_i_5_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    21.976 r  pay_10_reg[3]_i_2/O[1]
                         net (fo=10, routed)          0.870    22.845    pay_10_reg[3]_i_2_n_6
    SLICE_X36Y38         LUT6 (Prop_lut6_I1_O)        0.303    23.148 r  money_10[1]_i_3/O
                         net (fo=8, routed)           0.637    23.786    money_10[1]_i_3_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I1_O)        0.124    23.910 r  pay_1[3]_i_6/O
                         net (fo=1, routed)           0.000    23.910    pay_1[3]_i_6_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.490 f  pay_1_reg[3]_i_2/O[2]
                         net (fo=3, routed)           0.497    24.987    money_110_out[2]
    SLICE_X39Y39         LUT6 (Prop_lut6_I0_O)        0.302    25.289 r  money_1[3]_i_3/O
                         net (fo=1, routed)           0.300    25.589    key_de/money_1_reg[3]_2
    SLICE_X41Y39         LUT6 (Prop_lut6_I0_O)        0.124    25.713 r  key_de/money_1[3]_i_2/O
                         net (fo=1, routed)           0.000    25.713    key_de_n_14
    SLICE_X41Y39         FDCE                                         r  money_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.445    14.786    clk_IBUF_BUFG
    SLICE_X41Y39         FDCE                                         r  money_1_reg[3]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X41Y39         FDCE (Setup_fdce_C_D)        0.031    15.056    money_1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -25.713    
  -------------------------------------------------------------------
                         slack                                -10.657    

Slack (VIOLATED) :        -10.396ns  (required time - arrival time)
  Source:                 item_price_reg[3]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.090ns  (logic 10.572ns (52.622%)  route 9.518ns (47.378%))
  Logic Levels:           34  (CARRY4=23 LUT3=4 LUT4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.554     5.075    clk_IBUF_BUFG
    SLICE_X41Y30         FDPE                                         r  item_price_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDPE (Prop_fdpe_C_Q)         0.456     5.531 f  item_price_reg[3]_replica/Q
                         net (fo=10, routed)          0.864     6.396    item_price__0[3]_repN
    SLICE_X41Y31         LUT6 (Prop_lut6_I0_O)        0.124     6.520 r  item_num[3]_i_63/O
                         net (fo=13, routed)          0.360     6.880    item_num[3]_i_63_n_0
    SLICE_X42Y31         LUT4 (Prop_lut4_I1_O)        0.124     7.004 r  item_num[3]_i_55/O
                         net (fo=4, routed)           0.422     7.425    item_num[3]_i_55_n_0
    SLICE_X40Y31         LUT4 (Prop_lut4_I0_O)        0.124     7.549 r  item_num[3]_i_61/O
                         net (fo=1, routed)           0.000     7.549    item_num[3]_i_61_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.099 r  item_num_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.099    item_num_reg[3]_i_37_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.213 r  item_num_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000     8.213    item_num_reg[3]_i_34_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.484 r  item_num_reg[3]_i_33/CO[0]
                         net (fo=11, routed)          0.647     9.131    item_num_reg[3]_i_33_n_3
    SLICE_X38Y32         LUT3 (Prop_lut3_I0_O)        0.373     9.504 r  item_num[3]_i_44/O
                         net (fo=1, routed)           0.000     9.504    item_num[3]_i_44_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.037 r  item_num_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.037    item_num_reg[3]_i_22_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.154 r  item_num_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.154    item_num_reg[3]_i_19_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.311 r  item_num_reg[3]_i_18/CO[1]
                         net (fo=11, routed)          0.535    10.846    item_num_reg[3]_i_18_n_2
    SLICE_X37Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.634 r  item_num_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.634    item_num_reg[3]_i_13_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.748 r  item_num_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.748    item_num_reg[3]_i_9_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.905 r  item_num_reg[3]_i_8/CO[1]
                         net (fo=11, routed)          0.570    12.475    item_num_reg[3]_i_8_n_2
    SLICE_X38Y35         LUT3 (Prop_lut3_I0_O)        0.329    12.804 r  item_num[3]_i_29/O
                         net (fo=1, routed)           0.000    12.804    item_num[3]_i_29_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.337 r  item_num_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.337    item_num_reg[3]_i_12_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.454 r  item_num_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.454    item_num_reg[3]_i_7_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.611 r  item_num_reg[3]_i_6/CO[1]
                         net (fo=23, routed)          0.764    14.374    p_1_in[3]
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.332    14.706 r  item_num[2]_i_17/O
                         net (fo=1, routed)           0.000    14.706    item_num[2]_i_17_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.256 r  item_num_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.256    item_num_reg[2]_i_10_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.370 r  item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.370    item_num_reg[2]_i_7_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.527 r  item_num_reg[2]_i_4/CO[1]
                         net (fo=21, routed)          0.736    16.264    p_1_in[2]
    SLICE_X41Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    17.049 r  item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.049    item_num_reg[1]_i_7_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.163 r  item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.163    item_num_reg[1]_i_4_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.320 r  item_num_reg[1]_i_2/CO[1]
                         net (fo=29, routed)          0.596    17.915    p_1_in[1]
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.329    18.244 r  item_num[0]_i_12/O
                         net (fo=1, routed)           0.000    18.244    item_num[0]_i_12_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.794 r  item_num_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.794    item_num_reg[0]_i_5_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.908 r  item_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.908    item_num_reg[0]_i_3_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.179 f  item_num_reg[0]_i_2/CO[0]
                         net (fo=15, routed)          0.423    19.602    p_1_in[0]
    SLICE_X42Y38         LUT5 (Prop_lut5_I2_O)        0.373    19.975 r  item_num[2]_i_3_comp_2/O
                         net (fo=14, routed)          0.643    20.618    item_num[2]_i_3_n_0
    SLICE_X39Y37         LUT4 (Prop_lut4_I1_O)        0.124    20.742 r  pay_1[3]_i_9/O
                         net (fo=1, routed)           0.323    21.064    pay_1[3]_i_9_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    21.660 f  pay_1_reg[3]_i_3/O[3]
                         net (fo=15, routed)          0.959    22.619    pay_1_reg[3]_i_3_n_4
    SLICE_X37Y33         LUT5 (Prop_lut5_I0_O)        0.306    22.925 r  money[7]_i_9/O
                         net (fo=4, routed)           0.664    23.589    money[7]_i_9_n_0
    SLICE_X39Y32         LUT4 (Prop_lut4_I1_O)        0.124    23.713 r  money[7]_i_2/O
                         net (fo=2, routed)           0.529    24.242    key_de/money_reg[7][2]
    SLICE_X39Y31         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    24.680 r  key_de/money_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.486    25.166    key_de_n_2
    SLICE_X43Y32         FDCE                                         r  money_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.439    14.780    clk_IBUF_BUFG
    SLICE_X43Y32         FDCE                                         r  money_reg[7]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X43Y32         FDCE (Setup_fdce_C_D)       -0.249    14.770    money_reg[7]
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                         -25.166    
  -------------------------------------------------------------------
                         slack                                -10.396    

Slack (VIOLATED) :        -10.237ns  (required time - arrival time)
  Source:                 item_price_reg[3]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.250ns  (logic 10.720ns (52.939%)  route 9.530ns (47.061%))
  Logic Levels:           37  (CARRY4=23 LUT3=5 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.554     5.075    clk_IBUF_BUFG
    SLICE_X41Y30         FDPE                                         r  item_price_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDPE (Prop_fdpe_C_Q)         0.456     5.531 f  item_price_reg[3]_replica/Q
                         net (fo=10, routed)          0.864     6.396    item_price__0[3]_repN
    SLICE_X41Y31         LUT6 (Prop_lut6_I0_O)        0.124     6.520 r  item_num[3]_i_63/O
                         net (fo=13, routed)          0.360     6.880    item_num[3]_i_63_n_0
    SLICE_X42Y31         LUT4 (Prop_lut4_I1_O)        0.124     7.004 r  item_num[3]_i_55/O
                         net (fo=4, routed)           0.422     7.425    item_num[3]_i_55_n_0
    SLICE_X40Y31         LUT4 (Prop_lut4_I0_O)        0.124     7.549 r  item_num[3]_i_61/O
                         net (fo=1, routed)           0.000     7.549    item_num[3]_i_61_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.099 r  item_num_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.099    item_num_reg[3]_i_37_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.213 r  item_num_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000     8.213    item_num_reg[3]_i_34_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.484 r  item_num_reg[3]_i_33/CO[0]
                         net (fo=11, routed)          0.647     9.131    item_num_reg[3]_i_33_n_3
    SLICE_X38Y32         LUT3 (Prop_lut3_I0_O)        0.373     9.504 r  item_num[3]_i_44/O
                         net (fo=1, routed)           0.000     9.504    item_num[3]_i_44_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.037 r  item_num_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.037    item_num_reg[3]_i_22_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.154 r  item_num_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.154    item_num_reg[3]_i_19_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.311 r  item_num_reg[3]_i_18/CO[1]
                         net (fo=11, routed)          0.535    10.846    item_num_reg[3]_i_18_n_2
    SLICE_X37Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.634 r  item_num_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.634    item_num_reg[3]_i_13_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.748 r  item_num_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.748    item_num_reg[3]_i_9_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.905 r  item_num_reg[3]_i_8/CO[1]
                         net (fo=11, routed)          0.570    12.475    item_num_reg[3]_i_8_n_2
    SLICE_X38Y35         LUT3 (Prop_lut3_I0_O)        0.329    12.804 r  item_num[3]_i_29/O
                         net (fo=1, routed)           0.000    12.804    item_num[3]_i_29_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.337 r  item_num_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.337    item_num_reg[3]_i_12_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.454 r  item_num_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.454    item_num_reg[3]_i_7_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.611 r  item_num_reg[3]_i_6/CO[1]
                         net (fo=23, routed)          0.764    14.374    p_1_in[3]
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.332    14.706 r  item_num[2]_i_17/O
                         net (fo=1, routed)           0.000    14.706    item_num[2]_i_17_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.256 r  item_num_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.256    item_num_reg[2]_i_10_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.370 r  item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.370    item_num_reg[2]_i_7_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.527 r  item_num_reg[2]_i_4/CO[1]
                         net (fo=21, routed)          0.736    16.264    p_1_in[2]
    SLICE_X41Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    17.049 r  item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.049    item_num_reg[1]_i_7_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.163 r  item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.163    item_num_reg[1]_i_4_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.320 r  item_num_reg[1]_i_2/CO[1]
                         net (fo=29, routed)          0.596    17.915    p_1_in[1]
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.329    18.244 r  item_num[0]_i_12/O
                         net (fo=1, routed)           0.000    18.244    item_num[0]_i_12_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.794 r  item_num_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.794    item_num_reg[0]_i_5_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.908 r  item_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.908    item_num_reg[0]_i_3_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.179 f  item_num_reg[0]_i_2/CO[0]
                         net (fo=15, routed)          0.423    19.602    p_1_in[0]
    SLICE_X42Y38         LUT5 (Prop_lut5_I2_O)        0.373    19.975 r  item_num[2]_i_3_comp_2/O
                         net (fo=14, routed)          0.358    20.333    item_num[2]_i_3_n_0
    SLICE_X43Y38         LUT3 (Prop_lut3_I1_O)        0.124    20.457 r  get_item_num[0]_i_1/O
                         net (fo=8, routed)           0.344    20.801    B[0]
    SLICE_X41Y38         LUT5 (Prop_lut5_I3_O)        0.124    20.925 r  pay_10[3]_i_5/O
                         net (fo=1, routed)           0.644    21.569    pay_10[3]_i_5_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    21.976 r  pay_10_reg[3]_i_2/O[1]
                         net (fo=10, routed)          0.870    22.845    pay_10_reg[3]_i_2_n_6
    SLICE_X36Y38         LUT6 (Prop_lut6_I1_O)        0.303    23.148 r  money_10[1]_i_3/O
                         net (fo=8, routed)           0.637    23.786    money_10[1]_i_3_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I1_O)        0.124    23.910 r  pay_1[3]_i_6/O
                         net (fo=1, routed)           0.000    23.910    pay_1[3]_i_6_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    24.137 f  pay_1_reg[3]_i_2/O[1]
                         net (fo=4, routed)           0.450    24.586    money_110_out[1]
    SLICE_X41Y39         LUT4 (Prop_lut4_I1_O)        0.303    24.889 r  money_1[2]_i_2/O
                         net (fo=1, routed)           0.312    25.201    key_de/money_1_reg[2]
    SLICE_X38Y39         LUT6 (Prop_lut6_I0_O)        0.124    25.325 r  key_de/money_1[2]_i_1/O
                         net (fo=1, routed)           0.000    25.325    key_de_n_15
    SLICE_X38Y39         FDCE                                         r  money_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.443    14.784    clk_IBUF_BUFG
    SLICE_X38Y39         FDCE                                         r  money_1_reg[2]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X38Y39         FDCE (Setup_fdce_C_D)        0.079    15.088    money_1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -25.325    
  -------------------------------------------------------------------
                         slack                                -10.237    

Slack (VIOLATED) :        -9.929ns  (required time - arrival time)
  Source:                 item_price_reg[3]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_10_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.888ns  (logic 10.314ns (51.859%)  route 9.574ns (48.141%))
  Logic Levels:           36  (CARRY4=22 LUT3=5 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.554     5.075    clk_IBUF_BUFG
    SLICE_X41Y30         FDPE                                         r  item_price_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDPE (Prop_fdpe_C_Q)         0.456     5.531 f  item_price_reg[3]_replica/Q
                         net (fo=10, routed)          0.864     6.396    item_price__0[3]_repN
    SLICE_X41Y31         LUT6 (Prop_lut6_I0_O)        0.124     6.520 r  item_num[3]_i_63/O
                         net (fo=13, routed)          0.360     6.880    item_num[3]_i_63_n_0
    SLICE_X42Y31         LUT4 (Prop_lut4_I1_O)        0.124     7.004 r  item_num[3]_i_55/O
                         net (fo=4, routed)           0.422     7.425    item_num[3]_i_55_n_0
    SLICE_X40Y31         LUT4 (Prop_lut4_I0_O)        0.124     7.549 r  item_num[3]_i_61/O
                         net (fo=1, routed)           0.000     7.549    item_num[3]_i_61_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.099 r  item_num_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.099    item_num_reg[3]_i_37_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.213 r  item_num_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000     8.213    item_num_reg[3]_i_34_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.484 r  item_num_reg[3]_i_33/CO[0]
                         net (fo=11, routed)          0.647     9.131    item_num_reg[3]_i_33_n_3
    SLICE_X38Y32         LUT3 (Prop_lut3_I0_O)        0.373     9.504 r  item_num[3]_i_44/O
                         net (fo=1, routed)           0.000     9.504    item_num[3]_i_44_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.037 r  item_num_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.037    item_num_reg[3]_i_22_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.154 r  item_num_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.154    item_num_reg[3]_i_19_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.311 r  item_num_reg[3]_i_18/CO[1]
                         net (fo=11, routed)          0.535    10.846    item_num_reg[3]_i_18_n_2
    SLICE_X37Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.634 r  item_num_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.634    item_num_reg[3]_i_13_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.748 r  item_num_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.748    item_num_reg[3]_i_9_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.905 r  item_num_reg[3]_i_8/CO[1]
                         net (fo=11, routed)          0.570    12.475    item_num_reg[3]_i_8_n_2
    SLICE_X38Y35         LUT3 (Prop_lut3_I0_O)        0.329    12.804 r  item_num[3]_i_29/O
                         net (fo=1, routed)           0.000    12.804    item_num[3]_i_29_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.337 r  item_num_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.337    item_num_reg[3]_i_12_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.454 r  item_num_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.454    item_num_reg[3]_i_7_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.611 r  item_num_reg[3]_i_6/CO[1]
                         net (fo=23, routed)          0.764    14.374    p_1_in[3]
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.332    14.706 r  item_num[2]_i_17/O
                         net (fo=1, routed)           0.000    14.706    item_num[2]_i_17_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.256 r  item_num_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.256    item_num_reg[2]_i_10_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.370 r  item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.370    item_num_reg[2]_i_7_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.527 r  item_num_reg[2]_i_4/CO[1]
                         net (fo=21, routed)          0.736    16.264    p_1_in[2]
    SLICE_X41Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    17.049 r  item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.049    item_num_reg[1]_i_7_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.163 r  item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.163    item_num_reg[1]_i_4_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.320 r  item_num_reg[1]_i_2/CO[1]
                         net (fo=29, routed)          0.596    17.915    p_1_in[1]
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.329    18.244 r  item_num[0]_i_12/O
                         net (fo=1, routed)           0.000    18.244    item_num[0]_i_12_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.794 r  item_num_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.794    item_num_reg[0]_i_5_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.908 r  item_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.908    item_num_reg[0]_i_3_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.179 f  item_num_reg[0]_i_2/CO[0]
                         net (fo=15, routed)          0.423    19.602    p_1_in[0]
    SLICE_X42Y38         LUT5 (Prop_lut5_I2_O)        0.373    19.975 r  item_num[2]_i_3_comp_2/O
                         net (fo=14, routed)          0.358    20.333    item_num[2]_i_3_n_0
    SLICE_X43Y38         LUT3 (Prop_lut3_I1_O)        0.124    20.457 r  get_item_num[0]_i_1/O
                         net (fo=8, routed)           0.344    20.801    B[0]
    SLICE_X41Y38         LUT5 (Prop_lut5_I3_O)        0.124    20.925 r  pay_10[3]_i_5/O
                         net (fo=1, routed)           0.644    21.569    pay_10[3]_i_5_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    21.976 r  pay_10_reg[3]_i_2/O[1]
                         net (fo=10, routed)          0.870    22.845    pay_10_reg[3]_i_2_n_6
    SLICE_X36Y38         LUT6 (Prop_lut6_I1_O)        0.303    23.148 r  money_10[1]_i_3/O
                         net (fo=8, routed)           0.638    23.786    money_10[1]_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I1_O)        0.124    23.910 r  money_10[1]_i_2/O
                         net (fo=4, routed)           0.644    24.554    money_10[1]_i_2_n_0
    SLICE_X36Y36         LUT4 (Prop_lut4_I3_O)        0.124    24.678 r  money_10[2]_i_2/O
                         net (fo=1, routed)           0.162    24.840    key_de/money_10_reg[2]
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.124    24.964 r  key_de/money_10[2]_i_1/O
                         net (fo=1, routed)           0.000    24.964    key_de_n_11
    SLICE_X36Y36         FDCE                                         r  money_10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X36Y36         FDCE                                         r  money_10_reg[2]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X36Y36         FDCE (Setup_fdce_C_D)        0.029    15.035    money_10_reg[2]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -24.964    
  -------------------------------------------------------------------
                         slack                                 -9.929    

Slack (VIOLATED) :        -9.883ns  (required time - arrival time)
  Source:                 item_price_reg[3]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_10_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.843ns  (logic 10.314ns (51.978%)  route 9.529ns (48.022%))
  Logic Levels:           36  (CARRY4=22 LUT3=5 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.554     5.075    clk_IBUF_BUFG
    SLICE_X41Y30         FDPE                                         r  item_price_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDPE (Prop_fdpe_C_Q)         0.456     5.531 f  item_price_reg[3]_replica/Q
                         net (fo=10, routed)          0.864     6.396    item_price__0[3]_repN
    SLICE_X41Y31         LUT6 (Prop_lut6_I0_O)        0.124     6.520 r  item_num[3]_i_63/O
                         net (fo=13, routed)          0.360     6.880    item_num[3]_i_63_n_0
    SLICE_X42Y31         LUT4 (Prop_lut4_I1_O)        0.124     7.004 r  item_num[3]_i_55/O
                         net (fo=4, routed)           0.422     7.425    item_num[3]_i_55_n_0
    SLICE_X40Y31         LUT4 (Prop_lut4_I0_O)        0.124     7.549 r  item_num[3]_i_61/O
                         net (fo=1, routed)           0.000     7.549    item_num[3]_i_61_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.099 r  item_num_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.099    item_num_reg[3]_i_37_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.213 r  item_num_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000     8.213    item_num_reg[3]_i_34_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.484 r  item_num_reg[3]_i_33/CO[0]
                         net (fo=11, routed)          0.647     9.131    item_num_reg[3]_i_33_n_3
    SLICE_X38Y32         LUT3 (Prop_lut3_I0_O)        0.373     9.504 r  item_num[3]_i_44/O
                         net (fo=1, routed)           0.000     9.504    item_num[3]_i_44_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.037 r  item_num_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.037    item_num_reg[3]_i_22_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.154 r  item_num_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.154    item_num_reg[3]_i_19_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.311 r  item_num_reg[3]_i_18/CO[1]
                         net (fo=11, routed)          0.535    10.846    item_num_reg[3]_i_18_n_2
    SLICE_X37Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.634 r  item_num_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.634    item_num_reg[3]_i_13_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.748 r  item_num_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.748    item_num_reg[3]_i_9_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.905 r  item_num_reg[3]_i_8/CO[1]
                         net (fo=11, routed)          0.570    12.475    item_num_reg[3]_i_8_n_2
    SLICE_X38Y35         LUT3 (Prop_lut3_I0_O)        0.329    12.804 r  item_num[3]_i_29/O
                         net (fo=1, routed)           0.000    12.804    item_num[3]_i_29_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.337 r  item_num_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.337    item_num_reg[3]_i_12_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.454 r  item_num_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.454    item_num_reg[3]_i_7_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.611 r  item_num_reg[3]_i_6/CO[1]
                         net (fo=23, routed)          0.764    14.374    p_1_in[3]
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.332    14.706 r  item_num[2]_i_17/O
                         net (fo=1, routed)           0.000    14.706    item_num[2]_i_17_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.256 r  item_num_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.256    item_num_reg[2]_i_10_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.370 r  item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.370    item_num_reg[2]_i_7_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.527 r  item_num_reg[2]_i_4/CO[1]
                         net (fo=21, routed)          0.736    16.264    p_1_in[2]
    SLICE_X41Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    17.049 r  item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.049    item_num_reg[1]_i_7_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.163 r  item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.163    item_num_reg[1]_i_4_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.320 r  item_num_reg[1]_i_2/CO[1]
                         net (fo=29, routed)          0.596    17.915    p_1_in[1]
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.329    18.244 r  item_num[0]_i_12/O
                         net (fo=1, routed)           0.000    18.244    item_num[0]_i_12_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.794 r  item_num_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.794    item_num_reg[0]_i_5_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.908 r  item_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.908    item_num_reg[0]_i_3_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.179 f  item_num_reg[0]_i_2/CO[0]
                         net (fo=15, routed)          0.423    19.602    p_1_in[0]
    SLICE_X42Y38         LUT5 (Prop_lut5_I2_O)        0.373    19.975 r  item_num[2]_i_3_comp_2/O
                         net (fo=14, routed)          0.358    20.333    item_num[2]_i_3_n_0
    SLICE_X43Y38         LUT3 (Prop_lut3_I1_O)        0.124    20.457 r  get_item_num[0]_i_1/O
                         net (fo=8, routed)           0.344    20.801    B[0]
    SLICE_X41Y38         LUT5 (Prop_lut5_I3_O)        0.124    20.925 r  pay_10[3]_i_5/O
                         net (fo=1, routed)           0.644    21.569    pay_10[3]_i_5_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    21.976 r  pay_10_reg[3]_i_2/O[1]
                         net (fo=10, routed)          0.870    22.845    pay_10_reg[3]_i_2_n_6
    SLICE_X36Y38         LUT6 (Prop_lut6_I1_O)        0.303    23.148 r  money_10[1]_i_3/O
                         net (fo=8, routed)           0.638    23.786    money_10[1]_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I1_O)        0.124    23.910 r  money_10[1]_i_2/O
                         net (fo=4, routed)           0.455    24.365    money_10[1]_i_2_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I3_O)        0.124    24.489 r  money_10[3]_i_2/O
                         net (fo=1, routed)           0.306    24.794    key_de/money_10_reg[3]_1
    SLICE_X36Y35         LUT5 (Prop_lut5_I0_O)        0.124    24.918 r  key_de/money_10[3]_i_1/O
                         net (fo=1, routed)           0.000    24.918    key_de_n_10
    SLICE_X36Y35         FDCE                                         r  money_10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X36Y35         FDCE                                         r  money_10_reg[3]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X36Y35         FDCE (Setup_fdce_C_D)        0.029    15.035    money_10_reg[3]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -24.918    
  -------------------------------------------------------------------
                         slack                                 -9.883    

Slack (VIOLATED) :        -9.847ns  (required time - arrival time)
  Source:                 item_price_reg[3]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.812ns  (logic 10.596ns (53.484%)  route 9.216ns (46.516%))
  Logic Levels:           36  (CARRY4=23 LUT3=5 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.554     5.075    clk_IBUF_BUFG
    SLICE_X41Y30         FDPE                                         r  item_price_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDPE (Prop_fdpe_C_Q)         0.456     5.531 f  item_price_reg[3]_replica/Q
                         net (fo=10, routed)          0.864     6.396    item_price__0[3]_repN
    SLICE_X41Y31         LUT6 (Prop_lut6_I0_O)        0.124     6.520 r  item_num[3]_i_63/O
                         net (fo=13, routed)          0.360     6.880    item_num[3]_i_63_n_0
    SLICE_X42Y31         LUT4 (Prop_lut4_I1_O)        0.124     7.004 r  item_num[3]_i_55/O
                         net (fo=4, routed)           0.422     7.425    item_num[3]_i_55_n_0
    SLICE_X40Y31         LUT4 (Prop_lut4_I0_O)        0.124     7.549 r  item_num[3]_i_61/O
                         net (fo=1, routed)           0.000     7.549    item_num[3]_i_61_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.099 r  item_num_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.099    item_num_reg[3]_i_37_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.213 r  item_num_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000     8.213    item_num_reg[3]_i_34_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.484 r  item_num_reg[3]_i_33/CO[0]
                         net (fo=11, routed)          0.647     9.131    item_num_reg[3]_i_33_n_3
    SLICE_X38Y32         LUT3 (Prop_lut3_I0_O)        0.373     9.504 r  item_num[3]_i_44/O
                         net (fo=1, routed)           0.000     9.504    item_num[3]_i_44_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.037 r  item_num_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.037    item_num_reg[3]_i_22_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.154 r  item_num_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.154    item_num_reg[3]_i_19_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.311 r  item_num_reg[3]_i_18/CO[1]
                         net (fo=11, routed)          0.535    10.846    item_num_reg[3]_i_18_n_2
    SLICE_X37Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.634 r  item_num_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.634    item_num_reg[3]_i_13_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.748 r  item_num_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.748    item_num_reg[3]_i_9_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.905 r  item_num_reg[3]_i_8/CO[1]
                         net (fo=11, routed)          0.570    12.475    item_num_reg[3]_i_8_n_2
    SLICE_X38Y35         LUT3 (Prop_lut3_I0_O)        0.329    12.804 r  item_num[3]_i_29/O
                         net (fo=1, routed)           0.000    12.804    item_num[3]_i_29_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.337 r  item_num_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.337    item_num_reg[3]_i_12_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.454 r  item_num_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.454    item_num_reg[3]_i_7_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.611 r  item_num_reg[3]_i_6/CO[1]
                         net (fo=23, routed)          0.764    14.374    p_1_in[3]
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.332    14.706 r  item_num[2]_i_17/O
                         net (fo=1, routed)           0.000    14.706    item_num[2]_i_17_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.256 r  item_num_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.256    item_num_reg[2]_i_10_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.370 r  item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.370    item_num_reg[2]_i_7_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.527 r  item_num_reg[2]_i_4/CO[1]
                         net (fo=21, routed)          0.736    16.264    p_1_in[2]
    SLICE_X41Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    17.049 r  item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.049    item_num_reg[1]_i_7_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.163 r  item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.163    item_num_reg[1]_i_4_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.320 r  item_num_reg[1]_i_2/CO[1]
                         net (fo=29, routed)          0.596    17.915    p_1_in[1]
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.329    18.244 r  item_num[0]_i_12/O
                         net (fo=1, routed)           0.000    18.244    item_num[0]_i_12_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.794 r  item_num_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.794    item_num_reg[0]_i_5_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.908 r  item_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.908    item_num_reg[0]_i_3_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.179 f  item_num_reg[0]_i_2/CO[0]
                         net (fo=15, routed)          0.423    19.602    p_1_in[0]
    SLICE_X42Y38         LUT5 (Prop_lut5_I2_O)        0.373    19.975 r  item_num[2]_i_3_comp_2/O
                         net (fo=14, routed)          0.358    20.333    item_num[2]_i_3_n_0
    SLICE_X43Y38         LUT3 (Prop_lut3_I1_O)        0.124    20.457 r  get_item_num[0]_i_1/O
                         net (fo=8, routed)           0.344    20.801    B[0]
    SLICE_X41Y38         LUT5 (Prop_lut5_I3_O)        0.124    20.925 r  pay_10[3]_i_5/O
                         net (fo=1, routed)           0.644    21.569    pay_10[3]_i_5_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    21.976 r  pay_10_reg[3]_i_2/O[1]
                         net (fo=10, routed)          0.870    22.845    pay_10_reg[3]_i_2_n_6
    SLICE_X36Y38         LUT6 (Prop_lut6_I1_O)        0.303    23.148 r  money_10[1]_i_3/O
                         net (fo=8, routed)           0.637    23.786    money_10[1]_i_3_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I1_O)        0.124    23.910 r  pay_1[3]_i_6/O
                         net (fo=1, routed)           0.000    23.910    pay_1[3]_i_6_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    24.137 r  pay_1_reg[3]_i_2/O[1]
                         net (fo=4, routed)           0.447    24.584    key_de/money_1_reg[3]_1[1]
    SLICE_X37Y39         LUT6 (Prop_lut6_I1_O)        0.303    24.887 r  key_de/money_1[1]_i_1/O
                         net (fo=1, routed)           0.000    24.887    key_de_n_16
    SLICE_X37Y39         FDCE                                         r  money_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.443    14.784    clk_IBUF_BUFG
    SLICE_X37Y39         FDCE                                         r  money_1_reg[1]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X37Y39         FDCE (Setup_fdce_C_D)        0.031    15.040    money_1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -24.887    
  -------------------------------------------------------------------
                         slack                                 -9.847    

Slack (VIOLATED) :        -9.490ns  (required time - arrival time)
  Source:                 item_price_reg[3]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pay_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.474ns  (logic 10.706ns (54.975%)  route 8.768ns (45.025%))
  Logic Levels:           35  (CARRY4=23 LUT3=5 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.554     5.075    clk_IBUF_BUFG
    SLICE_X41Y30         FDPE                                         r  item_price_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDPE (Prop_fdpe_C_Q)         0.456     5.531 f  item_price_reg[3]_replica/Q
                         net (fo=10, routed)          0.864     6.396    item_price__0[3]_repN
    SLICE_X41Y31         LUT6 (Prop_lut6_I0_O)        0.124     6.520 r  item_num[3]_i_63/O
                         net (fo=13, routed)          0.360     6.880    item_num[3]_i_63_n_0
    SLICE_X42Y31         LUT4 (Prop_lut4_I1_O)        0.124     7.004 r  item_num[3]_i_55/O
                         net (fo=4, routed)           0.422     7.425    item_num[3]_i_55_n_0
    SLICE_X40Y31         LUT4 (Prop_lut4_I0_O)        0.124     7.549 r  item_num[3]_i_61/O
                         net (fo=1, routed)           0.000     7.549    item_num[3]_i_61_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.099 r  item_num_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.099    item_num_reg[3]_i_37_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.213 r  item_num_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000     8.213    item_num_reg[3]_i_34_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.484 r  item_num_reg[3]_i_33/CO[0]
                         net (fo=11, routed)          0.647     9.131    item_num_reg[3]_i_33_n_3
    SLICE_X38Y32         LUT3 (Prop_lut3_I0_O)        0.373     9.504 r  item_num[3]_i_44/O
                         net (fo=1, routed)           0.000     9.504    item_num[3]_i_44_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.037 r  item_num_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.037    item_num_reg[3]_i_22_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.154 r  item_num_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.154    item_num_reg[3]_i_19_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.311 r  item_num_reg[3]_i_18/CO[1]
                         net (fo=11, routed)          0.535    10.846    item_num_reg[3]_i_18_n_2
    SLICE_X37Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.634 r  item_num_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.634    item_num_reg[3]_i_13_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.748 r  item_num_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.748    item_num_reg[3]_i_9_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.905 r  item_num_reg[3]_i_8/CO[1]
                         net (fo=11, routed)          0.570    12.475    item_num_reg[3]_i_8_n_2
    SLICE_X38Y35         LUT3 (Prop_lut3_I0_O)        0.329    12.804 r  item_num[3]_i_29/O
                         net (fo=1, routed)           0.000    12.804    item_num[3]_i_29_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.337 r  item_num_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.337    item_num_reg[3]_i_12_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.454 r  item_num_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.454    item_num_reg[3]_i_7_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.611 r  item_num_reg[3]_i_6/CO[1]
                         net (fo=23, routed)          0.764    14.374    p_1_in[3]
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.332    14.706 r  item_num[2]_i_17/O
                         net (fo=1, routed)           0.000    14.706    item_num[2]_i_17_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.256 r  item_num_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.256    item_num_reg[2]_i_10_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.370 r  item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.370    item_num_reg[2]_i_7_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.527 r  item_num_reg[2]_i_4/CO[1]
                         net (fo=21, routed)          0.736    16.264    p_1_in[2]
    SLICE_X41Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    17.049 r  item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.049    item_num_reg[1]_i_7_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.163 r  item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.163    item_num_reg[1]_i_4_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.320 r  item_num_reg[1]_i_2/CO[1]
                         net (fo=29, routed)          0.596    17.915    p_1_in[1]
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.329    18.244 r  item_num[0]_i_12/O
                         net (fo=1, routed)           0.000    18.244    item_num[0]_i_12_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.794 r  item_num_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.794    item_num_reg[0]_i_5_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.908 r  item_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.908    item_num_reg[0]_i_3_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.179 f  item_num_reg[0]_i_2/CO[0]
                         net (fo=15, routed)          0.423    19.602    p_1_in[0]
    SLICE_X42Y38         LUT5 (Prop_lut5_I2_O)        0.373    19.975 r  item_num[2]_i_3_comp_2/O
                         net (fo=14, routed)          0.358    20.333    item_num[2]_i_3_n_0
    SLICE_X43Y38         LUT3 (Prop_lut3_I1_O)        0.124    20.457 r  get_item_num[0]_i_1/O
                         net (fo=8, routed)           0.344    20.801    B[0]
    SLICE_X41Y38         LUT5 (Prop_lut5_I3_O)        0.124    20.925 r  pay_10[3]_i_5/O
                         net (fo=1, routed)           0.644    21.569    pay_10[3]_i_5_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    21.976 r  pay_10_reg[3]_i_2/O[1]
                         net (fo=10, routed)          0.870    22.845    pay_10_reg[3]_i_2_n_6
    SLICE_X36Y38         LUT6 (Prop_lut6_I1_O)        0.303    23.148 r  money_10[1]_i_3/O
                         net (fo=8, routed)           0.637    23.786    money_10[1]_i_3_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I1_O)        0.124    23.910 r  pay_1[3]_i_6/O
                         net (fo=1, routed)           0.000    23.910    pay_1[3]_i_6_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    24.550 r  pay_1_reg[3]_i_2/O[3]
                         net (fo=2, routed)           0.000    24.550    money_110_out[3]
    SLICE_X36Y39         FDCE                                         r  pay_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.443    14.784    clk_IBUF_BUFG
    SLICE_X36Y39         FDCE                                         r  pay_1_reg[3]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X36Y39         FDCE (Setup_fdce_C_D)        0.051    15.060    pay_1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                         -24.550    
  -------------------------------------------------------------------
                         slack                                 -9.490    

Slack (VIOLATED) :        -9.437ns  (required time - arrival time)
  Source:                 item_price_reg[3]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_10_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.414ns  (logic 10.190ns (52.487%)  route 9.224ns (47.513%))
  Logic Levels:           35  (CARRY4=22 LUT3=5 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.554     5.075    clk_IBUF_BUFG
    SLICE_X41Y30         FDPE                                         r  item_price_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDPE (Prop_fdpe_C_Q)         0.456     5.531 f  item_price_reg[3]_replica/Q
                         net (fo=10, routed)          0.864     6.396    item_price__0[3]_repN
    SLICE_X41Y31         LUT6 (Prop_lut6_I0_O)        0.124     6.520 r  item_num[3]_i_63/O
                         net (fo=13, routed)          0.360     6.880    item_num[3]_i_63_n_0
    SLICE_X42Y31         LUT4 (Prop_lut4_I1_O)        0.124     7.004 r  item_num[3]_i_55/O
                         net (fo=4, routed)           0.422     7.425    item_num[3]_i_55_n_0
    SLICE_X40Y31         LUT4 (Prop_lut4_I0_O)        0.124     7.549 r  item_num[3]_i_61/O
                         net (fo=1, routed)           0.000     7.549    item_num[3]_i_61_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.099 r  item_num_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.099    item_num_reg[3]_i_37_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.213 r  item_num_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000     8.213    item_num_reg[3]_i_34_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.484 r  item_num_reg[3]_i_33/CO[0]
                         net (fo=11, routed)          0.647     9.131    item_num_reg[3]_i_33_n_3
    SLICE_X38Y32         LUT3 (Prop_lut3_I0_O)        0.373     9.504 r  item_num[3]_i_44/O
                         net (fo=1, routed)           0.000     9.504    item_num[3]_i_44_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.037 r  item_num_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.037    item_num_reg[3]_i_22_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.154 r  item_num_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.154    item_num_reg[3]_i_19_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.311 r  item_num_reg[3]_i_18/CO[1]
                         net (fo=11, routed)          0.535    10.846    item_num_reg[3]_i_18_n_2
    SLICE_X37Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.634 r  item_num_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.634    item_num_reg[3]_i_13_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.748 r  item_num_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.748    item_num_reg[3]_i_9_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.905 r  item_num_reg[3]_i_8/CO[1]
                         net (fo=11, routed)          0.570    12.475    item_num_reg[3]_i_8_n_2
    SLICE_X38Y35         LUT3 (Prop_lut3_I0_O)        0.329    12.804 r  item_num[3]_i_29/O
                         net (fo=1, routed)           0.000    12.804    item_num[3]_i_29_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.337 r  item_num_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.337    item_num_reg[3]_i_12_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.454 r  item_num_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.454    item_num_reg[3]_i_7_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.611 r  item_num_reg[3]_i_6/CO[1]
                         net (fo=23, routed)          0.764    14.374    p_1_in[3]
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.332    14.706 r  item_num[2]_i_17/O
                         net (fo=1, routed)           0.000    14.706    item_num[2]_i_17_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.256 r  item_num_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.256    item_num_reg[2]_i_10_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.370 r  item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.370    item_num_reg[2]_i_7_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.527 r  item_num_reg[2]_i_4/CO[1]
                         net (fo=21, routed)          0.736    16.264    p_1_in[2]
    SLICE_X41Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    17.049 r  item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.049    item_num_reg[1]_i_7_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.163 r  item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.163    item_num_reg[1]_i_4_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.320 r  item_num_reg[1]_i_2/CO[1]
                         net (fo=29, routed)          0.596    17.915    p_1_in[1]
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.329    18.244 r  item_num[0]_i_12/O
                         net (fo=1, routed)           0.000    18.244    item_num[0]_i_12_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.794 r  item_num_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.794    item_num_reg[0]_i_5_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.908 r  item_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.908    item_num_reg[0]_i_3_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.179 f  item_num_reg[0]_i_2/CO[0]
                         net (fo=15, routed)          0.423    19.602    p_1_in[0]
    SLICE_X42Y38         LUT5 (Prop_lut5_I2_O)        0.373    19.975 r  item_num[2]_i_3_comp_2/O
                         net (fo=14, routed)          0.358    20.333    item_num[2]_i_3_n_0
    SLICE_X43Y38         LUT3 (Prop_lut3_I1_O)        0.124    20.457 r  get_item_num[0]_i_1/O
                         net (fo=8, routed)           0.344    20.801    B[0]
    SLICE_X41Y38         LUT5 (Prop_lut5_I3_O)        0.124    20.925 r  pay_10[3]_i_5/O
                         net (fo=1, routed)           0.644    21.569    pay_10[3]_i_5_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    21.976 r  pay_10_reg[3]_i_2/O[1]
                         net (fo=10, routed)          0.870    22.845    pay_10_reg[3]_i_2_n_6
    SLICE_X36Y38         LUT6 (Prop_lut6_I1_O)        0.303    23.148 r  money_10[1]_i_3/O
                         net (fo=8, routed)           0.638    23.786    money_10[1]_i_3_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I1_O)        0.124    23.910 r  money_10[1]_i_2/O
                         net (fo=4, routed)           0.456    24.366    key_de/money_10_reg[1]_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I0_O)        0.124    24.490 r  key_de/money_10[1]_i_1/O
                         net (fo=1, routed)           0.000    24.490    key_de_n_12
    SLICE_X41Y38         FDCE                                         r  money_10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.444    14.785    clk_IBUF_BUFG
    SLICE_X41Y38         FDCE                                         r  money_10_reg[1]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X41Y38         FDCE (Setup_fdce_C_D)        0.029    15.053    money_10_reg[1]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                         -24.490    
  -------------------------------------------------------------------
                         slack                                 -9.437    

Slack (VIOLATED) :        -9.435ns  (required time - arrival time)
  Source:                 item_price_reg[3]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.423ns  (logic 10.506ns (54.092%)  route 8.917ns (45.908%))
  Logic Levels:           35  (CARRY4=23 LUT3=4 LUT4=4 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.554     5.075    clk_IBUF_BUFG
    SLICE_X41Y30         FDPE                                         r  item_price_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDPE (Prop_fdpe_C_Q)         0.456     5.531 f  item_price_reg[3]_replica/Q
                         net (fo=10, routed)          0.864     6.396    item_price__0[3]_repN
    SLICE_X41Y31         LUT6 (Prop_lut6_I0_O)        0.124     6.520 r  item_num[3]_i_63/O
                         net (fo=13, routed)          0.360     6.880    item_num[3]_i_63_n_0
    SLICE_X42Y31         LUT4 (Prop_lut4_I1_O)        0.124     7.004 r  item_num[3]_i_55/O
                         net (fo=4, routed)           0.422     7.425    item_num[3]_i_55_n_0
    SLICE_X40Y31         LUT4 (Prop_lut4_I0_O)        0.124     7.549 r  item_num[3]_i_61/O
                         net (fo=1, routed)           0.000     7.549    item_num[3]_i_61_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.099 r  item_num_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.099    item_num_reg[3]_i_37_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.213 r  item_num_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000     8.213    item_num_reg[3]_i_34_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.484 r  item_num_reg[3]_i_33/CO[0]
                         net (fo=11, routed)          0.647     9.131    item_num_reg[3]_i_33_n_3
    SLICE_X38Y32         LUT3 (Prop_lut3_I0_O)        0.373     9.504 r  item_num[3]_i_44/O
                         net (fo=1, routed)           0.000     9.504    item_num[3]_i_44_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.037 r  item_num_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.037    item_num_reg[3]_i_22_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.154 r  item_num_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.154    item_num_reg[3]_i_19_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.311 r  item_num_reg[3]_i_18/CO[1]
                         net (fo=11, routed)          0.535    10.846    item_num_reg[3]_i_18_n_2
    SLICE_X37Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.634 r  item_num_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.634    item_num_reg[3]_i_13_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.748 r  item_num_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.748    item_num_reg[3]_i_9_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.905 r  item_num_reg[3]_i_8/CO[1]
                         net (fo=11, routed)          0.570    12.475    item_num_reg[3]_i_8_n_2
    SLICE_X38Y35         LUT3 (Prop_lut3_I0_O)        0.329    12.804 r  item_num[3]_i_29/O
                         net (fo=1, routed)           0.000    12.804    item_num[3]_i_29_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.337 r  item_num_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.337    item_num_reg[3]_i_12_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.454 r  item_num_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.454    item_num_reg[3]_i_7_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.611 r  item_num_reg[3]_i_6/CO[1]
                         net (fo=23, routed)          0.764    14.374    p_1_in[3]
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.332    14.706 r  item_num[2]_i_17/O
                         net (fo=1, routed)           0.000    14.706    item_num[2]_i_17_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.256 r  item_num_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.256    item_num_reg[2]_i_10_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.370 r  item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.370    item_num_reg[2]_i_7_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.527 r  item_num_reg[2]_i_4/CO[1]
                         net (fo=21, routed)          0.736    16.264    p_1_in[2]
    SLICE_X41Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    17.049 r  item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.049    item_num_reg[1]_i_7_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.163 r  item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.163    item_num_reg[1]_i_4_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.320 r  item_num_reg[1]_i_2/CO[1]
                         net (fo=29, routed)          0.596    17.915    p_1_in[1]
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.329    18.244 r  item_num[0]_i_12/O
                         net (fo=1, routed)           0.000    18.244    item_num[0]_i_12_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.794 r  item_num_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.794    item_num_reg[0]_i_5_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.908 r  item_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.908    item_num_reg[0]_i_3_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.179 f  item_num_reg[0]_i_2/CO[0]
                         net (fo=15, routed)          0.423    19.602    p_1_in[0]
    SLICE_X42Y38         LUT5 (Prop_lut5_I2_O)        0.373    19.975 r  item_num[2]_i_3_comp_2/O
                         net (fo=14, routed)          0.643    20.618    item_num[2]_i_3_n_0
    SLICE_X39Y37         LUT4 (Prop_lut4_I1_O)        0.124    20.742 r  pay_1[3]_i_9/O
                         net (fo=1, routed)           0.323    21.064    pay_1[3]_i_9_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    21.660 f  pay_1_reg[3]_i_3/O[3]
                         net (fo=15, routed)          0.959    22.619    pay_1_reg[3]_i_3_n_4
    SLICE_X37Y33         LUT5 (Prop_lut5_I0_O)        0.306    22.925 r  money[7]_i_9/O
                         net (fo=4, routed)           0.664    23.589    money[7]_i_9_n_0
    SLICE_X39Y32         LUT4 (Prop_lut4_I1_O)        0.124    23.713 r  money[7]_i_2/O
                         net (fo=2, routed)           0.413    24.126    key_de/money_reg[7][2]
    SLICE_X39Y31         LUT5 (Prop_lut5_I0_O)        0.124    24.250 r  key_de/money[7]_i_6/O
                         net (fo=1, routed)           0.000    24.250    key_de/money[7]_i_6_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    24.498 r  key_de/money_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    24.498    key_de_n_3
    SLICE_X39Y31         FDCE                                         r  money_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.435    14.776    clk_IBUF_BUFG
    SLICE_X39Y31         FDCE                                         r  money_reg[6]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X39Y31         FDCE (Setup_fdce_C_D)        0.062    15.063    money_reg[6]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                         -24.498    
  -------------------------------------------------------------------
                         slack                                 -9.435    

Slack (VIOLATED) :        -9.430ns  (required time - arrival time)
  Source:                 item_price_reg[3]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pay_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.414ns  (logic 10.646ns (54.836%)  route 8.768ns (45.164%))
  Logic Levels:           35  (CARRY4=23 LUT3=5 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.554     5.075    clk_IBUF_BUFG
    SLICE_X41Y30         FDPE                                         r  item_price_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDPE (Prop_fdpe_C_Q)         0.456     5.531 f  item_price_reg[3]_replica/Q
                         net (fo=10, routed)          0.864     6.396    item_price__0[3]_repN
    SLICE_X41Y31         LUT6 (Prop_lut6_I0_O)        0.124     6.520 r  item_num[3]_i_63/O
                         net (fo=13, routed)          0.360     6.880    item_num[3]_i_63_n_0
    SLICE_X42Y31         LUT4 (Prop_lut4_I1_O)        0.124     7.004 r  item_num[3]_i_55/O
                         net (fo=4, routed)           0.422     7.425    item_num[3]_i_55_n_0
    SLICE_X40Y31         LUT4 (Prop_lut4_I0_O)        0.124     7.549 r  item_num[3]_i_61/O
                         net (fo=1, routed)           0.000     7.549    item_num[3]_i_61_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.099 r  item_num_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.099    item_num_reg[3]_i_37_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.213 r  item_num_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000     8.213    item_num_reg[3]_i_34_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.484 r  item_num_reg[3]_i_33/CO[0]
                         net (fo=11, routed)          0.647     9.131    item_num_reg[3]_i_33_n_3
    SLICE_X38Y32         LUT3 (Prop_lut3_I0_O)        0.373     9.504 r  item_num[3]_i_44/O
                         net (fo=1, routed)           0.000     9.504    item_num[3]_i_44_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.037 r  item_num_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.037    item_num_reg[3]_i_22_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.154 r  item_num_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.154    item_num_reg[3]_i_19_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.311 r  item_num_reg[3]_i_18/CO[1]
                         net (fo=11, routed)          0.535    10.846    item_num_reg[3]_i_18_n_2
    SLICE_X37Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.634 r  item_num_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.634    item_num_reg[3]_i_13_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.748 r  item_num_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.748    item_num_reg[3]_i_9_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.905 r  item_num_reg[3]_i_8/CO[1]
                         net (fo=11, routed)          0.570    12.475    item_num_reg[3]_i_8_n_2
    SLICE_X38Y35         LUT3 (Prop_lut3_I0_O)        0.329    12.804 r  item_num[3]_i_29/O
                         net (fo=1, routed)           0.000    12.804    item_num[3]_i_29_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.337 r  item_num_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.337    item_num_reg[3]_i_12_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.454 r  item_num_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.454    item_num_reg[3]_i_7_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.611 r  item_num_reg[3]_i_6/CO[1]
                         net (fo=23, routed)          0.764    14.374    p_1_in[3]
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.332    14.706 r  item_num[2]_i_17/O
                         net (fo=1, routed)           0.000    14.706    item_num[2]_i_17_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.256 r  item_num_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.256    item_num_reg[2]_i_10_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.370 r  item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.370    item_num_reg[2]_i_7_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.527 r  item_num_reg[2]_i_4/CO[1]
                         net (fo=21, routed)          0.736    16.264    p_1_in[2]
    SLICE_X41Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    17.049 r  item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.049    item_num_reg[1]_i_7_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.163 r  item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.163    item_num_reg[1]_i_4_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.320 r  item_num_reg[1]_i_2/CO[1]
                         net (fo=29, routed)          0.596    17.915    p_1_in[1]
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.329    18.244 r  item_num[0]_i_12/O
                         net (fo=1, routed)           0.000    18.244    item_num[0]_i_12_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.794 r  item_num_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.794    item_num_reg[0]_i_5_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.908 r  item_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.908    item_num_reg[0]_i_3_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.179 f  item_num_reg[0]_i_2/CO[0]
                         net (fo=15, routed)          0.423    19.602    p_1_in[0]
    SLICE_X42Y38         LUT5 (Prop_lut5_I2_O)        0.373    19.975 r  item_num[2]_i_3_comp_2/O
                         net (fo=14, routed)          0.358    20.333    item_num[2]_i_3_n_0
    SLICE_X43Y38         LUT3 (Prop_lut3_I1_O)        0.124    20.457 r  get_item_num[0]_i_1/O
                         net (fo=8, routed)           0.344    20.801    B[0]
    SLICE_X41Y38         LUT5 (Prop_lut5_I3_O)        0.124    20.925 r  pay_10[3]_i_5/O
                         net (fo=1, routed)           0.644    21.569    pay_10[3]_i_5_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    21.976 r  pay_10_reg[3]_i_2/O[1]
                         net (fo=10, routed)          0.870    22.845    pay_10_reg[3]_i_2_n_6
    SLICE_X36Y38         LUT6 (Prop_lut6_I1_O)        0.303    23.148 r  money_10[1]_i_3/O
                         net (fo=8, routed)           0.637    23.786    money_10[1]_i_3_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I1_O)        0.124    23.910 r  pay_1[3]_i_6/O
                         net (fo=1, routed)           0.000    23.910    pay_1[3]_i_6_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.490 r  pay_1_reg[3]_i_2/O[2]
                         net (fo=3, routed)           0.000    24.490    money_110_out[2]
    SLICE_X36Y39         FDCE                                         r  pay_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.443    14.784    clk_IBUF_BUFG
    SLICE_X36Y39         FDCE                                         r  pay_1_reg[2]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X36Y39         FDCE (Setup_fdce_C_D)        0.051    15.060    pay_1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                         -24.490    
  -------------------------------------------------------------------
                         slack                                 -9.430    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 key_de/key_reg[8]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[325]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.186ns (40.801%)  route 0.270ns (59.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.562     1.445    key_de/clk_IBUF_BUFG
    SLICE_X33Y41         FDCE                                         r  key_de/key_reg[8]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  key_de/key_reg[8]_rep__0/Q
                         net (fo=64, routed)          0.270     1.856    key_de/key_reg[8]_rep__0_n_0
    SLICE_X36Y46         LUT4 (Prop_lut4_I0_O)        0.045     1.901 r  key_de/key_down[325]_i_1/O
                         net (fo=1, routed)           0.000     1.901    key_de/p_0_in_0[325]
    SLICE_X36Y46         FDCE                                         r  key_de/key_down_reg[325]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.832     1.959    key_de/clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  key_de/key_down_reg[325]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X36Y46         FDCE (Hold_fdce_C_D)         0.091     1.801    key_de/key_down_reg[325]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 key_de/key_reg[8]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[329]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.712%)  route 0.271ns (59.288%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.562     1.445    key_de/clk_IBUF_BUFG
    SLICE_X33Y41         FDCE                                         r  key_de/key_reg[8]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  key_de/key_reg[8]_rep__0/Q
                         net (fo=64, routed)          0.271     1.857    key_de/key_reg[8]_rep__0_n_0
    SLICE_X36Y46         LUT4 (Prop_lut4_I0_O)        0.045     1.902 r  key_de/key_down[329]_i_1/O
                         net (fo=1, routed)           0.000     1.902    key_de/p_0_in_0[329]
    SLICE_X36Y46         FDCE                                         r  key_de/key_down_reg[329]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.832     1.959    key_de/clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  key_de/key_down_reg[329]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X36Y46         FDCE (Hold_fdce_C_D)         0.092     1.802    key_de/key_down_reg[329]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 key_de/key_reg[8]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.416%)  route 0.274ns (59.584%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.562     1.445    key_de/clk_IBUF_BUFG
    SLICE_X33Y41         FDCE                                         r  key_de/key_reg[8]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  key_de/key_reg[8]_rep__5/Q
                         net (fo=64, routed)          0.274     1.860    key_de/key_reg[8]_rep__5_n_0
    SLICE_X37Y41         LUT4 (Prop_lut4_I0_O)        0.045     1.905 r  key_de/key_down[39]_i_1/O
                         net (fo=1, routed)           0.000     1.905    key_de/p_0_in_0[39]
    SLICE_X37Y41         FDCE                                         r  key_de/key_down_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.831     1.958    key_de/clk_IBUF_BUFG
    SLICE_X37Y41         FDCE                                         r  key_de/key_down_reg[39]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X37Y41         FDCE (Hold_fdce_C_D)         0.092     1.801    key_de/key_down_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 key_de/key_reg[8]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[333]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.637%)  route 0.283ns (60.363%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.562     1.445    key_de/clk_IBUF_BUFG
    SLICE_X33Y41         FDCE                                         r  key_de/key_reg[8]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  key_de/key_reg[8]_rep__0/Q
                         net (fo=64, routed)          0.283     1.869    key_de/key_reg[8]_rep__0_n_0
    SLICE_X37Y44         LUT4 (Prop_lut4_I0_O)        0.045     1.914 r  key_de/key_down[333]_i_1/O
                         net (fo=1, routed)           0.000     1.914    key_de/p_0_in_0[333]
    SLICE_X37Y44         FDCE                                         r  key_de/key_down_reg[333]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.832     1.959    key_de/clk_IBUF_BUFG
    SLICE_X37Y44         FDCE                                         r  key_de/key_down_reg[333]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y44         FDCE (Hold_fdce_C_D)         0.092     1.802    key_de/key_down_reg[333]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 key_de/key_reg[8]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[260]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.870%)  route 0.305ns (62.130%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.562     1.445    key_de/clk_IBUF_BUFG
    SLICE_X33Y41         FDCE                                         r  key_de/key_reg[8]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  key_de/key_reg[8]_rep__3/Q
                         net (fo=64, routed)          0.305     1.891    key_de/key_reg[8]_rep__3_n_0
    SLICE_X40Y41         LUT4 (Prop_lut4_I0_O)        0.045     1.936 r  key_de/key_down[260]_i_1/O
                         net (fo=1, routed)           0.000     1.936    key_de/p_0_in_0[260]
    SLICE_X40Y41         FDCE                                         r  key_de/key_down_reg[260]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.832     1.959    key_de/clk_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  key_de/key_down_reg[260]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X40Y41         FDCE (Hold_fdce_C_D)         0.092     1.802    key_de/key_down_reg[260]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 key_de/key_reg[8]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[264]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.680%)  route 0.308ns (62.320%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.562     1.445    key_de/clk_IBUF_BUFG
    SLICE_X33Y41         FDCE                                         r  key_de/key_reg[8]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  key_de/key_reg[8]_rep__3/Q
                         net (fo=64, routed)          0.308     1.894    key_de/key_reg[8]_rep__3_n_0
    SLICE_X41Y40         LUT4 (Prop_lut4_I0_O)        0.045     1.939 r  key_de/key_down[264]_i_1/O
                         net (fo=1, routed)           0.000     1.939    key_de/p_0_in_0[264]
    SLICE_X41Y40         FDCE                                         r  key_de/key_down_reg[264]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.832     1.959    key_de/clk_IBUF_BUFG
    SLICE_X41Y40         FDCE                                         r  key_de/key_down_reg[264]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X41Y40         FDCE (Hold_fdce_C_D)         0.092     1.802    key_de/key_down_reg[264]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.246ns (49.487%)  route 0.251ns (50.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.557     1.440    a2/clk_IBUF_BUFG
    SLICE_X34Y33         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.148     1.588 f  a2/pb_out_reg/Q
                         net (fo=3, routed)           0.251     1.839    a2/btnL2
    SLICE_X37Y32         LUT6 (Prop_lut6_I2_O)        0.098     1.937 r  a2/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.937    a2_n_2
    SLICE_X37Y32         FDCE                                         r  next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.824     1.951    clk_IBUF_BUFG
    SLICE_X37Y32         FDCE                                         r  next_state_reg[1]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X37Y32         FDCE (Hold_fdce_C_D)         0.091     1.793    next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 a1/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a2/pb_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.557     1.440    a1/clk_IBUF_BUFG
    SLICE_X35Y33         FDRE                                         r  a1/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  a1/shift_reg_reg[1]/Q
                         net (fo=3, routed)           0.099     1.680    a1/shift_reg[1]
    SLICE_X34Y33         LUT5 (Prop_lut5_I0_O)        0.048     1.728 r  a1/pb_out_i_1/O
                         net (fo=1, routed)           0.000     1.728    a2/pb_out_reg_1
    SLICE_X34Y33         FDRE                                         r  a2/pb_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.824     1.951    a2/clk_IBUF_BUFG
    SLICE_X34Y33         FDRE                                         r  a2/pb_out_reg/C
                         clock pessimism             -0.498     1.453    
    SLICE_X34Y33         FDRE (Hold_fdre_C_D)         0.131     1.584    a2/pb_out_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 a1/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a2/pb_in_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.557     1.440    a1/clk_IBUF_BUFG
    SLICE_X35Y33         FDRE                                         r  a1/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  a1/shift_reg_reg[1]/Q
                         net (fo=3, routed)           0.099     1.680    a1/shift_reg[1]
    SLICE_X34Y33         LUT4 (Prop_lut4_I3_O)        0.045     1.725 r  a1/pb_debounced/O
                         net (fo=1, routed)           0.000     1.725    a2/btnL1
    SLICE_X34Y33         FDRE                                         r  a2/pb_in_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.824     1.951    a2/clk_IBUF_BUFG
    SLICE_X34Y33         FDRE                                         r  a2/pb_in_delay_reg/C
                         clock pessimism             -0.498     1.453    
    SLICE_X34Y33         FDRE (Hold_fdre_C_D)         0.120     1.573    a2/pb_in_delay_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 key_de/key_reg[8]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.186ns (36.410%)  route 0.325ns (63.590%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.562     1.445    key_de/clk_IBUF_BUFG
    SLICE_X33Y41         FDCE                                         r  key_de/key_reg[8]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  key_de/key_reg[8]_rep__5/Q
                         net (fo=64, routed)          0.325     1.911    key_de/key_reg[8]_rep__5_n_0
    SLICE_X39Y41         LUT4 (Prop_lut4_I0_O)        0.045     1.956 r  key_de/key_down[40]_i_1/O
                         net (fo=1, routed)           0.000     1.956    key_de/p_0_in_0[40]
    SLICE_X39Y41         FDCE                                         r  key_de/key_down_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.831     1.958    key_de/clk_IBUF_BUFG
    SLICE_X39Y41         FDCE                                         r  key_de/key_down_reg[40]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X39Y41         FDCE (Hold_fdce_C_D)         0.092     1.801    key_de/key_down_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y29   LED_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y32   LED_reg[14]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y32   LED_reg[14]_lopt_replica_2/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y32   LED_reg[14]_lopt_replica_3/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y34   LED_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y32   LED_reg[15]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y34   LED_reg[15]_lopt_replica_2/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y34   LED_reg[15]_lopt_replica_3/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y29   LED_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y46   key_de/key_down_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y48   key_de/key_down_reg[165]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y48   key_de/key_down_reg[166]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y48   key_de/key_down_reg[169]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y48   key_de/key_down_reg[171]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41   key_de/key_down_reg[256]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41   key_de/key_down_reg[260]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41   key_de/key_down_reg[265]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41   key_de/key_down_reg[270]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y44   key_de/key_down_reg[352]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y34   LED_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y34   LED_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y32   LED_reg[15]_lopt_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y34   LED_reg[15]_lopt_replica_2/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y34   LED_reg[15]_lopt_replica_2/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y34   LED_reg[15]_lopt_replica_3/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y34   LED_reg[15]_lopt_replica_3/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y37   item_num_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y37   item_num_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X40Y32   item_price_10_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.390ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.390ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[178]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.058ns  (logic 0.456ns (7.528%)  route 5.602ns (92.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.547     5.068    c2/clk_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  c2/pb_out_reg/Q
                         net (fo=730, routed)         5.602    11.126    key_de/btnC2
    SLICE_X33Y52         FDCE                                         f  key_de/key_down_reg[178]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.436    14.777    key_de/clk_IBUF_BUFG
    SLICE_X33Y52         FDCE                                         r  key_de/key_down_reg[178]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y52         FDCE (Recov_fdce_C_CLR)     -0.405    14.516    key_de/key_down_reg[178]
  -------------------------------------------------------------------
                         required time                         14.516    
                         arrival time                         -11.126    
  -------------------------------------------------------------------
                         slack                                  3.390    

Slack (MET) :             3.390ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[180]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.058ns  (logic 0.456ns (7.528%)  route 5.602ns (92.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.547     5.068    c2/clk_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  c2/pb_out_reg/Q
                         net (fo=730, routed)         5.602    11.126    key_de/btnC2
    SLICE_X33Y52         FDCE                                         f  key_de/key_down_reg[180]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.436    14.777    key_de/clk_IBUF_BUFG
    SLICE_X33Y52         FDCE                                         r  key_de/key_down_reg[180]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y52         FDCE (Recov_fdce_C_CLR)     -0.405    14.516    key_de/key_down_reg[180]
  -------------------------------------------------------------------
                         required time                         14.516    
                         arrival time                         -11.126    
  -------------------------------------------------------------------
                         slack                                  3.390    

Slack (MET) :             3.390ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[181]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.058ns  (logic 0.456ns (7.528%)  route 5.602ns (92.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.547     5.068    c2/clk_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  c2/pb_out_reg/Q
                         net (fo=730, routed)         5.602    11.126    key_de/btnC2
    SLICE_X33Y52         FDCE                                         f  key_de/key_down_reg[181]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.436    14.777    key_de/clk_IBUF_BUFG
    SLICE_X33Y52         FDCE                                         r  key_de/key_down_reg[181]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y52         FDCE (Recov_fdce_C_CLR)     -0.405    14.516    key_de/key_down_reg[181]
  -------------------------------------------------------------------
                         required time                         14.516    
                         arrival time                         -11.126    
  -------------------------------------------------------------------
                         slack                                  3.390    

Slack (MET) :             3.390ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[188]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.058ns  (logic 0.456ns (7.528%)  route 5.602ns (92.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.547     5.068    c2/clk_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  c2/pb_out_reg/Q
                         net (fo=730, routed)         5.602    11.126    key_de/btnC2
    SLICE_X33Y52         FDCE                                         f  key_de/key_down_reg[188]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.436    14.777    key_de/clk_IBUF_BUFG
    SLICE_X33Y52         FDCE                                         r  key_de/key_down_reg[188]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y52         FDCE (Recov_fdce_C_CLR)     -0.405    14.516    key_de/key_down_reg[188]
  -------------------------------------------------------------------
                         required time                         14.516    
                         arrival time                         -11.126    
  -------------------------------------------------------------------
                         slack                                  3.390    

Slack (MET) :             3.524ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[250]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.924ns  (logic 0.456ns (7.698%)  route 5.468ns (92.302%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.547     5.068    c2/clk_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  c2/pb_out_reg/Q
                         net (fo=730, routed)         5.468    10.992    key_de/btnC2
    SLICE_X32Y51         FDCE                                         f  key_de/key_down_reg[250]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.436    14.777    key_de/clk_IBUF_BUFG
    SLICE_X32Y51         FDCE                                         r  key_de/key_down_reg[250]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X32Y51         FDCE (Recov_fdce_C_CLR)     -0.405    14.516    key_de/key_down_reg[250]
  -------------------------------------------------------------------
                         required time                         14.516    
                         arrival time                         -10.992    
  -------------------------------------------------------------------
                         slack                                  3.524    

Slack (MET) :             3.524ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[251]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.924ns  (logic 0.456ns (7.698%)  route 5.468ns (92.302%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.547     5.068    c2/clk_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  c2/pb_out_reg/Q
                         net (fo=730, routed)         5.468    10.992    key_de/btnC2
    SLICE_X32Y51         FDCE                                         f  key_de/key_down_reg[251]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.436    14.777    key_de/clk_IBUF_BUFG
    SLICE_X32Y51         FDCE                                         r  key_de/key_down_reg[251]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X32Y51         FDCE (Recov_fdce_C_CLR)     -0.405    14.516    key_de/key_down_reg[251]
  -------------------------------------------------------------------
                         required time                         14.516    
                         arrival time                         -10.992    
  -------------------------------------------------------------------
                         slack                                  3.524    

Slack (MET) :             3.524ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[252]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.924ns  (logic 0.456ns (7.698%)  route 5.468ns (92.302%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.547     5.068    c2/clk_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  c2/pb_out_reg/Q
                         net (fo=730, routed)         5.468    10.992    key_de/btnC2
    SLICE_X32Y51         FDCE                                         f  key_de/key_down_reg[252]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.436    14.777    key_de/clk_IBUF_BUFG
    SLICE_X32Y51         FDCE                                         r  key_de/key_down_reg[252]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X32Y51         FDCE (Recov_fdce_C_CLR)     -0.405    14.516    key_de/key_down_reg[252]
  -------------------------------------------------------------------
                         required time                         14.516    
                         arrival time                         -10.992    
  -------------------------------------------------------------------
                         slack                                  3.524    

Slack (MET) :             3.524ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[254]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.924ns  (logic 0.456ns (7.698%)  route 5.468ns (92.302%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.547     5.068    c2/clk_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  c2/pb_out_reg/Q
                         net (fo=730, routed)         5.468    10.992    key_de/btnC2
    SLICE_X32Y51         FDCE                                         f  key_de/key_down_reg[254]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.436    14.777    key_de/clk_IBUF_BUFG
    SLICE_X32Y51         FDCE                                         r  key_de/key_down_reg[254]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X32Y51         FDCE (Recov_fdce_C_CLR)     -0.405    14.516    key_de/key_down_reg[254]
  -------------------------------------------------------------------
                         required time                         14.516    
                         arrival time                         -10.992    
  -------------------------------------------------------------------
                         slack                                  3.524    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[241]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.920ns  (logic 0.456ns (7.703%)  route 5.464ns (92.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.547     5.068    c2/clk_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  c2/pb_out_reg/Q
                         net (fo=730, routed)         5.464    10.988    key_de/btnC2
    SLICE_X31Y50         FDCE                                         f  key_de/key_down_reg[241]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.436    14.777    key_de/clk_IBUF_BUFG
    SLICE_X31Y50         FDCE                                         r  key_de/key_down_reg[241]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X31Y50         FDCE (Recov_fdce_C_CLR)     -0.405    14.516    key_de/key_down_reg[241]
  -------------------------------------------------------------------
                         required time                         14.516    
                         arrival time                         -10.988    
  -------------------------------------------------------------------
                         slack                                  3.528    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[245]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.920ns  (logic 0.456ns (7.703%)  route 5.464ns (92.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.547     5.068    c2/clk_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  c2/pb_out_reg/Q
                         net (fo=730, routed)         5.464    10.988    key_de/btnC2
    SLICE_X31Y50         FDCE                                         f  key_de/key_down_reg[245]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         1.436    14.777    key_de/clk_IBUF_BUFG
    SLICE_X31Y50         FDCE                                         r  key_de/key_down_reg[245]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X31Y50         FDCE (Recov_fdce_C_CLR)     -0.405    14.516    key_de/key_down_reg[245]
  -------------------------------------------------------------------
                         required time                         14.516    
                         arrival time                         -10.988    
  -------------------------------------------------------------------
                         slack                                  3.528    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.147%)  route 0.140ns (49.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.551     1.434    c2/clk_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 f  c2/pb_out_reg/Q
                         net (fo=730, routed)         0.140     1.715    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X33Y27         FDCE                                         f  key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.819     1.946    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y27         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
                         clock pessimism             -0.497     1.449    
    SLICE_X33Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.357    key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/clk_count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.147%)  route 0.140ns (49.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.551     1.434    c2/clk_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 f  c2/pb_out_reg/Q
                         net (fo=730, routed)         0.140     1.715    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X33Y27         FDCE                                         f  key_de/inst/inst/Ps2Interface_i/clk_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.819     1.946    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y27         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[1]/C
                         clock pessimism             -0.497     1.449    
    SLICE_X33Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.357    key_de/inst/inst/Ps2Interface_i/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/clk_inter_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.147%)  route 0.140ns (49.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.551     1.434    c2/clk_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 f  c2/pb_out_reg/Q
                         net (fo=730, routed)         0.140     1.715    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X33Y27         FDPE                                         f  key_de/inst/inst/Ps2Interface_i/clk_inter_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.819     1.946    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y27         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/clk_inter_reg/C
                         clock pessimism             -0.497     1.449    
    SLICE_X33Y27         FDPE (Remov_fdpe_C_PRE)     -0.095     1.354    key_de/inst/inst/Ps2Interface_i/clk_inter_reg
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.147%)  route 0.140ns (49.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.551     1.434    c2/clk_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 f  c2/pb_out_reg/Q
                         net (fo=730, routed)         0.140     1.715    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X33Y27         FDPE                                         f  key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.819     1.946    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y27         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/C
                         clock pessimism             -0.497     1.449    
    SLICE_X33Y27         FDPE (Remov_fdpe_C_PRE)     -0.095     1.354    key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.382%)  route 0.145ns (50.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.551     1.434    c2/clk_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 f  c2/pb_out_reg/Q
                         net (fo=730, routed)         0.145     1.720    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X32Y27         FDCE                                         f  key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.819     1.946    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X32Y27         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
                         clock pessimism             -0.497     1.449    
    SLICE_X32Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.357    key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.382%)  route 0.145ns (50.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.551     1.434    c2/clk_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 f  c2/pb_out_reg/Q
                         net (fo=730, routed)         0.145     1.720    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X32Y27         FDCE                                         f  key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.819     1.946    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X32Y27         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
                         clock pessimism             -0.497     1.449    
    SLICE_X32Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.357    key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.099%)  route 0.194ns (57.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.551     1.434    c2/clk_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 f  c2/pb_out_reg/Q
                         net (fo=730, routed)         0.194     1.769    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X29Y30         FDCE                                         f  key_de/inst/inst/Ps2Interface_i/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.823     1.950    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X29Y30         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[6]/C
                         clock pessimism             -0.478     1.472    
    SLICE_X29Y30         FDCE (Remov_fdce_C_CLR)     -0.092     1.380    key_de/inst/inst/Ps2Interface_i/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.099%)  route 0.194ns (57.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.551     1.434    c2/clk_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 f  c2/pb_out_reg/Q
                         net (fo=730, routed)         0.194     1.769    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X29Y30         FDCE                                         f  key_de/inst/inst/Ps2Interface_i/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.823     1.950    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X29Y30         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[7]/C
                         clock pessimism             -0.478     1.472    
    SLICE_X29Y30         FDCE (Remov_fdce_C_CLR)     -0.092     1.380    key_de/inst/inst/Ps2Interface_i/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.099%)  route 0.194ns (57.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.551     1.434    c2/clk_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 f  c2/pb_out_reg/Q
                         net (fo=730, routed)         0.194     1.769    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X29Y30         FDCE                                         f  key_de/inst/inst/Ps2Interface_i/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.823     1.950    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X29Y30         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[8]/C
                         clock pessimism             -0.478     1.472    
    SLICE_X29Y30         FDCE (Remov_fdce_C_CLR)     -0.092     1.380    key_de/inst/inst/Ps2Interface_i/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.099%)  route 0.194ns (57.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.551     1.434    c2/clk_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 f  c2/pb_out_reg/Q
                         net (fo=730, routed)         0.194     1.769    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X29Y30         FDCE                                         f  key_de/inst/inst/Ps2Interface_i/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=741, routed)         0.823     1.950    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X29Y30         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[9]/C
                         clock pessimism             -0.478     1.472    
    SLICE_X29Y30         FDCE (Remov_fdce_C_CLR)     -0.092     1.380    key_de/inst/inst/Ps2Interface_i/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.389    





