
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.106091                       # Number of seconds simulated
sim_ticks                                106090809387                       # Number of ticks simulated
final_tick                               630918402924                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 160977                       # Simulator instruction rate (inst/s)
host_op_rate                                   205601                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1977935                       # Simulator tick rate (ticks/s)
host_mem_usage                               67345504                       # Number of bytes of host memory used
host_seconds                                 53637.16                       # Real time elapsed on the host
sim_insts                                  8634345269                       # Number of instructions simulated
sim_ops                                   11027872740                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2649088                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1302784                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      3074048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1836928                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1308672                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      1954688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      1935104                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1013760                       # Number of bytes read from this memory
system.physmem.bytes_read::total             15113472                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           38400                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      4637440                       # Number of bytes written to this memory
system.physmem.bytes_written::total           4637440                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        20696                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        10178                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        24016                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        14351                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        10224                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        15271                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        15118                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         7920                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                118074                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           36230                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                36230                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        45848                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     24970005                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        49467                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     12279895                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        48261                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     28975630                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        48261                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     17314676                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        48261                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     12335395                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        41021                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     18424669                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        41021                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     18240072                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        39815                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      9555587                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               142457882                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        45848                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        49467                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        48261                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        48261                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        48261                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        41021                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        41021                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        39815                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             361954                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          43711986                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               43711986                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          43711986                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        45848                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     24970005                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        49467                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     12279895                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        48261                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     28975630                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        48261                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     17314676                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        48261                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     12335395                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        41021                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     18424669                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        41021                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     18240072                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        39815                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      9555587                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              186169868                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus0.numCycles               254414412                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20718864                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16942120                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2024724                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8692498                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8189261                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2134084                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90272                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    201274383                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             117533361                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20718864                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10323345                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24641861                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5866536                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3402172                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12374617                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2041274                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    233115705                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.616147                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.967311                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       208473844     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1336862      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2112876      0.91%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3363010      1.44%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1390894      0.60%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1561631      0.67%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1658385      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1085823      0.47%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12132380      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    233115705                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081437                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.461976                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       199466781                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5224250                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24565291                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        62563                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3796817                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3399233                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          473                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     143547549                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         3050                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3796817                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       199766714                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1672697                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2692441                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24331469                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       855562                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     143470489                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        18266                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        246729                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       324303                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        28549                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    199188756                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    667403734                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    667403734                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170241825                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        28946897                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        36516                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20052                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2609784                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13678663                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7352259                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       221835                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1669833                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143282511                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        36612                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        135691975                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       166231                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     18057257                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     40037972                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         3406                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    233115705                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.582080                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.273881                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    175898937     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22967368      9.85%     85.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12562310      5.39%     90.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8555798      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8000462      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2303712      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1797244      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       610271      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       419603      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    233115705                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          31592     12.49%     12.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         97778     38.65%     51.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       123604     48.86%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113670055     83.77%     83.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2142998      1.58%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16461      0.01%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12545275      9.25%     94.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7317186      5.39%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     135691975                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.533350                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             252974                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001864                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    504918857                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    161377899                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133509014                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     135944949                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       407946                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2442264                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          376                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1553                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       209241                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         8458                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3796817                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1154926                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       121858                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143319257                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        43680                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13678663                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7352259                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20028                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         89795                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           31                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1553                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1186761                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1150913                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2337674                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    133758335                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11798694                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1933637                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  134                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19114173                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18823852                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7315479                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.525750                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133510008                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133509014                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         78059470                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        203920955                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.524770                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.382793                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122574593                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20744860                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33206                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2067737                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    229318888                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.534516                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.387992                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    179548931     78.30%     78.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24104732     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9386843      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5052299      2.20%     95.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3788236      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2115180      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1302406      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1166090      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2854171      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    229318888                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122574593                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18379417                       # Number of memory references committed
system.switch_cpus0.commit.loads             11236399                       # Number of loads committed
system.switch_cpus0.commit.membars              16566                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17595164                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110448787                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2490081                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2854171                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           369783494                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290435959                       # The number of ROB writes
system.switch_cpus0.timesIdled                3241839                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               21298707                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122574593                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.544144                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.544144                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.393059                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.393059                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       603208375                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      185065164                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      133885190                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus1.numCycles               254414412                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21034836                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17211091                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2060859                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8851435                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8290126                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2175963                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93976                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    202811601                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             117561928                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21034836                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10466089                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24557940                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5602363                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4347112                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12407791                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2062232                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    235231401                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.613838                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.956044                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       210673461     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1150857      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1821093      0.77%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2466336      1.05%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2535715      1.08%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2145781      0.91%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1196545      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1782132      0.76%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11459481      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    235231401                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.082679                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.462088                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       200753990                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6422122                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24514126                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        26783                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3514377                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3462087                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          372                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     144285471                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1944                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3514377                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       201304583                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1362318                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3801577                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23997354                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1251189                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     144232714                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          167                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        170505                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       545891                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    201286454                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    670946255                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    670946255                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    174757279                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        26529175                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36217                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        19037                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3745706                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13514725                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7319148                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        85882                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1773139                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         144059175                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36349                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        136931070                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        18772                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     15731364                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     37491246                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1700                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    235231401                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.582112                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.272638                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    177230199     75.34%     75.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23892542     10.16%     85.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12101655      5.14%     90.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9080910      3.86%     94.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7138499      3.03%     97.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2887922      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1824528      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       949454      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       125692      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    235231401                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          25538     11.22%     11.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         83377     36.62%     47.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       118763     52.16%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    115167928     84.11%     84.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2038922      1.49%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17177      0.01%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12411528      9.06%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7295515      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     136931070                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.538221                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             227678                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001663                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    509339991                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    159827461                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    134866961                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     137158748                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       279578                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2161904                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          119                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          575                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        96812                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3514377                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1079353                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       121914                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    144095664                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        52558                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13514725                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7319148                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        19040                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        103194                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          575                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1201191                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1154530                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2355721                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    135030703                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11678858                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1900367                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  140                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18974087                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19196664                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7295229                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.530751                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             134867204                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            134866961                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         77419828                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        208596352                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.530107                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.371147                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101871819                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125352031                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18743670                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34649                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2086854                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    231717024                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.540970                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.389417                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    180271738     77.80%     77.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25510433     11.01%     88.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9626803      4.15%     92.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4586053      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3887766      1.68%     96.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2219053      0.96%     97.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1930805      0.83%     98.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       876310      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2808063      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    231717024                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101871819                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125352031                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18575157                       # Number of memory references committed
system.switch_cpus1.commit.loads             11352821                       # Number of loads committed
system.switch_cpus1.commit.membars              17286                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18075807                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112940817                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2581269                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2808063                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           373003960                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          291705834                       # The number of ROB writes
system.switch_cpus1.timesIdled                3074944                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               19183011                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101871819                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125352031                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101871819                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.497397                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.497397                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.400417                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.400417                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       607756339                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      187881685                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      133748661                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34618                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus2.numCycles               254414412                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        19873356                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     17932226                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1040682                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      7490090                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         7106734                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1099458                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        46182                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    210630371                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             125063907                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           19873356                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      8206192                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             24728505                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        3264249                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4643959                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12089470                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1046261                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    242200471                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.605797                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.934329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       217471966     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          883531      0.36%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1805533      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          752642      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         4113921      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3654145      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          710539      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1483333      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        11324861      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    242200471                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.078114                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.491576                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       209504714                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5782313                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24638656                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        77656                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       2197129                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      1744878                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          507                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     146656527                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2761                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       2197129                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       209713377                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        4051578                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1073224                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         24518728                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       646432                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     146581216                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          101                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        274275                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       236082                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         2857                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    172089458                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    690452077                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    690452077                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    152779990                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        19309457                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        17022                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         8592                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          1639855                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     34595318                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     17504310                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       160169                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       851352                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         146296604                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        17074                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        140724272                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        71904                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     11182493                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     26766700                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           88                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    242200471                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.581024                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.378714                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    192246361     79.37%     79.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     14917019      6.16%     85.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12288501      5.07%     90.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      5311027      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6728535      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      6529099      2.70%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3705033      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       291831      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       183065      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    242200471                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         356402     11.08%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       2780401     86.42%     97.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        80601      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     88270113     62.73%     62.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1229468      0.87%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         8428      0.01%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     33749755     23.98%     87.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     17466508     12.41%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     140724272                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.553130                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            3217404                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.022863                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    526938323                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    157499708                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    139527748                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143941676                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       252348                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      1316832                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          561                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         3543                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       104085                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads        12464                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       2197129                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        3691378                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       180970                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    146313756                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         1340                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     34595318                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     17504310                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         8594                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        124033                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           67                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         3543                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       607368                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       614166                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1221534                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    139740456                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     33634409                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       983816                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   78                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            51099478                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18309308                       # Number of branches executed
system.switch_cpus2.iew.exec_stores          17465069                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.549263                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             139532252                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            139527748                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         75345707                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        148427450                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.548427                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.507627                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    113399519                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    133263389                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     13064332                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        16986                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1063572                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    240003342                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.555256                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.379115                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    191710069     79.88%     79.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     17598105      7.33%     87.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8267188      3.44%     90.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      8178945      3.41%     94.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2222901      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      9522180      3.97%     98.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       710725      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       518613      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      1274616      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    240003342                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    113399519                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     133263389                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              50678710                       # Number of memory references committed
system.switch_cpus2.commit.loads             33278485                       # Number of loads committed
system.switch_cpus2.commit.membars               8480                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17598241                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        118503163                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1290844                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      1274616                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           385056109                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          294852779                       # The number of ROB writes
system.switch_cpus2.timesIdled                4622513                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               12213941                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          113399519                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            133263389                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    113399519                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.243523                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.243523                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.445728                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.445728                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       690866831                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      162023232                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      174667354                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         16960                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus3.numCycles               254414412                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        20809428                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     17066531                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2036950                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8659717                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8137160                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2134289                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        91525                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    198558652                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             118226838                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           20809428                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10271449                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             26009267                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5773057                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       6142276                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         12230044                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      2021347                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    234414542                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.616710                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.968095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       208405275     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2814287      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3260127      1.39%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         1792064      0.76%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2079362      0.89%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1138395      0.49%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          769513      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2015492      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12140027      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    234414542                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081793                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.464702                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       196979427                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      7752238                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25802399                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       195148                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3685328                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3376054                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        19013                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     144332710                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        94299                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3685328                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       197283188                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        2778471                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      4116821                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         25706378                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       844354                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     144241346                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          205                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        221312                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       392009                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    200470093                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    671605022                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    671605022                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    171273564                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        29196511                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38034                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        21351                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2264662                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13764123                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7496603                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       198733                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1663429                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         144028264                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38133                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        136132275                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       187425                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     17945304                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     41469472                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         4492                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    234414542                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.580733                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.270037                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    177050167     75.53%     75.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     23074897      9.84%     85.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12397377      5.29%     90.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8579420      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7503480      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3842034      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       918764      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       599534      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       448869      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    234414542                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          36159     12.24%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        126838     42.92%     55.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       132504     44.84%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    113959508     83.71%     83.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2128923      1.56%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16679      0.01%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12578348      9.24%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7448817      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     136132275                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.535081                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             295501                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002171                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    507162018                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    162012986                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    133887732                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     136427776                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       345701                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2415485                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          653                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         1288                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       153867                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         8337                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3685328                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        2291578                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       147493                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    144066517                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        54420                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13764123                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7496603                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        21333                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        104804                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         1288                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1179410                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1145071                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2324481                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    134136139                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11816000                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1996136                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  120                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19263078                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18773091                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7447078                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.527235                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             133890103                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            133887732                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         79582502                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        208443469                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.526258                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381794                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    100576229                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    123394754                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     20673145                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33641                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2048886                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    230729214                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.534803                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.353936                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    180325744     78.15%     78.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23373655     10.13%     88.29% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9791421      4.24%     92.53% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5887167      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4077260      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2631191      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1365389      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1099669      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2177718      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    230729214                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    100576229                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     123394754                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18691374                       # Number of memory references committed
system.switch_cpus3.commit.loads             11348638                       # Number of loads committed
system.switch_cpus3.commit.membars              16784                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17659846                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        111245377                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2510475                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2177718                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           372618719                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          291821216                       # The number of ROB writes
system.switch_cpus3.timesIdled                3038469                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               19999870                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          100576229                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            123394754                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    100576229                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.529568                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.529568                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.395324                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.395324                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       605078645                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      185829889                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      134695916                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33610                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus4.numCycles               254414412                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        21034930                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     17210480                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      2060864                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8864236                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         8294406                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2175996                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        94141                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    202806307                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             117549247                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           21034930                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     10470402                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             24555278                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5600081                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       4351190                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         12407561                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      2062552                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    235225248                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.613782                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.955905                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       210669970     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         1149790      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1821112      0.77%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         2464255      1.05%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         2535880      1.08%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         2147367      0.91%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6         1199763      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         1783462      0.76%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        11453649      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    235225248                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.082680                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.462038                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       200744902                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      6429800                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         24511890                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        26552                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3512101                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3462707                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          373                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     144269842                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1960                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3512101                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       201296397                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        1361072                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      3808881                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         23994103                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles      1252691                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     144216627                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          160                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        170563                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       546503                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    201251404                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    670876725                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    670876725                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    174745690                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        26505697                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        36253                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        19076                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          3745243                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     13512493                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      7318495                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        85909                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1817797                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         144043388                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        36379                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        136914557                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        18819                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     15727479                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     37494118                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         1733                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    235225248                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.582057                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.272305                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    177194974     75.33%     75.33% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     23932469     10.17%     85.50% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     12110482      5.15%     90.65% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      9070304      3.86%     94.51% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      7131980      3.03%     97.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      2889142      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      1819699      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       951196      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       125002      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    235225248                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          25622     11.25%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         83386     36.62%     47.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       118715     52.13%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    115154912     84.11%     84.11% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      2038348      1.49%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        17176      0.01%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     12409205      9.06%     94.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      7294916      5.33%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     136914557                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.538156                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             227723                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001663                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    509300904                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    159807813                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    134854720                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     137142280                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       277214                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2160414                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          138                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          571                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        96626                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3512101                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        1077530                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       122007                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    144079906                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        52306                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     13512493                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      7318495                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        19077                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        103168                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          571                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1201927                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1153461                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2355388                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    135018484                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     11676381                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1896073                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  139                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            18971014                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        19195354                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           7294633                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.530703                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             134854961                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            134854720                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         77410581                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        208575819                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.530059                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371139                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    101865057                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    125343765                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     18736171                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        34646                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      2086853                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    231713147                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.540944                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.388892                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    180244151     77.79%     77.79% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     25534462     11.02%     88.81% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9622725      4.15%     92.96% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      4586851      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      3905688      1.69%     96.63% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      2220001      0.96%     97.58% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1917996      0.83%     98.41% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       877617      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2803656      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    231713147                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    101865057                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     125343765                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              18573948                       # Number of memory references committed
system.switch_cpus4.commit.loads             11352079                       # Number of loads committed
system.switch_cpus4.commit.membars              17284                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          18074641                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        112933357                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2581105                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2803656                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           372988725                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          291672033                       # The number of ROB writes
system.switch_cpus4.timesIdled                3074882                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               19189164                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          101865057                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            125343765                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    101865057                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.497563                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.497563                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.400390                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.400390                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       607702013                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      187859830                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      133733047                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         34616                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus5.numCycles               254414412                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        19371864                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     17297728                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1545803                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups     12969184                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits        12650997                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         1163497                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        46837                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    204807887                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             110007583                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           19371864                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     13814494                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             24532847                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5059235                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       2915432                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines         12390593                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1517242                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    235760944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.522798                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.764707                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       211228097     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         3740094      1.59%     91.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1887111      0.80%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3701417      1.57%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1189414      0.50%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         3428646      1.45%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          541301      0.23%     95.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          870932      0.37%     96.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         9173932      3.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    235760944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.076143                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.432395                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       202384804                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      5385667                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         24483973                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        19869                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3486627                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      1828768                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred        18127                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     123059543                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts        34299                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3486627                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       202657187                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        3223361                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      1335090                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         24235494                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       823181                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     122888875                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          137                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         95362                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       654739                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    161066581                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    556944851                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    556944851                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    130697810                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        30368729                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        16487                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         8337                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1795770                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     22166593                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      3598859                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        23287                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       817363                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         122254652                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        16548                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        114502695                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        73947                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     21982044                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     45068589                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          108                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    235760944                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.485673                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.098045                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    185530244     78.69%     78.69% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     15849926      6.72%     85.42% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     16783252      7.12%     92.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      9762137      4.14%     96.68% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      5023440      2.13%     98.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      1258058      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1490204      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        34884      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        28799      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    235760944                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         191573     57.40%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         77482     23.22%     80.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        64692     19.38%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     89791579     78.42%     78.42% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       897503      0.78%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         8151      0.01%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     20237290     17.67%     96.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      3568172      3.12%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     114502695                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.450064                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             333747                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002915                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    465174024                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    144253554                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    111598334                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     114836442                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        89465                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      4501095                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          113                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          318                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        82384                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3486627                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        2160458                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       102352                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    122271287                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        14860                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     22166593                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      3598859                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         8336                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         40579                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents         1900                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          318                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1045102                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       593026                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      1638128                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    113050419                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     19947177                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1452272                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   87                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            23515154                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        17186276                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           3567977                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.444355                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             111623578                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            111598334                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         67537673                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        147079954                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.438648                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.459190                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     88940744                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    100130138                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     22145599                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        16440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1536110                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    232274317                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.431086                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.301945                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    194990698     83.95%     83.95% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     14647992      6.31%     90.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      9413301      4.05%     94.31% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      2960748      1.27%     95.58% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      4918807      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       957209      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       607782      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       556905      0.24%     98.61% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      3220875      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    232274317                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     88940744                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     100130138                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              21181970                       # Number of memory references committed
system.switch_cpus5.commit.loads             17665498                       # Number of loads committed
system.switch_cpus5.commit.membars               8202                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          15363274                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         87504407                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      1251778                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      3220875                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           351328841                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          248040866                       # The number of ROB writes
system.switch_cpus5.timesIdled                4549905                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               18653468                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           88940744                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            100130138                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     88940744                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.860493                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.860493                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.349590                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.349590                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       525487589                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      145413561                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      130699224                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         16424                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus6.numCycles               254414412                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        19372192                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     17298343                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1544488                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups     12971464                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits        12652546                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         1163474                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        46782                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    204835048                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             110023502                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           19372192                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     13816020                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             24537194                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5055359                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       2912670                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines         12391114                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1515976                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    235787127                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.522813                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.764752                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       211249933     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         3741119      1.59%     91.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1889678      0.80%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         3702359      1.57%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1186924      0.50%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         3429606      1.45%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          539782      0.23%     95.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          871092      0.37%     96.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         9176634      3.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    235787127                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.076144                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.432458                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       202415680                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      5379116                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         24488669                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        19605                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3484053                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      1828358                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred        18138                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     123077392                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        34341                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3484053                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       202687367                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        3210676                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      1342696                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         24240597                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       821734                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     122906542                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          136                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         94870                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       654107                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    161078989                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    557034743                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    557034743                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    130746157                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        30332822                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        16520                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         8368                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1794569                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     22174347                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      3600299                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        23733                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       818876                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         122275392                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        16578                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        114529692                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        73778                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     21965166                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     45040811                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          134                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    235787127                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.485733                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.098087                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    185546254     78.69%     78.69% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     15848721      6.72%     85.41% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     16791410      7.12%     92.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      9762472      4.14%     96.68% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      5026106      2.13%     98.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      1259297      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      1489095      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        34920      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        28852      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    235787127                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         192047     57.47%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         77408     23.16%     80.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        64714     19.37%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     89809548     78.42%     78.42% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       897923      0.78%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         8153      0.01%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     20244503     17.68%     96.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      3569565      3.12%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     114529692                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.450170                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             334169                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002918                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    465254458                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    144257445                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    111626944                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     114863861                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        90346                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      4501248                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          109                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          317                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        82782                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3484053                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        2149840                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       102522                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    122292066                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        15685                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     22174347                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      3600299                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         8364                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         40817                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents         1890                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          317                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1043563                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       592526                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      1636089                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    113077274                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     19952825                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1452418                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   96                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            23522182                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        17190619                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           3569357                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.444461                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             111652396                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            111626944                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         67560088                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        147119760                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.438760                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.459218                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     88975116                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    100167877                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     22128615                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        16444                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1534793                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    232303074                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.431195                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.302109                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    195007296     83.95%     83.95% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     14650544      6.31%     90.25% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      9416600      4.05%     94.31% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      2964161      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4920256      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       956921      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       607861      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       556625      0.24%     98.61% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      3222810      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    232303074                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     88975116                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     100167877                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              21190612                       # Number of memory references committed
system.switch_cpus6.commit.loads             17673095                       # Number of loads committed
system.switch_cpus6.commit.membars               8204                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          15369155                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         87537107                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      1252161                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      3222810                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           351376418                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          248079790                       # The number of ROB writes
system.switch_cpus6.timesIdled                4550036                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               18627285                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           88975116                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            100167877                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     88975116                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.859388                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.859388                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.349725                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.349725                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       525622062                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      145444473                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      130723566                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         16428                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  56                       # Number of system calls
system.switch_cpus7.numCycles               254414412                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        23114257                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     19247542                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      2103524                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      8945128                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         8460313                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2489153                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        97609                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    201192799                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             126818421                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           23114257                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     10949466                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             26440519                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5850731                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       6318266                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         12494698                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      2011054                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    237679775                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.655753                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     2.031191                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       211239256     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1620935      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         2043395      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         3257661      1.37%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1369461      0.58%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1754654      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         2046320      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          935154      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        13412939      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    237679775                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.090853                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.498472                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       200011590                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      7612954                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         26315161                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        12352                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3727717                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3515457                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          474                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     155023477                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2471                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3727717                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       200213733                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         644787                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      6404625                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         26125404                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       563501                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     154069816                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          154                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         81159                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       393316                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    215200279                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    716506108                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    716506108                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    180124156                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        35076120                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        37705                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        19842                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          1983052                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     14430788                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      7538702                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        84423                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1704531                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         150430430                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        37836                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        144336840                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       142494                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     18215709                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     37075047                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         1807                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    237679775                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.607274                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.328058                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    176523788     74.27%     74.27% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     27893999     11.74%     86.01% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     11399631      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      6390202      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      8664031      3.65%     97.14% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2664474      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      2621828      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7      1411065      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       110757      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    237679775                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu         994399     79.02%     79.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead        135325     10.75%     89.77% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       128697     10.23%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    121603949     84.25%     84.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      1973295      1.37%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        17863      0.01%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     13226200      9.16%     94.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      7515533      5.21%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     144336840                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.567330                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt            1258421                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.008719                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    527754370                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    168684673                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    140583995                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     145595261                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       106846                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2723662                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          699                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        99398                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked           12                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3727717                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         490700                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        61980                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    150468275                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts       117064                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     14430788                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      7538702                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        19842                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         54197                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           58                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          699                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1248878                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1177708                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2426586                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    141825203                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     13009853                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      2511637                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    9                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            20524841                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        20057406                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           7514988                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.557457                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             140584321                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            140583995                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         84241362                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        226341161                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.552579                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.372188                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    104791947                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    129128071                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     21340853                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        36029                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2121557                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    233952058                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.551942                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.372442                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    179300287     76.64%     76.64% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     27697499     11.84%     88.48% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2     10057362      4.30%     92.78% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      5008567      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      4581621      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      1923814      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1905683      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       907305      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2569920      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    233952058                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    104791947                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     129128071                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              19146429                       # Number of memory references committed
system.switch_cpus7.commit.loads             11707125                       # Number of loads committed
system.switch_cpus7.commit.membars              17974                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          18716843                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        116257275                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2666467                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2569920                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           381850334                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          304665586                       # The number of ROB writes
system.switch_cpus7.timesIdled                3055008                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               16734637                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          104791947                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            129128071                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    104791947                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.427805                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.427805                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.411895                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.411895                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       638160109                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      196456842                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      143365249                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         35998                       # number of misc regfile writes
system.l2.replacements                         118091                       # number of replacements
system.l2.tagsinuse                      32764.583744                       # Cycle average of tags in use
system.l2.total_refs                          1732568                       # Total number of references to valid blocks.
system.l2.sampled_refs                         150853                       # Sample count of references to valid blocks.
system.l2.avg_refs                          11.485141                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           199.208816                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.332985                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3691.884687                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.711958                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2098.034314                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      8.936425                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   4917.128668                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      7.725308                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2930.350169                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst      9.616821                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   2119.213308                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst      6.781155                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   3018.358219                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst      8.107383                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   2950.838398                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst      6.567095                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   1633.353254                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1491.410157                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            929.058912                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1409.946847                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1204.985310                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data            940.034631                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           1170.281459                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           1206.876316                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data            786.841148                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.006079                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000285                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.112667                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000296                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.064027                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000273                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.150059                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000236                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.089427                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000293                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.064673                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000207                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.092113                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000247                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.090052                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000200                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.049846                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.045514                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.028353                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.043028                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.036773                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.028688                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.035714                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.036831                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.024012                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999896                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        52080                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        31332                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        57069                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        41967                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        31281                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        40275                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        40522                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        28785                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  323322                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            96171                       # number of Writeback hits
system.l2.Writeback_hits::total                 96171                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data          137                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           78                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          153                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           72                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           73                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data          211                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1036                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        52217                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        31488                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        57147                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        42123                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        31434                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        40347                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        40595                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        28996                       # number of demand (read+write) hits
system.l2.demand_hits::total                   324358                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        52217                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        31488                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        57147                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        42123                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        31434                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        40347                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        40595                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        28996                       # number of overall hits
system.l2.overall_hits::total                  324358                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        20696                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        10178                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        24016                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        14345                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data        10224                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data        15271                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data        15118                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           33                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         7920                       # number of ReadReq misses
system.l2.ReadReq_misses::total                118068                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   6                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        20696                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        10178                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        24016                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        14351                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data        10224                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data        15271                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data        15118                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         7920                       # number of demand (read+write) misses
system.l2.demand_misses::total                 118074                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        20696                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        10178                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        24016                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        14351                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data        10224                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data        15271                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data        15118                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         7920                       # number of overall misses
system.l2.overall_misses::total                118074                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5673270                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   3396317190                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      6199303                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1669079594                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      6235382                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   3920210539                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5999464                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   2369935058                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5985828                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   1676820259                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5388912                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   2487125711                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5109548                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   2465365301                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5009387                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   1303449574                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     19333904320                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data      1038362                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1038362                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5673270                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   3396317190                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      6199303                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1669079594                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      6235382                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   3920210539                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5999464                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   2370973420                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5985828                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   1676820259                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5388912                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   2487125711                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5109548                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   2465365301                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5009387                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   1303449574                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19334942682                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5673270                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   3396317190                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      6199303                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1669079594                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      6235382                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   3920210539                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5999464                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   2370973420                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5985828                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   1676820259                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5388912                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   2487125711                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5109548                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   2465365301                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5009387                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   1303449574                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19334942682                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        72776                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        41510                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        81085                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        56312                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        41505                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        55546                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        55640                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        36705                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              441390                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        96171                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             96171                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data          137                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          156                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           78                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          162                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data          153                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           72                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           73                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data          211                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1042                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        72913                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        41666                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        81163                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        56474                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        41658                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        55618                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        55713                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        36916                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               442432                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        72913                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        41666                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        81163                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        56474                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        41658                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        55618                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        55713                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        36916                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              442432                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.284379                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.245194                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.296183                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.254741                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.952381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.246332                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.274925                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.271711                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.942857                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.215774                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.267491                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.037037                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.005758                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.283845                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.244276                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.295898                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.254117                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.952381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.245427                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.274569                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.271355                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.942857                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.214541                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.266875                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.283845                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.244276                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.295898                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.254117                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.952381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.245427                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.274569                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.271355                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.942857                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.214541                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.266875                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 149296.578947                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 164105.005315                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 151202.512195                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 163988.955983                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 155884.550000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 163233.283603                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 149986.600000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 165209.833252                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 149645.700000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 164008.241295                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 158497.411765                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 162865.936153                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 150280.823529                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 163074.831393                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 151799.606061                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 164576.966414                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 163752.281058                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 173060.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 173060.333333                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 149296.578947                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 164105.005315                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 151202.512195                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 163988.955983                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 155884.550000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 163233.283603                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 149986.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 165213.115462                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 149645.700000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 164008.241295                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 158497.411765                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 162865.936153                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 150280.823529                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 163074.831393                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 151799.606061                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 164576.966414                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 163752.754053                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 149296.578947                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 164105.005315                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 151202.512195                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 163988.955983                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 155884.550000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 163233.283603                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 149986.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 165213.115462                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 149645.700000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 164008.241295                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 158497.411765                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 162865.936153                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 150280.823529                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 163074.831393                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 151799.606061                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 164576.966414                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 163752.754053                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                36230                       # number of writebacks
system.l2.writebacks::total                     36230                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        20696                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        10178                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        24016                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        14345                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data        10224                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data        15271                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data        15118                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         7920                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           118068                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              6                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        20696                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        10178                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        24016                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        14351                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data        10224                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data        15271                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data        15118                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         7920                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            118074                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        20696                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        10178                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        24016                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        14351                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data        10224                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data        15271                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data        15118                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         7920                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           118074                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3457595                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2190862849                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3813444                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1076310835                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3904673                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   2521756523                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3669982                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   1534248166                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3657427                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data   1081333054                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3411979                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data   1597311435                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3133003                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data   1584451361                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3085854                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data    842227345                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  12456635525                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       689010                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       689010                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3457595                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   2190862849                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3813444                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1076310835                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3904673                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   2521756523                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3669982                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   1534937176                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3657427                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data   1081333054                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3411979                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data   1597311435                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3133003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data   1584451361                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3085854                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data    842227345                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12457324535                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3457595                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   2190862849                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3813444                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1076310835                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3904673                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   2521756523                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3669982                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   1534937176                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3657427                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data   1081333054                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3411979                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data   1597311435                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3133003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data   1584451361                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3085854                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data    842227345                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12457324535                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.284379                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.245194                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.296183                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.254741                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.246332                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.274925                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.271711                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.942857                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.215774                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.267491                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.037037                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.005758                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.283845                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.244276                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.295898                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.254117                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.952381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.245427                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.274569                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.271355                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.942857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.214541                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.266875                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.283845                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.244276                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.295898                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.254117                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.952381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.245427                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.274569                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.271355                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.942857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.214541                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.266875                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 90989.342105                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 105859.240868                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 93010.829268                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 105748.755649                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 97616.825000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 105003.186334                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 91749.550000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 106953.514535                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 91435.675000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 105764.187598                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 100352.323529                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 104597.697269                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 92147.147059                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 104805.619857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 93510.727273                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 106341.836490                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 105503.908976                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       114835                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total       114835                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 90989.342105                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 105859.240868                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 93010.829268                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 105748.755649                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 97616.825000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 105003.186334                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 91749.550000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 106956.809700                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 91435.675000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 105764.187598                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 100352.323529                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 104597.697269                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 92147.147059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 104805.619857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 93510.727273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 106341.836490                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105504.383141                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 90989.342105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 105859.240868                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 93010.829268                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 105748.755649                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 97616.825000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 105003.186334                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 91749.550000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 106956.809700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 91435.675000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 105764.187598                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 100352.323529                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 104597.697269                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 92147.147059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 104805.619857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 93510.727273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 106341.836490                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105504.383141                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               527.674932                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012382617                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1913766.761815                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    37.674932                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          490                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.060376                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.785256                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.845633                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12374568                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12374568                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12374568                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12374568                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12374568                       # number of overall hits
system.cpu0.icache.overall_hits::total       12374568                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           49                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           49                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           49                       # number of overall misses
system.cpu0.icache.overall_misses::total           49                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7412932                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7412932                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7412932                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7412932                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7412932                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7412932                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12374617                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12374617                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12374617                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12374617                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12374617                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12374617                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 151284.326531                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 151284.326531                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 151284.326531                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 151284.326531                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 151284.326531                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 151284.326531                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           10                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           10                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6118076                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6118076                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6118076                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6118076                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6118076                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6118076                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 156873.743590                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 156873.743590                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 156873.743590                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 156873.743590                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 156873.743590                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 156873.743590                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72913                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180704473                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73169                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2469.686247                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.203544                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.796456                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.914858                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.085142                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8581871                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8581871                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7108669                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7108669                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        19843                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        19843                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16588                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16588                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15690540                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15690540                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15690540                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15690540                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       185429                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       185429                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          832                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          832                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       186261                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        186261                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       186261                       # number of overall misses
system.cpu0.dcache.overall_misses::total       186261                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  20682064468                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  20682064468                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     70408855                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     70408855                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  20752473323                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  20752473323                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  20752473323                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  20752473323                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8767300                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8767300                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7109501                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7109501                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        19843                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        19843                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16588                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16588                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     15876801                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15876801                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     15876801                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15876801                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021150                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021150                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000117                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000117                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011732                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011732                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011732                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011732                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 111536.299435                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 111536.299435                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 84626.027644                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 84626.027644                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 111416.095280                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 111416.095280                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 111416.095280                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 111416.095280                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        13430                       # number of writebacks
system.cpu0.dcache.writebacks::total            13430                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       112653                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       112653                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          695                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          695                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       113348                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       113348                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       113348                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       113348                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72776                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72776                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          137                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          137                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72913                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72913                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72913                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72913                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7043247882                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7043247882                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      9016825                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9016825                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7052264707                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7052264707                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7052264707                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7052264707                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008301                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008301                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004592                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004592                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004592                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004592                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 96779.815901                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 96779.815901                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 65816.240876                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 65816.240876                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 96721.636841                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 96721.636841                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 96721.636841                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 96721.636841                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               516.913307                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006670841                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1943380.001931                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    41.913307                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.067169                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.828387                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12407739                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12407739                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12407739                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12407739                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12407739                       # number of overall hits
system.cpu1.icache.overall_hits::total       12407739                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           52                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           52                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           52                       # number of overall misses
system.cpu1.icache.overall_misses::total           52                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      8096034                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8096034                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      8096034                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8096034                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      8096034                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8096034                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12407791                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12407791                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12407791                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12407791                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12407791                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12407791                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 155692.961538                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 155692.961538                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 155692.961538                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 155692.961538                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 155692.961538                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 155692.961538                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6816835                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6816835                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6816835                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6816835                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6816835                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6816835                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 158531.046512                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 158531.046512                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 158531.046512                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 158531.046512                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 158531.046512                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 158531.046512                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 41666                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165985794                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 41922                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3959.395878                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.522139                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.477861                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.912196                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.087804                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8538532                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8538532                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7188166                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7188166                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18904                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18904                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17309                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17309                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15726698                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15726698                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15726698                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15726698                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       133315                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       133315                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          921                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          921                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       134236                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        134236                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       134236                       # number of overall misses
system.cpu1.dcache.overall_misses::total       134236                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  15210419107                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  15210419107                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     78542941                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     78542941                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  15288962048                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  15288962048                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  15288962048                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  15288962048                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8671847                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8671847                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7189087                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7189087                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18904                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18904                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17309                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17309                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15860934                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15860934                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15860934                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15860934                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015373                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015373                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000128                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000128                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008463                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008463                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008463                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008463                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 114093.831204                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 114093.831204                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 85280.066232                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 85280.066232                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 113896.138502                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 113896.138502                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 113896.138502                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 113896.138502                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8827                       # number of writebacks
system.cpu1.dcache.writebacks::total             8827                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        91805                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        91805                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          765                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          765                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        92570                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        92570                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        92570                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        92570                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        41510                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        41510                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          156                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          156                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        41666                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        41666                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        41666                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        41666                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3831395549                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3831395549                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     10207674                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     10207674                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3841603223                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3841603223                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3841603223                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3841603223                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004787                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004787                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002627                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002627                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002627                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002627                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92300.543219                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92300.543219                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 65433.807692                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65433.807692                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 92199.952551                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 92199.952551                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 92199.952551                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 92199.952551                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     2                       # number of replacements
system.cpu2.icache.tagsinuse               580.378075                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1037030741                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   584                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1775737.570205                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    39.336035                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   541.042040                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.063039                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.867055                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.930093                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12089415                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12089415                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12089415                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12089415                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12089415                       # number of overall hits
system.cpu2.icache.overall_hits::total       12089415                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           55                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           55                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           55                       # number of overall misses
system.cpu2.icache.overall_misses::total           55                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      8605760                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      8605760                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      8605760                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      8605760                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      8605760                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      8605760                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12089470                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12089470                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12089470                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12089470                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12089470                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12089470                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 156468.363636                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 156468.363636                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 156468.363636                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 156468.363636                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 156468.363636                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 156468.363636                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           14                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           14                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           14                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6790414                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6790414                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6790414                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6790414                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6790414                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6790414                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 165619.853659                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 165619.853659                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 165619.853659                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 165619.853659                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 165619.853659                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 165619.853659                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 81163                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               448685107                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 81419                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               5510.815743                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   111.908018                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   144.091982                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.437141                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.562859                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     31747329                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       31747329                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     17382758                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      17382758                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         8491                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         8491                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         8480                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         8480                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     49130087                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        49130087                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     49130087                       # number of overall hits
system.cpu2.dcache.overall_hits::total       49130087                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       284418                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       284418                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          259                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          259                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       284677                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        284677                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       284677                       # number of overall misses
system.cpu2.dcache.overall_misses::total       284677                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  31301520967                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  31301520967                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     22079182                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     22079182                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  31323600149                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  31323600149                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  31323600149                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  31323600149                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     32031747                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     32031747                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     17383017                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     17383017                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         8491                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         8491                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         8480                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         8480                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     49414764                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     49414764                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     49414764                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     49414764                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.008879                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.008879                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000015                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005761                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005761                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005761                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005761                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 110054.641292                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 110054.641292                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 85247.806950                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 85247.806950                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 110032.071959                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 110032.071959                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 110032.071959                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 110032.071959                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        20661                       # number of writebacks
system.cpu2.dcache.writebacks::total            20661                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       203333                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       203333                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          181                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          181                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       203514                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       203514                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       203514                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       203514                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        81085                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        81085                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           78                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           78                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        81163                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        81163                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        81163                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        81163                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   8091637692                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   8091637692                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      5358980                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      5358980                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   8096996672                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   8096996672                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   8096996672                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   8096996672                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002531                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002531                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001642                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001642                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001642                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001642                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 99792.041586                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 99792.041586                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 68704.871795                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 68704.871795                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 99762.165913                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 99762.165913                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 99762.165913                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 99762.165913                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               520.539458                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1007792439                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   523                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1926945.390057                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    38.539458                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.061762                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.834198                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12229993                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12229993                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12229993                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12229993                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12229993                       # number of overall hits
system.cpu3.icache.overall_hits::total       12229993                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           51                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           51                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           51                       # number of overall misses
system.cpu3.icache.overall_misses::total           51                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      8036453                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      8036453                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      8036453                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      8036453                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      8036453                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      8036453                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12230044                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12230044                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12230044                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12230044                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12230044                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12230044                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 157577.509804                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 157577.509804                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 157577.509804                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 157577.509804                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 157577.509804                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 157577.509804                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           10                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           10                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6553619                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6553619                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6553619                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6553619                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6553619                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6553619                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 159844.365854                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 159844.365854                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 159844.365854                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 159844.365854                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 159844.365854                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 159844.365854                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 56474                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172052748                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 56730                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3032.835325                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.870383                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.129617                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.913556                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.086444                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8620291                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8620291                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7302870                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7302870                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17948                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17948                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16805                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16805                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15923161                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15923161                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15923161                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15923161                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       193562                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       193562                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3881                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3881                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       197443                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        197443                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       197443                       # number of overall misses
system.cpu3.dcache.overall_misses::total       197443                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  23258027526                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  23258027526                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    481566834                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    481566834                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  23739594360                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  23739594360                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  23739594360                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  23739594360                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8813853                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8813853                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7306751                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7306751                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17948                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17948                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16805                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16805                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16120604                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16120604                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16120604                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16120604                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021961                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021961                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000531                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000531                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012248                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012248                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012248                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012248                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 120158.024437                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 120158.024437                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 124083.183200                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 124083.183200                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 120235.178558                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 120235.178558                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 120235.178558                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 120235.178558                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        22022                       # number of writebacks
system.cpu3.dcache.writebacks::total            22022                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       137250                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       137250                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3719                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3719                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       140969                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       140969                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       140969                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       140969                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        56312                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        56312                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          162                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          162                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        56474                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        56474                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        56474                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        56474                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5293106559                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5293106559                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     11291518                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     11291518                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5304398077                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5304398077                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5304398077                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5304398077                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006389                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006389                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003503                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003503                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003503                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003503                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 93996.067605                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 93996.067605                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 69700.728395                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 69700.728395                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 93926.374562                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 93926.374562                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 93926.374562                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 93926.374562                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               515.978072                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1006670610                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1947138.510638                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    40.978072                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.065670                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.826888                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     12407508                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12407508                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     12407508                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12407508                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     12407508                       # number of overall hits
system.cpu4.icache.overall_hits::total       12407508                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           53                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           53                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           53                       # number of overall misses
system.cpu4.icache.overall_misses::total           53                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      7978266                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7978266                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      7978266                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7978266                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      7978266                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7978266                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     12407561                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12407561                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     12407561                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12407561                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     12407561                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12407561                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 150533.320755                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 150533.320755                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 150533.320755                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 150533.320755                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 150533.320755                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 150533.320755                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           11                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           11                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           42                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           42                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           42                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6612704                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6612704                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6612704                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6612704                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6612704                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6612704                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 157445.333333                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 157445.333333                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 157445.333333                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 157445.333333                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 157445.333333                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 157445.333333                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 41658                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               165985448                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 41914                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               3960.143341                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.522398                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.477602                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.912197                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.087803                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      8538591                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        8538591                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      7187724                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       7187724                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        18942                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        18942                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        17308                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        17308                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     15726315                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        15726315                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     15726315                       # number of overall hits
system.cpu4.dcache.overall_hits::total       15726315                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       133275                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       133275                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          898                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          898                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       134173                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        134173                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       134173                       # number of overall misses
system.cpu4.dcache.overall_misses::total       134173                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  15163955602                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  15163955602                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     76744115                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     76744115                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  15240699717                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  15240699717                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  15240699717                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  15240699717                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      8671866                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      8671866                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      7188622                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      7188622                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        18942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        18942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        17308                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        17308                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     15860488                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     15860488                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     15860488                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     15860488                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.015369                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.015369                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000125                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000125                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008460                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008460                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008460                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008460                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 113779.445522                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 113779.445522                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 85461.152561                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 85461.152561                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 113589.915385                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 113589.915385                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 113589.915385                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 113589.915385                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         8826                       # number of writebacks
system.cpu4.dcache.writebacks::total             8826                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        91770                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        91770                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          745                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          745                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        92515                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        92515                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        92515                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        92515                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        41505                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        41505                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          153                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          153                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        41658                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        41658                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        41658                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        41658                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   3835060116                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   3835060116                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     10091218                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     10091218                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   3845151334                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   3845151334                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   3845151334                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   3845151334                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004786                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004786                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002627                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002627                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002627                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002627                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 92399.954608                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 92399.954608                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 65955.673203                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 65955.673203                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 92302.831005                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 92302.831005                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 92302.831005                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 92302.831005                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     2                       # number of replacements
system.cpu5.icache.tagsinuse               559.238809                       # Cycle average of tags in use
system.cpu5.icache.total_refs               926209095                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1648058.887900                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    34.143759                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   525.095051                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.054718                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.841498                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.896216                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     12390548                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12390548                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     12390548                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12390548                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     12390548                       # number of overall hits
system.cpu5.icache.overall_hits::total       12390548                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           45                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           45                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           45                       # number of overall misses
system.cpu5.icache.overall_misses::total           45                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      7173130                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      7173130                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      7173130                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      7173130                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      7173130                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      7173130                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     12390593                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12390593                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     12390593                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12390593                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     12390593                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12390593                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 159402.888889                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 159402.888889                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 159402.888889                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 159402.888889                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 159402.888889                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 159402.888889                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           10                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           10                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           35                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           35                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           35                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      5830798                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      5830798                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      5830798                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      5830798                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      5830798                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      5830798                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 166594.228571                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 166594.228571                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 166594.228571                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 166594.228571                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 166594.228571                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 166594.228571                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 55618                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               223840904                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 55874                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               4006.172889                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   202.320703                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    53.679297                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.790315                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.209685                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     18222517                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       18222517                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      3499522                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       3499522                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         8266                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         8266                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         8212                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         8212                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     21722039                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        21722039                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     21722039                       # number of overall hits
system.cpu5.dcache.overall_hits::total       21722039                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       189257                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       189257                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          342                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          342                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       189599                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        189599                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       189599                       # number of overall misses
system.cpu5.dcache.overall_misses::total       189599                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  20189972446                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  20189972446                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     30010641                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     30010641                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  20219983087                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  20219983087                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  20219983087                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  20219983087                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     18411774                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     18411774                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      3499864                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      3499864                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         8266                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         8266                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         8212                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         8212                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     21911638                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     21911638                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     21911638                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     21911638                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010279                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010279                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000098                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000098                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008653                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008653                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008653                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008653                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 106680.188558                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 106680.188558                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 87750.412281                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 87750.412281                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 106646.042896                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 106646.042896                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 106646.042896                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 106646.042896                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         7119                       # number of writebacks
system.cpu5.dcache.writebacks::total             7119                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       133711                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       133711                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          270                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          270                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       133981                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       133981                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       133981                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       133981                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        55546                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        55546                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           72                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           72                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        55618                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        55618                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        55618                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        55618                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   5298160564                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   5298160564                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      4792731                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      4792731                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   5302953295                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   5302953295                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   5302953295                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   5302953295                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003017                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003017                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002538                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002538                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002538                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002538                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 95383.296079                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 95383.296079                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 66565.708333                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 66565.708333                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 95345.990417                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 95345.990417                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 95345.990417                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 95345.990417                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     2                       # number of replacements
system.cpu6.icache.tagsinuse               558.957758                       # Cycle average of tags in use
system.cpu6.icache.total_refs               926209616                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1648059.814947                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    33.821820                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   525.135938                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.054202                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.841564                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.895766                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     12391069                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12391069                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     12391069                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12391069                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     12391069                       # number of overall hits
system.cpu6.icache.overall_hits::total       12391069                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           45                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           45                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           45                       # number of overall misses
system.cpu6.icache.overall_misses::total           45                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      6860962                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      6860962                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      6860962                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      6860962                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      6860962                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      6860962                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     12391114                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12391114                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     12391114                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12391114                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     12391114                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12391114                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 152465.822222                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 152465.822222                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 152465.822222                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 152465.822222                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 152465.822222                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 152465.822222                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           10                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           10                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           35                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           35                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           35                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      5571123                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      5571123                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      5571123                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      5571123                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      5571123                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      5571123                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 159174.942857                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 159174.942857                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 159174.942857                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 159174.942857                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 159174.942857                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 159174.942857                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 55713                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               223846308                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 55969                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               3999.469492                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   201.413077                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    54.586923                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.786770                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.213230                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     18226872                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       18226872                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      3500555                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       3500555                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         8280                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         8280                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         8214                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         8214                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     21727427                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        21727427                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     21727427                       # number of overall hits
system.cpu6.dcache.overall_hits::total       21727427                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       189076                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       189076                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          350                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          350                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       189426                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        189426                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       189426                       # number of overall misses
system.cpu6.dcache.overall_misses::total       189426                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  20133146418                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  20133146418                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     30759735                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     30759735                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  20163906153                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  20163906153                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  20163906153                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  20163906153                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     18415948                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     18415948                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      3500905                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      3500905                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         8280                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         8280                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         8214                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         8214                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     21916853                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     21916853                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     21916853                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     21916853                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.010267                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.010267                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000100                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000100                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008643                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008643                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008643                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008643                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 106481.766158                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 106481.766158                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 87884.957143                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 87884.957143                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 106447.405071                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 106447.405071                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 106447.405071                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 106447.405071                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         7140                       # number of writebacks
system.cpu6.dcache.writebacks::total             7140                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       133436                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       133436                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          277                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          277                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       133713                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       133713                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       133713                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       133713                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        55640                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        55640                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           73                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           73                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        55713                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        55713                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        55713                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        55713                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   5291605857                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   5291605857                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      4888008                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      4888008                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   5296493865                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   5296493865                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   5296493865                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   5296493865                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003021                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003021                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002542                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002542                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002542                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002542                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 95104.346819                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 95104.346819                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 66959.013699                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 66959.013699                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 95067.468365                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 95067.468365                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 95067.468365                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 95067.468365                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               489.417200                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1009857171                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   490                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              2060933.002041                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    34.417200                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          455                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.055156                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.729167                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.784322                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     12494651                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       12494651                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     12494651                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        12494651                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     12494651                       # number of overall hits
system.cpu7.icache.overall_hits::total       12494651                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           47                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           47                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           47                       # number of overall misses
system.cpu7.icache.overall_misses::total           47                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      6938132                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      6938132                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      6938132                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      6938132                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      6938132                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      6938132                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     12494698                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     12494698                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     12494698                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     12494698                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     12494698                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     12494698                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 147619.829787                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 147619.829787                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 147619.829787                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 147619.829787                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 147619.829787                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 147619.829787                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           12                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           12                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           12                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           35                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           35                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           35                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      5460272                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      5460272                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      5460272                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      5460272                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      5460272                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      5460272                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 156007.771429                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 156007.771429                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 156007.771429                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 156007.771429                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 156007.771429                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 156007.771429                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 36916                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               163763481                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 37172                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               4405.560126                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.158099                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.841901                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.910774                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.089226                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      9961782                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        9961782                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      7400812                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       7400812                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        19552                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        19552                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        17999                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        17999                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     17362594                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        17362594                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     17362594                       # number of overall hits
system.cpu7.dcache.overall_hits::total       17362594                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        94715                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        94715                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data         2126                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         2126                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        96841                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         96841                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        96841                       # number of overall misses
system.cpu7.dcache.overall_misses::total        96841                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   9369928431                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   9369928431                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data    139423452                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    139423452                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   9509351883                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   9509351883                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   9509351883                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   9509351883                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     10056497                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     10056497                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      7402938                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      7402938                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        19552                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        19552                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        17999                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        17999                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     17459435                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     17459435                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     17459435                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     17459435                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009418                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009418                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000287                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000287                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005547                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005547                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005547                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005547                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 98927.608415                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 98927.608415                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 65580.174976                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 65580.174976                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 98195.515154                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 98195.515154                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 98195.515154                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 98195.515154                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets       111691                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets 22338.200000                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         8146                       # number of writebacks
system.cpu7.dcache.writebacks::total             8146                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        58010                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        58010                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data         1915                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total         1915                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        59925                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        59925                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        59925                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        59925                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        36705                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        36705                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          211                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          211                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        36916                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        36916                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        36916                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        36916                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   3272238279                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   3272238279                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     15530068                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     15530068                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   3287768347                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   3287768347                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   3287768347                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   3287768347                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003650                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003650                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002114                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002114                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002114                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002114                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 89149.660237                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 89149.660237                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 73602.218009                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 73602.218009                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 89060.796050                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 89060.796050                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 89060.796050                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 89060.796050                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
