$date
	Fri Sep 19 20:05:18 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_mips32 $end
$var wire 1 ! cond $end
$var wire 1 " WriteReg $end
$var wire 1 # WriteM $end
$var wire 1 $ ReadM $end
$var wire 1 % MuxmemRD $end
$var wire 1 & MuxWB $end
$var wire 1 ' MuxRegeWr $end
$var wire 1 ( MuxPC $end
$var wire 1 ) MuxALU2 $end
$var wire 1 * MuxALU1 $end
$var wire 1 + LoadPC $end
$var wire 1 , LoadNPC $end
$var wire 1 - LoadLMD $end
$var wire 1 . LoadImm $end
$var wire 1 / LoadIR $end
$var wire 1 0 LoadB $end
$var wire 1 1 LoadALUout $end
$var wire 1 2 LoadA $end
$var wire 32 3 IRout [31:0] $end
$var wire 3 4 Alufunc [2:0] $end
$var reg 1 5 clk $end
$var reg 1 6 start $end
$var integer 32 7 k [31:0] $end
$scope module CONT $end
$var wire 1 5 clk $end
$var wire 1 6 start $end
$var wire 1 ! cond $end
$var wire 32 8 IRout [31:0] $end
$var parameter 3 9 ADD $end
$var parameter 6 : ADD_I $end
$var parameter 6 ; ADD_RR $end
$var parameter 3 < AND $end
$var parameter 6 = AND_RR $end
$var parameter 6 > BEQZ $end
$var parameter 6 ? BNEQZ $end
$var parameter 3 @ EX $end
$var parameter 6 A HLT $end
$var parameter 3 B ID $end
$var parameter 3 C IF $end
$var parameter 6 D LW $end
$var parameter 3 E MEM $end
$var parameter 3 F MUL $end
$var parameter 6 G MUL_RR $end
$var parameter 3 H OR $end
$var parameter 6 I OR_RR $end
$var parameter 3 J S0 $end
$var parameter 3 K SLT $end
$var parameter 6 L SLT_I $end
$var parameter 6 M SLT_RR $end
$var parameter 3 N SUB $end
$var parameter 6 O SUB_I $end
$var parameter 6 P SUB_RR $end
$var parameter 6 Q SW $end
$var parameter 3 R WB $end
$var reg 3 S Alufunc [2:0] $end
$var reg 1 T HALTED $end
$var reg 1 2 LoadA $end
$var reg 1 1 LoadALUout $end
$var reg 1 0 LoadB $end
$var reg 1 / LoadIR $end
$var reg 1 . LoadImm $end
$var reg 1 - LoadLMD $end
$var reg 1 , LoadNPC $end
$var reg 1 + LoadPC $end
$var reg 1 * MuxALU1 $end
$var reg 1 ) MuxALU2 $end
$var reg 1 ( MuxPC $end
$var reg 1 ' MuxRegeWr $end
$var reg 1 & MuxWB $end
$var reg 1 % MuxmemRD $end
$var reg 1 $ ReadM $end
$var reg 1 # WriteM $end
$var reg 1 " WriteReg $end
$var reg 3 U next_state [2:0] $end
$var reg 3 V state [2:0] $end
$upscope $end
$scope module MIPS32 $end
$var wire 3 W Alufunc [2:0] $end
$var wire 1 2 LoadA $end
$var wire 1 1 LoadALUout $end
$var wire 1 0 LoadB $end
$var wire 1 / LoadIR $end
$var wire 1 . LoadImm $end
$var wire 1 - LoadLMD $end
$var wire 1 , LoadNPC $end
$var wire 1 + LoadPC $end
$var wire 1 * MuxALU1 $end
$var wire 1 ) MuxALU2 $end
$var wire 1 ( MuxPC $end
$var wire 1 ' MuxRegeWr $end
$var wire 1 & MuxWB $end
$var wire 1 % MuxmemRD $end
$var wire 1 $ ReadM $end
$var wire 1 # WriteM $end
$var wire 1 " WriteReg $end
$var wire 1 5 clk $end
$var wire 32 X y [31:0] $end
$var wire 32 Y x [31:0] $end
$var wire 32 Z wrDataReg [31:0] $end
$var wire 32 [ s [31:0] $end
$var wire 32 \ rdDataReg2 [31:0] $end
$var wire 32 ] rdDataReg1 [31:0] $end
$var wire 32 ^ r [31:0] $end
$var wire 32 _ q [31:0] $end
$var wire 32 ` p [31:0] $end
$var wire 5 a dr [4:0] $end
$var wire 1 ! cond $end
$var wire 32 b PCout [31:0] $end
$var wire 32 c NPCout [31:0] $end
$var wire 32 d MemData [31:0] $end
$var wire 32 e LMDout [31:0] $end
$var wire 32 f Immout [31:0] $end
$var wire 32 g IRout [31:0] $end
$var wire 32 h Bout [31:0] $end
$var wire 32 i Aout [31:0] $end
$var wire 32 j ALUout [31:0] $end
$scope module A $end
$var wire 1 5 clk $end
$var wire 1 2 load $end
$var wire 32 k data_in [31:0] $end
$var reg 32 l data_out [31:0] $end
$upscope $end
$scope module ALU_out $end
$var wire 1 5 clk $end
$var wire 1 1 load $end
$var wire 32 m data_in [31:0] $end
$var reg 32 n data_out [31:0] $end
$upscope $end
$scope module Ad $end
$var wire 32 o out [31:0] $end
$var wire 32 p in [31:0] $end
$upscope $end
$scope module B $end
$var wire 1 5 clk $end
$var wire 1 0 load $end
$var wire 32 q data_in [31:0] $end
$var reg 32 r data_out [31:0] $end
$upscope $end
$scope module COMP $end
$var wire 32 s data [31:0] $end
$var reg 1 ! cond $end
$upscope $end
$scope module D_ADDR $end
$var wire 5 t data1 [4:0] $end
$var wire 5 u data2 [4:0] $end
$var wire 1 ' sel $end
$var wire 5 v data_out [4:0] $end
$upscope $end
$scope module IR $end
$var wire 1 5 clk $end
$var wire 1 / load $end
$var wire 32 w data_in [31:0] $end
$var reg 32 x data_out [31:0] $end
$upscope $end
$scope module Imm $end
$var wire 1 5 clk $end
$var wire 16 y data_in [15:0] $end
$var wire 1 . load $end
$var reg 32 z data_out [31:0] $end
$upscope $end
$scope module LMD $end
$var wire 1 5 clk $end
$var wire 1 - load $end
$var wire 32 { data_in [31:0] $end
$var reg 32 | data_out [31:0] $end
$upscope $end
$scope module MEM $end
$var wire 1 5 clk $end
$var wire 1 $ read $end
$var wire 32 } wrData [31:0] $end
$var wire 1 # write $end
$var wire 32 ~ addr [31:0] $end
$var reg 32 !" rdData [31:0] $end
$upscope $end
$scope module MUX_ALU1 $end
$var wire 32 "" data2 [31:0] $end
$var wire 1 * sel $end
$var wire 32 #" data_out [31:0] $end
$var wire 32 $" data1 [31:0] $end
$upscope $end
$scope module MUX_ALU2 $end
$var wire 32 %" data1 [31:0] $end
$var wire 32 &" data2 [31:0] $end
$var wire 1 ) sel $end
$var wire 32 '" data_out [31:0] $end
$upscope $end
$scope module MUX_PC $end
$var wire 32 (" data2 [31:0] $end
$var wire 1 ( sel $end
$var wire 32 )" data_out [31:0] $end
$var wire 32 *" data1 [31:0] $end
$upscope $end
$scope module MUX_WB $end
$var wire 32 +" data1 [31:0] $end
$var wire 32 ," data2 [31:0] $end
$var wire 1 & sel $end
$var wire 32 -" data_out [31:0] $end
$upscope $end
$scope module NPC $end
$var wire 1 5 clk $end
$var wire 32 ." data_in [31:0] $end
$var wire 1 , load $end
$var reg 32 /" data_out [31:0] $end
$upscope $end
$scope module OUT $end
$var wire 3 0" alufunc [2:0] $end
$var wire 32 1" in1 [31:0] $end
$var wire 32 2" in2 [31:0] $end
$var parameter 3 3" ADD $end
$var parameter 3 4" AND $end
$var parameter 3 5" MUL $end
$var parameter 3 6" OR $end
$var parameter 3 7" SLT $end
$var parameter 3 8" SUB $end
$var reg 32 9" Out [31:0] $end
$upscope $end
$scope module PC $end
$var wire 1 5 clk $end
$var wire 32 :" data_in [31:0] $end
$var wire 1 + load $end
$var reg 32 ;" data_out [31:0] $end
$upscope $end
$scope module Reg $end
$var wire 1 5 clk $end
$var wire 5 <" dr [4:0] $end
$var wire 5 =" sr1 [4:0] $end
$var wire 5 >" sr2 [4:0] $end
$var wire 32 ?" wrData [31:0] $end
$var wire 1 " write $end
$var reg 32 @" rdData1 [31:0] $end
$var reg 32 A" rdData2 [31:0] $end
$upscope $end
$scope module mem_addr $end
$var wire 32 B" data1 [31:0] $end
$var wire 32 C" data2 [31:0] $end
$var wire 1 % sel $end
$var wire 32 D" data_out [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 8"
b100 7"
b11 6"
b101 5"
b10 4"
b0 3"
b101 R
b1001 Q
b1 P
b1011 O
b1 N
b100 M
b1100 L
b100 K
b0 J
b11 I
b11 H
b101 G
b101 F
b100 E
b1000 D
b1 C
b10 B
b111111 A
b11 @
b1101 ?
b1110 >
b10 =
b10 <
b0 ;
b1010 :
b0 9
$end
#0
$dumpvars
b0 D"
bx C"
b0 B"
bx A"
bx @"
bx ?"
bx >"
bx ="
bx <"
b0 ;"
bx :"
bx 9"
bx 2"
bx 1"
b0 0"
bx /"
b1 ."
bx -"
bx ,"
bx +"
bx *"
bx )"
bx ("
bx '"
bx &"
bx %"
bx $"
bx #"
bx ""
bx !"
b0 ~
bx }
bx |
bx {
bx z
bx y
bx x
bx w
bx v
bx u
bx t
bx s
bx r
bx q
b0 p
b1 o
bx n
bx m
bx l
bx k
bx j
bx i
bx h
bx g
bx f
bx e
bx d
bx c
b0 b
bx a
bx `
bx _
bx ^
bx ]
bx \
b0 [
bx Z
bx Y
b1 X
b0 W
bx V
b0 U
0T
b0 S
bx 8
b11111 7
x6
05
b0 4
bx 3
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
x!
$end
#2
16
#5
b1 U
b0 V
15
#10
05
#15
b10 U
b1 V
15
#17
b101000000000010000000001111000 d
b101000000000010000000001111000 w
b101000000000010000000001111000 {
b101000000000010000000001111000 !"
1,
1/
1$
#20
05
#25
b11 U
b10 V
15
#27
b1 \
b1 q
b1 A"
b0 ]
b0 k
b0 @"
b1 a
b1 v
b1 <"
b1 Y
b1 )"
b1 :"
b1 `
b1 #"
b1 1"
b0 u
b1 t
b1111000 y
b1 >"
b0 ="
b1 c
b1 $"
b1 *"
b1 /"
b101000000000010000000001111000 3
b101000000000010000000001111000 8
b101000000000010000000001111000 g
b101000000000010000000001111000 x
1.
10
12
0$
0,
0/
#30
05
#35
b100 U
b11 V
b1111000 f
b1111000 z
b1111000 &"
15
#37
1!
b1 h
b1 r
b1 }
b1 %"
b0 i
b0 l
b0 s
b0 ""
b1111000 _
b1111000 '"
b1111000 2"
b0 `
b0 #"
b0 1"
11
0.
00
02
1)
1*
#39
b1111000 ^
b1111000 m
b1111000 9"
#40
05
#45
b101 U
b100 V
15
#47
b1111000 j
b1111000 n
b1111000 ("
b1111000 ,"
b1111000 C"
1+
#50
05
#55
b1 U
b101 V
15
#57
b1 [
b1 ~
b1 D"
b10 X
b10 o
b10 ."
b1 b
b1 p
b1 ;"
b1 B"
b1111000 Z
b1111000 -"
b1111000 ?"
1"
1&
#60
05
#65
b1111000 \
b1111000 q
b1111000 A"
b10 U
b1 V
15
#67
b100000001000100000000000000000 d
b100000001000100000000000000000 w
b100000001000100000000000000000 {
b100000001000100000000000000000 !"
bx Z
bx -"
bx ?"
b1 _
b1 '"
b1 2"
b1 `
b1 #"
b1 1"
0"
0&
01
0)
0*
0+
1,
1/
1$
#69
b10 ^
b10 m
b10 9"
#70
05
#75
b11 U
b10 V
15
#77
b10 \
b10 q
b10 A"
b1111000 ]
b1111000 k
b1111000 @"
b10 a
b10 v
b10 <"
b10 t
b0 y
b10 >"
b1 ="
b10 Y
b10 )"
b10 :"
b10 `
b10 #"
b10 1"
b100000001000100000000000000000 3
b100000001000100000000000000000 8
b100000001000100000000000000000 g
b100000001000100000000000000000 x
b10 c
b10 $"
b10 *"
b10 /"
1.
10
12
0$
0,
0/
#79
b11 ^
b11 m
b11 9"
#80
05
#85
b100 U
b11 V
b0 f
b0 z
b0 &"
15
#87
0!
b1111000 i
b1111000 l
b1111000 s
b1111000 ""
b10 h
b10 r
b10 }
b10 %"
b0 _
b0 '"
b0 2"
b1111000 `
b1111000 #"
b1111000 1"
11
0.
00
02
1)
1*
#89
b1111000 ^
b1111000 m
b1111000 9"
#90
05
#95
b101 U
b100 V
15
#97
b1010101 d
b1010101 w
b1010101 {
b1010101 !"
b1111000 [
b1111000 ~
b1111000 D"
1-
1%
1$
1+
#100
05
#105
b1 U
b101 V
15
#107
b1010101 Z
b1010101 -"
b1010101 ?"
b11 X
b11 o
b11 ."
b10 b
b10 p
b10 ;"
b10 B"
b1010101 e
b1010101 |
b1010101 +"
1"
#110
05
#115
b1010101 \
b1010101 q
b1010101 A"
b10 U
b1 V
15
#117
b101000010000100000000000101101 d
b101000010000100000000000101101 w
b101000010000100000000000101101 {
b101000010000100000000000101101 !"
b10 _
b10 '"
b10 2"
b10 `
b10 #"
b10 1"
b10 [
b10 ~
b10 D"
0"
0-
01
0)
0*
0+
1,
1/
0%
#119
b100 ^
b100 m
b100 9"
#120
05
#125
b11 U
b10 V
15
#127
b1010101 ]
b1010101 k
b1010101 @"
b11 Y
b11 )"
b11 :"
b11 `
b11 #"
b11 1"
b101101 y
b10 ="
b11 c
b11 $"
b11 *"
b11 /"
b101000010000100000000000101101 3
b101000010000100000000000101101 8
b101000010000100000000000101101 g
b101000010000100000000000101101 x
1.
10
12
0$
0,
0/
#129
b101 ^
b101 m
b101 9"
#130
05
#135
b100 U
b11 V
b101101 f
b101101 z
b101101 &"
15
#137
b1010101 h
b1010101 r
b1010101 }
b1010101 %"
b1010101 i
b1010101 l
b1010101 s
b1010101 ""
b101101 _
b101101 '"
b101101 2"
b1010101 `
b1010101 #"
b1010101 1"
11
0.
00
02
1)
1*
#139
b10000010 ^
b10000010 m
b10000010 9"
#140
05
#145
b101 U
b100 V
15
#147
b10000010 j
b10000010 n
b10000010 ("
b10000010 ,"
b10000010 C"
1+
#150
05
#155
b1 U
b101 V
15
#157
b11 [
b11 ~
b11 D"
b100 X
b100 o
b100 ."
b11 b
b11 p
b11 ;"
b11 B"
b10000010 Z
b10000010 -"
b10000010 ?"
1"
1&
#160
05
#165
b10000010 \
b10000010 q
b10000010 A"
b10000010 ]
b10000010 k
b10000010 @"
b10 U
b1 V
15
#167
b100100001000100000000000000001 d
b100100001000100000000000000001 w
b100100001000100000000000000001 {
b100100001000100000000000000001 !"
b1010101 Z
b1010101 -"
b1010101 ?"
b1010101 _
b1010101 '"
b1010101 2"
b11 `
b11 #"
b11 1"
0"
0&
01
0)
0*
0+
1,
1/
1$
#169
b1011000 ^
b1011000 m
b1011000 9"
#170
05
#175
b11 U
b10 V
15
#177
b1111000 ]
b1111000 k
b1111000 @"
b1 y
b1 ="
b100 Y
b100 )"
b100 :"
b100 `
b100 #"
b100 1"
b100100001000100000000000000001 3
b100100001000100000000000000001 8
b100100001000100000000000000001 g
b100100001000100000000000000001 x
b100 c
b100 $"
b100 *"
b100 /"
1.
10
12
0$
0,
0/
#179
b1011001 ^
b1011001 m
b1011001 9"
#180
05
#185
b100 U
b11 V
b1 f
b1 z
b1 &"
15
#187
b1111000 i
b1111000 l
b1111000 s
b1111000 ""
b10000010 h
b10000010 r
b10000010 }
b10000010 %"
b1 _
b1 '"
b1 2"
b1111000 `
b1111000 #"
b1111000 1"
11
0.
00
02
1)
1*
#189
b1111001 ^
b1111001 m
b1111001 9"
#190
05
#195
b1 U
b100 V
15
#197
b1111001 j
b1111001 n
b1111001 ("
b1111001 ,"
b1111001 C"
b1111001 [
b1111001 ~
b1111001 D"
1%
1#
1+
#200
05
#205
b10 U
b1 V
15
#207
b11111100000000000000000000000000 d
b11111100000000000000000000000000 w
b11111100000000000000000000000000 {
b11111100000000000000000000000000 !"
b101 X
b101 o
b101 ."
b100 b
b100 p
b100 ;"
b100 B"
b10000010 _
b10000010 '"
b10000010 2"
b100 `
b100 #"
b100 1"
b100 [
b100 ~
b100 D"
0#
01
0)
0*
0+
1,
1/
1$
0%
#209
b10000110 ^
b10000110 m
b10000110 9"
#210
05
#215
b11 U
b10 V
15
#217
b0 \
b0 q
b0 A"
b0 ]
b0 k
b0 @"
b0 a
b0 v
b0 <"
b0 t
b0 y
b0 >"
b0 ="
b101 Y
b101 )"
b101 :"
b101 `
b101 #"
b101 1"
b11111100000000000000000000000000 3
b11111100000000000000000000000000 8
b11111100000000000000000000000000 g
b11111100000000000000000000000000 x
b101 c
b101 $"
b101 *"
b101 /"
1.
10
12
0$
0,
0/
#219
b10000111 ^
b10000111 m
b10000111 9"
#220
05
#225
b0 U
b11 V
b0 f
b0 z
b0 &"
15
#227
1!
b0 i
b0 l
b0 s
b0 ""
b0 h
b0 r
b0 }
b0 %"
b0 _
b0 '"
b0 2"
b0x0x `
b0x0x #"
b0x0x 1"
0.
00
02
1T
b0x 4
b0x S
b0x W
b0x 0"
x)
x*
#230
05
#235
b101 `
b101 #"
b101 1"
b0 4
b0 S
b0 W
b0 0"
0)
0*
b0 V
15
#237
b101 ^
b101 m
b101 9"
#240
05
#245
15
#250
05
#255
15
#260
05
#265
15
#270
05
#275
15
#280
05
#285
15
#290
05
#295
15
#300
05
#305
15
#310
05
#315
15
#320
05
#325
15
#330
05
#335
15
#340
05
#345
15
#350
05
#355
15
#360
05
#365
15
#370
05
#375
15
#380
05
#385
15
#390
05
#395
15
#400
05
#405
15
#410
05
#415
15
#420
05
#425
15
#430
05
#435
15
#440
05
#445
15
#450
05
#455
15
#460
05
#465
15
#470
05
#475
15
#480
05
#485
15
#490
05
#495
15
#500
05
#505
15
#510
05
#515
15
#520
05
#525
15
#530
05
#535
15
#540
05
#545
15
#550
05
#555
15
#560
05
#565
15
#570
05
#575
15
#580
05
#585
15
#590
05
#595
15
#600
05
#605
15
#610
05
#615
15
#620
05
#625
15
#630
05
#635
15
#640
05
#645
15
#650
05
#655
15
#660
05
#665
15
#670
05
#675
15
#680
05
#685
15
#690
05
#695
15
#700
05
