#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Mon Mar 09 15:16:45 2020
# Process ID: 11060
# Current directory: T:/ISE/New newPhase 2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4976 T:\ISE\New newPhase 2\Phase 2.xpr
# Log file: T:/ISE/New newPhase 2/vivado.log
# Journal file: T:/ISE/New newPhase 2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {T:/ISE/New newPhase 2/Phase 2.xpr}
INFO: [Project 1-313] Project file moved from 'H:/Comp Org/PHAZE 2/DEREKS FINISHED CONTROL PATH/New newPhase 2' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'T:/ISE/Phase2/Phase2.srcs/sources_1/new/FourToOneMux.vhd', nor could it be found using path 'H:/Comp Org/PHAZE 2/DEREKS FINISHED CONTROL PATH/Phase2/Phase2.srcs/sources_1/new/FourToOneMux.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'T:/ISE/Phase2/Phase2.srcs/sources_1/new/signExtend.vhd', nor could it be found using path 'H:/Comp Org/PHAZE 2/DEREKS FINISHED CONTROL PATH/Phase2/Phase2.srcs/sources_1/new/signExtend.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'T:/ISE/Phase2/Phase2.srcs/sources_1/new/shiftLeftTop.vhd', nor could it be found using path 'H:/Comp Org/PHAZE 2/DEREKS FINISHED CONTROL PATH/Phase2/Phase2.srcs/sources_1/new/shiftLeftTop.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'T:/ISE/Phase2/Phase2.srcs/sources_1/new/shiftLeftBottom.vhd', nor could it be found using path 'H:/Comp Org/PHAZE 2/DEREKS FINISHED CONTROL PATH/Phase2/Phase2.srcs/sources_1/new/shiftLeftBottom.vhd'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Output Repository Path: Could not find the directory 'T:/ISE/New newPhase 2/Phase 2.cache/ip', nor could it be found using path 'H:/Comp Org/PHAZE 2/DEREKS FINISHED CONTROL PATH/New newPhase 2/Phase 2.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Control_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Control_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicrocodeStore
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/LogicMapping.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LogicMapping
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/IncrMUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IncrMUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Incrementer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Incrementer
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicroProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicroProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MPControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MPControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sim_1/new/Control_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Control_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 41091effe5974297abf1e1a1496df3bc --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Control_tb_behav xil_defaultlib.Control_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-619] entity port alusrca does not match with type std_logic of component port [T:/ISE/New newPhase 2/Phase 2.srcs/sim_1/new/Control_tb.vhd:14]
ERROR: [VRFC 10-664] expression has 9 elements ; expected 2 [T:/ISE/New newPhase 2/Phase 2.srcs/sim_1/new/Control_tb.vhd:14]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit control_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top processor_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FullAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MUX2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX2to1
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FullAdder8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder16
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ArithmeticUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ArithmeticUnit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Compliment2s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compliment2s
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural_OneBit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_Structural_OneBit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicrocodeStore
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/LogicMapping.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LogicMapping
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/IncrMUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IncrMUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Incrementer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Incrementer
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicroProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicroProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux3to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux3to1
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1_8bit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_5bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1_5bit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MDR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MDR
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/InstructionRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionModule
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/BReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BReg
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/AReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AReg
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_Structural
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALUReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUReg
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALUControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MPControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MPControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftBottom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftLeftBottom
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FourToOneMux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FourToOneMux
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/signExtend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity signExtend
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftLeftTop
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sim_1/new/processor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 41091effe5974297abf1e1a1496df3bc --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <DataIn> does not exist in entity <InstructionModule>.  Please compare the definition of block <InstructionModule> to its component declaration and its instantion to detect the mismatch. [T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd:42]
ERROR: [VRFC 10-718] formal port <en> does not exist in entity <InstructionModule>.  Please compare the definition of block <InstructionModule> to its component declaration and its instantion to detect the mismatch. [T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd:44]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit processor_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
add_files -norecurse {D:/BReg.vhd D:/ALUReg.vhd D:/AReg.vhd D:/MDR.vhd}
remove_files  {{T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MDR.vhd}}
remove_files  {{T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/BReg.vhd}}
remove_files  {{T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/AReg.vhd}}
remove_files  {{T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALUReg.vhd}}
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FullAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MUX2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX2to1
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FullAdder8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder16
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ArithmeticUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ArithmeticUnit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Compliment2s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compliment2s
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural_OneBit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_Structural_OneBit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicrocodeStore
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/LogicMapping.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LogicMapping
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/IncrMUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IncrMUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Incrementer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Incrementer
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicroProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicroProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux3to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux3to1
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1_8bit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_5bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1_5bit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/InstructionRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionModule
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_Structural
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALUControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MPControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MPControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftBottom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftLeftBottom
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FourToOneMux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FourToOneMux
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/signExtend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity signExtend
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftLeftTop
INFO: [VRFC 10-163] Analyzing VHDL file "D:/BReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ALUReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/MDR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MDR
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sim_1/new/processor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 41091effe5974297abf1e1a1496df3bc --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <en> does not exist in entity <InstructionModule>.  Please compare the definition of block <InstructionModule> to its component declaration and its instantion to detect the mismatch. [T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd:44]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit processor_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FullAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MUX2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX2to1
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FullAdder8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder16
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ArithmeticUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ArithmeticUnit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Compliment2s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compliment2s
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural_OneBit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_Structural_OneBit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicrocodeStore
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/LogicMapping.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LogicMapping
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/IncrMUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IncrMUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Incrementer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Incrementer
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicroProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicroProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux3to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux3to1
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1_8bit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_5bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1_5bit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/InstructionRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionModule
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_Structural
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALUControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MPControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MPControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftBottom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftLeftBottom
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FourToOneMux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FourToOneMux
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/signExtend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity signExtend
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftLeftTop
INFO: [VRFC 10-163] Analyzing VHDL file "D:/BReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ALUReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/MDR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MDR
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sim_1/new/processor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 41091effe5974297abf1e1a1496df3bc --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <InstOut> does not exist in entity <InstructionModule>.  Please compare the definition of block <InstructionModule> to its component declaration and its instantion to detect the mismatch. [T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd:43]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit processor_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FullAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MUX2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX2to1
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FullAdder8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder16
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ArithmeticUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ArithmeticUnit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Compliment2s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compliment2s
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural_OneBit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_Structural_OneBit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicrocodeStore
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/LogicMapping.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LogicMapping
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/IncrMUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IncrMUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Incrementer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Incrementer
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicroProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicroProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux3to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux3to1
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1_8bit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_5bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1_5bit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/InstructionRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionModule
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_Structural
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALUControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MPControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MPControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftBottom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftLeftBottom
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FourToOneMux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FourToOneMux
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/signExtend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity signExtend
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftLeftTop
INFO: [VRFC 10-163] Analyzing VHDL file "D:/BReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ALUReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/MDR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MDR
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor
ERROR: [VRFC 10-719] formal port/generic <instout> is not declared in <instructionmodule> [T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd:207]
ERROR: [VRFC 10-704] formal en has no actual or default value [T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd:207]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd:10]
INFO: [VRFC 10-240] VHDL file T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sim_1/new/processor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FullAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MUX2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX2to1
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FullAdder8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder16
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ArithmeticUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ArithmeticUnit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Compliment2s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compliment2s
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural_OneBit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_Structural_OneBit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicrocodeStore
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/LogicMapping.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LogicMapping
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/IncrMUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IncrMUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Incrementer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Incrementer
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicroProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicroProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux3to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux3to1
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1_8bit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_5bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1_5bit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/InstructionRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionModule
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_Structural
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALUControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MPControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MPControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftBottom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftLeftBottom
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FourToOneMux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FourToOneMux
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/signExtend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity signExtend
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftLeftTop
INFO: [VRFC 10-163] Analyzing VHDL file "D:/BReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ALUReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/MDR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MDR
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor
ERROR: [VRFC 10-719] formal port/generic <instout> is not declared in <instructionmodule> [T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd:207]
ERROR: [VRFC 10-704] formal en has no actual or default value [T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd:207]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd:10]
INFO: [VRFC 10-240] VHDL file T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sim_1/new/processor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FullAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MUX2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX2to1
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FullAdder8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder16
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ArithmeticUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ArithmeticUnit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Compliment2s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compliment2s
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural_OneBit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_Structural_OneBit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicrocodeStore
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/LogicMapping.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LogicMapping
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/IncrMUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IncrMUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Incrementer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Incrementer
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicroProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicroProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux3to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux3to1
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1_8bit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_5bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1_5bit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/InstructionRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionModule
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_Structural
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALUControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MPControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MPControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftBottom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftLeftBottom
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FourToOneMux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FourToOneMux
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/signExtend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity signExtend
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftLeftTop
INFO: [VRFC 10-163] Analyzing VHDL file "D:/BReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ALUReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/MDR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MDR
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor
ERROR: [VRFC 10-91] mdrwen is not declared [T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd:208]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd:10]
INFO: [VRFC 10-240] VHDL file T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sim_1/new/processor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FullAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MUX2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX2to1
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FullAdder8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder16
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ArithmeticUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ArithmeticUnit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Compliment2s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compliment2s
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural_OneBit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_Structural_OneBit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicrocodeStore
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/LogicMapping.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LogicMapping
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/IncrMUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IncrMUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Incrementer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Incrementer
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicroProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicroProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux3to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux3to1
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1_8bit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_5bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1_5bit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/InstructionRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionModule
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_Structural
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALUControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MPControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MPControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftBottom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftLeftBottom
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FourToOneMux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FourToOneMux
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/signExtend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity signExtend
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftLeftTop
INFO: [VRFC 10-163] Analyzing VHDL file "D:/BReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ALUReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/MDR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MDR
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sim_1/new/processor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 41091effe5974297abf1e1a1496df3bc --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-704] formal en has no actual or default value [D:/MDR.vhd:9]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit processor_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FullAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MUX2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX2to1
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FullAdder8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder16
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ArithmeticUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ArithmeticUnit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Compliment2s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compliment2s
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural_OneBit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_Structural_OneBit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicrocodeStore
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/LogicMapping.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LogicMapping
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/IncrMUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IncrMUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Incrementer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Incrementer
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicroProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicroProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux3to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux3to1
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1_8bit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_5bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1_5bit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/InstructionRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionModule
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_Structural
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALUControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MPControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MPControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftBottom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftLeftBottom
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FourToOneMux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FourToOneMux
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/signExtend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity signExtend
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftLeftTop
INFO: [VRFC 10-163] Analyzing VHDL file "D:/BReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ALUReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/MDR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MDR
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sim_1/new/processor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 41091effe5974297abf1e1a1496df3bc --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-975] left bound value <25> of slice is out of range [15:0] of array <instout> [T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd:209]
ERROR: [VRFC 10-665] expression has 5 elements ; formal reada1 expects 4 [T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd:209]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit processor_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FullAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MUX2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX2to1
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FullAdder8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder16
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ArithmeticUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ArithmeticUnit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Compliment2s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compliment2s
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural_OneBit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_Structural_OneBit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicrocodeStore
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/LogicMapping.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LogicMapping
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/IncrMUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IncrMUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Incrementer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Incrementer
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicroProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicroProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux3to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux3to1
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1_8bit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_5bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1_5bit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/InstructionRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionModule
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_Structural
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALUControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MPControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MPControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftBottom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftLeftBottom
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FourToOneMux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FourToOneMux
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/signExtend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity signExtend
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftLeftTop
INFO: [VRFC 10-163] Analyzing VHDL file "D:/BReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ALUReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/MDR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MDR
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sim_1/new/processor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 41091effe5974297abf1e1a1496df3bc --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-975] left bound value <25> of slice is out of range [15:0] of array <instout> [T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd:209]
ERROR: [VRFC 10-665] expression has 5 elements ; formal reada1 expects 4 [T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd:209]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit processor_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FullAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MUX2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX2to1
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FullAdder8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder16
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ArithmeticUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ArithmeticUnit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Compliment2s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compliment2s
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural_OneBit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_Structural_OneBit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicrocodeStore
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/LogicMapping.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LogicMapping
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/IncrMUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IncrMUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Incrementer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Incrementer
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicroProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicroProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux3to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux3to1
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1_8bit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_5bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1_5bit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/InstructionRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionModule
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_Structural
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALUControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MPControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MPControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftBottom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftLeftBottom
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FourToOneMux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FourToOneMux
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/signExtend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity signExtend
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftLeftTop
INFO: [VRFC 10-163] Analyzing VHDL file "D:/BReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ALUReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/MDR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MDR
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sim_1/new/processor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 41091effe5974297abf1e1a1496df3bc --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 3 elements ; formal reada1 expects 4 [T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd:209]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit processor_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FullAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MUX2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX2to1
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FullAdder8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder16
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ArithmeticUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ArithmeticUnit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Compliment2s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compliment2s
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural_OneBit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_Structural_OneBit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicrocodeStore
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/LogicMapping.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LogicMapping
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/IncrMUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IncrMUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Incrementer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Incrementer
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicroProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicroProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux3to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux3to1
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1_8bit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_5bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1_5bit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/InstructionRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionModule
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_Structural
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALUControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MPControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MPControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftBottom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftLeftBottom
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FourToOneMux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FourToOneMux
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/signExtend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity signExtend
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftLeftTop
INFO: [VRFC 10-163] Analyzing VHDL file "D:/BReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ALUReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/MDR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MDR
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sim_1/new/processor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 41091effe5974297abf1e1a1496df3bc --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 16 elements ; expected 8 [T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/RegisterFile.vhd:18]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit processor_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FullAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MUX2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX2to1
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FullAdder8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder16
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ArithmeticUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ArithmeticUnit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Compliment2s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compliment2s
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural_OneBit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_Structural_OneBit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicrocodeStore
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/LogicMapping.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LogicMapping
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/IncrMUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IncrMUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Incrementer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Incrementer
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicroProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicroProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux3to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux3to1
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1_8bit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_5bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1_5bit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/InstructionRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionModule
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_Structural
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALUControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MPControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MPControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftBottom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftLeftBottom
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FourToOneMux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FourToOneMux
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/signExtend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity signExtend
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftLeftTop
INFO: [VRFC 10-163] Analyzing VHDL file "D:/BReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ALUReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/MDR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MDR
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sim_1/new/processor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 41091effe5974297abf1e1a1496df3bc --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 16 [T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/RegisterFile.vhd:18]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit processor_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FullAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MUX2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX2to1
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FullAdder8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder16
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ArithmeticUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ArithmeticUnit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Compliment2s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compliment2s
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural_OneBit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_Structural_OneBit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicrocodeStore
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/LogicMapping.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LogicMapping
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/IncrMUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IncrMUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Incrementer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Incrementer
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicroProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicroProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux3to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux3to1
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1_8bit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_5bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1_5bit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/InstructionRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionModule
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_Structural
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALUControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MPControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MPControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftBottom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftLeftBottom
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FourToOneMux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FourToOneMux
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/signExtend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity signExtend
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftLeftTop
INFO: [VRFC 10-163] Analyzing VHDL file "D:/BReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ALUReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/MDR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MDR
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sim_1/new/processor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 41091effe5974297abf1e1a1496df3bc --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-975] left bound value <20> of slice is out of range [15:0] of array <instout> [T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd:210]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit processor_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FullAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MUX2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX2to1
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FullAdder8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder16
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ArithmeticUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ArithmeticUnit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Compliment2s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compliment2s
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural_OneBit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_Structural_OneBit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicrocodeStore
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/LogicMapping.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LogicMapping
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/IncrMUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IncrMUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Incrementer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Incrementer
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicroProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicroProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux3to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux3to1
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1_8bit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_5bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1_5bit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/InstructionRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionModule
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_Structural
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALUControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MPControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MPControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftBottom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftLeftBottom
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FourToOneMux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FourToOneMux
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/signExtend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity signExtend
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftLeftTop
INFO: [VRFC 10-163] Analyzing VHDL file "D:/BReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ALUReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/MDR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MDR
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sim_1/new/processor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 41091effe5974297abf1e1a1496df3bc --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 3 elements ; formal a expects 5 [T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd:210]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit processor_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FullAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MUX2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX2to1
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FullAdder8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder16
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ArithmeticUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ArithmeticUnit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Compliment2s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compliment2s
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural_OneBit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_Structural_OneBit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicrocodeStore
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/LogicMapping.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LogicMapping
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/IncrMUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IncrMUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Incrementer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Incrementer
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicroProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicroProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux3to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux3to1
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1_8bit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_5bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1_5bit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/InstructionRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionModule
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_Structural
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALUControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MPControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MPControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftBottom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftLeftBottom
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FourToOneMux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FourToOneMux
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/signExtend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity signExtend
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftLeftTop
INFO: [VRFC 10-163] Analyzing VHDL file "D:/BReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ALUReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/MDR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MDR
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sim_1/new/processor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 41091effe5974297abf1e1a1496df3bc --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 5 elements ; formal g expects 3 [T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd:210]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit processor_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FullAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MUX2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX2to1
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FullAdder8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder16
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ArithmeticUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ArithmeticUnit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Compliment2s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compliment2s
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural_OneBit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_Structural_OneBit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicrocodeStore
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/LogicMapping.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LogicMapping
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/IncrMUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IncrMUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Incrementer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Incrementer
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicroProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicroProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux3to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux3to1
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1_8bit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_5bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1_5bit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/InstructionRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionModule
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_Structural
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALUControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MPControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MPControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftBottom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftLeftBottom
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FourToOneMux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FourToOneMux
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/signExtend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity signExtend
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftLeftTop
INFO: [VRFC 10-163] Analyzing VHDL file "D:/BReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ALUReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/MDR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MDR
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sim_1/new/processor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 41091effe5974297abf1e1a1496df3bc --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-492] choice "0001" is already covered [T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALUControl.vhd:20]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit processor_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FullAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MUX2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX2to1
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FullAdder8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder16
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ArithmeticUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ArithmeticUnit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Compliment2s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compliment2s
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural_OneBit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_Structural_OneBit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicrocodeStore
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/LogicMapping.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LogicMapping
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/IncrMUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IncrMUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Incrementer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Incrementer
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicroProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicroProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux3to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux3to1
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1_8bit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_5bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1_5bit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/InstructionRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionModule
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_Structural
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALUControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MPControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MPControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftBottom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftLeftBottom
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FourToOneMux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FourToOneMux
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/signExtend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity signExtend
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftLeftTop
INFO: [VRFC 10-163] Analyzing VHDL file "D:/BReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ALUReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/MDR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MDR
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sim_1/new/processor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 41091effe5974297abf1e1a1496df3bc --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 2 elements ; formal sel expects 3 [T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd:218]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit processor_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FullAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MUX2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX2to1
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FullAdder8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder16
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ArithmeticUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ArithmeticUnit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Compliment2s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compliment2s
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural_OneBit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_Structural_OneBit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicrocodeStore
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/LogicMapping.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LogicMapping
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/IncrMUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IncrMUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Incrementer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Incrementer
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicroProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicroProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux3to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux3to1
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1_8bit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_5bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1_5bit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/InstructionRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionModule
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_Structural
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALUControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MPControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MPControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftBottom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftLeftBottom
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FourToOneMux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FourToOneMux
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/signExtend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity signExtend
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftLeftTop
INFO: [VRFC 10-163] Analyzing VHDL file "D:/BReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ALUReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/MDR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MDR
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sim_1/new/processor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 41091effe5974297abf1e1a1496df3bc --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 3 elements ; expected 2 [T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd:104]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit processor_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FullAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MUX2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX2to1
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FullAdder8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder16
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ArithmeticUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ArithmeticUnit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Compliment2s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compliment2s
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural_OneBit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_Structural_OneBit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicrocodeStore
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/LogicMapping.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LogicMapping
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/IncrMUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IncrMUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Incrementer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Incrementer
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicroProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicroProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux3to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux3to1
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1_8bit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_5bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1_5bit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/InstructionRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionModule
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_Structural
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALUControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MPControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MPControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftBottom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftLeftBottom
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FourToOneMux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FourToOneMux
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/signExtend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity signExtend
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftLeftTop
INFO: [VRFC 10-163] Analyzing VHDL file "D:/BReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ALUReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/MDR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MDR
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sim_1/new/processor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 41091effe5974297abf1e1a1496df3bc --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-619] entity port alusrca does not match with type std_logic of component port [T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd:30]
ERROR: [VRFC 10-664] expression has 9 elements ; expected 2 [T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd:30]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit processor_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FullAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MUX2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX2to1
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FullAdder8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder16
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ArithmeticUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ArithmeticUnit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Compliment2s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compliment2s
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural_OneBit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_Structural_OneBit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicrocodeStore
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/LogicMapping.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LogicMapping
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/IncrMUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IncrMUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Incrementer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Incrementer
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicroProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicroProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux3to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux3to1
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1_8bit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_5bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1_5bit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/InstructionRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionModule
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_Structural
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALUControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MPControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MPControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftBottom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftLeftBottom
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FourToOneMux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FourToOneMux
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/signExtend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity signExtend
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftLeftTop
INFO: [VRFC 10-163] Analyzing VHDL file "D:/BReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ALUReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/MDR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MDR
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sim_1/new/processor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 41091effe5974297abf1e1a1496df3bc --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-619] entity port alusrca does not match with type std_logic of component port [T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd:30]
ERROR: [VRFC 10-664] expression has 9 elements ; expected 2 [T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd:30]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit processor_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FullAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MUX2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX2to1
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FullAdder8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder16
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ArithmeticUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ArithmeticUnit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Compliment2s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compliment2s
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural_OneBit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_Structural_OneBit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicrocodeStore
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/LogicMapping.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LogicMapping
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/IncrMUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IncrMUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Incrementer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Incrementer
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicroProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicroProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux3to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux3to1
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1_8bit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_5bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1_5bit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/InstructionRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionModule
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_Structural
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALUControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MPControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MPControl
ERROR: [VRFC 10-1471] type error near alusrca ; current type std_logic; expected type std_logic_vector [T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MPControl.vhd:68]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MPControl.vhd:14]
INFO: [VRFC 10-240] VHDL file T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MPControl.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftBottom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftLeftBottom
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FourToOneMux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FourToOneMux
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/signExtend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity signExtend
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftLeftTop
INFO: [VRFC 10-163] Analyzing VHDL file "D:/BReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ALUReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/MDR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MDR
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sim_1/new/processor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close [ open {T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MuxSrcA.vhd} w ]
add_files {{T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MuxSrcA.vhd}}
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FullAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MUX2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX2to1
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FullAdder8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder16
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ArithmeticUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ArithmeticUnit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Compliment2s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compliment2s
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural_OneBit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_Structural_OneBit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicrocodeStore
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/LogicMapping.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LogicMapping
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/IncrMUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IncrMUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Incrementer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Incrementer
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicroProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicroProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MuxSrcA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MuxSrcA
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux3to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux3to1
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1_8bit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_5bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1_5bit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/InstructionRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionModule
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_Structural
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALUControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MPControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MPControl
ERROR: [VRFC 10-1471] type error near alusrca ; current type std_logic; expected type std_logic_vector [T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MPControl.vhd:68]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MPControl.vhd:14]
INFO: [VRFC 10-240] VHDL file T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MPControl.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftBottom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftLeftBottom
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FourToOneMux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FourToOneMux
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/signExtend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity signExtend
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftLeftTop
INFO: [VRFC 10-163] Analyzing VHDL file "D:/BReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ALUReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/MDR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MDR
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sim_1/new/processor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FullAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MUX2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX2to1
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FullAdder8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder16
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ArithmeticUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ArithmeticUnit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Compliment2s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compliment2s
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural_OneBit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_Structural_OneBit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicrocodeStore
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/LogicMapping.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LogicMapping
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/IncrMUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IncrMUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Incrementer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Incrementer
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicroProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicroProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MuxSrcA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MuxSrcA
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux3to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux3to1
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1_8bit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_5bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1_5bit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/InstructionRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionModule
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_Structural
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALUControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MPControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MPControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftBottom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftLeftBottom
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FourToOneMux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FourToOneMux
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/signExtend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity signExtend
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftLeftTop
INFO: [VRFC 10-163] Analyzing VHDL file "D:/BReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ALUReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/MDR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MDR
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sim_1/new/processor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 41091effe5974297abf1e1a1496df3bc --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 23 elements ; expected 22 [T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd:23]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit processor_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FullAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MUX2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX2to1
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FullAdder8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder16
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ArithmeticUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ArithmeticUnit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Compliment2s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compliment2s
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural_OneBit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_Structural_OneBit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicrocodeStore
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/LogicMapping.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LogicMapping
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/IncrMUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IncrMUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Incrementer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Incrementer
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicroProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicroProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MuxSrcA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MuxSrcA
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux3to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux3to1
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1_8bit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_5bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1_5bit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/InstructionRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionModule
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_Structural
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALUControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MPControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MPControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftBottom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftLeftBottom
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FourToOneMux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FourToOneMux
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/signExtend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity signExtend
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftLeftTop
INFO: [VRFC 10-163] Analyzing VHDL file "D:/BReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ALUReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/MDR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MDR
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sim_1/new/processor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 41091effe5974297abf1e1a1496df3bc --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 22 elements ; expected 23 [T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd:125]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit processor_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FullAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MUX2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX2to1
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FullAdder8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder16
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ArithmeticUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ArithmeticUnit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Compliment2s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compliment2s
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural_OneBit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_Structural_OneBit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicrocodeStore
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/LogicMapping.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LogicMapping
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/IncrMUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IncrMUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Incrementer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Incrementer
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicroProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicroProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MuxSrcA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MuxSrcA
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux3to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux3to1
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1_8bit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_5bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1_5bit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/InstructionRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionModule
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_Structural
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALUControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MPControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MPControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftBottom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftLeftBottom
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FourToOneMux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FourToOneMux
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/signExtend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity signExtend
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftLeftTop
INFO: [VRFC 10-163] Analyzing VHDL file "D:/BReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ALUReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/MDR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MDR
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sim_1/new/processor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 41091effe5974297abf1e1a1496df3bc --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 22 elements ; expected 23 [T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd:23]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit processor_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FullAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MUX2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX2to1
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FullAdder8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder16
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ArithmeticUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ArithmeticUnit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Compliment2s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compliment2s
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural_OneBit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_Structural_OneBit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicrocodeStore
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/LogicMapping.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LogicMapping
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/IncrMUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IncrMUX
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Incrementer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Incrementer
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MicroProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicroProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MuxSrcA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MuxSrcA
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux3to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux3to1
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1_8bit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Mux2to1_5bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1_5bit
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/InstructionRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionModule
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALU_Structural.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_Structural
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/ALUControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/MPControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MPControl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftBottom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftLeftBottom
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/FourToOneMux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FourToOneMux
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/signExtend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity signExtend
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/shiftLeftTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftLeftTop
INFO: [VRFC 10-163] Analyzing VHDL file "D:/BReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ALUReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALUReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/MDR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MDR
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sources_1/new/Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor
INFO: [VRFC 10-163] Analyzing VHDL file "T:/ISE/New newPhase 2/Phase 2.srcs/sim_1/new/processor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'T:/ISE/New newPhase 2/Phase 2.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 41091effe5974297abf1e1a1496df3bc --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:42:09 . Memory (MB): peak = 883.094 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-4704] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:42:10 . Memory (MB): peak = 883.094 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 09 17:08:28 2020...
