#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Jan  2 17:48:50 2021
# Process ID: 21956
# Current directory: D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16260 D:\thirdyear\hardwareSysthesis\git-add_hazard\HardwareSynthesisDesign\HardwareSynthesisDesign.xpr
# Log file: D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/vivado.log
# Journal file: D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Finger_Leader/Desktop/hardware/hardwareSynthesisDesign/HardwareSynthesisDesign' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2019.2/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
generate_target Simulation [get_files D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/ip/data_ram/data_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'data_ram'...
export_ip_user_files -of_objects [get_files D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/ip/data_ram/data_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/ip/data_ram/data_ram.xci] -directory D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.ip_user_files/sim_scripts -ip_user_files_dir D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.ip_user_files -ipstatic_source_dir D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/modelsim} {questa=D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/questa} {riviera=D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/riviera} {activehdl=D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/ip/inst_ram/inst_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_ram'...
export_ip_user_files -of_objects [get_files D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/ip/inst_ram/inst_ram.xci] -directory D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.ip_user_files/sim_scripts -ip_user_files_dir D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.ip_user_files -ipstatic_source_dir D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/modelsim} {questa=D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/questa} {riviera=D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/riviera} {activehdl=D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/alu_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/aludec_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memwriteD, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:111]
INFO: [VRFC 10-2458] undeclared symbol memwriteE, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:112]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol stallE, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:199]
INFO: [VRFC 10-2458] undeclared symbol stallM, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:341]
INFO: [VRFC 10-2458] undeclared symbol stallW, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:342]
INFO: [VRFC 10-2458] undeclared symbol stallPC, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:343]
INFO: [VRFC 10-2458] undeclared symbol end_div, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:367]
INFO: [VRFC 10-2458] undeclared symbol address_error, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:473]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hazard_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_57inst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hilo_distribute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_distribute
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loadData_byteSelect
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:57]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:58]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:59]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:83]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:84]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/mux3x1_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/mux4x1_forwardD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1_forwardD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/saveData_Mask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saveData_Mask
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/sign_extend_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 827.703 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xelab -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2019.2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:62]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'data_ram_wea' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:76]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'write_mask' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:92]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'q' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memtoregM' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:334]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'opdata1_i' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:364]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'opdata2_i' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:365]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'result_o' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:368]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:450]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'q' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:451]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:48]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:59]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:57]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:58]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:59]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:83]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.floprc(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux4x1_forwardD
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.mux3x1_forward
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.hazard_57inst
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.loadData_byteSelect
Compiling module xil_defaultlib.saveData_Mask
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.hilo_distribute
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.iram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.dram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
reached lb
reached lb
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 842.785 ; gain = 15.082
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/test/u/dp/writeregE}} 
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/test/u/dp/regdstE}} 
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/test/u/dp/instrD}} 
save_wave_config {D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xelab -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2019.2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:62]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'data_ram_wea' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:76]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'write_mask' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:92]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'q' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memtoregM' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:334]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'opdata1_i' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:364]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'opdata2_i' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:365]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'result_o' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:368]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:450]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'q' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:451]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:48]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:59]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:57]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:58]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:59]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:83]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:84]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.iram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.dram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
reached lb
reached lb
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 859.738 ; gain = 0.000
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/test/u/dp/stallF}} 
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/test/u/dp/stallD}} 
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/test/u/dp/stallE}} 
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/test/u/dp/stallM}} 
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/test/u/dp/stallW}} 
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/test/u/dp/stallPC}} 
save_wave_config {D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/alu_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/aludec_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memwriteD, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:111]
INFO: [VRFC 10-2458] undeclared symbol memwriteE, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:112]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol stallE, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:199]
INFO: [VRFC 10-2458] undeclared symbol stallM, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:341]
INFO: [VRFC 10-2458] undeclared symbol stallW, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:342]
INFO: [VRFC 10-2458] undeclared symbol stallPC, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:343]
INFO: [VRFC 10-2458] undeclared symbol end_div, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:367]
INFO: [VRFC 10-2458] undeclared symbol address_error, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:473]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hazard_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_57inst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hilo_distribute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_distribute
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loadData_byteSelect
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:57]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:58]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:59]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:83]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:84]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/mux3x1_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/mux4x1_forwardD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1_forwardD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/saveData_Mask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saveData_Mask
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/sign_extend_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1002.266 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xelab -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2019.2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:62]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'data_ram_wea' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:76]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'write_mask' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:92]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'q' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memtoregM' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:334]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'opdata1_i' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:364]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'opdata2_i' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:365]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'result_o' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:368]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:450]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'q' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:451]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:48]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:59]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:57]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:58]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:59]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:83]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.floprc(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux4x1_forwardD
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.mux3x1_forward
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.hazard_57inst
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.loadData_byteSelect
Compiling module xil_defaultlib.saveData_Mask
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.hilo_distribute
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.iram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.dram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
reached lb
reached lb
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1002.266 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/alu_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/aludec_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memwriteD, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:111]
INFO: [VRFC 10-2458] undeclared symbol memwriteE, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:112]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol stallE, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:199]
INFO: [VRFC 10-2458] undeclared symbol stallM, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:341]
INFO: [VRFC 10-2458] undeclared symbol stallW, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:342]
INFO: [VRFC 10-2458] undeclared symbol stallPC, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:343]
INFO: [VRFC 10-2458] undeclared symbol end_div, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:367]
INFO: [VRFC 10-2458] undeclared symbol address_error, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:473]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hazard_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_57inst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hilo_distribute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_distribute
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loadData_byteSelect
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:57]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:58]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:59]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:83]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:84]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/mux3x1_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/mux4x1_forwardD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1_forwardD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/saveData_Mask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saveData_Mask
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/sign_extend_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1002.266 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xelab -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2019.2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:62]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'data_ram_wea' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:76]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'write_mask' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:92]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'q' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memtoregM' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:334]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'opdata1_i' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:364]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'opdata2_i' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:365]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'result_o' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:368]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:450]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'q' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:451]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:48]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:59]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:57]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:58]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:59]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:83]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.floprc(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux4x1_forwardD
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.mux3x1_forward
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.hazard_57inst
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.loadData_byteSelect
Compiling module xil_defaultlib.saveData_Mask
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.hilo_distribute
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.iram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.dram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
reached lb
reached lb
reached lb
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1002.266 ; gain = 0.000
save_wave_config {D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/alu_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/aludec_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memwriteD, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:111]
INFO: [VRFC 10-2458] undeclared symbol memwriteE, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:112]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol stallE, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:199]
INFO: [VRFC 10-2458] undeclared symbol stallM, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:341]
INFO: [VRFC 10-2458] undeclared symbol stallW, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:342]
INFO: [VRFC 10-2458] undeclared symbol stallPC, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:343]
INFO: [VRFC 10-2458] undeclared symbol end_div, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:367]
INFO: [VRFC 10-2458] undeclared symbol address_error, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:473]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hazard_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_57inst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hilo_distribute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_distribute
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loadData_byteSelect
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:57]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:58]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:59]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:83]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:84]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/mux3x1_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/mux4x1_forwardD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1_forwardD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/saveData_Mask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saveData_Mask
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/sign_extend_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1002.266 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xelab -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2019.2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:62]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'data_ram_wea' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:76]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'write_mask' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:92]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'q' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memtoregM' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:334]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'opdata1_i' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:364]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'opdata2_i' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:365]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'result_o' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:368]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:450]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'q' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:451]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:48]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:59]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:57]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:58]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:59]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:83]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.floprc(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux4x1_forwardD
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.mux3x1_forward
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.hazard_57inst
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.loadData_byteSelect
Compiling module xil_defaultlib.saveData_Mask
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.hilo_distribute
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.iram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.dram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
reached lb
reached lb
reached lb
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1002.266 ; gain = 0.000
save_wave_config {D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/alu_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/aludec_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memwriteD, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:111]
INFO: [VRFC 10-2458] undeclared symbol memwriteE, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:112]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol stallE, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:199]
INFO: [VRFC 10-2458] undeclared symbol stallM, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:341]
INFO: [VRFC 10-2458] undeclared symbol stallW, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:342]
INFO: [VRFC 10-2458] undeclared symbol stallPC, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:343]
INFO: [VRFC 10-2458] undeclared symbol end_div, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:367]
INFO: [VRFC 10-2458] undeclared symbol address_error, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:473]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hazard_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_57inst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hilo_distribute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_distribute
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loadData_byteSelect
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:57]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:58]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:59]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:83]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:84]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/mux3x1_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/mux4x1_forwardD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1_forwardD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/saveData_Mask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saveData_Mask
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/sign_extend_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1002.266 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xelab -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2019.2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:62]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'data_ram_wea' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:76]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'write_mask' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:92]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'q' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memtoregM' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:334]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'opdata1_i' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:364]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'opdata2_i' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:365]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'result_o' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:368]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:450]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'q' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:451]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:48]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:59]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:57]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:58]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:59]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:83]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.floprc(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux4x1_forwardD
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.mux3x1_forward
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.hazard_57inst
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.loadData_byteSelect
Compiling module xil_defaultlib.saveData_Mask
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.hilo_distribute
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.iram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.dram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
reached lb
reached lb
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1002.266 ; gain = 0.000
save_wave_config {D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/alu_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/aludec_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memwriteD, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:111]
INFO: [VRFC 10-2458] undeclared symbol memwriteE, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:112]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol stallE, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:199]
INFO: [VRFC 10-2458] undeclared symbol stallM, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:341]
INFO: [VRFC 10-2458] undeclared symbol stallW, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:342]
INFO: [VRFC 10-2458] undeclared symbol stallPC, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:343]
INFO: [VRFC 10-2458] undeclared symbol end_div, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:367]
INFO: [VRFC 10-2458] undeclared symbol address_error, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:473]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hazard_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_57inst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hilo_distribute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_distribute
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loadData_byteSelect
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:57]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:58]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:59]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:83]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:84]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/mux3x1_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/mux4x1_forwardD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1_forwardD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/saveData_Mask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saveData_Mask
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/sign_extend_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1002.266 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xelab -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2019.2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:62]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'data_ram_wea' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:76]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'write_mask' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:92]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'q' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memtoregM' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:334]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'opdata1_i' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:364]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'opdata2_i' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:365]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'result_o' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:368]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:450]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'q' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:451]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:48]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:59]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:57]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:58]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:59]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:83]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.floprc(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux4x1_forwardD
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.mux3x1_forward
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.hazard_57inst
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.loadData_byteSelect
Compiling module xil_defaultlib.saveData_Mask
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.hilo_distribute
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.iram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.dram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
reached lb
reached lb
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1002.266 ; gain = 0.000
save_wave_config {D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xelab -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2019.2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:62]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'data_ram_wea' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:76]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'write_mask' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:92]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'q' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memtoregM' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:334]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'opdata1_i' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:364]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'opdata2_i' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:365]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'result_o' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:368]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:450]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'q' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:451]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:48]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:59]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:57]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:58]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:59]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:83]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:84]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.iram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.dram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
reached lb
reached lb
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1002.266 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/alu_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/aludec_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memwriteD, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:111]
INFO: [VRFC 10-2458] undeclared symbol memwriteE, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:112]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol stallE, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:199]
INFO: [VRFC 10-2458] undeclared symbol stallM, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:341]
INFO: [VRFC 10-2458] undeclared symbol stallW, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:342]
INFO: [VRFC 10-2458] undeclared symbol stallPC, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:343]
INFO: [VRFC 10-2458] undeclared symbol end_div, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:367]
INFO: [VRFC 10-2458] undeclared symbol address_error, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:473]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hazard_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_57inst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hilo_distribute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_distribute
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loadData_byteSelect
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:57]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:58]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:59]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:83]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:84]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/mux3x1_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/mux4x1_forwardD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1_forwardD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/saveData_Mask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saveData_Mask
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/sign_extend_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1002.266 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xelab -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2019.2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:62]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'data_ram_wea' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:76]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'write_mask' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:92]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'q' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memtoregM' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:334]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'opdata1_i' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:364]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'opdata2_i' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:365]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'result_o' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:368]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:450]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'q' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:451]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:48]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:59]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:57]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:58]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:59]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:83]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.floprc(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux4x1_forwardD
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.mux3x1_forward
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.hazard_57inst
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.loadData_byteSelect
Compiling module xil_defaultlib.saveData_Mask
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.hilo_distribute
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1002.266 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.iram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.dram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
reached lb
reached lb
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1002.266 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1002.266 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/alu_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/aludec_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memwriteD, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:111]
INFO: [VRFC 10-2458] undeclared symbol memwriteE, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:112]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol stallE, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:199]
INFO: [VRFC 10-2458] undeclared symbol stallM, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:341]
INFO: [VRFC 10-2458] undeclared symbol stallW, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:342]
INFO: [VRFC 10-2458] undeclared symbol stallPC, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:343]
INFO: [VRFC 10-2458] undeclared symbol end_div, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:367]
INFO: [VRFC 10-2458] undeclared symbol address_error, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:473]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hazard_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_57inst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hilo_distribute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_distribute
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loadData_byteSelect
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:57]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:58]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:59]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:83]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:84]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/mux3x1_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/mux4x1_forwardD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1_forwardD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/saveData_Mask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saveData_Mask
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/sign_extend_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1002.266 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xelab -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2019.2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:62]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'data_ram_wea' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:76]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'write_mask' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:92]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'q' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:177]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:182]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memtoregM' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:334]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'opdata1_i' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:364]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'opdata2_i' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:365]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'result_o' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:368]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:450]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'q' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:451]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:48]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:59]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:189]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:57]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:58]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:59]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:83]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.floprc(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux4x1_forwardD
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.mux3x1_forward
Compiling module xil_defaultlib.hazard_57inst
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.loadData_byteSelect
Compiling module xil_defaultlib.saveData_Mask
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.hilo_distribute
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1002.266 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.iram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.dram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
reached lb
reached lb
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1002.266 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1002.266 ; gain = 0.000
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/test/u/dp/SrcAE}} 
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/test/u/dp/SrcBE}} 
save_wave_config {D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/alu_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/aludec_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol memwriteD, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:111]
INFO: [VRFC 10-2458] undeclared symbol memwriteE, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:112]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol stallE, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:200]
INFO: [VRFC 10-2458] undeclared symbol stallM, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:342]
INFO: [VRFC 10-2458] undeclared symbol stallW, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:343]
INFO: [VRFC 10-2458] undeclared symbol stallPC, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:344]
INFO: [VRFC 10-2458] undeclared symbol end_div, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:368]
INFO: [VRFC 10-2458] undeclared symbol address_error, assumed default net type wire [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:474]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hazard_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_57inst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hilo_distribute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_distribute
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loadData_byteSelect
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:57]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:58]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:59]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:83]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:84]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/mux3x1_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/mux4x1_forwardD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1_forwardD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/saveData_Mask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saveData_Mask
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/sign_extend_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1002.266 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
"xelab -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2019.2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:62]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'data_ram_wea' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:76]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'write_mask' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:92]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'q' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/controller.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memtoregM' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:335]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'opdata1_i' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:365]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'opdata2_i' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:366]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'result_o' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:369]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:451]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'q' [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/datapath.v:452]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:48]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/rtls/top.v:59]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:57]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:58]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:59]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:83]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.floprc(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux4x1_forwardD
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.mux3x1_forward
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.hazard_57inst
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.loadData_byteSelect
Compiling module xil_defaultlib.saveData_Mask
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.hilo_distribute
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1002.266 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/HardwareSynthesisDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/thirdyear/hardwareSysthesis/git-add_hazard/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.iram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.test.dram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
reached lb
reached lb
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1002.266 ; gain = 0.000
