/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  reg [14:0] _01_;
  wire [14:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_12z;
  wire [10:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [8:0] celloutsig_0_1z;
  wire [9:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [11:0] celloutsig_0_23z;
  wire [14:0] celloutsig_0_24z;
  wire [10:0] celloutsig_0_25z;
  wire [23:0] celloutsig_0_26z;
  wire [4:0] celloutsig_0_27z;
  wire [12:0] celloutsig_0_28z;
  wire [41:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [28:0] celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [4:0] celloutsig_0_43z;
  wire celloutsig_0_47z;
  wire [6:0] celloutsig_0_49z;
  wire [15:0] celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire celloutsig_0_57z;
  wire [8:0] celloutsig_0_5z;
  wire [14:0] celloutsig_0_62z;
  wire [7:0] celloutsig_0_64z;
  wire [16:0] celloutsig_0_65z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire [18:0] celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [13:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_40z = ~(celloutsig_0_6z & celloutsig_0_14z[1]);
  assign celloutsig_1_18z = ~(celloutsig_1_7z & celloutsig_1_11z[14]);
  assign celloutsig_0_41z = !(celloutsig_0_4z[1] ? celloutsig_0_12z[1] : celloutsig_0_26z[2]);
  assign celloutsig_0_37z = ~(celloutsig_0_22z | celloutsig_0_26z[12]);
  assign celloutsig_0_39z = ~(celloutsig_0_14z[2] | celloutsig_0_36z);
  assign celloutsig_0_55z = ~(celloutsig_0_40z | celloutsig_0_10z);
  assign celloutsig_0_57z = ~celloutsig_0_55z;
  assign celloutsig_1_7z = ~celloutsig_1_5z[5];
  assign celloutsig_1_4z = ~((1'h0 | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_0_38z = celloutsig_0_37z | ~(celloutsig_0_14z[1]);
  assign celloutsig_0_19z = celloutsig_0_13z[9] | ~(celloutsig_0_12z[1]);
  assign celloutsig_0_47z = celloutsig_0_41z ^ celloutsig_0_33z[18];
  assign celloutsig_0_7z = celloutsig_0_1z[5] ^ celloutsig_0_3z;
  assign celloutsig_1_19z = celloutsig_1_7z ^ celloutsig_1_0z;
  assign celloutsig_0_33z = { celloutsig_0_14z[1], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_7z } + celloutsig_0_2z[32:4];
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 8'h00;
    else _00_ <= celloutsig_0_5z[8:1];
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 15'h0000;
    else _01_ <= { _00_[6:0], celloutsig_0_12z, celloutsig_0_21z, celloutsig_0_12z, celloutsig_0_9z };
  assign celloutsig_0_0z = in_data[55:41] / { 1'h1, in_data[75:62] };
  assign celloutsig_1_5z = { in_data[172:167], celloutsig_1_1z, celloutsig_1_4z } / { 1'h1, celloutsig_1_1z[5:0], celloutsig_1_1z };
  assign celloutsig_0_8z = celloutsig_0_1z[6:3] <= celloutsig_0_5z[4:1];
  assign celloutsig_0_21z = { celloutsig_0_4z[14:5], celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_17z } <= { celloutsig_0_13z[6:0], celloutsig_0_19z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_42z = { celloutsig_0_20z[8:2], celloutsig_0_16z } && celloutsig_0_33z[19:10];
  assign celloutsig_0_6z = celloutsig_0_5z[8:2] && { celloutsig_0_1z[6:1], celloutsig_0_3z };
  assign celloutsig_0_9z = celloutsig_0_1z[7:0] && { celloutsig_0_1z[8:2], celloutsig_0_6z };
  assign celloutsig_0_32z = { celloutsig_0_13z[10:5], celloutsig_0_10z } && _00_[7:1];
  assign celloutsig_0_10z = celloutsig_0_6z & ~(celloutsig_0_2z[17]);
  assign celloutsig_1_10z = in_data[123:116] * { celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_36z = celloutsig_0_1z[8:5] != { celloutsig_0_23z[5], celloutsig_0_12z };
  assign celloutsig_1_3z = in_data[127:125] != in_data[130:128];
  assign celloutsig_0_23z = - { celloutsig_0_5z[6:5], celloutsig_0_7z, _00_, celloutsig_0_19z };
  assign celloutsig_0_2z = - { in_data[31:8], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_24z = - { celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_6z };
  assign celloutsig_0_27z = - celloutsig_0_17z[5:1];
  assign celloutsig_1_0z = in_data[171:169] !== in_data[169:167];
  assign celloutsig_0_49z = { _01_[8:4], celloutsig_0_47z, celloutsig_0_22z } | { celloutsig_0_25z[9], celloutsig_0_42z, celloutsig_0_43z };
  assign celloutsig_0_65z = { celloutsig_0_5z[6:5], celloutsig_0_27z, celloutsig_0_40z, celloutsig_0_38z, celloutsig_0_21z, celloutsig_0_49z } | { celloutsig_0_64z[3], celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_57z };
  assign celloutsig_0_16z = { in_data[37:36], celloutsig_0_10z } | { celloutsig_0_15z[1:0], celloutsig_0_9z };
  assign celloutsig_0_20z = { celloutsig_0_5z, celloutsig_0_9z } | { celloutsig_0_1z[6:2], celloutsig_0_14z };
  assign celloutsig_0_3z = | in_data[21:9];
  assign celloutsig_0_22z = ^ { celloutsig_0_15z[6:5], celloutsig_0_1z, celloutsig_0_16z };
  assign celloutsig_0_4z = { celloutsig_0_2z[13:7], celloutsig_0_1z } >> { celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_64z = { celloutsig_0_25z[10:5], celloutsig_0_8z, celloutsig_0_39z } >> { celloutsig_0_62z[10:8], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_21z, celloutsig_0_57z };
  assign celloutsig_0_14z = { in_data[46:45], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_10z } >> { celloutsig_0_2z[28:27], celloutsig_0_12z };
  assign celloutsig_0_17z = celloutsig_0_2z[36:30] >> { celloutsig_0_15z[7:3], celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_0_13z = in_data[48:38] << { celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_0_15z = { in_data[8:4], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_7z } << celloutsig_0_4z[13:6];
  assign celloutsig_0_28z = { celloutsig_0_26z[18:7], celloutsig_0_21z } << celloutsig_0_24z[12:0];
  assign celloutsig_0_62z = celloutsig_0_2z[26:12] >> { celloutsig_0_28z[6:1], celloutsig_0_1z };
  assign celloutsig_0_43z = { celloutsig_0_1z[6:5], celloutsig_0_12z } <<< { celloutsig_0_33z[21:19], celloutsig_0_22z, celloutsig_0_32z };
  assign celloutsig_1_1z = in_data[180:174] <<< in_data[134:128];
  assign celloutsig_0_12z = { celloutsig_0_4z[14], celloutsig_0_8z, celloutsig_0_8z } <<< celloutsig_0_1z[8:6];
  assign celloutsig_0_26z = { celloutsig_0_25z[10:7], celloutsig_0_22z, celloutsig_0_1z, celloutsig_0_20z } <<< { celloutsig_0_13z[7:0], celloutsig_0_8z, celloutsig_0_21z, celloutsig_0_14z, _00_, celloutsig_0_3z };
  assign celloutsig_0_5z = celloutsig_0_0z[12:4] ^ celloutsig_0_4z[14:6];
  assign celloutsig_0_1z = celloutsig_0_0z[8:0] ^ in_data[8:0];
  assign celloutsig_0_25z = { celloutsig_0_12z, celloutsig_0_15z } ^ { celloutsig_0_13z[9:0], celloutsig_0_3z };
  assign celloutsig_1_8z[4:1] = ~ celloutsig_1_5z[5:2];
  assign celloutsig_1_9z[2:1] = celloutsig_1_1z[2:1] ^ celloutsig_1_8z[3:2];
  assign { celloutsig_1_11z[4:1], celloutsig_1_11z[11:10], celloutsig_1_11z[18:17], celloutsig_1_11z[9], celloutsig_1_11z[16], celloutsig_1_11z[8], celloutsig_1_11z[15], celloutsig_1_11z[7], celloutsig_1_11z[14], celloutsig_1_11z[6], celloutsig_1_11z[13], celloutsig_1_11z[5] } = { celloutsig_1_8z[4:1], celloutsig_1_1z[6:5], celloutsig_1_1z[5:4], celloutsig_1_1z[4:3], celloutsig_1_1z[3:2], celloutsig_1_1z[2:1], celloutsig_1_1z[1:0], celloutsig_1_1z[0] } ^ { celloutsig_1_1z[4:1], celloutsig_1_10z[1:0], celloutsig_1_9z[2], celloutsig_1_10z[7], celloutsig_1_3z, celloutsig_1_10z[6], celloutsig_1_7z, celloutsig_1_10z[5], celloutsig_1_0z, celloutsig_1_10z[4], celloutsig_1_1z[6], celloutsig_1_10z[3], celloutsig_1_1z[5] };
  assign celloutsig_1_11z[12] = celloutsig_1_10z[2];
  assign celloutsig_1_8z[0] = 1'h1;
  assign celloutsig_1_9z[0] = 1'h0;
  assign { out_data[128], out_data[96], out_data[39:32], out_data[16:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_64z, celloutsig_0_65z };
endmodule
