
*** Running vivado
    with args -log codesign_vivado_bd_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source codesign_vivado_bd_wrapper.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Wed Jun 25 08:15:07 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source codesign_vivado_bd_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 494.547 ; gain = 212.152
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vick/Desktop/ip_repo/axi4_half_adder_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/2025.1/Vivado/data/ip'.
Command: read_checkpoint -auto_incremental -incremental C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/utils_1/imports/synth_1/half_adder.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/utils_1/imports/synth_1/half_adder.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top codesign_vivado_bd_wrapper -part xczu3eg-sfvc784-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sfvc784-2-e
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26556
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1701.574 ; gain = 200.039
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'dp_audi_ref_clk', assumed default net type 'wire' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:2473]
INFO: [Synth 8-6157] synthesizing module 'codesign_vivado_bd_wrapper' [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/hdl/codesign_vivado_bd_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'codesign_vivado_bd' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/synth/codesign_vivado_bd.v:13]
INFO: [Synth 8-6157] synthesizing module 'codesign_vivado_bd_axi4_half_adder_1_0' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi4_half_adder_1_0/synth/codesign_vivado_bd_axi4_half_adder_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi4_half_adder' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/2d9f/hdl/axi4_half_adder.v:4]
INFO: [Synth 8-6157] synthesizing module 'axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/2d9f/hdl/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/2d9f/hdl/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder.v:143]
INFO: [Synth 8-226] default block is never used [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/2d9f/hdl/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder.v:217]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/2d9f/hdl/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder.v:270]
INFO: [Synth 8-6155] done synthesizing module 'axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder' (0#1) [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/2d9f/hdl/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder.v:4]
INFO: [Synth 8-6157] synthesizing module 'half_adder' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/2d9f/src/half_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'half_adder' (0#1) [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/2d9f/src/half_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'axi4_half_adder' (0#1) [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/2d9f/hdl/axi4_half_adder.v:4]
INFO: [Synth 8-6155] done synthesizing module 'codesign_vivado_bd_axi4_half_adder_1_0' (0#1) [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi4_half_adder_1_0/synth/codesign_vivado_bd_axi4_half_adder_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'codesign_vivado_bd_axi_smc_3' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/synth/codesign_vivado_bd_axi_smc_3.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_fac1' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/synth/bd_fac1.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_RPTO8C' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/synth/bd_fac1.v:664]
INFO: [Synth 8-6157] synthesizing module 'bd_fac1_one_0' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/ip/ip_0/synth/bd_fac1_one_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_10_xlconstant' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/a165/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_10_xlconstant' (0#1) [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/a165/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'bd_fac1_one_0' (0#1) [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/ip/ip_0/synth/bd_fac1_one_0.v:53]
INFO: [Synth 8-638] synthesizing module 'bd_fac1_psr_aclk_0' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/ip/ip_1/synth/bd_fac1_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1243' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/ip/ip_1/synth/bd_fac1_psr_aclk_0.vhd:139]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1302]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1371]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1387]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1413]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1436]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1460]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:158596' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [D:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:158596]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [D:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:158596]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_single' declared at 'D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152' bound to instance 'ACT_LO_EXT' of component 'xpm_cdc_single' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:968]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (0#1) [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_single' declared at 'D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152' bound to instance 'ACT_LO_AUX' of component 'xpm_cdc_single' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1015]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1302]
INFO: [Synth 8-256] done synthesizing module 'bd_fac1_psr_aclk_0' (0#1) [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/ip/ip_1/synth/bd_fac1_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_fac1_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/synth/bd_fac1.v:696]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_fac1_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/synth/bd_fac1.v:696]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_fac1_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/synth/bd_fac1.v:696]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_fac1_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/synth/bd_fac1.v:696]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_fac1_psr_aclk_0' has 10 connections declared, but only 6 given [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/synth/bd_fac1.v:696]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_RPTO8C' (0#1) [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/synth/bd_fac1.v:664]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_17353CN' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/synth/bd_fac1.v:705]
INFO: [Synth 8-6157] synthesizing module 'bd_fac1_m00e_0' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/ip/ip_12/synth/bd_fac1_m00e_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'bd_fac1_m00e_0' (0#1) [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/ip/ip_12/synth/bd_fac1_m00e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_17353CN' (0#1) [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/synth/bd_fac1.v:705]
INFO: [Synth 8-6157] synthesizing module 'bd_fac1_m00s2a_0' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/ip/ip_11/synth/bd_fac1_m00s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_fac1_m00s2a_0' (0#1) [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/ip/ip_11/synth/bd_fac1_m00s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_fac1_s00a2s_0' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/ip/ip_5/synth/bd_fac1_s00a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_fac1_s00a2s_0' (0#1) [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/ip/ip_5/synth/bd_fac1_s00a2s_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_6RMMNO' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/synth/bd_fac1.v:947]
INFO: [Synth 8-6157] synthesizing module 'bd_fac1_s00mmu_0' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/ip/ip_2/synth/bd_fac1_s00mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_fac1_s00mmu_0' (0#1) [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/ip/ip_2/synth/bd_fac1_s00mmu_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_fac1_s00sic_0' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/ip/ip_4/synth/bd_fac1_s00sic_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_fac1_s00sic_0' (0#1) [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/ip/ip_4/synth/bd_fac1_s00sic_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_fac1_s00tr_0' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/ip/ip_3/synth/bd_fac1_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_fac1_s00tr_0' (0#1) [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/ip/ip_3/synth/bd_fac1_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_6RMMNO' (0#1) [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/synth/bd_fac1.v:947]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_3UDTTA' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/synth/bd_fac1.v:1527]
INFO: [Synth 8-6157] synthesizing module 'bd_fac1_sarn_0' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/ip/ip_6/synth/bd_fac1_sarn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_fac1_sarn_0' (0#1) [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/ip/ip_6/synth/bd_fac1_sarn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_fac1_sawn_0' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/ip/ip_8/synth/bd_fac1_sawn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_fac1_sawn_0' (0#1) [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/ip/ip_8/synth/bd_fac1_sawn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_fac1_sbn_0' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/ip/ip_10/synth/bd_fac1_sbn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_fac1_sbn_0' (0#1) [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/ip/ip_10/synth/bd_fac1_sbn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_fac1_srn_0' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/ip/ip_7/synth/bd_fac1_srn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_fac1_srn_0' (0#1) [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/ip/ip_7/synth/bd_fac1_srn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_fac1_swn_0' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/ip/ip_9/synth/bd_fac1_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_fac1_swn_0' (0#1) [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/ip/ip_9/synth/bd_fac1_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_3UDTTA' (0#1) [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/synth/bd_fac1.v:1527]
INFO: [Synth 8-6155] done synthesizing module 'bd_fac1' (0#1) [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/synth/bd_fac1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'codesign_vivado_bd_axi_smc_3' (0#1) [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/synth/codesign_vivado_bd_axi_smc_3.v:53]
INFO: [Synth 8-638] synthesizing module 'codesign_vivado_bd_rst_ps8_0_96M_3' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_rst_ps8_0_96M_3/synth/codesign_vivado_bd_rst_ps8_0_96M_3.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1243' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_rst_ps8_0_96M_3/synth/codesign_vivado_bd_rst_ps8_0_96M_3.vhd:139]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized1' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1302]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1371]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1387]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1413]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1436]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1460]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:158596' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_single' declared at 'D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152' bound to instance 'ACT_LO_EXT' of component 'xpm_cdc_single' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:968]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_single' declared at 'D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152' bound to instance 'ACT_LO_AUX' of component 'xpm_cdc_single' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1015]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (0#1) [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized1' (0#1) [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1302]
INFO: [Synth 8-256] done synthesizing module 'codesign_vivado_bd_rst_ps8_0_96M_3' (0#1) [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_rst_ps8_0_96M_3/synth/codesign_vivado_bd_rst_ps8_0_96M_3.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'codesign_vivado_bd_rst_ps8_0_96M_3' is unconnected for instance 'rst_ps8_0_96M' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/synth/codesign_vivado_bd.v:165]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'codesign_vivado_bd_rst_ps8_0_96M_3' is unconnected for instance 'rst_ps8_0_96M' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/synth/codesign_vivado_bd.v:165]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'codesign_vivado_bd_rst_ps8_0_96M_3' is unconnected for instance 'rst_ps8_0_96M' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/synth/codesign_vivado_bd.v:165]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'codesign_vivado_bd_rst_ps8_0_96M_3' is unconnected for instance 'rst_ps8_0_96M' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/synth/codesign_vivado_bd.v:165]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_96M' of module 'codesign_vivado_bd_rst_ps8_0_96M_3' has 10 connections declared, but only 6 given [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/synth/codesign_vivado_bd.v:165]
INFO: [Synth 8-6157] synthesizing module 'codesign_vivado_bd_zynq_ultra_ps_e_0_0' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/synth/codesign_vivado_bd_zynq_ultra_ps_e_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:68]
INFO: [Synth 8-6157] synthesizing module 'PS8' [D:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:134818]
INFO: [Synth 8-6155] done synthesizing module 'PS8' (0#1) [D:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:134818]
WARNING: [Synth 8-689] width (4) of port connection 'EMIOSDIO0DATAIN' does not match port width (8) of module 'PS8' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:4657]
WARNING: [Synth 8-689] width (4) of port connection 'EMIOSDIO0DATAOUT' does not match port width (8) of module 'PS8' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:4658]
WARNING: [Synth 8-689] width (4) of port connection 'EMIOSDIO0DATAENA' does not match port width (8) of module 'PS8' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:4659]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO1DATAIN' does not match port width (8) of module 'PS8' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:4670]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO1DATAOUT' does not match port width (8) of module 'PS8' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:4671]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO1DATAENA' does not match port width (8) of module 'PS8' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:4672]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN0OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN1OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN2OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN3OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP0OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP1OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP2OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP3OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PADO' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_BOOTMODE' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_CLK' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DONEB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMA' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMACTN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMALERTN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMBA' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMBG' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCK' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCKE' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCKN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCSN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDM' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQ' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQS' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQSN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMODT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMPARITY' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMRAMRSTN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ERROROUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ERRORSTATUS' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_INITB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTCK' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTDI' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTDO' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTMS' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MIO' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PORB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PROGB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_RCALIBINOUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_SRSTB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ZQ' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN0IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN1IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN2IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN3IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP0IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP1IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP2IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP3IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PADI' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN0IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN1IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN2IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN3IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP0IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP1IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP2IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP3IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
WARNING: [Synth 8-7023] instance 'PS8_i' of module 'PS8' has 1015 connections declared, but only 957 given [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:3848]
INFO: [Synth 8-6155] done synthesizing module 'zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e' (0#1) [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:68]
WARNING: [Synth 8-7071] port 'emio_enet0_signal_detect' of module 'zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e' is unconnected for instance 'inst' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/synth/codesign_vivado_bd_zynq_ultra_ps_e_0_0.v:236]
WARNING: [Synth 8-7071] port 'emio_enet1_signal_detect' of module 'zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e' is unconnected for instance 'inst' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/synth/codesign_vivado_bd_zynq_ultra_ps_e_0_0.v:236]
WARNING: [Synth 8-7071] port 'emio_enet2_signal_detect' of module 'zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e' is unconnected for instance 'inst' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/synth/codesign_vivado_bd_zynq_ultra_ps_e_0_0.v:236]
WARNING: [Synth 8-7071] port 'emio_enet3_signal_detect' of module 'zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e' is unconnected for instance 'inst' [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/synth/codesign_vivado_bd_zynq_ultra_ps_e_0_0.v:236]
WARNING: [Synth 8-7023] instance 'inst' of module 'zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e' has 1491 connections declared, but only 1487 given [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/synth/codesign_vivado_bd_zynq_ultra_ps_e_0_0.v:236]
INFO: [Synth 8-6155] done synthesizing module 'codesign_vivado_bd_zynq_ultra_ps_e_0_0' (0#1) [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/synth/codesign_vivado_bd_zynq_ultra_ps_e_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'codesign_vivado_bd' (0#1) [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/synth/codesign_vivado_bd.v:13]
INFO: [Synth 8-6155] done synthesizing module 'codesign_vivado_bd_wrapper' (0#1) [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/hdl/codesign_vivado_bd_wrapper.v:13]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/2d9f/hdl/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder.v:211]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ipshared/2d9f/hdl/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder.v:212]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_RPTO8C does not have driver. [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/synth/bd_fac1.v:680]
WARNING: [Synth 8-3848] Net dp_audio_ref_clk in module/entity zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e does not have driver. [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:347]
WARNING: [Synth 8-3848] Net irq_ipi_pl_0 in module/entity zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e does not have driver. [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:1367]
WARNING: [Synth 8-3848] Net irq_ipi_pl_1 in module/entity zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e does not have driver. [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:1368]
WARNING: [Synth 8-3848] Net irq_ipi_pl_2 in module/entity zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e does not have driver. [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:1369]
WARNING: [Synth 8-3848] Net irq_ipi_pl_3 in module/entity zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e does not have driver. [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_7.v:1370]
WARNING: [Synth 8-7129] Port dp_audio_ref_clk in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_0 in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_1 in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_2 in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_3 in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc0_fpd_rclk in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc0_fpd_wclk in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc1_fpd_rclk in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc1_fpd_wclk in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp0_fpd_rclk in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp0_fpd_wclk in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp1_fpd_rclk in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp1_fpd_wclk in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp2_fpd_rclk in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp2_fpd_wclk in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp3_fpd_rclk in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp3_fpd_wclk in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxi_lpd_rclk in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxi_lpd_wclk in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[15] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[14] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[13] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[12] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[11] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[10] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[9] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[8] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[7] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[6] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[15] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[14] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[13] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[12] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[11] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[10] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[9] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[8] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[7] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[6] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[3] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[2] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[1] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[0] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[31] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[30] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[29] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[28] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[27] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[26] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[25] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[24] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[23] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[22] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[21] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[20] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[19] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[18] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[17] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[16] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[15] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[14] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[13] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[12] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[11] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[10] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[9] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[8] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[7] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[6] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[5] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[4] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[3] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[2] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[1] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[0] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[31] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[30] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[29] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[28] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[27] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[26] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[25] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[24] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[23] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[22] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[21] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[20] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[19] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[18] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[17] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[16] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[15] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[14] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[13] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[12] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[11] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[10] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[9] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[8] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[7] in module zynq_ultra_ps_e_v3_5_7_zynq_ultra_ps_e is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1914.570 ; gain = 413.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1914.570 ; gain = 413.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1914.570 ; gain = 413.035
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1914.570 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/codesign_vivado_bd_zynq_ultra_ps_e_0_0.xdc] for cell 'codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst'
create_clock: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2136.098 ; gain = 54.902
Finished Parsing XDC File [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_zynq_ultra_ps_e_0_0/codesign_vivado_bd_zynq_ultra_ps_e_0_0.xdc] for cell 'codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/ip/ip_1/bd_fac1_psr_aclk_0_board.xdc] for cell 'codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/bd_0/ip/ip_1/bd_fac1_psr_aclk_0_board.xdc] for cell 'codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/smartconnect.xdc] for cell 'codesign_vivado_bd_i/axi_smc/inst'
Finished Parsing XDC File [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_axi_smc_3/smartconnect.xdc] for cell 'codesign_vivado_bd_i/axi_smc/inst'
Parsing XDC File [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_rst_ps8_0_96M_3/codesign_vivado_bd_rst_ps8_0_96M_3_board.xdc] for cell 'codesign_vivado_bd_i/rst_ps8_0_96M/U0'
Finished Parsing XDC File [c:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.gen/sources_1/bd/codesign_vivado_bd/ip/codesign_vivado_bd_rst_ps8_0_96M_3/codesign_vivado_bd_rst_ps8_0_96M_3_board.xdc] for cell 'codesign_vivado_bd_i/rst_ps8_0_96M/U0'
Parsing XDC File [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc]
WARNING: [Vivado 12-584] No ports matched 'PL_USER_LED[0]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_USER_LED[1]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_USER_LED[2]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_USER_LED[3]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_USER_LED[4]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_USER_LED[5]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_USER_LED[6]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_USER_LED[7]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_USER_LED*'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_LEDRGB0[0]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_LEDRGB0[1]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_LEDRGB0[2]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_LEDRGB1[0]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_LEDRGB1[1]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_LEDRGB1[2]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_LEDRGB2[0]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_LEDRGB2[1]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_LEDRGB2[2]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_LEDRGB3[0]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_LEDRGB3[1]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_LEDRGB3[2]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_LEDRGB*'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_USER_PB[0]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_USER_PB[1]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_USER_PB[2]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_USER_PB[3]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_USER_PB*'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_USER_SW[0]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_USER_SW[1]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_USER_SW[2]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_USER_SW[3]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_USER_SW[4]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_USER_SW[5]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_USER_SW[6]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_USER_SW[7]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_USER_SW*'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA_tri_io[0]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA_tri_io[1]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA_tri_io[2]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA_tri_io[3]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA_tri_io[4]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA_tri_io[5]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA_tri_io[6]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA_tri_io[7]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA_tri_io*'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB_tri_io[0]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB_tri_io[1]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB_tri_io[2]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB_tri_io[3]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB_tri_io[4]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB_tri_io[5]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB_tri_io[6]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB_tri_io[7]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB_tri_io*'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JAB_tri_io[0]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JAB_tri_io[1]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JAB_tri_io[2]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JAB_tri_io[3]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JAB_tri_io[4]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JAB_tri_io[5]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JAB_tri_io*'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RBP_GPIO_tri_io[0]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RBP_GPIO_tri_io[1]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RBP_GPIO_tri_io[2]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RBP_GPIO_tri_io[3]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RBP_GPIO_tri_io[4]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RBP_GPIO_tri_io[5]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RBP_GPIO_tri_io[6]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RBP_GPIO_tri_io[7]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RBP_GPIO_tri_io[8]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RBP_GPIO_tri_io[9]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RBP_GPIO_tri_io[10]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RBP_GPIO_tri_io[11]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RBP_GPIO_tri_io[12]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RBP_GPIO_tri_io[13]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RBP_GPIO_tri_io[14]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RBP_GPIO_tri_io[15]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RBP_GPIO_tri_io[16]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RBP_GPIO_tri_io[17]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RBP_GPIO_tri_io[18]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RBP_GPIO_tri_io[19]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RBP_GPIO_tri_io[20]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RBP_GPIO_tri_io[21]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RBP_GPIO_tri_io[22]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RBP_GPIO_tri_io[23]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RBP_GPIO_tri_io[24]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RBP_GPIO_tri_io[25]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RBP_GPIO_tri_io[26]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RBP_GPIO_tri_io[27]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RBP_GPIO_tri_io*'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_GRV_tri_io[0]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_GRV_tri_io[1]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_GRV_tri_io[2]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_GRV_tri_io[3]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_GRV*'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SERVO[0]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SERVO[1]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SERVO[2]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SERVO[3]'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SERVO*'. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:128]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.srcs/constrs_1/imports/Downloads/zu3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/codesign_vivado_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/codesign_vivado_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/codesign_vivado_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/codesign_vivado_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/codesign_vivado_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/codesign_vivado_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 18 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2136.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  SRL16 => SRL16E: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 2136.098 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 2136.098 ; gain = 634.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sfvc784-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 2136.098 ; gain = 634.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 2136.098 ; gain = 634.562
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_write_reg' in module 'axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder'
INFO: [Synth 8-802] inferred FSM for state register 'state_read_reg' in module 'axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_15_decerr_slave'
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.w_state_reg' in module 'sc_mmu_v1_0_15_top'
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.r_state_reg' in module 'sc_mmu_v1_0_15_top'
INFO: [Synth 8-802] inferred FSM for state register 'w_state_reg' in module 'sc_si_converter_v1_0_15_axilite_conv'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'sc_si_converter_v1_0_15_axilite_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
                   Waddr |                               01 |                               10
                   Wdata |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_write_reg' using encoding 'sequential' in module 'axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
                   Raddr |                               01 |                               10
                   Rdata |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_read_reg' using encoding 'sequential' in module 'axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_15_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
*
                 W_STALL |                               01 | 00000000000000000000000000000001
               W_PENDING |                               10 | 00000000000000000000000000000010
                W_DECERR |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.w_state_reg' using encoding 'sequential' in module 'sc_mmu_v1_0_15_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
*
                 R_STALL |                               01 | 00000000000000000000000000000001
               R_PENDING |                               10 | 00000000000000000000000000000010
                R_DECERR |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.r_state_reg' using encoding 'sequential' in module 'sc_mmu_v1_0_15_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  W_IDLE |                              000 | 00000000000000000000000000000000
                    W_RX |                              001 | 00000000000000000000000000000001
                    W_TX |                              010 | 00000000000000000000000000000010
              W_COMPLETE |                              011 | 00000000000000000000000000000100
               W_RECOVER |                              100 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_reg' using encoding 'sequential' in module 'sc_si_converter_v1_0_15_axilite_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  R_IDLE |                             0001 | 00000000000000000000000000000000
               R_PENDING |                             0010 | 00000000000000000000000000000001
                    R_RX |                             0100 | 00000000000000000000000000000010
                    R_TX |                             1000 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'one-hot' in module 'sc_si_converter_v1_0_15_axilite_conv'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:08 ; elapsed = 00:01:14 . Memory (MB): peak = 2136.098 ; gain = 634.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 5     
	   2 Input    8 Bit       Adders := 4     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 5     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
	   3 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 5     
	   3 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input     12 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 26    
+---Registers : 
	             2178 Bit    Registers := 4     
	              512 Bit    Registers := 4     
	              179 Bit    Registers := 2     
	               70 Bit    Registers := 1     
	               69 Bit    Registers := 1     
	               64 Bit    Registers := 4     
	               47 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 14    
	                3 Bit    Registers := 24    
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 150   
+---Muxes : 
	   2 Input 2178 Bit        Muxes := 2     
	   2 Input   40 Bit        Muxes := 4     
	   4 Input   40 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 11    
	   5 Input   12 Bit        Muxes := 1     
	   5 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 5     
	   2 Input    8 Bit        Muxes := 3     
	   4 Input    8 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 8     
	   2 Input    6 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 8     
	   5 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 24    
	   4 Input    2 Bit        Muxes := 6     
	   5 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 115   
	   3 Input    1 Bit        Muxes := 21    
	   6 Input    1 Bit        Muxes := 8     
	   4 Input    1 Bit        Muxes := 30    
	   7 Input    1 Bit        Muxes := 4     
	   5 Input    1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/FDRE_inst) is unused and will be removed from module bd_fac1.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module bd_fac1.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module bd_fac1.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N) is unused and will be removed from module bd_fac1.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset__parameterized1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:34 ; elapsed = 00:01:41 . Memory (MB): peak = 2136.098 ; gain = 634.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:52 ; elapsed = 00:02:00 . Memory (MB): peak = 3645.410 ; gain = 2143.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:56 ; elapsed = 00:02:05 . Memory (MB): peak = 3710.246 ; gain = 2208.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:00 ; elapsed = 00:02:09 . Memory (MB): peak = 3716.414 ; gain = 2214.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[0]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[7]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[6]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[5]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[4]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[3]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[2]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[1]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[4] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:08 ; elapsed = 00:02:18 . Memory (MB): peak = 3919.316 ; gain = 2417.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:08 ; elapsed = 00:02:18 . Memory (MB): peak = 3919.316 ; gain = 2417.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:08 ; elapsed = 00:02:18 . Memory (MB): peak = 3919.316 ; gain = 2417.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:08 ; elapsed = 00:02:18 . Memory (MB): peak = 3919.316 ; gain = 2417.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:09 ; elapsed = 00:02:18 . Memory (MB): peak = 3919.316 ; gain = 2417.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:09 ; elapsed = 00:02:18 . Memory (MB): peak = 3919.316 ; gain = 2417.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     9|
|2     |LUT1   |   322|
|3     |LUT2   |   139|
|4     |LUT3   |   170|
|5     |LUT4   |   137|
|6     |LUT5   |   153|
|7     |LUT6   |   212|
|8     |MUXF7  |     2|
|9     |PS8    |     1|
|10    |SRL16  |     2|
|11    |FDCE   |    42|
|12    |FDRE   |   723|
|13    |FDSE   |    18|
|14    |OBUF   |    32|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:09 ; elapsed = 00:02:18 . Memory (MB): peak = 3919.316 ; gain = 2417.781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14226 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:21 ; elapsed = 00:01:49 . Memory (MB): peak = 3919.316 ; gain = 2196.254
Synthesis Optimization Complete : Time (s): cpu = 00:02:09 ; elapsed = 00:02:19 . Memory (MB): peak = 3919.316 ; gain = 2417.781
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.285 . Memory (MB): peak = 3919.316 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3919.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  SRL16 => SRL16E: 2 instances

Synth Design complete | Checksum: c1a8cc43
INFO: [Common 17-83] Releasing license: Synthesis
147 Infos, 397 Warnings, 100 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:21 ; elapsed = 00:02:36 . Memory (MB): peak = 3919.316 ; gain = 3363.688
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3919.316 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Vick/Desktop/codesign_vivado/codesign_vivado.runs/synth_1/codesign_vivado_bd_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file codesign_vivado_bd_wrapper_utilization_synth.rpt -pb codesign_vivado_bd_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun 25 08:18:03 2025...
