{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700641164181 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700641164181 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 02:19:24 2023 " "Processing started: Wed Nov 22 02:19:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700641164181 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1700641164181 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ARMv4 -c ARMv4 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ARMv4 -c ARMv4 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1700641164182 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1700641164533 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1700641164533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.v" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/InstructionMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/DataMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1_4_32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1_4_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX1_4_32 " "Found entity 1: MUX1_4_32" {  } { { "MUX1_4_32.v" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/MUX1_4_32.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1_2_32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1_2_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX1_2_32 " "Found entity 1: MUX1_2_32" {  } { { "MUX1_2_32.v" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/MUX1_2_32.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1_2_4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1_2_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX1_2_4 " "Found entity 1: MUX1_2_4" {  } { { "MUX1_2_4.v" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/MUX1_2_4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1_2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX1_2 " "Found entity 1: MUX1_2" {  } { { "MUX1_2.v" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/MUX1_2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "ram.v" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restadornbit.sv 1 1 " "Found 1 design units, including 1 entities, in source file restadornbit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restadorNbit " "Found entity 1: restadorNbit" {  } { { "restadorNbit.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/restadorNbit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file restador1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador1bit " "Found entity 1: restador1bit" {  } { { "restador1bit.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/restador1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_xor " "Found entity 1: n_xor" {  } { { "xor.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/xor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_mux_f.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_mux_f.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_mux_f " "Found entity 1: or_mux_f" {  } { { "or_mux_f.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/or_mux_f.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_mux " "Found entity 1: or_mux" {  } { { "or_mux.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/or_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_or.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_or.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_or " "Found entity 1: n_or" {  } { { "n_or.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/n_or.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not.sv 1 1 " "Found 1 design units, including 1 entities, in source file not.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_not " "Found entity 1: n_not" {  } { { "not.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/not.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173403 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Extend.sv(13) " "Verilog HDL warning at Extend.sv(13): extended using \"x\" or \"z\"" {  } { { "Extend.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Extend.sv" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1700641173404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Extend " "Found entity 1: Extend" {  } { { "Extend.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/PC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pclogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file pclogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCLogic " "Found entity 1: PCLogic" {  } { { "PCLogic.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/PCLogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucomponent.sv 1 1 " "Found 1 design units, including 1 entities, in source file alucomponent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUComponent " "Found entity 1: ALUComponent" {  } { { "ALUComponent.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ALUComponent.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucomponent_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alucomponent_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUComponent_tb " "Found entity 1: ALUComponent_tb" {  } { { "ALUComponent_tb.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ALUComponent_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file aludecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUDecoder " "Found entity 1: ALUDecoder" {  } { { "ALUDecoder.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ALUDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_and " "Found entity 1: n_and" {  } { { "n_and.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/n_and.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditionallogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file conditionallogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionalLogic " "Found entity 1: ConditionalLogic" {  } { { "ConditionalLogic.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ConditionalLogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditionallogic_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file conditionallogic_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionalLogic_tb " "Found entity 1: ConditionalLogic_tb" {  } { { "ConditionalLogic_tb.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ConditionalLogic_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditioncheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file conditioncheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionCheck " "Found entity 1: ConditionCheck" {  } { { "ConditionCheck.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ConditionCheck.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditioncheck_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file conditioncheck_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionCheck_tb " "Found entity 1: ConditionCheck_tb" {  } { { "ConditionCheck_tb.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ConditionCheck_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controldecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file controldecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlDecoder " "Found entity 1: ControlDecoder" {  } { { "ControlDecoder.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controldecoder_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file controldecoder_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlDecoder_tb " "Found entity 1: ControlDecoder_tb" {  } { { "ControlDecoder_tb.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlDecoder_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlmaindecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlmaindecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlMainDecoder " "Found entity 1: ControlMainDecoder" {  } { { "ControlMainDecoder.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlMainDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/CPU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_tb " "Found entity 1: CPU_tb" {  } { { "CPU_tb.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/CPU_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_golden_top " "Found entity 1: DE1_SOC_golden_top" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/DE1_SOC_golden_top.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173427 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "out OUT equal.sv(1) " "Verilog HDL Declaration information at equal.sv(1): object \"out\" differs only in case from object \"OUT\" in the same scope" {  } { { "equal.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/equal.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1700641173428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equal.sv 1 1 " "Found 1 design units, including 1 entities, in source file equal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 equal " "Found entity 1: equal" {  } { { "equal.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/equal.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Extend_tb " "Found entity 1: Extend_tb" {  } { { "Extend_tb.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Extend_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173430 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "out OUT greater.sv(1) " "Verilog HDL Declaration information at greater.sv(1): object \"out\" differs only in case from object \"OUT\" in the same scope" {  } { { "greater.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/greater.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1700641173431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "greater.sv 1 1 " "Found 1 design units, including 1 entities, in source file greater.sv" { { "Info" "ISGN_ENTITY_NAME" "1 greater " "Found entity 1: greater" {  } { { "greater.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/greater.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_7segments.sv 1 1 " "Found 1 design units, including 1 entities, in source file hex_7segments.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hex_7segments " "Found entity 1: hex_7segments" {  } { { "hex_7segments.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/hex_7segments.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "implementacion.sv 1 1 " "Found 1 design units, including 1 entities, in source file implementacion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Implementacion " "Found entity 1: Implementacion" {  } { { "Implementacion.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Implementacion.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_data_manipulation_test_bench.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_data_manipulation_test_bench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Logic_data_manipulation_test_bench " "Found entity 1: Logic_data_manipulation_test_bench" {  } { { "Logic_data_manipulation_test_bench.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Logic_data_manipulation_test_bench.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_aritmetic_l_shift.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_aritmetic_l_shift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_aritmetic_L_shift " "Found entity 1: n_aritmetic_L_shift" {  } { { "n_aritmetic_L_shift.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/n_aritmetic_L_shift.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_aritmetic_r_shift.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_aritmetic_r_shift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_aritmetic_R_shift " "Found entity 1: n_aritmetic_R_shift" {  } { { "n_aritmetic_R_shift.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/n_aritmetic_R_shift.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_logical_l_shift.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_logical_l_shift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_logical_L_shift " "Found entity 1: n_logical_L_shift" {  } { { "n_logical_L_shift.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/n_logical_L_shift.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_logical_r_shift.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_logical_r_shift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_logical_R_shift " "Found entity 1: n_logical_R_shift" {  } { { "n_logical_R_shift.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/n_logical_R_shift.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_sumador_completo.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_sumador_completo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_sumador_completo " "Found entity 1: n_sumador_completo" {  } { { "n_sumador_completo.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/n_sumador_completo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proyecto.sv 1 1 " "Found 1 design units, including 1 entities, in source file proyecto.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Proyecto " "Found entity 1: Proyecto" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proyecto_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file proyecto_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Proyecto_tb " "Found entity 1: Proyecto_tb" {  } { { "Proyecto_tb.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173447 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RegisterFile.sv(25) " "Verilog HDL information at RegisterFile.sv(25): always construct contains both blocking and non-blocking assignments" {  } { { "RegisterFile.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/RegisterFile.sv" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1700641173449 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R15 r15 RegisterFile.sv(3) " "Verilog HDL Declaration information at RegisterFile.sv(3): object \"R15\" differs only in case from object \"r15\" in the same scope" {  } { { "RegisterFile.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/RegisterFile.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1700641173449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/RegisterFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerfile_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile_tb " "Found entity 1: RegisterFile_tb" {  } { { "RegisterFile_tb.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/RegisterFile_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saad.v 1 1 " "Found 1 design units, including 1 entities, in source file saad.v" { { "Info" "ISGN_ENTITY_NAME" "1 saad " "Found entity 1: saad" {  } { { "saad.v" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/saad.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "Shifter.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Shifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file shifter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Shifter_tb " "Found entity 1: Shifter_tb" {  } { { "Shifter_tb.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Shifter_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_1_bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador_1_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_1_bit " "Found entity 1: sumador_1_bit" {  } { { "sumador_1_bit.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/sumador_1_bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173456 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "left_shift Left_shift testbench.sv(25) " "Verilog HDL Declaration information at testbench.sv(25): object \"left_shift\" differs only in case from object \"Left_shift\" in the same scope" {  } { { "testbench.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/testbench.sv" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1700641173457 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "left_shift2 Left_shift2 testbench.sv(50) " "Verilog HDL Declaration information at testbench.sv(50): object \"left_shift2\" differs only in case from object \"Left_shift2\" in the same scope" {  } { { "testbench.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/testbench.sv" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1700641173457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173457 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Branch ControlDecoder.sv(7) " "Verilog HDL Implicit Net warning at ControlDecoder.sv(7): created implicit net for \"Branch\"" {  } { { "ControlDecoder.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlDecoder.sv" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1700641173458 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUOp ControlDecoder.sv(11) " "Verilog HDL Implicit Net warning at ControlDecoder.sv(11): created implicit net for \"ALUOp\"" {  } { { "ControlDecoder.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlDecoder.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1700641173458 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xlk ControlUnit.sv(5) " "Verilog HDL Implicit Net warning at ControlUnit.sv(5): created implicit net for \"xlk\"" {  } { { "ControlUnit.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlUnit.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1700641173458 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FlagW ControlUnit.sv(5) " "Verilog HDL Implicit Net warning at ControlUnit.sv(5): created implicit net for \"FlagW\"" {  } { { "ControlUnit.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlUnit.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1700641173458 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCS ControlUnit.sv(5) " "Verilog HDL Implicit Net warning at ControlUnit.sv(5): created implicit net for \"PCS\"" {  } { { "ControlUnit.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlUnit.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1700641173458 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegW ControlUnit.sv(5) " "Verilog HDL Implicit Net warning at ControlUnit.sv(5): created implicit net for \"RegW\"" {  } { { "ControlUnit.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlUnit.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1700641173458 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemW ControlUnit.sv(5) " "Verilog HDL Implicit Net warning at ControlUnit.sv(5): created implicit net for \"MemW\"" {  } { { "ControlUnit.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlUnit.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1700641173458 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NoWrite ControlUnit.sv(5) " "Verilog HDL Implicit Net warning at ControlUnit.sv(5): created implicit net for \"NoWrite\"" {  } { { "ControlUnit.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlUnit.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1700641173458 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Result CPU.sv(98) " "Verilog HDL Implicit Net warning at CPU.sv(98): created implicit net for \"Result\"" {  } { { "CPU.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/CPU.sv" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1700641173458 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Shift CPU.sv(105) " "Verilog HDL Implicit Net warning at CPU.sv(105): created implicit net for \"Shift\"" {  } { { "CPU.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/CPU.sv" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1700641173458 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Shift Logic_data_manipulation_test_bench.sv(108) " "Verilog HDL Implicit Net warning at Logic_data_manipulation_test_bench.sv(108): created implicit net for \"Shift\"" {  } { { "Logic_data_manipulation_test_bench.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Logic_data_manipulation_test_bench.sv" 108 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1700641173458 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RD2 Proyecto.sv(261) " "Verilog HDL Implicit Net warning at Proyecto.sv(261): created implicit net for \"RD2\"" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 261 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1700641173458 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemWrite Proyecto.sv(261) " "Verilog HDL Implicit Net warning at Proyecto.sv(261): created implicit net for \"MemWrite\"" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 261 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1700641173459 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "END Proyecto.sv(261) " "Verilog HDL Implicit Net warning at Proyecto.sv(261): created implicit net for \"END\"" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 261 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1700641173459 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Proyecto " "Elaborating entity \"Proyecto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1700641173523 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR Proyecto.sv(100) " "Output port \"DRAM_ADDR\" at Proyecto.sv(100) has no driver" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 100 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700641173525 "|Proyecto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA Proyecto.sv(101) " "Output port \"DRAM_BA\" at Proyecto.sv(101) has no driver" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 101 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700641173525 "|Proyecto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 Proyecto.sv(133) " "Output port \"HEX0\" at Proyecto.sv(133) has no driver" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 133 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700641173525 "|Proyecto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 Proyecto.sv(134) " "Output port \"HEX1\" at Proyecto.sv(134) has no driver" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 134 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700641173525 "|Proyecto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 Proyecto.sv(135) " "Output port \"HEX2\" at Proyecto.sv(135) has no driver" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 135 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700641173525 "|Proyecto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 Proyecto.sv(136) " "Output port \"HEX3\" at Proyecto.sv(136) has no driver" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 136 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700641173525 "|Proyecto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 Proyecto.sv(137) " "Output port \"HEX4\" at Proyecto.sv(137) has no driver" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 137 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700641173525 "|Proyecto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 Proyecto.sv(138) " "Output port \"HEX5\" at Proyecto.sv(138) has no driver" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 138 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700641173525 "|Proyecto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR Proyecto.sv(210) " "Output port \"LEDR\" at Proyecto.sv(210) has no driver" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 210 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700641173525 "|Proyecto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST Proyecto.sv(59) " "Output port \"ADC_CONVST\" at Proyecto.sv(59) has no driver" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700641173526 "|Proyecto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN Proyecto.sv(60) " "Output port \"ADC_DIN\" at Proyecto.sv(60) has no driver" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700641173526 "|Proyecto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK Proyecto.sv(62) " "Output port \"ADC_SCLK\" at Proyecto.sv(62) has no driver" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 62 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700641173526 "|Proyecto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT Proyecto.sv(72) " "Output port \"AUD_DACDAT\" at Proyecto.sv(72) has no driver" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700641173526 "|Proyecto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK Proyecto.sv(74) " "Output port \"AUD_XCK\" at Proyecto.sv(74) has no driver" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700641173526 "|Proyecto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N Proyecto.sv(102) " "Output port \"DRAM_CAS_N\" at Proyecto.sv(102) has no driver" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700641173526 "|Proyecto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE Proyecto.sv(103) " "Output port \"DRAM_CKE\" at Proyecto.sv(103) has no driver" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 103 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700641173526 "|Proyecto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK Proyecto.sv(104) " "Output port \"DRAM_CLK\" at Proyecto.sv(104) has no driver" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 104 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700641173526 "|Proyecto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N Proyecto.sv(105) " "Output port \"DRAM_CS_N\" at Proyecto.sv(105) has no driver" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700641173526 "|Proyecto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM Proyecto.sv(107) " "Output port \"DRAM_LDQM\" at Proyecto.sv(107) has no driver" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700641173526 "|Proyecto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N Proyecto.sv(108) " "Output port \"DRAM_RAS_N\" at Proyecto.sv(108) has no driver" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700641173526 "|Proyecto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM Proyecto.sv(109) " "Output port \"DRAM_UDQM\" at Proyecto.sv(109) has no driver" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 109 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700641173526 "|Proyecto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N Proyecto.sv(110) " "Output port \"DRAM_WE_N\" at Proyecto.sv(110) has no driver" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700641173526 "|Proyecto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL Proyecto.sv(115) " "Output port \"FAN_CTRL\" at Proyecto.sv(115) has no driver" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 115 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700641173526 "|Proyecto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK Proyecto.sv(120) " "Output port \"FPGA_I2C_SCLK\" at Proyecto.sv(120) has no driver" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 120 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700641173526 "|Proyecto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD Proyecto.sv(200) " "Output port \"IRDA_TXD\" at Proyecto.sv(200) has no driver" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 200 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700641173526 "|Proyecto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N Proyecto.sv(231) " "Output port \"TD_RESET_N\" at Proyecto.sv(231) has no driver" {  } { { "Proyecto.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 231 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1700641173526 "|Proyecto"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:CPUARM " "Elaborating entity \"CPU\" for hierarchy \"CPU:CPUARM\"" {  } { { "Proyecto.sv" "CPUARM" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641173527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC CPU:CPUARM\|PC:PC " "Elaborating entity \"PC\" for hierarchy \"CPU:CPUARM\|PC:PC\"" {  } { { "CPU.sv" "PC" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/CPU.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641173529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory CPU:CPUARM\|InstructionMemory:InstructionMemory " "Elaborating entity \"InstructionMemory\" for hierarchy \"CPU:CPUARM\|InstructionMemory:InstructionMemory\"" {  } { { "CPU.sv" "InstructionMemory" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/CPU.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641173531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU:CPUARM\|InstructionMemory:InstructionMemory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CPU:CPUARM\|InstructionMemory:InstructionMemory\|altsyncram:altsyncram_component\"" {  } { { "InstructionMemory.v" "altsyncram_component" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/InstructionMemory.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641173570 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPUARM\|InstructionMemory:InstructionMemory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CPU:CPUARM\|InstructionMemory:InstructionMemory\|altsyncram:altsyncram_component\"" {  } { { "InstructionMemory.v" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/InstructionMemory.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1700641173571 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPUARM\|InstructionMemory:InstructionMemory\|altsyncram:altsyncram_component " "Instantiated megafunction \"CPU:CPUARM\|InstructionMemory:InstructionMemory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641173572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641173572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641173572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM.hex " "Parameter \"init_file\" = \"ROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641173572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641173572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641173572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641173572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641173572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641173572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641173572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641173572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641173572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641173572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641173572 ""}  } { { "InstructionMemory.v" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/InstructionMemory.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1700641173572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l9f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l9f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l9f1 " "Found entity 1: altsyncram_l9f1" {  } { { "db/altsyncram_l9f1.tdf" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/db/altsyncram_l9f1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700641173625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700641173625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l9f1 CPU:CPUARM\|InstructionMemory:InstructionMemory\|altsyncram:altsyncram_component\|altsyncram_l9f1:auto_generated " "Elaborating entity \"altsyncram_l9f1\" for hierarchy \"CPU:CPUARM\|InstructionMemory:InstructionMemory\|altsyncram:altsyncram_component\|altsyncram_l9f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641173625 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4096 130 C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ROM.hex " "Memory depth (4096) in the design file differs from memory depth (130) in the Memory Initialization File \"C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ROM.hex\" -- setting initial value for remaining addresses to 0" {  } { { "InstructionMemory.v" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/InstructionMemory.v" 82 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Design Software" 0 -1 1700641173631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extend CPU:CPUARM\|Extend:Extend " "Elaborating entity \"Extend\" for hierarchy \"CPU:CPUARM\|Extend:Extend\"" {  } { { "CPU.sv" "Extend" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/CPU.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641173651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile CPU:CPUARM\|RegisterFile:RF " "Elaborating entity \"RegisterFile\" for hierarchy \"CPU:CPUARM\|RegisterFile:RF\"" {  } { { "CPU.sv" "RF" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/CPU.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641173658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:CPUARM\|ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"CPU:CPUARM\|ALU:ALU\"" {  } { { "CPU.sv" "ALU" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/CPU.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641173716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUComponent CPU:CPUARM\|ALU:ALU\|ALUComponent:ALUComponent " "Elaborating entity \"ALUComponent\" for hierarchy \"CPU:CPUARM\|ALU:ALU\|ALUComponent:ALUComponent\"" {  } { { "ALU.sv" "ALUComponent" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ALU.sv" 2 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700641173726 ""}
{ "Error" "EVRFX_VERI_INST_PORTS_EXCEEDS_MODULE_DECLARATION" "op000 5 n_sumador_completo 4 ALUComponent.sv(12) " "Verilog HDL Module Instantiation error at ALUComponent.sv(12): instance \"op000\" specifies 5 actual port connections but module \"n_sumador_completo\" only expects 4" {  } { { "ALUComponent.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ALUComponent.sv" 12 0 0 } }  } 0 10285 "Verilog HDL Module Instantiation error at %5!s!: instance \"%1!s!\" specifies %2!d! actual port connections but module \"%3!s!\" only expects %4!d!" 0 0 "Design Software" 0 -1 1700641173727 ""}
{ "Error" "EVRFX_SV_TYPES_CANT_BE_ASSIGNED" "unpacked array packed array types do not match ALUComponent.sv(12) " "SystemVerilog error at ALUComponent.sv(12): unpacked array type cannot be assigned to packed array type - types do not match" {  } { { "ALUComponent.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ALUComponent.sv" 12 0 0 } }  } 0 10928 "SystemVerilog error at %4!s!: %1!s! type cannot be assigned to %2!s! type - %3!s!" 0 0 "Design Software" 0 -1 1700641173727 ""}
{ "Error" "EVRFX_SV_1071_UNCONVERTED" "flag ALUComponent.sv(12) " "SystemVerilog error at ALUComponent.sv(12): can't pass value from formal output flag to actual with incompatible type" {  } { { "ALUComponent.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ALUComponent.sv" 12 0 0 } }  } 0 10715 "SystemVerilog error at %2!s!: can't pass value from formal output %1!s! to actual with incompatible type" 0 0 "Design Software" 0 -1 1700641173727 ""}
{ "Error" "EVRFX_SV_1071_UNCONVERTED" "C ALUComponent.sv(12) " "SystemVerilog error at ALUComponent.sv(12): can't pass value from formal output C to actual with incompatible type" {  } { { "ALUComponent.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ALUComponent.sv" 12 0 0 } }  } 0 10715 "SystemVerilog error at %2!s!: can't pass value from formal output %1!s! to actual with incompatible type" 0 0 "Design Software" 0 -1 1700641173728 ""}
{ "Error" "EVRFX_SV_TYPES_CANT_BE_ASSIGNED" "packed array unpacked array types do not match ALUComponent.sv(12) " "SystemVerilog error at ALUComponent.sv(12): packed array type cannot be assigned to unpacked array type - types do not match" {  } { { "ALUComponent.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ALUComponent.sv" 12 0 0 } }  } 0 10928 "SystemVerilog error at %4!s!: %1!s! type cannot be assigned to %2!s! type - %3!s!" 0 0 "Design Software" 0 -1 1700641173728 ""}
{ "Error" "EVRFX_SV_1072_UNCONVERTED" "A ALUComponent.sv(12) " "SystemVerilog error at ALUComponent.sv(12): can't pass value from actual to formal input \"A\" with incompatible type" {  } { { "ALUComponent.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ALUComponent.sv" 12 0 0 } }  } 0 10716 "SystemVerilog error at %2!s!: can't pass value from actual to formal input \"%1!s!\" with incompatible type" 0 0 "Design Software" 0 -1 1700641173728 ""}
{ "Error" "EVRFX_SV_1072_UNCONVERTED" "B ALUComponent.sv(12) " "SystemVerilog error at ALUComponent.sv(12): can't pass value from actual to formal input \"B\" with incompatible type" {  } { { "ALUComponent.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ALUComponent.sv" 12 0 0 } }  } 0 10716 "SystemVerilog error at %2!s!: can't pass value from actual to formal input \"%1!s!\" with incompatible type" 0 0 "Design Software" 0 -1 1700641173728 ""}
{ "Error" "EVRFX_VERI_TOO_MANY_ACTUALS" "ALUComponent.sv(12) " "Verilog HDL Module Instantiation error at ALUComponent.sv(12): too many ports used in Module Instantiation" {  } { { "ALUComponent.sv" "" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ALUComponent.sv" 12 0 0 } }  } 0 10181 "Verilog HDL Module Instantiation error at %1!s!: too many ports used in Module Instantiation" 0 0 "Design Software" 0 -1 1700641173728 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "CPU:CPUARM\|ALU:ALU\|ALUComponent:ALUComponent " "Can't elaborate user hierarchy \"CPU:CPUARM\|ALU:ALU\|ALUComponent:ALUComponent\"" {  } { { "ALU.sv" "ALUComponent" { Text "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ALU.sv" 2 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Design Software" 0 -1 1700641173728 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aleji/Desktop/Proyecto/proyecto-taller/output_files/ARMv4.map.smsg " "Generated suppressed messages file C:/Users/aleji/Desktop/Proyecto/proyecto-taller/output_files/ARMv4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1700641173806 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 9 s 42 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 9 errors, 42 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700641173816 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 22 02:19:33 2023 " "Processing ended: Wed Nov 22 02:19:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700641173816 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700641173816 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700641173816 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1700641173816 ""}
