// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module channel_gen_rand (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        random_num3769_din,
        random_num3769_full_n,
        random_num3769_write
);

parameter    ap_ST_fsm_state1 = 52'd1;
parameter    ap_ST_fsm_state2 = 52'd2;
parameter    ap_ST_fsm_state3 = 52'd4;
parameter    ap_ST_fsm_state4 = 52'd8;
parameter    ap_ST_fsm_state5 = 52'd16;
parameter    ap_ST_fsm_state6 = 52'd32;
parameter    ap_ST_fsm_state7 = 52'd64;
parameter    ap_ST_fsm_state8 = 52'd128;
parameter    ap_ST_fsm_state9 = 52'd256;
parameter    ap_ST_fsm_state10 = 52'd512;
parameter    ap_ST_fsm_state11 = 52'd1024;
parameter    ap_ST_fsm_state12 = 52'd2048;
parameter    ap_ST_fsm_state13 = 52'd4096;
parameter    ap_ST_fsm_state14 = 52'd8192;
parameter    ap_ST_fsm_state15 = 52'd16384;
parameter    ap_ST_fsm_state16 = 52'd32768;
parameter    ap_ST_fsm_state17 = 52'd65536;
parameter    ap_ST_fsm_state18 = 52'd131072;
parameter    ap_ST_fsm_state19 = 52'd262144;
parameter    ap_ST_fsm_state20 = 52'd524288;
parameter    ap_ST_fsm_state21 = 52'd1048576;
parameter    ap_ST_fsm_state22 = 52'd2097152;
parameter    ap_ST_fsm_state23 = 52'd4194304;
parameter    ap_ST_fsm_state24 = 52'd8388608;
parameter    ap_ST_fsm_state25 = 52'd16777216;
parameter    ap_ST_fsm_state26 = 52'd33554432;
parameter    ap_ST_fsm_state27 = 52'd67108864;
parameter    ap_ST_fsm_state28 = 52'd134217728;
parameter    ap_ST_fsm_state29 = 52'd268435456;
parameter    ap_ST_fsm_state30 = 52'd536870912;
parameter    ap_ST_fsm_state31 = 52'd1073741824;
parameter    ap_ST_fsm_state32 = 52'd2147483648;
parameter    ap_ST_fsm_state33 = 52'd4294967296;
parameter    ap_ST_fsm_state34 = 52'd8589934592;
parameter    ap_ST_fsm_state35 = 52'd17179869184;
parameter    ap_ST_fsm_state36 = 52'd34359738368;
parameter    ap_ST_fsm_state37 = 52'd68719476736;
parameter    ap_ST_fsm_state38 = 52'd137438953472;
parameter    ap_ST_fsm_state39 = 52'd274877906944;
parameter    ap_ST_fsm_state40 = 52'd549755813888;
parameter    ap_ST_fsm_state41 = 52'd1099511627776;
parameter    ap_ST_fsm_state42 = 52'd2199023255552;
parameter    ap_ST_fsm_state43 = 52'd4398046511104;
parameter    ap_ST_fsm_state44 = 52'd8796093022208;
parameter    ap_ST_fsm_state45 = 52'd17592186044416;
parameter    ap_ST_fsm_state46 = 52'd35184372088832;
parameter    ap_ST_fsm_state47 = 52'd70368744177664;
parameter    ap_ST_fsm_state48 = 52'd140737488355328;
parameter    ap_ST_fsm_state49 = 52'd281474976710656;
parameter    ap_ST_fsm_state50 = 52'd562949953421312;
parameter    ap_ST_fsm_state51 = 52'd1125899906842624;
parameter    ap_ST_fsm_state52 = 52'd2251799813685248;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [19:0] random_num3769_din;
input   random_num3769_full_n;
output   random_num3769_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg random_num3769_write;

(* fsm_encoding = "none" *) reg   [51:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [0:0] t;
reg   [8:0] rngMT19937ICN_uniformRNG_mt_even_0_V_address0;
reg    rngMT19937ICN_uniformRNG_mt_even_0_V_ce0;
reg    rngMT19937ICN_uniformRNG_mt_even_0_V_we0;
reg   [31:0] rngMT19937ICN_uniformRNG_mt_even_0_V_d0;
wire   [31:0] rngMT19937ICN_uniformRNG_mt_even_0_V_q0;
reg   [8:0] rngMT19937ICN_uniformRNG_mt_even_0_V_address1;
reg    rngMT19937ICN_uniformRNG_mt_even_0_V_ce1;
wire   [31:0] rngMT19937ICN_uniformRNG_mt_even_0_V_q1;
reg   [8:0] rngMT19937ICN_uniformRNG_mt_odd_0_V_address0;
reg    rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0;
reg    rngMT19937ICN_uniformRNG_mt_odd_0_V_we0;
reg   [31:0] rngMT19937ICN_uniformRNG_mt_odd_0_V_d0;
wire   [31:0] rngMT19937ICN_uniformRNG_mt_odd_0_V_q0;
reg   [8:0] rngMT19937ICN_uniformRNG_mt_odd_0_V_address1;
reg    rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1;
wire   [31:0] rngMT19937ICN_uniformRNG_mt_odd_0_V_q1;
reg   [31:0] rngMT19937ICN_uniformRNG_x_k_p_0_V;
reg   [31:0] rngMT19937ICN_uniformRNG_x_k_p_1_V;
reg   [31:0] rngMT19937ICN_uniformRNG_x_k_p_2_V;
reg   [31:0] rngMT19937ICN_uniformRNG_x_k_p_m_V;
reg   [9:0] rngMT19937ICN_uniformRNG_addr_head_V;
reg    random_num3769_blk_n;
wire    ap_CS_fsm_state52;
wire   [31:0] grp_fu_397_p2;
reg   [31:0] reg_440;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state38;
wire   [31:0] grp_fu_411_p2;
reg   [31:0] reg_448;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state36;
reg   [31:0] reg_453;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state37;
reg   [31:0] reg_459;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state35;
wire   [0:0] trunc_ln223_fu_479_p1;
reg   [0:0] trunc_ln223_reg_1669;
wire    ap_CS_fsm_state3;
wire   [31:0] ret_6_fu_573_p2;
reg   [31:0] ret_6_reg_1673;
wire   [31:0] tmp_uniform_fu_1153_p3;
reg   [31:0] tmp_uniform_reg_1699;
wire    ap_CS_fsm_state4;
wire   [0:0] or_ln314_fu_1190_p2;
reg   [0:0] or_ln314_reg_1708;
wire    ap_CS_fsm_state5;
wire   [0:0] is_lower_tail_V_fu_1196_p2;
reg   [0:0] is_lower_tail_V_reg_1713;
wire   [31:0] z_fu_1202_p3;
reg   [31:0] z_reg_1720;
wire    ap_CS_fsm_state7;
wire   [31:0] grp_fu_435_p2;
reg   [31:0] tmp_i_reg_1727;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire   [0:0] or_ln314_1_fu_1227_p2;
reg   [0:0] or_ln314_1_reg_1737;
wire    ap_CS_fsm_state18;
wire   [31:0] grp_fu_430_p2;
reg   [31:0] tmp_9_reg_1751;
wire   [0:0] and_ln324_1_fu_1273_p2;
reg   [0:0] and_ln324_1_reg_1758;
wire   [31:0] z_4_fu_1284_p3;
reg   [31:0] z_4_reg_1770;
wire    ap_CS_fsm_state20;
wire   [31:0] grp_fu_407_p2;
reg   [31:0] r_13_reg_1775;
wire    ap_CS_fsm_state21;
wire   [31:0] r_11_fu_1297_p3;
reg   [31:0] r_11_reg_1780;
wire    ap_CS_fsm_state23;
wire   [31:0] p3_fu_1311_p3;
wire    ap_CS_fsm_state24;
wire   [31:0] p2_fu_1326_p3;
wire    ap_CS_fsm_state26;
wire   [31:0] q3_fu_1341_p3;
wire   [31:0] q2_fu_1356_p3;
wire   [31:0] p1_fu_1371_p3;
wire   [31:0] q1_fu_1379_p3;
wire   [31:0] p0_fu_1394_p3;
wire   [31:0] grp_fu_415_p2;
wire    ap_CS_fsm_state44;
wire   [31:0] select_ln389_fu_1416_p3;
wire    ap_CS_fsm_state50;
reg   [0:0] p_Result_8_reg_1830;
wire    ap_CS_fsm_state51;
reg   [10:0] exp_tmp_reg_1835;
wire   [51:0] trunc_ln574_fu_1449_p1;
reg   [51:0] trunc_ln574_reg_1840;
wire   [0:0] icmp_ln580_fu_1453_p2;
reg   [0:0] icmp_ln580_reg_1845;
wire    grp_seedInitialization_fu_375_ap_start;
wire    grp_seedInitialization_fu_375_ap_done;
wire    grp_seedInitialization_fu_375_ap_idle;
wire    grp_seedInitialization_fu_375_ap_ready;
wire   [8:0] grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_mt_even_0_V_address0;
wire    grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_mt_even_0_V_ce0;
wire    grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_mt_even_0_V_we0;
wire   [31:0] grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_mt_even_0_V_d0;
wire   [8:0] grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_mt_even_0_V_address1;
wire    grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_mt_even_0_V_ce1;
wire   [8:0] grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_mt_odd_0_V_address0;
wire    grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0;
wire    grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_mt_odd_0_V_we0;
wire   [31:0] grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_mt_odd_0_V_d0;
wire   [8:0] grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_mt_odd_0_V_address1;
wire    grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1;
wire   [31:0] grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_x_k_p_0_V;
wire    grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_x_k_p_0_V_ap_vld;
wire   [31:0] grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_x_k_p_1_V;
wire    grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_x_k_p_1_V_ap_vld;
wire   [31:0] grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_x_k_p_2_V;
wire    grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_x_k_p_2_V_ap_vld;
wire   [31:0] grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_x_k_p_m_V;
wire    grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_x_k_p_m_V_ap_vld;
wire   [9:0] grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_addr_head_V;
wire    grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_addr_head_V_ap_vld;
reg   [31:0] result_reg_365;
reg    grp_seedInitialization_fu_375_ap_start_reg;
wire   [0:0] t_load_load_fu_465_p1;
wire    ap_CS_fsm_state2;
wire   [63:0] zext_ln573_fu_627_p1;
wire   [63:0] zext_ln573_1_fu_633_p1;
wire   [63:0] zext_ln573_2_fu_639_p1;
wire   [9:0] add_ln870_fu_501_p2;
reg   [31:0] grp_fu_397_p0;
reg   [31:0] grp_fu_397_p1;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state22;
reg   [31:0] grp_fu_411_p0;
reg   [31:0] grp_fu_411_p1;
reg   [31:0] grp_fu_415_p0;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state45;
reg   [31:0] grp_fu_423_p0;
reg   [31:0] grp_fu_423_p1;
wire   [31:0] grp_fu_430_p1;
wire    ap_CS_fsm_state8;
wire   [0:0] tmp_4_fu_517_p3;
wire   [29:0] tmp_3_fu_533_p4;
wire   [30:0] tmp_V_fu_543_p3;
wire   [0:0] p_Result_4_fu_529_p1;
wire   [31:0] zext_ln1028_fu_551_p1;
wire   [31:0] select_ln722_fu_555_p3;
wire   [31:0] xor_ln1529_fu_567_p2;
wire   [9:0] addr_head_p_3_V_fu_483_p2;
wire   [9:0] addr_head_p_m_p_1_V_fu_489_p2;
wire   [9:0] addr_head_p_n_V_fu_495_p2;
wire   [8:0] r_s_fu_597_p4;
wire   [8:0] r_1_fu_607_p4;
wire   [8:0] r_2_fu_617_p4;
wire   [20:0] r_fu_669_p4;
wire   [31:0] zext_ln1676_fu_678_p1;
wire   [31:0] pre_result_V_2_fu_682_p2;
wire   [0:0] tmp_10_fu_687_p3;
wire   [2:0] tmp_6_fu_695_p4;
wire   [0:0] tmp_11_fu_705_p3;
wire   [0:0] tmp_13_fu_713_p3;
wire   [1:0] tmp_s_fu_721_p4;
wire   [0:0] tmp_14_fu_731_p3;
wire   [0:0] tmp_16_fu_739_p3;
wire   [1:0] tmp_12_fu_747_p4;
wire   [0:0] trunc_ln1527_fu_757_p1;
wire   [31:0] ret_fu_761_p19;
wire   [31:0] pre_result_V_3_fu_801_p2;
wire   [2:0] tmp_15_fu_807_p4;
wire   [5:0] tmp_17_fu_817_p4;
wire   [1:0] tmp_18_fu_827_p4;
wire   [31:0] ret_3_fu_837_p7;
wire   [31:0] pre_result_V_4_fu_853_p2;
wire   [13:0] r_3_fu_859_p4;
wire   [31:0] zext_ln1676_1_fu_869_p1;
wire   [31:0] pre_result_V_fu_873_p2;
reg   [31:0] p_Result_5_fu_885_p4;
reg   [31:0] l_fu_895_p3;
wire   [31:0] sub_ln997_fu_907_p2;
wire   [31:0] lsb_index_fu_913_p2;
wire   [30:0] tmp_19_fu_919_p4;
wire   [5:0] trunc_ln1000_fu_935_p1;
wire   [5:0] sub_ln1000_fu_939_p2;
wire   [31:0] zext_ln1000_fu_945_p1;
wire   [31:0] lshr_ln1000_fu_949_p2;
wire   [31:0] shl_ln1002_fu_955_p2;
wire   [31:0] or_ln1002_1_fu_961_p2;
wire   [31:0] and_ln1002_fu_967_p2;
wire   [0:0] tmp_20_fu_983_p3;
wire   [0:0] icmp_ln999_fu_929_p2;
wire   [0:0] icmp_ln1002_fu_973_p2;
wire   [0:0] p_Result_6_fu_997_p3;
wire   [31:0] add_ln1011_fu_1019_p2;
wire   [63:0] zext_ln1010_fu_979_p1;
wire   [63:0] zext_ln1011_fu_1025_p1;
wire   [0:0] xor_ln1002_fu_991_p2;
wire   [31:0] sub_ln1012_fu_1041_p2;
wire   [63:0] zext_ln1012_fu_1047_p1;
wire   [0:0] icmp_ln1011_fu_1005_p2;
wire   [0:0] select_ln999_fu_1011_p3;
wire   [0:0] and_ln1002_1_fu_1035_p2;
wire   [63:0] lshr_ln1011_fu_1029_p2;
wire   [63:0] shl_ln1012_fu_1051_p2;
wire   [0:0] select_ln1011_fu_1057_p3;
wire   [63:0] m_2_fu_1065_p3;
wire   [63:0] zext_ln1014_fu_1073_p1;
wire   [63:0] m_3_fu_1077_p2;
wire   [62:0] m_4_fu_1083_p4;
wire   [7:0] trunc_ln996_fu_903_p1;
wire   [7:0] sub_ln1018_fu_1105_p2;
wire   [0:0] p_Result_s_fu_1097_p3;
wire   [7:0] add_ln1017_fu_1111_p2;
wire   [7:0] select_ln1017_fu_1117_p3;
wire   [63:0] zext_ln1015_fu_1093_p1;
wire   [8:0] tmp_fu_1125_p3;
wire   [63:0] p_Result_7_fu_1133_p5;
wire   [31:0] LD_fu_1145_p1;
wire   [0:0] icmp_ln988_fu_879_p2;
wire   [31:0] bitcast_ln751_fu_1149_p1;
wire   [31:0] bitcast_ln314_fu_1161_p1;
wire   [7:0] tmp_1_fu_1164_p4;
wire   [22:0] trunc_ln314_fu_1174_p1;
wire   [0:0] icmp_ln314_1_fu_1184_p2;
wire   [0:0] icmp_ln314_fu_1178_p2;
wire   [0:0] grp_fu_423_p2;
wire   [31:0] bitcast_ln323_fu_1208_p1;
wire   [31:0] xor_ln323_fu_1211_p2;
wire   [0:0] and_ln314_1_fu_1222_p2;
wire   [31:0] bitcast_ln324_fu_1232_p1;
wire   [7:0] tmp_7_fu_1235_p4;
wire   [22:0] trunc_ln324_fu_1245_p1;
wire   [0:0] icmp_ln324_1_fu_1255_p2;
wire   [0:0] icmp_ln324_fu_1249_p2;
wire   [0:0] or_ln324_fu_1261_p2;
wire   [0:0] and_ln324_fu_1267_p2;
wire   [31:0] z_3_fu_1278_p3;
wire   [31:0] r_10_fu_1290_p3;
wire   [31:0] select_ln324_6_fu_1304_p3;
wire   [31:0] select_ln324_4_fu_1319_p3;
wire   [31:0] select_ln324_11_fu_1334_p3;
wire   [31:0] select_ln324_9_fu_1349_p3;
wire   [31:0] select_ln324_2_fu_1364_p3;
wire   [31:0] select_ln324_fu_1387_p3;
wire   [31:0] bitcast_ln390_fu_1402_p1;
wire   [31:0] xor_ln390_fu_1406_p2;
wire   [31:0] bitcast_ln390_1_fu_1412_p1;
wire   [63:0] d_fu_419_p1;
wire   [63:0] ireg_fu_1423_p1;
wire   [62:0] trunc_ln564_fu_1427_p1;
wire   [52:0] p_Result_9_fu_1462_p3;
wire   [53:0] zext_ln578_fu_1469_p1;
wire   [53:0] man_V_1_fu_1473_p2;
wire   [11:0] zext_ln494_fu_1459_p1;
wire   [11:0] F2_fu_1486_p2;
wire   [7:0] tmp_23_fu_1492_p4;
wire   [0:0] icmp_ln590_fu_1502_p2;
wire   [11:0] add_ln590_fu_1508_p2;
wire   [11:0] sub_ln590_fu_1514_p2;
wire  signed [11:0] sh_amt_fu_1520_p3;
wire   [53:0] man_V_2_fu_1479_p3;
wire  signed [31:0] sext_ln590_fu_1528_p1;
wire   [53:0] zext_ln595_fu_1548_p1;
wire   [53:0] ashr_ln595_fu_1552_p2;
wire   [31:0] bitcast_ln709_fu_1562_p1;
wire   [0:0] tmp_24_fu_1566_p3;
wire   [0:0] icmp_ln594_fu_1542_p2;
wire   [19:0] trunc_ln595_fu_1558_p1;
wire   [19:0] select_ln597_fu_1574_p3;
wire   [19:0] trunc_ln592_fu_1538_p1;
wire   [19:0] sext_ln590cast_fu_1596_p1;
wire   [0:0] icmp_ln612_fu_1590_p2;
wire   [19:0] shl_ln613_fu_1600_p2;
wire   [0:0] icmp_ln591_fu_1532_p2;
wire   [0:0] xor_ln580_fu_1614_p2;
wire   [0:0] and_ln591_fu_1619_p2;
wire   [19:0] select_ln612_fu_1606_p3;
wire   [0:0] or_ln591_fu_1633_p2;
wire   [0:0] xor_ln591_fu_1638_p2;
wire   [0:0] and_ln590_fu_1644_p2;
wire   [19:0] select_ln594_fu_1582_p3;
wire   [19:0] select_ln591_fu_1625_p3;
wire   [19:0] select_ln590_fu_1650_p3;
reg   [1:0] grp_fu_397_opcode;
reg   [4:0] grp_fu_423_opcode;
reg   [51:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
reg    ap_ST_fsm_state52_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 52'd1;
#0 t = 1'd0;
#0 rngMT19937ICN_uniformRNG_x_k_p_0_V = 32'd0;
#0 rngMT19937ICN_uniformRNG_x_k_p_1_V = 32'd0;
#0 rngMT19937ICN_uniformRNG_x_k_p_2_V = 32'd0;
#0 rngMT19937ICN_uniformRNG_x_k_p_m_V = 32'd0;
#0 rngMT19937ICN_uniformRNG_addr_head_V = 10'd0;
#0 grp_seedInitialization_fu_375_ap_start_reg = 1'b0;
end

channel_gen_rand_rngMT19937ICN_uniformRNG_mt_even_0_V #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
rngMT19937ICN_uniformRNG_mt_even_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rngMT19937ICN_uniformRNG_mt_even_0_V_address0),
    .ce0(rngMT19937ICN_uniformRNG_mt_even_0_V_ce0),
    .we0(rngMT19937ICN_uniformRNG_mt_even_0_V_we0),
    .d0(rngMT19937ICN_uniformRNG_mt_even_0_V_d0),
    .q0(rngMT19937ICN_uniformRNG_mt_even_0_V_q0),
    .address1(rngMT19937ICN_uniformRNG_mt_even_0_V_address1),
    .ce1(rngMT19937ICN_uniformRNG_mt_even_0_V_ce1),
    .q1(rngMT19937ICN_uniformRNG_mt_even_0_V_q1)
);

channel_gen_rand_rngMT19937ICN_uniformRNG_mt_even_0_V #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
rngMT19937ICN_uniformRNG_mt_odd_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rngMT19937ICN_uniformRNG_mt_odd_0_V_address0),
    .ce0(rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0),
    .we0(rngMT19937ICN_uniformRNG_mt_odd_0_V_we0),
    .d0(rngMT19937ICN_uniformRNG_mt_odd_0_V_d0),
    .q0(rngMT19937ICN_uniformRNG_mt_odd_0_V_q0),
    .address1(rngMT19937ICN_uniformRNG_mt_odd_0_V_address1),
    .ce1(rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1),
    .q1(rngMT19937ICN_uniformRNG_mt_odd_0_V_q1)
);

channel_gen_seedInitialization grp_seedInitialization_fu_375(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_seedInitialization_fu_375_ap_start),
    .ap_done(grp_seedInitialization_fu_375_ap_done),
    .ap_idle(grp_seedInitialization_fu_375_ap_idle),
    .ap_ready(grp_seedInitialization_fu_375_ap_ready),
    .rngMT19937ICN_uniformRNG_mt_even_0_V_address0(grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_mt_even_0_V_address0),
    .rngMT19937ICN_uniformRNG_mt_even_0_V_ce0(grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_mt_even_0_V_ce0),
    .rngMT19937ICN_uniformRNG_mt_even_0_V_we0(grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_mt_even_0_V_we0),
    .rngMT19937ICN_uniformRNG_mt_even_0_V_d0(grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_mt_even_0_V_d0),
    .rngMT19937ICN_uniformRNG_mt_even_0_V_q0(rngMT19937ICN_uniformRNG_mt_even_0_V_q0),
    .rngMT19937ICN_uniformRNG_mt_even_0_V_address1(grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_mt_even_0_V_address1),
    .rngMT19937ICN_uniformRNG_mt_even_0_V_ce1(grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_mt_even_0_V_ce1),
    .rngMT19937ICN_uniformRNG_mt_even_0_V_q1(rngMT19937ICN_uniformRNG_mt_even_0_V_q1),
    .rngMT19937ICN_uniformRNG_mt_odd_0_V_address0(grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_mt_odd_0_V_address0),
    .rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0(grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0),
    .rngMT19937ICN_uniformRNG_mt_odd_0_V_we0(grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_mt_odd_0_V_we0),
    .rngMT19937ICN_uniformRNG_mt_odd_0_V_d0(grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_mt_odd_0_V_d0),
    .rngMT19937ICN_uniformRNG_mt_odd_0_V_q0(rngMT19937ICN_uniformRNG_mt_odd_0_V_q0),
    .rngMT19937ICN_uniformRNG_mt_odd_0_V_address1(grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_mt_odd_0_V_address1),
    .rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1(grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1),
    .rngMT19937ICN_uniformRNG_mt_odd_0_V_q1(rngMT19937ICN_uniformRNG_mt_odd_0_V_q1),
    .rngMT19937ICN_uniformRNG_x_k_p_0_V(grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_x_k_p_0_V),
    .rngMT19937ICN_uniformRNG_x_k_p_0_V_ap_vld(grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_x_k_p_0_V_ap_vld),
    .rngMT19937ICN_uniformRNG_x_k_p_1_V(grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_x_k_p_1_V),
    .rngMT19937ICN_uniformRNG_x_k_p_1_V_ap_vld(grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_x_k_p_1_V_ap_vld),
    .rngMT19937ICN_uniformRNG_x_k_p_2_V(grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_x_k_p_2_V),
    .rngMT19937ICN_uniformRNG_x_k_p_2_V_ap_vld(grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_x_k_p_2_V_ap_vld),
    .rngMT19937ICN_uniformRNG_x_k_p_m_V(grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_x_k_p_m_V),
    .rngMT19937ICN_uniformRNG_x_k_p_m_V_ap_vld(grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_x_k_p_m_V_ap_vld),
    .rngMT19937ICN_uniformRNG_addr_head_V(grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_addr_head_V),
    .rngMT19937ICN_uniformRNG_addr_head_V_ap_vld(grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_addr_head_V_ap_vld)
);

channel_gen_faddfsub_32ns_32ns_32_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_2_no_dsp_1_U50(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_397_p0),
    .din1(grp_fu_397_p1),
    .opcode(grp_fu_397_opcode),
    .ce(1'b1),
    .dout(grp_fu_397_p2)
);

channel_gen_fmul_32ns_32ns_32_2_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_full_dsp_1_U51(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_440),
    .din1(reg_440),
    .ce(1'b1),
    .dout(grp_fu_407_p2)
);

channel_gen_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_411_p0),
    .din1(grp_fu_411_p1),
    .ce(1'b1),
    .dout(grp_fu_411_p2)
);

channel_gen_fdiv_32ns_32ns_32_6_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_6_no_dsp_1_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_415_p0),
    .din1(reg_440),
    .ce(1'b1),
    .dout(grp_fu_415_p2)
);

channel_gen_fpext_32ns_64_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_1_no_dsp_1_U54(
    .din0(result_reg_365),
    .dout(d_fu_419_p1)
);

channel_gen_fcmp_32ns_32ns_1_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_1_no_dsp_1_U55(
    .din0(grp_fu_423_p0),
    .din1(grp_fu_423_p1),
    .opcode(grp_fu_423_opcode),
    .dout(grp_fu_423_p2)
);

channel_gen_fsqrt_32ns_32ns_32_6_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsqrt_32ns_32ns_32_6_no_dsp_1_U56(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(grp_fu_430_p1),
    .ce(1'b1),
    .dout(grp_fu_430_p2)
);

channel_gen_flog_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
flog_32ns_32ns_32_5_full_dsp_1_U57(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(z_reg_1720),
    .ce(1'b1),
    .dout(grp_fu_435_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_seedInitialization_fu_375_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (t_load_load_fu_465_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_seedInitialization_fu_375_ap_start_reg <= 1'b1;
        end else if ((grp_seedInitialization_fu_375_ap_ready == 1'b1)) begin
            grp_seedInitialization_fu_375_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        result_reg_365 <= grp_fu_415_p2;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        result_reg_365 <= select_ln389_fu_1416_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rngMT19937ICN_uniformRNG_addr_head_V <= add_ln870_fu_501_p2;
    end else if (((grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_addr_head_V_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        rngMT19937ICN_uniformRNG_addr_head_V <= grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_addr_head_V;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rngMT19937ICN_uniformRNG_x_k_p_0_V <= rngMT19937ICN_uniformRNG_x_k_p_1_V;
    end else if (((grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_x_k_p_0_V_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        rngMT19937ICN_uniformRNG_x_k_p_0_V <= grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_x_k_p_0_V;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rngMT19937ICN_uniformRNG_x_k_p_1_V <= rngMT19937ICN_uniformRNG_x_k_p_2_V;
    end else if (((grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_x_k_p_1_V_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        rngMT19937ICN_uniformRNG_x_k_p_1_V <= grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_x_k_p_1_V;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln223_reg_1669 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        rngMT19937ICN_uniformRNG_x_k_p_2_V <= rngMT19937ICN_uniformRNG_mt_even_0_V_q0;
    end else if (((trunc_ln223_reg_1669 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        rngMT19937ICN_uniformRNG_x_k_p_2_V <= rngMT19937ICN_uniformRNG_mt_odd_0_V_q0;
    end else if (((grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_x_k_p_2_V_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        rngMT19937ICN_uniformRNG_x_k_p_2_V <= grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_x_k_p_2_V;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln223_reg_1669 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        rngMT19937ICN_uniformRNG_x_k_p_m_V <= rngMT19937ICN_uniformRNG_mt_odd_0_V_q1;
    end else if (((trunc_ln223_reg_1669 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        rngMT19937ICN_uniformRNG_x_k_p_m_V <= rngMT19937ICN_uniformRNG_mt_even_0_V_q1;
    end else if (((grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_x_k_p_m_V_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        rngMT19937ICN_uniformRNG_x_k_p_m_V <= grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_x_k_p_m_V;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        and_ln324_1_reg_1758 <= and_ln324_1_fu_1273_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        exp_tmp_reg_1835 <= {{ireg_fu_1423_p1[62:52]}};
        icmp_ln580_reg_1845 <= icmp_ln580_fu_1453_p2;
        p_Result_8_reg_1830 <= ireg_fu_1423_p1[32'd63];
        trunc_ln574_reg_1840 <= trunc_ln574_fu_1449_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        is_lower_tail_V_reg_1713 <= is_lower_tail_V_fu_1196_p2;
        or_ln314_reg_1708 <= or_ln314_fu_1190_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        or_ln314_1_reg_1737 <= or_ln314_1_fu_1227_p2;
        tmp_9_reg_1751 <= grp_fu_430_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        r_11_reg_1780 <= r_11_fu_1297_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln324_1_reg_1758) & (or_ln314_1_reg_1737 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        r_13_reg_1775 <= grp_fu_407_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state19))) begin
        reg_440 <= grp_fu_397_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state25))) begin
        reg_448 <= grp_fu_411_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state29))) begin
        reg_453 <= grp_fu_411_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state31))) begin
        reg_459 <= grp_fu_397_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ret_6_reg_1673 <= ret_6_fu_573_p2;
        trunc_ln223_reg_1669 <= trunc_ln223_fu_479_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_seedInitialization_fu_375_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        t <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        tmp_i_reg_1727 <= grp_fu_435_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_uniform_reg_1699 <= tmp_uniform_fu_1153_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        z_4_reg_1770 <= z_4_fu_1284_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        z_reg_1720 <= z_fu_1202_p3;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((grp_seedInitialization_fu_375_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

always @ (*) begin
    if ((random_num3769_full_n == 1'b0)) begin
        ap_ST_fsm_state52_blk = 1'b1;
    end else begin
        ap_ST_fsm_state52_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((random_num3769_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state52)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((random_num3769_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state52))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == and_ln324_1_reg_1758) & (or_ln314_1_reg_1737 == 1'd0) & (1'b1 == ap_CS_fsm_state22)) | ((is_lower_tail_V_reg_1713 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        grp_fu_397_opcode = 2'd1;
    end else if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | ((1'd1 == and_ln324_1_reg_1758) & (1'b1 == ap_CS_fsm_state22)) | ((1'd0 == and_ln324_1_reg_1758) & (or_ln314_1_reg_1737 == 1'd1) & (1'b1 == ap_CS_fsm_state22)))) begin
        grp_fu_397_opcode = 2'd0;
    end else begin
        grp_fu_397_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30))) begin
        grp_fu_397_p0 = reg_453;
    end else if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state29))) begin
        grp_fu_397_p0 = reg_448;
    end else if ((((1'd1 == and_ln324_1_reg_1758) & (1'b1 == ap_CS_fsm_state22)) | ((1'd0 == and_ln324_1_reg_1758) & (or_ln314_1_reg_1737 == 1'd1) & (1'b1 == ap_CS_fsm_state22)))) begin
        grp_fu_397_p0 = tmp_9_reg_1751;
    end else if (((1'd0 == and_ln324_1_reg_1758) & (or_ln314_1_reg_1737 == 1'd0) & (1'b1 == ap_CS_fsm_state22))) begin
        grp_fu_397_p0 = 32'd1043920323;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_397_p0 = tmp_uniform_reg_1699;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_397_p0 = 32'd1065353216;
    end else begin
        grp_fu_397_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_fu_397_p1 = 32'd1065353216;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        grp_fu_397_p1 = p0_fu_1394_p3;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_fu_397_p1 = q1_fu_1379_p3;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        grp_fu_397_p1 = p1_fu_1371_p3;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_fu_397_p1 = q2_fu_1356_p3;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_397_p1 = p2_fu_1326_p3;
    end else if (((1'd0 == and_ln324_1_reg_1758) & (or_ln314_1_reg_1737 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        grp_fu_397_p1 = 32'd3231711232;
    end else if (((1'd1 == and_ln324_1_reg_1758) & (1'b1 == ap_CS_fsm_state22))) begin
        grp_fu_397_p1 = 32'd3217870029;
    end else if (((1'd0 == and_ln324_1_reg_1758) & (or_ln314_1_reg_1737 == 1'd0) & (1'b1 == ap_CS_fsm_state22))) begin
        grp_fu_397_p1 = r_13_reg_1775;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_397_p1 = 32'd3204448256;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_397_p1 = tmp_uniform_reg_1699;
    end else begin
        grp_fu_397_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state32))) begin
        grp_fu_411_p0 = reg_459;
    end else if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state28))) begin
        grp_fu_411_p0 = reg_440;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_411_p0 = q3_fu_1341_p3;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_411_p0 = p3_fu_1311_p3;
    end else begin
        grp_fu_411_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_fu_411_p1 = z_4_reg_1770;
    end else if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        grp_fu_411_p1 = r_11_reg_1780;
    end else begin
        grp_fu_411_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_fu_415_p0 = reg_459;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_fu_415_p0 = reg_453;
    end else begin
        grp_fu_415_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_423_opcode = 5'd2;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state19))) begin
        grp_fu_423_opcode = 5'd4;
    end else begin
        grp_fu_423_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_423_p0 = tmp_9_reg_1751;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state5))) begin
        grp_fu_423_p0 = tmp_uniform_reg_1699;
    end else begin
        grp_fu_423_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_423_p1 = 32'd1084227584;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_423_p1 = 32'd1064094925;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_423_p1 = 32'd1033476506;
    end else begin
        grp_fu_423_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        random_num3769_blk_n = random_num3769_full_n;
    end else begin
        random_num3769_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((random_num3769_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state52))) begin
        random_num3769_write = 1'b1;
    end else begin
        random_num3769_write = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln223_fu_479_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_address0 = zext_ln573_fu_627_p1;
    end else if (((trunc_ln223_fu_479_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_address0 = zext_ln573_2_fu_639_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_address0 = grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_mt_even_0_V_address0;
    end else begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_address1 = zext_ln573_1_fu_633_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_address1 = grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_mt_even_0_V_address1;
    end else begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln223_fu_479_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((trunc_ln223_fu_479_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_ce0 = grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_mt_even_0_V_ce0;
    end else begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_ce1 = grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_mt_even_0_V_ce1;
    end else begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln223_fu_479_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_d0 = ret_6_fu_573_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_d0 = grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_mt_even_0_V_d0;
    end else begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln223_fu_479_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_we0 = grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_mt_even_0_V_we0;
    end else begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln223_fu_479_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address0 = zext_ln573_2_fu_639_p1;
    end else if (((trunc_ln223_fu_479_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address0 = zext_ln573_fu_627_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address0 = grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_mt_odd_0_V_address0;
    end else begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 = zext_ln573_1_fu_633_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 = grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_mt_odd_0_V_address1;
    end else begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln223_fu_479_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((trunc_ln223_fu_479_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0 = grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0;
    end else begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1 = grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1;
    end else begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln223_fu_479_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_d0 = ret_6_fu_573_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_d0 = grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_mt_odd_0_V_d0;
    end else begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln223_fu_479_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_we0 = grp_seedInitialization_fu_375_rngMT19937ICN_uniformRNG_mt_odd_0_V_we0;
    end else begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (t_load_load_fu_465_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((ap_start == 1'b1) & (t_load_load_fu_465_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_seedInitialization_fu_375_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            if (((or_ln314_1_reg_1737 == 1'd1) & (1'b1 == ap_CS_fsm_state35))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            if (((random_num3769_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state52))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign F2_fu_1486_p2 = (12'd1075 - zext_ln494_fu_1459_p1);

assign LD_fu_1145_p1 = p_Result_7_fu_1133_p5[31:0];

assign add_ln1011_fu_1019_p2 = ($signed(sub_ln997_fu_907_p2) + $signed(32'd4294967271));

assign add_ln1017_fu_1111_p2 = (sub_ln1018_fu_1105_p2 + 8'd1);

assign add_ln590_fu_1508_p2 = ($signed(F2_fu_1486_p2) + $signed(12'd4081));

assign add_ln870_fu_501_p2 = (rngMT19937ICN_uniformRNG_addr_head_V + 10'd1);

assign addr_head_p_3_V_fu_483_p2 = (rngMT19937ICN_uniformRNG_addr_head_V + 10'd3);

assign addr_head_p_m_p_1_V_fu_489_p2 = (rngMT19937ICN_uniformRNG_addr_head_V + 10'd398);

assign addr_head_p_n_V_fu_495_p2 = ($signed(rngMT19937ICN_uniformRNG_addr_head_V) + $signed(10'd624));

assign and_ln1002_1_fu_1035_p2 = (xor_ln1002_fu_991_p2 & p_Result_6_fu_997_p3);

assign and_ln1002_fu_967_p2 = (pre_result_V_fu_873_p2 & or_ln1002_1_fu_961_p2);

assign and_ln314_1_fu_1222_p2 = (or_ln314_reg_1708 & grp_fu_423_p2);

assign and_ln324_1_fu_1273_p2 = (or_ln314_1_reg_1737 & and_ln324_fu_1267_p2);

assign and_ln324_fu_1267_p2 = (or_ln324_fu_1261_p2 & grp_fu_423_p2);

assign and_ln590_fu_1644_p2 = (xor_ln591_fu_1638_p2 & icmp_ln590_fu_1502_p2);

assign and_ln591_fu_1619_p2 = (xor_ln580_fu_1614_p2 & icmp_ln591_fu_1532_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ashr_ln595_fu_1552_p2 = $signed(man_V_2_fu_1479_p3) >>> zext_ln595_fu_1548_p1;

assign bitcast_ln314_fu_1161_p1 = tmp_uniform_reg_1699;

assign bitcast_ln323_fu_1208_p1 = tmp_i_reg_1727;

assign bitcast_ln324_fu_1232_p1 = tmp_9_reg_1751;

assign bitcast_ln390_1_fu_1412_p1 = xor_ln390_fu_1406_p2;

assign bitcast_ln390_fu_1402_p1 = grp_fu_415_p2;

assign bitcast_ln709_fu_1562_p1 = result_reg_365;

assign bitcast_ln751_fu_1149_p1 = LD_fu_1145_p1;

assign grp_fu_430_p1 = xor_ln323_fu_1211_p2;

assign grp_seedInitialization_fu_375_ap_start = grp_seedInitialization_fu_375_ap_start_reg;

assign icmp_ln1002_fu_973_p2 = ((and_ln1002_fu_967_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln1011_fu_1005_p2 = (($signed(lsb_index_fu_913_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln314_1_fu_1184_p2 = ((trunc_ln314_fu_1174_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln314_fu_1178_p2 = ((tmp_1_fu_1164_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln324_1_fu_1255_p2 = ((trunc_ln324_fu_1245_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln324_fu_1249_p2 = ((tmp_7_fu_1235_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln580_fu_1453_p2 = ((trunc_ln564_fu_1427_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln590_fu_1502_p2 = (($signed(tmp_23_fu_1492_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln591_fu_1532_p2 = ((F2_fu_1486_p2 == 12'd15) ? 1'b1 : 1'b0);

assign icmp_ln594_fu_1542_p2 = ((sh_amt_fu_1520_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln612_fu_1590_p2 = ((sh_amt_fu_1520_p3 < 12'd20) ? 1'b1 : 1'b0);

assign icmp_ln988_fu_879_p2 = ((zext_ln1676_1_fu_869_p1 == pre_result_V_4_fu_853_p2) ? 1'b1 : 1'b0);

assign icmp_ln999_fu_929_p2 = (($signed(tmp_19_fu_919_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign ireg_fu_1423_p1 = d_fu_419_p1;

assign is_lower_tail_V_fu_1196_p2 = (or_ln314_fu_1190_p2 & grp_fu_423_p2);


always @ (p_Result_5_fu_885_p4) begin
    if (p_Result_5_fu_885_p4[0] == 1'b1) begin
        l_fu_895_p3 = 32'd0;
    end else if (p_Result_5_fu_885_p4[1] == 1'b1) begin
        l_fu_895_p3 = 32'd1;
    end else if (p_Result_5_fu_885_p4[2] == 1'b1) begin
        l_fu_895_p3 = 32'd2;
    end else if (p_Result_5_fu_885_p4[3] == 1'b1) begin
        l_fu_895_p3 = 32'd3;
    end else if (p_Result_5_fu_885_p4[4] == 1'b1) begin
        l_fu_895_p3 = 32'd4;
    end else if (p_Result_5_fu_885_p4[5] == 1'b1) begin
        l_fu_895_p3 = 32'd5;
    end else if (p_Result_5_fu_885_p4[6] == 1'b1) begin
        l_fu_895_p3 = 32'd6;
    end else if (p_Result_5_fu_885_p4[7] == 1'b1) begin
        l_fu_895_p3 = 32'd7;
    end else if (p_Result_5_fu_885_p4[8] == 1'b1) begin
        l_fu_895_p3 = 32'd8;
    end else if (p_Result_5_fu_885_p4[9] == 1'b1) begin
        l_fu_895_p3 = 32'd9;
    end else if (p_Result_5_fu_885_p4[10] == 1'b1) begin
        l_fu_895_p3 = 32'd10;
    end else if (p_Result_5_fu_885_p4[11] == 1'b1) begin
        l_fu_895_p3 = 32'd11;
    end else if (p_Result_5_fu_885_p4[12] == 1'b1) begin
        l_fu_895_p3 = 32'd12;
    end else if (p_Result_5_fu_885_p4[13] == 1'b1) begin
        l_fu_895_p3 = 32'd13;
    end else if (p_Result_5_fu_885_p4[14] == 1'b1) begin
        l_fu_895_p3 = 32'd14;
    end else if (p_Result_5_fu_885_p4[15] == 1'b1) begin
        l_fu_895_p3 = 32'd15;
    end else if (p_Result_5_fu_885_p4[16] == 1'b1) begin
        l_fu_895_p3 = 32'd16;
    end else if (p_Result_5_fu_885_p4[17] == 1'b1) begin
        l_fu_895_p3 = 32'd17;
    end else if (p_Result_5_fu_885_p4[18] == 1'b1) begin
        l_fu_895_p3 = 32'd18;
    end else if (p_Result_5_fu_885_p4[19] == 1'b1) begin
        l_fu_895_p3 = 32'd19;
    end else if (p_Result_5_fu_885_p4[20] == 1'b1) begin
        l_fu_895_p3 = 32'd20;
    end else if (p_Result_5_fu_885_p4[21] == 1'b1) begin
        l_fu_895_p3 = 32'd21;
    end else if (p_Result_5_fu_885_p4[22] == 1'b1) begin
        l_fu_895_p3 = 32'd22;
    end else if (p_Result_5_fu_885_p4[23] == 1'b1) begin
        l_fu_895_p3 = 32'd23;
    end else if (p_Result_5_fu_885_p4[24] == 1'b1) begin
        l_fu_895_p3 = 32'd24;
    end else if (p_Result_5_fu_885_p4[25] == 1'b1) begin
        l_fu_895_p3 = 32'd25;
    end else if (p_Result_5_fu_885_p4[26] == 1'b1) begin
        l_fu_895_p3 = 32'd26;
    end else if (p_Result_5_fu_885_p4[27] == 1'b1) begin
        l_fu_895_p3 = 32'd27;
    end else if (p_Result_5_fu_885_p4[28] == 1'b1) begin
        l_fu_895_p3 = 32'd28;
    end else if (p_Result_5_fu_885_p4[29] == 1'b1) begin
        l_fu_895_p3 = 32'd29;
    end else if (p_Result_5_fu_885_p4[30] == 1'b1) begin
        l_fu_895_p3 = 32'd30;
    end else if (p_Result_5_fu_885_p4[31] == 1'b1) begin
        l_fu_895_p3 = 32'd31;
    end else begin
        l_fu_895_p3 = 32'd32;
    end
end

assign lsb_index_fu_913_p2 = ($signed(sub_ln997_fu_907_p2) + $signed(32'd4294967272));

assign lshr_ln1000_fu_949_p2 = 32'd4294967295 >> zext_ln1000_fu_945_p1;

assign lshr_ln1011_fu_1029_p2 = zext_ln1010_fu_979_p1 >> zext_ln1011_fu_1025_p1;

assign m_2_fu_1065_p3 = ((icmp_ln1011_fu_1005_p2[0:0] == 1'b1) ? lshr_ln1011_fu_1029_p2 : shl_ln1012_fu_1051_p2);

assign m_3_fu_1077_p2 = (m_2_fu_1065_p3 + zext_ln1014_fu_1073_p1);

assign m_4_fu_1083_p4 = {{m_3_fu_1077_p2[63:1]}};

assign man_V_1_fu_1473_p2 = (54'd0 - zext_ln578_fu_1469_p1);

assign man_V_2_fu_1479_p3 = ((p_Result_8_reg_1830[0:0] == 1'b1) ? man_V_1_fu_1473_p2 : zext_ln578_fu_1469_p1);

assign or_ln1002_1_fu_961_p2 = (shl_ln1002_fu_955_p2 | lshr_ln1000_fu_949_p2);

assign or_ln314_1_fu_1227_p2 = (is_lower_tail_V_reg_1713 | and_ln314_1_fu_1222_p2);

assign or_ln314_fu_1190_p2 = (icmp_ln314_fu_1178_p2 | icmp_ln314_1_fu_1184_p2);

assign or_ln324_fu_1261_p2 = (icmp_ln324_fu_1249_p2 | icmp_ln324_1_fu_1255_p2);

assign or_ln591_fu_1633_p2 = (icmp_ln591_fu_1532_p2 | icmp_ln580_reg_1845);

assign p0_fu_1394_p3 = ((or_ln314_1_reg_1737[0:0] == 1'b1) ? select_ln324_fu_1387_p3 : 32'd1079559880);

assign p1_fu_1371_p3 = ((or_ln314_1_reg_1737[0:0] == 1'b1) ? select_ln324_2_fu_1364_p3 : 32'd1112128690);

assign p2_fu_1326_p3 = ((or_ln314_1_reg_1737[0:0] == 1'b1) ? select_ln324_4_fu_1319_p3 : 32'd1126124168);

assign p3_fu_1311_p3 = ((or_ln314_1_reg_1737[0:0] == 1'b1) ? select_ln324_6_fu_1304_p3 : 32'd1114402816);

assign p_Result_4_fu_529_p1 = rngMT19937ICN_uniformRNG_x_k_p_1_V[0:0];

integer ap_tvar_int_0;

always @ (pre_result_V_fu_873_p2) begin
    for (ap_tvar_int_0 = 32 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 31 - 0) begin
            p_Result_5_fu_885_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_5_fu_885_p4[ap_tvar_int_0] = pre_result_V_fu_873_p2[31 - ap_tvar_int_0];
        end
    end
end

assign p_Result_6_fu_997_p3 = pre_result_V_fu_873_p2[lsb_index_fu_913_p2];

assign p_Result_7_fu_1133_p5 = {{zext_ln1015_fu_1093_p1[63:32]}, {tmp_fu_1125_p3}, {zext_ln1015_fu_1093_p1[22:0]}};

assign p_Result_9_fu_1462_p3 = {{1'd1}, {trunc_ln574_reg_1840}};

assign p_Result_s_fu_1097_p3 = m_3_fu_1077_p2[32'd25];

assign pre_result_V_2_fu_682_p2 = (zext_ln1676_fu_678_p1 ^ ret_6_reg_1673);

assign pre_result_V_3_fu_801_p2 = (ret_fu_761_p19 ^ pre_result_V_2_fu_682_p2);

assign pre_result_V_4_fu_853_p2 = (ret_3_fu_837_p7 ^ pre_result_V_3_fu_801_p2);

assign pre_result_V_fu_873_p2 = (zext_ln1676_1_fu_869_p1 ^ pre_result_V_4_fu_853_p2);

assign q1_fu_1379_p3 = ((or_ln314_1_reg_1737[0:0] == 1'b1) ? 32'd1065353216 : 32'd1099901263);

assign q2_fu_1356_p3 = ((or_ln314_1_reg_1737[0:0] == 1'b1) ? select_ln324_9_fu_1349_p3 : 32'd1117619193);

assign q3_fu_1341_p3 = ((or_ln314_1_reg_1737[0:0] == 1'b1) ? select_ln324_11_fu_1334_p3 : 32'd1116102664);

assign r_10_fu_1290_p3 = ((or_ln314_1_reg_1737[0:0] == 1'b1) ? grp_fu_397_p2 : grp_fu_397_p2);

assign r_11_fu_1297_p3 = ((and_ln324_1_reg_1758[0:0] == 1'b1) ? grp_fu_397_p2 : r_10_fu_1290_p3);

assign r_1_fu_607_p4 = {{addr_head_p_m_p_1_V_fu_489_p2[9:1]}};

assign r_2_fu_617_p4 = {{addr_head_p_n_V_fu_495_p2[9:1]}};

assign r_3_fu_859_p4 = {{pre_result_V_4_fu_853_p2[31:18]}};

assign r_fu_669_p4 = {{ret_6_reg_1673[31:11]}};

assign r_s_fu_597_p4 = {{addr_head_p_3_V_fu_483_p2[9:1]}};

assign random_num3769_din = ((icmp_ln580_reg_1845[0:0] == 1'b1) ? 20'd0 : select_ln590_fu_1650_p3);

assign ret_3_fu_837_p7 = {{{{{{tmp_15_fu_807_p4}, {1'd0}}, {tmp_17_fu_817_p4}}, {3'd0}}, {tmp_18_fu_827_p4}}, {17'd0}};

assign ret_6_fu_573_p2 = (xor_ln1529_fu_567_p2 ^ rngMT19937ICN_uniformRNG_x_k_p_m_V);

assign ret_fu_761_p19 = {{{{{{{{{{{{{{{{{{tmp_10_fu_687_p3}, {2'd0}}, {tmp_6_fu_695_p4}}, {1'd0}}, {tmp_11_fu_705_p3}}, {2'd0}}, {tmp_13_fu_713_p3}}, {1'd0}}, {tmp_s_fu_721_p4}}, {3'd0}}, {tmp_14_fu_731_p3}}, {1'd0}}, {tmp_16_fu_739_p3}}, {1'd0}}, {tmp_12_fu_747_p4}}, {1'd0}}, {trunc_ln1527_fu_757_p1}}, {7'd0}};

assign select_ln1011_fu_1057_p3 = ((icmp_ln1011_fu_1005_p2[0:0] == 1'b1) ? select_ln999_fu_1011_p3 : and_ln1002_1_fu_1035_p2);

assign select_ln1017_fu_1117_p3 = ((p_Result_s_fu_1097_p3[0:0] == 1'b1) ? add_ln1017_fu_1111_p2 : sub_ln1018_fu_1105_p2);

assign select_ln324_11_fu_1334_p3 = ((and_ln324_1_reg_1758[0:0] == 1'b1) ? 32'd1039544668 : 32'd1011406497);

assign select_ln324_2_fu_1364_p3 = ((and_ln324_1_reg_1758[0:0] == 1'b1) ? 32'd1076916138 : 32'd1078276816);

assign select_ln324_4_fu_1319_p3 = ((and_ln324_1_reg_1758[0:0] == 1'b1) ? 32'd1067926241 : 32'd1054571605);

assign select_ln324_6_fu_1304_p3 = ((and_ln324_1_reg_1758[0:0] == 1'b1) ? 32'd1043223277 : 32'd1015940801);

assign select_ln324_9_fu_1349_p3 = ((and_ln324_1_reg_1758[0:0] == 1'b1) ? 32'd1060940836 : 32'd1048037716);

assign select_ln324_fu_1387_p3 = ((and_ln324_1_reg_1758[0:0] == 1'b1) ? 32'd1068905265 : 32'd1087704463);

assign select_ln389_fu_1416_p3 = ((is_lower_tail_V_reg_1713[0:0] == 1'b1) ? bitcast_ln390_1_fu_1412_p1 : grp_fu_415_p2);

assign select_ln590_fu_1650_p3 = ((and_ln590_fu_1644_p2[0:0] == 1'b1) ? select_ln594_fu_1582_p3 : select_ln591_fu_1625_p3);

assign select_ln591_fu_1625_p3 = ((and_ln591_fu_1619_p2[0:0] == 1'b1) ? trunc_ln592_fu_1538_p1 : select_ln612_fu_1606_p3);

assign select_ln594_fu_1582_p3 = ((icmp_ln594_fu_1542_p2[0:0] == 1'b1) ? trunc_ln595_fu_1558_p1 : select_ln597_fu_1574_p3);

assign select_ln597_fu_1574_p3 = ((tmp_24_fu_1566_p3[0:0] == 1'b1) ? 20'd1048575 : 20'd0);

assign select_ln612_fu_1606_p3 = ((icmp_ln612_fu_1590_p2[0:0] == 1'b1) ? shl_ln613_fu_1600_p2 : 20'd0);

assign select_ln722_fu_555_p3 = ((p_Result_4_fu_529_p1[0:0] == 1'b1) ? 32'd2567483615 : 32'd0);

assign select_ln999_fu_1011_p3 = ((icmp_ln999_fu_929_p2[0:0] == 1'b1) ? icmp_ln1002_fu_973_p2 : p_Result_6_fu_997_p3);

assign sext_ln590_fu_1528_p1 = sh_amt_fu_1520_p3;

assign sext_ln590cast_fu_1596_p1 = sext_ln590_fu_1528_p1[19:0];

assign sh_amt_fu_1520_p3 = ((icmp_ln590_fu_1502_p2[0:0] == 1'b1) ? add_ln590_fu_1508_p2 : sub_ln590_fu_1514_p2);

assign shl_ln1002_fu_955_p2 = 32'd1 << lsb_index_fu_913_p2;

assign shl_ln1012_fu_1051_p2 = zext_ln1010_fu_979_p1 << zext_ln1012_fu_1047_p1;

assign shl_ln613_fu_1600_p2 = trunc_ln592_fu_1538_p1 << sext_ln590cast_fu_1596_p1;

assign sub_ln1000_fu_939_p2 = ($signed(6'd57) - $signed(trunc_ln1000_fu_935_p1));

assign sub_ln1012_fu_1041_p2 = (32'd25 - sub_ln997_fu_907_p2);

assign sub_ln1018_fu_1105_p2 = (8'd126 - trunc_ln996_fu_903_p1);

assign sub_ln590_fu_1514_p2 = (12'd15 - F2_fu_1486_p2);

assign sub_ln997_fu_907_p2 = (32'd32 - l_fu_895_p3);

assign t_load_load_fu_465_p1 = t;

assign tmp_10_fu_687_p3 = pre_result_V_2_fu_682_p2[32'd24];

assign tmp_11_fu_705_p3 = pre_result_V_2_fu_682_p2[32'd17];

assign tmp_12_fu_747_p4 = {{pre_result_V_2_fu_682_p2[3:2]}};

assign tmp_13_fu_713_p3 = pre_result_V_2_fu_682_p2[32'd14];

assign tmp_14_fu_731_p3 = pre_result_V_2_fu_682_p2[32'd7];

assign tmp_15_fu_807_p4 = {{pre_result_V_3_fu_801_p2[16:14]}};

assign tmp_16_fu_739_p3 = pre_result_V_2_fu_682_p2[32'd5];

assign tmp_17_fu_817_p4 = {{pre_result_V_3_fu_801_p2[12:7]}};

assign tmp_18_fu_827_p4 = {{pre_result_V_3_fu_801_p2[3:2]}};

assign tmp_19_fu_919_p4 = {{lsb_index_fu_913_p2[31:1]}};

assign tmp_1_fu_1164_p4 = {{bitcast_ln314_fu_1161_p1[30:23]}};

assign tmp_20_fu_983_p3 = lsb_index_fu_913_p2[32'd31];

assign tmp_23_fu_1492_p4 = {{F2_fu_1486_p2[11:4]}};

assign tmp_24_fu_1566_p3 = bitcast_ln709_fu_1562_p1[32'd31];

assign tmp_3_fu_533_p4 = {{rngMT19937ICN_uniformRNG_x_k_p_1_V[30:1]}};

assign tmp_4_fu_517_p3 = rngMT19937ICN_uniformRNG_x_k_p_0_V[32'd31];

assign tmp_6_fu_695_p4 = {{pre_result_V_2_fu_682_p2[21:19]}};

assign tmp_7_fu_1235_p4 = {{bitcast_ln324_fu_1232_p1[30:23]}};

assign tmp_V_fu_543_p3 = {{tmp_4_fu_517_p3}, {tmp_3_fu_533_p4}};

assign tmp_fu_1125_p3 = {{1'd0}, {select_ln1017_fu_1117_p3}};

assign tmp_s_fu_721_p4 = {{pre_result_V_2_fu_682_p2[12:11]}};

assign tmp_uniform_fu_1153_p3 = ((icmp_ln988_fu_879_p2[0:0] == 1'b1) ? 32'd0 : bitcast_ln751_fu_1149_p1);

assign trunc_ln1000_fu_935_p1 = sub_ln997_fu_907_p2[5:0];

assign trunc_ln1527_fu_757_p1 = pre_result_V_2_fu_682_p2[0:0];

assign trunc_ln223_fu_479_p1 = rngMT19937ICN_uniformRNG_addr_head_V[0:0];

assign trunc_ln314_fu_1174_p1 = bitcast_ln314_fu_1161_p1[22:0];

assign trunc_ln324_fu_1245_p1 = bitcast_ln324_fu_1232_p1[22:0];

assign trunc_ln564_fu_1427_p1 = ireg_fu_1423_p1[62:0];

assign trunc_ln574_fu_1449_p1 = ireg_fu_1423_p1[51:0];

assign trunc_ln592_fu_1538_p1 = man_V_2_fu_1479_p3[19:0];

assign trunc_ln595_fu_1558_p1 = ashr_ln595_fu_1552_p2[19:0];

assign trunc_ln996_fu_903_p1 = l_fu_895_p3[7:0];

assign xor_ln1002_fu_991_p2 = (tmp_20_fu_983_p3 ^ 1'd1);

assign xor_ln1529_fu_567_p2 = (zext_ln1028_fu_551_p1 ^ select_ln722_fu_555_p3);

assign xor_ln323_fu_1211_p2 = (bitcast_ln323_fu_1208_p1 ^ 32'd2147483648);

assign xor_ln390_fu_1406_p2 = (bitcast_ln390_fu_1402_p1 ^ 32'd2147483648);

assign xor_ln580_fu_1614_p2 = (icmp_ln580_reg_1845 ^ 1'd1);

assign xor_ln591_fu_1638_p2 = (or_ln591_fu_1633_p2 ^ 1'd1);

assign z_3_fu_1278_p3 = ((or_ln314_1_reg_1737[0:0] == 1'b1) ? z_reg_1720 : reg_440);

assign z_4_fu_1284_p3 = ((and_ln324_1_reg_1758[0:0] == 1'b1) ? z_reg_1720 : z_3_fu_1278_p3);

assign z_fu_1202_p3 = ((is_lower_tail_V_reg_1713[0:0] == 1'b1) ? tmp_uniform_reg_1699 : grp_fu_397_p2);

assign zext_ln1000_fu_945_p1 = sub_ln1000_fu_939_p2;

assign zext_ln1010_fu_979_p1 = pre_result_V_fu_873_p2;

assign zext_ln1011_fu_1025_p1 = add_ln1011_fu_1019_p2;

assign zext_ln1012_fu_1047_p1 = sub_ln1012_fu_1041_p2;

assign zext_ln1014_fu_1073_p1 = select_ln1011_fu_1057_p3;

assign zext_ln1015_fu_1093_p1 = m_4_fu_1083_p4;

assign zext_ln1028_fu_551_p1 = tmp_V_fu_543_p3;

assign zext_ln1676_1_fu_869_p1 = r_3_fu_859_p4;

assign zext_ln1676_fu_678_p1 = r_fu_669_p4;

assign zext_ln494_fu_1459_p1 = exp_tmp_reg_1835;

assign zext_ln573_1_fu_633_p1 = r_1_fu_607_p4;

assign zext_ln573_2_fu_639_p1 = r_2_fu_617_p4;

assign zext_ln573_fu_627_p1 = r_s_fu_597_p4;

assign zext_ln578_fu_1469_p1 = p_Result_9_fu_1462_p3;

assign zext_ln595_fu_1548_p1 = $unsigned(sext_ln590_fu_1528_p1);

endmodule //channel_gen_rand
