<HTML>
<HEAD>
<TITLE>VHDL Reference Guide - File Declaration</TITLE>
</HEAD>
<BODY BGCOLOR="mintcream">
<a href="exits.html"><img border=0 src="../../images/left.gif" align=left></a>
<a href="for_loop.html"><img border=0 src="../../images/right.gif" align=right></a>

<DIV ALIGN=CENTER>
<TABLE BORDER=0 CELLPADDING=5>
<CAPTION><B>File Declaration</B></CAPTION>
<TR><TD COLSPAN=3><HR></TD></TR>
<TR>
<TD BGCOLOR="lightcyan">Declaration</TD>
<TD>---- used in ----></TD>
<TD BGCOLOR="lightgreen">Package<br>Process<br>Architecture<br>Procedure<br>Function</TD>
</TR>
</TABLE>

<P><TABLE BORDER=0>
<TR><TD><HR width=150></TD><TD>Syntax</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=40%>
<TR>
<TD><PRE>file logical_name : file_type is mode "file_name";</PRE></TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=CENTER>
See LRM sections 3.4, 4.3.2 and 14.3

<P><TABLE BORDER=0 align=center>
<TR><TD><HR width=150></TD><TD>Rules and Examples</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=90%>
<TR>
<TD>Usually, files of type <b>text</b> are used as they are portable
between different VHDL simulators. The <b>mode</b> of the file refers to
the direction of data flow, and may be either <b>in</b> (i.e. a
read-only file) or <b>out</b> (a write-only file):
<PRE>use std.textio.all;
package REF_PACK is
  file INFILE : text is in  "in.dat";
  file OUTFILE: text is out "out.dat";
end REF_PACK;
</PRE></TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=95%>
<TR>
<TD COLSPAN=2>Text files may be read by using the <b>endfile, readline</b> and
<b>read</b> subprograms defined in the package <b>std.textio</b>:
<PRE>READ_FILE: process
  variable VEC_LINE : line;
  variable VEC_VAR : bit_vector(0 to 7);
  file VEC_FILE : text is in "stim.vec";
begin
  while not endfile(VEC_FILE) loop
    readline (VEC_FILE, VEC_LINE);
    read (VEC_LINE, VEC_VAR);
    A_BUS <= VEC_VAR;
    wait for 10 ns;
  end loop;
  wait;
end process READ_FILE;
</PRE></TD>
</TR>
<TR>
<TD>The textio package <b>must</b> be made visible by the clause:<pre>
use std.textio.all;</pre></TD>
<TD>Text files may be written by using the <b>write</b> and
<b>writeln</b> subprograms, also defined in the textio package. Output
data may be formatted using optional parameters for <b>write</b> - see
the LRM section 14.3
</TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=80%>
<TR>
<TD>Textio <b>read</b> and <b>write</b> procedures are defined for the
types <b>bit, bit_vector, bolean, character, integer, real, string</b>
and <b>time</b>. They are <b>not</b> compatible with user-defined types
or std_logic_1164 types (although some vendors supply routines for the
std_logic_1164_types).</TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=CENTER>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=80%>
<TR>
<TD>Text files may be written by using the <b>writeln</b> and
<b>write</b> subprograms defined in the package <b>std.textio</b>
<PRE>
WRITE_FILE: process (CLK)
  variable VEC_LINE : line;
  file VEC_FILE : text is out "results";
begin
  -- strobe OUT_DATA on falling edges 
  -- of CLK and write value out to file
  if CLK='0' then
    write (VEC_LINE, OUT_DATA);
    writeline (VEC_FILE, VEC_LINE);
  end if;
end process WRITE_FILE;
</PRE></TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=60%>
<TR>
<TD>A file (read or write) is opened in VHDL when the structure in which
it is declared is elaborated. This means that files declared in
processes or architectures are opened only once at the beginning of a
simulation. files declared in procedures are reopened at the beginning
of the file every time the procedure is elaborated (every time it is
executed) and are closed every time the procedure finishes execution.
</TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=CENTER>
<P><TABLE BORDER=0 align=center>
<TR><TD><HR width=150></TD><TD>Synthesis Issues</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

File declarations and operations are not supported by logic synthesis
tools.

<DIV ALIGN=CENTER>
<P><TABLE BORDER=0>
<TR><TD><HR width=150></TD><TD>Whats New in '93</TD><TD><HR width=150></TD></TR>
</TABLE><P>

VHDL-93 allows files to be explicitly opened and closed during
simulation - this was not directly supported in VHDL-87. Consequently,
<b>file declarations are not upwards-compatible between VHDL-87 and
VHDL-93</b>. For instance, in VHDL-93 the equivalent declaration to the
example above would be:
<PRE>file MYTEXT : text open read_mode is "enum.txt";</PRE>
The new attributes <b>'image</b> and <b>'value</b> make textio for
enumerated types much easier - see <b>attributes</b>

</DIV>

<HR WIDTH="80%">
<div align=center>
<a href="exits.html"><img border=0 src="../../images/left.gif"></a>
<a href="index.html"><img border=0 src="../../images/up.gif"></a>
<a href="for_loop.html"><img border=0 src="../../images/right.gif"></a>
</div>

<HR WIDTH="80%">
<ADDRESS>
<CENTER>
This page maintained by <A HREF="mailto:dave@truechap.demon.co.uk">
<IMG SRC="/images/emailed.gif" BORDER=0>
Dave Trueman</A>
</CENTER>
</ADDRESS>
<HR WIDTH="80%">
</BODY>
</HTML>
