#cell2 * mx4sb0_fp hns * 1 CMOS 1024 v8r4.4
# "20-Nov-97 GMT" "10:03:45 GMT" "20-Nov-97 GMT" "10:03:45 GMT" fitpath * .
H 3;
B 0 10;
X 4 1 SEL1;
X 9 2 SEL0;
X 1 3 S0I0;
X 3 4 S1I1;
X 2 5 S1I0;
X 5 6 S2I0;
X 6 7 S3I0;
X 7 8 VDD;
X 8 9 VSS;
X 10 10 VSS1;
G 11 BULK;
T E u2 @ 55 1 .10505 9 8 1 8;
T E u3 @ 13 1 .2483E-01 9 8 12 8;
T E u4 @ 27 1 .5157E-01 12 8 2 8;
T E u5 @ 27 1 .5157E-01 12 8 3 8;
T P u6 @ 109 1 .20819 9 7 1 7;
T P u7 @ 25 1 .4775E-01 9 7 12 7;
T P u8 @ 54 1 .10314 12 7 2 7;
T P u9 @ 54 1 .10314 12 7 3 7;
T P u10 @ 54 1 .10314 4 7 5 7;
T P u11 @ 13 1 .2483E-01 4 7 13 7;
T P u12 @ 54 1 .10314 13 7 6 7;
T E u13 @ 27 1 .5157E-01 4 8 5 8;
T E u14 @ 7 1 .1337E-01 4 8 13 8;
T E u15 @ 27 1 .5157E-01 13 8 6 8;
E;
