
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ./pr-urand-183.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000002 cycles: 3729855 heartbeat IPC: 2.68107 cumulative IPC: 2.68107 (Simulation time: 0 hr 0 min 39 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 7459590 heartbeat IPC: 2.68116 cumulative IPC: 2.68111 (Simulation time: 0 hr 1 min 19 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 11189204 heartbeat IPC: 2.68124 cumulative IPC: 2.68116 (Simulation time: 0 hr 1 min 58 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 14918780 heartbeat IPC: 2.68127 cumulative IPC: 2.68118 (Simulation time: 0 hr 2 min 38 sec) 

Warmup complete CPU 0 instructions: 40000002 cycles: 14918780 (Simulation time: 0 hr 2 min 38 sec) 

Heartbeat CPU 0 instructions: 50000002 cycles: 369316633 heartbeat IPC: 0.0282169 cumulative IPC: 0.0282169 (Simulation time: 0 hr 18 min 59 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 720154511 heartbeat IPC: 0.0285032 cumulative IPC: 0.0283593 (Simulation time: 0 hr 35 min 45 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 1072621186 heartbeat IPC: 0.0283715 cumulative IPC: 0.0283634 (Simulation time: 0 hr 52 min 37 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 1422642365 heartbeat IPC: 0.0285697 cumulative IPC: 0.0284147 (Simulation time: 1 hr 9 min 24 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 1769970953 heartbeat IPC: 0.0287912 cumulative IPC: 0.0284892 (Simulation time: 1 hr 26 min 6 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 2121764823 heartbeat IPC: 0.0284257 cumulative IPC: 0.0284786 (Simulation time: 1 hr 42 min 59 sec) 
Heartbeat CPU 0 instructions: 110000002 cycles: 2468177323 heartbeat IPC: 0.0288673 cumulative IPC: 0.0285335 (Simulation time: 1 hr 59 min 10 sec) 
Heartbeat CPU 0 instructions: 120000000 cycles: 2822591639 heartbeat IPC: 0.0282156 cumulative IPC: 0.0284933 (Simulation time: 2 hr 16 min 5 sec) 
Heartbeat CPU 0 instructions: 130000002 cycles: 3174036326 heartbeat IPC: 0.028454 cumulative IPC: 0.028489 (Simulation time: 2 hr 32 min 53 sec) 
Heartbeat CPU 0 instructions: 140000002 cycles: 3527177528 heartbeat IPC: 0.0283173 cumulative IPC: 0.0284717 (Simulation time: 2 hr 49 min 45 sec) 
Finished CPU 0 instructions: 100000000 cycles: 3512258748 cumulative IPC: 0.0284717 (Simulation time: 2 hr 49 min 45 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.0284717 instructions: 100000000 cycles: 3512258748
cpu0_DTLB TOTAL     ACCESS:   37101841  HIT:   19545965  MISS:   17555876
cpu0_DTLB LOAD      ACCESS:   36046530  HIT:   18640405  MISS:   17406125
cpu0_DTLB RFO       ACCESS:    1055311  HIT:     905560  MISS:     149751
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 16.0597 cycles
cpu0_DTLB MSHR FULL EVENTS: 2640 MSHR MERGE EVENTS: 56360
cpu0_ITLB TOTAL     ACCESS:    5877801  HIT:    5877801  MISS:          0
cpu0_ITLB LOAD      ACCESS:    5877801  HIT:    5877801  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:   17555876  HIT:     441281  MISS:   17114595
cpu0_STLB LOAD      ACCESS:   17406125  HIT:     292429  MISS:   17113696
cpu0_STLB RFO       ACCESS:     149751  HIT:     148852  MISS:        899
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 8.23678 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   52601432  HIT:   34064822  MISS:   18536610
cpu0_L1D LOAD      ACCESS:   34407096  HIT:   15928655  MISS:   18478441
cpu0_L1D RFO       ACCESS:    1079927  HIT:    1046079  MISS:      33848
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:   17114409  HIT:   17090088  MISS:      24321
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 194.711 cycles
cpu0_L1D MSHR FULL EVENTS: 4391 MSHR MERGE EVENTS: 343887
cpu0_L2C TOTAL     ACCESS:   18604277  HIT:     120909  MISS:   18483368
cpu0_L2C LOAD      ACCESS:   18478441  HIT:      30194  MISS:   18448247
cpu0_L2C RFO       ACCESS:      33848  HIT:         61  MISS:      33787
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      67667  HIT:      67667  MISS:          0
cpu0_L2C TRANSLATION ACCESS:      24321  HIT:      22987  MISS:       1334
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 185.24 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:   18565441  HIT:      52024  MISS:   18431345
LLC LOAD      ACCESS:   18448248  HIT:      50786  MISS:   18397462
LLC RFO       ACCESS:      33787  HIT:         89  MISS:      33698
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      82072  HIT:          0  MISS:      82072
LLC TRANSLATION ACCESS:       1334  HIT:       1149  MISS:        185
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 165.703 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 25760218
blocks filled to llc = 99707
CPU0MSHR FULL: 

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       5859  ROW_BUFFER_MISS:   18425439
 DBUS AVG_CONGESTED_CYCLE:    3.51418
 WQ ROW_BUFFER_HIT:      32340  ROW_BUFFER_MISS:      35090  FULL:          0

Summary: DRAM events
Added_to_RQ : 18431298
Added_to_WQ : 67476
Merged_WQ_READ : 46
 DBUS congested total cycle: 4715596
 DBUS delay total cycle: 164429538717

CPU 0 Branch Prediction Accuracy: 94.1173% MPKI: 10.8114 Average ROB Occupancy at Mispredict: 348.951
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 10.8114
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

