// Seed: 3050829462
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  module_2(
      id_2, id_2, id_2, id_2, id_2, id_1
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  tri id_5;
  assign id_5 = id_4 && 1;
  wire id_6;
  id_7 :
  assert property (@(posedge 1) id_5)
  else;
  module_0(
      id_4, id_6
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
