// Seed: 4128076488
module module_0;
  always @(posedge 1 or 1) begin
    if (1) begin
      id_1 = id_1;
    end
  end
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  wire id_2;
  wire id_3, id_4;
  assign id_4 = id_4;
  reg  id_5 = 1;
  module_0();
  wire id_6;
  initial begin
    fork
      id_5 <= 1'b0 + 1;
      id_7;
      begin
        wait (1);
        begin
          $display(1, 1'b0 & id_1);
        end
      end
    join_none
    #id_8 $display;
  end
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6 = id_1;
  module_0();
  assign id_3[1] = 1;
  module_2 id_7, id_8;
  initial id_7 <= id_4;
endmodule
