\newglossaryentry{ex}{name={sample},description={an example}}
%\setacronymstyle{long-short}
%\setacronymstyle{long-sc-short}
\newacronym{lvs}{LVS}{Layout Vs. Schematic}
\newacronym{pnr}{PnR}{Place \& Route}
\newacronym{drc}{DRC}{Design Rule Check}
\newacronym{pdk}{PDK}{Process Design Kit}
%%PDKs for Analog/Mixed-Signal/RF Design

%A Process Design Kit (PDK) is a collection of foundry-specific data files and script files used with EDA tools in a chip design flow. A PDK’s main components are models, symbols, technology files, parameterized cells (PCells), and rule files. With a PDK, designers can jump-start chip design and work through the design flow seamlessly, from schematic entry to tapeout.


\newacronym{cts}{CTS}{Clock Tree Synthesis}
\newacronym{idms}{IDMs}{Integrated Device Manufacturers}
\newacronym{sta}{STA}{Static Timing Analisys}
\newacronym{hdl}{HDL}{Hardware Description Language}
\newglossaryentry{cmp}{name={CMP},description={Organización dedicada a la fabricación de circuitos integrados y \gls{mems} para prototipado y bajo volumen de producción. Sitio web: \url{http://cmp.imag.fr/}}

\newglossaryentry{mems}{name={MEMS},description={Sistemas Micro-Electro-Mecánicos, por sus sigas en inglés}}

%\newacronym{vhdl}{VHDL}{\gls{vhsic} Hardware Description Language}
\newglossaryentry{vhdl}{name={VHDL},description={\gls{vhsic} Hardware Description Language}}

\newacronym{asic}{ASIC}{Aplication Specific Integrated Circuit}
\newglossaryentry{vhsic}{name={VHSIC},description={Very High Speed Integrated Circuit}}
\newglossaryentry{spice}{name={SPICE},description={Simulation Program with Integrated Circuit Emphasis}}
\newglossaryentry{cla}{name={CLA},description={Carry Lookahead Adder}}
