# and_gate

module ans(
<br>
input a,b,
<br>

output y


);
<br>

assign y=a&b;

endmodule
