# full_adder
basic System Verilog implementation
