#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000014df351b2d0 .scope module, "testbench" "testbench" 2 18;
 .timescale -9 -9;
v0000014df34030a0_0 .var "CLK", 0 0;
v0000014df3403140_0 .var "CorrectStation", 0 0;
v0000014df34031e0_0 .net "decimalTemp", 7 0, v0000014df340bac0_0;  1 drivers
v0000014df3403280_0 .var "digitalTemp", 11 0;
v0000014df3403320_0 .net "display", 0 0, L_0000014df340e650;  1 drivers
S_0000014df340b7f0 .scope module, "UUT" "SSegDriver" 2 25, 3 30 0, S_0000014df351b2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CorrectStation";
    .port_info 2 /INPUT 12 "digitalTemp";
    .port_info 3 /OUTPUT 8 "decimalTemp";
    .port_info 4 /OUTPUT 1 "display";
P_0000014df3518ce0 .param/l "CAPTURE" 1 3 42, +C4<00000000000000000000000000000001>;
P_0000014df3518d18 .param/l "DIVISION" 1 3 43, +C4<00000000000000000000000000000010>;
P_0000014df3518d50 .param/l "IDLE" 1 3 41, +C4<00000000000000000000000000000000>;
P_0000014df3518d88 .param/l "OUTPUT" 1 3 44, +C4<00000000000000000000000000000011>;
L_0000014df340e650 .functor BUFZ 1, v0000014df3403140_0, C4<0>, C4<0>, C4<0>;
v0000014df3516b70_0 .net "CLK", 0 0, v0000014df34030a0_0;  1 drivers
v0000014df35168f0_0 .net "CorrectStation", 0 0, v0000014df3403140_0;  1 drivers
v0000014df340b980_0 .var "busy", 0 0;
v0000014df340ba20_0 .var "capture", 11 0;
v0000014df340bac0_0 .var "decimalTemp", 7 0;
v0000014df340bb60_0 .net "digitalTemp", 11 0, v0000014df3403280_0;  1 drivers
v0000014df3402ec0_0 .net "display", 0 0, L_0000014df340e650;  alias, 1 drivers
v0000014df3402f60_0 .var "state", 2 0;
v0000014df3403000_0 .var "y", 7 0;
E_0000014df33f5300 .event posedge, v0000014df3516b70_0;
    .scope S_0000014df340b7f0;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000014df340bac0_0, 0, 8;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000014df340ba20_0, 0, 12;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000014df3403000_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014df340b980_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000014df3402f60_0, 0, 3;
    %end;
    .thread T_0;
    .scope S_0000014df340b7f0;
T_1 ;
    %wait E_0000014df33f5300;
    %load/vec4 v0000014df3402f60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014df340b980_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000014df3403000_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0000014df340bac0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000014df340ba20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000014df3402f60_0, 0;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0000014df35168f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000014df3402f60_0, 0, 3;
    %jmp T_1.8;
T_1.7 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000014df3402f60_0, 0, 3;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014df340b980_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000014df3403000_0, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000014df340bac0_0, 0, 8;
    %load/vec4 v0000014df340bb60_0;
    %store/vec4 v0000014df340ba20_0, 0, 12;
    %load/vec4 v0000014df340ba20_0;
    %pad/u 32;
    %cmpi/u 68, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_1.9, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_1.10, 8;
T_1.9 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_1.10, 8;
 ; End of false expr.
    %blend;
T_1.10;
    %pad/s 3;
    %assign/vec4 v0000014df3402f60_0, 0;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0000014df340ba20_0;
    %subi 68, 0, 12;
    %store/vec4 v0000014df340ba20_0, 0, 12;
    %load/vec4 v0000014df3403000_0;
    %parti/s 4, 0, 2;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %load/vec4 v0000014df3403000_0;
    %addi 1, 0, 8;
    %store/vec4 v0000014df3403000_0, 0, 8;
    %jmp T_1.13;
T_1.11 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000014df3403000_0, 4, 4;
    %load/vec4 v0000014df3403000_0;
    %parti/s 4, 4, 4;
    %addi 1, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000014df3403000_0, 4, 4;
    %jmp T_1.13;
T_1.13 ;
    %pop/vec4 1;
    %load/vec4 v0000014df340ba20_0;
    %pad/u 32;
    %cmpi/u 68, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_1.14, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_1.15, 8;
T_1.14 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_1.15, 8;
 ; End of false expr.
    %blend;
T_1.15;
    %pad/s 3;
    %store/vec4 v0000014df3402f60_0, 0, 3;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014df340b980_0, 0;
    %load/vec4 v0000014df3403000_0;
    %assign/vec4 v0000014df340bac0_0, 0;
    %load/vec4 v0000014df35168f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %jmp T_1.18;
T_1.16 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000014df3402f60_0, 0, 3;
    %jmp T_1.18;
T_1.17 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000014df3402f60_0, 0, 3;
    %jmp T_1.18;
T_1.18 ;
    %pop/vec4 1;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000014df351b2d0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014df34030a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014df3403140_0, 0, 1;
    %pushi/vec4 362, 0, 12;
    %store/vec4 v0000014df3403280_0, 0, 12;
    %end;
    .thread T_2;
    .scope S_0000014df351b2d0;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0000014df34030a0_0;
    %inv;
    %store/vec4 v0000014df34030a0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000014df351b2d0;
T_4 ;
    %vpi_call 2 32 "$dumpfile", "7SegDriver.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000014df351b2d0 {0 0 0};
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014df3403140_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014df3403140_0, 0, 1;
    %pushi/vec4 1379, 0, 12;
    %store/vec4 v0000014df3403280_0, 0, 12;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014df3403140_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014df3403140_0, 0, 1;
    %pushi/vec4 1718, 0, 12;
    %store/vec4 v0000014df3403280_0, 0, 12;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014df3403140_0, 0, 1;
    %delay 110, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014df3403140_0, 0, 1;
    %pushi/vec4 2395, 0, 12;
    %store/vec4 v0000014df3403280_0, 0, 12;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014df3403140_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014df3403140_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014df3403140_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 53 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "mainproject\stationSystem\7SegmentDriver\7SegDriverTestbench.v";
    "./mainproject\stationSystem\7SegmentDriver\7SegDriver.v";
