#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun May 12 11:36:59 2019
# Process ID: 20648
# Current directory: D:/Dev/HardWare/MIPS/project/cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8980 D:\Dev\HardWare\MIPS\project\cpu\cpu.xpr
# Log file: D:/Dev/HardWare/MIPS/project/cpu/vivado.log
# Journal file: D:/Dev/HardWare/MIPS/project/cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Dev/HardWare/MIPS/project/cpu/cpu.xpr
INFO: [Project 1-313] Project file moved from 'D:/2019Spring/lab/cod/verilog/lab5/cpu' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 717.203 ; gain = 110.313
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun May 12 15:24:31 2019] Launched synth_1...
Run output will be captured here: D:/Dev/HardWare/MIPS/project/cpu/cpu.runs/synth_1/runme.log
[Sun May 12 15:24:31 2019] Launched impl_1...
Run output will be captured here: D:/Dev/HardWare/MIPS/project/cpu/cpu.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6E9EEA
set_property PROGRAM.FILE {D:/Dev/HardWare/MIPS/project/cpu/cpu.runs/impl_1/Top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Dev/HardWare/MIPS/project/cpu/cpu.runs/impl_1/Top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun May 12 15:57:53 2019] Launched synth_1...
Run output will be captured here: D:/Dev/HardWare/MIPS/project/cpu/cpu.runs/synth_1/runme.log
[Sun May 12 15:57:53 2019] Launched impl_1...
Run output will be captured here: D:/Dev/HardWare/MIPS/project/cpu/cpu.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Dev/HardWare/MIPS/project/cpu/cpu.runs/impl_1/Top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_MEM_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_MEM_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/ALUControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/CPU_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sim_1/new/CPU_MEM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_MEM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 959097e4295940b4a3859fb12a022dfa --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_MEM_tb_behav xil_defaultlib.CPU_MEM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.ALUControlUnit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_MEM
Compiling module xil_defaultlib.CPU_MEM_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_MEM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_MEM_tb_behav -key {Behavioral:sim_1:Functional:CPU_MEM_tb} -tclbatch {CPU_MEM_tb.tcl} -view {D:/Dev/HardWare/MIPS/project/cpu/CPU_MEM_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Dev/HardWare/MIPS/project/cpu/CPU_MEM_tb_behav.wcfg
source CPU_MEM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_MEM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2043.898 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_MEM_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_MEM_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/ALUControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/CPU_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sim_1/new/CPU_MEM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_MEM_tb
ERROR: [VRFC 10-2939] 'wrie' is an unknown type [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sim_1/new/CPU_MEM_tb.v:30]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'run' is not permitted [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sim_1/new/CPU_MEM_tb.v:34]
ERROR: [VRFC 10-2865] module 'CPU_MEM_tb' ignored due to previous errors [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sim_1/new/CPU_MEM_tb.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_MEM_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_MEM_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/ALUControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/CPU_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sim_1/new/CPU_MEM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_MEM_tb
ERROR: [VRFC 10-2939] 'wrie' is an unknown type [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sim_1/new/CPU_MEM_tb.v:30]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'run' is not permitted [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sim_1/new/CPU_MEM_tb.v:34]
ERROR: [VRFC 10-2865] module 'CPU_MEM_tb' ignored due to previous errors [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sim_1/new/CPU_MEM_tb.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_MEM_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_MEM_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/ALUControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/CPU_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sim_1/new/CPU_MEM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_MEM_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 959097e4295940b4a3859fb12a022dfa --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_MEM_tb_behav xil_defaultlib.CPU_MEM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.ALUControlUnit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_MEM
Compiling module xil_defaultlib.CPU_MEM_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_MEM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_MEM_tb_behav -key {Behavioral:sim_1:Functional:CPU_MEM_tb} -tclbatch {CPU_MEM_tb.tcl} -view {D:/Dev/HardWare/MIPS/project/cpu/CPU_MEM_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Dev/HardWare/MIPS/project/cpu/CPU_MEM_tb_behav.wcfg
source CPU_MEM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_MEM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2043.898 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_MEM_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_MEM_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/ALUControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/CPU_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sim_1/new/CPU_MEM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_MEM_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 959097e4295940b4a3859fb12a022dfa --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_MEM_tb_behav xil_defaultlib.CPU_MEM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.ALUControlUnit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_MEM
Compiling module xil_defaultlib.CPU_MEM_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_MEM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2043.898 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_MEM_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_MEM_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/ALUControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/CPU_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sim_1/new/CPU_MEM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_MEM_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 959097e4295940b4a3859fb12a022dfa --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_MEM_tb_behav xil_defaultlib.CPU_MEM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.ALUControlUnit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_MEM
Compiling module xil_defaultlib.CPU_MEM_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_MEM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2043.898 ; gain = 0.000
current_wave_config {CPU_MEM_tb_behav.wcfg}
CPU_MEM_tb_behav.wcfg
add_wave {{/CPU_MEM_tb/mo_cpu_mem_tb/mo_cpu/mo_control_unit/flag}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_MEM_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_MEM_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 959097e4295940b4a3859fb12a022dfa --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_MEM_tb_behav xil_defaultlib.CPU_MEM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2043.898 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_MEM_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_MEM_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/ALUControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/CPU_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sim_1/new/CPU_MEM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_MEM_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 959097e4295940b4a3859fb12a022dfa --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_MEM_tb_behav xil_defaultlib.CPU_MEM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.ALUControlUnit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_MEM
Compiling module xil_defaultlib.CPU_MEM_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_MEM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2043.898 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_MEM_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_MEM_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/ALUControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/CPU_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sim_1/new/CPU_MEM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_MEM_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 959097e4295940b4a3859fb12a022dfa --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_MEM_tb_behav xil_defaultlib.CPU_MEM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.ALUControlUnit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_MEM
Compiling module xil_defaultlib.CPU_MEM_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_MEM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2043.898 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_MEM_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_MEM_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/ALUControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/CPU_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sim_1/new/CPU_MEM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_MEM_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 959097e4295940b4a3859fb12a022dfa --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_MEM_tb_behav xil_defaultlib.CPU_MEM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.ALUControlUnit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_MEM
Compiling module xil_defaultlib.CPU_MEM_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_MEM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2043.898 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_MEM_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_MEM_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/ALUControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/CPU_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sim_1/new/CPU_MEM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_MEM_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dev/HardWare/MIPS/project/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 959097e4295940b4a3859fb12a022dfa --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_MEM_tb_behav xil_defaultlib.CPU_MEM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.ALUControlUnit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_MEM
Compiling module xil_defaultlib.CPU_MEM_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_MEM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2043.898 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Dev/HardWare/MIPS/project/cpu/cpu.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun May 12 17:47:32 2019] Launched synth_1...
Run output will be captured here: D:/Dev/HardWare/MIPS/project/cpu/cpu.runs/synth_1/runme.log
[Sun May 12 17:47:32 2019] Launched impl_1...
Run output will be captured here: D:/Dev/HardWare/MIPS/project/cpu/cpu.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Dev/HardWare/MIPS/project/cpu/cpu.runs/impl_1/Top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A6E9EEA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6E9EEA
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Dev/HardWare/MIPS/project/cpu/cpu.runs/impl_1/Top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A6E9EEA
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: Top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2043.898 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/Dev/HardWare/MIPS/project/cpu/.Xil/Vivado-20648-ENSZHOU/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [D:/Dev/HardWare/MIPS/project/cpu/.Xil/Vivado-20648-ENSZHOU/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'CLK' [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/Module/CLK.v:6]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CLK' (2#1) [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/Module/CLK.v:6]
INFO: [Synth 8-6157] synthesizing module 'DDU' [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/DDU.v:23]
INFO: [Synth 8-6157] synthesizing module 'CLK__parameterized0' [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/Module/CLK.v:6]
	Parameter N bound to: 2000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CLK__parameterized0' (2#1) [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/Module/CLK.v:6]
INFO: [Synth 8-6157] synthesizing module 'SEG' [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/Module/SEG.v:1]
INFO: [Synth 8-6157] synthesizing module 'bcd_to_seg' [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/Module/SEG.v:111]
INFO: [Synth 8-226] default block is never used [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/Module/SEG.v:116]
INFO: [Synth 8-6155] done synthesizing module 'bcd_to_seg' (3#1) [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/Module/SEG.v:111]
INFO: [Synth 8-226] default block is never used [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/Module/SEG.v:36]
INFO: [Synth 8-226] default block is never used [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/Module/SEG.v:52]
INFO: [Synth 8-6155] done synthesizing module 'SEG' (4#1) [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/Module/SEG.v:1]
INFO: [Synth 8-6157] synthesizing module 'MUL_SIN' [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/MUL_SIN.v:23]
WARNING: [Synth 8-5788] Register q_reg in module MUL_SIN is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/MUL_SIN.v:41]
INFO: [Synth 8-6155] done synthesizing module 'MUL_SIN' (5#1) [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/MUL_SIN.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DDU' (6#1) [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/DDU.v:23]
INFO: [Synth 8-6157] synthesizing module 'CPU_MEM' [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/CPU_MEM.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEM' [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/MEM.v:23]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_0' [D:/Dev/HardWare/MIPS/project/cpu/.Xil/Vivado-20648-ENSZHOU/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_0' (7#1) [D:/Dev/HardWare/MIPS/project/cpu/.Xil/Vivado-20648-ENSZHOU/realtime/dist_mem_gen_0_stub.v:6]
WARNING: [Synth 8-3936] Found unconnected internal register 'ra_reg' and it is trimmed from '32' to '10' bits. [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/MEM.v:39]
INFO: [Synth 8-6155] done synthesizing module 'MEM' (8#1) [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/MEM.v:23]
INFO: [Synth 8-6157] synthesizing module 'CPU' [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:23]
WARNING: [Synth 8-6014] Unused sequential element addr_reg was removed.  [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:49]
WARNING: [Synth 8-5788] Register R_reg[31] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[30] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[29] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[28] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[27] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[26] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[25] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[24] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[23] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[22] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[21] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[20] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[19] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[18] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[17] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[16] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[15] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[14] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[13] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[12] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[11] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[10] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[9] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[8] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[7] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[6] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[5] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[4] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[3] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[2] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
WARNING: [Synth 8-5788] Register R_reg[1] in module Reg_File is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:40]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (9#1) [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/Reg_File.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUControlUnit' [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/ALUControlUnit.v:23]
	Parameter ADD bound to: 4'b0000 
	Parameter SUB bound to: 4'b0010 
INFO: [Synth 8-226] default block is never used [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/ALUControlUnit.v:35]
INFO: [Synth 8-6155] done synthesizing module 'ALUControlUnit' (10#1) [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/ALUControlUnit.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/ALU.v:23]
	Parameter ADD bound to: 4'b0000 
	Parameter SUB bound to: 4'b0010 
	Parameter AND bound to: 4'b0100 
	Parameter OR bound to: 4'b0101 
	Parameter NOR bound to: 4'b0111 
	Parameter XOR bound to: 4'b0110 
	Parameter SLT bound to: 4'b1010 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (11#1) [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/imports/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/ControlUnit.v:23]
	Parameter CONT bound to: 4'b0000 
	Parameter STEP bound to: 4'b1111 
WARNING: [Synth 8-567] referenced signal 'init' should be on the sensitivity list [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/ControlUnit.v:55]
WARNING: [Synth 8-5788] Register state_reg in module ControlUnit is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/ControlUnit.v:47]
WARNING: [Synth 8-5788] Register IRWrite_reg in module ControlUnit is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/ControlUnit.v:100]
WARNING: [Synth 8-5788] Register PCWrite_reg in module ControlUnit is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/ControlUnit.v:103]
WARNING: [Synth 8-5788] Register RegDst_reg in module ControlUnit is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/ControlUnit.v:160]
WARNING: [Synth 8-5788] Register MemtoReg_reg in module ControlUnit is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/ControlUnit.v:161]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (12#1) [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/ControlUnit.v:23]
INFO: [Synth 8-226] default block is never used [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/CPU.v:127]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (13#1) [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CPU_MEM' (14#1) [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/CPU_MEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Top' (15#1) [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/new/Top.v:23]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port funct[5]
WARNING: [Synth 8-3331] design ALUControlUnit has unconnected port funct[4]
WARNING: [Synth 8-3331] design MEM has unconnected port rst
WARNING: [Synth 8-3331] design MEM has unconnected port wa[31]
WARNING: [Synth 8-3331] design MEM has unconnected port wa[30]
WARNING: [Synth 8-3331] design MEM has unconnected port wa[29]
WARNING: [Synth 8-3331] design MEM has unconnected port wa[28]
WARNING: [Synth 8-3331] design MEM has unconnected port wa[27]
WARNING: [Synth 8-3331] design MEM has unconnected port wa[26]
WARNING: [Synth 8-3331] design MEM has unconnected port wa[25]
WARNING: [Synth 8-3331] design MEM has unconnected port wa[24]
WARNING: [Synth 8-3331] design MEM has unconnected port wa[23]
WARNING: [Synth 8-3331] design MEM has unconnected port wa[22]
WARNING: [Synth 8-3331] design MEM has unconnected port wa[21]
WARNING: [Synth 8-3331] design MEM has unconnected port wa[20]
WARNING: [Synth 8-3331] design MEM has unconnected port wa[19]
WARNING: [Synth 8-3331] design MEM has unconnected port wa[18]
WARNING: [Synth 8-3331] design MEM has unconnected port wa[17]
WARNING: [Synth 8-3331] design MEM has unconnected port wa[16]
WARNING: [Synth 8-3331] design MEM has unconnected port wa[15]
WARNING: [Synth 8-3331] design MEM has unconnected port wa[14]
WARNING: [Synth 8-3331] design MEM has unconnected port wa[13]
WARNING: [Synth 8-3331] design MEM has unconnected port wa[12]
WARNING: [Synth 8-3331] design MEM has unconnected port wa[11]
WARNING: [Synth 8-3331] design MEM has unconnected port wa[10]
WARNING: [Synth 8-3331] design MEM has unconnected port wa[1]
WARNING: [Synth 8-3331] design MEM has unconnected port wa[0]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_cpu[31]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_cpu[30]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_cpu[29]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_cpu[28]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_cpu[27]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_cpu[26]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_cpu[25]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_cpu[24]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_cpu[23]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_cpu[22]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_cpu[21]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_cpu[20]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_cpu[19]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_cpu[18]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_cpu[17]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_cpu[16]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_cpu[15]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_cpu[14]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_cpu[13]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_cpu[12]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_cpu[11]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_cpu[10]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_ddu[31]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_ddu[30]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_ddu[29]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_ddu[28]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_ddu[27]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_ddu[26]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_ddu[25]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_ddu[24]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_ddu[23]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_ddu[22]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_ddu[21]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_ddu[20]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_ddu[19]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_ddu[18]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_ddu[17]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_ddu[16]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_ddu[15]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_ddu[14]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_ddu[13]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_ddu[12]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_ddu[11]
WARNING: [Synth 8-3331] design MEM has unconnected port ra_ddu[10]
WARNING: [Synth 8-3331] design DDU has unconnected port pc[31]
WARNING: [Synth 8-3331] design DDU has unconnected port pc[30]
WARNING: [Synth 8-3331] design DDU has unconnected port pc[29]
WARNING: [Synth 8-3331] design DDU has unconnected port pc[28]
WARNING: [Synth 8-3331] design DDU has unconnected port pc[27]
WARNING: [Synth 8-3331] design DDU has unconnected port pc[26]
WARNING: [Synth 8-3331] design DDU has unconnected port pc[25]
WARNING: [Synth 8-3331] design DDU has unconnected port pc[24]
WARNING: [Synth 8-3331] design DDU has unconnected port pc[23]
WARNING: [Synth 8-3331] design DDU has unconnected port pc[22]
WARNING: [Synth 8-3331] design DDU has unconnected port pc[21]
WARNING: [Synth 8-3331] design DDU has unconnected port pc[20]
WARNING: [Synth 8-3331] design DDU has unconnected port pc[19]
WARNING: [Synth 8-3331] design DDU has unconnected port pc[18]
WARNING: [Synth 8-3331] design DDU has unconnected port pc[17]
WARNING: [Synth 8-3331] design DDU has unconnected port pc[16]
WARNING: [Synth 8-3331] design DDU has unconnected port pc[15]
WARNING: [Synth 8-3331] design DDU has unconnected port pc[14]
WARNING: [Synth 8-3331] design DDU has unconnected port pc[13]
WARNING: [Synth 8-3331] design DDU has unconnected port pc[12]
WARNING: [Synth 8-3331] design DDU has unconnected port pc[11]
WARNING: [Synth 8-3331] design DDU has unconnected port pc[10]
WARNING: [Synth 8-3331] design DDU has unconnected port pc[1]
WARNING: [Synth 8-3331] design DDU has unconnected port pc[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2043.898 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2043.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2043.898 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'mo_clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.dcp' for cell 'mo_cpu_mem/mo_mem/mo_dist_mem'
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'mo_clk_wiz_0/inst'
Finished Parsing XDC File [d:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'mo_clk_wiz_0/inst'
Parsing XDC File [d:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'mo_clk_wiz_0/inst'
Finished Parsing XDC File [d:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'mo_clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2395.320 ; gain = 0.000
Parsing XDC File [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/constrs_1/imports/Module/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [D:/Dev/HardWare/MIPS/project/cpu/cpu.srcs/constrs_1/imports/Module/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2395.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 40 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2419.953 ; gain = 376.055
48 Infos, 135 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2419.953 ; gain = 376.055
save_wave_config {D:/Dev/HardWare/MIPS/project/cpu/CPU_MEM_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2437.082 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 13 20:46:26 2019...
