NOTE: Using modified tcl85t.dll from https://gitenterprise.xilinx.com/ACT/vitis_hls_tcl
INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'redre' on host 'lenovo-biho1121' (Windows NT_amd64 version 6.2) on Tue Oct 28 19:36:26 +1100 2025
INFO: [HLS 200-10] In directory 'C:/Users/redre/Desktop/HAC/FinalProject/golden'
Sourcing Tcl script 'C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/cosim.tcl'
INFO: [HLS 200-1510] Running: source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/cosim.tcl
INFO: [HLS 200-1510] Running: open_project srcnn_hls 
INFO: [HLS 200-10] Opening project 'C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls'.
INFO: [HLS 200-1510] Running: set_top srcnn 
INFO: [HLS 200-1510] Running: add_files src/conv1.cpp 
INFO: [HLS 200-10] Adding design file 'src/conv1.cpp' to the project
INFO: [HLS 200-1510] Running: add_files src/srcnn.cpp 
INFO: [HLS 200-10] Adding design file 'src/srcnn.cpp' to the project
INFO: [HLS 200-1510] Running: add_files src/srcnn.h 
INFO: [HLS 200-10] Adding design file 'src/srcnn.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb test/set14 -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test/set14' to the project
INFO: [HLS 200-1510] Running: add_files -tb test/set5 -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test/set5' to the project
INFO: [HLS 200-1510] Running: add_files -tb src/weights -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'src/weights' to the project
INFO: [HLS 200-1510] Running: add_files -tb test/util.cpp -cflags -Isrc -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test/util.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb test/util.h -cflags -Isrc -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test/util.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb test/tb_set14.cpp -cflags -Isrc -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test/tb_set14.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb test/tb_conv1.cpp -cflags -Isrc -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test/tb_conv1.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb test/tb_srcnn.cpp -cflags -Isrc -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test/tb_srcnn.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb test/csim.cpp -cflags -Isrc -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test/csim.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./srcnn_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name srcnn srcnn 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/g++"
   Compiling util.cpp_pre.cpp.tb.cpp
   Compiling srcnn.cpp_pre.cpp.tb.cpp
   Compiling apatb_srcnn.cpp
   Compiling conv1.cpp_pre.cpp.tb.cpp
   Compiling tb_set14.cpp_pre.cpp.tb.cpp
   Compiling csim.cpp_pre.cpp.tb.cpp
   Compiling tb_srcnn.cpp_pre.cpp.tb.cpp
   Compiling tb_conv1.cpp_pre.cpp.tb.cpp
   Compiling apatb_srcnn_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
***** SRCNN Golden Reference *****
  - Butterfly MSE: 3.31194e-006
  - PSNR GT vs HR (dB): 27.4838

INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 784
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivado_gen_ip.tcl -notrace
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/ip_tmp'
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1461.996 ; gain = 162.105
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'srcnn_fpext_32ns_64_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'srcnn_fpext_32ns_64_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'srcnn_fpext_32ns_64_2_no_dsp_1_ip'...
INFO: [Common 17-206] Exiting Vivado at Tue Oct 28 19:43:51 2025...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\Users\redre\Desktop\HAC\FinalProject\golden\srcnn_hls\solution1\sim\verilog>set PATH= 

C:\Users\redre\Desktop\HAC\FinalProject\golden\srcnn_hls\solution1\sim\verilog>call C:/Xilinx/Vivado/2023.1/bin/xelab xil_defaultlib.apatb_srcnn_top glbl -Oenable_linking_all_libraries  -prj srcnn.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_1_15 -L floating_point_v7_0_20 --lib "ieee_proposed=./ieee_proposed" -s srcnn  
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_srcnn_top glbl -Oenable_linking_all_libraries -prj srcnn.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_15 -L floating_point_v7_0_20 --lib ieee_proposed=./ieee_proposed -s srcnn 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/ip/xil_defaultlib/srcnn_fpext_32ns_64_2_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_fpext_32ns_64_2_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/AESL_axi_master_gmem_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem_in
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/AESL_axi_master_gmem_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/AESL_axi_master_gmem_w1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/AESL_axi_master_gmem_w2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem_w2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/AESL_axi_master_gmem_w3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem_w3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/AESL_axi_slave_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_srcnn_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_am_addmul_8ns_3ns_9ns_18_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_am_addmul_8ns_3ns_9ns_18_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module srcnn_am_addmul_8ns_3ns_9ns_18_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_conv1conv2_from_windows8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv1conv2_from_windows8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_conv1conv2_from_windows8_acc2_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv1conv2_from_windows8_acc2_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_conv1conv2_from_windows8_outpix_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv1conv2_from_windows8_outpix_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_conv1conv2_from_windows8_Pipeline_Conv1_outftmaps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv1conv2_from_windows8_Pipeline_Conv1_outftmaps
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_conv1conv2_from_windows8_Pipeline_Push_conv2pix_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv1conv2_from_windows8_Pipeline_Push_conv2pix_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_conv1conv2_stream4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv1conv2_stream4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_conv3_stream5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv3_stream5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_conv3_stream5_lb2_RAM_2P_BRAM_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv3_stream5_lb2_RAM_2P_BRAM_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_conv3_stream5_Pipeline_Conv3_ky.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_conv3_stream5_Pipeline_Conv3_ky
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_ctrl_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_ctrl_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_dataflow_in_loop_IT_w0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_dataflow_in_loop_IT_w0_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_dataflow_in_loop_IT_w0_1_Block_newFuncRoot2_proc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_dataflow_in_loop_IT_w0_1_Block_newFuncRoot2_proc2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_entry_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_entry_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_entry_proc16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_entry_proc16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_fifo_w1297_d1024_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_fifo_w1297_d1024_A
INFO: [VRFC 10-311] analyzing module srcnn_fifo_w1297_d1024_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_fifo_w16_d1024_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_fifo_w16_d1024_A
INFO: [VRFC 10-311] analyzing module srcnn_fifo_w16_d1024_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_fifo_w24_d1024_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_fifo_w24_d1024_A
INFO: [VRFC 10-311] analyzing module srcnn_fifo_w24_d1024_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_fifo_w512_d1024_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_fifo_w512_d1024_A
INFO: [VRFC 10-311] analyzing module srcnn_fifo_w512_d1024_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_fifo_w64_d6_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_fifo_w64_d6_S
INFO: [VRFC 10-311] analyzing module srcnn_fifo_w64_d6_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_fifo_w8_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_fifo_w8_d2_S
INFO: [VRFC 10-311] analyzing module srcnn_fifo_w8_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_fifo_w8_d2_S_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_fifo_w8_d2_S_x
INFO: [VRFC 10-311] analyzing module srcnn_fifo_w8_d2_S_x_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_fifo_w8_d4_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_fifo_w8_d4_S
INFO: [VRFC 10-311] analyzing module srcnn_fifo_w8_d4_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_fifo_w9_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_fifo_w9_d2_S
INFO: [VRFC 10-311] analyzing module srcnn_fifo_w9_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_fifo_w9_d2_S_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_fifo_w9_d2_S_x
INFO: [VRFC 10-311] analyzing module srcnn_fifo_w9_d2_S_x_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_fpext_32ns_64_2_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_fpext_32ns_64_2_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_gmem_in_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_gmem_in_m_axi
INFO: [VRFC 10-311] analyzing module srcnn_gmem_in_m_axi_load
INFO: [VRFC 10-311] analyzing module srcnn_gmem_in_m_axi_store
INFO: [VRFC 10-311] analyzing module srcnn_gmem_in_m_axi_read
INFO: [VRFC 10-311] analyzing module srcnn_gmem_in_m_axi_write
INFO: [VRFC 10-311] analyzing module srcnn_gmem_in_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module srcnn_gmem_in_m_axi_throttle
INFO: [VRFC 10-311] analyzing module srcnn_gmem_in_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module srcnn_gmem_in_m_axi_fifo
INFO: [VRFC 10-311] analyzing module srcnn_gmem_in_m_axi_srl
INFO: [VRFC 10-311] analyzing module srcnn_gmem_in_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_gmem_out_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_gmem_out_m_axi
INFO: [VRFC 10-311] analyzing module srcnn_gmem_out_m_axi_load
INFO: [VRFC 10-311] analyzing module srcnn_gmem_out_m_axi_store
INFO: [VRFC 10-311] analyzing module srcnn_gmem_out_m_axi_read
INFO: [VRFC 10-311] analyzing module srcnn_gmem_out_m_axi_write
INFO: [VRFC 10-311] analyzing module srcnn_gmem_out_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module srcnn_gmem_out_m_axi_throttle
INFO: [VRFC 10-311] analyzing module srcnn_gmem_out_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module srcnn_gmem_out_m_axi_fifo
INFO: [VRFC 10-311] analyzing module srcnn_gmem_out_m_axi_srl
INFO: [VRFC 10-311] analyzing module srcnn_gmem_out_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_gmem_w1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w1_m_axi
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w1_m_axi_load
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w1_m_axi_store
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w1_m_axi_read
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w1_m_axi_write
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w1_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w1_m_axi_throttle
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w1_m_axi_srl
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w1_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_gmem_w2_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w2_m_axi
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w2_m_axi_load
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w2_m_axi_store
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w2_m_axi_read
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w2_m_axi_write
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w2_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w2_m_axi_throttle
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w2_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w2_m_axi_fifo
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w2_m_axi_srl
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w2_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_gmem_w3_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w3_m_axi
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w3_m_axi_load
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w3_m_axi_store
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w3_m_axi_read
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w3_m_axi_write
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w3_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w3_m_axi_throttle
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w3_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w3_m_axi_fifo
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w3_m_axi_srl
INFO: [VRFC 10-311] analyzing module srcnn_gmem_w3_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_load_tile_to_stream3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_load_tile_to_stream3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_make_win97.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_make_win97
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_make_win97_lb1_RAM_2P_BRAM_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_make_win97_lb1_RAM_2P_BRAM_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_make_win97_Pipeline_win9x9_read_pix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_make_win97_Pipeline_win9x9_read_pix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_mul_16ns_16s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_mul_16ns_16s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_mul_16s_16ns_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_mul_16s_16ns_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_mul_23ns_16s_39_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_mul_23ns_16s_39_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_mul_9ns_9ns_17_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_mul_9ns_9ns_17_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_mul_9ns_9ns_18_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_mul_9ns_9ns_18_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_mux_25_5_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_mux_25_5_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_mux_5_3_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_mux_5_3_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_mux_64_6_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_mux_64_6_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_locbun.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_locbun
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_srcnn_Pipeline_CopyW1_ky_CopyW1_kx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_srcnn_Pipeline_CopyW1_ky_CopyW1_kx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_srcnn_Pipeline_CopyW2_inft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_srcnn_Pipeline_CopyW2_inft
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_start_for_store_stream6_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_start_for_store_stream6_U0
INFO: [VRFC 10-311] analyzing module srcnn_start_for_store_stream6_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_store_stream6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srcnn_store_stream6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
