

================================================================
== Vitis HLS Report for 'ClefiaKeySet192'
================================================================
* Date:           Tue Dec  6 19:10:56 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.998 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1398|     1618|  13.980 us|  16.180 us|  1398|  1618|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                        |                                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                        Instance                        |                    Module                   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84     |ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1    |       35|       35|  0.350 us|  0.350 us|   35|   35|       no|
        |grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92     |ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1    |      585|      585|  5.850 us|  5.850 us|  585|  585|       no|
        |grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104    |ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
        |grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112   |ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19   |       35|       35|  0.350 us|  0.350 us|   35|   35|       no|
        |grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118  |ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112  |       19|       19|  0.190 us|  0.190 us|   19|   19|       no|
        |grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129  |ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110  |       19|       19|  0.190 us|  0.190 us|   19|   19|       no|
        |grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140  |ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114  |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
        |grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148  |ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113  |       19|       19|  0.190 us|  0.190 us|   19|   19|       no|
        |grp_ClefiaDoubleSwap_1_fu_157                           |ClefiaDoubleSwap_1                           |       43|       43|  0.430 us|  0.430 us|   43|   43|       no|
        |grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165  |ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111  |       19|       19|  0.190 us|  0.190 us|   19|   19|       no|
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_340_2  |      726|      946|   66 ~ 86|          -|          -|    11|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     67|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        7|    -|     735|   3857|    0|
|Memory           |        0|    -|      64|     16|    0|
|Multiplexer      |        -|    -|       -|    579|    -|
|Register         |        -|    -|      55|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        7|    0|     854|   4519|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    0|      ~0|      8|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+------+-----+
    |                        Instance                        |                    Module                   | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+------+-----+
    |grp_ClefiaDoubleSwap_1_fu_157                           |ClefiaDoubleSwap_1                           |        0|   0|   65|   604|    0|
    |grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84     |ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1    |        0|   0|   14|    60|    0|
    |grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112   |ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19   |        0|   0|   14|    60|    0|
    |grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104    |ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1    |        0|   0|   11|    68|    0|
    |grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129  |ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110  |        1|   0|   28|   104|    0|
    |grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165  |ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111  |        0|   0|   34|    84|    0|
    |grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118  |ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112  |        1|   0|   28|    98|    0|
    |grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148  |ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113  |        0|   0|   34|    90|    0|
    |grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140  |ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114  |        0|   0|   11|    88|    0|
    |grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92     |ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1    |        5|   0|  496|  2601|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+------+-----+
    |Total                                                   |                                             |        7|   0|  735|  3857|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+-------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |                Module               | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |fin_U      |ClefiaKeySet192_fin_RAM_AUTO_1R1W    |        0|  16|   4|    0|    32|    8|     1|          256|
    |fout_U     |ClefiaKeySet192_fin_RAM_AUTO_1R1W    |        0|  16|   4|    0|    32|    8|     1|          256|
    |lk_U       |ClefiaKeySet192_lk_RAM_AUTO_1R1W     |        0|  16|   4|    0|    32|    8|     1|          256|
    |skey256_U  |ClefiaKeySet192_skey256_ROM_AUTO_1R  |        0|  16|   4|    0|    32|    8|     1|          256|
    +-----------+-------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |                                     |        0|  64|  16|    0|   128|   32|     4|         1024|
    +-----------+-------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln340_fu_196_p2               |         +|   0|  0|  13|           4|           1|
    |add_ln348_fu_234_p2               |         +|   0|  0|  14|           9|           8|
    |add_ln354_fu_242_p2               |         +|   0|  0|  15|           8|           5|
    |ap_block_state10_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_block_state14_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln340_fu_190_p2              |      icmp|   0|  0|   9|           4|           4|
    |ap_block_state11_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    |or_ln326_fu_202_p2                |        or|   0|  0|   8|           8|           4|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  67|          37|          26|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  65|         16|    1|         16|
    |fin_address0                             |  14|          3|    5|         15|
    |fin_ce0                                  |  14|          3|    1|          3|
    |fin_ce1                                  |   9|          2|    1|          2|
    |fin_d0                                   |  14|          3|    8|         24|
    |fin_we0                                  |  14|          3|    1|          3|
    |fin_we1                                  |   9|          2|    1|          2|
    |fout_address0                            |  14|          3|    5|         15|
    |fout_ce0                                 |  14|          3|    1|          3|
    |fout_ce1                                 |   9|          2|    1|          2|
    |fout_we0                                 |   9|          2|    1|          2|
    |fout_we1                                 |   9|          2|    1|          2|
    |grp_ClefiaDoubleSwap_1_fu_157_lk_offset  |  14|          3|    5|         15|
    |i_fu_68                                  |   9|          2|    4|          8|
    |idx55_fu_64                              |   9|          2|    8|         16|
    |lk_address0                              |  25|          5|    5|         25|
    |lk_ce0                                   |  25|          5|    1|          5|
    |lk_ce1                                   |   9|          2|    1|          2|
    |lk_d0                                    |  14|          3|    8|         24|
    |lk_we0                                   |  14|          3|    1|          3|
    |rk_address0                              |  37|          7|    8|         56|
    |rk_address1                              |  14|          3|    8|         24|
    |rk_ce0                                   |  37|          7|    1|          7|
    |rk_ce1                                   |  14|          3|    1|          3|
    |rk_d0                                    |  37|          7|    8|         56|
    |rk_we0                                   |  37|          7|    1|          7|
    |skey256_address0                         |  31|          6|    5|         30|
    |skey256_address1                         |  14|          3|    5|         15|
    |skey256_ce0                              |  31|          6|    1|          6|
    |skey256_ce1                              |  14|          3|    1|          3|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 579|        121|   99|        394|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln340_reg_274                                                    |   4|   0|    4|          0|
    |add_ln348_reg_295                                                    |   5|   0|    9|          4|
    |ap_CS_fsm                                                            |  15|   0|   15|          0|
    |grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg                           |   1|   0|    1|          0|
    |grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg   |   1|   0|    1|          0|
    |grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg     |   1|   0|    1|          0|
    |grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg  |   1|   0|    1|          0|
    |grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg  |   1|   0|    1|          0|
    |grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg  |   1|   0|    1|          0|
    |grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg  |   1|   0|    1|          0|
    |grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg  |   1|   0|    1|          0|
    |grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg    |   1|   0|    1|          0|
    |grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg     |   1|   0|    1|          0|
    |i_fu_68                                                              |   4|   0|    4|          0|
    |idx55_fu_64                                                          |   8|   0|    8|          0|
    |or_ln326_reg_279                                                     |   7|   0|    8|          1|
    |tmp_reg_291                                                          |   1|   0|    1|          0|
    |trunc_ln341_reg_287                                                  |   1|   0|    1|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                |  55|   0|   60|          5|
    +---------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-----------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------+-----+-----+------------+-----------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  ClefiaKeySet192|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  ClefiaKeySet192|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  ClefiaKeySet192|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  ClefiaKeySet192|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  ClefiaKeySet192|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  ClefiaKeySet192|  return value|
|rk_address0  |  out|    8|   ap_memory|               rk|         array|
|rk_ce0       |  out|    1|   ap_memory|               rk|         array|
|rk_we0       |  out|    1|   ap_memory|               rk|         array|
|rk_d0        |  out|    8|   ap_memory|               rk|         array|
|rk_address1  |  out|    8|   ap_memory|               rk|         array|
|rk_ce1       |  out|    1|   ap_memory|               rk|         array|
|rk_q1        |   in|    8|   ap_memory|               rk|         array|
+-------------+-----+-----+------------+-----------------+--------------+

