# system info address_decode_tx_xcvr_half_clk on 2019.05.31.10:45:59
system_info:
name,value
DEVICE,10AT115S2F45E2SG
DEVICE_FAMILY,Arria 10
GENERATION_ID,0
#
#
# Files generated for address_decode_tx_xcvr_half_clk on 2019.05.31.10:45:59
files:
filepath,kind,attributes,module,is_top
sim/address_decode_tx_xcvr_half_clk.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,address_decode_tx_xcvr_half_clk,true
#
# Map from instance-path to kind of module
instances:
instancePath,module
