#include "gb_lcd.h"
#include "gb_io_defs.h"

#define GB_LCD_STAT_JUMP_ADDR                   (0x48)
#define GB_LCD_FLAG_BIT                         (0x1)

#define GB_LCD_STAT_MODE_FLAG_MASK              (0x3)
#define GB_LCD_STAT_LYC_COINCIDENCE_MASK        (0x4)
#define GB_LCD_STAT_MODE0_MASK                  (0x8)
#define GB_LCD_STAT_MODE1_MASK                  (0x10)
#define GB_LCD_STAT_MODE2_MASK                  (0x20)
#define GB_LCD_STAT_LYC_COINCIDENCE_ENABLE_MASK (0x40)

gb_lcd::gb_lcd_ly_register::gb_lcd_ly_register(gb_memory_manager& memory_manager)
    : gb_memory_mapped_device(memory_manager, GB_LCD_LY_ADDR, 2)
{
}

gb_lcd::gb_lcd_ly_register::~gb_lcd_ly_register() {
}

void gb_lcd::gb_lcd_ly_register::write_byte(uint16_t addr, uint8_t val) {
    // Writes to the LY register are ignored
    if (addr == GB_LCD_LY_ADDR) return;
    gb_memory_mapped_device::write_byte(addr, val);
}

void gb_lcd::gb_lcd_ly_register::set_ly(uint8_t ly) {
    gb_memory_mapped_device::write_byte(GB_LCD_LY_ADDR, ly);
}

gb_lcd::gb_lcd(gb_memory_manager& memory_manager, gb_memory_map& memory_map)
    : gb_memory_mapped_device(memory_manager, GB_LCDC_ADDR, 2),
      gb_interrupt_source(GB_LCD_STAT_JUMP_ADDR, GB_LCD_FLAG_BIT),
      m_lcd_ly(std::make_shared<gb_lcd_ly_register>(memory_manager)),
      m_memory_map(memory_map), m_oam(), m_vram(), m_scanline_counter(0)
{
    // Add the LCD registers to the memory map
    gb_address_range_t addr_range = m_lcd_ly->get_address_range();
    m_memory_map.add_readable_device(m_lcd_ly, std::get<0>(addr_range), std::get<1>(addr_range));
    m_memory_map.add_writeable_device(m_lcd_ly, std::get<0>(addr_range), std::get<1>(addr_range));

    // Initialize the LCDC register. The LCD should be turned on [7], BG/WIN tile data select = 0x8000 [4]
    // and the backgroud and window display should be turned on [0]
    gb_memory_mapped_device::write_byte(GB_LCDC_ADDR, 0x91);
}

gb_lcd::~gb_lcd() {
}

void gb_lcd::write_byte(uint16_t addr, uint8_t val) {
    // The LCD stat register bit 7 is reserved and read-as-one
    // Don't overwrite the read-only bits [2:0]
    if (addr == GB_LCD_STAT_ADDR) {
        uint8_t lcd_stat = read_byte(GB_LCD_STAT_ADDR);
        val = (val & 0x78) | (lcd_stat & 0x7) | 0x80;
    }
    gb_memory_mapped_device::write_byte(addr, val);
}

bool gb_lcd::update(int cycles) {
    bool interrupt = false;
    uint8_t ly = m_lcd_ly->read_byte(GB_LCD_LY_ADDR);
    uint8_t lyc = m_lcd_ly->read_byte(GB_LCD_LYC_ADDR);
    uint8_t lcd_stat = read_byte(GB_LCD_STAT_ADDR);
    uint8_t mode = lcd_stat & 0x3;

    // Don't do anything if the LCD is off, reset LY and set mode=1 (V-blank)
    uint8_t lcdc = this->read_byte(GB_LCDC_ADDR);
    if ((lcdc & GB_LCDC_ENABLE_MASK) == 0) {
        m_scanline_counter = 0;
        m_lcd_ly->set_ly(0);
        gb_memory_mapped_device::write_byte(GB_LCD_STAT_ADDR, (lcd_stat & ~0x7) | 0x80);
        return false;
    }

    // Increment the Line counter every 456 clocks
    m_scanline_counter += cycles;
    while (m_scanline_counter >= 456) {
        m_scanline_counter = m_scanline_counter - 456;
        ly = ly + 1;
        ly = (ly > 153) ? 0 : ly;
        m_lcd_ly->set_ly(ly);

        // Check the LYC comparison & set the LYC=LY bit in the LCD_STAT register
        // Don't interrupt if LCD_STAT[6] == 0
        if (ly == lyc) {
            lcd_stat = lcd_stat | GB_LCD_STAT_LYC_COINCIDENCE_MASK;
            interrupt = (lcd_stat & GB_LCD_STAT_LYC_COINCIDENCE_ENABLE_MASK) ? true : interrupt;
        } else {
            lcd_stat = lcd_stat & ~GB_LCD_STAT_LYC_COINCIDENCE_MASK;
        }
    }

    if (ly >= 144) {
        // LCD is in V-blank mode between scanlines 144-153
        // Don't interrupt if LCD_STAT[4] == 0
        interrupt = (mode != 1 && (lcd_stat & GB_LCD_STAT_MODE1_MASK)) ? true : interrupt;
        lcd_stat = (lcd_stat & ~GB_LCD_STAT_MODE_FLAG_MASK) | 1;
    } else if (m_scanline_counter < 80) {
        // The first 80 clocks of a scanline the LCD is in mode 2 (searching OAM, OAM is not accessible)
        // Don't interrupt if LCD_STAT[5] == 0
        if (m_oam == nullptr) {
            m_oam = m_memory_map.get_readable_device(GB_PPU_OAM_ADDR);
            m_memory_map.remove_readable_device(GB_PPU_OAM_ADDR, GB_PPU_OAM_SIZE);
            m_memory_map.remove_writeable_device(GB_PPU_OAM_ADDR, GB_PPU_OAM_SIZE);
        }

        interrupt = (mode != 2 && (lcd_stat & GB_LCD_STAT_MODE2_MASK)) ? true : interrupt;
        lcd_stat = (lcd_stat & ~GB_LCD_STAT_MODE_FLAG_MASK) | 2;
    } else if (m_scanline_counter < 252) {
        // LCD is in mode 3 between 80 - 252 clocks, 172 clocks, (transferring VRAM and OAM data to LCD, VRAM & OAM is not accessible)
        // This period actually varies depending on the number of sprites being rendered
        // No interrupt for mode 3
        if (m_vram == nullptr) {
            m_vram = m_memory_map.get_readable_device(GB_VIDEO_RAM_ADDR);
            m_memory_map.remove_readable_device(GB_VIDEO_RAM_ADDR, GB_VIDEO_RAM_SIZE);
            m_memory_map.remove_writeable_device(GB_VIDEO_RAM_ADDR, GB_VIDEO_RAM_SIZE);
        }

        lcd_stat = (lcd_stat & ~0x3) | 3;
    } else if (m_scanline_counter < 456) {
        // LCD is in mode 0 between 204 - 456 clocks (H-blank)
        // Don't interrupt if LCD_STAT[3] == 0
        if (m_oam != nullptr) {
            gb_address_range_t addr_range = m_oam->get_address_range();
            m_memory_map.add_readable_device(m_oam, std::get<0>(addr_range), std::get<1>(addr_range));
            m_memory_map.add_writeable_device(m_oam, std::get<0>(addr_range), std::get<1>(addr_range));
            m_oam = nullptr;
        }

        if (m_vram != nullptr) {
            gb_address_range_t addr_range = m_vram->get_address_range();
            m_memory_map.add_readable_device(m_vram, std::get<0>(addr_range), std::get<1>(addr_range));
            m_memory_map.add_writeable_device(m_vram, std::get<0>(addr_range), std::get<1>(addr_range));
            m_vram = nullptr;
        }

        interrupt = (mode != 0 && (lcd_stat & GB_LCD_STAT_MODE0_MASK)) ? true : interrupt;
        lcd_stat = (lcd_stat & ~GB_LCD_STAT_MODE_FLAG_MASK);
    }

    // Update the LCD STAT register
    gb_memory_mapped_device::write_byte(GB_LCD_STAT_ADDR, lcd_stat | 0x80);

    return interrupt;
}
