
ubuntu-preinstalled/systemd-notify:     file format elf32-littlearm


Disassembly of section .init:

00000b54 <.init>:
 b54:	push	{r3, lr}
 b58:	bl	13a4 <log_oom_internal@plt+0x674>
 b5c:	pop	{r3, pc}

Disassembly of section .plt:

00000b60 <version@plt-0x14>:
 b60:	push	{lr}		; (str lr, [sp, #-4]!)
 b64:	ldr	lr, [pc, #4]	; b70 <version@plt-0x4>
 b68:	add	lr, pc, lr
 b6c:	ldr	pc, [lr, #8]!
 b70:			; <UNDEFINED> instruction: 0x000113b0

00000b74 <version@plt>:
 b74:	add	ip, pc, #0, 12
 b78:	add	ip, ip, #69632	; 0x11000
 b7c:	ldr	pc, [ip, #944]!	; 0x3b0

00000b80 <free@plt>:
 b80:	add	ip, pc, #0, 12
 b84:	add	ip, ip, #69632	; 0x11000
 b88:	ldr	pc, [ip, #936]!	; 0x3a8

00000b8c <log_open@plt>:
 b8c:	add	ip, pc, #0, 12
 b90:	add	ip, ip, #69632	; 0x11000
 b94:	ldr	pc, [ip, #928]!	; 0x3a0

00000b98 <log_show_color@plt>:
 b98:	add	ip, pc, #0, 12
 b9c:	add	ip, ip, #69632	; 0x11000
 ba0:	ldr	pc, [ip, #920]!	; 0x398

00000ba4 <log_assert_failed_unreachable_realm@plt>:
 ba4:	add	ip, pc, #0, 12
 ba8:	add	ip, ip, #69632	; 0x11000
 bac:	ldr	pc, [ip, #912]!	; 0x390

00000bb0 <getppid@plt>:
 bb0:	add	ip, pc, #0, 12
 bb4:	add	ip, ip, #69632	; 0x11000
 bb8:	ldr	pc, [ip, #904]!	; 0x388

00000bbc <ask_password_agent_close@plt>:
 bbc:	add	ip, pc, #0, 12
 bc0:	add	ip, ip, #69632	; 0x11000
 bc4:	ldr	pc, [ip, #896]!	; 0x380

00000bc8 <polkit_agent_close@plt>:
 bc8:	add	ip, pc, #0, 12
 bcc:	add	ip, ip, #69632	; 0x11000
 bd0:	ldr	pc, [ip, #888]!	; 0x378

00000bd4 <mac_selinux_finish@plt>:
 bd4:	add	ip, pc, #0, 12
 bd8:	add	ip, ip, #69632	; 0x11000
 bdc:	ldr	pc, [ip, #880]!	; 0x370

00000be0 <sd_notifyf@plt>:
 be0:	add	ip, pc, #0, 12
 be4:	add	ip, ip, #69632	; 0x11000
 be8:	ldr	pc, [ip, #872]!	; 0x368

00000bec <get_user_creds@plt>:
 bec:	add	ip, pc, #0, 12
 bf0:	add	ip, ip, #69632	; 0x11000
 bf4:	ldr	pc, [ip, #864]!	; 0x360

00000bf8 <log_get_max_level_realm@plt>:
 bf8:	add	ip, pc, #0, 12
 bfc:	add	ip, ip, #69632	; 0x11000
 c00:	ldr	pc, [ip, #856]!	; 0x358

00000c04 <setreuid@plt>:
 c04:	add	ip, pc, #0, 12
 c08:	add	ip, ip, #69632	; 0x11000
 c0c:	ldr	pc, [ip, #848]!	; 0x350

00000c10 <abort@plt>:
 c10:	add	ip, pc, #0, 12
 c14:	add	ip, ip, #69632	; 0x11000
 c18:	ldr	pc, [ip, #840]!	; 0x348

00000c1c <__stack_chk_fail@plt>:
 c1c:	add	ip, pc, #0, 12
 c20:	add	ip, ip, #69632	; 0x11000
 c24:	ldr	pc, [ip, #832]!	; 0x340

00000c28 <terminal_urlify_man@plt>:
 c28:	add	ip, pc, #0, 12
 c2c:	add	ip, ip, #69632	; 0x11000
 c30:	ldr	pc, [ip, #824]!	; 0x338

00000c34 <__asprintf_chk@plt>:
 c34:	add	ip, pc, #0, 12
 c38:	add	ip, ip, #69632	; 0x11000
 c3c:	ldr	pc, [ip, #816]!	; 0x330

00000c40 <getopt_long@plt>:
 c40:	add	ip, pc, #0, 12
 c44:	add	ip, ip, #69632	; 0x11000
 c48:	ldr	pc, [ip, #808]!	; 0x328

00000c4c <parse_uid@plt>:
 c4c:	add	ip, pc, #0, 12
 c50:	add	ip, ip, #69632	; 0x11000
 c54:	ldr	pc, [ip, #800]!	; 0x320

00000c58 <pager_close@plt>:
 c58:	add	ip, pc, #0, 12
 c5c:	add	ip, ip, #69632	; 0x11000
 c60:	ldr	pc, [ip, #792]!	; 0x318

00000c64 <strjoin_real@plt>:
 c64:	add	ip, pc, #0, 12
 c68:	add	ip, ip, #69632	; 0x11000
 c6c:	ldr	pc, [ip, #784]!	; 0x310

00000c70 <log_parse_environment_realm@plt>:
 c70:	add	ip, pc, #0, 12
 c74:	add	ip, ip, #69632	; 0x11000
 c78:	ldr	pc, [ip, #776]!	; 0x308

00000c7c <strv_env_merge@plt>:
 c7c:	add	ip, pc, #0, 12
 c80:	add	ip, ip, #69632	; 0x11000
 c84:	ldr	pc, [ip, #768]!	; 0x300

00000c88 <__errno_location@plt>:
 c88:	add	ip, pc, #0, 12
 c8c:	add	ip, ip, #69632	; 0x11000
 c90:	ldr	pc, [ip, #760]!	; 0x2f8

00000c94 <parse_pid@plt>:
 c94:	add	ip, pc, #0, 12
 c98:	add	ip, ip, #69632	; 0x11000
 c9c:	ldr	pc, [ip, #752]!	; 0x2f0

00000ca0 <setregid@plt>:
 ca0:	add	ip, pc, #0, 12
 ca4:	add	ip, ip, #69632	; 0x11000
 ca8:	ldr	pc, [ip, #744]!	; 0x2e8

00000cac <log_assert_failed_realm@plt>:
 cac:	add	ip, pc, #0, 12
 cb0:	add	ip, ip, #69632	; 0x11000
 cb4:	ldr	pc, [ip, #736]!	; 0x2e0

00000cb8 <log_internal_realm@plt>:
 cb8:	add	ip, pc, #0, 12
 cbc:	add	ip, ip, #69632	; 0x11000
 cc0:	ldr	pc, [ip, #728]!	; 0x2d8

00000cc4 <strv_free@plt>:
 cc4:	add	ip, pc, #0, 12
 cc8:	add	ip, ip, #69632	; 0x11000
 ccc:	ldr	pc, [ip, #720]!	; 0x2d0

00000cd0 <__libc_start_main@plt>:
 cd0:	add	ip, pc, #0, 12
 cd4:	add	ip, ip, #69632	; 0x11000
 cd8:	ldr	pc, [ip, #712]!	; 0x2c8

00000cdc <colors_enabled@plt>:
 cdc:	add	ip, pc, #0, 12
 ce0:	add	ip, ip, #69632	; 0x11000
 ce4:	ldr	pc, [ip, #704]!	; 0x2c0

00000ce8 <__gmon_start__@plt>:
 ce8:	add	ip, pc, #0, 12
 cec:	add	ip, ip, #69632	; 0x11000
 cf0:	ldr	pc, [ip, #696]!	; 0x2b8

00000cf4 <sd_booted@plt>:
 cf4:	add	ip, pc, #0, 12
 cf8:	add	ip, ip, #69632	; 0x11000
 cfc:	ldr	pc, [ip, #688]!	; 0x2b0

00000d00 <__cxa_finalize@plt>:
 d00:	add	ip, pc, #0, 12
 d04:	add	ip, ip, #69632	; 0x11000
 d08:	ldr	pc, [ip, #680]!	; 0x2a8

00000d0c <strv_join_prefix@plt>:
 d0c:	add	ip, pc, #0, 12
 d10:	add	ip, ip, #69632	; 0x11000
 d14:	ldr	pc, [ip, #672]!	; 0x2a0

00000d18 <sd_pid_notify@plt>:
 d18:	add	ip, pc, #0, 12
 d1c:	add	ip, ip, #69632	; 0x11000
 d20:	ldr	pc, [ip, #664]!	; 0x298

00000d24 <__printf_chk@plt>:
 d24:	add	ip, pc, #0, 12
 d28:	add	ip, ip, #69632	; 0x11000
 d2c:	ldr	pc, [ip, #656]!	; 0x290

00000d30 <log_oom_internal@plt>:
 d30:	add	ip, pc, #0, 12
 d34:	add	ip, ip, #69632	; 0x11000
 d38:	ldr	pc, [ip, #648]!	; 0x288

Disassembly of section .text:

00000d3c <.text>:
     d3c:	ldrcs	pc, [r8, #-2271]	; 0xfffff721
     d40:	ldrcc	pc, [r8, #-2271]	; 0xfffff721
     d44:	push	{r1, r3, r4, r5, r6, sl, lr}
     d48:	strdlt	r4, [pc], r0
     d4c:			; <UNDEFINED> instruction: 0x460558d3
     d50:	strvs	pc, [ip, #-2271]	; 0xfffff721
     d54:			; <UNDEFINED> instruction: 0xf8df2700
     d58:	ldmdavs	fp, {r2, r3, r8, sl, sp}
     d5c:			; <UNDEFINED> instruction: 0xf04f930d
     d60:	ldrbtmi	r0, [lr], #-768	; 0xfffffd00
     d64:	strcc	pc, [r0, #-2271]	; 0xfffff721
     d68:	strmi	r2, [ip], -r1
     d6c:			; <UNDEFINED> instruction: 0x601558b2
     d70:			; <UNDEFINED> instruction: 0x970758f3
     d74:			; <UNDEFINED> instruction: 0xf7ff6019
     d78:	shadd16mi	lr, r8, r0
     d7c:	svc	0x0078f7ff
     d80:	svc	0x0004f7ff
     d84:	vrshr.s64	d20, d29, #64
     d88:	stfcsd	f0, [r0], {134}	; 0x86
     d8c:	orrshi	pc, r0, r0
     d90:	ldrbge	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
     d94:	ldrbls	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
     d98:	ldrbhi	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
     d9c:			; <UNDEFINED> instruction: 0xf8df44fa
     da0:			; <UNDEFINED> instruction: 0xf10a34d8
     da4:	ldrbtmi	r0, [r9], #2820	; 0xb04
     da8:	ldrbtmi	r4, [fp], #-1272	; 0xfffffb08
     dac:	smladls	r4, pc, sp, r1	; <UNPREDICTABLE>
     db0:	strbmi	r2, [fp], -r0, lsl #4
     db4:	strtmi	r9, [r1], -r0, lsl #4
     db8:	strtmi	r4, [r8], -r2, asr #12
     dbc:	svc	0x0040f7ff
     dc0:	vmlal.s8	q9, d0, d0
     dc4:			; <UNDEFINED> instruction: 0xf5b0814b
     dc8:			; <UNDEFINED> instruction: 0xf2807f83
     dcc:	ldmcs	pc!, {r2, r3, r5, r9, pc}^	; <UNPREDICTABLE>
     dd0:			; <UNDEFINED> instruction: 0xf46fdd0c
     dd4:	ldrtmi	r7, [r8], #-1920	; 0xfffff880
     dd8:	vadd.i8	d2, d0, d4
     ddc:	ldm	pc, {r3, r4, r5, r9, pc}^	; <UNPREDICTABLE>
     de0:	rsbseq	pc, ip, r0, lsl r0	; <UNPREDICTABLE>
     de4:	subeq	r0, fp, r4, asr r0
     de8:	tsteq	r2, r5, asr #32
     dec:	teqle	r6, pc, lsr r8
     df0:			; <UNDEFINED> instruction: 0xf06f9807
     df4:			; <UNDEFINED> instruction: 0xf7ff0515
     df8:			; <UNDEFINED> instruction: 0xf8dfeec4
     dfc:	rsbmi	r1, sl, #128, 8	; 0x80000000
     e00:	ldrbtmi	r2, [r9], #-0
     e04:	mcr	7, 7, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     e08:	mrc	7, 6, APSR_nzcv, cr8, cr15, {7}
     e0c:	mrc	7, 6, APSR_nzcv, cr12, cr15, {7}
     e10:	svc	0x0022f7ff
     e14:	mrc	7, 6, APSR_nzcv, cr14, cr15, {7}
     e18:	strbtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     e1c:	strdlt	r5, [ip, #-132]!	; 0xffffff7c
     e20:	strbtcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     e24:			; <UNDEFINED> instruction: 0xf0243403
     e28:	ldmpl	r6!, {r0, r1, sl}^
     e2c:	andle	r4, r5, #180, 4	; 0x4000000b
     e30:	movweq	lr, #2516	; 0x9d4
     e34:	ldrmi	r3, [r8, r8, lsl #8]
     e38:	mvnsle	r4, #180, 4	; 0x4000000b
     e3c:	strbcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     e40:			; <UNDEFINED> instruction: 0xf8df0fe8
     e44:	ldrbtmi	r3, [sl], #-1048	; 0xfffffbe8
     e48:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
     e4c:	subsmi	r9, sl, sp, lsl #22
     e50:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
     e54:	mvnshi	pc, r0, asr #32
     e58:	pop	{r0, r1, r2, r3, ip, sp, pc}
     e5c:	stmdacs	r8!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
     e60:	mvnhi	pc, r0, asr #32
     e64:	blx	bce6e <log_oom_internal@plt+0xbc13e>
     e68:	eors	r4, r9, r5, lsl #12
     e6c:	ldrcc	pc, [ip], #-2271	; 0xfffff721
     e70:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
     e74:			; <UNDEFINED> instruction: 0xe79b731a
     e78:	ldrcc	pc, [r4], #-2271	; 0xfffff721
     e7c:	ldrcs	pc, [r4], #-2271	; 0xfffff721
     e80:	ldrbtmi	r5, [sl], #-2291	; 0xfffff70d
     e84:	addsvs	r6, r3, fp, lsl r8
     e88:			; <UNDEFINED> instruction: 0xf8dfe792
     e8c:	ldmpl	r3!, {r2, sl, ip, sp}^
     e90:			; <UNDEFINED> instruction: 0x461f6818
     e94:			; <UNDEFINED> instruction: 0xf0002800
     e98:	stmdbls	r4, {r0, r1, r3, r4, r6, r7, pc}
     e9c:	mrc	7, 7, APSR_nzcv, cr10, cr15, {7}
     ea0:	ble	fe14aea8 <log_oom_internal@plt+0xfe14a178>
     ea4:			; <UNDEFINED> instruction: 0xf7ff2000
     ea8:	stmdacs	r2, {r3, r5, r7, r9, sl, fp, sp, lr, pc}
     eac:	ldclmi	13, cr13, [sl, #640]!	; 0x280
     eb0:	bmi	ffe89310 <log_oom_internal@plt+0xffe885e0>
     eb4:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
     eb8:	ldrbtmi	r6, [sp], #-2104	; 0xfffff7c8
     ebc:	ldrbtmi	r9, [sl], #-1281	; 0xfffffaff
     ec0:	andscc	r4, r4, #15808	; 0x3dc0
     ec4:	cmncs	r6, #2
     ec8:	andcs	r4, r3, sp, ror r4
     ecc:	strtmi	r9, [sl], -r0, lsl #4
     ed0:			; <UNDEFINED> instruction: 0xf7ff4402
     ed4:			; <UNDEFINED> instruction: 0x4605eef2
     ed8:			; <UNDEFINED> instruction: 0xf7ffe002
     edc:	strmi	lr, [r5], -ip, asr #28
     ee0:	vpadd.f32	d18, d0, d0
     ee4:	blmi	ffbe15a4 <log_oom_internal@plt+0xffbe0874>
     ee8:	blvc	6920dc <log_oom_internal@plt+0x6913ac>
     eec:			; <UNDEFINED> instruction: 0xf0402a00
     ef0:	ldmdavc	fp, {r0, r1, r2, r6, r7, pc}
     ef4:			; <UNDEFINED> instruction: 0xf0402b00
     ef8:	strcs	r8, [r0, #-166]	; 0xffffff5a
     efc:	ldrbtmi	r4, [fp], #-3050	; 0xfffff416
     f00:	ldrdhi	pc, [r8], -r3
     f04:	svceq	0x0000f1b8
     f08:	stmiami	r8!, {r4, ip, lr, pc}^
     f0c:	andcs	r4, r0, #68157440	; 0x4100000
     f10:			; <UNDEFINED> instruction: 0xf7ff4478
     f14:	strmi	lr, [r7], -r8, lsr #29
     f18:			; <UNDEFINED> instruction: 0xf0002800
     f1c:	blge	3a138c <log_oom_internal@plt+0x3a065c>
     f20:	bl	d2928 <log_oom_internal@plt+0xd1bf8>
     f24:	strcc	r0, [r1, #-901]	; 0xfffffc7b
     f28:	ldceq	8, cr15, [r4], {67}	; 0x43
     f2c:	ldrbtmi	r4, [fp], #-3040	; 0xfffff420
     f30:	blcs	1b0a4 <log_oom_internal@plt+0x1a374>
     f34:	bmi	ff7f8378 <log_oom_internal@plt+0xff7f7648>
     f38:	tstcs	r1, r7, lsl #16
     f3c:			; <UNDEFINED> instruction: 0xf7ff447a
     f40:	stmdacs	r0, {r1, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
     f44:	rschi	pc, r8, r0, asr #5
     f48:	blge	3a776c <log_oom_internal@plt+0x3a6a3c>
     f4c:	orreq	lr, r5, #3072	; 0xc00
     f50:			; <UNDEFINED> instruction: 0xf8433501
     f54:	bge	38bfac <log_oom_internal@plt+0x38b27c>
     f58:	bl	93ebc <log_oom_internal@plt+0x9318c>
     f5c:			; <UNDEFINED> instruction: 0xf04f0585
     f60:	stmdbge	r9, {r8, fp}
     f64:			; <UNDEFINED> instruction: 0xf8452002
     f68:	ldmpl	r3!, {r2, r4, sl, fp, ip, pc}^
     f6c:	bl	11afdc <log_oom_internal@plt+0x11a2ac>
     f70:			; <UNDEFINED> instruction: 0xf7ff0282
     f74:	strmi	lr, [r7], -r4, lsl #29
     f78:			; <UNDEFINED> instruction: 0xf0002800
     f7c:	stmdavs	r4, {r1, r6, r7, pc}
     f80:	stmibmi	lr, {r2, r3, r4, r5, r6, r8, r9, ip, sp, pc}^
     f84:	ldrbtmi	r4, [r9], #-1610	; 0xfffff9b6
     f88:	mcr	7, 6, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     f8c:	stmdacs	r0, {r2, r9, sl, lr}
     f90:	adchi	pc, r1, r0
     f94:	ldrbtmi	r4, [fp], #-3018	; 0xfffff436
     f98:	mcrrne	8, 1, r6, r2, cr8
     f9c:			; <UNDEFINED> instruction: 0xf04fd006
     fa0:			; <UNDEFINED> instruction: 0xf7ff31ff
     fa4:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
     fa8:	sbcshi	pc, pc, r0, asr #5
     fac:	ldrbtmi	r4, [fp], #-3013	; 0xfffff43b
     fb0:	mcrrne	8, 5, r6, r3, cr8
     fb4:			; <UNDEFINED> instruction: 0xf04fd006
     fb8:			; <UNDEFINED> instruction: 0xf7ff31ff
     fbc:	stmdacs	r0, {r2, r5, r9, sl, fp, sp, lr, pc}
     fc0:	rschi	pc, r2, r0, asr #5
     fc4:	ldrbtmi	r4, [fp], #-3008	; 0xfffff440
     fc8:	stmdacs	r0, {r3, r4, r6, fp, sp, lr}
     fcc:	addhi	pc, lr, r0
     fd0:	tstcs	r0, r2, lsr #12
     fd4:	mcr	7, 5, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     fd8:	vmull.p8	<illegal reg q8.5>, d0, d5
     fdc:			; <UNDEFINED> instruction: 0xf00080aa
     fe0:	strcs	r8, [r0, #-177]	; 0xffffff4f
     fe4:			; <UNDEFINED> instruction: 0x46274638
     fe8:	mcr	7, 3, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     fec:			; <UNDEFINED> instruction: 0xf7ff4638
     ff0:	stmdals	r7, {r3, r6, r7, r8, sl, fp, sp, lr, pc}
     ff4:	stcl	7, cr15, [r4, #1020]	; 0x3fc
     ff8:			; <UNDEFINED> instruction: 0xf7ff4640
     ffc:	stccs	13, cr14, [r0, #-776]	; 0xfffffcf8
    1000:	svcge	0x0002f6bf
    1004:	stmiami	r2!, {r0, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}
    1008:	ldrbmi	r2, [r9], -r0, lsl #6
    100c:	ldmdapl	r0!, {r1, r4, r6, r9, sl, lr}
    1010:	movwcc	lr, #2509	; 0x9cd
    1014:	andls	r4, r5, r7, lsl #12
    1018:	stmdage	r8, {r0, r1, r2, r3, r4, r5, fp, sp, lr}
    101c:			; <UNDEFINED> instruction: 0xf7ff9708
    1020:	stclne	13, cr14, [r1], {230}	; 0xe6
    1024:	stmdacs	r0, {r1, r4, r6, ip, lr, pc}
    1028:	mcrge	6, 6, pc, cr2, cr15, {5}	; <UNPREDICTABLE>
    102c:	andcs	r9, r0, r4
    1030:	stcl	7, cr15, [r2, #1020]!	; 0x3fc
    1034:	stmdacs	r2, {r2, r8, fp, ip, pc}
    1038:	rschi	pc, r7, r0, lsl #6
    103c:	rsclt	r4, sp, #-805306364	; 0xd0000004
    1040:	strb	r4, [sp, -sp, ror #4]
    1044:	blmi	fe86f7d4 <log_oom_internal@plt+0xfe86eaa4>
    1048:	ldrbtmi	r2, [fp], #-1281	; 0xfffffaff
    104c:	ldrb	r9, [r5, -r9, lsl #6]
    1050:	stc	7, cr15, [lr, #1020]!	; 0x3fc
    1054:	ldrbtmi	r4, [fp], #-2974	; 0xfffff462
    1058:	ssat	r6, #10, r8, asr #0
    105c:	ldmpl	r3!, {r1, r2, r4, r7, r8, r9, fp, lr}^
    1060:	addsmi	r6, sp, #1769472	; 0x1b0000
    1064:	svcge	0x003ff73f
    1068:	ldrbtmi	r4, [fp], #-2970	; 0xfffff466
    106c:	blvc	69f0d8 <log_oom_internal@plt+0x69e3a8>
    1070:	mvnle	r2, r0, lsl #18
    1074:	stmdbcs	r0, {r0, r3, r4, r7, fp, sp, lr}
    1078:	bcs	3516c <log_oom_internal@plt+0x3443c>
    107c:	svcge	0x003df43f
    1080:	mrc	7, 1, APSR_nzcv, cr8, cr15, {7}
    1084:	stccs	6, cr4, [r0, #-20]	; 0xffffffec
    1088:	svclt	0x00cc9807
    108c:	strcs	r2, [r1, #-1280]	; 0xfffffb00
    1090:	ldcl	7, cr15, [r6, #-1020]!	; 0xfffffc04
    1094:	ldcmi	6, cr14, [r0], {184}	; 0xb8
    1098:	bmi	fe412980 <log_oom_internal@plt+0xfe411c50>
    109c:	ldmibmi	r0, {r0, r4, r6, r8, r9, sp}
    10a0:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    10a4:	ldrbtmi	r3, [r9], #-1032	; 0xfffffbf8
    10a8:	strls	r3, [r0], #-515	; 0xfffffdfd
    10ac:	ldcl	7, cr15, [lr, #1020]!	; 0x3fc
    10b0:	strtmi	r4, [r0], -ip, lsl #19
    10b4:	cmpcs	r2, #140, 20	; 0x8c000
    10b8:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    10bc:	stmibmi	fp, {r2, r3, r9, sl, lr}
    10c0:	andcc	r3, r3, #8, 8	; 0x8000000
    10c4:	strls	r4, [r0], #-1145	; 0xfffffb87
    10c8:	ldcl	7, cr15, [r0, #1020]!	; 0x3fc
    10cc:	ldrbmi	r9, [r9], -r8, lsl #16
    10d0:	ldc	7, cr15, [ip, #1020]!	; 0x3fc
    10d4:	blmi	fe1baf78 <log_oom_internal@plt+0xfe1ba248>
    10d8:	stmibmi	r6, {r2, r6, r7, r9, sp}
    10dc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    10e0:	tstcc	r3, r0, lsr #6
    10e4:	mcr	7, 1, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    10e8:	ldrb	r4, [fp, -r5, lsl #12]!
    10ec:	stcl	7, cr15, [r0, #-1020]!	; 0xfffffc04
    10f0:	ldmdavs	fp, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}^
    10f4:	bicle	r2, r0, r0, lsl #22
    10f8:	bicle	r2, r1, r0, lsl #20
    10fc:			; <UNDEFINED> instruction: 0xf9b6f000
    1100:	blmi	1f7aae0 <log_oom_internal@plt+0x1f79db0>
    1104:	ldmdbmi	sp!, {r0, r2, r3, r4, r5, r7, r9, sp}^
    1108:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    110c:	tstcc	r3, r0, lsr #6
    1110:	mcr	7, 0, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    1114:	strb	r4, [r9, -r5, lsl #12]!
    1118:	andcs	r4, r0, r9, ror fp
    111c:	adcscs	r4, r4, #1982464	; 0x1e4000
    1120:			; <UNDEFINED> instruction: 0x4607447b
    1124:			; <UNDEFINED> instruction: 0x33204479
    1128:			; <UNDEFINED> instruction: 0xf7ff3103
    112c:	strmi	lr, [r5], -r2, lsl #28
    1130:	andcs	lr, r0, ip, asr r7
    1134:	stcl	7, cr15, [r0, #-1020]!	; 0xfffffc04
    1138:	mcrrle	8, 0, r2, r2, cr2
    113c:	rsclt	r4, sp, #-805306362	; 0xd0000006
    1140:	strb	r4, [pc, -sp, ror #4]
    1144:	ldcl	7, cr15, [r8, #-1020]	; 0xfffffc04
    1148:	mcrrle	8, 0, r2, r6, cr2
    114c:	ldrbeq	pc, [lr, #-111]	; 0xffffff91	; <UNPREDICTABLE>
    1150:	blmi	1b7ae78 <log_oom_internal@plt+0x1b7a148>
    1154:	stmdbmi	sp!, {r0, r2, r3, r5, r7, r9, sp}^
    1158:	ldrbtmi	r4, [fp], #-1664	; 0xfffff980
    115c:			; <UNDEFINED> instruction: 0x33204479
    1160:			; <UNDEFINED> instruction: 0xf7ff3103
    1164:	strmi	lr, [r5], -r6, ror #27
    1168:			; <UNDEFINED> instruction: 0xf7ffe740
    116c:	strmi	lr, [r3], -lr, lsl #27
    1170:	ldmdavs	sp, {r3, r6, r9, sl, lr}
    1174:	stcl	7, cr15, [r0, #-1020]	; 0xfffffc04
    1178:	ldcle	8, cr2, [sl], #-8
    117c:	svclt	0x00b82d00
    1180:	rsclt	r4, sp, #-805306362	; 0xd0000006
    1184:	str	r4, [sp, -sp, ror #4]!
    1188:	ldcl	7, cr15, [lr, #-1020]!	; 0xfffffc04
    118c:	andcs	r4, r0, r3, lsl #12
    1190:			; <UNDEFINED> instruction: 0xf7ff681d
    1194:	stmdacs	r2, {r1, r4, r5, r8, sl, fp, sp, lr, pc}
    1198:			; <UNDEFINED> instruction: 0xf8dfddf0
    119c:			; <UNDEFINED> instruction: 0x4629c174
    11a0:	bicscs	r4, r0, #92, 20	; 0x5c000
    11a4:	ldrbtmi	r4, [ip], #2140	; 0x85c
    11a8:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    11ac:	strbtmi	r3, [r5], -r0, lsr #4
    11b0:	strcs	lr, [r0, #-2509]	; 0xfffff633
    11b4:	andcs	r4, r3, r2, lsl #12
    11b8:			; <UNDEFINED> instruction: 0xf7ff3203
    11bc:			; <UNDEFINED> instruction: 0x4605ed7e
    11c0:			; <UNDEFINED> instruction: 0xf8dfe710
    11c4:			; <UNDEFINED> instruction: 0x4629c158
    11c8:	bicscs	r4, r4, #348160	; 0x55000
    11cc:	ldrbtmi	r4, [ip], #2133	; 0x855
    11d0:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    11d4:	strbtmi	r3, [r5], -r0, lsr #4
    11d8:	bmi	14fb188 <log_oom_internal@plt+0x14fa458>
    11dc:	ldfmie	f2, [r3, #-380]	; 0xfffffe84
    11e0:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    11e4:	ldrbtmi	r4, [sl], #-2130	; 0xfffff7ae
    11e8:	eorcc	r4, r0, #2097152000	; 0x7d000000
    11ec:	bicscs	r4, r6, #120, 8	; 0x78000000
    11f0:			; <UNDEFINED> instruction: 0xf8dfe7de
    11f4:	strtmi	ip, [r9], -r0, asr #2
    11f8:	biccs	r4, ip, #323584	; 0x4f000
    11fc:	ldrbtmi	r4, [ip], #2127	; 0x84f
    1200:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    1204:	strbtmi	r3, [r5], -r0, lsr #4
    1208:	blls	17b158 <log_oom_internal@plt+0x17a428>
    120c:	bmi	1354744 <log_oom_internal@plt+0x1353a14>
    1210:	ldrbtmi	r6, [sp], #-2072	; 0xfffff7e8
    1214:	ldrbtmi	r9, [sl], #-1281	; 0xfffffaff
    1218:	andscc	r4, r4, #4800	; 0x12c0
    121c:	cmncs	ip, #2
    1220:	andcs	r4, r3, sp, ror r4
    1224:	mcrrmi	6, 5, lr, r9, cr2
    1228:	bmi	124a044 <log_oom_internal@plt+0x1249314>
    122c:	stmdbmi	r9, {sp}^
    1230:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    1234:	ldrbtmi	r3, [r9], #-520	; 0xfffffdf8
    1238:	strtmi	r9, [r2], -r0, lsl #4
    123c:			; <UNDEFINED> instruction: 0xf7ff3203
    1240:			; <UNDEFINED> instruction: 0xf04fecb2
    1244:	strbmi	r0, [r7], -r0, lsl #16
    1248:			; <UNDEFINED> instruction: 0xf7ffe6d0
    124c:	blmi	10bc5f4 <log_oom_internal@plt+0x10bb8c4>
    1250:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1254:	str	r7, [fp, #26]!
    1258:	ldrdeq	r1, [r1], -r8
    125c:	andeq	r0, r0, r4, lsr #1
    1260:			; <UNDEFINED> instruction: 0x000111ba
    1264:	strheq	r0, [r0], -r8
    1268:	andeq	r0, r0, ip, lsr #1
    126c:	andeq	r1, r1, r4, ror #4
    1270:	andeq	r0, r1, r6, ror #31
    1274:	andeq	r0, r0, ip, ror #20
    1278:	andeq	r1, r1, r2, ror #4
    127c:	andeq	r0, r0, sl, asr #21
    1280:	strheq	r0, [r0], -ip
    1284:	andeq	r0, r0, r0, asr #1
    1288:	ldrdeq	r1, [r1], -r6
    128c:	muleq	r1, sl, r1
    1290:	strheq	r0, [r0], -r4
    1294:	andeq	r1, r1, sl, lsl #3
    1298:	andeq	r0, r0, r2, lsl r9
    129c:	andeq	r0, r0, lr, asr #20
    12a0:	strdeq	r0, [r0], -r4
    12a4:	andeq	r1, r1, r4, lsr #2
    12a8:	andeq	r1, r1, lr, lsl #2
    12ac:	andeq	r0, r0, r0, lsl r9
    12b0:	ldrdeq	r1, [r1], -lr
    12b4:	andeq	r0, r0, ip, ror #17
    12b8:	andeq	r0, r0, r8, lsr #1
    12bc:	andeq	r0, r0, r2, asr r9
    12c0:	andeq	r1, r1, sl, rrx
    12c4:	andeq	r1, r1, r2, asr r0
    12c8:	andeq	r1, r1, r6, asr #32
    12cc:	andeq	r0, r0, lr, asr #15
    12d0:			; <UNDEFINED> instruction: 0x00010fb6
    12d4:	andeq	r0, r1, r2, lsr #31
    12d8:	andeq	r0, r0, ip, ror #16
    12dc:	andeq	r0, r0, sl, lsl r5
    12e0:	andeq	r0, r0, r2, lsl r7
    12e4:	andeq	r0, r0, r4, asr r8
    12e8:	andeq	r0, r0, r2, lsl #10
    12ec:	andeq	r0, r0, r0, lsl #14
    12f0:	andeq	r0, r0, r0, lsr r8
    12f4:	ldrdeq	r0, [r0], -lr
    12f8:	andeq	r0, r0, r4, lsl #16
    12fc:			; <UNDEFINED> instruction: 0x000004b2
    1300:	andeq	r0, r0, ip, ror #15
    1304:	muleq	r0, r8, r4
    1308:			; <UNDEFINED> instruction: 0x000007b2
    130c:	andeq	r0, r0, r0, ror #8
    1310:	andeq	r0, r0, sl, lsr #13
    1314:	andeq	r0, r0, r4, ror #14
    1318:	andeq	r0, r0, r2, lsl r4
    131c:	muleq	r0, lr, r6
    1320:	andeq	r0, r0, ip, lsr r7
    1324:	andeq	r0, r0, sl, ror #7
    1328:	andeq	r0, r0, r6, lsr #14
    132c:	andeq	r0, r0, r8, lsr #13
    1330:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1334:	andeq	r0, r0, r6, lsr r6
    1338:	andeq	r0, r0, ip, lsl #14
    133c:			; <UNDEFINED> instruction: 0x000003ba
    1340:	ldrdeq	r0, [r0], -r2
    1344:	strdeq	r0, [r0], -r6
    1348:	muleq	r0, ip, r3
    134c:	andeq	r0, r0, ip, lsl #7
    1350:	ldrdeq	r0, [r0], -sl
    1354:	andeq	r0, r0, sl, asr #11
    1358:			; <UNDEFINED> instruction: 0x00010dba
    135c:	bleq	3d4a0 <log_oom_internal@plt+0x3c770>
    1360:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1364:	strbtmi	fp, [sl], -r2, lsl #24
    1368:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    136c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1370:	ldrmi	sl, [sl], #776	; 0x308
    1374:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1378:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    137c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1380:			; <UNDEFINED> instruction: 0xf85a4b06
    1384:	stmdami	r6, {r0, r1, ip, sp}
    1388:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    138c:	stc	7, cr15, [r0], #1020	; 0x3fc
    1390:	ldc	7, cr15, [lr], #-1020	; 0xfffffc04
    1394:	andeq	r0, r1, ip, lsl #23
    1398:	andeq	r0, r0, ip, asr #1
    139c:	andeq	r0, r0, r4, asr #1
    13a0:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    13a4:	ldr	r3, [pc, #20]	; 13c0 <log_oom_internal@plt+0x690>
    13a8:	ldr	r2, [pc, #20]	; 13c4 <log_oom_internal@plt+0x694>
    13ac:	add	r3, pc, r3
    13b0:	ldr	r2, [r3, r2]
    13b4:	cmp	r2, #0
    13b8:	bxeq	lr
    13bc:	b	ce8 <__gmon_start__@plt>
    13c0:	andeq	r0, r1, ip, ror #22
    13c4:	ldrdeq	r0, [r0], -r4
    13c8:	blmi	1d33e8 <log_oom_internal@plt+0x1d26b8>
    13cc:	bmi	1d25b4 <log_oom_internal@plt+0x1d1884>
    13d0:	addmi	r4, r3, #2063597568	; 0x7b000000
    13d4:	andle	r4, r3, sl, ror r4
    13d8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    13dc:	ldrmi	fp, [r8, -r3, lsl #2]
    13e0:	svclt	0x00004770
    13e4:	andeq	r0, r1, ip, lsr ip
    13e8:	andeq	r0, r1, r8, lsr ip
    13ec:	andeq	r0, r1, r8, asr #22
    13f0:	andeq	r0, r0, r8, asr #1
    13f4:	stmdbmi	r9, {r3, fp, lr}
    13f8:	bmi	2525e0 <log_oom_internal@plt+0x2518b0>
    13fc:	bne	2525e8 <log_oom_internal@plt+0x2518b8>
    1400:	svceq	0x00cb447a
    1404:			; <UNDEFINED> instruction: 0x01a1eb03
    1408:	andle	r1, r3, r9, asr #32
    140c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1410:	ldrmi	fp, [r8, -r3, lsl #2]
    1414:	svclt	0x00004770
    1418:	andeq	r0, r1, r0, lsl ip
    141c:	andeq	r0, r1, ip, lsl #24
    1420:	andeq	r0, r1, ip, lsl fp
    1424:	ldrdeq	r0, [r0], -r8
    1428:	blmi	2ae850 <log_oom_internal@plt+0x2adb20>
    142c:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1430:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1434:	blmi	26f9e8 <log_oom_internal@plt+0x26ecb8>
    1438:	ldrdlt	r5, [r3, -r3]!
    143c:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1440:			; <UNDEFINED> instruction: 0xf7ff6818
    1444:			; <UNDEFINED> instruction: 0xf7ffec5e
    1448:	blmi	1c134c <log_oom_internal@plt+0x1c061c>
    144c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1450:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1454:	ldrdeq	r0, [r1], -sl
    1458:	andeq	r0, r1, ip, ror #21
    145c:	ldrdeq	r0, [r0], -ip
    1460:			; <UNDEFINED> instruction: 0x00010bbe
    1464:			; <UNDEFINED> instruction: 0x00010bba
    1468:	svclt	0x0000e7c4
    146c:	addlt	fp, r7, r0, lsr r5
    1470:	bge	114518 <log_oom_internal@plt+0x1137e8>
    1474:	strcs	r4, [r0, #-2856]	; 0xfffff4d8
    1478:	stmdbmi	r8!, {r2, r3, r4, r5, r6, sl, lr}
    147c:	stmiapl	r3!, {r3, r5, fp, lr}^
    1480:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1484:	ldmdavs	fp, {r0, r1, r2, r5, sl, fp, lr}
    1488:			; <UNDEFINED> instruction: 0xf04f9305
    148c:	strls	r0, [r4, #-768]	; 0xfffffd00
    1490:	bl	ff2bf494 <log_oom_internal@plt+0xff2be764>
    1494:	adcmi	r4, r8, #124, 8	; 0x7c000000
    1498:	blmi	8f8158 <log_oom_internal@plt+0x8f7428>
    149c:	ldmdavs	sp, {r0, r1, r5, r6, r7, fp, ip, lr}
    14a0:	ldc	7, cr15, [ip], {255}	; 0xff
    14a4:	blmi	8700ec <log_oom_internal@plt+0x86f3bc>
    14a8:	movwls	r4, #13435	; 0x347b
    14ac:	ldc	7, cr15, [r6], {255}	; 0xff
    14b0:	ldmiblt	r0!, {r0, r1, r8, r9, fp, ip, pc}^
    14b4:	ldrbtmi	r4, [sl], #-2590	; 0xfffff5e2
    14b8:	andcs	r9, r1, r4, lsl #24
    14bc:	andls	r4, r0, #475136	; 0x74000
    14c0:	strls	r4, [r1], #-1578	; 0xfffff9d6
    14c4:	strcs	r4, [r0], #-1145	; 0xfffffb87
    14c8:	stc	7, cr15, [ip], #-1020	; 0xfffffc04
    14cc:			; <UNDEFINED> instruction: 0xf7ff9804
    14d0:	bmi	67c238 <log_oom_internal@plt+0x67b508>
    14d4:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
    14d8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    14dc:	subsmi	r9, sl, r5, lsl #22
    14e0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    14e4:			; <UNDEFINED> instruction: 0x4620d113
    14e8:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
    14ec:	ldrbtmi	r4, [fp], #-2835	; 0xfffff4ed
    14f0:	bmi	4fb464 <log_oom_internal@plt+0x4fa734>
    14f4:			; <UNDEFINED> instruction: 0xe7df447a
    14f8:			; <UNDEFINED> instruction: 0x46284912
    14fc:	eorcs	r4, r5, #18432	; 0x4800
    1500:	ldrbtmi	r4, [fp], #-1145	; 0xfffffb87
    1504:			; <UNDEFINED> instruction: 0xf7ff3103
    1508:			; <UNDEFINED> instruction: 0x4604ec14
    150c:			; <UNDEFINED> instruction: 0xf7ffe7de
    1510:	svclt	0x0000eb86
    1514:	andeq	r0, r1, r4, lsr #21
    1518:	andeq	r0, r0, r4, lsr #1
    151c:	andeq	r0, r0, r8, lsr #2
    1520:	andeq	r0, r0, sl, lsr #2
    1524:	andeq	r0, r1, r8, lsl #21
    1528:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    152c:	andeq	r0, r0, ip, lsr #8
    1530:	andeq	r0, r0, lr, lsl r4
    1534:	andeq	r0, r0, r0, lsl r1
    1538:	andeq	r0, r1, r6, asr #20
    153c:	andeq	r0, r0, r6, lsr #1
    1540:	andeq	r0, r0, ip, lsr #1
    1544:	strheq	r0, [r0], -ip
    1548:	andeq	r0, r0, sl, lsl #8
    154c:	mvnsmi	lr, #737280	; 0xb4000
    1550:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1554:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1558:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    155c:	b	ffebf560 <log_oom_internal@plt+0xffebe830>
    1560:	blne	1d9275c <log_oom_internal@plt+0x1d91a2c>
    1564:	strhle	r1, [sl], -r6
    1568:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    156c:	svccc	0x0004f855
    1570:	strbmi	r3, [sl], -r1, lsl #8
    1574:	ldrtmi	r4, [r8], -r1, asr #12
    1578:	adcmi	r4, r6, #152, 14	; 0x2600000
    157c:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1580:	svclt	0x000083f8
    1584:	andeq	r0, r1, lr, lsr #16
    1588:	andeq	r0, r1, r4, lsr #16
    158c:	svclt	0x00004770

Disassembly of section .fini:

00001590 <.fini>:
    1590:	push	{r3, lr}
    1594:	pop	{r3, pc}
