Analysis & Synthesis report for game_level
Tue Nov 08 22:28:17 2022
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |game_level|kbd_pack:inst4|kbd:inst|LPF:inst|present_state
 10. State Machine - |game_level|kbd_pack:inst4|kbd:inst|bitrec:inst4|present_state
 11. State Machine - |game_level|kbd_pack:inst4|kbd:inst|byterec:inst23|present_state
 12. State Machine - |game_level|txt_state_gen:inst5|present_state
 13. State Machine - |game_level|done_trans:inst24|present_state
 14. State Machine - |game_level|uart_pack:inst2|uart_complete:inst1|receiver:inst10|present_state
 15. State Machine - |game_level|uart_pack:inst2|uart_complete:inst1|transmitter:inst9|present_state
 16. Registers Removed During Synthesis
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for chr_state_gen8:inst10|LPM_ROM:r1|altrom:srom|altsyncram:rom_block|altsyncram_gb01:auto_generated
 21. Parameter Settings for User Entity Instance: pipe:inst11
 22. Parameter Settings for User Entity Instance: pipe:inst15
 23. Parameter Settings for User Entity Instance: uart_pack:inst2|BUSMUX:inst2
 24. Parameter Settings for User Entity Instance: uart_pack:inst2|BUSMUX:inst3
 25. Parameter Settings for User Entity Instance: uart_pack:inst2|BUSMUX:inst
 26. Parameter Settings for User Entity Instance: pipe:inst18
 27. Parameter Settings for User Entity Instance: chr_state_gen8:inst10|LPM_ROM:r1
 28. Parameter Settings for User Entity Instance: pipe:inst17
 29. Parameter Settings for User Entity Instance: BUSMUX:inst14
 30. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 08 22:28:17 2022        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; game_level                                   ;
; Top-level Entity Name              ; game_level                                   ;
; Family                             ; Cyclone III                                  ;
; Total logic elements               ; 741                                          ;
;     Total combinational functions  ; 609                                          ;
;     Dedicated logic registers      ; 308                                          ;
; Total registers                    ; 308                                          ;
; Total pins                         ; 63                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 4,096                                        ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; game_level         ; game_level         ;
; Family name                                                                ; Cyclone III        ; Stratix II         ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_2008          ; VHDL_1993          ;
; Type of Retiming Performed During Resynthesis                              ; Full               ;                    ;
; Resynthesis Optimization Effort                                            ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                                   ; Normal             ;                    ;
; Use Generated Physical Constraints File                                    ; On                 ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                       ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                   ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------+
; reg6.vhd                         ; yes             ; User VHDL File                         ; C:/VHDL/Work/game_project/reg6.vhd                             ;
; uart_to_vga.vhd                  ; yes             ; User VHDL File                         ; C:/VHDL/Work/game_project/uart_to_vga.vhd                      ;
; bitrec.vhd                       ; yes             ; User VHDL File                         ; C:/VHDL/Work/game_project/bitrec.vhd                           ;
; byterec.vhd                      ; yes             ; User VHDL File                         ; C:/VHDL/Work/game_project/byterec.vhd                          ;
; chr_state_gen8.vhd               ; yes             ; User VHDL File                         ; C:/VHDL/Work/game_project/chr_state_gen8.vhd                   ;
; done_trans.vhd                   ; yes             ; User VHDL File                         ; C:/VHDL/Work/game_project/done_trans.vhd                       ;
; dup4.vhd                         ; yes             ; User VHDL File                         ; C:/VHDL/Work/game_project/dup4.vhd                             ;
; game_level.bdf                   ; yes             ; User Block Diagram/Schematic File      ; C:/VHDL/Work/game_project/game_level.bdf                       ;
; HEXSS.vhd                        ; yes             ; User VHDL File                         ; C:/VHDL/Work/game_project/HEXSS.vhd                            ;
; kbd.bdf                          ; yes             ; User Block Diagram/Schematic File      ; C:/VHDL/Work/game_project/kbd.bdf                              ;
; kbd_pack.bdf                     ; yes             ; User Block Diagram/Schematic File      ; C:/VHDL/Work/game_project/kbd_pack.bdf                         ;
; LPF.vhd                          ; yes             ; User VHDL File                         ; C:/VHDL/Work/game_project/LPF.vhd                              ;
; pipe.vhd                         ; yes             ; User VHDL File                         ; C:/VHDL/Work/game_project/pipe.vhd                             ;
; receiver.vhd                     ; yes             ; User VHDL File                         ; C:/VHDL/Work/game_project/receiver.vhd                         ;
; reg8.vhd                         ; yes             ; User VHDL File                         ; C:/VHDL/Work/game_project/reg8.vhd                             ;
; rise.vhd                         ; yes             ; User VHDL File                         ; C:/VHDL/Work/game_project/rise.vhd                             ;
; transmitter.vhd                  ; yes             ; User VHDL File                         ; C:/VHDL/Work/game_project/transmitter.vhd                      ;
; txt_state_gen.vhd                ; yes             ; User VHDL File                         ; C:/VHDL/Work/game_project/txt_state_gen.vhd                    ;
; uart_complete.bdf                ; yes             ; User Block Diagram/Schematic File      ; C:/VHDL/Work/game_project/uart_complete.bdf                    ;
; uart_pack.bdf                    ; yes             ; User Block Diagram/Schematic File      ; C:/VHDL/Work/game_project/uart_pack.bdf                        ;
; vgasync.vhd                      ; yes             ; User VHDL File                         ; C:/VHDL/Work/game_project/vgasync.vhd                          ;
; busmux.tdf                       ; yes             ; Megafunction                           ; c:/vhdl/quartos/quartus/libraries/megafunctions/busmux.tdf     ;
; lpm_mux.tdf                      ; yes             ; Megafunction                           ; c:/vhdl/quartos/quartus/libraries/megafunctions/lpm_mux.tdf    ;
; db/mux_1qc.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/VHDL/Work/game_project/db/mux_1qc.tdf                       ;
; db/mux_5qc.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/VHDL/Work/game_project/db/mux_5qc.tdf                       ;
; lpm_rom.tdf                      ; yes             ; Megafunction                           ; c:/vhdl/quartos/quartus/libraries/megafunctions/lpm_rom.tdf    ;
; altrom.tdf                       ; yes             ; Megafunction                           ; c:/vhdl/quartos/quartus/libraries/megafunctions/altrom.tdf     ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/vhdl/quartos/quartus/libraries/megafunctions/altsyncram.tdf ;
; db/altsyncram_gb01.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/VHDL/Work/game_project/db/altsyncram_gb01.tdf               ;
; chrgen8.mif                      ; yes             ; Auto-Found Memory Initialization File  ; C:/VHDL/Work/game_project/chrgen8.mif                          ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 741    ;
;                                             ;        ;
; Total combinational functions               ; 609    ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 394    ;
;     -- 3 input functions                    ; 90     ;
;     -- <=2 input functions                  ; 125    ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 553    ;
;     -- arithmetic mode                      ; 56     ;
;                                             ;        ;
; Total registers                             ; 308    ;
;     -- Dedicated logic registers            ; 308    ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 63     ;
; Total memory bits                           ; 4096   ;
; Maximum fan-out node                        ; inst12 ;
; Maximum fan-out                             ; 309    ;
; Total fan-out                               ; 3299   ;
; Average fan-out                             ; 3.16   ;
+---------------------------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                       ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                          ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------+--------------+
; |game_level                                     ; 609 (2)           ; 308 (1)      ; 4096        ; 0            ; 0       ; 0         ; 63   ; 0            ; |game_level                                                                                                  ; work         ;
;    |busmux:inst14|                              ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game_level|busmux:inst14                                                                                    ;              ;
;       |lpm_mux:$00000|                          ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game_level|busmux:inst14|lpm_mux:$00000                                                                     ;              ;
;          |mux_5qc:auto_generated|               ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game_level|busmux:inst14|lpm_mux:$00000|mux_5qc:auto_generated                                              ;              ;
;    |chr_state_gen8:inst10|                      ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |game_level|chr_state_gen8:inst10                                                                            ;              ;
;       |lpm_rom:r1|                              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |game_level|chr_state_gen8:inst10|lpm_rom:r1                                                                 ;              ;
;          |altrom:srom|                          ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |game_level|chr_state_gen8:inst10|lpm_rom:r1|altrom:srom                                                     ;              ;
;             |altsyncram:rom_block|              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |game_level|chr_state_gen8:inst10|lpm_rom:r1|altrom:srom|altsyncram:rom_block                                ;              ;
;                |altsyncram_gb01:auto_generated| ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |game_level|chr_state_gen8:inst10|lpm_rom:r1|altrom:srom|altsyncram:rom_block|altsyncram_gb01:auto_generated ;              ;
;    |done_trans:inst24|                          ; 21 (21)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game_level|done_trans:inst24                                                                                ;              ;
;    |dup4:inst3|                                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game_level|dup4:inst3                                                                                       ;              ;
;    |kbd_pack:inst4|                             ; 73 (0)            ; 65 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game_level|kbd_pack:inst4                                                                                   ;              ;
;       |hexss:inst6|                             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game_level|kbd_pack:inst4|hexss:inst6                                                                       ;              ;
;       |hexss:inst7|                             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game_level|kbd_pack:inst4|hexss:inst7                                                                       ;              ;
;       |kbd:inst|                                ; 59 (0)            ; 57 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game_level|kbd_pack:inst4|kbd:inst                                                                          ;              ;
;          |LPF:inst|                             ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game_level|kbd_pack:inst4|kbd:inst|LPF:inst                                                                 ;              ;
;          |bitrec:inst4|                         ; 28 (28)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game_level|kbd_pack:inst4|kbd:inst|bitrec:inst4                                                             ;              ;
;          |byterec:inst23|                       ; 23 (23)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game_level|kbd_pack:inst4|kbd:inst|byterec:inst23                                                           ;              ;
;       |reg8:inst1|                              ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game_level|kbd_pack:inst4|reg8:inst1                                                                        ;              ;
;    |pipe:inst11|                                ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game_level|pipe:inst11                                                                                      ;              ;
;    |pipe:inst15|                                ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game_level|pipe:inst15                                                                                      ;              ;
;    |pipe:inst17|                                ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game_level|pipe:inst17                                                                                      ;              ;
;    |pipe:inst18|                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game_level|pipe:inst18                                                                                      ;              ;
;    |txt_state_gen:inst5|                        ; 322 (322)         ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game_level|txt_state_gen:inst5                                                                              ;              ;
;    |uart_pack:inst2|                            ; 104 (0)           ; 78 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game_level|uart_pack:inst2                                                                                  ;              ;
;       |busmux:inst2|                            ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game_level|uart_pack:inst2|busmux:inst2                                                                     ;              ;
;          |lpm_mux:$00000|                       ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game_level|uart_pack:inst2|busmux:inst2|lpm_mux:$00000                                                      ;              ;
;             |mux_1qc:auto_generated|            ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game_level|uart_pack:inst2|busmux:inst2|lpm_mux:$00000|mux_1qc:auto_generated                               ;              ;
;       |busmux:inst3|                            ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game_level|uart_pack:inst2|busmux:inst3                                                                     ;              ;
;          |lpm_mux:$00000|                       ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game_level|uart_pack:inst2|busmux:inst3|lpm_mux:$00000                                                      ;              ;
;             |mux_1qc:auto_generated|            ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game_level|uart_pack:inst2|busmux:inst3|lpm_mux:$00000|mux_1qc:auto_generated                               ;              ;
;       |hexss:inst8|                             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game_level|uart_pack:inst2|hexss:inst8                                                                      ;              ;
;       |hexss:inst9|                             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game_level|uart_pack:inst2|hexss:inst9                                                                      ;              ;
;       |uart_complete:inst1|                     ; 80 (0)            ; 78 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game_level|uart_pack:inst2|uart_complete:inst1                                                              ;              ;
;          |receiver:inst10|                      ; 38 (38)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game_level|uart_pack:inst2|uart_complete:inst1|receiver:inst10                                              ;              ;
;          |rise:inst1|                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game_level|uart_pack:inst2|uart_complete:inst1|rise:inst1                                                   ;              ;
;          |transmitter:inst9|                    ; 42 (42)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game_level|uart_pack:inst2|uart_complete:inst1|transmitter:inst9                                            ;              ;
;    |uart_to_vga:inst6|                          ; 29 (29)           ; 60 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game_level|uart_to_vga:inst6                                                                                ;              ;
;       |reg6:u0|                                 ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game_level|uart_to_vga:inst6|reg6:u0                                                                        ;              ;
;       |reg6:u1|                                 ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game_level|uart_to_vga:inst6|reg6:u1                                                                        ;              ;
;       |reg6:u2|                                 ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game_level|uart_to_vga:inst6|reg6:u2                                                                        ;              ;
;       |reg6:u3|                                 ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game_level|uart_to_vga:inst6|reg6:u3                                                                        ;              ;
;       |reg6:u4|                                 ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game_level|uart_to_vga:inst6|reg6:u4                                                                        ;              ;
;       |reg6:u5|                                 ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game_level|uart_to_vga:inst6|reg6:u5                                                                        ;              ;
;       |reg6:u6|                                 ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game_level|uart_to_vga:inst6|reg6:u6                                                                        ;              ;
;       |reg6:u7|                                 ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game_level|uart_to_vga:inst6|reg6:u7                                                                        ;              ;
;       |reg6:u8|                                 ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game_level|uart_to_vga:inst6|reg6:u8                                                                        ;              ;
;       |reg6:u9|                                 ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game_level|uart_to_vga:inst6|reg6:u9                                                                        ;              ;
;    |vgasync:inst|                               ; 44 (44)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game_level|vgasync:inst                                                                                     ;              ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-------------+
; Name                                                                                                        ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF         ;
+-------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-------------+
; chr_state_gen8:inst10|lpm_rom:r1|altrom:srom|altsyncram:rom_block|altsyncram_gb01:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 4096         ; 1            ; --           ; --           ; 4096 ; CHRGEN8.MIF ;
+-------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |game_level|kbd_pack:inst4|kbd:inst|LPF:inst|present_state                                                                                                                ;
+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+
; Name               ; present_state.H2L3 ; present_state.H2L2 ; present_state.H2L1 ; present_state.HIGH ; present_state.L2H3 ; present_state.L2H2 ; present_state.L2H1 ; present_state.LOW ;
+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+
; present_state.LOW  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ;
; present_state.L2H1 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 1                 ;
; present_state.L2H2 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 1                 ;
; present_state.L2H3 ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 1                 ;
; present_state.HIGH ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 1                 ;
; present_state.H2L1 ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                 ;
; present_state.H2L2 ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                 ;
; present_state.H2L3 ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                 ;
+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |game_level|kbd_pack:inst4|kbd:inst|bitrec:inst4|present_state                                                                                                                                                                       ;
+--------------------------+------------------------+------------------------+--------------------------+------------------------+-----------------------+-------------------------+------------------------+---------------------+--------------------+
; Name                     ; present_state.last_low ; present_state.tell_out ; present_state.update_out ; present_state.chk_data ; present_state.low_clk ; present_state.cnt_shift ; present_state.high_clk ; present_state.start ; present_state.idle ;
+--------------------------+------------------------+------------------------+--------------------------+------------------------+-----------------------+-------------------------+------------------------+---------------------+--------------------+
; present_state.idle       ; 0                      ; 0                      ; 0                        ; 0                      ; 0                     ; 0                       ; 0                      ; 0                   ; 0                  ;
; present_state.start      ; 0                      ; 0                      ; 0                        ; 0                      ; 0                     ; 0                       ; 0                      ; 1                   ; 1                  ;
; present_state.high_clk   ; 0                      ; 0                      ; 0                        ; 0                      ; 0                     ; 0                       ; 1                      ; 0                   ; 1                  ;
; present_state.cnt_shift  ; 0                      ; 0                      ; 0                        ; 0                      ; 0                     ; 1                       ; 0                      ; 0                   ; 1                  ;
; present_state.low_clk    ; 0                      ; 0                      ; 0                        ; 0                      ; 1                     ; 0                       ; 0                      ; 0                   ; 1                  ;
; present_state.chk_data   ; 0                      ; 0                      ; 0                        ; 1                      ; 0                     ; 0                       ; 0                      ; 0                   ; 1                  ;
; present_state.update_out ; 0                      ; 0                      ; 1                        ; 0                      ; 0                     ; 0                       ; 0                      ; 0                   ; 1                  ;
; present_state.tell_out   ; 0                      ; 1                      ; 0                        ; 0                      ; 0                     ; 0                       ; 0                      ; 0                   ; 1                  ;
; present_state.last_low   ; 1                      ; 0                      ; 0                        ; 0                      ; 0                     ; 0                       ; 0                      ; 0                   ; 1                  ;
+--------------------------+------------------------+------------------------+--------------------------+------------------------+-----------------------+-------------------------+------------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |game_level|kbd_pack:inst4|kbd:inst|byterec:inst23|present_state                                                                                                                                                                                                                    ;
+------------------------------+------------------------------+----------------------------+--------------------------+------------------------+-------------------------+--------------------------+------------------------+------------------------+--------------------------+--------------------+
; Name                         ; present_state.sample_ext_rel ; present_state.wait_ext_rel ; present_state.sample_ext ; present_state.wait_ext ; present_state.new_break ; present_state.sample_rel ; present_state.wait_rel ; present_state.new_make ; present_state.sample_nor ; present_state.idle ;
+------------------------------+------------------------------+----------------------------+--------------------------+------------------------+-------------------------+--------------------------+------------------------+------------------------+--------------------------+--------------------+
; present_state.idle           ; 0                            ; 0                          ; 0                        ; 0                      ; 0                       ; 0                        ; 0                      ; 0                      ; 0                        ; 0                  ;
; present_state.sample_nor     ; 0                            ; 0                          ; 0                        ; 0                      ; 0                       ; 0                        ; 0                      ; 0                      ; 1                        ; 1                  ;
; present_state.new_make       ; 0                            ; 0                          ; 0                        ; 0                      ; 0                       ; 0                        ; 0                      ; 1                      ; 0                        ; 1                  ;
; present_state.wait_rel       ; 0                            ; 0                          ; 0                        ; 0                      ; 0                       ; 0                        ; 1                      ; 0                      ; 0                        ; 1                  ;
; present_state.sample_rel     ; 0                            ; 0                          ; 0                        ; 0                      ; 0                       ; 1                        ; 0                      ; 0                      ; 0                        ; 1                  ;
; present_state.new_break      ; 0                            ; 0                          ; 0                        ; 0                      ; 1                       ; 0                        ; 0                      ; 0                      ; 0                        ; 1                  ;
; present_state.wait_ext       ; 0                            ; 0                          ; 0                        ; 1                      ; 0                       ; 0                        ; 0                      ; 0                      ; 0                        ; 1                  ;
; present_state.sample_ext     ; 0                            ; 0                          ; 1                        ; 0                      ; 0                       ; 0                        ; 0                      ; 0                      ; 0                        ; 1                  ;
; present_state.wait_ext_rel   ; 0                            ; 1                          ; 0                        ; 0                      ; 0                       ; 0                        ; 0                      ; 0                      ; 0                        ; 1                  ;
; present_state.sample_ext_rel ; 1                            ; 0                          ; 0                        ; 0                      ; 0                       ; 0                        ; 0                      ; 0                      ; 0                        ; 1                  ;
+------------------------------+------------------------------+----------------------------+--------------------------+------------------------+-------------------------+--------------------------+------------------------+------------------------+--------------------------+--------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |game_level|txt_state_gen:inst5|present_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+--------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+--------------------+----------------------+
; Name                 ; present_state.done ; present_state.wrong9 ; present_state.check9 ; present_state.wrong8 ; present_state.check8 ; present_state.wrong7 ; present_state.check7 ; present_state.wrong6 ; present_state.check6 ; present_state.wrong5 ; present_state.check5 ; present_state.wrong4 ; present_state.check4 ; present_state.wrong3 ; present_state.check3 ; present_state.wrong2 ; present_state.check2 ; present_state.wrong1 ; present_state.check1 ; present_state.wrong0 ; present_state.idle ; present_state.check0 ;
+----------------------+--------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+--------------------+----------------------+
; present_state.check0 ; 0                  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                  ; 0                    ;
; present_state.idle   ; 0                  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                  ; 1                    ;
; present_state.wrong0 ; 0                  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                  ; 1                    ;
; present_state.check1 ; 0                  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                  ; 1                    ;
; present_state.wrong1 ; 0                  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                  ; 1                    ;
; present_state.check2 ; 0                  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                  ; 1                    ;
; present_state.wrong2 ; 0                  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                  ; 1                    ;
; present_state.check3 ; 0                  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                  ; 1                    ;
; present_state.wrong3 ; 0                  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                  ; 1                    ;
; present_state.check4 ; 0                  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                  ; 1                    ;
; present_state.wrong4 ; 0                  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                  ; 1                    ;
; present_state.check5 ; 0                  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                  ; 1                    ;
; present_state.wrong5 ; 0                  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                  ; 1                    ;
; present_state.check6 ; 0                  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                  ; 1                    ;
; present_state.wrong6 ; 0                  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                  ; 1                    ;
; present_state.check7 ; 0                  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                  ; 1                    ;
; present_state.wrong7 ; 0                  ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                  ; 1                    ;
; present_state.check8 ; 0                  ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                  ; 1                    ;
; present_state.wrong8 ; 0                  ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                  ; 1                    ;
; present_state.check9 ; 0                  ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                  ; 1                    ;
; present_state.wrong9 ; 0                  ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                  ; 1                    ;
; present_state.done   ; 1                  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                  ; 1                    ;
+----------------------+--------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+--------------------+----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |game_level|done_trans:inst24|present_state                                                                                                                                                                                                      ;
+------------------------------+------------------------------+----------------------------+----------------------------+-----------------------------+----------------------------+-----------------------------+----------------------------+--------------------+
; Name                         ; present_state.seventh_letter ; present_state.sixth_letter ; present_state.fifth_letter ; present_state.fourth_letter ; present_state.third_letter ; present_state.second_letter ; present_state.first_letter ; present_state.idle ;
+------------------------------+------------------------------+----------------------------+----------------------------+-----------------------------+----------------------------+-----------------------------+----------------------------+--------------------+
; present_state.idle           ; 0                            ; 0                          ; 0                          ; 0                           ; 0                          ; 0                           ; 0                          ; 0                  ;
; present_state.first_letter   ; 0                            ; 0                          ; 0                          ; 0                           ; 0                          ; 0                           ; 1                          ; 1                  ;
; present_state.second_letter  ; 0                            ; 0                          ; 0                          ; 0                           ; 0                          ; 1                           ; 0                          ; 1                  ;
; present_state.third_letter   ; 0                            ; 0                          ; 0                          ; 0                           ; 1                          ; 0                           ; 0                          ; 1                  ;
; present_state.fourth_letter  ; 0                            ; 0                          ; 0                          ; 1                           ; 0                          ; 0                           ; 0                          ; 1                  ;
; present_state.fifth_letter   ; 0                            ; 0                          ; 1                          ; 0                           ; 0                          ; 0                           ; 0                          ; 1                  ;
; present_state.sixth_letter   ; 0                            ; 1                          ; 0                          ; 0                           ; 0                          ; 0                           ; 0                          ; 1                  ;
; present_state.seventh_letter ; 1                            ; 0                          ; 0                          ; 0                           ; 0                          ; 0                           ; 0                          ; 1                  ;
+------------------------------+------------------------------+----------------------------+----------------------------+-----------------------------+----------------------------+-----------------------------+----------------------------+--------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |game_level|uart_pack:inst2|uart_complete:inst1|receiver:inst10|present_state                                                                                                                                                                                                                      ;
+--------------------------+--------------------------+------------------------+--------------------------+------------------------+-------------------------+--------------------------+------------------------+-------------------------+-------------------------+--------------------------+--------------------+
; Name                     ; present_state.break_wait ; present_state.tell_out ; present_state.update_out ; present_state.stop_chk ; present_state.stop_wait ; present_state.data_count ; present_state.data_chk ; present_state.data_wait ; present_state.start_chk ; present_state.start_wait ; present_state.idle ;
+--------------------------+--------------------------+------------------------+--------------------------+------------------------+-------------------------+--------------------------+------------------------+-------------------------+-------------------------+--------------------------+--------------------+
; present_state.idle       ; 0                        ; 0                      ; 0                        ; 0                      ; 0                       ; 0                        ; 0                      ; 0                       ; 0                       ; 0                        ; 0                  ;
; present_state.start_wait ; 0                        ; 0                      ; 0                        ; 0                      ; 0                       ; 0                        ; 0                      ; 0                       ; 0                       ; 1                        ; 1                  ;
; present_state.start_chk  ; 0                        ; 0                      ; 0                        ; 0                      ; 0                       ; 0                        ; 0                      ; 0                       ; 1                       ; 0                        ; 1                  ;
; present_state.data_wait  ; 0                        ; 0                      ; 0                        ; 0                      ; 0                       ; 0                        ; 0                      ; 1                       ; 0                       ; 0                        ; 1                  ;
; present_state.data_chk   ; 0                        ; 0                      ; 0                        ; 0                      ; 0                       ; 0                        ; 1                      ; 0                       ; 0                       ; 0                        ; 1                  ;
; present_state.data_count ; 0                        ; 0                      ; 0                        ; 0                      ; 0                       ; 1                        ; 0                      ; 0                       ; 0                       ; 0                        ; 1                  ;
; present_state.stop_wait  ; 0                        ; 0                      ; 0                        ; 0                      ; 1                       ; 0                        ; 0                      ; 0                       ; 0                       ; 0                        ; 1                  ;
; present_state.stop_chk   ; 0                        ; 0                      ; 0                        ; 1                      ; 0                       ; 0                        ; 0                      ; 0                       ; 0                       ; 0                        ; 1                  ;
; present_state.update_out ; 0                        ; 0                      ; 1                        ; 0                      ; 0                       ; 0                        ; 0                      ; 0                       ; 0                       ; 0                        ; 1                  ;
; present_state.tell_out   ; 0                        ; 1                      ; 0                        ; 0                      ; 0                       ; 0                        ; 0                      ; 0                       ; 0                       ; 0                        ; 1                  ;
; present_state.break_wait ; 1                        ; 0                      ; 0                        ; 0                      ; 0                       ; 0                        ; 0                      ; 0                       ; 0                       ; 0                        ; 1                  ;
+--------------------------+--------------------------+------------------------+--------------------------+------------------------+-------------------------+--------------------------+------------------------+-------------------------+-------------------------+--------------------------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |game_level|uart_pack:inst2|uart_complete:inst1|transmitter:inst9|present_state                                                                                                                                   ;
+-------------------------------+------------------------------+---------------------------+------------------------+------------------------------+---------------------------+-------------------------------+--------------------+
; Name                          ; present_state.write_din_stop ; present_state.shift_count ; present_state.test_eoc ; present_state.write_din_data ; present_state.clear_timer ; present_state.write_din_start ; present_state.idle ;
+-------------------------------+------------------------------+---------------------------+------------------------+------------------------------+---------------------------+-------------------------------+--------------------+
; present_state.idle            ; 0                            ; 0                         ; 0                      ; 0                            ; 0                         ; 0                             ; 0                  ;
; present_state.write_din_start ; 0                            ; 0                         ; 0                      ; 0                            ; 0                         ; 1                             ; 1                  ;
; present_state.clear_timer     ; 0                            ; 0                         ; 0                      ; 0                            ; 1                         ; 0                             ; 1                  ;
; present_state.write_din_data  ; 0                            ; 0                         ; 0                      ; 1                            ; 0                         ; 0                             ; 1                  ;
; present_state.test_eoc        ; 0                            ; 0                         ; 1                      ; 0                            ; 0                         ; 0                             ; 1                  ;
; present_state.shift_count     ; 0                            ; 1                         ; 0                      ; 0                            ; 0                         ; 0                             ; 1                  ;
; present_state.write_din_stop  ; 1                            ; 0                         ; 0                      ; 0                            ; 0                         ; 0                             ; 1                  ;
+-------------------------------+------------------------------+---------------------------+------------------------+------------------------------+---------------------------+-------------------------------+--------------------+


+--------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                     ;
+---------------------------------------------------------------+----------------------------------------+
; Register name                                                 ; Reason for Removal                     ;
+---------------------------------------------------------------+----------------------------------------+
; uart_pack:inst2|uart_complete:inst1|transmitter:inst9|dint[7] ; Stuck at GND due to stuck port data_in ;
; kbd_pack:inst4|kbd:inst|LPF:inst|present_state.H2L3           ; Lost fanout                            ;
; Total Number of Removed Registers = 2                         ;                                        ;
+---------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 308   ;
; Number of registers using Synchronous Clear  ; 42    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 291   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 133   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------+
; Inverted Register Statistics                                       ;
+----------------------------------------------------------+---------+
; Inverted Register                                        ; Fan out ;
+----------------------------------------------------------+---------+
; uart_pack:inst2|uart_complete:inst1|transmitter:inst9|tx ; 2       ;
; uart_to_vga:inst6|reg6:u9|dout[5]                        ; 3       ;
; uart_to_vga:inst6|reg6:u6|dout[4]                        ; 4       ;
; uart_to_vga:inst6|reg6:u6|dout[5]                        ; 4       ;
; uart_to_vga:inst6|reg6:u9|dout[4]                        ; 5       ;
; uart_to_vga:inst6|reg6:u8|dout[4]                        ; 4       ;
; uart_to_vga:inst6|reg6:u7|dout[5]                        ; 5       ;
; uart_to_vga:inst6|reg6:u7|dout[4]                        ; 5       ;
; uart_to_vga:inst6|reg6:u8|dout[5]                        ; 6       ;
; vgasync:inst|sync_h                                      ; 1       ;
; vgasync:inst|sync_v                                      ; 1       ;
; uart_to_vga:inst6|reg6:u0|dout[4]                        ; 4       ;
; uart_to_vga:inst6|reg6:u4|dout[4]                        ; 4       ;
; uart_to_vga:inst6|reg6:u2|dout[4]                        ; 4       ;
; uart_to_vga:inst6|reg6:u5|dout[4]                        ; 4       ;
; uart_to_vga:inst6|reg6:u3|dout[4]                        ; 4       ;
; uart_to_vga:inst6|reg6:u1|dout[4]                        ; 4       ;
; uart_to_vga:inst6|reg6:u0|dout[5]                        ; 4       ;
; uart_to_vga:inst6|reg6:u4|dout[5]                        ; 4       ;
; uart_to_vga:inst6|reg6:u2|dout[5]                        ; 4       ;
; uart_to_vga:inst6|reg6:u5|dout[5]                        ; 4       ;
; uart_to_vga:inst6|reg6:u3|dout[5]                        ; 4       ;
; uart_to_vga:inst6|reg6:u1|dout[5]                        ; 4       ;
; vgasync:inst|video                                       ; 1       ;
; Total number of inverted registers = 24                  ;         ;
+----------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |game_level|kbd_pack:inst4|kbd:inst|bitrec:inst4|shift_reg[5]             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |game_level|uart_pack:inst2|uart_complete:inst1|transmitter:inst9|dint[3] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |game_level|uart_pack:inst2|uart_complete:inst1|transmitter:inst9|dint[2] ;
; 67:1               ; 2 bits    ; 88 LEs        ; 18 LEs               ; 70 LEs                 ; Yes        ; |game_level|txt_state_gen:inst5|state[0]                                  ;
; 130:1              ; 2 bits    ; 172 LEs       ; 22 LEs               ; 150 LEs                ; Yes        ; |game_level|txt_state_gen:inst5|char_code[5]                              ;
; 131:1              ; 4 bits    ; 348 LEs       ; 48 LEs               ; 300 LEs                ; Yes        ; |game_level|txt_state_gen:inst5|char_code[4]                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for chr_state_gen8:inst10|LPM_ROM:r1|altrom:srom|altsyncram:rom_block|altsyncram_gb01:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipe:inst11 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; depth          ; 2     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipe:inst15 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; depth          ; 2     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_pack:inst2|BUSMUX:inst2 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 4     ; Untyped                                          ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_pack:inst2|BUSMUX:inst3 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 4     ; Untyped                                          ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_pack:inst2|BUSMUX:inst ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; WIDTH          ; 8     ; Untyped                                         ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipe:inst18 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; depth          ; 1     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: chr_state_gen8:inst10|LPM_ROM:r1 ;
+------------------------+--------------+---------------------------------------+
; Parameter Name         ; Value        ; Type                                  ;
+------------------------+--------------+---------------------------------------+
; LPM_WIDTH              ; 1            ; Signed Integer                        ;
; LPM_WIDTHAD            ; 12           ; Signed Integer                        ;
; LPM_NUMWORDS           ; 4096         ; Signed Integer                        ;
; LPM_ADDRESS_CONTROL    ; UNREGISTERED ; Untyped                               ;
; LPM_OUTDATA            ; REGISTERED   ; Untyped                               ;
; LPM_FILE               ; CHRGEN8.MIF  ; Untyped                               ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                        ;
+------------------------+--------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipe:inst17 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; depth          ; 2     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst14 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 8     ; Untyped                           ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Nov 08 22:28:11 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vhdl_type_game -c game_level
Info: Found 2 design units, including 0 entities, in source file connectors.vhd
    Info: Found design unit 1: connectors
    Info: Found design unit 2: connectors-body
Info: Found 2 design units, including 1 entities, in source file reg6.vhd
    Info: Found design unit 1: reg6-arc_reg6
    Info: Found entity 1: reg6
Info: Found 2 design units, including 1 entities, in source file uart_to_vga.vhd
    Info: Found design unit 1: uart_to_vga-arc_uart_to_vga
    Info: Found entity 1: uart_to_vga
Info: Found 2 design units, including 1 entities, in source file bitrec.vhd
    Info: Found design unit 1: bitrec-arc_bitrec
    Info: Found entity 1: bitrec
Info: Found 2 design units, including 1 entities, in source file byterec.vhd
    Info: Found design unit 1: byterec-arc_byterec
    Info: Found entity 1: byterec
Info: Found 2 design units, including 1 entities, in source file chr_state_gen8.vhd
    Info: Found design unit 1: chr_state_gen8-arc_chr_state_gen8
    Info: Found entity 1: chr_state_gen8
Info: Found 2 design units, including 1 entities, in source file done_trans.vhd
    Info: Found design unit 1: done_trans-arc_done_trans
    Info: Found entity 1: done_trans
Info: Found 2 design units, including 1 entities, in source file dup4.vhd
    Info: Found design unit 1: dup4-arc_dup4
    Info: Found entity 1: dup4
Info: Found 1 design units, including 1 entities, in source file game_level.bdf
    Info: Found entity 1: game_level
Info: Found 2 design units, including 1 entities, in source file hexss.vhd
    Info: Found design unit 1: hexss-arc_hexss
    Info: Found entity 1: hexss
Info: Found 1 design units, including 1 entities, in source file kbd.bdf
    Info: Found entity 1: kbd
Info: Found 1 design units, including 1 entities, in source file kbd_pack.bdf
    Info: Found entity 1: kbd_pack
Info: Found 2 design units, including 1 entities, in source file lpf.vhd
    Info: Found design unit 1: LPF-arc_LPF
    Info: Found entity 1: LPF
Info: Found 2 design units, including 1 entities, in source file pipe.vhd
    Info: Found design unit 1: pipe-arc_pipe
    Info: Found entity 1: pipe
Info: Found 3 design units, including 1 entities, in source file receiver.vhd
    Info: Found design unit 1: uart_constants_rec
    Info: Found design unit 2: receiver-arc_receiver
    Info: Found entity 1: receiver
Info: Found 2 design units, including 1 entities, in source file reg8.vhd
    Info: Found design unit 1: reg8-arc_reg8
    Info: Found entity 1: reg8
Info: Found 2 design units, including 1 entities, in source file rise.vhd
    Info: Found design unit 1: rise-arc_rise
    Info: Found entity 1: rise
Info: Found 3 design units, including 1 entities, in source file transmitter.vhd
    Info: Found design unit 1: uart_constants_trans
    Info: Found design unit 2: transmitter-arc_transmitter
    Info: Found entity 1: transmitter
Info: Found 2 design units, including 1 entities, in source file txt_state_gen.vhd
    Info: Found design unit 1: txt_state_gen-arc_txt_state_gen
    Info: Found entity 1: txt_state_gen
Info: Found 1 design units, including 1 entities, in source file uart_complete.bdf
    Info: Found entity 1: uart_complete
Info: Found 1 design units, including 1 entities, in source file uart_pack.bdf
    Info: Found entity 1: uart_pack
Info: Found 2 design units, including 1 entities, in source file vgasync.vhd
    Info: Found design unit 1: vgasync-arc_vgasync
    Info: Found entity 1: vgasync
Info: Elaborating entity "game_level" for the top level hierarchy
Info: Elaborating entity "pipe" for hierarchy "pipe:inst11"
Info: Elaborating entity "vgasync" for hierarchy "vgasync:inst"
Info: Elaborating entity "uart_pack" for hierarchy "uart_pack:inst2"
Info: Elaborating entity "uart_complete" for hierarchy "uart_pack:inst2|uart_complete:inst1"
Info: Elaborating entity "transmitter" for hierarchy "uart_pack:inst2|uart_complete:inst1|transmitter:inst9"
Info: Elaborating entity "rise" for hierarchy "uart_pack:inst2|uart_complete:inst1|rise:inst1"
Info: Elaborating entity "receiver" for hierarchy "uart_pack:inst2|uart_complete:inst1|receiver:inst10"
Info: Elaborating entity "hexss" for hierarchy "uart_pack:inst2|hexss:inst8"
Info: Elaborating entity "BUSMUX" for hierarchy "uart_pack:inst2|BUSMUX:inst2"
Info: Elaborated megafunction instantiation "uart_pack:inst2|BUSMUX:inst2"
Info: Instantiated megafunction "uart_pack:inst2|BUSMUX:inst2" with the following parameter:
    Info: Parameter "WIDTH" = "4"
Info: Elaborating entity "lpm_mux" for hierarchy "uart_pack:inst2|BUSMUX:inst2|lpm_mux:$00000"
Info: Elaborated megafunction instantiation "uart_pack:inst2|BUSMUX:inst2|lpm_mux:$00000", which is child of megafunction instantiation "uart_pack:inst2|BUSMUX:inst2"
Info: Found 1 design units, including 1 entities, in source file db/mux_1qc.tdf
    Info: Found entity 1: mux_1qc
Info: Elaborating entity "mux_1qc" for hierarchy "uart_pack:inst2|BUSMUX:inst2|lpm_mux:$00000|mux_1qc:auto_generated"
Info: Elaborating entity "BUSMUX" for hierarchy "uart_pack:inst2|BUSMUX:inst"
Info: Elaborated megafunction instantiation "uart_pack:inst2|BUSMUX:inst"
Info: Instantiated megafunction "uart_pack:inst2|BUSMUX:inst" with the following parameter:
    Info: Parameter "WIDTH" = "8"
Info: Elaborating entity "lpm_mux" for hierarchy "uart_pack:inst2|BUSMUX:inst|lpm_mux:$00000"
Info: Elaborated megafunction instantiation "uart_pack:inst2|BUSMUX:inst|lpm_mux:$00000", which is child of megafunction instantiation "uart_pack:inst2|BUSMUX:inst"
Info: Found 1 design units, including 1 entities, in source file db/mux_5qc.tdf
    Info: Found entity 1: mux_5qc
Info: Elaborating entity "mux_5qc" for hierarchy "uart_pack:inst2|BUSMUX:inst|lpm_mux:$00000|mux_5qc:auto_generated"
Info: Elaborating entity "done_trans" for hierarchy "done_trans:inst24"
Info: Elaborating entity "txt_state_gen" for hierarchy "txt_state_gen:inst5"
Info: Elaborating entity "pipe" for hierarchy "pipe:inst18"
Info: Elaborating entity "kbd_pack" for hierarchy "kbd_pack:inst4"
Info: Elaborating entity "kbd" for hierarchy "kbd_pack:inst4|kbd:inst"
Info: Elaborating entity "byterec" for hierarchy "kbd_pack:inst4|kbd:inst|byterec:inst23"
Info: Elaborating entity "bitrec" for hierarchy "kbd_pack:inst4|kbd:inst|bitrec:inst4"
Info: Elaborating entity "LPF" for hierarchy "kbd_pack:inst4|kbd:inst|LPF:inst"
Info: Elaborating entity "reg8" for hierarchy "kbd_pack:inst4|reg8:inst1"
Info: Elaborating entity "uart_to_vga" for hierarchy "uart_to_vga:inst6"
Info: Elaborating entity "reg6" for hierarchy "uart_to_vga:inst6|reg6:u0"
Info: Elaborating entity "dup4" for hierarchy "dup4:inst3"
Info: Elaborating entity "chr_state_gen8" for hierarchy "chr_state_gen8:inst10"
Info: Elaborating entity "LPM_ROM" for hierarchy "chr_state_gen8:inst10|LPM_ROM:r1"
Info: Elaborated megafunction instantiation "chr_state_gen8:inst10|LPM_ROM:r1"
Info: Instantiated megafunction "chr_state_gen8:inst10|LPM_ROM:r1" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "1"
    Info: Parameter "LPM_WIDTHAD" = "12"
    Info: Parameter "LPM_NUMWORDS" = "4096"
    Info: Parameter "LPM_ADDRESS_CONTROL" = "UNREGISTERED"
    Info: Parameter "LPM_OUTDATA" = "REGISTERED"
    Info: Parameter "LPM_FILE" = "CHRGEN8.MIF"
    Info: Parameter "LPM_TYPE" = "LPM_ROM"
    Info: Parameter "INTENDED_DEVICE_FAMILY" = "UNUSED"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Elaborating entity "altrom" for hierarchy "chr_state_gen8:inst10|LPM_ROM:r1|altrom:srom"
Warning: Assertion warning: Can't convert ROM for Cyclone III device family using altsyncram megafunction -- implementing ROM using benchmarking mode by moving output registers to the input side. Power-up states and behavior may be different.
Info: Assertion information: Clocko port is used as clock for the address input port
Info: Elaborated megafunction instantiation "chr_state_gen8:inst10|LPM_ROM:r1|altrom:srom", which is child of megafunction instantiation "chr_state_gen8:inst10|LPM_ROM:r1"
Info: Elaborating entity "altsyncram" for hierarchy "chr_state_gen8:inst10|LPM_ROM:r1|altrom:srom|altsyncram:rom_block"
Info: Elaborated megafunction instantiation "chr_state_gen8:inst10|LPM_ROM:r1|altrom:srom|altsyncram:rom_block", which is child of megafunction instantiation "chr_state_gen8:inst10|LPM_ROM:r1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_gb01.tdf
    Info: Found entity 1: altsyncram_gb01
Info: Elaborating entity "altsyncram_gb01" for hierarchy "chr_state_gen8:inst10|LPM_ROM:r1|altrom:srom|altsyncram:rom_block|altsyncram_gb01:auto_generated"
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted tri-state buffer "chr_state_gen8:inst10|lpm_rom:r1|otri[0]" feeding internal logic into a wire
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Timing-Driven Synthesis is running
Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below.
    Info: Register "kbd_pack:inst4|kbd:inst|LPF:inst|present_state.H2L3" lost all its fanouts during netlist optimizations.
Info: Implemented 806 device resources after synthesis - the final resource count might be different
    Info: Implemented 8 input pins
    Info: Implemented 55 output pins
    Info: Implemented 742 logic cells
    Info: Implemented 1 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 258 megabytes
    Info: Processing ended: Tue Nov 08 22:28:17 2022
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:08


