// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "09/21/2018 15:32:11"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module relogio (
	CLOCK_50,
	KEY,
	SW,
	LEDR,
	LEDG,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7);
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[17:0] SW;
output 	[17:0] LEDR;
output 	[8:0] LEDG;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[6:0] HEX6;
output 	[6:0] HEX7;

// Design Ports Information
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[8]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("relogio_v.sdo");
// synopsys translate_on

wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \SW[10]~input_o ;
wire \SW[11]~input_o ;
wire \SW[12]~input_o ;
wire \SW[13]~input_o ;
wire \SW[14]~input_o ;
wire \SW[15]~input_o ;
wire \SW[16]~input_o ;
wire \SW[17]~input_o ;
wire \LEDR[0]~output_o ;
wire \LEDR[1]~output_o ;
wire \LEDR[2]~output_o ;
wire \LEDR[3]~output_o ;
wire \LEDR[4]~output_o ;
wire \LEDR[5]~output_o ;
wire \LEDR[6]~output_o ;
wire \LEDR[7]~output_o ;
wire \LEDR[8]~output_o ;
wire \LEDR[9]~output_o ;
wire \LEDR[10]~output_o ;
wire \LEDR[11]~output_o ;
wire \LEDR[12]~output_o ;
wire \LEDR[13]~output_o ;
wire \LEDR[14]~output_o ;
wire \LEDR[15]~output_o ;
wire \LEDR[16]~output_o ;
wire \LEDR[17]~output_o ;
wire \LEDG[0]~output_o ;
wire \LEDG[1]~output_o ;
wire \LEDG[2]~output_o ;
wire \LEDG[3]~output_o ;
wire \LEDG[4]~output_o ;
wire \LEDG[5]~output_o ;
wire \LEDG[6]~output_o ;
wire \LEDG[7]~output_o ;
wire \LEDG[8]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[6]~output_o ;
wire \HEX5[0]~output_o ;
wire \HEX5[1]~output_o ;
wire \HEX5[2]~output_o ;
wire \HEX5[3]~output_o ;
wire \HEX5[4]~output_o ;
wire \HEX5[5]~output_o ;
wire \HEX5[6]~output_o ;
wire \HEX6[0]~output_o ;
wire \HEX6[1]~output_o ;
wire \HEX6[2]~output_o ;
wire \HEX6[3]~output_o ;
wire \HEX6[4]~output_o ;
wire \HEX6[5]~output_o ;
wire \HEX6[6]~output_o ;
wire \HEX7[0]~output_o ;
wire \HEX7[1]~output_o ;
wire \HEX7[2]~output_o ;
wire \HEX7[3]~output_o ;
wire \HEX7[4]~output_o ;
wire \HEX7[5]~output_o ;
wire \HEX7[6]~output_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \clk_1seg|counter[0]~28_combout ;
wire \clk_1seg|counter[23]~75 ;
wire \clk_1seg|counter[24]~76_combout ;
wire \clk_1seg|counter[24]~77 ;
wire \clk_1seg|counter[25]~78_combout ;
wire \clk_1seg|counter[25]~79 ;
wire \clk_1seg|counter[26]~80_combout ;
wire \clk_1seg|counter[26]~81 ;
wire \clk_1seg|counter[27]~82_combout ;
wire \clk_1seg|LessThan1~2_combout ;
wire \clk_1seg|LessThan1~5_combout ;
wire \clk_1seg|LessThan1~4_combout ;
wire \clk_1seg|LessThan0~0_combout ;
wire \clk_1seg|LessThan0~1_combout ;
wire \clk_1seg|LessThan0~2_combout ;
wire \clk_1seg|LessThan0~3_combout ;
wire \clk_1seg|counter[0]~29 ;
wire \clk_1seg|counter[1]~30_combout ;
wire \clk_1seg|counter[1]~31 ;
wire \clk_1seg|counter[2]~32_combout ;
wire \clk_1seg|counter[2]~33 ;
wire \clk_1seg|counter[3]~34_combout ;
wire \clk_1seg|counter[3]~35 ;
wire \clk_1seg|counter[4]~36_combout ;
wire \clk_1seg|counter[4]~37 ;
wire \clk_1seg|counter[5]~38_combout ;
wire \clk_1seg|counter[5]~39 ;
wire \clk_1seg|counter[6]~40_combout ;
wire \clk_1seg|counter[6]~41 ;
wire \clk_1seg|counter[7]~42_combout ;
wire \clk_1seg|counter[7]~43 ;
wire \clk_1seg|counter[8]~44_combout ;
wire \clk_1seg|counter[8]~45 ;
wire \clk_1seg|counter[9]~46_combout ;
wire \clk_1seg|counter[9]~47 ;
wire \clk_1seg|counter[10]~48_combout ;
wire \clk_1seg|counter[10]~49 ;
wire \clk_1seg|counter[11]~50_combout ;
wire \clk_1seg|counter[11]~51 ;
wire \clk_1seg|counter[12]~52_combout ;
wire \clk_1seg|counter[12]~53 ;
wire \clk_1seg|counter[13]~54_combout ;
wire \clk_1seg|counter[13]~55 ;
wire \clk_1seg|counter[14]~56_combout ;
wire \clk_1seg|counter[14]~57 ;
wire \clk_1seg|counter[15]~58_combout ;
wire \clk_1seg|counter[15]~59 ;
wire \clk_1seg|counter[16]~60_combout ;
wire \clk_1seg|counter[16]~61 ;
wire \clk_1seg|counter[17]~62_combout ;
wire \clk_1seg|counter[17]~63 ;
wire \clk_1seg|counter[18]~64_combout ;
wire \clk_1seg|counter[18]~65 ;
wire \clk_1seg|counter[19]~66_combout ;
wire \clk_1seg|counter[19]~67 ;
wire \clk_1seg|counter[20]~68_combout ;
wire \clk_1seg|counter[20]~69 ;
wire \clk_1seg|counter[21]~70_combout ;
wire \clk_1seg|counter[21]~71 ;
wire \clk_1seg|counter[22]~72_combout ;
wire \clk_1seg|counter[22]~73 ;
wire \clk_1seg|counter[23]~74_combout ;
wire \clk_1seg|LessThan1~7_combout ;
wire \clk_1seg|LessThan1~0_combout ;
wire \clk_1seg|LessThan1~1_combout ;
wire \clk_1seg|LessThan1~3_combout ;
wire \clk_1seg|LessThan1~6_combout ;
wire \clk_1seg|LessThan1~8_combout ;
wire \clk_1seg|LessThan1~9_combout ;
wire \sequenciador|controle[9]~_Duplicate_4feeder_combout ;
wire \sequenciador|controle[9]~_Duplicate_4_q ;
wire \sequenciador|reg_controle~0_combout ;
wire \sequenciador|WideOr21~0_combout ;
wire \sequenciador|Selector7~0_combout ;
wire \sequenciador|fstate.compara_uh_10~q ;
wire \sequenciador|WideOr20~0_combout ;
wire \FD|mux_5|Mux4~0_combout ;
wire \FD|mux_5|Mux4~0clkctrl_outclk ;
wire \FD|mux_5|Mux0~0_combout ;
wire \FD|mux_5|Mux0~1_combout ;
wire \FD|Z~0_combout ;
wire \sequenciador|Selector9~0_combout ;
wire \sequenciador|fstate.soma_ds~q ;
wire \sequenciador|Selector3~0_combout ;
wire \sequenciador|fstate.compara_ds~q ;
wire \sequenciador|Selector11~0_combout ;
wire \sequenciador|fstate.soma_um~q ;
wire \sequenciador|Selector4~0_combout ;
wire \sequenciador|fstate.compara_um~q ;
wire \sequenciador|Selector12~0_combout ;
wire \sequenciador|fstate.soma_dm~q ;
wire \sequenciador|Selector5~0_combout ;
wire \sequenciador|fstate.compara_dm~q ;
wire \sequenciador|Selector13~0_combout ;
wire \sequenciador|fstate.soma_uh~q ;
wire \sequenciador|Selector6~0_combout ;
wire \sequenciador|fstate.compara_uh_4~q ;
wire \sequenciador|Selector8~0_combout ;
wire \sequenciador|fstate.compara_dh_2~q ;
wire \sequenciador|Selector2~0_combout ;
wire \sequenciador|fstate.reset_all~q ;
wire \sequenciador|Selector10~0_combout ;
wire \sequenciador|fstate.soma_dh~q ;
wire \sequenciador|Selector14~0_combout ;
wire \sequenciador|Selector14~1_combout ;
wire \sequenciador|Selector14~2_combout ;
wire \sequenciador|Selector14~3_combout ;
wire \sequenciador|fstate.espera_seg~q ;
wire \sequenciador|Selector0~0_combout ;
wire \sequenciador|fstate.soma_us~q ;
wire \sequenciador|controle[9]~_Duplicate_1_q ;
wire \sequenciador|controle[9]~_Duplicate_2_q ;
wire \sequenciador|controle[9]~_Duplicate_3_q ;
wire [3:0] \FD|mux_5|q ;
wire [20:0] \sequenciador|controle ;
wire [27:0] \clk_1seg|counter ;


// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LEDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[10]~output .bus_hold = "false";
defparam \LEDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LEDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[11]~output .bus_hold = "false";
defparam \LEDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \LEDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[12]~output .bus_hold = "false";
defparam \LEDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \LEDR[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[13]~output .bus_hold = "false";
defparam \LEDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \LEDR[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[14]~output .bus_hold = "false";
defparam \LEDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \LEDR[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[15]~output .bus_hold = "false";
defparam \LEDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \LEDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[16]~output .bus_hold = "false";
defparam \LEDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \LEDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[17]~output .bus_hold = "false";
defparam \LEDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \LEDG[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[0]~output .bus_hold = "false";
defparam \LEDG[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \LEDG[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[1]~output .bus_hold = "false";
defparam \LEDG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \LEDG[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[2]~output .bus_hold = "false";
defparam \LEDG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \LEDG[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[3]~output .bus_hold = "false";
defparam \LEDG[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \LEDG[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[4]~output .bus_hold = "false";
defparam \LEDG[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \LEDG[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[5]~output .bus_hold = "false";
defparam \LEDG[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \LEDG[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[6]~output .bus_hold = "false";
defparam \LEDG[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \LEDG[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[7]~output .bus_hold = "false";
defparam \LEDG[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \LEDG[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[8]~output .bus_hold = "false";
defparam \LEDG[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \HEX4[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \HEX5[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \HEX6[0]~output (
	.i(!\clk_1seg|LessThan1~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \HEX6[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \HEX6[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \HEX6[3]~output (
	.i(!\clk_1seg|LessThan1~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \HEX6[4]~output (
	.i(!\clk_1seg|LessThan1~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \HEX6[5]~output (
	.i(!\clk_1seg|LessThan1~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \HEX6[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \HEX7[0]~output (
	.i(\sequenciador|controle [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \HEX7[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \HEX7[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \HEX7[3]~output (
	.i(\sequenciador|controle[9]~_Duplicate_1_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \HEX7[4]~output (
	.i(\sequenciador|controle[9]~_Duplicate_2_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \HEX7[5]~output (
	.i(\sequenciador|controle[9]~_Duplicate_3_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \HEX7[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X80_Y10_N4
cycloneive_lcell_comb \clk_1seg|counter[0]~28 (
// Equation(s):
// \clk_1seg|counter[0]~28_combout  = \clk_1seg|counter [0] $ (VCC)
// \clk_1seg|counter[0]~29  = CARRY(\clk_1seg|counter [0])

	.dataa(gnd),
	.datab(\clk_1seg|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\clk_1seg|counter[0]~28_combout ),
	.cout(\clk_1seg|counter[0]~29 ));
// synopsys translate_off
defparam \clk_1seg|counter[0]~28 .lut_mask = 16'h33CC;
defparam \clk_1seg|counter[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y9_N18
cycloneive_lcell_comb \clk_1seg|counter[23]~74 (
// Equation(s):
// \clk_1seg|counter[23]~74_combout  = (\clk_1seg|counter [23] & (!\clk_1seg|counter[22]~73 )) # (!\clk_1seg|counter [23] & ((\clk_1seg|counter[22]~73 ) # (GND)))
// \clk_1seg|counter[23]~75  = CARRY((!\clk_1seg|counter[22]~73 ) # (!\clk_1seg|counter [23]))

	.dataa(gnd),
	.datab(\clk_1seg|counter [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_1seg|counter[22]~73 ),
	.combout(\clk_1seg|counter[23]~74_combout ),
	.cout(\clk_1seg|counter[23]~75 ));
// synopsys translate_off
defparam \clk_1seg|counter[23]~74 .lut_mask = 16'h3C3F;
defparam \clk_1seg|counter[23]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y9_N20
cycloneive_lcell_comb \clk_1seg|counter[24]~76 (
// Equation(s):
// \clk_1seg|counter[24]~76_combout  = (\clk_1seg|counter [24] & (\clk_1seg|counter[23]~75  $ (GND))) # (!\clk_1seg|counter [24] & (!\clk_1seg|counter[23]~75  & VCC))
// \clk_1seg|counter[24]~77  = CARRY((\clk_1seg|counter [24] & !\clk_1seg|counter[23]~75 ))

	.dataa(gnd),
	.datab(\clk_1seg|counter [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_1seg|counter[23]~75 ),
	.combout(\clk_1seg|counter[24]~76_combout ),
	.cout(\clk_1seg|counter[24]~77 ));
// synopsys translate_off
defparam \clk_1seg|counter[24]~76 .lut_mask = 16'hC30C;
defparam \clk_1seg|counter[24]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y9_N21
dffeas \clk_1seg|counter[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_1seg|counter[24]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_1seg|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_1seg|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_1seg|counter[24] .is_wysiwyg = "true";
defparam \clk_1seg|counter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y9_N22
cycloneive_lcell_comb \clk_1seg|counter[25]~78 (
// Equation(s):
// \clk_1seg|counter[25]~78_combout  = (\clk_1seg|counter [25] & (!\clk_1seg|counter[24]~77 )) # (!\clk_1seg|counter [25] & ((\clk_1seg|counter[24]~77 ) # (GND)))
// \clk_1seg|counter[25]~79  = CARRY((!\clk_1seg|counter[24]~77 ) # (!\clk_1seg|counter [25]))

	.dataa(\clk_1seg|counter [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_1seg|counter[24]~77 ),
	.combout(\clk_1seg|counter[25]~78_combout ),
	.cout(\clk_1seg|counter[25]~79 ));
// synopsys translate_off
defparam \clk_1seg|counter[25]~78 .lut_mask = 16'h5A5F;
defparam \clk_1seg|counter[25]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y9_N23
dffeas \clk_1seg|counter[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_1seg|counter[25]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_1seg|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_1seg|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_1seg|counter[25] .is_wysiwyg = "true";
defparam \clk_1seg|counter[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y9_N24
cycloneive_lcell_comb \clk_1seg|counter[26]~80 (
// Equation(s):
// \clk_1seg|counter[26]~80_combout  = (\clk_1seg|counter [26] & (\clk_1seg|counter[25]~79  $ (GND))) # (!\clk_1seg|counter [26] & (!\clk_1seg|counter[25]~79  & VCC))
// \clk_1seg|counter[26]~81  = CARRY((\clk_1seg|counter [26] & !\clk_1seg|counter[25]~79 ))

	.dataa(gnd),
	.datab(\clk_1seg|counter [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_1seg|counter[25]~79 ),
	.combout(\clk_1seg|counter[26]~80_combout ),
	.cout(\clk_1seg|counter[26]~81 ));
// synopsys translate_off
defparam \clk_1seg|counter[26]~80 .lut_mask = 16'hC30C;
defparam \clk_1seg|counter[26]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y9_N25
dffeas \clk_1seg|counter[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_1seg|counter[26]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_1seg|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_1seg|counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_1seg|counter[26] .is_wysiwyg = "true";
defparam \clk_1seg|counter[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y9_N26
cycloneive_lcell_comb \clk_1seg|counter[27]~82 (
// Equation(s):
// \clk_1seg|counter[27]~82_combout  = \clk_1seg|counter [27] $ (\clk_1seg|counter[26]~81 )

	.dataa(\clk_1seg|counter [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\clk_1seg|counter[26]~81 ),
	.combout(\clk_1seg|counter[27]~82_combout ),
	.cout());
// synopsys translate_off
defparam \clk_1seg|counter[27]~82 .lut_mask = 16'h5A5A;
defparam \clk_1seg|counter[27]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y9_N27
dffeas \clk_1seg|counter[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_1seg|counter[27]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_1seg|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_1seg|counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_1seg|counter[27] .is_wysiwyg = "true";
defparam \clk_1seg|counter[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y9_N30
cycloneive_lcell_comb \clk_1seg|LessThan1~2 (
// Equation(s):
// \clk_1seg|LessThan1~2_combout  = (\clk_1seg|counter [20] & (\clk_1seg|counter [22] & (\clk_1seg|counter [21] & \clk_1seg|counter [19])))

	.dataa(\clk_1seg|counter [20]),
	.datab(\clk_1seg|counter [22]),
	.datac(\clk_1seg|counter [21]),
	.datad(\clk_1seg|counter [19]),
	.cin(gnd),
	.combout(\clk_1seg|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \clk_1seg|LessThan1~2 .lut_mask = 16'h8000;
defparam \clk_1seg|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y9_N4
cycloneive_lcell_comb \clk_1seg|LessThan1~5 (
// Equation(s):
// \clk_1seg|LessThan1~5_combout  = (\clk_1seg|counter [13] & (\clk_1seg|counter [12] & \clk_1seg|counter [14]))

	.dataa(gnd),
	.datab(\clk_1seg|counter [13]),
	.datac(\clk_1seg|counter [12]),
	.datad(\clk_1seg|counter [14]),
	.cin(gnd),
	.combout(\clk_1seg|LessThan1~5_combout ),
	.cout());
// synopsys translate_off
defparam \clk_1seg|LessThan1~5 .lut_mask = 16'hC000;
defparam \clk_1seg|LessThan1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y10_N0
cycloneive_lcell_comb \clk_1seg|LessThan1~4 (
// Equation(s):
// \clk_1seg|LessThan1~4_combout  = (!\clk_1seg|counter [7] & (!\clk_1seg|counter [8] & (!\clk_1seg|counter [9] & !\clk_1seg|counter [10])))

	.dataa(\clk_1seg|counter [7]),
	.datab(\clk_1seg|counter [8]),
	.datac(\clk_1seg|counter [9]),
	.datad(\clk_1seg|counter [10]),
	.cin(gnd),
	.combout(\clk_1seg|LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \clk_1seg|LessThan1~4 .lut_mask = 16'h0001;
defparam \clk_1seg|LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y9_N20
cycloneive_lcell_comb \clk_1seg|LessThan0~0 (
// Equation(s):
// \clk_1seg|LessThan0~0_combout  = (((!\clk_1seg|counter [11] & \clk_1seg|LessThan1~4_combout )) # (!\clk_1seg|LessThan1~5_combout )) # (!\clk_1seg|counter [15])

	.dataa(\clk_1seg|counter [11]),
	.datab(\clk_1seg|counter [15]),
	.datac(\clk_1seg|LessThan1~5_combout ),
	.datad(\clk_1seg|LessThan1~4_combout ),
	.cin(gnd),
	.combout(\clk_1seg|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \clk_1seg|LessThan0~0 .lut_mask = 16'h7F3F;
defparam \clk_1seg|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y9_N18
cycloneive_lcell_comb \clk_1seg|LessThan0~1 (
// Equation(s):
// \clk_1seg|LessThan0~1_combout  = (\clk_1seg|counter [18]) # ((\clk_1seg|counter [17] & ((\clk_1seg|counter [16]) # (!\clk_1seg|LessThan0~0_combout ))))

	.dataa(\clk_1seg|counter [17]),
	.datab(\clk_1seg|counter [16]),
	.datac(\clk_1seg|counter [18]),
	.datad(\clk_1seg|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\clk_1seg|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \clk_1seg|LessThan0~1 .lut_mask = 16'hF8FA;
defparam \clk_1seg|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y9_N16
cycloneive_lcell_comb \clk_1seg|LessThan0~2 (
// Equation(s):
// \clk_1seg|LessThan0~2_combout  = (\clk_1seg|counter [24]) # ((\clk_1seg|counter [23] & (\clk_1seg|LessThan1~2_combout  & \clk_1seg|LessThan0~1_combout )))

	.dataa(\clk_1seg|counter [24]),
	.datab(\clk_1seg|counter [23]),
	.datac(\clk_1seg|LessThan1~2_combout ),
	.datad(\clk_1seg|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\clk_1seg|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \clk_1seg|LessThan0~2 .lut_mask = 16'hEAAA;
defparam \clk_1seg|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y9_N2
cycloneive_lcell_comb \clk_1seg|LessThan0~3 (
// Equation(s):
// \clk_1seg|LessThan0~3_combout  = (\clk_1seg|counter [27]) # ((\clk_1seg|counter [26]) # ((\clk_1seg|counter [25] & \clk_1seg|LessThan0~2_combout )))

	.dataa(\clk_1seg|counter [25]),
	.datab(\clk_1seg|counter [27]),
	.datac(\clk_1seg|counter [26]),
	.datad(\clk_1seg|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\clk_1seg|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \clk_1seg|LessThan0~3 .lut_mask = 16'hFEFC;
defparam \clk_1seg|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y10_N5
dffeas \clk_1seg|counter[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_1seg|counter[0]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_1seg|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_1seg|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_1seg|counter[0] .is_wysiwyg = "true";
defparam \clk_1seg|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y10_N6
cycloneive_lcell_comb \clk_1seg|counter[1]~30 (
// Equation(s):
// \clk_1seg|counter[1]~30_combout  = (\clk_1seg|counter [1] & (!\clk_1seg|counter[0]~29 )) # (!\clk_1seg|counter [1] & ((\clk_1seg|counter[0]~29 ) # (GND)))
// \clk_1seg|counter[1]~31  = CARRY((!\clk_1seg|counter[0]~29 ) # (!\clk_1seg|counter [1]))

	.dataa(\clk_1seg|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_1seg|counter[0]~29 ),
	.combout(\clk_1seg|counter[1]~30_combout ),
	.cout(\clk_1seg|counter[1]~31 ));
// synopsys translate_off
defparam \clk_1seg|counter[1]~30 .lut_mask = 16'h5A5F;
defparam \clk_1seg|counter[1]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y10_N7
dffeas \clk_1seg|counter[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_1seg|counter[1]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_1seg|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_1seg|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_1seg|counter[1] .is_wysiwyg = "true";
defparam \clk_1seg|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y10_N8
cycloneive_lcell_comb \clk_1seg|counter[2]~32 (
// Equation(s):
// \clk_1seg|counter[2]~32_combout  = (\clk_1seg|counter [2] & (\clk_1seg|counter[1]~31  $ (GND))) # (!\clk_1seg|counter [2] & (!\clk_1seg|counter[1]~31  & VCC))
// \clk_1seg|counter[2]~33  = CARRY((\clk_1seg|counter [2] & !\clk_1seg|counter[1]~31 ))

	.dataa(gnd),
	.datab(\clk_1seg|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_1seg|counter[1]~31 ),
	.combout(\clk_1seg|counter[2]~32_combout ),
	.cout(\clk_1seg|counter[2]~33 ));
// synopsys translate_off
defparam \clk_1seg|counter[2]~32 .lut_mask = 16'hC30C;
defparam \clk_1seg|counter[2]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y10_N9
dffeas \clk_1seg|counter[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_1seg|counter[2]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_1seg|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_1seg|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_1seg|counter[2] .is_wysiwyg = "true";
defparam \clk_1seg|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y10_N10
cycloneive_lcell_comb \clk_1seg|counter[3]~34 (
// Equation(s):
// \clk_1seg|counter[3]~34_combout  = (\clk_1seg|counter [3] & (!\clk_1seg|counter[2]~33 )) # (!\clk_1seg|counter [3] & ((\clk_1seg|counter[2]~33 ) # (GND)))
// \clk_1seg|counter[3]~35  = CARRY((!\clk_1seg|counter[2]~33 ) # (!\clk_1seg|counter [3]))

	.dataa(\clk_1seg|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_1seg|counter[2]~33 ),
	.combout(\clk_1seg|counter[3]~34_combout ),
	.cout(\clk_1seg|counter[3]~35 ));
// synopsys translate_off
defparam \clk_1seg|counter[3]~34 .lut_mask = 16'h5A5F;
defparam \clk_1seg|counter[3]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y10_N11
dffeas \clk_1seg|counter[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_1seg|counter[3]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_1seg|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_1seg|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_1seg|counter[3] .is_wysiwyg = "true";
defparam \clk_1seg|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y10_N12
cycloneive_lcell_comb \clk_1seg|counter[4]~36 (
// Equation(s):
// \clk_1seg|counter[4]~36_combout  = (\clk_1seg|counter [4] & (\clk_1seg|counter[3]~35  $ (GND))) # (!\clk_1seg|counter [4] & (!\clk_1seg|counter[3]~35  & VCC))
// \clk_1seg|counter[4]~37  = CARRY((\clk_1seg|counter [4] & !\clk_1seg|counter[3]~35 ))

	.dataa(\clk_1seg|counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_1seg|counter[3]~35 ),
	.combout(\clk_1seg|counter[4]~36_combout ),
	.cout(\clk_1seg|counter[4]~37 ));
// synopsys translate_off
defparam \clk_1seg|counter[4]~36 .lut_mask = 16'hA50A;
defparam \clk_1seg|counter[4]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y10_N13
dffeas \clk_1seg|counter[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_1seg|counter[4]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_1seg|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_1seg|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_1seg|counter[4] .is_wysiwyg = "true";
defparam \clk_1seg|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y10_N14
cycloneive_lcell_comb \clk_1seg|counter[5]~38 (
// Equation(s):
// \clk_1seg|counter[5]~38_combout  = (\clk_1seg|counter [5] & (!\clk_1seg|counter[4]~37 )) # (!\clk_1seg|counter [5] & ((\clk_1seg|counter[4]~37 ) # (GND)))
// \clk_1seg|counter[5]~39  = CARRY((!\clk_1seg|counter[4]~37 ) # (!\clk_1seg|counter [5]))

	.dataa(gnd),
	.datab(\clk_1seg|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_1seg|counter[4]~37 ),
	.combout(\clk_1seg|counter[5]~38_combout ),
	.cout(\clk_1seg|counter[5]~39 ));
// synopsys translate_off
defparam \clk_1seg|counter[5]~38 .lut_mask = 16'h3C3F;
defparam \clk_1seg|counter[5]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y10_N15
dffeas \clk_1seg|counter[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_1seg|counter[5]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_1seg|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_1seg|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_1seg|counter[5] .is_wysiwyg = "true";
defparam \clk_1seg|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y10_N16
cycloneive_lcell_comb \clk_1seg|counter[6]~40 (
// Equation(s):
// \clk_1seg|counter[6]~40_combout  = (\clk_1seg|counter [6] & (\clk_1seg|counter[5]~39  $ (GND))) # (!\clk_1seg|counter [6] & (!\clk_1seg|counter[5]~39  & VCC))
// \clk_1seg|counter[6]~41  = CARRY((\clk_1seg|counter [6] & !\clk_1seg|counter[5]~39 ))

	.dataa(gnd),
	.datab(\clk_1seg|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_1seg|counter[5]~39 ),
	.combout(\clk_1seg|counter[6]~40_combout ),
	.cout(\clk_1seg|counter[6]~41 ));
// synopsys translate_off
defparam \clk_1seg|counter[6]~40 .lut_mask = 16'hC30C;
defparam \clk_1seg|counter[6]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y10_N17
dffeas \clk_1seg|counter[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_1seg|counter[6]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_1seg|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_1seg|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_1seg|counter[6] .is_wysiwyg = "true";
defparam \clk_1seg|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y10_N18
cycloneive_lcell_comb \clk_1seg|counter[7]~42 (
// Equation(s):
// \clk_1seg|counter[7]~42_combout  = (\clk_1seg|counter [7] & (!\clk_1seg|counter[6]~41 )) # (!\clk_1seg|counter [7] & ((\clk_1seg|counter[6]~41 ) # (GND)))
// \clk_1seg|counter[7]~43  = CARRY((!\clk_1seg|counter[6]~41 ) # (!\clk_1seg|counter [7]))

	.dataa(gnd),
	.datab(\clk_1seg|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_1seg|counter[6]~41 ),
	.combout(\clk_1seg|counter[7]~42_combout ),
	.cout(\clk_1seg|counter[7]~43 ));
// synopsys translate_off
defparam \clk_1seg|counter[7]~42 .lut_mask = 16'h3C3F;
defparam \clk_1seg|counter[7]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y10_N19
dffeas \clk_1seg|counter[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_1seg|counter[7]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_1seg|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_1seg|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_1seg|counter[7] .is_wysiwyg = "true";
defparam \clk_1seg|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y10_N20
cycloneive_lcell_comb \clk_1seg|counter[8]~44 (
// Equation(s):
// \clk_1seg|counter[8]~44_combout  = (\clk_1seg|counter [8] & (\clk_1seg|counter[7]~43  $ (GND))) # (!\clk_1seg|counter [8] & (!\clk_1seg|counter[7]~43  & VCC))
// \clk_1seg|counter[8]~45  = CARRY((\clk_1seg|counter [8] & !\clk_1seg|counter[7]~43 ))

	.dataa(gnd),
	.datab(\clk_1seg|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_1seg|counter[7]~43 ),
	.combout(\clk_1seg|counter[8]~44_combout ),
	.cout(\clk_1seg|counter[8]~45 ));
// synopsys translate_off
defparam \clk_1seg|counter[8]~44 .lut_mask = 16'hC30C;
defparam \clk_1seg|counter[8]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y10_N21
dffeas \clk_1seg|counter[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_1seg|counter[8]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_1seg|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_1seg|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_1seg|counter[8] .is_wysiwyg = "true";
defparam \clk_1seg|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y10_N22
cycloneive_lcell_comb \clk_1seg|counter[9]~46 (
// Equation(s):
// \clk_1seg|counter[9]~46_combout  = (\clk_1seg|counter [9] & (!\clk_1seg|counter[8]~45 )) # (!\clk_1seg|counter [9] & ((\clk_1seg|counter[8]~45 ) # (GND)))
// \clk_1seg|counter[9]~47  = CARRY((!\clk_1seg|counter[8]~45 ) # (!\clk_1seg|counter [9]))

	.dataa(\clk_1seg|counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_1seg|counter[8]~45 ),
	.combout(\clk_1seg|counter[9]~46_combout ),
	.cout(\clk_1seg|counter[9]~47 ));
// synopsys translate_off
defparam \clk_1seg|counter[9]~46 .lut_mask = 16'h5A5F;
defparam \clk_1seg|counter[9]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y10_N23
dffeas \clk_1seg|counter[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_1seg|counter[9]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_1seg|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_1seg|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_1seg|counter[9] .is_wysiwyg = "true";
defparam \clk_1seg|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y10_N24
cycloneive_lcell_comb \clk_1seg|counter[10]~48 (
// Equation(s):
// \clk_1seg|counter[10]~48_combout  = (\clk_1seg|counter [10] & (\clk_1seg|counter[9]~47  $ (GND))) # (!\clk_1seg|counter [10] & (!\clk_1seg|counter[9]~47  & VCC))
// \clk_1seg|counter[10]~49  = CARRY((\clk_1seg|counter [10] & !\clk_1seg|counter[9]~47 ))

	.dataa(\clk_1seg|counter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_1seg|counter[9]~47 ),
	.combout(\clk_1seg|counter[10]~48_combout ),
	.cout(\clk_1seg|counter[10]~49 ));
// synopsys translate_off
defparam \clk_1seg|counter[10]~48 .lut_mask = 16'hA50A;
defparam \clk_1seg|counter[10]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y10_N25
dffeas \clk_1seg|counter[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_1seg|counter[10]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_1seg|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_1seg|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_1seg|counter[10] .is_wysiwyg = "true";
defparam \clk_1seg|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y10_N26
cycloneive_lcell_comb \clk_1seg|counter[11]~50 (
// Equation(s):
// \clk_1seg|counter[11]~50_combout  = (\clk_1seg|counter [11] & (!\clk_1seg|counter[10]~49 )) # (!\clk_1seg|counter [11] & ((\clk_1seg|counter[10]~49 ) # (GND)))
// \clk_1seg|counter[11]~51  = CARRY((!\clk_1seg|counter[10]~49 ) # (!\clk_1seg|counter [11]))

	.dataa(\clk_1seg|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_1seg|counter[10]~49 ),
	.combout(\clk_1seg|counter[11]~50_combout ),
	.cout(\clk_1seg|counter[11]~51 ));
// synopsys translate_off
defparam \clk_1seg|counter[11]~50 .lut_mask = 16'h5A5F;
defparam \clk_1seg|counter[11]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y9_N25
dffeas \clk_1seg|counter[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\clk_1seg|counter[11]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_1seg|LessThan0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_1seg|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_1seg|counter[11] .is_wysiwyg = "true";
defparam \clk_1seg|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y10_N28
cycloneive_lcell_comb \clk_1seg|counter[12]~52 (
// Equation(s):
// \clk_1seg|counter[12]~52_combout  = (\clk_1seg|counter [12] & (\clk_1seg|counter[11]~51  $ (GND))) # (!\clk_1seg|counter [12] & (!\clk_1seg|counter[11]~51  & VCC))
// \clk_1seg|counter[12]~53  = CARRY((\clk_1seg|counter [12] & !\clk_1seg|counter[11]~51 ))

	.dataa(gnd),
	.datab(\clk_1seg|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_1seg|counter[11]~51 ),
	.combout(\clk_1seg|counter[12]~52_combout ),
	.cout(\clk_1seg|counter[12]~53 ));
// synopsys translate_off
defparam \clk_1seg|counter[12]~52 .lut_mask = 16'hC30C;
defparam \clk_1seg|counter[12]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y9_N23
dffeas \clk_1seg|counter[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\clk_1seg|counter[12]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_1seg|LessThan0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_1seg|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_1seg|counter[12] .is_wysiwyg = "true";
defparam \clk_1seg|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y10_N30
cycloneive_lcell_comb \clk_1seg|counter[13]~54 (
// Equation(s):
// \clk_1seg|counter[13]~54_combout  = (\clk_1seg|counter [13] & (!\clk_1seg|counter[12]~53 )) # (!\clk_1seg|counter [13] & ((\clk_1seg|counter[12]~53 ) # (GND)))
// \clk_1seg|counter[13]~55  = CARRY((!\clk_1seg|counter[12]~53 ) # (!\clk_1seg|counter [13]))

	.dataa(\clk_1seg|counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_1seg|counter[12]~53 ),
	.combout(\clk_1seg|counter[13]~54_combout ),
	.cout(\clk_1seg|counter[13]~55 ));
// synopsys translate_off
defparam \clk_1seg|counter[13]~54 .lut_mask = 16'h5A5F;
defparam \clk_1seg|counter[13]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y9_N1
dffeas \clk_1seg|counter[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\clk_1seg|counter[13]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_1seg|LessThan0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_1seg|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_1seg|counter[13] .is_wysiwyg = "true";
defparam \clk_1seg|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y9_N0
cycloneive_lcell_comb \clk_1seg|counter[14]~56 (
// Equation(s):
// \clk_1seg|counter[14]~56_combout  = (\clk_1seg|counter [14] & (\clk_1seg|counter[13]~55  $ (GND))) # (!\clk_1seg|counter [14] & (!\clk_1seg|counter[13]~55  & VCC))
// \clk_1seg|counter[14]~57  = CARRY((\clk_1seg|counter [14] & !\clk_1seg|counter[13]~55 ))

	.dataa(gnd),
	.datab(\clk_1seg|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_1seg|counter[13]~55 ),
	.combout(\clk_1seg|counter[14]~56_combout ),
	.cout(\clk_1seg|counter[14]~57 ));
// synopsys translate_off
defparam \clk_1seg|counter[14]~56 .lut_mask = 16'hC30C;
defparam \clk_1seg|counter[14]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y9_N7
dffeas \clk_1seg|counter[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\clk_1seg|counter[14]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_1seg|LessThan0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_1seg|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_1seg|counter[14] .is_wysiwyg = "true";
defparam \clk_1seg|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y9_N2
cycloneive_lcell_comb \clk_1seg|counter[15]~58 (
// Equation(s):
// \clk_1seg|counter[15]~58_combout  = (\clk_1seg|counter [15] & (!\clk_1seg|counter[14]~57 )) # (!\clk_1seg|counter [15] & ((\clk_1seg|counter[14]~57 ) # (GND)))
// \clk_1seg|counter[15]~59  = CARRY((!\clk_1seg|counter[14]~57 ) # (!\clk_1seg|counter [15]))

	.dataa(\clk_1seg|counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_1seg|counter[14]~57 ),
	.combout(\clk_1seg|counter[15]~58_combout ),
	.cout(\clk_1seg|counter[15]~59 ));
// synopsys translate_off
defparam \clk_1seg|counter[15]~58 .lut_mask = 16'h5A5F;
defparam \clk_1seg|counter[15]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y9_N9
dffeas \clk_1seg|counter[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\clk_1seg|counter[15]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_1seg|LessThan0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_1seg|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_1seg|counter[15] .is_wysiwyg = "true";
defparam \clk_1seg|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y9_N4
cycloneive_lcell_comb \clk_1seg|counter[16]~60 (
// Equation(s):
// \clk_1seg|counter[16]~60_combout  = (\clk_1seg|counter [16] & (\clk_1seg|counter[15]~59  $ (GND))) # (!\clk_1seg|counter [16] & (!\clk_1seg|counter[15]~59  & VCC))
// \clk_1seg|counter[16]~61  = CARRY((\clk_1seg|counter [16] & !\clk_1seg|counter[15]~59 ))

	.dataa(gnd),
	.datab(\clk_1seg|counter [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_1seg|counter[15]~59 ),
	.combout(\clk_1seg|counter[16]~60_combout ),
	.cout(\clk_1seg|counter[16]~61 ));
// synopsys translate_off
defparam \clk_1seg|counter[16]~60 .lut_mask = 16'hC30C;
defparam \clk_1seg|counter[16]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y9_N5
dffeas \clk_1seg|counter[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_1seg|counter[16]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_1seg|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_1seg|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_1seg|counter[16] .is_wysiwyg = "true";
defparam \clk_1seg|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y9_N6
cycloneive_lcell_comb \clk_1seg|counter[17]~62 (
// Equation(s):
// \clk_1seg|counter[17]~62_combout  = (\clk_1seg|counter [17] & (!\clk_1seg|counter[16]~61 )) # (!\clk_1seg|counter [17] & ((\clk_1seg|counter[16]~61 ) # (GND)))
// \clk_1seg|counter[17]~63  = CARRY((!\clk_1seg|counter[16]~61 ) # (!\clk_1seg|counter [17]))

	.dataa(\clk_1seg|counter [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_1seg|counter[16]~61 ),
	.combout(\clk_1seg|counter[17]~62_combout ),
	.cout(\clk_1seg|counter[17]~63 ));
// synopsys translate_off
defparam \clk_1seg|counter[17]~62 .lut_mask = 16'h5A5F;
defparam \clk_1seg|counter[17]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y9_N7
dffeas \clk_1seg|counter[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_1seg|counter[17]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_1seg|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_1seg|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_1seg|counter[17] .is_wysiwyg = "true";
defparam \clk_1seg|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y9_N8
cycloneive_lcell_comb \clk_1seg|counter[18]~64 (
// Equation(s):
// \clk_1seg|counter[18]~64_combout  = (\clk_1seg|counter [18] & (\clk_1seg|counter[17]~63  $ (GND))) # (!\clk_1seg|counter [18] & (!\clk_1seg|counter[17]~63  & VCC))
// \clk_1seg|counter[18]~65  = CARRY((\clk_1seg|counter [18] & !\clk_1seg|counter[17]~63 ))

	.dataa(gnd),
	.datab(\clk_1seg|counter [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_1seg|counter[17]~63 ),
	.combout(\clk_1seg|counter[18]~64_combout ),
	.cout(\clk_1seg|counter[18]~65 ));
// synopsys translate_off
defparam \clk_1seg|counter[18]~64 .lut_mask = 16'hC30C;
defparam \clk_1seg|counter[18]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y9_N9
dffeas \clk_1seg|counter[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_1seg|counter[18]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_1seg|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_1seg|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_1seg|counter[18] .is_wysiwyg = "true";
defparam \clk_1seg|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y9_N10
cycloneive_lcell_comb \clk_1seg|counter[19]~66 (
// Equation(s):
// \clk_1seg|counter[19]~66_combout  = (\clk_1seg|counter [19] & (!\clk_1seg|counter[18]~65 )) # (!\clk_1seg|counter [19] & ((\clk_1seg|counter[18]~65 ) # (GND)))
// \clk_1seg|counter[19]~67  = CARRY((!\clk_1seg|counter[18]~65 ) # (!\clk_1seg|counter [19]))

	.dataa(\clk_1seg|counter [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_1seg|counter[18]~65 ),
	.combout(\clk_1seg|counter[19]~66_combout ),
	.cout(\clk_1seg|counter[19]~67 ));
// synopsys translate_off
defparam \clk_1seg|counter[19]~66 .lut_mask = 16'h5A5F;
defparam \clk_1seg|counter[19]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y9_N11
dffeas \clk_1seg|counter[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_1seg|counter[19]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_1seg|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_1seg|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_1seg|counter[19] .is_wysiwyg = "true";
defparam \clk_1seg|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y9_N12
cycloneive_lcell_comb \clk_1seg|counter[20]~68 (
// Equation(s):
// \clk_1seg|counter[20]~68_combout  = (\clk_1seg|counter [20] & (\clk_1seg|counter[19]~67  $ (GND))) # (!\clk_1seg|counter [20] & (!\clk_1seg|counter[19]~67  & VCC))
// \clk_1seg|counter[20]~69  = CARRY((\clk_1seg|counter [20] & !\clk_1seg|counter[19]~67 ))

	.dataa(\clk_1seg|counter [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_1seg|counter[19]~67 ),
	.combout(\clk_1seg|counter[20]~68_combout ),
	.cout(\clk_1seg|counter[20]~69 ));
// synopsys translate_off
defparam \clk_1seg|counter[20]~68 .lut_mask = 16'hA50A;
defparam \clk_1seg|counter[20]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y9_N13
dffeas \clk_1seg|counter[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_1seg|counter[20]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_1seg|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_1seg|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_1seg|counter[20] .is_wysiwyg = "true";
defparam \clk_1seg|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y9_N14
cycloneive_lcell_comb \clk_1seg|counter[21]~70 (
// Equation(s):
// \clk_1seg|counter[21]~70_combout  = (\clk_1seg|counter [21] & (!\clk_1seg|counter[20]~69 )) # (!\clk_1seg|counter [21] & ((\clk_1seg|counter[20]~69 ) # (GND)))
// \clk_1seg|counter[21]~71  = CARRY((!\clk_1seg|counter[20]~69 ) # (!\clk_1seg|counter [21]))

	.dataa(gnd),
	.datab(\clk_1seg|counter [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_1seg|counter[20]~69 ),
	.combout(\clk_1seg|counter[21]~70_combout ),
	.cout(\clk_1seg|counter[21]~71 ));
// synopsys translate_off
defparam \clk_1seg|counter[21]~70 .lut_mask = 16'h3C3F;
defparam \clk_1seg|counter[21]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y9_N15
dffeas \clk_1seg|counter[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_1seg|counter[21]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_1seg|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_1seg|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_1seg|counter[21] .is_wysiwyg = "true";
defparam \clk_1seg|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y9_N16
cycloneive_lcell_comb \clk_1seg|counter[22]~72 (
// Equation(s):
// \clk_1seg|counter[22]~72_combout  = (\clk_1seg|counter [22] & (\clk_1seg|counter[21]~71  $ (GND))) # (!\clk_1seg|counter [22] & (!\clk_1seg|counter[21]~71  & VCC))
// \clk_1seg|counter[22]~73  = CARRY((\clk_1seg|counter [22] & !\clk_1seg|counter[21]~71 ))

	.dataa(gnd),
	.datab(\clk_1seg|counter [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_1seg|counter[21]~71 ),
	.combout(\clk_1seg|counter[22]~72_combout ),
	.cout(\clk_1seg|counter[22]~73 ));
// synopsys translate_off
defparam \clk_1seg|counter[22]~72 .lut_mask = 16'hC30C;
defparam \clk_1seg|counter[22]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y9_N17
dffeas \clk_1seg|counter[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_1seg|counter[22]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_1seg|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_1seg|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_1seg|counter[22] .is_wysiwyg = "true";
defparam \clk_1seg|counter[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y9_N19
dffeas \clk_1seg|counter[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\clk_1seg|counter[23]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_1seg|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_1seg|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_1seg|counter[23] .is_wysiwyg = "true";
defparam \clk_1seg|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y9_N12
cycloneive_lcell_comb \clk_1seg|LessThan1~7 (
// Equation(s):
// \clk_1seg|LessThan1~7_combout  = (!\clk_1seg|counter [23] & (!\clk_1seg|counter [15] & !\clk_1seg|counter [17]))

	.dataa(gnd),
	.datab(\clk_1seg|counter [23]),
	.datac(\clk_1seg|counter [15]),
	.datad(\clk_1seg|counter [17]),
	.cin(gnd),
	.combout(\clk_1seg|LessThan1~7_combout ),
	.cout());
// synopsys translate_off
defparam \clk_1seg|LessThan1~7 .lut_mask = 16'h0003;
defparam \clk_1seg|LessThan1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y9_N22
cycloneive_lcell_comb \clk_1seg|LessThan1~0 (
// Equation(s):
// \clk_1seg|LessThan1~0_combout  = (!\clk_1seg|counter [26] & (!\clk_1seg|counter [27] & !\clk_1seg|counter [25]))

	.dataa(\clk_1seg|counter [26]),
	.datab(\clk_1seg|counter [27]),
	.datac(gnd),
	.datad(\clk_1seg|counter [25]),
	.cin(gnd),
	.combout(\clk_1seg|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \clk_1seg|LessThan1~0 .lut_mask = 16'h0011;
defparam \clk_1seg|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y9_N28
cycloneive_lcell_comb \clk_1seg|LessThan1~1 (
// Equation(s):
// \clk_1seg|LessThan1~1_combout  = ((!\clk_1seg|counter [16] & !\clk_1seg|counter [17])) # (!\clk_1seg|counter [18])

	.dataa(gnd),
	.datab(\clk_1seg|counter [18]),
	.datac(\clk_1seg|counter [16]),
	.datad(\clk_1seg|counter [17]),
	.cin(gnd),
	.combout(\clk_1seg|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \clk_1seg|LessThan1~1 .lut_mask = 16'h333F;
defparam \clk_1seg|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y9_N26
cycloneive_lcell_comb \clk_1seg|LessThan1~3 (
// Equation(s):
// \clk_1seg|LessThan1~3_combout  = ((!\clk_1seg|counter [23] & ((\clk_1seg|LessThan1~1_combout ) # (!\clk_1seg|LessThan1~2_combout )))) # (!\clk_1seg|counter [24])

	.dataa(\clk_1seg|counter [24]),
	.datab(\clk_1seg|counter [23]),
	.datac(\clk_1seg|LessThan1~2_combout ),
	.datad(\clk_1seg|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\clk_1seg|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \clk_1seg|LessThan1~3 .lut_mask = 16'h7757;
defparam \clk_1seg|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y9_N10
cycloneive_lcell_comb \clk_1seg|LessThan1~6 (
// Equation(s):
// \clk_1seg|LessThan1~6_combout  = (((!\clk_1seg|counter [6] & \clk_1seg|LessThan1~4_combout )) # (!\clk_1seg|LessThan1~5_combout )) # (!\clk_1seg|counter [11])

	.dataa(\clk_1seg|counter [11]),
	.datab(\clk_1seg|counter [6]),
	.datac(\clk_1seg|LessThan1~5_combout ),
	.datad(\clk_1seg|LessThan1~4_combout ),
	.cin(gnd),
	.combout(\clk_1seg|LessThan1~6_combout ),
	.cout());
// synopsys translate_off
defparam \clk_1seg|LessThan1~6 .lut_mask = 16'h7F5F;
defparam \clk_1seg|LessThan1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y9_N30
cycloneive_lcell_comb \clk_1seg|LessThan1~8 (
// Equation(s):
// \clk_1seg|LessThan1~8_combout  = (\clk_1seg|LessThan1~0_combout  & ((\clk_1seg|LessThan1~3_combout ) # ((\clk_1seg|LessThan1~7_combout  & \clk_1seg|LessThan1~6_combout ))))

	.dataa(\clk_1seg|LessThan1~7_combout ),
	.datab(\clk_1seg|LessThan1~0_combout ),
	.datac(\clk_1seg|LessThan1~3_combout ),
	.datad(\clk_1seg|LessThan1~6_combout ),
	.cin(gnd),
	.combout(\clk_1seg|LessThan1~8_combout ),
	.cout());
// synopsys translate_off
defparam \clk_1seg|LessThan1~8 .lut_mask = 16'hC8C0;
defparam \clk_1seg|LessThan1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y9_N14
cycloneive_lcell_comb \clk_1seg|LessThan1~9 (
// Equation(s):
// \clk_1seg|LessThan1~9_combout  = (\clk_1seg|LessThan1~3_combout ) # ((\clk_1seg|LessThan1~7_combout  & \clk_1seg|LessThan1~6_combout ))

	.dataa(\clk_1seg|LessThan1~7_combout ),
	.datab(gnd),
	.datac(\clk_1seg|LessThan1~3_combout ),
	.datad(\clk_1seg|LessThan1~6_combout ),
	.cin(gnd),
	.combout(\clk_1seg|LessThan1~9_combout ),
	.cout());
// synopsys translate_off
defparam \clk_1seg|LessThan1~9 .lut_mask = 16'hFAF0;
defparam \clk_1seg|LessThan1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N20
cycloneive_lcell_comb \sequenciador|controle[9]~_Duplicate_4feeder (
// Equation(s):
// \sequenciador|controle[9]~_Duplicate_4feeder_combout  = \sequenciador|fstate.soma_us~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sequenciador|fstate.soma_us~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sequenciador|controle[9]~_Duplicate_4feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sequenciador|controle[9]~_Duplicate_4feeder .lut_mask = 16'hF0F0;
defparam \sequenciador|controle[9]~_Duplicate_4feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y13_N21
dffeas \sequenciador|controle[9]~_Duplicate_4 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\sequenciador|controle[9]~_Duplicate_4feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequenciador|controle[9]~_Duplicate_4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sequenciador|controle[9]~_Duplicate_4 .is_wysiwyg = "true";
defparam \sequenciador|controle[9]~_Duplicate_4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y13_N24
cycloneive_lcell_comb \sequenciador|reg_controle~0 (
// Equation(s):
// \sequenciador|reg_controle~0_combout  = (\sequenciador|fstate.compara_uh_4~q ) # (\sequenciador|fstate.compara_dm~q )

	.dataa(\sequenciador|fstate.compara_uh_4~q ),
	.datab(\sequenciador|fstate.compara_dm~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\sequenciador|reg_controle~0_combout ),
	.cout());
// synopsys translate_off
defparam \sequenciador|reg_controle~0 .lut_mask = 16'hEEEE;
defparam \sequenciador|reg_controle~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y13_N25
dffeas \sequenciador|controle[4] (
	.clk(\CLOCK_50~input_o ),
	.d(\sequenciador|reg_controle~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequenciador|controle [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sequenciador|controle[4] .is_wysiwyg = "true";
defparam \sequenciador|controle[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y13_N28
cycloneive_lcell_comb \sequenciador|WideOr21~0 (
// Equation(s):
// \sequenciador|WideOr21~0_combout  = (\sequenciador|fstate.compara_dh_2~q ) # ((\sequenciador|fstate.compara_dm~q ) # (\sequenciador|controle[9]~_Duplicate_4_q ))

	.dataa(\sequenciador|fstate.compara_dh_2~q ),
	.datab(gnd),
	.datac(\sequenciador|fstate.compara_dm~q ),
	.datad(\sequenciador|controle[9]~_Duplicate_4_q ),
	.cin(gnd),
	.combout(\sequenciador|WideOr21~0_combout ),
	.cout());
// synopsys translate_off
defparam \sequenciador|WideOr21~0 .lut_mask = 16'hFFFA;
defparam \sequenciador|WideOr21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y13_N29
dffeas \sequenciador|controle[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\sequenciador|WideOr21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequenciador|controle [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sequenciador|controle[3] .is_wysiwyg = "true";
defparam \sequenciador|controle[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N16
cycloneive_lcell_comb \sequenciador|Selector7~0 (
// Equation(s):
// \sequenciador|Selector7~0_combout  = (\sequenciador|fstate.compara_uh_4~q  & \FD|Z~0_combout )

	.dataa(gnd),
	.datab(\sequenciador|fstate.compara_uh_4~q ),
	.datac(gnd),
	.datad(\FD|Z~0_combout ),
	.cin(gnd),
	.combout(\sequenciador|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \sequenciador|Selector7~0 .lut_mask = 16'hCC00;
defparam \sequenciador|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y13_N17
dffeas \sequenciador|fstate.compara_uh_10 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\sequenciador|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequenciador|fstate.compara_uh_10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sequenciador|fstate.compara_uh_10 .is_wysiwyg = "true";
defparam \sequenciador|fstate.compara_uh_10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y13_N20
cycloneive_lcell_comb \sequenciador|WideOr20~0 (
// Equation(s):
// \sequenciador|WideOr20~0_combout  = (\sequenciador|fstate.compara_ds~q ) # ((\sequenciador|controle[9]~_Duplicate_4_q ) # ((\sequenciador|fstate.compara_uh_10~q ) # (\sequenciador|fstate.compara_um~q )))

	.dataa(\sequenciador|fstate.compara_ds~q ),
	.datab(\sequenciador|controle[9]~_Duplicate_4_q ),
	.datac(\sequenciador|fstate.compara_uh_10~q ),
	.datad(\sequenciador|fstate.compara_um~q ),
	.cin(gnd),
	.combout(\sequenciador|WideOr20~0_combout ),
	.cout());
// synopsys translate_off
defparam \sequenciador|WideOr20~0 .lut_mask = 16'hFFFE;
defparam \sequenciador|WideOr20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y13_N21
dffeas \sequenciador|controle[5] (
	.clk(\CLOCK_50~input_o ),
	.d(\sequenciador|WideOr20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequenciador|controle [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sequenciador|controle[5] .is_wysiwyg = "true";
defparam \sequenciador|controle[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y13_N6
cycloneive_lcell_comb \FD|mux_5|Mux4~0 (
// Equation(s):
// \FD|mux_5|Mux4~0_combout  = ((!\sequenciador|controle [4] & !\sequenciador|controle [3])) # (!\sequenciador|controle [5])

	.dataa(gnd),
	.datab(\sequenciador|controle [4]),
	.datac(\sequenciador|controle [3]),
	.datad(\sequenciador|controle [5]),
	.cin(gnd),
	.combout(\FD|mux_5|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|mux_5|Mux4~0 .lut_mask = 16'h03FF;
defparam \FD|mux_5|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \FD|mux_5|Mux4~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\FD|mux_5|Mux4~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\FD|mux_5|Mux4~0clkctrl_outclk ));
// synopsys translate_off
defparam \FD|mux_5|Mux4~0clkctrl .clock_type = "global clock";
defparam \FD|mux_5|Mux4~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X65_Y13_N26
cycloneive_lcell_comb \FD|mux_5|q[2] (
// Equation(s):
// \FD|mux_5|q [2] = (GLOBAL(\FD|mux_5|Mux4~0clkctrl_outclk ) & (\sequenciador|controle [4])) # (!GLOBAL(\FD|mux_5|Mux4~0clkctrl_outclk ) & ((\FD|mux_5|q [2])))

	.dataa(gnd),
	.datab(\sequenciador|controle [4]),
	.datac(\FD|mux_5|q [2]),
	.datad(\FD|mux_5|Mux4~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\FD|mux_5|q [2]),
	.cout());
// synopsys translate_off
defparam \FD|mux_5|q[2] .lut_mask = 16'hCCF0;
defparam \FD|mux_5|q[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y13_N22
cycloneive_lcell_comb \FD|mux_5|Mux0~0 (
// Equation(s):
// \FD|mux_5|Mux0~0_combout  = (!\sequenciador|controle [3] & !\sequenciador|controle [5])

	.dataa(gnd),
	.datab(\sequenciador|controle [3]),
	.datac(gnd),
	.datad(\sequenciador|controle [5]),
	.cin(gnd),
	.combout(\FD|mux_5|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|mux_5|Mux0~0 .lut_mask = 16'h0033;
defparam \FD|mux_5|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y13_N8
cycloneive_lcell_comb \FD|mux_5|q[1] (
// Equation(s):
// \FD|mux_5|q [1] = (GLOBAL(\FD|mux_5|Mux4~0clkctrl_outclk ) & ((!\FD|mux_5|Mux0~0_combout ))) # (!GLOBAL(\FD|mux_5|Mux4~0clkctrl_outclk ) & (\FD|mux_5|q [1]))

	.dataa(\FD|mux_5|q [1]),
	.datab(gnd),
	.datac(\FD|mux_5|Mux0~0_combout ),
	.datad(\FD|mux_5|Mux4~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\FD|mux_5|q [1]),
	.cout());
// synopsys translate_off
defparam \FD|mux_5|q[1] .lut_mask = 16'h0FAA;
defparam \FD|mux_5|q[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y13_N16
cycloneive_lcell_comb \FD|mux_5|Mux0~1 (
// Equation(s):
// \FD|mux_5|Mux0~1_combout  = (!\sequenciador|controle [3] & (!\sequenciador|controle [4] & !\sequenciador|controle [5]))

	.dataa(\sequenciador|controle [3]),
	.datab(\sequenciador|controle [4]),
	.datac(gnd),
	.datad(\sequenciador|controle [5]),
	.cin(gnd),
	.combout(\FD|mux_5|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \FD|mux_5|Mux0~1 .lut_mask = 16'h0011;
defparam \FD|mux_5|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y13_N14
cycloneive_lcell_comb \FD|mux_5|q[0] (
// Equation(s):
// \FD|mux_5|q [0] = (GLOBAL(\FD|mux_5|Mux4~0clkctrl_outclk ) & ((\FD|mux_5|Mux0~1_combout ))) # (!GLOBAL(\FD|mux_5|Mux4~0clkctrl_outclk ) & (\FD|mux_5|q [0]))

	.dataa(gnd),
	.datab(\FD|mux_5|q [0]),
	.datac(\FD|mux_5|Mux0~1_combout ),
	.datad(\FD|mux_5|Mux4~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\FD|mux_5|q [0]),
	.cout());
// synopsys translate_off
defparam \FD|mux_5|q[0] .lut_mask = 16'hF0CC;
defparam \FD|mux_5|q[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y13_N18
cycloneive_lcell_comb \FD|mux_5|q[3] (
// Equation(s):
// \FD|mux_5|q [3] = (GLOBAL(\FD|mux_5|Mux4~0clkctrl_outclk ) & ((\sequenciador|controle [5]))) # (!GLOBAL(\FD|mux_5|Mux4~0clkctrl_outclk ) & (\FD|mux_5|q [3]))

	.dataa(gnd),
	.datab(\FD|mux_5|q [3]),
	.datac(\sequenciador|controle [5]),
	.datad(\FD|mux_5|Mux4~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\FD|mux_5|q [3]),
	.cout());
// synopsys translate_off
defparam \FD|mux_5|q[3] .lut_mask = 16'hF0CC;
defparam \FD|mux_5|q[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y13_N10
cycloneive_lcell_comb \FD|Z~0 (
// Equation(s):
// \FD|Z~0_combout  = (\FD|mux_5|q [2]) # ((\FD|mux_5|q [1]) # ((\FD|mux_5|q [0]) # (\FD|mux_5|q [3])))

	.dataa(\FD|mux_5|q [2]),
	.datab(\FD|mux_5|q [1]),
	.datac(\FD|mux_5|q [0]),
	.datad(\FD|mux_5|q [3]),
	.cin(gnd),
	.combout(\FD|Z~0_combout ),
	.cout());
// synopsys translate_off
defparam \FD|Z~0 .lut_mask = 16'hFFFE;
defparam \FD|Z~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N8
cycloneive_lcell_comb \sequenciador|Selector9~0 (
// Equation(s):
// \sequenciador|Selector9~0_combout  = (\sequenciador|controle[9]~_Duplicate_4_q  & !\FD|Z~0_combout )

	.dataa(gnd),
	.datab(\sequenciador|controle[9]~_Duplicate_4_q ),
	.datac(gnd),
	.datad(\FD|Z~0_combout ),
	.cin(gnd),
	.combout(\sequenciador|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \sequenciador|Selector9~0 .lut_mask = 16'h00CC;
defparam \sequenciador|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y13_N9
dffeas \sequenciador|fstate.soma_ds (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\sequenciador|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequenciador|fstate.soma_ds~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sequenciador|fstate.soma_ds .is_wysiwyg = "true";
defparam \sequenciador|fstate.soma_ds .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N26
cycloneive_lcell_comb \sequenciador|Selector3~0 (
// Equation(s):
// \sequenciador|Selector3~0_combout  = (\sequenciador|fstate.soma_ds~q ) # ((\sequenciador|controle[9]~_Duplicate_4_q  & \FD|Z~0_combout ))

	.dataa(gnd),
	.datab(\sequenciador|controle[9]~_Duplicate_4_q ),
	.datac(\sequenciador|fstate.soma_ds~q ),
	.datad(\FD|Z~0_combout ),
	.cin(gnd),
	.combout(\sequenciador|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \sequenciador|Selector3~0 .lut_mask = 16'hFCF0;
defparam \sequenciador|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y13_N27
dffeas \sequenciador|fstate.compara_ds (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\sequenciador|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequenciador|fstate.compara_ds~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sequenciador|fstate.compara_ds .is_wysiwyg = "true";
defparam \sequenciador|fstate.compara_ds .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N10
cycloneive_lcell_comb \sequenciador|Selector11~0 (
// Equation(s):
// \sequenciador|Selector11~0_combout  = (\sequenciador|fstate.compara_ds~q  & !\FD|Z~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sequenciador|fstate.compara_ds~q ),
	.datad(\FD|Z~0_combout ),
	.cin(gnd),
	.combout(\sequenciador|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \sequenciador|Selector11~0 .lut_mask = 16'h00F0;
defparam \sequenciador|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y13_N11
dffeas \sequenciador|fstate.soma_um (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\sequenciador|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequenciador|fstate.soma_um~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sequenciador|fstate.soma_um .is_wysiwyg = "true";
defparam \sequenciador|fstate.soma_um .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N12
cycloneive_lcell_comb \sequenciador|Selector4~0 (
// Equation(s):
// \sequenciador|Selector4~0_combout  = (\sequenciador|fstate.soma_um~q ) # ((\sequenciador|fstate.compara_ds~q  & \FD|Z~0_combout ))

	.dataa(\sequenciador|fstate.soma_um~q ),
	.datab(gnd),
	.datac(\sequenciador|fstate.compara_ds~q ),
	.datad(\FD|Z~0_combout ),
	.cin(gnd),
	.combout(\sequenciador|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \sequenciador|Selector4~0 .lut_mask = 16'hFAAA;
defparam \sequenciador|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y13_N13
dffeas \sequenciador|fstate.compara_um (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\sequenciador|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequenciador|fstate.compara_um~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sequenciador|fstate.compara_um .is_wysiwyg = "true";
defparam \sequenciador|fstate.compara_um .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N22
cycloneive_lcell_comb \sequenciador|Selector12~0 (
// Equation(s):
// \sequenciador|Selector12~0_combout  = (\sequenciador|fstate.compara_um~q  & !\FD|Z~0_combout )

	.dataa(\sequenciador|fstate.compara_um~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\FD|Z~0_combout ),
	.cin(gnd),
	.combout(\sequenciador|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \sequenciador|Selector12~0 .lut_mask = 16'h00AA;
defparam \sequenciador|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y13_N23
dffeas \sequenciador|fstate.soma_dm (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\sequenciador|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequenciador|fstate.soma_dm~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sequenciador|fstate.soma_dm .is_wysiwyg = "true";
defparam \sequenciador|fstate.soma_dm .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N4
cycloneive_lcell_comb \sequenciador|Selector5~0 (
// Equation(s):
// \sequenciador|Selector5~0_combout  = (\sequenciador|fstate.soma_dm~q ) # ((\sequenciador|fstate.compara_um~q  & \FD|Z~0_combout ))

	.dataa(\sequenciador|fstate.compara_um~q ),
	.datab(gnd),
	.datac(\sequenciador|fstate.soma_dm~q ),
	.datad(\FD|Z~0_combout ),
	.cin(gnd),
	.combout(\sequenciador|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \sequenciador|Selector5~0 .lut_mask = 16'hFAF0;
defparam \sequenciador|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y13_N5
dffeas \sequenciador|fstate.compara_dm (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\sequenciador|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequenciador|fstate.compara_dm~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sequenciador|fstate.compara_dm .is_wysiwyg = "true";
defparam \sequenciador|fstate.compara_dm .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N18
cycloneive_lcell_comb \sequenciador|Selector13~0 (
// Equation(s):
// \sequenciador|Selector13~0_combout  = (\sequenciador|fstate.compara_dm~q  & !\FD|Z~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sequenciador|fstate.compara_dm~q ),
	.datad(\FD|Z~0_combout ),
	.cin(gnd),
	.combout(\sequenciador|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \sequenciador|Selector13~0 .lut_mask = 16'h00F0;
defparam \sequenciador|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y13_N19
dffeas \sequenciador|fstate.soma_uh (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\sequenciador|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequenciador|fstate.soma_uh~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sequenciador|fstate.soma_uh .is_wysiwyg = "true";
defparam \sequenciador|fstate.soma_uh .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N28
cycloneive_lcell_comb \sequenciador|Selector6~0 (
// Equation(s):
// \sequenciador|Selector6~0_combout  = (\sequenciador|fstate.soma_uh~q ) # ((\sequenciador|fstate.compara_dm~q  & \FD|Z~0_combout ))

	.dataa(gnd),
	.datab(\sequenciador|fstate.soma_uh~q ),
	.datac(\sequenciador|fstate.compara_dm~q ),
	.datad(\FD|Z~0_combout ),
	.cin(gnd),
	.combout(\sequenciador|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \sequenciador|Selector6~0 .lut_mask = 16'hFCCC;
defparam \sequenciador|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y13_N29
dffeas \sequenciador|fstate.compara_uh_4 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\sequenciador|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequenciador|fstate.compara_uh_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sequenciador|fstate.compara_uh_4 .is_wysiwyg = "true";
defparam \sequenciador|fstate.compara_uh_4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N6
cycloneive_lcell_comb \sequenciador|Selector8~0 (
// Equation(s):
// \sequenciador|Selector8~0_combout  = (\sequenciador|fstate.compara_uh_4~q  & !\FD|Z~0_combout )

	.dataa(gnd),
	.datab(\sequenciador|fstate.compara_uh_4~q ),
	.datac(gnd),
	.datad(\FD|Z~0_combout ),
	.cin(gnd),
	.combout(\sequenciador|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \sequenciador|Selector8~0 .lut_mask = 16'h00CC;
defparam \sequenciador|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y13_N7
dffeas \sequenciador|fstate.compara_dh_2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\sequenciador|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequenciador|fstate.compara_dh_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sequenciador|fstate.compara_dh_2 .is_wysiwyg = "true";
defparam \sequenciador|fstate.compara_dh_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y13_N2
cycloneive_lcell_comb \sequenciador|Selector2~0 (
// Equation(s):
// \sequenciador|Selector2~0_combout  = (\FD|Z~0_combout ) # (!\sequenciador|fstate.compara_dh_2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sequenciador|fstate.compara_dh_2~q ),
	.datad(\FD|Z~0_combout ),
	.cin(gnd),
	.combout(\sequenciador|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \sequenciador|Selector2~0 .lut_mask = 16'hFF0F;
defparam \sequenciador|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y13_N3
dffeas \sequenciador|fstate.reset_all (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\sequenciador|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequenciador|fstate.reset_all~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sequenciador|fstate.reset_all .is_wysiwyg = "true";
defparam \sequenciador|fstate.reset_all .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y13_N4
cycloneive_lcell_comb \sequenciador|Selector10~0 (
// Equation(s):
// \sequenciador|Selector10~0_combout  = (\sequenciador|fstate.compara_uh_10~q  & !\FD|Z~0_combout )

	.dataa(gnd),
	.datab(\sequenciador|fstate.compara_uh_10~q ),
	.datac(gnd),
	.datad(\FD|Z~0_combout ),
	.cin(gnd),
	.combout(\sequenciador|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \sequenciador|Selector10~0 .lut_mask = 16'h00CC;
defparam \sequenciador|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y13_N5
dffeas \sequenciador|fstate.soma_dh (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\sequenciador|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequenciador|fstate.soma_dh~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sequenciador|fstate.soma_dh .is_wysiwyg = "true";
defparam \sequenciador|fstate.soma_dh .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y13_N0
cycloneive_lcell_comb \sequenciador|Selector14~0 (
// Equation(s):
// \sequenciador|Selector14~0_combout  = (\FD|mux_5|q [2]) # ((\FD|mux_5|q [0]) # (\FD|mux_5|q [3]))

	.dataa(\FD|mux_5|q [2]),
	.datab(gnd),
	.datac(\FD|mux_5|q [0]),
	.datad(\FD|mux_5|q [3]),
	.cin(gnd),
	.combout(\sequenciador|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \sequenciador|Selector14~0 .lut_mask = 16'hFFFA;
defparam \sequenciador|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y13_N12
cycloneive_lcell_comb \sequenciador|Selector14~1 (
// Equation(s):
// \sequenciador|Selector14~1_combout  = (\sequenciador|fstate.compara_dh_2~q  & (((\FD|mux_5|q [1]) # (\sequenciador|Selector14~0_combout )))) # (!\sequenciador|fstate.compara_dh_2~q  & (\sequenciador|fstate.compara_uh_10~q  & ((\FD|mux_5|q [1]) # 
// (\sequenciador|Selector14~0_combout ))))

	.dataa(\sequenciador|fstate.compara_dh_2~q ),
	.datab(\sequenciador|fstate.compara_uh_10~q ),
	.datac(\FD|mux_5|q [1]),
	.datad(\sequenciador|Selector14~0_combout ),
	.cin(gnd),
	.combout(\sequenciador|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \sequenciador|Selector14~1 .lut_mask = 16'hEEE0;
defparam \sequenciador|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y13_N2
cycloneive_lcell_comb \sequenciador|Selector14~2 (
// Equation(s):
// \sequenciador|Selector14~2_combout  = ((\sequenciador|fstate.soma_dh~q ) # (\sequenciador|Selector14~1_combout )) # (!\sequenciador|fstate.reset_all~q )

	.dataa(\sequenciador|fstate.reset_all~q ),
	.datab(gnd),
	.datac(\sequenciador|fstate.soma_dh~q ),
	.datad(\sequenciador|Selector14~1_combout ),
	.cin(gnd),
	.combout(\sequenciador|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \sequenciador|Selector14~2 .lut_mask = 16'hFFF5;
defparam \sequenciador|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y13_N30
cycloneive_lcell_comb \sequenciador|Selector14~3 (
// Equation(s):
// \sequenciador|Selector14~3_combout  = (\sequenciador|Selector14~2_combout ) # ((\clk_1seg|LessThan1~9_combout  & (\clk_1seg|LessThan1~0_combout  & \sequenciador|fstate.espera_seg~q )))

	.dataa(\clk_1seg|LessThan1~9_combout ),
	.datab(\clk_1seg|LessThan1~0_combout ),
	.datac(\sequenciador|fstate.espera_seg~q ),
	.datad(\sequenciador|Selector14~2_combout ),
	.cin(gnd),
	.combout(\sequenciador|Selector14~3_combout ),
	.cout());
// synopsys translate_off
defparam \sequenciador|Selector14~3 .lut_mask = 16'hFF80;
defparam \sequenciador|Selector14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y13_N31
dffeas \sequenciador|fstate.espera_seg (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\sequenciador|Selector14~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequenciador|fstate.espera_seg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sequenciador|fstate.espera_seg .is_wysiwyg = "true";
defparam \sequenciador|fstate.espera_seg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y9_N28
cycloneive_lcell_comb \sequenciador|Selector0~0 (
// Equation(s):
// \sequenciador|Selector0~0_combout  = (\sequenciador|fstate.espera_seg~q  & ((!\clk_1seg|LessThan1~0_combout ) # (!\clk_1seg|LessThan1~9_combout )))

	.dataa(\sequenciador|fstate.espera_seg~q ),
	.datab(gnd),
	.datac(\clk_1seg|LessThan1~9_combout ),
	.datad(\clk_1seg|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\sequenciador|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sequenciador|Selector0~0 .lut_mask = 16'h0AAA;
defparam \sequenciador|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y9_N29
dffeas \sequenciador|fstate.soma_us (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\sequenciador|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequenciador|fstate.soma_us~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sequenciador|fstate.soma_us .is_wysiwyg = "true";
defparam \sequenciador|fstate.soma_us .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X74_Y0_N18
dffeas \sequenciador|controle[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\sequenciador|fstate.soma_us~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequenciador|controle [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sequenciador|controle[9] .is_wysiwyg = "true";
defparam \sequenciador|controle[9] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X62_Y0_N18
dffeas \sequenciador|controle[9]~_Duplicate_1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\sequenciador|fstate.soma_us~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequenciador|controle[9]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sequenciador|controle[9]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sequenciador|controle[9]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X67_Y0_N4
dffeas \sequenciador|controle[9]~_Duplicate_2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\sequenciador|fstate.soma_us~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequenciador|controle[9]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sequenciador|controle[9]~_Duplicate_2 .is_wysiwyg = "true";
defparam \sequenciador|controle[9]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X69_Y0_N11
dffeas \sequenciador|controle[9]~_Duplicate_3 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\sequenciador|fstate.soma_us~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sequenciador|controle[9]~_Duplicate_3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sequenciador|controle[9]~_Duplicate_3 .is_wysiwyg = "true";
defparam \sequenciador|controle[9]~_Duplicate_3 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \SW[10]~input (
	.i(SW[10]),
	.ibar(gnd),
	.o(\SW[10]~input_o ));
// synopsys translate_off
defparam \SW[10]~input .bus_hold = "false";
defparam \SW[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \SW[11]~input (
	.i(SW[11]),
	.ibar(gnd),
	.o(\SW[11]~input_o ));
// synopsys translate_off
defparam \SW[11]~input .bus_hold = "false";
defparam \SW[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \SW[12]~input (
	.i(SW[12]),
	.ibar(gnd),
	.o(\SW[12]~input_o ));
// synopsys translate_off
defparam \SW[12]~input .bus_hold = "false";
defparam \SW[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \SW[13]~input (
	.i(SW[13]),
	.ibar(gnd),
	.o(\SW[13]~input_o ));
// synopsys translate_off
defparam \SW[13]~input .bus_hold = "false";
defparam \SW[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \SW[14]~input (
	.i(SW[14]),
	.ibar(gnd),
	.o(\SW[14]~input_o ));
// synopsys translate_off
defparam \SW[14]~input .bus_hold = "false";
defparam \SW[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \SW[15]~input (
	.i(SW[15]),
	.ibar(gnd),
	.o(\SW[15]~input_o ));
// synopsys translate_off
defparam \SW[15]~input .bus_hold = "false";
defparam \SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \SW[16]~input (
	.i(SW[16]),
	.ibar(gnd),
	.o(\SW[16]~input_o ));
// synopsys translate_off
defparam \SW[16]~input .bus_hold = "false";
defparam \SW[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \SW[17]~input (
	.i(SW[17]),
	.ibar(gnd),
	.o(\SW[17]~input_o ));
// synopsys translate_off
defparam \SW[17]~input .bus_hold = "false";
defparam \SW[17]~input .simulate_z_as = "z";
// synopsys translate_on

assign LEDR[0] = \LEDR[0]~output_o ;

assign LEDR[1] = \LEDR[1]~output_o ;

assign LEDR[2] = \LEDR[2]~output_o ;

assign LEDR[3] = \LEDR[3]~output_o ;

assign LEDR[4] = \LEDR[4]~output_o ;

assign LEDR[5] = \LEDR[5]~output_o ;

assign LEDR[6] = \LEDR[6]~output_o ;

assign LEDR[7] = \LEDR[7]~output_o ;

assign LEDR[8] = \LEDR[8]~output_o ;

assign LEDR[9] = \LEDR[9]~output_o ;

assign LEDR[10] = \LEDR[10]~output_o ;

assign LEDR[11] = \LEDR[11]~output_o ;

assign LEDR[12] = \LEDR[12]~output_o ;

assign LEDR[13] = \LEDR[13]~output_o ;

assign LEDR[14] = \LEDR[14]~output_o ;

assign LEDR[15] = \LEDR[15]~output_o ;

assign LEDR[16] = \LEDR[16]~output_o ;

assign LEDR[17] = \LEDR[17]~output_o ;

assign LEDG[0] = \LEDG[0]~output_o ;

assign LEDG[1] = \LEDG[1]~output_o ;

assign LEDG[2] = \LEDG[2]~output_o ;

assign LEDG[3] = \LEDG[3]~output_o ;

assign LEDG[4] = \LEDG[4]~output_o ;

assign LEDG[5] = \LEDG[5]~output_o ;

assign LEDG[6] = \LEDG[6]~output_o ;

assign LEDG[7] = \LEDG[7]~output_o ;

assign LEDG[8] = \LEDG[8]~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign HEX5[0] = \HEX5[0]~output_o ;

assign HEX5[1] = \HEX5[1]~output_o ;

assign HEX5[2] = \HEX5[2]~output_o ;

assign HEX5[3] = \HEX5[3]~output_o ;

assign HEX5[4] = \HEX5[4]~output_o ;

assign HEX5[5] = \HEX5[5]~output_o ;

assign HEX5[6] = \HEX5[6]~output_o ;

assign HEX6[0] = \HEX6[0]~output_o ;

assign HEX6[1] = \HEX6[1]~output_o ;

assign HEX6[2] = \HEX6[2]~output_o ;

assign HEX6[3] = \HEX6[3]~output_o ;

assign HEX6[4] = \HEX6[4]~output_o ;

assign HEX6[5] = \HEX6[5]~output_o ;

assign HEX6[6] = \HEX6[6]~output_o ;

assign HEX7[0] = \HEX7[0]~output_o ;

assign HEX7[1] = \HEX7[1]~output_o ;

assign HEX7[2] = \HEX7[2]~output_o ;

assign HEX7[3] = \HEX7[3]~output_o ;

assign HEX7[4] = \HEX7[4]~output_o ;

assign HEX7[5] = \HEX7[5]~output_o ;

assign HEX7[6] = \HEX7[6]~output_o ;

endmodule
