# Reading pref.tcl
# do Laboratorio3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3 {C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3/lab3_params.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:57:56 on Sep 29,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3" C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3/lab3_params.sv 
# -- Compiling package lab3_params
# 
# Top level modules:
# 	--none--
# End time: 13:57:56 on Sep 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3 {C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3/tick_1hz.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:57:56 on Sep 29,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3" C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3/tick_1hz.sv 
# -- Compiling module tick_1hz
# 
# Top level modules:
# 	tick_1hz
# End time: 13:57:56 on Sep 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3 {C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3/vgaController.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:57:56 on Sep 29,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3" C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3/vgaController.sv 
# -- Compiling module vgaController
# 
# Top level modules:
# 	vgaController
# End time: 13:57:56 on Sep 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3 {C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3/gen_pixclk.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:57:56 on Sep 29,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3" C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3/gen_pixclk.sv 
# -- Compiling module gen_pixclk
# 
# Top level modules:
# 	gen_pixclk
# End time: 13:57:57 on Sep 29,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3 {C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3/timer_15s.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:57:57 on Sep 29,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3" C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3/timer_15s.sv 
# -- Compiling module timer_15s
# 
# Top level modules:
# 	timer_15s
# End time: 13:57:57 on Sep 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3 {C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3/bcd7seg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:57:57 on Sep 29,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3" C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3/bcd7seg.sv 
# -- Compiling module bcd7seg
# 
# Top level modules:
# 	bcd7seg
# End time: 13:57:57 on Sep 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3 {C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3/btn_onepulse.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:57:57 on Sep 29,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3" C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3/btn_onepulse.sv 
# -- Compiling module btn_onepulse
# 
# Top level modules:
# 	btn_onepulse
# End time: 13:57:57 on Sep 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3 {C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3/tick_20hz.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:57:57 on Sep 29,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3" C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3/tick_20hz.sv 
# -- Compiling module tick_20hz
# 
# Top level modules:
# 	tick_20hz
# End time: 13:57:57 on Sep 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3 {C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3/fsm_control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:57:57 on Sep 29,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3" C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3/fsm_control.sv 
# -- Compiling module fsm_control
# 
# Top level modules:
# 	fsm_control
# End time: 13:57:57 on Sep 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3 {C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3/vga_cards.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:57:57 on Sep 29,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3" C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3/vga_cards.sv 
# ** Warning: C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3/vga_cards.sv(10): (vlog-13314) Defaulting port 'state' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3/vga_cards.sv(11): (vlog-13314) Defaulting port 'symbol_id' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package vga_cards_sv_unit
# -- Importing package lab3_params
# -- Compiling module vga_cards
# ** Warning: C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3/vga_cards.sv(10): (vlog-13314) Defaulting port 'state' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3/vga_cards.sv(11): (vlog-13314) Defaulting port 'symbol_id' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	vga_cards
# End time: 13:57:57 on Sep 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vlog -sv -work work +incdir+C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3 {C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3/fsm_memoria.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:57:57 on Sep 29,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3" C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3/fsm_memoria.sv 
# ** Warning: C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3/fsm_memoria.sv(18): (vlog-13314) Defaulting port 'layout' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package fsm_memoria_sv_unit
# -- Importing package lab3_params
# -- Compiling module fsm_memoria
# ** Warning: C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3/fsm_memoria.sv(18): (vlog-13314) Defaulting port 'layout' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	fsm_memoria
# End time: 13:57:57 on Sep 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv -work work +incdir+C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3 {C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3/vga_top_libro.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:57:57 on Sep 29,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3" C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3/vga_top_libro.sv 
# -- Compiling package vga_top_libro_sv_unit
# -- Importing package lab3_params
# -- Compiling module vga_top_libro
# 
# Top level modules:
# 	vga_top_libro
# End time: 13:57:57 on Sep 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3 {C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3/videoGen.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:57:57 on Sep 29,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3" C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3/videoGen.sv 
# ** Warning: C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3/videoGen.sv(8): (vlog-13314) Defaulting port 'state' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3/videoGen.sv(9): (vlog-13314) Defaulting port 'symbol_id' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package videoGen_sv_unit
# -- Importing package lab3_params
# -- Compiling module videoGen
# ** Warning: C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3/videoGen.sv(8): (vlog-13314) Defaulting port 'state' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3/videoGen.sv(9): (vlog-13314) Defaulting port 'symbol_id' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	videoGen
# End time: 13:57:57 on Sep 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vlog -sv -work work +incdir+C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3 {C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3/game_datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:57:57 on Sep 29,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3" C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3/game_datapath.sv 
# ** Warning: C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3/game_datapath.sv(28): (vlog-13314) Defaulting port 'layout' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package game_datapath_sv_unit
# -- Importing package lab3_params
# -- Compiling module game_datapath
# ** Warning: C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3/game_datapath.sv(28): (vlog-13314) Defaulting port 'layout' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	game_datapath
# End time: 13:57:57 on Sep 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# 
# vlog -sv -work work +incdir+C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3 {C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3/tb_fsm_control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:57:57 on Sep 29,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3" C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3/tb_fsm_control.sv 
# -- Compiling module tb_fsm_control
# 
# Top level modules:
# 	tb_fsm_control
# End time: 13:57:57 on Sep 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_fsm_control
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_fsm_control 
# Start time: 13:57:58 on Sep 29,2025
# Loading sv_std.std
# Loading work.tb_fsm_control
# Loading work.fsm_control
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# [45000 ns] OK estado=S_IDLE. Tras reset
# 
# --- Caso 1: Seleccion manual de primera carta ---
# [65000 ns] OK estado=S_ONE. Despues de seleccionar primera carta (manual)
# 
# --- Caso 2: Segunda carta manual con MATCH ---
# [85000 ns] OK estado=S_IDLE. Regreso a IDLE tras match manual
# 
# --- Caso 3: Segunda carta manual SIN MATCH y pausa ---
# [105000 ns] OK estado=S_ONE. Despues de seleccionar primera carta (manual, caso sin match)
# [125000 ns] OK estado=S_PAUSE. Entro a PAUSE tras fallo
# [145000 ns] OK estado=S_IDLE. Regreso a IDLE tras PAUSE
# 
# --- Caso 4: Seleccion automatica de primera carta por timeout ---
# [165000 ns] OK estado=S_ONE. Despues de auto-seleccion de primera carta
# 
# --- Caso 5: Segunda automatica con MATCH ---
# [185000 ns] OK estado=S_IDLE. Regreso a IDLE tras match automatico
# 
# --- Caso 6: Atajo match_happened_i ---
# [205000 ns] OK estado=S_ONE. Antes de forzar match_happened_i
# [225000 ns] OK estado=S_IDLE. Regreso a IDLE por match_happened_i
# 
# *** Todas las pruebas finalizaron ***
# ** Note: $finish    : C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3/tb_fsm_control.sv(255)
#    Time: 275 ns  Iteration: 0  Instance: /tb_fsm_control
# 1
# Break in Module tb_fsm_control at C:/Users/snipe/Desktop/FGonzalez_JZheng_digital_design_lab_2025/Laboratorio3/tb_fsm_control.sv line 255
force -freeze sim:/tb_fsm_control/match_found_o 0 0
change sim:/tb_fsm_control/match_found_o 1
force -freeze sim:/tb_fsm_control/match_found_o 0 0
force -freeze sim:/tb_fsm_control/match_found_o 0 0
force -freeze sim:/tb_fsm_control/match_found_o 0 0
run 20ns
force -freeze sim:/tb_fsm_control/match_found_o 1 0
run 10ns
run 20ns
force -freeze sim:/tb_fsm_control/time_up_i 1 0
run 20ns
force -freeze sim:/tb_fsm_control/btn_sel_i 1 0
run 20ns
force -freeze sim:/tb_fsm_control/btn_sel_i 0 0
run 20ns
# End time: 14:09:41 on Sep 29,2025, Elapsed time: 0:11:43
# Errors: 0, Warnings: 0
