#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Thu Jan  9 14:38:04 2020
# Process ID: 10760
# Current directory: C:/Users/Adelina/Desktop/MicroSD_Card
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent840 C:\Users\Adelina\Desktop\MicroSD_Card\MicroSD_Card.xpr
# Log file: C:/Users/Adelina/Desktop/MicroSD_Card/vivado.log
# Journal file: C:/Users/Adelina/Desktop/MicroSD_Card\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 1061.383 ; gain = 203.105
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jan  9 14:48:33 2020] Launched synth_1...
Run output will be captured here: C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.runs/synth_1/runme.log
[Thu Jan  9 14:48:33 2020] Launched impl_1...
Run output will be captured here: C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jan  9 14:55:58 2020] Launched synth_1...
Run output will be captured here: C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.runs/synth_1/runme.log
[Thu Jan  9 14:55:58 2020] Launched impl_1...
Run output will be captured here: C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1.3
  **** Build date : Sep  4 2019 at 10:11:09
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA76B9A
open_hw_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2023.859 ; gain = 962.477
set_property PROGRAM.FILE {C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.runs/impl_1/Main.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.runs/impl_1/Main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.runs/impl_1/Main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jan  9 15:01:36 2020] Launched synth_1...
Run output will be captured here: C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.runs/synth_1/runme.log
[Thu Jan  9 15:01:36 2020] Launched impl_1...
Run output will be captured here: C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1.3
  **** Build date : Sep  4 2019 at 10:11:09
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA76B9A
set_property PROGRAM.FILE {C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.runs/impl_1/Main.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.runs/impl_1/Main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jan  9 15:06:42 2020] Launched synth_1...
Run output will be captured here: C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.runs/synth_1/runme.log
[Thu Jan  9 15:06:42 2020] Launched impl_1...
Run output will be captured here: C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.runs/impl_1/runme.log
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.runs/impl_1/Main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
close [ open C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/sources_1/new/TB.vhd w ]
add_files C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/sources_1/new/TB.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/sources_1/new/Commands_Package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/sources_1/new/MPG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MPG'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/sources_1/new/rational_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rational_divider'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/sources_1/new/SD_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SD_Controller'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Memory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/sources_1/new/VGA_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VGA_Controller'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Main'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/sources_1/new/TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.sim/sim_1/behav/xsim'
"xelab -wto b32f979575ee45f59565dde77ab92f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_behav xil_defaultlib.TB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b32f979575ee45f59565dde77ab92f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_behav xil_defaultlib.TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.math_real
Compiling package xil_defaultlib.command_package
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.MPG [mpg_default]
Compiling architecture behavioral of entity xil_defaultlib.rational_divider [\rational_divider(g_output_clock...]
Compiling architecture behavioral of entity xil_defaultlib.rational_divider [\rational_divider(g_output_clock...]
Compiling architecture behavioral of entity xil_defaultlib.rational_divider [\rational_divider(g_output_clock...]
Compiling architecture behavioral of entity xil_defaultlib.SD_Controller [sd_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.Memory [memory_default]
Compiling architecture behavioral of entity xil_defaultlib.VGA_Controller [vga_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.Main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.tb
Built simulation snapshot TB_behav

****** Webtalk v2019.1.3 (64-bit)
  **** SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
  **** IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.sim/sim_1/behav/xsim/xsim.dir/TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.sim/sim_1/behav/xsim/xsim.dir/TB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jan  9 15:20:45 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jan  9 15:20:45 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2084.348 ; gain = 0.035
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_behav -key {Behavioral:sim_1:Functional:TB} -tclbatch {TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2106.660 ; gain = 7.211
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 2106.660 ; gain = 22.348
run 10 ms
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/TB/DUT/SD_inst/prState}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/TB/DUT/SD_inst/nextState}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2159.797 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.sim/sim_1/behav/xsim'
"xelab -wto b32f979575ee45f59565dde77ab92f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_behav xil_defaultlib.TB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b32f979575ee45f59565dde77ab92f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_behav xil_defaultlib.TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2258.727 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_behav -key {Behavioral:sim_1:Functional:TB} -tclbatch {TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2265.043 ; gain = 6.316
run 10 s
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2268.277 ; gain = 3.234
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/TB/DUT/SD_inst/prState}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/TB/DUT/SD_inst/nextState}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/sources_1/new/TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.sim/sim_1/behav/xsim'
"xelab -wto b32f979575ee45f59565dde77ab92f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_behav xil_defaultlib.TB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b32f979575ee45f59565dde77ab92f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_behav xil_defaultlib.TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.math_real
Compiling package xil_defaultlib.command_package
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.MPG [mpg_default]
Compiling architecture behavioral of entity xil_defaultlib.rational_divider [\rational_divider(g_output_clock...]
Compiling architecture behavioral of entity xil_defaultlib.rational_divider [\rational_divider(g_output_clock...]
Compiling architecture behavioral of entity xil_defaultlib.rational_divider [\rational_divider(g_output_clock...]
Compiling architecture behavioral of entity xil_defaultlib.SD_Controller [sd_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.Memory [memory_default]
Compiling architecture behavioral of entity xil_defaultlib.VGA_Controller [vga_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.Main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.tb
Built simulation snapshot TB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2709.086 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_behav -key {Behavioral:sim_1:Functional:TB} -tclbatch {TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 2709.086 ; gain = 0.000
run 10 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2709.086 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Main'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/sources_1/new/TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.sim/sim_1/behav/xsim'
"xelab -wto b32f979575ee45f59565dde77ab92f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_behav xil_defaultlib.TB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b32f979575ee45f59565dde77ab92f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_behav xil_defaultlib.TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.math_real
Compiling package xil_defaultlib.command_package
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.MPG [mpg_default]
Compiling architecture behavioral of entity xil_defaultlib.rational_divider [\rational_divider(g_output_clock...]
Compiling architecture behavioral of entity xil_defaultlib.rational_divider [\rational_divider(g_output_clock...]
Compiling architecture behavioral of entity xil_defaultlib.rational_divider [\rational_divider(g_output_clock...]
Compiling architecture behavioral of entity xil_defaultlib.SD_Controller [sd_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.Memory [memory_default]
Compiling architecture behavioral of entity xil_defaultlib.VGA_Controller [vga_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.Main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.tb
Built simulation snapshot TB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2709.086 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_behav -key {Behavioral:sim_1:Functional:TB} -tclbatch {TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 2709.086 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.srcs/sources_1/new/TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.sim/sim_1/behav/xsim'
"xelab -wto b32f979575ee45f59565dde77ab92f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_behav xil_defaultlib.TB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b32f979575ee45f59565dde77ab92f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_behav xil_defaultlib.TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.math_real
Compiling package xil_defaultlib.command_package
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.MPG [mpg_default]
Compiling architecture behavioral of entity xil_defaultlib.rational_divider [\rational_divider(g_output_clock...]
Compiling architecture behavioral of entity xil_defaultlib.rational_divider [\rational_divider(g_output_clock...]
Compiling architecture behavioral of entity xil_defaultlib.rational_divider [\rational_divider(g_output_clock...]
Compiling architecture behavioral of entity xil_defaultlib.SD_Controller [sd_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.Memory [memory_default]
Compiling architecture behavioral of entity xil_defaultlib.VGA_Controller [vga_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.Main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.tb
Built simulation snapshot TB_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2709.086 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Adelina/Desktop/MicroSD_Card/MicroSD_Card.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_behav -key {Behavioral:sim_1:Functional:TB} -tclbatch {TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 2709.086 ; gain = 0.000
run 10 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan  9 15:35:19 2020...
