// Seed: 1102726396
module module_0 (
    input tri0 id_0,
    output wand id_1,
    input tri0 id_2,
    input wand id_3,
    input wire id_4,
    output wor id_5,
    input tri0 id_6,
    input supply1 id_7
    , id_23,
    input uwire id_8,
    input tri id_9,
    input wor id_10,
    input supply1 id_11,
    output tri id_12,
    input supply1 id_13,
    input supply0 id_14,
    output wor id_15,
    output wire id_16,
    input supply0 id_17,
    input tri1 id_18,
    input uwire id_19,
    input tri id_20,
    output tri0 id_21
);
  wire id_24, id_25;
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1,
    input supply0 id_2
);
  always id_0 = 1;
  generate
    wire id_4;
    string id_5, id_6;
    wire id_7, id_8;
    if (1) assign id_5 = "";
  endgenerate
  wire id_9;
  wire id_10;
  module_0(
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_0,
      id_1,
      id_2,
      id_0,
      id_0,
      id_2,
      id_1,
      id_2,
      id_2,
      id_0
  );
endmodule
