<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
should_fail_because: this test imported from yosys repository contains intentional syntax error
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p745.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p745.sv</a>
defines: 
time_elapsed: 1.012s
ram usage: 38900 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpktp6vibc/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p745.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p745.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p745.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p745.sv:1</a>: No timescale set for &#34;m&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p745.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p745.sv:13</a>: No timescale set for &#34;p&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p745.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p745.sv:1</a>: Compile module &#34;work@m&#34;.

[INF:CP0306] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p745.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p745.sv:13</a>: Compile program &#34;work@p&#34;.

[WRN:CP0314] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p745.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p745.sv:13</a>: Using programs is discouraged &#34;work@p&#34;, programs are obsoleted by UVM.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p745.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p745.sv:1</a>: Top level module &#34;work@m&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpktp6vibc/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_m
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpktp6vibc/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpktp6vibc/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@m)
 |vpiName:work@m
 |uhdmallPackages:
 \_package: builtin, parent:work@m
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallPrograms:
 \_program: work@p, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p745.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p745.sv</a>, line:13, parent:work@m
   |vpiDefName:work@p
   |vpiFullName:work@p
   |vpiPort:
   \_port: (pw2), line:13
     |vpiName:pw2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pw2), line:13
         |vpiName:pw2
         |vpiFullName:work@p.pw2
   |vpiPort:
   \_port: (pw1), line:13
     |vpiName:pw1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pw1), line:13
         |vpiName:pw1
         |vpiFullName:work@p.pw1
   |vpiNet:
   \_logic_net: (pw2), line:13
   |vpiNet:
   \_logic_net: (pw1), line:13
 |uhdmallModules:
 \_module: work@m, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p745.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p745.sv</a>, line:1, parent:work@m
   |vpiDefName:work@m
   |vpiFullName:work@m
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:4
       |vpiFullName:work@m
       |vpiStmt:
       \_assignment: , line:5
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (r), line:5
           |vpiName:r
           |vpiFullName:work@m.r
         |vpiRhs:
         \_constant: , line:5
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_delay_control: , line:6
         |#10
         |vpiStmt:
         \_assignment: , line:6
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (r), line:6
             |vpiName:r
             |vpiFullName:work@m.r
           |vpiRhs:
           \_constant: , line:6
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
   |vpiProcess:
   \_always: , line:10
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:10
       |vpiCondition:
       \_ref_obj: (dw2), line:10
         |vpiName:dw2
         |vpiFullName:work@m.dw2
       |vpiStmt:
       \_sys_func_call: ($display), line:11
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:11
           |vpiConstType:6
           |vpiDecompile:&#34;dw2 is %b&#34;
           |vpiSize:11
           |STRING:&#34;dw2 is %b&#34;
         |vpiArgument:
         \_ref_obj: (dw2), line:11
           |vpiName:dw2
   |vpiContAssign:
   \_cont_assign: , line:8
     |vpiRhs:
     \_ref_obj: (r), line:8
       |vpiName:r
       |vpiFullName:work@m.r
       |vpiActual:
       \_logic_net: (r), line:2
         |vpiName:r
         |vpiFullName:work@m.r
         |vpiNetType:36
     |vpiLhs:
     \_ref_obj: (dw1), line:8
       |vpiName:dw1
       |vpiFullName:work@m.dw1
       |vpiActual:
       \_logic_net: (dw1), line:3
         |vpiName:dw1
         |vpiFullName:work@m.dw1
         |vpiNetType:1
   |vpiNet:
   \_logic_net: (r), line:2
   |vpiNet:
   \_logic_net: (dw1), line:3
   |vpiNet:
   \_logic_net: (dw2), line:3
     |vpiName:dw2
     |vpiFullName:work@m.dw2
     |vpiNetType:1
 |uhdmtopModules:
 \_module: work@m (work@m), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p745.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p745.sv</a>, line:1
   |vpiDefName:work@m
   |vpiName:work@m
   |vpiNet:
   \_logic_net: (r), line:2, parent:work@m
     |vpiName:r
     |vpiFullName:work@m.r
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (dw1), line:3, parent:work@m
     |vpiName:dw1
     |vpiFullName:work@m.dw1
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (dw2), line:3, parent:work@m
     |vpiName:dw2
     |vpiFullName:work@m.dw2
     |vpiNetType:1
   |vpiProgram:
   \_program: work@p (p_i), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p745.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p745.sv</a>, line:9, parent:work@m
     |vpiDefName:work@p
     |vpiName:p_i
     |vpiFullName:work@m.p_i
     |vpiPort:
     \_port: (dw2), line:13, parent:p_i
       |vpiName:dw2
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (dw2)
         |vpiName:dw2
         |vpiActual:
         \_logic_net: (dw2), line:3, parent:work@m
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (pw2), line:13, parent:p_i
           |vpiName:pw2
           |vpiFullName:work@m.p_i.pw2
     |vpiPort:
     \_port: (dw1), line:13, parent:p_i
       |vpiName:dw1
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (dw1)
         |vpiName:dw1
         |vpiActual:
         \_logic_net: (dw1), line:3, parent:work@m
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (pw1), line:13, parent:p_i
           |vpiName:pw1
           |vpiFullName:work@m.p_i.pw1
     |vpiNet:
     \_logic_net: (pw2), line:13, parent:p_i
     |vpiNet:
     \_logic_net: (pw1), line:13, parent:p_i
     |vpiInstance:
     \_module: work@m (work@m), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p745.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p745.sv</a>, line:1
Object: \work_m of type 3000
Object: \work_m of type 32
Object: \r of type 36
Object: \dw1 of type 36
Object: \dw2 of type 36
Object: \work_m of type 32
Object:  of type 8
Object: \dw1 of type 608
Object: \dw1 of type 36
Object: \r of type 608
Object: \r of type 36
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \r of type 608
Object:  of type 7
Object:  of type 11
ERROR: Encountered unhandled object type: 11

</pre>
</body>