
ynotag.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000119b8  080000c0  080000c0  000010c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000f58  08011a78  08011a78  00012a78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080129d0  080129d0  000190a8  2**0
                  CONTENTS
  4 .ARM          00000008  080129d0  080129d0  000139d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080129d8  080129d8  000190a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080129d8  080129d8  000139d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080129dc  080129dc  000139dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000050a8  20000000  080129e0  00014000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  9 .bss          00001518  200050a8  08017a88  000190a8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200065c0  08017a88  000195c0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000190a8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e5d0  00000000  00000000  000190d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003f5d  00000000  00000000  000376a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001bf8  00000000  00000000  0003b600  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000169e  00000000  00000000  0003d1f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020761  00000000  00000000  0003e896  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000224a5  00000000  00000000  0005eff7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cc728  00000000  00000000  0008149c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014dbc4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007f44  00000000  00000000  0014dc08  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000085  00000000  00000000  00155b4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200050a8 	.word	0x200050a8
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08011a4c 	.word	0x08011a4c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200050ac 	.word	0x200050ac
 8000104:	08011a4c 	.word	0x08011a4c

08000108 <strcmp>:
 8000108:	7802      	ldrb	r2, [r0, #0]
 800010a:	780b      	ldrb	r3, [r1, #0]
 800010c:	2a00      	cmp	r2, #0
 800010e:	d003      	beq.n	8000118 <strcmp+0x10>
 8000110:	3001      	adds	r0, #1
 8000112:	3101      	adds	r1, #1
 8000114:	429a      	cmp	r2, r3
 8000116:	d0f7      	beq.n	8000108 <strcmp>
 8000118:	1ad0      	subs	r0, r2, r3
 800011a:	4770      	bx	lr

0800011c <strlen>:
 800011c:	2300      	movs	r3, #0
 800011e:	5cc2      	ldrb	r2, [r0, r3]
 8000120:	3301      	adds	r3, #1
 8000122:	2a00      	cmp	r2, #0
 8000124:	d1fb      	bne.n	800011e <strlen+0x2>
 8000126:	1e58      	subs	r0, r3, #1
 8000128:	4770      	bx	lr
	...

0800012c <__gnu_thumb1_case_uqi>:
 800012c:	b402      	push	{r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0049      	lsls	r1, r1, #1
 8000134:	5c09      	ldrb	r1, [r1, r0]
 8000136:	0049      	lsls	r1, r1, #1
 8000138:	448e      	add	lr, r1
 800013a:	bc02      	pop	{r1}
 800013c:	4770      	bx	lr
 800013e:	46c0      	nop			@ (mov r8, r8)

08000140 <__gnu_thumb1_case_shi>:
 8000140:	b403      	push	{r0, r1}
 8000142:	4671      	mov	r1, lr
 8000144:	0849      	lsrs	r1, r1, #1
 8000146:	0040      	lsls	r0, r0, #1
 8000148:	0049      	lsls	r1, r1, #1
 800014a:	5e09      	ldrsh	r1, [r1, r0]
 800014c:	0049      	lsls	r1, r1, #1
 800014e:	448e      	add	lr, r1
 8000150:	bc03      	pop	{r0, r1}
 8000152:	4770      	bx	lr

08000154 <__udivsi3>:
 8000154:	2200      	movs	r2, #0
 8000156:	0843      	lsrs	r3, r0, #1
 8000158:	428b      	cmp	r3, r1
 800015a:	d374      	bcc.n	8000246 <__udivsi3+0xf2>
 800015c:	0903      	lsrs	r3, r0, #4
 800015e:	428b      	cmp	r3, r1
 8000160:	d35f      	bcc.n	8000222 <__udivsi3+0xce>
 8000162:	0a03      	lsrs	r3, r0, #8
 8000164:	428b      	cmp	r3, r1
 8000166:	d344      	bcc.n	80001f2 <__udivsi3+0x9e>
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d328      	bcc.n	80001c0 <__udivsi3+0x6c>
 800016e:	0c03      	lsrs	r3, r0, #16
 8000170:	428b      	cmp	r3, r1
 8000172:	d30d      	bcc.n	8000190 <__udivsi3+0x3c>
 8000174:	22ff      	movs	r2, #255	@ 0xff
 8000176:	0209      	lsls	r1, r1, #8
 8000178:	ba12      	rev	r2, r2
 800017a:	0c03      	lsrs	r3, r0, #16
 800017c:	428b      	cmp	r3, r1
 800017e:	d302      	bcc.n	8000186 <__udivsi3+0x32>
 8000180:	1212      	asrs	r2, r2, #8
 8000182:	0209      	lsls	r1, r1, #8
 8000184:	d065      	beq.n	8000252 <__udivsi3+0xfe>
 8000186:	0b03      	lsrs	r3, r0, #12
 8000188:	428b      	cmp	r3, r1
 800018a:	d319      	bcc.n	80001c0 <__udivsi3+0x6c>
 800018c:	e000      	b.n	8000190 <__udivsi3+0x3c>
 800018e:	0a09      	lsrs	r1, r1, #8
 8000190:	0bc3      	lsrs	r3, r0, #15
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x46>
 8000196:	03cb      	lsls	r3, r1, #15
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b83      	lsrs	r3, r0, #14
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x52>
 80001a2:	038b      	lsls	r3, r1, #14
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0b43      	lsrs	r3, r0, #13
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x5e>
 80001ae:	034b      	lsls	r3, r1, #13
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0b03      	lsrs	r3, r0, #12
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x6a>
 80001ba:	030b      	lsls	r3, r1, #12
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0ac3      	lsrs	r3, r0, #11
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x76>
 80001c6:	02cb      	lsls	r3, r1, #11
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a83      	lsrs	r3, r0, #10
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x82>
 80001d2:	028b      	lsls	r3, r1, #10
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	0a43      	lsrs	r3, r0, #9
 80001da:	428b      	cmp	r3, r1
 80001dc:	d301      	bcc.n	80001e2 <__udivsi3+0x8e>
 80001de:	024b      	lsls	r3, r1, #9
 80001e0:	1ac0      	subs	r0, r0, r3
 80001e2:	4152      	adcs	r2, r2
 80001e4:	0a03      	lsrs	r3, r0, #8
 80001e6:	428b      	cmp	r3, r1
 80001e8:	d301      	bcc.n	80001ee <__udivsi3+0x9a>
 80001ea:	020b      	lsls	r3, r1, #8
 80001ec:	1ac0      	subs	r0, r0, r3
 80001ee:	4152      	adcs	r2, r2
 80001f0:	d2cd      	bcs.n	800018e <__udivsi3+0x3a>
 80001f2:	09c3      	lsrs	r3, r0, #7
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xa8>
 80001f8:	01cb      	lsls	r3, r1, #7
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0983      	lsrs	r3, r0, #6
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xb4>
 8000204:	018b      	lsls	r3, r1, #6
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0943      	lsrs	r3, r0, #5
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xc0>
 8000210:	014b      	lsls	r3, r1, #5
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0903      	lsrs	r3, r0, #4
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xcc>
 800021c:	010b      	lsls	r3, r1, #4
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	08c3      	lsrs	r3, r0, #3
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xd8>
 8000228:	00cb      	lsls	r3, r1, #3
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	0883      	lsrs	r3, r0, #2
 8000230:	428b      	cmp	r3, r1
 8000232:	d301      	bcc.n	8000238 <__udivsi3+0xe4>
 8000234:	008b      	lsls	r3, r1, #2
 8000236:	1ac0      	subs	r0, r0, r3
 8000238:	4152      	adcs	r2, r2
 800023a:	0843      	lsrs	r3, r0, #1
 800023c:	428b      	cmp	r3, r1
 800023e:	d301      	bcc.n	8000244 <__udivsi3+0xf0>
 8000240:	004b      	lsls	r3, r1, #1
 8000242:	1ac0      	subs	r0, r0, r3
 8000244:	4152      	adcs	r2, r2
 8000246:	1a41      	subs	r1, r0, r1
 8000248:	d200      	bcs.n	800024c <__udivsi3+0xf8>
 800024a:	4601      	mov	r1, r0
 800024c:	4152      	adcs	r2, r2
 800024e:	4610      	mov	r0, r2
 8000250:	4770      	bx	lr
 8000252:	e7ff      	b.n	8000254 <__udivsi3+0x100>
 8000254:	b501      	push	{r0, lr}
 8000256:	2000      	movs	r0, #0
 8000258:	f000 f8f0 	bl	800043c <__aeabi_idiv0>
 800025c:	bd02      	pop	{r1, pc}
 800025e:	46c0      	nop			@ (mov r8, r8)

08000260 <__aeabi_uidivmod>:
 8000260:	2900      	cmp	r1, #0
 8000262:	d0f7      	beq.n	8000254 <__udivsi3+0x100>
 8000264:	e776      	b.n	8000154 <__udivsi3>
 8000266:	4770      	bx	lr

08000268 <__divsi3>:
 8000268:	4603      	mov	r3, r0
 800026a:	430b      	orrs	r3, r1
 800026c:	d47f      	bmi.n	800036e <__divsi3+0x106>
 800026e:	2200      	movs	r2, #0
 8000270:	0843      	lsrs	r3, r0, #1
 8000272:	428b      	cmp	r3, r1
 8000274:	d374      	bcc.n	8000360 <__divsi3+0xf8>
 8000276:	0903      	lsrs	r3, r0, #4
 8000278:	428b      	cmp	r3, r1
 800027a:	d35f      	bcc.n	800033c <__divsi3+0xd4>
 800027c:	0a03      	lsrs	r3, r0, #8
 800027e:	428b      	cmp	r3, r1
 8000280:	d344      	bcc.n	800030c <__divsi3+0xa4>
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d328      	bcc.n	80002da <__divsi3+0x72>
 8000288:	0c03      	lsrs	r3, r0, #16
 800028a:	428b      	cmp	r3, r1
 800028c:	d30d      	bcc.n	80002aa <__divsi3+0x42>
 800028e:	22ff      	movs	r2, #255	@ 0xff
 8000290:	0209      	lsls	r1, r1, #8
 8000292:	ba12      	rev	r2, r2
 8000294:	0c03      	lsrs	r3, r0, #16
 8000296:	428b      	cmp	r3, r1
 8000298:	d302      	bcc.n	80002a0 <__divsi3+0x38>
 800029a:	1212      	asrs	r2, r2, #8
 800029c:	0209      	lsls	r1, r1, #8
 800029e:	d065      	beq.n	800036c <__divsi3+0x104>
 80002a0:	0b03      	lsrs	r3, r0, #12
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d319      	bcc.n	80002da <__divsi3+0x72>
 80002a6:	e000      	b.n	80002aa <__divsi3+0x42>
 80002a8:	0a09      	lsrs	r1, r1, #8
 80002aa:	0bc3      	lsrs	r3, r0, #15
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x4c>
 80002b0:	03cb      	lsls	r3, r1, #15
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b83      	lsrs	r3, r0, #14
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x58>
 80002bc:	038b      	lsls	r3, r1, #14
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0b43      	lsrs	r3, r0, #13
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x64>
 80002c8:	034b      	lsls	r3, r1, #13
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0b03      	lsrs	r3, r0, #12
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x70>
 80002d4:	030b      	lsls	r3, r1, #12
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0ac3      	lsrs	r3, r0, #11
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x7c>
 80002e0:	02cb      	lsls	r3, r1, #11
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a83      	lsrs	r3, r0, #10
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0x88>
 80002ec:	028b      	lsls	r3, r1, #10
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	0a43      	lsrs	r3, r0, #9
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d301      	bcc.n	80002fc <__divsi3+0x94>
 80002f8:	024b      	lsls	r3, r1, #9
 80002fa:	1ac0      	subs	r0, r0, r3
 80002fc:	4152      	adcs	r2, r2
 80002fe:	0a03      	lsrs	r3, r0, #8
 8000300:	428b      	cmp	r3, r1
 8000302:	d301      	bcc.n	8000308 <__divsi3+0xa0>
 8000304:	020b      	lsls	r3, r1, #8
 8000306:	1ac0      	subs	r0, r0, r3
 8000308:	4152      	adcs	r2, r2
 800030a:	d2cd      	bcs.n	80002a8 <__divsi3+0x40>
 800030c:	09c3      	lsrs	r3, r0, #7
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xae>
 8000312:	01cb      	lsls	r3, r1, #7
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0983      	lsrs	r3, r0, #6
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xba>
 800031e:	018b      	lsls	r3, r1, #6
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	0943      	lsrs	r3, r0, #5
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xc6>
 800032a:	014b      	lsls	r3, r1, #5
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xd2>
 8000336:	010b      	lsls	r3, r1, #4
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	08c3      	lsrs	r3, r0, #3
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xde>
 8000342:	00cb      	lsls	r3, r1, #3
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	0883      	lsrs	r3, r0, #2
 800034a:	428b      	cmp	r3, r1
 800034c:	d301      	bcc.n	8000352 <__divsi3+0xea>
 800034e:	008b      	lsls	r3, r1, #2
 8000350:	1ac0      	subs	r0, r0, r3
 8000352:	4152      	adcs	r2, r2
 8000354:	0843      	lsrs	r3, r0, #1
 8000356:	428b      	cmp	r3, r1
 8000358:	d301      	bcc.n	800035e <__divsi3+0xf6>
 800035a:	004b      	lsls	r3, r1, #1
 800035c:	1ac0      	subs	r0, r0, r3
 800035e:	4152      	adcs	r2, r2
 8000360:	1a41      	subs	r1, r0, r1
 8000362:	d200      	bcs.n	8000366 <__divsi3+0xfe>
 8000364:	4601      	mov	r1, r0
 8000366:	4152      	adcs	r2, r2
 8000368:	4610      	mov	r0, r2
 800036a:	4770      	bx	lr
 800036c:	e05d      	b.n	800042a <__divsi3+0x1c2>
 800036e:	0fca      	lsrs	r2, r1, #31
 8000370:	d000      	beq.n	8000374 <__divsi3+0x10c>
 8000372:	4249      	negs	r1, r1
 8000374:	1003      	asrs	r3, r0, #32
 8000376:	d300      	bcc.n	800037a <__divsi3+0x112>
 8000378:	4240      	negs	r0, r0
 800037a:	4053      	eors	r3, r2
 800037c:	2200      	movs	r2, #0
 800037e:	469c      	mov	ip, r3
 8000380:	0903      	lsrs	r3, r0, #4
 8000382:	428b      	cmp	r3, r1
 8000384:	d32d      	bcc.n	80003e2 <__divsi3+0x17a>
 8000386:	0a03      	lsrs	r3, r0, #8
 8000388:	428b      	cmp	r3, r1
 800038a:	d312      	bcc.n	80003b2 <__divsi3+0x14a>
 800038c:	22fc      	movs	r2, #252	@ 0xfc
 800038e:	0189      	lsls	r1, r1, #6
 8000390:	ba12      	rev	r2, r2
 8000392:	0a03      	lsrs	r3, r0, #8
 8000394:	428b      	cmp	r3, r1
 8000396:	d30c      	bcc.n	80003b2 <__divsi3+0x14a>
 8000398:	0189      	lsls	r1, r1, #6
 800039a:	1192      	asrs	r2, r2, #6
 800039c:	428b      	cmp	r3, r1
 800039e:	d308      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a0:	0189      	lsls	r1, r1, #6
 80003a2:	1192      	asrs	r2, r2, #6
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d304      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a8:	0189      	lsls	r1, r1, #6
 80003aa:	d03a      	beq.n	8000422 <__divsi3+0x1ba>
 80003ac:	1192      	asrs	r2, r2, #6
 80003ae:	e000      	b.n	80003b2 <__divsi3+0x14a>
 80003b0:	0989      	lsrs	r1, r1, #6
 80003b2:	09c3      	lsrs	r3, r0, #7
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x154>
 80003b8:	01cb      	lsls	r3, r1, #7
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0983      	lsrs	r3, r0, #6
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x160>
 80003c4:	018b      	lsls	r3, r1, #6
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	0943      	lsrs	r3, r0, #5
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x16c>
 80003d0:	014b      	lsls	r3, r1, #5
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0903      	lsrs	r3, r0, #4
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x178>
 80003dc:	010b      	lsls	r3, r1, #4
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	08c3      	lsrs	r3, r0, #3
 80003e4:	428b      	cmp	r3, r1
 80003e6:	d301      	bcc.n	80003ec <__divsi3+0x184>
 80003e8:	00cb      	lsls	r3, r1, #3
 80003ea:	1ac0      	subs	r0, r0, r3
 80003ec:	4152      	adcs	r2, r2
 80003ee:	0883      	lsrs	r3, r0, #2
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d301      	bcc.n	80003f8 <__divsi3+0x190>
 80003f4:	008b      	lsls	r3, r1, #2
 80003f6:	1ac0      	subs	r0, r0, r3
 80003f8:	4152      	adcs	r2, r2
 80003fa:	d2d9      	bcs.n	80003b0 <__divsi3+0x148>
 80003fc:	0843      	lsrs	r3, r0, #1
 80003fe:	428b      	cmp	r3, r1
 8000400:	d301      	bcc.n	8000406 <__divsi3+0x19e>
 8000402:	004b      	lsls	r3, r1, #1
 8000404:	1ac0      	subs	r0, r0, r3
 8000406:	4152      	adcs	r2, r2
 8000408:	1a41      	subs	r1, r0, r1
 800040a:	d200      	bcs.n	800040e <__divsi3+0x1a6>
 800040c:	4601      	mov	r1, r0
 800040e:	4663      	mov	r3, ip
 8000410:	4152      	adcs	r2, r2
 8000412:	105b      	asrs	r3, r3, #1
 8000414:	4610      	mov	r0, r2
 8000416:	d301      	bcc.n	800041c <__divsi3+0x1b4>
 8000418:	4240      	negs	r0, r0
 800041a:	2b00      	cmp	r3, #0
 800041c:	d500      	bpl.n	8000420 <__divsi3+0x1b8>
 800041e:	4249      	negs	r1, r1
 8000420:	4770      	bx	lr
 8000422:	4663      	mov	r3, ip
 8000424:	105b      	asrs	r3, r3, #1
 8000426:	d300      	bcc.n	800042a <__divsi3+0x1c2>
 8000428:	4240      	negs	r0, r0
 800042a:	b501      	push	{r0, lr}
 800042c:	2000      	movs	r0, #0
 800042e:	f000 f805 	bl	800043c <__aeabi_idiv0>
 8000432:	bd02      	pop	{r1, pc}

08000434 <__aeabi_idivmod>:
 8000434:	2900      	cmp	r1, #0
 8000436:	d0f8      	beq.n	800042a <__divsi3+0x1c2>
 8000438:	e716      	b.n	8000268 <__divsi3>
 800043a:	4770      	bx	lr

0800043c <__aeabi_idiv0>:
 800043c:	4770      	bx	lr
 800043e:	46c0      	nop			@ (mov r8, r8)

08000440 <__aeabi_cdrcmple>:
 8000440:	4684      	mov	ip, r0
 8000442:	0010      	movs	r0, r2
 8000444:	4662      	mov	r2, ip
 8000446:	468c      	mov	ip, r1
 8000448:	0019      	movs	r1, r3
 800044a:	4663      	mov	r3, ip
 800044c:	e000      	b.n	8000450 <__aeabi_cdcmpeq>
 800044e:	46c0      	nop			@ (mov r8, r8)

08000450 <__aeabi_cdcmpeq>:
 8000450:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000452:	f002 f863 	bl	800251c <__ledf2>
 8000456:	2800      	cmp	r0, #0
 8000458:	d401      	bmi.n	800045e <__aeabi_cdcmpeq+0xe>
 800045a:	2100      	movs	r1, #0
 800045c:	42c8      	cmn	r0, r1
 800045e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000460 <__aeabi_dcmpeq>:
 8000460:	b510      	push	{r4, lr}
 8000462:	f001 ffa3 	bl	80023ac <__eqdf2>
 8000466:	4240      	negs	r0, r0
 8000468:	3001      	adds	r0, #1
 800046a:	bd10      	pop	{r4, pc}

0800046c <__aeabi_dcmplt>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f002 f855 	bl	800251c <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	db01      	blt.n	800047a <__aeabi_dcmplt+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_dcmple>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f002 f84b 	bl	800251c <__ledf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dd01      	ble.n	800048e <__aeabi_dcmple+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)

08000494 <__aeabi_dcmpgt>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 ffcd 	bl	8002434 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	dc01      	bgt.n	80004a2 <__aeabi_dcmpgt+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__aeabi_dcmpge>:
 80004a8:	b510      	push	{r4, lr}
 80004aa:	f001 ffc3 	bl	8002434 <__gedf2>
 80004ae:	2800      	cmp	r0, #0
 80004b0:	da01      	bge.n	80004b6 <__aeabi_dcmpge+0xe>
 80004b2:	2000      	movs	r0, #0
 80004b4:	bd10      	pop	{r4, pc}
 80004b6:	2001      	movs	r0, #1
 80004b8:	bd10      	pop	{r4, pc}
 80004ba:	46c0      	nop			@ (mov r8, r8)

080004bc <__aeabi_cfrcmple>:
 80004bc:	4684      	mov	ip, r0
 80004be:	0008      	movs	r0, r1
 80004c0:	4661      	mov	r1, ip
 80004c2:	e7ff      	b.n	80004c4 <__aeabi_cfcmpeq>

080004c4 <__aeabi_cfcmpeq>:
 80004c4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004c6:	f000 fd15 	bl	8000ef4 <__lesf2>
 80004ca:	2800      	cmp	r0, #0
 80004cc:	d401      	bmi.n	80004d2 <__aeabi_cfcmpeq+0xe>
 80004ce:	2100      	movs	r1, #0
 80004d0:	42c8      	cmn	r0, r1
 80004d2:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004d4 <__aeabi_fcmpeq>:
 80004d4:	b510      	push	{r4, lr}
 80004d6:	f000 fc95 	bl	8000e04 <__eqsf2>
 80004da:	4240      	negs	r0, r0
 80004dc:	3001      	adds	r0, #1
 80004de:	bd10      	pop	{r4, pc}

080004e0 <__aeabi_fcmplt>:
 80004e0:	b510      	push	{r4, lr}
 80004e2:	f000 fd07 	bl	8000ef4 <__lesf2>
 80004e6:	2800      	cmp	r0, #0
 80004e8:	db01      	blt.n	80004ee <__aeabi_fcmplt+0xe>
 80004ea:	2000      	movs	r0, #0
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	2001      	movs	r0, #1
 80004f0:	bd10      	pop	{r4, pc}
 80004f2:	46c0      	nop			@ (mov r8, r8)

080004f4 <__aeabi_fcmple>:
 80004f4:	b510      	push	{r4, lr}
 80004f6:	f000 fcfd 	bl	8000ef4 <__lesf2>
 80004fa:	2800      	cmp	r0, #0
 80004fc:	dd01      	ble.n	8000502 <__aeabi_fcmple+0xe>
 80004fe:	2000      	movs	r0, #0
 8000500:	bd10      	pop	{r4, pc}
 8000502:	2001      	movs	r0, #1
 8000504:	bd10      	pop	{r4, pc}
 8000506:	46c0      	nop			@ (mov r8, r8)

08000508 <__aeabi_fcmpgt>:
 8000508:	b510      	push	{r4, lr}
 800050a:	f000 fca3 	bl	8000e54 <__gesf2>
 800050e:	2800      	cmp	r0, #0
 8000510:	dc01      	bgt.n	8000516 <__aeabi_fcmpgt+0xe>
 8000512:	2000      	movs	r0, #0
 8000514:	bd10      	pop	{r4, pc}
 8000516:	2001      	movs	r0, #1
 8000518:	bd10      	pop	{r4, pc}
 800051a:	46c0      	nop			@ (mov r8, r8)

0800051c <__aeabi_fcmpge>:
 800051c:	b510      	push	{r4, lr}
 800051e:	f000 fc99 	bl	8000e54 <__gesf2>
 8000522:	2800      	cmp	r0, #0
 8000524:	da01      	bge.n	800052a <__aeabi_fcmpge+0xe>
 8000526:	2000      	movs	r0, #0
 8000528:	bd10      	pop	{r4, pc}
 800052a:	2001      	movs	r0, #1
 800052c:	bd10      	pop	{r4, pc}
 800052e:	46c0      	nop			@ (mov r8, r8)

08000530 <__aeabi_uldivmod>:
 8000530:	2b00      	cmp	r3, #0
 8000532:	d111      	bne.n	8000558 <__aeabi_uldivmod+0x28>
 8000534:	2a00      	cmp	r2, #0
 8000536:	d10f      	bne.n	8000558 <__aeabi_uldivmod+0x28>
 8000538:	2900      	cmp	r1, #0
 800053a:	d100      	bne.n	800053e <__aeabi_uldivmod+0xe>
 800053c:	2800      	cmp	r0, #0
 800053e:	d002      	beq.n	8000546 <__aeabi_uldivmod+0x16>
 8000540:	2100      	movs	r1, #0
 8000542:	43c9      	mvns	r1, r1
 8000544:	0008      	movs	r0, r1
 8000546:	b407      	push	{r0, r1, r2}
 8000548:	4802      	ldr	r0, [pc, #8]	@ (8000554 <__aeabi_uldivmod+0x24>)
 800054a:	a102      	add	r1, pc, #8	@ (adr r1, 8000554 <__aeabi_uldivmod+0x24>)
 800054c:	1840      	adds	r0, r0, r1
 800054e:	9002      	str	r0, [sp, #8]
 8000550:	bd03      	pop	{r0, r1, pc}
 8000552:	46c0      	nop			@ (mov r8, r8)
 8000554:	fffffee9 	.word	0xfffffee9
 8000558:	b403      	push	{r0, r1}
 800055a:	4668      	mov	r0, sp
 800055c:	b501      	push	{r0, lr}
 800055e:	9802      	ldr	r0, [sp, #8]
 8000560:	f000 f8da 	bl	8000718 <__udivmoddi4>
 8000564:	9b01      	ldr	r3, [sp, #4]
 8000566:	469e      	mov	lr, r3
 8000568:	b002      	add	sp, #8
 800056a:	bc0c      	pop	{r2, r3}
 800056c:	4770      	bx	lr
 800056e:	46c0      	nop			@ (mov r8, r8)

08000570 <__aeabi_lmul>:
 8000570:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000572:	46ce      	mov	lr, r9
 8000574:	4699      	mov	r9, r3
 8000576:	0c03      	lsrs	r3, r0, #16
 8000578:	469c      	mov	ip, r3
 800057a:	0413      	lsls	r3, r2, #16
 800057c:	4647      	mov	r7, r8
 800057e:	0c1b      	lsrs	r3, r3, #16
 8000580:	001d      	movs	r5, r3
 8000582:	000e      	movs	r6, r1
 8000584:	4661      	mov	r1, ip
 8000586:	0404      	lsls	r4, r0, #16
 8000588:	0c24      	lsrs	r4, r4, #16
 800058a:	b580      	push	{r7, lr}
 800058c:	0007      	movs	r7, r0
 800058e:	0c10      	lsrs	r0, r2, #16
 8000590:	434b      	muls	r3, r1
 8000592:	4365      	muls	r5, r4
 8000594:	4341      	muls	r1, r0
 8000596:	4360      	muls	r0, r4
 8000598:	0c2c      	lsrs	r4, r5, #16
 800059a:	18c0      	adds	r0, r0, r3
 800059c:	1824      	adds	r4, r4, r0
 800059e:	468c      	mov	ip, r1
 80005a0:	42a3      	cmp	r3, r4
 80005a2:	d903      	bls.n	80005ac <__aeabi_lmul+0x3c>
 80005a4:	2380      	movs	r3, #128	@ 0x80
 80005a6:	025b      	lsls	r3, r3, #9
 80005a8:	4698      	mov	r8, r3
 80005aa:	44c4      	add	ip, r8
 80005ac:	4649      	mov	r1, r9
 80005ae:	4379      	muls	r1, r7
 80005b0:	4356      	muls	r6, r2
 80005b2:	0c23      	lsrs	r3, r4, #16
 80005b4:	042d      	lsls	r5, r5, #16
 80005b6:	0c2d      	lsrs	r5, r5, #16
 80005b8:	1989      	adds	r1, r1, r6
 80005ba:	4463      	add	r3, ip
 80005bc:	0424      	lsls	r4, r4, #16
 80005be:	1960      	adds	r0, r4, r5
 80005c0:	18c9      	adds	r1, r1, r3
 80005c2:	bcc0      	pop	{r6, r7}
 80005c4:	46b9      	mov	r9, r7
 80005c6:	46b0      	mov	r8, r6
 80005c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005ca:	46c0      	nop			@ (mov r8, r8)

080005cc <__aeabi_f2uiz>:
 80005cc:	219e      	movs	r1, #158	@ 0x9e
 80005ce:	b510      	push	{r4, lr}
 80005d0:	05c9      	lsls	r1, r1, #23
 80005d2:	1c04      	adds	r4, r0, #0
 80005d4:	f7ff ffa2 	bl	800051c <__aeabi_fcmpge>
 80005d8:	2800      	cmp	r0, #0
 80005da:	d103      	bne.n	80005e4 <__aeabi_f2uiz+0x18>
 80005dc:	1c20      	adds	r0, r4, #0
 80005de:	f000 ffb9 	bl	8001554 <__aeabi_f2iz>
 80005e2:	bd10      	pop	{r4, pc}
 80005e4:	219e      	movs	r1, #158	@ 0x9e
 80005e6:	1c20      	adds	r0, r4, #0
 80005e8:	05c9      	lsls	r1, r1, #23
 80005ea:	f000 fe0f 	bl	800120c <__aeabi_fsub>
 80005ee:	f000 ffb1 	bl	8001554 <__aeabi_f2iz>
 80005f2:	2380      	movs	r3, #128	@ 0x80
 80005f4:	061b      	lsls	r3, r3, #24
 80005f6:	469c      	mov	ip, r3
 80005f8:	4460      	add	r0, ip
 80005fa:	e7f2      	b.n	80005e2 <__aeabi_f2uiz+0x16>

080005fc <__aeabi_d2uiz>:
 80005fc:	b570      	push	{r4, r5, r6, lr}
 80005fe:	2200      	movs	r2, #0
 8000600:	4b0c      	ldr	r3, [pc, #48]	@ (8000634 <__aeabi_d2uiz+0x38>)
 8000602:	0004      	movs	r4, r0
 8000604:	000d      	movs	r5, r1
 8000606:	f7ff ff4f 	bl	80004a8 <__aeabi_dcmpge>
 800060a:	2800      	cmp	r0, #0
 800060c:	d104      	bne.n	8000618 <__aeabi_d2uiz+0x1c>
 800060e:	0020      	movs	r0, r4
 8000610:	0029      	movs	r1, r5
 8000612:	f002 fe7b 	bl	800330c <__aeabi_d2iz>
 8000616:	bd70      	pop	{r4, r5, r6, pc}
 8000618:	4b06      	ldr	r3, [pc, #24]	@ (8000634 <__aeabi_d2uiz+0x38>)
 800061a:	2200      	movs	r2, #0
 800061c:	0020      	movs	r0, r4
 800061e:	0029      	movs	r1, r5
 8000620:	f002 fab6 	bl	8002b90 <__aeabi_dsub>
 8000624:	f002 fe72 	bl	800330c <__aeabi_d2iz>
 8000628:	2380      	movs	r3, #128	@ 0x80
 800062a:	061b      	lsls	r3, r3, #24
 800062c:	469c      	mov	ip, r3
 800062e:	4460      	add	r0, ip
 8000630:	e7f1      	b.n	8000616 <__aeabi_d2uiz+0x1a>
 8000632:	46c0      	nop			@ (mov r8, r8)
 8000634:	41e00000 	.word	0x41e00000

08000638 <__aeabi_d2lz>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	2200      	movs	r2, #0
 800063c:	2300      	movs	r3, #0
 800063e:	0004      	movs	r4, r0
 8000640:	000d      	movs	r5, r1
 8000642:	f7ff ff13 	bl	800046c <__aeabi_dcmplt>
 8000646:	2800      	cmp	r0, #0
 8000648:	d108      	bne.n	800065c <__aeabi_d2lz+0x24>
 800064a:	0020      	movs	r0, r4
 800064c:	0029      	movs	r1, r5
 800064e:	f000 f82f 	bl	80006b0 <__aeabi_d2ulz>
 8000652:	0002      	movs	r2, r0
 8000654:	000b      	movs	r3, r1
 8000656:	0010      	movs	r0, r2
 8000658:	0019      	movs	r1, r3
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	2380      	movs	r3, #128	@ 0x80
 800065e:	061b      	lsls	r3, r3, #24
 8000660:	18e9      	adds	r1, r5, r3
 8000662:	0020      	movs	r0, r4
 8000664:	f000 f824 	bl	80006b0 <__aeabi_d2ulz>
 8000668:	2300      	movs	r3, #0
 800066a:	4242      	negs	r2, r0
 800066c:	418b      	sbcs	r3, r1
 800066e:	e7f2      	b.n	8000656 <__aeabi_d2lz+0x1e>

08000670 <__aeabi_f2ulz>:
 8000670:	b570      	push	{r4, r5, r6, lr}
 8000672:	f002 fed9 	bl	8003428 <__aeabi_f2d>
 8000676:	2200      	movs	r2, #0
 8000678:	4b0b      	ldr	r3, [pc, #44]	@ (80006a8 <__aeabi_f2ulz+0x38>)
 800067a:	000d      	movs	r5, r1
 800067c:	0004      	movs	r4, r0
 800067e:	f001 ffbf 	bl	8002600 <__aeabi_dmul>
 8000682:	f7ff ffbb 	bl	80005fc <__aeabi_d2uiz>
 8000686:	0006      	movs	r6, r0
 8000688:	f002 feaa 	bl	80033e0 <__aeabi_ui2d>
 800068c:	2200      	movs	r2, #0
 800068e:	4b07      	ldr	r3, [pc, #28]	@ (80006ac <__aeabi_f2ulz+0x3c>)
 8000690:	f001 ffb6 	bl	8002600 <__aeabi_dmul>
 8000694:	0002      	movs	r2, r0
 8000696:	000b      	movs	r3, r1
 8000698:	0020      	movs	r0, r4
 800069a:	0029      	movs	r1, r5
 800069c:	f002 fa78 	bl	8002b90 <__aeabi_dsub>
 80006a0:	f7ff ffac 	bl	80005fc <__aeabi_d2uiz>
 80006a4:	0031      	movs	r1, r6
 80006a6:	bd70      	pop	{r4, r5, r6, pc}
 80006a8:	3df00000 	.word	0x3df00000
 80006ac:	41f00000 	.word	0x41f00000

080006b0 <__aeabi_d2ulz>:
 80006b0:	b570      	push	{r4, r5, r6, lr}
 80006b2:	2200      	movs	r2, #0
 80006b4:	4b0b      	ldr	r3, [pc, #44]	@ (80006e4 <__aeabi_d2ulz+0x34>)
 80006b6:	000d      	movs	r5, r1
 80006b8:	0004      	movs	r4, r0
 80006ba:	f001 ffa1 	bl	8002600 <__aeabi_dmul>
 80006be:	f7ff ff9d 	bl	80005fc <__aeabi_d2uiz>
 80006c2:	0006      	movs	r6, r0
 80006c4:	f002 fe8c 	bl	80033e0 <__aeabi_ui2d>
 80006c8:	2200      	movs	r2, #0
 80006ca:	4b07      	ldr	r3, [pc, #28]	@ (80006e8 <__aeabi_d2ulz+0x38>)
 80006cc:	f001 ff98 	bl	8002600 <__aeabi_dmul>
 80006d0:	0002      	movs	r2, r0
 80006d2:	000b      	movs	r3, r1
 80006d4:	0020      	movs	r0, r4
 80006d6:	0029      	movs	r1, r5
 80006d8:	f002 fa5a 	bl	8002b90 <__aeabi_dsub>
 80006dc:	f7ff ff8e 	bl	80005fc <__aeabi_d2uiz>
 80006e0:	0031      	movs	r1, r6
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	3df00000 	.word	0x3df00000
 80006e8:	41f00000 	.word	0x41f00000

080006ec <__aeabi_l2d>:
 80006ec:	b570      	push	{r4, r5, r6, lr}
 80006ee:	0006      	movs	r6, r0
 80006f0:	0008      	movs	r0, r1
 80006f2:	f002 fe47 	bl	8003384 <__aeabi_i2d>
 80006f6:	2200      	movs	r2, #0
 80006f8:	4b06      	ldr	r3, [pc, #24]	@ (8000714 <__aeabi_l2d+0x28>)
 80006fa:	f001 ff81 	bl	8002600 <__aeabi_dmul>
 80006fe:	000d      	movs	r5, r1
 8000700:	0004      	movs	r4, r0
 8000702:	0030      	movs	r0, r6
 8000704:	f002 fe6c 	bl	80033e0 <__aeabi_ui2d>
 8000708:	002b      	movs	r3, r5
 800070a:	0022      	movs	r2, r4
 800070c:	f000 ffd0 	bl	80016b0 <__aeabi_dadd>
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	46c0      	nop			@ (mov r8, r8)
 8000714:	41f00000 	.word	0x41f00000

08000718 <__udivmoddi4>:
 8000718:	b5f0      	push	{r4, r5, r6, r7, lr}
 800071a:	4657      	mov	r7, sl
 800071c:	464e      	mov	r6, r9
 800071e:	4645      	mov	r5, r8
 8000720:	46de      	mov	lr, fp
 8000722:	b5e0      	push	{r5, r6, r7, lr}
 8000724:	0004      	movs	r4, r0
 8000726:	000d      	movs	r5, r1
 8000728:	4692      	mov	sl, r2
 800072a:	4699      	mov	r9, r3
 800072c:	b083      	sub	sp, #12
 800072e:	428b      	cmp	r3, r1
 8000730:	d830      	bhi.n	8000794 <__udivmoddi4+0x7c>
 8000732:	d02d      	beq.n	8000790 <__udivmoddi4+0x78>
 8000734:	4649      	mov	r1, r9
 8000736:	4650      	mov	r0, sl
 8000738:	f002 ff60 	bl	80035fc <__clzdi2>
 800073c:	0029      	movs	r1, r5
 800073e:	0006      	movs	r6, r0
 8000740:	0020      	movs	r0, r4
 8000742:	f002 ff5b 	bl	80035fc <__clzdi2>
 8000746:	1a33      	subs	r3, r6, r0
 8000748:	4698      	mov	r8, r3
 800074a:	3b20      	subs	r3, #32
 800074c:	d434      	bmi.n	80007b8 <__udivmoddi4+0xa0>
 800074e:	469b      	mov	fp, r3
 8000750:	4653      	mov	r3, sl
 8000752:	465a      	mov	r2, fp
 8000754:	4093      	lsls	r3, r2
 8000756:	4642      	mov	r2, r8
 8000758:	001f      	movs	r7, r3
 800075a:	4653      	mov	r3, sl
 800075c:	4093      	lsls	r3, r2
 800075e:	001e      	movs	r6, r3
 8000760:	42af      	cmp	r7, r5
 8000762:	d83b      	bhi.n	80007dc <__udivmoddi4+0xc4>
 8000764:	42af      	cmp	r7, r5
 8000766:	d100      	bne.n	800076a <__udivmoddi4+0x52>
 8000768:	e079      	b.n	800085e <__udivmoddi4+0x146>
 800076a:	465b      	mov	r3, fp
 800076c:	1ba4      	subs	r4, r4, r6
 800076e:	41bd      	sbcs	r5, r7
 8000770:	2b00      	cmp	r3, #0
 8000772:	da00      	bge.n	8000776 <__udivmoddi4+0x5e>
 8000774:	e076      	b.n	8000864 <__udivmoddi4+0x14c>
 8000776:	2200      	movs	r2, #0
 8000778:	2300      	movs	r3, #0
 800077a:	9200      	str	r2, [sp, #0]
 800077c:	9301      	str	r3, [sp, #4]
 800077e:	2301      	movs	r3, #1
 8000780:	465a      	mov	r2, fp
 8000782:	4093      	lsls	r3, r2
 8000784:	9301      	str	r3, [sp, #4]
 8000786:	2301      	movs	r3, #1
 8000788:	4642      	mov	r2, r8
 800078a:	4093      	lsls	r3, r2
 800078c:	9300      	str	r3, [sp, #0]
 800078e:	e029      	b.n	80007e4 <__udivmoddi4+0xcc>
 8000790:	4282      	cmp	r2, r0
 8000792:	d9cf      	bls.n	8000734 <__udivmoddi4+0x1c>
 8000794:	2200      	movs	r2, #0
 8000796:	2300      	movs	r3, #0
 8000798:	9200      	str	r2, [sp, #0]
 800079a:	9301      	str	r3, [sp, #4]
 800079c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d001      	beq.n	80007a6 <__udivmoddi4+0x8e>
 80007a2:	601c      	str	r4, [r3, #0]
 80007a4:	605d      	str	r5, [r3, #4]
 80007a6:	9800      	ldr	r0, [sp, #0]
 80007a8:	9901      	ldr	r1, [sp, #4]
 80007aa:	b003      	add	sp, #12
 80007ac:	bcf0      	pop	{r4, r5, r6, r7}
 80007ae:	46bb      	mov	fp, r7
 80007b0:	46b2      	mov	sl, r6
 80007b2:	46a9      	mov	r9, r5
 80007b4:	46a0      	mov	r8, r4
 80007b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007b8:	4642      	mov	r2, r8
 80007ba:	469b      	mov	fp, r3
 80007bc:	2320      	movs	r3, #32
 80007be:	1a9b      	subs	r3, r3, r2
 80007c0:	4652      	mov	r2, sl
 80007c2:	40da      	lsrs	r2, r3
 80007c4:	4641      	mov	r1, r8
 80007c6:	0013      	movs	r3, r2
 80007c8:	464a      	mov	r2, r9
 80007ca:	408a      	lsls	r2, r1
 80007cc:	0017      	movs	r7, r2
 80007ce:	4642      	mov	r2, r8
 80007d0:	431f      	orrs	r7, r3
 80007d2:	4653      	mov	r3, sl
 80007d4:	4093      	lsls	r3, r2
 80007d6:	001e      	movs	r6, r3
 80007d8:	42af      	cmp	r7, r5
 80007da:	d9c3      	bls.n	8000764 <__udivmoddi4+0x4c>
 80007dc:	2200      	movs	r2, #0
 80007de:	2300      	movs	r3, #0
 80007e0:	9200      	str	r2, [sp, #0]
 80007e2:	9301      	str	r3, [sp, #4]
 80007e4:	4643      	mov	r3, r8
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d0d8      	beq.n	800079c <__udivmoddi4+0x84>
 80007ea:	07fb      	lsls	r3, r7, #31
 80007ec:	0872      	lsrs	r2, r6, #1
 80007ee:	431a      	orrs	r2, r3
 80007f0:	4646      	mov	r6, r8
 80007f2:	087b      	lsrs	r3, r7, #1
 80007f4:	e00e      	b.n	8000814 <__udivmoddi4+0xfc>
 80007f6:	42ab      	cmp	r3, r5
 80007f8:	d101      	bne.n	80007fe <__udivmoddi4+0xe6>
 80007fa:	42a2      	cmp	r2, r4
 80007fc:	d80c      	bhi.n	8000818 <__udivmoddi4+0x100>
 80007fe:	1aa4      	subs	r4, r4, r2
 8000800:	419d      	sbcs	r5, r3
 8000802:	2001      	movs	r0, #1
 8000804:	1924      	adds	r4, r4, r4
 8000806:	416d      	adcs	r5, r5
 8000808:	2100      	movs	r1, #0
 800080a:	3e01      	subs	r6, #1
 800080c:	1824      	adds	r4, r4, r0
 800080e:	414d      	adcs	r5, r1
 8000810:	2e00      	cmp	r6, #0
 8000812:	d006      	beq.n	8000822 <__udivmoddi4+0x10a>
 8000814:	42ab      	cmp	r3, r5
 8000816:	d9ee      	bls.n	80007f6 <__udivmoddi4+0xde>
 8000818:	3e01      	subs	r6, #1
 800081a:	1924      	adds	r4, r4, r4
 800081c:	416d      	adcs	r5, r5
 800081e:	2e00      	cmp	r6, #0
 8000820:	d1f8      	bne.n	8000814 <__udivmoddi4+0xfc>
 8000822:	9800      	ldr	r0, [sp, #0]
 8000824:	9901      	ldr	r1, [sp, #4]
 8000826:	465b      	mov	r3, fp
 8000828:	1900      	adds	r0, r0, r4
 800082a:	4169      	adcs	r1, r5
 800082c:	2b00      	cmp	r3, #0
 800082e:	db24      	blt.n	800087a <__udivmoddi4+0x162>
 8000830:	002b      	movs	r3, r5
 8000832:	465a      	mov	r2, fp
 8000834:	4644      	mov	r4, r8
 8000836:	40d3      	lsrs	r3, r2
 8000838:	002a      	movs	r2, r5
 800083a:	40e2      	lsrs	r2, r4
 800083c:	001c      	movs	r4, r3
 800083e:	465b      	mov	r3, fp
 8000840:	0015      	movs	r5, r2
 8000842:	2b00      	cmp	r3, #0
 8000844:	db2a      	blt.n	800089c <__udivmoddi4+0x184>
 8000846:	0026      	movs	r6, r4
 8000848:	409e      	lsls	r6, r3
 800084a:	0033      	movs	r3, r6
 800084c:	0026      	movs	r6, r4
 800084e:	4647      	mov	r7, r8
 8000850:	40be      	lsls	r6, r7
 8000852:	0032      	movs	r2, r6
 8000854:	1a80      	subs	r0, r0, r2
 8000856:	4199      	sbcs	r1, r3
 8000858:	9000      	str	r0, [sp, #0]
 800085a:	9101      	str	r1, [sp, #4]
 800085c:	e79e      	b.n	800079c <__udivmoddi4+0x84>
 800085e:	42a3      	cmp	r3, r4
 8000860:	d8bc      	bhi.n	80007dc <__udivmoddi4+0xc4>
 8000862:	e782      	b.n	800076a <__udivmoddi4+0x52>
 8000864:	4642      	mov	r2, r8
 8000866:	2320      	movs	r3, #32
 8000868:	2100      	movs	r1, #0
 800086a:	1a9b      	subs	r3, r3, r2
 800086c:	2200      	movs	r2, #0
 800086e:	9100      	str	r1, [sp, #0]
 8000870:	9201      	str	r2, [sp, #4]
 8000872:	2201      	movs	r2, #1
 8000874:	40da      	lsrs	r2, r3
 8000876:	9201      	str	r2, [sp, #4]
 8000878:	e785      	b.n	8000786 <__udivmoddi4+0x6e>
 800087a:	4642      	mov	r2, r8
 800087c:	2320      	movs	r3, #32
 800087e:	1a9b      	subs	r3, r3, r2
 8000880:	002a      	movs	r2, r5
 8000882:	4646      	mov	r6, r8
 8000884:	409a      	lsls	r2, r3
 8000886:	0023      	movs	r3, r4
 8000888:	40f3      	lsrs	r3, r6
 800088a:	4644      	mov	r4, r8
 800088c:	4313      	orrs	r3, r2
 800088e:	002a      	movs	r2, r5
 8000890:	40e2      	lsrs	r2, r4
 8000892:	001c      	movs	r4, r3
 8000894:	465b      	mov	r3, fp
 8000896:	0015      	movs	r5, r2
 8000898:	2b00      	cmp	r3, #0
 800089a:	dad4      	bge.n	8000846 <__udivmoddi4+0x12e>
 800089c:	4642      	mov	r2, r8
 800089e:	002f      	movs	r7, r5
 80008a0:	2320      	movs	r3, #32
 80008a2:	0026      	movs	r6, r4
 80008a4:	4097      	lsls	r7, r2
 80008a6:	1a9b      	subs	r3, r3, r2
 80008a8:	40de      	lsrs	r6, r3
 80008aa:	003b      	movs	r3, r7
 80008ac:	4333      	orrs	r3, r6
 80008ae:	e7cd      	b.n	800084c <__udivmoddi4+0x134>

080008b0 <__aeabi_fadd>:
 80008b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80008b2:	46ce      	mov	lr, r9
 80008b4:	4647      	mov	r7, r8
 80008b6:	0243      	lsls	r3, r0, #9
 80008b8:	0a5a      	lsrs	r2, r3, #9
 80008ba:	024e      	lsls	r6, r1, #9
 80008bc:	0045      	lsls	r5, r0, #1
 80008be:	0fc4      	lsrs	r4, r0, #31
 80008c0:	0048      	lsls	r0, r1, #1
 80008c2:	4691      	mov	r9, r2
 80008c4:	0e2d      	lsrs	r5, r5, #24
 80008c6:	0a72      	lsrs	r2, r6, #9
 80008c8:	0e00      	lsrs	r0, r0, #24
 80008ca:	4694      	mov	ip, r2
 80008cc:	b580      	push	{r7, lr}
 80008ce:	099b      	lsrs	r3, r3, #6
 80008d0:	0fc9      	lsrs	r1, r1, #31
 80008d2:	09b6      	lsrs	r6, r6, #6
 80008d4:	1a2a      	subs	r2, r5, r0
 80008d6:	428c      	cmp	r4, r1
 80008d8:	d021      	beq.n	800091e <__aeabi_fadd+0x6e>
 80008da:	2a00      	cmp	r2, #0
 80008dc:	dd0d      	ble.n	80008fa <__aeabi_fadd+0x4a>
 80008de:	2800      	cmp	r0, #0
 80008e0:	d12d      	bne.n	800093e <__aeabi_fadd+0x8e>
 80008e2:	2e00      	cmp	r6, #0
 80008e4:	d100      	bne.n	80008e8 <__aeabi_fadd+0x38>
 80008e6:	e08d      	b.n	8000a04 <__aeabi_fadd+0x154>
 80008e8:	1e51      	subs	r1, r2, #1
 80008ea:	2a01      	cmp	r2, #1
 80008ec:	d100      	bne.n	80008f0 <__aeabi_fadd+0x40>
 80008ee:	e11d      	b.n	8000b2c <__aeabi_fadd+0x27c>
 80008f0:	2aff      	cmp	r2, #255	@ 0xff
 80008f2:	d100      	bne.n	80008f6 <__aeabi_fadd+0x46>
 80008f4:	e0ab      	b.n	8000a4e <__aeabi_fadd+0x19e>
 80008f6:	000a      	movs	r2, r1
 80008f8:	e027      	b.n	800094a <__aeabi_fadd+0x9a>
 80008fa:	2a00      	cmp	r2, #0
 80008fc:	d04d      	beq.n	800099a <__aeabi_fadd+0xea>
 80008fe:	1b42      	subs	r2, r0, r5
 8000900:	2d00      	cmp	r5, #0
 8000902:	d000      	beq.n	8000906 <__aeabi_fadd+0x56>
 8000904:	e0cc      	b.n	8000aa0 <__aeabi_fadd+0x1f0>
 8000906:	2b00      	cmp	r3, #0
 8000908:	d100      	bne.n	800090c <__aeabi_fadd+0x5c>
 800090a:	e079      	b.n	8000a00 <__aeabi_fadd+0x150>
 800090c:	1e54      	subs	r4, r2, #1
 800090e:	2a01      	cmp	r2, #1
 8000910:	d100      	bne.n	8000914 <__aeabi_fadd+0x64>
 8000912:	e128      	b.n	8000b66 <__aeabi_fadd+0x2b6>
 8000914:	2aff      	cmp	r2, #255	@ 0xff
 8000916:	d100      	bne.n	800091a <__aeabi_fadd+0x6a>
 8000918:	e097      	b.n	8000a4a <__aeabi_fadd+0x19a>
 800091a:	0022      	movs	r2, r4
 800091c:	e0c5      	b.n	8000aaa <__aeabi_fadd+0x1fa>
 800091e:	2a00      	cmp	r2, #0
 8000920:	dc00      	bgt.n	8000924 <__aeabi_fadd+0x74>
 8000922:	e096      	b.n	8000a52 <__aeabi_fadd+0x1a2>
 8000924:	2800      	cmp	r0, #0
 8000926:	d04f      	beq.n	80009c8 <__aeabi_fadd+0x118>
 8000928:	2dff      	cmp	r5, #255	@ 0xff
 800092a:	d100      	bne.n	800092e <__aeabi_fadd+0x7e>
 800092c:	e08f      	b.n	8000a4e <__aeabi_fadd+0x19e>
 800092e:	2180      	movs	r1, #128	@ 0x80
 8000930:	04c9      	lsls	r1, r1, #19
 8000932:	430e      	orrs	r6, r1
 8000934:	2a1b      	cmp	r2, #27
 8000936:	dd51      	ble.n	80009dc <__aeabi_fadd+0x12c>
 8000938:	002a      	movs	r2, r5
 800093a:	3301      	adds	r3, #1
 800093c:	e018      	b.n	8000970 <__aeabi_fadd+0xc0>
 800093e:	2dff      	cmp	r5, #255	@ 0xff
 8000940:	d100      	bne.n	8000944 <__aeabi_fadd+0x94>
 8000942:	e084      	b.n	8000a4e <__aeabi_fadd+0x19e>
 8000944:	2180      	movs	r1, #128	@ 0x80
 8000946:	04c9      	lsls	r1, r1, #19
 8000948:	430e      	orrs	r6, r1
 800094a:	2101      	movs	r1, #1
 800094c:	2a1b      	cmp	r2, #27
 800094e:	dc08      	bgt.n	8000962 <__aeabi_fadd+0xb2>
 8000950:	0031      	movs	r1, r6
 8000952:	2020      	movs	r0, #32
 8000954:	40d1      	lsrs	r1, r2
 8000956:	1a82      	subs	r2, r0, r2
 8000958:	4096      	lsls	r6, r2
 800095a:	0032      	movs	r2, r6
 800095c:	1e50      	subs	r0, r2, #1
 800095e:	4182      	sbcs	r2, r0
 8000960:	4311      	orrs	r1, r2
 8000962:	1a5b      	subs	r3, r3, r1
 8000964:	015a      	lsls	r2, r3, #5
 8000966:	d459      	bmi.n	8000a1c <__aeabi_fadd+0x16c>
 8000968:	2107      	movs	r1, #7
 800096a:	002a      	movs	r2, r5
 800096c:	4019      	ands	r1, r3
 800096e:	d049      	beq.n	8000a04 <__aeabi_fadd+0x154>
 8000970:	210f      	movs	r1, #15
 8000972:	4019      	ands	r1, r3
 8000974:	2904      	cmp	r1, #4
 8000976:	d000      	beq.n	800097a <__aeabi_fadd+0xca>
 8000978:	3304      	adds	r3, #4
 800097a:	0159      	lsls	r1, r3, #5
 800097c:	d542      	bpl.n	8000a04 <__aeabi_fadd+0x154>
 800097e:	1c50      	adds	r0, r2, #1
 8000980:	2afe      	cmp	r2, #254	@ 0xfe
 8000982:	d03a      	beq.n	80009fa <__aeabi_fadd+0x14a>
 8000984:	019b      	lsls	r3, r3, #6
 8000986:	b2c0      	uxtb	r0, r0
 8000988:	0a5b      	lsrs	r3, r3, #9
 800098a:	05c0      	lsls	r0, r0, #23
 800098c:	4318      	orrs	r0, r3
 800098e:	07e4      	lsls	r4, r4, #31
 8000990:	4320      	orrs	r0, r4
 8000992:	bcc0      	pop	{r6, r7}
 8000994:	46b9      	mov	r9, r7
 8000996:	46b0      	mov	r8, r6
 8000998:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800099a:	20fe      	movs	r0, #254	@ 0xfe
 800099c:	4680      	mov	r8, r0
 800099e:	1c6f      	adds	r7, r5, #1
 80009a0:	0038      	movs	r0, r7
 80009a2:	4647      	mov	r7, r8
 80009a4:	4207      	tst	r7, r0
 80009a6:	d000      	beq.n	80009aa <__aeabi_fadd+0xfa>
 80009a8:	e08e      	b.n	8000ac8 <__aeabi_fadd+0x218>
 80009aa:	2d00      	cmp	r5, #0
 80009ac:	d000      	beq.n	80009b0 <__aeabi_fadd+0x100>
 80009ae:	e0b4      	b.n	8000b1a <__aeabi_fadd+0x26a>
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d100      	bne.n	80009b6 <__aeabi_fadd+0x106>
 80009b4:	e0db      	b.n	8000b6e <__aeabi_fadd+0x2be>
 80009b6:	2e00      	cmp	r6, #0
 80009b8:	d06c      	beq.n	8000a94 <__aeabi_fadd+0x1e4>
 80009ba:	1b98      	subs	r0, r3, r6
 80009bc:	0145      	lsls	r5, r0, #5
 80009be:	d400      	bmi.n	80009c2 <__aeabi_fadd+0x112>
 80009c0:	e0f7      	b.n	8000bb2 <__aeabi_fadd+0x302>
 80009c2:	000c      	movs	r4, r1
 80009c4:	1af3      	subs	r3, r6, r3
 80009c6:	e03d      	b.n	8000a44 <__aeabi_fadd+0x194>
 80009c8:	2e00      	cmp	r6, #0
 80009ca:	d01b      	beq.n	8000a04 <__aeabi_fadd+0x154>
 80009cc:	1e51      	subs	r1, r2, #1
 80009ce:	2a01      	cmp	r2, #1
 80009d0:	d100      	bne.n	80009d4 <__aeabi_fadd+0x124>
 80009d2:	e082      	b.n	8000ada <__aeabi_fadd+0x22a>
 80009d4:	2aff      	cmp	r2, #255	@ 0xff
 80009d6:	d03a      	beq.n	8000a4e <__aeabi_fadd+0x19e>
 80009d8:	000a      	movs	r2, r1
 80009da:	e7ab      	b.n	8000934 <__aeabi_fadd+0x84>
 80009dc:	0031      	movs	r1, r6
 80009de:	2020      	movs	r0, #32
 80009e0:	40d1      	lsrs	r1, r2
 80009e2:	1a82      	subs	r2, r0, r2
 80009e4:	4096      	lsls	r6, r2
 80009e6:	0032      	movs	r2, r6
 80009e8:	1e50      	subs	r0, r2, #1
 80009ea:	4182      	sbcs	r2, r0
 80009ec:	430a      	orrs	r2, r1
 80009ee:	189b      	adds	r3, r3, r2
 80009f0:	015a      	lsls	r2, r3, #5
 80009f2:	d5b9      	bpl.n	8000968 <__aeabi_fadd+0xb8>
 80009f4:	1c6a      	adds	r2, r5, #1
 80009f6:	2dfe      	cmp	r5, #254	@ 0xfe
 80009f8:	d175      	bne.n	8000ae6 <__aeabi_fadd+0x236>
 80009fa:	20ff      	movs	r0, #255	@ 0xff
 80009fc:	2300      	movs	r3, #0
 80009fe:	e7c4      	b.n	800098a <__aeabi_fadd+0xda>
 8000a00:	000c      	movs	r4, r1
 8000a02:	0033      	movs	r3, r6
 8000a04:	08db      	lsrs	r3, r3, #3
 8000a06:	2aff      	cmp	r2, #255	@ 0xff
 8000a08:	d146      	bne.n	8000a98 <__aeabi_fadd+0x1e8>
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d0f5      	beq.n	80009fa <__aeabi_fadd+0x14a>
 8000a0e:	2280      	movs	r2, #128	@ 0x80
 8000a10:	03d2      	lsls	r2, r2, #15
 8000a12:	4313      	orrs	r3, r2
 8000a14:	025b      	lsls	r3, r3, #9
 8000a16:	20ff      	movs	r0, #255	@ 0xff
 8000a18:	0a5b      	lsrs	r3, r3, #9
 8000a1a:	e7b6      	b.n	800098a <__aeabi_fadd+0xda>
 8000a1c:	019f      	lsls	r7, r3, #6
 8000a1e:	09bf      	lsrs	r7, r7, #6
 8000a20:	0038      	movs	r0, r7
 8000a22:	f002 fdcd 	bl	80035c0 <__clzsi2>
 8000a26:	3805      	subs	r0, #5
 8000a28:	4087      	lsls	r7, r0
 8000a2a:	4285      	cmp	r5, r0
 8000a2c:	dc24      	bgt.n	8000a78 <__aeabi_fadd+0x1c8>
 8000a2e:	003b      	movs	r3, r7
 8000a30:	2120      	movs	r1, #32
 8000a32:	1b42      	subs	r2, r0, r5
 8000a34:	3201      	adds	r2, #1
 8000a36:	40d3      	lsrs	r3, r2
 8000a38:	1a8a      	subs	r2, r1, r2
 8000a3a:	4097      	lsls	r7, r2
 8000a3c:	1e7a      	subs	r2, r7, #1
 8000a3e:	4197      	sbcs	r7, r2
 8000a40:	2200      	movs	r2, #0
 8000a42:	433b      	orrs	r3, r7
 8000a44:	0759      	lsls	r1, r3, #29
 8000a46:	d193      	bne.n	8000970 <__aeabi_fadd+0xc0>
 8000a48:	e797      	b.n	800097a <__aeabi_fadd+0xca>
 8000a4a:	000c      	movs	r4, r1
 8000a4c:	0033      	movs	r3, r6
 8000a4e:	08db      	lsrs	r3, r3, #3
 8000a50:	e7db      	b.n	8000a0a <__aeabi_fadd+0x15a>
 8000a52:	2a00      	cmp	r2, #0
 8000a54:	d014      	beq.n	8000a80 <__aeabi_fadd+0x1d0>
 8000a56:	1b42      	subs	r2, r0, r5
 8000a58:	2d00      	cmp	r5, #0
 8000a5a:	d14b      	bne.n	8000af4 <__aeabi_fadd+0x244>
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d0d0      	beq.n	8000a02 <__aeabi_fadd+0x152>
 8000a60:	1e51      	subs	r1, r2, #1
 8000a62:	2a01      	cmp	r2, #1
 8000a64:	d100      	bne.n	8000a68 <__aeabi_fadd+0x1b8>
 8000a66:	e09e      	b.n	8000ba6 <__aeabi_fadd+0x2f6>
 8000a68:	2aff      	cmp	r2, #255	@ 0xff
 8000a6a:	d0ef      	beq.n	8000a4c <__aeabi_fadd+0x19c>
 8000a6c:	000a      	movs	r2, r1
 8000a6e:	2a1b      	cmp	r2, #27
 8000a70:	dd5f      	ble.n	8000b32 <__aeabi_fadd+0x282>
 8000a72:	0002      	movs	r2, r0
 8000a74:	1c73      	adds	r3, r6, #1
 8000a76:	e77b      	b.n	8000970 <__aeabi_fadd+0xc0>
 8000a78:	4b50      	ldr	r3, [pc, #320]	@ (8000bbc <__aeabi_fadd+0x30c>)
 8000a7a:	1a2a      	subs	r2, r5, r0
 8000a7c:	403b      	ands	r3, r7
 8000a7e:	e7e1      	b.n	8000a44 <__aeabi_fadd+0x194>
 8000a80:	21fe      	movs	r1, #254	@ 0xfe
 8000a82:	1c6a      	adds	r2, r5, #1
 8000a84:	4211      	tst	r1, r2
 8000a86:	d13b      	bne.n	8000b00 <__aeabi_fadd+0x250>
 8000a88:	2d00      	cmp	r5, #0
 8000a8a:	d15d      	bne.n	8000b48 <__aeabi_fadd+0x298>
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d07f      	beq.n	8000b90 <__aeabi_fadd+0x2e0>
 8000a90:	2e00      	cmp	r6, #0
 8000a92:	d17f      	bne.n	8000b94 <__aeabi_fadd+0x2e4>
 8000a94:	2200      	movs	r2, #0
 8000a96:	08db      	lsrs	r3, r3, #3
 8000a98:	025b      	lsls	r3, r3, #9
 8000a9a:	0a5b      	lsrs	r3, r3, #9
 8000a9c:	b2d0      	uxtb	r0, r2
 8000a9e:	e774      	b.n	800098a <__aeabi_fadd+0xda>
 8000aa0:	28ff      	cmp	r0, #255	@ 0xff
 8000aa2:	d0d2      	beq.n	8000a4a <__aeabi_fadd+0x19a>
 8000aa4:	2480      	movs	r4, #128	@ 0x80
 8000aa6:	04e4      	lsls	r4, r4, #19
 8000aa8:	4323      	orrs	r3, r4
 8000aaa:	2401      	movs	r4, #1
 8000aac:	2a1b      	cmp	r2, #27
 8000aae:	dc07      	bgt.n	8000ac0 <__aeabi_fadd+0x210>
 8000ab0:	001c      	movs	r4, r3
 8000ab2:	2520      	movs	r5, #32
 8000ab4:	40d4      	lsrs	r4, r2
 8000ab6:	1aaa      	subs	r2, r5, r2
 8000ab8:	4093      	lsls	r3, r2
 8000aba:	1e5a      	subs	r2, r3, #1
 8000abc:	4193      	sbcs	r3, r2
 8000abe:	431c      	orrs	r4, r3
 8000ac0:	1b33      	subs	r3, r6, r4
 8000ac2:	0005      	movs	r5, r0
 8000ac4:	000c      	movs	r4, r1
 8000ac6:	e74d      	b.n	8000964 <__aeabi_fadd+0xb4>
 8000ac8:	1b9f      	subs	r7, r3, r6
 8000aca:	017a      	lsls	r2, r7, #5
 8000acc:	d422      	bmi.n	8000b14 <__aeabi_fadd+0x264>
 8000ace:	2f00      	cmp	r7, #0
 8000ad0:	d1a6      	bne.n	8000a20 <__aeabi_fadd+0x170>
 8000ad2:	2400      	movs	r4, #0
 8000ad4:	2000      	movs	r0, #0
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	e757      	b.n	800098a <__aeabi_fadd+0xda>
 8000ada:	199b      	adds	r3, r3, r6
 8000adc:	2501      	movs	r5, #1
 8000ade:	3201      	adds	r2, #1
 8000ae0:	0159      	lsls	r1, r3, #5
 8000ae2:	d400      	bmi.n	8000ae6 <__aeabi_fadd+0x236>
 8000ae4:	e740      	b.n	8000968 <__aeabi_fadd+0xb8>
 8000ae6:	2101      	movs	r1, #1
 8000ae8:	4835      	ldr	r0, [pc, #212]	@ (8000bc0 <__aeabi_fadd+0x310>)
 8000aea:	4019      	ands	r1, r3
 8000aec:	085b      	lsrs	r3, r3, #1
 8000aee:	4003      	ands	r3, r0
 8000af0:	430b      	orrs	r3, r1
 8000af2:	e7a7      	b.n	8000a44 <__aeabi_fadd+0x194>
 8000af4:	28ff      	cmp	r0, #255	@ 0xff
 8000af6:	d0a9      	beq.n	8000a4c <__aeabi_fadd+0x19c>
 8000af8:	2180      	movs	r1, #128	@ 0x80
 8000afa:	04c9      	lsls	r1, r1, #19
 8000afc:	430b      	orrs	r3, r1
 8000afe:	e7b6      	b.n	8000a6e <__aeabi_fadd+0x1be>
 8000b00:	2aff      	cmp	r2, #255	@ 0xff
 8000b02:	d100      	bne.n	8000b06 <__aeabi_fadd+0x256>
 8000b04:	e779      	b.n	80009fa <__aeabi_fadd+0x14a>
 8000b06:	199b      	adds	r3, r3, r6
 8000b08:	085b      	lsrs	r3, r3, #1
 8000b0a:	0759      	lsls	r1, r3, #29
 8000b0c:	d000      	beq.n	8000b10 <__aeabi_fadd+0x260>
 8000b0e:	e72f      	b.n	8000970 <__aeabi_fadd+0xc0>
 8000b10:	08db      	lsrs	r3, r3, #3
 8000b12:	e7c1      	b.n	8000a98 <__aeabi_fadd+0x1e8>
 8000b14:	000c      	movs	r4, r1
 8000b16:	1af7      	subs	r7, r6, r3
 8000b18:	e782      	b.n	8000a20 <__aeabi_fadd+0x170>
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d12c      	bne.n	8000b78 <__aeabi_fadd+0x2c8>
 8000b1e:	2e00      	cmp	r6, #0
 8000b20:	d193      	bne.n	8000a4a <__aeabi_fadd+0x19a>
 8000b22:	2380      	movs	r3, #128	@ 0x80
 8000b24:	2400      	movs	r4, #0
 8000b26:	20ff      	movs	r0, #255	@ 0xff
 8000b28:	03db      	lsls	r3, r3, #15
 8000b2a:	e72e      	b.n	800098a <__aeabi_fadd+0xda>
 8000b2c:	2501      	movs	r5, #1
 8000b2e:	1b9b      	subs	r3, r3, r6
 8000b30:	e718      	b.n	8000964 <__aeabi_fadd+0xb4>
 8000b32:	0019      	movs	r1, r3
 8000b34:	2520      	movs	r5, #32
 8000b36:	40d1      	lsrs	r1, r2
 8000b38:	1aaa      	subs	r2, r5, r2
 8000b3a:	4093      	lsls	r3, r2
 8000b3c:	1e5a      	subs	r2, r3, #1
 8000b3e:	4193      	sbcs	r3, r2
 8000b40:	430b      	orrs	r3, r1
 8000b42:	0005      	movs	r5, r0
 8000b44:	199b      	adds	r3, r3, r6
 8000b46:	e753      	b.n	80009f0 <__aeabi_fadd+0x140>
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d100      	bne.n	8000b4e <__aeabi_fadd+0x29e>
 8000b4c:	e77e      	b.n	8000a4c <__aeabi_fadd+0x19c>
 8000b4e:	2e00      	cmp	r6, #0
 8000b50:	d100      	bne.n	8000b54 <__aeabi_fadd+0x2a4>
 8000b52:	e77c      	b.n	8000a4e <__aeabi_fadd+0x19e>
 8000b54:	2280      	movs	r2, #128	@ 0x80
 8000b56:	03d2      	lsls	r2, r2, #15
 8000b58:	4591      	cmp	r9, r2
 8000b5a:	d302      	bcc.n	8000b62 <__aeabi_fadd+0x2b2>
 8000b5c:	4594      	cmp	ip, r2
 8000b5e:	d200      	bcs.n	8000b62 <__aeabi_fadd+0x2b2>
 8000b60:	0033      	movs	r3, r6
 8000b62:	08db      	lsrs	r3, r3, #3
 8000b64:	e753      	b.n	8000a0e <__aeabi_fadd+0x15e>
 8000b66:	000c      	movs	r4, r1
 8000b68:	1af3      	subs	r3, r6, r3
 8000b6a:	3501      	adds	r5, #1
 8000b6c:	e6fa      	b.n	8000964 <__aeabi_fadd+0xb4>
 8000b6e:	2e00      	cmp	r6, #0
 8000b70:	d0af      	beq.n	8000ad2 <__aeabi_fadd+0x222>
 8000b72:	000c      	movs	r4, r1
 8000b74:	0033      	movs	r3, r6
 8000b76:	e78d      	b.n	8000a94 <__aeabi_fadd+0x1e4>
 8000b78:	2e00      	cmp	r6, #0
 8000b7a:	d100      	bne.n	8000b7e <__aeabi_fadd+0x2ce>
 8000b7c:	e767      	b.n	8000a4e <__aeabi_fadd+0x19e>
 8000b7e:	2280      	movs	r2, #128	@ 0x80
 8000b80:	03d2      	lsls	r2, r2, #15
 8000b82:	4591      	cmp	r9, r2
 8000b84:	d3ed      	bcc.n	8000b62 <__aeabi_fadd+0x2b2>
 8000b86:	4594      	cmp	ip, r2
 8000b88:	d2eb      	bcs.n	8000b62 <__aeabi_fadd+0x2b2>
 8000b8a:	000c      	movs	r4, r1
 8000b8c:	0033      	movs	r3, r6
 8000b8e:	e7e8      	b.n	8000b62 <__aeabi_fadd+0x2b2>
 8000b90:	0033      	movs	r3, r6
 8000b92:	e77f      	b.n	8000a94 <__aeabi_fadd+0x1e4>
 8000b94:	199b      	adds	r3, r3, r6
 8000b96:	2200      	movs	r2, #0
 8000b98:	0159      	lsls	r1, r3, #5
 8000b9a:	d5b9      	bpl.n	8000b10 <__aeabi_fadd+0x260>
 8000b9c:	4a07      	ldr	r2, [pc, #28]	@ (8000bbc <__aeabi_fadd+0x30c>)
 8000b9e:	4013      	ands	r3, r2
 8000ba0:	08db      	lsrs	r3, r3, #3
 8000ba2:	2201      	movs	r2, #1
 8000ba4:	e778      	b.n	8000a98 <__aeabi_fadd+0x1e8>
 8000ba6:	199b      	adds	r3, r3, r6
 8000ba8:	3201      	adds	r2, #1
 8000baa:	3501      	adds	r5, #1
 8000bac:	0159      	lsls	r1, r3, #5
 8000bae:	d49a      	bmi.n	8000ae6 <__aeabi_fadd+0x236>
 8000bb0:	e6da      	b.n	8000968 <__aeabi_fadd+0xb8>
 8000bb2:	1e03      	subs	r3, r0, #0
 8000bb4:	d08d      	beq.n	8000ad2 <__aeabi_fadd+0x222>
 8000bb6:	08db      	lsrs	r3, r3, #3
 8000bb8:	e76e      	b.n	8000a98 <__aeabi_fadd+0x1e8>
 8000bba:	46c0      	nop			@ (mov r8, r8)
 8000bbc:	fbffffff 	.word	0xfbffffff
 8000bc0:	7dffffff 	.word	0x7dffffff

08000bc4 <__aeabi_fdiv>:
 8000bc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000bc6:	464f      	mov	r7, r9
 8000bc8:	4646      	mov	r6, r8
 8000bca:	46d6      	mov	lr, sl
 8000bcc:	0244      	lsls	r4, r0, #9
 8000bce:	b5c0      	push	{r6, r7, lr}
 8000bd0:	0047      	lsls	r7, r0, #1
 8000bd2:	1c0e      	adds	r6, r1, #0
 8000bd4:	0a64      	lsrs	r4, r4, #9
 8000bd6:	0e3f      	lsrs	r7, r7, #24
 8000bd8:	0fc5      	lsrs	r5, r0, #31
 8000bda:	2f00      	cmp	r7, #0
 8000bdc:	d03c      	beq.n	8000c58 <__aeabi_fdiv+0x94>
 8000bde:	2fff      	cmp	r7, #255	@ 0xff
 8000be0:	d042      	beq.n	8000c68 <__aeabi_fdiv+0xa4>
 8000be2:	2300      	movs	r3, #0
 8000be4:	2280      	movs	r2, #128	@ 0x80
 8000be6:	4699      	mov	r9, r3
 8000be8:	469a      	mov	sl, r3
 8000bea:	00e4      	lsls	r4, r4, #3
 8000bec:	04d2      	lsls	r2, r2, #19
 8000bee:	4314      	orrs	r4, r2
 8000bf0:	3f7f      	subs	r7, #127	@ 0x7f
 8000bf2:	0273      	lsls	r3, r6, #9
 8000bf4:	0a5b      	lsrs	r3, r3, #9
 8000bf6:	4698      	mov	r8, r3
 8000bf8:	0073      	lsls	r3, r6, #1
 8000bfa:	0e1b      	lsrs	r3, r3, #24
 8000bfc:	0ff6      	lsrs	r6, r6, #31
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d01b      	beq.n	8000c3a <__aeabi_fdiv+0x76>
 8000c02:	2bff      	cmp	r3, #255	@ 0xff
 8000c04:	d013      	beq.n	8000c2e <__aeabi_fdiv+0x6a>
 8000c06:	4642      	mov	r2, r8
 8000c08:	2180      	movs	r1, #128	@ 0x80
 8000c0a:	00d2      	lsls	r2, r2, #3
 8000c0c:	04c9      	lsls	r1, r1, #19
 8000c0e:	4311      	orrs	r1, r2
 8000c10:	4688      	mov	r8, r1
 8000c12:	2000      	movs	r0, #0
 8000c14:	3b7f      	subs	r3, #127	@ 0x7f
 8000c16:	0029      	movs	r1, r5
 8000c18:	1aff      	subs	r7, r7, r3
 8000c1a:	464b      	mov	r3, r9
 8000c1c:	4071      	eors	r1, r6
 8000c1e:	b2c9      	uxtb	r1, r1
 8000c20:	2b0f      	cmp	r3, #15
 8000c22:	d900      	bls.n	8000c26 <__aeabi_fdiv+0x62>
 8000c24:	e0b5      	b.n	8000d92 <__aeabi_fdiv+0x1ce>
 8000c26:	4a74      	ldr	r2, [pc, #464]	@ (8000df8 <__aeabi_fdiv+0x234>)
 8000c28:	009b      	lsls	r3, r3, #2
 8000c2a:	58d3      	ldr	r3, [r2, r3]
 8000c2c:	469f      	mov	pc, r3
 8000c2e:	4643      	mov	r3, r8
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d13f      	bne.n	8000cb4 <__aeabi_fdiv+0xf0>
 8000c34:	3fff      	subs	r7, #255	@ 0xff
 8000c36:	3302      	adds	r3, #2
 8000c38:	e003      	b.n	8000c42 <__aeabi_fdiv+0x7e>
 8000c3a:	4643      	mov	r3, r8
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d12d      	bne.n	8000c9c <__aeabi_fdiv+0xd8>
 8000c40:	2301      	movs	r3, #1
 8000c42:	0029      	movs	r1, r5
 8000c44:	464a      	mov	r2, r9
 8000c46:	4071      	eors	r1, r6
 8000c48:	b2c9      	uxtb	r1, r1
 8000c4a:	431a      	orrs	r2, r3
 8000c4c:	2a0e      	cmp	r2, #14
 8000c4e:	d838      	bhi.n	8000cc2 <__aeabi_fdiv+0xfe>
 8000c50:	486a      	ldr	r0, [pc, #424]	@ (8000dfc <__aeabi_fdiv+0x238>)
 8000c52:	0092      	lsls	r2, r2, #2
 8000c54:	5882      	ldr	r2, [r0, r2]
 8000c56:	4697      	mov	pc, r2
 8000c58:	2c00      	cmp	r4, #0
 8000c5a:	d113      	bne.n	8000c84 <__aeabi_fdiv+0xc0>
 8000c5c:	2304      	movs	r3, #4
 8000c5e:	4699      	mov	r9, r3
 8000c60:	3b03      	subs	r3, #3
 8000c62:	2700      	movs	r7, #0
 8000c64:	469a      	mov	sl, r3
 8000c66:	e7c4      	b.n	8000bf2 <__aeabi_fdiv+0x2e>
 8000c68:	2c00      	cmp	r4, #0
 8000c6a:	d105      	bne.n	8000c78 <__aeabi_fdiv+0xb4>
 8000c6c:	2308      	movs	r3, #8
 8000c6e:	4699      	mov	r9, r3
 8000c70:	3b06      	subs	r3, #6
 8000c72:	27ff      	movs	r7, #255	@ 0xff
 8000c74:	469a      	mov	sl, r3
 8000c76:	e7bc      	b.n	8000bf2 <__aeabi_fdiv+0x2e>
 8000c78:	230c      	movs	r3, #12
 8000c7a:	4699      	mov	r9, r3
 8000c7c:	3b09      	subs	r3, #9
 8000c7e:	27ff      	movs	r7, #255	@ 0xff
 8000c80:	469a      	mov	sl, r3
 8000c82:	e7b6      	b.n	8000bf2 <__aeabi_fdiv+0x2e>
 8000c84:	0020      	movs	r0, r4
 8000c86:	f002 fc9b 	bl	80035c0 <__clzsi2>
 8000c8a:	2776      	movs	r7, #118	@ 0x76
 8000c8c:	1f43      	subs	r3, r0, #5
 8000c8e:	409c      	lsls	r4, r3
 8000c90:	2300      	movs	r3, #0
 8000c92:	427f      	negs	r7, r7
 8000c94:	4699      	mov	r9, r3
 8000c96:	469a      	mov	sl, r3
 8000c98:	1a3f      	subs	r7, r7, r0
 8000c9a:	e7aa      	b.n	8000bf2 <__aeabi_fdiv+0x2e>
 8000c9c:	4640      	mov	r0, r8
 8000c9e:	f002 fc8f 	bl	80035c0 <__clzsi2>
 8000ca2:	4642      	mov	r2, r8
 8000ca4:	1f43      	subs	r3, r0, #5
 8000ca6:	409a      	lsls	r2, r3
 8000ca8:	2376      	movs	r3, #118	@ 0x76
 8000caa:	425b      	negs	r3, r3
 8000cac:	1a1b      	subs	r3, r3, r0
 8000cae:	4690      	mov	r8, r2
 8000cb0:	2000      	movs	r0, #0
 8000cb2:	e7b0      	b.n	8000c16 <__aeabi_fdiv+0x52>
 8000cb4:	2303      	movs	r3, #3
 8000cb6:	464a      	mov	r2, r9
 8000cb8:	431a      	orrs	r2, r3
 8000cba:	4691      	mov	r9, r2
 8000cbc:	2003      	movs	r0, #3
 8000cbe:	33fc      	adds	r3, #252	@ 0xfc
 8000cc0:	e7a9      	b.n	8000c16 <__aeabi_fdiv+0x52>
 8000cc2:	000d      	movs	r5, r1
 8000cc4:	20ff      	movs	r0, #255	@ 0xff
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	05c0      	lsls	r0, r0, #23
 8000cca:	07ed      	lsls	r5, r5, #31
 8000ccc:	4310      	orrs	r0, r2
 8000cce:	4328      	orrs	r0, r5
 8000cd0:	bce0      	pop	{r5, r6, r7}
 8000cd2:	46ba      	mov	sl, r7
 8000cd4:	46b1      	mov	r9, r6
 8000cd6:	46a8      	mov	r8, r5
 8000cd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000cda:	000d      	movs	r5, r1
 8000cdc:	2000      	movs	r0, #0
 8000cde:	2200      	movs	r2, #0
 8000ce0:	e7f2      	b.n	8000cc8 <__aeabi_fdiv+0x104>
 8000ce2:	4653      	mov	r3, sl
 8000ce4:	2b02      	cmp	r3, #2
 8000ce6:	d0ed      	beq.n	8000cc4 <__aeabi_fdiv+0x100>
 8000ce8:	2b03      	cmp	r3, #3
 8000cea:	d033      	beq.n	8000d54 <__aeabi_fdiv+0x190>
 8000cec:	46a0      	mov	r8, r4
 8000cee:	2b01      	cmp	r3, #1
 8000cf0:	d105      	bne.n	8000cfe <__aeabi_fdiv+0x13a>
 8000cf2:	2000      	movs	r0, #0
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	e7e7      	b.n	8000cc8 <__aeabi_fdiv+0x104>
 8000cf8:	0035      	movs	r5, r6
 8000cfa:	2803      	cmp	r0, #3
 8000cfc:	d07a      	beq.n	8000df4 <__aeabi_fdiv+0x230>
 8000cfe:	003b      	movs	r3, r7
 8000d00:	337f      	adds	r3, #127	@ 0x7f
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	dd2d      	ble.n	8000d62 <__aeabi_fdiv+0x19e>
 8000d06:	4642      	mov	r2, r8
 8000d08:	0752      	lsls	r2, r2, #29
 8000d0a:	d007      	beq.n	8000d1c <__aeabi_fdiv+0x158>
 8000d0c:	220f      	movs	r2, #15
 8000d0e:	4641      	mov	r1, r8
 8000d10:	400a      	ands	r2, r1
 8000d12:	2a04      	cmp	r2, #4
 8000d14:	d002      	beq.n	8000d1c <__aeabi_fdiv+0x158>
 8000d16:	2204      	movs	r2, #4
 8000d18:	4694      	mov	ip, r2
 8000d1a:	44e0      	add	r8, ip
 8000d1c:	4642      	mov	r2, r8
 8000d1e:	0112      	lsls	r2, r2, #4
 8000d20:	d505      	bpl.n	8000d2e <__aeabi_fdiv+0x16a>
 8000d22:	4642      	mov	r2, r8
 8000d24:	4b36      	ldr	r3, [pc, #216]	@ (8000e00 <__aeabi_fdiv+0x23c>)
 8000d26:	401a      	ands	r2, r3
 8000d28:	003b      	movs	r3, r7
 8000d2a:	4690      	mov	r8, r2
 8000d2c:	3380      	adds	r3, #128	@ 0x80
 8000d2e:	2bfe      	cmp	r3, #254	@ 0xfe
 8000d30:	dcc8      	bgt.n	8000cc4 <__aeabi_fdiv+0x100>
 8000d32:	4642      	mov	r2, r8
 8000d34:	0192      	lsls	r2, r2, #6
 8000d36:	0a52      	lsrs	r2, r2, #9
 8000d38:	b2d8      	uxtb	r0, r3
 8000d3a:	e7c5      	b.n	8000cc8 <__aeabi_fdiv+0x104>
 8000d3c:	2280      	movs	r2, #128	@ 0x80
 8000d3e:	2500      	movs	r5, #0
 8000d40:	20ff      	movs	r0, #255	@ 0xff
 8000d42:	03d2      	lsls	r2, r2, #15
 8000d44:	e7c0      	b.n	8000cc8 <__aeabi_fdiv+0x104>
 8000d46:	2280      	movs	r2, #128	@ 0x80
 8000d48:	03d2      	lsls	r2, r2, #15
 8000d4a:	4214      	tst	r4, r2
 8000d4c:	d002      	beq.n	8000d54 <__aeabi_fdiv+0x190>
 8000d4e:	4643      	mov	r3, r8
 8000d50:	4213      	tst	r3, r2
 8000d52:	d049      	beq.n	8000de8 <__aeabi_fdiv+0x224>
 8000d54:	2280      	movs	r2, #128	@ 0x80
 8000d56:	03d2      	lsls	r2, r2, #15
 8000d58:	4322      	orrs	r2, r4
 8000d5a:	0252      	lsls	r2, r2, #9
 8000d5c:	20ff      	movs	r0, #255	@ 0xff
 8000d5e:	0a52      	lsrs	r2, r2, #9
 8000d60:	e7b2      	b.n	8000cc8 <__aeabi_fdiv+0x104>
 8000d62:	2201      	movs	r2, #1
 8000d64:	1ad3      	subs	r3, r2, r3
 8000d66:	2b1b      	cmp	r3, #27
 8000d68:	dcc3      	bgt.n	8000cf2 <__aeabi_fdiv+0x12e>
 8000d6a:	4642      	mov	r2, r8
 8000d6c:	40da      	lsrs	r2, r3
 8000d6e:	4643      	mov	r3, r8
 8000d70:	379e      	adds	r7, #158	@ 0x9e
 8000d72:	40bb      	lsls	r3, r7
 8000d74:	1e59      	subs	r1, r3, #1
 8000d76:	418b      	sbcs	r3, r1
 8000d78:	431a      	orrs	r2, r3
 8000d7a:	0753      	lsls	r3, r2, #29
 8000d7c:	d004      	beq.n	8000d88 <__aeabi_fdiv+0x1c4>
 8000d7e:	230f      	movs	r3, #15
 8000d80:	4013      	ands	r3, r2
 8000d82:	2b04      	cmp	r3, #4
 8000d84:	d000      	beq.n	8000d88 <__aeabi_fdiv+0x1c4>
 8000d86:	3204      	adds	r2, #4
 8000d88:	0153      	lsls	r3, r2, #5
 8000d8a:	d529      	bpl.n	8000de0 <__aeabi_fdiv+0x21c>
 8000d8c:	2001      	movs	r0, #1
 8000d8e:	2200      	movs	r2, #0
 8000d90:	e79a      	b.n	8000cc8 <__aeabi_fdiv+0x104>
 8000d92:	4642      	mov	r2, r8
 8000d94:	0163      	lsls	r3, r4, #5
 8000d96:	0155      	lsls	r5, r2, #5
 8000d98:	42ab      	cmp	r3, r5
 8000d9a:	d215      	bcs.n	8000dc8 <__aeabi_fdiv+0x204>
 8000d9c:	201b      	movs	r0, #27
 8000d9e:	2200      	movs	r2, #0
 8000da0:	3f01      	subs	r7, #1
 8000da2:	2601      	movs	r6, #1
 8000da4:	001c      	movs	r4, r3
 8000da6:	0052      	lsls	r2, r2, #1
 8000da8:	005b      	lsls	r3, r3, #1
 8000daa:	2c00      	cmp	r4, #0
 8000dac:	db01      	blt.n	8000db2 <__aeabi_fdiv+0x1ee>
 8000dae:	429d      	cmp	r5, r3
 8000db0:	d801      	bhi.n	8000db6 <__aeabi_fdiv+0x1f2>
 8000db2:	1b5b      	subs	r3, r3, r5
 8000db4:	4332      	orrs	r2, r6
 8000db6:	3801      	subs	r0, #1
 8000db8:	2800      	cmp	r0, #0
 8000dba:	d1f3      	bne.n	8000da4 <__aeabi_fdiv+0x1e0>
 8000dbc:	1e58      	subs	r0, r3, #1
 8000dbe:	4183      	sbcs	r3, r0
 8000dc0:	4313      	orrs	r3, r2
 8000dc2:	4698      	mov	r8, r3
 8000dc4:	000d      	movs	r5, r1
 8000dc6:	e79a      	b.n	8000cfe <__aeabi_fdiv+0x13a>
 8000dc8:	201a      	movs	r0, #26
 8000dca:	2201      	movs	r2, #1
 8000dcc:	1b5b      	subs	r3, r3, r5
 8000dce:	e7e8      	b.n	8000da2 <__aeabi_fdiv+0x1de>
 8000dd0:	3b02      	subs	r3, #2
 8000dd2:	425a      	negs	r2, r3
 8000dd4:	4153      	adcs	r3, r2
 8000dd6:	425b      	negs	r3, r3
 8000dd8:	0035      	movs	r5, r6
 8000dda:	2200      	movs	r2, #0
 8000ddc:	b2d8      	uxtb	r0, r3
 8000dde:	e773      	b.n	8000cc8 <__aeabi_fdiv+0x104>
 8000de0:	0192      	lsls	r2, r2, #6
 8000de2:	2000      	movs	r0, #0
 8000de4:	0a52      	lsrs	r2, r2, #9
 8000de6:	e76f      	b.n	8000cc8 <__aeabi_fdiv+0x104>
 8000de8:	431a      	orrs	r2, r3
 8000dea:	0252      	lsls	r2, r2, #9
 8000dec:	0035      	movs	r5, r6
 8000dee:	20ff      	movs	r0, #255	@ 0xff
 8000df0:	0a52      	lsrs	r2, r2, #9
 8000df2:	e769      	b.n	8000cc8 <__aeabi_fdiv+0x104>
 8000df4:	4644      	mov	r4, r8
 8000df6:	e7ad      	b.n	8000d54 <__aeabi_fdiv+0x190>
 8000df8:	08011d60 	.word	0x08011d60
 8000dfc:	08011da0 	.word	0x08011da0
 8000e00:	f7ffffff 	.word	0xf7ffffff

08000e04 <__eqsf2>:
 8000e04:	b570      	push	{r4, r5, r6, lr}
 8000e06:	0042      	lsls	r2, r0, #1
 8000e08:	024e      	lsls	r6, r1, #9
 8000e0a:	004c      	lsls	r4, r1, #1
 8000e0c:	0245      	lsls	r5, r0, #9
 8000e0e:	0a6d      	lsrs	r5, r5, #9
 8000e10:	0e12      	lsrs	r2, r2, #24
 8000e12:	0fc3      	lsrs	r3, r0, #31
 8000e14:	0a76      	lsrs	r6, r6, #9
 8000e16:	0e24      	lsrs	r4, r4, #24
 8000e18:	0fc9      	lsrs	r1, r1, #31
 8000e1a:	2aff      	cmp	r2, #255	@ 0xff
 8000e1c:	d010      	beq.n	8000e40 <__eqsf2+0x3c>
 8000e1e:	2cff      	cmp	r4, #255	@ 0xff
 8000e20:	d00c      	beq.n	8000e3c <__eqsf2+0x38>
 8000e22:	2001      	movs	r0, #1
 8000e24:	42a2      	cmp	r2, r4
 8000e26:	d10a      	bne.n	8000e3e <__eqsf2+0x3a>
 8000e28:	42b5      	cmp	r5, r6
 8000e2a:	d108      	bne.n	8000e3e <__eqsf2+0x3a>
 8000e2c:	428b      	cmp	r3, r1
 8000e2e:	d00f      	beq.n	8000e50 <__eqsf2+0x4c>
 8000e30:	2a00      	cmp	r2, #0
 8000e32:	d104      	bne.n	8000e3e <__eqsf2+0x3a>
 8000e34:	0028      	movs	r0, r5
 8000e36:	1e43      	subs	r3, r0, #1
 8000e38:	4198      	sbcs	r0, r3
 8000e3a:	e000      	b.n	8000e3e <__eqsf2+0x3a>
 8000e3c:	2001      	movs	r0, #1
 8000e3e:	bd70      	pop	{r4, r5, r6, pc}
 8000e40:	2001      	movs	r0, #1
 8000e42:	2cff      	cmp	r4, #255	@ 0xff
 8000e44:	d1fb      	bne.n	8000e3e <__eqsf2+0x3a>
 8000e46:	4335      	orrs	r5, r6
 8000e48:	d1f9      	bne.n	8000e3e <__eqsf2+0x3a>
 8000e4a:	404b      	eors	r3, r1
 8000e4c:	0018      	movs	r0, r3
 8000e4e:	e7f6      	b.n	8000e3e <__eqsf2+0x3a>
 8000e50:	2000      	movs	r0, #0
 8000e52:	e7f4      	b.n	8000e3e <__eqsf2+0x3a>

08000e54 <__gesf2>:
 8000e54:	b530      	push	{r4, r5, lr}
 8000e56:	0042      	lsls	r2, r0, #1
 8000e58:	0244      	lsls	r4, r0, #9
 8000e5a:	024d      	lsls	r5, r1, #9
 8000e5c:	0fc3      	lsrs	r3, r0, #31
 8000e5e:	0048      	lsls	r0, r1, #1
 8000e60:	0a64      	lsrs	r4, r4, #9
 8000e62:	0e12      	lsrs	r2, r2, #24
 8000e64:	0a6d      	lsrs	r5, r5, #9
 8000e66:	0e00      	lsrs	r0, r0, #24
 8000e68:	0fc9      	lsrs	r1, r1, #31
 8000e6a:	2aff      	cmp	r2, #255	@ 0xff
 8000e6c:	d019      	beq.n	8000ea2 <__gesf2+0x4e>
 8000e6e:	28ff      	cmp	r0, #255	@ 0xff
 8000e70:	d00b      	beq.n	8000e8a <__gesf2+0x36>
 8000e72:	2a00      	cmp	r2, #0
 8000e74:	d11e      	bne.n	8000eb4 <__gesf2+0x60>
 8000e76:	2800      	cmp	r0, #0
 8000e78:	d10b      	bne.n	8000e92 <__gesf2+0x3e>
 8000e7a:	2d00      	cmp	r5, #0
 8000e7c:	d027      	beq.n	8000ece <__gesf2+0x7a>
 8000e7e:	2c00      	cmp	r4, #0
 8000e80:	d134      	bne.n	8000eec <__gesf2+0x98>
 8000e82:	2900      	cmp	r1, #0
 8000e84:	d02f      	beq.n	8000ee6 <__gesf2+0x92>
 8000e86:	0008      	movs	r0, r1
 8000e88:	bd30      	pop	{r4, r5, pc}
 8000e8a:	2d00      	cmp	r5, #0
 8000e8c:	d128      	bne.n	8000ee0 <__gesf2+0x8c>
 8000e8e:	2a00      	cmp	r2, #0
 8000e90:	d101      	bne.n	8000e96 <__gesf2+0x42>
 8000e92:	2c00      	cmp	r4, #0
 8000e94:	d0f5      	beq.n	8000e82 <__gesf2+0x2e>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	d107      	bne.n	8000eaa <__gesf2+0x56>
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d023      	beq.n	8000ee6 <__gesf2+0x92>
 8000e9e:	0018      	movs	r0, r3
 8000ea0:	e7f2      	b.n	8000e88 <__gesf2+0x34>
 8000ea2:	2c00      	cmp	r4, #0
 8000ea4:	d11c      	bne.n	8000ee0 <__gesf2+0x8c>
 8000ea6:	28ff      	cmp	r0, #255	@ 0xff
 8000ea8:	d014      	beq.n	8000ed4 <__gesf2+0x80>
 8000eaa:	1e58      	subs	r0, r3, #1
 8000eac:	2302      	movs	r3, #2
 8000eae:	4018      	ands	r0, r3
 8000eb0:	3801      	subs	r0, #1
 8000eb2:	e7e9      	b.n	8000e88 <__gesf2+0x34>
 8000eb4:	2800      	cmp	r0, #0
 8000eb6:	d0f8      	beq.n	8000eaa <__gesf2+0x56>
 8000eb8:	428b      	cmp	r3, r1
 8000eba:	d1f6      	bne.n	8000eaa <__gesf2+0x56>
 8000ebc:	4282      	cmp	r2, r0
 8000ebe:	dcf4      	bgt.n	8000eaa <__gesf2+0x56>
 8000ec0:	dbeb      	blt.n	8000e9a <__gesf2+0x46>
 8000ec2:	42ac      	cmp	r4, r5
 8000ec4:	d8f1      	bhi.n	8000eaa <__gesf2+0x56>
 8000ec6:	2000      	movs	r0, #0
 8000ec8:	42ac      	cmp	r4, r5
 8000eca:	d2dd      	bcs.n	8000e88 <__gesf2+0x34>
 8000ecc:	e7e5      	b.n	8000e9a <__gesf2+0x46>
 8000ece:	2c00      	cmp	r4, #0
 8000ed0:	d0da      	beq.n	8000e88 <__gesf2+0x34>
 8000ed2:	e7ea      	b.n	8000eaa <__gesf2+0x56>
 8000ed4:	2d00      	cmp	r5, #0
 8000ed6:	d103      	bne.n	8000ee0 <__gesf2+0x8c>
 8000ed8:	428b      	cmp	r3, r1
 8000eda:	d1e6      	bne.n	8000eaa <__gesf2+0x56>
 8000edc:	2000      	movs	r0, #0
 8000ede:	e7d3      	b.n	8000e88 <__gesf2+0x34>
 8000ee0:	2002      	movs	r0, #2
 8000ee2:	4240      	negs	r0, r0
 8000ee4:	e7d0      	b.n	8000e88 <__gesf2+0x34>
 8000ee6:	2001      	movs	r0, #1
 8000ee8:	4240      	negs	r0, r0
 8000eea:	e7cd      	b.n	8000e88 <__gesf2+0x34>
 8000eec:	428b      	cmp	r3, r1
 8000eee:	d0e8      	beq.n	8000ec2 <__gesf2+0x6e>
 8000ef0:	e7db      	b.n	8000eaa <__gesf2+0x56>
 8000ef2:	46c0      	nop			@ (mov r8, r8)

08000ef4 <__lesf2>:
 8000ef4:	b530      	push	{r4, r5, lr}
 8000ef6:	0042      	lsls	r2, r0, #1
 8000ef8:	0244      	lsls	r4, r0, #9
 8000efa:	024d      	lsls	r5, r1, #9
 8000efc:	0fc3      	lsrs	r3, r0, #31
 8000efe:	0048      	lsls	r0, r1, #1
 8000f00:	0a64      	lsrs	r4, r4, #9
 8000f02:	0e12      	lsrs	r2, r2, #24
 8000f04:	0a6d      	lsrs	r5, r5, #9
 8000f06:	0e00      	lsrs	r0, r0, #24
 8000f08:	0fc9      	lsrs	r1, r1, #31
 8000f0a:	2aff      	cmp	r2, #255	@ 0xff
 8000f0c:	d01a      	beq.n	8000f44 <__lesf2+0x50>
 8000f0e:	28ff      	cmp	r0, #255	@ 0xff
 8000f10:	d00e      	beq.n	8000f30 <__lesf2+0x3c>
 8000f12:	2a00      	cmp	r2, #0
 8000f14:	d11e      	bne.n	8000f54 <__lesf2+0x60>
 8000f16:	2800      	cmp	r0, #0
 8000f18:	d10e      	bne.n	8000f38 <__lesf2+0x44>
 8000f1a:	2d00      	cmp	r5, #0
 8000f1c:	d02a      	beq.n	8000f74 <__lesf2+0x80>
 8000f1e:	2c00      	cmp	r4, #0
 8000f20:	d00c      	beq.n	8000f3c <__lesf2+0x48>
 8000f22:	428b      	cmp	r3, r1
 8000f24:	d01d      	beq.n	8000f62 <__lesf2+0x6e>
 8000f26:	1e58      	subs	r0, r3, #1
 8000f28:	2302      	movs	r3, #2
 8000f2a:	4018      	ands	r0, r3
 8000f2c:	3801      	subs	r0, #1
 8000f2e:	e010      	b.n	8000f52 <__lesf2+0x5e>
 8000f30:	2d00      	cmp	r5, #0
 8000f32:	d10d      	bne.n	8000f50 <__lesf2+0x5c>
 8000f34:	2a00      	cmp	r2, #0
 8000f36:	d120      	bne.n	8000f7a <__lesf2+0x86>
 8000f38:	2c00      	cmp	r4, #0
 8000f3a:	d11e      	bne.n	8000f7a <__lesf2+0x86>
 8000f3c:	2900      	cmp	r1, #0
 8000f3e:	d023      	beq.n	8000f88 <__lesf2+0x94>
 8000f40:	0008      	movs	r0, r1
 8000f42:	e006      	b.n	8000f52 <__lesf2+0x5e>
 8000f44:	2c00      	cmp	r4, #0
 8000f46:	d103      	bne.n	8000f50 <__lesf2+0x5c>
 8000f48:	28ff      	cmp	r0, #255	@ 0xff
 8000f4a:	d1ec      	bne.n	8000f26 <__lesf2+0x32>
 8000f4c:	2d00      	cmp	r5, #0
 8000f4e:	d017      	beq.n	8000f80 <__lesf2+0x8c>
 8000f50:	2002      	movs	r0, #2
 8000f52:	bd30      	pop	{r4, r5, pc}
 8000f54:	2800      	cmp	r0, #0
 8000f56:	d0e6      	beq.n	8000f26 <__lesf2+0x32>
 8000f58:	428b      	cmp	r3, r1
 8000f5a:	d1e4      	bne.n	8000f26 <__lesf2+0x32>
 8000f5c:	4282      	cmp	r2, r0
 8000f5e:	dce2      	bgt.n	8000f26 <__lesf2+0x32>
 8000f60:	db04      	blt.n	8000f6c <__lesf2+0x78>
 8000f62:	42ac      	cmp	r4, r5
 8000f64:	d8df      	bhi.n	8000f26 <__lesf2+0x32>
 8000f66:	2000      	movs	r0, #0
 8000f68:	42ac      	cmp	r4, r5
 8000f6a:	d2f2      	bcs.n	8000f52 <__lesf2+0x5e>
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d00b      	beq.n	8000f88 <__lesf2+0x94>
 8000f70:	0018      	movs	r0, r3
 8000f72:	e7ee      	b.n	8000f52 <__lesf2+0x5e>
 8000f74:	2c00      	cmp	r4, #0
 8000f76:	d0ec      	beq.n	8000f52 <__lesf2+0x5e>
 8000f78:	e7d5      	b.n	8000f26 <__lesf2+0x32>
 8000f7a:	428b      	cmp	r3, r1
 8000f7c:	d1d3      	bne.n	8000f26 <__lesf2+0x32>
 8000f7e:	e7f5      	b.n	8000f6c <__lesf2+0x78>
 8000f80:	2000      	movs	r0, #0
 8000f82:	428b      	cmp	r3, r1
 8000f84:	d0e5      	beq.n	8000f52 <__lesf2+0x5e>
 8000f86:	e7ce      	b.n	8000f26 <__lesf2+0x32>
 8000f88:	2001      	movs	r0, #1
 8000f8a:	4240      	negs	r0, r0
 8000f8c:	e7e1      	b.n	8000f52 <__lesf2+0x5e>
 8000f8e:	46c0      	nop			@ (mov r8, r8)

08000f90 <__aeabi_fmul>:
 8000f90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f92:	464f      	mov	r7, r9
 8000f94:	4646      	mov	r6, r8
 8000f96:	46d6      	mov	lr, sl
 8000f98:	0243      	lsls	r3, r0, #9
 8000f9a:	0a5b      	lsrs	r3, r3, #9
 8000f9c:	0045      	lsls	r5, r0, #1
 8000f9e:	b5c0      	push	{r6, r7, lr}
 8000fa0:	4699      	mov	r9, r3
 8000fa2:	1c0f      	adds	r7, r1, #0
 8000fa4:	0e2d      	lsrs	r5, r5, #24
 8000fa6:	0fc6      	lsrs	r6, r0, #31
 8000fa8:	2d00      	cmp	r5, #0
 8000faa:	d100      	bne.n	8000fae <__aeabi_fmul+0x1e>
 8000fac:	e088      	b.n	80010c0 <__aeabi_fmul+0x130>
 8000fae:	2dff      	cmp	r5, #255	@ 0xff
 8000fb0:	d100      	bne.n	8000fb4 <__aeabi_fmul+0x24>
 8000fb2:	e08d      	b.n	80010d0 <__aeabi_fmul+0x140>
 8000fb4:	2280      	movs	r2, #128	@ 0x80
 8000fb6:	00db      	lsls	r3, r3, #3
 8000fb8:	04d2      	lsls	r2, r2, #19
 8000fba:	431a      	orrs	r2, r3
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	4691      	mov	r9, r2
 8000fc0:	4698      	mov	r8, r3
 8000fc2:	469a      	mov	sl, r3
 8000fc4:	3d7f      	subs	r5, #127	@ 0x7f
 8000fc6:	027c      	lsls	r4, r7, #9
 8000fc8:	007b      	lsls	r3, r7, #1
 8000fca:	0a64      	lsrs	r4, r4, #9
 8000fcc:	0e1b      	lsrs	r3, r3, #24
 8000fce:	0fff      	lsrs	r7, r7, #31
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d068      	beq.n	80010a6 <__aeabi_fmul+0x116>
 8000fd4:	2bff      	cmp	r3, #255	@ 0xff
 8000fd6:	d021      	beq.n	800101c <__aeabi_fmul+0x8c>
 8000fd8:	2280      	movs	r2, #128	@ 0x80
 8000fda:	00e4      	lsls	r4, r4, #3
 8000fdc:	04d2      	lsls	r2, r2, #19
 8000fde:	4314      	orrs	r4, r2
 8000fe0:	4642      	mov	r2, r8
 8000fe2:	3b7f      	subs	r3, #127	@ 0x7f
 8000fe4:	195b      	adds	r3, r3, r5
 8000fe6:	2100      	movs	r1, #0
 8000fe8:	1c5d      	adds	r5, r3, #1
 8000fea:	2a0a      	cmp	r2, #10
 8000fec:	dc2e      	bgt.n	800104c <__aeabi_fmul+0xbc>
 8000fee:	407e      	eors	r6, r7
 8000ff0:	4642      	mov	r2, r8
 8000ff2:	2a02      	cmp	r2, #2
 8000ff4:	dc23      	bgt.n	800103e <__aeabi_fmul+0xae>
 8000ff6:	3a01      	subs	r2, #1
 8000ff8:	2a01      	cmp	r2, #1
 8000ffa:	d900      	bls.n	8000ffe <__aeabi_fmul+0x6e>
 8000ffc:	e0bd      	b.n	800117a <__aeabi_fmul+0x1ea>
 8000ffe:	2902      	cmp	r1, #2
 8001000:	d06e      	beq.n	80010e0 <__aeabi_fmul+0x150>
 8001002:	2901      	cmp	r1, #1
 8001004:	d12c      	bne.n	8001060 <__aeabi_fmul+0xd0>
 8001006:	2000      	movs	r0, #0
 8001008:	2200      	movs	r2, #0
 800100a:	05c0      	lsls	r0, r0, #23
 800100c:	07f6      	lsls	r6, r6, #31
 800100e:	4310      	orrs	r0, r2
 8001010:	4330      	orrs	r0, r6
 8001012:	bce0      	pop	{r5, r6, r7}
 8001014:	46ba      	mov	sl, r7
 8001016:	46b1      	mov	r9, r6
 8001018:	46a8      	mov	r8, r5
 800101a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800101c:	002b      	movs	r3, r5
 800101e:	33ff      	adds	r3, #255	@ 0xff
 8001020:	2c00      	cmp	r4, #0
 8001022:	d065      	beq.n	80010f0 <__aeabi_fmul+0x160>
 8001024:	2203      	movs	r2, #3
 8001026:	4641      	mov	r1, r8
 8001028:	4311      	orrs	r1, r2
 800102a:	0032      	movs	r2, r6
 800102c:	3501      	adds	r5, #1
 800102e:	4688      	mov	r8, r1
 8001030:	407a      	eors	r2, r7
 8001032:	35ff      	adds	r5, #255	@ 0xff
 8001034:	290a      	cmp	r1, #10
 8001036:	dd00      	ble.n	800103a <__aeabi_fmul+0xaa>
 8001038:	e0d8      	b.n	80011ec <__aeabi_fmul+0x25c>
 800103a:	0016      	movs	r6, r2
 800103c:	2103      	movs	r1, #3
 800103e:	4640      	mov	r0, r8
 8001040:	2201      	movs	r2, #1
 8001042:	4082      	lsls	r2, r0
 8001044:	20a6      	movs	r0, #166	@ 0xa6
 8001046:	00c0      	lsls	r0, r0, #3
 8001048:	4202      	tst	r2, r0
 800104a:	d020      	beq.n	800108e <__aeabi_fmul+0xfe>
 800104c:	4653      	mov	r3, sl
 800104e:	2b02      	cmp	r3, #2
 8001050:	d046      	beq.n	80010e0 <__aeabi_fmul+0x150>
 8001052:	2b03      	cmp	r3, #3
 8001054:	d100      	bne.n	8001058 <__aeabi_fmul+0xc8>
 8001056:	e0bb      	b.n	80011d0 <__aeabi_fmul+0x240>
 8001058:	4651      	mov	r1, sl
 800105a:	464c      	mov	r4, r9
 800105c:	2901      	cmp	r1, #1
 800105e:	d0d2      	beq.n	8001006 <__aeabi_fmul+0x76>
 8001060:	002b      	movs	r3, r5
 8001062:	337f      	adds	r3, #127	@ 0x7f
 8001064:	2b00      	cmp	r3, #0
 8001066:	dd70      	ble.n	800114a <__aeabi_fmul+0x1ba>
 8001068:	0762      	lsls	r2, r4, #29
 800106a:	d004      	beq.n	8001076 <__aeabi_fmul+0xe6>
 800106c:	220f      	movs	r2, #15
 800106e:	4022      	ands	r2, r4
 8001070:	2a04      	cmp	r2, #4
 8001072:	d000      	beq.n	8001076 <__aeabi_fmul+0xe6>
 8001074:	3404      	adds	r4, #4
 8001076:	0122      	lsls	r2, r4, #4
 8001078:	d503      	bpl.n	8001082 <__aeabi_fmul+0xf2>
 800107a:	4b63      	ldr	r3, [pc, #396]	@ (8001208 <__aeabi_fmul+0x278>)
 800107c:	401c      	ands	r4, r3
 800107e:	002b      	movs	r3, r5
 8001080:	3380      	adds	r3, #128	@ 0x80
 8001082:	2bfe      	cmp	r3, #254	@ 0xfe
 8001084:	dc2c      	bgt.n	80010e0 <__aeabi_fmul+0x150>
 8001086:	01a2      	lsls	r2, r4, #6
 8001088:	0a52      	lsrs	r2, r2, #9
 800108a:	b2d8      	uxtb	r0, r3
 800108c:	e7bd      	b.n	800100a <__aeabi_fmul+0x7a>
 800108e:	2090      	movs	r0, #144	@ 0x90
 8001090:	0080      	lsls	r0, r0, #2
 8001092:	4202      	tst	r2, r0
 8001094:	d127      	bne.n	80010e6 <__aeabi_fmul+0x156>
 8001096:	38b9      	subs	r0, #185	@ 0xb9
 8001098:	38ff      	subs	r0, #255	@ 0xff
 800109a:	4210      	tst	r0, r2
 800109c:	d06d      	beq.n	800117a <__aeabi_fmul+0x1ea>
 800109e:	003e      	movs	r6, r7
 80010a0:	46a1      	mov	r9, r4
 80010a2:	468a      	mov	sl, r1
 80010a4:	e7d2      	b.n	800104c <__aeabi_fmul+0xbc>
 80010a6:	2c00      	cmp	r4, #0
 80010a8:	d141      	bne.n	800112e <__aeabi_fmul+0x19e>
 80010aa:	2301      	movs	r3, #1
 80010ac:	4642      	mov	r2, r8
 80010ae:	431a      	orrs	r2, r3
 80010b0:	4690      	mov	r8, r2
 80010b2:	002b      	movs	r3, r5
 80010b4:	4642      	mov	r2, r8
 80010b6:	2101      	movs	r1, #1
 80010b8:	1c5d      	adds	r5, r3, #1
 80010ba:	2a0a      	cmp	r2, #10
 80010bc:	dd97      	ble.n	8000fee <__aeabi_fmul+0x5e>
 80010be:	e7c5      	b.n	800104c <__aeabi_fmul+0xbc>
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d126      	bne.n	8001112 <__aeabi_fmul+0x182>
 80010c4:	2304      	movs	r3, #4
 80010c6:	4698      	mov	r8, r3
 80010c8:	3b03      	subs	r3, #3
 80010ca:	2500      	movs	r5, #0
 80010cc:	469a      	mov	sl, r3
 80010ce:	e77a      	b.n	8000fc6 <__aeabi_fmul+0x36>
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d118      	bne.n	8001106 <__aeabi_fmul+0x176>
 80010d4:	2308      	movs	r3, #8
 80010d6:	4698      	mov	r8, r3
 80010d8:	3b06      	subs	r3, #6
 80010da:	25ff      	movs	r5, #255	@ 0xff
 80010dc:	469a      	mov	sl, r3
 80010de:	e772      	b.n	8000fc6 <__aeabi_fmul+0x36>
 80010e0:	20ff      	movs	r0, #255	@ 0xff
 80010e2:	2200      	movs	r2, #0
 80010e4:	e791      	b.n	800100a <__aeabi_fmul+0x7a>
 80010e6:	2280      	movs	r2, #128	@ 0x80
 80010e8:	2600      	movs	r6, #0
 80010ea:	20ff      	movs	r0, #255	@ 0xff
 80010ec:	03d2      	lsls	r2, r2, #15
 80010ee:	e78c      	b.n	800100a <__aeabi_fmul+0x7a>
 80010f0:	4641      	mov	r1, r8
 80010f2:	2202      	movs	r2, #2
 80010f4:	3501      	adds	r5, #1
 80010f6:	4311      	orrs	r1, r2
 80010f8:	4688      	mov	r8, r1
 80010fa:	35ff      	adds	r5, #255	@ 0xff
 80010fc:	290a      	cmp	r1, #10
 80010fe:	dca5      	bgt.n	800104c <__aeabi_fmul+0xbc>
 8001100:	2102      	movs	r1, #2
 8001102:	407e      	eors	r6, r7
 8001104:	e774      	b.n	8000ff0 <__aeabi_fmul+0x60>
 8001106:	230c      	movs	r3, #12
 8001108:	4698      	mov	r8, r3
 800110a:	3b09      	subs	r3, #9
 800110c:	25ff      	movs	r5, #255	@ 0xff
 800110e:	469a      	mov	sl, r3
 8001110:	e759      	b.n	8000fc6 <__aeabi_fmul+0x36>
 8001112:	0018      	movs	r0, r3
 8001114:	f002 fa54 	bl	80035c0 <__clzsi2>
 8001118:	464a      	mov	r2, r9
 800111a:	1f43      	subs	r3, r0, #5
 800111c:	2576      	movs	r5, #118	@ 0x76
 800111e:	409a      	lsls	r2, r3
 8001120:	2300      	movs	r3, #0
 8001122:	426d      	negs	r5, r5
 8001124:	4691      	mov	r9, r2
 8001126:	4698      	mov	r8, r3
 8001128:	469a      	mov	sl, r3
 800112a:	1a2d      	subs	r5, r5, r0
 800112c:	e74b      	b.n	8000fc6 <__aeabi_fmul+0x36>
 800112e:	0020      	movs	r0, r4
 8001130:	f002 fa46 	bl	80035c0 <__clzsi2>
 8001134:	4642      	mov	r2, r8
 8001136:	1f43      	subs	r3, r0, #5
 8001138:	409c      	lsls	r4, r3
 800113a:	1a2b      	subs	r3, r5, r0
 800113c:	3b76      	subs	r3, #118	@ 0x76
 800113e:	2100      	movs	r1, #0
 8001140:	1c5d      	adds	r5, r3, #1
 8001142:	2a0a      	cmp	r2, #10
 8001144:	dc00      	bgt.n	8001148 <__aeabi_fmul+0x1b8>
 8001146:	e752      	b.n	8000fee <__aeabi_fmul+0x5e>
 8001148:	e780      	b.n	800104c <__aeabi_fmul+0xbc>
 800114a:	2201      	movs	r2, #1
 800114c:	1ad3      	subs	r3, r2, r3
 800114e:	2b1b      	cmp	r3, #27
 8001150:	dd00      	ble.n	8001154 <__aeabi_fmul+0x1c4>
 8001152:	e758      	b.n	8001006 <__aeabi_fmul+0x76>
 8001154:	359e      	adds	r5, #158	@ 0x9e
 8001156:	0022      	movs	r2, r4
 8001158:	40ac      	lsls	r4, r5
 800115a:	40da      	lsrs	r2, r3
 800115c:	1e63      	subs	r3, r4, #1
 800115e:	419c      	sbcs	r4, r3
 8001160:	4322      	orrs	r2, r4
 8001162:	0753      	lsls	r3, r2, #29
 8001164:	d004      	beq.n	8001170 <__aeabi_fmul+0x1e0>
 8001166:	230f      	movs	r3, #15
 8001168:	4013      	ands	r3, r2
 800116a:	2b04      	cmp	r3, #4
 800116c:	d000      	beq.n	8001170 <__aeabi_fmul+0x1e0>
 800116e:	3204      	adds	r2, #4
 8001170:	0153      	lsls	r3, r2, #5
 8001172:	d537      	bpl.n	80011e4 <__aeabi_fmul+0x254>
 8001174:	2001      	movs	r0, #1
 8001176:	2200      	movs	r2, #0
 8001178:	e747      	b.n	800100a <__aeabi_fmul+0x7a>
 800117a:	0c21      	lsrs	r1, r4, #16
 800117c:	464a      	mov	r2, r9
 800117e:	0424      	lsls	r4, r4, #16
 8001180:	0c24      	lsrs	r4, r4, #16
 8001182:	0027      	movs	r7, r4
 8001184:	0c10      	lsrs	r0, r2, #16
 8001186:	0412      	lsls	r2, r2, #16
 8001188:	0c12      	lsrs	r2, r2, #16
 800118a:	4344      	muls	r4, r0
 800118c:	4357      	muls	r7, r2
 800118e:	4348      	muls	r0, r1
 8001190:	4351      	muls	r1, r2
 8001192:	0c3a      	lsrs	r2, r7, #16
 8001194:	1909      	adds	r1, r1, r4
 8001196:	1852      	adds	r2, r2, r1
 8001198:	4294      	cmp	r4, r2
 800119a:	d903      	bls.n	80011a4 <__aeabi_fmul+0x214>
 800119c:	2180      	movs	r1, #128	@ 0x80
 800119e:	0249      	lsls	r1, r1, #9
 80011a0:	468c      	mov	ip, r1
 80011a2:	4460      	add	r0, ip
 80011a4:	043f      	lsls	r7, r7, #16
 80011a6:	0411      	lsls	r1, r2, #16
 80011a8:	0c3f      	lsrs	r7, r7, #16
 80011aa:	19c9      	adds	r1, r1, r7
 80011ac:	018c      	lsls	r4, r1, #6
 80011ae:	1e67      	subs	r7, r4, #1
 80011b0:	41bc      	sbcs	r4, r7
 80011b2:	0c12      	lsrs	r2, r2, #16
 80011b4:	0e89      	lsrs	r1, r1, #26
 80011b6:	1812      	adds	r2, r2, r0
 80011b8:	430c      	orrs	r4, r1
 80011ba:	0192      	lsls	r2, r2, #6
 80011bc:	4314      	orrs	r4, r2
 80011be:	0112      	lsls	r2, r2, #4
 80011c0:	d50e      	bpl.n	80011e0 <__aeabi_fmul+0x250>
 80011c2:	2301      	movs	r3, #1
 80011c4:	0862      	lsrs	r2, r4, #1
 80011c6:	401c      	ands	r4, r3
 80011c8:	4314      	orrs	r4, r2
 80011ca:	e749      	b.n	8001060 <__aeabi_fmul+0xd0>
 80011cc:	003e      	movs	r6, r7
 80011ce:	46a1      	mov	r9, r4
 80011d0:	2280      	movs	r2, #128	@ 0x80
 80011d2:	464b      	mov	r3, r9
 80011d4:	03d2      	lsls	r2, r2, #15
 80011d6:	431a      	orrs	r2, r3
 80011d8:	0252      	lsls	r2, r2, #9
 80011da:	20ff      	movs	r0, #255	@ 0xff
 80011dc:	0a52      	lsrs	r2, r2, #9
 80011de:	e714      	b.n	800100a <__aeabi_fmul+0x7a>
 80011e0:	001d      	movs	r5, r3
 80011e2:	e73d      	b.n	8001060 <__aeabi_fmul+0xd0>
 80011e4:	0192      	lsls	r2, r2, #6
 80011e6:	2000      	movs	r0, #0
 80011e8:	0a52      	lsrs	r2, r2, #9
 80011ea:	e70e      	b.n	800100a <__aeabi_fmul+0x7a>
 80011ec:	290f      	cmp	r1, #15
 80011ee:	d1ed      	bne.n	80011cc <__aeabi_fmul+0x23c>
 80011f0:	2280      	movs	r2, #128	@ 0x80
 80011f2:	464b      	mov	r3, r9
 80011f4:	03d2      	lsls	r2, r2, #15
 80011f6:	4213      	tst	r3, r2
 80011f8:	d0ea      	beq.n	80011d0 <__aeabi_fmul+0x240>
 80011fa:	4214      	tst	r4, r2
 80011fc:	d1e8      	bne.n	80011d0 <__aeabi_fmul+0x240>
 80011fe:	003e      	movs	r6, r7
 8001200:	20ff      	movs	r0, #255	@ 0xff
 8001202:	4322      	orrs	r2, r4
 8001204:	e701      	b.n	800100a <__aeabi_fmul+0x7a>
 8001206:	46c0      	nop			@ (mov r8, r8)
 8001208:	f7ffffff 	.word	0xf7ffffff

0800120c <__aeabi_fsub>:
 800120c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800120e:	4647      	mov	r7, r8
 8001210:	46ce      	mov	lr, r9
 8001212:	024e      	lsls	r6, r1, #9
 8001214:	0243      	lsls	r3, r0, #9
 8001216:	0045      	lsls	r5, r0, #1
 8001218:	0a72      	lsrs	r2, r6, #9
 800121a:	0fc4      	lsrs	r4, r0, #31
 800121c:	0048      	lsls	r0, r1, #1
 800121e:	b580      	push	{r7, lr}
 8001220:	4694      	mov	ip, r2
 8001222:	0a5f      	lsrs	r7, r3, #9
 8001224:	0e2d      	lsrs	r5, r5, #24
 8001226:	099b      	lsrs	r3, r3, #6
 8001228:	0e00      	lsrs	r0, r0, #24
 800122a:	0fc9      	lsrs	r1, r1, #31
 800122c:	09b6      	lsrs	r6, r6, #6
 800122e:	28ff      	cmp	r0, #255	@ 0xff
 8001230:	d024      	beq.n	800127c <__aeabi_fsub+0x70>
 8001232:	2201      	movs	r2, #1
 8001234:	4051      	eors	r1, r2
 8001236:	1a2a      	subs	r2, r5, r0
 8001238:	428c      	cmp	r4, r1
 800123a:	d00f      	beq.n	800125c <__aeabi_fsub+0x50>
 800123c:	2a00      	cmp	r2, #0
 800123e:	dc00      	bgt.n	8001242 <__aeabi_fsub+0x36>
 8001240:	e16a      	b.n	8001518 <__aeabi_fsub+0x30c>
 8001242:	2800      	cmp	r0, #0
 8001244:	d135      	bne.n	80012b2 <__aeabi_fsub+0xa6>
 8001246:	2e00      	cmp	r6, #0
 8001248:	d100      	bne.n	800124c <__aeabi_fsub+0x40>
 800124a:	e0a2      	b.n	8001392 <__aeabi_fsub+0x186>
 800124c:	1e51      	subs	r1, r2, #1
 800124e:	2a01      	cmp	r2, #1
 8001250:	d100      	bne.n	8001254 <__aeabi_fsub+0x48>
 8001252:	e124      	b.n	800149e <__aeabi_fsub+0x292>
 8001254:	2aff      	cmp	r2, #255	@ 0xff
 8001256:	d021      	beq.n	800129c <__aeabi_fsub+0x90>
 8001258:	000a      	movs	r2, r1
 800125a:	e02f      	b.n	80012bc <__aeabi_fsub+0xb0>
 800125c:	2a00      	cmp	r2, #0
 800125e:	dc00      	bgt.n	8001262 <__aeabi_fsub+0x56>
 8001260:	e167      	b.n	8001532 <__aeabi_fsub+0x326>
 8001262:	2800      	cmp	r0, #0
 8001264:	d05e      	beq.n	8001324 <__aeabi_fsub+0x118>
 8001266:	2dff      	cmp	r5, #255	@ 0xff
 8001268:	d018      	beq.n	800129c <__aeabi_fsub+0x90>
 800126a:	2180      	movs	r1, #128	@ 0x80
 800126c:	04c9      	lsls	r1, r1, #19
 800126e:	430e      	orrs	r6, r1
 8001270:	2a1b      	cmp	r2, #27
 8001272:	dc00      	bgt.n	8001276 <__aeabi_fsub+0x6a>
 8001274:	e076      	b.n	8001364 <__aeabi_fsub+0x158>
 8001276:	002a      	movs	r2, r5
 8001278:	3301      	adds	r3, #1
 800127a:	e032      	b.n	80012e2 <__aeabi_fsub+0xd6>
 800127c:	002a      	movs	r2, r5
 800127e:	3aff      	subs	r2, #255	@ 0xff
 8001280:	4691      	mov	r9, r2
 8001282:	2e00      	cmp	r6, #0
 8001284:	d042      	beq.n	800130c <__aeabi_fsub+0x100>
 8001286:	428c      	cmp	r4, r1
 8001288:	d055      	beq.n	8001336 <__aeabi_fsub+0x12a>
 800128a:	464a      	mov	r2, r9
 800128c:	2a00      	cmp	r2, #0
 800128e:	d100      	bne.n	8001292 <__aeabi_fsub+0x86>
 8001290:	e09c      	b.n	80013cc <__aeabi_fsub+0x1c0>
 8001292:	2d00      	cmp	r5, #0
 8001294:	d100      	bne.n	8001298 <__aeabi_fsub+0x8c>
 8001296:	e077      	b.n	8001388 <__aeabi_fsub+0x17c>
 8001298:	000c      	movs	r4, r1
 800129a:	0033      	movs	r3, r6
 800129c:	08db      	lsrs	r3, r3, #3
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d100      	bne.n	80012a4 <__aeabi_fsub+0x98>
 80012a2:	e06e      	b.n	8001382 <__aeabi_fsub+0x176>
 80012a4:	2280      	movs	r2, #128	@ 0x80
 80012a6:	03d2      	lsls	r2, r2, #15
 80012a8:	4313      	orrs	r3, r2
 80012aa:	025b      	lsls	r3, r3, #9
 80012ac:	20ff      	movs	r0, #255	@ 0xff
 80012ae:	0a5b      	lsrs	r3, r3, #9
 80012b0:	e024      	b.n	80012fc <__aeabi_fsub+0xf0>
 80012b2:	2dff      	cmp	r5, #255	@ 0xff
 80012b4:	d0f2      	beq.n	800129c <__aeabi_fsub+0x90>
 80012b6:	2180      	movs	r1, #128	@ 0x80
 80012b8:	04c9      	lsls	r1, r1, #19
 80012ba:	430e      	orrs	r6, r1
 80012bc:	2101      	movs	r1, #1
 80012be:	2a1b      	cmp	r2, #27
 80012c0:	dc08      	bgt.n	80012d4 <__aeabi_fsub+0xc8>
 80012c2:	0031      	movs	r1, r6
 80012c4:	2020      	movs	r0, #32
 80012c6:	40d1      	lsrs	r1, r2
 80012c8:	1a82      	subs	r2, r0, r2
 80012ca:	4096      	lsls	r6, r2
 80012cc:	0032      	movs	r2, r6
 80012ce:	1e50      	subs	r0, r2, #1
 80012d0:	4182      	sbcs	r2, r0
 80012d2:	4311      	orrs	r1, r2
 80012d4:	1a5b      	subs	r3, r3, r1
 80012d6:	015a      	lsls	r2, r3, #5
 80012d8:	d460      	bmi.n	800139c <__aeabi_fsub+0x190>
 80012da:	2107      	movs	r1, #7
 80012dc:	002a      	movs	r2, r5
 80012de:	4019      	ands	r1, r3
 80012e0:	d057      	beq.n	8001392 <__aeabi_fsub+0x186>
 80012e2:	210f      	movs	r1, #15
 80012e4:	4019      	ands	r1, r3
 80012e6:	2904      	cmp	r1, #4
 80012e8:	d000      	beq.n	80012ec <__aeabi_fsub+0xe0>
 80012ea:	3304      	adds	r3, #4
 80012ec:	0159      	lsls	r1, r3, #5
 80012ee:	d550      	bpl.n	8001392 <__aeabi_fsub+0x186>
 80012f0:	1c50      	adds	r0, r2, #1
 80012f2:	2afe      	cmp	r2, #254	@ 0xfe
 80012f4:	d045      	beq.n	8001382 <__aeabi_fsub+0x176>
 80012f6:	019b      	lsls	r3, r3, #6
 80012f8:	b2c0      	uxtb	r0, r0
 80012fa:	0a5b      	lsrs	r3, r3, #9
 80012fc:	05c0      	lsls	r0, r0, #23
 80012fe:	4318      	orrs	r0, r3
 8001300:	07e4      	lsls	r4, r4, #31
 8001302:	4320      	orrs	r0, r4
 8001304:	bcc0      	pop	{r6, r7}
 8001306:	46b9      	mov	r9, r7
 8001308:	46b0      	mov	r8, r6
 800130a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800130c:	2201      	movs	r2, #1
 800130e:	4051      	eors	r1, r2
 8001310:	428c      	cmp	r4, r1
 8001312:	d1ba      	bne.n	800128a <__aeabi_fsub+0x7e>
 8001314:	464a      	mov	r2, r9
 8001316:	2a00      	cmp	r2, #0
 8001318:	d010      	beq.n	800133c <__aeabi_fsub+0x130>
 800131a:	2d00      	cmp	r5, #0
 800131c:	d100      	bne.n	8001320 <__aeabi_fsub+0x114>
 800131e:	e098      	b.n	8001452 <__aeabi_fsub+0x246>
 8001320:	2300      	movs	r3, #0
 8001322:	e7bb      	b.n	800129c <__aeabi_fsub+0x90>
 8001324:	2e00      	cmp	r6, #0
 8001326:	d034      	beq.n	8001392 <__aeabi_fsub+0x186>
 8001328:	1e51      	subs	r1, r2, #1
 800132a:	2a01      	cmp	r2, #1
 800132c:	d06e      	beq.n	800140c <__aeabi_fsub+0x200>
 800132e:	2aff      	cmp	r2, #255	@ 0xff
 8001330:	d0b4      	beq.n	800129c <__aeabi_fsub+0x90>
 8001332:	000a      	movs	r2, r1
 8001334:	e79c      	b.n	8001270 <__aeabi_fsub+0x64>
 8001336:	2a00      	cmp	r2, #0
 8001338:	d000      	beq.n	800133c <__aeabi_fsub+0x130>
 800133a:	e088      	b.n	800144e <__aeabi_fsub+0x242>
 800133c:	20fe      	movs	r0, #254	@ 0xfe
 800133e:	1c6a      	adds	r2, r5, #1
 8001340:	4210      	tst	r0, r2
 8001342:	d000      	beq.n	8001346 <__aeabi_fsub+0x13a>
 8001344:	e092      	b.n	800146c <__aeabi_fsub+0x260>
 8001346:	2d00      	cmp	r5, #0
 8001348:	d000      	beq.n	800134c <__aeabi_fsub+0x140>
 800134a:	e0a4      	b.n	8001496 <__aeabi_fsub+0x28a>
 800134c:	2b00      	cmp	r3, #0
 800134e:	d100      	bne.n	8001352 <__aeabi_fsub+0x146>
 8001350:	e0cb      	b.n	80014ea <__aeabi_fsub+0x2de>
 8001352:	2e00      	cmp	r6, #0
 8001354:	d000      	beq.n	8001358 <__aeabi_fsub+0x14c>
 8001356:	e0ca      	b.n	80014ee <__aeabi_fsub+0x2e2>
 8001358:	2200      	movs	r2, #0
 800135a:	08db      	lsrs	r3, r3, #3
 800135c:	025b      	lsls	r3, r3, #9
 800135e:	0a5b      	lsrs	r3, r3, #9
 8001360:	b2d0      	uxtb	r0, r2
 8001362:	e7cb      	b.n	80012fc <__aeabi_fsub+0xf0>
 8001364:	0031      	movs	r1, r6
 8001366:	2020      	movs	r0, #32
 8001368:	40d1      	lsrs	r1, r2
 800136a:	1a82      	subs	r2, r0, r2
 800136c:	4096      	lsls	r6, r2
 800136e:	0032      	movs	r2, r6
 8001370:	1e50      	subs	r0, r2, #1
 8001372:	4182      	sbcs	r2, r0
 8001374:	430a      	orrs	r2, r1
 8001376:	189b      	adds	r3, r3, r2
 8001378:	015a      	lsls	r2, r3, #5
 800137a:	d5ae      	bpl.n	80012da <__aeabi_fsub+0xce>
 800137c:	1c6a      	adds	r2, r5, #1
 800137e:	2dfe      	cmp	r5, #254	@ 0xfe
 8001380:	d14a      	bne.n	8001418 <__aeabi_fsub+0x20c>
 8001382:	20ff      	movs	r0, #255	@ 0xff
 8001384:	2300      	movs	r3, #0
 8001386:	e7b9      	b.n	80012fc <__aeabi_fsub+0xf0>
 8001388:	22ff      	movs	r2, #255	@ 0xff
 800138a:	2b00      	cmp	r3, #0
 800138c:	d14b      	bne.n	8001426 <__aeabi_fsub+0x21a>
 800138e:	000c      	movs	r4, r1
 8001390:	0033      	movs	r3, r6
 8001392:	08db      	lsrs	r3, r3, #3
 8001394:	2aff      	cmp	r2, #255	@ 0xff
 8001396:	d100      	bne.n	800139a <__aeabi_fsub+0x18e>
 8001398:	e781      	b.n	800129e <__aeabi_fsub+0x92>
 800139a:	e7df      	b.n	800135c <__aeabi_fsub+0x150>
 800139c:	019f      	lsls	r7, r3, #6
 800139e:	09bf      	lsrs	r7, r7, #6
 80013a0:	0038      	movs	r0, r7
 80013a2:	f002 f90d 	bl	80035c0 <__clzsi2>
 80013a6:	3805      	subs	r0, #5
 80013a8:	4087      	lsls	r7, r0
 80013aa:	4285      	cmp	r5, r0
 80013ac:	dc21      	bgt.n	80013f2 <__aeabi_fsub+0x1e6>
 80013ae:	003b      	movs	r3, r7
 80013b0:	2120      	movs	r1, #32
 80013b2:	1b42      	subs	r2, r0, r5
 80013b4:	3201      	adds	r2, #1
 80013b6:	40d3      	lsrs	r3, r2
 80013b8:	1a8a      	subs	r2, r1, r2
 80013ba:	4097      	lsls	r7, r2
 80013bc:	1e7a      	subs	r2, r7, #1
 80013be:	4197      	sbcs	r7, r2
 80013c0:	2200      	movs	r2, #0
 80013c2:	433b      	orrs	r3, r7
 80013c4:	0759      	lsls	r1, r3, #29
 80013c6:	d000      	beq.n	80013ca <__aeabi_fsub+0x1be>
 80013c8:	e78b      	b.n	80012e2 <__aeabi_fsub+0xd6>
 80013ca:	e78f      	b.n	80012ec <__aeabi_fsub+0xe0>
 80013cc:	20fe      	movs	r0, #254	@ 0xfe
 80013ce:	1c6a      	adds	r2, r5, #1
 80013d0:	4210      	tst	r0, r2
 80013d2:	d112      	bne.n	80013fa <__aeabi_fsub+0x1ee>
 80013d4:	2d00      	cmp	r5, #0
 80013d6:	d152      	bne.n	800147e <__aeabi_fsub+0x272>
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d07c      	beq.n	80014d6 <__aeabi_fsub+0x2ca>
 80013dc:	2e00      	cmp	r6, #0
 80013de:	d0bb      	beq.n	8001358 <__aeabi_fsub+0x14c>
 80013e0:	1b9a      	subs	r2, r3, r6
 80013e2:	0150      	lsls	r0, r2, #5
 80013e4:	d400      	bmi.n	80013e8 <__aeabi_fsub+0x1dc>
 80013e6:	e08b      	b.n	8001500 <__aeabi_fsub+0x2f4>
 80013e8:	2401      	movs	r4, #1
 80013ea:	2200      	movs	r2, #0
 80013ec:	1af3      	subs	r3, r6, r3
 80013ee:	400c      	ands	r4, r1
 80013f0:	e7e8      	b.n	80013c4 <__aeabi_fsub+0x1b8>
 80013f2:	4b56      	ldr	r3, [pc, #344]	@ (800154c <__aeabi_fsub+0x340>)
 80013f4:	1a2a      	subs	r2, r5, r0
 80013f6:	403b      	ands	r3, r7
 80013f8:	e7e4      	b.n	80013c4 <__aeabi_fsub+0x1b8>
 80013fa:	1b9f      	subs	r7, r3, r6
 80013fc:	017a      	lsls	r2, r7, #5
 80013fe:	d446      	bmi.n	800148e <__aeabi_fsub+0x282>
 8001400:	2f00      	cmp	r7, #0
 8001402:	d1cd      	bne.n	80013a0 <__aeabi_fsub+0x194>
 8001404:	2400      	movs	r4, #0
 8001406:	2000      	movs	r0, #0
 8001408:	2300      	movs	r3, #0
 800140a:	e777      	b.n	80012fc <__aeabi_fsub+0xf0>
 800140c:	199b      	adds	r3, r3, r6
 800140e:	2501      	movs	r5, #1
 8001410:	3201      	adds	r2, #1
 8001412:	0159      	lsls	r1, r3, #5
 8001414:	d400      	bmi.n	8001418 <__aeabi_fsub+0x20c>
 8001416:	e760      	b.n	80012da <__aeabi_fsub+0xce>
 8001418:	2101      	movs	r1, #1
 800141a:	484d      	ldr	r0, [pc, #308]	@ (8001550 <__aeabi_fsub+0x344>)
 800141c:	4019      	ands	r1, r3
 800141e:	085b      	lsrs	r3, r3, #1
 8001420:	4003      	ands	r3, r0
 8001422:	430b      	orrs	r3, r1
 8001424:	e7ce      	b.n	80013c4 <__aeabi_fsub+0x1b8>
 8001426:	1e57      	subs	r7, r2, #1
 8001428:	2a01      	cmp	r2, #1
 800142a:	d05a      	beq.n	80014e2 <__aeabi_fsub+0x2d6>
 800142c:	000c      	movs	r4, r1
 800142e:	2aff      	cmp	r2, #255	@ 0xff
 8001430:	d033      	beq.n	800149a <__aeabi_fsub+0x28e>
 8001432:	2201      	movs	r2, #1
 8001434:	2f1b      	cmp	r7, #27
 8001436:	dc07      	bgt.n	8001448 <__aeabi_fsub+0x23c>
 8001438:	2120      	movs	r1, #32
 800143a:	1bc9      	subs	r1, r1, r7
 800143c:	001a      	movs	r2, r3
 800143e:	408b      	lsls	r3, r1
 8001440:	40fa      	lsrs	r2, r7
 8001442:	1e59      	subs	r1, r3, #1
 8001444:	418b      	sbcs	r3, r1
 8001446:	431a      	orrs	r2, r3
 8001448:	0005      	movs	r5, r0
 800144a:	1ab3      	subs	r3, r6, r2
 800144c:	e743      	b.n	80012d6 <__aeabi_fsub+0xca>
 800144e:	2d00      	cmp	r5, #0
 8001450:	d123      	bne.n	800149a <__aeabi_fsub+0x28e>
 8001452:	22ff      	movs	r2, #255	@ 0xff
 8001454:	2b00      	cmp	r3, #0
 8001456:	d09b      	beq.n	8001390 <__aeabi_fsub+0x184>
 8001458:	1e51      	subs	r1, r2, #1
 800145a:	2a01      	cmp	r2, #1
 800145c:	d0d6      	beq.n	800140c <__aeabi_fsub+0x200>
 800145e:	2aff      	cmp	r2, #255	@ 0xff
 8001460:	d01b      	beq.n	800149a <__aeabi_fsub+0x28e>
 8001462:	291b      	cmp	r1, #27
 8001464:	dd2c      	ble.n	80014c0 <__aeabi_fsub+0x2b4>
 8001466:	0002      	movs	r2, r0
 8001468:	1c73      	adds	r3, r6, #1
 800146a:	e73a      	b.n	80012e2 <__aeabi_fsub+0xd6>
 800146c:	2aff      	cmp	r2, #255	@ 0xff
 800146e:	d088      	beq.n	8001382 <__aeabi_fsub+0x176>
 8001470:	199b      	adds	r3, r3, r6
 8001472:	085b      	lsrs	r3, r3, #1
 8001474:	0759      	lsls	r1, r3, #29
 8001476:	d000      	beq.n	800147a <__aeabi_fsub+0x26e>
 8001478:	e733      	b.n	80012e2 <__aeabi_fsub+0xd6>
 800147a:	08db      	lsrs	r3, r3, #3
 800147c:	e76e      	b.n	800135c <__aeabi_fsub+0x150>
 800147e:	2b00      	cmp	r3, #0
 8001480:	d110      	bne.n	80014a4 <__aeabi_fsub+0x298>
 8001482:	2e00      	cmp	r6, #0
 8001484:	d043      	beq.n	800150e <__aeabi_fsub+0x302>
 8001486:	2401      	movs	r4, #1
 8001488:	0033      	movs	r3, r6
 800148a:	400c      	ands	r4, r1
 800148c:	e706      	b.n	800129c <__aeabi_fsub+0x90>
 800148e:	2401      	movs	r4, #1
 8001490:	1af7      	subs	r7, r6, r3
 8001492:	400c      	ands	r4, r1
 8001494:	e784      	b.n	80013a0 <__aeabi_fsub+0x194>
 8001496:	2b00      	cmp	r3, #0
 8001498:	d104      	bne.n	80014a4 <__aeabi_fsub+0x298>
 800149a:	0033      	movs	r3, r6
 800149c:	e6fe      	b.n	800129c <__aeabi_fsub+0x90>
 800149e:	2501      	movs	r5, #1
 80014a0:	1b9b      	subs	r3, r3, r6
 80014a2:	e718      	b.n	80012d6 <__aeabi_fsub+0xca>
 80014a4:	2e00      	cmp	r6, #0
 80014a6:	d100      	bne.n	80014aa <__aeabi_fsub+0x29e>
 80014a8:	e6f8      	b.n	800129c <__aeabi_fsub+0x90>
 80014aa:	2280      	movs	r2, #128	@ 0x80
 80014ac:	03d2      	lsls	r2, r2, #15
 80014ae:	4297      	cmp	r7, r2
 80014b0:	d304      	bcc.n	80014bc <__aeabi_fsub+0x2b0>
 80014b2:	4594      	cmp	ip, r2
 80014b4:	d202      	bcs.n	80014bc <__aeabi_fsub+0x2b0>
 80014b6:	2401      	movs	r4, #1
 80014b8:	0033      	movs	r3, r6
 80014ba:	400c      	ands	r4, r1
 80014bc:	08db      	lsrs	r3, r3, #3
 80014be:	e6f1      	b.n	80012a4 <__aeabi_fsub+0x98>
 80014c0:	001a      	movs	r2, r3
 80014c2:	2520      	movs	r5, #32
 80014c4:	40ca      	lsrs	r2, r1
 80014c6:	1a69      	subs	r1, r5, r1
 80014c8:	408b      	lsls	r3, r1
 80014ca:	1e59      	subs	r1, r3, #1
 80014cc:	418b      	sbcs	r3, r1
 80014ce:	4313      	orrs	r3, r2
 80014d0:	0005      	movs	r5, r0
 80014d2:	199b      	adds	r3, r3, r6
 80014d4:	e750      	b.n	8001378 <__aeabi_fsub+0x16c>
 80014d6:	2e00      	cmp	r6, #0
 80014d8:	d094      	beq.n	8001404 <__aeabi_fsub+0x1f8>
 80014da:	2401      	movs	r4, #1
 80014dc:	0033      	movs	r3, r6
 80014de:	400c      	ands	r4, r1
 80014e0:	e73a      	b.n	8001358 <__aeabi_fsub+0x14c>
 80014e2:	000c      	movs	r4, r1
 80014e4:	2501      	movs	r5, #1
 80014e6:	1af3      	subs	r3, r6, r3
 80014e8:	e6f5      	b.n	80012d6 <__aeabi_fsub+0xca>
 80014ea:	0033      	movs	r3, r6
 80014ec:	e734      	b.n	8001358 <__aeabi_fsub+0x14c>
 80014ee:	199b      	adds	r3, r3, r6
 80014f0:	2200      	movs	r2, #0
 80014f2:	0159      	lsls	r1, r3, #5
 80014f4:	d5c1      	bpl.n	800147a <__aeabi_fsub+0x26e>
 80014f6:	4a15      	ldr	r2, [pc, #84]	@ (800154c <__aeabi_fsub+0x340>)
 80014f8:	4013      	ands	r3, r2
 80014fa:	08db      	lsrs	r3, r3, #3
 80014fc:	2201      	movs	r2, #1
 80014fe:	e72d      	b.n	800135c <__aeabi_fsub+0x150>
 8001500:	2a00      	cmp	r2, #0
 8001502:	d100      	bne.n	8001506 <__aeabi_fsub+0x2fa>
 8001504:	e77e      	b.n	8001404 <__aeabi_fsub+0x1f8>
 8001506:	0013      	movs	r3, r2
 8001508:	2200      	movs	r2, #0
 800150a:	08db      	lsrs	r3, r3, #3
 800150c:	e726      	b.n	800135c <__aeabi_fsub+0x150>
 800150e:	2380      	movs	r3, #128	@ 0x80
 8001510:	2400      	movs	r4, #0
 8001512:	20ff      	movs	r0, #255	@ 0xff
 8001514:	03db      	lsls	r3, r3, #15
 8001516:	e6f1      	b.n	80012fc <__aeabi_fsub+0xf0>
 8001518:	2a00      	cmp	r2, #0
 800151a:	d100      	bne.n	800151e <__aeabi_fsub+0x312>
 800151c:	e756      	b.n	80013cc <__aeabi_fsub+0x1c0>
 800151e:	1b47      	subs	r7, r0, r5
 8001520:	003a      	movs	r2, r7
 8001522:	2d00      	cmp	r5, #0
 8001524:	d100      	bne.n	8001528 <__aeabi_fsub+0x31c>
 8001526:	e730      	b.n	800138a <__aeabi_fsub+0x17e>
 8001528:	2280      	movs	r2, #128	@ 0x80
 800152a:	04d2      	lsls	r2, r2, #19
 800152c:	000c      	movs	r4, r1
 800152e:	4313      	orrs	r3, r2
 8001530:	e77f      	b.n	8001432 <__aeabi_fsub+0x226>
 8001532:	2a00      	cmp	r2, #0
 8001534:	d100      	bne.n	8001538 <__aeabi_fsub+0x32c>
 8001536:	e701      	b.n	800133c <__aeabi_fsub+0x130>
 8001538:	1b41      	subs	r1, r0, r5
 800153a:	2d00      	cmp	r5, #0
 800153c:	d101      	bne.n	8001542 <__aeabi_fsub+0x336>
 800153e:	000a      	movs	r2, r1
 8001540:	e788      	b.n	8001454 <__aeabi_fsub+0x248>
 8001542:	2280      	movs	r2, #128	@ 0x80
 8001544:	04d2      	lsls	r2, r2, #19
 8001546:	4313      	orrs	r3, r2
 8001548:	e78b      	b.n	8001462 <__aeabi_fsub+0x256>
 800154a:	46c0      	nop			@ (mov r8, r8)
 800154c:	fbffffff 	.word	0xfbffffff
 8001550:	7dffffff 	.word	0x7dffffff

08001554 <__aeabi_f2iz>:
 8001554:	0241      	lsls	r1, r0, #9
 8001556:	0042      	lsls	r2, r0, #1
 8001558:	0fc3      	lsrs	r3, r0, #31
 800155a:	0a49      	lsrs	r1, r1, #9
 800155c:	2000      	movs	r0, #0
 800155e:	0e12      	lsrs	r2, r2, #24
 8001560:	2a7e      	cmp	r2, #126	@ 0x7e
 8001562:	dd03      	ble.n	800156c <__aeabi_f2iz+0x18>
 8001564:	2a9d      	cmp	r2, #157	@ 0x9d
 8001566:	dd02      	ble.n	800156e <__aeabi_f2iz+0x1a>
 8001568:	4a09      	ldr	r2, [pc, #36]	@ (8001590 <__aeabi_f2iz+0x3c>)
 800156a:	1898      	adds	r0, r3, r2
 800156c:	4770      	bx	lr
 800156e:	2080      	movs	r0, #128	@ 0x80
 8001570:	0400      	lsls	r0, r0, #16
 8001572:	4301      	orrs	r1, r0
 8001574:	2a95      	cmp	r2, #149	@ 0x95
 8001576:	dc07      	bgt.n	8001588 <__aeabi_f2iz+0x34>
 8001578:	2096      	movs	r0, #150	@ 0x96
 800157a:	1a82      	subs	r2, r0, r2
 800157c:	40d1      	lsrs	r1, r2
 800157e:	4248      	negs	r0, r1
 8001580:	2b00      	cmp	r3, #0
 8001582:	d1f3      	bne.n	800156c <__aeabi_f2iz+0x18>
 8001584:	0008      	movs	r0, r1
 8001586:	e7f1      	b.n	800156c <__aeabi_f2iz+0x18>
 8001588:	3a96      	subs	r2, #150	@ 0x96
 800158a:	4091      	lsls	r1, r2
 800158c:	e7f7      	b.n	800157e <__aeabi_f2iz+0x2a>
 800158e:	46c0      	nop			@ (mov r8, r8)
 8001590:	7fffffff 	.word	0x7fffffff

08001594 <__aeabi_i2f>:
 8001594:	b570      	push	{r4, r5, r6, lr}
 8001596:	2800      	cmp	r0, #0
 8001598:	d013      	beq.n	80015c2 <__aeabi_i2f+0x2e>
 800159a:	17c3      	asrs	r3, r0, #31
 800159c:	18c5      	adds	r5, r0, r3
 800159e:	405d      	eors	r5, r3
 80015a0:	0fc4      	lsrs	r4, r0, #31
 80015a2:	0028      	movs	r0, r5
 80015a4:	f002 f80c 	bl	80035c0 <__clzsi2>
 80015a8:	239e      	movs	r3, #158	@ 0x9e
 80015aa:	0001      	movs	r1, r0
 80015ac:	1a1b      	subs	r3, r3, r0
 80015ae:	2b96      	cmp	r3, #150	@ 0x96
 80015b0:	dc0f      	bgt.n	80015d2 <__aeabi_i2f+0x3e>
 80015b2:	2808      	cmp	r0, #8
 80015b4:	d034      	beq.n	8001620 <__aeabi_i2f+0x8c>
 80015b6:	3908      	subs	r1, #8
 80015b8:	408d      	lsls	r5, r1
 80015ba:	026d      	lsls	r5, r5, #9
 80015bc:	0a6d      	lsrs	r5, r5, #9
 80015be:	b2d8      	uxtb	r0, r3
 80015c0:	e002      	b.n	80015c8 <__aeabi_i2f+0x34>
 80015c2:	2400      	movs	r4, #0
 80015c4:	2000      	movs	r0, #0
 80015c6:	2500      	movs	r5, #0
 80015c8:	05c0      	lsls	r0, r0, #23
 80015ca:	4328      	orrs	r0, r5
 80015cc:	07e4      	lsls	r4, r4, #31
 80015ce:	4320      	orrs	r0, r4
 80015d0:	bd70      	pop	{r4, r5, r6, pc}
 80015d2:	2b99      	cmp	r3, #153	@ 0x99
 80015d4:	dc16      	bgt.n	8001604 <__aeabi_i2f+0x70>
 80015d6:	1f42      	subs	r2, r0, #5
 80015d8:	2805      	cmp	r0, #5
 80015da:	d000      	beq.n	80015de <__aeabi_i2f+0x4a>
 80015dc:	4095      	lsls	r5, r2
 80015de:	002a      	movs	r2, r5
 80015e0:	4811      	ldr	r0, [pc, #68]	@ (8001628 <__aeabi_i2f+0x94>)
 80015e2:	4002      	ands	r2, r0
 80015e4:	076e      	lsls	r6, r5, #29
 80015e6:	d009      	beq.n	80015fc <__aeabi_i2f+0x68>
 80015e8:	260f      	movs	r6, #15
 80015ea:	4035      	ands	r5, r6
 80015ec:	2d04      	cmp	r5, #4
 80015ee:	d005      	beq.n	80015fc <__aeabi_i2f+0x68>
 80015f0:	3204      	adds	r2, #4
 80015f2:	0155      	lsls	r5, r2, #5
 80015f4:	d502      	bpl.n	80015fc <__aeabi_i2f+0x68>
 80015f6:	239f      	movs	r3, #159	@ 0x9f
 80015f8:	4002      	ands	r2, r0
 80015fa:	1a5b      	subs	r3, r3, r1
 80015fc:	0192      	lsls	r2, r2, #6
 80015fe:	0a55      	lsrs	r5, r2, #9
 8001600:	b2d8      	uxtb	r0, r3
 8001602:	e7e1      	b.n	80015c8 <__aeabi_i2f+0x34>
 8001604:	2205      	movs	r2, #5
 8001606:	1a12      	subs	r2, r2, r0
 8001608:	0028      	movs	r0, r5
 800160a:	40d0      	lsrs	r0, r2
 800160c:	0002      	movs	r2, r0
 800160e:	0008      	movs	r0, r1
 8001610:	301b      	adds	r0, #27
 8001612:	4085      	lsls	r5, r0
 8001614:	0028      	movs	r0, r5
 8001616:	1e45      	subs	r5, r0, #1
 8001618:	41a8      	sbcs	r0, r5
 800161a:	4302      	orrs	r2, r0
 800161c:	0015      	movs	r5, r2
 800161e:	e7de      	b.n	80015de <__aeabi_i2f+0x4a>
 8001620:	026d      	lsls	r5, r5, #9
 8001622:	2096      	movs	r0, #150	@ 0x96
 8001624:	0a6d      	lsrs	r5, r5, #9
 8001626:	e7cf      	b.n	80015c8 <__aeabi_i2f+0x34>
 8001628:	fbffffff 	.word	0xfbffffff

0800162c <__aeabi_ui2f>:
 800162c:	b570      	push	{r4, r5, r6, lr}
 800162e:	1e04      	subs	r4, r0, #0
 8001630:	d00e      	beq.n	8001650 <__aeabi_ui2f+0x24>
 8001632:	f001 ffc5 	bl	80035c0 <__clzsi2>
 8001636:	239e      	movs	r3, #158	@ 0x9e
 8001638:	0001      	movs	r1, r0
 800163a:	1a1b      	subs	r3, r3, r0
 800163c:	2b96      	cmp	r3, #150	@ 0x96
 800163e:	dc0c      	bgt.n	800165a <__aeabi_ui2f+0x2e>
 8001640:	2808      	cmp	r0, #8
 8001642:	d02f      	beq.n	80016a4 <__aeabi_ui2f+0x78>
 8001644:	3908      	subs	r1, #8
 8001646:	408c      	lsls	r4, r1
 8001648:	0264      	lsls	r4, r4, #9
 800164a:	0a64      	lsrs	r4, r4, #9
 800164c:	b2d8      	uxtb	r0, r3
 800164e:	e001      	b.n	8001654 <__aeabi_ui2f+0x28>
 8001650:	2000      	movs	r0, #0
 8001652:	2400      	movs	r4, #0
 8001654:	05c0      	lsls	r0, r0, #23
 8001656:	4320      	orrs	r0, r4
 8001658:	bd70      	pop	{r4, r5, r6, pc}
 800165a:	2b99      	cmp	r3, #153	@ 0x99
 800165c:	dc16      	bgt.n	800168c <__aeabi_ui2f+0x60>
 800165e:	1f42      	subs	r2, r0, #5
 8001660:	2805      	cmp	r0, #5
 8001662:	d000      	beq.n	8001666 <__aeabi_ui2f+0x3a>
 8001664:	4094      	lsls	r4, r2
 8001666:	0022      	movs	r2, r4
 8001668:	4810      	ldr	r0, [pc, #64]	@ (80016ac <__aeabi_ui2f+0x80>)
 800166a:	4002      	ands	r2, r0
 800166c:	0765      	lsls	r5, r4, #29
 800166e:	d009      	beq.n	8001684 <__aeabi_ui2f+0x58>
 8001670:	250f      	movs	r5, #15
 8001672:	402c      	ands	r4, r5
 8001674:	2c04      	cmp	r4, #4
 8001676:	d005      	beq.n	8001684 <__aeabi_ui2f+0x58>
 8001678:	3204      	adds	r2, #4
 800167a:	0154      	lsls	r4, r2, #5
 800167c:	d502      	bpl.n	8001684 <__aeabi_ui2f+0x58>
 800167e:	239f      	movs	r3, #159	@ 0x9f
 8001680:	4002      	ands	r2, r0
 8001682:	1a5b      	subs	r3, r3, r1
 8001684:	0192      	lsls	r2, r2, #6
 8001686:	0a54      	lsrs	r4, r2, #9
 8001688:	b2d8      	uxtb	r0, r3
 800168a:	e7e3      	b.n	8001654 <__aeabi_ui2f+0x28>
 800168c:	0002      	movs	r2, r0
 800168e:	0020      	movs	r0, r4
 8001690:	321b      	adds	r2, #27
 8001692:	4090      	lsls	r0, r2
 8001694:	0002      	movs	r2, r0
 8001696:	1e50      	subs	r0, r2, #1
 8001698:	4182      	sbcs	r2, r0
 800169a:	2005      	movs	r0, #5
 800169c:	1a40      	subs	r0, r0, r1
 800169e:	40c4      	lsrs	r4, r0
 80016a0:	4314      	orrs	r4, r2
 80016a2:	e7e0      	b.n	8001666 <__aeabi_ui2f+0x3a>
 80016a4:	0264      	lsls	r4, r4, #9
 80016a6:	2096      	movs	r0, #150	@ 0x96
 80016a8:	0a64      	lsrs	r4, r4, #9
 80016aa:	e7d3      	b.n	8001654 <__aeabi_ui2f+0x28>
 80016ac:	fbffffff 	.word	0xfbffffff

080016b0 <__aeabi_dadd>:
 80016b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016b2:	4657      	mov	r7, sl
 80016b4:	464e      	mov	r6, r9
 80016b6:	4645      	mov	r5, r8
 80016b8:	46de      	mov	lr, fp
 80016ba:	b5e0      	push	{r5, r6, r7, lr}
 80016bc:	b083      	sub	sp, #12
 80016be:	9000      	str	r0, [sp, #0]
 80016c0:	9101      	str	r1, [sp, #4]
 80016c2:	030c      	lsls	r4, r1, #12
 80016c4:	004f      	lsls	r7, r1, #1
 80016c6:	0fce      	lsrs	r6, r1, #31
 80016c8:	0a61      	lsrs	r1, r4, #9
 80016ca:	9c00      	ldr	r4, [sp, #0]
 80016cc:	031d      	lsls	r5, r3, #12
 80016ce:	0f64      	lsrs	r4, r4, #29
 80016d0:	430c      	orrs	r4, r1
 80016d2:	9900      	ldr	r1, [sp, #0]
 80016d4:	9200      	str	r2, [sp, #0]
 80016d6:	9301      	str	r3, [sp, #4]
 80016d8:	00c8      	lsls	r0, r1, #3
 80016da:	0059      	lsls	r1, r3, #1
 80016dc:	0d4b      	lsrs	r3, r1, #21
 80016de:	4699      	mov	r9, r3
 80016e0:	9a00      	ldr	r2, [sp, #0]
 80016e2:	9b01      	ldr	r3, [sp, #4]
 80016e4:	0a6d      	lsrs	r5, r5, #9
 80016e6:	0fd9      	lsrs	r1, r3, #31
 80016e8:	0f53      	lsrs	r3, r2, #29
 80016ea:	432b      	orrs	r3, r5
 80016ec:	469a      	mov	sl, r3
 80016ee:	9b00      	ldr	r3, [sp, #0]
 80016f0:	0d7f      	lsrs	r7, r7, #21
 80016f2:	00da      	lsls	r2, r3, #3
 80016f4:	4694      	mov	ip, r2
 80016f6:	464a      	mov	r2, r9
 80016f8:	46b0      	mov	r8, r6
 80016fa:	1aba      	subs	r2, r7, r2
 80016fc:	428e      	cmp	r6, r1
 80016fe:	d100      	bne.n	8001702 <__aeabi_dadd+0x52>
 8001700:	e0b0      	b.n	8001864 <__aeabi_dadd+0x1b4>
 8001702:	2a00      	cmp	r2, #0
 8001704:	dc00      	bgt.n	8001708 <__aeabi_dadd+0x58>
 8001706:	e078      	b.n	80017fa <__aeabi_dadd+0x14a>
 8001708:	4649      	mov	r1, r9
 800170a:	2900      	cmp	r1, #0
 800170c:	d100      	bne.n	8001710 <__aeabi_dadd+0x60>
 800170e:	e0e9      	b.n	80018e4 <__aeabi_dadd+0x234>
 8001710:	49c9      	ldr	r1, [pc, #804]	@ (8001a38 <__aeabi_dadd+0x388>)
 8001712:	428f      	cmp	r7, r1
 8001714:	d100      	bne.n	8001718 <__aeabi_dadd+0x68>
 8001716:	e195      	b.n	8001a44 <__aeabi_dadd+0x394>
 8001718:	2501      	movs	r5, #1
 800171a:	2a38      	cmp	r2, #56	@ 0x38
 800171c:	dc16      	bgt.n	800174c <__aeabi_dadd+0x9c>
 800171e:	2180      	movs	r1, #128	@ 0x80
 8001720:	4653      	mov	r3, sl
 8001722:	0409      	lsls	r1, r1, #16
 8001724:	430b      	orrs	r3, r1
 8001726:	469a      	mov	sl, r3
 8001728:	2a1f      	cmp	r2, #31
 800172a:	dd00      	ble.n	800172e <__aeabi_dadd+0x7e>
 800172c:	e1e7      	b.n	8001afe <__aeabi_dadd+0x44e>
 800172e:	2120      	movs	r1, #32
 8001730:	4655      	mov	r5, sl
 8001732:	1a8b      	subs	r3, r1, r2
 8001734:	4661      	mov	r1, ip
 8001736:	409d      	lsls	r5, r3
 8001738:	40d1      	lsrs	r1, r2
 800173a:	430d      	orrs	r5, r1
 800173c:	4661      	mov	r1, ip
 800173e:	4099      	lsls	r1, r3
 8001740:	1e4b      	subs	r3, r1, #1
 8001742:	4199      	sbcs	r1, r3
 8001744:	4653      	mov	r3, sl
 8001746:	40d3      	lsrs	r3, r2
 8001748:	430d      	orrs	r5, r1
 800174a:	1ae4      	subs	r4, r4, r3
 800174c:	1b45      	subs	r5, r0, r5
 800174e:	42a8      	cmp	r0, r5
 8001750:	4180      	sbcs	r0, r0
 8001752:	4240      	negs	r0, r0
 8001754:	1a24      	subs	r4, r4, r0
 8001756:	0223      	lsls	r3, r4, #8
 8001758:	d400      	bmi.n	800175c <__aeabi_dadd+0xac>
 800175a:	e10f      	b.n	800197c <__aeabi_dadd+0x2cc>
 800175c:	0264      	lsls	r4, r4, #9
 800175e:	0a64      	lsrs	r4, r4, #9
 8001760:	2c00      	cmp	r4, #0
 8001762:	d100      	bne.n	8001766 <__aeabi_dadd+0xb6>
 8001764:	e139      	b.n	80019da <__aeabi_dadd+0x32a>
 8001766:	0020      	movs	r0, r4
 8001768:	f001 ff2a 	bl	80035c0 <__clzsi2>
 800176c:	0003      	movs	r3, r0
 800176e:	3b08      	subs	r3, #8
 8001770:	2120      	movs	r1, #32
 8001772:	0028      	movs	r0, r5
 8001774:	1aca      	subs	r2, r1, r3
 8001776:	40d0      	lsrs	r0, r2
 8001778:	409c      	lsls	r4, r3
 800177a:	0002      	movs	r2, r0
 800177c:	409d      	lsls	r5, r3
 800177e:	4322      	orrs	r2, r4
 8001780:	429f      	cmp	r7, r3
 8001782:	dd00      	ble.n	8001786 <__aeabi_dadd+0xd6>
 8001784:	e173      	b.n	8001a6e <__aeabi_dadd+0x3be>
 8001786:	1bd8      	subs	r0, r3, r7
 8001788:	3001      	adds	r0, #1
 800178a:	1a09      	subs	r1, r1, r0
 800178c:	002c      	movs	r4, r5
 800178e:	408d      	lsls	r5, r1
 8001790:	40c4      	lsrs	r4, r0
 8001792:	1e6b      	subs	r3, r5, #1
 8001794:	419d      	sbcs	r5, r3
 8001796:	0013      	movs	r3, r2
 8001798:	40c2      	lsrs	r2, r0
 800179a:	408b      	lsls	r3, r1
 800179c:	4325      	orrs	r5, r4
 800179e:	2700      	movs	r7, #0
 80017a0:	0014      	movs	r4, r2
 80017a2:	431d      	orrs	r5, r3
 80017a4:	076b      	lsls	r3, r5, #29
 80017a6:	d009      	beq.n	80017bc <__aeabi_dadd+0x10c>
 80017a8:	230f      	movs	r3, #15
 80017aa:	402b      	ands	r3, r5
 80017ac:	2b04      	cmp	r3, #4
 80017ae:	d005      	beq.n	80017bc <__aeabi_dadd+0x10c>
 80017b0:	1d2b      	adds	r3, r5, #4
 80017b2:	42ab      	cmp	r3, r5
 80017b4:	41ad      	sbcs	r5, r5
 80017b6:	426d      	negs	r5, r5
 80017b8:	1964      	adds	r4, r4, r5
 80017ba:	001d      	movs	r5, r3
 80017bc:	0223      	lsls	r3, r4, #8
 80017be:	d400      	bmi.n	80017c2 <__aeabi_dadd+0x112>
 80017c0:	e12d      	b.n	8001a1e <__aeabi_dadd+0x36e>
 80017c2:	4a9d      	ldr	r2, [pc, #628]	@ (8001a38 <__aeabi_dadd+0x388>)
 80017c4:	3701      	adds	r7, #1
 80017c6:	4297      	cmp	r7, r2
 80017c8:	d100      	bne.n	80017cc <__aeabi_dadd+0x11c>
 80017ca:	e0d3      	b.n	8001974 <__aeabi_dadd+0x2c4>
 80017cc:	4646      	mov	r6, r8
 80017ce:	499b      	ldr	r1, [pc, #620]	@ (8001a3c <__aeabi_dadd+0x38c>)
 80017d0:	08ed      	lsrs	r5, r5, #3
 80017d2:	4021      	ands	r1, r4
 80017d4:	074a      	lsls	r2, r1, #29
 80017d6:	432a      	orrs	r2, r5
 80017d8:	057c      	lsls	r4, r7, #21
 80017da:	024d      	lsls	r5, r1, #9
 80017dc:	0b2d      	lsrs	r5, r5, #12
 80017de:	0d64      	lsrs	r4, r4, #21
 80017e0:	0524      	lsls	r4, r4, #20
 80017e2:	432c      	orrs	r4, r5
 80017e4:	07f6      	lsls	r6, r6, #31
 80017e6:	4334      	orrs	r4, r6
 80017e8:	0010      	movs	r0, r2
 80017ea:	0021      	movs	r1, r4
 80017ec:	b003      	add	sp, #12
 80017ee:	bcf0      	pop	{r4, r5, r6, r7}
 80017f0:	46bb      	mov	fp, r7
 80017f2:	46b2      	mov	sl, r6
 80017f4:	46a9      	mov	r9, r5
 80017f6:	46a0      	mov	r8, r4
 80017f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80017fa:	2a00      	cmp	r2, #0
 80017fc:	d100      	bne.n	8001800 <__aeabi_dadd+0x150>
 80017fe:	e084      	b.n	800190a <__aeabi_dadd+0x25a>
 8001800:	464a      	mov	r2, r9
 8001802:	1bd2      	subs	r2, r2, r7
 8001804:	2f00      	cmp	r7, #0
 8001806:	d000      	beq.n	800180a <__aeabi_dadd+0x15a>
 8001808:	e16d      	b.n	8001ae6 <__aeabi_dadd+0x436>
 800180a:	0025      	movs	r5, r4
 800180c:	4305      	orrs	r5, r0
 800180e:	d100      	bne.n	8001812 <__aeabi_dadd+0x162>
 8001810:	e127      	b.n	8001a62 <__aeabi_dadd+0x3b2>
 8001812:	1e56      	subs	r6, r2, #1
 8001814:	2a01      	cmp	r2, #1
 8001816:	d100      	bne.n	800181a <__aeabi_dadd+0x16a>
 8001818:	e23b      	b.n	8001c92 <__aeabi_dadd+0x5e2>
 800181a:	4d87      	ldr	r5, [pc, #540]	@ (8001a38 <__aeabi_dadd+0x388>)
 800181c:	42aa      	cmp	r2, r5
 800181e:	d100      	bne.n	8001822 <__aeabi_dadd+0x172>
 8001820:	e26a      	b.n	8001cf8 <__aeabi_dadd+0x648>
 8001822:	2501      	movs	r5, #1
 8001824:	2e38      	cmp	r6, #56	@ 0x38
 8001826:	dc12      	bgt.n	800184e <__aeabi_dadd+0x19e>
 8001828:	0032      	movs	r2, r6
 800182a:	2a1f      	cmp	r2, #31
 800182c:	dd00      	ble.n	8001830 <__aeabi_dadd+0x180>
 800182e:	e1f8      	b.n	8001c22 <__aeabi_dadd+0x572>
 8001830:	2620      	movs	r6, #32
 8001832:	0025      	movs	r5, r4
 8001834:	1ab6      	subs	r6, r6, r2
 8001836:	0007      	movs	r7, r0
 8001838:	4653      	mov	r3, sl
 800183a:	40b0      	lsls	r0, r6
 800183c:	40d4      	lsrs	r4, r2
 800183e:	40b5      	lsls	r5, r6
 8001840:	40d7      	lsrs	r7, r2
 8001842:	1e46      	subs	r6, r0, #1
 8001844:	41b0      	sbcs	r0, r6
 8001846:	1b1b      	subs	r3, r3, r4
 8001848:	469a      	mov	sl, r3
 800184a:	433d      	orrs	r5, r7
 800184c:	4305      	orrs	r5, r0
 800184e:	4662      	mov	r2, ip
 8001850:	1b55      	subs	r5, r2, r5
 8001852:	45ac      	cmp	ip, r5
 8001854:	4192      	sbcs	r2, r2
 8001856:	4653      	mov	r3, sl
 8001858:	4252      	negs	r2, r2
 800185a:	000e      	movs	r6, r1
 800185c:	464f      	mov	r7, r9
 800185e:	4688      	mov	r8, r1
 8001860:	1a9c      	subs	r4, r3, r2
 8001862:	e778      	b.n	8001756 <__aeabi_dadd+0xa6>
 8001864:	2a00      	cmp	r2, #0
 8001866:	dc00      	bgt.n	800186a <__aeabi_dadd+0x1ba>
 8001868:	e08e      	b.n	8001988 <__aeabi_dadd+0x2d8>
 800186a:	4649      	mov	r1, r9
 800186c:	2900      	cmp	r1, #0
 800186e:	d175      	bne.n	800195c <__aeabi_dadd+0x2ac>
 8001870:	4661      	mov	r1, ip
 8001872:	4653      	mov	r3, sl
 8001874:	4319      	orrs	r1, r3
 8001876:	d100      	bne.n	800187a <__aeabi_dadd+0x1ca>
 8001878:	e0f6      	b.n	8001a68 <__aeabi_dadd+0x3b8>
 800187a:	1e51      	subs	r1, r2, #1
 800187c:	2a01      	cmp	r2, #1
 800187e:	d100      	bne.n	8001882 <__aeabi_dadd+0x1d2>
 8001880:	e191      	b.n	8001ba6 <__aeabi_dadd+0x4f6>
 8001882:	4d6d      	ldr	r5, [pc, #436]	@ (8001a38 <__aeabi_dadd+0x388>)
 8001884:	42aa      	cmp	r2, r5
 8001886:	d100      	bne.n	800188a <__aeabi_dadd+0x1da>
 8001888:	e0dc      	b.n	8001a44 <__aeabi_dadd+0x394>
 800188a:	2501      	movs	r5, #1
 800188c:	2938      	cmp	r1, #56	@ 0x38
 800188e:	dc14      	bgt.n	80018ba <__aeabi_dadd+0x20a>
 8001890:	000a      	movs	r2, r1
 8001892:	2a1f      	cmp	r2, #31
 8001894:	dd00      	ble.n	8001898 <__aeabi_dadd+0x1e8>
 8001896:	e1a2      	b.n	8001bde <__aeabi_dadd+0x52e>
 8001898:	2120      	movs	r1, #32
 800189a:	4653      	mov	r3, sl
 800189c:	1a89      	subs	r1, r1, r2
 800189e:	408b      	lsls	r3, r1
 80018a0:	001d      	movs	r5, r3
 80018a2:	4663      	mov	r3, ip
 80018a4:	40d3      	lsrs	r3, r2
 80018a6:	431d      	orrs	r5, r3
 80018a8:	4663      	mov	r3, ip
 80018aa:	408b      	lsls	r3, r1
 80018ac:	0019      	movs	r1, r3
 80018ae:	1e4b      	subs	r3, r1, #1
 80018b0:	4199      	sbcs	r1, r3
 80018b2:	4653      	mov	r3, sl
 80018b4:	40d3      	lsrs	r3, r2
 80018b6:	430d      	orrs	r5, r1
 80018b8:	18e4      	adds	r4, r4, r3
 80018ba:	182d      	adds	r5, r5, r0
 80018bc:	4285      	cmp	r5, r0
 80018be:	4180      	sbcs	r0, r0
 80018c0:	4240      	negs	r0, r0
 80018c2:	1824      	adds	r4, r4, r0
 80018c4:	0223      	lsls	r3, r4, #8
 80018c6:	d559      	bpl.n	800197c <__aeabi_dadd+0x2cc>
 80018c8:	4b5b      	ldr	r3, [pc, #364]	@ (8001a38 <__aeabi_dadd+0x388>)
 80018ca:	3701      	adds	r7, #1
 80018cc:	429f      	cmp	r7, r3
 80018ce:	d051      	beq.n	8001974 <__aeabi_dadd+0x2c4>
 80018d0:	2101      	movs	r1, #1
 80018d2:	4b5a      	ldr	r3, [pc, #360]	@ (8001a3c <__aeabi_dadd+0x38c>)
 80018d4:	086a      	lsrs	r2, r5, #1
 80018d6:	401c      	ands	r4, r3
 80018d8:	4029      	ands	r1, r5
 80018da:	430a      	orrs	r2, r1
 80018dc:	07e5      	lsls	r5, r4, #31
 80018de:	4315      	orrs	r5, r2
 80018e0:	0864      	lsrs	r4, r4, #1
 80018e2:	e75f      	b.n	80017a4 <__aeabi_dadd+0xf4>
 80018e4:	4661      	mov	r1, ip
 80018e6:	4653      	mov	r3, sl
 80018e8:	4319      	orrs	r1, r3
 80018ea:	d100      	bne.n	80018ee <__aeabi_dadd+0x23e>
 80018ec:	e0bc      	b.n	8001a68 <__aeabi_dadd+0x3b8>
 80018ee:	1e51      	subs	r1, r2, #1
 80018f0:	2a01      	cmp	r2, #1
 80018f2:	d100      	bne.n	80018f6 <__aeabi_dadd+0x246>
 80018f4:	e164      	b.n	8001bc0 <__aeabi_dadd+0x510>
 80018f6:	4d50      	ldr	r5, [pc, #320]	@ (8001a38 <__aeabi_dadd+0x388>)
 80018f8:	42aa      	cmp	r2, r5
 80018fa:	d100      	bne.n	80018fe <__aeabi_dadd+0x24e>
 80018fc:	e16a      	b.n	8001bd4 <__aeabi_dadd+0x524>
 80018fe:	2501      	movs	r5, #1
 8001900:	2938      	cmp	r1, #56	@ 0x38
 8001902:	dd00      	ble.n	8001906 <__aeabi_dadd+0x256>
 8001904:	e722      	b.n	800174c <__aeabi_dadd+0x9c>
 8001906:	000a      	movs	r2, r1
 8001908:	e70e      	b.n	8001728 <__aeabi_dadd+0x78>
 800190a:	4a4d      	ldr	r2, [pc, #308]	@ (8001a40 <__aeabi_dadd+0x390>)
 800190c:	1c7d      	adds	r5, r7, #1
 800190e:	4215      	tst	r5, r2
 8001910:	d000      	beq.n	8001914 <__aeabi_dadd+0x264>
 8001912:	e0d0      	b.n	8001ab6 <__aeabi_dadd+0x406>
 8001914:	0025      	movs	r5, r4
 8001916:	4662      	mov	r2, ip
 8001918:	4653      	mov	r3, sl
 800191a:	4305      	orrs	r5, r0
 800191c:	431a      	orrs	r2, r3
 800191e:	2f00      	cmp	r7, #0
 8001920:	d000      	beq.n	8001924 <__aeabi_dadd+0x274>
 8001922:	e137      	b.n	8001b94 <__aeabi_dadd+0x4e4>
 8001924:	2d00      	cmp	r5, #0
 8001926:	d100      	bne.n	800192a <__aeabi_dadd+0x27a>
 8001928:	e1a8      	b.n	8001c7c <__aeabi_dadd+0x5cc>
 800192a:	2a00      	cmp	r2, #0
 800192c:	d100      	bne.n	8001930 <__aeabi_dadd+0x280>
 800192e:	e16a      	b.n	8001c06 <__aeabi_dadd+0x556>
 8001930:	4663      	mov	r3, ip
 8001932:	1ac5      	subs	r5, r0, r3
 8001934:	4653      	mov	r3, sl
 8001936:	1ae2      	subs	r2, r4, r3
 8001938:	42a8      	cmp	r0, r5
 800193a:	419b      	sbcs	r3, r3
 800193c:	425b      	negs	r3, r3
 800193e:	1ad3      	subs	r3, r2, r3
 8001940:	021a      	lsls	r2, r3, #8
 8001942:	d400      	bmi.n	8001946 <__aeabi_dadd+0x296>
 8001944:	e203      	b.n	8001d4e <__aeabi_dadd+0x69e>
 8001946:	4663      	mov	r3, ip
 8001948:	1a1d      	subs	r5, r3, r0
 800194a:	45ac      	cmp	ip, r5
 800194c:	4192      	sbcs	r2, r2
 800194e:	4653      	mov	r3, sl
 8001950:	4252      	negs	r2, r2
 8001952:	1b1c      	subs	r4, r3, r4
 8001954:	000e      	movs	r6, r1
 8001956:	4688      	mov	r8, r1
 8001958:	1aa4      	subs	r4, r4, r2
 800195a:	e723      	b.n	80017a4 <__aeabi_dadd+0xf4>
 800195c:	4936      	ldr	r1, [pc, #216]	@ (8001a38 <__aeabi_dadd+0x388>)
 800195e:	428f      	cmp	r7, r1
 8001960:	d070      	beq.n	8001a44 <__aeabi_dadd+0x394>
 8001962:	2501      	movs	r5, #1
 8001964:	2a38      	cmp	r2, #56	@ 0x38
 8001966:	dca8      	bgt.n	80018ba <__aeabi_dadd+0x20a>
 8001968:	2180      	movs	r1, #128	@ 0x80
 800196a:	4653      	mov	r3, sl
 800196c:	0409      	lsls	r1, r1, #16
 800196e:	430b      	orrs	r3, r1
 8001970:	469a      	mov	sl, r3
 8001972:	e78e      	b.n	8001892 <__aeabi_dadd+0x1e2>
 8001974:	003c      	movs	r4, r7
 8001976:	2500      	movs	r5, #0
 8001978:	2200      	movs	r2, #0
 800197a:	e731      	b.n	80017e0 <__aeabi_dadd+0x130>
 800197c:	2307      	movs	r3, #7
 800197e:	402b      	ands	r3, r5
 8001980:	2b00      	cmp	r3, #0
 8001982:	d000      	beq.n	8001986 <__aeabi_dadd+0x2d6>
 8001984:	e710      	b.n	80017a8 <__aeabi_dadd+0xf8>
 8001986:	e093      	b.n	8001ab0 <__aeabi_dadd+0x400>
 8001988:	2a00      	cmp	r2, #0
 800198a:	d074      	beq.n	8001a76 <__aeabi_dadd+0x3c6>
 800198c:	464a      	mov	r2, r9
 800198e:	1bd2      	subs	r2, r2, r7
 8001990:	2f00      	cmp	r7, #0
 8001992:	d100      	bne.n	8001996 <__aeabi_dadd+0x2e6>
 8001994:	e0c7      	b.n	8001b26 <__aeabi_dadd+0x476>
 8001996:	4928      	ldr	r1, [pc, #160]	@ (8001a38 <__aeabi_dadd+0x388>)
 8001998:	4589      	cmp	r9, r1
 800199a:	d100      	bne.n	800199e <__aeabi_dadd+0x2ee>
 800199c:	e185      	b.n	8001caa <__aeabi_dadd+0x5fa>
 800199e:	2501      	movs	r5, #1
 80019a0:	2a38      	cmp	r2, #56	@ 0x38
 80019a2:	dc12      	bgt.n	80019ca <__aeabi_dadd+0x31a>
 80019a4:	2180      	movs	r1, #128	@ 0x80
 80019a6:	0409      	lsls	r1, r1, #16
 80019a8:	430c      	orrs	r4, r1
 80019aa:	2a1f      	cmp	r2, #31
 80019ac:	dd00      	ble.n	80019b0 <__aeabi_dadd+0x300>
 80019ae:	e1ab      	b.n	8001d08 <__aeabi_dadd+0x658>
 80019b0:	2120      	movs	r1, #32
 80019b2:	0025      	movs	r5, r4
 80019b4:	1a89      	subs	r1, r1, r2
 80019b6:	0007      	movs	r7, r0
 80019b8:	4088      	lsls	r0, r1
 80019ba:	408d      	lsls	r5, r1
 80019bc:	40d7      	lsrs	r7, r2
 80019be:	1e41      	subs	r1, r0, #1
 80019c0:	4188      	sbcs	r0, r1
 80019c2:	40d4      	lsrs	r4, r2
 80019c4:	433d      	orrs	r5, r7
 80019c6:	4305      	orrs	r5, r0
 80019c8:	44a2      	add	sl, r4
 80019ca:	4465      	add	r5, ip
 80019cc:	4565      	cmp	r5, ip
 80019ce:	4192      	sbcs	r2, r2
 80019d0:	4252      	negs	r2, r2
 80019d2:	4452      	add	r2, sl
 80019d4:	0014      	movs	r4, r2
 80019d6:	464f      	mov	r7, r9
 80019d8:	e774      	b.n	80018c4 <__aeabi_dadd+0x214>
 80019da:	0028      	movs	r0, r5
 80019dc:	f001 fdf0 	bl	80035c0 <__clzsi2>
 80019e0:	0003      	movs	r3, r0
 80019e2:	3318      	adds	r3, #24
 80019e4:	2b1f      	cmp	r3, #31
 80019e6:	dc00      	bgt.n	80019ea <__aeabi_dadd+0x33a>
 80019e8:	e6c2      	b.n	8001770 <__aeabi_dadd+0xc0>
 80019ea:	002a      	movs	r2, r5
 80019ec:	3808      	subs	r0, #8
 80019ee:	4082      	lsls	r2, r0
 80019f0:	429f      	cmp	r7, r3
 80019f2:	dd00      	ble.n	80019f6 <__aeabi_dadd+0x346>
 80019f4:	e0a9      	b.n	8001b4a <__aeabi_dadd+0x49a>
 80019f6:	1bdb      	subs	r3, r3, r7
 80019f8:	1c58      	adds	r0, r3, #1
 80019fa:	281f      	cmp	r0, #31
 80019fc:	dc00      	bgt.n	8001a00 <__aeabi_dadd+0x350>
 80019fe:	e1ac      	b.n	8001d5a <__aeabi_dadd+0x6aa>
 8001a00:	0015      	movs	r5, r2
 8001a02:	3b1f      	subs	r3, #31
 8001a04:	40dd      	lsrs	r5, r3
 8001a06:	2820      	cmp	r0, #32
 8001a08:	d005      	beq.n	8001a16 <__aeabi_dadd+0x366>
 8001a0a:	2340      	movs	r3, #64	@ 0x40
 8001a0c:	1a1b      	subs	r3, r3, r0
 8001a0e:	409a      	lsls	r2, r3
 8001a10:	1e53      	subs	r3, r2, #1
 8001a12:	419a      	sbcs	r2, r3
 8001a14:	4315      	orrs	r5, r2
 8001a16:	2307      	movs	r3, #7
 8001a18:	2700      	movs	r7, #0
 8001a1a:	402b      	ands	r3, r5
 8001a1c:	e7b0      	b.n	8001980 <__aeabi_dadd+0x2d0>
 8001a1e:	08ed      	lsrs	r5, r5, #3
 8001a20:	4b05      	ldr	r3, [pc, #20]	@ (8001a38 <__aeabi_dadd+0x388>)
 8001a22:	0762      	lsls	r2, r4, #29
 8001a24:	432a      	orrs	r2, r5
 8001a26:	08e4      	lsrs	r4, r4, #3
 8001a28:	429f      	cmp	r7, r3
 8001a2a:	d00f      	beq.n	8001a4c <__aeabi_dadd+0x39c>
 8001a2c:	0324      	lsls	r4, r4, #12
 8001a2e:	0b25      	lsrs	r5, r4, #12
 8001a30:	057c      	lsls	r4, r7, #21
 8001a32:	0d64      	lsrs	r4, r4, #21
 8001a34:	e6d4      	b.n	80017e0 <__aeabi_dadd+0x130>
 8001a36:	46c0      	nop			@ (mov r8, r8)
 8001a38:	000007ff 	.word	0x000007ff
 8001a3c:	ff7fffff 	.word	0xff7fffff
 8001a40:	000007fe 	.word	0x000007fe
 8001a44:	08c0      	lsrs	r0, r0, #3
 8001a46:	0762      	lsls	r2, r4, #29
 8001a48:	4302      	orrs	r2, r0
 8001a4a:	08e4      	lsrs	r4, r4, #3
 8001a4c:	0013      	movs	r3, r2
 8001a4e:	4323      	orrs	r3, r4
 8001a50:	d100      	bne.n	8001a54 <__aeabi_dadd+0x3a4>
 8001a52:	e186      	b.n	8001d62 <__aeabi_dadd+0x6b2>
 8001a54:	2580      	movs	r5, #128	@ 0x80
 8001a56:	032d      	lsls	r5, r5, #12
 8001a58:	4325      	orrs	r5, r4
 8001a5a:	032d      	lsls	r5, r5, #12
 8001a5c:	4cc3      	ldr	r4, [pc, #780]	@ (8001d6c <__aeabi_dadd+0x6bc>)
 8001a5e:	0b2d      	lsrs	r5, r5, #12
 8001a60:	e6be      	b.n	80017e0 <__aeabi_dadd+0x130>
 8001a62:	4660      	mov	r0, ip
 8001a64:	4654      	mov	r4, sl
 8001a66:	000e      	movs	r6, r1
 8001a68:	0017      	movs	r7, r2
 8001a6a:	08c5      	lsrs	r5, r0, #3
 8001a6c:	e7d8      	b.n	8001a20 <__aeabi_dadd+0x370>
 8001a6e:	4cc0      	ldr	r4, [pc, #768]	@ (8001d70 <__aeabi_dadd+0x6c0>)
 8001a70:	1aff      	subs	r7, r7, r3
 8001a72:	4014      	ands	r4, r2
 8001a74:	e696      	b.n	80017a4 <__aeabi_dadd+0xf4>
 8001a76:	4abf      	ldr	r2, [pc, #764]	@ (8001d74 <__aeabi_dadd+0x6c4>)
 8001a78:	1c79      	adds	r1, r7, #1
 8001a7a:	4211      	tst	r1, r2
 8001a7c:	d16b      	bne.n	8001b56 <__aeabi_dadd+0x4a6>
 8001a7e:	0022      	movs	r2, r4
 8001a80:	4302      	orrs	r2, r0
 8001a82:	2f00      	cmp	r7, #0
 8001a84:	d000      	beq.n	8001a88 <__aeabi_dadd+0x3d8>
 8001a86:	e0db      	b.n	8001c40 <__aeabi_dadd+0x590>
 8001a88:	2a00      	cmp	r2, #0
 8001a8a:	d100      	bne.n	8001a8e <__aeabi_dadd+0x3de>
 8001a8c:	e12d      	b.n	8001cea <__aeabi_dadd+0x63a>
 8001a8e:	4662      	mov	r2, ip
 8001a90:	4653      	mov	r3, sl
 8001a92:	431a      	orrs	r2, r3
 8001a94:	d100      	bne.n	8001a98 <__aeabi_dadd+0x3e8>
 8001a96:	e0b6      	b.n	8001c06 <__aeabi_dadd+0x556>
 8001a98:	4663      	mov	r3, ip
 8001a9a:	18c5      	adds	r5, r0, r3
 8001a9c:	4285      	cmp	r5, r0
 8001a9e:	4180      	sbcs	r0, r0
 8001aa0:	4454      	add	r4, sl
 8001aa2:	4240      	negs	r0, r0
 8001aa4:	1824      	adds	r4, r4, r0
 8001aa6:	0223      	lsls	r3, r4, #8
 8001aa8:	d502      	bpl.n	8001ab0 <__aeabi_dadd+0x400>
 8001aaa:	000f      	movs	r7, r1
 8001aac:	4bb0      	ldr	r3, [pc, #704]	@ (8001d70 <__aeabi_dadd+0x6c0>)
 8001aae:	401c      	ands	r4, r3
 8001ab0:	003a      	movs	r2, r7
 8001ab2:	0028      	movs	r0, r5
 8001ab4:	e7d8      	b.n	8001a68 <__aeabi_dadd+0x3b8>
 8001ab6:	4662      	mov	r2, ip
 8001ab8:	1a85      	subs	r5, r0, r2
 8001aba:	42a8      	cmp	r0, r5
 8001abc:	4192      	sbcs	r2, r2
 8001abe:	4653      	mov	r3, sl
 8001ac0:	4252      	negs	r2, r2
 8001ac2:	4691      	mov	r9, r2
 8001ac4:	1ae3      	subs	r3, r4, r3
 8001ac6:	001a      	movs	r2, r3
 8001ac8:	464b      	mov	r3, r9
 8001aca:	1ad2      	subs	r2, r2, r3
 8001acc:	0013      	movs	r3, r2
 8001ace:	4691      	mov	r9, r2
 8001ad0:	021a      	lsls	r2, r3, #8
 8001ad2:	d454      	bmi.n	8001b7e <__aeabi_dadd+0x4ce>
 8001ad4:	464a      	mov	r2, r9
 8001ad6:	464c      	mov	r4, r9
 8001ad8:	432a      	orrs	r2, r5
 8001ada:	d000      	beq.n	8001ade <__aeabi_dadd+0x42e>
 8001adc:	e640      	b.n	8001760 <__aeabi_dadd+0xb0>
 8001ade:	2600      	movs	r6, #0
 8001ae0:	2400      	movs	r4, #0
 8001ae2:	2500      	movs	r5, #0
 8001ae4:	e67c      	b.n	80017e0 <__aeabi_dadd+0x130>
 8001ae6:	4da1      	ldr	r5, [pc, #644]	@ (8001d6c <__aeabi_dadd+0x6bc>)
 8001ae8:	45a9      	cmp	r9, r5
 8001aea:	d100      	bne.n	8001aee <__aeabi_dadd+0x43e>
 8001aec:	e090      	b.n	8001c10 <__aeabi_dadd+0x560>
 8001aee:	2501      	movs	r5, #1
 8001af0:	2a38      	cmp	r2, #56	@ 0x38
 8001af2:	dd00      	ble.n	8001af6 <__aeabi_dadd+0x446>
 8001af4:	e6ab      	b.n	800184e <__aeabi_dadd+0x19e>
 8001af6:	2580      	movs	r5, #128	@ 0x80
 8001af8:	042d      	lsls	r5, r5, #16
 8001afa:	432c      	orrs	r4, r5
 8001afc:	e695      	b.n	800182a <__aeabi_dadd+0x17a>
 8001afe:	0011      	movs	r1, r2
 8001b00:	4655      	mov	r5, sl
 8001b02:	3920      	subs	r1, #32
 8001b04:	40cd      	lsrs	r5, r1
 8001b06:	46a9      	mov	r9, r5
 8001b08:	2a20      	cmp	r2, #32
 8001b0a:	d006      	beq.n	8001b1a <__aeabi_dadd+0x46a>
 8001b0c:	2140      	movs	r1, #64	@ 0x40
 8001b0e:	4653      	mov	r3, sl
 8001b10:	1a8a      	subs	r2, r1, r2
 8001b12:	4093      	lsls	r3, r2
 8001b14:	4662      	mov	r2, ip
 8001b16:	431a      	orrs	r2, r3
 8001b18:	4694      	mov	ip, r2
 8001b1a:	4665      	mov	r5, ip
 8001b1c:	1e6b      	subs	r3, r5, #1
 8001b1e:	419d      	sbcs	r5, r3
 8001b20:	464b      	mov	r3, r9
 8001b22:	431d      	orrs	r5, r3
 8001b24:	e612      	b.n	800174c <__aeabi_dadd+0x9c>
 8001b26:	0021      	movs	r1, r4
 8001b28:	4301      	orrs	r1, r0
 8001b2a:	d100      	bne.n	8001b2e <__aeabi_dadd+0x47e>
 8001b2c:	e0c4      	b.n	8001cb8 <__aeabi_dadd+0x608>
 8001b2e:	1e51      	subs	r1, r2, #1
 8001b30:	2a01      	cmp	r2, #1
 8001b32:	d100      	bne.n	8001b36 <__aeabi_dadd+0x486>
 8001b34:	e0fb      	b.n	8001d2e <__aeabi_dadd+0x67e>
 8001b36:	4d8d      	ldr	r5, [pc, #564]	@ (8001d6c <__aeabi_dadd+0x6bc>)
 8001b38:	42aa      	cmp	r2, r5
 8001b3a:	d100      	bne.n	8001b3e <__aeabi_dadd+0x48e>
 8001b3c:	e0b5      	b.n	8001caa <__aeabi_dadd+0x5fa>
 8001b3e:	2501      	movs	r5, #1
 8001b40:	2938      	cmp	r1, #56	@ 0x38
 8001b42:	dd00      	ble.n	8001b46 <__aeabi_dadd+0x496>
 8001b44:	e741      	b.n	80019ca <__aeabi_dadd+0x31a>
 8001b46:	000a      	movs	r2, r1
 8001b48:	e72f      	b.n	80019aa <__aeabi_dadd+0x2fa>
 8001b4a:	4c89      	ldr	r4, [pc, #548]	@ (8001d70 <__aeabi_dadd+0x6c0>)
 8001b4c:	1aff      	subs	r7, r7, r3
 8001b4e:	4014      	ands	r4, r2
 8001b50:	0762      	lsls	r2, r4, #29
 8001b52:	08e4      	lsrs	r4, r4, #3
 8001b54:	e76a      	b.n	8001a2c <__aeabi_dadd+0x37c>
 8001b56:	4a85      	ldr	r2, [pc, #532]	@ (8001d6c <__aeabi_dadd+0x6bc>)
 8001b58:	4291      	cmp	r1, r2
 8001b5a:	d100      	bne.n	8001b5e <__aeabi_dadd+0x4ae>
 8001b5c:	e0e3      	b.n	8001d26 <__aeabi_dadd+0x676>
 8001b5e:	4663      	mov	r3, ip
 8001b60:	18c2      	adds	r2, r0, r3
 8001b62:	4282      	cmp	r2, r0
 8001b64:	4180      	sbcs	r0, r0
 8001b66:	0023      	movs	r3, r4
 8001b68:	4240      	negs	r0, r0
 8001b6a:	4453      	add	r3, sl
 8001b6c:	181b      	adds	r3, r3, r0
 8001b6e:	07dd      	lsls	r5, r3, #31
 8001b70:	085c      	lsrs	r4, r3, #1
 8001b72:	2307      	movs	r3, #7
 8001b74:	0852      	lsrs	r2, r2, #1
 8001b76:	4315      	orrs	r5, r2
 8001b78:	000f      	movs	r7, r1
 8001b7a:	402b      	ands	r3, r5
 8001b7c:	e700      	b.n	8001980 <__aeabi_dadd+0x2d0>
 8001b7e:	4663      	mov	r3, ip
 8001b80:	1a1d      	subs	r5, r3, r0
 8001b82:	45ac      	cmp	ip, r5
 8001b84:	4192      	sbcs	r2, r2
 8001b86:	4653      	mov	r3, sl
 8001b88:	4252      	negs	r2, r2
 8001b8a:	1b1c      	subs	r4, r3, r4
 8001b8c:	000e      	movs	r6, r1
 8001b8e:	4688      	mov	r8, r1
 8001b90:	1aa4      	subs	r4, r4, r2
 8001b92:	e5e5      	b.n	8001760 <__aeabi_dadd+0xb0>
 8001b94:	2d00      	cmp	r5, #0
 8001b96:	d000      	beq.n	8001b9a <__aeabi_dadd+0x4ea>
 8001b98:	e091      	b.n	8001cbe <__aeabi_dadd+0x60e>
 8001b9a:	2a00      	cmp	r2, #0
 8001b9c:	d138      	bne.n	8001c10 <__aeabi_dadd+0x560>
 8001b9e:	2480      	movs	r4, #128	@ 0x80
 8001ba0:	2600      	movs	r6, #0
 8001ba2:	0324      	lsls	r4, r4, #12
 8001ba4:	e756      	b.n	8001a54 <__aeabi_dadd+0x3a4>
 8001ba6:	4663      	mov	r3, ip
 8001ba8:	18c5      	adds	r5, r0, r3
 8001baa:	4285      	cmp	r5, r0
 8001bac:	4180      	sbcs	r0, r0
 8001bae:	4454      	add	r4, sl
 8001bb0:	4240      	negs	r0, r0
 8001bb2:	1824      	adds	r4, r4, r0
 8001bb4:	2701      	movs	r7, #1
 8001bb6:	0223      	lsls	r3, r4, #8
 8001bb8:	d400      	bmi.n	8001bbc <__aeabi_dadd+0x50c>
 8001bba:	e6df      	b.n	800197c <__aeabi_dadd+0x2cc>
 8001bbc:	2702      	movs	r7, #2
 8001bbe:	e687      	b.n	80018d0 <__aeabi_dadd+0x220>
 8001bc0:	4663      	mov	r3, ip
 8001bc2:	1ac5      	subs	r5, r0, r3
 8001bc4:	42a8      	cmp	r0, r5
 8001bc6:	4180      	sbcs	r0, r0
 8001bc8:	4653      	mov	r3, sl
 8001bca:	4240      	negs	r0, r0
 8001bcc:	1ae4      	subs	r4, r4, r3
 8001bce:	2701      	movs	r7, #1
 8001bd0:	1a24      	subs	r4, r4, r0
 8001bd2:	e5c0      	b.n	8001756 <__aeabi_dadd+0xa6>
 8001bd4:	0762      	lsls	r2, r4, #29
 8001bd6:	08c0      	lsrs	r0, r0, #3
 8001bd8:	4302      	orrs	r2, r0
 8001bda:	08e4      	lsrs	r4, r4, #3
 8001bdc:	e736      	b.n	8001a4c <__aeabi_dadd+0x39c>
 8001bde:	0011      	movs	r1, r2
 8001be0:	4653      	mov	r3, sl
 8001be2:	3920      	subs	r1, #32
 8001be4:	40cb      	lsrs	r3, r1
 8001be6:	4699      	mov	r9, r3
 8001be8:	2a20      	cmp	r2, #32
 8001bea:	d006      	beq.n	8001bfa <__aeabi_dadd+0x54a>
 8001bec:	2140      	movs	r1, #64	@ 0x40
 8001bee:	4653      	mov	r3, sl
 8001bf0:	1a8a      	subs	r2, r1, r2
 8001bf2:	4093      	lsls	r3, r2
 8001bf4:	4662      	mov	r2, ip
 8001bf6:	431a      	orrs	r2, r3
 8001bf8:	4694      	mov	ip, r2
 8001bfa:	4665      	mov	r5, ip
 8001bfc:	1e6b      	subs	r3, r5, #1
 8001bfe:	419d      	sbcs	r5, r3
 8001c00:	464b      	mov	r3, r9
 8001c02:	431d      	orrs	r5, r3
 8001c04:	e659      	b.n	80018ba <__aeabi_dadd+0x20a>
 8001c06:	0762      	lsls	r2, r4, #29
 8001c08:	08c0      	lsrs	r0, r0, #3
 8001c0a:	4302      	orrs	r2, r0
 8001c0c:	08e4      	lsrs	r4, r4, #3
 8001c0e:	e70d      	b.n	8001a2c <__aeabi_dadd+0x37c>
 8001c10:	4653      	mov	r3, sl
 8001c12:	075a      	lsls	r2, r3, #29
 8001c14:	4663      	mov	r3, ip
 8001c16:	08d8      	lsrs	r0, r3, #3
 8001c18:	4653      	mov	r3, sl
 8001c1a:	000e      	movs	r6, r1
 8001c1c:	4302      	orrs	r2, r0
 8001c1e:	08dc      	lsrs	r4, r3, #3
 8001c20:	e714      	b.n	8001a4c <__aeabi_dadd+0x39c>
 8001c22:	0015      	movs	r5, r2
 8001c24:	0026      	movs	r6, r4
 8001c26:	3d20      	subs	r5, #32
 8001c28:	40ee      	lsrs	r6, r5
 8001c2a:	2a20      	cmp	r2, #32
 8001c2c:	d003      	beq.n	8001c36 <__aeabi_dadd+0x586>
 8001c2e:	2540      	movs	r5, #64	@ 0x40
 8001c30:	1aaa      	subs	r2, r5, r2
 8001c32:	4094      	lsls	r4, r2
 8001c34:	4320      	orrs	r0, r4
 8001c36:	1e42      	subs	r2, r0, #1
 8001c38:	4190      	sbcs	r0, r2
 8001c3a:	0005      	movs	r5, r0
 8001c3c:	4335      	orrs	r5, r6
 8001c3e:	e606      	b.n	800184e <__aeabi_dadd+0x19e>
 8001c40:	2a00      	cmp	r2, #0
 8001c42:	d07c      	beq.n	8001d3e <__aeabi_dadd+0x68e>
 8001c44:	4662      	mov	r2, ip
 8001c46:	4653      	mov	r3, sl
 8001c48:	08c0      	lsrs	r0, r0, #3
 8001c4a:	431a      	orrs	r2, r3
 8001c4c:	d100      	bne.n	8001c50 <__aeabi_dadd+0x5a0>
 8001c4e:	e6fa      	b.n	8001a46 <__aeabi_dadd+0x396>
 8001c50:	0762      	lsls	r2, r4, #29
 8001c52:	4310      	orrs	r0, r2
 8001c54:	2280      	movs	r2, #128	@ 0x80
 8001c56:	08e4      	lsrs	r4, r4, #3
 8001c58:	0312      	lsls	r2, r2, #12
 8001c5a:	4214      	tst	r4, r2
 8001c5c:	d008      	beq.n	8001c70 <__aeabi_dadd+0x5c0>
 8001c5e:	08d9      	lsrs	r1, r3, #3
 8001c60:	4211      	tst	r1, r2
 8001c62:	d105      	bne.n	8001c70 <__aeabi_dadd+0x5c0>
 8001c64:	4663      	mov	r3, ip
 8001c66:	08d8      	lsrs	r0, r3, #3
 8001c68:	4653      	mov	r3, sl
 8001c6a:	000c      	movs	r4, r1
 8001c6c:	075b      	lsls	r3, r3, #29
 8001c6e:	4318      	orrs	r0, r3
 8001c70:	0f42      	lsrs	r2, r0, #29
 8001c72:	00c0      	lsls	r0, r0, #3
 8001c74:	08c0      	lsrs	r0, r0, #3
 8001c76:	0752      	lsls	r2, r2, #29
 8001c78:	4302      	orrs	r2, r0
 8001c7a:	e6e7      	b.n	8001a4c <__aeabi_dadd+0x39c>
 8001c7c:	2a00      	cmp	r2, #0
 8001c7e:	d100      	bne.n	8001c82 <__aeabi_dadd+0x5d2>
 8001c80:	e72d      	b.n	8001ade <__aeabi_dadd+0x42e>
 8001c82:	4663      	mov	r3, ip
 8001c84:	08d8      	lsrs	r0, r3, #3
 8001c86:	4653      	mov	r3, sl
 8001c88:	075a      	lsls	r2, r3, #29
 8001c8a:	000e      	movs	r6, r1
 8001c8c:	4302      	orrs	r2, r0
 8001c8e:	08dc      	lsrs	r4, r3, #3
 8001c90:	e6cc      	b.n	8001a2c <__aeabi_dadd+0x37c>
 8001c92:	4663      	mov	r3, ip
 8001c94:	1a1d      	subs	r5, r3, r0
 8001c96:	45ac      	cmp	ip, r5
 8001c98:	4192      	sbcs	r2, r2
 8001c9a:	4653      	mov	r3, sl
 8001c9c:	4252      	negs	r2, r2
 8001c9e:	1b1c      	subs	r4, r3, r4
 8001ca0:	000e      	movs	r6, r1
 8001ca2:	4688      	mov	r8, r1
 8001ca4:	1aa4      	subs	r4, r4, r2
 8001ca6:	3701      	adds	r7, #1
 8001ca8:	e555      	b.n	8001756 <__aeabi_dadd+0xa6>
 8001caa:	4663      	mov	r3, ip
 8001cac:	08d9      	lsrs	r1, r3, #3
 8001cae:	4653      	mov	r3, sl
 8001cb0:	075a      	lsls	r2, r3, #29
 8001cb2:	430a      	orrs	r2, r1
 8001cb4:	08dc      	lsrs	r4, r3, #3
 8001cb6:	e6c9      	b.n	8001a4c <__aeabi_dadd+0x39c>
 8001cb8:	4660      	mov	r0, ip
 8001cba:	4654      	mov	r4, sl
 8001cbc:	e6d4      	b.n	8001a68 <__aeabi_dadd+0x3b8>
 8001cbe:	08c0      	lsrs	r0, r0, #3
 8001cc0:	2a00      	cmp	r2, #0
 8001cc2:	d100      	bne.n	8001cc6 <__aeabi_dadd+0x616>
 8001cc4:	e6bf      	b.n	8001a46 <__aeabi_dadd+0x396>
 8001cc6:	0762      	lsls	r2, r4, #29
 8001cc8:	4310      	orrs	r0, r2
 8001cca:	2280      	movs	r2, #128	@ 0x80
 8001ccc:	08e4      	lsrs	r4, r4, #3
 8001cce:	0312      	lsls	r2, r2, #12
 8001cd0:	4214      	tst	r4, r2
 8001cd2:	d0cd      	beq.n	8001c70 <__aeabi_dadd+0x5c0>
 8001cd4:	08dd      	lsrs	r5, r3, #3
 8001cd6:	4215      	tst	r5, r2
 8001cd8:	d1ca      	bne.n	8001c70 <__aeabi_dadd+0x5c0>
 8001cda:	4663      	mov	r3, ip
 8001cdc:	08d8      	lsrs	r0, r3, #3
 8001cde:	4653      	mov	r3, sl
 8001ce0:	075b      	lsls	r3, r3, #29
 8001ce2:	000e      	movs	r6, r1
 8001ce4:	002c      	movs	r4, r5
 8001ce6:	4318      	orrs	r0, r3
 8001ce8:	e7c2      	b.n	8001c70 <__aeabi_dadd+0x5c0>
 8001cea:	4663      	mov	r3, ip
 8001cec:	08d9      	lsrs	r1, r3, #3
 8001cee:	4653      	mov	r3, sl
 8001cf0:	075a      	lsls	r2, r3, #29
 8001cf2:	430a      	orrs	r2, r1
 8001cf4:	08dc      	lsrs	r4, r3, #3
 8001cf6:	e699      	b.n	8001a2c <__aeabi_dadd+0x37c>
 8001cf8:	4663      	mov	r3, ip
 8001cfa:	08d8      	lsrs	r0, r3, #3
 8001cfc:	4653      	mov	r3, sl
 8001cfe:	075a      	lsls	r2, r3, #29
 8001d00:	000e      	movs	r6, r1
 8001d02:	4302      	orrs	r2, r0
 8001d04:	08dc      	lsrs	r4, r3, #3
 8001d06:	e6a1      	b.n	8001a4c <__aeabi_dadd+0x39c>
 8001d08:	0011      	movs	r1, r2
 8001d0a:	0027      	movs	r7, r4
 8001d0c:	3920      	subs	r1, #32
 8001d0e:	40cf      	lsrs	r7, r1
 8001d10:	2a20      	cmp	r2, #32
 8001d12:	d003      	beq.n	8001d1c <__aeabi_dadd+0x66c>
 8001d14:	2140      	movs	r1, #64	@ 0x40
 8001d16:	1a8a      	subs	r2, r1, r2
 8001d18:	4094      	lsls	r4, r2
 8001d1a:	4320      	orrs	r0, r4
 8001d1c:	1e42      	subs	r2, r0, #1
 8001d1e:	4190      	sbcs	r0, r2
 8001d20:	0005      	movs	r5, r0
 8001d22:	433d      	orrs	r5, r7
 8001d24:	e651      	b.n	80019ca <__aeabi_dadd+0x31a>
 8001d26:	000c      	movs	r4, r1
 8001d28:	2500      	movs	r5, #0
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	e558      	b.n	80017e0 <__aeabi_dadd+0x130>
 8001d2e:	4460      	add	r0, ip
 8001d30:	4560      	cmp	r0, ip
 8001d32:	4192      	sbcs	r2, r2
 8001d34:	4454      	add	r4, sl
 8001d36:	4252      	negs	r2, r2
 8001d38:	0005      	movs	r5, r0
 8001d3a:	18a4      	adds	r4, r4, r2
 8001d3c:	e73a      	b.n	8001bb4 <__aeabi_dadd+0x504>
 8001d3e:	4653      	mov	r3, sl
 8001d40:	075a      	lsls	r2, r3, #29
 8001d42:	4663      	mov	r3, ip
 8001d44:	08d9      	lsrs	r1, r3, #3
 8001d46:	4653      	mov	r3, sl
 8001d48:	430a      	orrs	r2, r1
 8001d4a:	08dc      	lsrs	r4, r3, #3
 8001d4c:	e67e      	b.n	8001a4c <__aeabi_dadd+0x39c>
 8001d4e:	001a      	movs	r2, r3
 8001d50:	001c      	movs	r4, r3
 8001d52:	432a      	orrs	r2, r5
 8001d54:	d000      	beq.n	8001d58 <__aeabi_dadd+0x6a8>
 8001d56:	e6ab      	b.n	8001ab0 <__aeabi_dadd+0x400>
 8001d58:	e6c1      	b.n	8001ade <__aeabi_dadd+0x42e>
 8001d5a:	2120      	movs	r1, #32
 8001d5c:	2500      	movs	r5, #0
 8001d5e:	1a09      	subs	r1, r1, r0
 8001d60:	e519      	b.n	8001796 <__aeabi_dadd+0xe6>
 8001d62:	2200      	movs	r2, #0
 8001d64:	2500      	movs	r5, #0
 8001d66:	4c01      	ldr	r4, [pc, #4]	@ (8001d6c <__aeabi_dadd+0x6bc>)
 8001d68:	e53a      	b.n	80017e0 <__aeabi_dadd+0x130>
 8001d6a:	46c0      	nop			@ (mov r8, r8)
 8001d6c:	000007ff 	.word	0x000007ff
 8001d70:	ff7fffff 	.word	0xff7fffff
 8001d74:	000007fe 	.word	0x000007fe

08001d78 <__aeabi_ddiv>:
 8001d78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d7a:	46de      	mov	lr, fp
 8001d7c:	4645      	mov	r5, r8
 8001d7e:	4657      	mov	r7, sl
 8001d80:	464e      	mov	r6, r9
 8001d82:	b5e0      	push	{r5, r6, r7, lr}
 8001d84:	b087      	sub	sp, #28
 8001d86:	9200      	str	r2, [sp, #0]
 8001d88:	9301      	str	r3, [sp, #4]
 8001d8a:	030b      	lsls	r3, r1, #12
 8001d8c:	0b1b      	lsrs	r3, r3, #12
 8001d8e:	469b      	mov	fp, r3
 8001d90:	0fca      	lsrs	r2, r1, #31
 8001d92:	004b      	lsls	r3, r1, #1
 8001d94:	0004      	movs	r4, r0
 8001d96:	4680      	mov	r8, r0
 8001d98:	0d5b      	lsrs	r3, r3, #21
 8001d9a:	9202      	str	r2, [sp, #8]
 8001d9c:	d100      	bne.n	8001da0 <__aeabi_ddiv+0x28>
 8001d9e:	e16a      	b.n	8002076 <__aeabi_ddiv+0x2fe>
 8001da0:	4ad4      	ldr	r2, [pc, #848]	@ (80020f4 <__aeabi_ddiv+0x37c>)
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d100      	bne.n	8001da8 <__aeabi_ddiv+0x30>
 8001da6:	e18c      	b.n	80020c2 <__aeabi_ddiv+0x34a>
 8001da8:	4659      	mov	r1, fp
 8001daa:	0f42      	lsrs	r2, r0, #29
 8001dac:	00c9      	lsls	r1, r1, #3
 8001dae:	430a      	orrs	r2, r1
 8001db0:	2180      	movs	r1, #128	@ 0x80
 8001db2:	0409      	lsls	r1, r1, #16
 8001db4:	4311      	orrs	r1, r2
 8001db6:	00c2      	lsls	r2, r0, #3
 8001db8:	4690      	mov	r8, r2
 8001dba:	4acf      	ldr	r2, [pc, #828]	@ (80020f8 <__aeabi_ddiv+0x380>)
 8001dbc:	4689      	mov	r9, r1
 8001dbe:	4692      	mov	sl, r2
 8001dc0:	449a      	add	sl, r3
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	2400      	movs	r4, #0
 8001dc6:	9303      	str	r3, [sp, #12]
 8001dc8:	9e00      	ldr	r6, [sp, #0]
 8001dca:	9f01      	ldr	r7, [sp, #4]
 8001dcc:	033b      	lsls	r3, r7, #12
 8001dce:	0b1b      	lsrs	r3, r3, #12
 8001dd0:	469b      	mov	fp, r3
 8001dd2:	007b      	lsls	r3, r7, #1
 8001dd4:	0030      	movs	r0, r6
 8001dd6:	0d5b      	lsrs	r3, r3, #21
 8001dd8:	0ffd      	lsrs	r5, r7, #31
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d100      	bne.n	8001de0 <__aeabi_ddiv+0x68>
 8001dde:	e128      	b.n	8002032 <__aeabi_ddiv+0x2ba>
 8001de0:	4ac4      	ldr	r2, [pc, #784]	@ (80020f4 <__aeabi_ddiv+0x37c>)
 8001de2:	4293      	cmp	r3, r2
 8001de4:	d100      	bne.n	8001de8 <__aeabi_ddiv+0x70>
 8001de6:	e177      	b.n	80020d8 <__aeabi_ddiv+0x360>
 8001de8:	4659      	mov	r1, fp
 8001dea:	0f72      	lsrs	r2, r6, #29
 8001dec:	00c9      	lsls	r1, r1, #3
 8001dee:	430a      	orrs	r2, r1
 8001df0:	2180      	movs	r1, #128	@ 0x80
 8001df2:	0409      	lsls	r1, r1, #16
 8001df4:	4311      	orrs	r1, r2
 8001df6:	468b      	mov	fp, r1
 8001df8:	49bf      	ldr	r1, [pc, #764]	@ (80020f8 <__aeabi_ddiv+0x380>)
 8001dfa:	00f2      	lsls	r2, r6, #3
 8001dfc:	468c      	mov	ip, r1
 8001dfe:	4651      	mov	r1, sl
 8001e00:	4463      	add	r3, ip
 8001e02:	1acb      	subs	r3, r1, r3
 8001e04:	469a      	mov	sl, r3
 8001e06:	2300      	movs	r3, #0
 8001e08:	9e02      	ldr	r6, [sp, #8]
 8001e0a:	406e      	eors	r6, r5
 8001e0c:	2c0f      	cmp	r4, #15
 8001e0e:	d827      	bhi.n	8001e60 <__aeabi_ddiv+0xe8>
 8001e10:	49ba      	ldr	r1, [pc, #744]	@ (80020fc <__aeabi_ddiv+0x384>)
 8001e12:	00a4      	lsls	r4, r4, #2
 8001e14:	5909      	ldr	r1, [r1, r4]
 8001e16:	468f      	mov	pc, r1
 8001e18:	46cb      	mov	fp, r9
 8001e1a:	4642      	mov	r2, r8
 8001e1c:	9e02      	ldr	r6, [sp, #8]
 8001e1e:	9b03      	ldr	r3, [sp, #12]
 8001e20:	2b02      	cmp	r3, #2
 8001e22:	d016      	beq.n	8001e52 <__aeabi_ddiv+0xda>
 8001e24:	2b03      	cmp	r3, #3
 8001e26:	d100      	bne.n	8001e2a <__aeabi_ddiv+0xb2>
 8001e28:	e2a6      	b.n	8002378 <__aeabi_ddiv+0x600>
 8001e2a:	2b01      	cmp	r3, #1
 8001e2c:	d000      	beq.n	8001e30 <__aeabi_ddiv+0xb8>
 8001e2e:	e0df      	b.n	8001ff0 <__aeabi_ddiv+0x278>
 8001e30:	2200      	movs	r2, #0
 8001e32:	2300      	movs	r3, #0
 8001e34:	2400      	movs	r4, #0
 8001e36:	4690      	mov	r8, r2
 8001e38:	051b      	lsls	r3, r3, #20
 8001e3a:	4323      	orrs	r3, r4
 8001e3c:	07f6      	lsls	r6, r6, #31
 8001e3e:	4333      	orrs	r3, r6
 8001e40:	4640      	mov	r0, r8
 8001e42:	0019      	movs	r1, r3
 8001e44:	b007      	add	sp, #28
 8001e46:	bcf0      	pop	{r4, r5, r6, r7}
 8001e48:	46bb      	mov	fp, r7
 8001e4a:	46b2      	mov	sl, r6
 8001e4c:	46a9      	mov	r9, r5
 8001e4e:	46a0      	mov	r8, r4
 8001e50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e52:	2200      	movs	r2, #0
 8001e54:	2400      	movs	r4, #0
 8001e56:	4690      	mov	r8, r2
 8001e58:	4ba6      	ldr	r3, [pc, #664]	@ (80020f4 <__aeabi_ddiv+0x37c>)
 8001e5a:	e7ed      	b.n	8001e38 <__aeabi_ddiv+0xc0>
 8001e5c:	002e      	movs	r6, r5
 8001e5e:	e7df      	b.n	8001e20 <__aeabi_ddiv+0xa8>
 8001e60:	45cb      	cmp	fp, r9
 8001e62:	d200      	bcs.n	8001e66 <__aeabi_ddiv+0xee>
 8001e64:	e1d4      	b.n	8002210 <__aeabi_ddiv+0x498>
 8001e66:	d100      	bne.n	8001e6a <__aeabi_ddiv+0xf2>
 8001e68:	e1cf      	b.n	800220a <__aeabi_ddiv+0x492>
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	425b      	negs	r3, r3
 8001e6e:	469c      	mov	ip, r3
 8001e70:	4644      	mov	r4, r8
 8001e72:	4648      	mov	r0, r9
 8001e74:	2700      	movs	r7, #0
 8001e76:	44e2      	add	sl, ip
 8001e78:	465b      	mov	r3, fp
 8001e7a:	0e15      	lsrs	r5, r2, #24
 8001e7c:	021b      	lsls	r3, r3, #8
 8001e7e:	431d      	orrs	r5, r3
 8001e80:	0c19      	lsrs	r1, r3, #16
 8001e82:	042b      	lsls	r3, r5, #16
 8001e84:	0212      	lsls	r2, r2, #8
 8001e86:	9500      	str	r5, [sp, #0]
 8001e88:	0c1d      	lsrs	r5, r3, #16
 8001e8a:	4691      	mov	r9, r2
 8001e8c:	9102      	str	r1, [sp, #8]
 8001e8e:	9503      	str	r5, [sp, #12]
 8001e90:	f7fe f9e6 	bl	8000260 <__aeabi_uidivmod>
 8001e94:	0002      	movs	r2, r0
 8001e96:	436a      	muls	r2, r5
 8001e98:	040b      	lsls	r3, r1, #16
 8001e9a:	0c21      	lsrs	r1, r4, #16
 8001e9c:	4680      	mov	r8, r0
 8001e9e:	4319      	orrs	r1, r3
 8001ea0:	428a      	cmp	r2, r1
 8001ea2:	d909      	bls.n	8001eb8 <__aeabi_ddiv+0x140>
 8001ea4:	9d00      	ldr	r5, [sp, #0]
 8001ea6:	2301      	movs	r3, #1
 8001ea8:	46ac      	mov	ip, r5
 8001eaa:	425b      	negs	r3, r3
 8001eac:	4461      	add	r1, ip
 8001eae:	469c      	mov	ip, r3
 8001eb0:	44e0      	add	r8, ip
 8001eb2:	428d      	cmp	r5, r1
 8001eb4:	d800      	bhi.n	8001eb8 <__aeabi_ddiv+0x140>
 8001eb6:	e1fb      	b.n	80022b0 <__aeabi_ddiv+0x538>
 8001eb8:	1a88      	subs	r0, r1, r2
 8001eba:	9902      	ldr	r1, [sp, #8]
 8001ebc:	f7fe f9d0 	bl	8000260 <__aeabi_uidivmod>
 8001ec0:	9a03      	ldr	r2, [sp, #12]
 8001ec2:	0424      	lsls	r4, r4, #16
 8001ec4:	4342      	muls	r2, r0
 8001ec6:	0409      	lsls	r1, r1, #16
 8001ec8:	0c24      	lsrs	r4, r4, #16
 8001eca:	0003      	movs	r3, r0
 8001ecc:	430c      	orrs	r4, r1
 8001ece:	42a2      	cmp	r2, r4
 8001ed0:	d906      	bls.n	8001ee0 <__aeabi_ddiv+0x168>
 8001ed2:	9900      	ldr	r1, [sp, #0]
 8001ed4:	3b01      	subs	r3, #1
 8001ed6:	468c      	mov	ip, r1
 8001ed8:	4464      	add	r4, ip
 8001eda:	42a1      	cmp	r1, r4
 8001edc:	d800      	bhi.n	8001ee0 <__aeabi_ddiv+0x168>
 8001ede:	e1e1      	b.n	80022a4 <__aeabi_ddiv+0x52c>
 8001ee0:	1aa0      	subs	r0, r4, r2
 8001ee2:	4642      	mov	r2, r8
 8001ee4:	0412      	lsls	r2, r2, #16
 8001ee6:	431a      	orrs	r2, r3
 8001ee8:	4693      	mov	fp, r2
 8001eea:	464b      	mov	r3, r9
 8001eec:	4659      	mov	r1, fp
 8001eee:	0c1b      	lsrs	r3, r3, #16
 8001ef0:	001d      	movs	r5, r3
 8001ef2:	9304      	str	r3, [sp, #16]
 8001ef4:	040b      	lsls	r3, r1, #16
 8001ef6:	4649      	mov	r1, r9
 8001ef8:	0409      	lsls	r1, r1, #16
 8001efa:	0c09      	lsrs	r1, r1, #16
 8001efc:	000c      	movs	r4, r1
 8001efe:	0c1b      	lsrs	r3, r3, #16
 8001f00:	435c      	muls	r4, r3
 8001f02:	0c12      	lsrs	r2, r2, #16
 8001f04:	436b      	muls	r3, r5
 8001f06:	4688      	mov	r8, r1
 8001f08:	4351      	muls	r1, r2
 8001f0a:	436a      	muls	r2, r5
 8001f0c:	0c25      	lsrs	r5, r4, #16
 8001f0e:	46ac      	mov	ip, r5
 8001f10:	185b      	adds	r3, r3, r1
 8001f12:	4463      	add	r3, ip
 8001f14:	4299      	cmp	r1, r3
 8001f16:	d903      	bls.n	8001f20 <__aeabi_ddiv+0x1a8>
 8001f18:	2180      	movs	r1, #128	@ 0x80
 8001f1a:	0249      	lsls	r1, r1, #9
 8001f1c:	468c      	mov	ip, r1
 8001f1e:	4462      	add	r2, ip
 8001f20:	0c19      	lsrs	r1, r3, #16
 8001f22:	0424      	lsls	r4, r4, #16
 8001f24:	041b      	lsls	r3, r3, #16
 8001f26:	0c24      	lsrs	r4, r4, #16
 8001f28:	188a      	adds	r2, r1, r2
 8001f2a:	191c      	adds	r4, r3, r4
 8001f2c:	4290      	cmp	r0, r2
 8001f2e:	d302      	bcc.n	8001f36 <__aeabi_ddiv+0x1be>
 8001f30:	d116      	bne.n	8001f60 <__aeabi_ddiv+0x1e8>
 8001f32:	42a7      	cmp	r7, r4
 8001f34:	d214      	bcs.n	8001f60 <__aeabi_ddiv+0x1e8>
 8001f36:	465b      	mov	r3, fp
 8001f38:	9d00      	ldr	r5, [sp, #0]
 8001f3a:	3b01      	subs	r3, #1
 8001f3c:	444f      	add	r7, r9
 8001f3e:	9305      	str	r3, [sp, #20]
 8001f40:	454f      	cmp	r7, r9
 8001f42:	419b      	sbcs	r3, r3
 8001f44:	46ac      	mov	ip, r5
 8001f46:	425b      	negs	r3, r3
 8001f48:	4463      	add	r3, ip
 8001f4a:	18c0      	adds	r0, r0, r3
 8001f4c:	4285      	cmp	r5, r0
 8001f4e:	d300      	bcc.n	8001f52 <__aeabi_ddiv+0x1da>
 8001f50:	e1a1      	b.n	8002296 <__aeabi_ddiv+0x51e>
 8001f52:	4282      	cmp	r2, r0
 8001f54:	d900      	bls.n	8001f58 <__aeabi_ddiv+0x1e0>
 8001f56:	e1f6      	b.n	8002346 <__aeabi_ddiv+0x5ce>
 8001f58:	d100      	bne.n	8001f5c <__aeabi_ddiv+0x1e4>
 8001f5a:	e1f1      	b.n	8002340 <__aeabi_ddiv+0x5c8>
 8001f5c:	9b05      	ldr	r3, [sp, #20]
 8001f5e:	469b      	mov	fp, r3
 8001f60:	1b3c      	subs	r4, r7, r4
 8001f62:	42a7      	cmp	r7, r4
 8001f64:	41bf      	sbcs	r7, r7
 8001f66:	9d00      	ldr	r5, [sp, #0]
 8001f68:	1a80      	subs	r0, r0, r2
 8001f6a:	427f      	negs	r7, r7
 8001f6c:	1bc0      	subs	r0, r0, r7
 8001f6e:	4285      	cmp	r5, r0
 8001f70:	d100      	bne.n	8001f74 <__aeabi_ddiv+0x1fc>
 8001f72:	e1d0      	b.n	8002316 <__aeabi_ddiv+0x59e>
 8001f74:	9902      	ldr	r1, [sp, #8]
 8001f76:	f7fe f973 	bl	8000260 <__aeabi_uidivmod>
 8001f7a:	9a03      	ldr	r2, [sp, #12]
 8001f7c:	040b      	lsls	r3, r1, #16
 8001f7e:	4342      	muls	r2, r0
 8001f80:	0c21      	lsrs	r1, r4, #16
 8001f82:	0007      	movs	r7, r0
 8001f84:	4319      	orrs	r1, r3
 8001f86:	428a      	cmp	r2, r1
 8001f88:	d900      	bls.n	8001f8c <__aeabi_ddiv+0x214>
 8001f8a:	e178      	b.n	800227e <__aeabi_ddiv+0x506>
 8001f8c:	1a88      	subs	r0, r1, r2
 8001f8e:	9902      	ldr	r1, [sp, #8]
 8001f90:	f7fe f966 	bl	8000260 <__aeabi_uidivmod>
 8001f94:	9a03      	ldr	r2, [sp, #12]
 8001f96:	0424      	lsls	r4, r4, #16
 8001f98:	4342      	muls	r2, r0
 8001f9a:	0409      	lsls	r1, r1, #16
 8001f9c:	0c24      	lsrs	r4, r4, #16
 8001f9e:	0003      	movs	r3, r0
 8001fa0:	430c      	orrs	r4, r1
 8001fa2:	42a2      	cmp	r2, r4
 8001fa4:	d900      	bls.n	8001fa8 <__aeabi_ddiv+0x230>
 8001fa6:	e15d      	b.n	8002264 <__aeabi_ddiv+0x4ec>
 8001fa8:	4641      	mov	r1, r8
 8001faa:	1aa4      	subs	r4, r4, r2
 8001fac:	043a      	lsls	r2, r7, #16
 8001fae:	431a      	orrs	r2, r3
 8001fb0:	9d04      	ldr	r5, [sp, #16]
 8001fb2:	0413      	lsls	r3, r2, #16
 8001fb4:	0c1b      	lsrs	r3, r3, #16
 8001fb6:	4359      	muls	r1, r3
 8001fb8:	4647      	mov	r7, r8
 8001fba:	436b      	muls	r3, r5
 8001fbc:	469c      	mov	ip, r3
 8001fbe:	0c10      	lsrs	r0, r2, #16
 8001fc0:	4347      	muls	r7, r0
 8001fc2:	0c0b      	lsrs	r3, r1, #16
 8001fc4:	44bc      	add	ip, r7
 8001fc6:	4463      	add	r3, ip
 8001fc8:	4368      	muls	r0, r5
 8001fca:	429f      	cmp	r7, r3
 8001fcc:	d903      	bls.n	8001fd6 <__aeabi_ddiv+0x25e>
 8001fce:	2580      	movs	r5, #128	@ 0x80
 8001fd0:	026d      	lsls	r5, r5, #9
 8001fd2:	46ac      	mov	ip, r5
 8001fd4:	4460      	add	r0, ip
 8001fd6:	0c1f      	lsrs	r7, r3, #16
 8001fd8:	0409      	lsls	r1, r1, #16
 8001fda:	041b      	lsls	r3, r3, #16
 8001fdc:	0c09      	lsrs	r1, r1, #16
 8001fde:	183f      	adds	r7, r7, r0
 8001fe0:	185b      	adds	r3, r3, r1
 8001fe2:	42bc      	cmp	r4, r7
 8001fe4:	d200      	bcs.n	8001fe8 <__aeabi_ddiv+0x270>
 8001fe6:	e102      	b.n	80021ee <__aeabi_ddiv+0x476>
 8001fe8:	d100      	bne.n	8001fec <__aeabi_ddiv+0x274>
 8001fea:	e0fd      	b.n	80021e8 <__aeabi_ddiv+0x470>
 8001fec:	2301      	movs	r3, #1
 8001fee:	431a      	orrs	r2, r3
 8001ff0:	4b43      	ldr	r3, [pc, #268]	@ (8002100 <__aeabi_ddiv+0x388>)
 8001ff2:	4453      	add	r3, sl
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	dc00      	bgt.n	8001ffa <__aeabi_ddiv+0x282>
 8001ff8:	e0ae      	b.n	8002158 <__aeabi_ddiv+0x3e0>
 8001ffa:	0751      	lsls	r1, r2, #29
 8001ffc:	d000      	beq.n	8002000 <__aeabi_ddiv+0x288>
 8001ffe:	e198      	b.n	8002332 <__aeabi_ddiv+0x5ba>
 8002000:	4659      	mov	r1, fp
 8002002:	01c9      	lsls	r1, r1, #7
 8002004:	d506      	bpl.n	8002014 <__aeabi_ddiv+0x29c>
 8002006:	4659      	mov	r1, fp
 8002008:	4b3e      	ldr	r3, [pc, #248]	@ (8002104 <__aeabi_ddiv+0x38c>)
 800200a:	4019      	ands	r1, r3
 800200c:	2380      	movs	r3, #128	@ 0x80
 800200e:	468b      	mov	fp, r1
 8002010:	00db      	lsls	r3, r3, #3
 8002012:	4453      	add	r3, sl
 8002014:	493c      	ldr	r1, [pc, #240]	@ (8002108 <__aeabi_ddiv+0x390>)
 8002016:	428b      	cmp	r3, r1
 8002018:	dd00      	ble.n	800201c <__aeabi_ddiv+0x2a4>
 800201a:	e71a      	b.n	8001e52 <__aeabi_ddiv+0xda>
 800201c:	4659      	mov	r1, fp
 800201e:	08d2      	lsrs	r2, r2, #3
 8002020:	0749      	lsls	r1, r1, #29
 8002022:	4311      	orrs	r1, r2
 8002024:	465a      	mov	r2, fp
 8002026:	055b      	lsls	r3, r3, #21
 8002028:	0254      	lsls	r4, r2, #9
 800202a:	4688      	mov	r8, r1
 800202c:	0b24      	lsrs	r4, r4, #12
 800202e:	0d5b      	lsrs	r3, r3, #21
 8002030:	e702      	b.n	8001e38 <__aeabi_ddiv+0xc0>
 8002032:	465a      	mov	r2, fp
 8002034:	9b00      	ldr	r3, [sp, #0]
 8002036:	431a      	orrs	r2, r3
 8002038:	d100      	bne.n	800203c <__aeabi_ddiv+0x2c4>
 800203a:	e07e      	b.n	800213a <__aeabi_ddiv+0x3c2>
 800203c:	465b      	mov	r3, fp
 800203e:	2b00      	cmp	r3, #0
 8002040:	d100      	bne.n	8002044 <__aeabi_ddiv+0x2cc>
 8002042:	e100      	b.n	8002246 <__aeabi_ddiv+0x4ce>
 8002044:	4658      	mov	r0, fp
 8002046:	f001 fabb 	bl	80035c0 <__clzsi2>
 800204a:	0002      	movs	r2, r0
 800204c:	0003      	movs	r3, r0
 800204e:	3a0b      	subs	r2, #11
 8002050:	271d      	movs	r7, #29
 8002052:	9e00      	ldr	r6, [sp, #0]
 8002054:	1aba      	subs	r2, r7, r2
 8002056:	0019      	movs	r1, r3
 8002058:	4658      	mov	r0, fp
 800205a:	40d6      	lsrs	r6, r2
 800205c:	3908      	subs	r1, #8
 800205e:	4088      	lsls	r0, r1
 8002060:	0032      	movs	r2, r6
 8002062:	4302      	orrs	r2, r0
 8002064:	4693      	mov	fp, r2
 8002066:	9a00      	ldr	r2, [sp, #0]
 8002068:	408a      	lsls	r2, r1
 800206a:	4928      	ldr	r1, [pc, #160]	@ (800210c <__aeabi_ddiv+0x394>)
 800206c:	4453      	add	r3, sl
 800206e:	468a      	mov	sl, r1
 8002070:	449a      	add	sl, r3
 8002072:	2300      	movs	r3, #0
 8002074:	e6c8      	b.n	8001e08 <__aeabi_ddiv+0x90>
 8002076:	465b      	mov	r3, fp
 8002078:	4303      	orrs	r3, r0
 800207a:	4699      	mov	r9, r3
 800207c:	d056      	beq.n	800212c <__aeabi_ddiv+0x3b4>
 800207e:	465b      	mov	r3, fp
 8002080:	2b00      	cmp	r3, #0
 8002082:	d100      	bne.n	8002086 <__aeabi_ddiv+0x30e>
 8002084:	e0cd      	b.n	8002222 <__aeabi_ddiv+0x4aa>
 8002086:	4658      	mov	r0, fp
 8002088:	f001 fa9a 	bl	80035c0 <__clzsi2>
 800208c:	230b      	movs	r3, #11
 800208e:	425b      	negs	r3, r3
 8002090:	469c      	mov	ip, r3
 8002092:	0002      	movs	r2, r0
 8002094:	4484      	add	ip, r0
 8002096:	4666      	mov	r6, ip
 8002098:	231d      	movs	r3, #29
 800209a:	1b9b      	subs	r3, r3, r6
 800209c:	0026      	movs	r6, r4
 800209e:	0011      	movs	r1, r2
 80020a0:	4658      	mov	r0, fp
 80020a2:	40de      	lsrs	r6, r3
 80020a4:	3908      	subs	r1, #8
 80020a6:	4088      	lsls	r0, r1
 80020a8:	0033      	movs	r3, r6
 80020aa:	4303      	orrs	r3, r0
 80020ac:	4699      	mov	r9, r3
 80020ae:	0023      	movs	r3, r4
 80020b0:	408b      	lsls	r3, r1
 80020b2:	4698      	mov	r8, r3
 80020b4:	4b16      	ldr	r3, [pc, #88]	@ (8002110 <__aeabi_ddiv+0x398>)
 80020b6:	2400      	movs	r4, #0
 80020b8:	1a9b      	subs	r3, r3, r2
 80020ba:	469a      	mov	sl, r3
 80020bc:	2300      	movs	r3, #0
 80020be:	9303      	str	r3, [sp, #12]
 80020c0:	e682      	b.n	8001dc8 <__aeabi_ddiv+0x50>
 80020c2:	465a      	mov	r2, fp
 80020c4:	4302      	orrs	r2, r0
 80020c6:	4691      	mov	r9, r2
 80020c8:	d12a      	bne.n	8002120 <__aeabi_ddiv+0x3a8>
 80020ca:	2200      	movs	r2, #0
 80020cc:	469a      	mov	sl, r3
 80020ce:	2302      	movs	r3, #2
 80020d0:	4690      	mov	r8, r2
 80020d2:	2408      	movs	r4, #8
 80020d4:	9303      	str	r3, [sp, #12]
 80020d6:	e677      	b.n	8001dc8 <__aeabi_ddiv+0x50>
 80020d8:	465a      	mov	r2, fp
 80020da:	9b00      	ldr	r3, [sp, #0]
 80020dc:	431a      	orrs	r2, r3
 80020de:	4b0d      	ldr	r3, [pc, #52]	@ (8002114 <__aeabi_ddiv+0x39c>)
 80020e0:	469c      	mov	ip, r3
 80020e2:	44e2      	add	sl, ip
 80020e4:	2a00      	cmp	r2, #0
 80020e6:	d117      	bne.n	8002118 <__aeabi_ddiv+0x3a0>
 80020e8:	2302      	movs	r3, #2
 80020ea:	431c      	orrs	r4, r3
 80020ec:	2300      	movs	r3, #0
 80020ee:	469b      	mov	fp, r3
 80020f0:	3302      	adds	r3, #2
 80020f2:	e689      	b.n	8001e08 <__aeabi_ddiv+0x90>
 80020f4:	000007ff 	.word	0x000007ff
 80020f8:	fffffc01 	.word	0xfffffc01
 80020fc:	08011ddc 	.word	0x08011ddc
 8002100:	000003ff 	.word	0x000003ff
 8002104:	feffffff 	.word	0xfeffffff
 8002108:	000007fe 	.word	0x000007fe
 800210c:	000003f3 	.word	0x000003f3
 8002110:	fffffc0d 	.word	0xfffffc0d
 8002114:	fffff801 	.word	0xfffff801
 8002118:	2303      	movs	r3, #3
 800211a:	0032      	movs	r2, r6
 800211c:	431c      	orrs	r4, r3
 800211e:	e673      	b.n	8001e08 <__aeabi_ddiv+0x90>
 8002120:	469a      	mov	sl, r3
 8002122:	2303      	movs	r3, #3
 8002124:	46d9      	mov	r9, fp
 8002126:	240c      	movs	r4, #12
 8002128:	9303      	str	r3, [sp, #12]
 800212a:	e64d      	b.n	8001dc8 <__aeabi_ddiv+0x50>
 800212c:	2300      	movs	r3, #0
 800212e:	4698      	mov	r8, r3
 8002130:	469a      	mov	sl, r3
 8002132:	3301      	adds	r3, #1
 8002134:	2404      	movs	r4, #4
 8002136:	9303      	str	r3, [sp, #12]
 8002138:	e646      	b.n	8001dc8 <__aeabi_ddiv+0x50>
 800213a:	2301      	movs	r3, #1
 800213c:	431c      	orrs	r4, r3
 800213e:	2300      	movs	r3, #0
 8002140:	469b      	mov	fp, r3
 8002142:	3301      	adds	r3, #1
 8002144:	e660      	b.n	8001e08 <__aeabi_ddiv+0x90>
 8002146:	2300      	movs	r3, #0
 8002148:	2480      	movs	r4, #128	@ 0x80
 800214a:	4698      	mov	r8, r3
 800214c:	2600      	movs	r6, #0
 800214e:	4b92      	ldr	r3, [pc, #584]	@ (8002398 <__aeabi_ddiv+0x620>)
 8002150:	0324      	lsls	r4, r4, #12
 8002152:	e671      	b.n	8001e38 <__aeabi_ddiv+0xc0>
 8002154:	2201      	movs	r2, #1
 8002156:	4252      	negs	r2, r2
 8002158:	2101      	movs	r1, #1
 800215a:	1ac9      	subs	r1, r1, r3
 800215c:	2938      	cmp	r1, #56	@ 0x38
 800215e:	dd00      	ble.n	8002162 <__aeabi_ddiv+0x3ea>
 8002160:	e666      	b.n	8001e30 <__aeabi_ddiv+0xb8>
 8002162:	291f      	cmp	r1, #31
 8002164:	dc00      	bgt.n	8002168 <__aeabi_ddiv+0x3f0>
 8002166:	e0ab      	b.n	80022c0 <__aeabi_ddiv+0x548>
 8002168:	201f      	movs	r0, #31
 800216a:	4240      	negs	r0, r0
 800216c:	1ac3      	subs	r3, r0, r3
 800216e:	4658      	mov	r0, fp
 8002170:	40d8      	lsrs	r0, r3
 8002172:	0003      	movs	r3, r0
 8002174:	2920      	cmp	r1, #32
 8002176:	d004      	beq.n	8002182 <__aeabi_ddiv+0x40a>
 8002178:	4658      	mov	r0, fp
 800217a:	4988      	ldr	r1, [pc, #544]	@ (800239c <__aeabi_ddiv+0x624>)
 800217c:	4451      	add	r1, sl
 800217e:	4088      	lsls	r0, r1
 8002180:	4302      	orrs	r2, r0
 8002182:	1e51      	subs	r1, r2, #1
 8002184:	418a      	sbcs	r2, r1
 8002186:	431a      	orrs	r2, r3
 8002188:	2307      	movs	r3, #7
 800218a:	0019      	movs	r1, r3
 800218c:	2400      	movs	r4, #0
 800218e:	4011      	ands	r1, r2
 8002190:	4213      	tst	r3, r2
 8002192:	d00c      	beq.n	80021ae <__aeabi_ddiv+0x436>
 8002194:	230f      	movs	r3, #15
 8002196:	4013      	ands	r3, r2
 8002198:	2b04      	cmp	r3, #4
 800219a:	d100      	bne.n	800219e <__aeabi_ddiv+0x426>
 800219c:	e0f9      	b.n	8002392 <__aeabi_ddiv+0x61a>
 800219e:	1d11      	adds	r1, r2, #4
 80021a0:	4291      	cmp	r1, r2
 80021a2:	419b      	sbcs	r3, r3
 80021a4:	000a      	movs	r2, r1
 80021a6:	425b      	negs	r3, r3
 80021a8:	0759      	lsls	r1, r3, #29
 80021aa:	025b      	lsls	r3, r3, #9
 80021ac:	0b1c      	lsrs	r4, r3, #12
 80021ae:	08d2      	lsrs	r2, r2, #3
 80021b0:	430a      	orrs	r2, r1
 80021b2:	4690      	mov	r8, r2
 80021b4:	2300      	movs	r3, #0
 80021b6:	e63f      	b.n	8001e38 <__aeabi_ddiv+0xc0>
 80021b8:	2480      	movs	r4, #128	@ 0x80
 80021ba:	464b      	mov	r3, r9
 80021bc:	0324      	lsls	r4, r4, #12
 80021be:	4223      	tst	r3, r4
 80021c0:	d009      	beq.n	80021d6 <__aeabi_ddiv+0x45e>
 80021c2:	465b      	mov	r3, fp
 80021c4:	4223      	tst	r3, r4
 80021c6:	d106      	bne.n	80021d6 <__aeabi_ddiv+0x45e>
 80021c8:	431c      	orrs	r4, r3
 80021ca:	0324      	lsls	r4, r4, #12
 80021cc:	002e      	movs	r6, r5
 80021ce:	4690      	mov	r8, r2
 80021d0:	4b71      	ldr	r3, [pc, #452]	@ (8002398 <__aeabi_ddiv+0x620>)
 80021d2:	0b24      	lsrs	r4, r4, #12
 80021d4:	e630      	b.n	8001e38 <__aeabi_ddiv+0xc0>
 80021d6:	2480      	movs	r4, #128	@ 0x80
 80021d8:	464b      	mov	r3, r9
 80021da:	0324      	lsls	r4, r4, #12
 80021dc:	431c      	orrs	r4, r3
 80021de:	0324      	lsls	r4, r4, #12
 80021e0:	9e02      	ldr	r6, [sp, #8]
 80021e2:	4b6d      	ldr	r3, [pc, #436]	@ (8002398 <__aeabi_ddiv+0x620>)
 80021e4:	0b24      	lsrs	r4, r4, #12
 80021e6:	e627      	b.n	8001e38 <__aeabi_ddiv+0xc0>
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d100      	bne.n	80021ee <__aeabi_ddiv+0x476>
 80021ec:	e700      	b.n	8001ff0 <__aeabi_ddiv+0x278>
 80021ee:	9800      	ldr	r0, [sp, #0]
 80021f0:	1e51      	subs	r1, r2, #1
 80021f2:	4684      	mov	ip, r0
 80021f4:	4464      	add	r4, ip
 80021f6:	4284      	cmp	r4, r0
 80021f8:	d200      	bcs.n	80021fc <__aeabi_ddiv+0x484>
 80021fa:	e084      	b.n	8002306 <__aeabi_ddiv+0x58e>
 80021fc:	42bc      	cmp	r4, r7
 80021fe:	d200      	bcs.n	8002202 <__aeabi_ddiv+0x48a>
 8002200:	e0ae      	b.n	8002360 <__aeabi_ddiv+0x5e8>
 8002202:	d100      	bne.n	8002206 <__aeabi_ddiv+0x48e>
 8002204:	e0c1      	b.n	800238a <__aeabi_ddiv+0x612>
 8002206:	000a      	movs	r2, r1
 8002208:	e6f0      	b.n	8001fec <__aeabi_ddiv+0x274>
 800220a:	4542      	cmp	r2, r8
 800220c:	d900      	bls.n	8002210 <__aeabi_ddiv+0x498>
 800220e:	e62c      	b.n	8001e6a <__aeabi_ddiv+0xf2>
 8002210:	464b      	mov	r3, r9
 8002212:	07dc      	lsls	r4, r3, #31
 8002214:	0858      	lsrs	r0, r3, #1
 8002216:	4643      	mov	r3, r8
 8002218:	085b      	lsrs	r3, r3, #1
 800221a:	431c      	orrs	r4, r3
 800221c:	4643      	mov	r3, r8
 800221e:	07df      	lsls	r7, r3, #31
 8002220:	e62a      	b.n	8001e78 <__aeabi_ddiv+0x100>
 8002222:	f001 f9cd 	bl	80035c0 <__clzsi2>
 8002226:	2315      	movs	r3, #21
 8002228:	469c      	mov	ip, r3
 800222a:	4484      	add	ip, r0
 800222c:	0002      	movs	r2, r0
 800222e:	4663      	mov	r3, ip
 8002230:	3220      	adds	r2, #32
 8002232:	2b1c      	cmp	r3, #28
 8002234:	dc00      	bgt.n	8002238 <__aeabi_ddiv+0x4c0>
 8002236:	e72e      	b.n	8002096 <__aeabi_ddiv+0x31e>
 8002238:	0023      	movs	r3, r4
 800223a:	3808      	subs	r0, #8
 800223c:	4083      	lsls	r3, r0
 800223e:	4699      	mov	r9, r3
 8002240:	2300      	movs	r3, #0
 8002242:	4698      	mov	r8, r3
 8002244:	e736      	b.n	80020b4 <__aeabi_ddiv+0x33c>
 8002246:	f001 f9bb 	bl	80035c0 <__clzsi2>
 800224a:	0002      	movs	r2, r0
 800224c:	0003      	movs	r3, r0
 800224e:	3215      	adds	r2, #21
 8002250:	3320      	adds	r3, #32
 8002252:	2a1c      	cmp	r2, #28
 8002254:	dc00      	bgt.n	8002258 <__aeabi_ddiv+0x4e0>
 8002256:	e6fb      	b.n	8002050 <__aeabi_ddiv+0x2d8>
 8002258:	9900      	ldr	r1, [sp, #0]
 800225a:	3808      	subs	r0, #8
 800225c:	4081      	lsls	r1, r0
 800225e:	2200      	movs	r2, #0
 8002260:	468b      	mov	fp, r1
 8002262:	e702      	b.n	800206a <__aeabi_ddiv+0x2f2>
 8002264:	9900      	ldr	r1, [sp, #0]
 8002266:	3b01      	subs	r3, #1
 8002268:	468c      	mov	ip, r1
 800226a:	4464      	add	r4, ip
 800226c:	42a1      	cmp	r1, r4
 800226e:	d900      	bls.n	8002272 <__aeabi_ddiv+0x4fa>
 8002270:	e69a      	b.n	8001fa8 <__aeabi_ddiv+0x230>
 8002272:	42a2      	cmp	r2, r4
 8002274:	d800      	bhi.n	8002278 <__aeabi_ddiv+0x500>
 8002276:	e697      	b.n	8001fa8 <__aeabi_ddiv+0x230>
 8002278:	1e83      	subs	r3, r0, #2
 800227a:	4464      	add	r4, ip
 800227c:	e694      	b.n	8001fa8 <__aeabi_ddiv+0x230>
 800227e:	46ac      	mov	ip, r5
 8002280:	4461      	add	r1, ip
 8002282:	3f01      	subs	r7, #1
 8002284:	428d      	cmp	r5, r1
 8002286:	d900      	bls.n	800228a <__aeabi_ddiv+0x512>
 8002288:	e680      	b.n	8001f8c <__aeabi_ddiv+0x214>
 800228a:	428a      	cmp	r2, r1
 800228c:	d800      	bhi.n	8002290 <__aeabi_ddiv+0x518>
 800228e:	e67d      	b.n	8001f8c <__aeabi_ddiv+0x214>
 8002290:	1e87      	subs	r7, r0, #2
 8002292:	4461      	add	r1, ip
 8002294:	e67a      	b.n	8001f8c <__aeabi_ddiv+0x214>
 8002296:	4285      	cmp	r5, r0
 8002298:	d000      	beq.n	800229c <__aeabi_ddiv+0x524>
 800229a:	e65f      	b.n	8001f5c <__aeabi_ddiv+0x1e4>
 800229c:	45b9      	cmp	r9, r7
 800229e:	d900      	bls.n	80022a2 <__aeabi_ddiv+0x52a>
 80022a0:	e65c      	b.n	8001f5c <__aeabi_ddiv+0x1e4>
 80022a2:	e656      	b.n	8001f52 <__aeabi_ddiv+0x1da>
 80022a4:	42a2      	cmp	r2, r4
 80022a6:	d800      	bhi.n	80022aa <__aeabi_ddiv+0x532>
 80022a8:	e61a      	b.n	8001ee0 <__aeabi_ddiv+0x168>
 80022aa:	1e83      	subs	r3, r0, #2
 80022ac:	4464      	add	r4, ip
 80022ae:	e617      	b.n	8001ee0 <__aeabi_ddiv+0x168>
 80022b0:	428a      	cmp	r2, r1
 80022b2:	d800      	bhi.n	80022b6 <__aeabi_ddiv+0x53e>
 80022b4:	e600      	b.n	8001eb8 <__aeabi_ddiv+0x140>
 80022b6:	46ac      	mov	ip, r5
 80022b8:	1e83      	subs	r3, r0, #2
 80022ba:	4698      	mov	r8, r3
 80022bc:	4461      	add	r1, ip
 80022be:	e5fb      	b.n	8001eb8 <__aeabi_ddiv+0x140>
 80022c0:	4837      	ldr	r0, [pc, #220]	@ (80023a0 <__aeabi_ddiv+0x628>)
 80022c2:	0014      	movs	r4, r2
 80022c4:	4450      	add	r0, sl
 80022c6:	4082      	lsls	r2, r0
 80022c8:	465b      	mov	r3, fp
 80022ca:	0017      	movs	r7, r2
 80022cc:	4083      	lsls	r3, r0
 80022ce:	40cc      	lsrs	r4, r1
 80022d0:	1e7a      	subs	r2, r7, #1
 80022d2:	4197      	sbcs	r7, r2
 80022d4:	4323      	orrs	r3, r4
 80022d6:	433b      	orrs	r3, r7
 80022d8:	001a      	movs	r2, r3
 80022da:	465b      	mov	r3, fp
 80022dc:	40cb      	lsrs	r3, r1
 80022de:	0751      	lsls	r1, r2, #29
 80022e0:	d009      	beq.n	80022f6 <__aeabi_ddiv+0x57e>
 80022e2:	210f      	movs	r1, #15
 80022e4:	4011      	ands	r1, r2
 80022e6:	2904      	cmp	r1, #4
 80022e8:	d005      	beq.n	80022f6 <__aeabi_ddiv+0x57e>
 80022ea:	1d11      	adds	r1, r2, #4
 80022ec:	4291      	cmp	r1, r2
 80022ee:	4192      	sbcs	r2, r2
 80022f0:	4252      	negs	r2, r2
 80022f2:	189b      	adds	r3, r3, r2
 80022f4:	000a      	movs	r2, r1
 80022f6:	0219      	lsls	r1, r3, #8
 80022f8:	d400      	bmi.n	80022fc <__aeabi_ddiv+0x584>
 80022fa:	e755      	b.n	80021a8 <__aeabi_ddiv+0x430>
 80022fc:	2200      	movs	r2, #0
 80022fe:	2301      	movs	r3, #1
 8002300:	2400      	movs	r4, #0
 8002302:	4690      	mov	r8, r2
 8002304:	e598      	b.n	8001e38 <__aeabi_ddiv+0xc0>
 8002306:	000a      	movs	r2, r1
 8002308:	42bc      	cmp	r4, r7
 800230a:	d000      	beq.n	800230e <__aeabi_ddiv+0x596>
 800230c:	e66e      	b.n	8001fec <__aeabi_ddiv+0x274>
 800230e:	454b      	cmp	r3, r9
 8002310:	d000      	beq.n	8002314 <__aeabi_ddiv+0x59c>
 8002312:	e66b      	b.n	8001fec <__aeabi_ddiv+0x274>
 8002314:	e66c      	b.n	8001ff0 <__aeabi_ddiv+0x278>
 8002316:	4b23      	ldr	r3, [pc, #140]	@ (80023a4 <__aeabi_ddiv+0x62c>)
 8002318:	4a23      	ldr	r2, [pc, #140]	@ (80023a8 <__aeabi_ddiv+0x630>)
 800231a:	4453      	add	r3, sl
 800231c:	4592      	cmp	sl, r2
 800231e:	da00      	bge.n	8002322 <__aeabi_ddiv+0x5aa>
 8002320:	e718      	b.n	8002154 <__aeabi_ddiv+0x3dc>
 8002322:	2101      	movs	r1, #1
 8002324:	4249      	negs	r1, r1
 8002326:	1d0a      	adds	r2, r1, #4
 8002328:	428a      	cmp	r2, r1
 800232a:	4189      	sbcs	r1, r1
 800232c:	4249      	negs	r1, r1
 800232e:	448b      	add	fp, r1
 8002330:	e666      	b.n	8002000 <__aeabi_ddiv+0x288>
 8002332:	210f      	movs	r1, #15
 8002334:	4011      	ands	r1, r2
 8002336:	2904      	cmp	r1, #4
 8002338:	d100      	bne.n	800233c <__aeabi_ddiv+0x5c4>
 800233a:	e661      	b.n	8002000 <__aeabi_ddiv+0x288>
 800233c:	0011      	movs	r1, r2
 800233e:	e7f2      	b.n	8002326 <__aeabi_ddiv+0x5ae>
 8002340:	42bc      	cmp	r4, r7
 8002342:	d800      	bhi.n	8002346 <__aeabi_ddiv+0x5ce>
 8002344:	e60a      	b.n	8001f5c <__aeabi_ddiv+0x1e4>
 8002346:	2302      	movs	r3, #2
 8002348:	425b      	negs	r3, r3
 800234a:	469c      	mov	ip, r3
 800234c:	9900      	ldr	r1, [sp, #0]
 800234e:	444f      	add	r7, r9
 8002350:	454f      	cmp	r7, r9
 8002352:	419b      	sbcs	r3, r3
 8002354:	44e3      	add	fp, ip
 8002356:	468c      	mov	ip, r1
 8002358:	425b      	negs	r3, r3
 800235a:	4463      	add	r3, ip
 800235c:	18c0      	adds	r0, r0, r3
 800235e:	e5ff      	b.n	8001f60 <__aeabi_ddiv+0x1e8>
 8002360:	4649      	mov	r1, r9
 8002362:	9d00      	ldr	r5, [sp, #0]
 8002364:	0048      	lsls	r0, r1, #1
 8002366:	4548      	cmp	r0, r9
 8002368:	4189      	sbcs	r1, r1
 800236a:	46ac      	mov	ip, r5
 800236c:	4249      	negs	r1, r1
 800236e:	4461      	add	r1, ip
 8002370:	4681      	mov	r9, r0
 8002372:	3a02      	subs	r2, #2
 8002374:	1864      	adds	r4, r4, r1
 8002376:	e7c7      	b.n	8002308 <__aeabi_ddiv+0x590>
 8002378:	2480      	movs	r4, #128	@ 0x80
 800237a:	465b      	mov	r3, fp
 800237c:	0324      	lsls	r4, r4, #12
 800237e:	431c      	orrs	r4, r3
 8002380:	0324      	lsls	r4, r4, #12
 8002382:	4690      	mov	r8, r2
 8002384:	4b04      	ldr	r3, [pc, #16]	@ (8002398 <__aeabi_ddiv+0x620>)
 8002386:	0b24      	lsrs	r4, r4, #12
 8002388:	e556      	b.n	8001e38 <__aeabi_ddiv+0xc0>
 800238a:	4599      	cmp	r9, r3
 800238c:	d3e8      	bcc.n	8002360 <__aeabi_ddiv+0x5e8>
 800238e:	000a      	movs	r2, r1
 8002390:	e7bd      	b.n	800230e <__aeabi_ddiv+0x596>
 8002392:	2300      	movs	r3, #0
 8002394:	e708      	b.n	80021a8 <__aeabi_ddiv+0x430>
 8002396:	46c0      	nop			@ (mov r8, r8)
 8002398:	000007ff 	.word	0x000007ff
 800239c:	0000043e 	.word	0x0000043e
 80023a0:	0000041e 	.word	0x0000041e
 80023a4:	000003ff 	.word	0x000003ff
 80023a8:	fffffc02 	.word	0xfffffc02

080023ac <__eqdf2>:
 80023ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80023ae:	4657      	mov	r7, sl
 80023b0:	46de      	mov	lr, fp
 80023b2:	464e      	mov	r6, r9
 80023b4:	4645      	mov	r5, r8
 80023b6:	b5e0      	push	{r5, r6, r7, lr}
 80023b8:	000d      	movs	r5, r1
 80023ba:	0004      	movs	r4, r0
 80023bc:	0fe8      	lsrs	r0, r5, #31
 80023be:	4683      	mov	fp, r0
 80023c0:	0309      	lsls	r1, r1, #12
 80023c2:	0fd8      	lsrs	r0, r3, #31
 80023c4:	0b09      	lsrs	r1, r1, #12
 80023c6:	4682      	mov	sl, r0
 80023c8:	4819      	ldr	r0, [pc, #100]	@ (8002430 <__eqdf2+0x84>)
 80023ca:	468c      	mov	ip, r1
 80023cc:	031f      	lsls	r7, r3, #12
 80023ce:	0069      	lsls	r1, r5, #1
 80023d0:	005e      	lsls	r6, r3, #1
 80023d2:	0d49      	lsrs	r1, r1, #21
 80023d4:	0b3f      	lsrs	r7, r7, #12
 80023d6:	0d76      	lsrs	r6, r6, #21
 80023d8:	4281      	cmp	r1, r0
 80023da:	d018      	beq.n	800240e <__eqdf2+0x62>
 80023dc:	4286      	cmp	r6, r0
 80023de:	d00f      	beq.n	8002400 <__eqdf2+0x54>
 80023e0:	2001      	movs	r0, #1
 80023e2:	42b1      	cmp	r1, r6
 80023e4:	d10d      	bne.n	8002402 <__eqdf2+0x56>
 80023e6:	45bc      	cmp	ip, r7
 80023e8:	d10b      	bne.n	8002402 <__eqdf2+0x56>
 80023ea:	4294      	cmp	r4, r2
 80023ec:	d109      	bne.n	8002402 <__eqdf2+0x56>
 80023ee:	45d3      	cmp	fp, sl
 80023f0:	d01c      	beq.n	800242c <__eqdf2+0x80>
 80023f2:	2900      	cmp	r1, #0
 80023f4:	d105      	bne.n	8002402 <__eqdf2+0x56>
 80023f6:	4660      	mov	r0, ip
 80023f8:	4320      	orrs	r0, r4
 80023fa:	1e43      	subs	r3, r0, #1
 80023fc:	4198      	sbcs	r0, r3
 80023fe:	e000      	b.n	8002402 <__eqdf2+0x56>
 8002400:	2001      	movs	r0, #1
 8002402:	bcf0      	pop	{r4, r5, r6, r7}
 8002404:	46bb      	mov	fp, r7
 8002406:	46b2      	mov	sl, r6
 8002408:	46a9      	mov	r9, r5
 800240a:	46a0      	mov	r8, r4
 800240c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800240e:	2001      	movs	r0, #1
 8002410:	428e      	cmp	r6, r1
 8002412:	d1f6      	bne.n	8002402 <__eqdf2+0x56>
 8002414:	4661      	mov	r1, ip
 8002416:	4339      	orrs	r1, r7
 8002418:	000f      	movs	r7, r1
 800241a:	4317      	orrs	r7, r2
 800241c:	4327      	orrs	r7, r4
 800241e:	d1f0      	bne.n	8002402 <__eqdf2+0x56>
 8002420:	465b      	mov	r3, fp
 8002422:	4652      	mov	r2, sl
 8002424:	1a98      	subs	r0, r3, r2
 8002426:	1e43      	subs	r3, r0, #1
 8002428:	4198      	sbcs	r0, r3
 800242a:	e7ea      	b.n	8002402 <__eqdf2+0x56>
 800242c:	2000      	movs	r0, #0
 800242e:	e7e8      	b.n	8002402 <__eqdf2+0x56>
 8002430:	000007ff 	.word	0x000007ff

08002434 <__gedf2>:
 8002434:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002436:	4657      	mov	r7, sl
 8002438:	464e      	mov	r6, r9
 800243a:	4645      	mov	r5, r8
 800243c:	46de      	mov	lr, fp
 800243e:	b5e0      	push	{r5, r6, r7, lr}
 8002440:	000d      	movs	r5, r1
 8002442:	030f      	lsls	r7, r1, #12
 8002444:	0b39      	lsrs	r1, r7, #12
 8002446:	b083      	sub	sp, #12
 8002448:	0004      	movs	r4, r0
 800244a:	4680      	mov	r8, r0
 800244c:	9101      	str	r1, [sp, #4]
 800244e:	0058      	lsls	r0, r3, #1
 8002450:	0fe9      	lsrs	r1, r5, #31
 8002452:	4f31      	ldr	r7, [pc, #196]	@ (8002518 <__gedf2+0xe4>)
 8002454:	0d40      	lsrs	r0, r0, #21
 8002456:	468c      	mov	ip, r1
 8002458:	006e      	lsls	r6, r5, #1
 800245a:	0319      	lsls	r1, r3, #12
 800245c:	4682      	mov	sl, r0
 800245e:	4691      	mov	r9, r2
 8002460:	0d76      	lsrs	r6, r6, #21
 8002462:	0b09      	lsrs	r1, r1, #12
 8002464:	0fd8      	lsrs	r0, r3, #31
 8002466:	42be      	cmp	r6, r7
 8002468:	d01f      	beq.n	80024aa <__gedf2+0x76>
 800246a:	45ba      	cmp	sl, r7
 800246c:	d00f      	beq.n	800248e <__gedf2+0x5a>
 800246e:	2e00      	cmp	r6, #0
 8002470:	d12f      	bne.n	80024d2 <__gedf2+0x9e>
 8002472:	4655      	mov	r5, sl
 8002474:	9e01      	ldr	r6, [sp, #4]
 8002476:	4334      	orrs	r4, r6
 8002478:	2d00      	cmp	r5, #0
 800247a:	d127      	bne.n	80024cc <__gedf2+0x98>
 800247c:	430a      	orrs	r2, r1
 800247e:	d03a      	beq.n	80024f6 <__gedf2+0xc2>
 8002480:	2c00      	cmp	r4, #0
 8002482:	d145      	bne.n	8002510 <__gedf2+0xdc>
 8002484:	2800      	cmp	r0, #0
 8002486:	d11a      	bne.n	80024be <__gedf2+0x8a>
 8002488:	2001      	movs	r0, #1
 800248a:	4240      	negs	r0, r0
 800248c:	e017      	b.n	80024be <__gedf2+0x8a>
 800248e:	4311      	orrs	r1, r2
 8002490:	d13b      	bne.n	800250a <__gedf2+0xd6>
 8002492:	2e00      	cmp	r6, #0
 8002494:	d102      	bne.n	800249c <__gedf2+0x68>
 8002496:	9f01      	ldr	r7, [sp, #4]
 8002498:	4327      	orrs	r7, r4
 800249a:	d0f3      	beq.n	8002484 <__gedf2+0x50>
 800249c:	4584      	cmp	ip, r0
 800249e:	d109      	bne.n	80024b4 <__gedf2+0x80>
 80024a0:	4663      	mov	r3, ip
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d0f0      	beq.n	8002488 <__gedf2+0x54>
 80024a6:	4660      	mov	r0, ip
 80024a8:	e009      	b.n	80024be <__gedf2+0x8a>
 80024aa:	9f01      	ldr	r7, [sp, #4]
 80024ac:	4327      	orrs	r7, r4
 80024ae:	d12c      	bne.n	800250a <__gedf2+0xd6>
 80024b0:	45b2      	cmp	sl, r6
 80024b2:	d024      	beq.n	80024fe <__gedf2+0xca>
 80024b4:	4663      	mov	r3, ip
 80024b6:	2002      	movs	r0, #2
 80024b8:	3b01      	subs	r3, #1
 80024ba:	4018      	ands	r0, r3
 80024bc:	3801      	subs	r0, #1
 80024be:	b003      	add	sp, #12
 80024c0:	bcf0      	pop	{r4, r5, r6, r7}
 80024c2:	46bb      	mov	fp, r7
 80024c4:	46b2      	mov	sl, r6
 80024c6:	46a9      	mov	r9, r5
 80024c8:	46a0      	mov	r8, r4
 80024ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80024cc:	2c00      	cmp	r4, #0
 80024ce:	d0d9      	beq.n	8002484 <__gedf2+0x50>
 80024d0:	e7e4      	b.n	800249c <__gedf2+0x68>
 80024d2:	4654      	mov	r4, sl
 80024d4:	2c00      	cmp	r4, #0
 80024d6:	d0ed      	beq.n	80024b4 <__gedf2+0x80>
 80024d8:	4584      	cmp	ip, r0
 80024da:	d1eb      	bne.n	80024b4 <__gedf2+0x80>
 80024dc:	4556      	cmp	r6, sl
 80024de:	dce9      	bgt.n	80024b4 <__gedf2+0x80>
 80024e0:	dbde      	blt.n	80024a0 <__gedf2+0x6c>
 80024e2:	9b01      	ldr	r3, [sp, #4]
 80024e4:	428b      	cmp	r3, r1
 80024e6:	d8e5      	bhi.n	80024b4 <__gedf2+0x80>
 80024e8:	d1da      	bne.n	80024a0 <__gedf2+0x6c>
 80024ea:	45c8      	cmp	r8, r9
 80024ec:	d8e2      	bhi.n	80024b4 <__gedf2+0x80>
 80024ee:	2000      	movs	r0, #0
 80024f0:	45c8      	cmp	r8, r9
 80024f2:	d2e4      	bcs.n	80024be <__gedf2+0x8a>
 80024f4:	e7d4      	b.n	80024a0 <__gedf2+0x6c>
 80024f6:	2000      	movs	r0, #0
 80024f8:	2c00      	cmp	r4, #0
 80024fa:	d0e0      	beq.n	80024be <__gedf2+0x8a>
 80024fc:	e7da      	b.n	80024b4 <__gedf2+0x80>
 80024fe:	4311      	orrs	r1, r2
 8002500:	d103      	bne.n	800250a <__gedf2+0xd6>
 8002502:	4584      	cmp	ip, r0
 8002504:	d1d6      	bne.n	80024b4 <__gedf2+0x80>
 8002506:	2000      	movs	r0, #0
 8002508:	e7d9      	b.n	80024be <__gedf2+0x8a>
 800250a:	2002      	movs	r0, #2
 800250c:	4240      	negs	r0, r0
 800250e:	e7d6      	b.n	80024be <__gedf2+0x8a>
 8002510:	4584      	cmp	ip, r0
 8002512:	d0e6      	beq.n	80024e2 <__gedf2+0xae>
 8002514:	e7ce      	b.n	80024b4 <__gedf2+0x80>
 8002516:	46c0      	nop			@ (mov r8, r8)
 8002518:	000007ff 	.word	0x000007ff

0800251c <__ledf2>:
 800251c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800251e:	4657      	mov	r7, sl
 8002520:	464e      	mov	r6, r9
 8002522:	4645      	mov	r5, r8
 8002524:	46de      	mov	lr, fp
 8002526:	b5e0      	push	{r5, r6, r7, lr}
 8002528:	000d      	movs	r5, r1
 800252a:	030f      	lsls	r7, r1, #12
 800252c:	0004      	movs	r4, r0
 800252e:	4680      	mov	r8, r0
 8002530:	0fe8      	lsrs	r0, r5, #31
 8002532:	0b39      	lsrs	r1, r7, #12
 8002534:	4684      	mov	ip, r0
 8002536:	b083      	sub	sp, #12
 8002538:	0058      	lsls	r0, r3, #1
 800253a:	4f30      	ldr	r7, [pc, #192]	@ (80025fc <__ledf2+0xe0>)
 800253c:	0d40      	lsrs	r0, r0, #21
 800253e:	9101      	str	r1, [sp, #4]
 8002540:	031e      	lsls	r6, r3, #12
 8002542:	0069      	lsls	r1, r5, #1
 8002544:	4682      	mov	sl, r0
 8002546:	4691      	mov	r9, r2
 8002548:	0d49      	lsrs	r1, r1, #21
 800254a:	0b36      	lsrs	r6, r6, #12
 800254c:	0fd8      	lsrs	r0, r3, #31
 800254e:	42b9      	cmp	r1, r7
 8002550:	d020      	beq.n	8002594 <__ledf2+0x78>
 8002552:	45ba      	cmp	sl, r7
 8002554:	d00f      	beq.n	8002576 <__ledf2+0x5a>
 8002556:	2900      	cmp	r1, #0
 8002558:	d12b      	bne.n	80025b2 <__ledf2+0x96>
 800255a:	9901      	ldr	r1, [sp, #4]
 800255c:	430c      	orrs	r4, r1
 800255e:	4651      	mov	r1, sl
 8002560:	2900      	cmp	r1, #0
 8002562:	d137      	bne.n	80025d4 <__ledf2+0xb8>
 8002564:	4332      	orrs	r2, r6
 8002566:	d038      	beq.n	80025da <__ledf2+0xbe>
 8002568:	2c00      	cmp	r4, #0
 800256a:	d144      	bne.n	80025f6 <__ledf2+0xda>
 800256c:	2800      	cmp	r0, #0
 800256e:	d119      	bne.n	80025a4 <__ledf2+0x88>
 8002570:	2001      	movs	r0, #1
 8002572:	4240      	negs	r0, r0
 8002574:	e016      	b.n	80025a4 <__ledf2+0x88>
 8002576:	4316      	orrs	r6, r2
 8002578:	d113      	bne.n	80025a2 <__ledf2+0x86>
 800257a:	2900      	cmp	r1, #0
 800257c:	d102      	bne.n	8002584 <__ledf2+0x68>
 800257e:	9f01      	ldr	r7, [sp, #4]
 8002580:	4327      	orrs	r7, r4
 8002582:	d0f3      	beq.n	800256c <__ledf2+0x50>
 8002584:	4584      	cmp	ip, r0
 8002586:	d020      	beq.n	80025ca <__ledf2+0xae>
 8002588:	4663      	mov	r3, ip
 800258a:	2002      	movs	r0, #2
 800258c:	3b01      	subs	r3, #1
 800258e:	4018      	ands	r0, r3
 8002590:	3801      	subs	r0, #1
 8002592:	e007      	b.n	80025a4 <__ledf2+0x88>
 8002594:	9f01      	ldr	r7, [sp, #4]
 8002596:	4327      	orrs	r7, r4
 8002598:	d103      	bne.n	80025a2 <__ledf2+0x86>
 800259a:	458a      	cmp	sl, r1
 800259c:	d1f4      	bne.n	8002588 <__ledf2+0x6c>
 800259e:	4316      	orrs	r6, r2
 80025a0:	d01f      	beq.n	80025e2 <__ledf2+0xc6>
 80025a2:	2002      	movs	r0, #2
 80025a4:	b003      	add	sp, #12
 80025a6:	bcf0      	pop	{r4, r5, r6, r7}
 80025a8:	46bb      	mov	fp, r7
 80025aa:	46b2      	mov	sl, r6
 80025ac:	46a9      	mov	r9, r5
 80025ae:	46a0      	mov	r8, r4
 80025b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80025b2:	4654      	mov	r4, sl
 80025b4:	2c00      	cmp	r4, #0
 80025b6:	d0e7      	beq.n	8002588 <__ledf2+0x6c>
 80025b8:	4584      	cmp	ip, r0
 80025ba:	d1e5      	bne.n	8002588 <__ledf2+0x6c>
 80025bc:	4551      	cmp	r1, sl
 80025be:	dce3      	bgt.n	8002588 <__ledf2+0x6c>
 80025c0:	db03      	blt.n	80025ca <__ledf2+0xae>
 80025c2:	9b01      	ldr	r3, [sp, #4]
 80025c4:	42b3      	cmp	r3, r6
 80025c6:	d8df      	bhi.n	8002588 <__ledf2+0x6c>
 80025c8:	d00f      	beq.n	80025ea <__ledf2+0xce>
 80025ca:	4663      	mov	r3, ip
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d0cf      	beq.n	8002570 <__ledf2+0x54>
 80025d0:	4660      	mov	r0, ip
 80025d2:	e7e7      	b.n	80025a4 <__ledf2+0x88>
 80025d4:	2c00      	cmp	r4, #0
 80025d6:	d0c9      	beq.n	800256c <__ledf2+0x50>
 80025d8:	e7d4      	b.n	8002584 <__ledf2+0x68>
 80025da:	2000      	movs	r0, #0
 80025dc:	2c00      	cmp	r4, #0
 80025de:	d0e1      	beq.n	80025a4 <__ledf2+0x88>
 80025e0:	e7d2      	b.n	8002588 <__ledf2+0x6c>
 80025e2:	4584      	cmp	ip, r0
 80025e4:	d1d0      	bne.n	8002588 <__ledf2+0x6c>
 80025e6:	2000      	movs	r0, #0
 80025e8:	e7dc      	b.n	80025a4 <__ledf2+0x88>
 80025ea:	45c8      	cmp	r8, r9
 80025ec:	d8cc      	bhi.n	8002588 <__ledf2+0x6c>
 80025ee:	2000      	movs	r0, #0
 80025f0:	45c8      	cmp	r8, r9
 80025f2:	d2d7      	bcs.n	80025a4 <__ledf2+0x88>
 80025f4:	e7e9      	b.n	80025ca <__ledf2+0xae>
 80025f6:	4584      	cmp	ip, r0
 80025f8:	d0e3      	beq.n	80025c2 <__ledf2+0xa6>
 80025fa:	e7c5      	b.n	8002588 <__ledf2+0x6c>
 80025fc:	000007ff 	.word	0x000007ff

08002600 <__aeabi_dmul>:
 8002600:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002602:	4657      	mov	r7, sl
 8002604:	46de      	mov	lr, fp
 8002606:	464e      	mov	r6, r9
 8002608:	4645      	mov	r5, r8
 800260a:	b5e0      	push	{r5, r6, r7, lr}
 800260c:	001f      	movs	r7, r3
 800260e:	030b      	lsls	r3, r1, #12
 8002610:	0b1b      	lsrs	r3, r3, #12
 8002612:	0016      	movs	r6, r2
 8002614:	469a      	mov	sl, r3
 8002616:	0fca      	lsrs	r2, r1, #31
 8002618:	004b      	lsls	r3, r1, #1
 800261a:	0004      	movs	r4, r0
 800261c:	4693      	mov	fp, r2
 800261e:	b087      	sub	sp, #28
 8002620:	0d5b      	lsrs	r3, r3, #21
 8002622:	d100      	bne.n	8002626 <__aeabi_dmul+0x26>
 8002624:	e0d5      	b.n	80027d2 <__aeabi_dmul+0x1d2>
 8002626:	4abb      	ldr	r2, [pc, #748]	@ (8002914 <__aeabi_dmul+0x314>)
 8002628:	4293      	cmp	r3, r2
 800262a:	d100      	bne.n	800262e <__aeabi_dmul+0x2e>
 800262c:	e0f8      	b.n	8002820 <__aeabi_dmul+0x220>
 800262e:	4651      	mov	r1, sl
 8002630:	0f42      	lsrs	r2, r0, #29
 8002632:	00c9      	lsls	r1, r1, #3
 8002634:	430a      	orrs	r2, r1
 8002636:	2180      	movs	r1, #128	@ 0x80
 8002638:	0409      	lsls	r1, r1, #16
 800263a:	4311      	orrs	r1, r2
 800263c:	00c2      	lsls	r2, r0, #3
 800263e:	4691      	mov	r9, r2
 8002640:	4ab5      	ldr	r2, [pc, #724]	@ (8002918 <__aeabi_dmul+0x318>)
 8002642:	468a      	mov	sl, r1
 8002644:	189d      	adds	r5, r3, r2
 8002646:	2300      	movs	r3, #0
 8002648:	4698      	mov	r8, r3
 800264a:	9302      	str	r3, [sp, #8]
 800264c:	033c      	lsls	r4, r7, #12
 800264e:	007b      	lsls	r3, r7, #1
 8002650:	0ffa      	lsrs	r2, r7, #31
 8002652:	0030      	movs	r0, r6
 8002654:	0b24      	lsrs	r4, r4, #12
 8002656:	0d5b      	lsrs	r3, r3, #21
 8002658:	9200      	str	r2, [sp, #0]
 800265a:	d100      	bne.n	800265e <__aeabi_dmul+0x5e>
 800265c:	e096      	b.n	800278c <__aeabi_dmul+0x18c>
 800265e:	4aad      	ldr	r2, [pc, #692]	@ (8002914 <__aeabi_dmul+0x314>)
 8002660:	4293      	cmp	r3, r2
 8002662:	d031      	beq.n	80026c8 <__aeabi_dmul+0xc8>
 8002664:	0f72      	lsrs	r2, r6, #29
 8002666:	00e4      	lsls	r4, r4, #3
 8002668:	4322      	orrs	r2, r4
 800266a:	2480      	movs	r4, #128	@ 0x80
 800266c:	0424      	lsls	r4, r4, #16
 800266e:	4314      	orrs	r4, r2
 8002670:	4aa9      	ldr	r2, [pc, #676]	@ (8002918 <__aeabi_dmul+0x318>)
 8002672:	00f0      	lsls	r0, r6, #3
 8002674:	4694      	mov	ip, r2
 8002676:	4463      	add	r3, ip
 8002678:	195b      	adds	r3, r3, r5
 800267a:	1c5a      	adds	r2, r3, #1
 800267c:	9201      	str	r2, [sp, #4]
 800267e:	4642      	mov	r2, r8
 8002680:	2600      	movs	r6, #0
 8002682:	2a0a      	cmp	r2, #10
 8002684:	dc42      	bgt.n	800270c <__aeabi_dmul+0x10c>
 8002686:	465a      	mov	r2, fp
 8002688:	9900      	ldr	r1, [sp, #0]
 800268a:	404a      	eors	r2, r1
 800268c:	4693      	mov	fp, r2
 800268e:	4642      	mov	r2, r8
 8002690:	2a02      	cmp	r2, #2
 8002692:	dc32      	bgt.n	80026fa <__aeabi_dmul+0xfa>
 8002694:	3a01      	subs	r2, #1
 8002696:	2a01      	cmp	r2, #1
 8002698:	d900      	bls.n	800269c <__aeabi_dmul+0x9c>
 800269a:	e149      	b.n	8002930 <__aeabi_dmul+0x330>
 800269c:	2e02      	cmp	r6, #2
 800269e:	d100      	bne.n	80026a2 <__aeabi_dmul+0xa2>
 80026a0:	e0ca      	b.n	8002838 <__aeabi_dmul+0x238>
 80026a2:	2e01      	cmp	r6, #1
 80026a4:	d13d      	bne.n	8002722 <__aeabi_dmul+0x122>
 80026a6:	2300      	movs	r3, #0
 80026a8:	2400      	movs	r4, #0
 80026aa:	2200      	movs	r2, #0
 80026ac:	0010      	movs	r0, r2
 80026ae:	465a      	mov	r2, fp
 80026b0:	051b      	lsls	r3, r3, #20
 80026b2:	4323      	orrs	r3, r4
 80026b4:	07d2      	lsls	r2, r2, #31
 80026b6:	4313      	orrs	r3, r2
 80026b8:	0019      	movs	r1, r3
 80026ba:	b007      	add	sp, #28
 80026bc:	bcf0      	pop	{r4, r5, r6, r7}
 80026be:	46bb      	mov	fp, r7
 80026c0:	46b2      	mov	sl, r6
 80026c2:	46a9      	mov	r9, r5
 80026c4:	46a0      	mov	r8, r4
 80026c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80026c8:	4b92      	ldr	r3, [pc, #584]	@ (8002914 <__aeabi_dmul+0x314>)
 80026ca:	4326      	orrs	r6, r4
 80026cc:	18eb      	adds	r3, r5, r3
 80026ce:	2e00      	cmp	r6, #0
 80026d0:	d100      	bne.n	80026d4 <__aeabi_dmul+0xd4>
 80026d2:	e0bb      	b.n	800284c <__aeabi_dmul+0x24c>
 80026d4:	2203      	movs	r2, #3
 80026d6:	4641      	mov	r1, r8
 80026d8:	4311      	orrs	r1, r2
 80026da:	465a      	mov	r2, fp
 80026dc:	4688      	mov	r8, r1
 80026de:	9900      	ldr	r1, [sp, #0]
 80026e0:	404a      	eors	r2, r1
 80026e2:	2180      	movs	r1, #128	@ 0x80
 80026e4:	0109      	lsls	r1, r1, #4
 80026e6:	468c      	mov	ip, r1
 80026e8:	0029      	movs	r1, r5
 80026ea:	4461      	add	r1, ip
 80026ec:	9101      	str	r1, [sp, #4]
 80026ee:	4641      	mov	r1, r8
 80026f0:	290a      	cmp	r1, #10
 80026f2:	dd00      	ble.n	80026f6 <__aeabi_dmul+0xf6>
 80026f4:	e233      	b.n	8002b5e <__aeabi_dmul+0x55e>
 80026f6:	4693      	mov	fp, r2
 80026f8:	2603      	movs	r6, #3
 80026fa:	4642      	mov	r2, r8
 80026fc:	2701      	movs	r7, #1
 80026fe:	4097      	lsls	r7, r2
 8002700:	21a6      	movs	r1, #166	@ 0xa6
 8002702:	003a      	movs	r2, r7
 8002704:	00c9      	lsls	r1, r1, #3
 8002706:	400a      	ands	r2, r1
 8002708:	420f      	tst	r7, r1
 800270a:	d031      	beq.n	8002770 <__aeabi_dmul+0x170>
 800270c:	9e02      	ldr	r6, [sp, #8]
 800270e:	2e02      	cmp	r6, #2
 8002710:	d100      	bne.n	8002714 <__aeabi_dmul+0x114>
 8002712:	e235      	b.n	8002b80 <__aeabi_dmul+0x580>
 8002714:	2e03      	cmp	r6, #3
 8002716:	d100      	bne.n	800271a <__aeabi_dmul+0x11a>
 8002718:	e1d2      	b.n	8002ac0 <__aeabi_dmul+0x4c0>
 800271a:	4654      	mov	r4, sl
 800271c:	4648      	mov	r0, r9
 800271e:	2e01      	cmp	r6, #1
 8002720:	d0c1      	beq.n	80026a6 <__aeabi_dmul+0xa6>
 8002722:	9a01      	ldr	r2, [sp, #4]
 8002724:	4b7d      	ldr	r3, [pc, #500]	@ (800291c <__aeabi_dmul+0x31c>)
 8002726:	4694      	mov	ip, r2
 8002728:	4463      	add	r3, ip
 800272a:	2b00      	cmp	r3, #0
 800272c:	dc00      	bgt.n	8002730 <__aeabi_dmul+0x130>
 800272e:	e0c0      	b.n	80028b2 <__aeabi_dmul+0x2b2>
 8002730:	0742      	lsls	r2, r0, #29
 8002732:	d009      	beq.n	8002748 <__aeabi_dmul+0x148>
 8002734:	220f      	movs	r2, #15
 8002736:	4002      	ands	r2, r0
 8002738:	2a04      	cmp	r2, #4
 800273a:	d005      	beq.n	8002748 <__aeabi_dmul+0x148>
 800273c:	1d02      	adds	r2, r0, #4
 800273e:	4282      	cmp	r2, r0
 8002740:	4180      	sbcs	r0, r0
 8002742:	4240      	negs	r0, r0
 8002744:	1824      	adds	r4, r4, r0
 8002746:	0010      	movs	r0, r2
 8002748:	01e2      	lsls	r2, r4, #7
 800274a:	d506      	bpl.n	800275a <__aeabi_dmul+0x15a>
 800274c:	4b74      	ldr	r3, [pc, #464]	@ (8002920 <__aeabi_dmul+0x320>)
 800274e:	9a01      	ldr	r2, [sp, #4]
 8002750:	401c      	ands	r4, r3
 8002752:	2380      	movs	r3, #128	@ 0x80
 8002754:	4694      	mov	ip, r2
 8002756:	00db      	lsls	r3, r3, #3
 8002758:	4463      	add	r3, ip
 800275a:	4a72      	ldr	r2, [pc, #456]	@ (8002924 <__aeabi_dmul+0x324>)
 800275c:	4293      	cmp	r3, r2
 800275e:	dc6b      	bgt.n	8002838 <__aeabi_dmul+0x238>
 8002760:	0762      	lsls	r2, r4, #29
 8002762:	08c0      	lsrs	r0, r0, #3
 8002764:	0264      	lsls	r4, r4, #9
 8002766:	055b      	lsls	r3, r3, #21
 8002768:	4302      	orrs	r2, r0
 800276a:	0b24      	lsrs	r4, r4, #12
 800276c:	0d5b      	lsrs	r3, r3, #21
 800276e:	e79d      	b.n	80026ac <__aeabi_dmul+0xac>
 8002770:	2190      	movs	r1, #144	@ 0x90
 8002772:	0089      	lsls	r1, r1, #2
 8002774:	420f      	tst	r7, r1
 8002776:	d163      	bne.n	8002840 <__aeabi_dmul+0x240>
 8002778:	2288      	movs	r2, #136	@ 0x88
 800277a:	423a      	tst	r2, r7
 800277c:	d100      	bne.n	8002780 <__aeabi_dmul+0x180>
 800277e:	e0d7      	b.n	8002930 <__aeabi_dmul+0x330>
 8002780:	9b00      	ldr	r3, [sp, #0]
 8002782:	46a2      	mov	sl, r4
 8002784:	469b      	mov	fp, r3
 8002786:	4681      	mov	r9, r0
 8002788:	9602      	str	r6, [sp, #8]
 800278a:	e7bf      	b.n	800270c <__aeabi_dmul+0x10c>
 800278c:	0023      	movs	r3, r4
 800278e:	4333      	orrs	r3, r6
 8002790:	d100      	bne.n	8002794 <__aeabi_dmul+0x194>
 8002792:	e07f      	b.n	8002894 <__aeabi_dmul+0x294>
 8002794:	2c00      	cmp	r4, #0
 8002796:	d100      	bne.n	800279a <__aeabi_dmul+0x19a>
 8002798:	e1ad      	b.n	8002af6 <__aeabi_dmul+0x4f6>
 800279a:	0020      	movs	r0, r4
 800279c:	f000 ff10 	bl	80035c0 <__clzsi2>
 80027a0:	0002      	movs	r2, r0
 80027a2:	0003      	movs	r3, r0
 80027a4:	3a0b      	subs	r2, #11
 80027a6:	201d      	movs	r0, #29
 80027a8:	0019      	movs	r1, r3
 80027aa:	1a82      	subs	r2, r0, r2
 80027ac:	0030      	movs	r0, r6
 80027ae:	3908      	subs	r1, #8
 80027b0:	40d0      	lsrs	r0, r2
 80027b2:	408c      	lsls	r4, r1
 80027b4:	4304      	orrs	r4, r0
 80027b6:	0030      	movs	r0, r6
 80027b8:	4088      	lsls	r0, r1
 80027ba:	4a5b      	ldr	r2, [pc, #364]	@ (8002928 <__aeabi_dmul+0x328>)
 80027bc:	1aeb      	subs	r3, r5, r3
 80027be:	4694      	mov	ip, r2
 80027c0:	4463      	add	r3, ip
 80027c2:	1c5a      	adds	r2, r3, #1
 80027c4:	9201      	str	r2, [sp, #4]
 80027c6:	4642      	mov	r2, r8
 80027c8:	2600      	movs	r6, #0
 80027ca:	2a0a      	cmp	r2, #10
 80027cc:	dc00      	bgt.n	80027d0 <__aeabi_dmul+0x1d0>
 80027ce:	e75a      	b.n	8002686 <__aeabi_dmul+0x86>
 80027d0:	e79c      	b.n	800270c <__aeabi_dmul+0x10c>
 80027d2:	4653      	mov	r3, sl
 80027d4:	4303      	orrs	r3, r0
 80027d6:	4699      	mov	r9, r3
 80027d8:	d054      	beq.n	8002884 <__aeabi_dmul+0x284>
 80027da:	4653      	mov	r3, sl
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d100      	bne.n	80027e2 <__aeabi_dmul+0x1e2>
 80027e0:	e177      	b.n	8002ad2 <__aeabi_dmul+0x4d2>
 80027e2:	4650      	mov	r0, sl
 80027e4:	f000 feec 	bl	80035c0 <__clzsi2>
 80027e8:	230b      	movs	r3, #11
 80027ea:	425b      	negs	r3, r3
 80027ec:	469c      	mov	ip, r3
 80027ee:	0002      	movs	r2, r0
 80027f0:	4484      	add	ip, r0
 80027f2:	0011      	movs	r1, r2
 80027f4:	4650      	mov	r0, sl
 80027f6:	3908      	subs	r1, #8
 80027f8:	4088      	lsls	r0, r1
 80027fa:	231d      	movs	r3, #29
 80027fc:	4680      	mov	r8, r0
 80027fe:	4660      	mov	r0, ip
 8002800:	1a1b      	subs	r3, r3, r0
 8002802:	0020      	movs	r0, r4
 8002804:	40d8      	lsrs	r0, r3
 8002806:	0003      	movs	r3, r0
 8002808:	4640      	mov	r0, r8
 800280a:	4303      	orrs	r3, r0
 800280c:	469a      	mov	sl, r3
 800280e:	0023      	movs	r3, r4
 8002810:	408b      	lsls	r3, r1
 8002812:	4699      	mov	r9, r3
 8002814:	2300      	movs	r3, #0
 8002816:	4d44      	ldr	r5, [pc, #272]	@ (8002928 <__aeabi_dmul+0x328>)
 8002818:	4698      	mov	r8, r3
 800281a:	1aad      	subs	r5, r5, r2
 800281c:	9302      	str	r3, [sp, #8]
 800281e:	e715      	b.n	800264c <__aeabi_dmul+0x4c>
 8002820:	4652      	mov	r2, sl
 8002822:	4302      	orrs	r2, r0
 8002824:	4691      	mov	r9, r2
 8002826:	d126      	bne.n	8002876 <__aeabi_dmul+0x276>
 8002828:	2200      	movs	r2, #0
 800282a:	001d      	movs	r5, r3
 800282c:	2302      	movs	r3, #2
 800282e:	4692      	mov	sl, r2
 8002830:	3208      	adds	r2, #8
 8002832:	4690      	mov	r8, r2
 8002834:	9302      	str	r3, [sp, #8]
 8002836:	e709      	b.n	800264c <__aeabi_dmul+0x4c>
 8002838:	2400      	movs	r4, #0
 800283a:	2200      	movs	r2, #0
 800283c:	4b35      	ldr	r3, [pc, #212]	@ (8002914 <__aeabi_dmul+0x314>)
 800283e:	e735      	b.n	80026ac <__aeabi_dmul+0xac>
 8002840:	2300      	movs	r3, #0
 8002842:	2480      	movs	r4, #128	@ 0x80
 8002844:	469b      	mov	fp, r3
 8002846:	0324      	lsls	r4, r4, #12
 8002848:	4b32      	ldr	r3, [pc, #200]	@ (8002914 <__aeabi_dmul+0x314>)
 800284a:	e72f      	b.n	80026ac <__aeabi_dmul+0xac>
 800284c:	2202      	movs	r2, #2
 800284e:	4641      	mov	r1, r8
 8002850:	4311      	orrs	r1, r2
 8002852:	2280      	movs	r2, #128	@ 0x80
 8002854:	0112      	lsls	r2, r2, #4
 8002856:	4694      	mov	ip, r2
 8002858:	002a      	movs	r2, r5
 800285a:	4462      	add	r2, ip
 800285c:	4688      	mov	r8, r1
 800285e:	9201      	str	r2, [sp, #4]
 8002860:	290a      	cmp	r1, #10
 8002862:	dd00      	ble.n	8002866 <__aeabi_dmul+0x266>
 8002864:	e752      	b.n	800270c <__aeabi_dmul+0x10c>
 8002866:	465a      	mov	r2, fp
 8002868:	2000      	movs	r0, #0
 800286a:	9900      	ldr	r1, [sp, #0]
 800286c:	0004      	movs	r4, r0
 800286e:	404a      	eors	r2, r1
 8002870:	4693      	mov	fp, r2
 8002872:	2602      	movs	r6, #2
 8002874:	e70b      	b.n	800268e <__aeabi_dmul+0x8e>
 8002876:	220c      	movs	r2, #12
 8002878:	001d      	movs	r5, r3
 800287a:	2303      	movs	r3, #3
 800287c:	4681      	mov	r9, r0
 800287e:	4690      	mov	r8, r2
 8002880:	9302      	str	r3, [sp, #8]
 8002882:	e6e3      	b.n	800264c <__aeabi_dmul+0x4c>
 8002884:	2300      	movs	r3, #0
 8002886:	469a      	mov	sl, r3
 8002888:	3304      	adds	r3, #4
 800288a:	4698      	mov	r8, r3
 800288c:	3b03      	subs	r3, #3
 800288e:	2500      	movs	r5, #0
 8002890:	9302      	str	r3, [sp, #8]
 8002892:	e6db      	b.n	800264c <__aeabi_dmul+0x4c>
 8002894:	4642      	mov	r2, r8
 8002896:	3301      	adds	r3, #1
 8002898:	431a      	orrs	r2, r3
 800289a:	002b      	movs	r3, r5
 800289c:	4690      	mov	r8, r2
 800289e:	1c5a      	adds	r2, r3, #1
 80028a0:	9201      	str	r2, [sp, #4]
 80028a2:	4642      	mov	r2, r8
 80028a4:	2400      	movs	r4, #0
 80028a6:	2000      	movs	r0, #0
 80028a8:	2601      	movs	r6, #1
 80028aa:	2a0a      	cmp	r2, #10
 80028ac:	dc00      	bgt.n	80028b0 <__aeabi_dmul+0x2b0>
 80028ae:	e6ea      	b.n	8002686 <__aeabi_dmul+0x86>
 80028b0:	e72c      	b.n	800270c <__aeabi_dmul+0x10c>
 80028b2:	2201      	movs	r2, #1
 80028b4:	1ad2      	subs	r2, r2, r3
 80028b6:	2a38      	cmp	r2, #56	@ 0x38
 80028b8:	dd00      	ble.n	80028bc <__aeabi_dmul+0x2bc>
 80028ba:	e6f4      	b.n	80026a6 <__aeabi_dmul+0xa6>
 80028bc:	2a1f      	cmp	r2, #31
 80028be:	dc00      	bgt.n	80028c2 <__aeabi_dmul+0x2c2>
 80028c0:	e12a      	b.n	8002b18 <__aeabi_dmul+0x518>
 80028c2:	211f      	movs	r1, #31
 80028c4:	4249      	negs	r1, r1
 80028c6:	1acb      	subs	r3, r1, r3
 80028c8:	0021      	movs	r1, r4
 80028ca:	40d9      	lsrs	r1, r3
 80028cc:	000b      	movs	r3, r1
 80028ce:	2a20      	cmp	r2, #32
 80028d0:	d005      	beq.n	80028de <__aeabi_dmul+0x2de>
 80028d2:	4a16      	ldr	r2, [pc, #88]	@ (800292c <__aeabi_dmul+0x32c>)
 80028d4:	9d01      	ldr	r5, [sp, #4]
 80028d6:	4694      	mov	ip, r2
 80028d8:	4465      	add	r5, ip
 80028da:	40ac      	lsls	r4, r5
 80028dc:	4320      	orrs	r0, r4
 80028de:	1e42      	subs	r2, r0, #1
 80028e0:	4190      	sbcs	r0, r2
 80028e2:	4318      	orrs	r0, r3
 80028e4:	2307      	movs	r3, #7
 80028e6:	0019      	movs	r1, r3
 80028e8:	2400      	movs	r4, #0
 80028ea:	4001      	ands	r1, r0
 80028ec:	4203      	tst	r3, r0
 80028ee:	d00c      	beq.n	800290a <__aeabi_dmul+0x30a>
 80028f0:	230f      	movs	r3, #15
 80028f2:	4003      	ands	r3, r0
 80028f4:	2b04      	cmp	r3, #4
 80028f6:	d100      	bne.n	80028fa <__aeabi_dmul+0x2fa>
 80028f8:	e140      	b.n	8002b7c <__aeabi_dmul+0x57c>
 80028fa:	1d03      	adds	r3, r0, #4
 80028fc:	4283      	cmp	r3, r0
 80028fe:	41a4      	sbcs	r4, r4
 8002900:	0018      	movs	r0, r3
 8002902:	4264      	negs	r4, r4
 8002904:	0761      	lsls	r1, r4, #29
 8002906:	0264      	lsls	r4, r4, #9
 8002908:	0b24      	lsrs	r4, r4, #12
 800290a:	08c2      	lsrs	r2, r0, #3
 800290c:	2300      	movs	r3, #0
 800290e:	430a      	orrs	r2, r1
 8002910:	e6cc      	b.n	80026ac <__aeabi_dmul+0xac>
 8002912:	46c0      	nop			@ (mov r8, r8)
 8002914:	000007ff 	.word	0x000007ff
 8002918:	fffffc01 	.word	0xfffffc01
 800291c:	000003ff 	.word	0x000003ff
 8002920:	feffffff 	.word	0xfeffffff
 8002924:	000007fe 	.word	0x000007fe
 8002928:	fffffc0d 	.word	0xfffffc0d
 800292c:	0000043e 	.word	0x0000043e
 8002930:	4649      	mov	r1, r9
 8002932:	464a      	mov	r2, r9
 8002934:	0409      	lsls	r1, r1, #16
 8002936:	0c09      	lsrs	r1, r1, #16
 8002938:	000d      	movs	r5, r1
 800293a:	0c16      	lsrs	r6, r2, #16
 800293c:	0c02      	lsrs	r2, r0, #16
 800293e:	0400      	lsls	r0, r0, #16
 8002940:	0c00      	lsrs	r0, r0, #16
 8002942:	4345      	muls	r5, r0
 8002944:	46ac      	mov	ip, r5
 8002946:	0005      	movs	r5, r0
 8002948:	4375      	muls	r5, r6
 800294a:	46a8      	mov	r8, r5
 800294c:	0015      	movs	r5, r2
 800294e:	000f      	movs	r7, r1
 8002950:	4375      	muls	r5, r6
 8002952:	9200      	str	r2, [sp, #0]
 8002954:	9502      	str	r5, [sp, #8]
 8002956:	002a      	movs	r2, r5
 8002958:	9d00      	ldr	r5, [sp, #0]
 800295a:	436f      	muls	r7, r5
 800295c:	4665      	mov	r5, ip
 800295e:	0c2d      	lsrs	r5, r5, #16
 8002960:	46a9      	mov	r9, r5
 8002962:	4447      	add	r7, r8
 8002964:	444f      	add	r7, r9
 8002966:	45b8      	cmp	r8, r7
 8002968:	d905      	bls.n	8002976 <__aeabi_dmul+0x376>
 800296a:	0015      	movs	r5, r2
 800296c:	2280      	movs	r2, #128	@ 0x80
 800296e:	0252      	lsls	r2, r2, #9
 8002970:	4690      	mov	r8, r2
 8002972:	4445      	add	r5, r8
 8002974:	9502      	str	r5, [sp, #8]
 8002976:	0c3d      	lsrs	r5, r7, #16
 8002978:	9503      	str	r5, [sp, #12]
 800297a:	4665      	mov	r5, ip
 800297c:	042d      	lsls	r5, r5, #16
 800297e:	043f      	lsls	r7, r7, #16
 8002980:	0c2d      	lsrs	r5, r5, #16
 8002982:	46ac      	mov	ip, r5
 8002984:	003d      	movs	r5, r7
 8002986:	4465      	add	r5, ip
 8002988:	9504      	str	r5, [sp, #16]
 800298a:	0c25      	lsrs	r5, r4, #16
 800298c:	0424      	lsls	r4, r4, #16
 800298e:	0c24      	lsrs	r4, r4, #16
 8002990:	46ac      	mov	ip, r5
 8002992:	0025      	movs	r5, r4
 8002994:	4375      	muls	r5, r6
 8002996:	46a8      	mov	r8, r5
 8002998:	4665      	mov	r5, ip
 800299a:	000f      	movs	r7, r1
 800299c:	4369      	muls	r1, r5
 800299e:	4441      	add	r1, r8
 80029a0:	4689      	mov	r9, r1
 80029a2:	4367      	muls	r7, r4
 80029a4:	0c39      	lsrs	r1, r7, #16
 80029a6:	4449      	add	r1, r9
 80029a8:	436e      	muls	r6, r5
 80029aa:	4588      	cmp	r8, r1
 80029ac:	d903      	bls.n	80029b6 <__aeabi_dmul+0x3b6>
 80029ae:	2280      	movs	r2, #128	@ 0x80
 80029b0:	0252      	lsls	r2, r2, #9
 80029b2:	4690      	mov	r8, r2
 80029b4:	4446      	add	r6, r8
 80029b6:	0c0d      	lsrs	r5, r1, #16
 80029b8:	46a8      	mov	r8, r5
 80029ba:	0035      	movs	r5, r6
 80029bc:	4445      	add	r5, r8
 80029be:	9505      	str	r5, [sp, #20]
 80029c0:	9d03      	ldr	r5, [sp, #12]
 80029c2:	043f      	lsls	r7, r7, #16
 80029c4:	46a8      	mov	r8, r5
 80029c6:	0c3f      	lsrs	r7, r7, #16
 80029c8:	0409      	lsls	r1, r1, #16
 80029ca:	19c9      	adds	r1, r1, r7
 80029cc:	4488      	add	r8, r1
 80029ce:	4645      	mov	r5, r8
 80029d0:	9503      	str	r5, [sp, #12]
 80029d2:	4655      	mov	r5, sl
 80029d4:	042e      	lsls	r6, r5, #16
 80029d6:	0c36      	lsrs	r6, r6, #16
 80029d8:	0c2f      	lsrs	r7, r5, #16
 80029da:	0035      	movs	r5, r6
 80029dc:	4345      	muls	r5, r0
 80029de:	4378      	muls	r0, r7
 80029e0:	4681      	mov	r9, r0
 80029e2:	0038      	movs	r0, r7
 80029e4:	46a8      	mov	r8, r5
 80029e6:	0c2d      	lsrs	r5, r5, #16
 80029e8:	46aa      	mov	sl, r5
 80029ea:	9a00      	ldr	r2, [sp, #0]
 80029ec:	4350      	muls	r0, r2
 80029ee:	4372      	muls	r2, r6
 80029f0:	444a      	add	r2, r9
 80029f2:	4452      	add	r2, sl
 80029f4:	4591      	cmp	r9, r2
 80029f6:	d903      	bls.n	8002a00 <__aeabi_dmul+0x400>
 80029f8:	2580      	movs	r5, #128	@ 0x80
 80029fa:	026d      	lsls	r5, r5, #9
 80029fc:	46a9      	mov	r9, r5
 80029fe:	4448      	add	r0, r9
 8002a00:	0c15      	lsrs	r5, r2, #16
 8002a02:	46a9      	mov	r9, r5
 8002a04:	4645      	mov	r5, r8
 8002a06:	042d      	lsls	r5, r5, #16
 8002a08:	0c2d      	lsrs	r5, r5, #16
 8002a0a:	46a8      	mov	r8, r5
 8002a0c:	4665      	mov	r5, ip
 8002a0e:	437d      	muls	r5, r7
 8002a10:	0412      	lsls	r2, r2, #16
 8002a12:	4448      	add	r0, r9
 8002a14:	4490      	add	r8, r2
 8002a16:	46a9      	mov	r9, r5
 8002a18:	0032      	movs	r2, r6
 8002a1a:	4665      	mov	r5, ip
 8002a1c:	4362      	muls	r2, r4
 8002a1e:	436e      	muls	r6, r5
 8002a20:	437c      	muls	r4, r7
 8002a22:	0c17      	lsrs	r7, r2, #16
 8002a24:	1936      	adds	r6, r6, r4
 8002a26:	19bf      	adds	r7, r7, r6
 8002a28:	42bc      	cmp	r4, r7
 8002a2a:	d903      	bls.n	8002a34 <__aeabi_dmul+0x434>
 8002a2c:	2480      	movs	r4, #128	@ 0x80
 8002a2e:	0264      	lsls	r4, r4, #9
 8002a30:	46a4      	mov	ip, r4
 8002a32:	44e1      	add	r9, ip
 8002a34:	9c02      	ldr	r4, [sp, #8]
 8002a36:	9e03      	ldr	r6, [sp, #12]
 8002a38:	46a4      	mov	ip, r4
 8002a3a:	9d05      	ldr	r5, [sp, #20]
 8002a3c:	4466      	add	r6, ip
 8002a3e:	428e      	cmp	r6, r1
 8002a40:	4189      	sbcs	r1, r1
 8002a42:	46ac      	mov	ip, r5
 8002a44:	0412      	lsls	r2, r2, #16
 8002a46:	043c      	lsls	r4, r7, #16
 8002a48:	0c12      	lsrs	r2, r2, #16
 8002a4a:	18a2      	adds	r2, r4, r2
 8002a4c:	4462      	add	r2, ip
 8002a4e:	4249      	negs	r1, r1
 8002a50:	1854      	adds	r4, r2, r1
 8002a52:	4446      	add	r6, r8
 8002a54:	46a4      	mov	ip, r4
 8002a56:	4546      	cmp	r6, r8
 8002a58:	41a4      	sbcs	r4, r4
 8002a5a:	4682      	mov	sl, r0
 8002a5c:	4264      	negs	r4, r4
 8002a5e:	46a0      	mov	r8, r4
 8002a60:	42aa      	cmp	r2, r5
 8002a62:	4192      	sbcs	r2, r2
 8002a64:	458c      	cmp	ip, r1
 8002a66:	4189      	sbcs	r1, r1
 8002a68:	44e2      	add	sl, ip
 8002a6a:	44d0      	add	r8, sl
 8002a6c:	4249      	negs	r1, r1
 8002a6e:	4252      	negs	r2, r2
 8002a70:	430a      	orrs	r2, r1
 8002a72:	45a0      	cmp	r8, r4
 8002a74:	41a4      	sbcs	r4, r4
 8002a76:	4582      	cmp	sl, r0
 8002a78:	4189      	sbcs	r1, r1
 8002a7a:	4264      	negs	r4, r4
 8002a7c:	4249      	negs	r1, r1
 8002a7e:	430c      	orrs	r4, r1
 8002a80:	4641      	mov	r1, r8
 8002a82:	0c3f      	lsrs	r7, r7, #16
 8002a84:	19d2      	adds	r2, r2, r7
 8002a86:	1912      	adds	r2, r2, r4
 8002a88:	0dcc      	lsrs	r4, r1, #23
 8002a8a:	9904      	ldr	r1, [sp, #16]
 8002a8c:	0270      	lsls	r0, r6, #9
 8002a8e:	4308      	orrs	r0, r1
 8002a90:	1e41      	subs	r1, r0, #1
 8002a92:	4188      	sbcs	r0, r1
 8002a94:	4641      	mov	r1, r8
 8002a96:	444a      	add	r2, r9
 8002a98:	0df6      	lsrs	r6, r6, #23
 8002a9a:	0252      	lsls	r2, r2, #9
 8002a9c:	4330      	orrs	r0, r6
 8002a9e:	0249      	lsls	r1, r1, #9
 8002aa0:	4314      	orrs	r4, r2
 8002aa2:	4308      	orrs	r0, r1
 8002aa4:	01d2      	lsls	r2, r2, #7
 8002aa6:	d535      	bpl.n	8002b14 <__aeabi_dmul+0x514>
 8002aa8:	2201      	movs	r2, #1
 8002aaa:	0843      	lsrs	r3, r0, #1
 8002aac:	4002      	ands	r2, r0
 8002aae:	4313      	orrs	r3, r2
 8002ab0:	07e0      	lsls	r0, r4, #31
 8002ab2:	4318      	orrs	r0, r3
 8002ab4:	0864      	lsrs	r4, r4, #1
 8002ab6:	e634      	b.n	8002722 <__aeabi_dmul+0x122>
 8002ab8:	9b00      	ldr	r3, [sp, #0]
 8002aba:	46a2      	mov	sl, r4
 8002abc:	469b      	mov	fp, r3
 8002abe:	4681      	mov	r9, r0
 8002ac0:	2480      	movs	r4, #128	@ 0x80
 8002ac2:	4653      	mov	r3, sl
 8002ac4:	0324      	lsls	r4, r4, #12
 8002ac6:	431c      	orrs	r4, r3
 8002ac8:	0324      	lsls	r4, r4, #12
 8002aca:	464a      	mov	r2, r9
 8002acc:	4b2e      	ldr	r3, [pc, #184]	@ (8002b88 <__aeabi_dmul+0x588>)
 8002ace:	0b24      	lsrs	r4, r4, #12
 8002ad0:	e5ec      	b.n	80026ac <__aeabi_dmul+0xac>
 8002ad2:	f000 fd75 	bl	80035c0 <__clzsi2>
 8002ad6:	2315      	movs	r3, #21
 8002ad8:	469c      	mov	ip, r3
 8002ada:	4484      	add	ip, r0
 8002adc:	0002      	movs	r2, r0
 8002ade:	4663      	mov	r3, ip
 8002ae0:	3220      	adds	r2, #32
 8002ae2:	2b1c      	cmp	r3, #28
 8002ae4:	dc00      	bgt.n	8002ae8 <__aeabi_dmul+0x4e8>
 8002ae6:	e684      	b.n	80027f2 <__aeabi_dmul+0x1f2>
 8002ae8:	2300      	movs	r3, #0
 8002aea:	4699      	mov	r9, r3
 8002aec:	0023      	movs	r3, r4
 8002aee:	3808      	subs	r0, #8
 8002af0:	4083      	lsls	r3, r0
 8002af2:	469a      	mov	sl, r3
 8002af4:	e68e      	b.n	8002814 <__aeabi_dmul+0x214>
 8002af6:	f000 fd63 	bl	80035c0 <__clzsi2>
 8002afa:	0002      	movs	r2, r0
 8002afc:	0003      	movs	r3, r0
 8002afe:	3215      	adds	r2, #21
 8002b00:	3320      	adds	r3, #32
 8002b02:	2a1c      	cmp	r2, #28
 8002b04:	dc00      	bgt.n	8002b08 <__aeabi_dmul+0x508>
 8002b06:	e64e      	b.n	80027a6 <__aeabi_dmul+0x1a6>
 8002b08:	0002      	movs	r2, r0
 8002b0a:	0034      	movs	r4, r6
 8002b0c:	3a08      	subs	r2, #8
 8002b0e:	2000      	movs	r0, #0
 8002b10:	4094      	lsls	r4, r2
 8002b12:	e652      	b.n	80027ba <__aeabi_dmul+0x1ba>
 8002b14:	9301      	str	r3, [sp, #4]
 8002b16:	e604      	b.n	8002722 <__aeabi_dmul+0x122>
 8002b18:	4b1c      	ldr	r3, [pc, #112]	@ (8002b8c <__aeabi_dmul+0x58c>)
 8002b1a:	0021      	movs	r1, r4
 8002b1c:	469c      	mov	ip, r3
 8002b1e:	0003      	movs	r3, r0
 8002b20:	9d01      	ldr	r5, [sp, #4]
 8002b22:	40d3      	lsrs	r3, r2
 8002b24:	4465      	add	r5, ip
 8002b26:	40a9      	lsls	r1, r5
 8002b28:	4319      	orrs	r1, r3
 8002b2a:	0003      	movs	r3, r0
 8002b2c:	40ab      	lsls	r3, r5
 8002b2e:	1e58      	subs	r0, r3, #1
 8002b30:	4183      	sbcs	r3, r0
 8002b32:	4319      	orrs	r1, r3
 8002b34:	0008      	movs	r0, r1
 8002b36:	40d4      	lsrs	r4, r2
 8002b38:	074b      	lsls	r3, r1, #29
 8002b3a:	d009      	beq.n	8002b50 <__aeabi_dmul+0x550>
 8002b3c:	230f      	movs	r3, #15
 8002b3e:	400b      	ands	r3, r1
 8002b40:	2b04      	cmp	r3, #4
 8002b42:	d005      	beq.n	8002b50 <__aeabi_dmul+0x550>
 8002b44:	1d0b      	adds	r3, r1, #4
 8002b46:	428b      	cmp	r3, r1
 8002b48:	4180      	sbcs	r0, r0
 8002b4a:	4240      	negs	r0, r0
 8002b4c:	1824      	adds	r4, r4, r0
 8002b4e:	0018      	movs	r0, r3
 8002b50:	0223      	lsls	r3, r4, #8
 8002b52:	d400      	bmi.n	8002b56 <__aeabi_dmul+0x556>
 8002b54:	e6d6      	b.n	8002904 <__aeabi_dmul+0x304>
 8002b56:	2301      	movs	r3, #1
 8002b58:	2400      	movs	r4, #0
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	e5a6      	b.n	80026ac <__aeabi_dmul+0xac>
 8002b5e:	290f      	cmp	r1, #15
 8002b60:	d1aa      	bne.n	8002ab8 <__aeabi_dmul+0x4b8>
 8002b62:	2380      	movs	r3, #128	@ 0x80
 8002b64:	4652      	mov	r2, sl
 8002b66:	031b      	lsls	r3, r3, #12
 8002b68:	421a      	tst	r2, r3
 8002b6a:	d0a9      	beq.n	8002ac0 <__aeabi_dmul+0x4c0>
 8002b6c:	421c      	tst	r4, r3
 8002b6e:	d1a7      	bne.n	8002ac0 <__aeabi_dmul+0x4c0>
 8002b70:	431c      	orrs	r4, r3
 8002b72:	9b00      	ldr	r3, [sp, #0]
 8002b74:	0002      	movs	r2, r0
 8002b76:	469b      	mov	fp, r3
 8002b78:	4b03      	ldr	r3, [pc, #12]	@ (8002b88 <__aeabi_dmul+0x588>)
 8002b7a:	e597      	b.n	80026ac <__aeabi_dmul+0xac>
 8002b7c:	2400      	movs	r4, #0
 8002b7e:	e6c1      	b.n	8002904 <__aeabi_dmul+0x304>
 8002b80:	2400      	movs	r4, #0
 8002b82:	4b01      	ldr	r3, [pc, #4]	@ (8002b88 <__aeabi_dmul+0x588>)
 8002b84:	0022      	movs	r2, r4
 8002b86:	e591      	b.n	80026ac <__aeabi_dmul+0xac>
 8002b88:	000007ff 	.word	0x000007ff
 8002b8c:	0000041e 	.word	0x0000041e

08002b90 <__aeabi_dsub>:
 8002b90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b92:	464e      	mov	r6, r9
 8002b94:	4645      	mov	r5, r8
 8002b96:	46de      	mov	lr, fp
 8002b98:	4657      	mov	r7, sl
 8002b9a:	b5e0      	push	{r5, r6, r7, lr}
 8002b9c:	b085      	sub	sp, #20
 8002b9e:	9000      	str	r0, [sp, #0]
 8002ba0:	9101      	str	r1, [sp, #4]
 8002ba2:	030c      	lsls	r4, r1, #12
 8002ba4:	004f      	lsls	r7, r1, #1
 8002ba6:	0fce      	lsrs	r6, r1, #31
 8002ba8:	0a61      	lsrs	r1, r4, #9
 8002baa:	9c00      	ldr	r4, [sp, #0]
 8002bac:	46b0      	mov	r8, r6
 8002bae:	0f64      	lsrs	r4, r4, #29
 8002bb0:	430c      	orrs	r4, r1
 8002bb2:	9900      	ldr	r1, [sp, #0]
 8002bb4:	0d7f      	lsrs	r7, r7, #21
 8002bb6:	00c8      	lsls	r0, r1, #3
 8002bb8:	0011      	movs	r1, r2
 8002bba:	001a      	movs	r2, r3
 8002bbc:	031b      	lsls	r3, r3, #12
 8002bbe:	469c      	mov	ip, r3
 8002bc0:	9100      	str	r1, [sp, #0]
 8002bc2:	9201      	str	r2, [sp, #4]
 8002bc4:	0051      	lsls	r1, r2, #1
 8002bc6:	0d4b      	lsrs	r3, r1, #21
 8002bc8:	4699      	mov	r9, r3
 8002bca:	9b01      	ldr	r3, [sp, #4]
 8002bcc:	9d00      	ldr	r5, [sp, #0]
 8002bce:	0fd9      	lsrs	r1, r3, #31
 8002bd0:	4663      	mov	r3, ip
 8002bd2:	0f6a      	lsrs	r2, r5, #29
 8002bd4:	0a5b      	lsrs	r3, r3, #9
 8002bd6:	4313      	orrs	r3, r2
 8002bd8:	00ea      	lsls	r2, r5, #3
 8002bda:	4694      	mov	ip, r2
 8002bdc:	4693      	mov	fp, r2
 8002bde:	4ac1      	ldr	r2, [pc, #772]	@ (8002ee4 <__aeabi_dsub+0x354>)
 8002be0:	9003      	str	r0, [sp, #12]
 8002be2:	9302      	str	r3, [sp, #8]
 8002be4:	4591      	cmp	r9, r2
 8002be6:	d100      	bne.n	8002bea <__aeabi_dsub+0x5a>
 8002be8:	e0cd      	b.n	8002d86 <__aeabi_dsub+0x1f6>
 8002bea:	2501      	movs	r5, #1
 8002bec:	4069      	eors	r1, r5
 8002bee:	464d      	mov	r5, r9
 8002bf0:	1b7d      	subs	r5, r7, r5
 8002bf2:	46aa      	mov	sl, r5
 8002bf4:	428e      	cmp	r6, r1
 8002bf6:	d100      	bne.n	8002bfa <__aeabi_dsub+0x6a>
 8002bf8:	e080      	b.n	8002cfc <__aeabi_dsub+0x16c>
 8002bfa:	2d00      	cmp	r5, #0
 8002bfc:	dc00      	bgt.n	8002c00 <__aeabi_dsub+0x70>
 8002bfe:	e335      	b.n	800326c <__aeabi_dsub+0x6dc>
 8002c00:	4649      	mov	r1, r9
 8002c02:	2900      	cmp	r1, #0
 8002c04:	d100      	bne.n	8002c08 <__aeabi_dsub+0x78>
 8002c06:	e0df      	b.n	8002dc8 <__aeabi_dsub+0x238>
 8002c08:	4297      	cmp	r7, r2
 8002c0a:	d100      	bne.n	8002c0e <__aeabi_dsub+0x7e>
 8002c0c:	e194      	b.n	8002f38 <__aeabi_dsub+0x3a8>
 8002c0e:	4652      	mov	r2, sl
 8002c10:	2501      	movs	r5, #1
 8002c12:	2a38      	cmp	r2, #56	@ 0x38
 8002c14:	dc19      	bgt.n	8002c4a <__aeabi_dsub+0xba>
 8002c16:	2280      	movs	r2, #128	@ 0x80
 8002c18:	9b02      	ldr	r3, [sp, #8]
 8002c1a:	0412      	lsls	r2, r2, #16
 8002c1c:	4313      	orrs	r3, r2
 8002c1e:	9302      	str	r3, [sp, #8]
 8002c20:	4652      	mov	r2, sl
 8002c22:	2a1f      	cmp	r2, #31
 8002c24:	dd00      	ble.n	8002c28 <__aeabi_dsub+0x98>
 8002c26:	e1e3      	b.n	8002ff0 <__aeabi_dsub+0x460>
 8002c28:	4653      	mov	r3, sl
 8002c2a:	2220      	movs	r2, #32
 8002c2c:	4661      	mov	r1, ip
 8002c2e:	9d02      	ldr	r5, [sp, #8]
 8002c30:	1ad2      	subs	r2, r2, r3
 8002c32:	4095      	lsls	r5, r2
 8002c34:	40d9      	lsrs	r1, r3
 8002c36:	430d      	orrs	r5, r1
 8002c38:	4661      	mov	r1, ip
 8002c3a:	4091      	lsls	r1, r2
 8002c3c:	000a      	movs	r2, r1
 8002c3e:	1e51      	subs	r1, r2, #1
 8002c40:	418a      	sbcs	r2, r1
 8002c42:	4315      	orrs	r5, r2
 8002c44:	9a02      	ldr	r2, [sp, #8]
 8002c46:	40da      	lsrs	r2, r3
 8002c48:	1aa4      	subs	r4, r4, r2
 8002c4a:	1b45      	subs	r5, r0, r5
 8002c4c:	42a8      	cmp	r0, r5
 8002c4e:	4180      	sbcs	r0, r0
 8002c50:	4240      	negs	r0, r0
 8002c52:	1a24      	subs	r4, r4, r0
 8002c54:	0223      	lsls	r3, r4, #8
 8002c56:	d400      	bmi.n	8002c5a <__aeabi_dsub+0xca>
 8002c58:	e13d      	b.n	8002ed6 <__aeabi_dsub+0x346>
 8002c5a:	0264      	lsls	r4, r4, #9
 8002c5c:	0a64      	lsrs	r4, r4, #9
 8002c5e:	2c00      	cmp	r4, #0
 8002c60:	d100      	bne.n	8002c64 <__aeabi_dsub+0xd4>
 8002c62:	e147      	b.n	8002ef4 <__aeabi_dsub+0x364>
 8002c64:	0020      	movs	r0, r4
 8002c66:	f000 fcab 	bl	80035c0 <__clzsi2>
 8002c6a:	0003      	movs	r3, r0
 8002c6c:	3b08      	subs	r3, #8
 8002c6e:	2120      	movs	r1, #32
 8002c70:	0028      	movs	r0, r5
 8002c72:	1aca      	subs	r2, r1, r3
 8002c74:	40d0      	lsrs	r0, r2
 8002c76:	409c      	lsls	r4, r3
 8002c78:	0002      	movs	r2, r0
 8002c7a:	409d      	lsls	r5, r3
 8002c7c:	4322      	orrs	r2, r4
 8002c7e:	429f      	cmp	r7, r3
 8002c80:	dd00      	ble.n	8002c84 <__aeabi_dsub+0xf4>
 8002c82:	e177      	b.n	8002f74 <__aeabi_dsub+0x3e4>
 8002c84:	1bd8      	subs	r0, r3, r7
 8002c86:	3001      	adds	r0, #1
 8002c88:	1a09      	subs	r1, r1, r0
 8002c8a:	002c      	movs	r4, r5
 8002c8c:	408d      	lsls	r5, r1
 8002c8e:	40c4      	lsrs	r4, r0
 8002c90:	1e6b      	subs	r3, r5, #1
 8002c92:	419d      	sbcs	r5, r3
 8002c94:	0013      	movs	r3, r2
 8002c96:	40c2      	lsrs	r2, r0
 8002c98:	408b      	lsls	r3, r1
 8002c9a:	4325      	orrs	r5, r4
 8002c9c:	2700      	movs	r7, #0
 8002c9e:	0014      	movs	r4, r2
 8002ca0:	431d      	orrs	r5, r3
 8002ca2:	076b      	lsls	r3, r5, #29
 8002ca4:	d009      	beq.n	8002cba <__aeabi_dsub+0x12a>
 8002ca6:	230f      	movs	r3, #15
 8002ca8:	402b      	ands	r3, r5
 8002caa:	2b04      	cmp	r3, #4
 8002cac:	d005      	beq.n	8002cba <__aeabi_dsub+0x12a>
 8002cae:	1d2b      	adds	r3, r5, #4
 8002cb0:	42ab      	cmp	r3, r5
 8002cb2:	41ad      	sbcs	r5, r5
 8002cb4:	426d      	negs	r5, r5
 8002cb6:	1964      	adds	r4, r4, r5
 8002cb8:	001d      	movs	r5, r3
 8002cba:	0223      	lsls	r3, r4, #8
 8002cbc:	d400      	bmi.n	8002cc0 <__aeabi_dsub+0x130>
 8002cbe:	e140      	b.n	8002f42 <__aeabi_dsub+0x3b2>
 8002cc0:	4a88      	ldr	r2, [pc, #544]	@ (8002ee4 <__aeabi_dsub+0x354>)
 8002cc2:	3701      	adds	r7, #1
 8002cc4:	4297      	cmp	r7, r2
 8002cc6:	d100      	bne.n	8002cca <__aeabi_dsub+0x13a>
 8002cc8:	e101      	b.n	8002ece <__aeabi_dsub+0x33e>
 8002cca:	2601      	movs	r6, #1
 8002ccc:	4643      	mov	r3, r8
 8002cce:	4986      	ldr	r1, [pc, #536]	@ (8002ee8 <__aeabi_dsub+0x358>)
 8002cd0:	08ed      	lsrs	r5, r5, #3
 8002cd2:	4021      	ands	r1, r4
 8002cd4:	074a      	lsls	r2, r1, #29
 8002cd6:	432a      	orrs	r2, r5
 8002cd8:	057c      	lsls	r4, r7, #21
 8002cda:	024d      	lsls	r5, r1, #9
 8002cdc:	0b2d      	lsrs	r5, r5, #12
 8002cde:	0d64      	lsrs	r4, r4, #21
 8002ce0:	401e      	ands	r6, r3
 8002ce2:	0524      	lsls	r4, r4, #20
 8002ce4:	432c      	orrs	r4, r5
 8002ce6:	07f6      	lsls	r6, r6, #31
 8002ce8:	4334      	orrs	r4, r6
 8002cea:	0010      	movs	r0, r2
 8002cec:	0021      	movs	r1, r4
 8002cee:	b005      	add	sp, #20
 8002cf0:	bcf0      	pop	{r4, r5, r6, r7}
 8002cf2:	46bb      	mov	fp, r7
 8002cf4:	46b2      	mov	sl, r6
 8002cf6:	46a9      	mov	r9, r5
 8002cf8:	46a0      	mov	r8, r4
 8002cfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002cfc:	2d00      	cmp	r5, #0
 8002cfe:	dc00      	bgt.n	8002d02 <__aeabi_dsub+0x172>
 8002d00:	e2d0      	b.n	80032a4 <__aeabi_dsub+0x714>
 8002d02:	4649      	mov	r1, r9
 8002d04:	2900      	cmp	r1, #0
 8002d06:	d000      	beq.n	8002d0a <__aeabi_dsub+0x17a>
 8002d08:	e0d4      	b.n	8002eb4 <__aeabi_dsub+0x324>
 8002d0a:	4661      	mov	r1, ip
 8002d0c:	9b02      	ldr	r3, [sp, #8]
 8002d0e:	4319      	orrs	r1, r3
 8002d10:	d100      	bne.n	8002d14 <__aeabi_dsub+0x184>
 8002d12:	e12b      	b.n	8002f6c <__aeabi_dsub+0x3dc>
 8002d14:	1e69      	subs	r1, r5, #1
 8002d16:	2d01      	cmp	r5, #1
 8002d18:	d100      	bne.n	8002d1c <__aeabi_dsub+0x18c>
 8002d1a:	e1d9      	b.n	80030d0 <__aeabi_dsub+0x540>
 8002d1c:	4295      	cmp	r5, r2
 8002d1e:	d100      	bne.n	8002d22 <__aeabi_dsub+0x192>
 8002d20:	e10a      	b.n	8002f38 <__aeabi_dsub+0x3a8>
 8002d22:	2501      	movs	r5, #1
 8002d24:	2938      	cmp	r1, #56	@ 0x38
 8002d26:	dc17      	bgt.n	8002d58 <__aeabi_dsub+0x1c8>
 8002d28:	468a      	mov	sl, r1
 8002d2a:	4653      	mov	r3, sl
 8002d2c:	2b1f      	cmp	r3, #31
 8002d2e:	dd00      	ble.n	8002d32 <__aeabi_dsub+0x1a2>
 8002d30:	e1e7      	b.n	8003102 <__aeabi_dsub+0x572>
 8002d32:	2220      	movs	r2, #32
 8002d34:	1ad2      	subs	r2, r2, r3
 8002d36:	9b02      	ldr	r3, [sp, #8]
 8002d38:	4661      	mov	r1, ip
 8002d3a:	4093      	lsls	r3, r2
 8002d3c:	001d      	movs	r5, r3
 8002d3e:	4653      	mov	r3, sl
 8002d40:	40d9      	lsrs	r1, r3
 8002d42:	4663      	mov	r3, ip
 8002d44:	4093      	lsls	r3, r2
 8002d46:	001a      	movs	r2, r3
 8002d48:	430d      	orrs	r5, r1
 8002d4a:	1e51      	subs	r1, r2, #1
 8002d4c:	418a      	sbcs	r2, r1
 8002d4e:	4653      	mov	r3, sl
 8002d50:	4315      	orrs	r5, r2
 8002d52:	9a02      	ldr	r2, [sp, #8]
 8002d54:	40da      	lsrs	r2, r3
 8002d56:	18a4      	adds	r4, r4, r2
 8002d58:	182d      	adds	r5, r5, r0
 8002d5a:	4285      	cmp	r5, r0
 8002d5c:	4180      	sbcs	r0, r0
 8002d5e:	4240      	negs	r0, r0
 8002d60:	1824      	adds	r4, r4, r0
 8002d62:	0223      	lsls	r3, r4, #8
 8002d64:	d400      	bmi.n	8002d68 <__aeabi_dsub+0x1d8>
 8002d66:	e0b6      	b.n	8002ed6 <__aeabi_dsub+0x346>
 8002d68:	4b5e      	ldr	r3, [pc, #376]	@ (8002ee4 <__aeabi_dsub+0x354>)
 8002d6a:	3701      	adds	r7, #1
 8002d6c:	429f      	cmp	r7, r3
 8002d6e:	d100      	bne.n	8002d72 <__aeabi_dsub+0x1e2>
 8002d70:	e0ad      	b.n	8002ece <__aeabi_dsub+0x33e>
 8002d72:	2101      	movs	r1, #1
 8002d74:	4b5c      	ldr	r3, [pc, #368]	@ (8002ee8 <__aeabi_dsub+0x358>)
 8002d76:	086a      	lsrs	r2, r5, #1
 8002d78:	401c      	ands	r4, r3
 8002d7a:	4029      	ands	r1, r5
 8002d7c:	430a      	orrs	r2, r1
 8002d7e:	07e5      	lsls	r5, r4, #31
 8002d80:	4315      	orrs	r5, r2
 8002d82:	0864      	lsrs	r4, r4, #1
 8002d84:	e78d      	b.n	8002ca2 <__aeabi_dsub+0x112>
 8002d86:	4a59      	ldr	r2, [pc, #356]	@ (8002eec <__aeabi_dsub+0x35c>)
 8002d88:	9b02      	ldr	r3, [sp, #8]
 8002d8a:	4692      	mov	sl, r2
 8002d8c:	4662      	mov	r2, ip
 8002d8e:	44ba      	add	sl, r7
 8002d90:	431a      	orrs	r2, r3
 8002d92:	d02c      	beq.n	8002dee <__aeabi_dsub+0x25e>
 8002d94:	428e      	cmp	r6, r1
 8002d96:	d02e      	beq.n	8002df6 <__aeabi_dsub+0x266>
 8002d98:	4652      	mov	r2, sl
 8002d9a:	2a00      	cmp	r2, #0
 8002d9c:	d060      	beq.n	8002e60 <__aeabi_dsub+0x2d0>
 8002d9e:	2f00      	cmp	r7, #0
 8002da0:	d100      	bne.n	8002da4 <__aeabi_dsub+0x214>
 8002da2:	e0db      	b.n	8002f5c <__aeabi_dsub+0x3cc>
 8002da4:	4663      	mov	r3, ip
 8002da6:	000e      	movs	r6, r1
 8002da8:	9c02      	ldr	r4, [sp, #8]
 8002daa:	08d8      	lsrs	r0, r3, #3
 8002dac:	0762      	lsls	r2, r4, #29
 8002dae:	4302      	orrs	r2, r0
 8002db0:	08e4      	lsrs	r4, r4, #3
 8002db2:	0013      	movs	r3, r2
 8002db4:	4323      	orrs	r3, r4
 8002db6:	d100      	bne.n	8002dba <__aeabi_dsub+0x22a>
 8002db8:	e254      	b.n	8003264 <__aeabi_dsub+0x6d4>
 8002dba:	2580      	movs	r5, #128	@ 0x80
 8002dbc:	032d      	lsls	r5, r5, #12
 8002dbe:	4325      	orrs	r5, r4
 8002dc0:	032d      	lsls	r5, r5, #12
 8002dc2:	4c48      	ldr	r4, [pc, #288]	@ (8002ee4 <__aeabi_dsub+0x354>)
 8002dc4:	0b2d      	lsrs	r5, r5, #12
 8002dc6:	e78c      	b.n	8002ce2 <__aeabi_dsub+0x152>
 8002dc8:	4661      	mov	r1, ip
 8002dca:	9b02      	ldr	r3, [sp, #8]
 8002dcc:	4319      	orrs	r1, r3
 8002dce:	d100      	bne.n	8002dd2 <__aeabi_dsub+0x242>
 8002dd0:	e0cc      	b.n	8002f6c <__aeabi_dsub+0x3dc>
 8002dd2:	0029      	movs	r1, r5
 8002dd4:	3901      	subs	r1, #1
 8002dd6:	2d01      	cmp	r5, #1
 8002dd8:	d100      	bne.n	8002ddc <__aeabi_dsub+0x24c>
 8002dda:	e188      	b.n	80030ee <__aeabi_dsub+0x55e>
 8002ddc:	4295      	cmp	r5, r2
 8002dde:	d100      	bne.n	8002de2 <__aeabi_dsub+0x252>
 8002de0:	e0aa      	b.n	8002f38 <__aeabi_dsub+0x3a8>
 8002de2:	2501      	movs	r5, #1
 8002de4:	2938      	cmp	r1, #56	@ 0x38
 8002de6:	dd00      	ble.n	8002dea <__aeabi_dsub+0x25a>
 8002de8:	e72f      	b.n	8002c4a <__aeabi_dsub+0xba>
 8002dea:	468a      	mov	sl, r1
 8002dec:	e718      	b.n	8002c20 <__aeabi_dsub+0x90>
 8002dee:	2201      	movs	r2, #1
 8002df0:	4051      	eors	r1, r2
 8002df2:	428e      	cmp	r6, r1
 8002df4:	d1d0      	bne.n	8002d98 <__aeabi_dsub+0x208>
 8002df6:	4653      	mov	r3, sl
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d100      	bne.n	8002dfe <__aeabi_dsub+0x26e>
 8002dfc:	e0be      	b.n	8002f7c <__aeabi_dsub+0x3ec>
 8002dfe:	2f00      	cmp	r7, #0
 8002e00:	d000      	beq.n	8002e04 <__aeabi_dsub+0x274>
 8002e02:	e138      	b.n	8003076 <__aeabi_dsub+0x4e6>
 8002e04:	46ca      	mov	sl, r9
 8002e06:	0022      	movs	r2, r4
 8002e08:	4302      	orrs	r2, r0
 8002e0a:	d100      	bne.n	8002e0e <__aeabi_dsub+0x27e>
 8002e0c:	e1e2      	b.n	80031d4 <__aeabi_dsub+0x644>
 8002e0e:	4653      	mov	r3, sl
 8002e10:	1e59      	subs	r1, r3, #1
 8002e12:	2b01      	cmp	r3, #1
 8002e14:	d100      	bne.n	8002e18 <__aeabi_dsub+0x288>
 8002e16:	e20d      	b.n	8003234 <__aeabi_dsub+0x6a4>
 8002e18:	4a32      	ldr	r2, [pc, #200]	@ (8002ee4 <__aeabi_dsub+0x354>)
 8002e1a:	4592      	cmp	sl, r2
 8002e1c:	d100      	bne.n	8002e20 <__aeabi_dsub+0x290>
 8002e1e:	e1d2      	b.n	80031c6 <__aeabi_dsub+0x636>
 8002e20:	2701      	movs	r7, #1
 8002e22:	2938      	cmp	r1, #56	@ 0x38
 8002e24:	dc13      	bgt.n	8002e4e <__aeabi_dsub+0x2be>
 8002e26:	291f      	cmp	r1, #31
 8002e28:	dd00      	ble.n	8002e2c <__aeabi_dsub+0x29c>
 8002e2a:	e1ee      	b.n	800320a <__aeabi_dsub+0x67a>
 8002e2c:	2220      	movs	r2, #32
 8002e2e:	9b02      	ldr	r3, [sp, #8]
 8002e30:	1a52      	subs	r2, r2, r1
 8002e32:	0025      	movs	r5, r4
 8002e34:	0007      	movs	r7, r0
 8002e36:	469a      	mov	sl, r3
 8002e38:	40cc      	lsrs	r4, r1
 8002e3a:	4090      	lsls	r0, r2
 8002e3c:	4095      	lsls	r5, r2
 8002e3e:	40cf      	lsrs	r7, r1
 8002e40:	44a2      	add	sl, r4
 8002e42:	1e42      	subs	r2, r0, #1
 8002e44:	4190      	sbcs	r0, r2
 8002e46:	4653      	mov	r3, sl
 8002e48:	432f      	orrs	r7, r5
 8002e4a:	4307      	orrs	r7, r0
 8002e4c:	9302      	str	r3, [sp, #8]
 8002e4e:	003d      	movs	r5, r7
 8002e50:	4465      	add	r5, ip
 8002e52:	4565      	cmp	r5, ip
 8002e54:	4192      	sbcs	r2, r2
 8002e56:	9b02      	ldr	r3, [sp, #8]
 8002e58:	4252      	negs	r2, r2
 8002e5a:	464f      	mov	r7, r9
 8002e5c:	18d4      	adds	r4, r2, r3
 8002e5e:	e780      	b.n	8002d62 <__aeabi_dsub+0x1d2>
 8002e60:	4a23      	ldr	r2, [pc, #140]	@ (8002ef0 <__aeabi_dsub+0x360>)
 8002e62:	1c7d      	adds	r5, r7, #1
 8002e64:	4215      	tst	r5, r2
 8002e66:	d000      	beq.n	8002e6a <__aeabi_dsub+0x2da>
 8002e68:	e0aa      	b.n	8002fc0 <__aeabi_dsub+0x430>
 8002e6a:	4662      	mov	r2, ip
 8002e6c:	0025      	movs	r5, r4
 8002e6e:	9b02      	ldr	r3, [sp, #8]
 8002e70:	4305      	orrs	r5, r0
 8002e72:	431a      	orrs	r2, r3
 8002e74:	2f00      	cmp	r7, #0
 8002e76:	d000      	beq.n	8002e7a <__aeabi_dsub+0x2ea>
 8002e78:	e0f5      	b.n	8003066 <__aeabi_dsub+0x4d6>
 8002e7a:	2d00      	cmp	r5, #0
 8002e7c:	d100      	bne.n	8002e80 <__aeabi_dsub+0x2f0>
 8002e7e:	e16b      	b.n	8003158 <__aeabi_dsub+0x5c8>
 8002e80:	2a00      	cmp	r2, #0
 8002e82:	d100      	bne.n	8002e86 <__aeabi_dsub+0x2f6>
 8002e84:	e152      	b.n	800312c <__aeabi_dsub+0x59c>
 8002e86:	4663      	mov	r3, ip
 8002e88:	1ac5      	subs	r5, r0, r3
 8002e8a:	9b02      	ldr	r3, [sp, #8]
 8002e8c:	1ae2      	subs	r2, r4, r3
 8002e8e:	42a8      	cmp	r0, r5
 8002e90:	419b      	sbcs	r3, r3
 8002e92:	425b      	negs	r3, r3
 8002e94:	1ad3      	subs	r3, r2, r3
 8002e96:	021a      	lsls	r2, r3, #8
 8002e98:	d400      	bmi.n	8002e9c <__aeabi_dsub+0x30c>
 8002e9a:	e1d5      	b.n	8003248 <__aeabi_dsub+0x6b8>
 8002e9c:	4663      	mov	r3, ip
 8002e9e:	1a1d      	subs	r5, r3, r0
 8002ea0:	45ac      	cmp	ip, r5
 8002ea2:	4192      	sbcs	r2, r2
 8002ea4:	2601      	movs	r6, #1
 8002ea6:	9b02      	ldr	r3, [sp, #8]
 8002ea8:	4252      	negs	r2, r2
 8002eaa:	1b1c      	subs	r4, r3, r4
 8002eac:	4688      	mov	r8, r1
 8002eae:	1aa4      	subs	r4, r4, r2
 8002eb0:	400e      	ands	r6, r1
 8002eb2:	e6f6      	b.n	8002ca2 <__aeabi_dsub+0x112>
 8002eb4:	4297      	cmp	r7, r2
 8002eb6:	d03f      	beq.n	8002f38 <__aeabi_dsub+0x3a8>
 8002eb8:	4652      	mov	r2, sl
 8002eba:	2501      	movs	r5, #1
 8002ebc:	2a38      	cmp	r2, #56	@ 0x38
 8002ebe:	dd00      	ble.n	8002ec2 <__aeabi_dsub+0x332>
 8002ec0:	e74a      	b.n	8002d58 <__aeabi_dsub+0x1c8>
 8002ec2:	2280      	movs	r2, #128	@ 0x80
 8002ec4:	9b02      	ldr	r3, [sp, #8]
 8002ec6:	0412      	lsls	r2, r2, #16
 8002ec8:	4313      	orrs	r3, r2
 8002eca:	9302      	str	r3, [sp, #8]
 8002ecc:	e72d      	b.n	8002d2a <__aeabi_dsub+0x19a>
 8002ece:	003c      	movs	r4, r7
 8002ed0:	2500      	movs	r5, #0
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	e705      	b.n	8002ce2 <__aeabi_dsub+0x152>
 8002ed6:	2307      	movs	r3, #7
 8002ed8:	402b      	ands	r3, r5
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d000      	beq.n	8002ee0 <__aeabi_dsub+0x350>
 8002ede:	e6e2      	b.n	8002ca6 <__aeabi_dsub+0x116>
 8002ee0:	e06b      	b.n	8002fba <__aeabi_dsub+0x42a>
 8002ee2:	46c0      	nop			@ (mov r8, r8)
 8002ee4:	000007ff 	.word	0x000007ff
 8002ee8:	ff7fffff 	.word	0xff7fffff
 8002eec:	fffff801 	.word	0xfffff801
 8002ef0:	000007fe 	.word	0x000007fe
 8002ef4:	0028      	movs	r0, r5
 8002ef6:	f000 fb63 	bl	80035c0 <__clzsi2>
 8002efa:	0003      	movs	r3, r0
 8002efc:	3318      	adds	r3, #24
 8002efe:	2b1f      	cmp	r3, #31
 8002f00:	dc00      	bgt.n	8002f04 <__aeabi_dsub+0x374>
 8002f02:	e6b4      	b.n	8002c6e <__aeabi_dsub+0xde>
 8002f04:	002a      	movs	r2, r5
 8002f06:	3808      	subs	r0, #8
 8002f08:	4082      	lsls	r2, r0
 8002f0a:	429f      	cmp	r7, r3
 8002f0c:	dd00      	ble.n	8002f10 <__aeabi_dsub+0x380>
 8002f0e:	e0b9      	b.n	8003084 <__aeabi_dsub+0x4f4>
 8002f10:	1bdb      	subs	r3, r3, r7
 8002f12:	1c58      	adds	r0, r3, #1
 8002f14:	281f      	cmp	r0, #31
 8002f16:	dc00      	bgt.n	8002f1a <__aeabi_dsub+0x38a>
 8002f18:	e1a0      	b.n	800325c <__aeabi_dsub+0x6cc>
 8002f1a:	0015      	movs	r5, r2
 8002f1c:	3b1f      	subs	r3, #31
 8002f1e:	40dd      	lsrs	r5, r3
 8002f20:	2820      	cmp	r0, #32
 8002f22:	d005      	beq.n	8002f30 <__aeabi_dsub+0x3a0>
 8002f24:	2340      	movs	r3, #64	@ 0x40
 8002f26:	1a1b      	subs	r3, r3, r0
 8002f28:	409a      	lsls	r2, r3
 8002f2a:	1e53      	subs	r3, r2, #1
 8002f2c:	419a      	sbcs	r2, r3
 8002f2e:	4315      	orrs	r5, r2
 8002f30:	2307      	movs	r3, #7
 8002f32:	2700      	movs	r7, #0
 8002f34:	402b      	ands	r3, r5
 8002f36:	e7d0      	b.n	8002eda <__aeabi_dsub+0x34a>
 8002f38:	08c0      	lsrs	r0, r0, #3
 8002f3a:	0762      	lsls	r2, r4, #29
 8002f3c:	4302      	orrs	r2, r0
 8002f3e:	08e4      	lsrs	r4, r4, #3
 8002f40:	e737      	b.n	8002db2 <__aeabi_dsub+0x222>
 8002f42:	08ea      	lsrs	r2, r5, #3
 8002f44:	0763      	lsls	r3, r4, #29
 8002f46:	431a      	orrs	r2, r3
 8002f48:	4bd3      	ldr	r3, [pc, #844]	@ (8003298 <__aeabi_dsub+0x708>)
 8002f4a:	08e4      	lsrs	r4, r4, #3
 8002f4c:	429f      	cmp	r7, r3
 8002f4e:	d100      	bne.n	8002f52 <__aeabi_dsub+0x3c2>
 8002f50:	e72f      	b.n	8002db2 <__aeabi_dsub+0x222>
 8002f52:	0324      	lsls	r4, r4, #12
 8002f54:	0b25      	lsrs	r5, r4, #12
 8002f56:	057c      	lsls	r4, r7, #21
 8002f58:	0d64      	lsrs	r4, r4, #21
 8002f5a:	e6c2      	b.n	8002ce2 <__aeabi_dsub+0x152>
 8002f5c:	46ca      	mov	sl, r9
 8002f5e:	0022      	movs	r2, r4
 8002f60:	4302      	orrs	r2, r0
 8002f62:	d158      	bne.n	8003016 <__aeabi_dsub+0x486>
 8002f64:	4663      	mov	r3, ip
 8002f66:	000e      	movs	r6, r1
 8002f68:	9c02      	ldr	r4, [sp, #8]
 8002f6a:	9303      	str	r3, [sp, #12]
 8002f6c:	9b03      	ldr	r3, [sp, #12]
 8002f6e:	4657      	mov	r7, sl
 8002f70:	08da      	lsrs	r2, r3, #3
 8002f72:	e7e7      	b.n	8002f44 <__aeabi_dsub+0x3b4>
 8002f74:	4cc9      	ldr	r4, [pc, #804]	@ (800329c <__aeabi_dsub+0x70c>)
 8002f76:	1aff      	subs	r7, r7, r3
 8002f78:	4014      	ands	r4, r2
 8002f7a:	e692      	b.n	8002ca2 <__aeabi_dsub+0x112>
 8002f7c:	4dc8      	ldr	r5, [pc, #800]	@ (80032a0 <__aeabi_dsub+0x710>)
 8002f7e:	1c7a      	adds	r2, r7, #1
 8002f80:	422a      	tst	r2, r5
 8002f82:	d000      	beq.n	8002f86 <__aeabi_dsub+0x3f6>
 8002f84:	e084      	b.n	8003090 <__aeabi_dsub+0x500>
 8002f86:	0022      	movs	r2, r4
 8002f88:	4302      	orrs	r2, r0
 8002f8a:	2f00      	cmp	r7, #0
 8002f8c:	d000      	beq.n	8002f90 <__aeabi_dsub+0x400>
 8002f8e:	e0ef      	b.n	8003170 <__aeabi_dsub+0x5e0>
 8002f90:	2a00      	cmp	r2, #0
 8002f92:	d100      	bne.n	8002f96 <__aeabi_dsub+0x406>
 8002f94:	e0e5      	b.n	8003162 <__aeabi_dsub+0x5d2>
 8002f96:	4662      	mov	r2, ip
 8002f98:	9902      	ldr	r1, [sp, #8]
 8002f9a:	430a      	orrs	r2, r1
 8002f9c:	d100      	bne.n	8002fa0 <__aeabi_dsub+0x410>
 8002f9e:	e0c5      	b.n	800312c <__aeabi_dsub+0x59c>
 8002fa0:	4663      	mov	r3, ip
 8002fa2:	18c5      	adds	r5, r0, r3
 8002fa4:	468c      	mov	ip, r1
 8002fa6:	4285      	cmp	r5, r0
 8002fa8:	4180      	sbcs	r0, r0
 8002faa:	4464      	add	r4, ip
 8002fac:	4240      	negs	r0, r0
 8002fae:	1824      	adds	r4, r4, r0
 8002fb0:	0223      	lsls	r3, r4, #8
 8002fb2:	d502      	bpl.n	8002fba <__aeabi_dsub+0x42a>
 8002fb4:	4bb9      	ldr	r3, [pc, #740]	@ (800329c <__aeabi_dsub+0x70c>)
 8002fb6:	3701      	adds	r7, #1
 8002fb8:	401c      	ands	r4, r3
 8002fba:	46ba      	mov	sl, r7
 8002fbc:	9503      	str	r5, [sp, #12]
 8002fbe:	e7d5      	b.n	8002f6c <__aeabi_dsub+0x3dc>
 8002fc0:	4662      	mov	r2, ip
 8002fc2:	1a85      	subs	r5, r0, r2
 8002fc4:	42a8      	cmp	r0, r5
 8002fc6:	4192      	sbcs	r2, r2
 8002fc8:	4252      	negs	r2, r2
 8002fca:	4691      	mov	r9, r2
 8002fcc:	9b02      	ldr	r3, [sp, #8]
 8002fce:	1ae3      	subs	r3, r4, r3
 8002fd0:	001a      	movs	r2, r3
 8002fd2:	464b      	mov	r3, r9
 8002fd4:	1ad2      	subs	r2, r2, r3
 8002fd6:	0013      	movs	r3, r2
 8002fd8:	4691      	mov	r9, r2
 8002fda:	021a      	lsls	r2, r3, #8
 8002fdc:	d46c      	bmi.n	80030b8 <__aeabi_dsub+0x528>
 8002fde:	464a      	mov	r2, r9
 8002fe0:	464c      	mov	r4, r9
 8002fe2:	432a      	orrs	r2, r5
 8002fe4:	d000      	beq.n	8002fe8 <__aeabi_dsub+0x458>
 8002fe6:	e63a      	b.n	8002c5e <__aeabi_dsub+0xce>
 8002fe8:	2600      	movs	r6, #0
 8002fea:	2400      	movs	r4, #0
 8002fec:	2500      	movs	r5, #0
 8002fee:	e678      	b.n	8002ce2 <__aeabi_dsub+0x152>
 8002ff0:	9902      	ldr	r1, [sp, #8]
 8002ff2:	4653      	mov	r3, sl
 8002ff4:	000d      	movs	r5, r1
 8002ff6:	3a20      	subs	r2, #32
 8002ff8:	40d5      	lsrs	r5, r2
 8002ffa:	2b20      	cmp	r3, #32
 8002ffc:	d006      	beq.n	800300c <__aeabi_dsub+0x47c>
 8002ffe:	2240      	movs	r2, #64	@ 0x40
 8003000:	1ad2      	subs	r2, r2, r3
 8003002:	000b      	movs	r3, r1
 8003004:	4093      	lsls	r3, r2
 8003006:	4662      	mov	r2, ip
 8003008:	431a      	orrs	r2, r3
 800300a:	4693      	mov	fp, r2
 800300c:	465b      	mov	r3, fp
 800300e:	1e5a      	subs	r2, r3, #1
 8003010:	4193      	sbcs	r3, r2
 8003012:	431d      	orrs	r5, r3
 8003014:	e619      	b.n	8002c4a <__aeabi_dsub+0xba>
 8003016:	4653      	mov	r3, sl
 8003018:	1e5a      	subs	r2, r3, #1
 800301a:	2b01      	cmp	r3, #1
 800301c:	d100      	bne.n	8003020 <__aeabi_dsub+0x490>
 800301e:	e0c6      	b.n	80031ae <__aeabi_dsub+0x61e>
 8003020:	4e9d      	ldr	r6, [pc, #628]	@ (8003298 <__aeabi_dsub+0x708>)
 8003022:	45b2      	cmp	sl, r6
 8003024:	d100      	bne.n	8003028 <__aeabi_dsub+0x498>
 8003026:	e6bd      	b.n	8002da4 <__aeabi_dsub+0x214>
 8003028:	4688      	mov	r8, r1
 800302a:	000e      	movs	r6, r1
 800302c:	2501      	movs	r5, #1
 800302e:	2a38      	cmp	r2, #56	@ 0x38
 8003030:	dc10      	bgt.n	8003054 <__aeabi_dsub+0x4c4>
 8003032:	2a1f      	cmp	r2, #31
 8003034:	dc7f      	bgt.n	8003136 <__aeabi_dsub+0x5a6>
 8003036:	2120      	movs	r1, #32
 8003038:	0025      	movs	r5, r4
 800303a:	1a89      	subs	r1, r1, r2
 800303c:	0007      	movs	r7, r0
 800303e:	4088      	lsls	r0, r1
 8003040:	408d      	lsls	r5, r1
 8003042:	40d7      	lsrs	r7, r2
 8003044:	40d4      	lsrs	r4, r2
 8003046:	1e41      	subs	r1, r0, #1
 8003048:	4188      	sbcs	r0, r1
 800304a:	9b02      	ldr	r3, [sp, #8]
 800304c:	433d      	orrs	r5, r7
 800304e:	1b1b      	subs	r3, r3, r4
 8003050:	4305      	orrs	r5, r0
 8003052:	9302      	str	r3, [sp, #8]
 8003054:	4662      	mov	r2, ip
 8003056:	1b55      	subs	r5, r2, r5
 8003058:	45ac      	cmp	ip, r5
 800305a:	4192      	sbcs	r2, r2
 800305c:	9b02      	ldr	r3, [sp, #8]
 800305e:	4252      	negs	r2, r2
 8003060:	464f      	mov	r7, r9
 8003062:	1a9c      	subs	r4, r3, r2
 8003064:	e5f6      	b.n	8002c54 <__aeabi_dsub+0xc4>
 8003066:	2d00      	cmp	r5, #0
 8003068:	d000      	beq.n	800306c <__aeabi_dsub+0x4dc>
 800306a:	e0b7      	b.n	80031dc <__aeabi_dsub+0x64c>
 800306c:	2a00      	cmp	r2, #0
 800306e:	d100      	bne.n	8003072 <__aeabi_dsub+0x4e2>
 8003070:	e0f0      	b.n	8003254 <__aeabi_dsub+0x6c4>
 8003072:	2601      	movs	r6, #1
 8003074:	400e      	ands	r6, r1
 8003076:	4663      	mov	r3, ip
 8003078:	9802      	ldr	r0, [sp, #8]
 800307a:	08d9      	lsrs	r1, r3, #3
 800307c:	0742      	lsls	r2, r0, #29
 800307e:	430a      	orrs	r2, r1
 8003080:	08c4      	lsrs	r4, r0, #3
 8003082:	e696      	b.n	8002db2 <__aeabi_dsub+0x222>
 8003084:	4c85      	ldr	r4, [pc, #532]	@ (800329c <__aeabi_dsub+0x70c>)
 8003086:	1aff      	subs	r7, r7, r3
 8003088:	4014      	ands	r4, r2
 800308a:	0762      	lsls	r2, r4, #29
 800308c:	08e4      	lsrs	r4, r4, #3
 800308e:	e760      	b.n	8002f52 <__aeabi_dsub+0x3c2>
 8003090:	4981      	ldr	r1, [pc, #516]	@ (8003298 <__aeabi_dsub+0x708>)
 8003092:	428a      	cmp	r2, r1
 8003094:	d100      	bne.n	8003098 <__aeabi_dsub+0x508>
 8003096:	e0c9      	b.n	800322c <__aeabi_dsub+0x69c>
 8003098:	4663      	mov	r3, ip
 800309a:	18c1      	adds	r1, r0, r3
 800309c:	4281      	cmp	r1, r0
 800309e:	4180      	sbcs	r0, r0
 80030a0:	9b02      	ldr	r3, [sp, #8]
 80030a2:	4240      	negs	r0, r0
 80030a4:	18e3      	adds	r3, r4, r3
 80030a6:	181b      	adds	r3, r3, r0
 80030a8:	07dd      	lsls	r5, r3, #31
 80030aa:	085c      	lsrs	r4, r3, #1
 80030ac:	2307      	movs	r3, #7
 80030ae:	0849      	lsrs	r1, r1, #1
 80030b0:	430d      	orrs	r5, r1
 80030b2:	0017      	movs	r7, r2
 80030b4:	402b      	ands	r3, r5
 80030b6:	e710      	b.n	8002eda <__aeabi_dsub+0x34a>
 80030b8:	4663      	mov	r3, ip
 80030ba:	1a1d      	subs	r5, r3, r0
 80030bc:	45ac      	cmp	ip, r5
 80030be:	4192      	sbcs	r2, r2
 80030c0:	2601      	movs	r6, #1
 80030c2:	9b02      	ldr	r3, [sp, #8]
 80030c4:	4252      	negs	r2, r2
 80030c6:	1b1c      	subs	r4, r3, r4
 80030c8:	4688      	mov	r8, r1
 80030ca:	1aa4      	subs	r4, r4, r2
 80030cc:	400e      	ands	r6, r1
 80030ce:	e5c6      	b.n	8002c5e <__aeabi_dsub+0xce>
 80030d0:	4663      	mov	r3, ip
 80030d2:	18c5      	adds	r5, r0, r3
 80030d4:	9b02      	ldr	r3, [sp, #8]
 80030d6:	4285      	cmp	r5, r0
 80030d8:	4180      	sbcs	r0, r0
 80030da:	469c      	mov	ip, r3
 80030dc:	4240      	negs	r0, r0
 80030de:	4464      	add	r4, ip
 80030e0:	1824      	adds	r4, r4, r0
 80030e2:	2701      	movs	r7, #1
 80030e4:	0223      	lsls	r3, r4, #8
 80030e6:	d400      	bmi.n	80030ea <__aeabi_dsub+0x55a>
 80030e8:	e6f5      	b.n	8002ed6 <__aeabi_dsub+0x346>
 80030ea:	2702      	movs	r7, #2
 80030ec:	e641      	b.n	8002d72 <__aeabi_dsub+0x1e2>
 80030ee:	4663      	mov	r3, ip
 80030f0:	1ac5      	subs	r5, r0, r3
 80030f2:	42a8      	cmp	r0, r5
 80030f4:	4180      	sbcs	r0, r0
 80030f6:	9b02      	ldr	r3, [sp, #8]
 80030f8:	4240      	negs	r0, r0
 80030fa:	1ae4      	subs	r4, r4, r3
 80030fc:	2701      	movs	r7, #1
 80030fe:	1a24      	subs	r4, r4, r0
 8003100:	e5a8      	b.n	8002c54 <__aeabi_dsub+0xc4>
 8003102:	9d02      	ldr	r5, [sp, #8]
 8003104:	4652      	mov	r2, sl
 8003106:	002b      	movs	r3, r5
 8003108:	3a20      	subs	r2, #32
 800310a:	40d3      	lsrs	r3, r2
 800310c:	0019      	movs	r1, r3
 800310e:	4653      	mov	r3, sl
 8003110:	2b20      	cmp	r3, #32
 8003112:	d006      	beq.n	8003122 <__aeabi_dsub+0x592>
 8003114:	2240      	movs	r2, #64	@ 0x40
 8003116:	1ad2      	subs	r2, r2, r3
 8003118:	002b      	movs	r3, r5
 800311a:	4093      	lsls	r3, r2
 800311c:	4662      	mov	r2, ip
 800311e:	431a      	orrs	r2, r3
 8003120:	4693      	mov	fp, r2
 8003122:	465d      	mov	r5, fp
 8003124:	1e6b      	subs	r3, r5, #1
 8003126:	419d      	sbcs	r5, r3
 8003128:	430d      	orrs	r5, r1
 800312a:	e615      	b.n	8002d58 <__aeabi_dsub+0x1c8>
 800312c:	0762      	lsls	r2, r4, #29
 800312e:	08c0      	lsrs	r0, r0, #3
 8003130:	4302      	orrs	r2, r0
 8003132:	08e4      	lsrs	r4, r4, #3
 8003134:	e70d      	b.n	8002f52 <__aeabi_dsub+0x3c2>
 8003136:	0011      	movs	r1, r2
 8003138:	0027      	movs	r7, r4
 800313a:	3920      	subs	r1, #32
 800313c:	40cf      	lsrs	r7, r1
 800313e:	2a20      	cmp	r2, #32
 8003140:	d005      	beq.n	800314e <__aeabi_dsub+0x5be>
 8003142:	2140      	movs	r1, #64	@ 0x40
 8003144:	1a8a      	subs	r2, r1, r2
 8003146:	4094      	lsls	r4, r2
 8003148:	0025      	movs	r5, r4
 800314a:	4305      	orrs	r5, r0
 800314c:	9503      	str	r5, [sp, #12]
 800314e:	9d03      	ldr	r5, [sp, #12]
 8003150:	1e6a      	subs	r2, r5, #1
 8003152:	4195      	sbcs	r5, r2
 8003154:	433d      	orrs	r5, r7
 8003156:	e77d      	b.n	8003054 <__aeabi_dsub+0x4c4>
 8003158:	2a00      	cmp	r2, #0
 800315a:	d100      	bne.n	800315e <__aeabi_dsub+0x5ce>
 800315c:	e744      	b.n	8002fe8 <__aeabi_dsub+0x458>
 800315e:	2601      	movs	r6, #1
 8003160:	400e      	ands	r6, r1
 8003162:	4663      	mov	r3, ip
 8003164:	08d9      	lsrs	r1, r3, #3
 8003166:	9b02      	ldr	r3, [sp, #8]
 8003168:	075a      	lsls	r2, r3, #29
 800316a:	430a      	orrs	r2, r1
 800316c:	08dc      	lsrs	r4, r3, #3
 800316e:	e6f0      	b.n	8002f52 <__aeabi_dsub+0x3c2>
 8003170:	2a00      	cmp	r2, #0
 8003172:	d028      	beq.n	80031c6 <__aeabi_dsub+0x636>
 8003174:	4662      	mov	r2, ip
 8003176:	9f02      	ldr	r7, [sp, #8]
 8003178:	08c0      	lsrs	r0, r0, #3
 800317a:	433a      	orrs	r2, r7
 800317c:	d100      	bne.n	8003180 <__aeabi_dsub+0x5f0>
 800317e:	e6dc      	b.n	8002f3a <__aeabi_dsub+0x3aa>
 8003180:	0762      	lsls	r2, r4, #29
 8003182:	4310      	orrs	r0, r2
 8003184:	2280      	movs	r2, #128	@ 0x80
 8003186:	08e4      	lsrs	r4, r4, #3
 8003188:	0312      	lsls	r2, r2, #12
 800318a:	4214      	tst	r4, r2
 800318c:	d009      	beq.n	80031a2 <__aeabi_dsub+0x612>
 800318e:	08fd      	lsrs	r5, r7, #3
 8003190:	4215      	tst	r5, r2
 8003192:	d106      	bne.n	80031a2 <__aeabi_dsub+0x612>
 8003194:	4663      	mov	r3, ip
 8003196:	2601      	movs	r6, #1
 8003198:	002c      	movs	r4, r5
 800319a:	08d8      	lsrs	r0, r3, #3
 800319c:	077b      	lsls	r3, r7, #29
 800319e:	4318      	orrs	r0, r3
 80031a0:	400e      	ands	r6, r1
 80031a2:	0f42      	lsrs	r2, r0, #29
 80031a4:	00c0      	lsls	r0, r0, #3
 80031a6:	08c0      	lsrs	r0, r0, #3
 80031a8:	0752      	lsls	r2, r2, #29
 80031aa:	4302      	orrs	r2, r0
 80031ac:	e601      	b.n	8002db2 <__aeabi_dsub+0x222>
 80031ae:	4663      	mov	r3, ip
 80031b0:	1a1d      	subs	r5, r3, r0
 80031b2:	45ac      	cmp	ip, r5
 80031b4:	4192      	sbcs	r2, r2
 80031b6:	9b02      	ldr	r3, [sp, #8]
 80031b8:	4252      	negs	r2, r2
 80031ba:	1b1c      	subs	r4, r3, r4
 80031bc:	000e      	movs	r6, r1
 80031be:	4688      	mov	r8, r1
 80031c0:	2701      	movs	r7, #1
 80031c2:	1aa4      	subs	r4, r4, r2
 80031c4:	e546      	b.n	8002c54 <__aeabi_dsub+0xc4>
 80031c6:	4663      	mov	r3, ip
 80031c8:	08d9      	lsrs	r1, r3, #3
 80031ca:	9b02      	ldr	r3, [sp, #8]
 80031cc:	075a      	lsls	r2, r3, #29
 80031ce:	430a      	orrs	r2, r1
 80031d0:	08dc      	lsrs	r4, r3, #3
 80031d2:	e5ee      	b.n	8002db2 <__aeabi_dsub+0x222>
 80031d4:	4663      	mov	r3, ip
 80031d6:	9c02      	ldr	r4, [sp, #8]
 80031d8:	9303      	str	r3, [sp, #12]
 80031da:	e6c7      	b.n	8002f6c <__aeabi_dsub+0x3dc>
 80031dc:	08c0      	lsrs	r0, r0, #3
 80031de:	2a00      	cmp	r2, #0
 80031e0:	d100      	bne.n	80031e4 <__aeabi_dsub+0x654>
 80031e2:	e6aa      	b.n	8002f3a <__aeabi_dsub+0x3aa>
 80031e4:	0762      	lsls	r2, r4, #29
 80031e6:	4310      	orrs	r0, r2
 80031e8:	2280      	movs	r2, #128	@ 0x80
 80031ea:	08e4      	lsrs	r4, r4, #3
 80031ec:	0312      	lsls	r2, r2, #12
 80031ee:	4214      	tst	r4, r2
 80031f0:	d0d7      	beq.n	80031a2 <__aeabi_dsub+0x612>
 80031f2:	9f02      	ldr	r7, [sp, #8]
 80031f4:	08fd      	lsrs	r5, r7, #3
 80031f6:	4215      	tst	r5, r2
 80031f8:	d1d3      	bne.n	80031a2 <__aeabi_dsub+0x612>
 80031fa:	4663      	mov	r3, ip
 80031fc:	2601      	movs	r6, #1
 80031fe:	08d8      	lsrs	r0, r3, #3
 8003200:	077b      	lsls	r3, r7, #29
 8003202:	002c      	movs	r4, r5
 8003204:	4318      	orrs	r0, r3
 8003206:	400e      	ands	r6, r1
 8003208:	e7cb      	b.n	80031a2 <__aeabi_dsub+0x612>
 800320a:	000a      	movs	r2, r1
 800320c:	0027      	movs	r7, r4
 800320e:	3a20      	subs	r2, #32
 8003210:	40d7      	lsrs	r7, r2
 8003212:	2920      	cmp	r1, #32
 8003214:	d005      	beq.n	8003222 <__aeabi_dsub+0x692>
 8003216:	2240      	movs	r2, #64	@ 0x40
 8003218:	1a52      	subs	r2, r2, r1
 800321a:	4094      	lsls	r4, r2
 800321c:	0025      	movs	r5, r4
 800321e:	4305      	orrs	r5, r0
 8003220:	9503      	str	r5, [sp, #12]
 8003222:	9d03      	ldr	r5, [sp, #12]
 8003224:	1e6a      	subs	r2, r5, #1
 8003226:	4195      	sbcs	r5, r2
 8003228:	432f      	orrs	r7, r5
 800322a:	e610      	b.n	8002e4e <__aeabi_dsub+0x2be>
 800322c:	0014      	movs	r4, r2
 800322e:	2500      	movs	r5, #0
 8003230:	2200      	movs	r2, #0
 8003232:	e556      	b.n	8002ce2 <__aeabi_dsub+0x152>
 8003234:	9b02      	ldr	r3, [sp, #8]
 8003236:	4460      	add	r0, ip
 8003238:	4699      	mov	r9, r3
 800323a:	4560      	cmp	r0, ip
 800323c:	4192      	sbcs	r2, r2
 800323e:	444c      	add	r4, r9
 8003240:	4252      	negs	r2, r2
 8003242:	0005      	movs	r5, r0
 8003244:	18a4      	adds	r4, r4, r2
 8003246:	e74c      	b.n	80030e2 <__aeabi_dsub+0x552>
 8003248:	001a      	movs	r2, r3
 800324a:	001c      	movs	r4, r3
 800324c:	432a      	orrs	r2, r5
 800324e:	d000      	beq.n	8003252 <__aeabi_dsub+0x6c2>
 8003250:	e6b3      	b.n	8002fba <__aeabi_dsub+0x42a>
 8003252:	e6c9      	b.n	8002fe8 <__aeabi_dsub+0x458>
 8003254:	2480      	movs	r4, #128	@ 0x80
 8003256:	2600      	movs	r6, #0
 8003258:	0324      	lsls	r4, r4, #12
 800325a:	e5ae      	b.n	8002dba <__aeabi_dsub+0x22a>
 800325c:	2120      	movs	r1, #32
 800325e:	2500      	movs	r5, #0
 8003260:	1a09      	subs	r1, r1, r0
 8003262:	e517      	b.n	8002c94 <__aeabi_dsub+0x104>
 8003264:	2200      	movs	r2, #0
 8003266:	2500      	movs	r5, #0
 8003268:	4c0b      	ldr	r4, [pc, #44]	@ (8003298 <__aeabi_dsub+0x708>)
 800326a:	e53a      	b.n	8002ce2 <__aeabi_dsub+0x152>
 800326c:	2d00      	cmp	r5, #0
 800326e:	d100      	bne.n	8003272 <__aeabi_dsub+0x6e2>
 8003270:	e5f6      	b.n	8002e60 <__aeabi_dsub+0x2d0>
 8003272:	464b      	mov	r3, r9
 8003274:	1bda      	subs	r2, r3, r7
 8003276:	4692      	mov	sl, r2
 8003278:	2f00      	cmp	r7, #0
 800327a:	d100      	bne.n	800327e <__aeabi_dsub+0x6ee>
 800327c:	e66f      	b.n	8002f5e <__aeabi_dsub+0x3ce>
 800327e:	2a38      	cmp	r2, #56	@ 0x38
 8003280:	dc05      	bgt.n	800328e <__aeabi_dsub+0x6fe>
 8003282:	2680      	movs	r6, #128	@ 0x80
 8003284:	0436      	lsls	r6, r6, #16
 8003286:	4334      	orrs	r4, r6
 8003288:	4688      	mov	r8, r1
 800328a:	000e      	movs	r6, r1
 800328c:	e6d1      	b.n	8003032 <__aeabi_dsub+0x4a2>
 800328e:	4688      	mov	r8, r1
 8003290:	000e      	movs	r6, r1
 8003292:	2501      	movs	r5, #1
 8003294:	e6de      	b.n	8003054 <__aeabi_dsub+0x4c4>
 8003296:	46c0      	nop			@ (mov r8, r8)
 8003298:	000007ff 	.word	0x000007ff
 800329c:	ff7fffff 	.word	0xff7fffff
 80032a0:	000007fe 	.word	0x000007fe
 80032a4:	2d00      	cmp	r5, #0
 80032a6:	d100      	bne.n	80032aa <__aeabi_dsub+0x71a>
 80032a8:	e668      	b.n	8002f7c <__aeabi_dsub+0x3ec>
 80032aa:	464b      	mov	r3, r9
 80032ac:	1bd9      	subs	r1, r3, r7
 80032ae:	2f00      	cmp	r7, #0
 80032b0:	d101      	bne.n	80032b6 <__aeabi_dsub+0x726>
 80032b2:	468a      	mov	sl, r1
 80032b4:	e5a7      	b.n	8002e06 <__aeabi_dsub+0x276>
 80032b6:	2701      	movs	r7, #1
 80032b8:	2938      	cmp	r1, #56	@ 0x38
 80032ba:	dd00      	ble.n	80032be <__aeabi_dsub+0x72e>
 80032bc:	e5c7      	b.n	8002e4e <__aeabi_dsub+0x2be>
 80032be:	2280      	movs	r2, #128	@ 0x80
 80032c0:	0412      	lsls	r2, r2, #16
 80032c2:	4314      	orrs	r4, r2
 80032c4:	e5af      	b.n	8002e26 <__aeabi_dsub+0x296>
 80032c6:	46c0      	nop			@ (mov r8, r8)

080032c8 <__aeabi_dcmpun>:
 80032c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80032ca:	46c6      	mov	lr, r8
 80032cc:	031e      	lsls	r6, r3, #12
 80032ce:	0b36      	lsrs	r6, r6, #12
 80032d0:	46b0      	mov	r8, r6
 80032d2:	4e0d      	ldr	r6, [pc, #52]	@ (8003308 <__aeabi_dcmpun+0x40>)
 80032d4:	030c      	lsls	r4, r1, #12
 80032d6:	004d      	lsls	r5, r1, #1
 80032d8:	005f      	lsls	r7, r3, #1
 80032da:	b500      	push	{lr}
 80032dc:	0b24      	lsrs	r4, r4, #12
 80032de:	0d6d      	lsrs	r5, r5, #21
 80032e0:	0d7f      	lsrs	r7, r7, #21
 80032e2:	42b5      	cmp	r5, r6
 80032e4:	d00b      	beq.n	80032fe <__aeabi_dcmpun+0x36>
 80032e6:	4908      	ldr	r1, [pc, #32]	@ (8003308 <__aeabi_dcmpun+0x40>)
 80032e8:	2000      	movs	r0, #0
 80032ea:	428f      	cmp	r7, r1
 80032ec:	d104      	bne.n	80032f8 <__aeabi_dcmpun+0x30>
 80032ee:	4646      	mov	r6, r8
 80032f0:	4316      	orrs	r6, r2
 80032f2:	0030      	movs	r0, r6
 80032f4:	1e43      	subs	r3, r0, #1
 80032f6:	4198      	sbcs	r0, r3
 80032f8:	bc80      	pop	{r7}
 80032fa:	46b8      	mov	r8, r7
 80032fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80032fe:	4304      	orrs	r4, r0
 8003300:	2001      	movs	r0, #1
 8003302:	2c00      	cmp	r4, #0
 8003304:	d1f8      	bne.n	80032f8 <__aeabi_dcmpun+0x30>
 8003306:	e7ee      	b.n	80032e6 <__aeabi_dcmpun+0x1e>
 8003308:	000007ff 	.word	0x000007ff

0800330c <__aeabi_d2iz>:
 800330c:	000b      	movs	r3, r1
 800330e:	0002      	movs	r2, r0
 8003310:	b570      	push	{r4, r5, r6, lr}
 8003312:	4d16      	ldr	r5, [pc, #88]	@ (800336c <__aeabi_d2iz+0x60>)
 8003314:	030c      	lsls	r4, r1, #12
 8003316:	b082      	sub	sp, #8
 8003318:	0049      	lsls	r1, r1, #1
 800331a:	2000      	movs	r0, #0
 800331c:	9200      	str	r2, [sp, #0]
 800331e:	9301      	str	r3, [sp, #4]
 8003320:	0b24      	lsrs	r4, r4, #12
 8003322:	0d49      	lsrs	r1, r1, #21
 8003324:	0fde      	lsrs	r6, r3, #31
 8003326:	42a9      	cmp	r1, r5
 8003328:	dd04      	ble.n	8003334 <__aeabi_d2iz+0x28>
 800332a:	4811      	ldr	r0, [pc, #68]	@ (8003370 <__aeabi_d2iz+0x64>)
 800332c:	4281      	cmp	r1, r0
 800332e:	dd03      	ble.n	8003338 <__aeabi_d2iz+0x2c>
 8003330:	4b10      	ldr	r3, [pc, #64]	@ (8003374 <__aeabi_d2iz+0x68>)
 8003332:	18f0      	adds	r0, r6, r3
 8003334:	b002      	add	sp, #8
 8003336:	bd70      	pop	{r4, r5, r6, pc}
 8003338:	2080      	movs	r0, #128	@ 0x80
 800333a:	0340      	lsls	r0, r0, #13
 800333c:	4320      	orrs	r0, r4
 800333e:	4c0e      	ldr	r4, [pc, #56]	@ (8003378 <__aeabi_d2iz+0x6c>)
 8003340:	1a64      	subs	r4, r4, r1
 8003342:	2c1f      	cmp	r4, #31
 8003344:	dd08      	ble.n	8003358 <__aeabi_d2iz+0x4c>
 8003346:	4b0d      	ldr	r3, [pc, #52]	@ (800337c <__aeabi_d2iz+0x70>)
 8003348:	1a5b      	subs	r3, r3, r1
 800334a:	40d8      	lsrs	r0, r3
 800334c:	0003      	movs	r3, r0
 800334e:	4258      	negs	r0, r3
 8003350:	2e00      	cmp	r6, #0
 8003352:	d1ef      	bne.n	8003334 <__aeabi_d2iz+0x28>
 8003354:	0018      	movs	r0, r3
 8003356:	e7ed      	b.n	8003334 <__aeabi_d2iz+0x28>
 8003358:	4b09      	ldr	r3, [pc, #36]	@ (8003380 <__aeabi_d2iz+0x74>)
 800335a:	9a00      	ldr	r2, [sp, #0]
 800335c:	469c      	mov	ip, r3
 800335e:	0003      	movs	r3, r0
 8003360:	4461      	add	r1, ip
 8003362:	408b      	lsls	r3, r1
 8003364:	40e2      	lsrs	r2, r4
 8003366:	4313      	orrs	r3, r2
 8003368:	e7f1      	b.n	800334e <__aeabi_d2iz+0x42>
 800336a:	46c0      	nop			@ (mov r8, r8)
 800336c:	000003fe 	.word	0x000003fe
 8003370:	0000041d 	.word	0x0000041d
 8003374:	7fffffff 	.word	0x7fffffff
 8003378:	00000433 	.word	0x00000433
 800337c:	00000413 	.word	0x00000413
 8003380:	fffffbed 	.word	0xfffffbed

08003384 <__aeabi_i2d>:
 8003384:	b570      	push	{r4, r5, r6, lr}
 8003386:	2800      	cmp	r0, #0
 8003388:	d016      	beq.n	80033b8 <__aeabi_i2d+0x34>
 800338a:	17c3      	asrs	r3, r0, #31
 800338c:	18c5      	adds	r5, r0, r3
 800338e:	405d      	eors	r5, r3
 8003390:	0fc4      	lsrs	r4, r0, #31
 8003392:	0028      	movs	r0, r5
 8003394:	f000 f914 	bl	80035c0 <__clzsi2>
 8003398:	4b10      	ldr	r3, [pc, #64]	@ (80033dc <__aeabi_i2d+0x58>)
 800339a:	1a1b      	subs	r3, r3, r0
 800339c:	055b      	lsls	r3, r3, #21
 800339e:	0d5b      	lsrs	r3, r3, #21
 80033a0:	280a      	cmp	r0, #10
 80033a2:	dc14      	bgt.n	80033ce <__aeabi_i2d+0x4a>
 80033a4:	0002      	movs	r2, r0
 80033a6:	002e      	movs	r6, r5
 80033a8:	3215      	adds	r2, #21
 80033aa:	4096      	lsls	r6, r2
 80033ac:	220b      	movs	r2, #11
 80033ae:	1a12      	subs	r2, r2, r0
 80033b0:	40d5      	lsrs	r5, r2
 80033b2:	032d      	lsls	r5, r5, #12
 80033b4:	0b2d      	lsrs	r5, r5, #12
 80033b6:	e003      	b.n	80033c0 <__aeabi_i2d+0x3c>
 80033b8:	2400      	movs	r4, #0
 80033ba:	2300      	movs	r3, #0
 80033bc:	2500      	movs	r5, #0
 80033be:	2600      	movs	r6, #0
 80033c0:	051b      	lsls	r3, r3, #20
 80033c2:	432b      	orrs	r3, r5
 80033c4:	07e4      	lsls	r4, r4, #31
 80033c6:	4323      	orrs	r3, r4
 80033c8:	0030      	movs	r0, r6
 80033ca:	0019      	movs	r1, r3
 80033cc:	bd70      	pop	{r4, r5, r6, pc}
 80033ce:	380b      	subs	r0, #11
 80033d0:	4085      	lsls	r5, r0
 80033d2:	032d      	lsls	r5, r5, #12
 80033d4:	2600      	movs	r6, #0
 80033d6:	0b2d      	lsrs	r5, r5, #12
 80033d8:	e7f2      	b.n	80033c0 <__aeabi_i2d+0x3c>
 80033da:	46c0      	nop			@ (mov r8, r8)
 80033dc:	0000041e 	.word	0x0000041e

080033e0 <__aeabi_ui2d>:
 80033e0:	b510      	push	{r4, lr}
 80033e2:	1e04      	subs	r4, r0, #0
 80033e4:	d010      	beq.n	8003408 <__aeabi_ui2d+0x28>
 80033e6:	f000 f8eb 	bl	80035c0 <__clzsi2>
 80033ea:	4b0e      	ldr	r3, [pc, #56]	@ (8003424 <__aeabi_ui2d+0x44>)
 80033ec:	1a1b      	subs	r3, r3, r0
 80033ee:	055b      	lsls	r3, r3, #21
 80033f0:	0d5b      	lsrs	r3, r3, #21
 80033f2:	280a      	cmp	r0, #10
 80033f4:	dc0f      	bgt.n	8003416 <__aeabi_ui2d+0x36>
 80033f6:	220b      	movs	r2, #11
 80033f8:	0021      	movs	r1, r4
 80033fa:	1a12      	subs	r2, r2, r0
 80033fc:	40d1      	lsrs	r1, r2
 80033fe:	3015      	adds	r0, #21
 8003400:	030a      	lsls	r2, r1, #12
 8003402:	4084      	lsls	r4, r0
 8003404:	0b12      	lsrs	r2, r2, #12
 8003406:	e001      	b.n	800340c <__aeabi_ui2d+0x2c>
 8003408:	2300      	movs	r3, #0
 800340a:	2200      	movs	r2, #0
 800340c:	051b      	lsls	r3, r3, #20
 800340e:	4313      	orrs	r3, r2
 8003410:	0020      	movs	r0, r4
 8003412:	0019      	movs	r1, r3
 8003414:	bd10      	pop	{r4, pc}
 8003416:	0022      	movs	r2, r4
 8003418:	380b      	subs	r0, #11
 800341a:	4082      	lsls	r2, r0
 800341c:	0312      	lsls	r2, r2, #12
 800341e:	2400      	movs	r4, #0
 8003420:	0b12      	lsrs	r2, r2, #12
 8003422:	e7f3      	b.n	800340c <__aeabi_ui2d+0x2c>
 8003424:	0000041e 	.word	0x0000041e

08003428 <__aeabi_f2d>:
 8003428:	b570      	push	{r4, r5, r6, lr}
 800342a:	0242      	lsls	r2, r0, #9
 800342c:	0043      	lsls	r3, r0, #1
 800342e:	0fc4      	lsrs	r4, r0, #31
 8003430:	20fe      	movs	r0, #254	@ 0xfe
 8003432:	0e1b      	lsrs	r3, r3, #24
 8003434:	1c59      	adds	r1, r3, #1
 8003436:	0a55      	lsrs	r5, r2, #9
 8003438:	4208      	tst	r0, r1
 800343a:	d00c      	beq.n	8003456 <__aeabi_f2d+0x2e>
 800343c:	21e0      	movs	r1, #224	@ 0xe0
 800343e:	0089      	lsls	r1, r1, #2
 8003440:	468c      	mov	ip, r1
 8003442:	076d      	lsls	r5, r5, #29
 8003444:	0b12      	lsrs	r2, r2, #12
 8003446:	4463      	add	r3, ip
 8003448:	051b      	lsls	r3, r3, #20
 800344a:	4313      	orrs	r3, r2
 800344c:	07e4      	lsls	r4, r4, #31
 800344e:	4323      	orrs	r3, r4
 8003450:	0028      	movs	r0, r5
 8003452:	0019      	movs	r1, r3
 8003454:	bd70      	pop	{r4, r5, r6, pc}
 8003456:	2b00      	cmp	r3, #0
 8003458:	d114      	bne.n	8003484 <__aeabi_f2d+0x5c>
 800345a:	2d00      	cmp	r5, #0
 800345c:	d01b      	beq.n	8003496 <__aeabi_f2d+0x6e>
 800345e:	0028      	movs	r0, r5
 8003460:	f000 f8ae 	bl	80035c0 <__clzsi2>
 8003464:	280a      	cmp	r0, #10
 8003466:	dc1c      	bgt.n	80034a2 <__aeabi_f2d+0x7a>
 8003468:	230b      	movs	r3, #11
 800346a:	002a      	movs	r2, r5
 800346c:	1a1b      	subs	r3, r3, r0
 800346e:	40da      	lsrs	r2, r3
 8003470:	0003      	movs	r3, r0
 8003472:	3315      	adds	r3, #21
 8003474:	409d      	lsls	r5, r3
 8003476:	4b0e      	ldr	r3, [pc, #56]	@ (80034b0 <__aeabi_f2d+0x88>)
 8003478:	0312      	lsls	r2, r2, #12
 800347a:	1a1b      	subs	r3, r3, r0
 800347c:	055b      	lsls	r3, r3, #21
 800347e:	0b12      	lsrs	r2, r2, #12
 8003480:	0d5b      	lsrs	r3, r3, #21
 8003482:	e7e1      	b.n	8003448 <__aeabi_f2d+0x20>
 8003484:	2d00      	cmp	r5, #0
 8003486:	d009      	beq.n	800349c <__aeabi_f2d+0x74>
 8003488:	0b13      	lsrs	r3, r2, #12
 800348a:	2280      	movs	r2, #128	@ 0x80
 800348c:	0312      	lsls	r2, r2, #12
 800348e:	431a      	orrs	r2, r3
 8003490:	076d      	lsls	r5, r5, #29
 8003492:	4b08      	ldr	r3, [pc, #32]	@ (80034b4 <__aeabi_f2d+0x8c>)
 8003494:	e7d8      	b.n	8003448 <__aeabi_f2d+0x20>
 8003496:	2300      	movs	r3, #0
 8003498:	2200      	movs	r2, #0
 800349a:	e7d5      	b.n	8003448 <__aeabi_f2d+0x20>
 800349c:	2200      	movs	r2, #0
 800349e:	4b05      	ldr	r3, [pc, #20]	@ (80034b4 <__aeabi_f2d+0x8c>)
 80034a0:	e7d2      	b.n	8003448 <__aeabi_f2d+0x20>
 80034a2:	0003      	movs	r3, r0
 80034a4:	002a      	movs	r2, r5
 80034a6:	3b0b      	subs	r3, #11
 80034a8:	409a      	lsls	r2, r3
 80034aa:	2500      	movs	r5, #0
 80034ac:	e7e3      	b.n	8003476 <__aeabi_f2d+0x4e>
 80034ae:	46c0      	nop			@ (mov r8, r8)
 80034b0:	00000389 	.word	0x00000389
 80034b4:	000007ff 	.word	0x000007ff

080034b8 <__aeabi_d2f>:
 80034b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80034ba:	004b      	lsls	r3, r1, #1
 80034bc:	030f      	lsls	r7, r1, #12
 80034be:	0d5b      	lsrs	r3, r3, #21
 80034c0:	4c3b      	ldr	r4, [pc, #236]	@ (80035b0 <__aeabi_d2f+0xf8>)
 80034c2:	0f45      	lsrs	r5, r0, #29
 80034c4:	b083      	sub	sp, #12
 80034c6:	0a7f      	lsrs	r7, r7, #9
 80034c8:	1c5e      	adds	r6, r3, #1
 80034ca:	432f      	orrs	r7, r5
 80034cc:	9000      	str	r0, [sp, #0]
 80034ce:	9101      	str	r1, [sp, #4]
 80034d0:	0fca      	lsrs	r2, r1, #31
 80034d2:	00c5      	lsls	r5, r0, #3
 80034d4:	4226      	tst	r6, r4
 80034d6:	d00b      	beq.n	80034f0 <__aeabi_d2f+0x38>
 80034d8:	4936      	ldr	r1, [pc, #216]	@ (80035b4 <__aeabi_d2f+0xfc>)
 80034da:	185c      	adds	r4, r3, r1
 80034dc:	2cfe      	cmp	r4, #254	@ 0xfe
 80034de:	dd13      	ble.n	8003508 <__aeabi_d2f+0x50>
 80034e0:	20ff      	movs	r0, #255	@ 0xff
 80034e2:	2300      	movs	r3, #0
 80034e4:	05c0      	lsls	r0, r0, #23
 80034e6:	4318      	orrs	r0, r3
 80034e8:	07d2      	lsls	r2, r2, #31
 80034ea:	4310      	orrs	r0, r2
 80034ec:	b003      	add	sp, #12
 80034ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d102      	bne.n	80034fa <__aeabi_d2f+0x42>
 80034f4:	2000      	movs	r0, #0
 80034f6:	2300      	movs	r3, #0
 80034f8:	e7f4      	b.n	80034e4 <__aeabi_d2f+0x2c>
 80034fa:	433d      	orrs	r5, r7
 80034fc:	d0f0      	beq.n	80034e0 <__aeabi_d2f+0x28>
 80034fe:	2380      	movs	r3, #128	@ 0x80
 8003500:	03db      	lsls	r3, r3, #15
 8003502:	20ff      	movs	r0, #255	@ 0xff
 8003504:	433b      	orrs	r3, r7
 8003506:	e7ed      	b.n	80034e4 <__aeabi_d2f+0x2c>
 8003508:	2c00      	cmp	r4, #0
 800350a:	dd14      	ble.n	8003536 <__aeabi_d2f+0x7e>
 800350c:	9b00      	ldr	r3, [sp, #0]
 800350e:	00ff      	lsls	r7, r7, #3
 8003510:	019b      	lsls	r3, r3, #6
 8003512:	1e58      	subs	r0, r3, #1
 8003514:	4183      	sbcs	r3, r0
 8003516:	0f69      	lsrs	r1, r5, #29
 8003518:	433b      	orrs	r3, r7
 800351a:	430b      	orrs	r3, r1
 800351c:	0759      	lsls	r1, r3, #29
 800351e:	d041      	beq.n	80035a4 <__aeabi_d2f+0xec>
 8003520:	210f      	movs	r1, #15
 8003522:	4019      	ands	r1, r3
 8003524:	2904      	cmp	r1, #4
 8003526:	d028      	beq.n	800357a <__aeabi_d2f+0xc2>
 8003528:	3304      	adds	r3, #4
 800352a:	0159      	lsls	r1, r3, #5
 800352c:	d525      	bpl.n	800357a <__aeabi_d2f+0xc2>
 800352e:	3401      	adds	r4, #1
 8003530:	2300      	movs	r3, #0
 8003532:	b2e0      	uxtb	r0, r4
 8003534:	e7d6      	b.n	80034e4 <__aeabi_d2f+0x2c>
 8003536:	0021      	movs	r1, r4
 8003538:	3117      	adds	r1, #23
 800353a:	dbdb      	blt.n	80034f4 <__aeabi_d2f+0x3c>
 800353c:	2180      	movs	r1, #128	@ 0x80
 800353e:	201e      	movs	r0, #30
 8003540:	0409      	lsls	r1, r1, #16
 8003542:	4339      	orrs	r1, r7
 8003544:	1b00      	subs	r0, r0, r4
 8003546:	281f      	cmp	r0, #31
 8003548:	dd1b      	ble.n	8003582 <__aeabi_d2f+0xca>
 800354a:	2602      	movs	r6, #2
 800354c:	4276      	negs	r6, r6
 800354e:	1b34      	subs	r4, r6, r4
 8003550:	000e      	movs	r6, r1
 8003552:	40e6      	lsrs	r6, r4
 8003554:	0034      	movs	r4, r6
 8003556:	2820      	cmp	r0, #32
 8003558:	d004      	beq.n	8003564 <__aeabi_d2f+0xac>
 800355a:	4817      	ldr	r0, [pc, #92]	@ (80035b8 <__aeabi_d2f+0x100>)
 800355c:	4684      	mov	ip, r0
 800355e:	4463      	add	r3, ip
 8003560:	4099      	lsls	r1, r3
 8003562:	430d      	orrs	r5, r1
 8003564:	002b      	movs	r3, r5
 8003566:	1e59      	subs	r1, r3, #1
 8003568:	418b      	sbcs	r3, r1
 800356a:	4323      	orrs	r3, r4
 800356c:	0759      	lsls	r1, r3, #29
 800356e:	d015      	beq.n	800359c <__aeabi_d2f+0xe4>
 8003570:	210f      	movs	r1, #15
 8003572:	2400      	movs	r4, #0
 8003574:	4019      	ands	r1, r3
 8003576:	2904      	cmp	r1, #4
 8003578:	d117      	bne.n	80035aa <__aeabi_d2f+0xf2>
 800357a:	019b      	lsls	r3, r3, #6
 800357c:	0a5b      	lsrs	r3, r3, #9
 800357e:	b2e0      	uxtb	r0, r4
 8003580:	e7b0      	b.n	80034e4 <__aeabi_d2f+0x2c>
 8003582:	4c0e      	ldr	r4, [pc, #56]	@ (80035bc <__aeabi_d2f+0x104>)
 8003584:	191c      	adds	r4, r3, r4
 8003586:	002b      	movs	r3, r5
 8003588:	40a5      	lsls	r5, r4
 800358a:	40c3      	lsrs	r3, r0
 800358c:	40a1      	lsls	r1, r4
 800358e:	1e68      	subs	r0, r5, #1
 8003590:	4185      	sbcs	r5, r0
 8003592:	4329      	orrs	r1, r5
 8003594:	430b      	orrs	r3, r1
 8003596:	2400      	movs	r4, #0
 8003598:	0759      	lsls	r1, r3, #29
 800359a:	d1c1      	bne.n	8003520 <__aeabi_d2f+0x68>
 800359c:	019b      	lsls	r3, r3, #6
 800359e:	2000      	movs	r0, #0
 80035a0:	0a5b      	lsrs	r3, r3, #9
 80035a2:	e79f      	b.n	80034e4 <__aeabi_d2f+0x2c>
 80035a4:	08db      	lsrs	r3, r3, #3
 80035a6:	b2e0      	uxtb	r0, r4
 80035a8:	e79c      	b.n	80034e4 <__aeabi_d2f+0x2c>
 80035aa:	3304      	adds	r3, #4
 80035ac:	e7e5      	b.n	800357a <__aeabi_d2f+0xc2>
 80035ae:	46c0      	nop			@ (mov r8, r8)
 80035b0:	000007fe 	.word	0x000007fe
 80035b4:	fffffc80 	.word	0xfffffc80
 80035b8:	fffffca2 	.word	0xfffffca2
 80035bc:	fffffc82 	.word	0xfffffc82

080035c0 <__clzsi2>:
 80035c0:	211c      	movs	r1, #28
 80035c2:	2301      	movs	r3, #1
 80035c4:	041b      	lsls	r3, r3, #16
 80035c6:	4298      	cmp	r0, r3
 80035c8:	d301      	bcc.n	80035ce <__clzsi2+0xe>
 80035ca:	0c00      	lsrs	r0, r0, #16
 80035cc:	3910      	subs	r1, #16
 80035ce:	0a1b      	lsrs	r3, r3, #8
 80035d0:	4298      	cmp	r0, r3
 80035d2:	d301      	bcc.n	80035d8 <__clzsi2+0x18>
 80035d4:	0a00      	lsrs	r0, r0, #8
 80035d6:	3908      	subs	r1, #8
 80035d8:	091b      	lsrs	r3, r3, #4
 80035da:	4298      	cmp	r0, r3
 80035dc:	d301      	bcc.n	80035e2 <__clzsi2+0x22>
 80035de:	0900      	lsrs	r0, r0, #4
 80035e0:	3904      	subs	r1, #4
 80035e2:	a202      	add	r2, pc, #8	@ (adr r2, 80035ec <__clzsi2+0x2c>)
 80035e4:	5c10      	ldrb	r0, [r2, r0]
 80035e6:	1840      	adds	r0, r0, r1
 80035e8:	4770      	bx	lr
 80035ea:	46c0      	nop			@ (mov r8, r8)
 80035ec:	02020304 	.word	0x02020304
 80035f0:	01010101 	.word	0x01010101
	...

080035fc <__clzdi2>:
 80035fc:	b510      	push	{r4, lr}
 80035fe:	2900      	cmp	r1, #0
 8003600:	d103      	bne.n	800360a <__clzdi2+0xe>
 8003602:	f7ff ffdd 	bl	80035c0 <__clzsi2>
 8003606:	3020      	adds	r0, #32
 8003608:	e002      	b.n	8003610 <__clzdi2+0x14>
 800360a:	0008      	movs	r0, r1
 800360c:	f7ff ffd8 	bl	80035c0 <__clzsi2>
 8003610:	bd10      	pop	{r4, pc}
 8003612:	46c0      	nop			@ (mov r8, r8)

08003614 <drawPixel>:
extern uint8_t _rowstart;       ///< Some displays need this changed to offset
extern uint8_t _xstart;
extern uint8_t _ystart;

void drawPixel(int16_t x, int16_t y, uint16_t color)
{
 8003614:	b590      	push	{r4, r7, lr}
 8003616:	b083      	sub	sp, #12
 8003618:	af00      	add	r7, sp, #0
 800361a:	0004      	movs	r4, r0
 800361c:	0008      	movs	r0, r1
 800361e:	0011      	movs	r1, r2
 8003620:	1dbb      	adds	r3, r7, #6
 8003622:	1c22      	adds	r2, r4, #0
 8003624:	801a      	strh	r2, [r3, #0]
 8003626:	1d3b      	adds	r3, r7, #4
 8003628:	1c02      	adds	r2, r0, #0
 800362a:	801a      	strh	r2, [r3, #0]
 800362c:	1cbb      	adds	r3, r7, #2
 800362e:	1c0a      	adds	r2, r1, #0
 8003630:	801a      	strh	r2, [r3, #0]
	ST7735_DrawPixel(y,x, color);
 8003632:	1d3b      	adds	r3, r7, #4
 8003634:	8818      	ldrh	r0, [r3, #0]
 8003636:	1dbb      	adds	r3, r7, #6
 8003638:	8819      	ldrh	r1, [r3, #0]
 800363a:	1cbb      	adds	r3, r7, #2
 800363c:	881b      	ldrh	r3, [r3, #0]
 800363e:	001a      	movs	r2, r3
 8003640:	f000 fef8 	bl	8004434 <ST7735_DrawPixel>
}
 8003644:	46c0      	nop			@ (mov r8, r8)
 8003646:	46bd      	mov	sp, r7
 8003648:	b003      	add	sp, #12
 800364a:	bd90      	pop	{r4, r7, pc}

0800364c <fillRect>:

void fillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
{
 800364c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800364e:	46c6      	mov	lr, r8
 8003650:	b500      	push	{lr}
 8003652:	b090      	sub	sp, #64	@ 0x40
 8003654:	af04      	add	r7, sp, #16
 8003656:	468c      	mov	ip, r1
 8003658:	0016      	movs	r6, r2
 800365a:	0019      	movs	r1, r3
 800365c:	221e      	movs	r2, #30
 800365e:	18ba      	adds	r2, r7, r2
 8003660:	1c03      	adds	r3, r0, #0
 8003662:	8013      	strh	r3, [r2, #0]
 8003664:	231c      	movs	r3, #28
 8003666:	18fb      	adds	r3, r7, r3
 8003668:	4662      	mov	r2, ip
 800366a:	801a      	strh	r2, [r3, #0]
 800366c:	201a      	movs	r0, #26
 800366e:	183b      	adds	r3, r7, r0
 8003670:	1c32      	adds	r2, r6, #0
 8003672:	801a      	strh	r2, [r3, #0]
 8003674:	2018      	movs	r0, #24
 8003676:	183b      	adds	r3, r7, r0
 8003678:	1c0a      	adds	r2, r1, #0
 800367a:	801a      	strh	r2, [r3, #0]
 800367c:	466b      	mov	r3, sp
 800367e:	4698      	mov	r8, r3
	uint16_t pallette[] = {color};
 8003680:	230c      	movs	r3, #12
 8003682:	0001      	movs	r1, r0
 8003684:	185e      	adds	r6, r3, r1
 8003686:	19f2      	adds	r2, r6, r7
 8003688:	2030      	movs	r0, #48	@ 0x30
 800368a:	1846      	adds	r6, r0, r1
 800368c:	19f3      	adds	r3, r6, r7
 800368e:	881b      	ldrh	r3, [r3, #0]
 8003690:	8013      	strh	r3, [r2, #0]
	    uint16_t pixels[w*h][2];
 8003692:	201a      	movs	r0, #26
 8003694:	183b      	adds	r3, r7, r0
 8003696:	2200      	movs	r2, #0
 8003698:	5e9b      	ldrsh	r3, [r3, r2]
 800369a:	187a      	adds	r2, r7, r1
 800369c:	2000      	movs	r0, #0
 800369e:	5e12      	ldrsh	r2, [r2, r0]
 80036a0:	4353      	muls	r3, r2
 80036a2:	1e5a      	subs	r2, r3, #1
 80036a4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80036a6:	001a      	movs	r2, r3
 80036a8:	60ba      	str	r2, [r7, #8]
 80036aa:	2200      	movs	r2, #0
 80036ac:	60fa      	str	r2, [r7, #12]
 80036ae:	68b8      	ldr	r0, [r7, #8]
 80036b0:	68f9      	ldr	r1, [r7, #12]
 80036b2:	0002      	movs	r2, r0
 80036b4:	0ed2      	lsrs	r2, r2, #27
 80036b6:	000e      	movs	r6, r1
 80036b8:	0176      	lsls	r6, r6, #5
 80036ba:	617e      	str	r6, [r7, #20]
 80036bc:	697e      	ldr	r6, [r7, #20]
 80036be:	4316      	orrs	r6, r2
 80036c0:	617e      	str	r6, [r7, #20]
 80036c2:	0002      	movs	r2, r0
 80036c4:	0152      	lsls	r2, r2, #5
 80036c6:	613a      	str	r2, [r7, #16]
 80036c8:	001a      	movs	r2, r3
 80036ca:	603a      	str	r2, [r7, #0]
 80036cc:	2200      	movs	r2, #0
 80036ce:	607a      	str	r2, [r7, #4]
 80036d0:	6838      	ldr	r0, [r7, #0]
 80036d2:	6879      	ldr	r1, [r7, #4]
 80036d4:	0002      	movs	r2, r0
 80036d6:	0ed2      	lsrs	r2, r2, #27
 80036d8:	000e      	movs	r6, r1
 80036da:	0175      	lsls	r5, r6, #5
 80036dc:	4315      	orrs	r5, r2
 80036de:	0002      	movs	r2, r0
 80036e0:	0154      	lsls	r4, r2, #5
 80036e2:	009b      	lsls	r3, r3, #2
 80036e4:	3307      	adds	r3, #7
 80036e6:	08db      	lsrs	r3, r3, #3
 80036e8:	00db      	lsls	r3, r3, #3
 80036ea:	466a      	mov	r2, sp
 80036ec:	1ad2      	subs	r2, r2, r3
 80036ee:	4695      	mov	sp, r2
 80036f0:	ab04      	add	r3, sp, #16
 80036f2:	3301      	adds	r3, #1
 80036f4:	085b      	lsrs	r3, r3, #1
 80036f6:	005b      	lsls	r3, r3, #1
 80036f8:	62bb      	str	r3, [r7, #40]	@ 0x28

	    pixels[0][0] = 0;
 80036fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036fc:	2200      	movs	r2, #0
 80036fe:	801a      	strh	r2, [r3, #0]
	    pixels[0][1] = w*h;
 8003700:	201a      	movs	r0, #26
 8003702:	183b      	adds	r3, r7, r0
 8003704:	881b      	ldrh	r3, [r3, #0]
 8003706:	2118      	movs	r1, #24
 8003708:	187a      	adds	r2, r7, r1
 800370a:	8812      	ldrh	r2, [r2, #0]
 800370c:	4353      	muls	r3, r2
 800370e:	b29a      	uxth	r2, r3
 8003710:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003712:	805a      	strh	r2, [r3, #2]
	    drawImage(pixels, pallette, x, y, w, h, 1);
 8003714:	221e      	movs	r2, #30
 8003716:	18bb      	adds	r3, r7, r2
 8003718:	881c      	ldrh	r4, [r3, #0]
 800371a:	231c      	movs	r3, #28
 800371c:	18fb      	adds	r3, r7, r3
 800371e:	881d      	ldrh	r5, [r3, #0]
 8003720:	183b      	adds	r3, r7, r0
 8003722:	881b      	ldrh	r3, [r3, #0]
 8003724:	0008      	movs	r0, r1
 8003726:	187a      	adds	r2, r7, r1
 8003728:	8812      	ldrh	r2, [r2, #0]
 800372a:	210c      	movs	r1, #12
 800372c:	1809      	adds	r1, r1, r0
 800372e:	19c9      	adds	r1, r1, r7
 8003730:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003732:	2601      	movs	r6, #1
 8003734:	46b4      	mov	ip, r6
 8003736:	4666      	mov	r6, ip
 8003738:	9602      	str	r6, [sp, #8]
 800373a:	9201      	str	r2, [sp, #4]
 800373c:	9300      	str	r3, [sp, #0]
 800373e:	002b      	movs	r3, r5
 8003740:	0022      	movs	r2, r4
 8003742:	f000 fbc5 	bl	8003ed0 <drawImage>
 8003746:	46c5      	mov	sp, r8

	//ST7735_FillRectangle(x, y, w, h, color);
}
 8003748:	46c0      	nop			@ (mov r8, r8)
 800374a:	46bd      	mov	sp, r7
 800374c:	b00c      	add	sp, #48	@ 0x30
 800374e:	bc80      	pop	{r7}
 8003750:	46b8      	mov	r8, r7
 8003752:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003754 <writePixel>:

#define min(a, b) (((a) < (b)) ? (a) : (b))


void writePixel(int16_t x, int16_t y, uint16_t color)
{
 8003754:	b590      	push	{r4, r7, lr}
 8003756:	b083      	sub	sp, #12
 8003758:	af00      	add	r7, sp, #0
 800375a:	0004      	movs	r4, r0
 800375c:	0008      	movs	r0, r1
 800375e:	0011      	movs	r1, r2
 8003760:	1dbb      	adds	r3, r7, #6
 8003762:	1c22      	adds	r2, r4, #0
 8003764:	801a      	strh	r2, [r3, #0]
 8003766:	1d3b      	adds	r3, r7, #4
 8003768:	1c02      	adds	r2, r0, #0
 800376a:	801a      	strh	r2, [r3, #0]
 800376c:	1cbb      	adds	r3, r7, #2
 800376e:	1c0a      	adds	r2, r1, #0
 8003770:	801a      	strh	r2, [r3, #0]
    drawPixel(x, y, color);
 8003772:	1cbb      	adds	r3, r7, #2
 8003774:	881a      	ldrh	r2, [r3, #0]
 8003776:	1d3b      	adds	r3, r7, #4
 8003778:	2100      	movs	r1, #0
 800377a:	5e59      	ldrsh	r1, [r3, r1]
 800377c:	1dbb      	adds	r3, r7, #6
 800377e:	2000      	movs	r0, #0
 8003780:	5e1b      	ldrsh	r3, [r3, r0]
 8003782:	0018      	movs	r0, r3
 8003784:	f7ff ff46 	bl	8003614 <drawPixel>
}
 8003788:	46c0      	nop			@ (mov r8, r8)
 800378a:	46bd      	mov	sp, r7
 800378c:	b003      	add	sp, #12
 800378e:	bd90      	pop	{r4, r7, pc}

08003790 <writeLine>:

void writeLine(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint16_t color)
{
 8003790:	b5b0      	push	{r4, r5, r7, lr}
 8003792:	b088      	sub	sp, #32
 8003794:	af00      	add	r7, sp, #0
 8003796:	0005      	movs	r5, r0
 8003798:	000c      	movs	r4, r1
 800379a:	0010      	movs	r0, r2
 800379c:	0019      	movs	r1, r3
 800379e:	1dbb      	adds	r3, r7, #6
 80037a0:	1c2a      	adds	r2, r5, #0
 80037a2:	801a      	strh	r2, [r3, #0]
 80037a4:	1d3b      	adds	r3, r7, #4
 80037a6:	1c22      	adds	r2, r4, #0
 80037a8:	801a      	strh	r2, [r3, #0]
 80037aa:	1cbb      	adds	r3, r7, #2
 80037ac:	1c02      	adds	r2, r0, #0
 80037ae:	801a      	strh	r2, [r3, #0]
 80037b0:	003b      	movs	r3, r7
 80037b2:	1c0a      	adds	r2, r1, #0
 80037b4:	801a      	strh	r2, [r3, #0]
    int16_t steep = abs(y1 - y0) > abs(x1 - x0);
 80037b6:	003b      	movs	r3, r7
 80037b8:	2200      	movs	r2, #0
 80037ba:	5e9a      	ldrsh	r2, [r3, r2]
 80037bc:	1d3b      	adds	r3, r7, #4
 80037be:	2100      	movs	r1, #0
 80037c0:	5e5b      	ldrsh	r3, [r3, r1]
 80037c2:	1ad3      	subs	r3, r2, r3
 80037c4:	17d9      	asrs	r1, r3, #31
 80037c6:	185a      	adds	r2, r3, r1
 80037c8:	404a      	eors	r2, r1
 80037ca:	1cbb      	adds	r3, r7, #2
 80037cc:	2100      	movs	r1, #0
 80037ce:	5e59      	ldrsh	r1, [r3, r1]
 80037d0:	1dbb      	adds	r3, r7, #6
 80037d2:	2000      	movs	r0, #0
 80037d4:	5e1b      	ldrsh	r3, [r3, r0]
 80037d6:	1acb      	subs	r3, r1, r3
 80037d8:	17d9      	asrs	r1, r3, #31
 80037da:	185b      	adds	r3, r3, r1
 80037dc:	404b      	eors	r3, r1
 80037de:	2101      	movs	r1, #1
 80037e0:	429a      	cmp	r2, r3
 80037e2:	dc01      	bgt.n	80037e8 <writeLine+0x58>
 80037e4:	2300      	movs	r3, #0
 80037e6:	1c19      	adds	r1, r3, #0
 80037e8:	b2ca      	uxtb	r2, r1
 80037ea:	211a      	movs	r1, #26
 80037ec:	187b      	adds	r3, r7, r1
 80037ee:	801a      	strh	r2, [r3, #0]
    if (steep) {
 80037f0:	187b      	adds	r3, r7, r1
 80037f2:	2200      	movs	r2, #0
 80037f4:	5e9b      	ldrsh	r3, [r3, r2]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d019      	beq.n	800382e <writeLine+0x9e>
        _swap_int16_t(x0, y0);
 80037fa:	2118      	movs	r1, #24
 80037fc:	187b      	adds	r3, r7, r1
 80037fe:	1dba      	adds	r2, r7, #6
 8003800:	8812      	ldrh	r2, [r2, #0]
 8003802:	801a      	strh	r2, [r3, #0]
 8003804:	1dbb      	adds	r3, r7, #6
 8003806:	1d3a      	adds	r2, r7, #4
 8003808:	8812      	ldrh	r2, [r2, #0]
 800380a:	801a      	strh	r2, [r3, #0]
 800380c:	1d3b      	adds	r3, r7, #4
 800380e:	187a      	adds	r2, r7, r1
 8003810:	8812      	ldrh	r2, [r2, #0]
 8003812:	801a      	strh	r2, [r3, #0]
        _swap_int16_t(x1, y1);
 8003814:	2116      	movs	r1, #22
 8003816:	187b      	adds	r3, r7, r1
 8003818:	1cba      	adds	r2, r7, #2
 800381a:	8812      	ldrh	r2, [r2, #0]
 800381c:	801a      	strh	r2, [r3, #0]
 800381e:	1cbb      	adds	r3, r7, #2
 8003820:	003a      	movs	r2, r7
 8003822:	8812      	ldrh	r2, [r2, #0]
 8003824:	801a      	strh	r2, [r3, #0]
 8003826:	003b      	movs	r3, r7
 8003828:	187a      	adds	r2, r7, r1
 800382a:	8812      	ldrh	r2, [r2, #0]
 800382c:	801a      	strh	r2, [r3, #0]
    }

    if (x0 > x1) {
 800382e:	1dba      	adds	r2, r7, #6
 8003830:	1cbb      	adds	r3, r7, #2
 8003832:	2100      	movs	r1, #0
 8003834:	5e52      	ldrsh	r2, [r2, r1]
 8003836:	2100      	movs	r1, #0
 8003838:	5e5b      	ldrsh	r3, [r3, r1]
 800383a:	429a      	cmp	r2, r3
 800383c:	dd19      	ble.n	8003872 <writeLine+0xe2>
        _swap_int16_t(x0, x1);
 800383e:	2114      	movs	r1, #20
 8003840:	187b      	adds	r3, r7, r1
 8003842:	1dba      	adds	r2, r7, #6
 8003844:	8812      	ldrh	r2, [r2, #0]
 8003846:	801a      	strh	r2, [r3, #0]
 8003848:	1dbb      	adds	r3, r7, #6
 800384a:	1cba      	adds	r2, r7, #2
 800384c:	8812      	ldrh	r2, [r2, #0]
 800384e:	801a      	strh	r2, [r3, #0]
 8003850:	1cbb      	adds	r3, r7, #2
 8003852:	187a      	adds	r2, r7, r1
 8003854:	8812      	ldrh	r2, [r2, #0]
 8003856:	801a      	strh	r2, [r3, #0]
        _swap_int16_t(y0, y1);
 8003858:	2112      	movs	r1, #18
 800385a:	187b      	adds	r3, r7, r1
 800385c:	1d3a      	adds	r2, r7, #4
 800385e:	8812      	ldrh	r2, [r2, #0]
 8003860:	801a      	strh	r2, [r3, #0]
 8003862:	1d3b      	adds	r3, r7, #4
 8003864:	003a      	movs	r2, r7
 8003866:	8812      	ldrh	r2, [r2, #0]
 8003868:	801a      	strh	r2, [r3, #0]
 800386a:	003b      	movs	r3, r7
 800386c:	187a      	adds	r2, r7, r1
 800386e:	8812      	ldrh	r2, [r2, #0]
 8003870:	801a      	strh	r2, [r3, #0]
    }

    int16_t dx, dy;
    dx = x1 - x0;
 8003872:	1cbb      	adds	r3, r7, #2
 8003874:	881a      	ldrh	r2, [r3, #0]
 8003876:	1dbb      	adds	r3, r7, #6
 8003878:	881b      	ldrh	r3, [r3, #0]
 800387a:	1ad3      	subs	r3, r2, r3
 800387c:	b29a      	uxth	r2, r3
 800387e:	2010      	movs	r0, #16
 8003880:	183b      	adds	r3, r7, r0
 8003882:	801a      	strh	r2, [r3, #0]
    dy = abs(y1 - y0);
 8003884:	003b      	movs	r3, r7
 8003886:	2200      	movs	r2, #0
 8003888:	5e9a      	ldrsh	r2, [r3, r2]
 800388a:	1d3b      	adds	r3, r7, #4
 800388c:	2100      	movs	r1, #0
 800388e:	5e5b      	ldrsh	r3, [r3, r1]
 8003890:	1ad3      	subs	r3, r2, r3
 8003892:	17d9      	asrs	r1, r3, #31
 8003894:	185a      	adds	r2, r3, r1
 8003896:	404a      	eors	r2, r1
 8003898:	230e      	movs	r3, #14
 800389a:	18fb      	adds	r3, r7, r3
 800389c:	801a      	strh	r2, [r3, #0]

    int16_t err = dx / 2;
 800389e:	231e      	movs	r3, #30
 80038a0:	18fa      	adds	r2, r7, r3
 80038a2:	183b      	adds	r3, r7, r0
 80038a4:	2100      	movs	r1, #0
 80038a6:	5e5b      	ldrsh	r3, [r3, r1]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	da00      	bge.n	80038ae <writeLine+0x11e>
 80038ac:	3301      	adds	r3, #1
 80038ae:	105b      	asrs	r3, r3, #1
 80038b0:	8013      	strh	r3, [r2, #0]
    int16_t ystep;

    if (y0 < y1) {
 80038b2:	1d3a      	adds	r2, r7, #4
 80038b4:	003b      	movs	r3, r7
 80038b6:	2100      	movs	r1, #0
 80038b8:	5e52      	ldrsh	r2, [r2, r1]
 80038ba:	2100      	movs	r1, #0
 80038bc:	5e5b      	ldrsh	r3, [r3, r1]
 80038be:	429a      	cmp	r2, r3
 80038c0:	da04      	bge.n	80038cc <writeLine+0x13c>
        ystep = 1;
 80038c2:	231c      	movs	r3, #28
 80038c4:	18fb      	adds	r3, r7, r3
 80038c6:	2201      	movs	r2, #1
 80038c8:	801a      	strh	r2, [r3, #0]
 80038ca:	e04d      	b.n	8003968 <writeLine+0x1d8>
    } else {
        ystep = -1;
 80038cc:	231c      	movs	r3, #28
 80038ce:	18fb      	adds	r3, r7, r3
 80038d0:	2201      	movs	r2, #1
 80038d2:	4252      	negs	r2, r2
 80038d4:	801a      	strh	r2, [r3, #0]
    }

    for (; x0<=x1; x0++) {
 80038d6:	e047      	b.n	8003968 <writeLine+0x1d8>
        if (steep) {
 80038d8:	231a      	movs	r3, #26
 80038da:	18fb      	adds	r3, r7, r3
 80038dc:	2200      	movs	r2, #0
 80038de:	5e9b      	ldrsh	r3, [r3, r2]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d00c      	beq.n	80038fe <writeLine+0x16e>
            writePixel(y0, x0, color);
 80038e4:	2330      	movs	r3, #48	@ 0x30
 80038e6:	18fb      	adds	r3, r7, r3
 80038e8:	881a      	ldrh	r2, [r3, #0]
 80038ea:	1dbb      	adds	r3, r7, #6
 80038ec:	2100      	movs	r1, #0
 80038ee:	5e59      	ldrsh	r1, [r3, r1]
 80038f0:	1d3b      	adds	r3, r7, #4
 80038f2:	2000      	movs	r0, #0
 80038f4:	5e1b      	ldrsh	r3, [r3, r0]
 80038f6:	0018      	movs	r0, r3
 80038f8:	f7ff ff2c 	bl	8003754 <writePixel>
 80038fc:	e00b      	b.n	8003916 <writeLine+0x186>
        } else {
            writePixel(x0, y0, color);
 80038fe:	2330      	movs	r3, #48	@ 0x30
 8003900:	18fb      	adds	r3, r7, r3
 8003902:	881a      	ldrh	r2, [r3, #0]
 8003904:	1d3b      	adds	r3, r7, #4
 8003906:	2100      	movs	r1, #0
 8003908:	5e59      	ldrsh	r1, [r3, r1]
 800390a:	1dbb      	adds	r3, r7, #6
 800390c:	2000      	movs	r0, #0
 800390e:	5e1b      	ldrsh	r3, [r3, r0]
 8003910:	0018      	movs	r0, r3
 8003912:	f7ff ff1f 	bl	8003754 <writePixel>
        }
        err -= dy;
 8003916:	211e      	movs	r1, #30
 8003918:	187b      	adds	r3, r7, r1
 800391a:	881a      	ldrh	r2, [r3, #0]
 800391c:	230e      	movs	r3, #14
 800391e:	18fb      	adds	r3, r7, r3
 8003920:	881b      	ldrh	r3, [r3, #0]
 8003922:	1ad3      	subs	r3, r2, r3
 8003924:	b29a      	uxth	r2, r3
 8003926:	187b      	adds	r3, r7, r1
 8003928:	801a      	strh	r2, [r3, #0]
        if (err < 0) {
 800392a:	187b      	adds	r3, r7, r1
 800392c:	2200      	movs	r2, #0
 800392e:	5e9b      	ldrsh	r3, [r3, r2]
 8003930:	2b00      	cmp	r3, #0
 8003932:	da11      	bge.n	8003958 <writeLine+0x1c8>
            y0 += ystep;
 8003934:	1d3b      	adds	r3, r7, #4
 8003936:	881a      	ldrh	r2, [r3, #0]
 8003938:	231c      	movs	r3, #28
 800393a:	18fb      	adds	r3, r7, r3
 800393c:	881b      	ldrh	r3, [r3, #0]
 800393e:	18d3      	adds	r3, r2, r3
 8003940:	b29a      	uxth	r2, r3
 8003942:	1d3b      	adds	r3, r7, #4
 8003944:	801a      	strh	r2, [r3, #0]
            err += dx;
 8003946:	187b      	adds	r3, r7, r1
 8003948:	881a      	ldrh	r2, [r3, #0]
 800394a:	2310      	movs	r3, #16
 800394c:	18fb      	adds	r3, r7, r3
 800394e:	881b      	ldrh	r3, [r3, #0]
 8003950:	18d3      	adds	r3, r2, r3
 8003952:	b29a      	uxth	r2, r3
 8003954:	187b      	adds	r3, r7, r1
 8003956:	801a      	strh	r2, [r3, #0]
    for (; x0<=x1; x0++) {
 8003958:	1dbb      	adds	r3, r7, #6
 800395a:	2200      	movs	r2, #0
 800395c:	5e9b      	ldrsh	r3, [r3, r2]
 800395e:	b29b      	uxth	r3, r3
 8003960:	3301      	adds	r3, #1
 8003962:	b29a      	uxth	r2, r3
 8003964:	1dbb      	adds	r3, r7, #6
 8003966:	801a      	strh	r2, [r3, #0]
 8003968:	1dba      	adds	r2, r7, #6
 800396a:	1cbb      	adds	r3, r7, #2
 800396c:	2100      	movs	r1, #0
 800396e:	5e52      	ldrsh	r2, [r2, r1]
 8003970:	2100      	movs	r1, #0
 8003972:	5e5b      	ldrsh	r3, [r3, r1]
 8003974:	429a      	cmp	r2, r3
 8003976:	ddaf      	ble.n	80038d8 <writeLine+0x148>
        }
    }
}
 8003978:	46c0      	nop			@ (mov r8, r8)
 800397a:	46c0      	nop			@ (mov r8, r8)
 800397c:	46bd      	mov	sp, r7
 800397e:	b008      	add	sp, #32
 8003980:	bdb0      	pop	{r4, r5, r7, pc}

08003982 <drawFastVLine>:

void  drawFastVLine(int16_t x, int16_t y, int16_t h, uint16_t color)
{
 8003982:	b5b0      	push	{r4, r5, r7, lr}
 8003984:	b084      	sub	sp, #16
 8003986:	af02      	add	r7, sp, #8
 8003988:	0005      	movs	r5, r0
 800398a:	000c      	movs	r4, r1
 800398c:	0010      	movs	r0, r2
 800398e:	0019      	movs	r1, r3
 8003990:	1dbb      	adds	r3, r7, #6
 8003992:	1c2a      	adds	r2, r5, #0
 8003994:	801a      	strh	r2, [r3, #0]
 8003996:	1d3b      	adds	r3, r7, #4
 8003998:	1c22      	adds	r2, r4, #0
 800399a:	801a      	strh	r2, [r3, #0]
 800399c:	1cbb      	adds	r3, r7, #2
 800399e:	1c02      	adds	r2, r0, #0
 80039a0:	801a      	strh	r2, [r3, #0]
 80039a2:	003b      	movs	r3, r7
 80039a4:	1c0a      	adds	r2, r1, #0
 80039a6:	801a      	strh	r2, [r3, #0]
	writeLine(x, y, x, y + h - 1, color);
 80039a8:	1d3b      	adds	r3, r7, #4
 80039aa:	881a      	ldrh	r2, [r3, #0]
 80039ac:	1cbb      	adds	r3, r7, #2
 80039ae:	881b      	ldrh	r3, [r3, #0]
 80039b0:	18d3      	adds	r3, r2, r3
 80039b2:	b29b      	uxth	r3, r3
 80039b4:	3b01      	subs	r3, #1
 80039b6:	b29b      	uxth	r3, r3
 80039b8:	b21c      	sxth	r4, r3
 80039ba:	1dbb      	adds	r3, r7, #6
 80039bc:	2200      	movs	r2, #0
 80039be:	5e9a      	ldrsh	r2, [r3, r2]
 80039c0:	1d3b      	adds	r3, r7, #4
 80039c2:	2100      	movs	r1, #0
 80039c4:	5e59      	ldrsh	r1, [r3, r1]
 80039c6:	1dbb      	adds	r3, r7, #6
 80039c8:	2000      	movs	r0, #0
 80039ca:	5e18      	ldrsh	r0, [r3, r0]
 80039cc:	003b      	movs	r3, r7
 80039ce:	881b      	ldrh	r3, [r3, #0]
 80039d0:	9300      	str	r3, [sp, #0]
 80039d2:	0023      	movs	r3, r4
 80039d4:	f7ff fedc 	bl	8003790 <writeLine>
}
 80039d8:	46c0      	nop			@ (mov r8, r8)
 80039da:	46bd      	mov	sp, r7
 80039dc:	b002      	add	sp, #8
 80039de:	bdb0      	pop	{r4, r5, r7, pc}

080039e0 <drawFastHLine>:
void  drawFastHLine(int16_t x, int16_t y, int16_t w, uint16_t color)
{
 80039e0:	b5b0      	push	{r4, r5, r7, lr}
 80039e2:	b084      	sub	sp, #16
 80039e4:	af02      	add	r7, sp, #8
 80039e6:	0005      	movs	r5, r0
 80039e8:	000c      	movs	r4, r1
 80039ea:	0010      	movs	r0, r2
 80039ec:	0019      	movs	r1, r3
 80039ee:	1dbb      	adds	r3, r7, #6
 80039f0:	1c2a      	adds	r2, r5, #0
 80039f2:	801a      	strh	r2, [r3, #0]
 80039f4:	1d3b      	adds	r3, r7, #4
 80039f6:	1c22      	adds	r2, r4, #0
 80039f8:	801a      	strh	r2, [r3, #0]
 80039fa:	1cbb      	adds	r3, r7, #2
 80039fc:	1c02      	adds	r2, r0, #0
 80039fe:	801a      	strh	r2, [r3, #0]
 8003a00:	003b      	movs	r3, r7
 8003a02:	1c0a      	adds	r2, r1, #0
 8003a04:	801a      	strh	r2, [r3, #0]
	writeLine(x, y, x + w - 1, y, color);
 8003a06:	1dbb      	adds	r3, r7, #6
 8003a08:	881a      	ldrh	r2, [r3, #0]
 8003a0a:	1cbb      	adds	r3, r7, #2
 8003a0c:	881b      	ldrh	r3, [r3, #0]
 8003a0e:	18d3      	adds	r3, r2, r3
 8003a10:	b29b      	uxth	r3, r3
 8003a12:	3b01      	subs	r3, #1
 8003a14:	b29b      	uxth	r3, r3
 8003a16:	b21a      	sxth	r2, r3
 8003a18:	1d3b      	adds	r3, r7, #4
 8003a1a:	2400      	movs	r4, #0
 8003a1c:	5f1c      	ldrsh	r4, [r3, r4]
 8003a1e:	1d3b      	adds	r3, r7, #4
 8003a20:	2100      	movs	r1, #0
 8003a22:	5e59      	ldrsh	r1, [r3, r1]
 8003a24:	1dbb      	adds	r3, r7, #6
 8003a26:	2000      	movs	r0, #0
 8003a28:	5e18      	ldrsh	r0, [r3, r0]
 8003a2a:	003b      	movs	r3, r7
 8003a2c:	881b      	ldrh	r3, [r3, #0]
 8003a2e:	9300      	str	r3, [sp, #0]
 8003a30:	0023      	movs	r3, r4
 8003a32:	f7ff fead 	bl	8003790 <writeLine>
}
 8003a36:	46c0      	nop			@ (mov r8, r8)
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	b002      	add	sp, #8
 8003a3c:	bdb0      	pop	{r4, r5, r7, pc}

08003a3e <drawLine>:

void drawLine(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint16_t color)
{
 8003a3e:	b5b0      	push	{r4, r5, r7, lr}
 8003a40:	b086      	sub	sp, #24
 8003a42:	af02      	add	r7, sp, #8
 8003a44:	0005      	movs	r5, r0
 8003a46:	000c      	movs	r4, r1
 8003a48:	0010      	movs	r0, r2
 8003a4a:	0019      	movs	r1, r3
 8003a4c:	1dbb      	adds	r3, r7, #6
 8003a4e:	1c2a      	adds	r2, r5, #0
 8003a50:	801a      	strh	r2, [r3, #0]
 8003a52:	1d3b      	adds	r3, r7, #4
 8003a54:	1c22      	adds	r2, r4, #0
 8003a56:	801a      	strh	r2, [r3, #0]
 8003a58:	1cbb      	adds	r3, r7, #2
 8003a5a:	1c02      	adds	r2, r0, #0
 8003a5c:	801a      	strh	r2, [r3, #0]
 8003a5e:	003b      	movs	r3, r7
 8003a60:	1c0a      	adds	r2, r1, #0
 8003a62:	801a      	strh	r2, [r3, #0]
    if(x0 == x1){
 8003a64:	1dba      	adds	r2, r7, #6
 8003a66:	1cbb      	adds	r3, r7, #2
 8003a68:	2100      	movs	r1, #0
 8003a6a:	5e52      	ldrsh	r2, [r2, r1]
 8003a6c:	2100      	movs	r1, #0
 8003a6e:	5e5b      	ldrsh	r3, [r3, r1]
 8003a70:	429a      	cmp	r2, r3
 8003a72:	d12a      	bne.n	8003aca <drawLine+0x8c>
        if(y0 > y1) _swap_int16_t(y0, y1);
 8003a74:	1d3a      	adds	r2, r7, #4
 8003a76:	003b      	movs	r3, r7
 8003a78:	2100      	movs	r1, #0
 8003a7a:	5e52      	ldrsh	r2, [r2, r1]
 8003a7c:	2100      	movs	r1, #0
 8003a7e:	5e5b      	ldrsh	r3, [r3, r1]
 8003a80:	429a      	cmp	r2, r3
 8003a82:	dd0c      	ble.n	8003a9e <drawLine+0x60>
 8003a84:	210c      	movs	r1, #12
 8003a86:	187b      	adds	r3, r7, r1
 8003a88:	1d3a      	adds	r2, r7, #4
 8003a8a:	8812      	ldrh	r2, [r2, #0]
 8003a8c:	801a      	strh	r2, [r3, #0]
 8003a8e:	1d3b      	adds	r3, r7, #4
 8003a90:	003a      	movs	r2, r7
 8003a92:	8812      	ldrh	r2, [r2, #0]
 8003a94:	801a      	strh	r2, [r3, #0]
 8003a96:	003b      	movs	r3, r7
 8003a98:	187a      	adds	r2, r7, r1
 8003a9a:	8812      	ldrh	r2, [r2, #0]
 8003a9c:	801a      	strh	r2, [r3, #0]
        drawFastVLine(x0, y0, y1 - y0 + 1, color);
 8003a9e:	003b      	movs	r3, r7
 8003aa0:	881a      	ldrh	r2, [r3, #0]
 8003aa2:	1d3b      	adds	r3, r7, #4
 8003aa4:	881b      	ldrh	r3, [r3, #0]
 8003aa6:	1ad3      	subs	r3, r2, r3
 8003aa8:	b29b      	uxth	r3, r3
 8003aaa:	3301      	adds	r3, #1
 8003aac:	b29b      	uxth	r3, r3
 8003aae:	b21a      	sxth	r2, r3
 8003ab0:	2320      	movs	r3, #32
 8003ab2:	18fb      	adds	r3, r7, r3
 8003ab4:	881c      	ldrh	r4, [r3, #0]
 8003ab6:	1d3b      	adds	r3, r7, #4
 8003ab8:	2100      	movs	r1, #0
 8003aba:	5e59      	ldrsh	r1, [r3, r1]
 8003abc:	1dbb      	adds	r3, r7, #6
 8003abe:	2000      	movs	r0, #0
 8003ac0:	5e18      	ldrsh	r0, [r3, r0]
 8003ac2:	0023      	movs	r3, r4
 8003ac4:	f7ff ff5d 	bl	8003982 <drawFastVLine>
        if(x0 > x1) _swap_int16_t(x0, x1);
        drawFastHLine(x0, y0, x1 - x0 + 1, color);
    } else {
        writeLine(x0, y0, x1, y1, color);
    }
}
 8003ac8:	e045      	b.n	8003b56 <drawLine+0x118>
    } else if(y0 == y1){
 8003aca:	1d3a      	adds	r2, r7, #4
 8003acc:	003b      	movs	r3, r7
 8003ace:	2100      	movs	r1, #0
 8003ad0:	5e52      	ldrsh	r2, [r2, r1]
 8003ad2:	2100      	movs	r1, #0
 8003ad4:	5e5b      	ldrsh	r3, [r3, r1]
 8003ad6:	429a      	cmp	r2, r3
 8003ad8:	d12a      	bne.n	8003b30 <drawLine+0xf2>
        if(x0 > x1) _swap_int16_t(x0, x1);
 8003ada:	1dba      	adds	r2, r7, #6
 8003adc:	1cbb      	adds	r3, r7, #2
 8003ade:	2100      	movs	r1, #0
 8003ae0:	5e52      	ldrsh	r2, [r2, r1]
 8003ae2:	2100      	movs	r1, #0
 8003ae4:	5e5b      	ldrsh	r3, [r3, r1]
 8003ae6:	429a      	cmp	r2, r3
 8003ae8:	dd0c      	ble.n	8003b04 <drawLine+0xc6>
 8003aea:	210e      	movs	r1, #14
 8003aec:	187b      	adds	r3, r7, r1
 8003aee:	1dba      	adds	r2, r7, #6
 8003af0:	8812      	ldrh	r2, [r2, #0]
 8003af2:	801a      	strh	r2, [r3, #0]
 8003af4:	1dbb      	adds	r3, r7, #6
 8003af6:	1cba      	adds	r2, r7, #2
 8003af8:	8812      	ldrh	r2, [r2, #0]
 8003afa:	801a      	strh	r2, [r3, #0]
 8003afc:	1cbb      	adds	r3, r7, #2
 8003afe:	187a      	adds	r2, r7, r1
 8003b00:	8812      	ldrh	r2, [r2, #0]
 8003b02:	801a      	strh	r2, [r3, #0]
        drawFastHLine(x0, y0, x1 - x0 + 1, color);
 8003b04:	1cbb      	adds	r3, r7, #2
 8003b06:	881a      	ldrh	r2, [r3, #0]
 8003b08:	1dbb      	adds	r3, r7, #6
 8003b0a:	881b      	ldrh	r3, [r3, #0]
 8003b0c:	1ad3      	subs	r3, r2, r3
 8003b0e:	b29b      	uxth	r3, r3
 8003b10:	3301      	adds	r3, #1
 8003b12:	b29b      	uxth	r3, r3
 8003b14:	b21a      	sxth	r2, r3
 8003b16:	2320      	movs	r3, #32
 8003b18:	18fb      	adds	r3, r7, r3
 8003b1a:	881c      	ldrh	r4, [r3, #0]
 8003b1c:	1d3b      	adds	r3, r7, #4
 8003b1e:	2100      	movs	r1, #0
 8003b20:	5e59      	ldrsh	r1, [r3, r1]
 8003b22:	1dbb      	adds	r3, r7, #6
 8003b24:	2000      	movs	r0, #0
 8003b26:	5e18      	ldrsh	r0, [r3, r0]
 8003b28:	0023      	movs	r3, r4
 8003b2a:	f7ff ff59 	bl	80039e0 <drawFastHLine>
}
 8003b2e:	e012      	b.n	8003b56 <drawLine+0x118>
        writeLine(x0, y0, x1, y1, color);
 8003b30:	003b      	movs	r3, r7
 8003b32:	2400      	movs	r4, #0
 8003b34:	5f1c      	ldrsh	r4, [r3, r4]
 8003b36:	1cbb      	adds	r3, r7, #2
 8003b38:	2200      	movs	r2, #0
 8003b3a:	5e9a      	ldrsh	r2, [r3, r2]
 8003b3c:	1d3b      	adds	r3, r7, #4
 8003b3e:	2100      	movs	r1, #0
 8003b40:	5e59      	ldrsh	r1, [r3, r1]
 8003b42:	1dbb      	adds	r3, r7, #6
 8003b44:	2000      	movs	r0, #0
 8003b46:	5e18      	ldrsh	r0, [r3, r0]
 8003b48:	2320      	movs	r3, #32
 8003b4a:	18fb      	adds	r3, r7, r3
 8003b4c:	881b      	ldrh	r3, [r3, #0]
 8003b4e:	9300      	str	r3, [sp, #0]
 8003b50:	0023      	movs	r3, r4
 8003b52:	f7ff fe1d 	bl	8003790 <writeLine>
}
 8003b56:	46c0      	nop			@ (mov r8, r8)
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	b004      	add	sp, #16
 8003b5c:	bdb0      	pop	{r4, r5, r7, pc}

08003b5e <drawString>:
void drawString(int16_t x, int16_t y, char* c, int16_t textColor, int16_t bgColor, uint8_t size, uint8_t spacing)
{
 8003b5e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b60:	b089      	sub	sp, #36	@ 0x24
 8003b62:	af02      	add	r7, sp, #8
 8003b64:	0004      	movs	r4, r0
 8003b66:	0008      	movs	r0, r1
 8003b68:	60ba      	str	r2, [r7, #8]
 8003b6a:	0019      	movs	r1, r3
 8003b6c:	230e      	movs	r3, #14
 8003b6e:	18fb      	adds	r3, r7, r3
 8003b70:	1c22      	adds	r2, r4, #0
 8003b72:	801a      	strh	r2, [r3, #0]
 8003b74:	230c      	movs	r3, #12
 8003b76:	18fb      	adds	r3, r7, r3
 8003b78:	1c02      	adds	r2, r0, #0
 8003b7a:	801a      	strh	r2, [r3, #0]
 8003b7c:	1dbb      	adds	r3, r7, #6
 8003b7e:	1c0a      	adds	r2, r1, #0
 8003b80:	801a      	strh	r2, [r3, #0]
	uint16_t i =0;
 8003b82:	2316      	movs	r3, #22
 8003b84:	18fb      	adds	r3, r7, r3
 8003b86:	2200      	movs	r2, #0
 8003b88:	801a      	strh	r2, [r3, #0]

	while(c[i])
 8003b8a:	e03f      	b.n	8003c0c <drawString+0xae>
	{
		drawChar(x, y, c[i], textColor, bgColor, size);
 8003b8c:	2516      	movs	r5, #22
 8003b8e:	197b      	adds	r3, r7, r5
 8003b90:	881b      	ldrh	r3, [r3, #0]
 8003b92:	68ba      	ldr	r2, [r7, #8]
 8003b94:	18d3      	adds	r3, r2, r3
 8003b96:	781b      	ldrb	r3, [r3, #0]
 8003b98:	469c      	mov	ip, r3
 8003b9a:	1dbb      	adds	r3, r7, #6
 8003b9c:	2400      	movs	r4, #0
 8003b9e:	5f1c      	ldrsh	r4, [r3, r4]
 8003ba0:	230c      	movs	r3, #12
 8003ba2:	18fb      	adds	r3, r7, r3
 8003ba4:	2100      	movs	r1, #0
 8003ba6:	5e59      	ldrsh	r1, [r3, r1]
 8003ba8:	260e      	movs	r6, #14
 8003baa:	19bb      	adds	r3, r7, r6
 8003bac:	2000      	movs	r0, #0
 8003bae:	5e18      	ldrsh	r0, [r3, r0]
 8003bb0:	232c      	movs	r3, #44	@ 0x2c
 8003bb2:	2208      	movs	r2, #8
 8003bb4:	189b      	adds	r3, r3, r2
 8003bb6:	19db      	adds	r3, r3, r7
 8003bb8:	781b      	ldrb	r3, [r3, #0]
 8003bba:	9301      	str	r3, [sp, #4]
 8003bbc:	2328      	movs	r3, #40	@ 0x28
 8003bbe:	189b      	adds	r3, r3, r2
 8003bc0:	19db      	adds	r3, r3, r7
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	5e9b      	ldrsh	r3, [r3, r2]
 8003bc6:	9300      	str	r3, [sp, #0]
 8003bc8:	0023      	movs	r3, r4
 8003bca:	4662      	mov	r2, ip
 8003bcc:	f000 f82c 	bl	8003c28 <drawChar>
		x+=(size*6)+spacing;
 8003bd0:	232c      	movs	r3, #44	@ 0x2c
 8003bd2:	2108      	movs	r1, #8
 8003bd4:	185b      	adds	r3, r3, r1
 8003bd6:	19db      	adds	r3, r3, r7
 8003bd8:	781b      	ldrb	r3, [r3, #0]
 8003bda:	b29b      	uxth	r3, r3
 8003bdc:	1c1a      	adds	r2, r3, #0
 8003bde:	1c13      	adds	r3, r2, #0
 8003be0:	18db      	adds	r3, r3, r3
 8003be2:	189b      	adds	r3, r3, r2
 8003be4:	18db      	adds	r3, r3, r3
 8003be6:	b29a      	uxth	r2, r3
 8003be8:	2330      	movs	r3, #48	@ 0x30
 8003bea:	185b      	adds	r3, r3, r1
 8003bec:	19db      	adds	r3, r3, r7
 8003bee:	781b      	ldrb	r3, [r3, #0]
 8003bf0:	b29b      	uxth	r3, r3
 8003bf2:	18d3      	adds	r3, r2, r3
 8003bf4:	b29a      	uxth	r2, r3
 8003bf6:	19bb      	adds	r3, r7, r6
 8003bf8:	881b      	ldrh	r3, [r3, #0]
 8003bfa:	18d3      	adds	r3, r2, r3
 8003bfc:	b29a      	uxth	r2, r3
 8003bfe:	19bb      	adds	r3, r7, r6
 8003c00:	801a      	strh	r2, [r3, #0]
		i++;
 8003c02:	197b      	adds	r3, r7, r5
 8003c04:	881a      	ldrh	r2, [r3, #0]
 8003c06:	197b      	adds	r3, r7, r5
 8003c08:	3201      	adds	r2, #1
 8003c0a:	801a      	strh	r2, [r3, #0]
	while(c[i])
 8003c0c:	2316      	movs	r3, #22
 8003c0e:	18fb      	adds	r3, r7, r3
 8003c10:	881b      	ldrh	r3, [r3, #0]
 8003c12:	68ba      	ldr	r2, [r7, #8]
 8003c14:	18d3      	adds	r3, r2, r3
 8003c16:	781b      	ldrb	r3, [r3, #0]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d1b7      	bne.n	8003b8c <drawString+0x2e>
	}
}
 8003c1c:	46c0      	nop			@ (mov r8, r8)
 8003c1e:	46c0      	nop			@ (mov r8, r8)
 8003c20:	46bd      	mov	sp, r7
 8003c22:	b007      	add	sp, #28
 8003c24:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08003c28 <drawChar>:
void drawChar(int16_t x, int16_t y, char c, int16_t textColor, int16_t bgColor, uint8_t size){
 8003c28:	b5b0      	push	{r4, r5, r7, lr}
 8003c2a:	b088      	sub	sp, #32
 8003c2c:	af02      	add	r7, sp, #8
 8003c2e:	0005      	movs	r5, r0
 8003c30:	000c      	movs	r4, r1
 8003c32:	0010      	movs	r0, r2
 8003c34:	0019      	movs	r1, r3
 8003c36:	1dbb      	adds	r3, r7, #6
 8003c38:	1c2a      	adds	r2, r5, #0
 8003c3a:	801a      	strh	r2, [r3, #0]
 8003c3c:	1d3b      	adds	r3, r7, #4
 8003c3e:	1c22      	adds	r2, r4, #0
 8003c40:	801a      	strh	r2, [r3, #0]
 8003c42:	1cfb      	adds	r3, r7, #3
 8003c44:	1c02      	adds	r2, r0, #0
 8003c46:	701a      	strb	r2, [r3, #0]
 8003c48:	003b      	movs	r3, r7
 8003c4a:	1c0a      	adds	r2, r1, #0
 8003c4c:	801a      	strh	r2, [r3, #0]
     //(y >= _height))           //||
     //((x + 5 * size - 1) < 0) ||
     //((y + 8 * size - 1) < 0))
   // return;

  for (i=0; i<6; i++ ) {
 8003c4e:	2300      	movs	r3, #0
 8003c50:	613b      	str	r3, [r7, #16]
 8003c52:	e0bd      	b.n	8003dd0 <drawChar+0x1a8>
    if ((i) == 5)
 8003c54:	693b      	ldr	r3, [r7, #16]
 8003c56:	2b05      	cmp	r3, #5
 8003c58:	d104      	bne.n	8003c64 <drawChar+0x3c>
      line = 0x0;
 8003c5a:	2317      	movs	r3, #23
 8003c5c:	18fb      	adds	r3, r7, r3
 8003c5e:	2200      	movs	r2, #0
 8003c60:	701a      	strb	r2, [r3, #0]
 8003c62:	e00b      	b.n	8003c7c <drawChar+0x54>
    else
      line = Font[(c*5)+(i)];
 8003c64:	1cfb      	adds	r3, r7, #3
 8003c66:	781a      	ldrb	r2, [r3, #0]
 8003c68:	0013      	movs	r3, r2
 8003c6a:	009b      	lsls	r3, r3, #2
 8003c6c:	189a      	adds	r2, r3, r2
 8003c6e:	693b      	ldr	r3, [r7, #16]
 8003c70:	18d2      	adds	r2, r2, r3
 8003c72:	2317      	movs	r3, #23
 8003c74:	18fb      	adds	r3, r7, r3
 8003c76:	495b      	ldr	r1, [pc, #364]	@ (8003de4 <drawChar+0x1bc>)
 8003c78:	5c8a      	ldrb	r2, [r1, r2]
 8003c7a:	701a      	strb	r2, [r3, #0]
    for (j = 0; j<8; j++) {
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	60fb      	str	r3, [r7, #12]
 8003c80:	e09f      	b.n	8003dc2 <drawChar+0x19a>
      if (line & 0x1) {
 8003c82:	2317      	movs	r3, #23
 8003c84:	18fb      	adds	r3, r7, r3
 8003c86:	781b      	ldrb	r3, [r3, #0]
 8003c88:	2201      	movs	r2, #1
 8003c8a:	4013      	ands	r3, r2
 8003c8c:	d043      	beq.n	8003d16 <drawChar+0xee>
        if (size == 1)
 8003c8e:	232c      	movs	r3, #44	@ 0x2c
 8003c90:	18fb      	adds	r3, r7, r3
 8003c92:	781b      	ldrb	r3, [r3, #0]
 8003c94:	2b01      	cmp	r3, #1
 8003c96:	d115      	bne.n	8003cc4 <drawChar+0x9c>
          writePixel(x+(i), y+(7-j), textColor);
 8003c98:	693b      	ldr	r3, [r7, #16]
 8003c9a:	b29a      	uxth	r2, r3
 8003c9c:	1dbb      	adds	r3, r7, #6
 8003c9e:	881b      	ldrh	r3, [r3, #0]
 8003ca0:	18d3      	adds	r3, r2, r3
 8003ca2:	b29b      	uxth	r3, r3
 8003ca4:	b218      	sxth	r0, r3
 8003ca6:	1d3b      	adds	r3, r7, #4
 8003ca8:	881a      	ldrh	r2, [r3, #0]
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	b29b      	uxth	r3, r3
 8003cae:	1ad3      	subs	r3, r2, r3
 8003cb0:	b29b      	uxth	r3, r3
 8003cb2:	3307      	adds	r3, #7
 8003cb4:	b29b      	uxth	r3, r3
 8003cb6:	b219      	sxth	r1, r3
 8003cb8:	003b      	movs	r3, r7
 8003cba:	881b      	ldrh	r3, [r3, #0]
 8003cbc:	001a      	movs	r2, r3
 8003cbe:	f7ff fd49 	bl	8003754 <writePixel>
 8003cc2:	e075      	b.n	8003db0 <drawChar+0x188>
        else {
          fillRect(x+((i)*size), y+((7-j)*size), size, size, textColor);
 8003cc4:	212c      	movs	r1, #44	@ 0x2c
 8003cc6:	187b      	adds	r3, r7, r1
 8003cc8:	781b      	ldrb	r3, [r3, #0]
 8003cca:	b29b      	uxth	r3, r3
 8003ccc:	693a      	ldr	r2, [r7, #16]
 8003cce:	b292      	uxth	r2, r2
 8003cd0:	4353      	muls	r3, r2
 8003cd2:	b29a      	uxth	r2, r3
 8003cd4:	1dbb      	adds	r3, r7, #6
 8003cd6:	881b      	ldrh	r3, [r3, #0]
 8003cd8:	18d3      	adds	r3, r2, r3
 8003cda:	b29b      	uxth	r3, r3
 8003cdc:	b218      	sxth	r0, r3
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	2207      	movs	r2, #7
 8003ce2:	1ad3      	subs	r3, r2, r3
 8003ce4:	b29b      	uxth	r3, r3
 8003ce6:	000c      	movs	r4, r1
 8003ce8:	187a      	adds	r2, r7, r1
 8003cea:	7812      	ldrb	r2, [r2, #0]
 8003cec:	b292      	uxth	r2, r2
 8003cee:	4353      	muls	r3, r2
 8003cf0:	b29a      	uxth	r2, r3
 8003cf2:	1d3b      	adds	r3, r7, #4
 8003cf4:	881b      	ldrh	r3, [r3, #0]
 8003cf6:	18d3      	adds	r3, r2, r3
 8003cf8:	b29b      	uxth	r3, r3
 8003cfa:	b219      	sxth	r1, r3
 8003cfc:	193b      	adds	r3, r7, r4
 8003cfe:	781b      	ldrb	r3, [r3, #0]
 8003d00:	b21a      	sxth	r2, r3
 8003d02:	193b      	adds	r3, r7, r4
 8003d04:	781b      	ldrb	r3, [r3, #0]
 8003d06:	b21c      	sxth	r4, r3
 8003d08:	003b      	movs	r3, r7
 8003d0a:	881b      	ldrh	r3, [r3, #0]
 8003d0c:	9300      	str	r3, [sp, #0]
 8003d0e:	0023      	movs	r3, r4
 8003d10:	f7ff fc9c 	bl	800364c <fillRect>
 8003d14:	e04c      	b.n	8003db0 <drawChar+0x188>
        }
      } else if (bgColor != textColor) {
 8003d16:	2428      	movs	r4, #40	@ 0x28
 8003d18:	193b      	adds	r3, r7, r4
 8003d1a:	0039      	movs	r1, r7
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	5e9a      	ldrsh	r2, [r3, r2]
 8003d20:	2300      	movs	r3, #0
 8003d22:	5ecb      	ldrsh	r3, [r1, r3]
 8003d24:	429a      	cmp	r2, r3
 8003d26:	d043      	beq.n	8003db0 <drawChar+0x188>
        if (size == 1) // default size
 8003d28:	232c      	movs	r3, #44	@ 0x2c
 8003d2a:	18fb      	adds	r3, r7, r3
 8003d2c:	781b      	ldrb	r3, [r3, #0]
 8003d2e:	2b01      	cmp	r3, #1
 8003d30:	d115      	bne.n	8003d5e <drawChar+0x136>
          writePixel(x+(i), y+(7-j), bgColor);
 8003d32:	693b      	ldr	r3, [r7, #16]
 8003d34:	b29a      	uxth	r2, r3
 8003d36:	1dbb      	adds	r3, r7, #6
 8003d38:	881b      	ldrh	r3, [r3, #0]
 8003d3a:	18d3      	adds	r3, r2, r3
 8003d3c:	b29b      	uxth	r3, r3
 8003d3e:	b218      	sxth	r0, r3
 8003d40:	1d3b      	adds	r3, r7, #4
 8003d42:	881a      	ldrh	r2, [r3, #0]
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	b29b      	uxth	r3, r3
 8003d48:	1ad3      	subs	r3, r2, r3
 8003d4a:	b29b      	uxth	r3, r3
 8003d4c:	3307      	adds	r3, #7
 8003d4e:	b29b      	uxth	r3, r3
 8003d50:	b219      	sxth	r1, r3
 8003d52:	193b      	adds	r3, r7, r4
 8003d54:	881b      	ldrh	r3, [r3, #0]
 8003d56:	001a      	movs	r2, r3
 8003d58:	f7ff fcfc 	bl	8003754 <writePixel>
 8003d5c:	e028      	b.n	8003db0 <drawChar+0x188>
        else {  // big size
          fillRect(x+(i)*size, y+(7-j)*size, size, size, bgColor);
 8003d5e:	212c      	movs	r1, #44	@ 0x2c
 8003d60:	187b      	adds	r3, r7, r1
 8003d62:	781b      	ldrb	r3, [r3, #0]
 8003d64:	b29b      	uxth	r3, r3
 8003d66:	693a      	ldr	r2, [r7, #16]
 8003d68:	b292      	uxth	r2, r2
 8003d6a:	4353      	muls	r3, r2
 8003d6c:	b29a      	uxth	r2, r3
 8003d6e:	1dbb      	adds	r3, r7, #6
 8003d70:	881b      	ldrh	r3, [r3, #0]
 8003d72:	18d3      	adds	r3, r2, r3
 8003d74:	b29b      	uxth	r3, r3
 8003d76:	b218      	sxth	r0, r3
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	2207      	movs	r2, #7
 8003d7c:	1ad3      	subs	r3, r2, r3
 8003d7e:	b29b      	uxth	r3, r3
 8003d80:	000c      	movs	r4, r1
 8003d82:	187a      	adds	r2, r7, r1
 8003d84:	7812      	ldrb	r2, [r2, #0]
 8003d86:	b292      	uxth	r2, r2
 8003d88:	4353      	muls	r3, r2
 8003d8a:	b29a      	uxth	r2, r3
 8003d8c:	1d3b      	adds	r3, r7, #4
 8003d8e:	881b      	ldrh	r3, [r3, #0]
 8003d90:	18d3      	adds	r3, r2, r3
 8003d92:	b29b      	uxth	r3, r3
 8003d94:	b219      	sxth	r1, r3
 8003d96:	193b      	adds	r3, r7, r4
 8003d98:	781b      	ldrb	r3, [r3, #0]
 8003d9a:	b21a      	sxth	r2, r3
 8003d9c:	193b      	adds	r3, r7, r4
 8003d9e:	781b      	ldrb	r3, [r3, #0]
 8003da0:	b21c      	sxth	r4, r3
 8003da2:	2328      	movs	r3, #40	@ 0x28
 8003da4:	18fb      	adds	r3, r7, r3
 8003da6:	881b      	ldrh	r3, [r3, #0]
 8003da8:	9300      	str	r3, [sp, #0]
 8003daa:	0023      	movs	r3, r4
 8003dac:	f7ff fc4e 	bl	800364c <fillRect>
        }
      }
      line >>= 1;
 8003db0:	2217      	movs	r2, #23
 8003db2:	18bb      	adds	r3, r7, r2
 8003db4:	18ba      	adds	r2, r7, r2
 8003db6:	7812      	ldrb	r2, [r2, #0]
 8003db8:	0852      	lsrs	r2, r2, #1
 8003dba:	701a      	strb	r2, [r3, #0]
    for (j = 0; j<8; j++) {
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	3301      	adds	r3, #1
 8003dc0:	60fb      	str	r3, [r7, #12]
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	2b07      	cmp	r3, #7
 8003dc6:	dc00      	bgt.n	8003dca <drawChar+0x1a2>
 8003dc8:	e75b      	b.n	8003c82 <drawChar+0x5a>
  for (i=0; i<6; i++ ) {
 8003dca:	693b      	ldr	r3, [r7, #16]
 8003dcc:	3301      	adds	r3, #1
 8003dce:	613b      	str	r3, [r7, #16]
 8003dd0:	693b      	ldr	r3, [r7, #16]
 8003dd2:	2b05      	cmp	r3, #5
 8003dd4:	dc00      	bgt.n	8003dd8 <drawChar+0x1b0>
 8003dd6:	e73d      	b.n	8003c54 <drawChar+0x2c>
    }
  }
}
 8003dd8:	46c0      	nop			@ (mov r8, r8)
 8003dda:	46c0      	nop			@ (mov r8, r8)
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	b006      	add	sp, #24
 8003de0:	bdb0      	pop	{r4, r5, r7, pc}
 8003de2:	46c0      	nop			@ (mov r8, r8)
 8003de4:	08011e1c 	.word	0x08011e1c

08003de8 <fillScreen>:
        if(a > b) _swap_int16_t(a,b);
        drawFastHLine(a, y, b-a+1, color);
    }
}

void fillScreen(uint16_t color) {
 8003de8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003dea:	b091      	sub	sp, #68	@ 0x44
 8003dec:	af04      	add	r7, sp, #16
 8003dee:	231e      	movs	r3, #30
 8003df0:	18f9      	adds	r1, r7, r3
 8003df2:	8008      	strh	r0, [r1, #0]
 8003df4:	4669      	mov	r1, sp
 8003df6:	000e      	movs	r6, r1
    uint16_t pallette[] = {color};
 8003df8:	210c      	movs	r1, #12
 8003dfa:	2318      	movs	r3, #24
 8003dfc:	18cb      	adds	r3, r1, r3
 8003dfe:	19d9      	adds	r1, r3, r7
 8003e00:	231e      	movs	r3, #30
 8003e02:	18f8      	adds	r0, r7, r3
 8003e04:	8800      	ldrh	r0, [r0, #0]
 8003e06:	8008      	strh	r0, [r1, #0]
    uint16_t pixels[_width*_height][2];
 8003e08:	492f      	ldr	r1, [pc, #188]	@ (8003ec8 <fillScreen+0xe0>)
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	5ec9      	ldrsh	r1, [r1, r3]
 8003e0e:	0008      	movs	r0, r1
 8003e10:	492e      	ldr	r1, [pc, #184]	@ (8003ecc <fillScreen+0xe4>)
 8003e12:	2300      	movs	r3, #0
 8003e14:	5ec9      	ldrsh	r1, [r1, r3]
 8003e16:	4341      	muls	r1, r0
 8003e18:	1e48      	subs	r0, r1, #1
 8003e1a:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8003e1c:	0008      	movs	r0, r1
 8003e1e:	6138      	str	r0, [r7, #16]
 8003e20:	2000      	movs	r0, #0
 8003e22:	6178      	str	r0, [r7, #20]
 8003e24:	693a      	ldr	r2, [r7, #16]
 8003e26:	697b      	ldr	r3, [r7, #20]
 8003e28:	0010      	movs	r0, r2
 8003e2a:	0ec0      	lsrs	r0, r0, #27
 8003e2c:	613a      	str	r2, [r7, #16]
 8003e2e:	617b      	str	r3, [r7, #20]
 8003e30:	015d      	lsls	r5, r3, #5
 8003e32:	4305      	orrs	r5, r0
 8003e34:	693b      	ldr	r3, [r7, #16]
 8003e36:	015c      	lsls	r4, r3, #5
 8003e38:	0008      	movs	r0, r1
 8003e3a:	6038      	str	r0, [r7, #0]
 8003e3c:	2000      	movs	r0, #0
 8003e3e:	6078      	str	r0, [r7, #4]
 8003e40:	683c      	ldr	r4, [r7, #0]
 8003e42:	687d      	ldr	r5, [r7, #4]
 8003e44:	0023      	movs	r3, r4
 8003e46:	0ed8      	lsrs	r0, r3, #27
 8003e48:	002b      	movs	r3, r5
 8003e4a:	015b      	lsls	r3, r3, #5
 8003e4c:	60fb      	str	r3, [r7, #12]
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	4303      	orrs	r3, r0
 8003e52:	60fb      	str	r3, [r7, #12]
 8003e54:	0023      	movs	r3, r4
 8003e56:	015b      	lsls	r3, r3, #5
 8003e58:	60bb      	str	r3, [r7, #8]
 8003e5a:	000b      	movs	r3, r1
 8003e5c:	009b      	lsls	r3, r3, #2
 8003e5e:	3307      	adds	r3, #7
 8003e60:	08db      	lsrs	r3, r3, #3
 8003e62:	00db      	lsls	r3, r3, #3
 8003e64:	466a      	mov	r2, sp
 8003e66:	1ad3      	subs	r3, r2, r3
 8003e68:	469d      	mov	sp, r3
 8003e6a:	ab04      	add	r3, sp, #16
 8003e6c:	3301      	adds	r3, #1
 8003e6e:	085b      	lsrs	r3, r3, #1
 8003e70:	005b      	lsls	r3, r3, #1
 8003e72:	62bb      	str	r3, [r7, #40]	@ 0x28

    pixels[0][0] = 0;
 8003e74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e76:	2200      	movs	r2, #0
 8003e78:	801a      	strh	r2, [r3, #0]
    pixels[0][1] = _width*_height;
 8003e7a:	4b13      	ldr	r3, [pc, #76]	@ (8003ec8 <fillScreen+0xe0>)
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	5e9b      	ldrsh	r3, [r3, r2]
 8003e80:	b29b      	uxth	r3, r3
 8003e82:	4a12      	ldr	r2, [pc, #72]	@ (8003ecc <fillScreen+0xe4>)
 8003e84:	2000      	movs	r0, #0
 8003e86:	5e12      	ldrsh	r2, [r2, r0]
 8003e88:	b292      	uxth	r2, r2
 8003e8a:	4353      	muls	r3, r2
 8003e8c:	b29a      	uxth	r2, r3
 8003e8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e90:	805a      	strh	r2, [r3, #2]
    drawImage(pixels, pallette, 0, 0, _width, _height, 1);
 8003e92:	4b0d      	ldr	r3, [pc, #52]	@ (8003ec8 <fillScreen+0xe0>)
 8003e94:	2200      	movs	r2, #0
 8003e96:	5e9b      	ldrsh	r3, [r3, r2]
 8003e98:	b29b      	uxth	r3, r3
 8003e9a:	4a0c      	ldr	r2, [pc, #48]	@ (8003ecc <fillScreen+0xe4>)
 8003e9c:	2000      	movs	r0, #0
 8003e9e:	5e12      	ldrsh	r2, [r2, r0]
 8003ea0:	b292      	uxth	r2, r2
 8003ea2:	210c      	movs	r1, #12
 8003ea4:	2018      	movs	r0, #24
 8003ea6:	1809      	adds	r1, r1, r0
 8003ea8:	19c9      	adds	r1, r1, r7
 8003eaa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003eac:	2401      	movs	r4, #1
 8003eae:	9402      	str	r4, [sp, #8]
 8003eb0:	9201      	str	r2, [sp, #4]
 8003eb2:	9300      	str	r3, [sp, #0]
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	f000 f80a 	bl	8003ed0 <drawImage>
 8003ebc:	46b5      	mov	sp, r6
	//fillRect(0, 0, _width, _height, color);
}
 8003ebe:	46c0      	nop			@ (mov r8, r8)
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	b00d      	add	sp, #52	@ 0x34
 8003ec4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ec6:	46c0      	nop			@ (mov r8, r8)
 8003ec8:	200050c4 	.word	0x200050c4
 8003ecc:	200050c6 	.word	0x200050c6

08003ed0 <drawImage>:

void drawImage(uint16_t image[][2], uint16_t palette[], uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t c)
{
 8003ed0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003ed2:	46c6      	mov	lr, r8
 8003ed4:	b500      	push	{lr}
 8003ed6:	b092      	sub	sp, #72	@ 0x48
 8003ed8:	af02      	add	r7, sp, #8
 8003eda:	6278      	str	r0, [r7, #36]	@ 0x24
 8003edc:	6239      	str	r1, [r7, #32]
 8003ede:	0019      	movs	r1, r3
 8003ee0:	231e      	movs	r3, #30
 8003ee2:	18fb      	adds	r3, r7, r3
 8003ee4:	801a      	strh	r2, [r3, #0]
 8003ee6:	231c      	movs	r3, #28
 8003ee8:	18fb      	adds	r3, r7, r3
 8003eea:	1c0a      	adds	r2, r1, #0
 8003eec:	801a      	strh	r2, [r3, #0]
 8003eee:	466b      	mov	r3, sp
 8003ef0:	4698      	mov	r8, r3
	uint16_t i;
	uint16_t j;
	uint16_t totalInd =0;
 8003ef2:	2322      	movs	r3, #34	@ 0x22
 8003ef4:	2118      	movs	r1, #24
 8003ef6:	185b      	adds	r3, r3, r1
 8003ef8:	19db      	adds	r3, r3, r7
 8003efa:	2200      	movs	r2, #0
 8003efc:	801a      	strh	r2, [r3, #0]
	uint16_t ind;
	uint16_t count;
	uint16_t pixelBuffer[w*h];
 8003efe:	2340      	movs	r3, #64	@ 0x40
 8003f00:	185b      	adds	r3, r3, r1
 8003f02:	19db      	adds	r3, r3, r7
 8003f04:	881b      	ldrh	r3, [r3, #0]
 8003f06:	2244      	movs	r2, #68	@ 0x44
 8003f08:	1852      	adds	r2, r2, r1
 8003f0a:	19d2      	adds	r2, r2, r7
 8003f0c:	8812      	ldrh	r2, [r2, #0]
 8003f0e:	4353      	muls	r3, r2
 8003f10:	1e5a      	subs	r2, r3, #1
 8003f12:	637a      	str	r2, [r7, #52]	@ 0x34
 8003f14:	001a      	movs	r2, r3
 8003f16:	60ba      	str	r2, [r7, #8]
 8003f18:	2200      	movs	r2, #0
 8003f1a:	60fa      	str	r2, [r7, #12]
 8003f1c:	68b8      	ldr	r0, [r7, #8]
 8003f1e:	68f9      	ldr	r1, [r7, #12]
 8003f20:	0002      	movs	r2, r0
 8003f22:	0f12      	lsrs	r2, r2, #28
 8003f24:	000e      	movs	r6, r1
 8003f26:	0136      	lsls	r6, r6, #4
 8003f28:	617e      	str	r6, [r7, #20]
 8003f2a:	697e      	ldr	r6, [r7, #20]
 8003f2c:	4316      	orrs	r6, r2
 8003f2e:	617e      	str	r6, [r7, #20]
 8003f30:	0002      	movs	r2, r0
 8003f32:	0112      	lsls	r2, r2, #4
 8003f34:	613a      	str	r2, [r7, #16]
 8003f36:	001a      	movs	r2, r3
 8003f38:	603a      	str	r2, [r7, #0]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	607a      	str	r2, [r7, #4]
 8003f3e:	6838      	ldr	r0, [r7, #0]
 8003f40:	6879      	ldr	r1, [r7, #4]
 8003f42:	0002      	movs	r2, r0
 8003f44:	0f12      	lsrs	r2, r2, #28
 8003f46:	000e      	movs	r6, r1
 8003f48:	0135      	lsls	r5, r6, #4
 8003f4a:	4315      	orrs	r5, r2
 8003f4c:	0002      	movs	r2, r0
 8003f4e:	0114      	lsls	r4, r2, #4
 8003f50:	005b      	lsls	r3, r3, #1
 8003f52:	3307      	adds	r3, #7
 8003f54:	08db      	lsrs	r3, r3, #3
 8003f56:	00db      	lsls	r3, r3, #3
 8003f58:	466a      	mov	r2, sp
 8003f5a:	1ad3      	subs	r3, r2, r3
 8003f5c:	469d      	mov	sp, r3
 8003f5e:	ab02      	add	r3, sp, #8
 8003f60:	3301      	adds	r3, #1
 8003f62:	085b      	lsrs	r3, r3, #1
 8003f64:	005b      	lsls	r3, r3, #1
 8003f66:	633b      	str	r3, [r7, #48]	@ 0x30

for(i=0; i<c; i++)
 8003f68:	2326      	movs	r3, #38	@ 0x26
 8003f6a:	2118      	movs	r1, #24
 8003f6c:	185b      	adds	r3, r3, r1
 8003f6e:	19db      	adds	r3, r3, r7
 8003f70:	2200      	movs	r2, #0
 8003f72:	801a      	strh	r2, [r3, #0]
 8003f74:	e05d      	b.n	8004032 <drawImage+0x162>
{
	ind = image[i][0];
 8003f76:	2126      	movs	r1, #38	@ 0x26
 8003f78:	2018      	movs	r0, #24
 8003f7a:	180b      	adds	r3, r1, r0
 8003f7c:	19db      	adds	r3, r3, r7
 8003f7e:	881b      	ldrh	r3, [r3, #0]
 8003f80:	009b      	lsls	r3, r3, #2
 8003f82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f84:	18d2      	adds	r2, r2, r3
 8003f86:	2316      	movs	r3, #22
 8003f88:	181b      	adds	r3, r3, r0
 8003f8a:	19db      	adds	r3, r3, r7
 8003f8c:	8812      	ldrh	r2, [r2, #0]
 8003f8e:	801a      	strh	r2, [r3, #0]
	count = image[i][1];
 8003f90:	180b      	adds	r3, r1, r0
 8003f92:	19db      	adds	r3, r3, r7
 8003f94:	881b      	ldrh	r3, [r3, #0]
 8003f96:	009b      	lsls	r3, r3, #2
 8003f98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f9a:	18d2      	adds	r2, r2, r3
 8003f9c:	2314      	movs	r3, #20
 8003f9e:	181b      	adds	r3, r3, r0
 8003fa0:	19db      	adds	r3, r3, r7
 8003fa2:	8852      	ldrh	r2, [r2, #2]
 8003fa4:	801a      	strh	r2, [r3, #0]

	for(j=0; j<count; j++)
 8003fa6:	2324      	movs	r3, #36	@ 0x24
 8003fa8:	181b      	adds	r3, r3, r0
 8003faa:	19db      	adds	r3, r3, r7
 8003fac:	2200      	movs	r2, #0
 8003fae:	801a      	strh	r2, [r3, #0]
 8003fb0:	e02c      	b.n	800400c <drawImage+0x13c>
	{
		pixelBuffer[totalInd++] = ((palette[ind] & 0xFF)<<8) | (palette[ind] >> 8);
 8003fb2:	2116      	movs	r1, #22
 8003fb4:	2018      	movs	r0, #24
 8003fb6:	180b      	adds	r3, r1, r0
 8003fb8:	19db      	adds	r3, r3, r7
 8003fba:	881b      	ldrh	r3, [r3, #0]
 8003fbc:	005b      	lsls	r3, r3, #1
 8003fbe:	6a3a      	ldr	r2, [r7, #32]
 8003fc0:	18d3      	adds	r3, r2, r3
 8003fc2:	881b      	ldrh	r3, [r3, #0]
 8003fc4:	021b      	lsls	r3, r3, #8
 8003fc6:	b21a      	sxth	r2, r3
 8003fc8:	180b      	adds	r3, r1, r0
 8003fca:	19db      	adds	r3, r3, r7
 8003fcc:	881b      	ldrh	r3, [r3, #0]
 8003fce:	005b      	lsls	r3, r3, #1
 8003fd0:	6a39      	ldr	r1, [r7, #32]
 8003fd2:	18cb      	adds	r3, r1, r3
 8003fd4:	881b      	ldrh	r3, [r3, #0]
 8003fd6:	0a1b      	lsrs	r3, r3, #8
 8003fd8:	b29b      	uxth	r3, r3
 8003fda:	b21b      	sxth	r3, r3
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	b219      	sxth	r1, r3
 8003fe0:	2222      	movs	r2, #34	@ 0x22
 8003fe2:	1813      	adds	r3, r2, r0
 8003fe4:	19db      	adds	r3, r3, r7
 8003fe6:	881b      	ldrh	r3, [r3, #0]
 8003fe8:	0004      	movs	r4, r0
 8003fea:	1812      	adds	r2, r2, r0
 8003fec:	19d2      	adds	r2, r2, r7
 8003fee:	1c58      	adds	r0, r3, #1
 8003ff0:	8010      	strh	r0, [r2, #0]
 8003ff2:	001a      	movs	r2, r3
 8003ff4:	b289      	uxth	r1, r1
 8003ff6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ff8:	0052      	lsls	r2, r2, #1
 8003ffa:	52d1      	strh	r1, [r2, r3]
	for(j=0; j<count; j++)
 8003ffc:	2124      	movs	r1, #36	@ 0x24
 8003ffe:	190b      	adds	r3, r1, r4
 8004000:	19db      	adds	r3, r3, r7
 8004002:	881a      	ldrh	r2, [r3, #0]
 8004004:	190b      	adds	r3, r1, r4
 8004006:	19db      	adds	r3, r3, r7
 8004008:	3201      	adds	r2, #1
 800400a:	801a      	strh	r2, [r3, #0]
 800400c:	2324      	movs	r3, #36	@ 0x24
 800400e:	2018      	movs	r0, #24
 8004010:	181b      	adds	r3, r3, r0
 8004012:	19da      	adds	r2, r3, r7
 8004014:	2314      	movs	r3, #20
 8004016:	181b      	adds	r3, r3, r0
 8004018:	19db      	adds	r3, r3, r7
 800401a:	8812      	ldrh	r2, [r2, #0]
 800401c:	881b      	ldrh	r3, [r3, #0]
 800401e:	429a      	cmp	r2, r3
 8004020:	d3c7      	bcc.n	8003fb2 <drawImage+0xe2>
for(i=0; i<c; i++)
 8004022:	2126      	movs	r1, #38	@ 0x26
 8004024:	180b      	adds	r3, r1, r0
 8004026:	19db      	adds	r3, r3, r7
 8004028:	881a      	ldrh	r2, [r3, #0]
 800402a:	180b      	adds	r3, r1, r0
 800402c:	19db      	adds	r3, r3, r7
 800402e:	3201      	adds	r2, #1
 8004030:	801a      	strh	r2, [r3, #0]
 8004032:	2326      	movs	r3, #38	@ 0x26
 8004034:	2118      	movs	r1, #24
 8004036:	185b      	adds	r3, r3, r1
 8004038:	19da      	adds	r2, r3, r7
 800403a:	2348      	movs	r3, #72	@ 0x48
 800403c:	185b      	adds	r3, r3, r1
 800403e:	19db      	adds	r3, r3, r7
 8004040:	8812      	ldrh	r2, [r2, #0]
 8004042:	881b      	ldrh	r3, [r3, #0]
 8004044:	429a      	cmp	r2, r3
 8004046:	d396      	bcc.n	8003f76 <drawImage+0xa6>
	}
}
ST7735_DrawImage(y, x, w, h, pixelBuffer);
 8004048:	2344      	movs	r3, #68	@ 0x44
 800404a:	185b      	adds	r3, r3, r1
 800404c:	19db      	adds	r3, r3, r7
 800404e:	881c      	ldrh	r4, [r3, #0]
 8004050:	2340      	movs	r3, #64	@ 0x40
 8004052:	185b      	adds	r3, r3, r1
 8004054:	19db      	adds	r3, r3, r7
 8004056:	881a      	ldrh	r2, [r3, #0]
 8004058:	231e      	movs	r3, #30
 800405a:	18fb      	adds	r3, r7, r3
 800405c:	8819      	ldrh	r1, [r3, #0]
 800405e:	231c      	movs	r3, #28
 8004060:	18fb      	adds	r3, r7, r3
 8004062:	8818      	ldrh	r0, [r3, #0]
 8004064:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004066:	9300      	str	r3, [sp, #0]
 8004068:	0023      	movs	r3, r4
 800406a:	f000 fa31 	bl	80044d0 <ST7735_DrawImage>
 800406e:	46c5      	mov	sp, r8
}
 8004070:	46c0      	nop			@ (mov r8, r8)
 8004072:	46bd      	mov	sp, r7
 8004074:	b010      	add	sp, #64	@ 0x40
 8004076:	bc80      	pop	{r7}
 8004078:	46b8      	mov	r8, r7
 800407a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800407c <ST7735_Select>:
      10,                     //     10 ms delay
    ST7735_DISPON ,    DELAY, //  4: Main screen turn on, no args w/delay
      100 };                  //     100 ms delay

void ST7735_Select()
{
 800407c:	b580      	push	{r7, lr}
 800407e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_RESET);
 8004080:	23a0      	movs	r3, #160	@ 0xa0
 8004082:	05db      	lsls	r3, r3, #23
 8004084:	2200      	movs	r2, #0
 8004086:	2120      	movs	r1, #32
 8004088:	0018      	movs	r0, r3
 800408a:	f005 f99a 	bl	80093c2 <HAL_GPIO_WritePin>
}
 800408e:	46c0      	nop			@ (mov r8, r8)
 8004090:	46bd      	mov	sp, r7
 8004092:	bd80      	pop	{r7, pc}

08004094 <ST7735_Unselect>:

void ST7735_Unselect()
{
 8004094:	b580      	push	{r7, lr}
 8004096:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_SET);
 8004098:	23a0      	movs	r3, #160	@ 0xa0
 800409a:	05db      	lsls	r3, r3, #23
 800409c:	2201      	movs	r2, #1
 800409e:	2120      	movs	r1, #32
 80040a0:	0018      	movs	r0, r3
 80040a2:	f005 f98e 	bl	80093c2 <HAL_GPIO_WritePin>
}
 80040a6:	46c0      	nop			@ (mov r8, r8)
 80040a8:	46bd      	mov	sp, r7
 80040aa:	bd80      	pop	{r7, pc}

080040ac <ST7735_Reset>:

void ST7735_Reset()
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_RESET);
 80040b0:	2380      	movs	r3, #128	@ 0x80
 80040b2:	0219      	lsls	r1, r3, #8
 80040b4:	23a0      	movs	r3, #160	@ 0xa0
 80040b6:	05db      	lsls	r3, r3, #23
 80040b8:	2200      	movs	r2, #0
 80040ba:	0018      	movs	r0, r3
 80040bc:	f005 f981 	bl	80093c2 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 80040c0:	2005      	movs	r0, #5
 80040c2:	f004 fd2b 	bl	8008b1c <HAL_Delay>
    HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_SET);
 80040c6:	2380      	movs	r3, #128	@ 0x80
 80040c8:	0219      	lsls	r1, r3, #8
 80040ca:	23a0      	movs	r3, #160	@ 0xa0
 80040cc:	05db      	lsls	r3, r3, #23
 80040ce:	2201      	movs	r2, #1
 80040d0:	0018      	movs	r0, r3
 80040d2:	f005 f976 	bl	80093c2 <HAL_GPIO_WritePin>
}
 80040d6:	46c0      	nop			@ (mov r8, r8)
 80040d8:	46bd      	mov	sp, r7
 80040da:	bd80      	pop	{r7, pc}

080040dc <ST7735_WriteCommand>:

  void ST7735_WriteCommand(uint8_t cmd)
  {
 80040dc:	b580      	push	{r7, lr}
 80040de:	b082      	sub	sp, #8
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	0002      	movs	r2, r0
 80040e4:	1dfb      	adds	r3, r7, #7
 80040e6:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_RESET);
 80040e8:	23a0      	movs	r3, #160	@ 0xa0
 80040ea:	05db      	lsls	r3, r3, #23
 80040ec:	2200      	movs	r2, #0
 80040ee:	2110      	movs	r1, #16
 80040f0:	0018      	movs	r0, r3
 80040f2:	f005 f966 	bl	80093c2 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 80040f6:	2301      	movs	r3, #1
 80040f8:	425b      	negs	r3, r3
 80040fa:	1df9      	adds	r1, r7, #7
 80040fc:	4803      	ldr	r0, [pc, #12]	@ (800410c <ST7735_WriteCommand+0x30>)
 80040fe:	2201      	movs	r2, #1
 8004100:	f007 fe18 	bl	800bd34 <HAL_SPI_Transmit>
}
 8004104:	46c0      	nop			@ (mov r8, r8)
 8004106:	46bd      	mov	sp, r7
 8004108:	b002      	add	sp, #8
 800410a:	bd80      	pop	{r7, pc}
 800410c:	20006278 	.word	0x20006278

08004110 <ST7735_WriteData>:

void ST7735_WriteData(uint8_t* buff, size_t buff_size)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b082      	sub	sp, #8
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
 8004118:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_SET);
 800411a:	23a0      	movs	r3, #160	@ 0xa0
 800411c:	05db      	lsls	r3, r3, #23
 800411e:	2201      	movs	r2, #1
 8004120:	2110      	movs	r1, #16
 8004122:	0018      	movs	r0, r3
 8004124:	f005 f94d 	bl	80093c2 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	b29a      	uxth	r2, r3
 800412c:	2301      	movs	r3, #1
 800412e:	425b      	negs	r3, r3
 8004130:	6879      	ldr	r1, [r7, #4]
 8004132:	4803      	ldr	r0, [pc, #12]	@ (8004140 <ST7735_WriteData+0x30>)
 8004134:	f007 fdfe 	bl	800bd34 <HAL_SPI_Transmit>
}
 8004138:	46c0      	nop			@ (mov r8, r8)
 800413a:	46bd      	mov	sp, r7
 800413c:	b002      	add	sp, #8
 800413e:	bd80      	pop	{r7, pc}
 8004140:	20006278 	.word	0x20006278

08004144 <DisplayInit>:

void DisplayInit(const uint8_t *addr)
{
 8004144:	b590      	push	{r4, r7, lr}
 8004146:	b085      	sub	sp, #20
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	1c5a      	adds	r2, r3, #1
 8004150:	607a      	str	r2, [r7, #4]
 8004152:	220f      	movs	r2, #15
 8004154:	18ba      	adds	r2, r7, r2
 8004156:	781b      	ldrb	r3, [r3, #0]
 8004158:	7013      	strb	r3, [r2, #0]
    while(numCommands--) {
 800415a:	e04a      	b.n	80041f2 <DisplayInit+0xae>
        uint8_t cmd = *addr++;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	1c5a      	adds	r2, r3, #1
 8004160:	607a      	str	r2, [r7, #4]
 8004162:	210b      	movs	r1, #11
 8004164:	187a      	adds	r2, r7, r1
 8004166:	781b      	ldrb	r3, [r3, #0]
 8004168:	7013      	strb	r3, [r2, #0]
        ST7735_WriteCommand(cmd);
 800416a:	187b      	adds	r3, r7, r1
 800416c:	781b      	ldrb	r3, [r3, #0]
 800416e:	0018      	movs	r0, r3
 8004170:	f7ff ffb4 	bl	80040dc <ST7735_WriteCommand>

        numArgs = *addr++;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	1c5a      	adds	r2, r3, #1
 8004178:	607a      	str	r2, [r7, #4]
 800417a:	200a      	movs	r0, #10
 800417c:	183a      	adds	r2, r7, r0
 800417e:	781b      	ldrb	r3, [r3, #0]
 8004180:	7013      	strb	r3, [r2, #0]
        // If high bit set, delay follows args
        ms = numArgs & DELAY;
 8004182:	183b      	adds	r3, r7, r0
 8004184:	781b      	ldrb	r3, [r3, #0]
 8004186:	b29a      	uxth	r2, r3
 8004188:	230c      	movs	r3, #12
 800418a:	18fb      	adds	r3, r7, r3
 800418c:	2180      	movs	r1, #128	@ 0x80
 800418e:	400a      	ands	r2, r1
 8004190:	801a      	strh	r2, [r3, #0]
        numArgs &= ~DELAY;
 8004192:	183b      	adds	r3, r7, r0
 8004194:	183a      	adds	r2, r7, r0
 8004196:	7812      	ldrb	r2, [r2, #0]
 8004198:	217f      	movs	r1, #127	@ 0x7f
 800419a:	400a      	ands	r2, r1
 800419c:	701a      	strb	r2, [r3, #0]
        if(numArgs) {
 800419e:	183b      	adds	r3, r7, r0
 80041a0:	781b      	ldrb	r3, [r3, #0]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d00c      	beq.n	80041c0 <DisplayInit+0x7c>
            ST7735_WriteData((uint8_t*)addr, numArgs);
 80041a6:	0004      	movs	r4, r0
 80041a8:	183b      	adds	r3, r7, r0
 80041aa:	781a      	ldrb	r2, [r3, #0]
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	0011      	movs	r1, r2
 80041b0:	0018      	movs	r0, r3
 80041b2:	f7ff ffad 	bl	8004110 <ST7735_WriteData>
            addr += numArgs;
 80041b6:	193b      	adds	r3, r7, r4
 80041b8:	781b      	ldrb	r3, [r3, #0]
 80041ba:	687a      	ldr	r2, [r7, #4]
 80041bc:	18d3      	adds	r3, r2, r3
 80041be:	607b      	str	r3, [r7, #4]
        }

        if(ms) {
 80041c0:	210c      	movs	r1, #12
 80041c2:	187b      	adds	r3, r7, r1
 80041c4:	881b      	ldrh	r3, [r3, #0]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d013      	beq.n	80041f2 <DisplayInit+0xae>
            ms = *addr++;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	1c5a      	adds	r2, r3, #1
 80041ce:	607a      	str	r2, [r7, #4]
 80041d0:	781a      	ldrb	r2, [r3, #0]
 80041d2:	187b      	adds	r3, r7, r1
 80041d4:	801a      	strh	r2, [r3, #0]
            if(ms == 255) ms = 500;
 80041d6:	187b      	adds	r3, r7, r1
 80041d8:	881b      	ldrh	r3, [r3, #0]
 80041da:	2bff      	cmp	r3, #255	@ 0xff
 80041dc:	d103      	bne.n	80041e6 <DisplayInit+0xa2>
 80041de:	187b      	adds	r3, r7, r1
 80041e0:	22fa      	movs	r2, #250	@ 0xfa
 80041e2:	0052      	lsls	r2, r2, #1
 80041e4:	801a      	strh	r2, [r3, #0]
            HAL_Delay(ms);
 80041e6:	230c      	movs	r3, #12
 80041e8:	18fb      	adds	r3, r7, r3
 80041ea:	881b      	ldrh	r3, [r3, #0]
 80041ec:	0018      	movs	r0, r3
 80041ee:	f004 fc95 	bl	8008b1c <HAL_Delay>
    while(numCommands--) {
 80041f2:	220f      	movs	r2, #15
 80041f4:	18bb      	adds	r3, r7, r2
 80041f6:	781b      	ldrb	r3, [r3, #0]
 80041f8:	18ba      	adds	r2, r7, r2
 80041fa:	1e59      	subs	r1, r3, #1
 80041fc:	7011      	strb	r1, [r2, #0]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d1ac      	bne.n	800415c <DisplayInit+0x18>
        }
    }
}
 8004202:	46c0      	nop			@ (mov r8, r8)
 8004204:	46c0      	nop			@ (mov r8, r8)
 8004206:	46bd      	mov	sp, r7
 8004208:	b005      	add	sp, #20
 800420a:	bd90      	pop	{r4, r7, pc}

0800420c <ST7735_SetAddressWindow>:

void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1)
{
 800420c:	b5b0      	push	{r4, r5, r7, lr}
 800420e:	b084      	sub	sp, #16
 8004210:	af00      	add	r7, sp, #0
 8004212:	0005      	movs	r5, r0
 8004214:	000c      	movs	r4, r1
 8004216:	0010      	movs	r0, r2
 8004218:	0019      	movs	r1, r3
 800421a:	1dfb      	adds	r3, r7, #7
 800421c:	1c2a      	adds	r2, r5, #0
 800421e:	701a      	strb	r2, [r3, #0]
 8004220:	1dbb      	adds	r3, r7, #6
 8004222:	1c22      	adds	r2, r4, #0
 8004224:	701a      	strb	r2, [r3, #0]
 8004226:	1d7b      	adds	r3, r7, #5
 8004228:	1c02      	adds	r2, r0, #0
 800422a:	701a      	strb	r2, [r3, #0]
 800422c:	1d3b      	adds	r3, r7, #4
 800422e:	1c0a      	adds	r2, r1, #0
 8004230:	701a      	strb	r2, [r3, #0]
    // column address set
    ST7735_WriteCommand(ST7735_CASET);
 8004232:	202a      	movs	r0, #42	@ 0x2a
 8004234:	f7ff ff52 	bl	80040dc <ST7735_WriteCommand>
    uint8_t data[] = { 0x00, x0 + _xstart, 0x00, x1 + _xstart };
 8004238:	210c      	movs	r1, #12
 800423a:	187b      	adds	r3, r7, r1
 800423c:	2200      	movs	r2, #0
 800423e:	701a      	strb	r2, [r3, #0]
 8004240:	4b1c      	ldr	r3, [pc, #112]	@ (80042b4 <ST7735_SetAddressWindow+0xa8>)
 8004242:	781a      	ldrb	r2, [r3, #0]
 8004244:	1dfb      	adds	r3, r7, #7
 8004246:	781b      	ldrb	r3, [r3, #0]
 8004248:	18d3      	adds	r3, r2, r3
 800424a:	b2da      	uxtb	r2, r3
 800424c:	187b      	adds	r3, r7, r1
 800424e:	705a      	strb	r2, [r3, #1]
 8004250:	187b      	adds	r3, r7, r1
 8004252:	2200      	movs	r2, #0
 8004254:	709a      	strb	r2, [r3, #2]
 8004256:	4b17      	ldr	r3, [pc, #92]	@ (80042b4 <ST7735_SetAddressWindow+0xa8>)
 8004258:	781a      	ldrb	r2, [r3, #0]
 800425a:	1d7b      	adds	r3, r7, #5
 800425c:	781b      	ldrb	r3, [r3, #0]
 800425e:	18d3      	adds	r3, r2, r3
 8004260:	b2da      	uxtb	r2, r3
 8004262:	187b      	adds	r3, r7, r1
 8004264:	70da      	strb	r2, [r3, #3]
    ST7735_WriteData(data, sizeof(data));
 8004266:	000c      	movs	r4, r1
 8004268:	187b      	adds	r3, r7, r1
 800426a:	2104      	movs	r1, #4
 800426c:	0018      	movs	r0, r3
 800426e:	f7ff ff4f 	bl	8004110 <ST7735_WriteData>

    // row address set
    ST7735_WriteCommand(ST7735_RASET);
 8004272:	202b      	movs	r0, #43	@ 0x2b
 8004274:	f7ff ff32 	bl	80040dc <ST7735_WriteCommand>
    data[1] = y0 + _ystart;
 8004278:	4b0f      	ldr	r3, [pc, #60]	@ (80042b8 <ST7735_SetAddressWindow+0xac>)
 800427a:	781a      	ldrb	r2, [r3, #0]
 800427c:	1dbb      	adds	r3, r7, #6
 800427e:	781b      	ldrb	r3, [r3, #0]
 8004280:	18d3      	adds	r3, r2, r3
 8004282:	b2da      	uxtb	r2, r3
 8004284:	0021      	movs	r1, r4
 8004286:	187b      	adds	r3, r7, r1
 8004288:	705a      	strb	r2, [r3, #1]
    data[3] = y1 + _ystart;
 800428a:	4b0b      	ldr	r3, [pc, #44]	@ (80042b8 <ST7735_SetAddressWindow+0xac>)
 800428c:	781a      	ldrb	r2, [r3, #0]
 800428e:	1d3b      	adds	r3, r7, #4
 8004290:	781b      	ldrb	r3, [r3, #0]
 8004292:	18d3      	adds	r3, r2, r3
 8004294:	b2da      	uxtb	r2, r3
 8004296:	187b      	adds	r3, r7, r1
 8004298:	70da      	strb	r2, [r3, #3]
    ST7735_WriteData(data, sizeof(data));
 800429a:	187b      	adds	r3, r7, r1
 800429c:	2104      	movs	r1, #4
 800429e:	0018      	movs	r0, r3
 80042a0:	f7ff ff36 	bl	8004110 <ST7735_WriteData>

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 80042a4:	202c      	movs	r0, #44	@ 0x2c
 80042a6:	f7ff ff19 	bl	80040dc <ST7735_WriteCommand>
}
 80042aa:	46c0      	nop			@ (mov r8, r8)
 80042ac:	46bd      	mov	sp, r7
 80042ae:	b004      	add	sp, #16
 80042b0:	bdb0      	pop	{r4, r5, r7, pc}
 80042b2:	46c0      	nop			@ (mov r8, r8)
 80042b4:	200050cb 	.word	0x200050cb
 80042b8:	200050cc 	.word	0x200050cc

080042bc <ST7735_Init>:

void ST7735_Init(uint8_t rotation)
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	b082      	sub	sp, #8
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	0002      	movs	r2, r0
 80042c4:	1dfb      	adds	r3, r7, #7
 80042c6:	701a      	strb	r2, [r3, #0]
    ST7735_Select();
 80042c8:	f7ff fed8 	bl	800407c <ST7735_Select>
    ST7735_Reset();
 80042cc:	f7ff feee 	bl	80040ac <ST7735_Reset>
    DisplayInit(init_cmds1);
 80042d0:	4b0e      	ldr	r3, [pc, #56]	@ (800430c <ST7735_Init+0x50>)
 80042d2:	0018      	movs	r0, r3
 80042d4:	f7ff ff36 	bl	8004144 <DisplayInit>
    DisplayInit(init_cmds2);
 80042d8:	4b0d      	ldr	r3, [pc, #52]	@ (8004310 <ST7735_Init+0x54>)
 80042da:	0018      	movs	r0, r3
 80042dc:	f7ff ff32 	bl	8004144 <DisplayInit>
    DisplayInit(init_cmds3);
 80042e0:	4b0c      	ldr	r3, [pc, #48]	@ (8004314 <ST7735_Init+0x58>)
 80042e2:	0018      	movs	r0, r3
 80042e4:	f7ff ff2e 	bl	8004144 <DisplayInit>
    ST7735_Select();
    ST7735_WriteCommand(ST7735_MADCTL);
    ST7735_WriteData(&data,1);
    ST7735_Unselect();
#else
    _colstart = 0;
 80042e8:	4b0b      	ldr	r3, [pc, #44]	@ (8004318 <ST7735_Init+0x5c>)
 80042ea:	2200      	movs	r2, #0
 80042ec:	701a      	strb	r2, [r3, #0]
    _rowstart = 0;
 80042ee:	4b0b      	ldr	r3, [pc, #44]	@ (800431c <ST7735_Init+0x60>)
 80042f0:	2200      	movs	r2, #0
 80042f2:	701a      	strb	r2, [r3, #0]
#endif
    ST7735_SetRotation (rotation);
 80042f4:	1dfb      	adds	r3, r7, #7
 80042f6:	781b      	ldrb	r3, [r3, #0]
 80042f8:	0018      	movs	r0, r3
 80042fa:	f000 f811 	bl	8004320 <ST7735_SetRotation>
    ST7735_Unselect();
 80042fe:	f7ff fec9 	bl	8004094 <ST7735_Unselect>

}
 8004302:	46c0      	nop			@ (mov r8, r8)
 8004304:	46bd      	mov	sp, r7
 8004306:	b002      	add	sp, #8
 8004308:	bd80      	pop	{r7, pc}
 800430a:	46c0      	nop			@ (mov r8, r8)
 800430c:	08012318 	.word	0x08012318
 8004310:	08012350 	.word	0x08012350
 8004314:	08012360 	.word	0x08012360
 8004318:	200050c9 	.word	0x200050c9
 800431c:	200050ca 	.word	0x200050ca

08004320 <ST7735_SetRotation>:

void ST7735_SetRotation(uint8_t m)
{
 8004320:	b580      	push	{r7, lr}
 8004322:	b084      	sub	sp, #16
 8004324:	af00      	add	r7, sp, #0
 8004326:	0002      	movs	r2, r0
 8004328:	1dfb      	adds	r3, r7, #7
 800432a:	701a      	strb	r2, [r3, #0]

  uint8_t madctl = 0;
 800432c:	230f      	movs	r3, #15
 800432e:	18fb      	adds	r3, r7, r3
 8004330:	2200      	movs	r2, #0
 8004332:	701a      	strb	r2, [r3, #0]

  rotation = m % 4; // can't be higher than 3
 8004334:	1dfb      	adds	r3, r7, #7
 8004336:	781b      	ldrb	r3, [r3, #0]
 8004338:	2203      	movs	r2, #3
 800433a:	4013      	ands	r3, r2
 800433c:	b2da      	uxtb	r2, r3
 800433e:	4b36      	ldr	r3, [pc, #216]	@ (8004418 <ST7735_SetRotation+0xf8>)
 8004340:	701a      	strb	r2, [r3, #0]

  switch (rotation)
 8004342:	4b35      	ldr	r3, [pc, #212]	@ (8004418 <ST7735_SetRotation+0xf8>)
 8004344:	781b      	ldrb	r3, [r3, #0]
 8004346:	2b03      	cmp	r3, #3
 8004348:	d041      	beq.n	80043ce <ST7735_SetRotation+0xae>
 800434a:	dc53      	bgt.n	80043f4 <ST7735_SetRotation+0xd4>
 800434c:	2b02      	cmp	r3, #2
 800434e:	d02b      	beq.n	80043a8 <ST7735_SetRotation+0x88>
 8004350:	dc50      	bgt.n	80043f4 <ST7735_SetRotation+0xd4>
 8004352:	2b00      	cmp	r3, #0
 8004354:	d002      	beq.n	800435c <ST7735_SetRotation+0x3c>
 8004356:	2b01      	cmp	r3, #1
 8004358:	d013      	beq.n	8004382 <ST7735_SetRotation+0x62>
 800435a:	e04b      	b.n	80043f4 <ST7735_SetRotation+0xd4>
  {
  case 0:
#ifdef ST7735_IS_180X128
	  madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MY | ST7735_MADCTL_RGB;
#else
      madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MY | ST7735_MADCTL_RGB;
 800435c:	230f      	movs	r3, #15
 800435e:	18fb      	adds	r3, r7, r3
 8004360:	22c0      	movs	r2, #192	@ 0xc0
 8004362:	701a      	strb	r2, [r3, #0]
      _height = ST7735_HEIGHT;
 8004364:	4b2d      	ldr	r3, [pc, #180]	@ (800441c <ST7735_SetRotation+0xfc>)
 8004366:	22a0      	movs	r2, #160	@ 0xa0
 8004368:	801a      	strh	r2, [r3, #0]
      _width = ST7735_WIDTH;
 800436a:	4b2d      	ldr	r3, [pc, #180]	@ (8004420 <ST7735_SetRotation+0x100>)
 800436c:	2280      	movs	r2, #128	@ 0x80
 800436e:	801a      	strh	r2, [r3, #0]
      _xstart = _colstart;
 8004370:	4b2c      	ldr	r3, [pc, #176]	@ (8004424 <ST7735_SetRotation+0x104>)
 8004372:	781a      	ldrb	r2, [r3, #0]
 8004374:	4b2c      	ldr	r3, [pc, #176]	@ (8004428 <ST7735_SetRotation+0x108>)
 8004376:	701a      	strb	r2, [r3, #0]
      _ystart = _rowstart;
 8004378:	4b2c      	ldr	r3, [pc, #176]	@ (800442c <ST7735_SetRotation+0x10c>)
 800437a:	781a      	ldrb	r2, [r3, #0]
 800437c:	4b2c      	ldr	r3, [pc, #176]	@ (8004430 <ST7735_SetRotation+0x110>)
 800437e:	701a      	strb	r2, [r3, #0]
#endif
    break;
 8004380:	e038      	b.n	80043f4 <ST7735_SetRotation+0xd4>
  case 1:
#if ST7735_IS_180X128
	  madctl = ST7735_MADCTL_MY | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
#else
      madctl = ST7735_MADCTL_MY | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
 8004382:	230f      	movs	r3, #15
 8004384:	18fb      	adds	r3, r7, r3
 8004386:	22a0      	movs	r2, #160	@ 0xa0
 8004388:	701a      	strb	r2, [r3, #0]
      _width = ST7735_HEIGHT;
 800438a:	4b25      	ldr	r3, [pc, #148]	@ (8004420 <ST7735_SetRotation+0x100>)
 800438c:	22a0      	movs	r2, #160	@ 0xa0
 800438e:	801a      	strh	r2, [r3, #0]
      _height = ST7735_WIDTH;
 8004390:	4b22      	ldr	r3, [pc, #136]	@ (800441c <ST7735_SetRotation+0xfc>)
 8004392:	2280      	movs	r2, #128	@ 0x80
 8004394:	801a      	strh	r2, [r3, #0]
    _ystart = _colstart;
 8004396:	4b23      	ldr	r3, [pc, #140]	@ (8004424 <ST7735_SetRotation+0x104>)
 8004398:	781a      	ldrb	r2, [r3, #0]
 800439a:	4b25      	ldr	r3, [pc, #148]	@ (8004430 <ST7735_SetRotation+0x110>)
 800439c:	701a      	strb	r2, [r3, #0]
    _xstart = _rowstart;
 800439e:	4b23      	ldr	r3, [pc, #140]	@ (800442c <ST7735_SetRotation+0x10c>)
 80043a0:	781a      	ldrb	r2, [r3, #0]
 80043a2:	4b21      	ldr	r3, [pc, #132]	@ (8004428 <ST7735_SetRotation+0x108>)
 80043a4:	701a      	strb	r2, [r3, #0]
#endif
    break;
 80043a6:	e025      	b.n	80043f4 <ST7735_SetRotation+0xd4>
  case 2:
#if ST7735_IS_180X128
	  madctl = ST7735_MADCTL_RGB;
#else
      madctl = ST7735_MADCTL_RGB;
 80043a8:	230f      	movs	r3, #15
 80043aa:	18fb      	adds	r3, r7, r3
 80043ac:	2200      	movs	r2, #0
 80043ae:	701a      	strb	r2, [r3, #0]
      _height = ST7735_HEIGHT;
 80043b0:	4b1a      	ldr	r3, [pc, #104]	@ (800441c <ST7735_SetRotation+0xfc>)
 80043b2:	22a0      	movs	r2, #160	@ 0xa0
 80043b4:	801a      	strh	r2, [r3, #0]
      _width = ST7735_WIDTH;
 80043b6:	4b1a      	ldr	r3, [pc, #104]	@ (8004420 <ST7735_SetRotation+0x100>)
 80043b8:	2280      	movs	r2, #128	@ 0x80
 80043ba:	801a      	strh	r2, [r3, #0]
    _xstart = _colstart;
 80043bc:	4b19      	ldr	r3, [pc, #100]	@ (8004424 <ST7735_SetRotation+0x104>)
 80043be:	781a      	ldrb	r2, [r3, #0]
 80043c0:	4b19      	ldr	r3, [pc, #100]	@ (8004428 <ST7735_SetRotation+0x108>)
 80043c2:	701a      	strb	r2, [r3, #0]
    _ystart = _rowstart;
 80043c4:	4b19      	ldr	r3, [pc, #100]	@ (800442c <ST7735_SetRotation+0x10c>)
 80043c6:	781a      	ldrb	r2, [r3, #0]
 80043c8:	4b19      	ldr	r3, [pc, #100]	@ (8004430 <ST7735_SetRotation+0x110>)
 80043ca:	701a      	strb	r2, [r3, #0]
#endif
    break;
 80043cc:	e012      	b.n	80043f4 <ST7735_SetRotation+0xd4>
  case 3:
#if ST7735_IS_180X128
	  madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
#else
      madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
 80043ce:	230f      	movs	r3, #15
 80043d0:	18fb      	adds	r3, r7, r3
 80043d2:	2260      	movs	r2, #96	@ 0x60
 80043d4:	701a      	strb	r2, [r3, #0]
      _width = ST7735_HEIGHT;
 80043d6:	4b12      	ldr	r3, [pc, #72]	@ (8004420 <ST7735_SetRotation+0x100>)
 80043d8:	22a0      	movs	r2, #160	@ 0xa0
 80043da:	801a      	strh	r2, [r3, #0]
      _height = ST7735_WIDTH;
 80043dc:	4b0f      	ldr	r3, [pc, #60]	@ (800441c <ST7735_SetRotation+0xfc>)
 80043de:	2280      	movs	r2, #128	@ 0x80
 80043e0:	801a      	strh	r2, [r3, #0]
    _ystart = _colstart;
 80043e2:	4b10      	ldr	r3, [pc, #64]	@ (8004424 <ST7735_SetRotation+0x104>)
 80043e4:	781a      	ldrb	r2, [r3, #0]
 80043e6:	4b12      	ldr	r3, [pc, #72]	@ (8004430 <ST7735_SetRotation+0x110>)
 80043e8:	701a      	strb	r2, [r3, #0]
    _xstart = _rowstart;
 80043ea:	4b10      	ldr	r3, [pc, #64]	@ (800442c <ST7735_SetRotation+0x10c>)
 80043ec:	781a      	ldrb	r2, [r3, #0]
 80043ee:	4b0e      	ldr	r3, [pc, #56]	@ (8004428 <ST7735_SetRotation+0x108>)
 80043f0:	701a      	strb	r2, [r3, #0]
#endif
    break;
 80043f2:	46c0      	nop			@ (mov r8, r8)
  }
  ST7735_Select();
 80043f4:	f7ff fe42 	bl	800407c <ST7735_Select>
  ST7735_WriteCommand(ST7735_MADCTL);
 80043f8:	2036      	movs	r0, #54	@ 0x36
 80043fa:	f7ff fe6f 	bl	80040dc <ST7735_WriteCommand>
  ST7735_WriteData(&madctl,1);
 80043fe:	230f      	movs	r3, #15
 8004400:	18fb      	adds	r3, r7, r3
 8004402:	2101      	movs	r1, #1
 8004404:	0018      	movs	r0, r3
 8004406:	f7ff fe83 	bl	8004110 <ST7735_WriteData>
  ST7735_Unselect();
 800440a:	f7ff fe43 	bl	8004094 <ST7735_Unselect>
}
 800440e:	46c0      	nop			@ (mov r8, r8)
 8004410:	46bd      	mov	sp, r7
 8004412:	b004      	add	sp, #16
 8004414:	bd80      	pop	{r7, pc}
 8004416:	46c0      	nop			@ (mov r8, r8)
 8004418:	200050c8 	.word	0x200050c8
 800441c:	200050c6 	.word	0x200050c6
 8004420:	200050c4 	.word	0x200050c4
 8004424:	200050c9 	.word	0x200050c9
 8004428:	200050cb 	.word	0x200050cb
 800442c:	200050ca 	.word	0x200050ca
 8004430:	200050cc 	.word	0x200050cc

08004434 <ST7735_DrawPixel>:

void ST7735_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 8004434:	b590      	push	{r4, r7, lr}
 8004436:	b085      	sub	sp, #20
 8004438:	af00      	add	r7, sp, #0
 800443a:	0004      	movs	r4, r0
 800443c:	0008      	movs	r0, r1
 800443e:	0011      	movs	r1, r2
 8004440:	1dbb      	adds	r3, r7, #6
 8004442:	1c22      	adds	r2, r4, #0
 8004444:	801a      	strh	r2, [r3, #0]
 8004446:	1d3b      	adds	r3, r7, #4
 8004448:	1c02      	adds	r2, r0, #0
 800444a:	801a      	strh	r2, [r3, #0]
 800444c:	1cbb      	adds	r3, r7, #2
 800444e:	1c0a      	adds	r2, r1, #0
 8004450:	801a      	strh	r2, [r3, #0]
    if((x >= _width) || (y >= _height))
 8004452:	1dbb      	adds	r3, r7, #6
 8004454:	881b      	ldrh	r3, [r3, #0]
 8004456:	4a1c      	ldr	r2, [pc, #112]	@ (80044c8 <ST7735_DrawPixel+0x94>)
 8004458:	2100      	movs	r1, #0
 800445a:	5e52      	ldrsh	r2, [r2, r1]
 800445c:	4293      	cmp	r3, r2
 800445e:	da2f      	bge.n	80044c0 <ST7735_DrawPixel+0x8c>
 8004460:	1d3b      	adds	r3, r7, #4
 8004462:	881b      	ldrh	r3, [r3, #0]
 8004464:	4a19      	ldr	r2, [pc, #100]	@ (80044cc <ST7735_DrawPixel+0x98>)
 8004466:	2100      	movs	r1, #0
 8004468:	5e52      	ldrsh	r2, [r2, r1]
 800446a:	4293      	cmp	r3, r2
 800446c:	da28      	bge.n	80044c0 <ST7735_DrawPixel+0x8c>
        return;

    ST7735_Select();
 800446e:	f7ff fe05 	bl	800407c <ST7735_Select>

    ST7735_SetAddressWindow(x, y, x+1, y+1);
 8004472:	1dbb      	adds	r3, r7, #6
 8004474:	881b      	ldrh	r3, [r3, #0]
 8004476:	b2d8      	uxtb	r0, r3
 8004478:	1d3b      	adds	r3, r7, #4
 800447a:	881b      	ldrh	r3, [r3, #0]
 800447c:	b2d9      	uxtb	r1, r3
 800447e:	1dbb      	adds	r3, r7, #6
 8004480:	881b      	ldrh	r3, [r3, #0]
 8004482:	b2db      	uxtb	r3, r3
 8004484:	3301      	adds	r3, #1
 8004486:	b2da      	uxtb	r2, r3
 8004488:	1d3b      	adds	r3, r7, #4
 800448a:	881b      	ldrh	r3, [r3, #0]
 800448c:	b2db      	uxtb	r3, r3
 800448e:	3301      	adds	r3, #1
 8004490:	b2db      	uxtb	r3, r3
 8004492:	f7ff febb 	bl	800420c <ST7735_SetAddressWindow>
    uint8_t data[] = { color >> 8, color & 0xFF };
 8004496:	1cbb      	adds	r3, r7, #2
 8004498:	881b      	ldrh	r3, [r3, #0]
 800449a:	0a1b      	lsrs	r3, r3, #8
 800449c:	b29b      	uxth	r3, r3
 800449e:	b2da      	uxtb	r2, r3
 80044a0:	210c      	movs	r1, #12
 80044a2:	187b      	adds	r3, r7, r1
 80044a4:	701a      	strb	r2, [r3, #0]
 80044a6:	1cbb      	adds	r3, r7, #2
 80044a8:	881b      	ldrh	r3, [r3, #0]
 80044aa:	b2da      	uxtb	r2, r3
 80044ac:	187b      	adds	r3, r7, r1
 80044ae:	705a      	strb	r2, [r3, #1]
    ST7735_WriteData(data, sizeof(data));
 80044b0:	187b      	adds	r3, r7, r1
 80044b2:	2102      	movs	r1, #2
 80044b4:	0018      	movs	r0, r3
 80044b6:	f7ff fe2b 	bl	8004110 <ST7735_WriteData>

    ST7735_Unselect();
 80044ba:	f7ff fdeb 	bl	8004094 <ST7735_Unselect>
 80044be:	e000      	b.n	80044c2 <ST7735_DrawPixel+0x8e>
        return;
 80044c0:	46c0      	nop			@ (mov r8, r8)
}
 80044c2:	46bd      	mov	sp, r7
 80044c4:	b005      	add	sp, #20
 80044c6:	bd90      	pop	{r4, r7, pc}
 80044c8:	200050c4 	.word	0x200050c4
 80044cc:	200050c6 	.word	0x200050c6

080044d0 <ST7735_DrawImage>:
    }

    ST7735_Unselect();
}

void ST7735_DrawImage(uint16_t x, uint16_t y, uint16_t w, uint16_t h, const uint16_t* data) {
 80044d0:	b5b0      	push	{r4, r5, r7, lr}
 80044d2:	b082      	sub	sp, #8
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	0005      	movs	r5, r0
 80044d8:	000c      	movs	r4, r1
 80044da:	0010      	movs	r0, r2
 80044dc:	0019      	movs	r1, r3
 80044de:	1dbb      	adds	r3, r7, #6
 80044e0:	1c2a      	adds	r2, r5, #0
 80044e2:	801a      	strh	r2, [r3, #0]
 80044e4:	1d3b      	adds	r3, r7, #4
 80044e6:	1c22      	adds	r2, r4, #0
 80044e8:	801a      	strh	r2, [r3, #0]
 80044ea:	1cbb      	adds	r3, r7, #2
 80044ec:	1c02      	adds	r2, r0, #0
 80044ee:	801a      	strh	r2, [r3, #0]
 80044f0:	003b      	movs	r3, r7
 80044f2:	1c0a      	adds	r2, r1, #0
 80044f4:	801a      	strh	r2, [r3, #0]
    if((x >= _width) || (y >= _height)) return;
 80044f6:	1dbb      	adds	r3, r7, #6
 80044f8:	881b      	ldrh	r3, [r3, #0]
 80044fa:	4a2a      	ldr	r2, [pc, #168]	@ (80045a4 <ST7735_DrawImage+0xd4>)
 80044fc:	2100      	movs	r1, #0
 80044fe:	5e52      	ldrsh	r2, [r2, r1]
 8004500:	4293      	cmp	r3, r2
 8004502:	da47      	bge.n	8004594 <ST7735_DrawImage+0xc4>
 8004504:	1d3b      	adds	r3, r7, #4
 8004506:	881b      	ldrh	r3, [r3, #0]
 8004508:	4a27      	ldr	r2, [pc, #156]	@ (80045a8 <ST7735_DrawImage+0xd8>)
 800450a:	2100      	movs	r1, #0
 800450c:	5e52      	ldrsh	r2, [r2, r1]
 800450e:	4293      	cmp	r3, r2
 8004510:	da40      	bge.n	8004594 <ST7735_DrawImage+0xc4>
    if((x + w - 1) >= _width) return;
 8004512:	1dbb      	adds	r3, r7, #6
 8004514:	881a      	ldrh	r2, [r3, #0]
 8004516:	1cbb      	adds	r3, r7, #2
 8004518:	881b      	ldrh	r3, [r3, #0]
 800451a:	18d3      	adds	r3, r2, r3
 800451c:	4a21      	ldr	r2, [pc, #132]	@ (80045a4 <ST7735_DrawImage+0xd4>)
 800451e:	2100      	movs	r1, #0
 8004520:	5e52      	ldrsh	r2, [r2, r1]
 8004522:	4293      	cmp	r3, r2
 8004524:	dc38      	bgt.n	8004598 <ST7735_DrawImage+0xc8>
    if((y + h - 1) >= _height) return;
 8004526:	1d3b      	adds	r3, r7, #4
 8004528:	881a      	ldrh	r2, [r3, #0]
 800452a:	003b      	movs	r3, r7
 800452c:	881b      	ldrh	r3, [r3, #0]
 800452e:	18d3      	adds	r3, r2, r3
 8004530:	4a1d      	ldr	r2, [pc, #116]	@ (80045a8 <ST7735_DrawImage+0xd8>)
 8004532:	2100      	movs	r1, #0
 8004534:	5e52      	ldrsh	r2, [r2, r1]
 8004536:	4293      	cmp	r3, r2
 8004538:	dc30      	bgt.n	800459c <ST7735_DrawImage+0xcc>

    ST7735_Select();
 800453a:	f7ff fd9f 	bl	800407c <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 800453e:	1dbb      	adds	r3, r7, #6
 8004540:	881b      	ldrh	r3, [r3, #0]
 8004542:	b2d8      	uxtb	r0, r3
 8004544:	1d3b      	adds	r3, r7, #4
 8004546:	881b      	ldrh	r3, [r3, #0]
 8004548:	b2d9      	uxtb	r1, r3
 800454a:	1dbb      	adds	r3, r7, #6
 800454c:	881b      	ldrh	r3, [r3, #0]
 800454e:	b2da      	uxtb	r2, r3
 8004550:	1cbb      	adds	r3, r7, #2
 8004552:	881b      	ldrh	r3, [r3, #0]
 8004554:	b2db      	uxtb	r3, r3
 8004556:	18d3      	adds	r3, r2, r3
 8004558:	b2db      	uxtb	r3, r3
 800455a:	3b01      	subs	r3, #1
 800455c:	b2dc      	uxtb	r4, r3
 800455e:	1d3b      	adds	r3, r7, #4
 8004560:	881b      	ldrh	r3, [r3, #0]
 8004562:	b2da      	uxtb	r2, r3
 8004564:	003b      	movs	r3, r7
 8004566:	881b      	ldrh	r3, [r3, #0]
 8004568:	b2db      	uxtb	r3, r3
 800456a:	18d3      	adds	r3, r2, r3
 800456c:	b2db      	uxtb	r3, r3
 800456e:	3b01      	subs	r3, #1
 8004570:	b2db      	uxtb	r3, r3
 8004572:	0022      	movs	r2, r4
 8004574:	f7ff fe4a 	bl	800420c <ST7735_SetAddressWindow>
    ST7735_WriteData((uint8_t*)data, sizeof(uint16_t)*w*h);
 8004578:	1cbb      	adds	r3, r7, #2
 800457a:	881b      	ldrh	r3, [r3, #0]
 800457c:	003a      	movs	r2, r7
 800457e:	8812      	ldrh	r2, [r2, #0]
 8004580:	4353      	muls	r3, r2
 8004582:	005a      	lsls	r2, r3, #1
 8004584:	69bb      	ldr	r3, [r7, #24]
 8004586:	0011      	movs	r1, r2
 8004588:	0018      	movs	r0, r3
 800458a:	f7ff fdc1 	bl	8004110 <ST7735_WriteData>
    ST7735_Unselect();
 800458e:	f7ff fd81 	bl	8004094 <ST7735_Unselect>
 8004592:	e004      	b.n	800459e <ST7735_DrawImage+0xce>
    if((x >= _width) || (y >= _height)) return;
 8004594:	46c0      	nop			@ (mov r8, r8)
 8004596:	e002      	b.n	800459e <ST7735_DrawImage+0xce>
    if((x + w - 1) >= _width) return;
 8004598:	46c0      	nop			@ (mov r8, r8)
 800459a:	e000      	b.n	800459e <ST7735_DrawImage+0xce>
    if((y + h - 1) >= _height) return;
 800459c:	46c0      	nop			@ (mov r8, r8)
}
 800459e:	46bd      	mov	sp, r7
 80045a0:	b002      	add	sp, #8
 80045a2:	bdb0      	pop	{r4, r5, r7, pc}
 80045a4:	200050c4 	.word	0x200050c4
 80045a8:	200050c6 	.word	0x200050c6

080045ac <minmea_tocoord>:
/**
 * Convert a raw coordinate to a floating point DD.DDD... value.
 * Returns NaN for "unknown" values.
 */
static inline float minmea_tocoord(struct minmea_float *f)
{
 80045ac:	b5b0      	push	{r4, r5, r7, lr}
 80045ae:	b084      	sub	sp, #16
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
    if (f->scale == 0)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	685b      	ldr	r3, [r3, #4]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d101      	bne.n	80045c0 <minmea_tocoord+0x14>
        return NAN;
 80045bc:	4b1c      	ldr	r3, [pc, #112]	@ (8004630 <minmea_tocoord+0x84>)
 80045be:	e033      	b.n	8004628 <minmea_tocoord+0x7c>
    int_least32_t degrees = f->value / (f->scale * 100);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681a      	ldr	r2, [r3, #0]
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	685b      	ldr	r3, [r3, #4]
 80045c8:	2164      	movs	r1, #100	@ 0x64
 80045ca:	434b      	muls	r3, r1
 80045cc:	0019      	movs	r1, r3
 80045ce:	0010      	movs	r0, r2
 80045d0:	f7fb fe4a 	bl	8000268 <__divsi3>
 80045d4:	0003      	movs	r3, r0
 80045d6:	60fb      	str	r3, [r7, #12]
    int_least32_t minutes = f->value % (f->scale * 100);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681a      	ldr	r2, [r3, #0]
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	685b      	ldr	r3, [r3, #4]
 80045e0:	2164      	movs	r1, #100	@ 0x64
 80045e2:	434b      	muls	r3, r1
 80045e4:	0019      	movs	r1, r3
 80045e6:	0010      	movs	r0, r2
 80045e8:	f7fb ff24 	bl	8000434 <__aeabi_idivmod>
 80045ec:	000b      	movs	r3, r1
 80045ee:	60bb      	str	r3, [r7, #8]
    return (float) degrees + (float) minutes / (60 * f->scale);
 80045f0:	68f8      	ldr	r0, [r7, #12]
 80045f2:	f7fc ffcf 	bl	8001594 <__aeabi_i2f>
 80045f6:	1c04      	adds	r4, r0, #0
 80045f8:	68b8      	ldr	r0, [r7, #8]
 80045fa:	f7fc ffcb 	bl	8001594 <__aeabi_i2f>
 80045fe:	1c05      	adds	r5, r0, #0
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	685a      	ldr	r2, [r3, #4]
 8004604:	0013      	movs	r3, r2
 8004606:	011b      	lsls	r3, r3, #4
 8004608:	1a9b      	subs	r3, r3, r2
 800460a:	009b      	lsls	r3, r3, #2
 800460c:	0018      	movs	r0, r3
 800460e:	f7fc ffc1 	bl	8001594 <__aeabi_i2f>
 8004612:	1c03      	adds	r3, r0, #0
 8004614:	1c19      	adds	r1, r3, #0
 8004616:	1c28      	adds	r0, r5, #0
 8004618:	f7fc fad4 	bl	8000bc4 <__aeabi_fdiv>
 800461c:	1c03      	adds	r3, r0, #0
 800461e:	1c19      	adds	r1, r3, #0
 8004620:	1c20      	adds	r0, r4, #0
 8004622:	f7fc f945 	bl	80008b0 <__aeabi_fadd>
 8004626:	1c03      	adds	r3, r0, #0
}
 8004628:	1c18      	adds	r0, r3, #0
 800462a:	46bd      	mov	sp, r7
 800462c:	b004      	add	sp, #16
 800462e:	bdb0      	pop	{r4, r5, r7, pc}
 8004630:	7fc00000 	.word	0x7fc00000

08004634 <json_getSibling>:

/** Get the next sibling of a JSON property that is within a JSON object or array.
  * @param json A valid handler of a json property.
  * @retval The handler of the next sibling if found.
  * @retval Null pointer if the json property is the last one. */
static inline json_t const* json_getSibling( json_t const* json ) {
 8004634:	b580      	push	{r7, lr}
 8004636:	b082      	sub	sp, #8
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
    return json->sibling;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
}
 8004640:	0018      	movs	r0, r3
 8004642:	46bd      	mov	sp, r7
 8004644:	b002      	add	sp, #8
 8004646:	bd80      	pop	{r7, pc}

08004648 <json_getChild>:
/** Get the first property of a JSON object or array.
  * @param json A valid handler of a json property.
  *             Its type must be JSON_OBJ or JSON_ARRAY.
  * @retval The handler of the first property if there is.
  * @retval Null pointer if the json object has not properties. */
static inline json_t const* json_getChild( json_t const* json ) {
 8004648:	b580      	push	{r7, lr}
 800464a:	b082      	sub	sp, #8
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
    return json->u.c.child;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	689b      	ldr	r3, [r3, #8]
}
 8004654:	0018      	movs	r0, r3
 8004656:	46bd      	mov	sp, r7
 8004658:	b002      	add	sp, #8
 800465a:	bd80      	pop	{r7, pc}

0800465c <json_getInteger>:
}

/** Get the value of a json integer property.
  * @param property A valid handler of a json object. Its type must be JSON_INTEGER.
  * @return The value stdint. */
static inline int64_t json_getInteger( json_t const* property ) {
 800465c:	b580      	push	{r7, lr}
 800465e:	b082      	sub	sp, #8
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
  return strtoll( property->u.value,(char**)NULL, 10);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	689b      	ldr	r3, [r3, #8]
 8004668:	220a      	movs	r2, #10
 800466a:	2100      	movs	r1, #0
 800466c:	0018      	movs	r0, r3
 800466e:	f00a fd5d 	bl	800f12c <strtoll>
 8004672:	0002      	movs	r2, r0
 8004674:	000b      	movs	r3, r1
}
 8004676:	0010      	movs	r0, r2
 8004678:	0019      	movs	r1, r3
 800467a:	46bd      	mov	sp, r7
 800467c:	b002      	add	sp, #8
 800467e:	bd80      	pop	{r7, pc}

08004680 <json_getReal>:

/** Get the value of a json real property.
  * @param property A valid handler of a json object. Its type must be JSON_REAL.
  * @return The value. */
static inline double json_getReal( json_t const* property ) {
 8004680:	b580      	push	{r7, lr}
 8004682:	b082      	sub	sp, #8
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
  return strtod( property->u.value,(char**)NULL );
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	689b      	ldr	r3, [r3, #8]
 800468c:	2100      	movs	r1, #0
 800468e:	0018      	movs	r0, r3
 8004690:	f00a fc04 	bl	800ee9c <strtod>
 8004694:	0002      	movs	r2, r0
 8004696:	000b      	movs	r3, r1
}
 8004698:	0010      	movs	r0, r2
 800469a:	0019      	movs	r1, r3
 800469c:	46bd      	mov	sp, r7
 800469e:	b002      	add	sp, #8
 80046a0:	bd80      	pop	{r7, pc}
	...

080046a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80046a4:	b5b0      	push	{r4, r5, r7, lr}
 80046a6:	b08e      	sub	sp, #56	@ 0x38
 80046a8:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80046aa:	f004 f9b1 	bl	8008a10 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80046ae:	f000 fc9d 	bl	8004fec <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
	StructInit();
 80046b2:	f001 f9c1 	bl	8005a38 <StructInit>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80046b6:	f000 ff4f 	bl	8005558 <MX_GPIO_Init>
  MX_I2C1_Init();
 80046ba:	f000 fcf9 	bl	80050b0 <MX_I2C1_Init>
  MX_SPI1_Init();
 80046be:	f000 fde7 	bl	8005290 <MX_SPI1_Init>
  MX_TIM17_Init();
 80046c2:	f000 fe25 	bl	8005310 <MX_TIM17_Init>
  MX_USART1_UART_Init();
 80046c6:	f000 feab 	bl	8005420 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80046ca:	f000 fef7 	bl	80054bc <MX_USART2_UART_Init>
  MX_RTC_Init();
 80046ce:	f000 fd2f 	bl	8005130 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
	PeripheralInit();
 80046d2:	f001 f973 	bl	80059bc <PeripheralInit>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	//Before entering the while, fill the screen to clear it once
	fillScreen(BLACK);
 80046d6:	2000      	movs	r0, #0
 80046d8:	f7ff fb86 	bl	8003de8 <fillScreen>
	while (1) {
		if ((totalFrames) % 200 == 0){
 80046dc:	4bac      	ldr	r3, [pc, #688]	@ (8004990 <main+0x2ec>)
 80046de:	881b      	ldrh	r3, [r3, #0]
 80046e0:	21c8      	movs	r1, #200	@ 0xc8
 80046e2:	0018      	movs	r0, r3
 80046e4:	f7fb fdbc 	bl	8000260 <__aeabi_uidivmod>
 80046e8:	000b      	movs	r3, r1
 80046ea:	b29b      	uxth	r3, r3
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d104      	bne.n	80046fa <main+0x56>
						GetLatLon();
 80046f0:	f002 fa12 	bl	8006b18 <GetLatLon>
						checkTime=1;
 80046f4:	4ba7      	ldr	r3, [pc, #668]	@ (8004994 <main+0x2f0>)
 80046f6:	2201      	movs	r2, #1
 80046f8:	801a      	strh	r2, [r3, #0]
					}
		game.weeklyGoal = game.dailyGoal*(game.evo+1);
 80046fa:	4aa7      	ldr	r2, [pc, #668]	@ (8004998 <main+0x2f4>)
 80046fc:	2392      	movs	r3, #146	@ 0x92
 80046fe:	005b      	lsls	r3, r3, #1
 8004700:	58d3      	ldr	r3, [r2, r3]
 8004702:	4aa5      	ldr	r2, [pc, #660]	@ (8004998 <main+0x2f4>)
 8004704:	7c12      	ldrb	r2, [r2, #16]
 8004706:	3201      	adds	r2, #1
 8004708:	435a      	muls	r2, r3
 800470a:	0011      	movs	r1, r2
 800470c:	4aa2      	ldr	r2, [pc, #648]	@ (8004998 <main+0x2f4>)
 800470e:	2394      	movs	r3, #148	@ 0x94
 8004710:	005b      	lsls	r3, r3, #1
 8004712:	50d1      	str	r1, [r2, r3]
		_ADXL343_ReadReg8(0x15, &steps, 2);
 8004714:	4ba1      	ldr	r3, [pc, #644]	@ (800499c <main+0x2f8>)
 8004716:	2202      	movs	r2, #2
 8004718:	0019      	movs	r1, r3
 800471a:	2015      	movs	r0, #21
 800471c:	f001 feaa 	bl	8006474 <_ADXL343_ReadReg8>

		//SendData();
		//ReceiveData();
		//_ADXL343_ReadReg8(0x00, &steps, 1);
		if (CheckExp(game.dailyGoal, game.stepsToday) == 1) {
 8004720:	4a9d      	ldr	r2, [pc, #628]	@ (8004998 <main+0x2f4>)
 8004722:	2392      	movs	r3, #146	@ 0x92
 8004724:	005b      	lsls	r3, r3, #1
 8004726:	58d3      	ldr	r3, [r2, r3]
 8004728:	0018      	movs	r0, r3
 800472a:	4a9b      	ldr	r2, [pc, #620]	@ (8004998 <main+0x2f4>)
 800472c:	2390      	movs	r3, #144	@ 0x90
 800472e:	005b      	lsls	r3, r3, #1
 8004730:	58d3      	ldr	r3, [r2, r3]
 8004732:	0019      	movs	r1, r3
 8004734:	f002 f9ac 	bl	8006a90 <CheckExp>
 8004738:	0003      	movs	r3, r0
 800473a:	2b01      	cmp	r3, #1
 800473c:	d10c      	bne.n	8004758 <main+0xb4>
			game.mood += moodIncrementUp;
 800473e:	4b96      	ldr	r3, [pc, #600]	@ (8004998 <main+0x2f4>)
 8004740:	7c5a      	ldrb	r2, [r3, #17]
 8004742:	2301      	movs	r3, #1
 8004744:	b2db      	uxtb	r3, r3
 8004746:	18d3      	adds	r3, r2, r3
 8004748:	b2da      	uxtb	r2, r3
 800474a:	4b93      	ldr	r3, [pc, #588]	@ (8004998 <main+0x2f4>)
 800474c:	745a      	strb	r2, [r3, #17]
			game.stepsToday = 0;
 800474e:	4a92      	ldr	r2, [pc, #584]	@ (8004998 <main+0x2f4>)
 8004750:	2390      	movs	r3, #144	@ 0x90
 8004752:	005b      	lsls	r3, r3, #1
 8004754:	2100      	movs	r1, #0
 8004756:	50d1      	str	r1, [r2, r3]
		}
		if(CheckExp(game.weeklyGoal, game.weeklySteps)==1) {
 8004758:	4a8f      	ldr	r2, [pc, #572]	@ (8004998 <main+0x2f4>)
 800475a:	2394      	movs	r3, #148	@ 0x94
 800475c:	005b      	lsls	r3, r3, #1
 800475e:	58d3      	ldr	r3, [r2, r3]
 8004760:	0018      	movs	r0, r3
 8004762:	4a8d      	ldr	r2, [pc, #564]	@ (8004998 <main+0x2f4>)
 8004764:	238e      	movs	r3, #142	@ 0x8e
 8004766:	005b      	lsls	r3, r3, #1
 8004768:	58d3      	ldr	r3, [r2, r3]
 800476a:	0019      	movs	r1, r3
 800476c:	f002 f990 	bl	8006a90 <CheckExp>
 8004770:	0003      	movs	r3, r0
 8004772:	2b01      	cmp	r3, #1
 8004774:	d106      	bne.n	8004784 <main+0xe0>
			Evolve();
 8004776:	f001 fb77 	bl	8005e68 <Evolve>
			game.weeklySteps=0;
 800477a:	4a87      	ldr	r2, [pc, #540]	@ (8004998 <main+0x2f4>)
 800477c:	238e      	movs	r3, #142	@ 0x8e
 800477e:	005b      	lsls	r3, r3, #1
 8004780:	2100      	movs	r1, #0
 8004782:	50d1      	str	r1, [r2, r3]
		}

		if (checkTime) {
 8004784:	4b83      	ldr	r3, [pc, #524]	@ (8004994 <main+0x2f0>)
 8004786:	881b      	ldrh	r3, [r3, #0]
 8004788:	2b00      	cmp	r3, #0
 800478a:	d04f      	beq.n	800482c <main+0x188>
			checkTime=0;
 800478c:	4b81      	ldr	r3, [pc, #516]	@ (8004994 <main+0x2f0>)
 800478e:	2200      	movs	r2, #0
 8004790:	801a      	strh	r2, [r3, #0]
                  			FlashWrite();
 8004792:	f001 fba3 	bl	8005edc <FlashWrite>
			if (((game.time.minutes % dayLength) == 0)
 8004796:	4b80      	ldr	r3, [pc, #512]	@ (8004998 <main+0x2f4>)
 8004798:	685b      	ldr	r3, [r3, #4]
 800479a:	2203      	movs	r2, #3
 800479c:	0011      	movs	r1, r2
 800479e:	0018      	movs	r0, r3
 80047a0:	f7fb fe48 	bl	8000434 <__aeabi_idivmod>
 80047a4:	1e0b      	subs	r3, r1, #0
 80047a6:	d12c      	bne.n	8004802 <main+0x15e>
					&& game.time.seconds > 0) {
 80047a8:	4b7b      	ldr	r3, [pc, #492]	@ (8004998 <main+0x2f4>)
 80047aa:	689b      	ldr	r3, [r3, #8]
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	dd28      	ble.n	8004802 <main+0x15e>
				if (CheckExp(game.dailyGoal, game.stepsToday) == -1)
 80047b0:	4a79      	ldr	r2, [pc, #484]	@ (8004998 <main+0x2f4>)
 80047b2:	2392      	movs	r3, #146	@ 0x92
 80047b4:	005b      	lsls	r3, r3, #1
 80047b6:	58d3      	ldr	r3, [r2, r3]
 80047b8:	0018      	movs	r0, r3
 80047ba:	4a77      	ldr	r2, [pc, #476]	@ (8004998 <main+0x2f4>)
 80047bc:	2390      	movs	r3, #144	@ 0x90
 80047be:	005b      	lsls	r3, r3, #1
 80047c0:	58d3      	ldr	r3, [r2, r3]
 80047c2:	0019      	movs	r1, r3
 80047c4:	f002 f964 	bl	8006a90 <CheckExp>
 80047c8:	0003      	movs	r3, r0
 80047ca:	3301      	adds	r3, #1
 80047cc:	d107      	bne.n	80047de <main+0x13a>
					game.mood -= moodIncrementDown;
 80047ce:	4b72      	ldr	r3, [pc, #456]	@ (8004998 <main+0x2f4>)
 80047d0:	7c5a      	ldrb	r2, [r3, #17]
 80047d2:	2301      	movs	r3, #1
 80047d4:	b2db      	uxtb	r3, r3
 80047d6:	1ad3      	subs	r3, r2, r3
 80047d8:	b2da      	uxtb	r2, r3
 80047da:	4b6f      	ldr	r3, [pc, #444]	@ (8004998 <main+0x2f4>)
 80047dc:	745a      	strb	r2, [r3, #17]
				game.stepsToday = 0;
 80047de:	4a6e      	ldr	r2, [pc, #440]	@ (8004998 <main+0x2f4>)
 80047e0:	2390      	movs	r3, #144	@ 0x90
 80047e2:	005b      	lsls	r3, r3, #1
 80047e4:	2100      	movs	r1, #0
 80047e6:	50d1      	str	r1, [r2, r3]
				memset(&game.positions, 0, sizeof(game.positions));
 80047e8:	2380      	movs	r3, #128	@ 0x80
 80047ea:	005a      	lsls	r2, r3, #1
 80047ec:	4b6c      	ldr	r3, [pc, #432]	@ (80049a0 <main+0x2fc>)
 80047ee:	2100      	movs	r1, #0
 80047f0:	0018      	movs	r0, r3
 80047f2:	f00a fdd7 	bl	800f3a4 <memset>
				game.numLocations = 0;
 80047f6:	4b68      	ldr	r3, [pc, #416]	@ (8004998 <main+0x2f4>)
 80047f8:	2200      	movs	r2, #0
 80047fa:	615a      	str	r2, [r3, #20]
				checkTime = 0;
 80047fc:	4b65      	ldr	r3, [pc, #404]	@ (8004994 <main+0x2f0>)
 80047fe:	2200      	movs	r2, #0
 8004800:	801a      	strh	r2, [r3, #0]
			}

			if (((game.time.minutes % weekLength) == 0)
 8004802:	4b65      	ldr	r3, [pc, #404]	@ (8004998 <main+0x2f4>)
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	2206      	movs	r2, #6
 8004808:	0011      	movs	r1, r2
 800480a:	0018      	movs	r0, r3
 800480c:	f7fb fe12 	bl	8000434 <__aeabi_idivmod>
 8004810:	1e0b      	subs	r3, r1, #0
 8004812:	d10b      	bne.n	800482c <main+0x188>
					&& game.time.seconds > 0) {
 8004814:	4b60      	ldr	r3, [pc, #384]	@ (8004998 <main+0x2f4>)
 8004816:	689b      	ldr	r3, [r3, #8]
 8004818:	2b00      	cmp	r3, #0
 800481a:	dd07      	ble.n	800482c <main+0x188>
				game.weeklySteps = 0;
 800481c:	4a5e      	ldr	r2, [pc, #376]	@ (8004998 <main+0x2f4>)
 800481e:	238e      	movs	r3, #142	@ 0x8e
 8004820:	005b      	lsls	r3, r3, #1
 8004822:	2100      	movs	r1, #0
 8004824:	50d1      	str	r1, [r2, r3]
				checkTime = 0;
 8004826:	4b5b      	ldr	r3, [pc, #364]	@ (8004994 <main+0x2f0>)
 8004828:	2200      	movs	r2, #0
 800482a:	801a      	strh	r2, [r3, #0]
			}
		}
		if (steps != 0) {
 800482c:	4b5b      	ldr	r3, [pc, #364]	@ (800499c <main+0x2f8>)
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	2b00      	cmp	r3, #0
 8004832:	d027      	beq.n	8004884 <main+0x1e0>
			game.stepsToday += steps;
 8004834:	4a58      	ldr	r2, [pc, #352]	@ (8004998 <main+0x2f4>)
 8004836:	2390      	movs	r3, #144	@ 0x90
 8004838:	005b      	lsls	r3, r3, #1
 800483a:	58d2      	ldr	r2, [r2, r3]
 800483c:	4b57      	ldr	r3, [pc, #348]	@ (800499c <main+0x2f8>)
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	18d1      	adds	r1, r2, r3
 8004842:	4a55      	ldr	r2, [pc, #340]	@ (8004998 <main+0x2f4>)
 8004844:	2390      	movs	r3, #144	@ 0x90
 8004846:	005b      	lsls	r3, r3, #1
 8004848:	50d1      	str	r1, [r2, r3]
			game.weeklySteps += steps;
 800484a:	4a53      	ldr	r2, [pc, #332]	@ (8004998 <main+0x2f4>)
 800484c:	238e      	movs	r3, #142	@ 0x8e
 800484e:	005b      	lsls	r3, r3, #1
 8004850:	58d2      	ldr	r2, [r2, r3]
 8004852:	4b52      	ldr	r3, [pc, #328]	@ (800499c <main+0x2f8>)
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	18d1      	adds	r1, r2, r3
 8004858:	4a4f      	ldr	r2, [pc, #316]	@ (8004998 <main+0x2f4>)
 800485a:	238e      	movs	r3, #142	@ 0x8e
 800485c:	005b      	lsls	r3, r3, #1
 800485e:	50d1      	str	r1, [r2, r3]
			game.allSteps += steps;
 8004860:	4a4d      	ldr	r2, [pc, #308]	@ (8004998 <main+0x2f4>)
 8004862:	238c      	movs	r3, #140	@ 0x8c
 8004864:	005b      	lsls	r3, r3, #1
 8004866:	58d2      	ldr	r2, [r2, r3]
 8004868:	4b4c      	ldr	r3, [pc, #304]	@ (800499c <main+0x2f8>)
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	18d1      	adds	r1, r2, r3
 800486e:	4a4a      	ldr	r2, [pc, #296]	@ (8004998 <main+0x2f4>)
 8004870:	238c      	movs	r3, #140	@ 0x8c
 8004872:	005b      	lsls	r3, r3, #1
 8004874:	50d1      	str	r1, [r2, r3]
			steps = 0;
 8004876:	4b49      	ldr	r3, [pc, #292]	@ (800499c <main+0x2f8>)
 8004878:	2200      	movs	r2, #0
 800487a:	601a      	str	r2, [r3, #0]
			_ADXL343_WriteReg8(0x7E, 0xB1);
 800487c:	21b1      	movs	r1, #177	@ 0xb1
 800487e:	207e      	movs	r0, #126	@ 0x7e
 8004880:	f001 fe2a 	bl	80064d8 <_ADXL343_WriteReg8>
		}
		++updateScreen;
 8004884:	4b47      	ldr	r3, [pc, #284]	@ (80049a4 <main+0x300>)
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	1c5a      	adds	r2, r3, #1
 800488a:	4b46      	ldr	r3, [pc, #280]	@ (80049a4 <main+0x300>)
 800488c:	601a      	str	r2, [r3, #0]
		//SendData();
		//HAL_UART_Transmit(&huart2, "hello", 5, 100);
		switch (currentMenu) {
 800488e:	4b46      	ldr	r3, [pc, #280]	@ (80049a8 <main+0x304>)
 8004890:	781b      	ldrb	r3, [r3, #0]
 8004892:	2b04      	cmp	r3, #4
 8004894:	d100      	bne.n	8004898 <main+0x1f4>
 8004896:	e21d      	b.n	8004cd4 <main+0x630>
 8004898:	dd00      	ble.n	800489c <main+0x1f8>
 800489a:	e37e      	b.n	8004f9a <main+0x8f6>
 800489c:	2b00      	cmp	r3, #0
 800489e:	d100      	bne.n	80048a2 <main+0x1fe>
 80048a0:	e096      	b.n	80049d0 <main+0x32c>
 80048a2:	2b01      	cmp	r3, #1
 80048a4:	d000      	beq.n	80048a8 <main+0x204>
 80048a6:	e378      	b.n	8004f9a <main+0x8f6>
		case Main:


			if (updateScreen >= 3) {
 80048a8:	4b3e      	ldr	r3, [pc, #248]	@ (80049a4 <main+0x300>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	2b02      	cmp	r3, #2
 80048ae:	d92a      	bls.n	8004906 <main+0x262>
				updateScreen = 0;
 80048b0:	4b3c      	ldr	r3, [pc, #240]	@ (80049a4 <main+0x300>)
 80048b2:	2200      	movs	r2, #0
 80048b4:	601a      	str	r2, [r3, #0]

				AnimateCharacterSitting(imgPalette);
 80048b6:	4b3d      	ldr	r3, [pc, #244]	@ (80049ac <main+0x308>)
 80048b8:	0018      	movs	r0, r3
 80048ba:	f001 fd3d 	bl	8006338 <AnimateCharacterSitting>
				//Update steps
				drawString(0, 150, "-SILLY LITTLE GUY-", WHITE, BLACK, 1, 1);
 80048be:	2301      	movs	r3, #1
 80048c0:	425b      	negs	r3, r3
 80048c2:	4a3b      	ldr	r2, [pc, #236]	@ (80049b0 <main+0x30c>)
 80048c4:	2101      	movs	r1, #1
 80048c6:	9102      	str	r1, [sp, #8]
 80048c8:	2101      	movs	r1, #1
 80048ca:	9101      	str	r1, [sp, #4]
 80048cc:	2100      	movs	r1, #0
 80048ce:	9100      	str	r1, [sp, #0]
 80048d0:	2196      	movs	r1, #150	@ 0x96
 80048d2:	2000      	movs	r0, #0
 80048d4:	f7ff f943 	bl	8003b5e <drawString>
				sprintf(buffer2, "Steps: %d ", game.stepsToday);
 80048d8:	4a2f      	ldr	r2, [pc, #188]	@ (8004998 <main+0x2f4>)
 80048da:	2390      	movs	r3, #144	@ 0x90
 80048dc:	005b      	lsls	r3, r3, #1
 80048de:	58d2      	ldr	r2, [r2, r3]
 80048e0:	4934      	ldr	r1, [pc, #208]	@ (80049b4 <main+0x310>)
 80048e2:	4b35      	ldr	r3, [pc, #212]	@ (80049b8 <main+0x314>)
 80048e4:	0018      	movs	r0, r3
 80048e6:	f00a fcf1 	bl	800f2cc <siprintf>
				drawString(0, 10, buffer2, BLACK, GREEN, 1, 1);
 80048ea:	4a33      	ldr	r2, [pc, #204]	@ (80049b8 <main+0x314>)
 80048ec:	2301      	movs	r3, #1
 80048ee:	9302      	str	r3, [sp, #8]
 80048f0:	2301      	movs	r3, #1
 80048f2:	9301      	str	r3, [sp, #4]
 80048f4:	4b31      	ldr	r3, [pc, #196]	@ (80049bc <main+0x318>)
 80048f6:	9300      	str	r3, [sp, #0]
 80048f8:	2300      	movs	r3, #0
 80048fa:	210a      	movs	r1, #10
 80048fc:	2000      	movs	r0, #0
 80048fe:	f7ff f92e 	bl	8003b5e <drawString>
				Emote();
 8004902:	f002 fa15 	bl	8006d30 <Emote>
			}

			//Interact with the SLG
			if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1) == GPIO_PIN_SET) {
 8004906:	4b2e      	ldr	r3, [pc, #184]	@ (80049c0 <main+0x31c>)
 8004908:	2102      	movs	r1, #2
 800490a:	0018      	movs	r0, r3
 800490c:	f004 fd3c 	bl	8009388 <HAL_GPIO_ReadPin>
 8004910:	0003      	movs	r3, r0
 8004912:	2b01      	cmp	r3, #1
 8004914:	d101      	bne.n	800491a <main+0x276>
				//if(game.weeklySteps == game.weeklyGoal)
				//{
					//Evolve();
				//}
				//Evolve();
				FlashErase();
 8004916:	f001 fac3 	bl	8005ea0 <FlashErase>
				//FlashWrite();
				//StructInit();
			}

			//Change current Menu
			if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2) == GPIO_PIN_SET) {
 800491a:	4b2a      	ldr	r3, [pc, #168]	@ (80049c4 <main+0x320>)
 800491c:	2104      	movs	r1, #4
 800491e:	0018      	movs	r0, r3
 8004920:	f004 fd32 	bl	8009388 <HAL_GPIO_ReadPin>
 8004924:	0003      	movs	r3, r0
 8004926:	2b01      	cmp	r3, #1
 8004928:	d111      	bne.n	800494e <main+0x2aa>
				effect = MenuBeep;
 800492a:	4b27      	ldr	r3, [pc, #156]	@ (80049c8 <main+0x324>)
 800492c:	2200      	movs	r2, #0
 800492e:	701a      	strb	r2, [r3, #0]
				PlayEffect(effect);
 8004930:	4b25      	ldr	r3, [pc, #148]	@ (80049c8 <main+0x324>)
 8004932:	781b      	ldrb	r3, [r3, #0]
 8004934:	0018      	movs	r0, r3
 8004936:	f000 fedd 	bl	80056f4 <PlayEffect>

				currentMenu = Settings;
 800493a:	4b1b      	ldr	r3, [pc, #108]	@ (80049a8 <main+0x304>)
 800493c:	2204      	movs	r2, #4
 800493e:	701a      	strb	r2, [r3, #0]
				canChange = 0;
 8004940:	4b22      	ldr	r3, [pc, #136]	@ (80049cc <main+0x328>)
 8004942:	2200      	movs	r2, #0
 8004944:	701a      	strb	r2, [r3, #0]
				fillScreen(BLACK);
 8004946:	2000      	movs	r0, #0
 8004948:	f7ff fa4e 	bl	8003de8 <fillScreen>
				canChange = 0;
				fillScreen(BLACK);
			} else
				canChange = 1;

			break;
 800494c:	e325      	b.n	8004f9a <main+0x8f6>
			} else if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_SET) {
 800494e:	2380      	movs	r3, #128	@ 0x80
 8004950:	011a      	lsls	r2, r3, #4
 8004952:	23a0      	movs	r3, #160	@ 0xa0
 8004954:	05db      	lsls	r3, r3, #23
 8004956:	0011      	movs	r1, r2
 8004958:	0018      	movs	r0, r3
 800495a:	f004 fd15 	bl	8009388 <HAL_GPIO_ReadPin>
 800495e:	0003      	movs	r3, r0
 8004960:	2b01      	cmp	r3, #1
 8004962:	d111      	bne.n	8004988 <main+0x2e4>
				effect = MenuBeep;
 8004964:	4b18      	ldr	r3, [pc, #96]	@ (80049c8 <main+0x324>)
 8004966:	2200      	movs	r2, #0
 8004968:	701a      	strb	r2, [r3, #0]
				PlayEffect(effect);
 800496a:	4b17      	ldr	r3, [pc, #92]	@ (80049c8 <main+0x324>)
 800496c:	781b      	ldrb	r3, [r3, #0]
 800496e:	0018      	movs	r0, r3
 8004970:	f000 fec0 	bl	80056f4 <PlayEffect>
				currentMenu = StatsDisplay;
 8004974:	4b0c      	ldr	r3, [pc, #48]	@ (80049a8 <main+0x304>)
 8004976:	2200      	movs	r2, #0
 8004978:	701a      	strb	r2, [r3, #0]
				canChange = 0;
 800497a:	4b14      	ldr	r3, [pc, #80]	@ (80049cc <main+0x328>)
 800497c:	2200      	movs	r2, #0
 800497e:	701a      	strb	r2, [r3, #0]
				fillScreen(BLACK);
 8004980:	2000      	movs	r0, #0
 8004982:	f7ff fa31 	bl	8003de8 <fillScreen>
			break;
 8004986:	e308      	b.n	8004f9a <main+0x8f6>
				canChange = 1;
 8004988:	4b10      	ldr	r3, [pc, #64]	@ (80049cc <main+0x328>)
 800498a:	2201      	movs	r2, #1
 800498c:	701a      	strb	r2, [r3, #0]
			break;
 800498e:	e304      	b.n	8004f9a <main+0x8f6>
 8004990:	200053b8 	.word	0x200053b8
 8004994:	20004e34 	.word	0x20004e34
 8004998:	20005214 	.word	0x20005214
 800499c:	200061e8 	.word	0x200061e8
 80049a0:	2000522c 	.word	0x2000522c
 80049a4:	200050d4 	.word	0x200050d4
 80049a8:	20004e36 	.word	0x20004e36
 80049ac:	20000000 	.word	0x20000000
 80049b0:	08011a78 	.word	0x08011a78
 80049b4:	08011a8c 	.word	0x08011a8c
 80049b8:	20006184 	.word	0x20006184
 80049bc:	ffff96cd 	.word	0xffff96cd
 80049c0:	50000800 	.word	0x50000800
 80049c4:	50000400 	.word	0x50000400
 80049c8:	200050d0 	.word	0x200050d0
 80049cc:	20004e37 	.word	0x20004e37
		case StatsDisplay:

			if (updateScreen >= 5) {
 80049d0:	4bec      	ldr	r3, [pc, #944]	@ (8004d84 <main+0x6e0>)
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	2b04      	cmp	r3, #4
 80049d6:	d800      	bhi.n	80049da <main+0x336>
 80049d8:	e15e      	b.n	8004c98 <main+0x5f4>
				//fillScreen(BLACK);

				drawString(0, 150, "STEPS", WHITE, BLACK, 1, 1);
 80049da:	2301      	movs	r3, #1
 80049dc:	425b      	negs	r3, r3
 80049de:	4aea      	ldr	r2, [pc, #936]	@ (8004d88 <main+0x6e4>)
 80049e0:	2101      	movs	r1, #1
 80049e2:	9102      	str	r1, [sp, #8]
 80049e4:	2101      	movs	r1, #1
 80049e6:	9101      	str	r1, [sp, #4]
 80049e8:	2100      	movs	r1, #0
 80049ea:	9100      	str	r1, [sp, #0]
 80049ec:	2196      	movs	r1, #150	@ 0x96
 80049ee:	2000      	movs	r0, #0
 80049f0:	f7ff f8b5 	bl	8003b5e <drawString>
				sprintf(buffer2, "Today: %d ", game.stepsToday);
 80049f4:	4ae5      	ldr	r2, [pc, #916]	@ (8004d8c <main+0x6e8>)
 80049f6:	2390      	movs	r3, #144	@ 0x90
 80049f8:	005b      	lsls	r3, r3, #1
 80049fa:	58d2      	ldr	r2, [r2, r3]
 80049fc:	49e4      	ldr	r1, [pc, #912]	@ (8004d90 <main+0x6ec>)
 80049fe:	4be5      	ldr	r3, [pc, #916]	@ (8004d94 <main+0x6f0>)
 8004a00:	0018      	movs	r0, r3
 8004a02:	f00a fc63 	bl	800f2cc <siprintf>
				drawString(0, 140, buffer2, WHITE, BLACK, 1, 1);
 8004a06:	2301      	movs	r3, #1
 8004a08:	425b      	negs	r3, r3
 8004a0a:	4ae2      	ldr	r2, [pc, #904]	@ (8004d94 <main+0x6f0>)
 8004a0c:	2101      	movs	r1, #1
 8004a0e:	9102      	str	r1, [sp, #8]
 8004a10:	2101      	movs	r1, #1
 8004a12:	9101      	str	r1, [sp, #4]
 8004a14:	2100      	movs	r1, #0
 8004a16:	9100      	str	r1, [sp, #0]
 8004a18:	218c      	movs	r1, #140	@ 0x8c
 8004a1a:	2000      	movs	r0, #0
 8004a1c:	f7ff f89f 	bl	8003b5e <drawString>
				sprintf(buffer2, "This week: %d ", game.weeklySteps);
 8004a20:	4ada      	ldr	r2, [pc, #872]	@ (8004d8c <main+0x6e8>)
 8004a22:	238e      	movs	r3, #142	@ 0x8e
 8004a24:	005b      	lsls	r3, r3, #1
 8004a26:	58d2      	ldr	r2, [r2, r3]
 8004a28:	49db      	ldr	r1, [pc, #876]	@ (8004d98 <main+0x6f4>)
 8004a2a:	4bda      	ldr	r3, [pc, #872]	@ (8004d94 <main+0x6f0>)
 8004a2c:	0018      	movs	r0, r3
 8004a2e:	f00a fc4d 	bl	800f2cc <siprintf>
				drawString(0, 130, buffer2, WHITE, BLACK, 1, 1);
 8004a32:	2301      	movs	r3, #1
 8004a34:	425b      	negs	r3, r3
 8004a36:	4ad7      	ldr	r2, [pc, #860]	@ (8004d94 <main+0x6f0>)
 8004a38:	2101      	movs	r1, #1
 8004a3a:	9102      	str	r1, [sp, #8]
 8004a3c:	2101      	movs	r1, #1
 8004a3e:	9101      	str	r1, [sp, #4]
 8004a40:	2100      	movs	r1, #0
 8004a42:	9100      	str	r1, [sp, #0]
 8004a44:	2182      	movs	r1, #130	@ 0x82
 8004a46:	2000      	movs	r0, #0
 8004a48:	f7ff f889 	bl	8003b5e <drawString>
				sprintf(buffer2, "All time: %d ", game.allSteps);
 8004a4c:	4acf      	ldr	r2, [pc, #828]	@ (8004d8c <main+0x6e8>)
 8004a4e:	238c      	movs	r3, #140	@ 0x8c
 8004a50:	005b      	lsls	r3, r3, #1
 8004a52:	58d2      	ldr	r2, [r2, r3]
 8004a54:	49d1      	ldr	r1, [pc, #836]	@ (8004d9c <main+0x6f8>)
 8004a56:	4bcf      	ldr	r3, [pc, #828]	@ (8004d94 <main+0x6f0>)
 8004a58:	0018      	movs	r0, r3
 8004a5a:	f00a fc37 	bl	800f2cc <siprintf>
				drawString(0, 120, buffer2, WHITE, BLACK, 1, 1);
 8004a5e:	2301      	movs	r3, #1
 8004a60:	425b      	negs	r3, r3
 8004a62:	4acc      	ldr	r2, [pc, #816]	@ (8004d94 <main+0x6f0>)
 8004a64:	2101      	movs	r1, #1
 8004a66:	9102      	str	r1, [sp, #8]
 8004a68:	2101      	movs	r1, #1
 8004a6a:	9101      	str	r1, [sp, #4]
 8004a6c:	2100      	movs	r1, #0
 8004a6e:	9100      	str	r1, [sp, #0]
 8004a70:	2178      	movs	r1, #120	@ 0x78
 8004a72:	2000      	movs	r0, #0
 8004a74:	f7ff f873 	bl	8003b5e <drawString>
				drawString(0, 110, "POSITIONS", WHITE, BLACK, 1, 1);
 8004a78:	2301      	movs	r3, #1
 8004a7a:	425b      	negs	r3, r3
 8004a7c:	4ac8      	ldr	r2, [pc, #800]	@ (8004da0 <main+0x6fc>)
 8004a7e:	2101      	movs	r1, #1
 8004a80:	9102      	str	r1, [sp, #8]
 8004a82:	2101      	movs	r1, #1
 8004a84:	9101      	str	r1, [sp, #4]
 8004a86:	2100      	movs	r1, #0
 8004a88:	9100      	str	r1, [sp, #0]
 8004a8a:	216e      	movs	r1, #110	@ 0x6e
 8004a8c:	2000      	movs	r0, #0
 8004a8e:	f7ff f866 	bl	8003b5e <drawString>
				sprintf(buffer2, "Count/Mult: %d", game.numLocations);
 8004a92:	4bbe      	ldr	r3, [pc, #760]	@ (8004d8c <main+0x6e8>)
 8004a94:	695a      	ldr	r2, [r3, #20]
 8004a96:	49c3      	ldr	r1, [pc, #780]	@ (8004da4 <main+0x700>)
 8004a98:	4bbe      	ldr	r3, [pc, #760]	@ (8004d94 <main+0x6f0>)
 8004a9a:	0018      	movs	r0, r3
 8004a9c:	f00a fc16 	bl	800f2cc <siprintf>
				drawString(0, 100, buffer2, WHITE, BLACK, 1, 1);
 8004aa0:	2301      	movs	r3, #1
 8004aa2:	425b      	negs	r3, r3
 8004aa4:	4abb      	ldr	r2, [pc, #748]	@ (8004d94 <main+0x6f0>)
 8004aa6:	2101      	movs	r1, #1
 8004aa8:	9102      	str	r1, [sp, #8]
 8004aaa:	2101      	movs	r1, #1
 8004aac:	9101      	str	r1, [sp, #4]
 8004aae:	2100      	movs	r1, #0
 8004ab0:	9100      	str	r1, [sp, #0]
 8004ab2:	2164      	movs	r1, #100	@ 0x64
 8004ab4:	2000      	movs	r0, #0
 8004ab6:	f7ff f852 	bl	8003b5e <drawString>
				sprintf(buffer2, "Old Lat: %d.%d",
						(int) (game.positions[game.numLocations - 1].lat),
 8004aba:	4bb4      	ldr	r3, [pc, #720]	@ (8004d8c <main+0x6e8>)
 8004abc:	695b      	ldr	r3, [r3, #20]
 8004abe:	1e5a      	subs	r2, r3, #1
 8004ac0:	4bb2      	ldr	r3, [pc, #712]	@ (8004d8c <main+0x6e8>)
 8004ac2:	3203      	adds	r2, #3
 8004ac4:	00d2      	lsls	r2, r2, #3
 8004ac6:	58d3      	ldr	r3, [r2, r3]
				sprintf(buffer2, "Old Lat: %d.%d",
 8004ac8:	1c18      	adds	r0, r3, #0
 8004aca:	f7fc fd43 	bl	8001554 <__aeabi_f2iz>
 8004ace:	0004      	movs	r4, r0
						abs(
								(int) (((game.positions[game.numLocations - 1].lat)
 8004ad0:	4bae      	ldr	r3, [pc, #696]	@ (8004d8c <main+0x6e8>)
 8004ad2:	695b      	ldr	r3, [r3, #20]
 8004ad4:	1e5a      	subs	r2, r3, #1
 8004ad6:	4bad      	ldr	r3, [pc, #692]	@ (8004d8c <main+0x6e8>)
 8004ad8:	3203      	adds	r2, #3
 8004ada:	00d2      	lsls	r2, r2, #3
 8004adc:	58d3      	ldr	r3, [r2, r3]
										* 10000)) % 10000));
 8004ade:	49b2      	ldr	r1, [pc, #712]	@ (8004da8 <main+0x704>)
 8004ae0:	1c18      	adds	r0, r3, #0
 8004ae2:	f7fc fa55 	bl	8000f90 <__aeabi_fmul>
 8004ae6:	1c03      	adds	r3, r0, #0
								(int) (((game.positions[game.numLocations - 1].lat)
 8004ae8:	1c18      	adds	r0, r3, #0
 8004aea:	f7fc fd33 	bl	8001554 <__aeabi_f2iz>
 8004aee:	0003      	movs	r3, r0
										* 10000)) % 10000));
 8004af0:	49ae      	ldr	r1, [pc, #696]	@ (8004dac <main+0x708>)
 8004af2:	0018      	movs	r0, r3
 8004af4:	f7fb fc9e 	bl	8000434 <__aeabi_idivmod>
 8004af8:	000b      	movs	r3, r1
				sprintf(buffer2, "Old Lat: %d.%d",
 8004afa:	17da      	asrs	r2, r3, #31
 8004afc:	189b      	adds	r3, r3, r2
 8004afe:	4053      	eors	r3, r2
 8004b00:	49ab      	ldr	r1, [pc, #684]	@ (8004db0 <main+0x70c>)
 8004b02:	48a4      	ldr	r0, [pc, #656]	@ (8004d94 <main+0x6f0>)
 8004b04:	0022      	movs	r2, r4
 8004b06:	f00a fbe1 	bl	800f2cc <siprintf>
				drawString(0, 90, buffer2, WHITE, BLACK, 1, 1);
 8004b0a:	2301      	movs	r3, #1
 8004b0c:	425b      	negs	r3, r3
 8004b0e:	4aa1      	ldr	r2, [pc, #644]	@ (8004d94 <main+0x6f0>)
 8004b10:	2101      	movs	r1, #1
 8004b12:	9102      	str	r1, [sp, #8]
 8004b14:	2101      	movs	r1, #1
 8004b16:	9101      	str	r1, [sp, #4]
 8004b18:	2100      	movs	r1, #0
 8004b1a:	9100      	str	r1, [sp, #0]
 8004b1c:	215a      	movs	r1, #90	@ 0x5a
 8004b1e:	2000      	movs	r0, #0
 8004b20:	f7ff f81d 	bl	8003b5e <drawString>
				sprintf(buffer2, "Old Lon: %d.%d",
						(int) (game.positions[game.numLocations - 1].lon),
 8004b24:	4b99      	ldr	r3, [pc, #612]	@ (8004d8c <main+0x6e8>)
 8004b26:	695b      	ldr	r3, [r3, #20]
 8004b28:	3b01      	subs	r3, #1
 8004b2a:	4a98      	ldr	r2, [pc, #608]	@ (8004d8c <main+0x6e8>)
 8004b2c:	3303      	adds	r3, #3
 8004b2e:	00db      	lsls	r3, r3, #3
 8004b30:	18d3      	adds	r3, r2, r3
 8004b32:	3304      	adds	r3, #4
 8004b34:	681b      	ldr	r3, [r3, #0]
				sprintf(buffer2, "Old Lon: %d.%d",
 8004b36:	1c18      	adds	r0, r3, #0
 8004b38:	f7fc fd0c 	bl	8001554 <__aeabi_f2iz>
 8004b3c:	0004      	movs	r4, r0
						abs(
								(int) (((game.positions[game.numLocations - 1].lon)
 8004b3e:	4b93      	ldr	r3, [pc, #588]	@ (8004d8c <main+0x6e8>)
 8004b40:	695b      	ldr	r3, [r3, #20]
 8004b42:	3b01      	subs	r3, #1
 8004b44:	4a91      	ldr	r2, [pc, #580]	@ (8004d8c <main+0x6e8>)
 8004b46:	3303      	adds	r3, #3
 8004b48:	00db      	lsls	r3, r3, #3
 8004b4a:	18d3      	adds	r3, r2, r3
 8004b4c:	3304      	adds	r3, #4
 8004b4e:	681b      	ldr	r3, [r3, #0]
										* 10000)) % 10000));
 8004b50:	4995      	ldr	r1, [pc, #596]	@ (8004da8 <main+0x704>)
 8004b52:	1c18      	adds	r0, r3, #0
 8004b54:	f7fc fa1c 	bl	8000f90 <__aeabi_fmul>
 8004b58:	1c03      	adds	r3, r0, #0
								(int) (((game.positions[game.numLocations - 1].lon)
 8004b5a:	1c18      	adds	r0, r3, #0
 8004b5c:	f7fc fcfa 	bl	8001554 <__aeabi_f2iz>
 8004b60:	0003      	movs	r3, r0
										* 10000)) % 10000));
 8004b62:	4992      	ldr	r1, [pc, #584]	@ (8004dac <main+0x708>)
 8004b64:	0018      	movs	r0, r3
 8004b66:	f7fb fc65 	bl	8000434 <__aeabi_idivmod>
 8004b6a:	000b      	movs	r3, r1
				sprintf(buffer2, "Old Lon: %d.%d",
 8004b6c:	17da      	asrs	r2, r3, #31
 8004b6e:	189b      	adds	r3, r3, r2
 8004b70:	4053      	eors	r3, r2
 8004b72:	4990      	ldr	r1, [pc, #576]	@ (8004db4 <main+0x710>)
 8004b74:	4887      	ldr	r0, [pc, #540]	@ (8004d94 <main+0x6f0>)
 8004b76:	0022      	movs	r2, r4
 8004b78:	f00a fba8 	bl	800f2cc <siprintf>
				drawString(0, 80, buffer2, WHITE, BLACK, 1, 1);
 8004b7c:	2301      	movs	r3, #1
 8004b7e:	425b      	negs	r3, r3
 8004b80:	4a84      	ldr	r2, [pc, #528]	@ (8004d94 <main+0x6f0>)
 8004b82:	2101      	movs	r1, #1
 8004b84:	9102      	str	r1, [sp, #8]
 8004b86:	2101      	movs	r1, #1
 8004b88:	9101      	str	r1, [sp, #4]
 8004b8a:	2100      	movs	r1, #0
 8004b8c:	9100      	str	r1, [sp, #0]
 8004b8e:	2150      	movs	r1, #80	@ 0x50
 8004b90:	2000      	movs	r0, #0
 8004b92:	f7fe ffe4 	bl	8003b5e <drawString>
				if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1) == GPIO_PIN_SET) {
 8004b96:	4b88      	ldr	r3, [pc, #544]	@ (8004db8 <main+0x714>)
 8004b98:	2102      	movs	r1, #2
 8004b9a:	0018      	movs	r0, r3
 8004b9c:	f004 fbf4 	bl	8009388 <HAL_GPIO_ReadPin>
 8004ba0:	0003      	movs	r3, r0
 8004ba2:	2b01      	cmp	r3, #1
 8004ba4:	d175      	bne.n	8004c92 <main+0x5ee>
					if(GetJustLatLon().lat<2000.0f){
 8004ba6:	003b      	movs	r3, r7
 8004ba8:	0018      	movs	r0, r3
 8004baa:	f002 f97d 	bl	8006ea8 <GetJustLatLon>
 8004bae:	003b      	movs	r3, r7
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	4982      	ldr	r1, [pc, #520]	@ (8004dbc <main+0x718>)
 8004bb4:	1c18      	adds	r0, r3, #0
 8004bb6:	f7fb fc93 	bl	80004e0 <__aeabi_fcmplt>
 8004bba:	1e03      	subs	r3, r0, #0
 8004bbc:	d069      	beq.n	8004c92 <main+0x5ee>
					sprintf(buffer2, "Lat: %d.%d", (int) (GetJustLatLon().lat),
 8004bbe:	2408      	movs	r4, #8
 8004bc0:	193b      	adds	r3, r7, r4
 8004bc2:	0018      	movs	r0, r3
 8004bc4:	f002 f970 	bl	8006ea8 <GetJustLatLon>
 8004bc8:	193b      	adds	r3, r7, r4
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	1c18      	adds	r0, r3, #0
 8004bce:	f7fc fcc1 	bl	8001554 <__aeabi_f2iz>
 8004bd2:	0004      	movs	r4, r0
							abs(
									((int) ((GetJustLatLon().lat) * 10000))
 8004bd4:	2510      	movs	r5, #16
 8004bd6:	197b      	adds	r3, r7, r5
 8004bd8:	0018      	movs	r0, r3
 8004bda:	f002 f965 	bl	8006ea8 <GetJustLatLon>
 8004bde:	197b      	adds	r3, r7, r5
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	4971      	ldr	r1, [pc, #452]	@ (8004da8 <main+0x704>)
 8004be4:	1c18      	adds	r0, r3, #0
 8004be6:	f7fc f9d3 	bl	8000f90 <__aeabi_fmul>
 8004bea:	1c03      	adds	r3, r0, #0
 8004bec:	1c18      	adds	r0, r3, #0
 8004bee:	f7fc fcb1 	bl	8001554 <__aeabi_f2iz>
 8004bf2:	0003      	movs	r3, r0
											% 10000));
 8004bf4:	496d      	ldr	r1, [pc, #436]	@ (8004dac <main+0x708>)
 8004bf6:	0018      	movs	r0, r3
 8004bf8:	f7fb fc1c 	bl	8000434 <__aeabi_idivmod>
 8004bfc:	000b      	movs	r3, r1
					sprintf(buffer2, "Lat: %d.%d", (int) (GetJustLatLon().lat),
 8004bfe:	17da      	asrs	r2, r3, #31
 8004c00:	189b      	adds	r3, r3, r2
 8004c02:	4053      	eors	r3, r2
 8004c04:	496e      	ldr	r1, [pc, #440]	@ (8004dc0 <main+0x71c>)
 8004c06:	4863      	ldr	r0, [pc, #396]	@ (8004d94 <main+0x6f0>)
 8004c08:	0022      	movs	r2, r4
 8004c0a:	f00a fb5f 	bl	800f2cc <siprintf>
					drawString(0, 70, buffer2, WHITE, BLACK, 1, 1);
 8004c0e:	2301      	movs	r3, #1
 8004c10:	425b      	negs	r3, r3
 8004c12:	4a60      	ldr	r2, [pc, #384]	@ (8004d94 <main+0x6f0>)
 8004c14:	2101      	movs	r1, #1
 8004c16:	9102      	str	r1, [sp, #8]
 8004c18:	2101      	movs	r1, #1
 8004c1a:	9101      	str	r1, [sp, #4]
 8004c1c:	2100      	movs	r1, #0
 8004c1e:	9100      	str	r1, [sp, #0]
 8004c20:	2146      	movs	r1, #70	@ 0x46
 8004c22:	2000      	movs	r0, #0
 8004c24:	f7fe ff9b 	bl	8003b5e <drawString>
					sprintf(buffer2, "Lon: %d.%d", (int) (GetJustLatLon().lon),
 8004c28:	2418      	movs	r4, #24
 8004c2a:	193b      	adds	r3, r7, r4
 8004c2c:	0018      	movs	r0, r3
 8004c2e:	f002 f93b 	bl	8006ea8 <GetJustLatLon>
 8004c32:	193b      	adds	r3, r7, r4
 8004c34:	685b      	ldr	r3, [r3, #4]
 8004c36:	1c18      	adds	r0, r3, #0
 8004c38:	f7fc fc8c 	bl	8001554 <__aeabi_f2iz>
 8004c3c:	0004      	movs	r4, r0
							abs(
									(int) (((GetJustLatLon().lon) * 10000))
 8004c3e:	2520      	movs	r5, #32
 8004c40:	197b      	adds	r3, r7, r5
 8004c42:	0018      	movs	r0, r3
 8004c44:	f002 f930 	bl	8006ea8 <GetJustLatLon>
 8004c48:	197b      	adds	r3, r7, r5
 8004c4a:	685b      	ldr	r3, [r3, #4]
 8004c4c:	4956      	ldr	r1, [pc, #344]	@ (8004da8 <main+0x704>)
 8004c4e:	1c18      	adds	r0, r3, #0
 8004c50:	f7fc f99e 	bl	8000f90 <__aeabi_fmul>
 8004c54:	1c03      	adds	r3, r0, #0
 8004c56:	1c18      	adds	r0, r3, #0
 8004c58:	f7fc fc7c 	bl	8001554 <__aeabi_f2iz>
 8004c5c:	0003      	movs	r3, r0
											% 10000));
 8004c5e:	4953      	ldr	r1, [pc, #332]	@ (8004dac <main+0x708>)
 8004c60:	0018      	movs	r0, r3
 8004c62:	f7fb fbe7 	bl	8000434 <__aeabi_idivmod>
 8004c66:	000b      	movs	r3, r1
					sprintf(buffer2, "Lon: %d.%d", (int) (GetJustLatLon().lon),
 8004c68:	17da      	asrs	r2, r3, #31
 8004c6a:	189b      	adds	r3, r3, r2
 8004c6c:	4053      	eors	r3, r2
 8004c6e:	4955      	ldr	r1, [pc, #340]	@ (8004dc4 <main+0x720>)
 8004c70:	4848      	ldr	r0, [pc, #288]	@ (8004d94 <main+0x6f0>)
 8004c72:	0022      	movs	r2, r4
 8004c74:	f00a fb2a 	bl	800f2cc <siprintf>
					drawString(0, 60, buffer2, WHITE, BLACK, 1, 1);
 8004c78:	2301      	movs	r3, #1
 8004c7a:	425b      	negs	r3, r3
 8004c7c:	4a45      	ldr	r2, [pc, #276]	@ (8004d94 <main+0x6f0>)
 8004c7e:	2101      	movs	r1, #1
 8004c80:	9102      	str	r1, [sp, #8]
 8004c82:	2101      	movs	r1, #1
 8004c84:	9101      	str	r1, [sp, #4]
 8004c86:	2100      	movs	r1, #0
 8004c88:	9100      	str	r1, [sp, #0]
 8004c8a:	213c      	movs	r1, #60	@ 0x3c
 8004c8c:	2000      	movs	r0, #0
 8004c8e:	f7fe ff66 	bl	8003b5e <drawString>
				}
				}
				updateScreen = 0;
 8004c92:	4b3c      	ldr	r3, [pc, #240]	@ (8004d84 <main+0x6e0>)
 8004c94:	2200      	movs	r2, #0
 8004c96:	601a      	str	r2, [r3, #0]
			}
			if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2) == GPIO_PIN_SET) {
 8004c98:	4b4b      	ldr	r3, [pc, #300]	@ (8004dc8 <main+0x724>)
 8004c9a:	2104      	movs	r1, #4
 8004c9c:	0018      	movs	r0, r3
 8004c9e:	f004 fb73 	bl	8009388 <HAL_GPIO_ReadPin>
 8004ca2:	0003      	movs	r3, r0
 8004ca4:	2b01      	cmp	r3, #1
 8004ca6:	d111      	bne.n	8004ccc <main+0x628>
				effect = MenuBeep;
 8004ca8:	4b48      	ldr	r3, [pc, #288]	@ (8004dcc <main+0x728>)
 8004caa:	2200      	movs	r2, #0
 8004cac:	701a      	strb	r2, [r3, #0]
				PlayEffect(effect);
 8004cae:	4b47      	ldr	r3, [pc, #284]	@ (8004dcc <main+0x728>)
 8004cb0:	781b      	ldrb	r3, [r3, #0]
 8004cb2:	0018      	movs	r0, r3
 8004cb4:	f000 fd1e 	bl	80056f4 <PlayEffect>

				currentMenu = Main;
 8004cb8:	4b45      	ldr	r3, [pc, #276]	@ (8004dd0 <main+0x72c>)
 8004cba:	2201      	movs	r2, #1
 8004cbc:	701a      	strb	r2, [r3, #0]
				canChange = 0;
 8004cbe:	4b45      	ldr	r3, [pc, #276]	@ (8004dd4 <main+0x730>)
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	701a      	strb	r2, [r3, #0]
				fillScreen(BLACK);
 8004cc4:	2000      	movs	r0, #0
 8004cc6:	f7ff f88f 	bl	8003de8 <fillScreen>
			} else
				canChange = 1;

			break;
 8004cca:	e166      	b.n	8004f9a <main+0x8f6>
				canChange = 1;
 8004ccc:	4b41      	ldr	r3, [pc, #260]	@ (8004dd4 <main+0x730>)
 8004cce:	2201      	movs	r2, #1
 8004cd0:	701a      	strb	r2, [r3, #0]
			break;
 8004cd2:	e162      	b.n	8004f9a <main+0x8f6>
			//{
			//SendData();
			//ReceiveData();
			//}

			if (updateScreen >= 2) {
 8004cd4:	4b2b      	ldr	r3, [pc, #172]	@ (8004d84 <main+0x6e0>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	2b01      	cmp	r3, #1
 8004cda:	d800      	bhi.n	8004cde <main+0x63a>
 8004cdc:	e138      	b.n	8004f50 <main+0x8ac>
				updateScreen = 0;
 8004cde:	4b29      	ldr	r3, [pc, #164]	@ (8004d84 <main+0x6e0>)
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	601a      	str	r2, [r3, #0]
				drawString(0, 150, "-OPTIONS-", WHITE, BLACK, 1, 1);
 8004ce4:	2301      	movs	r3, #1
 8004ce6:	425b      	negs	r3, r3
 8004ce8:	4a3b      	ldr	r2, [pc, #236]	@ (8004dd8 <main+0x734>)
 8004cea:	2101      	movs	r1, #1
 8004cec:	9102      	str	r1, [sp, #8]
 8004cee:	2101      	movs	r1, #1
 8004cf0:	9101      	str	r1, [sp, #4]
 8004cf2:	2100      	movs	r1, #0
 8004cf4:	9100      	str	r1, [sp, #0]
 8004cf6:	2196      	movs	r1, #150	@ 0x96
 8004cf8:	2000      	movs	r0, #0
 8004cfa:	f7fe ff30 	bl	8003b5e <drawString>
				sprintf(buffer2, "GOAL: %d ", game.dailyGoal);
 8004cfe:	4a23      	ldr	r2, [pc, #140]	@ (8004d8c <main+0x6e8>)
 8004d00:	2392      	movs	r3, #146	@ 0x92
 8004d02:	005b      	lsls	r3, r3, #1
 8004d04:	58d2      	ldr	r2, [r2, r3]
 8004d06:	4935      	ldr	r1, [pc, #212]	@ (8004ddc <main+0x738>)
 8004d08:	4b22      	ldr	r3, [pc, #136]	@ (8004d94 <main+0x6f0>)
 8004d0a:	0018      	movs	r0, r3
 8004d0c:	f00a fade 	bl	800f2cc <siprintf>
				drawString(0, 130, buffer2, WHITE, BLACK, 1, 1); //Display the current difficulty
 8004d10:	2301      	movs	r3, #1
 8004d12:	425b      	negs	r3, r3
 8004d14:	4a1f      	ldr	r2, [pc, #124]	@ (8004d94 <main+0x6f0>)
 8004d16:	2101      	movs	r1, #1
 8004d18:	9102      	str	r1, [sp, #8]
 8004d1a:	2101      	movs	r1, #1
 8004d1c:	9101      	str	r1, [sp, #4]
 8004d1e:	2100      	movs	r1, #0
 8004d20:	9100      	str	r1, [sp, #0]
 8004d22:	2182      	movs	r1, #130	@ 0x82
 8004d24:	2000      	movs	r0, #0
 8004d26:	f7fe ff1a 	bl	8003b5e <drawString>
				drawString(0, 110, "UPLOAD DATA", WHITE, BLACK, 1, 1);
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	425b      	negs	r3, r3
 8004d2e:	4a2c      	ldr	r2, [pc, #176]	@ (8004de0 <main+0x73c>)
 8004d30:	2101      	movs	r1, #1
 8004d32:	9102      	str	r1, [sp, #8]
 8004d34:	2101      	movs	r1, #1
 8004d36:	9101      	str	r1, [sp, #4]
 8004d38:	2100      	movs	r1, #0
 8004d3a:	9100      	str	r1, [sp, #0]
 8004d3c:	216e      	movs	r1, #110	@ 0x6e
 8004d3e:	2000      	movs	r0, #0
 8004d40:	f7fe ff0d 	bl	8003b5e <drawString>
				if (editDifficulty) {
 8004d44:	4b27      	ldr	r3, [pc, #156]	@ (8004de4 <main+0x740>)
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d100      	bne.n	8004d4e <main+0x6aa>
 8004d4c:	e097      	b.n	8004e7e <main+0x7da>
					//Editing difficulty
					drawLine(0, 125, 128, 125, WHITE);
 8004d4e:	4b26      	ldr	r3, [pc, #152]	@ (8004de8 <main+0x744>)
 8004d50:	9300      	str	r3, [sp, #0]
 8004d52:	237d      	movs	r3, #125	@ 0x7d
 8004d54:	2280      	movs	r2, #128	@ 0x80
 8004d56:	217d      	movs	r1, #125	@ 0x7d
 8004d58:	2000      	movs	r0, #0
 8004d5a:	f7fe fe70 	bl	8003a3e <drawLine>
					//GET OUT when the center button is pressed!
					if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1)) {
 8004d5e:	4b16      	ldr	r3, [pc, #88]	@ (8004db8 <main+0x714>)
 8004d60:	2102      	movs	r1, #2
 8004d62:	0018      	movs	r0, r3
 8004d64:	f004 fb10 	bl	8009388 <HAL_GPIO_ReadPin>
 8004d68:	1e03      	subs	r3, r0, #0
 8004d6a:	d03f      	beq.n	8004dec <main+0x748>
						editDifficulty = 0;
 8004d6c:	4b1d      	ldr	r3, [pc, #116]	@ (8004de4 <main+0x740>)
 8004d6e:	2200      	movs	r2, #0
 8004d70:	601a      	str	r2, [r3, #0]
						drawLine(0, 125, 128, 125, BLACK);
 8004d72:	2300      	movs	r3, #0
 8004d74:	9300      	str	r3, [sp, #0]
 8004d76:	237d      	movs	r3, #125	@ 0x7d
 8004d78:	2280      	movs	r2, #128	@ 0x80
 8004d7a:	217d      	movs	r1, #125	@ 0x7d
 8004d7c:	2000      	movs	r0, #0
 8004d7e:	f7fe fe5e 	bl	8003a3e <drawLine>
 8004d82:	e05a      	b.n	8004e3a <main+0x796>
 8004d84:	200050d4 	.word	0x200050d4
 8004d88:	08011a98 	.word	0x08011a98
 8004d8c:	20005214 	.word	0x20005214
 8004d90:	08011aa0 	.word	0x08011aa0
 8004d94:	20006184 	.word	0x20006184
 8004d98:	08011aac 	.word	0x08011aac
 8004d9c:	08011abc 	.word	0x08011abc
 8004da0:	08011acc 	.word	0x08011acc
 8004da4:	08011ad8 	.word	0x08011ad8
 8004da8:	461c4000 	.word	0x461c4000
 8004dac:	00002710 	.word	0x00002710
 8004db0:	08011ae8 	.word	0x08011ae8
 8004db4:	08011af8 	.word	0x08011af8
 8004db8:	50000800 	.word	0x50000800
 8004dbc:	44fa0000 	.word	0x44fa0000
 8004dc0:	08011b08 	.word	0x08011b08
 8004dc4:	08011b14 	.word	0x08011b14
 8004dc8:	50000400 	.word	0x50000400
 8004dcc:	200050d0 	.word	0x200050d0
 8004dd0:	20004e36 	.word	0x20004e36
 8004dd4:	20004e37 	.word	0x20004e37
 8004dd8:	08011b20 	.word	0x08011b20
 8004ddc:	08011b2c 	.word	0x08011b2c
 8004de0:	08011b38 	.word	0x08011b38
 8004de4:	200061f0 	.word	0x200061f0
 8004de8:	0000ffff 	.word	0x0000ffff
					}
					//Right increments the goal
					else if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2)) {
 8004dec:	4b6f      	ldr	r3, [pc, #444]	@ (8004fac <main+0x908>)
 8004dee:	2104      	movs	r1, #4
 8004df0:	0018      	movs	r0, r3
 8004df2:	f004 fac9 	bl	8009388 <HAL_GPIO_ReadPin>
 8004df6:	1e03      	subs	r3, r0, #0
 8004df8:	d00b      	beq.n	8004e12 <main+0x76e>
						game.dailyGoal += 1000;
 8004dfa:	4a6d      	ldr	r2, [pc, #436]	@ (8004fb0 <main+0x90c>)
 8004dfc:	2392      	movs	r3, #146	@ 0x92
 8004dfe:	005b      	lsls	r3, r3, #1
 8004e00:	58d3      	ldr	r3, [r2, r3]
 8004e02:	22fa      	movs	r2, #250	@ 0xfa
 8004e04:	0092      	lsls	r2, r2, #2
 8004e06:	1899      	adds	r1, r3, r2
 8004e08:	4a69      	ldr	r2, [pc, #420]	@ (8004fb0 <main+0x90c>)
 8004e0a:	2392      	movs	r3, #146	@ 0x92
 8004e0c:	005b      	lsls	r3, r3, #1
 8004e0e:	50d1      	str	r1, [r2, r3]
 8004e10:	e013      	b.n	8004e3a <main+0x796>
					}
					//Left decrements the goal
					else if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11)) {
 8004e12:	2380      	movs	r3, #128	@ 0x80
 8004e14:	011a      	lsls	r2, r3, #4
 8004e16:	23a0      	movs	r3, #160	@ 0xa0
 8004e18:	05db      	lsls	r3, r3, #23
 8004e1a:	0011      	movs	r1, r2
 8004e1c:	0018      	movs	r0, r3
 8004e1e:	f004 fab3 	bl	8009388 <HAL_GPIO_ReadPin>
 8004e22:	1e03      	subs	r3, r0, #0
 8004e24:	d009      	beq.n	8004e3a <main+0x796>
						game.dailyGoal -= 1000;
 8004e26:	4a62      	ldr	r2, [pc, #392]	@ (8004fb0 <main+0x90c>)
 8004e28:	2392      	movs	r3, #146	@ 0x92
 8004e2a:	005b      	lsls	r3, r3, #1
 8004e2c:	58d3      	ldr	r3, [r2, r3]
 8004e2e:	4a61      	ldr	r2, [pc, #388]	@ (8004fb4 <main+0x910>)
 8004e30:	1899      	adds	r1, r3, r2
 8004e32:	4a5f      	ldr	r2, [pc, #380]	@ (8004fb0 <main+0x90c>)
 8004e34:	2392      	movs	r3, #146	@ 0x92
 8004e36:	005b      	lsls	r3, r3, #1
 8004e38:	50d1      	str	r1, [r2, r3]
					}

					if (game.dailyGoal >= 999000) {
 8004e3a:	4a5d      	ldr	r2, [pc, #372]	@ (8004fb0 <main+0x90c>)
 8004e3c:	2392      	movs	r3, #146	@ 0x92
 8004e3e:	005b      	lsls	r3, r3, #1
 8004e40:	58d3      	ldr	r3, [r2, r3]
 8004e42:	4a5d      	ldr	r2, [pc, #372]	@ (8004fb8 <main+0x914>)
 8004e44:	4293      	cmp	r3, r2
 8004e46:	d905      	bls.n	8004e54 <main+0x7b0>
						game.dailyGoal = 0;
 8004e48:	4a59      	ldr	r2, [pc, #356]	@ (8004fb0 <main+0x90c>)
 8004e4a:	2392      	movs	r3, #146	@ 0x92
 8004e4c:	005b      	lsls	r3, r3, #1
 8004e4e:	2100      	movs	r1, #0
 8004e50:	50d1      	str	r1, [r2, r3]
 8004e52:	e00a      	b.n	8004e6a <main+0x7c6>
					} else if (game.dailyGoal <= 0) {
 8004e54:	4a56      	ldr	r2, [pc, #344]	@ (8004fb0 <main+0x90c>)
 8004e56:	2392      	movs	r3, #146	@ 0x92
 8004e58:	005b      	lsls	r3, r3, #1
 8004e5a:	58d3      	ldr	r3, [r2, r3]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d104      	bne.n	8004e6a <main+0x7c6>
						game.dailyGoal = 999000;
 8004e60:	4a53      	ldr	r2, [pc, #332]	@ (8004fb0 <main+0x90c>)
 8004e62:	2392      	movs	r3, #146	@ 0x92
 8004e64:	005b      	lsls	r3, r3, #1
 8004e66:	4955      	ldr	r1, [pc, #340]	@ (8004fbc <main+0x918>)
 8004e68:	50d1      	str	r1, [r2, r3]
					}
					sprintf(buffer2, "DIFFICULTY: %d ", game.dailyGoal);
 8004e6a:	4a51      	ldr	r2, [pc, #324]	@ (8004fb0 <main+0x90c>)
 8004e6c:	2392      	movs	r3, #146	@ 0x92
 8004e6e:	005b      	lsls	r3, r3, #1
 8004e70:	58d2      	ldr	r2, [r2, r3]
 8004e72:	4953      	ldr	r1, [pc, #332]	@ (8004fc0 <main+0x91c>)
 8004e74:	4b53      	ldr	r3, [pc, #332]	@ (8004fc4 <main+0x920>)
 8004e76:	0018      	movs	r0, r3
 8004e78:	f00a fa28 	bl	800f2cc <siprintf>
 8004e7c:	e068      	b.n	8004f50 <main+0x8ac>

				} else if (userUpload) {
 8004e7e:	4b52      	ldr	r3, [pc, #328]	@ (8004fc8 <main+0x924>)
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d009      	beq.n	8004e9a <main+0x7f6>
					FlashWrite();
 8004e86:	f001 f829 	bl	8005edc <FlashWrite>

					userUpload = 0;
 8004e8a:	4b4f      	ldr	r3, [pc, #316]	@ (8004fc8 <main+0x924>)
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	601a      	str	r2, [r3, #0]
					SendData();
 8004e90:	f001 fb4a 	bl	8006528 <SendData>
					ReceiveData();
 8004e94:	f001 fc10 	bl	80066b8 <ReceiveData>
 8004e98:	e05a      	b.n	8004f50 <main+0x8ac>
				} else {
					//Difficulty
					if (currentSetting == 0) {
 8004e9a:	4b4c      	ldr	r3, [pc, #304]	@ (8004fcc <main+0x928>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d110      	bne.n	8004ec4 <main+0x820>
						//Try to underline the option being selected
						drawLine(0, 125, 20, 125, WHITE);
 8004ea2:	4b4b      	ldr	r3, [pc, #300]	@ (8004fd0 <main+0x92c>)
 8004ea4:	9300      	str	r3, [sp, #0]
 8004ea6:	237d      	movs	r3, #125	@ 0x7d
 8004ea8:	2214      	movs	r2, #20
 8004eaa:	217d      	movs	r1, #125	@ 0x7d
 8004eac:	2000      	movs	r0, #0
 8004eae:	f7fe fdc6 	bl	8003a3e <drawLine>
						//Then erase the highlight under the other option not being selected
						drawLine(0, 105, 20, 105, BLACK);
 8004eb2:	2300      	movs	r3, #0
 8004eb4:	9300      	str	r3, [sp, #0]
 8004eb6:	2369      	movs	r3, #105	@ 0x69
 8004eb8:	2214      	movs	r2, #20
 8004eba:	2169      	movs	r1, #105	@ 0x69
 8004ebc:	2000      	movs	r0, #0
 8004ebe:	f7fe fdbe 	bl	8003a3e <drawLine>
 8004ec2:	e013      	b.n	8004eec <main+0x848>
					}
					//Upload
					else if (currentSetting == 1) {
 8004ec4:	4b41      	ldr	r3, [pc, #260]	@ (8004fcc <main+0x928>)
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	2b01      	cmp	r3, #1
 8004eca:	d10f      	bne.n	8004eec <main+0x848>
						drawLine(0, 105, 20, 105, WHITE);
 8004ecc:	4b40      	ldr	r3, [pc, #256]	@ (8004fd0 <main+0x92c>)
 8004ece:	9300      	str	r3, [sp, #0]
 8004ed0:	2369      	movs	r3, #105	@ 0x69
 8004ed2:	2214      	movs	r2, #20
 8004ed4:	2169      	movs	r1, #105	@ 0x69
 8004ed6:	2000      	movs	r0, #0
 8004ed8:	f7fe fdb1 	bl	8003a3e <drawLine>
						drawLine(0, 125, 20, 125, BLACK);
 8004edc:	2300      	movs	r3, #0
 8004ede:	9300      	str	r3, [sp, #0]
 8004ee0:	237d      	movs	r3, #125	@ 0x7d
 8004ee2:	2214      	movs	r2, #20
 8004ee4:	217d      	movs	r1, #125	@ 0x7d
 8004ee6:	2000      	movs	r0, #0
 8004ee8:	f7fe fda9 	bl	8003a3e <drawLine>
					}
					//IF RIGHT BUTTON IS PRESSED, INCREMENT THE SETTINGS MENU
					if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2) == GPIO_PIN_SET) {
 8004eec:	4b2f      	ldr	r3, [pc, #188]	@ (8004fac <main+0x908>)
 8004eee:	2104      	movs	r1, #4
 8004ef0:	0018      	movs	r0, r3
 8004ef2:	f004 fa49 	bl	8009388 <HAL_GPIO_ReadPin>
 8004ef6:	0003      	movs	r3, r0
 8004ef8:	2b01      	cmp	r3, #1
 8004efa:	d10c      	bne.n	8004f16 <main+0x872>
						++currentSetting;
 8004efc:	4b33      	ldr	r3, [pc, #204]	@ (8004fcc <main+0x928>)
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	1c5a      	adds	r2, r3, #1
 8004f02:	4b32      	ldr	r3, [pc, #200]	@ (8004fcc <main+0x928>)
 8004f04:	601a      	str	r2, [r3, #0]
						if (currentSetting > 1)
 8004f06:	4b31      	ldr	r3, [pc, #196]	@ (8004fcc <main+0x928>)
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	2b01      	cmp	r3, #1
 8004f0c:	d920      	bls.n	8004f50 <main+0x8ac>
							currentSetting = 0;
 8004f0e:	4b2f      	ldr	r3, [pc, #188]	@ (8004fcc <main+0x928>)
 8004f10:	2200      	movs	r2, #0
 8004f12:	601a      	str	r2, [r3, #0]
 8004f14:	e01c      	b.n	8004f50 <main+0x8ac>
					}
					//PD6=Center button
					else if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1)
 8004f16:	4b2f      	ldr	r3, [pc, #188]	@ (8004fd4 <main+0x930>)
 8004f18:	2102      	movs	r1, #2
 8004f1a:	0018      	movs	r0, r3
 8004f1c:	f004 fa34 	bl	8009388 <HAL_GPIO_ReadPin>
 8004f20:	1e03      	subs	r3, r0, #0
 8004f22:	d007      	beq.n	8004f34 <main+0x890>
							&& currentSetting == 0) {
 8004f24:	4b29      	ldr	r3, [pc, #164]	@ (8004fcc <main+0x928>)
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d103      	bne.n	8004f34 <main+0x890>
						editDifficulty = 1;
 8004f2c:	4b2a      	ldr	r3, [pc, #168]	@ (8004fd8 <main+0x934>)
 8004f2e:	2201      	movs	r2, #1
 8004f30:	601a      	str	r2, [r3, #0]
 8004f32:	e00d      	b.n	8004f50 <main+0x8ac>
					} else if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1)
 8004f34:	4b27      	ldr	r3, [pc, #156]	@ (8004fd4 <main+0x930>)
 8004f36:	2102      	movs	r1, #2
 8004f38:	0018      	movs	r0, r3
 8004f3a:	f004 fa25 	bl	8009388 <HAL_GPIO_ReadPin>
 8004f3e:	1e03      	subs	r3, r0, #0
 8004f40:	d006      	beq.n	8004f50 <main+0x8ac>
							&& currentSetting == 1) {
 8004f42:	4b22      	ldr	r3, [pc, #136]	@ (8004fcc <main+0x928>)
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	2b01      	cmp	r3, #1
 8004f48:	d102      	bne.n	8004f50 <main+0x8ac>
						userUpload = 1;
 8004f4a:	4b1f      	ldr	r3, [pc, #124]	@ (8004fc8 <main+0x924>)
 8004f4c:	2201      	movs	r2, #1
 8004f4e:	601a      	str	r2, [r3, #0]
					}
				}
			}

			if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_SET
 8004f50:	2380      	movs	r3, #128	@ 0x80
 8004f52:	011a      	lsls	r2, r3, #4
 8004f54:	23a0      	movs	r3, #160	@ 0xa0
 8004f56:	05db      	lsls	r3, r3, #23
 8004f58:	0011      	movs	r1, r2
 8004f5a:	0018      	movs	r0, r3
 8004f5c:	f004 fa14 	bl	8009388 <HAL_GPIO_ReadPin>
 8004f60:	0003      	movs	r3, r0
 8004f62:	2b01      	cmp	r3, #1
 8004f64:	d115      	bne.n	8004f92 <main+0x8ee>
					&& !editDifficulty) {
 8004f66:	4b1c      	ldr	r3, [pc, #112]	@ (8004fd8 <main+0x934>)
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d111      	bne.n	8004f92 <main+0x8ee>
				effect = MenuBeep;
 8004f6e:	4b1b      	ldr	r3, [pc, #108]	@ (8004fdc <main+0x938>)
 8004f70:	2200      	movs	r2, #0
 8004f72:	701a      	strb	r2, [r3, #0]
				PlayEffect(effect);
 8004f74:	4b19      	ldr	r3, [pc, #100]	@ (8004fdc <main+0x938>)
 8004f76:	781b      	ldrb	r3, [r3, #0]
 8004f78:	0018      	movs	r0, r3
 8004f7a:	f000 fbbb 	bl	80056f4 <PlayEffect>

				currentMenu = Main;
 8004f7e:	4b18      	ldr	r3, [pc, #96]	@ (8004fe0 <main+0x93c>)
 8004f80:	2201      	movs	r2, #1
 8004f82:	701a      	strb	r2, [r3, #0]
				canChange = 0;
 8004f84:	4b17      	ldr	r3, [pc, #92]	@ (8004fe4 <main+0x940>)
 8004f86:	2200      	movs	r2, #0
 8004f88:	701a      	strb	r2, [r3, #0]
				fillScreen(BLACK);
 8004f8a:	2000      	movs	r0, #0
 8004f8c:	f7fe ff2c 	bl	8003de8 <fillScreen>
			} else
				canChange = 1;
			break;
 8004f90:	e002      	b.n	8004f98 <main+0x8f4>
				canChange = 1;
 8004f92:	4b14      	ldr	r3, [pc, #80]	@ (8004fe4 <main+0x940>)
 8004f94:	2201      	movs	r2, #1
 8004f96:	701a      	strb	r2, [r3, #0]
			break;
 8004f98:	46c0      	nop			@ (mov r8, r8)

		}
		totalFrames++;
 8004f9a:	4b13      	ldr	r3, [pc, #76]	@ (8004fe8 <main+0x944>)
 8004f9c:	881b      	ldrh	r3, [r3, #0]
 8004f9e:	3301      	adds	r3, #1
 8004fa0:	b29a      	uxth	r2, r3
 8004fa2:	4b11      	ldr	r3, [pc, #68]	@ (8004fe8 <main+0x944>)
 8004fa4:	801a      	strh	r2, [r3, #0]
		if ((totalFrames) % 200 == 0){
 8004fa6:	f7ff fb99 	bl	80046dc <main+0x38>
 8004faa:	46c0      	nop			@ (mov r8, r8)
 8004fac:	50000400 	.word	0x50000400
 8004fb0:	20005214 	.word	0x20005214
 8004fb4:	fffffc18 	.word	0xfffffc18
 8004fb8:	000f3e57 	.word	0x000f3e57
 8004fbc:	000f3e58 	.word	0x000f3e58
 8004fc0:	08011b44 	.word	0x08011b44
 8004fc4:	20006184 	.word	0x20006184
 8004fc8:	200061f4 	.word	0x200061f4
 8004fcc:	200061ec 	.word	0x200061ec
 8004fd0:	0000ffff 	.word	0x0000ffff
 8004fd4:	50000800 	.word	0x50000800
 8004fd8:	200061f0 	.word	0x200061f0
 8004fdc:	200050d0 	.word	0x200050d0
 8004fe0:	20004e36 	.word	0x20004e36
 8004fe4:	20004e37 	.word	0x20004e37
 8004fe8:	200053b8 	.word	0x200053b8

08004fec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004fec:	b590      	push	{r4, r7, lr}
 8004fee:	b095      	sub	sp, #84	@ 0x54
 8004ff0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004ff2:	2414      	movs	r4, #20
 8004ff4:	193b      	adds	r3, r7, r4
 8004ff6:	0018      	movs	r0, r3
 8004ff8:	233c      	movs	r3, #60	@ 0x3c
 8004ffa:	001a      	movs	r2, r3
 8004ffc:	2100      	movs	r1, #0
 8004ffe:	f00a f9d1 	bl	800f3a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005002:	1d3b      	adds	r3, r7, #4
 8005004:	0018      	movs	r0, r3
 8005006:	2310      	movs	r3, #16
 8005008:	001a      	movs	r2, r3
 800500a:	2100      	movs	r1, #0
 800500c:	f00a f9ca 	bl	800f3a4 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8005010:	2380      	movs	r3, #128	@ 0x80
 8005012:	009b      	lsls	r3, r3, #2
 8005014:	0018      	movs	r0, r3
 8005016:	f005 f869 	bl	800a0ec <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 800501a:	193b      	adds	r3, r7, r4
 800501c:	220a      	movs	r2, #10
 800501e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005020:	193b      	adds	r3, r7, r4
 8005022:	2280      	movs	r2, #128	@ 0x80
 8005024:	0052      	lsls	r2, r2, #1
 8005026:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8005028:	0021      	movs	r1, r4
 800502a:	187b      	adds	r3, r7, r1
 800502c:	2200      	movs	r2, #0
 800502e:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8005030:	187b      	adds	r3, r7, r1
 8005032:	2240      	movs	r2, #64	@ 0x40
 8005034:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8005036:	187b      	adds	r3, r7, r1
 8005038:	2201      	movs	r2, #1
 800503a:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800503c:	187b      	adds	r3, r7, r1
 800503e:	2202      	movs	r2, #2
 8005040:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8005042:	187b      	adds	r3, r7, r1
 8005044:	2202      	movs	r2, #2
 8005046:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8005048:	187b      	adds	r3, r7, r1
 800504a:	2200      	movs	r2, #0
 800504c:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLN = 8;
 800504e:	187b      	adds	r3, r7, r1
 8005050:	2208      	movs	r2, #8
 8005052:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8005054:	187b      	adds	r3, r7, r1
 8005056:	2280      	movs	r2, #128	@ 0x80
 8005058:	0292      	lsls	r2, r2, #10
 800505a:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800505c:	187b      	adds	r3, r7, r1
 800505e:	2280      	movs	r2, #128	@ 0x80
 8005060:	0492      	lsls	r2, r2, #18
 8005062:	635a      	str	r2, [r3, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8005064:	187b      	adds	r3, r7, r1
 8005066:	2280      	movs	r2, #128	@ 0x80
 8005068:	0592      	lsls	r2, r2, #22
 800506a:	639a      	str	r2, [r3, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800506c:	187b      	adds	r3, r7, r1
 800506e:	0018      	movs	r0, r3
 8005070:	f005 f888 	bl	800a184 <HAL_RCC_OscConfig>
 8005074:	1e03      	subs	r3, r0, #0
 8005076:	d001      	beq.n	800507c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8005078:	f001 ffb8 	bl	8006fec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800507c:	1d3b      	adds	r3, r7, #4
 800507e:	2207      	movs	r2, #7
 8005080:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005082:	1d3b      	adds	r3, r7, #4
 8005084:	2202      	movs	r2, #2
 8005086:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005088:	1d3b      	adds	r3, r7, #4
 800508a:	2200      	movs	r2, #0
 800508c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800508e:	1d3b      	adds	r3, r7, #4
 8005090:	2200      	movs	r2, #0
 8005092:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8005094:	1d3b      	adds	r3, r7, #4
 8005096:	2102      	movs	r1, #2
 8005098:	0018      	movs	r0, r3
 800509a:	f005 fbd3 	bl	800a844 <HAL_RCC_ClockConfig>
 800509e:	1e03      	subs	r3, r0, #0
 80050a0:	d001      	beq.n	80050a6 <SystemClock_Config+0xba>
  {
    Error_Handler();
 80050a2:	f001 ffa3 	bl	8006fec <Error_Handler>
  }
}
 80050a6:	46c0      	nop			@ (mov r8, r8)
 80050a8:	46bd      	mov	sp, r7
 80050aa:	b015      	add	sp, #84	@ 0x54
 80050ac:	bd90      	pop	{r4, r7, pc}
	...

080050b0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80050b0:	b580      	push	{r7, lr}
 80050b2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80050b4:	4b1b      	ldr	r3, [pc, #108]	@ (8005124 <MX_I2C1_Init+0x74>)
 80050b6:	4a1c      	ldr	r2, [pc, #112]	@ (8005128 <MX_I2C1_Init+0x78>)
 80050b8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10B17DB5;
 80050ba:	4b1a      	ldr	r3, [pc, #104]	@ (8005124 <MX_I2C1_Init+0x74>)
 80050bc:	4a1b      	ldr	r2, [pc, #108]	@ (800512c <MX_I2C1_Init+0x7c>)
 80050be:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80050c0:	4b18      	ldr	r3, [pc, #96]	@ (8005124 <MX_I2C1_Init+0x74>)
 80050c2:	2200      	movs	r2, #0
 80050c4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80050c6:	4b17      	ldr	r3, [pc, #92]	@ (8005124 <MX_I2C1_Init+0x74>)
 80050c8:	2201      	movs	r2, #1
 80050ca:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80050cc:	4b15      	ldr	r3, [pc, #84]	@ (8005124 <MX_I2C1_Init+0x74>)
 80050ce:	2200      	movs	r2, #0
 80050d0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80050d2:	4b14      	ldr	r3, [pc, #80]	@ (8005124 <MX_I2C1_Init+0x74>)
 80050d4:	2200      	movs	r2, #0
 80050d6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80050d8:	4b12      	ldr	r3, [pc, #72]	@ (8005124 <MX_I2C1_Init+0x74>)
 80050da:	2200      	movs	r2, #0
 80050dc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80050de:	4b11      	ldr	r3, [pc, #68]	@ (8005124 <MX_I2C1_Init+0x74>)
 80050e0:	2200      	movs	r2, #0
 80050e2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80050e4:	4b0f      	ldr	r3, [pc, #60]	@ (8005124 <MX_I2C1_Init+0x74>)
 80050e6:	2200      	movs	r2, #0
 80050e8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80050ea:	4b0e      	ldr	r3, [pc, #56]	@ (8005124 <MX_I2C1_Init+0x74>)
 80050ec:	0018      	movs	r0, r3
 80050ee:	f004 f9b9 	bl	8009464 <HAL_I2C_Init>
 80050f2:	1e03      	subs	r3, r0, #0
 80050f4:	d001      	beq.n	80050fa <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80050f6:	f001 ff79 	bl	8006fec <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80050fa:	4b0a      	ldr	r3, [pc, #40]	@ (8005124 <MX_I2C1_Init+0x74>)
 80050fc:	2100      	movs	r1, #0
 80050fe:	0018      	movs	r0, r3
 8005100:	f004 ff5c 	bl	8009fbc <HAL_I2CEx_ConfigAnalogFilter>
 8005104:	1e03      	subs	r3, r0, #0
 8005106:	d001      	beq.n	800510c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8005108:	f001 ff70 	bl	8006fec <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800510c:	4b05      	ldr	r3, [pc, #20]	@ (8005124 <MX_I2C1_Init+0x74>)
 800510e:	2100      	movs	r1, #0
 8005110:	0018      	movs	r0, r3
 8005112:	f004 ff9f 	bl	800a054 <HAL_I2CEx_ConfigDigitalFilter>
 8005116:	1e03      	subs	r3, r0, #0
 8005118:	d001      	beq.n	800511e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800511a:	f001 ff67 	bl	8006fec <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800511e:	46c0      	nop			@ (mov r8, r8)
 8005120:	46bd      	mov	sp, r7
 8005122:	bd80      	pop	{r7, pc}
 8005124:	200061f8 	.word	0x200061f8
 8005128:	40005400 	.word	0x40005400
 800512c:	10b17db5 	.word	0x10b17db5

08005130 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b090      	sub	sp, #64	@ 0x40
 8005134:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8005136:	232c      	movs	r3, #44	@ 0x2c
 8005138:	18fb      	adds	r3, r7, r3
 800513a:	0018      	movs	r0, r3
 800513c:	2314      	movs	r3, #20
 800513e:	001a      	movs	r2, r3
 8005140:	2100      	movs	r1, #0
 8005142:	f00a f92f 	bl	800f3a4 <memset>
  RTC_DateTypeDef sDate = {0};
 8005146:	2328      	movs	r3, #40	@ 0x28
 8005148:	18fb      	adds	r3, r7, r3
 800514a:	2200      	movs	r2, #0
 800514c:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 800514e:	003b      	movs	r3, r7
 8005150:	0018      	movs	r0, r3
 8005152:	2328      	movs	r3, #40	@ 0x28
 8005154:	001a      	movs	r2, r3
 8005156:	2100      	movs	r1, #0
 8005158:	f00a f924 	bl	800f3a4 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800515c:	4b49      	ldr	r3, [pc, #292]	@ (8005284 <MX_RTC_Init+0x154>)
 800515e:	4a4a      	ldr	r2, [pc, #296]	@ (8005288 <MX_RTC_Init+0x158>)
 8005160:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8005162:	4b48      	ldr	r3, [pc, #288]	@ (8005284 <MX_RTC_Init+0x154>)
 8005164:	2200      	movs	r2, #0
 8005166:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8005168:	4b46      	ldr	r3, [pc, #280]	@ (8005284 <MX_RTC_Init+0x154>)
 800516a:	227f      	movs	r2, #127	@ 0x7f
 800516c:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 800516e:	4b45      	ldr	r3, [pc, #276]	@ (8005284 <MX_RTC_Init+0x154>)
 8005170:	22ff      	movs	r2, #255	@ 0xff
 8005172:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8005174:	4b43      	ldr	r3, [pc, #268]	@ (8005284 <MX_RTC_Init+0x154>)
 8005176:	2200      	movs	r2, #0
 8005178:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800517a:	4b42      	ldr	r3, [pc, #264]	@ (8005284 <MX_RTC_Init+0x154>)
 800517c:	2200      	movs	r2, #0
 800517e:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8005180:	4b40      	ldr	r3, [pc, #256]	@ (8005284 <MX_RTC_Init+0x154>)
 8005182:	2200      	movs	r2, #0
 8005184:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8005186:	4b3f      	ldr	r3, [pc, #252]	@ (8005284 <MX_RTC_Init+0x154>)
 8005188:	2280      	movs	r2, #128	@ 0x80
 800518a:	05d2      	lsls	r2, r2, #23
 800518c:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 800518e:	4b3d      	ldr	r3, [pc, #244]	@ (8005284 <MX_RTC_Init+0x154>)
 8005190:	2200      	movs	r2, #0
 8005192:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8005194:	4b3b      	ldr	r3, [pc, #236]	@ (8005284 <MX_RTC_Init+0x154>)
 8005196:	0018      	movs	r0, r3
 8005198:	f005 ff3a 	bl	800b010 <HAL_RTC_Init>
 800519c:	1e03      	subs	r3, r0, #0
 800519e:	d001      	beq.n	80051a4 <MX_RTC_Init+0x74>
  {
    Error_Handler();
 80051a0:	f001 ff24 	bl	8006fec <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80051a4:	212c      	movs	r1, #44	@ 0x2c
 80051a6:	187b      	adds	r3, r7, r1
 80051a8:	2200      	movs	r2, #0
 80051aa:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 80051ac:	187b      	adds	r3, r7, r1
 80051ae:	2200      	movs	r2, #0
 80051b0:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 80051b2:	187b      	adds	r3, r7, r1
 80051b4:	2200      	movs	r2, #0
 80051b6:	709a      	strb	r2, [r3, #2]
  sTime.SubSeconds = 0x0;
 80051b8:	187b      	adds	r3, r7, r1
 80051ba:	2200      	movs	r2, #0
 80051bc:	605a      	str	r2, [r3, #4]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80051be:	187b      	adds	r3, r7, r1
 80051c0:	2200      	movs	r2, #0
 80051c2:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80051c4:	187b      	adds	r3, r7, r1
 80051c6:	2200      	movs	r2, #0
 80051c8:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80051ca:	1879      	adds	r1, r7, r1
 80051cc:	4b2d      	ldr	r3, [pc, #180]	@ (8005284 <MX_RTC_Init+0x154>)
 80051ce:	2201      	movs	r2, #1
 80051d0:	0018      	movs	r0, r3
 80051d2:	f005 ffbf 	bl	800b154 <HAL_RTC_SetTime>
 80051d6:	1e03      	subs	r3, r0, #0
 80051d8:	d001      	beq.n	80051de <MX_RTC_Init+0xae>
  {
    Error_Handler();
 80051da:	f001 ff07 	bl	8006fec <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80051de:	2128      	movs	r1, #40	@ 0x28
 80051e0:	187b      	adds	r3, r7, r1
 80051e2:	2201      	movs	r2, #1
 80051e4:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 80051e6:	187b      	adds	r3, r7, r1
 80051e8:	2201      	movs	r2, #1
 80051ea:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 80051ec:	187b      	adds	r3, r7, r1
 80051ee:	2201      	movs	r2, #1
 80051f0:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 80051f2:	187b      	adds	r3, r7, r1
 80051f4:	2200      	movs	r2, #0
 80051f6:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80051f8:	1879      	adds	r1, r7, r1
 80051fa:	4b22      	ldr	r3, [pc, #136]	@ (8005284 <MX_RTC_Init+0x154>)
 80051fc:	2201      	movs	r2, #1
 80051fe:	0018      	movs	r0, r3
 8005200:	f006 f850 	bl	800b2a4 <HAL_RTC_SetDate>
 8005204:	1e03      	subs	r3, r0, #0
 8005206:	d001      	beq.n	800520c <MX_RTC_Init+0xdc>
  {
    Error_Handler();
 8005208:	f001 fef0 	bl	8006fec <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 800520c:	003b      	movs	r3, r7
 800520e:	2200      	movs	r2, #0
 8005210:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8005212:	003b      	movs	r3, r7
 8005214:	2200      	movs	r2, #0
 8005216:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x1;
 8005218:	003b      	movs	r3, r7
 800521a:	2201      	movs	r2, #1
 800521c:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 800521e:	003b      	movs	r3, r7
 8005220:	2200      	movs	r2, #0
 8005222:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8005224:	003b      	movs	r3, r7
 8005226:	2200      	movs	r2, #0
 8005228:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800522a:	003b      	movs	r3, r7
 800522c:	2200      	movs	r2, #0
 800522e:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8005230:	003b      	movs	r3, r7
 8005232:	2200      	movs	r2, #0
 8005234:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8005236:	003b      	movs	r3, r7
 8005238:	2200      	movs	r2, #0
 800523a:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 800523c:	003b      	movs	r3, r7
 800523e:	2200      	movs	r2, #0
 8005240:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8005242:	003b      	movs	r3, r7
 8005244:	2220      	movs	r2, #32
 8005246:	2101      	movs	r1, #1
 8005248:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 800524a:	003b      	movs	r3, r7
 800524c:	2280      	movs	r2, #128	@ 0x80
 800524e:	0052      	lsls	r2, r2, #1
 8005250:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8005252:	0039      	movs	r1, r7
 8005254:	4b0b      	ldr	r3, [pc, #44]	@ (8005284 <MX_RTC_Init+0x154>)
 8005256:	2201      	movs	r2, #1
 8005258:	0018      	movs	r0, r3
 800525a:	f006 f8b5 	bl	800b3c8 <HAL_RTC_SetAlarm_IT>
 800525e:	1e03      	subs	r3, r0, #0
 8005260:	d001      	beq.n	8005266 <MX_RTC_Init+0x136>
  {
    Error_Handler();
 8005262:	f001 fec3 	bl	8006fec <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0x500B, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 8005266:	4909      	ldr	r1, [pc, #36]	@ (800528c <MX_RTC_Init+0x15c>)
 8005268:	4b06      	ldr	r3, [pc, #24]	@ (8005284 <MX_RTC_Init+0x154>)
 800526a:	2200      	movs	r2, #0
 800526c:	0018      	movs	r0, r3
 800526e:	f006 fbe1 	bl	800ba34 <HAL_RTCEx_SetWakeUpTimer_IT>
 8005272:	1e03      	subs	r3, r0, #0
 8005274:	d001      	beq.n	800527a <MX_RTC_Init+0x14a>
  {
    Error_Handler();
 8005276:	f001 feb9 	bl	8006fec <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800527a:	46c0      	nop			@ (mov r8, r8)
 800527c:	46bd      	mov	sp, r7
 800527e:	b010      	add	sp, #64	@ 0x40
 8005280:	bd80      	pop	{r7, pc}
 8005282:	46c0      	nop			@ (mov r8, r8)
 8005284:	2000624c 	.word	0x2000624c
 8005288:	40002800 	.word	0x40002800
 800528c:	0000500b 	.word	0x0000500b

08005290 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8005290:	b580      	push	{r7, lr}
 8005292:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8005294:	4b1c      	ldr	r3, [pc, #112]	@ (8005308 <MX_SPI1_Init+0x78>)
 8005296:	4a1d      	ldr	r2, [pc, #116]	@ (800530c <MX_SPI1_Init+0x7c>)
 8005298:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800529a:	4b1b      	ldr	r3, [pc, #108]	@ (8005308 <MX_SPI1_Init+0x78>)
 800529c:	2282      	movs	r2, #130	@ 0x82
 800529e:	0052      	lsls	r2, r2, #1
 80052a0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 80052a2:	4b19      	ldr	r3, [pc, #100]	@ (8005308 <MX_SPI1_Init+0x78>)
 80052a4:	2280      	movs	r2, #128	@ 0x80
 80052a6:	0212      	lsls	r2, r2, #8
 80052a8:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80052aa:	4b17      	ldr	r3, [pc, #92]	@ (8005308 <MX_SPI1_Init+0x78>)
 80052ac:	22e0      	movs	r2, #224	@ 0xe0
 80052ae:	00d2      	lsls	r2, r2, #3
 80052b0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80052b2:	4b15      	ldr	r3, [pc, #84]	@ (8005308 <MX_SPI1_Init+0x78>)
 80052b4:	2200      	movs	r2, #0
 80052b6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80052b8:	4b13      	ldr	r3, [pc, #76]	@ (8005308 <MX_SPI1_Init+0x78>)
 80052ba:	2200      	movs	r2, #0
 80052bc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80052be:	4b12      	ldr	r3, [pc, #72]	@ (8005308 <MX_SPI1_Init+0x78>)
 80052c0:	2280      	movs	r2, #128	@ 0x80
 80052c2:	0092      	lsls	r2, r2, #2
 80052c4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80052c6:	4b10      	ldr	r3, [pc, #64]	@ (8005308 <MX_SPI1_Init+0x78>)
 80052c8:	2220      	movs	r2, #32
 80052ca:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80052cc:	4b0e      	ldr	r3, [pc, #56]	@ (8005308 <MX_SPI1_Init+0x78>)
 80052ce:	2200      	movs	r2, #0
 80052d0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80052d2:	4b0d      	ldr	r3, [pc, #52]	@ (8005308 <MX_SPI1_Init+0x78>)
 80052d4:	2200      	movs	r2, #0
 80052d6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80052d8:	4b0b      	ldr	r3, [pc, #44]	@ (8005308 <MX_SPI1_Init+0x78>)
 80052da:	2200      	movs	r2, #0
 80052dc:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80052de:	4b0a      	ldr	r3, [pc, #40]	@ (8005308 <MX_SPI1_Init+0x78>)
 80052e0:	2207      	movs	r2, #7
 80052e2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80052e4:	4b08      	ldr	r3, [pc, #32]	@ (8005308 <MX_SPI1_Init+0x78>)
 80052e6:	2200      	movs	r2, #0
 80052e8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80052ea:	4b07      	ldr	r3, [pc, #28]	@ (8005308 <MX_SPI1_Init+0x78>)
 80052ec:	2208      	movs	r2, #8
 80052ee:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80052f0:	4b05      	ldr	r3, [pc, #20]	@ (8005308 <MX_SPI1_Init+0x78>)
 80052f2:	0018      	movs	r0, r3
 80052f4:	f006 fc66 	bl	800bbc4 <HAL_SPI_Init>
 80052f8:	1e03      	subs	r3, r0, #0
 80052fa:	d001      	beq.n	8005300 <MX_SPI1_Init+0x70>
  {
    Error_Handler();
 80052fc:	f001 fe76 	bl	8006fec <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8005300:	46c0      	nop			@ (mov r8, r8)
 8005302:	46bd      	mov	sp, r7
 8005304:	bd80      	pop	{r7, pc}
 8005306:	46c0      	nop			@ (mov r8, r8)
 8005308:	20006278 	.word	0x20006278
 800530c:	40013000 	.word	0x40013000

08005310 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8005310:	b580      	push	{r7, lr}
 8005312:	b094      	sub	sp, #80	@ 0x50
 8005314:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8005316:	2334      	movs	r3, #52	@ 0x34
 8005318:	18fb      	adds	r3, r7, r3
 800531a:	0018      	movs	r0, r3
 800531c:	231c      	movs	r3, #28
 800531e:	001a      	movs	r2, r3
 8005320:	2100      	movs	r1, #0
 8005322:	f00a f83f 	bl	800f3a4 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8005326:	003b      	movs	r3, r7
 8005328:	0018      	movs	r0, r3
 800532a:	2334      	movs	r3, #52	@ 0x34
 800532c:	001a      	movs	r2, r3
 800532e:	2100      	movs	r1, #0
 8005330:	f00a f838 	bl	800f3a4 <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8005334:	4b37      	ldr	r3, [pc, #220]	@ (8005414 <MX_TIM17_Init+0x104>)
 8005336:	4a38      	ldr	r2, [pc, #224]	@ (8005418 <MX_TIM17_Init+0x108>)
 8005338:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 0;
 800533a:	4b36      	ldr	r3, [pc, #216]	@ (8005414 <MX_TIM17_Init+0x104>)
 800533c:	2200      	movs	r2, #0
 800533e:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005340:	4b34      	ldr	r3, [pc, #208]	@ (8005414 <MX_TIM17_Init+0x104>)
 8005342:	2200      	movs	r2, #0
 8005344:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 65535;
 8005346:	4b33      	ldr	r3, [pc, #204]	@ (8005414 <MX_TIM17_Init+0x104>)
 8005348:	4a34      	ldr	r2, [pc, #208]	@ (800541c <MX_TIM17_Init+0x10c>)
 800534a:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800534c:	4b31      	ldr	r3, [pc, #196]	@ (8005414 <MX_TIM17_Init+0x104>)
 800534e:	2200      	movs	r2, #0
 8005350:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8005352:	4b30      	ldr	r3, [pc, #192]	@ (8005414 <MX_TIM17_Init+0x104>)
 8005354:	2200      	movs	r2, #0
 8005356:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005358:	4b2e      	ldr	r3, [pc, #184]	@ (8005414 <MX_TIM17_Init+0x104>)
 800535a:	2200      	movs	r2, #0
 800535c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 800535e:	4b2d      	ldr	r3, [pc, #180]	@ (8005414 <MX_TIM17_Init+0x104>)
 8005360:	0018      	movs	r0, r3
 8005362:	f006 ffbd 	bl	800c2e0 <HAL_TIM_Base_Init>
 8005366:	1e03      	subs	r3, r0, #0
 8005368:	d001      	beq.n	800536e <MX_TIM17_Init+0x5e>
  {
    Error_Handler();
 800536a:	f001 fe3f 	bl	8006fec <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 800536e:	4b29      	ldr	r3, [pc, #164]	@ (8005414 <MX_TIM17_Init+0x104>)
 8005370:	0018      	movs	r0, r3
 8005372:	f007 f80d 	bl	800c390 <HAL_TIM_PWM_Init>
 8005376:	1e03      	subs	r3, r0, #0
 8005378:	d001      	beq.n	800537e <MX_TIM17_Init+0x6e>
  {
    Error_Handler();
 800537a:	f001 fe37 	bl	8006fec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800537e:	2134      	movs	r1, #52	@ 0x34
 8005380:	187b      	adds	r3, r7, r1
 8005382:	2260      	movs	r2, #96	@ 0x60
 8005384:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8005386:	187b      	adds	r3, r7, r1
 8005388:	2200      	movs	r2, #0
 800538a:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800538c:	187b      	adds	r3, r7, r1
 800538e:	2200      	movs	r2, #0
 8005390:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005392:	187b      	adds	r3, r7, r1
 8005394:	2200      	movs	r2, #0
 8005396:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005398:	187b      	adds	r3, r7, r1
 800539a:	2200      	movs	r2, #0
 800539c:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800539e:	187b      	adds	r3, r7, r1
 80053a0:	2200      	movs	r2, #0
 80053a2:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80053a4:	187b      	adds	r3, r7, r1
 80053a6:	2200      	movs	r2, #0
 80053a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80053aa:	1879      	adds	r1, r7, r1
 80053ac:	4b19      	ldr	r3, [pc, #100]	@ (8005414 <MX_TIM17_Init+0x104>)
 80053ae:	2200      	movs	r2, #0
 80053b0:	0018      	movs	r0, r3
 80053b2:	f007 f9c9 	bl	800c748 <HAL_TIM_PWM_ConfigChannel>
 80053b6:	1e03      	subs	r3, r0, #0
 80053b8:	d001      	beq.n	80053be <MX_TIM17_Init+0xae>
  {
    Error_Handler();
 80053ba:	f001 fe17 	bl	8006fec <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80053be:	003b      	movs	r3, r7
 80053c0:	2200      	movs	r2, #0
 80053c2:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80053c4:	003b      	movs	r3, r7
 80053c6:	2200      	movs	r2, #0
 80053c8:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80053ca:	003b      	movs	r3, r7
 80053cc:	2200      	movs	r2, #0
 80053ce:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80053d0:	003b      	movs	r3, r7
 80053d2:	2200      	movs	r2, #0
 80053d4:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80053d6:	003b      	movs	r3, r7
 80053d8:	2200      	movs	r2, #0
 80053da:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80053dc:	003b      	movs	r3, r7
 80053de:	2280      	movs	r2, #128	@ 0x80
 80053e0:	0192      	lsls	r2, r2, #6
 80053e2:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80053e4:	003b      	movs	r3, r7
 80053e6:	2200      	movs	r2, #0
 80053e8:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80053ea:	003b      	movs	r3, r7
 80053ec:	2200      	movs	r2, #0
 80053ee:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 80053f0:	003a      	movs	r2, r7
 80053f2:	4b08      	ldr	r3, [pc, #32]	@ (8005414 <MX_TIM17_Init+0x104>)
 80053f4:	0011      	movs	r1, r2
 80053f6:	0018      	movs	r0, r3
 80053f8:	f007 fe26 	bl	800d048 <HAL_TIMEx_ConfigBreakDeadTime>
 80053fc:	1e03      	subs	r3, r0, #0
 80053fe:	d001      	beq.n	8005404 <MX_TIM17_Init+0xf4>
  {
    Error_Handler();
 8005400:	f001 fdf4 	bl	8006fec <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 8005404:	4b03      	ldr	r3, [pc, #12]	@ (8005414 <MX_TIM17_Init+0x104>)
 8005406:	0018      	movs	r0, r3
 8005408:	f002 fba0 	bl	8007b4c <HAL_TIM_MspPostInit>

}
 800540c:	46c0      	nop			@ (mov r8, r8)
 800540e:	46bd      	mov	sp, r7
 8005410:	b014      	add	sp, #80	@ 0x50
 8005412:	bd80      	pop	{r7, pc}
 8005414:	200062dc 	.word	0x200062dc
 8005418:	40014800 	.word	0x40014800
 800541c:	0000ffff 	.word	0x0000ffff

08005420 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8005420:	b580      	push	{r7, lr}
 8005422:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8005424:	4b23      	ldr	r3, [pc, #140]	@ (80054b4 <MX_USART1_UART_Init+0x94>)
 8005426:	4a24      	ldr	r2, [pc, #144]	@ (80054b8 <MX_USART1_UART_Init+0x98>)
 8005428:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800542a:	4b22      	ldr	r3, [pc, #136]	@ (80054b4 <MX_USART1_UART_Init+0x94>)
 800542c:	2296      	movs	r2, #150	@ 0x96
 800542e:	0192      	lsls	r2, r2, #6
 8005430:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005432:	4b20      	ldr	r3, [pc, #128]	@ (80054b4 <MX_USART1_UART_Init+0x94>)
 8005434:	2200      	movs	r2, #0
 8005436:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8005438:	4b1e      	ldr	r3, [pc, #120]	@ (80054b4 <MX_USART1_UART_Init+0x94>)
 800543a:	2200      	movs	r2, #0
 800543c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800543e:	4b1d      	ldr	r3, [pc, #116]	@ (80054b4 <MX_USART1_UART_Init+0x94>)
 8005440:	2200      	movs	r2, #0
 8005442:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005444:	4b1b      	ldr	r3, [pc, #108]	@ (80054b4 <MX_USART1_UART_Init+0x94>)
 8005446:	220c      	movs	r2, #12
 8005448:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800544a:	4b1a      	ldr	r3, [pc, #104]	@ (80054b4 <MX_USART1_UART_Init+0x94>)
 800544c:	2200      	movs	r2, #0
 800544e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005450:	4b18      	ldr	r3, [pc, #96]	@ (80054b4 <MX_USART1_UART_Init+0x94>)
 8005452:	2200      	movs	r2, #0
 8005454:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005456:	4b17      	ldr	r3, [pc, #92]	@ (80054b4 <MX_USART1_UART_Init+0x94>)
 8005458:	2200      	movs	r2, #0
 800545a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800545c:	4b15      	ldr	r3, [pc, #84]	@ (80054b4 <MX_USART1_UART_Init+0x94>)
 800545e:	2200      	movs	r2, #0
 8005460:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005462:	4b14      	ldr	r3, [pc, #80]	@ (80054b4 <MX_USART1_UART_Init+0x94>)
 8005464:	2200      	movs	r2, #0
 8005466:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005468:	4b12      	ldr	r3, [pc, #72]	@ (80054b4 <MX_USART1_UART_Init+0x94>)
 800546a:	0018      	movs	r0, r3
 800546c:	f007 fe88 	bl	800d180 <HAL_UART_Init>
 8005470:	1e03      	subs	r3, r0, #0
 8005472:	d001      	beq.n	8005478 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8005474:	f001 fdba 	bl	8006fec <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005478:	4b0e      	ldr	r3, [pc, #56]	@ (80054b4 <MX_USART1_UART_Init+0x94>)
 800547a:	2100      	movs	r1, #0
 800547c:	0018      	movs	r0, r3
 800547e:	f008 fe23 	bl	800e0c8 <HAL_UARTEx_SetTxFifoThreshold>
 8005482:	1e03      	subs	r3, r0, #0
 8005484:	d001      	beq.n	800548a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8005486:	f001 fdb1 	bl	8006fec <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800548a:	4b0a      	ldr	r3, [pc, #40]	@ (80054b4 <MX_USART1_UART_Init+0x94>)
 800548c:	2100      	movs	r1, #0
 800548e:	0018      	movs	r0, r3
 8005490:	f008 fe5a 	bl	800e148 <HAL_UARTEx_SetRxFifoThreshold>
 8005494:	1e03      	subs	r3, r0, #0
 8005496:	d001      	beq.n	800549c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8005498:	f001 fda8 	bl	8006fec <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800549c:	4b05      	ldr	r3, [pc, #20]	@ (80054b4 <MX_USART1_UART_Init+0x94>)
 800549e:	0018      	movs	r0, r3
 80054a0:	f008 fdd8 	bl	800e054 <HAL_UARTEx_DisableFifoMode>
 80054a4:	1e03      	subs	r3, r0, #0
 80054a6:	d001      	beq.n	80054ac <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80054a8:	f001 fda0 	bl	8006fec <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80054ac:	46c0      	nop			@ (mov r8, r8)
 80054ae:	46bd      	mov	sp, r7
 80054b0:	bd80      	pop	{r7, pc}
 80054b2:	46c0      	nop			@ (mov r8, r8)
 80054b4:	20006328 	.word	0x20006328
 80054b8:	40013800 	.word	0x40013800

080054bc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80054bc:	b580      	push	{r7, lr}
 80054be:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80054c0:	4b23      	ldr	r3, [pc, #140]	@ (8005550 <MX_USART2_UART_Init+0x94>)
 80054c2:	4a24      	ldr	r2, [pc, #144]	@ (8005554 <MX_USART2_UART_Init+0x98>)
 80054c4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80054c6:	4b22      	ldr	r3, [pc, #136]	@ (8005550 <MX_USART2_UART_Init+0x94>)
 80054c8:	22e1      	movs	r2, #225	@ 0xe1
 80054ca:	0252      	lsls	r2, r2, #9
 80054cc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80054ce:	4b20      	ldr	r3, [pc, #128]	@ (8005550 <MX_USART2_UART_Init+0x94>)
 80054d0:	2200      	movs	r2, #0
 80054d2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80054d4:	4b1e      	ldr	r3, [pc, #120]	@ (8005550 <MX_USART2_UART_Init+0x94>)
 80054d6:	2200      	movs	r2, #0
 80054d8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80054da:	4b1d      	ldr	r3, [pc, #116]	@ (8005550 <MX_USART2_UART_Init+0x94>)
 80054dc:	2200      	movs	r2, #0
 80054de:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80054e0:	4b1b      	ldr	r3, [pc, #108]	@ (8005550 <MX_USART2_UART_Init+0x94>)
 80054e2:	220c      	movs	r2, #12
 80054e4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80054e6:	4b1a      	ldr	r3, [pc, #104]	@ (8005550 <MX_USART2_UART_Init+0x94>)
 80054e8:	2200      	movs	r2, #0
 80054ea:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80054ec:	4b18      	ldr	r3, [pc, #96]	@ (8005550 <MX_USART2_UART_Init+0x94>)
 80054ee:	2200      	movs	r2, #0
 80054f0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80054f2:	4b17      	ldr	r3, [pc, #92]	@ (8005550 <MX_USART2_UART_Init+0x94>)
 80054f4:	2200      	movs	r2, #0
 80054f6:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80054f8:	4b15      	ldr	r3, [pc, #84]	@ (8005550 <MX_USART2_UART_Init+0x94>)
 80054fa:	2200      	movs	r2, #0
 80054fc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80054fe:	4b14      	ldr	r3, [pc, #80]	@ (8005550 <MX_USART2_UART_Init+0x94>)
 8005500:	2200      	movs	r2, #0
 8005502:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005504:	4b12      	ldr	r3, [pc, #72]	@ (8005550 <MX_USART2_UART_Init+0x94>)
 8005506:	0018      	movs	r0, r3
 8005508:	f007 fe3a 	bl	800d180 <HAL_UART_Init>
 800550c:	1e03      	subs	r3, r0, #0
 800550e:	d001      	beq.n	8005514 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8005510:	f001 fd6c 	bl	8006fec <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005514:	4b0e      	ldr	r3, [pc, #56]	@ (8005550 <MX_USART2_UART_Init+0x94>)
 8005516:	2100      	movs	r1, #0
 8005518:	0018      	movs	r0, r3
 800551a:	f008 fdd5 	bl	800e0c8 <HAL_UARTEx_SetTxFifoThreshold>
 800551e:	1e03      	subs	r3, r0, #0
 8005520:	d001      	beq.n	8005526 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8005522:	f001 fd63 	bl	8006fec <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005526:	4b0a      	ldr	r3, [pc, #40]	@ (8005550 <MX_USART2_UART_Init+0x94>)
 8005528:	2100      	movs	r1, #0
 800552a:	0018      	movs	r0, r3
 800552c:	f008 fe0c 	bl	800e148 <HAL_UARTEx_SetRxFifoThreshold>
 8005530:	1e03      	subs	r3, r0, #0
 8005532:	d001      	beq.n	8005538 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8005534:	f001 fd5a 	bl	8006fec <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8005538:	4b05      	ldr	r3, [pc, #20]	@ (8005550 <MX_USART2_UART_Init+0x94>)
 800553a:	0018      	movs	r0, r3
 800553c:	f008 fd8a 	bl	800e054 <HAL_UARTEx_DisableFifoMode>
 8005540:	1e03      	subs	r3, r0, #0
 8005542:	d001      	beq.n	8005548 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8005544:	f001 fd52 	bl	8006fec <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8005548:	46c0      	nop			@ (mov r8, r8)
 800554a:	46bd      	mov	sp, r7
 800554c:	bd80      	pop	{r7, pc}
 800554e:	46c0      	nop			@ (mov r8, r8)
 8005550:	200063bc 	.word	0x200063bc
 8005554:	40004400 	.word	0x40004400

08005558 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8005558:	b590      	push	{r4, r7, lr}
 800555a:	b08b      	sub	sp, #44	@ 0x2c
 800555c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800555e:	2414      	movs	r4, #20
 8005560:	193b      	adds	r3, r7, r4
 8005562:	0018      	movs	r0, r3
 8005564:	2314      	movs	r3, #20
 8005566:	001a      	movs	r2, r3
 8005568:	2100      	movs	r1, #0
 800556a:	f009 ff1b 	bl	800f3a4 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800556e:	4b4d      	ldr	r3, [pc, #308]	@ (80056a4 <MX_GPIO_Init+0x14c>)
 8005570:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005572:	4b4c      	ldr	r3, [pc, #304]	@ (80056a4 <MX_GPIO_Init+0x14c>)
 8005574:	2104      	movs	r1, #4
 8005576:	430a      	orrs	r2, r1
 8005578:	635a      	str	r2, [r3, #52]	@ 0x34
 800557a:	4b4a      	ldr	r3, [pc, #296]	@ (80056a4 <MX_GPIO_Init+0x14c>)
 800557c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800557e:	2204      	movs	r2, #4
 8005580:	4013      	ands	r3, r2
 8005582:	613b      	str	r3, [r7, #16]
 8005584:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005586:	4b47      	ldr	r3, [pc, #284]	@ (80056a4 <MX_GPIO_Init+0x14c>)
 8005588:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800558a:	4b46      	ldr	r3, [pc, #280]	@ (80056a4 <MX_GPIO_Init+0x14c>)
 800558c:	2101      	movs	r1, #1
 800558e:	430a      	orrs	r2, r1
 8005590:	635a      	str	r2, [r3, #52]	@ 0x34
 8005592:	4b44      	ldr	r3, [pc, #272]	@ (80056a4 <MX_GPIO_Init+0x14c>)
 8005594:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005596:	2201      	movs	r2, #1
 8005598:	4013      	ands	r3, r2
 800559a:	60fb      	str	r3, [r7, #12]
 800559c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800559e:	4b41      	ldr	r3, [pc, #260]	@ (80056a4 <MX_GPIO_Init+0x14c>)
 80055a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80055a2:	4b40      	ldr	r3, [pc, #256]	@ (80056a4 <MX_GPIO_Init+0x14c>)
 80055a4:	2102      	movs	r1, #2
 80055a6:	430a      	orrs	r2, r1
 80055a8:	635a      	str	r2, [r3, #52]	@ 0x34
 80055aa:	4b3e      	ldr	r3, [pc, #248]	@ (80056a4 <MX_GPIO_Init+0x14c>)
 80055ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80055ae:	2202      	movs	r2, #2
 80055b0:	4013      	ands	r3, r2
 80055b2:	60bb      	str	r3, [r7, #8]
 80055b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80055b6:	4b3b      	ldr	r3, [pc, #236]	@ (80056a4 <MX_GPIO_Init+0x14c>)
 80055b8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80055ba:	4b3a      	ldr	r3, [pc, #232]	@ (80056a4 <MX_GPIO_Init+0x14c>)
 80055bc:	2108      	movs	r1, #8
 80055be:	430a      	orrs	r2, r1
 80055c0:	635a      	str	r2, [r3, #52]	@ 0x34
 80055c2:	4b38      	ldr	r3, [pc, #224]	@ (80056a4 <MX_GPIO_Init+0x14c>)
 80055c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80055c6:	2208      	movs	r2, #8
 80055c8:	4013      	ands	r3, r2
 80055ca:	607b      	str	r3, [r7, #4]
 80055cc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_15, GPIO_PIN_RESET);
 80055ce:	4936      	ldr	r1, [pc, #216]	@ (80056a8 <MX_GPIO_Init+0x150>)
 80055d0:	23a0      	movs	r3, #160	@ 0xa0
 80055d2:	05db      	lsls	r3, r3, #23
 80055d4:	2200      	movs	r2, #0
 80055d6:	0018      	movs	r0, r3
 80055d8:	f003 fef3 	bl	80093c2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80055dc:	193b      	adds	r3, r7, r4
 80055de:	2202      	movs	r2, #2
 80055e0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80055e2:	193b      	adds	r3, r7, r4
 80055e4:	2288      	movs	r2, #136	@ 0x88
 80055e6:	0352      	lsls	r2, r2, #13
 80055e8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80055ea:	193b      	adds	r3, r7, r4
 80055ec:	2200      	movs	r2, #0
 80055ee:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80055f0:	193b      	adds	r3, r7, r4
 80055f2:	4a2e      	ldr	r2, [pc, #184]	@ (80056ac <MX_GPIO_Init+0x154>)
 80055f4:	0019      	movs	r1, r3
 80055f6:	0010      	movs	r0, r2
 80055f8:	f003 fd5a 	bl	80090b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA4 PA5 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_15;
 80055fc:	193b      	adds	r3, r7, r4
 80055fe:	4a2a      	ldr	r2, [pc, #168]	@ (80056a8 <MX_GPIO_Init+0x150>)
 8005600:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005602:	193b      	adds	r3, r7, r4
 8005604:	2201      	movs	r2, #1
 8005606:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005608:	193b      	adds	r3, r7, r4
 800560a:	2200      	movs	r2, #0
 800560c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800560e:	193b      	adds	r3, r7, r4
 8005610:	2200      	movs	r2, #0
 8005612:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005614:	193a      	adds	r2, r7, r4
 8005616:	23a0      	movs	r3, #160	@ 0xa0
 8005618:	05db      	lsls	r3, r3, #23
 800561a:	0011      	movs	r1, r2
 800561c:	0018      	movs	r0, r3
 800561e:	f003 fd47 	bl	80090b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8005622:	0021      	movs	r1, r4
 8005624:	187b      	adds	r3, r7, r1
 8005626:	2204      	movs	r2, #4
 8005628:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800562a:	187b      	adds	r3, r7, r1
 800562c:	2288      	movs	r2, #136	@ 0x88
 800562e:	0352      	lsls	r2, r2, #13
 8005630:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005632:	187b      	adds	r3, r7, r1
 8005634:	2200      	movs	r2, #0
 8005636:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005638:	000c      	movs	r4, r1
 800563a:	187b      	adds	r3, r7, r1
 800563c:	4a1c      	ldr	r2, [pc, #112]	@ (80056b0 <MX_GPIO_Init+0x158>)
 800563e:	0019      	movs	r1, r3
 8005640:	0010      	movs	r0, r2
 8005642:	f003 fd35 	bl	80090b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8005646:	0021      	movs	r1, r4
 8005648:	187b      	adds	r3, r7, r1
 800564a:	2280      	movs	r2, #128	@ 0x80
 800564c:	0112      	lsls	r2, r2, #4
 800564e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005650:	187b      	adds	r3, r7, r1
 8005652:	2288      	movs	r2, #136	@ 0x88
 8005654:	0352      	lsls	r2, r2, #13
 8005656:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005658:	187b      	adds	r3, r7, r1
 800565a:	2200      	movs	r2, #0
 800565c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800565e:	187a      	adds	r2, r7, r1
 8005660:	23a0      	movs	r3, #160	@ 0xa0
 8005662:	05db      	lsls	r3, r3, #23
 8005664:	0011      	movs	r1, r2
 8005666:	0018      	movs	r0, r3
 8005668:	f003 fd22 	bl	80090b0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 800566c:	2200      	movs	r2, #0
 800566e:	2100      	movs	r1, #0
 8005670:	2005      	movs	r0, #5
 8005672:	f003 fb39 	bl	8008ce8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8005676:	2005      	movs	r0, #5
 8005678:	f003 fb4b 	bl	8008d12 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 800567c:	2200      	movs	r2, #0
 800567e:	2100      	movs	r1, #0
 8005680:	2006      	movs	r0, #6
 8005682:	f003 fb31 	bl	8008ce8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8005686:	2006      	movs	r0, #6
 8005688:	f003 fb43 	bl	8008d12 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 800568c:	2200      	movs	r2, #0
 800568e:	2100      	movs	r1, #0
 8005690:	2007      	movs	r0, #7
 8005692:	f003 fb29 	bl	8008ce8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8005696:	2007      	movs	r0, #7
 8005698:	f003 fb3b 	bl	8008d12 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 800569c:	46c0      	nop			@ (mov r8, r8)
 800569e:	46bd      	mov	sp, r7
 80056a0:	b00b      	add	sp, #44	@ 0x2c
 80056a2:	bd90      	pop	{r4, r7, pc}
 80056a4:	40021000 	.word	0x40021000
 80056a8:	00008031 	.word	0x00008031
 80056ac:	50000800 	.word	0x50000800
 80056b0:	50000400 	.word	0x50000400

080056b4 <ChangeNote>:

/* USER CODE BEGIN 4 */
void ChangeNote(enum Scale freq) {
 80056b4:	b590      	push	{r4, r7, lr}
 80056b6:	b083      	sub	sp, #12
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	0002      	movs	r2, r0
 80056bc:	1dbb      	adds	r3, r7, #6
 80056be:	801a      	strh	r2, [r3, #0]
	TIM17->ARR = (uint32_t) (987 * (float) 1000 / (float) freq);
 80056c0:	1dbb      	adds	r3, r7, #6
 80056c2:	881b      	ldrh	r3, [r3, #0]
 80056c4:	0018      	movs	r0, r3
 80056c6:	f7fb ffb1 	bl	800162c <__aeabi_ui2f>
 80056ca:	1c03      	adds	r3, r0, #0
 80056cc:	1c19      	adds	r1, r3, #0
 80056ce:	4807      	ldr	r0, [pc, #28]	@ (80056ec <ChangeNote+0x38>)
 80056d0:	f7fb fa78 	bl	8000bc4 <__aeabi_fdiv>
 80056d4:	1c03      	adds	r3, r0, #0
 80056d6:	4c06      	ldr	r4, [pc, #24]	@ (80056f0 <ChangeNote+0x3c>)
 80056d8:	1c18      	adds	r0, r3, #0
 80056da:	f7fa ff77 	bl	80005cc <__aeabi_f2uiz>
 80056de:	0003      	movs	r3, r0
 80056e0:	62e3      	str	r3, [r4, #44]	@ 0x2c
}
 80056e2:	46c0      	nop			@ (mov r8, r8)
 80056e4:	46bd      	mov	sp, r7
 80056e6:	b003      	add	sp, #12
 80056e8:	bd90      	pop	{r4, r7, pc}
 80056ea:	46c0      	nop			@ (mov r8, r8)
 80056ec:	4970f780 	.word	0x4970f780
 80056f0:	40014800 	.word	0x40014800

080056f4 <PlayEffect>:
void PlayEffect(enum SoundEffects effect) {
 80056f4:	b580      	push	{r7, lr}
 80056f6:	b082      	sub	sp, #8
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	0002      	movs	r2, r0
 80056fc:	1dfb      	adds	r3, r7, #7
 80056fe:	701a      	strb	r2, [r3, #0]
	HAL_TIM_PWM_Start(&htim17, TIM_CHANNEL_1);
 8005700:	4ba0      	ldr	r3, [pc, #640]	@ (8005984 <PlayEffect+0x290>)
 8005702:	2100      	movs	r1, #0
 8005704:	0018      	movs	r0, r3
 8005706:	f006 fea3 	bl	800c450 <HAL_TIM_PWM_Start>
	HAL_Delay(5);
 800570a:	2005      	movs	r0, #5
 800570c:	f003 fa06 	bl	8008b1c <HAL_Delay>
	switch (effect) {
 8005710:	1dfb      	adds	r3, r7, #7
 8005712:	781b      	ldrb	r3, [r3, #0]
 8005714:	2b06      	cmp	r3, #6
 8005716:	d900      	bls.n	800571a <PlayEffect+0x26>
 8005718:	e12a      	b.n	8005970 <PlayEffect+0x27c>
 800571a:	009a      	lsls	r2, r3, #2
 800571c:	4b9a      	ldr	r3, [pc, #616]	@ (8005988 <PlayEffect+0x294>)
 800571e:	18d3      	adds	r3, r2, r3
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	469f      	mov	pc, r3
	case MenuBeep:

		curNote = G * 3;
 8005724:	4b99      	ldr	r3, [pc, #612]	@ (800598c <PlayEffect+0x298>)
 8005726:	2293      	movs	r2, #147	@ 0x93
 8005728:	0112      	lsls	r2, r2, #4
 800572a:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 800572c:	4b97      	ldr	r3, [pc, #604]	@ (800598c <PlayEffect+0x298>)
 800572e:	881b      	ldrh	r3, [r3, #0]
 8005730:	0018      	movs	r0, r3
 8005732:	f7ff ffbf 	bl	80056b4 <ChangeNote>
		HAL_Delay(25);
 8005736:	2019      	movs	r0, #25
 8005738:	f003 f9f0 	bl	8008b1c <HAL_Delay>

		curNote = G * 2;
 800573c:	4b93      	ldr	r3, [pc, #588]	@ (800598c <PlayEffect+0x298>)
 800573e:	22c4      	movs	r2, #196	@ 0xc4
 8005740:	00d2      	lsls	r2, r2, #3
 8005742:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005744:	4b91      	ldr	r3, [pc, #580]	@ (800598c <PlayEffect+0x298>)
 8005746:	881b      	ldrh	r3, [r3, #0]
 8005748:	0018      	movs	r0, r3
 800574a:	f7ff ffb3 	bl	80056b4 <ChangeNote>
		HAL_Delay(25);
 800574e:	2019      	movs	r0, #25
 8005750:	f003 f9e4 	bl	8008b1c <HAL_Delay>

		break;
 8005754:	e10c      	b.n	8005970 <PlayEffect+0x27c>
	case EggNoise:

		curNote = A;
 8005756:	4b8d      	ldr	r3, [pc, #564]	@ (800598c <PlayEffect+0x298>)
 8005758:	22dc      	movs	r2, #220	@ 0xdc
 800575a:	0052      	lsls	r2, r2, #1
 800575c:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 800575e:	4b8b      	ldr	r3, [pc, #556]	@ (800598c <PlayEffect+0x298>)
 8005760:	881b      	ldrh	r3, [r3, #0]
 8005762:	0018      	movs	r0, r3
 8005764:	f7ff ffa6 	bl	80056b4 <ChangeNote>
		HAL_Delay(20);
 8005768:	2014      	movs	r0, #20
 800576a:	f003 f9d7 	bl	8008b1c <HAL_Delay>

		curNote = C;
 800576e:	4b87      	ldr	r3, [pc, #540]	@ (800598c <PlayEffect+0x298>)
 8005770:	4a87      	ldr	r2, [pc, #540]	@ (8005990 <PlayEffect+0x29c>)
 8005772:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005774:	4b85      	ldr	r3, [pc, #532]	@ (800598c <PlayEffect+0x298>)
 8005776:	881b      	ldrh	r3, [r3, #0]
 8005778:	0018      	movs	r0, r3
 800577a:	f7ff ff9b 	bl	80056b4 <ChangeNote>
		HAL_Delay(20);
 800577e:	2014      	movs	r0, #20
 8005780:	f003 f9cc 	bl	8008b1c <HAL_Delay>

		curNote = A;
 8005784:	4b81      	ldr	r3, [pc, #516]	@ (800598c <PlayEffect+0x298>)
 8005786:	22dc      	movs	r2, #220	@ 0xdc
 8005788:	0052      	lsls	r2, r2, #1
 800578a:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 800578c:	4b7f      	ldr	r3, [pc, #508]	@ (800598c <PlayEffect+0x298>)
 800578e:	881b      	ldrh	r3, [r3, #0]
 8005790:	0018      	movs	r0, r3
 8005792:	f7ff ff8f 	bl	80056b4 <ChangeNote>
		HAL_Delay(20);
 8005796:	2014      	movs	r0, #20
 8005798:	f003 f9c0 	bl	8008b1c <HAL_Delay>

		curNote = C;
 800579c:	4b7b      	ldr	r3, [pc, #492]	@ (800598c <PlayEffect+0x298>)
 800579e:	4a7c      	ldr	r2, [pc, #496]	@ (8005990 <PlayEffect+0x29c>)
 80057a0:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 80057a2:	4b7a      	ldr	r3, [pc, #488]	@ (800598c <PlayEffect+0x298>)
 80057a4:	881b      	ldrh	r3, [r3, #0]
 80057a6:	0018      	movs	r0, r3
 80057a8:	f7ff ff84 	bl	80056b4 <ChangeNote>
		HAL_Delay(20);
 80057ac:	2014      	movs	r0, #20
 80057ae:	f003 f9b5 	bl	8008b1c <HAL_Delay>

		break;
 80057b2:	e0dd      	b.n	8005970 <PlayEffect+0x27c>
	case YoungNoiseHappy:

		curNote = F * 4;
 80057b4:	4b75      	ldr	r3, [pc, #468]	@ (800598c <PlayEffect+0x298>)
 80057b6:	4a77      	ldr	r2, [pc, #476]	@ (8005994 <PlayEffect+0x2a0>)
 80057b8:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 80057ba:	4b74      	ldr	r3, [pc, #464]	@ (800598c <PlayEffect+0x298>)
 80057bc:	881b      	ldrh	r3, [r3, #0]
 80057be:	0018      	movs	r0, r3
 80057c0:	f7ff ff78 	bl	80056b4 <ChangeNote>
		HAL_Delay(35);
 80057c4:	2023      	movs	r0, #35	@ 0x23
 80057c6:	f003 f9a9 	bl	8008b1c <HAL_Delay>

		curNote = B * 4;
 80057ca:	4b70      	ldr	r3, [pc, #448]	@ (800598c <PlayEffect+0x298>)
 80057cc:	22f7      	movs	r2, #247	@ 0xf7
 80057ce:	00d2      	lsls	r2, r2, #3
 80057d0:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 80057d2:	4b6e      	ldr	r3, [pc, #440]	@ (800598c <PlayEffect+0x298>)
 80057d4:	881b      	ldrh	r3, [r3, #0]
 80057d6:	0018      	movs	r0, r3
 80057d8:	f7ff ff6c 	bl	80056b4 <ChangeNote>
		HAL_Delay(15);
 80057dc:	200f      	movs	r0, #15
 80057de:	f003 f99d 	bl	8008b1c <HAL_Delay>

		break;
 80057e2:	e0c5      	b.n	8005970 <PlayEffect+0x27c>
	case YoungNoiseSad:

		curNote = B * 4;
 80057e4:	4b69      	ldr	r3, [pc, #420]	@ (800598c <PlayEffect+0x298>)
 80057e6:	22f7      	movs	r2, #247	@ 0xf7
 80057e8:	00d2      	lsls	r2, r2, #3
 80057ea:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 80057ec:	4b67      	ldr	r3, [pc, #412]	@ (800598c <PlayEffect+0x298>)
 80057ee:	881b      	ldrh	r3, [r3, #0]
 80057f0:	0018      	movs	r0, r3
 80057f2:	f7ff ff5f 	bl	80056b4 <ChangeNote>
		HAL_Delay(35);
 80057f6:	2023      	movs	r0, #35	@ 0x23
 80057f8:	f003 f990 	bl	8008b1c <HAL_Delay>

		curNote = B * 3;
 80057fc:	4b63      	ldr	r3, [pc, #396]	@ (800598c <PlayEffect+0x298>)
 80057fe:	4a66      	ldr	r2, [pc, #408]	@ (8005998 <PlayEffect+0x2a4>)
 8005800:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005802:	4b62      	ldr	r3, [pc, #392]	@ (800598c <PlayEffect+0x298>)
 8005804:	881b      	ldrh	r3, [r3, #0]
 8005806:	0018      	movs	r0, r3
 8005808:	f7ff ff54 	bl	80056b4 <ChangeNote>
		HAL_Delay(15);
 800580c:	200f      	movs	r0, #15
 800580e:	f003 f985 	bl	8008b1c <HAL_Delay>

		break;
 8005812:	e0ad      	b.n	8005970 <PlayEffect+0x27c>
	case AdultNoiseHappy:

		curNote = F / 4;
 8005814:	4b5d      	ldr	r3, [pc, #372]	@ (800598c <PlayEffect+0x298>)
 8005816:	22ae      	movs	r2, #174	@ 0xae
 8005818:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 800581a:	4b5c      	ldr	r3, [pc, #368]	@ (800598c <PlayEffect+0x298>)
 800581c:	881b      	ldrh	r3, [r3, #0]
 800581e:	0018      	movs	r0, r3
 8005820:	f7ff ff48 	bl	80056b4 <ChangeNote>
		HAL_Delay(35);
 8005824:	2023      	movs	r0, #35	@ 0x23
 8005826:	f003 f979 	bl	8008b1c <HAL_Delay>

		curNote = B / 4;
 800582a:	4b58      	ldr	r3, [pc, #352]	@ (800598c <PlayEffect+0x298>)
 800582c:	227b      	movs	r2, #123	@ 0x7b
 800582e:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005830:	4b56      	ldr	r3, [pc, #344]	@ (800598c <PlayEffect+0x298>)
 8005832:	881b      	ldrh	r3, [r3, #0]
 8005834:	0018      	movs	r0, r3
 8005836:	f7ff ff3d 	bl	80056b4 <ChangeNote>
		HAL_Delay(15);
 800583a:	200f      	movs	r0, #15
 800583c:	f003 f96e 	bl	8008b1c <HAL_Delay>

		break;
 8005840:	e096      	b.n	8005970 <PlayEffect+0x27c>
	case AdultNoiseSad:

		curNote = C / 4;
 8005842:	4b52      	ldr	r3, [pc, #328]	@ (800598c <PlayEffect+0x298>)
 8005844:	2282      	movs	r2, #130	@ 0x82
 8005846:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005848:	4b50      	ldr	r3, [pc, #320]	@ (800598c <PlayEffect+0x298>)
 800584a:	881b      	ldrh	r3, [r3, #0]
 800584c:	0018      	movs	r0, r3
 800584e:	f7ff ff31 	bl	80056b4 <ChangeNote>
		HAL_Delay(35);
 8005852:	2023      	movs	r0, #35	@ 0x23
 8005854:	f003 f962 	bl	8008b1c <HAL_Delay>

		curNote = A / 4;
 8005858:	4b4c      	ldr	r3, [pc, #304]	@ (800598c <PlayEffect+0x298>)
 800585a:	226e      	movs	r2, #110	@ 0x6e
 800585c:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 800585e:	4b4b      	ldr	r3, [pc, #300]	@ (800598c <PlayEffect+0x298>)
 8005860:	881b      	ldrh	r3, [r3, #0]
 8005862:	0018      	movs	r0, r3
 8005864:	f7ff ff26 	bl	80056b4 <ChangeNote>
		HAL_Delay(15);
 8005868:	200f      	movs	r0, #15
 800586a:	f003 f957 	bl	8008b1c <HAL_Delay>

		break;
 800586e:	e07f      	b.n	8005970 <PlayEffect+0x27c>
	case Evolution:

		curNote = A * 2;
 8005870:	4b46      	ldr	r3, [pc, #280]	@ (800598c <PlayEffect+0x298>)
 8005872:	22dc      	movs	r2, #220	@ 0xdc
 8005874:	0092      	lsls	r2, r2, #2
 8005876:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005878:	4b44      	ldr	r3, [pc, #272]	@ (800598c <PlayEffect+0x298>)
 800587a:	881b      	ldrh	r3, [r3, #0]
 800587c:	0018      	movs	r0, r3
 800587e:	f7ff ff19 	bl	80056b4 <ChangeNote>
		HAL_Delay(50);
 8005882:	2032      	movs	r0, #50	@ 0x32
 8005884:	f003 f94a 	bl	8008b1c <HAL_Delay>

		curNote = B * 2;
 8005888:	4b40      	ldr	r3, [pc, #256]	@ (800598c <PlayEffect+0x298>)
 800588a:	22f7      	movs	r2, #247	@ 0xf7
 800588c:	0092      	lsls	r2, r2, #2
 800588e:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005890:	4b3e      	ldr	r3, [pc, #248]	@ (800598c <PlayEffect+0x298>)
 8005892:	881b      	ldrh	r3, [r3, #0]
 8005894:	0018      	movs	r0, r3
 8005896:	f7ff ff0d 	bl	80056b4 <ChangeNote>
		HAL_Delay(50);
 800589a:	2032      	movs	r0, #50	@ 0x32
 800589c:	f003 f93e 	bl	8008b1c <HAL_Delay>

		curNote = C * 2;
 80058a0:	4b3a      	ldr	r3, [pc, #232]	@ (800598c <PlayEffect+0x298>)
 80058a2:	4a3e      	ldr	r2, [pc, #248]	@ (800599c <PlayEffect+0x2a8>)
 80058a4:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 80058a6:	4b39      	ldr	r3, [pc, #228]	@ (800598c <PlayEffect+0x298>)
 80058a8:	881b      	ldrh	r3, [r3, #0]
 80058aa:	0018      	movs	r0, r3
 80058ac:	f7ff ff02 	bl	80056b4 <ChangeNote>
		HAL_Delay(50);
 80058b0:	2032      	movs	r0, #50	@ 0x32
 80058b2:	f003 f933 	bl	8008b1c <HAL_Delay>

		curNote = A * 2;
 80058b6:	4b35      	ldr	r3, [pc, #212]	@ (800598c <PlayEffect+0x298>)
 80058b8:	22dc      	movs	r2, #220	@ 0xdc
 80058ba:	0092      	lsls	r2, r2, #2
 80058bc:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 80058be:	4b33      	ldr	r3, [pc, #204]	@ (800598c <PlayEffect+0x298>)
 80058c0:	881b      	ldrh	r3, [r3, #0]
 80058c2:	0018      	movs	r0, r3
 80058c4:	f7ff fef6 	bl	80056b4 <ChangeNote>
		HAL_Delay(50);
 80058c8:	2032      	movs	r0, #50	@ 0x32
 80058ca:	f003 f927 	bl	8008b1c <HAL_Delay>

		curNote = C * 2;
 80058ce:	4b2f      	ldr	r3, [pc, #188]	@ (800598c <PlayEffect+0x298>)
 80058d0:	4a32      	ldr	r2, [pc, #200]	@ (800599c <PlayEffect+0x2a8>)
 80058d2:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 80058d4:	4b2d      	ldr	r3, [pc, #180]	@ (800598c <PlayEffect+0x298>)
 80058d6:	881b      	ldrh	r3, [r3, #0]
 80058d8:	0018      	movs	r0, r3
 80058da:	f7ff feeb 	bl	80056b4 <ChangeNote>
		HAL_Delay(50);
 80058de:	2032      	movs	r0, #50	@ 0x32
 80058e0:	f003 f91c 	bl	8008b1c <HAL_Delay>

		curNote = D * 2;
 80058e4:	4b29      	ldr	r3, [pc, #164]	@ (800598c <PlayEffect+0x298>)
 80058e6:	4a2e      	ldr	r2, [pc, #184]	@ (80059a0 <PlayEffect+0x2ac>)
 80058e8:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 80058ea:	4b28      	ldr	r3, [pc, #160]	@ (800598c <PlayEffect+0x298>)
 80058ec:	881b      	ldrh	r3, [r3, #0]
 80058ee:	0018      	movs	r0, r3
 80058f0:	f7ff fee0 	bl	80056b4 <ChangeNote>
		HAL_Delay(50);
 80058f4:	2032      	movs	r0, #50	@ 0x32
 80058f6:	f003 f911 	bl	8008b1c <HAL_Delay>

		curNote = B * 2;
 80058fa:	4b24      	ldr	r3, [pc, #144]	@ (800598c <PlayEffect+0x298>)
 80058fc:	22f7      	movs	r2, #247	@ 0xf7
 80058fe:	0092      	lsls	r2, r2, #2
 8005900:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005902:	4b22      	ldr	r3, [pc, #136]	@ (800598c <PlayEffect+0x298>)
 8005904:	881b      	ldrh	r3, [r3, #0]
 8005906:	0018      	movs	r0, r3
 8005908:	f7ff fed4 	bl	80056b4 <ChangeNote>
		HAL_Delay(50);
 800590c:	2032      	movs	r0, #50	@ 0x32
 800590e:	f003 f905 	bl	8008b1c <HAL_Delay>

		curNote = D * 2;
 8005912:	4b1e      	ldr	r3, [pc, #120]	@ (800598c <PlayEffect+0x298>)
 8005914:	4a22      	ldr	r2, [pc, #136]	@ (80059a0 <PlayEffect+0x2ac>)
 8005916:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005918:	4b1c      	ldr	r3, [pc, #112]	@ (800598c <PlayEffect+0x298>)
 800591a:	881b      	ldrh	r3, [r3, #0]
 800591c:	0018      	movs	r0, r3
 800591e:	f7ff fec9 	bl	80056b4 <ChangeNote>
		HAL_Delay(50);
 8005922:	2032      	movs	r0, #50	@ 0x32
 8005924:	f003 f8fa 	bl	8008b1c <HAL_Delay>

		curNote = E * 2;
 8005928:	4b18      	ldr	r3, [pc, #96]	@ (800598c <PlayEffect+0x298>)
 800592a:	4a1e      	ldr	r2, [pc, #120]	@ (80059a4 <PlayEffect+0x2b0>)
 800592c:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 800592e:	4b17      	ldr	r3, [pc, #92]	@ (800598c <PlayEffect+0x298>)
 8005930:	881b      	ldrh	r3, [r3, #0]
 8005932:	0018      	movs	r0, r3
 8005934:	f7ff febe 	bl	80056b4 <ChangeNote>
		HAL_Delay(50);
 8005938:	2032      	movs	r0, #50	@ 0x32
 800593a:	f003 f8ef 	bl	8008b1c <HAL_Delay>

		curNote = G * 2;
 800593e:	4b13      	ldr	r3, [pc, #76]	@ (800598c <PlayEffect+0x298>)
 8005940:	22c4      	movs	r2, #196	@ 0xc4
 8005942:	00d2      	lsls	r2, r2, #3
 8005944:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005946:	4b11      	ldr	r3, [pc, #68]	@ (800598c <PlayEffect+0x298>)
 8005948:	881b      	ldrh	r3, [r3, #0]
 800594a:	0018      	movs	r0, r3
 800594c:	f7ff feb2 	bl	80056b4 <ChangeNote>
		HAL_Delay(50);
 8005950:	2032      	movs	r0, #50	@ 0x32
 8005952:	f003 f8e3 	bl	8008b1c <HAL_Delay>

		curNote = G * 2;
 8005956:	4b0d      	ldr	r3, [pc, #52]	@ (800598c <PlayEffect+0x298>)
 8005958:	22c4      	movs	r2, #196	@ 0xc4
 800595a:	00d2      	lsls	r2, r2, #3
 800595c:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 800595e:	4b0b      	ldr	r3, [pc, #44]	@ (800598c <PlayEffect+0x298>)
 8005960:	881b      	ldrh	r3, [r3, #0]
 8005962:	0018      	movs	r0, r3
 8005964:	f7ff fea6 	bl	80056b4 <ChangeNote>
		HAL_Delay(50);
 8005968:	2032      	movs	r0, #50	@ 0x32
 800596a:	f003 f8d7 	bl	8008b1c <HAL_Delay>

		break;
 800596e:	46c0      	nop			@ (mov r8, r8)
	}
	HAL_TIM_PWM_Stop(&htim17, TIM_CHANNEL_1);
 8005970:	4b04      	ldr	r3, [pc, #16]	@ (8005984 <PlayEffect+0x290>)
 8005972:	2100      	movs	r1, #0
 8005974:	0018      	movs	r0, r3
 8005976:	f006 fe5b 	bl	800c630 <HAL_TIM_PWM_Stop>
}
 800597a:	46c0      	nop			@ (mov r8, r8)
 800597c:	46bd      	mov	sp, r7
 800597e:	b002      	add	sp, #8
 8005980:	bd80      	pop	{r7, pc}
 8005982:	46c0      	nop			@ (mov r8, r8)
 8005984:	200062dc 	.word	0x200062dc
 8005988:	0801238c 	.word	0x0801238c
 800598c:	200050ce 	.word	0x200050ce
 8005990:	0000020b 	.word	0x0000020b
 8005994:	00000ae8 	.word	0x00000ae8
 8005998:	000005ca 	.word	0x000005ca
 800599c:	00000416 	.word	0x00000416
 80059a0:	00000496 	.word	0x00000496
 80059a4:	00000526 	.word	0x00000526

080059a8 <HAL_GPIO_EXTI_Rising_Callback>:
//INTERRUPTS ARE CALLED BACK HERE
void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin) {
 80059a8:	b580      	push	{r7, lr}
 80059aa:	b082      	sub	sp, #8
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	0002      	movs	r2, r0
 80059b0:	1dbb      	adds	r3, r7, #6
 80059b2:	801a      	strh	r2, [r3, #0]
	 //Left=2048
	 else if(GPIO_PIN==2048)
	 {

	 }*/
}
 80059b4:	46c0      	nop			@ (mov r8, r8)
 80059b6:	46bd      	mov	sp, r7
 80059b8:	b002      	add	sp, #8
 80059ba:	bd80      	pop	{r7, pc}

080059bc <PeripheralInit>:

//AURORA: Put custom functions here!
void PeripheralInit(void) {
 80059bc:	b580      	push	{r7, lr}
 80059be:	af00      	add	r7, sp, #0
	ST7735_Unselect();
 80059c0:	f7fe fb68 	bl	8004094 <ST7735_Unselect>
	ST7735_Init(1);
 80059c4:	2001      	movs	r0, #1
 80059c6:	f7fe fc79 	bl	80042bc <ST7735_Init>

	fillScreen(BLACK);
 80059ca:	2000      	movs	r0, #0
 80059cc:	f7fe fa0c 	bl	8003de8 <fillScreen>
	buffer[0] = 'A';
 80059d0:	4b17      	ldr	r3, [pc, #92]	@ (8005a30 <PeripheralInit+0x74>)
 80059d2:	2241      	movs	r2, #65	@ 0x41
 80059d4:	701a      	strb	r2, [r3, #0]
	buffer[1] = 'B';
 80059d6:	4b16      	ldr	r3, [pc, #88]	@ (8005a30 <PeripheralInit+0x74>)
 80059d8:	2242      	movs	r2, #66	@ 0x42
 80059da:	705a      	strb	r2, [r3, #1]
	TIM17->CCR1 = 5;
 80059dc:	4b15      	ldr	r3, [pc, #84]	@ (8005a34 <PeripheralInit+0x78>)
 80059de:	2205      	movs	r2, #5
 80059e0:	635a      	str	r2, [r3, #52]	@ 0x34
	TIM17->PSC = 64;
 80059e2:	4b14      	ldr	r3, [pc, #80]	@ (8005a34 <PeripheralInit+0x78>)
 80059e4:	2240      	movs	r2, #64	@ 0x40
 80059e6:	629a      	str	r2, [r3, #40]	@ 0x28
	//uint8_t ret=0;
	//_ADXL343_Init();

	//Pedometer Setup
	_ADXL343_WriteReg8(0x19, 0x02);
 80059e8:	2102      	movs	r1, #2
 80059ea:	2019      	movs	r0, #25
 80059ec:	f000 fd74 	bl	80064d8 <_ADXL343_WriteReg8>
	////wait

	_ADXL343_WriteReg8(0x7C, 0x01);
 80059f0:	2101      	movs	r1, #1
 80059f2:	207c      	movs	r0, #124	@ 0x7c
 80059f4:	f000 fd70 	bl	80064d8 <_ADXL343_WriteReg8>
	_ADXL343_WriteReg8(0x1A, 0x38);
 80059f8:	2138      	movs	r1, #56	@ 0x38
 80059fa:	201a      	movs	r0, #26
 80059fc:	f000 fd6c 	bl	80064d8 <_ADXL343_WriteReg8>
	_ADXL343_WriteReg8(0x1B, 0x04);
 8005a00:	2104      	movs	r1, #4
 8005a02:	201b      	movs	r0, #27
 8005a04:	f000 fd68 	bl	80064d8 <_ADXL343_WriteReg8>
	_ADXL343_WriteReg8(0x1F, 0x80);
 8005a08:	2180      	movs	r1, #128	@ 0x80
 8005a0a:	201f      	movs	r0, #31
 8005a0c:	f000 fd64 	bl	80064d8 <_ADXL343_WriteReg8>
	_ADXL343_WriteReg8(0x21, 0x80);
 8005a10:	2180      	movs	r1, #128	@ 0x80
 8005a12:	2021      	movs	r0, #33	@ 0x21
 8005a14:	f000 fd60 	bl	80064d8 <_ADXL343_WriteReg8>

	//  //Step Counter
	_ADXL343_WriteReg8(0x18, 0x01); // enable walking mode
 8005a18:	2101      	movs	r1, #1
 8005a1a:	2018      	movs	r0, #24
 8005a1c:	f000 fd5c 	bl	80064d8 <_ADXL343_WriteReg8>
	_ADXL343_WriteReg8(0x20, 0x01); // enable step interrupt
 8005a20:	2101      	movs	r1, #1
 8005a22:	2020      	movs	r0, #32
 8005a24:	f000 fd58 	bl	80064d8 <_ADXL343_WriteReg8>
}
 8005a28:	46c0      	nop			@ (mov r8, r8)
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	bd80      	pop	{r7, pc}
 8005a2e:	46c0      	nop			@ (mov r8, r8)
 8005a30:	200053bc 	.word	0x200053bc
 8005a34:	40014800 	.word	0x40014800

08005a38 <StructInit>:
//INITIALIZE GAME VALUES
void StructInit(void) {
 8005a38:	b580      	push	{r7, lr}
 8005a3a:	b084      	sub	sp, #16
 8005a3c:	af00      	add	r7, sp, #0
	steps = 0;
 8005a3e:	4bdd      	ldr	r3, [pc, #884]	@ (8005db4 <StructInit+0x37c>)
 8005a40:	2200      	movs	r2, #0
 8005a42:	601a      	str	r2, [r3, #0]
	uint32_t Address = 0x0803F800;
 8005a44:	4bdc      	ldr	r3, [pc, #880]	@ (8005db8 <StructInit+0x380>)
 8005a46:	60fb      	str	r3, [r7, #12]

	//ANIMATIONS FOR EGG
	//Sitting
	eggSitting0.Body = *imgEggSitting0;
 8005a48:	4bdc      	ldr	r3, [pc, #880]	@ (8005dbc <StructInit+0x384>)
 8005a4a:	4add      	ldr	r2, [pc, #884]	@ (8005dc0 <StructInit+0x388>)
 8005a4c:	601a      	str	r2, [r3, #0]
	eggSitting0.Size = 226;
 8005a4e:	4bdb      	ldr	r3, [pc, #876]	@ (8005dbc <StructInit+0x384>)
 8005a50:	22e2      	movs	r2, #226	@ 0xe2
 8005a52:	605a      	str	r2, [r3, #4]
	animEggSitting[0] = eggSitting0;
 8005a54:	4bdb      	ldr	r3, [pc, #876]	@ (8005dc4 <StructInit+0x38c>)
 8005a56:	4ad9      	ldr	r2, [pc, #868]	@ (8005dbc <StructInit+0x384>)
 8005a58:	ca03      	ldmia	r2!, {r0, r1}
 8005a5a:	c303      	stmia	r3!, {r0, r1}
	eggSitting1.Body = *imgEggSitting1;
 8005a5c:	4bda      	ldr	r3, [pc, #872]	@ (8005dc8 <StructInit+0x390>)
 8005a5e:	4adb      	ldr	r2, [pc, #876]	@ (8005dcc <StructInit+0x394>)
 8005a60:	601a      	str	r2, [r3, #0]
	eggSitting1.Size = 227;
 8005a62:	4bd9      	ldr	r3, [pc, #868]	@ (8005dc8 <StructInit+0x390>)
 8005a64:	22e3      	movs	r2, #227	@ 0xe3
 8005a66:	605a      	str	r2, [r3, #4]
	animEggSitting[1] = eggSitting1;
 8005a68:	4bd6      	ldr	r3, [pc, #856]	@ (8005dc4 <StructInit+0x38c>)
 8005a6a:	4ad7      	ldr	r2, [pc, #860]	@ (8005dc8 <StructInit+0x390>)
 8005a6c:	3308      	adds	r3, #8
 8005a6e:	ca03      	ldmia	r2!, {r0, r1}
 8005a70:	c303      	stmia	r3!, {r0, r1}
	eggSitting2.Body = *imgEggSitting2;
 8005a72:	4bd7      	ldr	r3, [pc, #860]	@ (8005dd0 <StructInit+0x398>)
 8005a74:	4ad7      	ldr	r2, [pc, #860]	@ (8005dd4 <StructInit+0x39c>)
 8005a76:	601a      	str	r2, [r3, #0]
	eggSitting2.Size = 221;
 8005a78:	4bd5      	ldr	r3, [pc, #852]	@ (8005dd0 <StructInit+0x398>)
 8005a7a:	22dd      	movs	r2, #221	@ 0xdd
 8005a7c:	605a      	str	r2, [r3, #4]
	animEggSitting[2] = eggSitting2;
 8005a7e:	4bd1      	ldr	r3, [pc, #836]	@ (8005dc4 <StructInit+0x38c>)
 8005a80:	4ad3      	ldr	r2, [pc, #844]	@ (8005dd0 <StructInit+0x398>)
 8005a82:	3310      	adds	r3, #16
 8005a84:	ca03      	ldmia	r2!, {r0, r1}
 8005a86:	c303      	stmia	r3!, {r0, r1}
	eggSitting3.Body = *imgEggSitting3;
 8005a88:	4bd3      	ldr	r3, [pc, #844]	@ (8005dd8 <StructInit+0x3a0>)
 8005a8a:	4ad4      	ldr	r2, [pc, #848]	@ (8005ddc <StructInit+0x3a4>)
 8005a8c:	601a      	str	r2, [r3, #0]
	eggSitting3.Size = 217;
 8005a8e:	4bd2      	ldr	r3, [pc, #840]	@ (8005dd8 <StructInit+0x3a0>)
 8005a90:	22d9      	movs	r2, #217	@ 0xd9
 8005a92:	605a      	str	r2, [r3, #4]
	animEggSitting[3] = eggSitting3;
 8005a94:	4bcb      	ldr	r3, [pc, #812]	@ (8005dc4 <StructInit+0x38c>)
 8005a96:	4ad0      	ldr	r2, [pc, #832]	@ (8005dd8 <StructInit+0x3a0>)
 8005a98:	3318      	adds	r3, #24
 8005a9a:	ca03      	ldmia	r2!, {r0, r1}
 8005a9c:	c303      	stmia	r3!, {r0, r1}
	eggSitting4.Body = *imgEggSitting4;
 8005a9e:	4bd0      	ldr	r3, [pc, #832]	@ (8005de0 <StructInit+0x3a8>)
 8005aa0:	4ad0      	ldr	r2, [pc, #832]	@ (8005de4 <StructInit+0x3ac>)
 8005aa2:	601a      	str	r2, [r3, #0]
	eggSitting4.Size = 221;
 8005aa4:	4bce      	ldr	r3, [pc, #824]	@ (8005de0 <StructInit+0x3a8>)
 8005aa6:	22dd      	movs	r2, #221	@ 0xdd
 8005aa8:	605a      	str	r2, [r3, #4]
	animEggSitting[4] = eggSitting4;
 8005aaa:	4bc6      	ldr	r3, [pc, #792]	@ (8005dc4 <StructInit+0x38c>)
 8005aac:	4acc      	ldr	r2, [pc, #816]	@ (8005de0 <StructInit+0x3a8>)
 8005aae:	3320      	adds	r3, #32
 8005ab0:	ca03      	ldmia	r2!, {r0, r1}
 8005ab2:	c303      	stmia	r3!, {r0, r1}
	//ANIMATIONS FOR BABY DRAGON

	//Sitting
	sitting0.Body = *imgSitting0;
 8005ab4:	4bcc      	ldr	r3, [pc, #816]	@ (8005de8 <StructInit+0x3b0>)
 8005ab6:	4acd      	ldr	r2, [pc, #820]	@ (8005dec <StructInit+0x3b4>)
 8005ab8:	601a      	str	r2, [r3, #0]
	sitting0.Size = 307;
 8005aba:	4bcb      	ldr	r3, [pc, #812]	@ (8005de8 <StructInit+0x3b0>)
 8005abc:	2234      	movs	r2, #52	@ 0x34
 8005abe:	32ff      	adds	r2, #255	@ 0xff
 8005ac0:	605a      	str	r2, [r3, #4]
	sitting1.Body = *imgSitting1;
 8005ac2:	4bcb      	ldr	r3, [pc, #812]	@ (8005df0 <StructInit+0x3b8>)
 8005ac4:	4acb      	ldr	r2, [pc, #812]	@ (8005df4 <StructInit+0x3bc>)
 8005ac6:	601a      	str	r2, [r3, #0]
	sitting1.Size = 305;
 8005ac8:	4bc9      	ldr	r3, [pc, #804]	@ (8005df0 <StructInit+0x3b8>)
 8005aca:	2232      	movs	r2, #50	@ 0x32
 8005acc:	32ff      	adds	r2, #255	@ 0xff
 8005ace:	605a      	str	r2, [r3, #4]
	animSitting[0] = sitting0;
 8005ad0:	4bc9      	ldr	r3, [pc, #804]	@ (8005df8 <StructInit+0x3c0>)
 8005ad2:	4ac5      	ldr	r2, [pc, #788]	@ (8005de8 <StructInit+0x3b0>)
 8005ad4:	ca03      	ldmia	r2!, {r0, r1}
 8005ad6:	c303      	stmia	r3!, {r0, r1}
	animSitting[1] = sitting1;
 8005ad8:	4bc7      	ldr	r3, [pc, #796]	@ (8005df8 <StructInit+0x3c0>)
 8005ada:	4ac5      	ldr	r2, [pc, #788]	@ (8005df0 <StructInit+0x3b8>)
 8005adc:	3308      	adds	r3, #8
 8005ade:	ca03      	ldmia	r2!, {r0, r1}
 8005ae0:	c303      	stmia	r3!, {r0, r1}

	//Walking
	youngWalking0.Body = *imgYoungWalking0;
 8005ae2:	4bc6      	ldr	r3, [pc, #792]	@ (8005dfc <StructInit+0x3c4>)
 8005ae4:	4ac6      	ldr	r2, [pc, #792]	@ (8005e00 <StructInit+0x3c8>)
 8005ae6:	601a      	str	r2, [r3, #0]
	youngWalking0.Size = 312;
 8005ae8:	4bc4      	ldr	r3, [pc, #784]	@ (8005dfc <StructInit+0x3c4>)
 8005aea:	229c      	movs	r2, #156	@ 0x9c
 8005aec:	0052      	lsls	r2, r2, #1
 8005aee:	605a      	str	r2, [r3, #4]
	youngWalking1.Body = *imgYoungWalking1;
 8005af0:	4bc4      	ldr	r3, [pc, #784]	@ (8005e04 <StructInit+0x3cc>)
 8005af2:	4ac5      	ldr	r2, [pc, #788]	@ (8005e08 <StructInit+0x3d0>)
 8005af4:	601a      	str	r2, [r3, #0]
	youngWalking1.Size = 314;
 8005af6:	4bc3      	ldr	r3, [pc, #780]	@ (8005e04 <StructInit+0x3cc>)
 8005af8:	229d      	movs	r2, #157	@ 0x9d
 8005afa:	0052      	lsls	r2, r2, #1
 8005afc:	605a      	str	r2, [r3, #4]
	youngWalking2.Body = *imgYoungWalking2;
 8005afe:	4bc3      	ldr	r3, [pc, #780]	@ (8005e0c <StructInit+0x3d4>)
 8005b00:	4ac3      	ldr	r2, [pc, #780]	@ (8005e10 <StructInit+0x3d8>)
 8005b02:	601a      	str	r2, [r3, #0]
	youngWalking2.Size = 322;
 8005b04:	4bc1      	ldr	r3, [pc, #772]	@ (8005e0c <StructInit+0x3d4>)
 8005b06:	22a1      	movs	r2, #161	@ 0xa1
 8005b08:	0052      	lsls	r2, r2, #1
 8005b0a:	605a      	str	r2, [r3, #4]
	youngWalking3.Body = *imgYoungWalking3;
 8005b0c:	4bc1      	ldr	r3, [pc, #772]	@ (8005e14 <StructInit+0x3dc>)
 8005b0e:	4ac2      	ldr	r2, [pc, #776]	@ (8005e18 <StructInit+0x3e0>)
 8005b10:	601a      	str	r2, [r3, #0]
	youngWalking3.Size = 323;
 8005b12:	4bc0      	ldr	r3, [pc, #768]	@ (8005e14 <StructInit+0x3dc>)
 8005b14:	2244      	movs	r2, #68	@ 0x44
 8005b16:	32ff      	adds	r2, #255	@ 0xff
 8005b18:	605a      	str	r2, [r3, #4]
	youngWalking4.Body = *imgYoungWalking4;
 8005b1a:	4bc0      	ldr	r3, [pc, #768]	@ (8005e1c <StructInit+0x3e4>)
 8005b1c:	4ac0      	ldr	r2, [pc, #768]	@ (8005e20 <StructInit+0x3e8>)
 8005b1e:	601a      	str	r2, [r3, #0]
	youngWalking4.Size = 322;
 8005b20:	4bbe      	ldr	r3, [pc, #760]	@ (8005e1c <StructInit+0x3e4>)
 8005b22:	22a1      	movs	r2, #161	@ 0xa1
 8005b24:	0052      	lsls	r2, r2, #1
 8005b26:	605a      	str	r2, [r3, #4]
	youngWalking5.Body = *imgYoungWalking5;
 8005b28:	4bbe      	ldr	r3, [pc, #760]	@ (8005e24 <StructInit+0x3ec>)
 8005b2a:	4abf      	ldr	r2, [pc, #764]	@ (8005e28 <StructInit+0x3f0>)
 8005b2c:	601a      	str	r2, [r3, #0]
	youngWalking5.Size = 321;
 8005b2e:	4bbd      	ldr	r3, [pc, #756]	@ (8005e24 <StructInit+0x3ec>)
 8005b30:	2242      	movs	r2, #66	@ 0x42
 8005b32:	32ff      	adds	r2, #255	@ 0xff
 8005b34:	605a      	str	r2, [r3, #4]
	youngWalking6.Body = *imgYoungWalking6;
 8005b36:	4bbd      	ldr	r3, [pc, #756]	@ (8005e2c <StructInit+0x3f4>)
 8005b38:	4abd      	ldr	r2, [pc, #756]	@ (8005e30 <StructInit+0x3f8>)
 8005b3a:	601a      	str	r2, [r3, #0]
	youngWalking6.Size = 313;
 8005b3c:	4bbb      	ldr	r3, [pc, #748]	@ (8005e2c <StructInit+0x3f4>)
 8005b3e:	223a      	movs	r2, #58	@ 0x3a
 8005b40:	32ff      	adds	r2, #255	@ 0xff
 8005b42:	605a      	str	r2, [r3, #4]
	animYoungWalking[0] = youngWalking0;
 8005b44:	4bbb      	ldr	r3, [pc, #748]	@ (8005e34 <StructInit+0x3fc>)
 8005b46:	4aad      	ldr	r2, [pc, #692]	@ (8005dfc <StructInit+0x3c4>)
 8005b48:	ca03      	ldmia	r2!, {r0, r1}
 8005b4a:	c303      	stmia	r3!, {r0, r1}
	animYoungWalking[1] = youngWalking1;
 8005b4c:	4bb9      	ldr	r3, [pc, #740]	@ (8005e34 <StructInit+0x3fc>)
 8005b4e:	4aad      	ldr	r2, [pc, #692]	@ (8005e04 <StructInit+0x3cc>)
 8005b50:	3308      	adds	r3, #8
 8005b52:	ca03      	ldmia	r2!, {r0, r1}
 8005b54:	c303      	stmia	r3!, {r0, r1}
	animYoungWalking[2] = youngWalking2;
 8005b56:	4bb7      	ldr	r3, [pc, #732]	@ (8005e34 <StructInit+0x3fc>)
 8005b58:	4aac      	ldr	r2, [pc, #688]	@ (8005e0c <StructInit+0x3d4>)
 8005b5a:	3310      	adds	r3, #16
 8005b5c:	ca03      	ldmia	r2!, {r0, r1}
 8005b5e:	c303      	stmia	r3!, {r0, r1}
	animYoungWalking[3] = youngWalking3;
 8005b60:	4bb4      	ldr	r3, [pc, #720]	@ (8005e34 <StructInit+0x3fc>)
 8005b62:	4aac      	ldr	r2, [pc, #688]	@ (8005e14 <StructInit+0x3dc>)
 8005b64:	3318      	adds	r3, #24
 8005b66:	ca03      	ldmia	r2!, {r0, r1}
 8005b68:	c303      	stmia	r3!, {r0, r1}
	animYoungWalking[4] = youngWalking4;
 8005b6a:	4bb2      	ldr	r3, [pc, #712]	@ (8005e34 <StructInit+0x3fc>)
 8005b6c:	4aab      	ldr	r2, [pc, #684]	@ (8005e1c <StructInit+0x3e4>)
 8005b6e:	3320      	adds	r3, #32
 8005b70:	ca03      	ldmia	r2!, {r0, r1}
 8005b72:	c303      	stmia	r3!, {r0, r1}
	animYoungWalking[5] = youngWalking5;
 8005b74:	4baf      	ldr	r3, [pc, #700]	@ (8005e34 <StructInit+0x3fc>)
 8005b76:	4aab      	ldr	r2, [pc, #684]	@ (8005e24 <StructInit+0x3ec>)
 8005b78:	3328      	adds	r3, #40	@ 0x28
 8005b7a:	ca03      	ldmia	r2!, {r0, r1}
 8005b7c:	c303      	stmia	r3!, {r0, r1}
	animYoungWalking[6] = youngWalking6;
 8005b7e:	4bad      	ldr	r3, [pc, #692]	@ (8005e34 <StructInit+0x3fc>)
 8005b80:	4aaa      	ldr	r2, [pc, #680]	@ (8005e2c <StructInit+0x3f4>)
 8005b82:	3330      	adds	r3, #48	@ 0x30
 8005b84:	ca03      	ldmia	r2!, {r0, r1}
 8005b86:	c303      	stmia	r3!, {r0, r1}
	//ANIMATIONS FOR ADULT DRAGON
	adultSitting0.Body = *imgAdultSitting0;
 8005b88:	4bab      	ldr	r3, [pc, #684]	@ (8005e38 <StructInit+0x400>)
 8005b8a:	4aac      	ldr	r2, [pc, #688]	@ (8005e3c <StructInit+0x404>)
 8005b8c:	601a      	str	r2, [r3, #0]
	adultSitting0.Size = 481;
 8005b8e:	4baa      	ldr	r3, [pc, #680]	@ (8005e38 <StructInit+0x400>)
 8005b90:	22e2      	movs	r2, #226	@ 0xe2
 8005b92:	32ff      	adds	r2, #255	@ 0xff
 8005b94:	605a      	str	r2, [r3, #4]
	animAdultSitting[0] = adultSitting0;
 8005b96:	4baa      	ldr	r3, [pc, #680]	@ (8005e40 <StructInit+0x408>)
 8005b98:	4aa7      	ldr	r2, [pc, #668]	@ (8005e38 <StructInit+0x400>)
 8005b9a:	ca03      	ldmia	r2!, {r0, r1}
 8005b9c:	c303      	stmia	r3!, {r0, r1}
	//adultSitting1.Body = *imgAdultSitting1;
	//adultSitting1.Size = 479;
	//animAdultSitting[1] = adultSitting1;

	//walking
	adultWalking0.Body = *imgAdultWalking0;
 8005b9e:	4ba9      	ldr	r3, [pc, #676]	@ (8005e44 <StructInit+0x40c>)
 8005ba0:	4aa9      	ldr	r2, [pc, #676]	@ (8005e48 <StructInit+0x410>)
 8005ba2:	601a      	str	r2, [r3, #0]
	adultWalking0.Size = 568;
 8005ba4:	4ba7      	ldr	r3, [pc, #668]	@ (8005e44 <StructInit+0x40c>)
 8005ba6:	228e      	movs	r2, #142	@ 0x8e
 8005ba8:	0092      	lsls	r2, r2, #2
 8005baa:	605a      	str	r2, [r3, #4]
	animAdultWalking[0] = adultWalking0;
 8005bac:	4ba7      	ldr	r3, [pc, #668]	@ (8005e4c <StructInit+0x414>)
 8005bae:	4aa5      	ldr	r2, [pc, #660]	@ (8005e44 <StructInit+0x40c>)
 8005bb0:	ca03      	ldmia	r2!, {r0, r1}
 8005bb2:	c303      	stmia	r3!, {r0, r1}
	if ((*(__IO uint64_t*) (Address)) == (uint64_t) 0x12345678) {
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	681a      	ldr	r2, [r3, #0]
 8005bb8:	685b      	ldr	r3, [r3, #4]
 8005bba:	49a5      	ldr	r1, [pc, #660]	@ (8005e50 <StructInit+0x418>)
 8005bbc:	428a      	cmp	r2, r1
 8005bbe:	d000      	beq.n	8005bc2 <StructInit+0x18a>
 8005bc0:	e0a7      	b.n	8005d12 <StructInit+0x2da>
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d000      	beq.n	8005bc8 <StructInit+0x190>
 8005bc6:	e0a4      	b.n	8005d12 <StructInit+0x2da>
		Address += 8;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	3308      	adds	r3, #8
 8005bcc:	60fb      	str	r3, [r7, #12]
		game.allSteps = (unsigned int) (*(__IO uint64_t*) (Address));
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	681a      	ldr	r2, [r3, #0]
 8005bd2:	685b      	ldr	r3, [r3, #4]
 8005bd4:	0011      	movs	r1, r2
 8005bd6:	4a9f      	ldr	r2, [pc, #636]	@ (8005e54 <StructInit+0x41c>)
 8005bd8:	238c      	movs	r3, #140	@ 0x8c
 8005bda:	005b      	lsls	r3, r3, #1
 8005bdc:	50d1      	str	r1, [r2, r3]
		Address += 8;
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	3308      	adds	r3, #8
 8005be2:	60fb      	str	r3, [r7, #12]
		game.stepsToday = (unsigned int) (*(__IO uint64_t*) (Address));
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681a      	ldr	r2, [r3, #0]
 8005be8:	685b      	ldr	r3, [r3, #4]
 8005bea:	0011      	movs	r1, r2
 8005bec:	4a99      	ldr	r2, [pc, #612]	@ (8005e54 <StructInit+0x41c>)
 8005bee:	2390      	movs	r3, #144	@ 0x90
 8005bf0:	005b      	lsls	r3, r3, #1
 8005bf2:	50d1      	str	r1, [r2, r3]
		Address += 8;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	3308      	adds	r3, #8
 8005bf8:	60fb      	str	r3, [r7, #12]
		game.weeklySteps = (unsigned int) (*(__IO uint64_t*) (Address));
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	681a      	ldr	r2, [r3, #0]
 8005bfe:	685b      	ldr	r3, [r3, #4]
 8005c00:	0011      	movs	r1, r2
 8005c02:	4a94      	ldr	r2, [pc, #592]	@ (8005e54 <StructInit+0x41c>)
 8005c04:	238e      	movs	r3, #142	@ 0x8e
 8005c06:	005b      	lsls	r3, r3, #1
 8005c08:	50d1      	str	r1, [r2, r3]
		Address += 8;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	3308      	adds	r3, #8
 8005c0e:	60fb      	str	r3, [r7, #12]
		game.dailyGoal = (unsigned int) (*(__IO uint64_t*) (Address));
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	681a      	ldr	r2, [r3, #0]
 8005c14:	685b      	ldr	r3, [r3, #4]
 8005c16:	0011      	movs	r1, r2
 8005c18:	4a8e      	ldr	r2, [pc, #568]	@ (8005e54 <StructInit+0x41c>)
 8005c1a:	2392      	movs	r3, #146	@ 0x92
 8005c1c:	005b      	lsls	r3, r3, #1
 8005c1e:	50d1      	str	r1, [r2, r3]
		Address += 8;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	3308      	adds	r3, #8
 8005c24:	60fb      	str	r3, [r7, #12]
		game.weeklyGoal = game.dailyGoal*(game.evo+1);
 8005c26:	4a8b      	ldr	r2, [pc, #556]	@ (8005e54 <StructInit+0x41c>)
 8005c28:	2392      	movs	r3, #146	@ 0x92
 8005c2a:	005b      	lsls	r3, r3, #1
 8005c2c:	58d3      	ldr	r3, [r2, r3]
 8005c2e:	4a89      	ldr	r2, [pc, #548]	@ (8005e54 <StructInit+0x41c>)
 8005c30:	7c12      	ldrb	r2, [r2, #16]
 8005c32:	3201      	adds	r2, #1
 8005c34:	435a      	muls	r2, r3
 8005c36:	0011      	movs	r1, r2
 8005c38:	4a86      	ldr	r2, [pc, #536]	@ (8005e54 <StructInit+0x41c>)
 8005c3a:	2394      	movs	r3, #148	@ 0x94
 8005c3c:	005b      	lsls	r3, r3, #1
 8005c3e:	50d1      	str	r1, [r2, r3]
		Address += 8;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	3308      	adds	r3, #8
 8005c44:	60fb      	str	r3, [r7, #12]
		game.evo = (unsigned char) (*(__IO uint64_t*) (Address));
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681a      	ldr	r2, [r3, #0]
 8005c4a:	685b      	ldr	r3, [r3, #4]
 8005c4c:	b2d2      	uxtb	r2, r2
 8005c4e:	4b81      	ldr	r3, [pc, #516]	@ (8005e54 <StructInit+0x41c>)
 8005c50:	741a      	strb	r2, [r3, #16]
		Address += 8;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	3308      	adds	r3, #8
 8005c56:	60fb      	str	r3, [r7, #12]
		game.mood = (unsigned char) (*(__IO uint64_t*) (Address));
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681a      	ldr	r2, [r3, #0]
 8005c5c:	685b      	ldr	r3, [r3, #4]
 8005c5e:	b2d2      	uxtb	r2, r2
 8005c60:	4b7c      	ldr	r3, [pc, #496]	@ (8005e54 <StructInit+0x41c>)
 8005c62:	745a      	strb	r2, [r3, #17]
		Address += 8;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	3308      	adds	r3, #8
 8005c68:	60fb      	str	r3, [r7, #12]
		game.numLocations = (unsigned int) (*(__IO uint64_t*) (Address));
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	681a      	ldr	r2, [r3, #0]
 8005c6e:	685b      	ldr	r3, [r3, #4]
 8005c70:	4b78      	ldr	r3, [pc, #480]	@ (8005e54 <StructInit+0x41c>)
 8005c72:	615a      	str	r2, [r3, #20]
		for (int flashI = 0; flashI < 32; flashI++) {
 8005c74:	2300      	movs	r3, #0
 8005c76:	60bb      	str	r3, [r7, #8]
 8005c78:	e010      	b.n	8005c9c <StructInit+0x264>
			Address += 1;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	3301      	adds	r3, #1
 8005c7e:	60fb      	str	r3, [r7, #12]
			game.uid[flashI] = (char) (*(__IO uint8_t*) (Address));
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	781b      	ldrb	r3, [r3, #0]
 8005c84:	b2d8      	uxtb	r0, r3
 8005c86:	4973      	ldr	r1, [pc, #460]	@ (8005e54 <StructInit+0x41c>)
 8005c88:	2396      	movs	r3, #150	@ 0x96
 8005c8a:	005b      	lsls	r3, r3, #1
 8005c8c:	68ba      	ldr	r2, [r7, #8]
 8005c8e:	188a      	adds	r2, r1, r2
 8005c90:	18d3      	adds	r3, r2, r3
 8005c92:	1c02      	adds	r2, r0, #0
 8005c94:	701a      	strb	r2, [r3, #0]
		for (int flashI = 0; flashI < 32; flashI++) {
 8005c96:	68bb      	ldr	r3, [r7, #8]
 8005c98:	3301      	adds	r3, #1
 8005c9a:	60bb      	str	r3, [r7, #8]
 8005c9c:	68bb      	ldr	r3, [r7, #8]
 8005c9e:	2b1f      	cmp	r3, #31
 8005ca0:	ddeb      	ble.n	8005c7a <StructInit+0x242>
		}
		for (int flashI = 0; flashI < 32; flashI++) {
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	607b      	str	r3, [r7, #4]
 8005ca6:	e030      	b.n	8005d0a <StructInit+0x2d2>
			Address += 8;
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	3308      	adds	r3, #8
 8005cac:	60fb      	str	r3, [r7, #12]
			game.positions[flashI].lat =
					((float) ((int) (*(__IO uint64_t*) (Address)))) / 100000;
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681a      	ldr	r2, [r3, #0]
 8005cb2:	685b      	ldr	r3, [r3, #4]
 8005cb4:	0013      	movs	r3, r2
 8005cb6:	0018      	movs	r0, r3
 8005cb8:	f7fb fc6c 	bl	8001594 <__aeabi_i2f>
 8005cbc:	1c03      	adds	r3, r0, #0
 8005cbe:	4966      	ldr	r1, [pc, #408]	@ (8005e58 <StructInit+0x420>)
 8005cc0:	1c18      	adds	r0, r3, #0
 8005cc2:	f7fa ff7f 	bl	8000bc4 <__aeabi_fdiv>
 8005cc6:	1c03      	adds	r3, r0, #0
 8005cc8:	1c19      	adds	r1, r3, #0
			game.positions[flashI].lat =
 8005cca:	4b62      	ldr	r3, [pc, #392]	@ (8005e54 <StructInit+0x41c>)
 8005ccc:	687a      	ldr	r2, [r7, #4]
 8005cce:	3203      	adds	r2, #3
 8005cd0:	00d2      	lsls	r2, r2, #3
 8005cd2:	50d1      	str	r1, [r2, r3]
			Address += 8;
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	3308      	adds	r3, #8
 8005cd8:	60fb      	str	r3, [r7, #12]
			game.positions[flashI].lon =
					((float) ((int) (*(__IO uint64_t*) (Address)))) / 100000;
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	681a      	ldr	r2, [r3, #0]
 8005cde:	685b      	ldr	r3, [r3, #4]
 8005ce0:	0013      	movs	r3, r2
 8005ce2:	0018      	movs	r0, r3
 8005ce4:	f7fb fc56 	bl	8001594 <__aeabi_i2f>
 8005ce8:	1c03      	adds	r3, r0, #0
 8005cea:	495b      	ldr	r1, [pc, #364]	@ (8005e58 <StructInit+0x420>)
 8005cec:	1c18      	adds	r0, r3, #0
 8005cee:	f7fa ff69 	bl	8000bc4 <__aeabi_fdiv>
 8005cf2:	1c03      	adds	r3, r0, #0
 8005cf4:	1c19      	adds	r1, r3, #0
			game.positions[flashI].lon =
 8005cf6:	4a57      	ldr	r2, [pc, #348]	@ (8005e54 <StructInit+0x41c>)
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	3303      	adds	r3, #3
 8005cfc:	00db      	lsls	r3, r3, #3
 8005cfe:	18d3      	adds	r3, r2, r3
 8005d00:	3304      	adds	r3, #4
 8005d02:	6019      	str	r1, [r3, #0]
		for (int flashI = 0; flashI < 32; flashI++) {
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	3301      	adds	r3, #1
 8005d08:	607b      	str	r3, [r7, #4]
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2b1f      	cmp	r3, #31
 8005d0e:	ddcb      	ble.n	8005ca8 <StructInit+0x270>
		game.positions[0] = dummy;
		game.positions[1] = dummy;
		game.positions[2] = dummy;
		game.time.hours = 0;
	}
}
 8005d10:	e04b      	b.n	8005daa <StructInit+0x372>
		game.evo = 0;
 8005d12:	4b50      	ldr	r3, [pc, #320]	@ (8005e54 <StructInit+0x41c>)
 8005d14:	2200      	movs	r2, #0
 8005d16:	741a      	strb	r2, [r3, #16]
		game.uid[0] = 'h';
 8005d18:	4a4e      	ldr	r2, [pc, #312]	@ (8005e54 <StructInit+0x41c>)
 8005d1a:	2396      	movs	r3, #150	@ 0x96
 8005d1c:	005b      	lsls	r3, r3, #1
 8005d1e:	2168      	movs	r1, #104	@ 0x68
 8005d20:	54d1      	strb	r1, [r2, r3]
		game.uid[1] = 'i';
 8005d22:	4a4c      	ldr	r2, [pc, #304]	@ (8005e54 <StructInit+0x41c>)
 8005d24:	232e      	movs	r3, #46	@ 0x2e
 8005d26:	33ff      	adds	r3, #255	@ 0xff
 8005d28:	2169      	movs	r1, #105	@ 0x69
 8005d2a:	54d1      	strb	r1, [r2, r3]
		game.allSteps = 0;
 8005d2c:	4a49      	ldr	r2, [pc, #292]	@ (8005e54 <StructInit+0x41c>)
 8005d2e:	238c      	movs	r3, #140	@ 0x8c
 8005d30:	005b      	lsls	r3, r3, #1
 8005d32:	2100      	movs	r1, #0
 8005d34:	50d1      	str	r1, [r2, r3]
		game.mood = 1;
 8005d36:	4b47      	ldr	r3, [pc, #284]	@ (8005e54 <StructInit+0x41c>)
 8005d38:	2201      	movs	r2, #1
 8005d3a:	745a      	strb	r2, [r3, #17]
		game.numLocations = 3;
 8005d3c:	4b45      	ldr	r3, [pc, #276]	@ (8005e54 <StructInit+0x41c>)
 8005d3e:	2203      	movs	r2, #3
 8005d40:	615a      	str	r2, [r3, #20]
		game.stepsToday = 0;
 8005d42:	4a44      	ldr	r2, [pc, #272]	@ (8005e54 <StructInit+0x41c>)
 8005d44:	2390      	movs	r3, #144	@ 0x90
 8005d46:	005b      	lsls	r3, r3, #1
 8005d48:	2100      	movs	r1, #0
 8005d4a:	50d1      	str	r1, [r2, r3]
		game.weeklySteps = 0;
 8005d4c:	4a41      	ldr	r2, [pc, #260]	@ (8005e54 <StructInit+0x41c>)
 8005d4e:	238e      	movs	r3, #142	@ 0x8e
 8005d50:	005b      	lsls	r3, r3, #1
 8005d52:	2100      	movs	r1, #0
 8005d54:	50d1      	str	r1, [r2, r3]
		game.dailyGoal = 50;
 8005d56:	4a3f      	ldr	r2, [pc, #252]	@ (8005e54 <StructInit+0x41c>)
 8005d58:	2392      	movs	r3, #146	@ 0x92
 8005d5a:	005b      	lsls	r3, r3, #1
 8005d5c:	2132      	movs	r1, #50	@ 0x32
 8005d5e:	50d1      	str	r1, [r2, r3]
		game.weeklyGoal = game.dailyGoal*(game.evo+1);
 8005d60:	4a3c      	ldr	r2, [pc, #240]	@ (8005e54 <StructInit+0x41c>)
 8005d62:	2392      	movs	r3, #146	@ 0x92
 8005d64:	005b      	lsls	r3, r3, #1
 8005d66:	58d3      	ldr	r3, [r2, r3]
 8005d68:	4a3a      	ldr	r2, [pc, #232]	@ (8005e54 <StructInit+0x41c>)
 8005d6a:	7c12      	ldrb	r2, [r2, #16]
 8005d6c:	3201      	adds	r2, #1
 8005d6e:	435a      	muls	r2, r3
 8005d70:	0011      	movs	r1, r2
 8005d72:	4a38      	ldr	r2, [pc, #224]	@ (8005e54 <StructInit+0x41c>)
 8005d74:	2394      	movs	r3, #148	@ 0x94
 8005d76:	005b      	lsls	r3, r3, #1
 8005d78:	50d1      	str	r1, [r2, r3]
		dummy.lat = 12.34567;
 8005d7a:	4b38      	ldr	r3, [pc, #224]	@ (8005e5c <StructInit+0x424>)
 8005d7c:	4a38      	ldr	r2, [pc, #224]	@ (8005e60 <StructInit+0x428>)
 8005d7e:	601a      	str	r2, [r3, #0]
		dummy.lon = -89.10111;
 8005d80:	4b36      	ldr	r3, [pc, #216]	@ (8005e5c <StructInit+0x424>)
 8005d82:	4a38      	ldr	r2, [pc, #224]	@ (8005e64 <StructInit+0x42c>)
 8005d84:	605a      	str	r2, [r3, #4]
		game.positions[0] = dummy;
 8005d86:	4b33      	ldr	r3, [pc, #204]	@ (8005e54 <StructInit+0x41c>)
 8005d88:	4a34      	ldr	r2, [pc, #208]	@ (8005e5c <StructInit+0x424>)
 8005d8a:	3318      	adds	r3, #24
 8005d8c:	ca03      	ldmia	r2!, {r0, r1}
 8005d8e:	c303      	stmia	r3!, {r0, r1}
		game.positions[1] = dummy;
 8005d90:	4b30      	ldr	r3, [pc, #192]	@ (8005e54 <StructInit+0x41c>)
 8005d92:	4a32      	ldr	r2, [pc, #200]	@ (8005e5c <StructInit+0x424>)
 8005d94:	3320      	adds	r3, #32
 8005d96:	ca03      	ldmia	r2!, {r0, r1}
 8005d98:	c303      	stmia	r3!, {r0, r1}
		game.positions[2] = dummy;
 8005d9a:	4b2e      	ldr	r3, [pc, #184]	@ (8005e54 <StructInit+0x41c>)
 8005d9c:	4a2f      	ldr	r2, [pc, #188]	@ (8005e5c <StructInit+0x424>)
 8005d9e:	3328      	adds	r3, #40	@ 0x28
 8005da0:	ca03      	ldmia	r2!, {r0, r1}
 8005da2:	c303      	stmia	r3!, {r0, r1}
		game.time.hours = 0;
 8005da4:	4b2b      	ldr	r3, [pc, #172]	@ (8005e54 <StructInit+0x41c>)
 8005da6:	2200      	movs	r2, #0
 8005da8:	601a      	str	r2, [r3, #0]
}
 8005daa:	46c0      	nop			@ (mov r8, r8)
 8005dac:	46bd      	mov	sp, r7
 8005dae:	b004      	add	sp, #16
 8005db0:	bd80      	pop	{r7, pc}
 8005db2:	46c0      	nop			@ (mov r8, r8)
 8005db4:	200061e8 	.word	0x200061e8
 8005db8:	0803f800 	.word	0x0803f800
 8005dbc:	20005148 	.word	0x20005148
 8005dc0:	20000014 	.word	0x20000014
 8005dc4:	20005170 	.word	0x20005170
 8005dc8:	20005150 	.word	0x20005150
 8005dcc:	2000039c 	.word	0x2000039c
 8005dd0:	20005158 	.word	0x20005158
 8005dd4:	20000728 	.word	0x20000728
 8005dd8:	20005160 	.word	0x20005160
 8005ddc:	20000a9c 	.word	0x20000a9c
 8005de0:	20005168 	.word	0x20005168
 8005de4:	20000e00 	.word	0x20000e00
 8005de8:	20005198 	.word	0x20005198
 8005dec:	20003440 	.word	0x20003440
 8005df0:	200051a0 	.word	0x200051a0
 8005df4:	2000390c 	.word	0x2000390c
 8005df8:	200051a8 	.word	0x200051a8
 8005dfc:	200050d8 	.word	0x200050d8
 8005e00:	20001174 	.word	0x20001174
 8005e04:	200050e0 	.word	0x200050e0
 8005e08:	20001654 	.word	0x20001654
 8005e0c:	200050e8 	.word	0x200050e8
 8005e10:	20001b3c 	.word	0x20001b3c
 8005e14:	200050f0 	.word	0x200050f0
 8005e18:	20002044 	.word	0x20002044
 8005e1c:	200050f8 	.word	0x200050f8
 8005e20:	20002550 	.word	0x20002550
 8005e24:	20005100 	.word	0x20005100
 8005e28:	20002a58 	.word	0x20002a58
 8005e2c:	20005108 	.word	0x20005108
 8005e30:	20002f5c 	.word	0x20002f5c
 8005e34:	20005110 	.word	0x20005110
 8005e38:	200051b8 	.word	0x200051b8
 8005e3c:	20003dd0 	.word	0x20003dd0
 8005e40:	200051c0 	.word	0x200051c0
 8005e44:	200051d0 	.word	0x200051d0
 8005e48:	20004554 	.word	0x20004554
 8005e4c:	200051d8 	.word	0x200051d8
 8005e50:	12345678 	.word	0x12345678
 8005e54:	20005214 	.word	0x20005214
 8005e58:	47c35000 	.word	0x47c35000
 8005e5c:	20005360 	.word	0x20005360
 8005e60:	414587dd 	.word	0x414587dd
 8005e64:	c2b233c5 	.word	0xc2b233c5

08005e68 <Evolve>:
//Method for displaying the evolution animation
void Evolve() {
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	af00      	add	r7, sp, #0
	if (game.evo < 2)
 8005e6c:	4b0a      	ldr	r3, [pc, #40]	@ (8005e98 <Evolve+0x30>)
 8005e6e:	7c1b      	ldrb	r3, [r3, #16]
 8005e70:	2b01      	cmp	r3, #1
 8005e72:	d80d      	bhi.n	8005e90 <Evolve+0x28>
	{
		effect = Evolution;
 8005e74:	4b09      	ldr	r3, [pc, #36]	@ (8005e9c <Evolve+0x34>)
 8005e76:	2206      	movs	r2, #6
 8005e78:	701a      	strb	r2, [r3, #0]
		PlayEffect(effect);
 8005e7a:	4b08      	ldr	r3, [pc, #32]	@ (8005e9c <Evolve+0x34>)
 8005e7c:	781b      	ldrb	r3, [r3, #0]
 8005e7e:	0018      	movs	r0, r3
 8005e80:	f7ff fc38 	bl	80056f4 <PlayEffect>
		game.evo += 1;
 8005e84:	4b04      	ldr	r3, [pc, #16]	@ (8005e98 <Evolve+0x30>)
 8005e86:	7c1b      	ldrb	r3, [r3, #16]
 8005e88:	3301      	adds	r3, #1
 8005e8a:	b2da      	uxtb	r2, r3
 8005e8c:	4b02      	ldr	r3, [pc, #8]	@ (8005e98 <Evolve+0x30>)
 8005e8e:	741a      	strb	r2, [r3, #16]
	}
}
 8005e90:	46c0      	nop			@ (mov r8, r8)
 8005e92:	46bd      	mov	sp, r7
 8005e94:	bd80      	pop	{r7, pc}
 8005e96:	46c0      	nop			@ (mov r8, r8)
 8005e98:	20005214 	.word	0x20005214
 8005e9c:	200050d0 	.word	0x200050d0

08005ea0 <FlashErase>:
void FlashErase() {
 8005ea0:	b590      	push	{r4, r7, lr}
 8005ea2:	b087      	sub	sp, #28
 8005ea4:	af00      	add	r7, sp, #0
	FLASH_EraseInitTypeDef tryit;
	tryit.Banks = FLASH_BANK_1;
 8005ea6:	2408      	movs	r4, #8
 8005ea8:	193b      	adds	r3, r7, r4
 8005eaa:	2204      	movs	r2, #4
 8005eac:	605a      	str	r2, [r3, #4]
	tryit.NbPages = 1;
 8005eae:	193b      	adds	r3, r7, r4
 8005eb0:	2201      	movs	r2, #1
 8005eb2:	60da      	str	r2, [r3, #12]
	tryit.Page = 127;
 8005eb4:	193b      	adds	r3, r7, r4
 8005eb6:	227f      	movs	r2, #127	@ 0x7f
 8005eb8:	609a      	str	r2, [r3, #8]
	tryit.TypeErase = FLASH_TYPEERASE_PAGES;
 8005eba:	193b      	adds	r3, r7, r4
 8005ebc:	2202      	movs	r2, #2
 8005ebe:	601a      	str	r2, [r3, #0]
	uint32_t pgerror;
	HAL_FLASH_Unlock();
 8005ec0:	f002 ff92 	bl	8008de8 <HAL_FLASH_Unlock>
	HAL_FLASHEx_Erase(&tryit, &pgerror);
 8005ec4:	1d3a      	adds	r2, r7, #4
 8005ec6:	193b      	adds	r3, r7, r4
 8005ec8:	0011      	movs	r1, r2
 8005eca:	0018      	movs	r0, r3
 8005ecc:	f003 f840 	bl	8008f50 <HAL_FLASHEx_Erase>
	HAL_FLASH_Lock();
 8005ed0:	f002 ffae 	bl	8008e30 <HAL_FLASH_Lock>
}
 8005ed4:	46c0      	nop			@ (mov r8, r8)
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	b007      	add	sp, #28
 8005eda:	bd90      	pop	{r4, r7, pc}

08005edc <FlashWrite>:
void FlashWrite() {
 8005edc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005ede:	4cce      	ldr	r4, [pc, #824]	@ (8006218 <FlashWrite+0x33c>)
 8005ee0:	44a5      	add	sp, r4
 8005ee2:	af00      	add	r7, sp, #0
	uint32_t Address = 0x0803F800;
 8005ee4:	4bcd      	ldr	r3, [pc, #820]	@ (800621c <FlashWrite+0x340>)
 8005ee6:	4cce      	ldr	r4, [pc, #824]	@ (8006220 <FlashWrite+0x344>)
 8005ee8:	2140      	movs	r1, #64	@ 0x40
 8005eea:	1862      	adds	r2, r4, r1
 8005eec:	19d2      	adds	r2, r2, r7
 8005eee:	6013      	str	r3, [r2, #0]
	uint8_t flashBuffer[496] = "I am the very model of a modern major general.";
 8005ef0:	4bcc      	ldr	r3, [pc, #816]	@ (8006224 <FlashWrite+0x348>)
 8005ef2:	48cd      	ldr	r0, [pc, #820]	@ (8006228 <FlashWrite+0x34c>)
 8005ef4:	181b      	adds	r3, r3, r0
 8005ef6:	187a      	adds	r2, r7, r1
 8005ef8:	189c      	adds	r4, r3, r2
 8005efa:	4bcc      	ldr	r3, [pc, #816]	@ (800622c <FlashWrite+0x350>)
 8005efc:	0020      	movs	r0, r4
 8005efe:	0019      	movs	r1, r3
 8005f00:	232f      	movs	r3, #47	@ 0x2f
 8005f02:	001a      	movs	r2, r3
 8005f04:	f009 fae3 	bl	800f4ce <memcpy>
 8005f08:	232f      	movs	r3, #47	@ 0x2f
 8005f0a:	18e0      	adds	r0, r4, r3
 8005f0c:	23c2      	movs	r3, #194	@ 0xc2
 8005f0e:	33ff      	adds	r3, #255	@ 0xff
 8005f10:	001a      	movs	r2, r3
 8005f12:	2100      	movs	r1, #0
 8005f14:	f009 fa46 	bl	800f3a4 <memset>
	uint64_t flashTestBuffer[496];
	uint64_t xyz = 0;
 8005f18:	2200      	movs	r2, #0
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	49c4      	ldr	r1, [pc, #784]	@ (8006230 <FlashWrite+0x354>)
 8005f1e:	2040      	movs	r0, #64	@ 0x40
 8005f20:	1809      	adds	r1, r1, r0
 8005f22:	19c9      	adds	r1, r1, r7
 8005f24:	600a      	str	r2, [r1, #0]
 8005f26:	604b      	str	r3, [r1, #4]
	int chunkI = 8;
 8005f28:	2308      	movs	r3, #8
 8005f2a:	4ac2      	ldr	r2, [pc, #776]	@ (8006234 <FlashWrite+0x358>)
 8005f2c:	0001      	movs	r1, r0
 8005f2e:	1852      	adds	r2, r2, r1
 8005f30:	19d2      	adds	r2, r2, r7
 8005f32:	6013      	str	r3, [r2, #0]

	FLASH_EraseInitTypeDef tryit;
	tryit.Banks = FLASH_BANK_1;
 8005f34:	4bc0      	ldr	r3, [pc, #768]	@ (8006238 <FlashWrite+0x35c>)
 8005f36:	48bc      	ldr	r0, [pc, #752]	@ (8006228 <FlashWrite+0x34c>)
 8005f38:	181b      	adds	r3, r3, r0
 8005f3a:	187a      	adds	r2, r7, r1
 8005f3c:	189a      	adds	r2, r3, r2
 8005f3e:	2304      	movs	r3, #4
 8005f40:	6053      	str	r3, [r2, #4]
	tryit.NbPages = 1;
 8005f42:	4bbd      	ldr	r3, [pc, #756]	@ (8006238 <FlashWrite+0x35c>)
 8005f44:	181b      	adds	r3, r3, r0
 8005f46:	187a      	adds	r2, r7, r1
 8005f48:	189a      	adds	r2, r3, r2
 8005f4a:	2301      	movs	r3, #1
 8005f4c:	60d3      	str	r3, [r2, #12]
	tryit.Page = 127;
 8005f4e:	4bba      	ldr	r3, [pc, #744]	@ (8006238 <FlashWrite+0x35c>)
 8005f50:	181b      	adds	r3, r3, r0
 8005f52:	187a      	adds	r2, r7, r1
 8005f54:	189a      	adds	r2, r3, r2
 8005f56:	237f      	movs	r3, #127	@ 0x7f
 8005f58:	6093      	str	r3, [r2, #8]
	tryit.TypeErase = FLASH_TYPEERASE_PAGES;
 8005f5a:	4bb7      	ldr	r3, [pc, #732]	@ (8006238 <FlashWrite+0x35c>)
 8005f5c:	181b      	adds	r3, r3, r0
 8005f5e:	000c      	movs	r4, r1
 8005f60:	187a      	adds	r2, r7, r1
 8005f62:	189a      	adds	r2, r3, r2
 8005f64:	2302      	movs	r3, #2
 8005f66:	6013      	str	r3, [r2, #0]
	uint32_t pgerror;
	HAL_FLASH_Unlock();
 8005f68:	f002 ff3e 	bl	8008de8 <HAL_FLASH_Unlock>
	HAL_FLASHEx_Erase(&tryit, &pgerror);
 8005f6c:	2344      	movs	r3, #68	@ 0x44
 8005f6e:	18fa      	adds	r2, r7, r3
 8005f70:	2308      	movs	r3, #8
 8005f72:	191b      	adds	r3, r3, r4
 8005f74:	19db      	adds	r3, r3, r7
 8005f76:	0011      	movs	r1, r2
 8005f78:	0018      	movs	r0, r3
 8005f7a:	f002 ffe9 	bl	8008f50 <HAL_FLASHEx_Erase>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
 8005f7e:	4aaf      	ldr	r2, [pc, #700]	@ (800623c <FlashWrite+0x360>)
 8005f80:	2300      	movs	r3, #0
 8005f82:	4ca7      	ldr	r4, [pc, #668]	@ (8006220 <FlashWrite+0x344>)
 8005f84:	2040      	movs	r0, #64	@ 0x40
 8005f86:	1821      	adds	r1, r4, r0
 8005f88:	19c9      	adds	r1, r1, r7
 8005f8a:	6809      	ldr	r1, [r1, #0]
 8005f8c:	2001      	movs	r0, #1
 8005f8e:	f002 fedd 	bl	8008d4c <HAL_FLASH_Program>
			(uint64_t) 0x12345678);
	Address += 8;
 8005f92:	0021      	movs	r1, r4
 8005f94:	2040      	movs	r0, #64	@ 0x40
 8005f96:	180b      	adds	r3, r1, r0
 8005f98:	19db      	adds	r3, r3, r7
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	3308      	adds	r3, #8
 8005f9e:	180a      	adds	r2, r1, r0
 8005fa0:	19d2      	adds	r2, r2, r7
 8005fa2:	6013      	str	r3, [r2, #0]
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
			(uint64_t) game.allSteps);
 8005fa4:	4aa6      	ldr	r2, [pc, #664]	@ (8006240 <FlashWrite+0x364>)
 8005fa6:	238c      	movs	r3, #140	@ 0x8c
 8005fa8:	005b      	lsls	r3, r3, #1
 8005faa:	58d3      	ldr	r3, [r2, r3]
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
 8005fac:	001d      	movs	r5, r3
 8005fae:	2300      	movs	r3, #0
 8005fb0:	001e      	movs	r6, r3
 8005fb2:	000c      	movs	r4, r1
 8005fb4:	180b      	adds	r3, r1, r0
 8005fb6:	19db      	adds	r3, r3, r7
 8005fb8:	6819      	ldr	r1, [r3, #0]
 8005fba:	002a      	movs	r2, r5
 8005fbc:	0033      	movs	r3, r6
 8005fbe:	2001      	movs	r0, #1
 8005fc0:	f002 fec4 	bl	8008d4c <HAL_FLASH_Program>
	Address += 8;
 8005fc4:	0021      	movs	r1, r4
 8005fc6:	2040      	movs	r0, #64	@ 0x40
 8005fc8:	180b      	adds	r3, r1, r0
 8005fca:	19db      	adds	r3, r3, r7
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	3308      	adds	r3, #8
 8005fd0:	180a      	adds	r2, r1, r0
 8005fd2:	19d2      	adds	r2, r2, r7
 8005fd4:	6013      	str	r3, [r2, #0]
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
			(uint64_t) game.stepsToday);
 8005fd6:	4a9a      	ldr	r2, [pc, #616]	@ (8006240 <FlashWrite+0x364>)
 8005fd8:	2390      	movs	r3, #144	@ 0x90
 8005fda:	005b      	lsls	r3, r3, #1
 8005fdc:	58d3      	ldr	r3, [r2, r3]
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
 8005fde:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005fe4:	000c      	movs	r4, r1
 8005fe6:	0005      	movs	r5, r0
 8005fe8:	180b      	adds	r3, r1, r0
 8005fea:	19db      	adds	r3, r3, r7
 8005fec:	6819      	ldr	r1, [r3, #0]
 8005fee:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005ff0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ff2:	2001      	movs	r0, #1
 8005ff4:	f002 feaa 	bl	8008d4c <HAL_FLASH_Program>
	Address += 8;
 8005ff8:	0021      	movs	r1, r4
 8005ffa:	0028      	movs	r0, r5
 8005ffc:	180b      	adds	r3, r1, r0
 8005ffe:	19db      	adds	r3, r3, r7
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	3308      	adds	r3, #8
 8006004:	180a      	adds	r2, r1, r0
 8006006:	19d2      	adds	r2, r2, r7
 8006008:	6013      	str	r3, [r2, #0]
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
			(uint64_t) game.weeklySteps);
 800600a:	4a8d      	ldr	r2, [pc, #564]	@ (8006240 <FlashWrite+0x364>)
 800600c:	238e      	movs	r3, #142	@ 0x8e
 800600e:	005b      	lsls	r3, r3, #1
 8006010:	58d3      	ldr	r3, [r2, r3]
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
 8006012:	633b      	str	r3, [r7, #48]	@ 0x30
 8006014:	2300      	movs	r3, #0
 8006016:	637b      	str	r3, [r7, #52]	@ 0x34
 8006018:	000c      	movs	r4, r1
 800601a:	0005      	movs	r5, r0
 800601c:	180b      	adds	r3, r1, r0
 800601e:	19db      	adds	r3, r3, r7
 8006020:	6819      	ldr	r1, [r3, #0]
 8006022:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006024:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006026:	2001      	movs	r0, #1
 8006028:	f002 fe90 	bl	8008d4c <HAL_FLASH_Program>
	Address += 8;
 800602c:	0021      	movs	r1, r4
 800602e:	0028      	movs	r0, r5
 8006030:	180b      	adds	r3, r1, r0
 8006032:	19db      	adds	r3, r3, r7
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	3308      	adds	r3, #8
 8006038:	180a      	adds	r2, r1, r0
 800603a:	19d2      	adds	r2, r2, r7
 800603c:	6013      	str	r3, [r2, #0]
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
			(uint64_t) game.dailyGoal);
 800603e:	4a80      	ldr	r2, [pc, #512]	@ (8006240 <FlashWrite+0x364>)
 8006040:	2392      	movs	r3, #146	@ 0x92
 8006042:	005b      	lsls	r3, r3, #1
 8006044:	58d3      	ldr	r3, [r2, r3]
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
 8006046:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006048:	2300      	movs	r3, #0
 800604a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800604c:	000c      	movs	r4, r1
 800604e:	0005      	movs	r5, r0
 8006050:	180b      	adds	r3, r1, r0
 8006052:	19db      	adds	r3, r3, r7
 8006054:	6819      	ldr	r1, [r3, #0]
 8006056:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006058:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800605a:	2001      	movs	r0, #1
 800605c:	f002 fe76 	bl	8008d4c <HAL_FLASH_Program>
	Address += 8;
 8006060:	0021      	movs	r1, r4
 8006062:	0028      	movs	r0, r5
 8006064:	180b      	adds	r3, r1, r0
 8006066:	19db      	adds	r3, r3, r7
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	3308      	adds	r3, #8
 800606c:	180a      	adds	r2, r1, r0
 800606e:	19d2      	adds	r2, r2, r7
 8006070:	6013      	str	r3, [r2, #0]
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
			(uint64_t) game.weeklyGoal);
 8006072:	4a73      	ldr	r2, [pc, #460]	@ (8006240 <FlashWrite+0x364>)
 8006074:	2394      	movs	r3, #148	@ 0x94
 8006076:	005b      	lsls	r3, r3, #1
 8006078:	58d3      	ldr	r3, [r2, r3]
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
 800607a:	623b      	str	r3, [r7, #32]
 800607c:	2300      	movs	r3, #0
 800607e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006080:	000c      	movs	r4, r1
 8006082:	0005      	movs	r5, r0
 8006084:	180b      	adds	r3, r1, r0
 8006086:	19db      	adds	r3, r3, r7
 8006088:	6819      	ldr	r1, [r3, #0]
 800608a:	6a3a      	ldr	r2, [r7, #32]
 800608c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800608e:	2001      	movs	r0, #1
 8006090:	f002 fe5c 	bl	8008d4c <HAL_FLASH_Program>
	Address += 8;
 8006094:	0022      	movs	r2, r4
 8006096:	0028      	movs	r0, r5
 8006098:	1813      	adds	r3, r2, r0
 800609a:	19db      	adds	r3, r3, r7
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	3308      	adds	r3, #8
 80060a0:	1811      	adds	r1, r2, r0
 80060a2:	19c9      	adds	r1, r1, r7
 80060a4:	600b      	str	r3, [r1, #0]
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
			(uint64_t) game.evo);
 80060a6:	4b66      	ldr	r3, [pc, #408]	@ (8006240 <FlashWrite+0x364>)
 80060a8:	7c1b      	ldrb	r3, [r3, #16]
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
 80060aa:	61bb      	str	r3, [r7, #24]
 80060ac:	2300      	movs	r3, #0
 80060ae:	61fb      	str	r3, [r7, #28]
 80060b0:	0014      	movs	r4, r2
 80060b2:	0005      	movs	r5, r0
 80060b4:	1813      	adds	r3, r2, r0
 80060b6:	19db      	adds	r3, r3, r7
 80060b8:	6819      	ldr	r1, [r3, #0]
 80060ba:	69ba      	ldr	r2, [r7, #24]
 80060bc:	69fb      	ldr	r3, [r7, #28]
 80060be:	2001      	movs	r0, #1
 80060c0:	f002 fe44 	bl	8008d4c <HAL_FLASH_Program>
	Address += 8;
 80060c4:	0022      	movs	r2, r4
 80060c6:	0028      	movs	r0, r5
 80060c8:	1813      	adds	r3, r2, r0
 80060ca:	19db      	adds	r3, r3, r7
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	3308      	adds	r3, #8
 80060d0:	1811      	adds	r1, r2, r0
 80060d2:	19c9      	adds	r1, r1, r7
 80060d4:	600b      	str	r3, [r1, #0]
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
			(uint64_t) game.mood);
 80060d6:	4b5a      	ldr	r3, [pc, #360]	@ (8006240 <FlashWrite+0x364>)
 80060d8:	7c5b      	ldrb	r3, [r3, #17]
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
 80060da:	613b      	str	r3, [r7, #16]
 80060dc:	2300      	movs	r3, #0
 80060de:	617b      	str	r3, [r7, #20]
 80060e0:	0014      	movs	r4, r2
 80060e2:	0005      	movs	r5, r0
 80060e4:	1813      	adds	r3, r2, r0
 80060e6:	19db      	adds	r3, r3, r7
 80060e8:	6819      	ldr	r1, [r3, #0]
 80060ea:	693a      	ldr	r2, [r7, #16]
 80060ec:	697b      	ldr	r3, [r7, #20]
 80060ee:	2001      	movs	r0, #1
 80060f0:	f002 fe2c 	bl	8008d4c <HAL_FLASH_Program>
	Address += 8;
 80060f4:	0022      	movs	r2, r4
 80060f6:	0028      	movs	r0, r5
 80060f8:	1813      	adds	r3, r2, r0
 80060fa:	19db      	adds	r3, r3, r7
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	3308      	adds	r3, #8
 8006100:	1811      	adds	r1, r2, r0
 8006102:	19c9      	adds	r1, r1, r7
 8006104:	600b      	str	r3, [r1, #0]
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
			(uint64_t) game.numLocations);
 8006106:	4b4e      	ldr	r3, [pc, #312]	@ (8006240 <FlashWrite+0x364>)
 8006108:	695b      	ldr	r3, [r3, #20]
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
 800610a:	60bb      	str	r3, [r7, #8]
 800610c:	2300      	movs	r3, #0
 800610e:	60fb      	str	r3, [r7, #12]
 8006110:	0014      	movs	r4, r2
 8006112:	0005      	movs	r5, r0
 8006114:	1813      	adds	r3, r2, r0
 8006116:	19db      	adds	r3, r3, r7
 8006118:	6819      	ldr	r1, [r3, #0]
 800611a:	68ba      	ldr	r2, [r7, #8]
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	2001      	movs	r0, #1
 8006120:	f002 fe14 	bl	8008d4c <HAL_FLASH_Program>
	Address += 8;
 8006124:	0022      	movs	r2, r4
 8006126:	0028      	movs	r0, r5
 8006128:	1813      	adds	r3, r2, r0
 800612a:	19db      	adds	r3, r3, r7
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	3308      	adds	r3, #8
 8006130:	1812      	adds	r2, r2, r0
 8006132:	19d2      	adds	r2, r2, r7
 8006134:	6013      	str	r3, [r2, #0]
	for (int flashI = 0; flashI < 32; flashI++) {
 8006136:	2300      	movs	r3, #0
 8006138:	4a42      	ldr	r2, [pc, #264]	@ (8006244 <FlashWrite+0x368>)
 800613a:	1812      	adds	r2, r2, r0
 800613c:	19d2      	adds	r2, r2, r7
 800613e:	6013      	str	r3, [r2, #0]
 8006140:	e05c      	b.n	80061fc <FlashWrite+0x320>
		xyz += (game.uid[flashI]) << ((8 - (chunkI)) * 8);
 8006142:	493f      	ldr	r1, [pc, #252]	@ (8006240 <FlashWrite+0x364>)
 8006144:	2396      	movs	r3, #150	@ 0x96
 8006146:	005b      	lsls	r3, r3, #1
 8006148:	4a3e      	ldr	r2, [pc, #248]	@ (8006244 <FlashWrite+0x368>)
 800614a:	2040      	movs	r0, #64	@ 0x40
 800614c:	1812      	adds	r2, r2, r0
 800614e:	19d2      	adds	r2, r2, r7
 8006150:	6812      	ldr	r2, [r2, #0]
 8006152:	188a      	adds	r2, r1, r2
 8006154:	18d3      	adds	r3, r2, r3
 8006156:	781b      	ldrb	r3, [r3, #0]
 8006158:	0019      	movs	r1, r3
 800615a:	4c36      	ldr	r4, [pc, #216]	@ (8006234 <FlashWrite+0x358>)
 800615c:	1823      	adds	r3, r4, r0
 800615e:	19db      	adds	r3, r3, r7
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	2208      	movs	r2, #8
 8006164:	1ad3      	subs	r3, r2, r3
 8006166:	00db      	lsls	r3, r3, #3
 8006168:	4099      	lsls	r1, r3
 800616a:	000b      	movs	r3, r1
 800616c:	603b      	str	r3, [r7, #0]
 800616e:	17db      	asrs	r3, r3, #31
 8006170:	607b      	str	r3, [r7, #4]
 8006172:	4d2f      	ldr	r5, [pc, #188]	@ (8006230 <FlashWrite+0x354>)
 8006174:	0006      	movs	r6, r0
 8006176:	182b      	adds	r3, r5, r0
 8006178:	19db      	adds	r3, r3, r7
 800617a:	681a      	ldr	r2, [r3, #0]
 800617c:	685b      	ldr	r3, [r3, #4]
 800617e:	6838      	ldr	r0, [r7, #0]
 8006180:	6879      	ldr	r1, [r7, #4]
 8006182:	1812      	adds	r2, r2, r0
 8006184:	414b      	adcs	r3, r1
 8006186:	0029      	movs	r1, r5
 8006188:	1988      	adds	r0, r1, r6
 800618a:	19c0      	adds	r0, r0, r7
 800618c:	6002      	str	r2, [r0, #0]
 800618e:	6043      	str	r3, [r0, #4]
		if (--chunkI == 0) {
 8006190:	0030      	movs	r0, r6
 8006192:	19a3      	adds	r3, r4, r6
 8006194:	19db      	adds	r3, r3, r7
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	3b01      	subs	r3, #1
 800619a:	1822      	adds	r2, r4, r0
 800619c:	19d2      	adds	r2, r2, r7
 800619e:	6013      	str	r3, [r2, #0]
 80061a0:	1823      	adds	r3, r4, r0
 80061a2:	19db      	adds	r3, r3, r7
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d11f      	bne.n	80061ea <FlashWrite+0x30e>
			HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address, xyz);
 80061aa:	000d      	movs	r5, r1
 80061ac:	180b      	adds	r3, r1, r0
 80061ae:	19db      	adds	r3, r3, r7
 80061b0:	681a      	ldr	r2, [r3, #0]
 80061b2:	685b      	ldr	r3, [r3, #4]
 80061b4:	4e1a      	ldr	r6, [pc, #104]	@ (8006220 <FlashWrite+0x344>)
 80061b6:	1831      	adds	r1, r6, r0
 80061b8:	19c9      	adds	r1, r1, r7
 80061ba:	6809      	ldr	r1, [r1, #0]
 80061bc:	2001      	movs	r0, #1
 80061be:	f002 fdc5 	bl	8008d4c <HAL_FLASH_Program>
			chunkI = 8;
 80061c2:	2308      	movs	r3, #8
 80061c4:	2140      	movs	r1, #64	@ 0x40
 80061c6:	1862      	adds	r2, r4, r1
 80061c8:	19d2      	adds	r2, r2, r7
 80061ca:	6013      	str	r3, [r2, #0]
			xyz = 0;
 80061cc:	2200      	movs	r2, #0
 80061ce:	2300      	movs	r3, #0
 80061d0:	0008      	movs	r0, r1
 80061d2:	1869      	adds	r1, r5, r1
 80061d4:	19c9      	adds	r1, r1, r7
 80061d6:	600a      	str	r2, [r1, #0]
 80061d8:	604b      	str	r3, [r1, #4]
			Address += 8;
 80061da:	0002      	movs	r2, r0
 80061dc:	18b3      	adds	r3, r6, r2
 80061de:	19db      	adds	r3, r3, r7
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	3308      	adds	r3, #8
 80061e4:	18b2      	adds	r2, r6, r2
 80061e6:	19d2      	adds	r2, r2, r7
 80061e8:	6013      	str	r3, [r2, #0]
	for (int flashI = 0; flashI < 32; flashI++) {
 80061ea:	4a16      	ldr	r2, [pc, #88]	@ (8006244 <FlashWrite+0x368>)
 80061ec:	2140      	movs	r1, #64	@ 0x40
 80061ee:	1853      	adds	r3, r2, r1
 80061f0:	19db      	adds	r3, r3, r7
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	3301      	adds	r3, #1
 80061f6:	1852      	adds	r2, r2, r1
 80061f8:	19d2      	adds	r2, r2, r7
 80061fa:	6013      	str	r3, [r2, #0]
 80061fc:	4b11      	ldr	r3, [pc, #68]	@ (8006244 <FlashWrite+0x368>)
 80061fe:	2140      	movs	r1, #64	@ 0x40
 8006200:	185b      	adds	r3, r3, r1
 8006202:	19db      	adds	r3, r3, r7
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	2b1f      	cmp	r3, #31
 8006208:	dd9b      	ble.n	8006142 <FlashWrite+0x266>
		}
	}
	for (int flashI = 0; flashI < 32; flashI++) {
 800620a:	2300      	movs	r3, #0
 800620c:	4a0e      	ldr	r2, [pc, #56]	@ (8006248 <FlashWrite+0x36c>)
 800620e:	1852      	adds	r2, r2, r1
 8006210:	19d2      	adds	r2, r2, r7
 8006212:	6013      	str	r3, [r2, #0]
 8006214:	e065      	b.n	80062e2 <FlashWrite+0x406>
 8006216:	46c0      	nop			@ (mov r8, r8)
 8006218:	ffffee14 	.word	0xffffee14
 800621c:	0803f800 	.word	0x0803f800
 8006220:	000011a4 	.word	0x000011a4
 8006224:	fffffdf4 	.word	0xfffffdf4
 8006228:	000011a8 	.word	0x000011a8
 800622c:	08011b54 	.word	0x08011b54
 8006230:	00001198 	.word	0x00001198
 8006234:	00001194 	.word	0x00001194
 8006238:	ffffee60 	.word	0xffffee60
 800623c:	12345678 	.word	0x12345678
 8006240:	20005214 	.word	0x20005214
 8006244:	00001190 	.word	0x00001190
 8006248:	0000118c 	.word	0x0000118c
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
				(uint64_t) (game.positions[flashI].lat * 100000));
 800624c:	4b33      	ldr	r3, [pc, #204]	@ (800631c <FlashWrite+0x440>)
 800624e:	4d34      	ldr	r5, [pc, #208]	@ (8006320 <FlashWrite+0x444>)
 8006250:	2640      	movs	r6, #64	@ 0x40
 8006252:	19aa      	adds	r2, r5, r6
 8006254:	19d2      	adds	r2, r2, r7
 8006256:	6812      	ldr	r2, [r2, #0]
 8006258:	3203      	adds	r2, #3
 800625a:	00d2      	lsls	r2, r2, #3
 800625c:	58d3      	ldr	r3, [r2, r3]
 800625e:	4931      	ldr	r1, [pc, #196]	@ (8006324 <FlashWrite+0x448>)
 8006260:	1c18      	adds	r0, r3, #0
 8006262:	f7fa fe95 	bl	8000f90 <__aeabi_fmul>
 8006266:	1c03      	adds	r3, r0, #0
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
 8006268:	1c18      	adds	r0, r3, #0
 800626a:	f7fa fa01 	bl	8000670 <__aeabi_f2ulz>
 800626e:	0002      	movs	r2, r0
 8006270:	000b      	movs	r3, r1
 8006272:	4c2d      	ldr	r4, [pc, #180]	@ (8006328 <FlashWrite+0x44c>)
 8006274:	19a1      	adds	r1, r4, r6
 8006276:	19c9      	adds	r1, r1, r7
 8006278:	6809      	ldr	r1, [r1, #0]
 800627a:	2001      	movs	r0, #1
 800627c:	f002 fd66 	bl	8008d4c <HAL_FLASH_Program>
		Address += 8;
 8006280:	19a3      	adds	r3, r4, r6
 8006282:	19db      	adds	r3, r3, r7
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	3308      	adds	r3, #8
 8006288:	19a2      	adds	r2, r4, r6
 800628a:	19d2      	adds	r2, r2, r7
 800628c:	6013      	str	r3, [r2, #0]
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
				(uint64_t) (game.positions[flashI].lon * 100000));
 800628e:	4a23      	ldr	r2, [pc, #140]	@ (800631c <FlashWrite+0x440>)
 8006290:	19ab      	adds	r3, r5, r6
 8006292:	19db      	adds	r3, r3, r7
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	3303      	adds	r3, #3
 8006298:	00db      	lsls	r3, r3, #3
 800629a:	18d3      	adds	r3, r2, r3
 800629c:	3304      	adds	r3, #4
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	4920      	ldr	r1, [pc, #128]	@ (8006324 <FlashWrite+0x448>)
 80062a2:	1c18      	adds	r0, r3, #0
 80062a4:	f7fa fe74 	bl	8000f90 <__aeabi_fmul>
 80062a8:	1c03      	adds	r3, r0, #0
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
 80062aa:	1c18      	adds	r0, r3, #0
 80062ac:	f7fa f9e0 	bl	8000670 <__aeabi_f2ulz>
 80062b0:	0002      	movs	r2, r0
 80062b2:	000b      	movs	r3, r1
 80062b4:	19a1      	adds	r1, r4, r6
 80062b6:	19c9      	adds	r1, r1, r7
 80062b8:	6809      	ldr	r1, [r1, #0]
 80062ba:	2001      	movs	r0, #1
 80062bc:	f002 fd46 	bl	8008d4c <HAL_FLASH_Program>
		Address += 8;
 80062c0:	0032      	movs	r2, r6
 80062c2:	19a3      	adds	r3, r4, r6
 80062c4:	19db      	adds	r3, r3, r7
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	3308      	adds	r3, #8
 80062ca:	0016      	movs	r6, r2
 80062cc:	18a2      	adds	r2, r4, r2
 80062ce:	19d2      	adds	r2, r2, r7
 80062d0:	6013      	str	r3, [r2, #0]
	for (int flashI = 0; flashI < 32; flashI++) {
 80062d2:	0032      	movs	r2, r6
 80062d4:	18ab      	adds	r3, r5, r2
 80062d6:	19db      	adds	r3, r3, r7
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	3301      	adds	r3, #1
 80062dc:	18aa      	adds	r2, r5, r2
 80062de:	19d2      	adds	r2, r2, r7
 80062e0:	6013      	str	r3, [r2, #0]
 80062e2:	4b0f      	ldr	r3, [pc, #60]	@ (8006320 <FlashWrite+0x444>)
 80062e4:	2040      	movs	r0, #64	@ 0x40
 80062e6:	181b      	adds	r3, r3, r0
 80062e8:	19db      	adds	r3, r3, r7
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	2b1f      	cmp	r3, #31
 80062ee:	ddad      	ble.n	800624c <FlashWrite+0x370>
	}
	Address = 0x0803F808;
 80062f0:	4b0e      	ldr	r3, [pc, #56]	@ (800632c <FlashWrite+0x450>)
 80062f2:	4a0d      	ldr	r2, [pc, #52]	@ (8006328 <FlashWrite+0x44c>)
 80062f4:	1811      	adds	r1, r2, r0
 80062f6:	19c9      	adds	r1, r1, r7
 80062f8:	600b      	str	r3, [r1, #0]
	xyz = *(__IO uint64_t*) (Address);
 80062fa:	1813      	adds	r3, r2, r0
 80062fc:	19db      	adds	r3, r3, r7
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	681a      	ldr	r2, [r3, #0]
 8006302:	685b      	ldr	r3, [r3, #4]
 8006304:	490a      	ldr	r1, [pc, #40]	@ (8006330 <FlashWrite+0x454>)
 8006306:	1809      	adds	r1, r1, r0
 8006308:	19c9      	adds	r1, r1, r7
 800630a:	600a      	str	r2, [r1, #0]
 800630c:	604b      	str	r3, [r1, #4]
	HAL_FLASH_Lock();
 800630e:	f002 fd8f 	bl	8008e30 <HAL_FLASH_Lock>
}
 8006312:	46c0      	nop			@ (mov r8, r8)
 8006314:	46bd      	mov	sp, r7
 8006316:	4b07      	ldr	r3, [pc, #28]	@ (8006334 <FlashWrite+0x458>)
 8006318:	449d      	add	sp, r3
 800631a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800631c:	20005214 	.word	0x20005214
 8006320:	0000118c 	.word	0x0000118c
 8006324:	47c35000 	.word	0x47c35000
 8006328:	000011a4 	.word	0x000011a4
 800632c:	0803f808 	.word	0x0803f808
 8006330:	00001198 	.word	0x00001198
 8006334:	000011ec 	.word	0x000011ec

08006338 <AnimateCharacterSitting>:
void AnimateCharacterSitting(uint16_t palette[])
{
 8006338:	b590      	push	{r4, r7, lr}
 800633a:	b089      	sub	sp, #36	@ 0x24
 800633c:	af04      	add	r7, sp, #16
 800633e:	6078      	str	r0, [r7, #4]
	unsigned char walkingCheck;
	_ADXL343_ReadReg8(0x18, &walkingCheck, 1);
 8006340:	240e      	movs	r4, #14
 8006342:	193b      	adds	r3, r7, r4
 8006344:	2201      	movs	r2, #1
 8006346:	0019      	movs	r1, r3
 8006348:	2018      	movs	r0, #24
 800634a:	f000 f893 	bl	8006474 <_ADXL343_ReadReg8>
	unsigned char walkingYes = walkingCheck>0;
 800634e:	193b      	adds	r3, r7, r4
 8006350:	781b      	ldrb	r3, [r3, #0]
 8006352:	1e5a      	subs	r2, r3, #1
 8006354:	4193      	sbcs	r3, r2
 8006356:	b2da      	uxtb	r2, r3
 8006358:	230f      	movs	r3, #15
 800635a:	18fb      	adds	r3, r7, r3
 800635c:	701a      	strb	r2, [r3, #0]
	switch(game.evo)
 800635e:	4b23      	ldr	r3, [pc, #140]	@ (80063ec <AnimateCharacterSitting+0xb4>)
 8006360:	7c1b      	ldrb	r3, [r3, #16]
 8006362:	2b02      	cmp	r3, #2
 8006364:	d031      	beq.n	80063ca <AnimateCharacterSitting+0x92>
 8006366:	dc3d      	bgt.n	80063e4 <AnimateCharacterSitting+0xac>
 8006368:	2b00      	cmp	r3, #0
 800636a:	d002      	beq.n	8006372 <AnimateCharacterSitting+0x3a>
 800636c:	2b01      	cmp	r3, #1
 800636e:	d00d      	beq.n	800638c <AnimateCharacterSitting+0x54>
		break;
	case 2:
		Animate(animAdultSitting,palette,0,30,30,80,80);
		break;
		}
}/*
 8006370:	e038      	b.n	80063e4 <AnimateCharacterSitting+0xac>
		Animate(animEggSitting,palette,4,30,30,64,64);
 8006372:	6879      	ldr	r1, [r7, #4]
 8006374:	481e      	ldr	r0, [pc, #120]	@ (80063f0 <AnimateCharacterSitting+0xb8>)
 8006376:	2340      	movs	r3, #64	@ 0x40
 8006378:	9302      	str	r3, [sp, #8]
 800637a:	2340      	movs	r3, #64	@ 0x40
 800637c:	9301      	str	r3, [sp, #4]
 800637e:	231e      	movs	r3, #30
 8006380:	9300      	str	r3, [sp, #0]
 8006382:	231e      	movs	r3, #30
 8006384:	2204      	movs	r2, #4
 8006386:	f000 f83b 	bl	8006400 <Animate>
		break;
 800638a:	e02b      	b.n	80063e4 <AnimateCharacterSitting+0xac>
		if(walkingYes)
 800638c:	230f      	movs	r3, #15
 800638e:	18fb      	adds	r3, r7, r3
 8006390:	781b      	ldrb	r3, [r3, #0]
 8006392:	2b00      	cmp	r3, #0
 8006394:	d00c      	beq.n	80063b0 <AnimateCharacterSitting+0x78>
		{Animate(animYoungWalking, palette, 1, 30, 30, 64, 64);}
 8006396:	6879      	ldr	r1, [r7, #4]
 8006398:	4816      	ldr	r0, [pc, #88]	@ (80063f4 <AnimateCharacterSitting+0xbc>)
 800639a:	2340      	movs	r3, #64	@ 0x40
 800639c:	9302      	str	r3, [sp, #8]
 800639e:	2340      	movs	r3, #64	@ 0x40
 80063a0:	9301      	str	r3, [sp, #4]
 80063a2:	231e      	movs	r3, #30
 80063a4:	9300      	str	r3, [sp, #0]
 80063a6:	231e      	movs	r3, #30
 80063a8:	2201      	movs	r2, #1
 80063aa:	f000 f829 	bl	8006400 <Animate>
		break;
 80063ae:	e019      	b.n	80063e4 <AnimateCharacterSitting+0xac>
		Animate(animSitting,palette,1,30,30,64,64);
 80063b0:	6879      	ldr	r1, [r7, #4]
 80063b2:	4811      	ldr	r0, [pc, #68]	@ (80063f8 <AnimateCharacterSitting+0xc0>)
 80063b4:	2340      	movs	r3, #64	@ 0x40
 80063b6:	9302      	str	r3, [sp, #8]
 80063b8:	2340      	movs	r3, #64	@ 0x40
 80063ba:	9301      	str	r3, [sp, #4]
 80063bc:	231e      	movs	r3, #30
 80063be:	9300      	str	r3, [sp, #0]
 80063c0:	231e      	movs	r3, #30
 80063c2:	2201      	movs	r2, #1
 80063c4:	f000 f81c 	bl	8006400 <Animate>
		break;
 80063c8:	e00c      	b.n	80063e4 <AnimateCharacterSitting+0xac>
		Animate(animAdultSitting,palette,0,30,30,80,80);
 80063ca:	6879      	ldr	r1, [r7, #4]
 80063cc:	480b      	ldr	r0, [pc, #44]	@ (80063fc <AnimateCharacterSitting+0xc4>)
 80063ce:	2350      	movs	r3, #80	@ 0x50
 80063d0:	9302      	str	r3, [sp, #8]
 80063d2:	2350      	movs	r3, #80	@ 0x50
 80063d4:	9301      	str	r3, [sp, #4]
 80063d6:	231e      	movs	r3, #30
 80063d8:	9300      	str	r3, [sp, #0]
 80063da:	231e      	movs	r3, #30
 80063dc:	2200      	movs	r2, #0
 80063de:	f000 f80f 	bl	8006400 <Animate>
		break;
 80063e2:	46c0      	nop			@ (mov r8, r8)
}/*
 80063e4:	46c0      	nop			@ (mov r8, r8)
 80063e6:	46bd      	mov	sp, r7
 80063e8:	b005      	add	sp, #20
 80063ea:	bd90      	pop	{r4, r7, pc}
 80063ec:	20005214 	.word	0x20005214
 80063f0:	20005170 	.word	0x20005170
 80063f4:	20005110 	.word	0x20005110
 80063f8:	200051a8 	.word	0x200051a8
 80063fc:	200051c0 	.word	0x200051c0

08006400 <Animate>:
		Animate(animAdultWalking,palette,0,30,30,80,80);
		break;
		}
}*/
void Animate(struct Img *animation, uint16_t palette[], unsigned int frameCount, unsigned int xPos,
		unsigned int yPos, unsigned int xSize, unsigned int ySize) {
 8006400:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006402:	b089      	sub	sp, #36	@ 0x24
 8006404:	af04      	add	r7, sp, #16
 8006406:	60f8      	str	r0, [r7, #12]
 8006408:	60b9      	str	r1, [r7, #8]
 800640a:	607a      	str	r2, [r7, #4]
 800640c:	603b      	str	r3, [r7, #0]
	++currentFrame;
 800640e:	4b18      	ldr	r3, [pc, #96]	@ (8006470 <Animate+0x70>)
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	1c5a      	adds	r2, r3, #1
 8006414:	4b16      	ldr	r3, [pc, #88]	@ (8006470 <Animate+0x70>)
 8006416:	601a      	str	r2, [r3, #0]
	if (currentFrame > frameCount) {
 8006418:	4b15      	ldr	r3, [pc, #84]	@ (8006470 <Animate+0x70>)
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	687a      	ldr	r2, [r7, #4]
 800641e:	429a      	cmp	r2, r3
 8006420:	d202      	bcs.n	8006428 <Animate+0x28>
		currentFrame = 0;
 8006422:	4b13      	ldr	r3, [pc, #76]	@ (8006470 <Animate+0x70>)
 8006424:	2200      	movs	r2, #0
 8006426:	601a      	str	r2, [r3, #0]
	}
	drawImage(animation[currentFrame].Body, palette, xPos, yPos, xSize, ySize,
 8006428:	4b11      	ldr	r3, [pc, #68]	@ (8006470 <Animate+0x70>)
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	00db      	lsls	r3, r3, #3
 800642e:	68fa      	ldr	r2, [r7, #12]
 8006430:	18d3      	adds	r3, r2, r3
 8006432:	681c      	ldr	r4, [r3, #0]
 8006434:	683b      	ldr	r3, [r7, #0]
 8006436:	b29d      	uxth	r5, r3
 8006438:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800643a:	b29e      	uxth	r6, r3
 800643c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800643e:	b29a      	uxth	r2, r3
 8006440:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006442:	b299      	uxth	r1, r3
			animation[currentFrame].Size);
 8006444:	4b0a      	ldr	r3, [pc, #40]	@ (8006470 <Animate+0x70>)
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	00db      	lsls	r3, r3, #3
 800644a:	68f8      	ldr	r0, [r7, #12]
 800644c:	18c3      	adds	r3, r0, r3
 800644e:	685b      	ldr	r3, [r3, #4]
	drawImage(animation[currentFrame].Body, palette, xPos, yPos, xSize, ySize,
 8006450:	b29b      	uxth	r3, r3
 8006452:	68b8      	ldr	r0, [r7, #8]
 8006454:	9302      	str	r3, [sp, #8]
 8006456:	9101      	str	r1, [sp, #4]
 8006458:	9200      	str	r2, [sp, #0]
 800645a:	0033      	movs	r3, r6
 800645c:	002a      	movs	r2, r5
 800645e:	0001      	movs	r1, r0
 8006460:	0020      	movs	r0, r4
 8006462:	f7fd fd35 	bl	8003ed0 <drawImage>
	return;
 8006466:	46c0      	nop			@ (mov r8, r8)
}
 8006468:	46bd      	mov	sp, r7
 800646a:	b005      	add	sp, #20
 800646c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800646e:	46c0      	nop			@ (mov r8, r8)
 8006470:	20005210 	.word	0x20005210

08006474 <_ADXL343_ReadReg8>:

int _ADXL343_ReadReg8(unsigned char TargetRegister, unsigned char *TargetValue,
		uint8_t size) {
 8006474:	b580      	push	{r7, lr}
 8006476:	b084      	sub	sp, #16
 8006478:	af02      	add	r7, sp, #8
 800647a:	6039      	str	r1, [r7, #0]
 800647c:	0011      	movs	r1, r2
 800647e:	1dfb      	adds	r3, r7, #7
 8006480:	1c02      	adds	r2, r0, #0
 8006482:	701a      	strb	r2, [r3, #0]
 8006484:	1dbb      	adds	r3, r7, #6
 8006486:	1c0a      	adds	r2, r1, #0
 8006488:	701a      	strb	r2, [r3, #0]
	if (!HAL_I2C_Master_Transmit(&hi2c1, 0x14 << 1, &TargetRegister, 1, 1000)
 800648a:	1dfa      	adds	r2, r7, #7
 800648c:	4811      	ldr	r0, [pc, #68]	@ (80064d4 <_ADXL343_ReadReg8+0x60>)
 800648e:	23fa      	movs	r3, #250	@ 0xfa
 8006490:	009b      	lsls	r3, r3, #2
 8006492:	9300      	str	r3, [sp, #0]
 8006494:	2301      	movs	r3, #1
 8006496:	2128      	movs	r1, #40	@ 0x28
 8006498:	f003 f88a 	bl	80095b0 <HAL_I2C_Master_Transmit>
 800649c:	1e03      	subs	r3, r0, #0
 800649e:	d002      	beq.n	80064a6 <_ADXL343_ReadReg8+0x32>
			== HAL_OK)
		return -1;
 80064a0:	2301      	movs	r3, #1
 80064a2:	425b      	negs	r3, r3
 80064a4:	e011      	b.n	80064ca <_ADXL343_ReadReg8+0x56>

	if (!HAL_I2C_Master_Receive(&hi2c1, 0x14 << 1, TargetValue, size, 1000)
 80064a6:	1dbb      	adds	r3, r7, #6
 80064a8:	781b      	ldrb	r3, [r3, #0]
 80064aa:	b299      	uxth	r1, r3
 80064ac:	683a      	ldr	r2, [r7, #0]
 80064ae:	4809      	ldr	r0, [pc, #36]	@ (80064d4 <_ADXL343_ReadReg8+0x60>)
 80064b0:	23fa      	movs	r3, #250	@ 0xfa
 80064b2:	009b      	lsls	r3, r3, #2
 80064b4:	9300      	str	r3, [sp, #0]
 80064b6:	000b      	movs	r3, r1
 80064b8:	2128      	movs	r1, #40	@ 0x28
 80064ba:	f003 f9a3 	bl	8009804 <HAL_I2C_Master_Receive>
 80064be:	1e03      	subs	r3, r0, #0
 80064c0:	d002      	beq.n	80064c8 <_ADXL343_ReadReg8+0x54>
			== HAL_OK)
		return -2;
 80064c2:	2302      	movs	r3, #2
 80064c4:	425b      	negs	r3, r3
 80064c6:	e000      	b.n	80064ca <_ADXL343_ReadReg8+0x56>

	return 0;
 80064c8:	2300      	movs	r3, #0
}
 80064ca:	0018      	movs	r0, r3
 80064cc:	46bd      	mov	sp, r7
 80064ce:	b002      	add	sp, #8
 80064d0:	bd80      	pop	{r7, pc}
 80064d2:	46c0      	nop			@ (mov r8, r8)
 80064d4:	200061f8 	.word	0x200061f8

080064d8 <_ADXL343_WriteReg8>:

int _ADXL343_WriteReg8(unsigned char TargetRegister, unsigned char TargetValue) {
 80064d8:	b580      	push	{r7, lr}
 80064da:	b086      	sub	sp, #24
 80064dc:	af02      	add	r7, sp, #8
 80064de:	0002      	movs	r2, r0
 80064e0:	1dfb      	adds	r3, r7, #7
 80064e2:	701a      	strb	r2, [r3, #0]
 80064e4:	1dbb      	adds	r3, r7, #6
 80064e6:	1c0a      	adds	r2, r1, #0
 80064e8:	701a      	strb	r2, [r3, #0]
	unsigned char buff[2];
	buff[0] = TargetRegister;
 80064ea:	210c      	movs	r1, #12
 80064ec:	187b      	adds	r3, r7, r1
 80064ee:	1dfa      	adds	r2, r7, #7
 80064f0:	7812      	ldrb	r2, [r2, #0]
 80064f2:	701a      	strb	r2, [r3, #0]
	buff[1] = TargetValue;
 80064f4:	187b      	adds	r3, r7, r1
 80064f6:	1dba      	adds	r2, r7, #6
 80064f8:	7812      	ldrb	r2, [r2, #0]
 80064fa:	705a      	strb	r2, [r3, #1]

	if (HAL_I2C_Master_Transmit(&hi2c1, 0x14 << 1, buff, 2, 1000) == HAL_OK)
 80064fc:	187a      	adds	r2, r7, r1
 80064fe:	4809      	ldr	r0, [pc, #36]	@ (8006524 <_ADXL343_WriteReg8+0x4c>)
 8006500:	23fa      	movs	r3, #250	@ 0xfa
 8006502:	009b      	lsls	r3, r3, #2
 8006504:	9300      	str	r3, [sp, #0]
 8006506:	2302      	movs	r3, #2
 8006508:	2128      	movs	r1, #40	@ 0x28
 800650a:	f003 f851 	bl	80095b0 <HAL_I2C_Master_Transmit>
 800650e:	1e03      	subs	r3, r0, #0
 8006510:	d102      	bne.n	8006518 <_ADXL343_WriteReg8+0x40>
		return -1;
 8006512:	2301      	movs	r3, #1
 8006514:	425b      	negs	r3, r3
 8006516:	e000      	b.n	800651a <_ADXL343_WriteReg8+0x42>

	return 0;
 8006518:	2300      	movs	r3, #0
}
 800651a:	0018      	movs	r0, r3
 800651c:	46bd      	mov	sp, r7
 800651e:	b004      	add	sp, #16
 8006520:	bd80      	pop	{r7, pc}
 8006522:	46c0      	nop			@ (mov r8, r8)
 8006524:	200061f8 	.word	0x200061f8

08006528 <SendData>:
void SendData() {
 8006528:	b5f0      	push	{r4, r5, r6, r7, lr}
 800652a:	46c6      	mov	lr, r8
 800652c:	b500      	push	{lr}
 800652e:	b088      	sub	sp, #32
 8006530:	af06      	add	r7, sp, #24
	unsigned int posIndex;
	unsigned int clrIndex;
	sprintf(sendBuffer,
 8006532:	4a59      	ldr	r2, [pc, #356]	@ (8006698 <SendData+0x170>)
 8006534:	238c      	movs	r3, #140	@ 0x8c
 8006536:	005b      	lsls	r3, r3, #1
 8006538:	58d4      	ldr	r4, [r2, r3]
 800653a:	4a57      	ldr	r2, [pc, #348]	@ (8006698 <SendData+0x170>)
 800653c:	238e      	movs	r3, #142	@ 0x8e
 800653e:	005b      	lsls	r3, r3, #1
 8006540:	58d5      	ldr	r5, [r2, r3]
 8006542:	4a55      	ldr	r2, [pc, #340]	@ (8006698 <SendData+0x170>)
 8006544:	2390      	movs	r3, #144	@ 0x90
 8006546:	005b      	lsls	r3, r3, #1
 8006548:	58d3      	ldr	r3, [r2, r3]
 800654a:	4698      	mov	r8, r3
			"(lifeSteps:%d),(weeklySteps:%d),(dailySteps:%d),(uid:%s),(friendship:%d),(password:password),(difficulty:%d),(evolution:%d) \n\r",
			game.allSteps, game.weeklySteps, game.stepsToday, game.uid,
			game.mood, game.dailyGoal, game.evo);
 800654c:	4a52      	ldr	r2, [pc, #328]	@ (8006698 <SendData+0x170>)
 800654e:	7c52      	ldrb	r2, [r2, #17]
	sprintf(sendBuffer,
 8006550:	0016      	movs	r6, r2
 8006552:	4951      	ldr	r1, [pc, #324]	@ (8006698 <SendData+0x170>)
 8006554:	2292      	movs	r2, #146	@ 0x92
 8006556:	0052      	lsls	r2, r2, #1
 8006558:	588a      	ldr	r2, [r1, r2]
			game.mood, game.dailyGoal, game.evo);
 800655a:	494f      	ldr	r1, [pc, #316]	@ (8006698 <SendData+0x170>)
 800655c:	7c09      	ldrb	r1, [r1, #16]
	sprintf(sendBuffer,
 800655e:	468c      	mov	ip, r1
 8006560:	494e      	ldr	r1, [pc, #312]	@ (800669c <SendData+0x174>)
 8006562:	484f      	ldr	r0, [pc, #316]	@ (80066a0 <SendData+0x178>)
 8006564:	4663      	mov	r3, ip
 8006566:	9304      	str	r3, [sp, #16]
 8006568:	9203      	str	r2, [sp, #12]
 800656a:	9602      	str	r6, [sp, #8]
 800656c:	4a4d      	ldr	r2, [pc, #308]	@ (80066a4 <SendData+0x17c>)
 800656e:	9201      	str	r2, [sp, #4]
 8006570:	4643      	mov	r3, r8
 8006572:	9300      	str	r3, [sp, #0]
 8006574:	002b      	movs	r3, r5
 8006576:	0022      	movs	r2, r4
 8006578:	f008 fea8 	bl	800f2cc <siprintf>
	HAL_UART_Transmit(&huart2, sendBuffer, strlen(sendBuffer), 200);
 800657c:	4b48      	ldr	r3, [pc, #288]	@ (80066a0 <SendData+0x178>)
 800657e:	0018      	movs	r0, r3
 8006580:	f7f9 fdcc 	bl	800011c <strlen>
 8006584:	0003      	movs	r3, r0
 8006586:	b29a      	uxth	r2, r3
 8006588:	4945      	ldr	r1, [pc, #276]	@ (80066a0 <SendData+0x178>)
 800658a:	4847      	ldr	r0, [pc, #284]	@ (80066a8 <SendData+0x180>)
 800658c:	23c8      	movs	r3, #200	@ 0xc8
 800658e:	f006 fe4d 	bl	800d22c <HAL_UART_Transmit>
	for (posIndex = 0; posIndex < game.numLocations; posIndex++) {
 8006592:	2300      	movs	r3, #0
 8006594:	607b      	str	r3, [r7, #4]
 8006596:	e072      	b.n	800667e <SendData+0x156>
		HAL_Delay(5);
 8006598:	2005      	movs	r0, #5
 800659a:	f002 fabf 	bl	8008b1c <HAL_Delay>
		for (clrIndex = 0; clrIndex < 400; clrIndex++)
 800659e:	2300      	movs	r3, #0
 80065a0:	603b      	str	r3, [r7, #0]
 80065a2:	e007      	b.n	80065b4 <SendData+0x8c>
			sendBuffer[clrIndex] = 0;
 80065a4:	4a3e      	ldr	r2, [pc, #248]	@ (80066a0 <SendData+0x178>)
 80065a6:	683b      	ldr	r3, [r7, #0]
 80065a8:	18d3      	adds	r3, r2, r3
 80065aa:	2200      	movs	r2, #0
 80065ac:	701a      	strb	r2, [r3, #0]
		for (clrIndex = 0; clrIndex < 400; clrIndex++)
 80065ae:	683b      	ldr	r3, [r7, #0]
 80065b0:	3301      	adds	r3, #1
 80065b2:	603b      	str	r3, [r7, #0]
 80065b4:	683a      	ldr	r2, [r7, #0]
 80065b6:	23c8      	movs	r3, #200	@ 0xc8
 80065b8:	005b      	lsls	r3, r3, #1
 80065ba:	429a      	cmp	r2, r3
 80065bc:	d3f2      	bcc.n	80065a4 <SendData+0x7c>
		sprintf(sendBuffer, "(lat:%d.%d),(lon:%d.%d),",
				((int) game.positions[posIndex].lat),
 80065be:	4b36      	ldr	r3, [pc, #216]	@ (8006698 <SendData+0x170>)
 80065c0:	687a      	ldr	r2, [r7, #4]
 80065c2:	3203      	adds	r2, #3
 80065c4:	00d2      	lsls	r2, r2, #3
 80065c6:	58d3      	ldr	r3, [r2, r3]
		sprintf(sendBuffer, "(lat:%d.%d),(lon:%d.%d),",
 80065c8:	1c18      	adds	r0, r3, #0
 80065ca:	f7fa ffc3 	bl	8001554 <__aeabi_f2iz>
 80065ce:	0006      	movs	r6, r0
				abs(
						(int) ((fmod((double) game.positions[posIndex].lat,
 80065d0:	4b31      	ldr	r3, [pc, #196]	@ (8006698 <SendData+0x170>)
 80065d2:	687a      	ldr	r2, [r7, #4]
 80065d4:	3203      	adds	r2, #3
 80065d6:	00d2      	lsls	r2, r2, #3
 80065d8:	58d3      	ldr	r3, [r2, r3]
 80065da:	1c18      	adds	r0, r3, #0
 80065dc:	f7fc ff24 	bl	8003428 <__aeabi_f2d>
 80065e0:	2200      	movs	r2, #0
 80065e2:	4b32      	ldr	r3, [pc, #200]	@ (80066ac <SendData+0x184>)
 80065e4:	f00a ffe4 	bl	80115b0 <fmod>
								(double) 1)) * 10000)),
 80065e8:	2200      	movs	r2, #0
 80065ea:	4b31      	ldr	r3, [pc, #196]	@ (80066b0 <SendData+0x188>)
 80065ec:	f7fc f808 	bl	8002600 <__aeabi_dmul>
 80065f0:	0002      	movs	r2, r0
 80065f2:	000b      	movs	r3, r1
						(int) ((fmod((double) game.positions[posIndex].lat,
 80065f4:	0010      	movs	r0, r2
 80065f6:	0019      	movs	r1, r3
 80065f8:	f7fc fe88 	bl	800330c <__aeabi_d2iz>
 80065fc:	0003      	movs	r3, r0
		sprintf(sendBuffer, "(lat:%d.%d),(lon:%d.%d),",
 80065fe:	17da      	asrs	r2, r3, #31
 8006600:	189c      	adds	r4, r3, r2
 8006602:	4054      	eors	r4, r2
				((int) game.positions[posIndex].lon),
 8006604:	4a24      	ldr	r2, [pc, #144]	@ (8006698 <SendData+0x170>)
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	3303      	adds	r3, #3
 800660a:	00db      	lsls	r3, r3, #3
 800660c:	18d3      	adds	r3, r2, r3
 800660e:	3304      	adds	r3, #4
 8006610:	681b      	ldr	r3, [r3, #0]
		sprintf(sendBuffer, "(lat:%d.%d),(lon:%d.%d),",
 8006612:	1c18      	adds	r0, r3, #0
 8006614:	f7fa ff9e 	bl	8001554 <__aeabi_f2iz>
 8006618:	0005      	movs	r5, r0
				abs(
						(int) ((fmod((double) game.positions[posIndex].lon,
 800661a:	4a1f      	ldr	r2, [pc, #124]	@ (8006698 <SendData+0x170>)
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	3303      	adds	r3, #3
 8006620:	00db      	lsls	r3, r3, #3
 8006622:	18d3      	adds	r3, r2, r3
 8006624:	3304      	adds	r3, #4
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	1c18      	adds	r0, r3, #0
 800662a:	f7fc fefd 	bl	8003428 <__aeabi_f2d>
 800662e:	2200      	movs	r2, #0
 8006630:	4b1e      	ldr	r3, [pc, #120]	@ (80066ac <SendData+0x184>)
 8006632:	f00a ffbd 	bl	80115b0 <fmod>
								(double) 1)) * 10000)));
 8006636:	2200      	movs	r2, #0
 8006638:	4b1d      	ldr	r3, [pc, #116]	@ (80066b0 <SendData+0x188>)
 800663a:	f7fb ffe1 	bl	8002600 <__aeabi_dmul>
 800663e:	0002      	movs	r2, r0
 8006640:	000b      	movs	r3, r1
						(int) ((fmod((double) game.positions[posIndex].lon,
 8006642:	0010      	movs	r0, r2
 8006644:	0019      	movs	r1, r3
 8006646:	f7fc fe61 	bl	800330c <__aeabi_d2iz>
 800664a:	0003      	movs	r3, r0
		sprintf(sendBuffer, "(lat:%d.%d),(lon:%d.%d),",
 800664c:	17da      	asrs	r2, r3, #31
 800664e:	189b      	adds	r3, r3, r2
 8006650:	4053      	eors	r3, r2
 8006652:	4918      	ldr	r1, [pc, #96]	@ (80066b4 <SendData+0x18c>)
 8006654:	4812      	ldr	r0, [pc, #72]	@ (80066a0 <SendData+0x178>)
 8006656:	9301      	str	r3, [sp, #4]
 8006658:	9500      	str	r5, [sp, #0]
 800665a:	0023      	movs	r3, r4
 800665c:	0032      	movs	r2, r6
 800665e:	f008 fe35 	bl	800f2cc <siprintf>
		HAL_UART_Transmit(&huart2, sendBuffer, strlen(sendBuffer), 200);
 8006662:	4b0f      	ldr	r3, [pc, #60]	@ (80066a0 <SendData+0x178>)
 8006664:	0018      	movs	r0, r3
 8006666:	f7f9 fd59 	bl	800011c <strlen>
 800666a:	0003      	movs	r3, r0
 800666c:	b29a      	uxth	r2, r3
 800666e:	490c      	ldr	r1, [pc, #48]	@ (80066a0 <SendData+0x178>)
 8006670:	480d      	ldr	r0, [pc, #52]	@ (80066a8 <SendData+0x180>)
 8006672:	23c8      	movs	r3, #200	@ 0xc8
 8006674:	f006 fdda 	bl	800d22c <HAL_UART_Transmit>
	for (posIndex = 0; posIndex < game.numLocations; posIndex++) {
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	3301      	adds	r3, #1
 800667c:	607b      	str	r3, [r7, #4]
 800667e:	4b06      	ldr	r3, [pc, #24]	@ (8006698 <SendData+0x170>)
 8006680:	695b      	ldr	r3, [r3, #20]
 8006682:	687a      	ldr	r2, [r7, #4]
 8006684:	429a      	cmp	r2, r3
 8006686:	d387      	bcc.n	8006598 <SendData+0x70>

	}
}
 8006688:	46c0      	nop			@ (mov r8, r8)
 800668a:	46c0      	nop			@ (mov r8, r8)
 800668c:	46bd      	mov	sp, r7
 800668e:	b002      	add	sp, #8
 8006690:	bc80      	pop	{r7}
 8006692:	46b8      	mov	r8, r7
 8006694:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006696:	46c0      	nop			@ (mov r8, r8)
 8006698:	20005214 	.word	0x20005214
 800669c:	08011b84 	.word	0x08011b84
 80066a0:	2000543c 	.word	0x2000543c
 80066a4:	20005340 	.word	0x20005340
 80066a8:	200063bc 	.word	0x200063bc
 80066ac:	3ff00000 	.word	0x3ff00000
 80066b0:	40c38800 	.word	0x40c38800
 80066b4:	08011c04 	.word	0x08011c04

080066b8 <ReceiveData>:
void ReceiveData() {
 80066b8:	b5b0      	push	{r4, r5, r7, lr}
 80066ba:	4cda      	ldr	r4, [pc, #872]	@ (8006a24 <ReceiveData+0x36c>)
 80066bc:	44a5      	add	sp, r4
 80066be:	af00      	add	r7, sp, #0
	int rI = 0;
 80066c0:	2300      	movs	r3, #0
 80066c2:	4ad9      	ldr	r2, [pc, #868]	@ (8006a28 <ReceiveData+0x370>)
 80066c4:	18ba      	adds	r2, r7, r2
 80066c6:	6013      	str	r3, [r2, #0]
	while (HAL_UART_Receive(&huart2, &(syncBuffer[rI]), 1, 1000) == HAL_OK) {
 80066c8:	e197      	b.n	80069fa <ReceiveData+0x342>
		if (syncBuffer[rI] && syncBuffer[rI] == '\r') {
 80066ca:	4ad8      	ldr	r2, [pc, #864]	@ (8006a2c <ReceiveData+0x374>)
 80066cc:	49d6      	ldr	r1, [pc, #856]	@ (8006a28 <ReceiveData+0x370>)
 80066ce:	187b      	adds	r3, r7, r1
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	18d3      	adds	r3, r2, r3
 80066d4:	781b      	ldrb	r3, [r3, #0]
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d100      	bne.n	80066dc <ReceiveData+0x24>
 80066da:	e188      	b.n	80069ee <ReceiveData+0x336>
 80066dc:	4ad3      	ldr	r2, [pc, #844]	@ (8006a2c <ReceiveData+0x374>)
 80066de:	187b      	adds	r3, r7, r1
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	18d3      	adds	r3, r2, r3
 80066e4:	781b      	ldrb	r3, [r3, #0]
 80066e6:	2b0d      	cmp	r3, #13
 80066e8:	d000      	beq.n	80066ec <ReceiveData+0x34>
 80066ea:	e180      	b.n	80069ee <ReceiveData+0x336>
			enum {
				MAX_FIELDS = 255
			};
			json_t pool[MAX_FIELDS];
			json_t const *parent = json_create(syncBuffer, pool, MAX_FIELDS);
 80066ec:	0039      	movs	r1, r7
 80066ee:	4bcf      	ldr	r3, [pc, #828]	@ (8006a2c <ReceiveData+0x374>)
 80066f0:	22ff      	movs	r2, #255	@ 0xff
 80066f2:	0018      	movs	r0, r3
 80066f4:	f001 fcb2 	bl	800805c <json_create>
 80066f8:	0003      	movs	r3, r0
 80066fa:	49cd      	ldr	r1, [pc, #820]	@ (8006a30 <ReceiveData+0x378>)
 80066fc:	187a      	adds	r2, r7, r1
 80066fe:	6013      	str	r3, [r2, #0]
			if (parent) {
 8006700:	187b      	adds	r3, r7, r1
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	2b00      	cmp	r3, #0
 8006706:	d100      	bne.n	800670a <ReceiveData+0x52>
 8006708:	e152      	b.n	80069b0 <ReceiveData+0x2f8>
				int locI = 0;
 800670a:	2300      	movs	r3, #0
 800670c:	4ac9      	ldr	r2, [pc, #804]	@ (8006a34 <ReceiveData+0x37c>)
 800670e:	18ba      	adds	r2, r7, r2
 8006710:	6013      	str	r3, [r2, #0]
				struct latLon tempLoc;
				char const *uidRxStr = json_getPropertyValue(parent, "uid");
 8006712:	4ac9      	ldr	r2, [pc, #804]	@ (8006a38 <ReceiveData+0x380>)
 8006714:	187b      	adds	r3, r7, r1
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	0011      	movs	r1, r2
 800671a:	0018      	movs	r0, r3
 800671c:	f001 fc3a 	bl	8007f94 <json_getPropertyValue>
 8006720:	0003      	movs	r3, r0
 8006722:	4ac6      	ldr	r2, [pc, #792]	@ (8006a3c <ReceiveData+0x384>)
 8006724:	18ba      	adds	r2, r7, r2
 8006726:	6013      	str	r3, [r2, #0]
				//HAL_UART_Transmit(&huart2, json_getPropertyValue(parent, "uid"), strlen(json_getPropertyValue(parent, "uid")), 1000);
				for (int strI = 0; strI < strlen(uidRxStr); strI++)
 8006728:	2300      	movs	r3, #0
 800672a:	4ac5      	ldr	r2, [pc, #788]	@ (8006a40 <ReceiveData+0x388>)
 800672c:	18ba      	adds	r2, r7, r2
 800672e:	6013      	str	r3, [r2, #0]
 8006730:	e015      	b.n	800675e <ReceiveData+0xa6>
					game.uid[strI] = uidRxStr[strI];
 8006732:	4cc3      	ldr	r4, [pc, #780]	@ (8006a40 <ReceiveData+0x388>)
 8006734:	193b      	adds	r3, r7, r4
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	4ac0      	ldr	r2, [pc, #768]	@ (8006a3c <ReceiveData+0x384>)
 800673a:	18ba      	adds	r2, r7, r2
 800673c:	6812      	ldr	r2, [r2, #0]
 800673e:	18d3      	adds	r3, r2, r3
 8006740:	7818      	ldrb	r0, [r3, #0]
 8006742:	49c0      	ldr	r1, [pc, #768]	@ (8006a44 <ReceiveData+0x38c>)
 8006744:	2396      	movs	r3, #150	@ 0x96
 8006746:	005b      	lsls	r3, r3, #1
 8006748:	193a      	adds	r2, r7, r4
 800674a:	6812      	ldr	r2, [r2, #0]
 800674c:	188a      	adds	r2, r1, r2
 800674e:	18d3      	adds	r3, r2, r3
 8006750:	1c02      	adds	r2, r0, #0
 8006752:	701a      	strb	r2, [r3, #0]
				for (int strI = 0; strI < strlen(uidRxStr); strI++)
 8006754:	193b      	adds	r3, r7, r4
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	3301      	adds	r3, #1
 800675a:	193a      	adds	r2, r7, r4
 800675c:	6013      	str	r3, [r2, #0]
 800675e:	4bb7      	ldr	r3, [pc, #732]	@ (8006a3c <ReceiveData+0x384>)
 8006760:	18fb      	adds	r3, r7, r3
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	0018      	movs	r0, r3
 8006766:	f7f9 fcd9 	bl	800011c <strlen>
 800676a:	0002      	movs	r2, r0
 800676c:	4bb4      	ldr	r3, [pc, #720]	@ (8006a40 <ReceiveData+0x388>)
 800676e:	18fb      	adds	r3, r7, r3
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	429a      	cmp	r2, r3
 8006774:	d8dd      	bhi.n	8006732 <ReceiveData+0x7a>
				game.allSteps = (unsigned int) json_getInteger(
 8006776:	4ab4      	ldr	r2, [pc, #720]	@ (8006a48 <ReceiveData+0x390>)
 8006778:	4cad      	ldr	r4, [pc, #692]	@ (8006a30 <ReceiveData+0x378>)
 800677a:	193b      	adds	r3, r7, r4
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	0011      	movs	r1, r2
 8006780:	0018      	movs	r0, r3
 8006782:	f001 fbe4 	bl	8007f4e <json_getProperty>
 8006786:	0003      	movs	r3, r0
 8006788:	0018      	movs	r0, r3
 800678a:	f7fd ff67 	bl	800465c <json_getInteger>
 800678e:	0002      	movs	r2, r0
 8006790:	000b      	movs	r3, r1
 8006792:	0011      	movs	r1, r2
 8006794:	4aab      	ldr	r2, [pc, #684]	@ (8006a44 <ReceiveData+0x38c>)
 8006796:	238c      	movs	r3, #140	@ 0x8c
 8006798:	005b      	lsls	r3, r3, #1
 800679a:	50d1      	str	r1, [r2, r3]
						json_getProperty(parent, "lifeSteps"));
				game.dailyGoal = (unsigned int) json_getInteger(
 800679c:	4aab      	ldr	r2, [pc, #684]	@ (8006a4c <ReceiveData+0x394>)
 800679e:	193b      	adds	r3, r7, r4
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	0011      	movs	r1, r2
 80067a4:	0018      	movs	r0, r3
 80067a6:	f001 fbd2 	bl	8007f4e <json_getProperty>
 80067aa:	0003      	movs	r3, r0
 80067ac:	0018      	movs	r0, r3
 80067ae:	f7fd ff55 	bl	800465c <json_getInteger>
 80067b2:	0002      	movs	r2, r0
 80067b4:	000b      	movs	r3, r1
 80067b6:	0011      	movs	r1, r2
 80067b8:	4aa2      	ldr	r2, [pc, #648]	@ (8006a44 <ReceiveData+0x38c>)
 80067ba:	2392      	movs	r3, #146	@ 0x92
 80067bc:	005b      	lsls	r3, r3, #1
 80067be:	50d1      	str	r1, [r2, r3]
						json_getProperty(parent, "difficulty"));
				game.evo = (unsigned int) json_getInteger(
 80067c0:	4aa3      	ldr	r2, [pc, #652]	@ (8006a50 <ReceiveData+0x398>)
 80067c2:	193b      	adds	r3, r7, r4
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	0011      	movs	r1, r2
 80067c8:	0018      	movs	r0, r3
 80067ca:	f001 fbc0 	bl	8007f4e <json_getProperty>
 80067ce:	0003      	movs	r3, r0
 80067d0:	0018      	movs	r0, r3
 80067d2:	f7fd ff43 	bl	800465c <json_getInteger>
 80067d6:	0002      	movs	r2, r0
 80067d8:	000b      	movs	r3, r1
 80067da:	b2d2      	uxtb	r2, r2
 80067dc:	4b99      	ldr	r3, [pc, #612]	@ (8006a44 <ReceiveData+0x38c>)
 80067de:	741a      	strb	r2, [r3, #16]
						json_getProperty(parent, "evolution"));
				game.mood = (unsigned int) json_getInteger(
 80067e0:	4a9c      	ldr	r2, [pc, #624]	@ (8006a54 <ReceiveData+0x39c>)
 80067e2:	193b      	adds	r3, r7, r4
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	0011      	movs	r1, r2
 80067e8:	0018      	movs	r0, r3
 80067ea:	f001 fbb0 	bl	8007f4e <json_getProperty>
 80067ee:	0003      	movs	r3, r0
 80067f0:	0018      	movs	r0, r3
 80067f2:	f7fd ff33 	bl	800465c <json_getInteger>
 80067f6:	0002      	movs	r2, r0
 80067f8:	000b      	movs	r3, r1
 80067fa:	b2d2      	uxtb	r2, r2
 80067fc:	4b91      	ldr	r3, [pc, #580]	@ (8006a44 <ReceiveData+0x38c>)
 80067fe:	745a      	strb	r2, [r3, #17]
						json_getProperty(parent, "friendship"));
				game.stepsToday = (unsigned int) json_getInteger(
 8006800:	4a95      	ldr	r2, [pc, #596]	@ (8006a58 <ReceiveData+0x3a0>)
 8006802:	193b      	adds	r3, r7, r4
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	0011      	movs	r1, r2
 8006808:	0018      	movs	r0, r3
 800680a:	f001 fba0 	bl	8007f4e <json_getProperty>
 800680e:	0003      	movs	r3, r0
 8006810:	0018      	movs	r0, r3
 8006812:	f7fd ff23 	bl	800465c <json_getInteger>
 8006816:	0002      	movs	r2, r0
 8006818:	000b      	movs	r3, r1
 800681a:	0011      	movs	r1, r2
 800681c:	4a89      	ldr	r2, [pc, #548]	@ (8006a44 <ReceiveData+0x38c>)
 800681e:	2390      	movs	r3, #144	@ 0x90
 8006820:	005b      	lsls	r3, r3, #1
 8006822:	50d1      	str	r1, [r2, r3]
						json_getProperty(parent, "dailySteps"));
				game.weeklySteps = (unsigned int) json_getInteger(
 8006824:	4a8d      	ldr	r2, [pc, #564]	@ (8006a5c <ReceiveData+0x3a4>)
 8006826:	193b      	adds	r3, r7, r4
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	0011      	movs	r1, r2
 800682c:	0018      	movs	r0, r3
 800682e:	f001 fb8e 	bl	8007f4e <json_getProperty>
 8006832:	0003      	movs	r3, r0
 8006834:	0018      	movs	r0, r3
 8006836:	f7fd ff11 	bl	800465c <json_getInteger>
 800683a:	0002      	movs	r2, r0
 800683c:	000b      	movs	r3, r1
 800683e:	0011      	movs	r1, r2
 8006840:	4a80      	ldr	r2, [pc, #512]	@ (8006a44 <ReceiveData+0x38c>)
 8006842:	238e      	movs	r3, #142	@ 0x8e
 8006844:	005b      	lsls	r3, r3, #1
 8006846:	50d1      	str	r1, [r2, r3]
						json_getProperty(parent, "weeklySteps"));
				json_t const *location;
				json_t const *locations = json_getProperty(parent, "locations");
 8006848:	4a85      	ldr	r2, [pc, #532]	@ (8006a60 <ReceiveData+0x3a8>)
 800684a:	193b      	adds	r3, r7, r4
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	0011      	movs	r1, r2
 8006850:	0018      	movs	r0, r3
 8006852:	f001 fb7c 	bl	8007f4e <json_getProperty>
 8006856:	0003      	movs	r3, r0
 8006858:	4a82      	ldr	r2, [pc, #520]	@ (8006a64 <ReceiveData+0x3ac>)
 800685a:	18b9      	adds	r1, r7, r2
 800685c:	600b      	str	r3, [r1, #0]
				for (location = json_getChild(locations); location; location =
 800685e:	18bb      	adds	r3, r7, r2
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	0018      	movs	r0, r3
 8006864:	f7fd fef0 	bl	8004648 <json_getChild>
 8006868:	0003      	movs	r3, r0
 800686a:	22a0      	movs	r2, #160	@ 0xa0
 800686c:	0152      	lsls	r2, r2, #5
 800686e:	18ba      	adds	r2, r7, r2
 8006870:	6013      	str	r3, [r2, #0]
 8006872:	e07a      	b.n	800696a <ReceiveData+0x2b2>
						json_getSibling(location)) {
					tempLoc.lat = (float) json_getReal(
 8006874:	4a7c      	ldr	r2, [pc, #496]	@ (8006a68 <ReceiveData+0x3b0>)
 8006876:	25a0      	movs	r5, #160	@ 0xa0
 8006878:	016d      	lsls	r5, r5, #5
 800687a:	197b      	adds	r3, r7, r5
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	0011      	movs	r1, r2
 8006880:	0018      	movs	r0, r3
 8006882:	f001 fb64 	bl	8007f4e <json_getProperty>
 8006886:	0003      	movs	r3, r0
 8006888:	0018      	movs	r0, r3
 800688a:	f7fd fef9 	bl	8004680 <json_getReal>
 800688e:	0002      	movs	r2, r0
 8006890:	000b      	movs	r3, r1
 8006892:	0010      	movs	r0, r2
 8006894:	0019      	movs	r1, r3
 8006896:	f7fc fe0f 	bl	80034b8 <__aeabi_d2f>
 800689a:	1c02      	adds	r2, r0, #0
 800689c:	4c73      	ldr	r4, [pc, #460]	@ (8006a6c <ReceiveData+0x3b4>)
 800689e:	193b      	adds	r3, r7, r4
 80068a0:	601a      	str	r2, [r3, #0]
							json_getProperty(location, "lat"));
					tempLoc.lon = (float) json_getReal(
 80068a2:	4a73      	ldr	r2, [pc, #460]	@ (8006a70 <ReceiveData+0x3b8>)
 80068a4:	197b      	adds	r3, r7, r5
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	0011      	movs	r1, r2
 80068aa:	0018      	movs	r0, r3
 80068ac:	f001 fb4f 	bl	8007f4e <json_getProperty>
 80068b0:	0003      	movs	r3, r0
 80068b2:	0018      	movs	r0, r3
 80068b4:	f7fd fee4 	bl	8004680 <json_getReal>
 80068b8:	0002      	movs	r2, r0
 80068ba:	000b      	movs	r3, r1
 80068bc:	0010      	movs	r0, r2
 80068be:	0019      	movs	r1, r3
 80068c0:	f7fc fdfa 	bl	80034b8 <__aeabi_d2f>
 80068c4:	1c02      	adds	r2, r0, #0
 80068c6:	193b      	adds	r3, r7, r4
 80068c8:	605a      	str	r2, [r3, #4]
							json_getProperty(location, "lng"));
					if (fabs(tempLoc.lat) < .00001) {
 80068ca:	193b      	adds	r3, r7, r4
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	005b      	lsls	r3, r3, #1
 80068d0:	085b      	lsrs	r3, r3, #1
 80068d2:	1c18      	adds	r0, r3, #0
 80068d4:	f7fc fda8 	bl	8003428 <__aeabi_f2d>
 80068d8:	4a66      	ldr	r2, [pc, #408]	@ (8006a74 <ReceiveData+0x3bc>)
 80068da:	4b67      	ldr	r3, [pc, #412]	@ (8006a78 <ReceiveData+0x3c0>)
 80068dc:	f7f9 fdc6 	bl	800046c <__aeabi_dcmplt>
 80068e0:	1e03      	subs	r3, r0, #0
 80068e2:	d027      	beq.n	8006934 <ReceiveData+0x27c>

						tempLoc.lat = (float) json_getReal(
 80068e4:	4a65      	ldr	r2, [pc, #404]	@ (8006a7c <ReceiveData+0x3c4>)
 80068e6:	197b      	adds	r3, r7, r5
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	0011      	movs	r1, r2
 80068ec:	0018      	movs	r0, r3
 80068ee:	f001 fb2e 	bl	8007f4e <json_getProperty>
 80068f2:	0003      	movs	r3, r0
 80068f4:	0018      	movs	r0, r3
 80068f6:	f7fd fec3 	bl	8004680 <json_getReal>
 80068fa:	0002      	movs	r2, r0
 80068fc:	000b      	movs	r3, r1
 80068fe:	0010      	movs	r0, r2
 8006900:	0019      	movs	r1, r3
 8006902:	f7fc fdd9 	bl	80034b8 <__aeabi_d2f>
 8006906:	1c02      	adds	r2, r0, #0
 8006908:	193b      	adds	r3, r7, r4
 800690a:	601a      	str	r2, [r3, #0]
								json_getProperty(location, "Lat"));
						tempLoc.lon = (float) json_getReal(
 800690c:	4a5c      	ldr	r2, [pc, #368]	@ (8006a80 <ReceiveData+0x3c8>)
 800690e:	197b      	adds	r3, r7, r5
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	0011      	movs	r1, r2
 8006914:	0018      	movs	r0, r3
 8006916:	f001 fb1a 	bl	8007f4e <json_getProperty>
 800691a:	0003      	movs	r3, r0
 800691c:	0018      	movs	r0, r3
 800691e:	f7fd feaf 	bl	8004680 <json_getReal>
 8006922:	0002      	movs	r2, r0
 8006924:	000b      	movs	r3, r1
 8006926:	0010      	movs	r0, r2
 8006928:	0019      	movs	r1, r3
 800692a:	f7fc fdc5 	bl	80034b8 <__aeabi_d2f>
 800692e:	1c02      	adds	r2, r0, #0
 8006930:	193b      	adds	r3, r7, r4
 8006932:	605a      	str	r2, [r3, #4]
								json_getProperty(location, "Lng"));
					}
					game.positions[locI] = tempLoc;
 8006934:	4a43      	ldr	r2, [pc, #268]	@ (8006a44 <ReceiveData+0x38c>)
 8006936:	4c3f      	ldr	r4, [pc, #252]	@ (8006a34 <ReceiveData+0x37c>)
 8006938:	193b      	adds	r3, r7, r4
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	3303      	adds	r3, #3
 800693e:	00db      	lsls	r3, r3, #3
 8006940:	494a      	ldr	r1, [pc, #296]	@ (8006a6c <ReceiveData+0x3b4>)
 8006942:	1879      	adds	r1, r7, r1
 8006944:	18d3      	adds	r3, r2, r3
 8006946:	000a      	movs	r2, r1
 8006948:	ca03      	ldmia	r2!, {r0, r1}
 800694a:	c303      	stmia	r3!, {r0, r1}
					locI++;
 800694c:	193b      	adds	r3, r7, r4
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	3301      	adds	r3, #1
 8006952:	193a      	adds	r2, r7, r4
 8006954:	6013      	str	r3, [r2, #0]
						json_getSibling(location)) {
 8006956:	24a0      	movs	r4, #160	@ 0xa0
 8006958:	0164      	lsls	r4, r4, #5
 800695a:	193b      	adds	r3, r7, r4
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	0018      	movs	r0, r3
 8006960:	f7fd fe68 	bl	8004634 <json_getSibling>
 8006964:	0003      	movs	r3, r0
 8006966:	193a      	adds	r2, r7, r4
 8006968:	6013      	str	r3, [r2, #0]
				for (location = json_getChild(locations); location; location =
 800696a:	23a0      	movs	r3, #160	@ 0xa0
 800696c:	015b      	lsls	r3, r3, #5
 800696e:	18fb      	adds	r3, r7, r3
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	2b00      	cmp	r3, #0
 8006974:	d000      	beq.n	8006978 <ReceiveData+0x2c0>
 8006976:	e77d      	b.n	8006874 <ReceiveData+0x1bc>
				}
				game.numLocations = locI;
 8006978:	4b2e      	ldr	r3, [pc, #184]	@ (8006a34 <ReceiveData+0x37c>)
 800697a:	18fb      	adds	r3, r7, r3
 800697c:	681a      	ldr	r2, [r3, #0]
 800697e:	4b31      	ldr	r3, [pc, #196]	@ (8006a44 <ReceiveData+0x38c>)
 8006980:	615a      	str	r2, [r3, #20]
				for (locI = locI; locI < 32; locI++) {
 8006982:	e010      	b.n	80069a6 <ReceiveData+0x2ee>
					memset(&game.positions[locI], 0,
 8006984:	4c2b      	ldr	r4, [pc, #172]	@ (8006a34 <ReceiveData+0x37c>)
 8006986:	193b      	adds	r3, r7, r4
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	3303      	adds	r3, #3
 800698c:	00da      	lsls	r2, r3, #3
 800698e:	4b2d      	ldr	r3, [pc, #180]	@ (8006a44 <ReceiveData+0x38c>)
 8006990:	18d3      	adds	r3, r2, r3
 8006992:	2208      	movs	r2, #8
 8006994:	2100      	movs	r1, #0
 8006996:	0018      	movs	r0, r3
 8006998:	f008 fd04 	bl	800f3a4 <memset>
				for (locI = locI; locI < 32; locI++) {
 800699c:	193b      	adds	r3, r7, r4
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	3301      	adds	r3, #1
 80069a2:	193a      	adds	r2, r7, r4
 80069a4:	6013      	str	r3, [r2, #0]
 80069a6:	4b23      	ldr	r3, [pc, #140]	@ (8006a34 <ReceiveData+0x37c>)
 80069a8:	18fb      	adds	r3, r7, r3
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	2b1f      	cmp	r3, #31
 80069ae:	dde9      	ble.n	8006984 <ReceiveData+0x2cc>
							sizeof(game.positions[locI]));
				}
				//SendData();
			}
			for (ii = 0; ii <= rI; ii++)
 80069b0:	4b34      	ldr	r3, [pc, #208]	@ (8006a84 <ReceiveData+0x3cc>)
 80069b2:	2200      	movs	r2, #0
 80069b4:	801a      	strh	r2, [r3, #0]
 80069b6:	e00d      	b.n	80069d4 <ReceiveData+0x31c>
				syncBuffer[ii] = 0;
 80069b8:	4b32      	ldr	r3, [pc, #200]	@ (8006a84 <ReceiveData+0x3cc>)
 80069ba:	881b      	ldrh	r3, [r3, #0]
 80069bc:	b29b      	uxth	r3, r3
 80069be:	001a      	movs	r2, r3
 80069c0:	4b1a      	ldr	r3, [pc, #104]	@ (8006a2c <ReceiveData+0x374>)
 80069c2:	2100      	movs	r1, #0
 80069c4:	5499      	strb	r1, [r3, r2]
			for (ii = 0; ii <= rI; ii++)
 80069c6:	4b2f      	ldr	r3, [pc, #188]	@ (8006a84 <ReceiveData+0x3cc>)
 80069c8:	881b      	ldrh	r3, [r3, #0]
 80069ca:	b29b      	uxth	r3, r3
 80069cc:	3301      	adds	r3, #1
 80069ce:	b29a      	uxth	r2, r3
 80069d0:	4b2c      	ldr	r3, [pc, #176]	@ (8006a84 <ReceiveData+0x3cc>)
 80069d2:	801a      	strh	r2, [r3, #0]
 80069d4:	4b2b      	ldr	r3, [pc, #172]	@ (8006a84 <ReceiveData+0x3cc>)
 80069d6:	881b      	ldrh	r3, [r3, #0]
 80069d8:	b29b      	uxth	r3, r3
 80069da:	001a      	movs	r2, r3
 80069dc:	4912      	ldr	r1, [pc, #72]	@ (8006a28 <ReceiveData+0x370>)
 80069de:	187b      	adds	r3, r7, r1
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	4293      	cmp	r3, r2
 80069e4:	dae8      	bge.n	80069b8 <ReceiveData+0x300>
			rI = 0;
 80069e6:	2300      	movs	r3, #0
 80069e8:	187a      	adds	r2, r7, r1
 80069ea:	6013      	str	r3, [r2, #0]
			break;
 80069ec:	e014      	b.n	8006a18 <ReceiveData+0x360>
		} else {
			rI++;
 80069ee:	4a0e      	ldr	r2, [pc, #56]	@ (8006a28 <ReceiveData+0x370>)
 80069f0:	18bb      	adds	r3, r7, r2
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	3301      	adds	r3, #1
 80069f6:	18ba      	adds	r2, r7, r2
 80069f8:	6013      	str	r3, [r2, #0]
	while (HAL_UART_Receive(&huart2, &(syncBuffer[rI]), 1, 1000) == HAL_OK) {
 80069fa:	4b0b      	ldr	r3, [pc, #44]	@ (8006a28 <ReceiveData+0x370>)
 80069fc:	18fb      	adds	r3, r7, r3
 80069fe:	681a      	ldr	r2, [r3, #0]
 8006a00:	4b0a      	ldr	r3, [pc, #40]	@ (8006a2c <ReceiveData+0x374>)
 8006a02:	18d1      	adds	r1, r2, r3
 8006a04:	23fa      	movs	r3, #250	@ 0xfa
 8006a06:	009b      	lsls	r3, r3, #2
 8006a08:	481f      	ldr	r0, [pc, #124]	@ (8006a88 <ReceiveData+0x3d0>)
 8006a0a:	2201      	movs	r2, #1
 8006a0c:	f006 fcb2 	bl	800d374 <HAL_UART_Receive>
 8006a10:	1e03      	subs	r3, r0, #0
 8006a12:	d100      	bne.n	8006a16 <ReceiveData+0x35e>
 8006a14:	e659      	b.n	80066ca <ReceiveData+0x12>
		}
	}

}
 8006a16:	46c0      	nop			@ (mov r8, r8)
 8006a18:	46c0      	nop			@ (mov r8, r8)
 8006a1a:	46bd      	mov	sp, r7
 8006a1c:	4b1b      	ldr	r3, [pc, #108]	@ (8006a8c <ReceiveData+0x3d4>)
 8006a1e:	449d      	add	sp, r3
 8006a20:	bdb0      	pop	{r4, r5, r7, pc}
 8006a22:	46c0      	nop			@ (mov r8, r8)
 8006a24:	ffffebf0 	.word	0xffffebf0
 8006a28:	0000140c 	.word	0x0000140c
 8006a2c:	200055cc 	.word	0x200055cc
 8006a30:	000013fc 	.word	0x000013fc
 8006a34:	00001408 	.word	0x00001408
 8006a38:	08011c20 	.word	0x08011c20
 8006a3c:	000013f8 	.word	0x000013f8
 8006a40:	00001404 	.word	0x00001404
 8006a44:	20005214 	.word	0x20005214
 8006a48:	08011c24 	.word	0x08011c24
 8006a4c:	08011c30 	.word	0x08011c30
 8006a50:	08011c3c 	.word	0x08011c3c
 8006a54:	08011c48 	.word	0x08011c48
 8006a58:	08011c54 	.word	0x08011c54
 8006a5c:	08011c60 	.word	0x08011c60
 8006a60:	08011c6c 	.word	0x08011c6c
 8006a64:	000013f4 	.word	0x000013f4
 8006a68:	08011c78 	.word	0x08011c78
 8006a6c:	000013ec 	.word	0x000013ec
 8006a70:	08011c7c 	.word	0x08011c7c
 8006a74:	88e368f1 	.word	0x88e368f1
 8006a78:	3ee4f8b5 	.word	0x3ee4f8b5
 8006a7c:	08011c80 	.word	0x08011c80
 8006a80:	08011c84 	.word	0x08011c84
 8006a84:	20005368 	.word	0x20005368
 8006a88:	200063bc 	.word	0x200063bc
 8006a8c:	00001410 	.word	0x00001410

08006a90 <CheckExp>:
int CheckExp(int threshold, int comparer) {
 8006a90:	b590      	push	{r4, r7, lr}
 8006a92:	b085      	sub	sp, #20
 8006a94:	af00      	add	r7, sp, #0
 8006a96:	6078      	str	r0, [r7, #4]
 8006a98:	6039      	str	r1, [r7, #0]
	int value = (int) ((float) comparer
 8006a9a:	6838      	ldr	r0, [r7, #0]
 8006a9c:	f7fa fd7a 	bl	8001594 <__aeabi_i2f>
 8006aa0:	1c04      	adds	r4, r0, #0
			* (1.0f + ((float) game.numLocations) / expDivisor));
 8006aa2:	4b1c      	ldr	r3, [pc, #112]	@ (8006b14 <CheckExp+0x84>)
 8006aa4:	695b      	ldr	r3, [r3, #20]
 8006aa6:	0018      	movs	r0, r3
 8006aa8:	f7fa fdc0 	bl	800162c <__aeabi_ui2f>
 8006aac:	1c03      	adds	r3, r0, #0
 8006aae:	2281      	movs	r2, #129	@ 0x81
 8006ab0:	05d2      	lsls	r2, r2, #23
 8006ab2:	1c11      	adds	r1, r2, #0
 8006ab4:	1c18      	adds	r0, r3, #0
 8006ab6:	f7fa f885 	bl	8000bc4 <__aeabi_fdiv>
 8006aba:	1c03      	adds	r3, r0, #0
 8006abc:	21fe      	movs	r1, #254	@ 0xfe
 8006abe:	0589      	lsls	r1, r1, #22
 8006ac0:	1c18      	adds	r0, r3, #0
 8006ac2:	f7f9 fef5 	bl	80008b0 <__aeabi_fadd>
 8006ac6:	1c03      	adds	r3, r0, #0
 8006ac8:	1c19      	adds	r1, r3, #0
 8006aca:	1c20      	adds	r0, r4, #0
 8006acc:	f7fa fa60 	bl	8000f90 <__aeabi_fmul>
 8006ad0:	1c03      	adds	r3, r0, #0
	int value = (int) ((float) comparer
 8006ad2:	1c18      	adds	r0, r3, #0
 8006ad4:	f7fa fd3e 	bl	8001554 <__aeabi_f2iz>
 8006ad8:	0003      	movs	r3, r0
 8006ada:	60fb      	str	r3, [r7, #12]
	if (value < (threshold / 4))
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	da00      	bge.n	8006ae4 <CheckExp+0x54>
 8006ae2:	3303      	adds	r3, #3
 8006ae4:	109b      	asrs	r3, r3, #2
 8006ae6:	001a      	movs	r2, r3
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	4293      	cmp	r3, r2
 8006aec:	da02      	bge.n	8006af4 <CheckExp+0x64>
		return -1;
 8006aee:	2301      	movs	r3, #1
 8006af0:	425b      	negs	r3, r3
 8006af2:	e00b      	b.n	8006b0c <CheckExp+0x7c>
	if (value < threshold)
 8006af4:	68fa      	ldr	r2, [r7, #12]
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	429a      	cmp	r2, r3
 8006afa:	da01      	bge.n	8006b00 <CheckExp+0x70>
		return 0;
 8006afc:	2300      	movs	r3, #0
 8006afe:	e005      	b.n	8006b0c <CheckExp+0x7c>
	if (value >= threshold)
 8006b00:	68fa      	ldr	r2, [r7, #12]
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	429a      	cmp	r2, r3
 8006b06:	db01      	blt.n	8006b0c <CheckExp+0x7c>
		return 1;
 8006b08:	2301      	movs	r3, #1
 8006b0a:	e7ff      	b.n	8006b0c <CheckExp+0x7c>
}
 8006b0c:	0018      	movs	r0, r3
 8006b0e:	46bd      	mov	sp, r7
 8006b10:	b005      	add	sp, #20
 8006b12:	bd90      	pop	{r4, r7, pc}
 8006b14:	20005214 	.word	0x20005214

08006b18 <GetLatLon>:
void GetLatLon() {
 8006b18:	b5b0      	push	{r4, r5, r7, lr}
 8006b1a:	b08c      	sub	sp, #48	@ 0x30
 8006b1c:	af00      	add	r7, sp, #0
	int gpsI = 0;
 8006b1e:	2300      	movs	r3, #0
 8006b20:	62fb      	str	r3, [r7, #44]	@ 0x2c
	struct latLon pos;
	struct latLon tempPos;
	double checkW;
	double checkH;
	int posCheckI = 0;
 8006b22:	2300      	movs	r3, #0
 8006b24:	62bb      	str	r3, [r7, #40]	@ 0x28
	double gpsThreshold = 0.00383;
 8006b26:	4a78      	ldr	r2, [pc, #480]	@ (8006d08 <GetLatLon+0x1f0>)
 8006b28:	4b78      	ldr	r3, [pc, #480]	@ (8006d0c <GetLatLon+0x1f4>)
 8006b2a:	623a      	str	r2, [r7, #32]
 8006b2c:	627b      	str	r3, [r7, #36]	@ 0x24
	//HAL_UART_Recieve();
	while (HAL_UART_Receive(&huart1, &(buffer[gpsI]), 1, 1000) == HAL_OK || 1) {
 8006b2e:	e0d3      	b.n	8006cd8 <GetLatLon+0x1c0>
		if (buffer[gpsI] == '$') {
			for (ii = 0; ii <= 127; ii++)
 8006b30:	4b77      	ldr	r3, [pc, #476]	@ (8006d10 <GetLatLon+0x1f8>)
 8006b32:	2200      	movs	r2, #0
 8006b34:	801a      	strh	r2, [r3, #0]
 8006b36:	e00d      	b.n	8006b54 <GetLatLon+0x3c>
				buffer[ii] = 0;
 8006b38:	4b75      	ldr	r3, [pc, #468]	@ (8006d10 <GetLatLon+0x1f8>)
 8006b3a:	881b      	ldrh	r3, [r3, #0]
 8006b3c:	b29b      	uxth	r3, r3
 8006b3e:	001a      	movs	r2, r3
 8006b40:	4b74      	ldr	r3, [pc, #464]	@ (8006d14 <GetLatLon+0x1fc>)
 8006b42:	2100      	movs	r1, #0
 8006b44:	5499      	strb	r1, [r3, r2]
			for (ii = 0; ii <= 127; ii++)
 8006b46:	4b72      	ldr	r3, [pc, #456]	@ (8006d10 <GetLatLon+0x1f8>)
 8006b48:	881b      	ldrh	r3, [r3, #0]
 8006b4a:	b29b      	uxth	r3, r3
 8006b4c:	3301      	adds	r3, #1
 8006b4e:	b29a      	uxth	r2, r3
 8006b50:	4b6f      	ldr	r3, [pc, #444]	@ (8006d10 <GetLatLon+0x1f8>)
 8006b52:	801a      	strh	r2, [r3, #0]
 8006b54:	4b6e      	ldr	r3, [pc, #440]	@ (8006d10 <GetLatLon+0x1f8>)
 8006b56:	881b      	ldrh	r3, [r3, #0]
 8006b58:	b29b      	uxth	r3, r3
 8006b5a:	2b7f      	cmp	r3, #127	@ 0x7f
 8006b5c:	d9ec      	bls.n	8006b38 <GetLatLon+0x20>
			buffer[0] = '$';
 8006b5e:	4b6d      	ldr	r3, [pc, #436]	@ (8006d14 <GetLatLon+0x1fc>)
 8006b60:	2224      	movs	r2, #36	@ 0x24
 8006b62:	701a      	strb	r2, [r3, #0]
			gpsI = 0;
 8006b64:	2300      	movs	r3, #0
 8006b66:	62fb      	str	r3, [r7, #44]	@ 0x2c
		}	  //HAL_UART_Transmit(&huart2, buffer[i], 1, 1000);
		if (buffer[gpsI] == '\n') {
 8006b68:	4a6a      	ldr	r2, [pc, #424]	@ (8006d14 <GetLatLon+0x1fc>)
 8006b6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b6c:	18d3      	adds	r3, r2, r3
 8006b6e:	781b      	ldrb	r3, [r3, #0]
 8006b70:	2b0a      	cmp	r3, #10
 8006b72:	d000      	beq.n	8006b76 <GetLatLon+0x5e>
 8006b74:	e0ad      	b.n	8006cd2 <GetLatLon+0x1ba>
			 else return;
			 }

			 break;
			 }*/
			if (minmea_parse_gga(&ggaStruct, &(buffer))) {
 8006b76:	4a67      	ldr	r2, [pc, #412]	@ (8006d14 <GetLatLon+0x1fc>)
 8006b78:	4b67      	ldr	r3, [pc, #412]	@ (8006d18 <GetLatLon+0x200>)
 8006b7a:	0011      	movs	r1, r2
 8006b7c:	0018      	movs	r0, r3
 8006b7e:	f000 fdf1 	bl	8007764 <minmea_parse_gga>
 8006b82:	1e03      	subs	r3, r0, #0
 8006b84:	d100      	bne.n	8006b88 <GetLatLon+0x70>
 8006b86:	e08d      	b.n	8006ca4 <GetLatLon+0x18c>
				pos.lat = minmea_tocoord(&ggaStruct.latitude);
 8006b88:	4b64      	ldr	r3, [pc, #400]	@ (8006d1c <GetLatLon+0x204>)
 8006b8a:	0018      	movs	r0, r3
 8006b8c:	f7fd fd0e 	bl	80045ac <minmea_tocoord>
 8006b90:	1c02      	adds	r2, r0, #0
 8006b92:	2408      	movs	r4, #8
 8006b94:	193b      	adds	r3, r7, r4
 8006b96:	601a      	str	r2, [r3, #0]
				pos.lon = minmea_tocoord(&ggaStruct.longitude);
 8006b98:	4b61      	ldr	r3, [pc, #388]	@ (8006d20 <GetLatLon+0x208>)
 8006b9a:	0018      	movs	r0, r3
 8006b9c:	f7fd fd06 	bl	80045ac <minmea_tocoord>
 8006ba0:	1c02      	adds	r2, r0, #0
 8006ba2:	193b      	adds	r3, r7, r4
 8006ba4:	605a      	str	r2, [r3, #4]
				game.time = ggaStruct.time;
 8006ba6:	4b5f      	ldr	r3, [pc, #380]	@ (8006d24 <GetLatLon+0x20c>)
 8006ba8:	4a5b      	ldr	r2, [pc, #364]	@ (8006d18 <GetLatLon+0x200>)
 8006baa:	ca13      	ldmia	r2!, {r0, r1, r4}
 8006bac:	c313      	stmia	r3!, {r0, r1, r4}
 8006bae:	6812      	ldr	r2, [r2, #0]
 8006bb0:	601a      	str	r2, [r3, #0]
				frameGot = 1;
 8006bb2:	4b5d      	ldr	r3, [pc, #372]	@ (8006d28 <GetLatLon+0x210>)
 8006bb4:	2201      	movs	r2, #1
 8006bb6:	701a      	strb	r2, [r3, #0]
				posCheckI = 0;
 8006bb8:	2300      	movs	r3, #0
 8006bba:	62bb      	str	r3, [r7, #40]	@ 0x28
				for (posCheckI = 0; posCheckI < game.numLocations;
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006bc0:	e053      	b.n	8006c6a <GetLatLon+0x152>
						posCheckI++) {
					tempPos = game.positions[posCheckI];
 8006bc2:	003a      	movs	r2, r7
 8006bc4:	4957      	ldr	r1, [pc, #348]	@ (8006d24 <GetLatLon+0x20c>)
 8006bc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bc8:	3303      	adds	r3, #3
 8006bca:	00db      	lsls	r3, r3, #3
 8006bcc:	18cb      	adds	r3, r1, r3
 8006bce:	cb03      	ldmia	r3!, {r0, r1}
 8006bd0:	c203      	stmia	r2!, {r0, r1}
						checkW = fabs(tempPos.lat - pos.lat);
 8006bd2:	003b      	movs	r3, r7
 8006bd4:	681a      	ldr	r2, [r3, #0]
 8006bd6:	2408      	movs	r4, #8
 8006bd8:	193b      	adds	r3, r7, r4
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	1c19      	adds	r1, r3, #0
 8006bde:	1c10      	adds	r0, r2, #0
 8006be0:	f7fa fb14 	bl	800120c <__aeabi_fsub>
 8006be4:	1c03      	adds	r3, r0, #0
 8006be6:	005b      	lsls	r3, r3, #1
 8006be8:	085b      	lsrs	r3, r3, #1
 8006bea:	1c18      	adds	r0, r3, #0
 8006bec:	f7fc fc1c 	bl	8003428 <__aeabi_f2d>
 8006bf0:	0002      	movs	r2, r0
 8006bf2:	000b      	movs	r3, r1
 8006bf4:	61ba      	str	r2, [r7, #24]
 8006bf6:	61fb      	str	r3, [r7, #28]
						checkH = fabs(tempPos.lon - pos.lon);
 8006bf8:	003b      	movs	r3, r7
 8006bfa:	685a      	ldr	r2, [r3, #4]
 8006bfc:	193b      	adds	r3, r7, r4
 8006bfe:	685b      	ldr	r3, [r3, #4]
 8006c00:	1c19      	adds	r1, r3, #0
 8006c02:	1c10      	adds	r0, r2, #0
 8006c04:	f7fa fb02 	bl	800120c <__aeabi_fsub>
 8006c08:	1c03      	adds	r3, r0, #0
 8006c0a:	005b      	lsls	r3, r3, #1
 8006c0c:	085b      	lsrs	r3, r3, #1
 8006c0e:	1c18      	adds	r0, r3, #0
 8006c10:	f7fc fc0a 	bl	8003428 <__aeabi_f2d>
 8006c14:	0002      	movs	r2, r0
 8006c16:	000b      	movs	r3, r1
 8006c18:	613a      	str	r2, [r7, #16]
 8006c1a:	617b      	str	r3, [r7, #20]
						if ((double)sqrt((checkW * checkW) + (checkH * checkH))
 8006c1c:	69ba      	ldr	r2, [r7, #24]
 8006c1e:	69fb      	ldr	r3, [r7, #28]
 8006c20:	69b8      	ldr	r0, [r7, #24]
 8006c22:	69f9      	ldr	r1, [r7, #28]
 8006c24:	f7fb fcec 	bl	8002600 <__aeabi_dmul>
 8006c28:	0002      	movs	r2, r0
 8006c2a:	000b      	movs	r3, r1
 8006c2c:	0014      	movs	r4, r2
 8006c2e:	001d      	movs	r5, r3
 8006c30:	693a      	ldr	r2, [r7, #16]
 8006c32:	697b      	ldr	r3, [r7, #20]
 8006c34:	6938      	ldr	r0, [r7, #16]
 8006c36:	6979      	ldr	r1, [r7, #20]
 8006c38:	f7fb fce2 	bl	8002600 <__aeabi_dmul>
 8006c3c:	0002      	movs	r2, r0
 8006c3e:	000b      	movs	r3, r1
 8006c40:	0020      	movs	r0, r4
 8006c42:	0029      	movs	r1, r5
 8006c44:	f7fa fd34 	bl	80016b0 <__aeabi_dadd>
 8006c48:	0002      	movs	r2, r0
 8006c4a:	000b      	movs	r3, r1
 8006c4c:	0010      	movs	r0, r2
 8006c4e:	0019      	movs	r1, r3
 8006c50:	f00a fcd7 	bl	8011602 <sqrt>
 8006c54:	0002      	movs	r2, r0
 8006c56:	000b      	movs	r3, r1
 8006c58:	6a38      	ldr	r0, [r7, #32]
 8006c5a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006c5c:	f7f9 fc1a 	bl	8000494 <__aeabi_dcmpgt>
 8006c60:	1e03      	subs	r3, r0, #0
 8006c62:	d14a      	bne.n	8006cfa <GetLatLon+0x1e2>
						posCheckI++) {
 8006c64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c66:	3301      	adds	r3, #1
 8006c68:	62bb      	str	r3, [r7, #40]	@ 0x28
				for (posCheckI = 0; posCheckI < game.numLocations;
 8006c6a:	4b2e      	ldr	r3, [pc, #184]	@ (8006d24 <GetLatLon+0x20c>)
 8006c6c:	695a      	ldr	r2, [r3, #20]
 8006c6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c70:	429a      	cmp	r2, r3
 8006c72:	d8a6      	bhi.n	8006bc2 <GetLatLon+0xaa>
								< gpsThreshold)
							return;

					}
game.positions[game.numLocations] = pos;
 8006c74:	4b2b      	ldr	r3, [pc, #172]	@ (8006d24 <GetLatLon+0x20c>)
 8006c76:	695b      	ldr	r3, [r3, #20]
 8006c78:	4a2a      	ldr	r2, [pc, #168]	@ (8006d24 <GetLatLon+0x20c>)
 8006c7a:	3303      	adds	r3, #3
 8006c7c:	00db      	lsls	r3, r3, #3
 8006c7e:	2108      	movs	r1, #8
 8006c80:	1879      	adds	r1, r7, r1
 8006c82:	18d3      	adds	r3, r2, r3
 8006c84:	000a      	movs	r2, r1
 8006c86:	ca03      	ldmia	r2!, {r0, r1}
 8006c88:	c303      	stmia	r3!, {r0, r1}
				game.numLocations++;
 8006c8a:	4b26      	ldr	r3, [pc, #152]	@ (8006d24 <GetLatLon+0x20c>)
 8006c8c:	695b      	ldr	r3, [r3, #20]
 8006c8e:	1c5a      	adds	r2, r3, #1
 8006c90:	4b24      	ldr	r3, [pc, #144]	@ (8006d24 <GetLatLon+0x20c>)
 8006c92:	615a      	str	r2, [r3, #20]
				if (game.numLocations > 31)
 8006c94:	4b23      	ldr	r3, [pc, #140]	@ (8006d24 <GetLatLon+0x20c>)
 8006c96:	695b      	ldr	r3, [r3, #20]
 8006c98:	2b1f      	cmp	r3, #31
 8006c9a:	d930      	bls.n	8006cfe <GetLatLon+0x1e6>
					game.numLocations = 0;
 8006c9c:	4b21      	ldr	r3, [pc, #132]	@ (8006d24 <GetLatLon+0x20c>)
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	615a      	str	r2, [r3, #20]
				break;
 8006ca2:	e02c      	b.n	8006cfe <GetLatLon+0x1e6>
				}
				for (ii = 0; ii <= 127; ii++)
 8006ca4:	4b1a      	ldr	r3, [pc, #104]	@ (8006d10 <GetLatLon+0x1f8>)
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	801a      	strh	r2, [r3, #0]
 8006caa:	e00d      	b.n	8006cc8 <GetLatLon+0x1b0>
				buffer[ii] = 0;
 8006cac:	4b18      	ldr	r3, [pc, #96]	@ (8006d10 <GetLatLon+0x1f8>)
 8006cae:	881b      	ldrh	r3, [r3, #0]
 8006cb0:	b29b      	uxth	r3, r3
 8006cb2:	001a      	movs	r2, r3
 8006cb4:	4b17      	ldr	r3, [pc, #92]	@ (8006d14 <GetLatLon+0x1fc>)
 8006cb6:	2100      	movs	r1, #0
 8006cb8:	5499      	strb	r1, [r3, r2]
				for (ii = 0; ii <= 127; ii++)
 8006cba:	4b15      	ldr	r3, [pc, #84]	@ (8006d10 <GetLatLon+0x1f8>)
 8006cbc:	881b      	ldrh	r3, [r3, #0]
 8006cbe:	b29b      	uxth	r3, r3
 8006cc0:	3301      	adds	r3, #1
 8006cc2:	b29a      	uxth	r2, r3
 8006cc4:	4b12      	ldr	r3, [pc, #72]	@ (8006d10 <GetLatLon+0x1f8>)
 8006cc6:	801a      	strh	r2, [r3, #0]
 8006cc8:	4b11      	ldr	r3, [pc, #68]	@ (8006d10 <GetLatLon+0x1f8>)
 8006cca:	881b      	ldrh	r3, [r3, #0]
 8006ccc:	b29b      	uxth	r3, r3
 8006cce:	2b7f      	cmp	r3, #127	@ 0x7f
 8006cd0:	d9ec      	bls.n	8006cac <GetLatLon+0x194>
			}

			gpsI++;
 8006cd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cd4:	3301      	adds	r3, #1
 8006cd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	while (HAL_UART_Receive(&huart1, &(buffer[gpsI]), 1, 1000) == HAL_OK || 1) {
 8006cd8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006cda:	4b0e      	ldr	r3, [pc, #56]	@ (8006d14 <GetLatLon+0x1fc>)
 8006cdc:	18d1      	adds	r1, r2, r3
 8006cde:	23fa      	movs	r3, #250	@ 0xfa
 8006ce0:	009b      	lsls	r3, r3, #2
 8006ce2:	4812      	ldr	r0, [pc, #72]	@ (8006d2c <GetLatLon+0x214>)
 8006ce4:	2201      	movs	r2, #1
 8006ce6:	f006 fb45 	bl	800d374 <HAL_UART_Receive>
		if (buffer[gpsI] == '$') {
 8006cea:	4a0a      	ldr	r2, [pc, #40]	@ (8006d14 <GetLatLon+0x1fc>)
 8006cec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cee:	18d3      	adds	r3, r2, r3
 8006cf0:	781b      	ldrb	r3, [r3, #0]
 8006cf2:	2b24      	cmp	r3, #36	@ 0x24
 8006cf4:	d000      	beq.n	8006cf8 <GetLatLon+0x1e0>
 8006cf6:	e737      	b.n	8006b68 <GetLatLon+0x50>
 8006cf8:	e71a      	b.n	8006b30 <GetLatLon+0x18>
							return;
 8006cfa:	46c0      	nop			@ (mov r8, r8)
 8006cfc:	e000      	b.n	8006d00 <GetLatLon+0x1e8>
				break;
 8006cfe:	46c0      	nop			@ (mov r8, r8)
		}


	}
 8006d00:	46bd      	mov	sp, r7
 8006d02:	b00c      	add	sp, #48	@ 0x30
 8006d04:	bdb0      	pop	{r4, r5, r7, pc}
 8006d06:	46c0      	nop			@ (mov r8, r8)
 8006d08:	97cc3a00 	.word	0x97cc3a00
 8006d0c:	3f6f6017 	.word	0x3f6f6017
 8006d10:	20005368 	.word	0x20005368
 8006d14:	200053bc 	.word	0x200053bc
 8006d18:	2000536c 	.word	0x2000536c
 8006d1c:	2000537c 	.word	0x2000537c
 8006d20:	20005384 	.word	0x20005384
 8006d24:	20005214 	.word	0x20005214
 8006d28:	200053ba 	.word	0x200053ba
 8006d2c:	20006328 	.word	0x20006328

08006d30 <Emote>:

void Emote() {
 8006d30:	b580      	push	{r7, lr}
 8006d32:	b084      	sub	sp, #16
 8006d34:	af04      	add	r7, sp, #16
	switch (game.evo) {
 8006d36:	4b57      	ldr	r3, [pc, #348]	@ (8006e94 <Emote+0x164>)
 8006d38:	7c1b      	ldrb	r3, [r3, #16]
 8006d3a:	2b02      	cmp	r3, #2
 8006d3c:	d041      	beq.n	8006dc2 <Emote+0x92>
 8006d3e:	dd00      	ble.n	8006d42 <Emote+0x12>
 8006d40:	e069      	b.n	8006e16 <Emote+0xe6>
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d002      	beq.n	8006d4c <Emote+0x1c>
 8006d46:	2b01      	cmp	r3, #1
 8006d48:	d016      	beq.n	8006d78 <Emote+0x48>
 8006d4a:	e064      	b.n	8006e16 <Emote+0xe6>
	case 0:
		if (game.time.seconds % 3 == 0) {
 8006d4c:	4b51      	ldr	r3, [pc, #324]	@ (8006e94 <Emote+0x164>)
 8006d4e:	689b      	ldr	r3, [r3, #8]
 8006d50:	2103      	movs	r1, #3
 8006d52:	0018      	movs	r0, r3
 8006d54:	f7f9 fb6e 	bl	8000434 <__aeabi_idivmod>
 8006d58:	1e0b      	subs	r3, r1, #0
 8006d5a:	d157      	bne.n	8006e0c <Emote+0xdc>
			game.time.seconds++;
 8006d5c:	4b4d      	ldr	r3, [pc, #308]	@ (8006e94 <Emote+0x164>)
 8006d5e:	689b      	ldr	r3, [r3, #8]
 8006d60:	1c5a      	adds	r2, r3, #1
 8006d62:	4b4c      	ldr	r3, [pc, #304]	@ (8006e94 <Emote+0x164>)
 8006d64:	609a      	str	r2, [r3, #8]
			effect = EggNoise;
 8006d66:	4b4c      	ldr	r3, [pc, #304]	@ (8006e98 <Emote+0x168>)
 8006d68:	2201      	movs	r2, #1
 8006d6a:	701a      	strb	r2, [r3, #0]
			PlayEffect(effect);
 8006d6c:	4b4a      	ldr	r3, [pc, #296]	@ (8006e98 <Emote+0x168>)
 8006d6e:	781b      	ldrb	r3, [r3, #0]
 8006d70:	0018      	movs	r0, r3
 8006d72:	f7fe fcbf 	bl	80056f4 <PlayEffect>
		}
		break;
 8006d76:	e049      	b.n	8006e0c <Emote+0xdc>
	case 1:
		if (game.time.seconds % 3 == 0) {
 8006d78:	4b46      	ldr	r3, [pc, #280]	@ (8006e94 <Emote+0x164>)
 8006d7a:	689b      	ldr	r3, [r3, #8]
 8006d7c:	2103      	movs	r1, #3
 8006d7e:	0018      	movs	r0, r3
 8006d80:	f7f9 fb58 	bl	8000434 <__aeabi_idivmod>
 8006d84:	1e0b      	subs	r3, r1, #0
 8006d86:	d143      	bne.n	8006e10 <Emote+0xe0>
			game.time.seconds++;
 8006d88:	4b42      	ldr	r3, [pc, #264]	@ (8006e94 <Emote+0x164>)
 8006d8a:	689b      	ldr	r3, [r3, #8]
 8006d8c:	1c5a      	adds	r2, r3, #1
 8006d8e:	4b41      	ldr	r3, [pc, #260]	@ (8006e94 <Emote+0x164>)
 8006d90:	609a      	str	r2, [r3, #8]
			if (game.mood > sadMood) {
 8006d92:	4b40      	ldr	r3, [pc, #256]	@ (8006e94 <Emote+0x164>)
 8006d94:	7c5b      	ldrb	r3, [r3, #17]
 8006d96:	001a      	movs	r2, r3
 8006d98:	2300      	movs	r3, #0
 8006d9a:	429a      	cmp	r2, r3
 8006d9c:	dd08      	ble.n	8006db0 <Emote+0x80>
				effect = YoungNoiseHappy;
 8006d9e:	4b3e      	ldr	r3, [pc, #248]	@ (8006e98 <Emote+0x168>)
 8006da0:	2202      	movs	r2, #2
 8006da2:	701a      	strb	r2, [r3, #0]
				PlayEffect(effect);
 8006da4:	4b3c      	ldr	r3, [pc, #240]	@ (8006e98 <Emote+0x168>)
 8006da6:	781b      	ldrb	r3, [r3, #0]
 8006da8:	0018      	movs	r0, r3
 8006daa:	f7fe fca3 	bl	80056f4 <PlayEffect>
				effect = YoungNoiseSad;
				PlayEffect(effect);

			}
		}
		break;
 8006dae:	e02f      	b.n	8006e10 <Emote+0xe0>
				effect = YoungNoiseSad;
 8006db0:	4b39      	ldr	r3, [pc, #228]	@ (8006e98 <Emote+0x168>)
 8006db2:	2203      	movs	r2, #3
 8006db4:	701a      	strb	r2, [r3, #0]
				PlayEffect(effect);
 8006db6:	4b38      	ldr	r3, [pc, #224]	@ (8006e98 <Emote+0x168>)
 8006db8:	781b      	ldrb	r3, [r3, #0]
 8006dba:	0018      	movs	r0, r3
 8006dbc:	f7fe fc9a 	bl	80056f4 <PlayEffect>
		break;
 8006dc0:	e026      	b.n	8006e10 <Emote+0xe0>
	case 2:
		if (game.time.seconds % 3 == 0) {
 8006dc2:	4b34      	ldr	r3, [pc, #208]	@ (8006e94 <Emote+0x164>)
 8006dc4:	689b      	ldr	r3, [r3, #8]
 8006dc6:	2103      	movs	r1, #3
 8006dc8:	0018      	movs	r0, r3
 8006dca:	f7f9 fb33 	bl	8000434 <__aeabi_idivmod>
 8006dce:	1e0b      	subs	r3, r1, #0
 8006dd0:	d120      	bne.n	8006e14 <Emote+0xe4>
			game.time.seconds++;
 8006dd2:	4b30      	ldr	r3, [pc, #192]	@ (8006e94 <Emote+0x164>)
 8006dd4:	689b      	ldr	r3, [r3, #8]
 8006dd6:	1c5a      	adds	r2, r3, #1
 8006dd8:	4b2e      	ldr	r3, [pc, #184]	@ (8006e94 <Emote+0x164>)
 8006dda:	609a      	str	r2, [r3, #8]
			if (game.mood > sadMood) {
 8006ddc:	4b2d      	ldr	r3, [pc, #180]	@ (8006e94 <Emote+0x164>)
 8006dde:	7c5b      	ldrb	r3, [r3, #17]
 8006de0:	001a      	movs	r2, r3
 8006de2:	2300      	movs	r3, #0
 8006de4:	429a      	cmp	r2, r3
 8006de6:	dd08      	ble.n	8006dfa <Emote+0xca>
				effect = AdultNoiseHappy;
 8006de8:	4b2b      	ldr	r3, [pc, #172]	@ (8006e98 <Emote+0x168>)
 8006dea:	2204      	movs	r2, #4
 8006dec:	701a      	strb	r2, [r3, #0]
				PlayEffect(effect);
 8006dee:	4b2a      	ldr	r3, [pc, #168]	@ (8006e98 <Emote+0x168>)
 8006df0:	781b      	ldrb	r3, [r3, #0]
 8006df2:	0018      	movs	r0, r3
 8006df4:	f7fe fc7e 	bl	80056f4 <PlayEffect>
				effect = AdultNoiseSad;
				PlayEffect(effect);

			}
		}
		break;
 8006df8:	e00c      	b.n	8006e14 <Emote+0xe4>
				effect = AdultNoiseSad;
 8006dfa:	4b27      	ldr	r3, [pc, #156]	@ (8006e98 <Emote+0x168>)
 8006dfc:	2205      	movs	r2, #5
 8006dfe:	701a      	strb	r2, [r3, #0]
				PlayEffect(effect);
 8006e00:	4b25      	ldr	r3, [pc, #148]	@ (8006e98 <Emote+0x168>)
 8006e02:	781b      	ldrb	r3, [r3, #0]
 8006e04:	0018      	movs	r0, r3
 8006e06:	f7fe fc75 	bl	80056f4 <PlayEffect>
		break;
 8006e0a:	e003      	b.n	8006e14 <Emote+0xe4>
		break;
 8006e0c:	46c0      	nop			@ (mov r8, r8)
 8006e0e:	e002      	b.n	8006e16 <Emote+0xe6>
		break;
 8006e10:	46c0      	nop			@ (mov r8, r8)
 8006e12:	e000      	b.n	8006e16 <Emote+0xe6>
		break;
 8006e14:	46c0      	nop			@ (mov r8, r8)
	}
	if (game.mood <= sadMood) {
 8006e16:	4b1f      	ldr	r3, [pc, #124]	@ (8006e94 <Emote+0x164>)
 8006e18:	7c5b      	ldrb	r3, [r3, #17]
 8006e1a:	001a      	movs	r2, r3
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	429a      	cmp	r2, r3
 8006e20:	dc0d      	bgt.n	8006e3e <Emote+0x10e>
		drawString(0, 140, "Emotional State :(", WHITE, BLACK, 1, 1);
 8006e22:	2301      	movs	r3, #1
 8006e24:	425b      	negs	r3, r3
 8006e26:	4a1d      	ldr	r2, [pc, #116]	@ (8006e9c <Emote+0x16c>)
 8006e28:	2101      	movs	r1, #1
 8006e2a:	9102      	str	r1, [sp, #8]
 8006e2c:	2101      	movs	r1, #1
 8006e2e:	9101      	str	r1, [sp, #4]
 8006e30:	2100      	movs	r1, #0
 8006e32:	9100      	str	r1, [sp, #0]
 8006e34:	218c      	movs	r1, #140	@ 0x8c
 8006e36:	2000      	movs	r0, #0
 8006e38:	f7fc fe91 	bl	8003b5e <drawString>
	} else if (game.mood <= mehMood) {
		drawString(0, 140, "Emotional State :/", WHITE, BLACK, 1, 1);
	} else if (game.mood >= happyMood) {
		drawString(0, 140, "Emotional State :)", WHITE, BLACK, 1, 1);
	}
}
 8006e3c:	e026      	b.n	8006e8c <Emote+0x15c>
	} else if (game.mood <= mehMood) {
 8006e3e:	4b15      	ldr	r3, [pc, #84]	@ (8006e94 <Emote+0x164>)
 8006e40:	7c5b      	ldrb	r3, [r3, #17]
 8006e42:	001a      	movs	r2, r3
 8006e44:	2301      	movs	r3, #1
 8006e46:	429a      	cmp	r2, r3
 8006e48:	dc0d      	bgt.n	8006e66 <Emote+0x136>
		drawString(0, 140, "Emotional State :/", WHITE, BLACK, 1, 1);
 8006e4a:	2301      	movs	r3, #1
 8006e4c:	425b      	negs	r3, r3
 8006e4e:	4a14      	ldr	r2, [pc, #80]	@ (8006ea0 <Emote+0x170>)
 8006e50:	2101      	movs	r1, #1
 8006e52:	9102      	str	r1, [sp, #8]
 8006e54:	2101      	movs	r1, #1
 8006e56:	9101      	str	r1, [sp, #4]
 8006e58:	2100      	movs	r1, #0
 8006e5a:	9100      	str	r1, [sp, #0]
 8006e5c:	218c      	movs	r1, #140	@ 0x8c
 8006e5e:	2000      	movs	r0, #0
 8006e60:	f7fc fe7d 	bl	8003b5e <drawString>
}
 8006e64:	e012      	b.n	8006e8c <Emote+0x15c>
	} else if (game.mood >= happyMood) {
 8006e66:	4b0b      	ldr	r3, [pc, #44]	@ (8006e94 <Emote+0x164>)
 8006e68:	7c5b      	ldrb	r3, [r3, #17]
 8006e6a:	001a      	movs	r2, r3
 8006e6c:	2302      	movs	r3, #2
 8006e6e:	429a      	cmp	r2, r3
 8006e70:	db0c      	blt.n	8006e8c <Emote+0x15c>
		drawString(0, 140, "Emotional State :)", WHITE, BLACK, 1, 1);
 8006e72:	2301      	movs	r3, #1
 8006e74:	425b      	negs	r3, r3
 8006e76:	4a0b      	ldr	r2, [pc, #44]	@ (8006ea4 <Emote+0x174>)
 8006e78:	2101      	movs	r1, #1
 8006e7a:	9102      	str	r1, [sp, #8]
 8006e7c:	2101      	movs	r1, #1
 8006e7e:	9101      	str	r1, [sp, #4]
 8006e80:	2100      	movs	r1, #0
 8006e82:	9100      	str	r1, [sp, #0]
 8006e84:	218c      	movs	r1, #140	@ 0x8c
 8006e86:	2000      	movs	r0, #0
 8006e88:	f7fc fe69 	bl	8003b5e <drawString>
}
 8006e8c:	46c0      	nop			@ (mov r8, r8)
 8006e8e:	46bd      	mov	sp, r7
 8006e90:	bd80      	pop	{r7, pc}
 8006e92:	46c0      	nop			@ (mov r8, r8)
 8006e94:	20005214 	.word	0x20005214
 8006e98:	200050d0 	.word	0x200050d0
 8006e9c:	08011c88 	.word	0x08011c88
 8006ea0:	08011c9c 	.word	0x08011c9c
 8006ea4:	08011cb0 	.word	0x08011cb0

08006ea8 <GetJustLatLon>:
struct latLon GetJustLatLon() {
 8006ea8:	b590      	push	{r4, r7, lr}
 8006eaa:	b089      	sub	sp, #36	@ 0x24
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	6078      	str	r0, [r7, #4]
	int gpsI = 0;
 8006eb0:	2300      	movs	r3, #0
 8006eb2:	61fb      	str	r3, [r7, #28]
	struct latLon pos;
	struct latLon tempPos;
	double checkW;
	double checkH;
	int posCheckI = 0;
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	61bb      	str	r3, [r7, #24]
	//HAL_UART_Recieve();
	while (HAL_UART_Receive(&huart1, &(buffer[gpsI]), 1, 1000) == HAL_OK || 1) {
 8006eb8:	e057      	b.n	8006f6a <GetJustLatLon+0xc2>
		if (buffer[gpsI] == '$') {
			for (ii = 0; ii <= 127; ii++)
 8006eba:	4b36      	ldr	r3, [pc, #216]	@ (8006f94 <GetJustLatLon+0xec>)
 8006ebc:	2200      	movs	r2, #0
 8006ebe:	801a      	strh	r2, [r3, #0]
 8006ec0:	e00d      	b.n	8006ede <GetJustLatLon+0x36>
				buffer[ii] = 0;
 8006ec2:	4b34      	ldr	r3, [pc, #208]	@ (8006f94 <GetJustLatLon+0xec>)
 8006ec4:	881b      	ldrh	r3, [r3, #0]
 8006ec6:	b29b      	uxth	r3, r3
 8006ec8:	001a      	movs	r2, r3
 8006eca:	4b33      	ldr	r3, [pc, #204]	@ (8006f98 <GetJustLatLon+0xf0>)
 8006ecc:	2100      	movs	r1, #0
 8006ece:	5499      	strb	r1, [r3, r2]
			for (ii = 0; ii <= 127; ii++)
 8006ed0:	4b30      	ldr	r3, [pc, #192]	@ (8006f94 <GetJustLatLon+0xec>)
 8006ed2:	881b      	ldrh	r3, [r3, #0]
 8006ed4:	b29b      	uxth	r3, r3
 8006ed6:	3301      	adds	r3, #1
 8006ed8:	b29a      	uxth	r2, r3
 8006eda:	4b2e      	ldr	r3, [pc, #184]	@ (8006f94 <GetJustLatLon+0xec>)
 8006edc:	801a      	strh	r2, [r3, #0]
 8006ede:	4b2d      	ldr	r3, [pc, #180]	@ (8006f94 <GetJustLatLon+0xec>)
 8006ee0:	881b      	ldrh	r3, [r3, #0]
 8006ee2:	b29b      	uxth	r3, r3
 8006ee4:	2b7f      	cmp	r3, #127	@ 0x7f
 8006ee6:	d9ec      	bls.n	8006ec2 <GetJustLatLon+0x1a>
			buffer[0] = '$';
 8006ee8:	4b2b      	ldr	r3, [pc, #172]	@ (8006f98 <GetJustLatLon+0xf0>)
 8006eea:	2224      	movs	r2, #36	@ 0x24
 8006eec:	701a      	strb	r2, [r3, #0]
			gpsI = 0;
 8006eee:	2300      	movs	r3, #0
 8006ef0:	61fb      	str	r3, [r7, #28]
		}	  //HAL_UART_Transmit(&huart2, buffer[i], 1, 1000);
		if (buffer[gpsI] == '\n') {
 8006ef2:	4a29      	ldr	r2, [pc, #164]	@ (8006f98 <GetJustLatLon+0xf0>)
 8006ef4:	69fb      	ldr	r3, [r7, #28]
 8006ef6:	18d3      	adds	r3, r2, r3
 8006ef8:	781b      	ldrb	r3, [r3, #0]
 8006efa:	2b0a      	cmp	r3, #10
 8006efc:	d132      	bne.n	8006f64 <GetJustLatLon+0xbc>
			 else return;
			 }

			 break;
			 }*/
			if (minmea_parse_gga(&ggaStruct, &(buffer))) {
 8006efe:	4a26      	ldr	r2, [pc, #152]	@ (8006f98 <GetJustLatLon+0xf0>)
 8006f00:	4b26      	ldr	r3, [pc, #152]	@ (8006f9c <GetJustLatLon+0xf4>)
 8006f02:	0011      	movs	r1, r2
 8006f04:	0018      	movs	r0, r3
 8006f06:	f000 fc2d 	bl	8007764 <minmea_parse_gga>
 8006f0a:	1e03      	subs	r3, r0, #0
 8006f0c:	d013      	beq.n	8006f36 <GetJustLatLon+0x8e>
				pos.lat = minmea_tocoord(&ggaStruct.latitude);
 8006f0e:	4b24      	ldr	r3, [pc, #144]	@ (8006fa0 <GetJustLatLon+0xf8>)
 8006f10:	0018      	movs	r0, r3
 8006f12:	f7fd fb4b 	bl	80045ac <minmea_tocoord>
 8006f16:	1c02      	adds	r2, r0, #0
 8006f18:	2410      	movs	r4, #16
 8006f1a:	193b      	adds	r3, r7, r4
 8006f1c:	601a      	str	r2, [r3, #0]
				pos.lon = minmea_tocoord(&ggaStruct.longitude);
 8006f1e:	4b21      	ldr	r3, [pc, #132]	@ (8006fa4 <GetJustLatLon+0xfc>)
 8006f20:	0018      	movs	r0, r3
 8006f22:	f7fd fb43 	bl	80045ac <minmea_tocoord>
 8006f26:	1c02      	adds	r2, r0, #0
 8006f28:	193b      	adds	r3, r7, r4
 8006f2a:	605a      	str	r2, [r3, #4]
				return pos;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	193a      	adds	r2, r7, r4
 8006f30:	ca03      	ldmia	r2!, {r0, r1}
 8006f32:	c303      	stmia	r3!, {r0, r1}
 8006f34:	e029      	b.n	8006f8a <GetJustLatLon+0xe2>
				break;
			}

			for (ii = 0; ii <= 127; ii++)
 8006f36:	4b17      	ldr	r3, [pc, #92]	@ (8006f94 <GetJustLatLon+0xec>)
 8006f38:	2200      	movs	r2, #0
 8006f3a:	801a      	strh	r2, [r3, #0]
 8006f3c:	e00d      	b.n	8006f5a <GetJustLatLon+0xb2>
				buffer[ii] = 0;
 8006f3e:	4b15      	ldr	r3, [pc, #84]	@ (8006f94 <GetJustLatLon+0xec>)
 8006f40:	881b      	ldrh	r3, [r3, #0]
 8006f42:	b29b      	uxth	r3, r3
 8006f44:	001a      	movs	r2, r3
 8006f46:	4b14      	ldr	r3, [pc, #80]	@ (8006f98 <GetJustLatLon+0xf0>)
 8006f48:	2100      	movs	r1, #0
 8006f4a:	5499      	strb	r1, [r3, r2]
			for (ii = 0; ii <= 127; ii++)
 8006f4c:	4b11      	ldr	r3, [pc, #68]	@ (8006f94 <GetJustLatLon+0xec>)
 8006f4e:	881b      	ldrh	r3, [r3, #0]
 8006f50:	b29b      	uxth	r3, r3
 8006f52:	3301      	adds	r3, #1
 8006f54:	b29a      	uxth	r2, r3
 8006f56:	4b0f      	ldr	r3, [pc, #60]	@ (8006f94 <GetJustLatLon+0xec>)
 8006f58:	801a      	strh	r2, [r3, #0]
 8006f5a:	4b0e      	ldr	r3, [pc, #56]	@ (8006f94 <GetJustLatLon+0xec>)
 8006f5c:	881b      	ldrh	r3, [r3, #0]
 8006f5e:	b29b      	uxth	r3, r3
 8006f60:	2b7f      	cmp	r3, #127	@ 0x7f
 8006f62:	d9ec      	bls.n	8006f3e <GetJustLatLon+0x96>
		}
		gpsI++;
 8006f64:	69fb      	ldr	r3, [r7, #28]
 8006f66:	3301      	adds	r3, #1
 8006f68:	61fb      	str	r3, [r7, #28]
	while (HAL_UART_Receive(&huart1, &(buffer[gpsI]), 1, 1000) == HAL_OK || 1) {
 8006f6a:	69fa      	ldr	r2, [r7, #28]
 8006f6c:	4b0a      	ldr	r3, [pc, #40]	@ (8006f98 <GetJustLatLon+0xf0>)
 8006f6e:	18d1      	adds	r1, r2, r3
 8006f70:	23fa      	movs	r3, #250	@ 0xfa
 8006f72:	009b      	lsls	r3, r3, #2
 8006f74:	480c      	ldr	r0, [pc, #48]	@ (8006fa8 <GetJustLatLon+0x100>)
 8006f76:	2201      	movs	r2, #1
 8006f78:	f006 f9fc 	bl	800d374 <HAL_UART_Receive>
		if (buffer[gpsI] == '$') {
 8006f7c:	4a06      	ldr	r2, [pc, #24]	@ (8006f98 <GetJustLatLon+0xf0>)
 8006f7e:	69fb      	ldr	r3, [r7, #28]
 8006f80:	18d3      	adds	r3, r2, r3
 8006f82:	781b      	ldrb	r3, [r3, #0]
 8006f84:	2b24      	cmp	r3, #36	@ 0x24
 8006f86:	d1b4      	bne.n	8006ef2 <GetJustLatLon+0x4a>
 8006f88:	e797      	b.n	8006eba <GetJustLatLon+0x12>

	}

}
 8006f8a:	6878      	ldr	r0, [r7, #4]
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	b009      	add	sp, #36	@ 0x24
 8006f90:	bd90      	pop	{r4, r7, pc}
 8006f92:	46c0      	nop			@ (mov r8, r8)
 8006f94:	20005368 	.word	0x20005368
 8006f98:	200053bc 	.word	0x200053bc
 8006f9c:	2000536c 	.word	0x2000536c
 8006fa0:	2000537c 	.word	0x2000537c
 8006fa4:	20005384 	.word	0x20005384
 8006fa8:	20006328 	.word	0x20006328

08006fac <HAL_RTC_AlarmAEventCallback>:
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) {
 8006fac:	b590      	push	{r4, r7, lr}
 8006fae:	b08d      	sub	sp, #52	@ 0x34
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	6078      	str	r0, [r7, #4]
	RTC_AlarmTypeDef sAlarm;
	HAL_RTC_GetAlarm(hrtc, &sAlarm, RTC_ALARM_A, FORMAT_BIN);
 8006fb4:	2380      	movs	r3, #128	@ 0x80
 8006fb6:	005a      	lsls	r2, r3, #1
 8006fb8:	2408      	movs	r4, #8
 8006fba:	1939      	adds	r1, r7, r4
 8006fbc:	6878      	ldr	r0, [r7, #4]
 8006fbe:	2300      	movs	r3, #0
 8006fc0:	f004 fb42 	bl	800b648 <HAL_RTC_GetAlarm>
	if (sAlarm.AlarmTime.Seconds > 58) {
 8006fc4:	0022      	movs	r2, r4
 8006fc6:	18bb      	adds	r3, r7, r2
 8006fc8:	789b      	ldrb	r3, [r3, #2]
 8006fca:	2b3a      	cmp	r3, #58	@ 0x3a
 8006fcc:	d903      	bls.n	8006fd6 <HAL_RTC_AlarmAEventCallback+0x2a>
		sAlarm.AlarmTime.Seconds = 0;
 8006fce:	18bb      	adds	r3, r7, r2
 8006fd0:	2200      	movs	r2, #0
 8006fd2:	709a      	strb	r2, [r3, #2]
	} else {
		sAlarm.AlarmTime.Seconds = sAlarm.AlarmTime.Seconds + 1;
	}
	//while(HAL_RTC_SetAlarm_IT(hrtc, &sAlarm, FORMAT_BIN)!=HAL_OK){}
	// drawString(30, 30, "testTime", BLACK, GREEN, 1, 1);
}
 8006fd4:	e006      	b.n	8006fe4 <HAL_RTC_AlarmAEventCallback+0x38>
		sAlarm.AlarmTime.Seconds = sAlarm.AlarmTime.Seconds + 1;
 8006fd6:	2108      	movs	r1, #8
 8006fd8:	187b      	adds	r3, r7, r1
 8006fda:	789b      	ldrb	r3, [r3, #2]
 8006fdc:	3301      	adds	r3, #1
 8006fde:	b2da      	uxtb	r2, r3
 8006fe0:	187b      	adds	r3, r7, r1
 8006fe2:	709a      	strb	r2, [r3, #2]
}
 8006fe4:	46c0      	nop			@ (mov r8, r8)
 8006fe6:	46bd      	mov	sp, r7
 8006fe8:	b00d      	add	sp, #52	@ 0x34
 8006fea:	bd90      	pop	{r4, r7, pc}

08006fec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006fec:	b580      	push	{r7, lr}
 8006fee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8006ff0:	b672      	cpsid	i
}
 8006ff2:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8006ff4:	46c0      	nop			@ (mov r8, r8)
 8006ff6:	e7fd      	b.n	8006ff4 <Error_Handler+0x8>

08006ff8 <minmea_isfield>:
        return false;

    return true;
}

static inline bool minmea_isfield(char c) {
 8006ff8:	b580      	push	{r7, lr}
 8006ffa:	b082      	sub	sp, #8
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	0002      	movs	r2, r0
 8007000:	1dfb      	adds	r3, r7, #7
 8007002:	701a      	strb	r2, [r3, #0]
    return isprint((unsigned char) c) && c != ',' && c != '*';
 8007004:	1dfb      	adds	r3, r7, #7
 8007006:	781b      	ldrb	r3, [r3, #0]
 8007008:	1c5a      	adds	r2, r3, #1
 800700a:	4b0d      	ldr	r3, [pc, #52]	@ (8007040 <minmea_isfield+0x48>)
 800700c:	18d3      	adds	r3, r2, r3
 800700e:	781b      	ldrb	r3, [r3, #0]
 8007010:	001a      	movs	r2, r3
 8007012:	2397      	movs	r3, #151	@ 0x97
 8007014:	4013      	ands	r3, r2
 8007016:	d009      	beq.n	800702c <minmea_isfield+0x34>
 8007018:	1dfb      	adds	r3, r7, #7
 800701a:	781b      	ldrb	r3, [r3, #0]
 800701c:	2b2c      	cmp	r3, #44	@ 0x2c
 800701e:	d005      	beq.n	800702c <minmea_isfield+0x34>
 8007020:	1dfb      	adds	r3, r7, #7
 8007022:	781b      	ldrb	r3, [r3, #0]
 8007024:	2b2a      	cmp	r3, #42	@ 0x2a
 8007026:	d001      	beq.n	800702c <minmea_isfield+0x34>
 8007028:	2301      	movs	r3, #1
 800702a:	e000      	b.n	800702e <minmea_isfield+0x36>
 800702c:	2300      	movs	r3, #0
 800702e:	1c1a      	adds	r2, r3, #0
 8007030:	2301      	movs	r3, #1
 8007032:	4013      	ands	r3, r2
 8007034:	b2db      	uxtb	r3, r3
}
 8007036:	0018      	movs	r0, r3
 8007038:	46bd      	mov	sp, r7
 800703a:	b002      	add	sp, #8
 800703c:	bd80      	pop	{r7, pc}
 800703e:	46c0      	nop			@ (mov r8, r8)
 8007040:	08012668 	.word	0x08012668

08007044 <minmea_scan>:

bool minmea_scan(const char *sentence, const char *format, ...)
{
 8007044:	b40e      	push	{r1, r2, r3}
 8007046:	b5b0      	push	{r4, r5, r7, lr}
 8007048:	b0a7      	sub	sp, #156	@ 0x9c
 800704a:	af00      	add	r7, sp, #0
 800704c:	6078      	str	r0, [r7, #4]
    bool result = false;
 800704e:	2397      	movs	r3, #151	@ 0x97
 8007050:	18fb      	adds	r3, r7, r3
 8007052:	2200      	movs	r2, #0
 8007054:	701a      	strb	r2, [r3, #0]
    bool optional = false;
 8007056:	2396      	movs	r3, #150	@ 0x96
 8007058:	18fb      	adds	r3, r7, r3
 800705a:	2200      	movs	r2, #0
 800705c:	701a      	strb	r2, [r3, #0]
    va_list ap;
    va_start(ap, format);
 800705e:	23a8      	movs	r3, #168	@ 0xa8
 8007060:	2208      	movs	r2, #8
 8007062:	189b      	adds	r3, r3, r2
 8007064:	19db      	adds	r3, r3, r7
 8007066:	62fb      	str	r3, [r7, #44]	@ 0x2c

    const char *field = sentence;
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	2290      	movs	r2, #144	@ 0x90
 800706c:	18ba      	adds	r2, r7, r2
 800706e:	6013      	str	r3, [r2, #0]
        } else { \
            field = NULL; \
        } \
    } while (0)

    while (*format) {
 8007070:	e345      	b.n	80076fe <minmea_scan+0x6ba>
        char type = *format++;
 8007072:	21a4      	movs	r1, #164	@ 0xa4
 8007074:	2008      	movs	r0, #8
 8007076:	180b      	adds	r3, r1, r0
 8007078:	19db      	adds	r3, r3, r7
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	1c5a      	adds	r2, r3, #1
 800707e:	1809      	adds	r1, r1, r0
 8007080:	19c9      	adds	r1, r1, r7
 8007082:	600a      	str	r2, [r1, #0]
 8007084:	2143      	movs	r1, #67	@ 0x43
 8007086:	187a      	adds	r2, r7, r1
 8007088:	781b      	ldrb	r3, [r3, #0]
 800708a:	7013      	strb	r3, [r2, #0]

        if (type == ';') {
 800708c:	187b      	adds	r3, r7, r1
 800708e:	781b      	ldrb	r3, [r3, #0]
 8007090:	2b3b      	cmp	r3, #59	@ 0x3b
 8007092:	d104      	bne.n	800709e <minmea_scan+0x5a>
            // All further fields are optional.
            optional = true;
 8007094:	2396      	movs	r3, #150	@ 0x96
 8007096:	18fb      	adds	r3, r7, r3
 8007098:	2201      	movs	r2, #1
 800709a:	701a      	strb	r2, [r3, #0]
            continue;
 800709c:	e32f      	b.n	80076fe <minmea_scan+0x6ba>
        }

        if (!field && !optional) {
 800709e:	2390      	movs	r3, #144	@ 0x90
 80070a0:	18fb      	adds	r3, r7, r3
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d108      	bne.n	80070ba <minmea_scan+0x76>
 80070a8:	2396      	movs	r3, #150	@ 0x96
 80070aa:	18fb      	adds	r3, r7, r3
 80070ac:	781b      	ldrb	r3, [r3, #0]
 80070ae:	2201      	movs	r2, #1
 80070b0:	4053      	eors	r3, r2
 80070b2:	b2db      	uxtb	r3, r3
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d000      	beq.n	80070ba <minmea_scan+0x76>
 80070b8:	e32f      	b.n	800771a <minmea_scan+0x6d6>
            // Field requested but we ran out if input. Bail out.
            goto parse_error;
        }

        switch (type) {
 80070ba:	2343      	movs	r3, #67	@ 0x43
 80070bc:	18fb      	adds	r3, r7, r3
 80070be:	781b      	ldrb	r3, [r3, #0]
 80070c0:	3b44      	subs	r3, #68	@ 0x44
 80070c2:	2b30      	cmp	r3, #48	@ 0x30
 80070c4:	d900      	bls.n	80070c8 <minmea_scan+0x84>
 80070c6:	e32a      	b.n	800771e <minmea_scan+0x6da>
 80070c8:	009a      	lsls	r2, r3, #2
 80070ca:	4bbd      	ldr	r3, [pc, #756]	@ (80073c0 <minmea_scan+0x37c>)
 80070cc:	18d3      	adds	r3, r2, r3
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	469f      	mov	pc, r3
            case 'c': { // Single character field (char).
                char value = '\0';
 80070d2:	258f      	movs	r5, #143	@ 0x8f
 80070d4:	197b      	adds	r3, r7, r5
 80070d6:	2200      	movs	r2, #0
 80070d8:	701a      	strb	r2, [r3, #0]

                if (field && minmea_isfield(*field))
 80070da:	2490      	movs	r4, #144	@ 0x90
 80070dc:	193b      	adds	r3, r7, r4
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d00c      	beq.n	80070fe <minmea_scan+0xba>
 80070e4:	193b      	adds	r3, r7, r4
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	781b      	ldrb	r3, [r3, #0]
 80070ea:	0018      	movs	r0, r3
 80070ec:	f7ff ff84 	bl	8006ff8 <minmea_isfield>
 80070f0:	1e03      	subs	r3, r0, #0
 80070f2:	d004      	beq.n	80070fe <minmea_scan+0xba>
                    value = *field;
 80070f4:	197b      	adds	r3, r7, r5
 80070f6:	193a      	adds	r2, r7, r4
 80070f8:	6812      	ldr	r2, [r2, #0]
 80070fa:	7812      	ldrb	r2, [r2, #0]
 80070fc:	701a      	strb	r2, [r3, #0]

                *va_arg(ap, char *) = value;
 80070fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007100:	1d1a      	adds	r2, r3, #4
 8007102:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	228f      	movs	r2, #143	@ 0x8f
 8007108:	18ba      	adds	r2, r7, r2
 800710a:	7812      	ldrb	r2, [r2, #0]
 800710c:	701a      	strb	r2, [r3, #0]
            } break;
 800710e:	e2db      	b.n	80076c8 <minmea_scan+0x684>

            case 'd': { // Single character direction field (int).
                int value = 0;
 8007110:	2300      	movs	r3, #0
 8007112:	2288      	movs	r2, #136	@ 0x88
 8007114:	18ba      	adds	r2, r7, r2
 8007116:	6013      	str	r3, [r2, #0]

                if (field && minmea_isfield(*field)) {
 8007118:	2490      	movs	r4, #144	@ 0x90
 800711a:	193b      	adds	r3, r7, r4
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	2b00      	cmp	r3, #0
 8007120:	d022      	beq.n	8007168 <minmea_scan+0x124>
 8007122:	193b      	adds	r3, r7, r4
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	781b      	ldrb	r3, [r3, #0]
 8007128:	0018      	movs	r0, r3
 800712a:	f7ff ff65 	bl	8006ff8 <minmea_isfield>
 800712e:	1e03      	subs	r3, r0, #0
 8007130:	d01a      	beq.n	8007168 <minmea_scan+0x124>
                    switch (*field) {
 8007132:	193b      	adds	r3, r7, r4
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	781b      	ldrb	r3, [r3, #0]
 8007138:	2b57      	cmp	r3, #87	@ 0x57
 800713a:	d00f      	beq.n	800715c <minmea_scan+0x118>
 800713c:	dd00      	ble.n	8007140 <minmea_scan+0xfc>
 800713e:	e2f0      	b.n	8007722 <minmea_scan+0x6de>
 8007140:	2b53      	cmp	r3, #83	@ 0x53
 8007142:	d00b      	beq.n	800715c <minmea_scan+0x118>
 8007144:	dd00      	ble.n	8007148 <minmea_scan+0x104>
 8007146:	e2ec      	b.n	8007722 <minmea_scan+0x6de>
 8007148:	2b45      	cmp	r3, #69	@ 0x45
 800714a:	d002      	beq.n	8007152 <minmea_scan+0x10e>
 800714c:	2b4e      	cmp	r3, #78	@ 0x4e
 800714e:	d000      	beq.n	8007152 <minmea_scan+0x10e>
 8007150:	e2e7      	b.n	8007722 <minmea_scan+0x6de>
                        case 'N':
                        case 'E':
                            value = 1;
 8007152:	2301      	movs	r3, #1
 8007154:	2288      	movs	r2, #136	@ 0x88
 8007156:	18ba      	adds	r2, r7, r2
 8007158:	6013      	str	r3, [r2, #0]
                            break;
 800715a:	e005      	b.n	8007168 <minmea_scan+0x124>
                        case 'S':
                        case 'W':
                            value = -1;
 800715c:	2301      	movs	r3, #1
 800715e:	425b      	negs	r3, r3
 8007160:	2288      	movs	r2, #136	@ 0x88
 8007162:	18ba      	adds	r2, r7, r2
 8007164:	6013      	str	r3, [r2, #0]
                            break;
 8007166:	46c0      	nop			@ (mov r8, r8)
                        default:
                            goto parse_error;
                    }
                }

                *va_arg(ap, int *) = value;
 8007168:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800716a:	1d1a      	adds	r2, r3, #4
 800716c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	2288      	movs	r2, #136	@ 0x88
 8007172:	18ba      	adds	r2, r7, r2
 8007174:	6812      	ldr	r2, [r2, #0]
 8007176:	601a      	str	r2, [r3, #0]
            } break;
 8007178:	e2a6      	b.n	80076c8 <minmea_scan+0x684>

            case 'f': { // Fractional value with scale (struct minmea_float).
                int sign = 0;
 800717a:	2300      	movs	r3, #0
 800717c:	2284      	movs	r2, #132	@ 0x84
 800717e:	18ba      	adds	r2, r7, r2
 8007180:	6013      	str	r3, [r2, #0]
                int_least32_t value = -1;
 8007182:	2301      	movs	r3, #1
 8007184:	425b      	negs	r3, r3
 8007186:	2280      	movs	r2, #128	@ 0x80
 8007188:	18ba      	adds	r2, r7, r2
 800718a:	6013      	str	r3, [r2, #0]
                int_least32_t scale = 0;
 800718c:	2300      	movs	r3, #0
 800718e:	67fb      	str	r3, [r7, #124]	@ 0x7c

                if (field) {
 8007190:	2390      	movs	r3, #144	@ 0x90
 8007192:	18fb      	adds	r3, r7, r3
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	2b00      	cmp	r3, #0
 8007198:	d100      	bne.n	800719c <minmea_scan+0x158>
 800719a:	e088      	b.n	80072ae <minmea_scan+0x26a>
                    while (minmea_isfield(*field)) {
 800719c:	e07d      	b.n	800729a <minmea_scan+0x256>
                        if (*field == '+' && !sign && value == -1) {
 800719e:	2390      	movs	r3, #144	@ 0x90
 80071a0:	18fb      	adds	r3, r7, r3
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	781b      	ldrb	r3, [r3, #0]
 80071a6:	2b2b      	cmp	r3, #43	@ 0x2b
 80071a8:	d10d      	bne.n	80071c6 <minmea_scan+0x182>
 80071aa:	2284      	movs	r2, #132	@ 0x84
 80071ac:	18bb      	adds	r3, r7, r2
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d108      	bne.n	80071c6 <minmea_scan+0x182>
 80071b4:	2380      	movs	r3, #128	@ 0x80
 80071b6:	18fb      	adds	r3, r7, r3
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	3301      	adds	r3, #1
 80071bc:	d103      	bne.n	80071c6 <minmea_scan+0x182>
                            sign = 1;
 80071be:	2301      	movs	r3, #1
 80071c0:	18ba      	adds	r2, r7, r2
 80071c2:	6013      	str	r3, [r2, #0]
 80071c4:	e063      	b.n	800728e <minmea_scan+0x24a>
                        } else if (*field == '-' && !sign && value == -1) {
 80071c6:	2390      	movs	r3, #144	@ 0x90
 80071c8:	18fb      	adds	r3, r7, r3
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	781b      	ldrb	r3, [r3, #0]
 80071ce:	2b2d      	cmp	r3, #45	@ 0x2d
 80071d0:	d10e      	bne.n	80071f0 <minmea_scan+0x1ac>
 80071d2:	2284      	movs	r2, #132	@ 0x84
 80071d4:	18bb      	adds	r3, r7, r2
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d109      	bne.n	80071f0 <minmea_scan+0x1ac>
 80071dc:	2380      	movs	r3, #128	@ 0x80
 80071de:	18fb      	adds	r3, r7, r3
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	3301      	adds	r3, #1
 80071e4:	d104      	bne.n	80071f0 <minmea_scan+0x1ac>
                            sign = -1;
 80071e6:	2301      	movs	r3, #1
 80071e8:	425b      	negs	r3, r3
 80071ea:	18ba      	adds	r2, r7, r2
 80071ec:	6013      	str	r3, [r2, #0]
 80071ee:	e04e      	b.n	800728e <minmea_scan+0x24a>
                        } else if (isdigit((unsigned char) *field)) {
 80071f0:	2190      	movs	r1, #144	@ 0x90
 80071f2:	187b      	adds	r3, r7, r1
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	781b      	ldrb	r3, [r3, #0]
 80071f8:	1c5a      	adds	r2, r3, #1
 80071fa:	4b72      	ldr	r3, [pc, #456]	@ (80073c4 <minmea_scan+0x380>)
 80071fc:	18d3      	adds	r3, r2, r3
 80071fe:	781b      	ldrb	r3, [r3, #0]
 8007200:	001a      	movs	r2, r3
 8007202:	2304      	movs	r3, #4
 8007204:	4013      	ands	r3, r2
 8007206:	d035      	beq.n	8007274 <minmea_scan+0x230>
                            int digit = *field - '0';
 8007208:	187b      	adds	r3, r7, r1
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	781b      	ldrb	r3, [r3, #0]
 800720e:	3b30      	subs	r3, #48	@ 0x30
 8007210:	63bb      	str	r3, [r7, #56]	@ 0x38
                            if (value == -1)
 8007212:	2280      	movs	r2, #128	@ 0x80
 8007214:	18bb      	adds	r3, r7, r2
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	3301      	adds	r3, #1
 800721a:	d102      	bne.n	8007222 <minmea_scan+0x1de>
                                value = 0;
 800721c:	2300      	movs	r3, #0
 800721e:	18ba      	adds	r2, r7, r2
 8007220:	6013      	str	r3, [r2, #0]
                            if (value > (INT_LEAST32_MAX-digit) / 10) {
 8007222:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007224:	4a68      	ldr	r2, [pc, #416]	@ (80073c8 <minmea_scan+0x384>)
 8007226:	1ad3      	subs	r3, r2, r3
 8007228:	210a      	movs	r1, #10
 800722a:	0018      	movs	r0, r3
 800722c:	f7f9 f81c 	bl	8000268 <__divsi3>
 8007230:	0003      	movs	r3, r0
 8007232:	001a      	movs	r2, r3
 8007234:	2380      	movs	r3, #128	@ 0x80
 8007236:	18fb      	adds	r3, r7, r3
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	4293      	cmp	r3, r2
 800723c:	dd04      	ble.n	8007248 <minmea_scan+0x204>
                                /* we ran out of bits, what do we do? */
                                if (scale) {
 800723e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007240:	2b00      	cmp	r3, #0
 8007242:	d100      	bne.n	8007246 <minmea_scan+0x202>
 8007244:	e26f      	b.n	8007726 <minmea_scan+0x6e2>
                                    /* truncate extra precision */
                                    break;
 8007246:	e032      	b.n	80072ae <minmea_scan+0x26a>
                                } else {
                                    /* integer overflow. bail out. */
                                    goto parse_error;
                                }
                            }
                            value = (10 * value) + digit;
 8007248:	2180      	movs	r1, #128	@ 0x80
 800724a:	187b      	adds	r3, r7, r1
 800724c:	681a      	ldr	r2, [r3, #0]
 800724e:	0013      	movs	r3, r2
 8007250:	009b      	lsls	r3, r3, #2
 8007252:	189b      	adds	r3, r3, r2
 8007254:	005b      	lsls	r3, r3, #1
 8007256:	001a      	movs	r2, r3
 8007258:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800725a:	189b      	adds	r3, r3, r2
 800725c:	187a      	adds	r2, r7, r1
 800725e:	6013      	str	r3, [r2, #0]
                            if (scale)
 8007260:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007262:	2b00      	cmp	r3, #0
 8007264:	d013      	beq.n	800728e <minmea_scan+0x24a>
                                scale *= 10;
 8007266:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8007268:	0013      	movs	r3, r2
 800726a:	009b      	lsls	r3, r3, #2
 800726c:	189b      	adds	r3, r3, r2
 800726e:	005b      	lsls	r3, r3, #1
 8007270:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007272:	e00c      	b.n	800728e <minmea_scan+0x24a>
                        } else if (*field == '.' && scale == 0) {
 8007274:	2390      	movs	r3, #144	@ 0x90
 8007276:	18fb      	adds	r3, r7, r3
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	781b      	ldrb	r3, [r3, #0]
 800727c:	2b2e      	cmp	r3, #46	@ 0x2e
 800727e:	d000      	beq.n	8007282 <minmea_scan+0x23e>
 8007280:	e253      	b.n	800772a <minmea_scan+0x6e6>
 8007282:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007284:	2b00      	cmp	r3, #0
 8007286:	d000      	beq.n	800728a <minmea_scan+0x246>
 8007288:	e24f      	b.n	800772a <minmea_scan+0x6e6>
                            scale = 1;
 800728a:	2301      	movs	r3, #1
 800728c:	67fb      	str	r3, [r7, #124]	@ 0x7c
                        } else {
                            goto parse_error;
                        }
                        field++;
 800728e:	2290      	movs	r2, #144	@ 0x90
 8007290:	18bb      	adds	r3, r7, r2
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	3301      	adds	r3, #1
 8007296:	18ba      	adds	r2, r7, r2
 8007298:	6013      	str	r3, [r2, #0]
                    while (minmea_isfield(*field)) {
 800729a:	2390      	movs	r3, #144	@ 0x90
 800729c:	18fb      	adds	r3, r7, r3
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	781b      	ldrb	r3, [r3, #0]
 80072a2:	0018      	movs	r0, r3
 80072a4:	f7ff fea8 	bl	8006ff8 <minmea_isfield>
 80072a8:	1e03      	subs	r3, r0, #0
 80072aa:	d000      	beq.n	80072ae <minmea_scan+0x26a>
 80072ac:	e777      	b.n	800719e <minmea_scan+0x15a>
                    }
                }

                if ((sign || scale) && value == -1)
 80072ae:	2384      	movs	r3, #132	@ 0x84
 80072b0:	18fb      	adds	r3, r7, r3
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d102      	bne.n	80072be <minmea_scan+0x27a>
 80072b8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d005      	beq.n	80072ca <minmea_scan+0x286>
 80072be:	2380      	movs	r3, #128	@ 0x80
 80072c0:	18fb      	adds	r3, r7, r3
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	3301      	adds	r3, #1
 80072c6:	d100      	bne.n	80072ca <minmea_scan+0x286>
 80072c8:	e231      	b.n	800772e <minmea_scan+0x6ea>
                    goto parse_error;

                if (value == -1) {
 80072ca:	2280      	movs	r2, #128	@ 0x80
 80072cc:	18bb      	adds	r3, r7, r2
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	3301      	adds	r3, #1
 80072d2:	d105      	bne.n	80072e0 <minmea_scan+0x29c>
                    /* No digits were scanned. */
                    value = 0;
 80072d4:	2300      	movs	r3, #0
 80072d6:	18ba      	adds	r2, r7, r2
 80072d8:	6013      	str	r3, [r2, #0]
                    scale = 0;
 80072da:	2300      	movs	r3, #0
 80072dc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80072de:	e004      	b.n	80072ea <minmea_scan+0x2a6>
                } else if (scale == 0) {
 80072e0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d101      	bne.n	80072ea <minmea_scan+0x2a6>
                    /* No decimal point. */
                    scale = 1;
 80072e6:	2301      	movs	r3, #1
 80072e8:	67fb      	str	r3, [r7, #124]	@ 0x7c
                }
                if (sign)
 80072ea:	2284      	movs	r2, #132	@ 0x84
 80072ec:	18bb      	adds	r3, r7, r2
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d007      	beq.n	8007304 <minmea_scan+0x2c0>
                    value *= sign;
 80072f4:	2180      	movs	r1, #128	@ 0x80
 80072f6:	187b      	adds	r3, r7, r1
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	18ba      	adds	r2, r7, r2
 80072fc:	6812      	ldr	r2, [r2, #0]
 80072fe:	4353      	muls	r3, r2
 8007300:	187a      	adds	r2, r7, r1
 8007302:	6013      	str	r3, [r2, #0]

                *va_arg(ap, struct minmea_float *) = (struct minmea_float) {value, scale};
 8007304:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007306:	1d1a      	adds	r2, r3, #4
 8007308:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	2280      	movs	r2, #128	@ 0x80
 800730e:	18ba      	adds	r2, r7, r2
 8007310:	6812      	ldr	r2, [r2, #0]
 8007312:	601a      	str	r2, [r3, #0]
 8007314:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8007316:	605a      	str	r2, [r3, #4]
            } break;
 8007318:	e1d6      	b.n	80076c8 <minmea_scan+0x684>

            case 'i': { // Integer value, default 0 (int).
                int value = 0;
 800731a:	2300      	movs	r3, #0
 800731c:	67bb      	str	r3, [r7, #120]	@ 0x78

                if (field) {
 800731e:	2290      	movs	r2, #144	@ 0x90
 8007320:	18bb      	adds	r3, r7, r2
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	2b00      	cmp	r3, #0
 8007326:	d011      	beq.n	800734c <minmea_scan+0x308>
                    char *endptr;
                    value = strtol(field, &endptr, 10);
 8007328:	2320      	movs	r3, #32
 800732a:	18f9      	adds	r1, r7, r3
 800732c:	18bb      	adds	r3, r7, r2
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	220a      	movs	r2, #10
 8007332:	0018      	movs	r0, r3
 8007334:	f007 fe4a 	bl	800efcc <strtol>
 8007338:	0003      	movs	r3, r0
 800733a:	67bb      	str	r3, [r7, #120]	@ 0x78
                    if (minmea_isfield(*endptr))
 800733c:	6a3b      	ldr	r3, [r7, #32]
 800733e:	781b      	ldrb	r3, [r3, #0]
 8007340:	0018      	movs	r0, r3
 8007342:	f7ff fe59 	bl	8006ff8 <minmea_isfield>
 8007346:	1e03      	subs	r3, r0, #0
 8007348:	d000      	beq.n	800734c <minmea_scan+0x308>
 800734a:	e1f2      	b.n	8007732 <minmea_scan+0x6ee>
                        goto parse_error;
                }

                *va_arg(ap, int *) = value;
 800734c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800734e:	1d1a      	adds	r2, r3, #4
 8007350:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8007356:	601a      	str	r2, [r3, #0]
            } break;
 8007358:	e1b6      	b.n	80076c8 <minmea_scan+0x684>

            case 's': { // String value (char *).
                char *buf = va_arg(ap, char *);
 800735a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800735c:	1d1a      	adds	r2, r3, #4
 800735e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	677b      	str	r3, [r7, #116]	@ 0x74

                if (field) {
 8007364:	2390      	movs	r3, #144	@ 0x90
 8007366:	18fb      	adds	r3, r7, r3
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	2b00      	cmp	r3, #0
 800736c:	d014      	beq.n	8007398 <minmea_scan+0x354>
                    while (minmea_isfield(*field))
 800736e:	e00a      	b.n	8007386 <minmea_scan+0x342>
                        *buf++ = *field++;
 8007370:	2190      	movs	r1, #144	@ 0x90
 8007372:	187b      	adds	r3, r7, r1
 8007374:	681a      	ldr	r2, [r3, #0]
 8007376:	1c53      	adds	r3, r2, #1
 8007378:	1879      	adds	r1, r7, r1
 800737a:	600b      	str	r3, [r1, #0]
 800737c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800737e:	1c59      	adds	r1, r3, #1
 8007380:	6779      	str	r1, [r7, #116]	@ 0x74
 8007382:	7812      	ldrb	r2, [r2, #0]
 8007384:	701a      	strb	r2, [r3, #0]
                    while (minmea_isfield(*field))
 8007386:	2390      	movs	r3, #144	@ 0x90
 8007388:	18fb      	adds	r3, r7, r3
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	781b      	ldrb	r3, [r3, #0]
 800738e:	0018      	movs	r0, r3
 8007390:	f7ff fe32 	bl	8006ff8 <minmea_isfield>
 8007394:	1e03      	subs	r3, r0, #0
 8007396:	d1eb      	bne.n	8007370 <minmea_scan+0x32c>
                }

                *buf = '\0';
 8007398:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800739a:	2200      	movs	r2, #0
 800739c:	701a      	strb	r2, [r3, #0]
            } break;
 800739e:	e193      	b.n	80076c8 <minmea_scan+0x684>

            case 't': { // NMEA talker+sentence identifier (char *).
                // This field is always mandatory.
                if (!field)
 80073a0:	2290      	movs	r2, #144	@ 0x90
 80073a2:	18bb      	adds	r3, r7, r2
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d100      	bne.n	80073ac <minmea_scan+0x368>
 80073aa:	e1c4      	b.n	8007736 <minmea_scan+0x6f2>
                    goto parse_error;

                if (field[0] != '$')
 80073ac:	18bb      	adds	r3, r7, r2
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	781b      	ldrb	r3, [r3, #0]
 80073b2:	2b24      	cmp	r3, #36	@ 0x24
 80073b4:	d000      	beq.n	80073b8 <minmea_scan+0x374>
 80073b6:	e1c0      	b.n	800773a <minmea_scan+0x6f6>
                    goto parse_error;
                for (int i=0; i<5; i++)
 80073b8:	2300      	movs	r3, #0
 80073ba:	673b      	str	r3, [r7, #112]	@ 0x70
 80073bc:	e01c      	b.n	80073f8 <minmea_scan+0x3b4>
 80073be:	46c0      	nop			@ (mov r8, r8)
 80073c0:	080123a8 	.word	0x080123a8
 80073c4:	08012668 	.word	0x08012668
 80073c8:	7fffffff 	.word	0x7fffffff
                    if (!minmea_isfield(field[1+i]))
 80073cc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80073ce:	3301      	adds	r3, #1
 80073d0:	001a      	movs	r2, r3
 80073d2:	2390      	movs	r3, #144	@ 0x90
 80073d4:	18fb      	adds	r3, r7, r3
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	189b      	adds	r3, r3, r2
 80073da:	781b      	ldrb	r3, [r3, #0]
 80073dc:	0018      	movs	r0, r3
 80073de:	f7ff fe0b 	bl	8006ff8 <minmea_isfield>
 80073e2:	0003      	movs	r3, r0
 80073e4:	001a      	movs	r2, r3
 80073e6:	2301      	movs	r3, #1
 80073e8:	4053      	eors	r3, r2
 80073ea:	b2db      	uxtb	r3, r3
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d000      	beq.n	80073f2 <minmea_scan+0x3ae>
 80073f0:	e1a5      	b.n	800773e <minmea_scan+0x6fa>
                for (int i=0; i<5; i++)
 80073f2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80073f4:	3301      	adds	r3, #1
 80073f6:	673b      	str	r3, [r7, #112]	@ 0x70
 80073f8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80073fa:	2b04      	cmp	r3, #4
 80073fc:	dde6      	ble.n	80073cc <minmea_scan+0x388>
                        goto parse_error;

                char *buf = va_arg(ap, char *);
 80073fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007400:	1d1a      	adds	r2, r3, #4
 8007402:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	63fb      	str	r3, [r7, #60]	@ 0x3c
                memcpy(buf, field+1, 5);
 8007408:	2390      	movs	r3, #144	@ 0x90
 800740a:	18fb      	adds	r3, r7, r3
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	1c59      	adds	r1, r3, #1
 8007410:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007412:	2205      	movs	r2, #5
 8007414:	0018      	movs	r0, r3
 8007416:	f008 f85a 	bl	800f4ce <memcpy>
                buf[5] = '\0';
 800741a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800741c:	3305      	adds	r3, #5
 800741e:	2200      	movs	r2, #0
 8007420:	701a      	strb	r2, [r3, #0]
            } break;
 8007422:	e151      	b.n	80076c8 <minmea_scan+0x684>

            case 'D': { // Date (int, int, int), -1 if empty.
                struct minmea_date *date = va_arg(ap, struct minmea_date *);
 8007424:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007426:	1d1a      	adds	r2, r3, #4
 8007428:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	633b      	str	r3, [r7, #48]	@ 0x30

                int d = -1, m = -1, y = -1;
 800742e:	2301      	movs	r3, #1
 8007430:	425b      	negs	r3, r3
 8007432:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007434:	2301      	movs	r3, #1
 8007436:	425b      	negs	r3, r3
 8007438:	66bb      	str	r3, [r7, #104]	@ 0x68
 800743a:	2301      	movs	r3, #1
 800743c:	425b      	negs	r3, r3
 800743e:	667b      	str	r3, [r7, #100]	@ 0x64

                if (field && minmea_isfield(*field)) {
 8007440:	2290      	movs	r2, #144	@ 0x90
 8007442:	18bb      	adds	r3, r7, r2
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	2b00      	cmp	r3, #0
 8007448:	d067      	beq.n	800751a <minmea_scan+0x4d6>
 800744a:	18bb      	adds	r3, r7, r2
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	781b      	ldrb	r3, [r3, #0]
 8007450:	0018      	movs	r0, r3
 8007452:	f7ff fdd1 	bl	8006ff8 <minmea_isfield>
 8007456:	1e03      	subs	r3, r0, #0
 8007458:	d05f      	beq.n	800751a <minmea_scan+0x4d6>
                    // Always six digits.
                    for (int i=0; i<6; i++)
 800745a:	2300      	movs	r3, #0
 800745c:	663b      	str	r3, [r7, #96]	@ 0x60
 800745e:	e011      	b.n	8007484 <minmea_scan+0x440>
                        if (!isdigit((unsigned char) field[i]))
 8007460:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007462:	2290      	movs	r2, #144	@ 0x90
 8007464:	18ba      	adds	r2, r7, r2
 8007466:	6812      	ldr	r2, [r2, #0]
 8007468:	18d3      	adds	r3, r2, r3
 800746a:	781b      	ldrb	r3, [r3, #0]
 800746c:	1c5a      	adds	r2, r3, #1
 800746e:	4bbb      	ldr	r3, [pc, #748]	@ (800775c <minmea_scan+0x718>)
 8007470:	18d3      	adds	r3, r2, r3
 8007472:	781b      	ldrb	r3, [r3, #0]
 8007474:	001a      	movs	r2, r3
 8007476:	2304      	movs	r3, #4
 8007478:	4013      	ands	r3, r2
 800747a:	d100      	bne.n	800747e <minmea_scan+0x43a>
 800747c:	e161      	b.n	8007742 <minmea_scan+0x6fe>
                    for (int i=0; i<6; i++)
 800747e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007480:	3301      	adds	r3, #1
 8007482:	663b      	str	r3, [r7, #96]	@ 0x60
 8007484:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007486:	2b05      	cmp	r3, #5
 8007488:	ddea      	ble.n	8007460 <minmea_scan+0x41c>
                            goto parse_error;

                    d = strtol((char[]) {field[0], field[1], '\0'}, NULL, 10);
 800748a:	2490      	movs	r4, #144	@ 0x90
 800748c:	193b      	adds	r3, r7, r4
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	781a      	ldrb	r2, [r3, #0]
 8007492:	211c      	movs	r1, #28
 8007494:	187b      	adds	r3, r7, r1
 8007496:	701a      	strb	r2, [r3, #0]
 8007498:	193b      	adds	r3, r7, r4
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	3301      	adds	r3, #1
 800749e:	781a      	ldrb	r2, [r3, #0]
 80074a0:	187b      	adds	r3, r7, r1
 80074a2:	705a      	strb	r2, [r3, #1]
 80074a4:	187b      	adds	r3, r7, r1
 80074a6:	2200      	movs	r2, #0
 80074a8:	709a      	strb	r2, [r3, #2]
 80074aa:	187b      	adds	r3, r7, r1
 80074ac:	220a      	movs	r2, #10
 80074ae:	2100      	movs	r1, #0
 80074b0:	0018      	movs	r0, r3
 80074b2:	f007 fd8b 	bl	800efcc <strtol>
 80074b6:	0003      	movs	r3, r0
 80074b8:	66fb      	str	r3, [r7, #108]	@ 0x6c
                    m = strtol((char[]) {field[2], field[3], '\0'}, NULL, 10);
 80074ba:	193b      	adds	r3, r7, r4
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	3302      	adds	r3, #2
 80074c0:	781a      	ldrb	r2, [r3, #0]
 80074c2:	2118      	movs	r1, #24
 80074c4:	187b      	adds	r3, r7, r1
 80074c6:	701a      	strb	r2, [r3, #0]
 80074c8:	193b      	adds	r3, r7, r4
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	3303      	adds	r3, #3
 80074ce:	781a      	ldrb	r2, [r3, #0]
 80074d0:	187b      	adds	r3, r7, r1
 80074d2:	705a      	strb	r2, [r3, #1]
 80074d4:	187b      	adds	r3, r7, r1
 80074d6:	2200      	movs	r2, #0
 80074d8:	709a      	strb	r2, [r3, #2]
 80074da:	187b      	adds	r3, r7, r1
 80074dc:	220a      	movs	r2, #10
 80074de:	2100      	movs	r1, #0
 80074e0:	0018      	movs	r0, r3
 80074e2:	f007 fd73 	bl	800efcc <strtol>
 80074e6:	0003      	movs	r3, r0
 80074e8:	66bb      	str	r3, [r7, #104]	@ 0x68
                    y = strtol((char[]) {field[4], field[5], '\0'}, NULL, 10);
 80074ea:	193b      	adds	r3, r7, r4
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	3304      	adds	r3, #4
 80074f0:	781a      	ldrb	r2, [r3, #0]
 80074f2:	2114      	movs	r1, #20
 80074f4:	187b      	adds	r3, r7, r1
 80074f6:	701a      	strb	r2, [r3, #0]
 80074f8:	193b      	adds	r3, r7, r4
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	3305      	adds	r3, #5
 80074fe:	781a      	ldrb	r2, [r3, #0]
 8007500:	187b      	adds	r3, r7, r1
 8007502:	705a      	strb	r2, [r3, #1]
 8007504:	187b      	adds	r3, r7, r1
 8007506:	2200      	movs	r2, #0
 8007508:	709a      	strb	r2, [r3, #2]
 800750a:	187b      	adds	r3, r7, r1
 800750c:	220a      	movs	r2, #10
 800750e:	2100      	movs	r1, #0
 8007510:	0018      	movs	r0, r3
 8007512:	f007 fd5b 	bl	800efcc <strtol>
 8007516:	0003      	movs	r3, r0
 8007518:	667b      	str	r3, [r7, #100]	@ 0x64
                }

                date->day = d;
 800751a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800751c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800751e:	601a      	str	r2, [r3, #0]
                date->month = m;
 8007520:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007522:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007524:	605a      	str	r2, [r3, #4]
                date->year = y;
 8007526:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007528:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800752a:	609a      	str	r2, [r3, #8]
            } break;
 800752c:	e0cc      	b.n	80076c8 <minmea_scan+0x684>

            case 'T': { // Time (int, int, int, int), -1 if empty.
                struct minmea_time *time = va_arg(ap, struct minmea_time *);
 800752e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007530:	1d1a      	adds	r2, r3, #4
 8007532:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	637b      	str	r3, [r7, #52]	@ 0x34

                int h = -1, i = -1, s = -1, u = -1;
 8007538:	2301      	movs	r3, #1
 800753a:	425b      	negs	r3, r3
 800753c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800753e:	2301      	movs	r3, #1
 8007540:	425b      	negs	r3, r3
 8007542:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007544:	2301      	movs	r3, #1
 8007546:	425b      	negs	r3, r3
 8007548:	657b      	str	r3, [r7, #84]	@ 0x54
 800754a:	2301      	movs	r3, #1
 800754c:	425b      	negs	r3, r3
 800754e:	653b      	str	r3, [r7, #80]	@ 0x50

                if (field && minmea_isfield(*field)) {
 8007550:	2290      	movs	r2, #144	@ 0x90
 8007552:	18bb      	adds	r3, r7, r2
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	2b00      	cmp	r3, #0
 8007558:	d100      	bne.n	800755c <minmea_scan+0x518>
 800755a:	e0a7      	b.n	80076ac <minmea_scan+0x668>
 800755c:	18bb      	adds	r3, r7, r2
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	781b      	ldrb	r3, [r3, #0]
 8007562:	0018      	movs	r0, r3
 8007564:	f7ff fd48 	bl	8006ff8 <minmea_isfield>
 8007568:	1e03      	subs	r3, r0, #0
 800756a:	d100      	bne.n	800756e <minmea_scan+0x52a>
 800756c:	e09e      	b.n	80076ac <minmea_scan+0x668>
                    // Minimum required: integer time.
                    for (int i=0; i<6; i++)
 800756e:	2300      	movs	r3, #0
 8007570:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007572:	e011      	b.n	8007598 <minmea_scan+0x554>
                        if (!isdigit((unsigned char) field[i]))
 8007574:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007576:	2290      	movs	r2, #144	@ 0x90
 8007578:	18ba      	adds	r2, r7, r2
 800757a:	6812      	ldr	r2, [r2, #0]
 800757c:	18d3      	adds	r3, r2, r3
 800757e:	781b      	ldrb	r3, [r3, #0]
 8007580:	1c5a      	adds	r2, r3, #1
 8007582:	4b76      	ldr	r3, [pc, #472]	@ (800775c <minmea_scan+0x718>)
 8007584:	18d3      	adds	r3, r2, r3
 8007586:	781b      	ldrb	r3, [r3, #0]
 8007588:	001a      	movs	r2, r3
 800758a:	2304      	movs	r3, #4
 800758c:	4013      	ands	r3, r2
 800758e:	d100      	bne.n	8007592 <minmea_scan+0x54e>
 8007590:	e0d9      	b.n	8007746 <minmea_scan+0x702>
                    for (int i=0; i<6; i++)
 8007592:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007594:	3301      	adds	r3, #1
 8007596:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007598:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800759a:	2b05      	cmp	r3, #5
 800759c:	ddea      	ble.n	8007574 <minmea_scan+0x530>
                            goto parse_error;

                    h = strtol((char[]) {field[0], field[1], '\0'}, NULL, 10);
 800759e:	2490      	movs	r4, #144	@ 0x90
 80075a0:	193b      	adds	r3, r7, r4
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	781a      	ldrb	r2, [r3, #0]
 80075a6:	2110      	movs	r1, #16
 80075a8:	187b      	adds	r3, r7, r1
 80075aa:	701a      	strb	r2, [r3, #0]
 80075ac:	193b      	adds	r3, r7, r4
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	3301      	adds	r3, #1
 80075b2:	781a      	ldrb	r2, [r3, #0]
 80075b4:	187b      	adds	r3, r7, r1
 80075b6:	705a      	strb	r2, [r3, #1]
 80075b8:	187b      	adds	r3, r7, r1
 80075ba:	2200      	movs	r2, #0
 80075bc:	709a      	strb	r2, [r3, #2]
 80075be:	187b      	adds	r3, r7, r1
 80075c0:	220a      	movs	r2, #10
 80075c2:	2100      	movs	r1, #0
 80075c4:	0018      	movs	r0, r3
 80075c6:	f007 fd01 	bl	800efcc <strtol>
 80075ca:	0003      	movs	r3, r0
 80075cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
                    i = strtol((char[]) {field[2], field[3], '\0'}, NULL, 10);
 80075ce:	193b      	adds	r3, r7, r4
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	3302      	adds	r3, #2
 80075d4:	781a      	ldrb	r2, [r3, #0]
 80075d6:	210c      	movs	r1, #12
 80075d8:	187b      	adds	r3, r7, r1
 80075da:	701a      	strb	r2, [r3, #0]
 80075dc:	193b      	adds	r3, r7, r4
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	3303      	adds	r3, #3
 80075e2:	781a      	ldrb	r2, [r3, #0]
 80075e4:	187b      	adds	r3, r7, r1
 80075e6:	705a      	strb	r2, [r3, #1]
 80075e8:	187b      	adds	r3, r7, r1
 80075ea:	2200      	movs	r2, #0
 80075ec:	709a      	strb	r2, [r3, #2]
 80075ee:	187b      	adds	r3, r7, r1
 80075f0:	220a      	movs	r2, #10
 80075f2:	2100      	movs	r1, #0
 80075f4:	0018      	movs	r0, r3
 80075f6:	f007 fce9 	bl	800efcc <strtol>
 80075fa:	0003      	movs	r3, r0
 80075fc:	65bb      	str	r3, [r7, #88]	@ 0x58
                    s = strtol((char[]) {field[4], field[5], '\0'}, NULL, 10);
 80075fe:	193b      	adds	r3, r7, r4
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	3304      	adds	r3, #4
 8007604:	781a      	ldrb	r2, [r3, #0]
 8007606:	2108      	movs	r1, #8
 8007608:	187b      	adds	r3, r7, r1
 800760a:	701a      	strb	r2, [r3, #0]
 800760c:	193b      	adds	r3, r7, r4
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	3305      	adds	r3, #5
 8007612:	781a      	ldrb	r2, [r3, #0]
 8007614:	187b      	adds	r3, r7, r1
 8007616:	705a      	strb	r2, [r3, #1]
 8007618:	187b      	adds	r3, r7, r1
 800761a:	2200      	movs	r2, #0
 800761c:	709a      	strb	r2, [r3, #2]
 800761e:	187b      	adds	r3, r7, r1
 8007620:	220a      	movs	r2, #10
 8007622:	2100      	movs	r1, #0
 8007624:	0018      	movs	r0, r3
 8007626:	f007 fcd1 	bl	800efcc <strtol>
 800762a:	0003      	movs	r3, r0
 800762c:	657b      	str	r3, [r7, #84]	@ 0x54
                    field += 6;
 800762e:	193b      	adds	r3, r7, r4
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	3306      	adds	r3, #6
 8007634:	193a      	adds	r2, r7, r4
 8007636:	6013      	str	r3, [r2, #0]

                    // Extra: fractional time. Saved as microseconds.
                    if (*field++ == '.') {
 8007638:	193b      	adds	r3, r7, r4
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	1c5a      	adds	r2, r3, #1
 800763e:	1939      	adds	r1, r7, r4
 8007640:	600a      	str	r2, [r1, #0]
 8007642:	781b      	ldrb	r3, [r3, #0]
 8007644:	2b2e      	cmp	r3, #46	@ 0x2e
 8007646:	d12f      	bne.n	80076a8 <minmea_scan+0x664>
                        int value = 0;
 8007648:	2300      	movs	r3, #0
 800764a:	64bb      	str	r3, [r7, #72]	@ 0x48
                        int scale = 1000000;
 800764c:	4b44      	ldr	r3, [pc, #272]	@ (8007760 <minmea_scan+0x71c>)
 800764e:	647b      	str	r3, [r7, #68]	@ 0x44
                        while (isdigit((unsigned char) *field) && scale > 1) {
 8007650:	e016      	b.n	8007680 <minmea_scan+0x63c>
                            value = (value * 10) + (*field++ - '0');
 8007652:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007654:	0013      	movs	r3, r2
 8007656:	009b      	lsls	r3, r3, #2
 8007658:	189b      	adds	r3, r3, r2
 800765a:	005b      	lsls	r3, r3, #1
 800765c:	0019      	movs	r1, r3
 800765e:	2090      	movs	r0, #144	@ 0x90
 8007660:	183b      	adds	r3, r7, r0
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	1c5a      	adds	r2, r3, #1
 8007666:	1838      	adds	r0, r7, r0
 8007668:	6002      	str	r2, [r0, #0]
 800766a:	781b      	ldrb	r3, [r3, #0]
 800766c:	3b30      	subs	r3, #48	@ 0x30
 800766e:	18cb      	adds	r3, r1, r3
 8007670:	64bb      	str	r3, [r7, #72]	@ 0x48
                            scale /= 10;
 8007672:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007674:	210a      	movs	r1, #10
 8007676:	0018      	movs	r0, r3
 8007678:	f7f8 fdf6 	bl	8000268 <__divsi3>
 800767c:	0003      	movs	r3, r0
 800767e:	647b      	str	r3, [r7, #68]	@ 0x44
                        while (isdigit((unsigned char) *field) && scale > 1) {
 8007680:	2390      	movs	r3, #144	@ 0x90
 8007682:	18fb      	adds	r3, r7, r3
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	781b      	ldrb	r3, [r3, #0]
 8007688:	1c5a      	adds	r2, r3, #1
 800768a:	4b34      	ldr	r3, [pc, #208]	@ (800775c <minmea_scan+0x718>)
 800768c:	18d3      	adds	r3, r2, r3
 800768e:	781b      	ldrb	r3, [r3, #0]
 8007690:	001a      	movs	r2, r3
 8007692:	2304      	movs	r3, #4
 8007694:	4013      	ands	r3, r2
 8007696:	d002      	beq.n	800769e <minmea_scan+0x65a>
 8007698:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800769a:	2b01      	cmp	r3, #1
 800769c:	dcd9      	bgt.n	8007652 <minmea_scan+0x60e>
                        }
                        u = value * scale;
 800769e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80076a0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80076a2:	4353      	muls	r3, r2
 80076a4:	653b      	str	r3, [r7, #80]	@ 0x50
 80076a6:	e001      	b.n	80076ac <minmea_scan+0x668>
                    } else {
                        u = 0;
 80076a8:	2300      	movs	r3, #0
 80076aa:	653b      	str	r3, [r7, #80]	@ 0x50
                    }
                }

                time->hours = h;
 80076ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076ae:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80076b0:	601a      	str	r2, [r3, #0]
                time->minutes = i;
 80076b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076b4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80076b6:	605a      	str	r2, [r3, #4]
                time->seconds = s;
 80076b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076ba:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80076bc:	609a      	str	r2, [r3, #8]
                time->microseconds = u;
 80076be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076c0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80076c2:	60da      	str	r2, [r3, #12]
            } break;
 80076c4:	e000      	b.n	80076c8 <minmea_scan+0x684>

            case '_': { // Ignore the field.
            } break;
 80076c6:	46c0      	nop			@ (mov r8, r8)
            default: { // Unknown.
                goto parse_error;
            } break;
        }

        next_field();
 80076c8:	e002      	b.n	80076d0 <minmea_scan+0x68c>
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	3301      	adds	r3, #1
 80076ce:	607b      	str	r3, [r7, #4]
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	781b      	ldrb	r3, [r3, #0]
 80076d4:	0018      	movs	r0, r3
 80076d6:	f7ff fc8f 	bl	8006ff8 <minmea_isfield>
 80076da:	1e03      	subs	r3, r0, #0
 80076dc:	d1f5      	bne.n	80076ca <minmea_scan+0x686>
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	781b      	ldrb	r3, [r3, #0]
 80076e2:	2b2c      	cmp	r3, #44	@ 0x2c
 80076e4:	d107      	bne.n	80076f6 <minmea_scan+0x6b2>
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	3301      	adds	r3, #1
 80076ea:	607b      	str	r3, [r7, #4]
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2290      	movs	r2, #144	@ 0x90
 80076f0:	18ba      	adds	r2, r7, r2
 80076f2:	6013      	str	r3, [r2, #0]
 80076f4:	e003      	b.n	80076fe <minmea_scan+0x6ba>
 80076f6:	2300      	movs	r3, #0
 80076f8:	2290      	movs	r2, #144	@ 0x90
 80076fa:	18ba      	adds	r2, r7, r2
 80076fc:	6013      	str	r3, [r2, #0]
    while (*format) {
 80076fe:	23a4      	movs	r3, #164	@ 0xa4
 8007700:	2208      	movs	r2, #8
 8007702:	189b      	adds	r3, r3, r2
 8007704:	19db      	adds	r3, r3, r7
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	781b      	ldrb	r3, [r3, #0]
 800770a:	2b00      	cmp	r3, #0
 800770c:	d000      	beq.n	8007710 <minmea_scan+0x6cc>
 800770e:	e4b0      	b.n	8007072 <minmea_scan+0x2e>
    }

    result = true;
 8007710:	2397      	movs	r3, #151	@ 0x97
 8007712:	18fb      	adds	r3, r7, r3
 8007714:	2201      	movs	r2, #1
 8007716:	701a      	strb	r2, [r3, #0]
 8007718:	e016      	b.n	8007748 <minmea_scan+0x704>
            goto parse_error;
 800771a:	46c0      	nop			@ (mov r8, r8)
 800771c:	e014      	b.n	8007748 <minmea_scan+0x704>
                goto parse_error;
 800771e:	46c0      	nop			@ (mov r8, r8)
 8007720:	e012      	b.n	8007748 <minmea_scan+0x704>
                            goto parse_error;
 8007722:	46c0      	nop			@ (mov r8, r8)
 8007724:	e010      	b.n	8007748 <minmea_scan+0x704>
                                    goto parse_error;
 8007726:	46c0      	nop			@ (mov r8, r8)
 8007728:	e00e      	b.n	8007748 <minmea_scan+0x704>
                            goto parse_error;
 800772a:	46c0      	nop			@ (mov r8, r8)
 800772c:	e00c      	b.n	8007748 <minmea_scan+0x704>
                    goto parse_error;
 800772e:	46c0      	nop			@ (mov r8, r8)
 8007730:	e00a      	b.n	8007748 <minmea_scan+0x704>
                        goto parse_error;
 8007732:	46c0      	nop			@ (mov r8, r8)
 8007734:	e008      	b.n	8007748 <minmea_scan+0x704>
                    goto parse_error;
 8007736:	46c0      	nop			@ (mov r8, r8)
 8007738:	e006      	b.n	8007748 <minmea_scan+0x704>
                    goto parse_error;
 800773a:	46c0      	nop			@ (mov r8, r8)
 800773c:	e004      	b.n	8007748 <minmea_scan+0x704>
                        goto parse_error;
 800773e:	46c0      	nop			@ (mov r8, r8)
 8007740:	e002      	b.n	8007748 <minmea_scan+0x704>
                            goto parse_error;
 8007742:	46c0      	nop			@ (mov r8, r8)
 8007744:	e000      	b.n	8007748 <minmea_scan+0x704>
                            goto parse_error;
 8007746:	46c0      	nop			@ (mov r8, r8)

parse_error:
    va_end(ap);
    return result;
 8007748:	2397      	movs	r3, #151	@ 0x97
 800774a:	18fb      	adds	r3, r7, r3
 800774c:	781b      	ldrb	r3, [r3, #0]
}
 800774e:	0018      	movs	r0, r3
 8007750:	46bd      	mov	sp, r7
 8007752:	b027      	add	sp, #156	@ 0x9c
 8007754:	bcb0      	pop	{r4, r5, r7}
 8007756:	bc08      	pop	{r3}
 8007758:	b003      	add	sp, #12
 800775a:	4718      	bx	r3
 800775c:	08012668 	.word	0x08012668
 8007760:	000f4240 	.word	0x000f4240

08007764 <minmea_parse_gga>:

    return true;
}

bool minmea_parse_gga(struct minmea_sentence_gga *frame, const char *sentence)
{
 8007764:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007766:	46de      	mov	lr, fp
 8007768:	4657      	mov	r7, sl
 800776a:	464e      	mov	r6, r9
 800776c:	4645      	mov	r5, r8
 800776e:	b5e0      	push	{r5, r6, r7, lr}
 8007770:	b097      	sub	sp, #92	@ 0x5c
 8007772:	af0c      	add	r7, sp, #48	@ 0x30
 8007774:	6178      	str	r0, [r7, #20]
 8007776:	6139      	str	r1, [r7, #16]
    // $GPGGA,123519,4807.038,N,01131.000,E,1,08,0.9,545.4,M,46.9,M,,*47
    char type[6];
    int latitude_direction;
    int longitude_direction;

    if (!minmea_scan(sentence, "tTfdfdiiffcfci_",
 8007778:	697b      	ldr	r3, [r7, #20]
 800777a:	60fb      	str	r3, [r7, #12]
 800777c:	697b      	ldr	r3, [r7, #20]
 800777e:	001a      	movs	r2, r3
 8007780:	3210      	adds	r2, #16
 8007782:	697b      	ldr	r3, [r7, #20]
 8007784:	0019      	movs	r1, r3
 8007786:	3118      	adds	r1, #24
 8007788:	697b      	ldr	r3, [r7, #20]
 800778a:	001c      	movs	r4, r3
 800778c:	3420      	adds	r4, #32
 800778e:	697b      	ldr	r3, [r7, #20]
 8007790:	001d      	movs	r5, r3
 8007792:	3524      	adds	r5, #36	@ 0x24
 8007794:	697b      	ldr	r3, [r7, #20]
 8007796:	001e      	movs	r6, r3
 8007798:	3628      	adds	r6, #40	@ 0x28
 800779a:	697b      	ldr	r3, [r7, #20]
 800779c:	2030      	movs	r0, #48	@ 0x30
 800779e:	4684      	mov	ip, r0
 80077a0:	449c      	add	ip, r3
 80077a2:	4663      	mov	r3, ip
 80077a4:	607b      	str	r3, [r7, #4]
 80077a6:	697b      	ldr	r3, [r7, #20]
 80077a8:	2038      	movs	r0, #56	@ 0x38
 80077aa:	4680      	mov	r8, r0
 80077ac:	4498      	add	r8, r3
 80077ae:	4643      	mov	r3, r8
 80077b0:	603b      	str	r3, [r7, #0]
 80077b2:	697b      	ldr	r3, [r7, #20]
 80077b4:	203c      	movs	r0, #60	@ 0x3c
 80077b6:	4681      	mov	r9, r0
 80077b8:	4499      	add	r9, r3
 80077ba:	697b      	ldr	r3, [r7, #20]
 80077bc:	2044      	movs	r0, #68	@ 0x44
 80077be:	4682      	mov	sl, r0
 80077c0:	449a      	add	sl, r3
 80077c2:	697b      	ldr	r3, [r7, #20]
 80077c4:	3348      	adds	r3, #72	@ 0x48
 80077c6:	2010      	movs	r0, #16
 80077c8:	4683      	mov	fp, r0
 80077ca:	2008      	movs	r0, #8
 80077cc:	4684      	mov	ip, r0
 80077ce:	2008      	movs	r0, #8
 80077d0:	4680      	mov	r8, r0
 80077d2:	44b8      	add	r8, r7
 80077d4:	44c4      	add	ip, r8
 80077d6:	44e3      	add	fp, ip
 80077d8:	4658      	mov	r0, fp
 80077da:	60b8      	str	r0, [r7, #8]
 80077dc:	482a      	ldr	r0, [pc, #168]	@ (8007888 <minmea_parse_gga+0x124>)
 80077de:	4683      	mov	fp, r0
 80077e0:	6938      	ldr	r0, [r7, #16]
 80077e2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80077e4:	4653      	mov	r3, sl
 80077e6:	930a      	str	r3, [sp, #40]	@ 0x28
 80077e8:	464b      	mov	r3, r9
 80077ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80077ec:	683b      	ldr	r3, [r7, #0]
 80077ee:	9308      	str	r3, [sp, #32]
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	9307      	str	r3, [sp, #28]
 80077f4:	9606      	str	r6, [sp, #24]
 80077f6:	9505      	str	r5, [sp, #20]
 80077f8:	9404      	str	r4, [sp, #16]
 80077fa:	2408      	movs	r4, #8
 80077fc:	2508      	movs	r5, #8
 80077fe:	1963      	adds	r3, r4, r5
 8007800:	2408      	movs	r4, #8
 8007802:	46a4      	mov	ip, r4
 8007804:	44bc      	add	ip, r7
 8007806:	4463      	add	r3, ip
 8007808:	9303      	str	r3, [sp, #12]
 800780a:	9102      	str	r1, [sp, #8]
 800780c:	210c      	movs	r1, #12
 800780e:	194b      	adds	r3, r1, r5
 8007810:	2108      	movs	r1, #8
 8007812:	468c      	mov	ip, r1
 8007814:	44bc      	add	ip, r7
 8007816:	4463      	add	r3, ip
 8007818:	9301      	str	r3, [sp, #4]
 800781a:	9200      	str	r2, [sp, #0]
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	68ba      	ldr	r2, [r7, #8]
 8007820:	4659      	mov	r1, fp
 8007822:	f7ff fc0f 	bl	8007044 <minmea_scan>
 8007826:	0003      	movs	r3, r0
 8007828:	001a      	movs	r2, r3
 800782a:	2301      	movs	r3, #1
 800782c:	4053      	eors	r3, r2
 800782e:	b2db      	uxtb	r3, r3
 8007830:	2b00      	cmp	r3, #0
 8007832:	d001      	beq.n	8007838 <minmea_parse_gga+0xd4>
            &frame->satellites_tracked,
            &frame->hdop,
            &frame->altitude, &frame->altitude_units,
            &frame->height, &frame->height_units,
            &frame->dgps_age))
        return false;
 8007834:	2300      	movs	r3, #0
 8007836:	e01d      	b.n	8007874 <minmea_parse_gga+0x110>
    if (strcmp(type+2, "GGA"))
 8007838:	2310      	movs	r3, #16
 800783a:	2208      	movs	r2, #8
 800783c:	189b      	adds	r3, r3, r2
 800783e:	2208      	movs	r2, #8
 8007840:	4694      	mov	ip, r2
 8007842:	44bc      	add	ip, r7
 8007844:	4463      	add	r3, ip
 8007846:	3302      	adds	r3, #2
 8007848:	4a10      	ldr	r2, [pc, #64]	@ (800788c <minmea_parse_gga+0x128>)
 800784a:	0011      	movs	r1, r2
 800784c:	0018      	movs	r0, r3
 800784e:	f7f8 fc5b 	bl	8000108 <strcmp>
 8007852:	1e03      	subs	r3, r0, #0
 8007854:	d001      	beq.n	800785a <minmea_parse_gga+0xf6>
        return false;
 8007856:	2300      	movs	r3, #0
 8007858:	e00c      	b.n	8007874 <minmea_parse_gga+0x110>

    frame->latitude.value *= latitude_direction;
 800785a:	697b      	ldr	r3, [r7, #20]
 800785c:	691b      	ldr	r3, [r3, #16]
 800785e:	69fa      	ldr	r2, [r7, #28]
 8007860:	435a      	muls	r2, r3
 8007862:	697b      	ldr	r3, [r7, #20]
 8007864:	611a      	str	r2, [r3, #16]
    frame->longitude.value *= longitude_direction;
 8007866:	697b      	ldr	r3, [r7, #20]
 8007868:	699b      	ldr	r3, [r3, #24]
 800786a:	69ba      	ldr	r2, [r7, #24]
 800786c:	435a      	muls	r2, r3
 800786e:	697b      	ldr	r3, [r7, #20]
 8007870:	619a      	str	r2, [r3, #24]

    return true;
 8007872:	2301      	movs	r3, #1
}
 8007874:	0018      	movs	r0, r3
 8007876:	46bd      	mov	sp, r7
 8007878:	b00b      	add	sp, #44	@ 0x2c
 800787a:	bcf0      	pop	{r4, r5, r6, r7}
 800787c:	46bb      	mov	fp, r7
 800787e:	46b2      	mov	sl, r6
 8007880:	46a9      	mov	r9, r5
 8007882:	46a0      	mov	r8, r4
 8007884:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007886:	46c0      	nop			@ (mov r8, r8)
 8007888:	08011cf4 	.word	0x08011cf4
 800788c:	08011cd4 	.word	0x08011cd4

08007890 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007890:	b580      	push	{r7, lr}
 8007892:	b082      	sub	sp, #8
 8007894:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007896:	4b11      	ldr	r3, [pc, #68]	@ (80078dc <HAL_MspInit+0x4c>)
 8007898:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800789a:	4b10      	ldr	r3, [pc, #64]	@ (80078dc <HAL_MspInit+0x4c>)
 800789c:	2101      	movs	r1, #1
 800789e:	430a      	orrs	r2, r1
 80078a0:	641a      	str	r2, [r3, #64]	@ 0x40
 80078a2:	4b0e      	ldr	r3, [pc, #56]	@ (80078dc <HAL_MspInit+0x4c>)
 80078a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078a6:	2201      	movs	r2, #1
 80078a8:	4013      	ands	r3, r2
 80078aa:	607b      	str	r3, [r7, #4]
 80078ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80078ae:	4b0b      	ldr	r3, [pc, #44]	@ (80078dc <HAL_MspInit+0x4c>)
 80078b0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80078b2:	4b0a      	ldr	r3, [pc, #40]	@ (80078dc <HAL_MspInit+0x4c>)
 80078b4:	2180      	movs	r1, #128	@ 0x80
 80078b6:	0549      	lsls	r1, r1, #21
 80078b8:	430a      	orrs	r2, r1
 80078ba:	63da      	str	r2, [r3, #60]	@ 0x3c
 80078bc:	4b07      	ldr	r3, [pc, #28]	@ (80078dc <HAL_MspInit+0x4c>)
 80078be:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80078c0:	2380      	movs	r3, #128	@ 0x80
 80078c2:	055b      	lsls	r3, r3, #21
 80078c4:	4013      	ands	r3, r2
 80078c6:	603b      	str	r3, [r7, #0]
 80078c8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 80078ca:	23c0      	movs	r3, #192	@ 0xc0
 80078cc:	00db      	lsls	r3, r3, #3
 80078ce:	0018      	movs	r0, r3
 80078d0:	f001 f948 	bl	8008b64 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80078d4:	46c0      	nop			@ (mov r8, r8)
 80078d6:	46bd      	mov	sp, r7
 80078d8:	b002      	add	sp, #8
 80078da:	bd80      	pop	{r7, pc}
 80078dc:	40021000 	.word	0x40021000

080078e0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80078e0:	b590      	push	{r4, r7, lr}
 80078e2:	b09d      	sub	sp, #116	@ 0x74
 80078e4:	af00      	add	r7, sp, #0
 80078e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80078e8:	235c      	movs	r3, #92	@ 0x5c
 80078ea:	18fb      	adds	r3, r7, r3
 80078ec:	0018      	movs	r0, r3
 80078ee:	2314      	movs	r3, #20
 80078f0:	001a      	movs	r2, r3
 80078f2:	2100      	movs	r1, #0
 80078f4:	f007 fd56 	bl	800f3a4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80078f8:	2410      	movs	r4, #16
 80078fa:	193b      	adds	r3, r7, r4
 80078fc:	0018      	movs	r0, r3
 80078fe:	234c      	movs	r3, #76	@ 0x4c
 8007900:	001a      	movs	r2, r3
 8007902:	2100      	movs	r1, #0
 8007904:	f007 fd4e 	bl	800f3a4 <memset>
  if(hi2c->Instance==I2C1)
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	4a23      	ldr	r2, [pc, #140]	@ (800799c <HAL_I2C_MspInit+0xbc>)
 800790e:	4293      	cmp	r3, r2
 8007910:	d13f      	bne.n	8007992 <HAL_I2C_MspInit+0xb2>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8007912:	193b      	adds	r3, r7, r4
 8007914:	2220      	movs	r2, #32
 8007916:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8007918:	193b      	adds	r3, r7, r4
 800791a:	2200      	movs	r2, #0
 800791c:	619a      	str	r2, [r3, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800791e:	193b      	adds	r3, r7, r4
 8007920:	0018      	movs	r0, r3
 8007922:	f003 f939 	bl	800ab98 <HAL_RCCEx_PeriphCLKConfig>
 8007926:	1e03      	subs	r3, r0, #0
 8007928:	d001      	beq.n	800792e <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800792a:	f7ff fb5f 	bl	8006fec <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800792e:	4b1c      	ldr	r3, [pc, #112]	@ (80079a0 <HAL_I2C_MspInit+0xc0>)
 8007930:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007932:	4b1b      	ldr	r3, [pc, #108]	@ (80079a0 <HAL_I2C_MspInit+0xc0>)
 8007934:	2101      	movs	r1, #1
 8007936:	430a      	orrs	r2, r1
 8007938:	635a      	str	r2, [r3, #52]	@ 0x34
 800793a:	4b19      	ldr	r3, [pc, #100]	@ (80079a0 <HAL_I2C_MspInit+0xc0>)
 800793c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800793e:	2201      	movs	r2, #1
 8007940:	4013      	ands	r3, r2
 8007942:	60fb      	str	r3, [r7, #12]
 8007944:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8007946:	215c      	movs	r1, #92	@ 0x5c
 8007948:	187b      	adds	r3, r7, r1
 800794a:	22c0      	movs	r2, #192	@ 0xc0
 800794c:	00d2      	lsls	r2, r2, #3
 800794e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007950:	187b      	adds	r3, r7, r1
 8007952:	2212      	movs	r2, #18
 8007954:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007956:	187b      	adds	r3, r7, r1
 8007958:	2200      	movs	r2, #0
 800795a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800795c:	187b      	adds	r3, r7, r1
 800795e:	2200      	movs	r2, #0
 8007960:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8007962:	187b      	adds	r3, r7, r1
 8007964:	2206      	movs	r2, #6
 8007966:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007968:	187a      	adds	r2, r7, r1
 800796a:	23a0      	movs	r3, #160	@ 0xa0
 800796c:	05db      	lsls	r3, r3, #23
 800796e:	0011      	movs	r1, r2
 8007970:	0018      	movs	r0, r3
 8007972:	f001 fb9d 	bl	80090b0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8007976:	4b0a      	ldr	r3, [pc, #40]	@ (80079a0 <HAL_I2C_MspInit+0xc0>)
 8007978:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800797a:	4b09      	ldr	r3, [pc, #36]	@ (80079a0 <HAL_I2C_MspInit+0xc0>)
 800797c:	2180      	movs	r1, #128	@ 0x80
 800797e:	0389      	lsls	r1, r1, #14
 8007980:	430a      	orrs	r2, r1
 8007982:	63da      	str	r2, [r3, #60]	@ 0x3c
 8007984:	4b06      	ldr	r3, [pc, #24]	@ (80079a0 <HAL_I2C_MspInit+0xc0>)
 8007986:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007988:	2380      	movs	r3, #128	@ 0x80
 800798a:	039b      	lsls	r3, r3, #14
 800798c:	4013      	ands	r3, r2
 800798e:	60bb      	str	r3, [r7, #8]
 8007990:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8007992:	46c0      	nop			@ (mov r8, r8)
 8007994:	46bd      	mov	sp, r7
 8007996:	b01d      	add	sp, #116	@ 0x74
 8007998:	bd90      	pop	{r4, r7, pc}
 800799a:	46c0      	nop			@ (mov r8, r8)
 800799c:	40005400 	.word	0x40005400
 80079a0:	40021000 	.word	0x40021000

080079a4 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80079a4:	b590      	push	{r4, r7, lr}
 80079a6:	b097      	sub	sp, #92	@ 0x5c
 80079a8:	af00      	add	r7, sp, #0
 80079aa:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80079ac:	240c      	movs	r4, #12
 80079ae:	193b      	adds	r3, r7, r4
 80079b0:	0018      	movs	r0, r3
 80079b2:	234c      	movs	r3, #76	@ 0x4c
 80079b4:	001a      	movs	r2, r3
 80079b6:	2100      	movs	r1, #0
 80079b8:	f007 fcf4 	bl	800f3a4 <memset>
  if(hrtc->Instance==RTC)
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	4a19      	ldr	r2, [pc, #100]	@ (8007a28 <HAL_RTC_MspInit+0x84>)
 80079c2:	4293      	cmp	r3, r2
 80079c4:	d12c      	bne.n	8007a20 <HAL_RTC_MspInit+0x7c>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80079c6:	193b      	adds	r3, r7, r4
 80079c8:	2280      	movs	r2, #128	@ 0x80
 80079ca:	0292      	lsls	r2, r2, #10
 80079cc:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80079ce:	193b      	adds	r3, r7, r4
 80079d0:	2280      	movs	r2, #128	@ 0x80
 80079d2:	0092      	lsls	r2, r2, #2
 80079d4:	641a      	str	r2, [r3, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80079d6:	193b      	adds	r3, r7, r4
 80079d8:	0018      	movs	r0, r3
 80079da:	f003 f8dd 	bl	800ab98 <HAL_RCCEx_PeriphCLKConfig>
 80079de:	1e03      	subs	r3, r0, #0
 80079e0:	d001      	beq.n	80079e6 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 80079e2:	f7ff fb03 	bl	8006fec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80079e6:	4b11      	ldr	r3, [pc, #68]	@ (8007a2c <HAL_RTC_MspInit+0x88>)
 80079e8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80079ea:	4b10      	ldr	r3, [pc, #64]	@ (8007a2c <HAL_RTC_MspInit+0x88>)
 80079ec:	2180      	movs	r1, #128	@ 0x80
 80079ee:	0209      	lsls	r1, r1, #8
 80079f0:	430a      	orrs	r2, r1
 80079f2:	65da      	str	r2, [r3, #92]	@ 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 80079f4:	4b0d      	ldr	r3, [pc, #52]	@ (8007a2c <HAL_RTC_MspInit+0x88>)
 80079f6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80079f8:	4b0c      	ldr	r3, [pc, #48]	@ (8007a2c <HAL_RTC_MspInit+0x88>)
 80079fa:	2180      	movs	r1, #128	@ 0x80
 80079fc:	00c9      	lsls	r1, r1, #3
 80079fe:	430a      	orrs	r2, r1
 8007a00:	63da      	str	r2, [r3, #60]	@ 0x3c
 8007a02:	4b0a      	ldr	r3, [pc, #40]	@ (8007a2c <HAL_RTC_MspInit+0x88>)
 8007a04:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007a06:	2380      	movs	r3, #128	@ 0x80
 8007a08:	00db      	lsls	r3, r3, #3
 8007a0a:	4013      	ands	r3, r2
 8007a0c:	60bb      	str	r3, [r7, #8]
 8007a0e:	68bb      	ldr	r3, [r7, #8]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 0, 0);
 8007a10:	2200      	movs	r2, #0
 8007a12:	2100      	movs	r1, #0
 8007a14:	2002      	movs	r0, #2
 8007a16:	f001 f967 	bl	8008ce8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 8007a1a:	2002      	movs	r0, #2
 8007a1c:	f001 f979 	bl	8008d12 <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8007a20:	46c0      	nop			@ (mov r8, r8)
 8007a22:	46bd      	mov	sp, r7
 8007a24:	b017      	add	sp, #92	@ 0x5c
 8007a26:	bd90      	pop	{r4, r7, pc}
 8007a28:	40002800 	.word	0x40002800
 8007a2c:	40021000 	.word	0x40021000

08007a30 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8007a30:	b590      	push	{r4, r7, lr}
 8007a32:	b08b      	sub	sp, #44	@ 0x2c
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007a38:	2414      	movs	r4, #20
 8007a3a:	193b      	adds	r3, r7, r4
 8007a3c:	0018      	movs	r0, r3
 8007a3e:	2314      	movs	r3, #20
 8007a40:	001a      	movs	r2, r3
 8007a42:	2100      	movs	r1, #0
 8007a44:	f007 fcae 	bl	800f3a4 <memset>
  if(hspi->Instance==SPI1)
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	4a2c      	ldr	r2, [pc, #176]	@ (8007b00 <HAL_SPI_MspInit+0xd0>)
 8007a4e:	4293      	cmp	r3, r2
 8007a50:	d151      	bne.n	8007af6 <HAL_SPI_MspInit+0xc6>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8007a52:	4b2c      	ldr	r3, [pc, #176]	@ (8007b04 <HAL_SPI_MspInit+0xd4>)
 8007a54:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007a56:	4b2b      	ldr	r3, [pc, #172]	@ (8007b04 <HAL_SPI_MspInit+0xd4>)
 8007a58:	2180      	movs	r1, #128	@ 0x80
 8007a5a:	0149      	lsls	r1, r1, #5
 8007a5c:	430a      	orrs	r2, r1
 8007a5e:	641a      	str	r2, [r3, #64]	@ 0x40
 8007a60:	4b28      	ldr	r3, [pc, #160]	@ (8007b04 <HAL_SPI_MspInit+0xd4>)
 8007a62:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007a64:	2380      	movs	r3, #128	@ 0x80
 8007a66:	015b      	lsls	r3, r3, #5
 8007a68:	4013      	ands	r3, r2
 8007a6a:	613b      	str	r3, [r7, #16]
 8007a6c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007a6e:	4b25      	ldr	r3, [pc, #148]	@ (8007b04 <HAL_SPI_MspInit+0xd4>)
 8007a70:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007a72:	4b24      	ldr	r3, [pc, #144]	@ (8007b04 <HAL_SPI_MspInit+0xd4>)
 8007a74:	2101      	movs	r1, #1
 8007a76:	430a      	orrs	r2, r1
 8007a78:	635a      	str	r2, [r3, #52]	@ 0x34
 8007a7a:	4b22      	ldr	r3, [pc, #136]	@ (8007b04 <HAL_SPI_MspInit+0xd4>)
 8007a7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a7e:	2201      	movs	r2, #1
 8007a80:	4013      	ands	r3, r2
 8007a82:	60fb      	str	r3, [r7, #12]
 8007a84:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8007a86:	4b1f      	ldr	r3, [pc, #124]	@ (8007b04 <HAL_SPI_MspInit+0xd4>)
 8007a88:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007a8a:	4b1e      	ldr	r3, [pc, #120]	@ (8007b04 <HAL_SPI_MspInit+0xd4>)
 8007a8c:	2108      	movs	r1, #8
 8007a8e:	430a      	orrs	r2, r1
 8007a90:	635a      	str	r2, [r3, #52]	@ 0x34
 8007a92:	4b1c      	ldr	r3, [pc, #112]	@ (8007b04 <HAL_SPI_MspInit+0xd4>)
 8007a94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a96:	2208      	movs	r2, #8
 8007a98:	4013      	ands	r3, r2
 8007a9a:	60bb      	str	r3, [r7, #8]
 8007a9c:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PD5     ------> SPI1_MISO
    PD6     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8007a9e:	193b      	adds	r3, r7, r4
 8007aa0:	2202      	movs	r2, #2
 8007aa2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007aa4:	193b      	adds	r3, r7, r4
 8007aa6:	2202      	movs	r2, #2
 8007aa8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007aaa:	193b      	adds	r3, r7, r4
 8007aac:	2200      	movs	r2, #0
 8007aae:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007ab0:	193b      	adds	r3, r7, r4
 8007ab2:	2200      	movs	r2, #0
 8007ab4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8007ab6:	193b      	adds	r3, r7, r4
 8007ab8:	2200      	movs	r2, #0
 8007aba:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007abc:	193a      	adds	r2, r7, r4
 8007abe:	23a0      	movs	r3, #160	@ 0xa0
 8007ac0:	05db      	lsls	r3, r3, #23
 8007ac2:	0011      	movs	r1, r2
 8007ac4:	0018      	movs	r0, r3
 8007ac6:	f001 faf3 	bl	80090b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8007aca:	0021      	movs	r1, r4
 8007acc:	187b      	adds	r3, r7, r1
 8007ace:	2260      	movs	r2, #96	@ 0x60
 8007ad0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007ad2:	187b      	adds	r3, r7, r1
 8007ad4:	2202      	movs	r2, #2
 8007ad6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007ad8:	187b      	adds	r3, r7, r1
 8007ada:	2200      	movs	r2, #0
 8007adc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007ade:	187b      	adds	r3, r7, r1
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI1;
 8007ae4:	187b      	adds	r3, r7, r1
 8007ae6:	2201      	movs	r2, #1
 8007ae8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8007aea:	187b      	adds	r3, r7, r1
 8007aec:	4a06      	ldr	r2, [pc, #24]	@ (8007b08 <HAL_SPI_MspInit+0xd8>)
 8007aee:	0019      	movs	r1, r3
 8007af0:	0010      	movs	r0, r2
 8007af2:	f001 fadd 	bl	80090b0 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8007af6:	46c0      	nop			@ (mov r8, r8)
 8007af8:	46bd      	mov	sp, r7
 8007afa:	b00b      	add	sp, #44	@ 0x2c
 8007afc:	bd90      	pop	{r4, r7, pc}
 8007afe:	46c0      	nop			@ (mov r8, r8)
 8007b00:	40013000 	.word	0x40013000
 8007b04:	40021000 	.word	0x40021000
 8007b08:	50000c00 	.word	0x50000c00

08007b0c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8007b0c:	b580      	push	{r7, lr}
 8007b0e:	b084      	sub	sp, #16
 8007b10:	af00      	add	r7, sp, #0
 8007b12:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM17)
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	4a0a      	ldr	r2, [pc, #40]	@ (8007b44 <HAL_TIM_Base_MspInit+0x38>)
 8007b1a:	4293      	cmp	r3, r2
 8007b1c:	d10d      	bne.n	8007b3a <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM17_MspInit 0 */

    /* USER CODE END TIM17_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
 8007b1e:	4b0a      	ldr	r3, [pc, #40]	@ (8007b48 <HAL_TIM_Base_MspInit+0x3c>)
 8007b20:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007b22:	4b09      	ldr	r3, [pc, #36]	@ (8007b48 <HAL_TIM_Base_MspInit+0x3c>)
 8007b24:	2180      	movs	r1, #128	@ 0x80
 8007b26:	02c9      	lsls	r1, r1, #11
 8007b28:	430a      	orrs	r2, r1
 8007b2a:	641a      	str	r2, [r3, #64]	@ 0x40
 8007b2c:	4b06      	ldr	r3, [pc, #24]	@ (8007b48 <HAL_TIM_Base_MspInit+0x3c>)
 8007b2e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007b30:	2380      	movs	r3, #128	@ 0x80
 8007b32:	02db      	lsls	r3, r3, #11
 8007b34:	4013      	ands	r3, r2
 8007b36:	60fb      	str	r3, [r7, #12]
 8007b38:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM17_MspInit 1 */

  }

}
 8007b3a:	46c0      	nop			@ (mov r8, r8)
 8007b3c:	46bd      	mov	sp, r7
 8007b3e:	b004      	add	sp, #16
 8007b40:	bd80      	pop	{r7, pc}
 8007b42:	46c0      	nop			@ (mov r8, r8)
 8007b44:	40014800 	.word	0x40014800
 8007b48:	40021000 	.word	0x40021000

08007b4c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8007b4c:	b590      	push	{r4, r7, lr}
 8007b4e:	b089      	sub	sp, #36	@ 0x24
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007b54:	240c      	movs	r4, #12
 8007b56:	193b      	adds	r3, r7, r4
 8007b58:	0018      	movs	r0, r3
 8007b5a:	2314      	movs	r3, #20
 8007b5c:	001a      	movs	r2, r3
 8007b5e:	2100      	movs	r1, #0
 8007b60:	f007 fc20 	bl	800f3a4 <memset>
  if(htim->Instance==TIM17)
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	4a14      	ldr	r2, [pc, #80]	@ (8007bbc <HAL_TIM_MspPostInit+0x70>)
 8007b6a:	4293      	cmp	r3, r2
 8007b6c:	d122      	bne.n	8007bb4 <HAL_TIM_MspPostInit+0x68>
  {
    /* USER CODE BEGIN TIM17_MspPostInit 0 */

    /* USER CODE END TIM17_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007b6e:	4b14      	ldr	r3, [pc, #80]	@ (8007bc0 <HAL_TIM_MspPostInit+0x74>)
 8007b70:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007b72:	4b13      	ldr	r3, [pc, #76]	@ (8007bc0 <HAL_TIM_MspPostInit+0x74>)
 8007b74:	2101      	movs	r1, #1
 8007b76:	430a      	orrs	r2, r1
 8007b78:	635a      	str	r2, [r3, #52]	@ 0x34
 8007b7a:	4b11      	ldr	r3, [pc, #68]	@ (8007bc0 <HAL_TIM_MspPostInit+0x74>)
 8007b7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007b7e:	2201      	movs	r2, #1
 8007b80:	4013      	ands	r3, r2
 8007b82:	60bb      	str	r3, [r7, #8]
 8007b84:	68bb      	ldr	r3, [r7, #8]
    /**TIM17 GPIO Configuration
    PA7     ------> TIM17_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8007b86:	0021      	movs	r1, r4
 8007b88:	187b      	adds	r3, r7, r1
 8007b8a:	2280      	movs	r2, #128	@ 0x80
 8007b8c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007b8e:	187b      	adds	r3, r7, r1
 8007b90:	2202      	movs	r2, #2
 8007b92:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007b94:	187b      	adds	r3, r7, r1
 8007b96:	2200      	movs	r2, #0
 8007b98:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007b9a:	187b      	adds	r3, r7, r1
 8007b9c:	2200      	movs	r2, #0
 8007b9e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM17;
 8007ba0:	187b      	adds	r3, r7, r1
 8007ba2:	2205      	movs	r2, #5
 8007ba4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007ba6:	187a      	adds	r2, r7, r1
 8007ba8:	23a0      	movs	r3, #160	@ 0xa0
 8007baa:	05db      	lsls	r3, r3, #23
 8007bac:	0011      	movs	r1, r2
 8007bae:	0018      	movs	r0, r3
 8007bb0:	f001 fa7e 	bl	80090b0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM17_MspPostInit 1 */

    /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 8007bb4:	46c0      	nop			@ (mov r8, r8)
 8007bb6:	46bd      	mov	sp, r7
 8007bb8:	b009      	add	sp, #36	@ 0x24
 8007bba:	bd90      	pop	{r4, r7, pc}
 8007bbc:	40014800 	.word	0x40014800
 8007bc0:	40021000 	.word	0x40021000

08007bc4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8007bc4:	b590      	push	{r4, r7, lr}
 8007bc6:	b09f      	sub	sp, #124	@ 0x7c
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007bcc:	2364      	movs	r3, #100	@ 0x64
 8007bce:	18fb      	adds	r3, r7, r3
 8007bd0:	0018      	movs	r0, r3
 8007bd2:	2314      	movs	r3, #20
 8007bd4:	001a      	movs	r2, r3
 8007bd6:	2100      	movs	r1, #0
 8007bd8:	f007 fbe4 	bl	800f3a4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007bdc:	2418      	movs	r4, #24
 8007bde:	193b      	adds	r3, r7, r4
 8007be0:	0018      	movs	r0, r3
 8007be2:	234c      	movs	r3, #76	@ 0x4c
 8007be4:	001a      	movs	r2, r3
 8007be6:	2100      	movs	r1, #0
 8007be8:	f007 fbdc 	bl	800f3a4 <memset>
  if(huart->Instance==USART1)
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	4a45      	ldr	r2, [pc, #276]	@ (8007d08 <HAL_UART_MspInit+0x144>)
 8007bf2:	4293      	cmp	r3, r2
 8007bf4:	d13e      	bne.n	8007c74 <HAL_UART_MspInit+0xb0>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8007bf6:	193b      	adds	r3, r7, r4
 8007bf8:	2201      	movs	r2, #1
 8007bfa:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8007bfc:	193b      	adds	r3, r7, r4
 8007bfe:	2200      	movs	r2, #0
 8007c00:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007c02:	193b      	adds	r3, r7, r4
 8007c04:	0018      	movs	r0, r3
 8007c06:	f002 ffc7 	bl	800ab98 <HAL_RCCEx_PeriphCLKConfig>
 8007c0a:	1e03      	subs	r3, r0, #0
 8007c0c:	d001      	beq.n	8007c12 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8007c0e:	f7ff f9ed 	bl	8006fec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8007c12:	4b3e      	ldr	r3, [pc, #248]	@ (8007d0c <HAL_UART_MspInit+0x148>)
 8007c14:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007c16:	4b3d      	ldr	r3, [pc, #244]	@ (8007d0c <HAL_UART_MspInit+0x148>)
 8007c18:	2180      	movs	r1, #128	@ 0x80
 8007c1a:	01c9      	lsls	r1, r1, #7
 8007c1c:	430a      	orrs	r2, r1
 8007c1e:	641a      	str	r2, [r3, #64]	@ 0x40
 8007c20:	4b3a      	ldr	r3, [pc, #232]	@ (8007d0c <HAL_UART_MspInit+0x148>)
 8007c22:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007c24:	2380      	movs	r3, #128	@ 0x80
 8007c26:	01db      	lsls	r3, r3, #7
 8007c28:	4013      	ands	r3, r2
 8007c2a:	617b      	str	r3, [r7, #20]
 8007c2c:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007c2e:	4b37      	ldr	r3, [pc, #220]	@ (8007d0c <HAL_UART_MspInit+0x148>)
 8007c30:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007c32:	4b36      	ldr	r3, [pc, #216]	@ (8007d0c <HAL_UART_MspInit+0x148>)
 8007c34:	2104      	movs	r1, #4
 8007c36:	430a      	orrs	r2, r1
 8007c38:	635a      	str	r2, [r3, #52]	@ 0x34
 8007c3a:	4b34      	ldr	r3, [pc, #208]	@ (8007d0c <HAL_UART_MspInit+0x148>)
 8007c3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c3e:	2204      	movs	r2, #4
 8007c40:	4013      	ands	r3, r2
 8007c42:	613b      	str	r3, [r7, #16]
 8007c44:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8007c46:	2164      	movs	r1, #100	@ 0x64
 8007c48:	187b      	adds	r3, r7, r1
 8007c4a:	2230      	movs	r2, #48	@ 0x30
 8007c4c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007c4e:	187b      	adds	r3, r7, r1
 8007c50:	2202      	movs	r2, #2
 8007c52:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007c54:	187b      	adds	r3, r7, r1
 8007c56:	2200      	movs	r2, #0
 8007c58:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007c5a:	187b      	adds	r3, r7, r1
 8007c5c:	2200      	movs	r2, #0
 8007c5e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8007c60:	187b      	adds	r3, r7, r1
 8007c62:	2201      	movs	r2, #1
 8007c64:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007c66:	187b      	adds	r3, r7, r1
 8007c68:	4a29      	ldr	r2, [pc, #164]	@ (8007d10 <HAL_UART_MspInit+0x14c>)
 8007c6a:	0019      	movs	r1, r3
 8007c6c:	0010      	movs	r0, r2
 8007c6e:	f001 fa1f 	bl	80090b0 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8007c72:	e044      	b.n	8007cfe <HAL_UART_MspInit+0x13a>
  else if(huart->Instance==USART2)
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	4a26      	ldr	r2, [pc, #152]	@ (8007d14 <HAL_UART_MspInit+0x150>)
 8007c7a:	4293      	cmp	r3, r2
 8007c7c:	d13f      	bne.n	8007cfe <HAL_UART_MspInit+0x13a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8007c7e:	2118      	movs	r1, #24
 8007c80:	187b      	adds	r3, r7, r1
 8007c82:	2202      	movs	r2, #2
 8007c84:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8007c86:	187b      	adds	r3, r7, r1
 8007c88:	2200      	movs	r2, #0
 8007c8a:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007c8c:	187b      	adds	r3, r7, r1
 8007c8e:	0018      	movs	r0, r3
 8007c90:	f002 ff82 	bl	800ab98 <HAL_RCCEx_PeriphCLKConfig>
 8007c94:	1e03      	subs	r3, r0, #0
 8007c96:	d001      	beq.n	8007c9c <HAL_UART_MspInit+0xd8>
      Error_Handler();
 8007c98:	f7ff f9a8 	bl	8006fec <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8007c9c:	4b1b      	ldr	r3, [pc, #108]	@ (8007d0c <HAL_UART_MspInit+0x148>)
 8007c9e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007ca0:	4b1a      	ldr	r3, [pc, #104]	@ (8007d0c <HAL_UART_MspInit+0x148>)
 8007ca2:	2180      	movs	r1, #128	@ 0x80
 8007ca4:	0289      	lsls	r1, r1, #10
 8007ca6:	430a      	orrs	r2, r1
 8007ca8:	63da      	str	r2, [r3, #60]	@ 0x3c
 8007caa:	4b18      	ldr	r3, [pc, #96]	@ (8007d0c <HAL_UART_MspInit+0x148>)
 8007cac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007cae:	2380      	movs	r3, #128	@ 0x80
 8007cb0:	029b      	lsls	r3, r3, #10
 8007cb2:	4013      	ands	r3, r2
 8007cb4:	60fb      	str	r3, [r7, #12]
 8007cb6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007cb8:	4b14      	ldr	r3, [pc, #80]	@ (8007d0c <HAL_UART_MspInit+0x148>)
 8007cba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007cbc:	4b13      	ldr	r3, [pc, #76]	@ (8007d0c <HAL_UART_MspInit+0x148>)
 8007cbe:	2101      	movs	r1, #1
 8007cc0:	430a      	orrs	r2, r1
 8007cc2:	635a      	str	r2, [r3, #52]	@ 0x34
 8007cc4:	4b11      	ldr	r3, [pc, #68]	@ (8007d0c <HAL_UART_MspInit+0x148>)
 8007cc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007cc8:	2201      	movs	r2, #1
 8007cca:	4013      	ands	r3, r2
 8007ccc:	60bb      	str	r3, [r7, #8]
 8007cce:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8007cd0:	2164      	movs	r1, #100	@ 0x64
 8007cd2:	187b      	adds	r3, r7, r1
 8007cd4:	220c      	movs	r2, #12
 8007cd6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007cd8:	187b      	adds	r3, r7, r1
 8007cda:	2202      	movs	r2, #2
 8007cdc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007cde:	187b      	adds	r3, r7, r1
 8007ce0:	2200      	movs	r2, #0
 8007ce2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007ce4:	187b      	adds	r3, r7, r1
 8007ce6:	2200      	movs	r2, #0
 8007ce8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8007cea:	187b      	adds	r3, r7, r1
 8007cec:	2201      	movs	r2, #1
 8007cee:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007cf0:	187a      	adds	r2, r7, r1
 8007cf2:	23a0      	movs	r3, #160	@ 0xa0
 8007cf4:	05db      	lsls	r3, r3, #23
 8007cf6:	0011      	movs	r1, r2
 8007cf8:	0018      	movs	r0, r3
 8007cfa:	f001 f9d9 	bl	80090b0 <HAL_GPIO_Init>
}
 8007cfe:	46c0      	nop			@ (mov r8, r8)
 8007d00:	46bd      	mov	sp, r7
 8007d02:	b01f      	add	sp, #124	@ 0x7c
 8007d04:	bd90      	pop	{r4, r7, pc}
 8007d06:	46c0      	nop			@ (mov r8, r8)
 8007d08:	40013800 	.word	0x40013800
 8007d0c:	40021000 	.word	0x40021000
 8007d10:	50000800 	.word	0x50000800
 8007d14:	40004400 	.word	0x40004400

08007d18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007d18:	b580      	push	{r7, lr}
 8007d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8007d1c:	46c0      	nop			@ (mov r8, r8)
 8007d1e:	e7fd      	b.n	8007d1c <NMI_Handler+0x4>

08007d20 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007d20:	b580      	push	{r7, lr}
 8007d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	//drawString(0, 150, "ERROR", WHITE, BLACK, 10, 10);
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007d24:	46c0      	nop			@ (mov r8, r8)
 8007d26:	e7fd      	b.n	8007d24 <HardFault_Handler+0x4>

08007d28 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8007d28:	b580      	push	{r7, lr}
 8007d2a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8007d2c:	46c0      	nop			@ (mov r8, r8)
 8007d2e:	46bd      	mov	sp, r7
 8007d30:	bd80      	pop	{r7, pc}

08007d32 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8007d32:	b580      	push	{r7, lr}
 8007d34:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8007d36:	46c0      	nop			@ (mov r8, r8)
 8007d38:	46bd      	mov	sp, r7
 8007d3a:	bd80      	pop	{r7, pc}

08007d3c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8007d3c:	b580      	push	{r7, lr}
 8007d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8007d40:	f000 fed0 	bl	8008ae4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007d44:	46c0      	nop			@ (mov r8, r8)
 8007d46:	46bd      	mov	sp, r7
 8007d48:	bd80      	pop	{r7, pc}
	...

08007d4c <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts through EXTI lines 19 and 21.
  */
void RTC_TAMP_IRQHandler(void)
{
 8007d4c:	b580      	push	{r7, lr}
 8007d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8007d50:	4b05      	ldr	r3, [pc, #20]	@ (8007d68 <RTC_TAMP_IRQHandler+0x1c>)
 8007d52:	0018      	movs	r0, r3
 8007d54:	f003 fd3e 	bl	800b7d4 <HAL_RTC_AlarmIRQHandler>
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8007d58:	4b03      	ldr	r3, [pc, #12]	@ (8007d68 <RTC_TAMP_IRQHandler+0x1c>)
 8007d5a:	0018      	movs	r0, r3
 8007d5c:	f003 ff04 	bl	800bb68 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 8007d60:	46c0      	nop			@ (mov r8, r8)
 8007d62:	46bd      	mov	sp, r7
 8007d64:	bd80      	pop	{r7, pc}
 8007d66:	46c0      	nop			@ (mov r8, r8)
 8007d68:	2000624c 	.word	0x2000624c

08007d6c <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8007d6c:	b580      	push	{r7, lr}
 8007d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8007d70:	2002      	movs	r0, #2
 8007d72:	f001 fb43 	bl	80093fc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8007d76:	46c0      	nop			@ (mov r8, r8)
 8007d78:	46bd      	mov	sp, r7
 8007d7a:	bd80      	pop	{r7, pc}

08007d7c <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8007d7c:	b580      	push	{r7, lr}
 8007d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8007d80:	2004      	movs	r0, #4
 8007d82:	f001 fb3b 	bl	80093fc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8007d86:	46c0      	nop			@ (mov r8, r8)
 8007d88:	46bd      	mov	sp, r7
 8007d8a:	bd80      	pop	{r7, pc}

08007d8c <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8007d8c:	b580      	push	{r7, lr}
 8007d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8007d90:	2380      	movs	r3, #128	@ 0x80
 8007d92:	011b      	lsls	r3, r3, #4
 8007d94:	0018      	movs	r0, r3
 8007d96:	f001 fb31 	bl	80093fc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8007d9a:	46c0      	nop			@ (mov r8, r8)
 8007d9c:	46bd      	mov	sp, r7
 8007d9e:	bd80      	pop	{r7, pc}

08007da0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8007da0:	b580      	push	{r7, lr}
 8007da2:	af00      	add	r7, sp, #0
  return 1;
 8007da4:	2301      	movs	r3, #1
}
 8007da6:	0018      	movs	r0, r3
 8007da8:	46bd      	mov	sp, r7
 8007daa:	bd80      	pop	{r7, pc}

08007dac <_kill>:

int _kill(int pid, int sig)
{
 8007dac:	b580      	push	{r7, lr}
 8007dae:	b082      	sub	sp, #8
 8007db0:	af00      	add	r7, sp, #0
 8007db2:	6078      	str	r0, [r7, #4]
 8007db4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8007db6:	f007 fb5d 	bl	800f474 <__errno>
 8007dba:	0003      	movs	r3, r0
 8007dbc:	2216      	movs	r2, #22
 8007dbe:	601a      	str	r2, [r3, #0]
  return -1;
 8007dc0:	2301      	movs	r3, #1
 8007dc2:	425b      	negs	r3, r3
}
 8007dc4:	0018      	movs	r0, r3
 8007dc6:	46bd      	mov	sp, r7
 8007dc8:	b002      	add	sp, #8
 8007dca:	bd80      	pop	{r7, pc}

08007dcc <_exit>:

void _exit (int status)
{
 8007dcc:	b580      	push	{r7, lr}
 8007dce:	b082      	sub	sp, #8
 8007dd0:	af00      	add	r7, sp, #0
 8007dd2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8007dd4:	2301      	movs	r3, #1
 8007dd6:	425a      	negs	r2, r3
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	0011      	movs	r1, r2
 8007ddc:	0018      	movs	r0, r3
 8007dde:	f7ff ffe5 	bl	8007dac <_kill>
  while (1) {}    /* Make sure we hang here */
 8007de2:	46c0      	nop			@ (mov r8, r8)
 8007de4:	e7fd      	b.n	8007de2 <_exit+0x16>

08007de6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8007de6:	b580      	push	{r7, lr}
 8007de8:	b086      	sub	sp, #24
 8007dea:	af00      	add	r7, sp, #0
 8007dec:	60f8      	str	r0, [r7, #12]
 8007dee:	60b9      	str	r1, [r7, #8]
 8007df0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007df2:	2300      	movs	r3, #0
 8007df4:	617b      	str	r3, [r7, #20]
 8007df6:	e00a      	b.n	8007e0e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8007df8:	e000      	b.n	8007dfc <_read+0x16>
 8007dfa:	bf00      	nop
 8007dfc:	0001      	movs	r1, r0
 8007dfe:	68bb      	ldr	r3, [r7, #8]
 8007e00:	1c5a      	adds	r2, r3, #1
 8007e02:	60ba      	str	r2, [r7, #8]
 8007e04:	b2ca      	uxtb	r2, r1
 8007e06:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007e08:	697b      	ldr	r3, [r7, #20]
 8007e0a:	3301      	adds	r3, #1
 8007e0c:	617b      	str	r3, [r7, #20]
 8007e0e:	697a      	ldr	r2, [r7, #20]
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	429a      	cmp	r2, r3
 8007e14:	dbf0      	blt.n	8007df8 <_read+0x12>
  }

  return len;
 8007e16:	687b      	ldr	r3, [r7, #4]
}
 8007e18:	0018      	movs	r0, r3
 8007e1a:	46bd      	mov	sp, r7
 8007e1c:	b006      	add	sp, #24
 8007e1e:	bd80      	pop	{r7, pc}

08007e20 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8007e20:	b580      	push	{r7, lr}
 8007e22:	b086      	sub	sp, #24
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	60f8      	str	r0, [r7, #12]
 8007e28:	60b9      	str	r1, [r7, #8]
 8007e2a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007e2c:	2300      	movs	r3, #0
 8007e2e:	617b      	str	r3, [r7, #20]
 8007e30:	e009      	b.n	8007e46 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8007e32:	68bb      	ldr	r3, [r7, #8]
 8007e34:	1c5a      	adds	r2, r3, #1
 8007e36:	60ba      	str	r2, [r7, #8]
 8007e38:	781b      	ldrb	r3, [r3, #0]
 8007e3a:	0018      	movs	r0, r3
 8007e3c:	e000      	b.n	8007e40 <_write+0x20>
 8007e3e:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007e40:	697b      	ldr	r3, [r7, #20]
 8007e42:	3301      	adds	r3, #1
 8007e44:	617b      	str	r3, [r7, #20]
 8007e46:	697a      	ldr	r2, [r7, #20]
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	429a      	cmp	r2, r3
 8007e4c:	dbf1      	blt.n	8007e32 <_write+0x12>
  }
  return len;
 8007e4e:	687b      	ldr	r3, [r7, #4]
}
 8007e50:	0018      	movs	r0, r3
 8007e52:	46bd      	mov	sp, r7
 8007e54:	b006      	add	sp, #24
 8007e56:	bd80      	pop	{r7, pc}

08007e58 <_close>:

int _close(int file)
{
 8007e58:	b580      	push	{r7, lr}
 8007e5a:	b082      	sub	sp, #8
 8007e5c:	af00      	add	r7, sp, #0
 8007e5e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8007e60:	2301      	movs	r3, #1
 8007e62:	425b      	negs	r3, r3
}
 8007e64:	0018      	movs	r0, r3
 8007e66:	46bd      	mov	sp, r7
 8007e68:	b002      	add	sp, #8
 8007e6a:	bd80      	pop	{r7, pc}

08007e6c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8007e6c:	b580      	push	{r7, lr}
 8007e6e:	b082      	sub	sp, #8
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	6078      	str	r0, [r7, #4]
 8007e74:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8007e76:	683b      	ldr	r3, [r7, #0]
 8007e78:	2280      	movs	r2, #128	@ 0x80
 8007e7a:	0192      	lsls	r2, r2, #6
 8007e7c:	605a      	str	r2, [r3, #4]
  return 0;
 8007e7e:	2300      	movs	r3, #0
}
 8007e80:	0018      	movs	r0, r3
 8007e82:	46bd      	mov	sp, r7
 8007e84:	b002      	add	sp, #8
 8007e86:	bd80      	pop	{r7, pc}

08007e88 <_isatty>:

int _isatty(int file)
{
 8007e88:	b580      	push	{r7, lr}
 8007e8a:	b082      	sub	sp, #8
 8007e8c:	af00      	add	r7, sp, #0
 8007e8e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8007e90:	2301      	movs	r3, #1
}
 8007e92:	0018      	movs	r0, r3
 8007e94:	46bd      	mov	sp, r7
 8007e96:	b002      	add	sp, #8
 8007e98:	bd80      	pop	{r7, pc}

08007e9a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8007e9a:	b580      	push	{r7, lr}
 8007e9c:	b084      	sub	sp, #16
 8007e9e:	af00      	add	r7, sp, #0
 8007ea0:	60f8      	str	r0, [r7, #12]
 8007ea2:	60b9      	str	r1, [r7, #8]
 8007ea4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8007ea6:	2300      	movs	r3, #0
}
 8007ea8:	0018      	movs	r0, r3
 8007eaa:	46bd      	mov	sp, r7
 8007eac:	b004      	add	sp, #16
 8007eae:	bd80      	pop	{r7, pc}

08007eb0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8007eb0:	b580      	push	{r7, lr}
 8007eb2:	b086      	sub	sp, #24
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8007eb8:	4a14      	ldr	r2, [pc, #80]	@ (8007f0c <_sbrk+0x5c>)
 8007eba:	4b15      	ldr	r3, [pc, #84]	@ (8007f10 <_sbrk+0x60>)
 8007ebc:	1ad3      	subs	r3, r2, r3
 8007ebe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8007ec0:	697b      	ldr	r3, [r7, #20]
 8007ec2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8007ec4:	4b13      	ldr	r3, [pc, #76]	@ (8007f14 <_sbrk+0x64>)
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d102      	bne.n	8007ed2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8007ecc:	4b11      	ldr	r3, [pc, #68]	@ (8007f14 <_sbrk+0x64>)
 8007ece:	4a12      	ldr	r2, [pc, #72]	@ (8007f18 <_sbrk+0x68>)
 8007ed0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8007ed2:	4b10      	ldr	r3, [pc, #64]	@ (8007f14 <_sbrk+0x64>)
 8007ed4:	681a      	ldr	r2, [r3, #0]
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	18d3      	adds	r3, r2, r3
 8007eda:	693a      	ldr	r2, [r7, #16]
 8007edc:	429a      	cmp	r2, r3
 8007ede:	d207      	bcs.n	8007ef0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8007ee0:	f007 fac8 	bl	800f474 <__errno>
 8007ee4:	0003      	movs	r3, r0
 8007ee6:	220c      	movs	r2, #12
 8007ee8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8007eea:	2301      	movs	r3, #1
 8007eec:	425b      	negs	r3, r3
 8007eee:	e009      	b.n	8007f04 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8007ef0:	4b08      	ldr	r3, [pc, #32]	@ (8007f14 <_sbrk+0x64>)
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8007ef6:	4b07      	ldr	r3, [pc, #28]	@ (8007f14 <_sbrk+0x64>)
 8007ef8:	681a      	ldr	r2, [r3, #0]
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	18d2      	adds	r2, r2, r3
 8007efe:	4b05      	ldr	r3, [pc, #20]	@ (8007f14 <_sbrk+0x64>)
 8007f00:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8007f02:	68fb      	ldr	r3, [r7, #12]
}
 8007f04:	0018      	movs	r0, r3
 8007f06:	46bd      	mov	sp, r7
 8007f08:	b006      	add	sp, #24
 8007f0a:	bd80      	pop	{r7, pc}
 8007f0c:	20024000 	.word	0x20024000
 8007f10:	00000400 	.word	0x00000400
 8007f14:	20006450 	.word	0x20006450
 8007f18:	200065c0 	.word	0x200065c0

08007f1c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8007f1c:	b580      	push	{r7, lr}
 8007f1e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8007f20:	46c0      	nop			@ (mov r8, r8)
 8007f22:	46bd      	mov	sp, r7
 8007f24:	bd80      	pop	{r7, pc}

08007f26 <json_getValue>:
static inline char const* json_getValue( json_t const* property ) {
 8007f26:	b580      	push	{r7, lr}
 8007f28:	b082      	sub	sp, #8
 8007f2a:	af00      	add	r7, sp, #0
 8007f2c:	6078      	str	r0, [r7, #4]
    return property->u.value;
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	689b      	ldr	r3, [r3, #8]
}
 8007f32:	0018      	movs	r0, r3
 8007f34:	46bd      	mov	sp, r7
 8007f36:	b002      	add	sp, #8
 8007f38:	bd80      	pop	{r7, pc}

08007f3a <json_getType>:
static inline jsonType_t json_getType( json_t const* json ) {
 8007f3a:	b580      	push	{r7, lr}
 8007f3c:	b082      	sub	sp, #8
 8007f3e:	af00      	add	r7, sp, #0
 8007f40:	6078      	str	r0, [r7, #4]
    return json->type;
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	7c1b      	ldrb	r3, [r3, #16]
}
 8007f46:	0018      	movs	r0, r3
 8007f48:	46bd      	mov	sp, r7
 8007f4a:	b002      	add	sp, #8
 8007f4c:	bd80      	pop	{r7, pc}

08007f4e <json_getProperty>:
    unsigned int nextFree;  /**< The index of the next free json property. */
    jsonPool_t pool;
} jsonStaticPool_t;

/* Search a property by its name in a JSON object. */
json_t const* json_getProperty( json_t const* obj, char const* property ) {
 8007f4e:	b580      	push	{r7, lr}
 8007f50:	b084      	sub	sp, #16
 8007f52:	af00      	add	r7, sp, #0
 8007f54:	6078      	str	r0, [r7, #4]
 8007f56:	6039      	str	r1, [r7, #0]
    json_t const* sibling;
    for( sibling = obj->u.c.child; sibling; sibling = sibling->sibling )
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	689b      	ldr	r3, [r3, #8]
 8007f5c:	60fb      	str	r3, [r7, #12]
 8007f5e:	e011      	b.n	8007f84 <json_getProperty+0x36>
        if ( sibling->name && !strcmp( sibling->name, property ) )
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	685b      	ldr	r3, [r3, #4]
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d00a      	beq.n	8007f7e <json_getProperty+0x30>
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	685b      	ldr	r3, [r3, #4]
 8007f6c:	683a      	ldr	r2, [r7, #0]
 8007f6e:	0011      	movs	r1, r2
 8007f70:	0018      	movs	r0, r3
 8007f72:	f7f8 f8c9 	bl	8000108 <strcmp>
 8007f76:	1e03      	subs	r3, r0, #0
 8007f78:	d101      	bne.n	8007f7e <json_getProperty+0x30>
            return sibling;
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	e006      	b.n	8007f8c <json_getProperty+0x3e>
    for( sibling = obj->u.c.child; sibling; sibling = sibling->sibling )
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	60fb      	str	r3, [r7, #12]
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d1ea      	bne.n	8007f60 <json_getProperty+0x12>
    return 0;
 8007f8a:	2300      	movs	r3, #0
}
 8007f8c:	0018      	movs	r0, r3
 8007f8e:	46bd      	mov	sp, r7
 8007f90:	b004      	add	sp, #16
 8007f92:	bd80      	pop	{r7, pc}

08007f94 <json_getPropertyValue>:

/* Search a property by its name in a JSON object and return its value. */
char const* json_getPropertyValue( json_t const* obj, char const* property ) {
 8007f94:	b5b0      	push	{r4, r5, r7, lr}
 8007f96:	b084      	sub	sp, #16
 8007f98:	af00      	add	r7, sp, #0
 8007f9a:	6078      	str	r0, [r7, #4]
 8007f9c:	6039      	str	r1, [r7, #0]
	json_t const* field = json_getProperty( obj, property );
 8007f9e:	683a      	ldr	r2, [r7, #0]
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	0011      	movs	r1, r2
 8007fa4:	0018      	movs	r0, r3
 8007fa6:	f7ff ffd2 	bl	8007f4e <json_getProperty>
 8007faa:	0003      	movs	r3, r0
 8007fac:	60fb      	str	r3, [r7, #12]
	if ( !field ) return 0;
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d101      	bne.n	8007fb8 <json_getPropertyValue+0x24>
 8007fb4:	2300      	movs	r3, #0
 8007fb6:	e012      	b.n	8007fde <json_getPropertyValue+0x4a>
        jsonType_t type = json_getType( field );
 8007fb8:	250b      	movs	r5, #11
 8007fba:	197c      	adds	r4, r7, r5
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	0018      	movs	r0, r3
 8007fc0:	f7ff ffbb 	bl	8007f3a <json_getType>
 8007fc4:	0003      	movs	r3, r0
 8007fc6:	7023      	strb	r3, [r4, #0]
        if ( JSON_ARRAY >= type ) return 0;
 8007fc8:	197b      	adds	r3, r7, r5
 8007fca:	781b      	ldrb	r3, [r3, #0]
 8007fcc:	2b01      	cmp	r3, #1
 8007fce:	d801      	bhi.n	8007fd4 <json_getPropertyValue+0x40>
 8007fd0:	2300      	movs	r3, #0
 8007fd2:	e004      	b.n	8007fde <json_getPropertyValue+0x4a>
	return json_getValue( field );
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	0018      	movs	r0, r3
 8007fd8:	f7ff ffa5 	bl	8007f26 <json_getValue>
 8007fdc:	0003      	movs	r3, r0
}
 8007fde:	0018      	movs	r0, r3
 8007fe0:	46bd      	mov	sp, r7
 8007fe2:	b004      	add	sp, #16
 8007fe4:	bdb0      	pop	{r4, r5, r7, pc}

08007fe6 <json_createWithPool>:
static char* objValue( char* ptr, json_t* obj, jsonPool_t* pool );
static char* setToNull( char* ch );
static bool isEndOfPrimitive( char ch );

/* Parse a string to get a json. */
json_t const* json_createWithPool( char *str, jsonPool_t *pool ) {
 8007fe6:	b580      	push	{r7, lr}
 8007fe8:	b084      	sub	sp, #16
 8007fea:	af00      	add	r7, sp, #0
 8007fec:	6078      	str	r0, [r7, #4]
 8007fee:	6039      	str	r1, [r7, #0]
    char* ptr = goBlank( str );
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	0018      	movs	r0, r3
 8007ff4:	f000 fc66 	bl	80088c4 <goBlank>
 8007ff8:	0003      	movs	r3, r0
 8007ffa:	60fb      	str	r3, [r7, #12]
    if ( !ptr || (*ptr != '{' && *ptr != '[') ) return 0;
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d007      	beq.n	8008012 <json_createWithPool+0x2c>
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	781b      	ldrb	r3, [r3, #0]
 8008006:	2b7b      	cmp	r3, #123	@ 0x7b
 8008008:	d005      	beq.n	8008016 <json_createWithPool+0x30>
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	781b      	ldrb	r3, [r3, #0]
 800800e:	2b5b      	cmp	r3, #91	@ 0x5b
 8008010:	d001      	beq.n	8008016 <json_createWithPool+0x30>
 8008012:	2300      	movs	r3, #0
 8008014:	e01d      	b.n	8008052 <json_createWithPool+0x6c>
    json_t* obj = pool->init( pool );
 8008016:	683b      	ldr	r3, [r7, #0]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	683a      	ldr	r2, [r7, #0]
 800801c:	0010      	movs	r0, r2
 800801e:	4798      	blx	r3
 8008020:	0003      	movs	r3, r0
 8008022:	60bb      	str	r3, [r7, #8]
    obj->name    = 0;
 8008024:	68bb      	ldr	r3, [r7, #8]
 8008026:	2200      	movs	r2, #0
 8008028:	605a      	str	r2, [r3, #4]
    obj->sibling = 0;
 800802a:	68bb      	ldr	r3, [r7, #8]
 800802c:	2200      	movs	r2, #0
 800802e:	601a      	str	r2, [r3, #0]
    obj->u.c.child = 0;
 8008030:	68bb      	ldr	r3, [r7, #8]
 8008032:	2200      	movs	r2, #0
 8008034:	609a      	str	r2, [r3, #8]
    ptr = objValue( ptr, obj, pool );
 8008036:	683a      	ldr	r2, [r7, #0]
 8008038:	68b9      	ldr	r1, [r7, #8]
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	0018      	movs	r0, r3
 800803e:	f000 faeb 	bl	8008618 <objValue>
 8008042:	0003      	movs	r3, r0
 8008044:	60fb      	str	r3, [r7, #12]
    if ( !ptr ) return 0;
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	2b00      	cmp	r3, #0
 800804a:	d101      	bne.n	8008050 <json_createWithPool+0x6a>
 800804c:	2300      	movs	r3, #0
 800804e:	e000      	b.n	8008052 <json_createWithPool+0x6c>
    return obj;
 8008050:	68bb      	ldr	r3, [r7, #8]
}
 8008052:	0018      	movs	r0, r3
 8008054:	46bd      	mov	sp, r7
 8008056:	b004      	add	sp, #16
 8008058:	bd80      	pop	{r7, pc}
	...

0800805c <json_create>:

/* Parse a string to get a json. */
json_t const* json_create( char* str, json_t mem[], unsigned int qty ) {
 800805c:	b580      	push	{r7, lr}
 800805e:	b08a      	sub	sp, #40	@ 0x28
 8008060:	af00      	add	r7, sp, #0
 8008062:	60f8      	str	r0, [r7, #12]
 8008064:	60b9      	str	r1, [r7, #8]
 8008066:	607a      	str	r2, [r7, #4]
    jsonStaticPool_t spool;
    spool.mem = mem;
 8008068:	2114      	movs	r1, #20
 800806a:	187b      	adds	r3, r7, r1
 800806c:	68ba      	ldr	r2, [r7, #8]
 800806e:	601a      	str	r2, [r3, #0]
    spool.qty = qty;
 8008070:	187b      	adds	r3, r7, r1
 8008072:	687a      	ldr	r2, [r7, #4]
 8008074:	605a      	str	r2, [r3, #4]
    spool.pool.init = poolInit;
 8008076:	187b      	adds	r3, r7, r1
 8008078:	4a08      	ldr	r2, [pc, #32]	@ (800809c <json_create+0x40>)
 800807a:	60da      	str	r2, [r3, #12]
    spool.pool.alloc = poolAlloc;
 800807c:	187b      	adds	r3, r7, r1
 800807e:	4a08      	ldr	r2, [pc, #32]	@ (80080a0 <json_create+0x44>)
 8008080:	611a      	str	r2, [r3, #16]
    return json_createWithPool( str, &spool.pool );
 8008082:	187b      	adds	r3, r7, r1
 8008084:	330c      	adds	r3, #12
 8008086:	001a      	movs	r2, r3
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	0011      	movs	r1, r2
 800808c:	0018      	movs	r0, r3
 800808e:	f7ff ffaa 	bl	8007fe6 <json_createWithPool>
 8008092:	0003      	movs	r3, r0
}
 8008094:	0018      	movs	r0, r3
 8008096:	46bd      	mov	sp, r7
 8008098:	b00a      	add	sp, #40	@ 0x28
 800809a:	bd80      	pop	{r7, pc}
 800809c:	080087ed 	.word	0x080087ed
 80080a0:	0800880d 	.word	0x0800880d

080080a4 <getEscape>:

/** Get a special character with its escape character. Examples:
  * 'b' -> '\\b', 'n' -> '\\n', 't' -> '\\t'
  * @param ch The escape character.
  * @retval  The character code. */
static char getEscape( char ch ) {
 80080a4:	b580      	push	{r7, lr}
 80080a6:	b084      	sub	sp, #16
 80080a8:	af00      	add	r7, sp, #0
 80080aa:	0002      	movs	r2, r0
 80080ac:	1dfb      	adds	r3, r7, #7
 80080ae:	701a      	strb	r2, [r3, #0]
        { '/',  '/'  }, { 'b',  '\b' },
        { 'f',  '\f' }, { 'n',  '\n' },
        { 'r',  '\r' }, { 't',  '\t' },
    };
    unsigned int i;
    for( i = 0; i < sizeof pair / sizeof *pair; ++i )
 80080b0:	2300      	movs	r3, #0
 80080b2:	60fb      	str	r3, [r7, #12]
 80080b4:	e011      	b.n	80080da <getEscape+0x36>
        if ( pair[i].ch == ch )
 80080b6:	4b0d      	ldr	r3, [pc, #52]	@ (80080ec <getEscape+0x48>)
 80080b8:	68fa      	ldr	r2, [r7, #12]
 80080ba:	0052      	lsls	r2, r2, #1
 80080bc:	5cd3      	ldrb	r3, [r2, r3]
 80080be:	1dfa      	adds	r2, r7, #7
 80080c0:	7812      	ldrb	r2, [r2, #0]
 80080c2:	429a      	cmp	r2, r3
 80080c4:	d106      	bne.n	80080d4 <getEscape+0x30>
            return pair[i].code;
 80080c6:	4a09      	ldr	r2, [pc, #36]	@ (80080ec <getEscape+0x48>)
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	005b      	lsls	r3, r3, #1
 80080cc:	18d3      	adds	r3, r2, r3
 80080ce:	3301      	adds	r3, #1
 80080d0:	781b      	ldrb	r3, [r3, #0]
 80080d2:	e006      	b.n	80080e2 <getEscape+0x3e>
    for( i = 0; i < sizeof pair / sizeof *pair; ++i )
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	3301      	adds	r3, #1
 80080d8:	60fb      	str	r3, [r7, #12]
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	2b07      	cmp	r3, #7
 80080de:	d9ea      	bls.n	80080b6 <getEscape+0x12>
    return '\0';
 80080e0:	2300      	movs	r3, #0
}
 80080e2:	0018      	movs	r0, r3
 80080e4:	46bd      	mov	sp, r7
 80080e6:	b004      	add	sp, #16
 80080e8:	bd80      	pop	{r7, pc}
 80080ea:	46c0      	nop			@ (mov r8, r8)
 80080ec:	08012550 	.word	0x08012550

080080f0 <getCharFromUnicode>:

/** Parse 4 characters.
  * @param str Pointer to  first digit.
  * @retval '?' If the four characters are hexadecimal digits.
  * @retval '\0' In other cases. */
static unsigned char getCharFromUnicode( unsigned char const* str ) {
 80080f0:	b580      	push	{r7, lr}
 80080f2:	b084      	sub	sp, #16
 80080f4:	af00      	add	r7, sp, #0
 80080f6:	6078      	str	r0, [r7, #4]
    unsigned int i;
    for( i = 0; i < 4; ++i )
 80080f8:	2300      	movs	r3, #0
 80080fa:	60fb      	str	r3, [r7, #12]
 80080fc:	e010      	b.n	8008120 <getCharFromUnicode+0x30>
        if ( !isxdigit( str[i] ) )
 80080fe:	687a      	ldr	r2, [r7, #4]
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	18d3      	adds	r3, r2, r3
 8008104:	781b      	ldrb	r3, [r3, #0]
 8008106:	1c5a      	adds	r2, r3, #1
 8008108:	4b09      	ldr	r3, [pc, #36]	@ (8008130 <getCharFromUnicode+0x40>)
 800810a:	18d3      	adds	r3, r2, r3
 800810c:	781b      	ldrb	r3, [r3, #0]
 800810e:	001a      	movs	r2, r3
 8008110:	2344      	movs	r3, #68	@ 0x44
 8008112:	4013      	ands	r3, r2
 8008114:	d101      	bne.n	800811a <getCharFromUnicode+0x2a>
            return '\0';
 8008116:	2300      	movs	r3, #0
 8008118:	e006      	b.n	8008128 <getCharFromUnicode+0x38>
    for( i = 0; i < 4; ++i )
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	3301      	adds	r3, #1
 800811e:	60fb      	str	r3, [r7, #12]
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	2b03      	cmp	r3, #3
 8008124:	d9eb      	bls.n	80080fe <getCharFromUnicode+0xe>
    return '?';
 8008126:	233f      	movs	r3, #63	@ 0x3f
}
 8008128:	0018      	movs	r0, r3
 800812a:	46bd      	mov	sp, r7
 800812c:	b004      	add	sp, #16
 800812e:	bd80      	pop	{r7, pc}
 8008130:	08012668 	.word	0x08012668

08008134 <parseString>:
/** Parse a string and replace the scape characters by their meaning characters.
  * This parser stops when finds the character '\"'. Then replaces '\"' by '\0'.
  * @param str Pointer to first character.
  * @retval Pointer to first non white space after the string. If success.
  * @retval Null pointer if any error occur. */
static char* parseString( char* str ) {
 8008134:	b5b0      	push	{r4, r5, r7, lr}
 8008136:	b086      	sub	sp, #24
 8008138:	af00      	add	r7, sp, #0
 800813a:	6078      	str	r0, [r7, #4]
    unsigned char* head = (unsigned char*)str;
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	617b      	str	r3, [r7, #20]
    unsigned char* tail = (unsigned char*)str;
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	613b      	str	r3, [r7, #16]
    for( ; *head; ++head, ++tail ) {
 8008144:	e04f      	b.n	80081e6 <parseString+0xb2>
        if ( *head == '\"' ) {
 8008146:	697b      	ldr	r3, [r7, #20]
 8008148:	781b      	ldrb	r3, [r3, #0]
 800814a:	2b22      	cmp	r3, #34	@ 0x22
 800814c:	d107      	bne.n	800815e <parseString+0x2a>
            *tail = '\0';
 800814e:	693b      	ldr	r3, [r7, #16]
 8008150:	2200      	movs	r2, #0
 8008152:	701a      	strb	r2, [r3, #0]
            return (char*)++head;
 8008154:	697b      	ldr	r3, [r7, #20]
 8008156:	3301      	adds	r3, #1
 8008158:	617b      	str	r3, [r7, #20]
 800815a:	697b      	ldr	r3, [r7, #20]
 800815c:	e048      	b.n	80081f0 <parseString+0xbc>
        }
        if ( *head == '\\' ) {
 800815e:	697b      	ldr	r3, [r7, #20]
 8008160:	781b      	ldrb	r3, [r3, #0]
 8008162:	2b5c      	cmp	r3, #92	@ 0x5c
 8008164:	d135      	bne.n	80081d2 <parseString+0x9e>
            if ( *++head == 'u' ) {
 8008166:	697b      	ldr	r3, [r7, #20]
 8008168:	3301      	adds	r3, #1
 800816a:	617b      	str	r3, [r7, #20]
 800816c:	697b      	ldr	r3, [r7, #20]
 800816e:	781b      	ldrb	r3, [r3, #0]
 8008170:	2b75      	cmp	r3, #117	@ 0x75
 8008172:	d119      	bne.n	80081a8 <parseString+0x74>
                char const ch = getCharFromUnicode( ++head );
 8008174:	697b      	ldr	r3, [r7, #20]
 8008176:	3301      	adds	r3, #1
 8008178:	617b      	str	r3, [r7, #20]
 800817a:	250e      	movs	r5, #14
 800817c:	197c      	adds	r4, r7, r5
 800817e:	697b      	ldr	r3, [r7, #20]
 8008180:	0018      	movs	r0, r3
 8008182:	f7ff ffb5 	bl	80080f0 <getCharFromUnicode>
 8008186:	0003      	movs	r3, r0
 8008188:	7023      	strb	r3, [r4, #0]
                if ( ch == '\0' ) return 0;
 800818a:	197b      	adds	r3, r7, r5
 800818c:	781b      	ldrb	r3, [r3, #0]
 800818e:	2b00      	cmp	r3, #0
 8008190:	d101      	bne.n	8008196 <parseString+0x62>
 8008192:	2300      	movs	r3, #0
 8008194:	e02c      	b.n	80081f0 <parseString+0xbc>
                *tail = ch;
 8008196:	693b      	ldr	r3, [r7, #16]
 8008198:	220e      	movs	r2, #14
 800819a:	18ba      	adds	r2, r7, r2
 800819c:	7812      	ldrb	r2, [r2, #0]
 800819e:	701a      	strb	r2, [r3, #0]
                head += 3;
 80081a0:	697b      	ldr	r3, [r7, #20]
 80081a2:	3303      	adds	r3, #3
 80081a4:	617b      	str	r3, [r7, #20]
 80081a6:	e018      	b.n	80081da <parseString+0xa6>
            }
            else {
                char const esc = getEscape( *head );
 80081a8:	697b      	ldr	r3, [r7, #20]
 80081aa:	781b      	ldrb	r3, [r3, #0]
 80081ac:	250f      	movs	r5, #15
 80081ae:	197c      	adds	r4, r7, r5
 80081b0:	0018      	movs	r0, r3
 80081b2:	f7ff ff77 	bl	80080a4 <getEscape>
 80081b6:	0003      	movs	r3, r0
 80081b8:	7023      	strb	r3, [r4, #0]
                if ( esc == '\0' ) return 0;
 80081ba:	197b      	adds	r3, r7, r5
 80081bc:	781b      	ldrb	r3, [r3, #0]
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d101      	bne.n	80081c6 <parseString+0x92>
 80081c2:	2300      	movs	r3, #0
 80081c4:	e014      	b.n	80081f0 <parseString+0xbc>
                *tail = esc;
 80081c6:	693b      	ldr	r3, [r7, #16]
 80081c8:	220f      	movs	r2, #15
 80081ca:	18ba      	adds	r2, r7, r2
 80081cc:	7812      	ldrb	r2, [r2, #0]
 80081ce:	701a      	strb	r2, [r3, #0]
 80081d0:	e003      	b.n	80081da <parseString+0xa6>
            }
        }
        else *tail = *head;
 80081d2:	697b      	ldr	r3, [r7, #20]
 80081d4:	781a      	ldrb	r2, [r3, #0]
 80081d6:	693b      	ldr	r3, [r7, #16]
 80081d8:	701a      	strb	r2, [r3, #0]
    for( ; *head; ++head, ++tail ) {
 80081da:	697b      	ldr	r3, [r7, #20]
 80081dc:	3301      	adds	r3, #1
 80081de:	617b      	str	r3, [r7, #20]
 80081e0:	693b      	ldr	r3, [r7, #16]
 80081e2:	3301      	adds	r3, #1
 80081e4:	613b      	str	r3, [r7, #16]
 80081e6:	697b      	ldr	r3, [r7, #20]
 80081e8:	781b      	ldrb	r3, [r3, #0]
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d1ab      	bne.n	8008146 <parseString+0x12>
    }
    return 0;
 80081ee:	2300      	movs	r3, #0
}
 80081f0:	0018      	movs	r0, r3
 80081f2:	46bd      	mov	sp, r7
 80081f4:	b006      	add	sp, #24
 80081f6:	bdb0      	pop	{r4, r5, r7, pc}

080081f8 <propertyName>:
/** Parse a string to get the name of a property.
  * @param ptr Pointer to first character.
  * @param property The property to assign the name.
  * @retval Pointer to first of property value. If success.
  * @retval Null pointer if any error occur. */
static char* propertyName( char* ptr, json_t* property ) {
 80081f8:	b580      	push	{r7, lr}
 80081fa:	b082      	sub	sp, #8
 80081fc:	af00      	add	r7, sp, #0
 80081fe:	6078      	str	r0, [r7, #4]
 8008200:	6039      	str	r1, [r7, #0]
    property->name = ++ptr;
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	3301      	adds	r3, #1
 8008206:	607b      	str	r3, [r7, #4]
 8008208:	683b      	ldr	r3, [r7, #0]
 800820a:	687a      	ldr	r2, [r7, #4]
 800820c:	605a      	str	r2, [r3, #4]
    ptr = parseString( ptr );
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	0018      	movs	r0, r3
 8008212:	f7ff ff8f 	bl	8008134 <parseString>
 8008216:	0003      	movs	r3, r0
 8008218:	607b      	str	r3, [r7, #4]
    if ( !ptr ) return 0;
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	2b00      	cmp	r3, #0
 800821e:	d101      	bne.n	8008224 <propertyName+0x2c>
 8008220:	2300      	movs	r3, #0
 8008222:	e017      	b.n	8008254 <propertyName+0x5c>
    ptr = goBlank( ptr );
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	0018      	movs	r0, r3
 8008228:	f000 fb4c 	bl	80088c4 <goBlank>
 800822c:	0003      	movs	r3, r0
 800822e:	607b      	str	r3, [r7, #4]
    if ( !ptr ) return 0;
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	2b00      	cmp	r3, #0
 8008234:	d101      	bne.n	800823a <propertyName+0x42>
 8008236:	2300      	movs	r3, #0
 8008238:	e00c      	b.n	8008254 <propertyName+0x5c>
    if ( *ptr++ != ':' ) return 0;
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	1c5a      	adds	r2, r3, #1
 800823e:	607a      	str	r2, [r7, #4]
 8008240:	781b      	ldrb	r3, [r3, #0]
 8008242:	2b3a      	cmp	r3, #58	@ 0x3a
 8008244:	d001      	beq.n	800824a <propertyName+0x52>
 8008246:	2300      	movs	r3, #0
 8008248:	e004      	b.n	8008254 <propertyName+0x5c>
    return goBlank( ptr );
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	0018      	movs	r0, r3
 800824e:	f000 fb39 	bl	80088c4 <goBlank>
 8008252:	0003      	movs	r3, r0
}
 8008254:	0018      	movs	r0, r3
 8008256:	46bd      	mov	sp, r7
 8008258:	b002      	add	sp, #8
 800825a:	bd80      	pop	{r7, pc}

0800825c <textValue>:
/** Parse a string to get the value of a property when its type is JSON_TEXT.
  * @param ptr Pointer to first character ('\"').
  * @param property The property to assign the name.
  * @retval Pointer to first non white space after the string. If success.
  * @retval Null pointer if any error occur. */
static char* textValue( char* ptr, json_t* property ) {
 800825c:	b580      	push	{r7, lr}
 800825e:	b082      	sub	sp, #8
 8008260:	af00      	add	r7, sp, #0
 8008262:	6078      	str	r0, [r7, #4]
 8008264:	6039      	str	r1, [r7, #0]
    ++property->u.value;
 8008266:	683b      	ldr	r3, [r7, #0]
 8008268:	689b      	ldr	r3, [r3, #8]
 800826a:	1c5a      	adds	r2, r3, #1
 800826c:	683b      	ldr	r3, [r7, #0]
 800826e:	609a      	str	r2, [r3, #8]
    ptr = parseString( ++ptr );
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	3301      	adds	r3, #1
 8008274:	607b      	str	r3, [r7, #4]
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	0018      	movs	r0, r3
 800827a:	f7ff ff5b 	bl	8008134 <parseString>
 800827e:	0003      	movs	r3, r0
 8008280:	607b      	str	r3, [r7, #4]
    if ( !ptr ) return 0;
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	2b00      	cmp	r3, #0
 8008286:	d101      	bne.n	800828c <textValue+0x30>
 8008288:	2300      	movs	r3, #0
 800828a:	e003      	b.n	8008294 <textValue+0x38>
    property->type = JSON_TEXT;
 800828c:	683b      	ldr	r3, [r7, #0]
 800828e:	2202      	movs	r2, #2
 8008290:	741a      	strb	r2, [r3, #16]
    return ptr;
 8008292:	687b      	ldr	r3, [r7, #4]
}
 8008294:	0018      	movs	r0, r3
 8008296:	46bd      	mov	sp, r7
 8008298:	b002      	add	sp, #8
 800829a:	bd80      	pop	{r7, pc}

0800829c <checkStr>:
/** Compare two strings until get the null character in the second one.
  * @param ptr sub string
  * @param str main string
  * @retval Pointer to next character.
  * @retval Null pointer if any error occur. */
static char* checkStr( char* ptr, char const* str ) {
 800829c:	b580      	push	{r7, lr}
 800829e:	b082      	sub	sp, #8
 80082a0:	af00      	add	r7, sp, #0
 80082a2:	6078      	str	r0, [r7, #4]
 80082a4:	6039      	str	r1, [r7, #0]
    while( *str )
 80082a6:	e00b      	b.n	80082c0 <checkStr+0x24>
        if ( *ptr++ != *str++ )
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	1c5a      	adds	r2, r3, #1
 80082ac:	607a      	str	r2, [r7, #4]
 80082ae:	781a      	ldrb	r2, [r3, #0]
 80082b0:	683b      	ldr	r3, [r7, #0]
 80082b2:	1c59      	adds	r1, r3, #1
 80082b4:	6039      	str	r1, [r7, #0]
 80082b6:	781b      	ldrb	r3, [r3, #0]
 80082b8:	429a      	cmp	r2, r3
 80082ba:	d001      	beq.n	80082c0 <checkStr+0x24>
            return 0;
 80082bc:	2300      	movs	r3, #0
 80082be:	e004      	b.n	80082ca <checkStr+0x2e>
    while( *str )
 80082c0:	683b      	ldr	r3, [r7, #0]
 80082c2:	781b      	ldrb	r3, [r3, #0]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d1ef      	bne.n	80082a8 <checkStr+0xc>
    return ptr;
 80082c8:	687b      	ldr	r3, [r7, #4]
}
 80082ca:	0018      	movs	r0, r3
 80082cc:	46bd      	mov	sp, r7
 80082ce:	b002      	add	sp, #8
 80082d0:	bd80      	pop	{r7, pc}

080082d2 <primitiveValue>:
  * @param property Property handler to set the value and the type, (true, false or null).
  * @param value String with the primitive literal.
  * @param type The code of the type. ( JSON_BOOLEAN or JSON_NULL )
  * @retval Pointer to first non white space after the string. If success.
  * @retval Null pointer if any error occur. */
static char* primitiveValue( char* ptr, json_t* property, char const* value, jsonType_t type ) {
 80082d2:	b580      	push	{r7, lr}
 80082d4:	b084      	sub	sp, #16
 80082d6:	af00      	add	r7, sp, #0
 80082d8:	60f8      	str	r0, [r7, #12]
 80082da:	60b9      	str	r1, [r7, #8]
 80082dc:	607a      	str	r2, [r7, #4]
 80082de:	001a      	movs	r2, r3
 80082e0:	1cfb      	adds	r3, r7, #3
 80082e2:	701a      	strb	r2, [r3, #0]
    ptr = checkStr( ptr, value );
 80082e4:	687a      	ldr	r2, [r7, #4]
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	0011      	movs	r1, r2
 80082ea:	0018      	movs	r0, r3
 80082ec:	f7ff ffd6 	bl	800829c <checkStr>
 80082f0:	0003      	movs	r3, r0
 80082f2:	60fb      	str	r3, [r7, #12]
    if ( !ptr || !isEndOfPrimitive( *ptr ) ) return 0;
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d00b      	beq.n	8008312 <primitiveValue+0x40>
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	781b      	ldrb	r3, [r3, #0]
 80082fe:	0018      	movs	r0, r3
 8008300:	f000 fb30 	bl	8008964 <isEndOfPrimitive>
 8008304:	0003      	movs	r3, r0
 8008306:	001a      	movs	r2, r3
 8008308:	2301      	movs	r3, #1
 800830a:	4053      	eors	r3, r2
 800830c:	b2db      	uxtb	r3, r3
 800830e:	2b00      	cmp	r3, #0
 8008310:	d001      	beq.n	8008316 <primitiveValue+0x44>
 8008312:	2300      	movs	r3, #0
 8008314:	e00a      	b.n	800832c <primitiveValue+0x5a>
    ptr = setToNull( ptr );
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	0018      	movs	r0, r3
 800831a:	f000 fb05 	bl	8008928 <setToNull>
 800831e:	0003      	movs	r3, r0
 8008320:	60fb      	str	r3, [r7, #12]
    property->type = type;
 8008322:	68bb      	ldr	r3, [r7, #8]
 8008324:	1cfa      	adds	r2, r7, #3
 8008326:	7812      	ldrb	r2, [r2, #0]
 8008328:	741a      	strb	r2, [r3, #16]
    return ptr;
 800832a:	68fb      	ldr	r3, [r7, #12]
}
 800832c:	0018      	movs	r0, r3
 800832e:	46bd      	mov	sp, r7
 8008330:	b004      	add	sp, #16
 8008332:	bd80      	pop	{r7, pc}

08008334 <trueValue>:
  * If the first character after the value is different of '}' or ']' is set to '\0'.
  * @param ptr Pointer to first character.
  * @param property Property handler to set the value and the type, (true, false or null).
  * @retval Pointer to first non white space after the string. If success.
  * @retval Null pointer if any error occur. */
static char* trueValue( char* ptr, json_t* property ) {
 8008334:	b580      	push	{r7, lr}
 8008336:	b082      	sub	sp, #8
 8008338:	af00      	add	r7, sp, #0
 800833a:	6078      	str	r0, [r7, #4]
 800833c:	6039      	str	r1, [r7, #0]
    return primitiveValue( ptr, property, "true", JSON_BOOLEAN );
 800833e:	4a05      	ldr	r2, [pc, #20]	@ (8008354 <trueValue+0x20>)
 8008340:	6839      	ldr	r1, [r7, #0]
 8008342:	6878      	ldr	r0, [r7, #4]
 8008344:	2303      	movs	r3, #3
 8008346:	f7ff ffc4 	bl	80082d2 <primitiveValue>
 800834a:	0003      	movs	r3, r0
}
 800834c:	0018      	movs	r0, r3
 800834e:	46bd      	mov	sp, r7
 8008350:	b002      	add	sp, #8
 8008352:	bd80      	pop	{r7, pc}
 8008354:	08011d3c 	.word	0x08011d3c

08008358 <falseValue>:
  * If the first character after the value is different of '}' or ']' is set to '\0'.
  * @param ptr Pointer to first character.
  * @param property Property handler to set the value and the type, (true, false or null).
  * @retval Pointer to first non white space after the string. If success.
  * @retval Null pointer if any error occur. */
static char* falseValue( char* ptr, json_t* property ) {
 8008358:	b580      	push	{r7, lr}
 800835a:	b082      	sub	sp, #8
 800835c:	af00      	add	r7, sp, #0
 800835e:	6078      	str	r0, [r7, #4]
 8008360:	6039      	str	r1, [r7, #0]
    return primitiveValue( ptr, property, "false", JSON_BOOLEAN );
 8008362:	4a05      	ldr	r2, [pc, #20]	@ (8008378 <falseValue+0x20>)
 8008364:	6839      	ldr	r1, [r7, #0]
 8008366:	6878      	ldr	r0, [r7, #4]
 8008368:	2303      	movs	r3, #3
 800836a:	f7ff ffb2 	bl	80082d2 <primitiveValue>
 800836e:	0003      	movs	r3, r0
}
 8008370:	0018      	movs	r0, r3
 8008372:	46bd      	mov	sp, r7
 8008374:	b002      	add	sp, #8
 8008376:	bd80      	pop	{r7, pc}
 8008378:	08011d44 	.word	0x08011d44

0800837c <nullValue>:
  * If the first character after the value is different of '}' or ']' is set to '\0'.
  * @param ptr Pointer to first character.
  * @param property Property handler to set the value and the type, (true, false or null).
  * @retval Pointer to first non white space after the string. If success.
  * @retval Null pointer if any error occur. */
static char* nullValue( char* ptr, json_t* property ) {
 800837c:	b580      	push	{r7, lr}
 800837e:	b082      	sub	sp, #8
 8008380:	af00      	add	r7, sp, #0
 8008382:	6078      	str	r0, [r7, #4]
 8008384:	6039      	str	r1, [r7, #0]
    return primitiveValue( ptr, property, "null", JSON_NULL );
 8008386:	4a05      	ldr	r2, [pc, #20]	@ (800839c <nullValue+0x20>)
 8008388:	6839      	ldr	r1, [r7, #0]
 800838a:	6878      	ldr	r0, [r7, #4]
 800838c:	2306      	movs	r3, #6
 800838e:	f7ff ffa0 	bl	80082d2 <primitiveValue>
 8008392:	0003      	movs	r3, r0
}
 8008394:	0018      	movs	r0, r3
 8008396:	46bd      	mov	sp, r7
 8008398:	b002      	add	sp, #8
 800839a:	bd80      	pop	{r7, pc}
 800839c:	08011d4c 	.word	0x08011d4c

080083a0 <expValue>:

/** Analyze the exponential part of a real number.
  * @param ptr Pointer to first character.
  * @retval Pointer to first non numerical after the string. If success.
  * @retval Null pointer if any error occur. */
static char* expValue( char* ptr ) {
 80083a0:	b580      	push	{r7, lr}
 80083a2:	b082      	sub	sp, #8
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	6078      	str	r0, [r7, #4]
    if ( *ptr == '-' || *ptr == '+' ) ++ptr;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	781b      	ldrb	r3, [r3, #0]
 80083ac:	2b2d      	cmp	r3, #45	@ 0x2d
 80083ae:	d003      	beq.n	80083b8 <expValue+0x18>
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	781b      	ldrb	r3, [r3, #0]
 80083b4:	2b2b      	cmp	r3, #43	@ 0x2b
 80083b6:	d102      	bne.n	80083be <expValue+0x1e>
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	3301      	adds	r3, #1
 80083bc:	607b      	str	r3, [r7, #4]
    if ( !isdigit( (int)(*ptr) ) ) return 0;
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	781b      	ldrb	r3, [r3, #0]
 80083c2:	1c5a      	adds	r2, r3, #1
 80083c4:	4b0b      	ldr	r3, [pc, #44]	@ (80083f4 <expValue+0x54>)
 80083c6:	18d3      	adds	r3, r2, r3
 80083c8:	781b      	ldrb	r3, [r3, #0]
 80083ca:	001a      	movs	r2, r3
 80083cc:	2304      	movs	r3, #4
 80083ce:	4013      	ands	r3, r2
 80083d0:	d101      	bne.n	80083d6 <expValue+0x36>
 80083d2:	2300      	movs	r3, #0
 80083d4:	e009      	b.n	80083ea <expValue+0x4a>
    ptr = goNum( ++ptr );
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	3301      	adds	r3, #1
 80083da:	607b      	str	r3, [r7, #4]
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	0018      	movs	r0, r3
 80083e0:	f000 fa82 	bl	80088e8 <goNum>
 80083e4:	0003      	movs	r3, r0
 80083e6:	607b      	str	r3, [r7, #4]
    return ptr;
 80083e8:	687b      	ldr	r3, [r7, #4]
}
 80083ea:	0018      	movs	r0, r3
 80083ec:	46bd      	mov	sp, r7
 80083ee:	b002      	add	sp, #8
 80083f0:	bd80      	pop	{r7, pc}
 80083f2:	46c0      	nop			@ (mov r8, r8)
 80083f4:	08012668 	.word	0x08012668

080083f8 <fraqValue>:

/** Analyze the decimal part of a real number.
  * @param ptr Pointer to first character.
  * @retval Pointer to first non numerical after the string. If success.
  * @retval Null pointer if any error occur. */
static char* fraqValue( char* ptr ) {
 80083f8:	b580      	push	{r7, lr}
 80083fa:	b082      	sub	sp, #8
 80083fc:	af00      	add	r7, sp, #0
 80083fe:	6078      	str	r0, [r7, #4]
    if ( !isdigit( (int)(*ptr) ) ) return 0;
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	781b      	ldrb	r3, [r3, #0]
 8008404:	1c5a      	adds	r2, r3, #1
 8008406:	4b0e      	ldr	r3, [pc, #56]	@ (8008440 <fraqValue+0x48>)
 8008408:	18d3      	adds	r3, r2, r3
 800840a:	781b      	ldrb	r3, [r3, #0]
 800840c:	001a      	movs	r2, r3
 800840e:	2304      	movs	r3, #4
 8008410:	4013      	ands	r3, r2
 8008412:	d101      	bne.n	8008418 <fraqValue+0x20>
 8008414:	2300      	movs	r3, #0
 8008416:	e00e      	b.n	8008436 <fraqValue+0x3e>
    ptr = goNum( ++ptr );
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	3301      	adds	r3, #1
 800841c:	607b      	str	r3, [r7, #4]
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	0018      	movs	r0, r3
 8008422:	f000 fa61 	bl	80088e8 <goNum>
 8008426:	0003      	movs	r3, r0
 8008428:	607b      	str	r3, [r7, #4]
    if ( !ptr ) return 0;
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	2b00      	cmp	r3, #0
 800842e:	d101      	bne.n	8008434 <fraqValue+0x3c>
 8008430:	2300      	movs	r3, #0
 8008432:	e000      	b.n	8008436 <fraqValue+0x3e>
    return ptr;
 8008434:	687b      	ldr	r3, [r7, #4]
}
 8008436:	0018      	movs	r0, r3
 8008438:	46bd      	mov	sp, r7
 800843a:	b002      	add	sp, #8
 800843c:	bd80      	pop	{r7, pc}
 800843e:	46c0      	nop			@ (mov r8, r8)
 8008440:	08012668 	.word	0x08012668

08008444 <numValue>:
  * If the first character after the value is different of '}' or ']' is set to '\0'.
  * @param ptr Pointer to first character.
  * @param property Property handler to set the value and the type: JSON_REAL or JSON_INTEGER.
  * @retval Pointer to first non white space after the string. If success.
  * @retval Null pointer if any error occur. */
static char* numValue( char* ptr, json_t* property ) {
 8008444:	b580      	push	{r7, lr}
 8008446:	b088      	sub	sp, #32
 8008448:	af00      	add	r7, sp, #0
 800844a:	6078      	str	r0, [r7, #4]
 800844c:	6039      	str	r1, [r7, #0]
    if ( *ptr == '-' ) ++ptr;
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	781b      	ldrb	r3, [r3, #0]
 8008452:	2b2d      	cmp	r3, #45	@ 0x2d
 8008454:	d102      	bne.n	800845c <numValue+0x18>
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	3301      	adds	r3, #1
 800845a:	607b      	str	r3, [r7, #4]
    if ( !isdigit( (int)(*ptr) ) ) return 0;
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	781b      	ldrb	r3, [r3, #0]
 8008460:	1c5a      	adds	r2, r3, #1
 8008462:	4b5b      	ldr	r3, [pc, #364]	@ (80085d0 <numValue+0x18c>)
 8008464:	18d3      	adds	r3, r2, r3
 8008466:	781b      	ldrb	r3, [r3, #0]
 8008468:	001a      	movs	r2, r3
 800846a:	2304      	movs	r3, #4
 800846c:	4013      	ands	r3, r2
 800846e:	d101      	bne.n	8008474 <numValue+0x30>
 8008470:	2300      	movs	r3, #0
 8008472:	e0a8      	b.n	80085c6 <numValue+0x182>
    if ( *ptr != '0' ) {
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	781b      	ldrb	r3, [r3, #0]
 8008478:	2b30      	cmp	r3, #48	@ 0x30
 800847a:	d00a      	beq.n	8008492 <numValue+0x4e>
        ptr = goNum( ptr );
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	0018      	movs	r0, r3
 8008480:	f000 fa32 	bl	80088e8 <goNum>
 8008484:	0003      	movs	r3, r0
 8008486:	607b      	str	r3, [r7, #4]
        if ( !ptr ) return 0;
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	2b00      	cmp	r3, #0
 800848c:	d110      	bne.n	80084b0 <numValue+0x6c>
 800848e:	2300      	movs	r3, #0
 8008490:	e099      	b.n	80085c6 <numValue+0x182>
    }
    else if ( isdigit( (int)(*++ptr) ) ) return 0;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	3301      	adds	r3, #1
 8008496:	607b      	str	r3, [r7, #4]
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	781b      	ldrb	r3, [r3, #0]
 800849c:	1c5a      	adds	r2, r3, #1
 800849e:	4b4c      	ldr	r3, [pc, #304]	@ (80085d0 <numValue+0x18c>)
 80084a0:	18d3      	adds	r3, r2, r3
 80084a2:	781b      	ldrb	r3, [r3, #0]
 80084a4:	001a      	movs	r2, r3
 80084a6:	2304      	movs	r3, #4
 80084a8:	4013      	ands	r3, r2
 80084aa:	d001      	beq.n	80084b0 <numValue+0x6c>
 80084ac:	2300      	movs	r3, #0
 80084ae:	e08a      	b.n	80085c6 <numValue+0x182>
    property->type = JSON_INTEGER;
 80084b0:	683b      	ldr	r3, [r7, #0]
 80084b2:	2204      	movs	r2, #4
 80084b4:	741a      	strb	r2, [r3, #16]
    if ( *ptr == '.' ) {
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	781b      	ldrb	r3, [r3, #0]
 80084ba:	2b2e      	cmp	r3, #46	@ 0x2e
 80084bc:	d110      	bne.n	80084e0 <numValue+0x9c>
        ptr = fraqValue( ++ptr );
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	3301      	adds	r3, #1
 80084c2:	607b      	str	r3, [r7, #4]
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	0018      	movs	r0, r3
 80084c8:	f7ff ff96 	bl	80083f8 <fraqValue>
 80084cc:	0003      	movs	r3, r0
 80084ce:	607b      	str	r3, [r7, #4]
        if ( !ptr ) return 0;
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d101      	bne.n	80084da <numValue+0x96>
 80084d6:	2300      	movs	r3, #0
 80084d8:	e075      	b.n	80085c6 <numValue+0x182>
        property->type = JSON_REAL;
 80084da:	683b      	ldr	r3, [r7, #0]
 80084dc:	2205      	movs	r2, #5
 80084de:	741a      	strb	r2, [r3, #16]
    }
    if ( *ptr == 'e' || *ptr == 'E' ) {
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	781b      	ldrb	r3, [r3, #0]
 80084e4:	2b65      	cmp	r3, #101	@ 0x65
 80084e6:	d003      	beq.n	80084f0 <numValue+0xac>
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	781b      	ldrb	r3, [r3, #0]
 80084ec:	2b45      	cmp	r3, #69	@ 0x45
 80084ee:	d110      	bne.n	8008512 <numValue+0xce>
        ptr = expValue( ++ptr );
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	3301      	adds	r3, #1
 80084f4:	607b      	str	r3, [r7, #4]
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	0018      	movs	r0, r3
 80084fa:	f7ff ff51 	bl	80083a0 <expValue>
 80084fe:	0003      	movs	r3, r0
 8008500:	607b      	str	r3, [r7, #4]
        if ( !ptr ) return 0;
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	2b00      	cmp	r3, #0
 8008506:	d101      	bne.n	800850c <numValue+0xc8>
 8008508:	2300      	movs	r3, #0
 800850a:	e05c      	b.n	80085c6 <numValue+0x182>
        property->type = JSON_REAL;
 800850c:	683b      	ldr	r3, [r7, #0]
 800850e:	2205      	movs	r2, #5
 8008510:	741a      	strb	r2, [r3, #16]
    }
    if ( !isEndOfPrimitive( *ptr ) ) return 0;
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	781b      	ldrb	r3, [r3, #0]
 8008516:	0018      	movs	r0, r3
 8008518:	f000 fa24 	bl	8008964 <isEndOfPrimitive>
 800851c:	0003      	movs	r3, r0
 800851e:	001a      	movs	r2, r3
 8008520:	2301      	movs	r3, #1
 8008522:	4053      	eors	r3, r2
 8008524:	b2db      	uxtb	r3, r3
 8008526:	2b00      	cmp	r3, #0
 8008528:	d001      	beq.n	800852e <numValue+0xea>
 800852a:	2300      	movs	r3, #0
 800852c:	e04b      	b.n	80085c6 <numValue+0x182>
    if ( JSON_INTEGER == property->type ) {
 800852e:	683b      	ldr	r3, [r7, #0]
 8008530:	7c1b      	ldrb	r3, [r3, #16]
 8008532:	2b04      	cmp	r3, #4
 8008534:	d140      	bne.n	80085b8 <numValue+0x174>
        char const* value = property->u.value;
 8008536:	683b      	ldr	r3, [r7, #0]
 8008538:	689b      	ldr	r3, [r3, #8]
 800853a:	61fb      	str	r3, [r7, #28]
        bool const negative = *value == '-';
 800853c:	69fb      	ldr	r3, [r7, #28]
 800853e:	781a      	ldrb	r2, [r3, #0]
 8008540:	201b      	movs	r0, #27
 8008542:	183b      	adds	r3, r7, r0
 8008544:	3a2d      	subs	r2, #45	@ 0x2d
 8008546:	4251      	negs	r1, r2
 8008548:	414a      	adcs	r2, r1
 800854a:	701a      	strb	r2, [r3, #0]
        static char const min[] = "-9223372036854775808";
        static char const max[] = "9223372036854775807";
        unsigned int const maxdigits = ( negative? sizeof min: sizeof max ) - 1;
 800854c:	183b      	adds	r3, r7, r0
 800854e:	781b      	ldrb	r3, [r3, #0]
 8008550:	2b00      	cmp	r3, #0
 8008552:	d001      	beq.n	8008558 <numValue+0x114>
 8008554:	2314      	movs	r3, #20
 8008556:	e000      	b.n	800855a <numValue+0x116>
 8008558:	2313      	movs	r3, #19
 800855a:	617b      	str	r3, [r7, #20]
        unsigned int const len = ( unsigned int const ) ( ptr - value );
 800855c:	687a      	ldr	r2, [r7, #4]
 800855e:	69fb      	ldr	r3, [r7, #28]
 8008560:	1ad3      	subs	r3, r2, r3
 8008562:	613b      	str	r3, [r7, #16]
        if ( len > maxdigits ) return 0;
 8008564:	693a      	ldr	r2, [r7, #16]
 8008566:	697b      	ldr	r3, [r7, #20]
 8008568:	429a      	cmp	r2, r3
 800856a:	d901      	bls.n	8008570 <numValue+0x12c>
 800856c:	2300      	movs	r3, #0
 800856e:	e02a      	b.n	80085c6 <numValue+0x182>
        if ( len == maxdigits ) {
 8008570:	693a      	ldr	r2, [r7, #16]
 8008572:	697b      	ldr	r3, [r7, #20]
 8008574:	429a      	cmp	r2, r3
 8008576:	d11f      	bne.n	80085b8 <numValue+0x174>
            char const tmp = *ptr;
 8008578:	230f      	movs	r3, #15
 800857a:	18fb      	adds	r3, r7, r3
 800857c:	687a      	ldr	r2, [r7, #4]
 800857e:	7812      	ldrb	r2, [r2, #0]
 8008580:	701a      	strb	r2, [r3, #0]
            *ptr = '\0';
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	2200      	movs	r2, #0
 8008586:	701a      	strb	r2, [r3, #0]
            char const* const threshold = negative ? min: max;
 8008588:	231b      	movs	r3, #27
 800858a:	18fb      	adds	r3, r7, r3
 800858c:	781b      	ldrb	r3, [r3, #0]
 800858e:	2b00      	cmp	r3, #0
 8008590:	d001      	beq.n	8008596 <numValue+0x152>
 8008592:	4b10      	ldr	r3, [pc, #64]	@ (80085d4 <numValue+0x190>)
 8008594:	e000      	b.n	8008598 <numValue+0x154>
 8008596:	4b10      	ldr	r3, [pc, #64]	@ (80085d8 <numValue+0x194>)
 8008598:	60bb      	str	r3, [r7, #8]
            if ( 0 > strcmp( threshold, value ) ) return 0;
 800859a:	69fa      	ldr	r2, [r7, #28]
 800859c:	68bb      	ldr	r3, [r7, #8]
 800859e:	0011      	movs	r1, r2
 80085a0:	0018      	movs	r0, r3
 80085a2:	f7f7 fdb1 	bl	8000108 <strcmp>
 80085a6:	1e03      	subs	r3, r0, #0
 80085a8:	da01      	bge.n	80085ae <numValue+0x16a>
 80085aa:	2300      	movs	r3, #0
 80085ac:	e00b      	b.n	80085c6 <numValue+0x182>
            *ptr = tmp;
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	220f      	movs	r2, #15
 80085b2:	18ba      	adds	r2, r7, r2
 80085b4:	7812      	ldrb	r2, [r2, #0]
 80085b6:	701a      	strb	r2, [r3, #0]
        }
    }
    ptr = setToNull( ptr );
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	0018      	movs	r0, r3
 80085bc:	f000 f9b4 	bl	8008928 <setToNull>
 80085c0:	0003      	movs	r3, r0
 80085c2:	607b      	str	r3, [r7, #4]
    return ptr;
 80085c4:	687b      	ldr	r3, [r7, #4]
}
 80085c6:	0018      	movs	r0, r3
 80085c8:	46bd      	mov	sp, r7
 80085ca:	b008      	add	sp, #32
 80085cc:	bd80      	pop	{r7, pc}
 80085ce:	46c0      	nop			@ (mov r8, r8)
 80085d0:	08012668 	.word	0x08012668
 80085d4:	08012560 	.word	0x08012560
 80085d8:	08012578 	.word	0x08012578

080085dc <add>:

/** Add a property to a JSON object or array.
  * @param obj The handler of the JSON object or array.
  * @param property The handler of the property to be added. */
static void add( json_t* obj, json_t* property ) {
 80085dc:	b580      	push	{r7, lr}
 80085de:	b082      	sub	sp, #8
 80085e0:	af00      	add	r7, sp, #0
 80085e2:	6078      	str	r0, [r7, #4]
 80085e4:	6039      	str	r1, [r7, #0]
    property->sibling = 0;
 80085e6:	683b      	ldr	r3, [r7, #0]
 80085e8:	2200      	movs	r2, #0
 80085ea:	601a      	str	r2, [r3, #0]
    if ( !obj->u.c.child ){
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	689b      	ldr	r3, [r3, #8]
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d106      	bne.n	8008602 <add+0x26>
	    obj->u.c.child = property;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	683a      	ldr	r2, [r7, #0]
 80085f8:	609a      	str	r2, [r3, #8]
	    obj->u.c.last_child = property;
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	683a      	ldr	r2, [r7, #0]
 80085fe:	60da      	str	r2, [r3, #12]
    } else {
	    obj->u.c.last_child->sibling = property;
	    obj->u.c.last_child = property;
    }
}
 8008600:	e006      	b.n	8008610 <add+0x34>
	    obj->u.c.last_child->sibling = property;
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	68db      	ldr	r3, [r3, #12]
 8008606:	683a      	ldr	r2, [r7, #0]
 8008608:	601a      	str	r2, [r3, #0]
	    obj->u.c.last_child = property;
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	683a      	ldr	r2, [r7, #0]
 800860e:	60da      	str	r2, [r3, #12]
}
 8008610:	46c0      	nop			@ (mov r8, r8)
 8008612:	46bd      	mov	sp, r7
 8008614:	b002      	add	sp, #8
 8008616:	bd80      	pop	{r7, pc}

08008618 <objValue>:
  * @param ptr Pointer to first character.
  * @param obj The handler of the JSON root object or array.
  * @param pool The handler of a json pool for creating json instances.
  * @retval Pointer to first character after the value. If success.
  * @retval Null pointer if any error occur. */
static char* objValue( char* ptr, json_t* obj, jsonPool_t* pool ) {
 8008618:	b580      	push	{r7, lr}
 800861a:	b088      	sub	sp, #32
 800861c:	af00      	add	r7, sp, #0
 800861e:	60f8      	str	r0, [r7, #12]
 8008620:	60b9      	str	r1, [r7, #8]
 8008622:	607a      	str	r2, [r7, #4]
    obj->type    = *ptr == '{' ? JSON_OBJ : JSON_ARRAY;
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	781b      	ldrb	r3, [r3, #0]
 8008628:	3b7b      	subs	r3, #123	@ 0x7b
 800862a:	1e5a      	subs	r2, r3, #1
 800862c:	4193      	sbcs	r3, r2
 800862e:	b2db      	uxtb	r3, r3
 8008630:	001a      	movs	r2, r3
 8008632:	68bb      	ldr	r3, [r7, #8]
 8008634:	741a      	strb	r2, [r3, #16]
    obj->u.c.child = 0;
 8008636:	68bb      	ldr	r3, [r7, #8]
 8008638:	2200      	movs	r2, #0
 800863a:	609a      	str	r2, [r3, #8]
    obj->sibling = 0;
 800863c:	68bb      	ldr	r3, [r7, #8]
 800863e:	2200      	movs	r2, #0
 8008640:	601a      	str	r2, [r3, #0]
    ptr++;
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	3301      	adds	r3, #1
 8008646:	60fb      	str	r3, [r7, #12]
    for(;;) {
        ptr = goBlank( ptr );
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	0018      	movs	r0, r3
 800864c:	f000 f93a 	bl	80088c4 <goBlank>
 8008650:	0003      	movs	r3, r0
 8008652:	60fb      	str	r3, [r7, #12]
        if ( !ptr ) return 0;
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	2b00      	cmp	r3, #0
 8008658:	d101      	bne.n	800865e <objValue+0x46>
 800865a:	2300      	movs	r3, #0
 800865c:	e0c0      	b.n	80087e0 <objValue+0x1c8>
        if ( *ptr == ',' ) {
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	781b      	ldrb	r3, [r3, #0]
 8008662:	2b2c      	cmp	r3, #44	@ 0x2c
 8008664:	d103      	bne.n	800866e <objValue+0x56>
            ++ptr;
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	3301      	adds	r3, #1
 800866a:	60fb      	str	r3, [r7, #12]
            continue;
 800866c:	e0b7      	b.n	80087de <objValue+0x1c6>
        }
        char const endchar = ( obj->type == JSON_OBJ )? '}': ']';
 800866e:	68bb      	ldr	r3, [r7, #8]
 8008670:	7c1b      	ldrb	r3, [r3, #16]
 8008672:	2b00      	cmp	r3, #0
 8008674:	d101      	bne.n	800867a <objValue+0x62>
 8008676:	227d      	movs	r2, #125	@ 0x7d
 8008678:	e000      	b.n	800867c <objValue+0x64>
 800867a:	225d      	movs	r2, #93	@ 0x5d
 800867c:	211f      	movs	r1, #31
 800867e:	187b      	adds	r3, r7, r1
 8008680:	701a      	strb	r2, [r3, #0]
        if ( *ptr == endchar ) {
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	781b      	ldrb	r3, [r3, #0]
 8008686:	187a      	adds	r2, r7, r1
 8008688:	7812      	ldrb	r2, [r2, #0]
 800868a:	429a      	cmp	r2, r3
 800868c:	d116      	bne.n	80086bc <objValue+0xa4>
            *ptr = '\0';
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	2200      	movs	r2, #0
 8008692:	701a      	strb	r2, [r3, #0]
            json_t* parentObj = obj->sibling;
 8008694:	68bb      	ldr	r3, [r7, #8]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	617b      	str	r3, [r7, #20]
            if ( !parentObj ) return ++ptr;
 800869a:	697b      	ldr	r3, [r7, #20]
 800869c:	2b00      	cmp	r3, #0
 800869e:	d104      	bne.n	80086aa <objValue+0x92>
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	3301      	adds	r3, #1
 80086a4:	60fb      	str	r3, [r7, #12]
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	e09a      	b.n	80087e0 <objValue+0x1c8>
            obj->sibling = 0;
 80086aa:	68bb      	ldr	r3, [r7, #8]
 80086ac:	2200      	movs	r2, #0
 80086ae:	601a      	str	r2, [r3, #0]
            obj = parentObj;
 80086b0:	697b      	ldr	r3, [r7, #20]
 80086b2:	60bb      	str	r3, [r7, #8]
            ++ptr;
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	3301      	adds	r3, #1
 80086b8:	60fb      	str	r3, [r7, #12]
            continue;
 80086ba:	e090      	b.n	80087de <objValue+0x1c6>
        }
        json_t* property = pool->alloc( pool );
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	685b      	ldr	r3, [r3, #4]
 80086c0:	687a      	ldr	r2, [r7, #4]
 80086c2:	0010      	movs	r0, r2
 80086c4:	4798      	blx	r3
 80086c6:	0003      	movs	r3, r0
 80086c8:	61bb      	str	r3, [r7, #24]
        if ( !property ) return 0;
 80086ca:	69bb      	ldr	r3, [r7, #24]
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d101      	bne.n	80086d4 <objValue+0xbc>
 80086d0:	2300      	movs	r3, #0
 80086d2:	e085      	b.n	80087e0 <objValue+0x1c8>
        if( obj->type != JSON_ARRAY ) {
 80086d4:	68bb      	ldr	r3, [r7, #8]
 80086d6:	7c1b      	ldrb	r3, [r3, #16]
 80086d8:	2b01      	cmp	r3, #1
 80086da:	d012      	beq.n	8008702 <objValue+0xea>
            if ( *ptr != '\"' ) return 0;
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	781b      	ldrb	r3, [r3, #0]
 80086e0:	2b22      	cmp	r3, #34	@ 0x22
 80086e2:	d001      	beq.n	80086e8 <objValue+0xd0>
 80086e4:	2300      	movs	r3, #0
 80086e6:	e07b      	b.n	80087e0 <objValue+0x1c8>
            ptr = propertyName( ptr, property );
 80086e8:	69ba      	ldr	r2, [r7, #24]
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	0011      	movs	r1, r2
 80086ee:	0018      	movs	r0, r3
 80086f0:	f7ff fd82 	bl	80081f8 <propertyName>
 80086f4:	0003      	movs	r3, r0
 80086f6:	60fb      	str	r3, [r7, #12]
            if ( !ptr ) return 0;
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d104      	bne.n	8008708 <objValue+0xf0>
 80086fe:	2300      	movs	r3, #0
 8008700:	e06e      	b.n	80087e0 <objValue+0x1c8>
        }
        else property->name = 0;
 8008702:	69bb      	ldr	r3, [r7, #24]
 8008704:	2200      	movs	r2, #0
 8008706:	605a      	str	r2, [r3, #4]
        add( obj, property );
 8008708:	69ba      	ldr	r2, [r7, #24]
 800870a:	68bb      	ldr	r3, [r7, #8]
 800870c:	0011      	movs	r1, r2
 800870e:	0018      	movs	r0, r3
 8008710:	f7ff ff64 	bl	80085dc <add>
        property->u.value = ptr;
 8008714:	69bb      	ldr	r3, [r7, #24]
 8008716:	68fa      	ldr	r2, [r7, #12]
 8008718:	609a      	str	r2, [r3, #8]
        switch( *ptr ) {
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	781b      	ldrb	r3, [r3, #0]
 800871e:	2b22      	cmp	r3, #34	@ 0x22
 8008720:	d02a      	beq.n	8008778 <objValue+0x160>
 8008722:	db4d      	blt.n	80087c0 <objValue+0x1a8>
 8008724:	2b7b      	cmp	r3, #123	@ 0x7b
 8008726:	dc4b      	bgt.n	80087c0 <objValue+0x1a8>
 8008728:	2b5b      	cmp	r3, #91	@ 0x5b
 800872a:	db49      	blt.n	80087c0 <objValue+0x1a8>
 800872c:	3b5b      	subs	r3, #91	@ 0x5b
 800872e:	2b20      	cmp	r3, #32
 8008730:	d846      	bhi.n	80087c0 <objValue+0x1a8>
 8008732:	009a      	lsls	r2, r3, #2
 8008734:	4b2c      	ldr	r3, [pc, #176]	@ (80087e8 <objValue+0x1d0>)
 8008736:	18d3      	adds	r3, r2, r3
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	469f      	mov	pc, r3
            case '{':
                property->type    = JSON_OBJ;
 800873c:	69bb      	ldr	r3, [r7, #24]
 800873e:	2200      	movs	r2, #0
 8008740:	741a      	strb	r2, [r3, #16]
                property->u.c.child = 0;
 8008742:	69bb      	ldr	r3, [r7, #24]
 8008744:	2200      	movs	r2, #0
 8008746:	609a      	str	r2, [r3, #8]
                property->sibling = obj;
 8008748:	69bb      	ldr	r3, [r7, #24]
 800874a:	68ba      	ldr	r2, [r7, #8]
 800874c:	601a      	str	r2, [r3, #0]
                obj = property;
 800874e:	69bb      	ldr	r3, [r7, #24]
 8008750:	60bb      	str	r3, [r7, #8]
                ++ptr;
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	3301      	adds	r3, #1
 8008756:	60fb      	str	r3, [r7, #12]
                break;
 8008758:	e03b      	b.n	80087d2 <objValue+0x1ba>
            case '[':
                property->type    = JSON_ARRAY;
 800875a:	69bb      	ldr	r3, [r7, #24]
 800875c:	2201      	movs	r2, #1
 800875e:	741a      	strb	r2, [r3, #16]
                property->u.c.child = 0;
 8008760:	69bb      	ldr	r3, [r7, #24]
 8008762:	2200      	movs	r2, #0
 8008764:	609a      	str	r2, [r3, #8]
                property->sibling = obj;
 8008766:	69bb      	ldr	r3, [r7, #24]
 8008768:	68ba      	ldr	r2, [r7, #8]
 800876a:	601a      	str	r2, [r3, #0]
                obj = property;
 800876c:	69bb      	ldr	r3, [r7, #24]
 800876e:	60bb      	str	r3, [r7, #8]
                ++ptr;
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	3301      	adds	r3, #1
 8008774:	60fb      	str	r3, [r7, #12]
                break;
 8008776:	e02c      	b.n	80087d2 <objValue+0x1ba>
            case '\"': ptr = textValue( ptr, property );  break;
 8008778:	69ba      	ldr	r2, [r7, #24]
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	0011      	movs	r1, r2
 800877e:	0018      	movs	r0, r3
 8008780:	f7ff fd6c 	bl	800825c <textValue>
 8008784:	0003      	movs	r3, r0
 8008786:	60fb      	str	r3, [r7, #12]
 8008788:	e023      	b.n	80087d2 <objValue+0x1ba>
            case 't':  ptr = trueValue( ptr, property );  break;
 800878a:	69ba      	ldr	r2, [r7, #24]
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	0011      	movs	r1, r2
 8008790:	0018      	movs	r0, r3
 8008792:	f7ff fdcf 	bl	8008334 <trueValue>
 8008796:	0003      	movs	r3, r0
 8008798:	60fb      	str	r3, [r7, #12]
 800879a:	e01a      	b.n	80087d2 <objValue+0x1ba>
            case 'f':  ptr = falseValue( ptr, property ); break;
 800879c:	69ba      	ldr	r2, [r7, #24]
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	0011      	movs	r1, r2
 80087a2:	0018      	movs	r0, r3
 80087a4:	f7ff fdd8 	bl	8008358 <falseValue>
 80087a8:	0003      	movs	r3, r0
 80087aa:	60fb      	str	r3, [r7, #12]
 80087ac:	e011      	b.n	80087d2 <objValue+0x1ba>
            case 'n':  ptr = nullValue( ptr, property );  break;
 80087ae:	69ba      	ldr	r2, [r7, #24]
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	0011      	movs	r1, r2
 80087b4:	0018      	movs	r0, r3
 80087b6:	f7ff fde1 	bl	800837c <nullValue>
 80087ba:	0003      	movs	r3, r0
 80087bc:	60fb      	str	r3, [r7, #12]
 80087be:	e008      	b.n	80087d2 <objValue+0x1ba>
            default:   ptr = numValue( ptr, property );   break;
 80087c0:	69ba      	ldr	r2, [r7, #24]
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	0011      	movs	r1, r2
 80087c6:	0018      	movs	r0, r3
 80087c8:	f7ff fe3c 	bl	8008444 <numValue>
 80087cc:	0003      	movs	r3, r0
 80087ce:	60fb      	str	r3, [r7, #12]
 80087d0:	46c0      	nop			@ (mov r8, r8)
        }
        if ( !ptr ) return 0;
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d000      	beq.n	80087da <objValue+0x1c2>
 80087d8:	e736      	b.n	8008648 <objValue+0x30>
 80087da:	2300      	movs	r3, #0
 80087dc:	e000      	b.n	80087e0 <objValue+0x1c8>
    for(;;) {
 80087de:	e733      	b.n	8008648 <objValue+0x30>
    }
}
 80087e0:	0018      	movs	r0, r3
 80087e2:	46bd      	mov	sp, r7
 80087e4:	b008      	add	sp, #32
 80087e6:	bd80      	pop	{r7, pc}
 80087e8:	080124cc 	.word	0x080124cc

080087ec <poolInit>:

/** Initialize a json pool.
  * @param pool The handler of the pool.
  * @return a instance of a json. */
static json_t* poolInit( jsonPool_t* pool ) {
 80087ec:	b580      	push	{r7, lr}
 80087ee:	b084      	sub	sp, #16
 80087f0:	af00      	add	r7, sp, #0
 80087f2:	6078      	str	r0, [r7, #4]
    jsonStaticPool_t *spool = json_containerOf( pool, jsonStaticPool_t, pool );
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	3b0c      	subs	r3, #12
 80087f8:	60fb      	str	r3, [r7, #12]
    spool->nextFree = 1;
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	2201      	movs	r2, #1
 80087fe:	609a      	str	r2, [r3, #8]
    return spool->mem;
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	681b      	ldr	r3, [r3, #0]
}
 8008804:	0018      	movs	r0, r3
 8008806:	46bd      	mov	sp, r7
 8008808:	b004      	add	sp, #16
 800880a:	bd80      	pop	{r7, pc}

0800880c <poolAlloc>:

/** Create an instance of a json from a pool.
  * @param pool The handler of the pool.
  * @retval The handler of the new instance if success.
  * @retval Null pointer if the pool was empty. */
static json_t* poolAlloc( jsonPool_t* pool ) {
 800880c:	b580      	push	{r7, lr}
 800880e:	b084      	sub	sp, #16
 8008810:	af00      	add	r7, sp, #0
 8008812:	6078      	str	r0, [r7, #4]
    jsonStaticPool_t *spool = json_containerOf( pool, jsonStaticPool_t, pool );
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	3b0c      	subs	r3, #12
 8008818:	60fb      	str	r3, [r7, #12]
    if ( spool->nextFree >= spool->qty ) return 0;
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	689a      	ldr	r2, [r3, #8]
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	685b      	ldr	r3, [r3, #4]
 8008822:	429a      	cmp	r2, r3
 8008824:	d301      	bcc.n	800882a <poolAlloc+0x1e>
 8008826:	2300      	movs	r3, #0
 8008828:	e00b      	b.n	8008842 <poolAlloc+0x36>
    return spool->mem + spool->nextFree++;
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	6819      	ldr	r1, [r3, #0]
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	689a      	ldr	r2, [r3, #8]
 8008832:	1c50      	adds	r0, r2, #1
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	6098      	str	r0, [r3, #8]
 8008838:	0013      	movs	r3, r2
 800883a:	009b      	lsls	r3, r3, #2
 800883c:	189b      	adds	r3, r3, r2
 800883e:	009b      	lsls	r3, r3, #2
 8008840:	18cb      	adds	r3, r1, r3
}
 8008842:	0018      	movs	r0, r3
 8008844:	46bd      	mov	sp, r7
 8008846:	b004      	add	sp, #16
 8008848:	bd80      	pop	{r7, pc}

0800884a <isOneOfThem>:

/** Checks whether an character belongs to set.
  * @param ch Character value to be checked.
  * @param set Set of characters. It is just a null-terminated string.
  * @return true or false there is membership or not. */
static bool isOneOfThem( char ch, char const* set ) {
 800884a:	b580      	push	{r7, lr}
 800884c:	b082      	sub	sp, #8
 800884e:	af00      	add	r7, sp, #0
 8008850:	0002      	movs	r2, r0
 8008852:	6039      	str	r1, [r7, #0]
 8008854:	1dfb      	adds	r3, r7, #7
 8008856:	701a      	strb	r2, [r3, #0]
    while( *set != '\0' )
 8008858:	e009      	b.n	800886e <isOneOfThem+0x24>
        if ( ch == *set++ )
 800885a:	683b      	ldr	r3, [r7, #0]
 800885c:	1c5a      	adds	r2, r3, #1
 800885e:	603a      	str	r2, [r7, #0]
 8008860:	781b      	ldrb	r3, [r3, #0]
 8008862:	1dfa      	adds	r2, r7, #7
 8008864:	7812      	ldrb	r2, [r2, #0]
 8008866:	429a      	cmp	r2, r3
 8008868:	d101      	bne.n	800886e <isOneOfThem+0x24>
            return true;
 800886a:	2301      	movs	r3, #1
 800886c:	e004      	b.n	8008878 <isOneOfThem+0x2e>
    while( *set != '\0' )
 800886e:	683b      	ldr	r3, [r7, #0]
 8008870:	781b      	ldrb	r3, [r3, #0]
 8008872:	2b00      	cmp	r3, #0
 8008874:	d1f1      	bne.n	800885a <isOneOfThem+0x10>
    return false;
 8008876:	2300      	movs	r3, #0
}
 8008878:	0018      	movs	r0, r3
 800887a:	46bd      	mov	sp, r7
 800887c:	b002      	add	sp, #8
 800887e:	bd80      	pop	{r7, pc}

08008880 <goWhile>:

/** Increases a pointer while it points to a character that belongs to a set.
  * @param str The initial pointer value.
  * @param set Set of characters. It is just a null-terminated string.
  * @return The final pointer value or null pointer if the null character was found. */
static char* goWhile( char* str, char const* set ) {
 8008880:	b580      	push	{r7, lr}
 8008882:	b082      	sub	sp, #8
 8008884:	af00      	add	r7, sp, #0
 8008886:	6078      	str	r0, [r7, #4]
 8008888:	6039      	str	r1, [r7, #0]
    for(; *str != '\0'; ++str ) {
 800888a:	e012      	b.n	80088b2 <goWhile+0x32>
        if ( !isOneOfThem( *str, set ) )
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	781b      	ldrb	r3, [r3, #0]
 8008890:	683a      	ldr	r2, [r7, #0]
 8008892:	0011      	movs	r1, r2
 8008894:	0018      	movs	r0, r3
 8008896:	f7ff ffd8 	bl	800884a <isOneOfThem>
 800889a:	0003      	movs	r3, r0
 800889c:	001a      	movs	r2, r3
 800889e:	2301      	movs	r3, #1
 80088a0:	4053      	eors	r3, r2
 80088a2:	b2db      	uxtb	r3, r3
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d001      	beq.n	80088ac <goWhile+0x2c>
            return str;
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	e007      	b.n	80088bc <goWhile+0x3c>
    for(; *str != '\0'; ++str ) {
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	3301      	adds	r3, #1
 80088b0:	607b      	str	r3, [r7, #4]
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	781b      	ldrb	r3, [r3, #0]
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d1e8      	bne.n	800888c <goWhile+0xc>
    }
    return 0;
 80088ba:	2300      	movs	r3, #0
}
 80088bc:	0018      	movs	r0, r3
 80088be:	46bd      	mov	sp, r7
 80088c0:	b002      	add	sp, #8
 80088c2:	bd80      	pop	{r7, pc}

080088c4 <goBlank>:
static char const* const blank = " \n\r\t\f";

/** Increases a pointer while it points to a white space character.
  * @param str The initial pointer value.
  * @return The final pointer value or null pointer if the null character was found. */
static char* goBlank( char* str ) {
 80088c4:	b580      	push	{r7, lr}
 80088c6:	b082      	sub	sp, #8
 80088c8:	af00      	add	r7, sp, #0
 80088ca:	6078      	str	r0, [r7, #4]
    return goWhile( str, blank );
 80088cc:	4a05      	ldr	r2, [pc, #20]	@ (80088e4 <goBlank+0x20>)
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	0011      	movs	r1, r2
 80088d2:	0018      	movs	r0, r3
 80088d4:	f7ff ffd4 	bl	8008880 <goWhile>
 80088d8:	0003      	movs	r3, r0
}
 80088da:	0018      	movs	r0, r3
 80088dc:	46bd      	mov	sp, r7
 80088de:	b002      	add	sp, #8
 80088e0:	bd80      	pop	{r7, pc}
 80088e2:	46c0      	nop			@ (mov r8, r8)
 80088e4:	08011d54 	.word	0x08011d54

080088e8 <goNum>:

/** Increases a pointer while it points to a decimal digit character.
  * @param str The initial pointer value.
  * @return The final pointer value or null pointer if the null character was found. */
static char* goNum( char* str ) {
 80088e8:	b580      	push	{r7, lr}
 80088ea:	b082      	sub	sp, #8
 80088ec:	af00      	add	r7, sp, #0
 80088ee:	6078      	str	r0, [r7, #4]
    for( ; *str != '\0'; ++str ) {
 80088f0:	e00e      	b.n	8008910 <goNum+0x28>
        if ( !isdigit( (int)(*str) ) )
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	781b      	ldrb	r3, [r3, #0]
 80088f6:	1c5a      	adds	r2, r3, #1
 80088f8:	4b0a      	ldr	r3, [pc, #40]	@ (8008924 <goNum+0x3c>)
 80088fa:	18d3      	adds	r3, r2, r3
 80088fc:	781b      	ldrb	r3, [r3, #0]
 80088fe:	001a      	movs	r2, r3
 8008900:	2304      	movs	r3, #4
 8008902:	4013      	ands	r3, r2
 8008904:	d101      	bne.n	800890a <goNum+0x22>
            return str;
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	e007      	b.n	800891a <goNum+0x32>
    for( ; *str != '\0'; ++str ) {
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	3301      	adds	r3, #1
 800890e:	607b      	str	r3, [r7, #4]
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	781b      	ldrb	r3, [r3, #0]
 8008914:	2b00      	cmp	r3, #0
 8008916:	d1ec      	bne.n	80088f2 <goNum+0xa>
    }
    return 0;
 8008918:	2300      	movs	r3, #0
}
 800891a:	0018      	movs	r0, r3
 800891c:	46bd      	mov	sp, r7
 800891e:	b002      	add	sp, #8
 8008920:	bd80      	pop	{r7, pc}
 8008922:	46c0      	nop			@ (mov r8, r8)
 8008924:	08012668 	.word	0x08012668

08008928 <setToNull>:
static char const* const endofblock = "}]";

/** Set a char to '\0' and increase its pointer if the char is different to '}' or ']'.
  * @param ch Pointer to character.
  * @return  Final value pointer. */
static char* setToNull( char* ch ) {
 8008928:	b580      	push	{r7, lr}
 800892a:	b082      	sub	sp, #8
 800892c:	af00      	add	r7, sp, #0
 800892e:	6078      	str	r0, [r7, #4]
    if ( !isOneOfThem( *ch, endofblock ) ) *ch++ = '\0';
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	781b      	ldrb	r3, [r3, #0]
 8008934:	4a0a      	ldr	r2, [pc, #40]	@ (8008960 <setToNull+0x38>)
 8008936:	0011      	movs	r1, r2
 8008938:	0018      	movs	r0, r3
 800893a:	f7ff ff86 	bl	800884a <isOneOfThem>
 800893e:	0003      	movs	r3, r0
 8008940:	001a      	movs	r2, r3
 8008942:	2301      	movs	r3, #1
 8008944:	4053      	eors	r3, r2
 8008946:	b2db      	uxtb	r3, r3
 8008948:	2b00      	cmp	r3, #0
 800894a:	d004      	beq.n	8008956 <setToNull+0x2e>
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	1c5a      	adds	r2, r3, #1
 8008950:	607a      	str	r2, [r7, #4]
 8008952:	2200      	movs	r2, #0
 8008954:	701a      	strb	r2, [r3, #0]
    return ch;
 8008956:	687b      	ldr	r3, [r7, #4]
}
 8008958:	0018      	movs	r0, r3
 800895a:	46bd      	mov	sp, r7
 800895c:	b002      	add	sp, #8
 800895e:	bd80      	pop	{r7, pc}
 8008960:	08011d5c 	.word	0x08011d5c

08008964 <isEndOfPrimitive>:

/** Indicate if a character is the end of a primitive value. */
static bool isEndOfPrimitive( char ch ) {
 8008964:	b580      	push	{r7, lr}
 8008966:	b082      	sub	sp, #8
 8008968:	af00      	add	r7, sp, #0
 800896a:	0002      	movs	r2, r0
 800896c:	1dfb      	adds	r3, r7, #7
 800896e:	701a      	strb	r2, [r3, #0]
    return ch == ',' || isOneOfThem( ch, blank ) || isOneOfThem( ch, endofblock );
 8008970:	1dfb      	adds	r3, r7, #7
 8008972:	781b      	ldrb	r3, [r3, #0]
 8008974:	2b2c      	cmp	r3, #44	@ 0x2c
 8008976:	d011      	beq.n	800899c <isEndOfPrimitive+0x38>
 8008978:	4a0e      	ldr	r2, [pc, #56]	@ (80089b4 <isEndOfPrimitive+0x50>)
 800897a:	1dfb      	adds	r3, r7, #7
 800897c:	781b      	ldrb	r3, [r3, #0]
 800897e:	0011      	movs	r1, r2
 8008980:	0018      	movs	r0, r3
 8008982:	f7ff ff62 	bl	800884a <isOneOfThem>
 8008986:	1e03      	subs	r3, r0, #0
 8008988:	d108      	bne.n	800899c <isEndOfPrimitive+0x38>
 800898a:	4a0b      	ldr	r2, [pc, #44]	@ (80089b8 <isEndOfPrimitive+0x54>)
 800898c:	1dfb      	adds	r3, r7, #7
 800898e:	781b      	ldrb	r3, [r3, #0]
 8008990:	0011      	movs	r1, r2
 8008992:	0018      	movs	r0, r3
 8008994:	f7ff ff59 	bl	800884a <isOneOfThem>
 8008998:	1e03      	subs	r3, r0, #0
 800899a:	d001      	beq.n	80089a0 <isEndOfPrimitive+0x3c>
 800899c:	2301      	movs	r3, #1
 800899e:	e000      	b.n	80089a2 <isEndOfPrimitive+0x3e>
 80089a0:	2300      	movs	r3, #0
 80089a2:	1c1a      	adds	r2, r3, #0
 80089a4:	2301      	movs	r3, #1
 80089a6:	4013      	ands	r3, r2
 80089a8:	b2db      	uxtb	r3, r3
}
 80089aa:	0018      	movs	r0, r3
 80089ac:	46bd      	mov	sp, r7
 80089ae:	b002      	add	sp, #8
 80089b0:	bd80      	pop	{r7, pc}
 80089b2:	46c0      	nop			@ (mov r8, r8)
 80089b4:	08011d54 	.word	0x08011d54
 80089b8:	08011d5c 	.word	0x08011d5c

080089bc <Reset_Handler>:
 80089bc:	480d      	ldr	r0, [pc, #52]	@ (80089f4 <LoopForever+0x2>)
 80089be:	4685      	mov	sp, r0
 80089c0:	f7ff faac 	bl	8007f1c <SystemInit>
 80089c4:	480c      	ldr	r0, [pc, #48]	@ (80089f8 <LoopForever+0x6>)
 80089c6:	490d      	ldr	r1, [pc, #52]	@ (80089fc <LoopForever+0xa>)
 80089c8:	4a0d      	ldr	r2, [pc, #52]	@ (8008a00 <LoopForever+0xe>)
 80089ca:	2300      	movs	r3, #0
 80089cc:	e002      	b.n	80089d4 <LoopCopyDataInit>

080089ce <CopyDataInit>:
 80089ce:	58d4      	ldr	r4, [r2, r3]
 80089d0:	50c4      	str	r4, [r0, r3]
 80089d2:	3304      	adds	r3, #4

080089d4 <LoopCopyDataInit>:
 80089d4:	18c4      	adds	r4, r0, r3
 80089d6:	428c      	cmp	r4, r1
 80089d8:	d3f9      	bcc.n	80089ce <CopyDataInit>
 80089da:	4a0a      	ldr	r2, [pc, #40]	@ (8008a04 <LoopForever+0x12>)
 80089dc:	4c0a      	ldr	r4, [pc, #40]	@ (8008a08 <LoopForever+0x16>)
 80089de:	2300      	movs	r3, #0
 80089e0:	e001      	b.n	80089e6 <LoopFillZerobss>

080089e2 <FillZerobss>:
 80089e2:	6013      	str	r3, [r2, #0]
 80089e4:	3204      	adds	r2, #4

080089e6 <LoopFillZerobss>:
 80089e6:	42a2      	cmp	r2, r4
 80089e8:	d3fb      	bcc.n	80089e2 <FillZerobss>
 80089ea:	f006 fd49 	bl	800f480 <__libc_init_array>
 80089ee:	f7fb fe59 	bl	80046a4 <main>

080089f2 <LoopForever>:
 80089f2:	e7fe      	b.n	80089f2 <LoopForever>
 80089f4:	20024000 	.word	0x20024000
 80089f8:	20000000 	.word	0x20000000
 80089fc:	200050a8 	.word	0x200050a8
 8008a00:	080129e0 	.word	0x080129e0
 8008a04:	200050a8 	.word	0x200050a8
 8008a08:	200065c0 	.word	0x200065c0

08008a0c <ADC1_COMP_IRQHandler>:
 8008a0c:	e7fe      	b.n	8008a0c <ADC1_COMP_IRQHandler>
	...

08008a10 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008a10:	b580      	push	{r7, lr}
 8008a12:	b082      	sub	sp, #8
 8008a14:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8008a16:	1dfb      	adds	r3, r7, #7
 8008a18:	2200      	movs	r2, #0
 8008a1a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8008a1c:	4b0b      	ldr	r3, [pc, #44]	@ (8008a4c <HAL_Init+0x3c>)
 8008a1e:	681a      	ldr	r2, [r3, #0]
 8008a20:	4b0a      	ldr	r3, [pc, #40]	@ (8008a4c <HAL_Init+0x3c>)
 8008a22:	2180      	movs	r1, #128	@ 0x80
 8008a24:	0049      	lsls	r1, r1, #1
 8008a26:	430a      	orrs	r2, r1
 8008a28:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8008a2a:	2003      	movs	r0, #3
 8008a2c:	f000 f810 	bl	8008a50 <HAL_InitTick>
 8008a30:	1e03      	subs	r3, r0, #0
 8008a32:	d003      	beq.n	8008a3c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8008a34:	1dfb      	adds	r3, r7, #7
 8008a36:	2201      	movs	r2, #1
 8008a38:	701a      	strb	r2, [r3, #0]
 8008a3a:	e001      	b.n	8008a40 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8008a3c:	f7fe ff28 	bl	8007890 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8008a40:	1dfb      	adds	r3, r7, #7
 8008a42:	781b      	ldrb	r3, [r3, #0]
}
 8008a44:	0018      	movs	r0, r3
 8008a46:	46bd      	mov	sp, r7
 8008a48:	b002      	add	sp, #8
 8008a4a:	bd80      	pop	{r7, pc}
 8008a4c:	40022000 	.word	0x40022000

08008a50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8008a50:	b590      	push	{r4, r7, lr}
 8008a52:	b085      	sub	sp, #20
 8008a54:	af00      	add	r7, sp, #0
 8008a56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8008a58:	230f      	movs	r3, #15
 8008a5a:	18fb      	adds	r3, r7, r3
 8008a5c:	2200      	movs	r2, #0
 8008a5e:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8008a60:	4b1d      	ldr	r3, [pc, #116]	@ (8008ad8 <HAL_InitTick+0x88>)
 8008a62:	781b      	ldrb	r3, [r3, #0]
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d02b      	beq.n	8008ac0 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8008a68:	4b1c      	ldr	r3, [pc, #112]	@ (8008adc <HAL_InitTick+0x8c>)
 8008a6a:	681c      	ldr	r4, [r3, #0]
 8008a6c:	4b1a      	ldr	r3, [pc, #104]	@ (8008ad8 <HAL_InitTick+0x88>)
 8008a6e:	781b      	ldrb	r3, [r3, #0]
 8008a70:	0019      	movs	r1, r3
 8008a72:	23fa      	movs	r3, #250	@ 0xfa
 8008a74:	0098      	lsls	r0, r3, #2
 8008a76:	f7f7 fb6d 	bl	8000154 <__udivsi3>
 8008a7a:	0003      	movs	r3, r0
 8008a7c:	0019      	movs	r1, r3
 8008a7e:	0020      	movs	r0, r4
 8008a80:	f7f7 fb68 	bl	8000154 <__udivsi3>
 8008a84:	0003      	movs	r3, r0
 8008a86:	0018      	movs	r0, r3
 8008a88:	f000 f953 	bl	8008d32 <HAL_SYSTICK_Config>
 8008a8c:	1e03      	subs	r3, r0, #0
 8008a8e:	d112      	bne.n	8008ab6 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	2b03      	cmp	r3, #3
 8008a94:	d80a      	bhi.n	8008aac <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8008a96:	6879      	ldr	r1, [r7, #4]
 8008a98:	2301      	movs	r3, #1
 8008a9a:	425b      	negs	r3, r3
 8008a9c:	2200      	movs	r2, #0
 8008a9e:	0018      	movs	r0, r3
 8008aa0:	f000 f922 	bl	8008ce8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8008aa4:	4b0e      	ldr	r3, [pc, #56]	@ (8008ae0 <HAL_InitTick+0x90>)
 8008aa6:	687a      	ldr	r2, [r7, #4]
 8008aa8:	601a      	str	r2, [r3, #0]
 8008aaa:	e00d      	b.n	8008ac8 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8008aac:	230f      	movs	r3, #15
 8008aae:	18fb      	adds	r3, r7, r3
 8008ab0:	2201      	movs	r2, #1
 8008ab2:	701a      	strb	r2, [r3, #0]
 8008ab4:	e008      	b.n	8008ac8 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8008ab6:	230f      	movs	r3, #15
 8008ab8:	18fb      	adds	r3, r7, r3
 8008aba:	2201      	movs	r2, #1
 8008abc:	701a      	strb	r2, [r3, #0]
 8008abe:	e003      	b.n	8008ac8 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8008ac0:	230f      	movs	r3, #15
 8008ac2:	18fb      	adds	r3, r7, r3
 8008ac4:	2201      	movs	r2, #1
 8008ac6:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8008ac8:	230f      	movs	r3, #15
 8008aca:	18fb      	adds	r3, r7, r3
 8008acc:	781b      	ldrb	r3, [r3, #0]
}
 8008ace:	0018      	movs	r0, r3
 8008ad0:	46bd      	mov	sp, r7
 8008ad2:	b005      	add	sp, #20
 8008ad4:	bd90      	pop	{r4, r7, pc}
 8008ad6:	46c0      	nop			@ (mov r8, r8)
 8008ad8:	20004e40 	.word	0x20004e40
 8008adc:	20004e38 	.word	0x20004e38
 8008ae0:	20004e3c 	.word	0x20004e3c

08008ae4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008ae4:	b580      	push	{r7, lr}
 8008ae6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8008ae8:	4b05      	ldr	r3, [pc, #20]	@ (8008b00 <HAL_IncTick+0x1c>)
 8008aea:	781b      	ldrb	r3, [r3, #0]
 8008aec:	001a      	movs	r2, r3
 8008aee:	4b05      	ldr	r3, [pc, #20]	@ (8008b04 <HAL_IncTick+0x20>)
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	18d2      	adds	r2, r2, r3
 8008af4:	4b03      	ldr	r3, [pc, #12]	@ (8008b04 <HAL_IncTick+0x20>)
 8008af6:	601a      	str	r2, [r3, #0]
}
 8008af8:	46c0      	nop			@ (mov r8, r8)
 8008afa:	46bd      	mov	sp, r7
 8008afc:	bd80      	pop	{r7, pc}
 8008afe:	46c0      	nop			@ (mov r8, r8)
 8008b00:	20004e40 	.word	0x20004e40
 8008b04:	20006454 	.word	0x20006454

08008b08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8008b08:	b580      	push	{r7, lr}
 8008b0a:	af00      	add	r7, sp, #0
  return uwTick;
 8008b0c:	4b02      	ldr	r3, [pc, #8]	@ (8008b18 <HAL_GetTick+0x10>)
 8008b0e:	681b      	ldr	r3, [r3, #0]
}
 8008b10:	0018      	movs	r0, r3
 8008b12:	46bd      	mov	sp, r7
 8008b14:	bd80      	pop	{r7, pc}
 8008b16:	46c0      	nop			@ (mov r8, r8)
 8008b18:	20006454 	.word	0x20006454

08008b1c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8008b1c:	b580      	push	{r7, lr}
 8008b1e:	b084      	sub	sp, #16
 8008b20:	af00      	add	r7, sp, #0
 8008b22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8008b24:	f7ff fff0 	bl	8008b08 <HAL_GetTick>
 8008b28:	0003      	movs	r3, r0
 8008b2a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	3301      	adds	r3, #1
 8008b34:	d005      	beq.n	8008b42 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8008b36:	4b0a      	ldr	r3, [pc, #40]	@ (8008b60 <HAL_Delay+0x44>)
 8008b38:	781b      	ldrb	r3, [r3, #0]
 8008b3a:	001a      	movs	r2, r3
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	189b      	adds	r3, r3, r2
 8008b40:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8008b42:	46c0      	nop			@ (mov r8, r8)
 8008b44:	f7ff ffe0 	bl	8008b08 <HAL_GetTick>
 8008b48:	0002      	movs	r2, r0
 8008b4a:	68bb      	ldr	r3, [r7, #8]
 8008b4c:	1ad3      	subs	r3, r2, r3
 8008b4e:	68fa      	ldr	r2, [r7, #12]
 8008b50:	429a      	cmp	r2, r3
 8008b52:	d8f7      	bhi.n	8008b44 <HAL_Delay+0x28>
  {
  }
}
 8008b54:	46c0      	nop			@ (mov r8, r8)
 8008b56:	46c0      	nop			@ (mov r8, r8)
 8008b58:	46bd      	mov	sp, r7
 8008b5a:	b004      	add	sp, #16
 8008b5c:	bd80      	pop	{r7, pc}
 8008b5e:	46c0      	nop			@ (mov r8, r8)
 8008b60:	20004e40 	.word	0x20004e40

08008b64 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8008b64:	b580      	push	{r7, lr}
 8008b66:	b082      	sub	sp, #8
 8008b68:	af00      	add	r7, sp, #0
 8008b6a:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8008b6c:	4b06      	ldr	r3, [pc, #24]	@ (8008b88 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	4a06      	ldr	r2, [pc, #24]	@ (8008b8c <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8008b72:	4013      	ands	r3, r2
 8008b74:	0019      	movs	r1, r3
 8008b76:	4b04      	ldr	r3, [pc, #16]	@ (8008b88 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8008b78:	687a      	ldr	r2, [r7, #4]
 8008b7a:	430a      	orrs	r2, r1
 8008b7c:	601a      	str	r2, [r3, #0]
}
 8008b7e:	46c0      	nop			@ (mov r8, r8)
 8008b80:	46bd      	mov	sp, r7
 8008b82:	b002      	add	sp, #8
 8008b84:	bd80      	pop	{r7, pc}
 8008b86:	46c0      	nop			@ (mov r8, r8)
 8008b88:	40010000 	.word	0x40010000
 8008b8c:	fffff9ff 	.word	0xfffff9ff

08008b90 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008b90:	b580      	push	{r7, lr}
 8008b92:	b082      	sub	sp, #8
 8008b94:	af00      	add	r7, sp, #0
 8008b96:	0002      	movs	r2, r0
 8008b98:	1dfb      	adds	r3, r7, #7
 8008b9a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8008b9c:	1dfb      	adds	r3, r7, #7
 8008b9e:	781b      	ldrb	r3, [r3, #0]
 8008ba0:	2b7f      	cmp	r3, #127	@ 0x7f
 8008ba2:	d809      	bhi.n	8008bb8 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008ba4:	1dfb      	adds	r3, r7, #7
 8008ba6:	781b      	ldrb	r3, [r3, #0]
 8008ba8:	001a      	movs	r2, r3
 8008baa:	231f      	movs	r3, #31
 8008bac:	401a      	ands	r2, r3
 8008bae:	4b04      	ldr	r3, [pc, #16]	@ (8008bc0 <__NVIC_EnableIRQ+0x30>)
 8008bb0:	2101      	movs	r1, #1
 8008bb2:	4091      	lsls	r1, r2
 8008bb4:	000a      	movs	r2, r1
 8008bb6:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8008bb8:	46c0      	nop			@ (mov r8, r8)
 8008bba:	46bd      	mov	sp, r7
 8008bbc:	b002      	add	sp, #8
 8008bbe:	bd80      	pop	{r7, pc}
 8008bc0:	e000e100 	.word	0xe000e100

08008bc4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8008bc4:	b590      	push	{r4, r7, lr}
 8008bc6:	b083      	sub	sp, #12
 8008bc8:	af00      	add	r7, sp, #0
 8008bca:	0002      	movs	r2, r0
 8008bcc:	6039      	str	r1, [r7, #0]
 8008bce:	1dfb      	adds	r3, r7, #7
 8008bd0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8008bd2:	1dfb      	adds	r3, r7, #7
 8008bd4:	781b      	ldrb	r3, [r3, #0]
 8008bd6:	2b7f      	cmp	r3, #127	@ 0x7f
 8008bd8:	d828      	bhi.n	8008c2c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8008bda:	4a2f      	ldr	r2, [pc, #188]	@ (8008c98 <__NVIC_SetPriority+0xd4>)
 8008bdc:	1dfb      	adds	r3, r7, #7
 8008bde:	781b      	ldrb	r3, [r3, #0]
 8008be0:	b25b      	sxtb	r3, r3
 8008be2:	089b      	lsrs	r3, r3, #2
 8008be4:	33c0      	adds	r3, #192	@ 0xc0
 8008be6:	009b      	lsls	r3, r3, #2
 8008be8:	589b      	ldr	r3, [r3, r2]
 8008bea:	1dfa      	adds	r2, r7, #7
 8008bec:	7812      	ldrb	r2, [r2, #0]
 8008bee:	0011      	movs	r1, r2
 8008bf0:	2203      	movs	r2, #3
 8008bf2:	400a      	ands	r2, r1
 8008bf4:	00d2      	lsls	r2, r2, #3
 8008bf6:	21ff      	movs	r1, #255	@ 0xff
 8008bf8:	4091      	lsls	r1, r2
 8008bfa:	000a      	movs	r2, r1
 8008bfc:	43d2      	mvns	r2, r2
 8008bfe:	401a      	ands	r2, r3
 8008c00:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8008c02:	683b      	ldr	r3, [r7, #0]
 8008c04:	019b      	lsls	r3, r3, #6
 8008c06:	22ff      	movs	r2, #255	@ 0xff
 8008c08:	401a      	ands	r2, r3
 8008c0a:	1dfb      	adds	r3, r7, #7
 8008c0c:	781b      	ldrb	r3, [r3, #0]
 8008c0e:	0018      	movs	r0, r3
 8008c10:	2303      	movs	r3, #3
 8008c12:	4003      	ands	r3, r0
 8008c14:	00db      	lsls	r3, r3, #3
 8008c16:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8008c18:	481f      	ldr	r0, [pc, #124]	@ (8008c98 <__NVIC_SetPriority+0xd4>)
 8008c1a:	1dfb      	adds	r3, r7, #7
 8008c1c:	781b      	ldrb	r3, [r3, #0]
 8008c1e:	b25b      	sxtb	r3, r3
 8008c20:	089b      	lsrs	r3, r3, #2
 8008c22:	430a      	orrs	r2, r1
 8008c24:	33c0      	adds	r3, #192	@ 0xc0
 8008c26:	009b      	lsls	r3, r3, #2
 8008c28:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8008c2a:	e031      	b.n	8008c90 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8008c2c:	4a1b      	ldr	r2, [pc, #108]	@ (8008c9c <__NVIC_SetPriority+0xd8>)
 8008c2e:	1dfb      	adds	r3, r7, #7
 8008c30:	781b      	ldrb	r3, [r3, #0]
 8008c32:	0019      	movs	r1, r3
 8008c34:	230f      	movs	r3, #15
 8008c36:	400b      	ands	r3, r1
 8008c38:	3b08      	subs	r3, #8
 8008c3a:	089b      	lsrs	r3, r3, #2
 8008c3c:	3306      	adds	r3, #6
 8008c3e:	009b      	lsls	r3, r3, #2
 8008c40:	18d3      	adds	r3, r2, r3
 8008c42:	3304      	adds	r3, #4
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	1dfa      	adds	r2, r7, #7
 8008c48:	7812      	ldrb	r2, [r2, #0]
 8008c4a:	0011      	movs	r1, r2
 8008c4c:	2203      	movs	r2, #3
 8008c4e:	400a      	ands	r2, r1
 8008c50:	00d2      	lsls	r2, r2, #3
 8008c52:	21ff      	movs	r1, #255	@ 0xff
 8008c54:	4091      	lsls	r1, r2
 8008c56:	000a      	movs	r2, r1
 8008c58:	43d2      	mvns	r2, r2
 8008c5a:	401a      	ands	r2, r3
 8008c5c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8008c5e:	683b      	ldr	r3, [r7, #0]
 8008c60:	019b      	lsls	r3, r3, #6
 8008c62:	22ff      	movs	r2, #255	@ 0xff
 8008c64:	401a      	ands	r2, r3
 8008c66:	1dfb      	adds	r3, r7, #7
 8008c68:	781b      	ldrb	r3, [r3, #0]
 8008c6a:	0018      	movs	r0, r3
 8008c6c:	2303      	movs	r3, #3
 8008c6e:	4003      	ands	r3, r0
 8008c70:	00db      	lsls	r3, r3, #3
 8008c72:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8008c74:	4809      	ldr	r0, [pc, #36]	@ (8008c9c <__NVIC_SetPriority+0xd8>)
 8008c76:	1dfb      	adds	r3, r7, #7
 8008c78:	781b      	ldrb	r3, [r3, #0]
 8008c7a:	001c      	movs	r4, r3
 8008c7c:	230f      	movs	r3, #15
 8008c7e:	4023      	ands	r3, r4
 8008c80:	3b08      	subs	r3, #8
 8008c82:	089b      	lsrs	r3, r3, #2
 8008c84:	430a      	orrs	r2, r1
 8008c86:	3306      	adds	r3, #6
 8008c88:	009b      	lsls	r3, r3, #2
 8008c8a:	18c3      	adds	r3, r0, r3
 8008c8c:	3304      	adds	r3, #4
 8008c8e:	601a      	str	r2, [r3, #0]
}
 8008c90:	46c0      	nop			@ (mov r8, r8)
 8008c92:	46bd      	mov	sp, r7
 8008c94:	b003      	add	sp, #12
 8008c96:	bd90      	pop	{r4, r7, pc}
 8008c98:	e000e100 	.word	0xe000e100
 8008c9c:	e000ed00 	.word	0xe000ed00

08008ca0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8008ca0:	b580      	push	{r7, lr}
 8008ca2:	b082      	sub	sp, #8
 8008ca4:	af00      	add	r7, sp, #0
 8008ca6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	1e5a      	subs	r2, r3, #1
 8008cac:	2380      	movs	r3, #128	@ 0x80
 8008cae:	045b      	lsls	r3, r3, #17
 8008cb0:	429a      	cmp	r2, r3
 8008cb2:	d301      	bcc.n	8008cb8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8008cb4:	2301      	movs	r3, #1
 8008cb6:	e010      	b.n	8008cda <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8008cb8:	4b0a      	ldr	r3, [pc, #40]	@ (8008ce4 <SysTick_Config+0x44>)
 8008cba:	687a      	ldr	r2, [r7, #4]
 8008cbc:	3a01      	subs	r2, #1
 8008cbe:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8008cc0:	2301      	movs	r3, #1
 8008cc2:	425b      	negs	r3, r3
 8008cc4:	2103      	movs	r1, #3
 8008cc6:	0018      	movs	r0, r3
 8008cc8:	f7ff ff7c 	bl	8008bc4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008ccc:	4b05      	ldr	r3, [pc, #20]	@ (8008ce4 <SysTick_Config+0x44>)
 8008cce:	2200      	movs	r2, #0
 8008cd0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008cd2:	4b04      	ldr	r3, [pc, #16]	@ (8008ce4 <SysTick_Config+0x44>)
 8008cd4:	2207      	movs	r2, #7
 8008cd6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8008cd8:	2300      	movs	r3, #0
}
 8008cda:	0018      	movs	r0, r3
 8008cdc:	46bd      	mov	sp, r7
 8008cde:	b002      	add	sp, #8
 8008ce0:	bd80      	pop	{r7, pc}
 8008ce2:	46c0      	nop			@ (mov r8, r8)
 8008ce4:	e000e010 	.word	0xe000e010

08008ce8 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008ce8:	b580      	push	{r7, lr}
 8008cea:	b084      	sub	sp, #16
 8008cec:	af00      	add	r7, sp, #0
 8008cee:	60b9      	str	r1, [r7, #8]
 8008cf0:	607a      	str	r2, [r7, #4]
 8008cf2:	210f      	movs	r1, #15
 8008cf4:	187b      	adds	r3, r7, r1
 8008cf6:	1c02      	adds	r2, r0, #0
 8008cf8:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8008cfa:	68ba      	ldr	r2, [r7, #8]
 8008cfc:	187b      	adds	r3, r7, r1
 8008cfe:	781b      	ldrb	r3, [r3, #0]
 8008d00:	b25b      	sxtb	r3, r3
 8008d02:	0011      	movs	r1, r2
 8008d04:	0018      	movs	r0, r3
 8008d06:	f7ff ff5d 	bl	8008bc4 <__NVIC_SetPriority>
}
 8008d0a:	46c0      	nop			@ (mov r8, r8)
 8008d0c:	46bd      	mov	sp, r7
 8008d0e:	b004      	add	sp, #16
 8008d10:	bd80      	pop	{r7, pc}

08008d12 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008d12:	b580      	push	{r7, lr}
 8008d14:	b082      	sub	sp, #8
 8008d16:	af00      	add	r7, sp, #0
 8008d18:	0002      	movs	r2, r0
 8008d1a:	1dfb      	adds	r3, r7, #7
 8008d1c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8008d1e:	1dfb      	adds	r3, r7, #7
 8008d20:	781b      	ldrb	r3, [r3, #0]
 8008d22:	b25b      	sxtb	r3, r3
 8008d24:	0018      	movs	r0, r3
 8008d26:	f7ff ff33 	bl	8008b90 <__NVIC_EnableIRQ>
}
 8008d2a:	46c0      	nop			@ (mov r8, r8)
 8008d2c:	46bd      	mov	sp, r7
 8008d2e:	b002      	add	sp, #8
 8008d30:	bd80      	pop	{r7, pc}

08008d32 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8008d32:	b580      	push	{r7, lr}
 8008d34:	b082      	sub	sp, #8
 8008d36:	af00      	add	r7, sp, #0
 8008d38:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	0018      	movs	r0, r3
 8008d3e:	f7ff ffaf 	bl	8008ca0 <SysTick_Config>
 8008d42:	0003      	movs	r3, r0
}
 8008d44:	0018      	movs	r0, r3
 8008d46:	46bd      	mov	sp, r7
 8008d48:	b002      	add	sp, #8
 8008d4a:	bd80      	pop	{r7, pc}

08008d4c <HAL_FLASH_Program>:
  *               TypeProgram = FLASH_TYPEPROGRAM_FAST (32-bit).
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8008d4c:	b5b0      	push	{r4, r5, r7, lr}
 8008d4e:	b086      	sub	sp, #24
 8008d50:	af00      	add	r7, sp, #0
 8008d52:	60f8      	str	r0, [r7, #12]
 8008d54:	60b9      	str	r1, [r7, #8]
 8008d56:	603a      	str	r2, [r7, #0]
 8008d58:	607b      	str	r3, [r7, #4]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8008d5a:	4b21      	ldr	r3, [pc, #132]	@ (8008de0 <HAL_FLASH_Program+0x94>)
 8008d5c:	781b      	ldrb	r3, [r3, #0]
 8008d5e:	2b01      	cmp	r3, #1
 8008d60:	d101      	bne.n	8008d66 <HAL_FLASH_Program+0x1a>
 8008d62:	2302      	movs	r3, #2
 8008d64:	e038      	b.n	8008dd8 <HAL_FLASH_Program+0x8c>
 8008d66:	4b1e      	ldr	r3, [pc, #120]	@ (8008de0 <HAL_FLASH_Program+0x94>)
 8008d68:	2201      	movs	r2, #1
 8008d6a:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8008d6c:	4b1c      	ldr	r3, [pc, #112]	@ (8008de0 <HAL_FLASH_Program+0x94>)
 8008d6e:	2200      	movs	r2, #0
 8008d70:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8008d72:	2517      	movs	r5, #23
 8008d74:	197c      	adds	r4, r7, r5
 8008d76:	23fa      	movs	r3, #250	@ 0xfa
 8008d78:	009b      	lsls	r3, r3, #2
 8008d7a:	0018      	movs	r0, r3
 8008d7c:	f000 f87a 	bl	8008e74 <FLASH_WaitForLastOperation>
 8008d80:	0003      	movs	r3, r0
 8008d82:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8008d84:	197b      	adds	r3, r7, r5
 8008d86:	781b      	ldrb	r3, [r3, #0]
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d11f      	bne.n	8008dcc <HAL_FLASH_Program+0x80>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	2b01      	cmp	r3, #1
 8008d90:	d106      	bne.n	8008da0 <HAL_FLASH_Program+0x54>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 8008d92:	683a      	ldr	r2, [r7, #0]
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	68b9      	ldr	r1, [r7, #8]
 8008d98:	0008      	movs	r0, r1
 8008d9a:	f000 f8b9 	bl	8008f10 <FLASH_Program_DoubleWord>
 8008d9e:	e005      	b.n	8008dac <HAL_FLASH_Program+0x60>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_FAST_PROGRAM_ADDRESS(Address));

      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8008da0:	683a      	ldr	r2, [r7, #0]
 8008da2:	68bb      	ldr	r3, [r7, #8]
 8008da4:	0011      	movs	r1, r2
 8008da6:	0018      	movs	r0, r3
 8008da8:	f008 fe5e 	bl	8011a68 <__FLASH_Program_Fast_veneer>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8008dac:	2317      	movs	r3, #23
 8008dae:	18fc      	adds	r4, r7, r3
 8008db0:	23fa      	movs	r3, #250	@ 0xfa
 8008db2:	009b      	lsls	r3, r3, #2
 8008db4:	0018      	movs	r0, r3
 8008db6:	f000 f85d 	bl	8008e74 <FLASH_WaitForLastOperation>
 8008dba:	0003      	movs	r3, r0
 8008dbc:	7023      	strb	r3, [r4, #0]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    CLEAR_BIT(FLASH->CR, TypeProgram);
 8008dbe:	4b09      	ldr	r3, [pc, #36]	@ (8008de4 <HAL_FLASH_Program+0x98>)
 8008dc0:	695a      	ldr	r2, [r3, #20]
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	43d9      	mvns	r1, r3
 8008dc6:	4b07      	ldr	r3, [pc, #28]	@ (8008de4 <HAL_FLASH_Program+0x98>)
 8008dc8:	400a      	ands	r2, r1
 8008dca:	615a      	str	r2, [r3, #20]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8008dcc:	4b04      	ldr	r3, [pc, #16]	@ (8008de0 <HAL_FLASH_Program+0x94>)
 8008dce:	2200      	movs	r2, #0
 8008dd0:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 8008dd2:	2317      	movs	r3, #23
 8008dd4:	18fb      	adds	r3, r7, r3
 8008dd6:	781b      	ldrb	r3, [r3, #0]
}
 8008dd8:	0018      	movs	r0, r3
 8008dda:	46bd      	mov	sp, r7
 8008ddc:	b006      	add	sp, #24
 8008dde:	bdb0      	pop	{r4, r5, r7, pc}
 8008de0:	20006458 	.word	0x20006458
 8008de4:	40022000 	.word	0x40022000

08008de8 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8008de8:	b580      	push	{r7, lr}
 8008dea:	b082      	sub	sp, #8
 8008dec:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8008dee:	1dfb      	adds	r3, r7, #7
 8008df0:	2200      	movs	r2, #0
 8008df2:	701a      	strb	r2, [r3, #0]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 8008df4:	4b0b      	ldr	r3, [pc, #44]	@ (8008e24 <HAL_FLASH_Unlock+0x3c>)
 8008df6:	695b      	ldr	r3, [r3, #20]
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	da0c      	bge.n	8008e16 <HAL_FLASH_Unlock+0x2e>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8008dfc:	4b09      	ldr	r3, [pc, #36]	@ (8008e24 <HAL_FLASH_Unlock+0x3c>)
 8008dfe:	4a0a      	ldr	r2, [pc, #40]	@ (8008e28 <HAL_FLASH_Unlock+0x40>)
 8008e00:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8008e02:	4b08      	ldr	r3, [pc, #32]	@ (8008e24 <HAL_FLASH_Unlock+0x3c>)
 8008e04:	4a09      	ldr	r2, [pc, #36]	@ (8008e2c <HAL_FLASH_Unlock+0x44>)
 8008e06:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlock */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 8008e08:	4b06      	ldr	r3, [pc, #24]	@ (8008e24 <HAL_FLASH_Unlock+0x3c>)
 8008e0a:	695b      	ldr	r3, [r3, #20]
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	da02      	bge.n	8008e16 <HAL_FLASH_Unlock+0x2e>
    {
      status = HAL_ERROR;
 8008e10:	1dfb      	adds	r3, r7, #7
 8008e12:	2201      	movs	r2, #1
 8008e14:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 8008e16:	1dfb      	adds	r3, r7, #7
 8008e18:	781b      	ldrb	r3, [r3, #0]
}
 8008e1a:	0018      	movs	r0, r3
 8008e1c:	46bd      	mov	sp, r7
 8008e1e:	b002      	add	sp, #8
 8008e20:	bd80      	pop	{r7, pc}
 8008e22:	46c0      	nop			@ (mov r8, r8)
 8008e24:	40022000 	.word	0x40022000
 8008e28:	45670123 	.word	0x45670123
 8008e2c:	cdef89ab 	.word	0xcdef89ab

08008e30 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8008e30:	b580      	push	{r7, lr}
 8008e32:	b082      	sub	sp, #8
 8008e34:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 8008e36:	1dfb      	adds	r3, r7, #7
 8008e38:	2201      	movs	r2, #1
 8008e3a:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  (void)FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8008e3c:	23fa      	movs	r3, #250	@ 0xfa
 8008e3e:	009b      	lsls	r3, r3, #2
 8008e40:	0018      	movs	r0, r3
 8008e42:	f000 f817 	bl	8008e74 <FLASH_WaitForLastOperation>

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8008e46:	4b0a      	ldr	r3, [pc, #40]	@ (8008e70 <HAL_FLASH_Lock+0x40>)
 8008e48:	695a      	ldr	r2, [r3, #20]
 8008e4a:	4b09      	ldr	r3, [pc, #36]	@ (8008e70 <HAL_FLASH_Lock+0x40>)
 8008e4c:	2180      	movs	r1, #128	@ 0x80
 8008e4e:	0609      	lsls	r1, r1, #24
 8008e50:	430a      	orrs	r2, r1
 8008e52:	615a      	str	r2, [r3, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00u)
 8008e54:	4b06      	ldr	r3, [pc, #24]	@ (8008e70 <HAL_FLASH_Lock+0x40>)
 8008e56:	695b      	ldr	r3, [r3, #20]
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	da02      	bge.n	8008e62 <HAL_FLASH_Lock+0x32>
  {
    status = HAL_OK;
 8008e5c:	1dfb      	adds	r3, r7, #7
 8008e5e:	2200      	movs	r2, #0
 8008e60:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8008e62:	1dfb      	adds	r3, r7, #7
 8008e64:	781b      	ldrb	r3, [r3, #0]
}
 8008e66:	0018      	movs	r0, r3
 8008e68:	46bd      	mov	sp, r7
 8008e6a:	b002      	add	sp, #8
 8008e6c:	bd80      	pop	{r7, pc}
 8008e6e:	46c0      	nop			@ (mov r8, r8)
 8008e70:	40022000 	.word	0x40022000

08008e74 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8008e74:	b580      	push	{r7, lr}
 8008e76:	b084      	sub	sp, #16
 8008e78:	af00      	add	r7, sp, #0
 8008e7a:	6078      	str	r0, [r7, #4]
  uint32_t error;
  uint32_t tickstart = HAL_GetTick();
 8008e7c:	f7ff fe44 	bl	8008b08 <HAL_GetTick>
 8008e80:	0003      	movs	r3, r0
 8008e82:	60fb      	str	r3, [r7, #12]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

#if defined(FLASH_DBANK_SUPPORT)
  error = (FLASH_SR_BSY1 | FLASH_SR_BSY2);
 8008e84:	23c0      	movs	r3, #192	@ 0xc0
 8008e86:	029b      	lsls	r3, r3, #10
 8008e88:	60bb      	str	r3, [r7, #8]
#else
  error = FLASH_SR_BSY1;
#endif /* FLASH_DBANK_SUPPORT */

  while ((FLASH->SR & error) != 0x00U)
 8008e8a:	e00c      	b.n	8008ea6 <FLASH_WaitForLastOperation+0x32>
  {
    if(Timeout != HAL_MAX_DELAY)
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	3301      	adds	r3, #1
 8008e90:	d009      	beq.n	8008ea6 <FLASH_WaitForLastOperation+0x32>
    {
      if ((HAL_GetTick() - tickstart) >= Timeout)
 8008e92:	f7ff fe39 	bl	8008b08 <HAL_GetTick>
 8008e96:	0002      	movs	r2, r0
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	1ad3      	subs	r3, r2, r3
 8008e9c:	687a      	ldr	r2, [r7, #4]
 8008e9e:	429a      	cmp	r2, r3
 8008ea0:	d801      	bhi.n	8008ea6 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8008ea2:	2303      	movs	r3, #3
 8008ea4:	e028      	b.n	8008ef8 <FLASH_WaitForLastOperation+0x84>
  while ((FLASH->SR & error) != 0x00U)
 8008ea6:	4b16      	ldr	r3, [pc, #88]	@ (8008f00 <FLASH_WaitForLastOperation+0x8c>)
 8008ea8:	691b      	ldr	r3, [r3, #16]
 8008eaa:	68ba      	ldr	r2, [r7, #8]
 8008eac:	4013      	ands	r3, r2
 8008eae:	d1ed      	bne.n	8008e8c <FLASH_WaitForLastOperation+0x18>
      }
    }
  }

  /* check flash errors */
  error = (FLASH->SR & FLASH_SR_ERRORS);
 8008eb0:	4b13      	ldr	r3, [pc, #76]	@ (8008f00 <FLASH_WaitForLastOperation+0x8c>)
 8008eb2:	691b      	ldr	r3, [r3, #16]
 8008eb4:	4a13      	ldr	r2, [pc, #76]	@ (8008f04 <FLASH_WaitForLastOperation+0x90>)
 8008eb6:	4013      	ands	r3, r2
 8008eb8:	60bb      	str	r3, [r7, #8]

  /* Clear SR register */
  FLASH->SR = FLASH_SR_CLEAR;
 8008eba:	4b11      	ldr	r3, [pc, #68]	@ (8008f00 <FLASH_WaitForLastOperation+0x8c>)
 8008ebc:	4a12      	ldr	r2, [pc, #72]	@ (8008f08 <FLASH_WaitForLastOperation+0x94>)
 8008ebe:	611a      	str	r2, [r3, #16]

  if (error != 0x00U)
 8008ec0:	68bb      	ldr	r3, [r7, #8]
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d011      	beq.n	8008eea <FLASH_WaitForLastOperation+0x76>
  {
    /*Save the error code*/
    pFlash.ErrorCode = error;
 8008ec6:	4b11      	ldr	r3, [pc, #68]	@ (8008f0c <FLASH_WaitForLastOperation+0x98>)
 8008ec8:	68ba      	ldr	r2, [r7, #8]
 8008eca:	605a      	str	r2, [r3, #4]
    return HAL_ERROR;
 8008ecc:	2301      	movs	r3, #1
 8008ece:	e013      	b.n	8008ef8 <FLASH_WaitForLastOperation+0x84>
  }

  /* Wait for control register to be written */
  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
  {
    if(Timeout != HAL_MAX_DELAY)
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	3301      	adds	r3, #1
 8008ed4:	d009      	beq.n	8008eea <FLASH_WaitForLastOperation+0x76>
    {
      if ((HAL_GetTick() - tickstart) >= Timeout)
 8008ed6:	f7ff fe17 	bl	8008b08 <HAL_GetTick>
 8008eda:	0002      	movs	r2, r0
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	1ad3      	subs	r3, r2, r3
 8008ee0:	687a      	ldr	r2, [r7, #4]
 8008ee2:	429a      	cmp	r2, r3
 8008ee4:	d801      	bhi.n	8008eea <FLASH_WaitForLastOperation+0x76>
      {
        return HAL_TIMEOUT;
 8008ee6:	2303      	movs	r3, #3
 8008ee8:	e006      	b.n	8008ef8 <FLASH_WaitForLastOperation+0x84>
  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
 8008eea:	4b05      	ldr	r3, [pc, #20]	@ (8008f00 <FLASH_WaitForLastOperation+0x8c>)
 8008eec:	691a      	ldr	r2, [r3, #16]
 8008eee:	2380      	movs	r3, #128	@ 0x80
 8008ef0:	02db      	lsls	r3, r3, #11
 8008ef2:	4013      	ands	r3, r2
 8008ef4:	d1ec      	bne.n	8008ed0 <FLASH_WaitForLastOperation+0x5c>
      }
    }
  }

  return HAL_OK;
 8008ef6:	2300      	movs	r3, #0
}
 8008ef8:	0018      	movs	r0, r3
 8008efa:	46bd      	mov	sp, r7
 8008efc:	b004      	add	sp, #16
 8008efe:	bd80      	pop	{r7, pc}
 8008f00:	40022000 	.word	0x40022000
 8008f04:	0000c3fa 	.word	0x0000c3fa
 8008f08:	0008c3fb 	.word	0x0008c3fb
 8008f0c:	20006458 	.word	0x20006458

08008f10 <FLASH_Program_DoubleWord>:
  * @param  Address Specifies the address to be programmed.
  * @param  Data Specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8008f10:	b5b0      	push	{r4, r5, r7, lr}
 8008f12:	b084      	sub	sp, #16
 8008f14:	af00      	add	r7, sp, #0
 8008f16:	60f8      	str	r0, [r7, #12]
 8008f18:	603a      	str	r2, [r7, #0]
 8008f1a:	607b      	str	r3, [r7, #4]
  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8008f1c:	4b0b      	ldr	r3, [pc, #44]	@ (8008f4c <FLASH_Program_DoubleWord+0x3c>)
 8008f1e:	695a      	ldr	r2, [r3, #20]
 8008f20:	4b0a      	ldr	r3, [pc, #40]	@ (8008f4c <FLASH_Program_DoubleWord+0x3c>)
 8008f22:	2101      	movs	r1, #1
 8008f24:	430a      	orrs	r2, r1
 8008f26:	615a      	str	r2, [r3, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	683a      	ldr	r2, [r7, #0]
 8008f2c:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8008f2e:	f3bf 8f6f 	isb	sy
}
 8008f32:	46c0      	nop			@ (mov r8, r8)
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	001c      	movs	r4, r3
 8008f38:	2300      	movs	r3, #0
 8008f3a:	001d      	movs	r5, r3
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	3304      	adds	r3, #4
 8008f40:	0022      	movs	r2, r4
 8008f42:	601a      	str	r2, [r3, #0]
}
 8008f44:	46c0      	nop			@ (mov r8, r8)
 8008f46:	46bd      	mov	sp, r7
 8008f48:	b004      	add	sp, #16
 8008f4a:	bdb0      	pop	{r4, r5, r7, pc}
 8008f4c:	40022000 	.word	0x40022000

08008f50 <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased)
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8008f50:	b5b0      	push	{r4, r5, r7, lr}
 8008f52:	b084      	sub	sp, #16
 8008f54:	af00      	add	r7, sp, #0
 8008f56:	6078      	str	r0, [r7, #4]
 8008f58:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8008f5a:	4b33      	ldr	r3, [pc, #204]	@ (8009028 <HAL_FLASHEx_Erase+0xd8>)
 8008f5c:	781b      	ldrb	r3, [r3, #0]
 8008f5e:	2b01      	cmp	r3, #1
 8008f60:	d101      	bne.n	8008f66 <HAL_FLASHEx_Erase+0x16>
 8008f62:	2302      	movs	r3, #2
 8008f64:	e05c      	b.n	8009020 <HAL_FLASHEx_Erase+0xd0>
 8008f66:	4b30      	ldr	r3, [pc, #192]	@ (8009028 <HAL_FLASHEx_Erase+0xd8>)
 8008f68:	2201      	movs	r2, #1
 8008f6a:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8008f6c:	4b2e      	ldr	r3, [pc, #184]	@ (8009028 <HAL_FLASHEx_Erase+0xd8>)
 8008f6e:	2200      	movs	r2, #0
 8008f70:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8008f72:	250f      	movs	r5, #15
 8008f74:	197c      	adds	r4, r7, r5
 8008f76:	23fa      	movs	r3, #250	@ 0xfa
 8008f78:	009b      	lsls	r3, r3, #2
 8008f7a:	0018      	movs	r0, r3
 8008f7c:	f7ff ff7a 	bl	8008e74 <FLASH_WaitForLastOperation>
 8008f80:	0003      	movs	r3, r0
 8008f82:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8008f84:	002c      	movs	r4, r5
 8008f86:	193b      	adds	r3, r7, r4
 8008f88:	781b      	ldrb	r3, [r3, #0]
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d142      	bne.n	8009014 <HAL_FLASHEx_Erase+0xc4>
#if !defined(FLASH_DBANK_SUPPORT)
    /* For single bank product force Banks to Bank 1 */
    pEraseInit->Banks = FLASH_BANK_1;
#endif /* FLASH_DBANK_SUPPORT */

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASS)
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	2b04      	cmp	r3, #4
 8008f94:	d10d      	bne.n	8008fb2 <HAL_FLASHEx_Erase+0x62>
    {
      /* Proceed to Mass Erase */
      FLASH_MassErase(pEraseInit->Banks);
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	685b      	ldr	r3, [r3, #4]
 8008f9a:	0018      	movs	r0, r3
 8008f9c:	f000 f848 	bl	8009030 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8008fa0:	193c      	adds	r4, r7, r4
 8008fa2:	23fa      	movs	r3, #250	@ 0xfa
 8008fa4:	009b      	lsls	r3, r3, #2
 8008fa6:	0018      	movs	r0, r3
 8008fa8:	f7ff ff64 	bl	8008e74 <FLASH_WaitForLastOperation>
 8008fac:	0003      	movs	r3, r0
 8008fae:	7023      	strb	r3, [r4, #0]
 8008fb0:	e030      	b.n	8009014 <HAL_FLASHEx_Erase+0xc4>
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 8008fb2:	683b      	ldr	r3, [r7, #0]
 8008fb4:	2201      	movs	r2, #1
 8008fb6:	4252      	negs	r2, r2
 8008fb8:	601a      	str	r2, [r3, #0]

      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	689b      	ldr	r3, [r3, #8]
 8008fbe:	60bb      	str	r3, [r7, #8]
 8008fc0:	e01a      	b.n	8008ff8 <HAL_FLASHEx_Erase+0xa8>
      {
        /* Start erase page */
        FLASH_PageErase(pEraseInit->Banks, index);
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	685b      	ldr	r3, [r3, #4]
 8008fc6:	68ba      	ldr	r2, [r7, #8]
 8008fc8:	0011      	movs	r1, r2
 8008fca:	0018      	movs	r0, r3
 8008fcc:	f000 f844 	bl	8009058 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8008fd0:	250f      	movs	r5, #15
 8008fd2:	197c      	adds	r4, r7, r5
 8008fd4:	23fa      	movs	r3, #250	@ 0xfa
 8008fd6:	009b      	lsls	r3, r3, #2
 8008fd8:	0018      	movs	r0, r3
 8008fda:	f7ff ff4b 	bl	8008e74 <FLASH_WaitForLastOperation>
 8008fde:	0003      	movs	r3, r0
 8008fe0:	7023      	strb	r3, [r4, #0]

        if (status != HAL_OK)
 8008fe2:	197b      	adds	r3, r7, r5
 8008fe4:	781b      	ldrb	r3, [r3, #0]
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d003      	beq.n	8008ff2 <HAL_FLASHEx_Erase+0xa2>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = index;
 8008fea:	683b      	ldr	r3, [r7, #0]
 8008fec:	68ba      	ldr	r2, [r7, #8]
 8008fee:	601a      	str	r2, [r3, #0]
          break;
 8008ff0:	e00a      	b.n	8009008 <HAL_FLASHEx_Erase+0xb8>
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 8008ff2:	68bb      	ldr	r3, [r7, #8]
 8008ff4:	3301      	adds	r3, #1
 8008ff6:	60bb      	str	r3, [r7, #8]
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	689a      	ldr	r2, [r3, #8]
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	68db      	ldr	r3, [r3, #12]
 8009000:	18d3      	adds	r3, r2, r3
 8009002:	68ba      	ldr	r2, [r7, #8]
 8009004:	429a      	cmp	r2, r3
 8009006:	d3dc      	bcc.n	8008fc2 <HAL_FLASHEx_Erase+0x72>
        }
      }

      /* If operation is completed or interrupted, disable the Page Erase Bit */
      CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8009008:	4b08      	ldr	r3, [pc, #32]	@ (800902c <HAL_FLASHEx_Erase+0xdc>)
 800900a:	695a      	ldr	r2, [r3, #20]
 800900c:	4b07      	ldr	r3, [pc, #28]	@ (800902c <HAL_FLASHEx_Erase+0xdc>)
 800900e:	2102      	movs	r1, #2
 8009010:	438a      	bics	r2, r1
 8009012:	615a      	str	r2, [r3, #20]
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8009014:	4b04      	ldr	r3, [pc, #16]	@ (8009028 <HAL_FLASHEx_Erase+0xd8>)
 8009016:	2200      	movs	r2, #0
 8009018:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 800901a:	230f      	movs	r3, #15
 800901c:	18fb      	adds	r3, r7, r3
 800901e:	781b      	ldrb	r3, [r3, #0]
}
 8009020:	0018      	movs	r0, r3
 8009022:	46bd      	mov	sp, r7
 8009024:	b004      	add	sp, #16
 8009026:	bdb0      	pop	{r4, r5, r7, pc}
 8009028:	20006458 	.word	0x20006458
 800902c:	40022000 	.word	0x40022000

08009030 <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased*
  * @note (*) availability depends on devices
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8009030:	b580      	push	{r7, lr}
 8009032:	b082      	sub	sp, #8
 8009034:	af00      	add	r7, sp, #0
 8009036:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Set the Mass Erase Bit and start bit */
  FLASH->CR |= (FLASH_CR_STRT | Banks);
 8009038:	4b06      	ldr	r3, [pc, #24]	@ (8009054 <FLASH_MassErase+0x24>)
 800903a:	695a      	ldr	r2, [r3, #20]
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	431a      	orrs	r2, r3
 8009040:	4b04      	ldr	r3, [pc, #16]	@ (8009054 <FLASH_MassErase+0x24>)
 8009042:	2180      	movs	r1, #128	@ 0x80
 8009044:	0249      	lsls	r1, r1, #9
 8009046:	430a      	orrs	r2, r1
 8009048:	615a      	str	r2, [r3, #20]
}
 800904a:	46c0      	nop			@ (mov r8, r8)
 800904c:	46bd      	mov	sp, r7
 800904e:	b002      	add	sp, #8
 8009050:	bd80      	pop	{r7, pc}
 8009052:	46c0      	nop			@ (mov r8, r8)
 8009054:	40022000 	.word	0x40022000

08009058 <FLASH_PageErase>:
  *         This parameter must be a value between 0 and (max number of pages in Flash - 1)
  * @note (*) availability depends on devices
  * @retval None
  */
void FLASH_PageErase(uint32_t Banks, uint32_t Page)
{
 8009058:	b580      	push	{r7, lr}
 800905a:	b084      	sub	sp, #16
 800905c:	af00      	add	r7, sp, #0
 800905e:	6078      	str	r0, [r7, #4]
 8009060:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));
  assert_param(IS_FLASH_PAGE(Page));

  /* Get configuration register, then clear page number */
  tmp = (FLASH->CR & ~FLASH_CR_PNB);
 8009062:	4b0f      	ldr	r3, [pc, #60]	@ (80090a0 <FLASH_PageErase+0x48>)
 8009064:	695b      	ldr	r3, [r3, #20]
 8009066:	4a0f      	ldr	r2, [pc, #60]	@ (80090a4 <FLASH_PageErase+0x4c>)
 8009068:	4013      	ands	r3, r2
 800906a:	60fb      	str	r3, [r7, #12]

#if defined(FLASH_DBANK_SUPPORT)
  /* Check if page has to be erased in bank 1 or 2 */
  if (Banks != FLASH_BANK_1)
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	2b04      	cmp	r3, #4
 8009070:	d005      	beq.n	800907e <FLASH_PageErase+0x26>
  {
    tmp |= FLASH_CR_BKER;
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	2280      	movs	r2, #128	@ 0x80
 8009076:	0192      	lsls	r2, r2, #6
 8009078:	4313      	orrs	r3, r2
 800907a:	60fb      	str	r3, [r7, #12]
 800907c:	e003      	b.n	8009086 <FLASH_PageErase+0x2e>
  }
  else
  {
    tmp &= ~FLASH_CR_BKER;
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	4a09      	ldr	r2, [pc, #36]	@ (80090a8 <FLASH_PageErase+0x50>)
 8009082:	4013      	ands	r3, r2
 8009084:	60fb      	str	r3, [r7, #12]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_DBANK_SUPPORT */

  /* Set page number, Page Erase bit & Start bit */
  FLASH->CR = (tmp | (FLASH_CR_STRT | (Page <<  FLASH_CR_PNB_Pos) | FLASH_CR_PER));
 8009086:	683b      	ldr	r3, [r7, #0]
 8009088:	00da      	lsls	r2, r3, #3
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	431a      	orrs	r2, r3
 800908e:	4b04      	ldr	r3, [pc, #16]	@ (80090a0 <FLASH_PageErase+0x48>)
 8009090:	4906      	ldr	r1, [pc, #24]	@ (80090ac <FLASH_PageErase+0x54>)
 8009092:	430a      	orrs	r2, r1
 8009094:	615a      	str	r2, [r3, #20]
}
 8009096:	46c0      	nop			@ (mov r8, r8)
 8009098:	46bd      	mov	sp, r7
 800909a:	b004      	add	sp, #16
 800909c:	bd80      	pop	{r7, pc}
 800909e:	46c0      	nop			@ (mov r8, r8)
 80090a0:	40022000 	.word	0x40022000
 80090a4:	ffffe007 	.word	0xffffe007
 80090a8:	ffffdfff 	.word	0xffffdfff
 80090ac:	00010002 	.word	0x00010002

080090b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80090b0:	b580      	push	{r7, lr}
 80090b2:	b086      	sub	sp, #24
 80090b4:	af00      	add	r7, sp, #0
 80090b6:	6078      	str	r0, [r7, #4]
 80090b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80090ba:	2300      	movs	r3, #0
 80090bc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80090be:	e14d      	b.n	800935c <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80090c0:	683b      	ldr	r3, [r7, #0]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	2101      	movs	r1, #1
 80090c6:	697a      	ldr	r2, [r7, #20]
 80090c8:	4091      	lsls	r1, r2
 80090ca:	000a      	movs	r2, r1
 80090cc:	4013      	ands	r3, r2
 80090ce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d100      	bne.n	80090d8 <HAL_GPIO_Init+0x28>
 80090d6:	e13e      	b.n	8009356 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80090d8:	683b      	ldr	r3, [r7, #0]
 80090da:	685b      	ldr	r3, [r3, #4]
 80090dc:	2203      	movs	r2, #3
 80090de:	4013      	ands	r3, r2
 80090e0:	2b01      	cmp	r3, #1
 80090e2:	d005      	beq.n	80090f0 <HAL_GPIO_Init+0x40>
 80090e4:	683b      	ldr	r3, [r7, #0]
 80090e6:	685b      	ldr	r3, [r3, #4]
 80090e8:	2203      	movs	r2, #3
 80090ea:	4013      	ands	r3, r2
 80090ec:	2b02      	cmp	r3, #2
 80090ee:	d130      	bne.n	8009152 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	689b      	ldr	r3, [r3, #8]
 80090f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80090f6:	697b      	ldr	r3, [r7, #20]
 80090f8:	005b      	lsls	r3, r3, #1
 80090fa:	2203      	movs	r2, #3
 80090fc:	409a      	lsls	r2, r3
 80090fe:	0013      	movs	r3, r2
 8009100:	43da      	mvns	r2, r3
 8009102:	693b      	ldr	r3, [r7, #16]
 8009104:	4013      	ands	r3, r2
 8009106:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8009108:	683b      	ldr	r3, [r7, #0]
 800910a:	68da      	ldr	r2, [r3, #12]
 800910c:	697b      	ldr	r3, [r7, #20]
 800910e:	005b      	lsls	r3, r3, #1
 8009110:	409a      	lsls	r2, r3
 8009112:	0013      	movs	r3, r2
 8009114:	693a      	ldr	r2, [r7, #16]
 8009116:	4313      	orrs	r3, r2
 8009118:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	693a      	ldr	r2, [r7, #16]
 800911e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	685b      	ldr	r3, [r3, #4]
 8009124:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8009126:	2201      	movs	r2, #1
 8009128:	697b      	ldr	r3, [r7, #20]
 800912a:	409a      	lsls	r2, r3
 800912c:	0013      	movs	r3, r2
 800912e:	43da      	mvns	r2, r3
 8009130:	693b      	ldr	r3, [r7, #16]
 8009132:	4013      	ands	r3, r2
 8009134:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8009136:	683b      	ldr	r3, [r7, #0]
 8009138:	685b      	ldr	r3, [r3, #4]
 800913a:	091b      	lsrs	r3, r3, #4
 800913c:	2201      	movs	r2, #1
 800913e:	401a      	ands	r2, r3
 8009140:	697b      	ldr	r3, [r7, #20]
 8009142:	409a      	lsls	r2, r3
 8009144:	0013      	movs	r3, r2
 8009146:	693a      	ldr	r2, [r7, #16]
 8009148:	4313      	orrs	r3, r2
 800914a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	693a      	ldr	r2, [r7, #16]
 8009150:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8009152:	683b      	ldr	r3, [r7, #0]
 8009154:	685b      	ldr	r3, [r3, #4]
 8009156:	2203      	movs	r2, #3
 8009158:	4013      	ands	r3, r2
 800915a:	2b03      	cmp	r3, #3
 800915c:	d017      	beq.n	800918e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	68db      	ldr	r3, [r3, #12]
 8009162:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8009164:	697b      	ldr	r3, [r7, #20]
 8009166:	005b      	lsls	r3, r3, #1
 8009168:	2203      	movs	r2, #3
 800916a:	409a      	lsls	r2, r3
 800916c:	0013      	movs	r3, r2
 800916e:	43da      	mvns	r2, r3
 8009170:	693b      	ldr	r3, [r7, #16]
 8009172:	4013      	ands	r3, r2
 8009174:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8009176:	683b      	ldr	r3, [r7, #0]
 8009178:	689a      	ldr	r2, [r3, #8]
 800917a:	697b      	ldr	r3, [r7, #20]
 800917c:	005b      	lsls	r3, r3, #1
 800917e:	409a      	lsls	r2, r3
 8009180:	0013      	movs	r3, r2
 8009182:	693a      	ldr	r2, [r7, #16]
 8009184:	4313      	orrs	r3, r2
 8009186:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	693a      	ldr	r2, [r7, #16]
 800918c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800918e:	683b      	ldr	r3, [r7, #0]
 8009190:	685b      	ldr	r3, [r3, #4]
 8009192:	2203      	movs	r2, #3
 8009194:	4013      	ands	r3, r2
 8009196:	2b02      	cmp	r3, #2
 8009198:	d123      	bne.n	80091e2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800919a:	697b      	ldr	r3, [r7, #20]
 800919c:	08da      	lsrs	r2, r3, #3
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	3208      	adds	r2, #8
 80091a2:	0092      	lsls	r2, r2, #2
 80091a4:	58d3      	ldr	r3, [r2, r3]
 80091a6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80091a8:	697b      	ldr	r3, [r7, #20]
 80091aa:	2207      	movs	r2, #7
 80091ac:	4013      	ands	r3, r2
 80091ae:	009b      	lsls	r3, r3, #2
 80091b0:	220f      	movs	r2, #15
 80091b2:	409a      	lsls	r2, r3
 80091b4:	0013      	movs	r3, r2
 80091b6:	43da      	mvns	r2, r3
 80091b8:	693b      	ldr	r3, [r7, #16]
 80091ba:	4013      	ands	r3, r2
 80091bc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80091be:	683b      	ldr	r3, [r7, #0]
 80091c0:	691a      	ldr	r2, [r3, #16]
 80091c2:	697b      	ldr	r3, [r7, #20]
 80091c4:	2107      	movs	r1, #7
 80091c6:	400b      	ands	r3, r1
 80091c8:	009b      	lsls	r3, r3, #2
 80091ca:	409a      	lsls	r2, r3
 80091cc:	0013      	movs	r3, r2
 80091ce:	693a      	ldr	r2, [r7, #16]
 80091d0:	4313      	orrs	r3, r2
 80091d2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80091d4:	697b      	ldr	r3, [r7, #20]
 80091d6:	08da      	lsrs	r2, r3, #3
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	3208      	adds	r2, #8
 80091dc:	0092      	lsls	r2, r2, #2
 80091de:	6939      	ldr	r1, [r7, #16]
 80091e0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80091e8:	697b      	ldr	r3, [r7, #20]
 80091ea:	005b      	lsls	r3, r3, #1
 80091ec:	2203      	movs	r2, #3
 80091ee:	409a      	lsls	r2, r3
 80091f0:	0013      	movs	r3, r2
 80091f2:	43da      	mvns	r2, r3
 80091f4:	693b      	ldr	r3, [r7, #16]
 80091f6:	4013      	ands	r3, r2
 80091f8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80091fa:	683b      	ldr	r3, [r7, #0]
 80091fc:	685b      	ldr	r3, [r3, #4]
 80091fe:	2203      	movs	r2, #3
 8009200:	401a      	ands	r2, r3
 8009202:	697b      	ldr	r3, [r7, #20]
 8009204:	005b      	lsls	r3, r3, #1
 8009206:	409a      	lsls	r2, r3
 8009208:	0013      	movs	r3, r2
 800920a:	693a      	ldr	r2, [r7, #16]
 800920c:	4313      	orrs	r3, r2
 800920e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	693a      	ldr	r2, [r7, #16]
 8009214:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8009216:	683b      	ldr	r3, [r7, #0]
 8009218:	685a      	ldr	r2, [r3, #4]
 800921a:	23c0      	movs	r3, #192	@ 0xc0
 800921c:	029b      	lsls	r3, r3, #10
 800921e:	4013      	ands	r3, r2
 8009220:	d100      	bne.n	8009224 <HAL_GPIO_Init+0x174>
 8009222:	e098      	b.n	8009356 <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8009224:	4a53      	ldr	r2, [pc, #332]	@ (8009374 <HAL_GPIO_Init+0x2c4>)
 8009226:	697b      	ldr	r3, [r7, #20]
 8009228:	089b      	lsrs	r3, r3, #2
 800922a:	3318      	adds	r3, #24
 800922c:	009b      	lsls	r3, r3, #2
 800922e:	589b      	ldr	r3, [r3, r2]
 8009230:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8009232:	697b      	ldr	r3, [r7, #20]
 8009234:	2203      	movs	r2, #3
 8009236:	4013      	ands	r3, r2
 8009238:	00db      	lsls	r3, r3, #3
 800923a:	220f      	movs	r2, #15
 800923c:	409a      	lsls	r2, r3
 800923e:	0013      	movs	r3, r2
 8009240:	43da      	mvns	r2, r3
 8009242:	693b      	ldr	r3, [r7, #16]
 8009244:	4013      	ands	r3, r2
 8009246:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8009248:	687a      	ldr	r2, [r7, #4]
 800924a:	23a0      	movs	r3, #160	@ 0xa0
 800924c:	05db      	lsls	r3, r3, #23
 800924e:	429a      	cmp	r2, r3
 8009250:	d019      	beq.n	8009286 <HAL_GPIO_Init+0x1d6>
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	4a48      	ldr	r2, [pc, #288]	@ (8009378 <HAL_GPIO_Init+0x2c8>)
 8009256:	4293      	cmp	r3, r2
 8009258:	d013      	beq.n	8009282 <HAL_GPIO_Init+0x1d2>
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	4a47      	ldr	r2, [pc, #284]	@ (800937c <HAL_GPIO_Init+0x2cc>)
 800925e:	4293      	cmp	r3, r2
 8009260:	d00d      	beq.n	800927e <HAL_GPIO_Init+0x1ce>
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	4a46      	ldr	r2, [pc, #280]	@ (8009380 <HAL_GPIO_Init+0x2d0>)
 8009266:	4293      	cmp	r3, r2
 8009268:	d007      	beq.n	800927a <HAL_GPIO_Init+0x1ca>
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	4a45      	ldr	r2, [pc, #276]	@ (8009384 <HAL_GPIO_Init+0x2d4>)
 800926e:	4293      	cmp	r3, r2
 8009270:	d101      	bne.n	8009276 <HAL_GPIO_Init+0x1c6>
 8009272:	2304      	movs	r3, #4
 8009274:	e008      	b.n	8009288 <HAL_GPIO_Init+0x1d8>
 8009276:	2305      	movs	r3, #5
 8009278:	e006      	b.n	8009288 <HAL_GPIO_Init+0x1d8>
 800927a:	2303      	movs	r3, #3
 800927c:	e004      	b.n	8009288 <HAL_GPIO_Init+0x1d8>
 800927e:	2302      	movs	r3, #2
 8009280:	e002      	b.n	8009288 <HAL_GPIO_Init+0x1d8>
 8009282:	2301      	movs	r3, #1
 8009284:	e000      	b.n	8009288 <HAL_GPIO_Init+0x1d8>
 8009286:	2300      	movs	r3, #0
 8009288:	697a      	ldr	r2, [r7, #20]
 800928a:	2103      	movs	r1, #3
 800928c:	400a      	ands	r2, r1
 800928e:	00d2      	lsls	r2, r2, #3
 8009290:	4093      	lsls	r3, r2
 8009292:	693a      	ldr	r2, [r7, #16]
 8009294:	4313      	orrs	r3, r2
 8009296:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8009298:	4936      	ldr	r1, [pc, #216]	@ (8009374 <HAL_GPIO_Init+0x2c4>)
 800929a:	697b      	ldr	r3, [r7, #20]
 800929c:	089b      	lsrs	r3, r3, #2
 800929e:	3318      	adds	r3, #24
 80092a0:	009b      	lsls	r3, r3, #2
 80092a2:	693a      	ldr	r2, [r7, #16]
 80092a4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80092a6:	4b33      	ldr	r3, [pc, #204]	@ (8009374 <HAL_GPIO_Init+0x2c4>)
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	43da      	mvns	r2, r3
 80092b0:	693b      	ldr	r3, [r7, #16]
 80092b2:	4013      	ands	r3, r2
 80092b4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80092b6:	683b      	ldr	r3, [r7, #0]
 80092b8:	685a      	ldr	r2, [r3, #4]
 80092ba:	2380      	movs	r3, #128	@ 0x80
 80092bc:	035b      	lsls	r3, r3, #13
 80092be:	4013      	ands	r3, r2
 80092c0:	d003      	beq.n	80092ca <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 80092c2:	693a      	ldr	r2, [r7, #16]
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	4313      	orrs	r3, r2
 80092c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80092ca:	4b2a      	ldr	r3, [pc, #168]	@ (8009374 <HAL_GPIO_Init+0x2c4>)
 80092cc:	693a      	ldr	r2, [r7, #16]
 80092ce:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80092d0:	4b28      	ldr	r3, [pc, #160]	@ (8009374 <HAL_GPIO_Init+0x2c4>)
 80092d2:	685b      	ldr	r3, [r3, #4]
 80092d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	43da      	mvns	r2, r3
 80092da:	693b      	ldr	r3, [r7, #16]
 80092dc:	4013      	ands	r3, r2
 80092de:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80092e0:	683b      	ldr	r3, [r7, #0]
 80092e2:	685a      	ldr	r2, [r3, #4]
 80092e4:	2380      	movs	r3, #128	@ 0x80
 80092e6:	039b      	lsls	r3, r3, #14
 80092e8:	4013      	ands	r3, r2
 80092ea:	d003      	beq.n	80092f4 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 80092ec:	693a      	ldr	r2, [r7, #16]
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	4313      	orrs	r3, r2
 80092f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80092f4:	4b1f      	ldr	r3, [pc, #124]	@ (8009374 <HAL_GPIO_Init+0x2c4>)
 80092f6:	693a      	ldr	r2, [r7, #16]
 80092f8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80092fa:	4a1e      	ldr	r2, [pc, #120]	@ (8009374 <HAL_GPIO_Init+0x2c4>)
 80092fc:	2384      	movs	r3, #132	@ 0x84
 80092fe:	58d3      	ldr	r3, [r2, r3]
 8009300:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	43da      	mvns	r2, r3
 8009306:	693b      	ldr	r3, [r7, #16]
 8009308:	4013      	ands	r3, r2
 800930a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800930c:	683b      	ldr	r3, [r7, #0]
 800930e:	685a      	ldr	r2, [r3, #4]
 8009310:	2380      	movs	r3, #128	@ 0x80
 8009312:	029b      	lsls	r3, r3, #10
 8009314:	4013      	ands	r3, r2
 8009316:	d003      	beq.n	8009320 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8009318:	693a      	ldr	r2, [r7, #16]
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	4313      	orrs	r3, r2
 800931e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8009320:	4914      	ldr	r1, [pc, #80]	@ (8009374 <HAL_GPIO_Init+0x2c4>)
 8009322:	2284      	movs	r2, #132	@ 0x84
 8009324:	693b      	ldr	r3, [r7, #16]
 8009326:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8009328:	4a12      	ldr	r2, [pc, #72]	@ (8009374 <HAL_GPIO_Init+0x2c4>)
 800932a:	2380      	movs	r3, #128	@ 0x80
 800932c:	58d3      	ldr	r3, [r2, r3]
 800932e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	43da      	mvns	r2, r3
 8009334:	693b      	ldr	r3, [r7, #16]
 8009336:	4013      	ands	r3, r2
 8009338:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800933a:	683b      	ldr	r3, [r7, #0]
 800933c:	685a      	ldr	r2, [r3, #4]
 800933e:	2380      	movs	r3, #128	@ 0x80
 8009340:	025b      	lsls	r3, r3, #9
 8009342:	4013      	ands	r3, r2
 8009344:	d003      	beq.n	800934e <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8009346:	693a      	ldr	r2, [r7, #16]
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	4313      	orrs	r3, r2
 800934c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800934e:	4909      	ldr	r1, [pc, #36]	@ (8009374 <HAL_GPIO_Init+0x2c4>)
 8009350:	2280      	movs	r2, #128	@ 0x80
 8009352:	693b      	ldr	r3, [r7, #16]
 8009354:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8009356:	697b      	ldr	r3, [r7, #20]
 8009358:	3301      	adds	r3, #1
 800935a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800935c:	683b      	ldr	r3, [r7, #0]
 800935e:	681a      	ldr	r2, [r3, #0]
 8009360:	697b      	ldr	r3, [r7, #20]
 8009362:	40da      	lsrs	r2, r3
 8009364:	1e13      	subs	r3, r2, #0
 8009366:	d000      	beq.n	800936a <HAL_GPIO_Init+0x2ba>
 8009368:	e6aa      	b.n	80090c0 <HAL_GPIO_Init+0x10>
  }
}
 800936a:	46c0      	nop			@ (mov r8, r8)
 800936c:	46c0      	nop			@ (mov r8, r8)
 800936e:	46bd      	mov	sp, r7
 8009370:	b006      	add	sp, #24
 8009372:	bd80      	pop	{r7, pc}
 8009374:	40021800 	.word	0x40021800
 8009378:	50000400 	.word	0x50000400
 800937c:	50000800 	.word	0x50000800
 8009380:	50000c00 	.word	0x50000c00
 8009384:	50001000 	.word	0x50001000

08009388 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8009388:	b580      	push	{r7, lr}
 800938a:	b084      	sub	sp, #16
 800938c:	af00      	add	r7, sp, #0
 800938e:	6078      	str	r0, [r7, #4]
 8009390:	000a      	movs	r2, r1
 8009392:	1cbb      	adds	r3, r7, #2
 8009394:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	691b      	ldr	r3, [r3, #16]
 800939a:	1cba      	adds	r2, r7, #2
 800939c:	8812      	ldrh	r2, [r2, #0]
 800939e:	4013      	ands	r3, r2
 80093a0:	d004      	beq.n	80093ac <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80093a2:	230f      	movs	r3, #15
 80093a4:	18fb      	adds	r3, r7, r3
 80093a6:	2201      	movs	r2, #1
 80093a8:	701a      	strb	r2, [r3, #0]
 80093aa:	e003      	b.n	80093b4 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80093ac:	230f      	movs	r3, #15
 80093ae:	18fb      	adds	r3, r7, r3
 80093b0:	2200      	movs	r2, #0
 80093b2:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80093b4:	230f      	movs	r3, #15
 80093b6:	18fb      	adds	r3, r7, r3
 80093b8:	781b      	ldrb	r3, [r3, #0]
}
 80093ba:	0018      	movs	r0, r3
 80093bc:	46bd      	mov	sp, r7
 80093be:	b004      	add	sp, #16
 80093c0:	bd80      	pop	{r7, pc}

080093c2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80093c2:	b580      	push	{r7, lr}
 80093c4:	b082      	sub	sp, #8
 80093c6:	af00      	add	r7, sp, #0
 80093c8:	6078      	str	r0, [r7, #4]
 80093ca:	0008      	movs	r0, r1
 80093cc:	0011      	movs	r1, r2
 80093ce:	1cbb      	adds	r3, r7, #2
 80093d0:	1c02      	adds	r2, r0, #0
 80093d2:	801a      	strh	r2, [r3, #0]
 80093d4:	1c7b      	adds	r3, r7, #1
 80093d6:	1c0a      	adds	r2, r1, #0
 80093d8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80093da:	1c7b      	adds	r3, r7, #1
 80093dc:	781b      	ldrb	r3, [r3, #0]
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d004      	beq.n	80093ec <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80093e2:	1cbb      	adds	r3, r7, #2
 80093e4:	881a      	ldrh	r2, [r3, #0]
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80093ea:	e003      	b.n	80093f4 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80093ec:	1cbb      	adds	r3, r7, #2
 80093ee:	881a      	ldrh	r2, [r3, #0]
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80093f4:	46c0      	nop			@ (mov r8, r8)
 80093f6:	46bd      	mov	sp, r7
 80093f8:	b002      	add	sp, #8
 80093fa:	bd80      	pop	{r7, pc}

080093fc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80093fc:	b580      	push	{r7, lr}
 80093fe:	b082      	sub	sp, #8
 8009400:	af00      	add	r7, sp, #0
 8009402:	0002      	movs	r2, r0
 8009404:	1dbb      	adds	r3, r7, #6
 8009406:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8009408:	4b10      	ldr	r3, [pc, #64]	@ (800944c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800940a:	68db      	ldr	r3, [r3, #12]
 800940c:	1dba      	adds	r2, r7, #6
 800940e:	8812      	ldrh	r2, [r2, #0]
 8009410:	4013      	ands	r3, r2
 8009412:	d008      	beq.n	8009426 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8009414:	4b0d      	ldr	r3, [pc, #52]	@ (800944c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8009416:	1dba      	adds	r2, r7, #6
 8009418:	8812      	ldrh	r2, [r2, #0]
 800941a:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 800941c:	1dbb      	adds	r3, r7, #6
 800941e:	881b      	ldrh	r3, [r3, #0]
 8009420:	0018      	movs	r0, r3
 8009422:	f7fc fac1 	bl	80059a8 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8009426:	4b09      	ldr	r3, [pc, #36]	@ (800944c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8009428:	691b      	ldr	r3, [r3, #16]
 800942a:	1dba      	adds	r2, r7, #6
 800942c:	8812      	ldrh	r2, [r2, #0]
 800942e:	4013      	ands	r3, r2
 8009430:	d008      	beq.n	8009444 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8009432:	4b06      	ldr	r3, [pc, #24]	@ (800944c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8009434:	1dba      	adds	r2, r7, #6
 8009436:	8812      	ldrh	r2, [r2, #0]
 8009438:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 800943a:	1dbb      	adds	r3, r7, #6
 800943c:	881b      	ldrh	r3, [r3, #0]
 800943e:	0018      	movs	r0, r3
 8009440:	f000 f806 	bl	8009450 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8009444:	46c0      	nop			@ (mov r8, r8)
 8009446:	46bd      	mov	sp, r7
 8009448:	b002      	add	sp, #8
 800944a:	bd80      	pop	{r7, pc}
 800944c:	40021800 	.word	0x40021800

08009450 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8009450:	b580      	push	{r7, lr}
 8009452:	b082      	sub	sp, #8
 8009454:	af00      	add	r7, sp, #0
 8009456:	0002      	movs	r2, r0
 8009458:	1dbb      	adds	r3, r7, #6
 800945a:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 800945c:	46c0      	nop			@ (mov r8, r8)
 800945e:	46bd      	mov	sp, r7
 8009460:	b002      	add	sp, #8
 8009462:	bd80      	pop	{r7, pc}

08009464 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8009464:	b580      	push	{r7, lr}
 8009466:	b082      	sub	sp, #8
 8009468:	af00      	add	r7, sp, #0
 800946a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	2b00      	cmp	r3, #0
 8009470:	d101      	bne.n	8009476 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8009472:	2301      	movs	r3, #1
 8009474:	e08f      	b.n	8009596 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	2241      	movs	r2, #65	@ 0x41
 800947a:	5c9b      	ldrb	r3, [r3, r2]
 800947c:	b2db      	uxtb	r3, r3
 800947e:	2b00      	cmp	r3, #0
 8009480:	d107      	bne.n	8009492 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	2240      	movs	r2, #64	@ 0x40
 8009486:	2100      	movs	r1, #0
 8009488:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	0018      	movs	r0, r3
 800948e:	f7fe fa27 	bl	80078e0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	2241      	movs	r2, #65	@ 0x41
 8009496:	2124      	movs	r1, #36	@ 0x24
 8009498:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	681a      	ldr	r2, [r3, #0]
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	2101      	movs	r1, #1
 80094a6:	438a      	bics	r2, r1
 80094a8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	685a      	ldr	r2, [r3, #4]
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	493b      	ldr	r1, [pc, #236]	@ (80095a0 <HAL_I2C_Init+0x13c>)
 80094b4:	400a      	ands	r2, r1
 80094b6:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	689a      	ldr	r2, [r3, #8]
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	4938      	ldr	r1, [pc, #224]	@ (80095a4 <HAL_I2C_Init+0x140>)
 80094c4:	400a      	ands	r2, r1
 80094c6:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	68db      	ldr	r3, [r3, #12]
 80094cc:	2b01      	cmp	r3, #1
 80094ce:	d108      	bne.n	80094e2 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	689a      	ldr	r2, [r3, #8]
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	2180      	movs	r1, #128	@ 0x80
 80094da:	0209      	lsls	r1, r1, #8
 80094dc:	430a      	orrs	r2, r1
 80094de:	609a      	str	r2, [r3, #8]
 80094e0:	e007      	b.n	80094f2 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	689a      	ldr	r2, [r3, #8]
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	2184      	movs	r1, #132	@ 0x84
 80094ec:	0209      	lsls	r1, r1, #8
 80094ee:	430a      	orrs	r2, r1
 80094f0:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	68db      	ldr	r3, [r3, #12]
 80094f6:	2b02      	cmp	r3, #2
 80094f8:	d109      	bne.n	800950e <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	685a      	ldr	r2, [r3, #4]
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	2180      	movs	r1, #128	@ 0x80
 8009506:	0109      	lsls	r1, r1, #4
 8009508:	430a      	orrs	r2, r1
 800950a:	605a      	str	r2, [r3, #4]
 800950c:	e007      	b.n	800951e <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	685a      	ldr	r2, [r3, #4]
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	4923      	ldr	r1, [pc, #140]	@ (80095a8 <HAL_I2C_Init+0x144>)
 800951a:	400a      	ands	r2, r1
 800951c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	685a      	ldr	r2, [r3, #4]
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	4920      	ldr	r1, [pc, #128]	@ (80095ac <HAL_I2C_Init+0x148>)
 800952a:	430a      	orrs	r2, r1
 800952c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	68da      	ldr	r2, [r3, #12]
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	491a      	ldr	r1, [pc, #104]	@ (80095a4 <HAL_I2C_Init+0x140>)
 800953a:	400a      	ands	r2, r1
 800953c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	691a      	ldr	r2, [r3, #16]
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	695b      	ldr	r3, [r3, #20]
 8009546:	431a      	orrs	r2, r3
 8009548:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	699b      	ldr	r3, [r3, #24]
 800954e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	430a      	orrs	r2, r1
 8009556:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	69d9      	ldr	r1, [r3, #28]
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	6a1a      	ldr	r2, [r3, #32]
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	430a      	orrs	r2, r1
 8009566:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	681a      	ldr	r2, [r3, #0]
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	2101      	movs	r1, #1
 8009574:	430a      	orrs	r2, r1
 8009576:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	2200      	movs	r2, #0
 800957c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	2241      	movs	r2, #65	@ 0x41
 8009582:	2120      	movs	r1, #32
 8009584:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	2200      	movs	r2, #0
 800958a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	2242      	movs	r2, #66	@ 0x42
 8009590:	2100      	movs	r1, #0
 8009592:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009594:	2300      	movs	r3, #0
}
 8009596:	0018      	movs	r0, r3
 8009598:	46bd      	mov	sp, r7
 800959a:	b002      	add	sp, #8
 800959c:	bd80      	pop	{r7, pc}
 800959e:	46c0      	nop			@ (mov r8, r8)
 80095a0:	f0ffffff 	.word	0xf0ffffff
 80095a4:	ffff7fff 	.word	0xffff7fff
 80095a8:	fffff7ff 	.word	0xfffff7ff
 80095ac:	02008000 	.word	0x02008000

080095b0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80095b0:	b590      	push	{r4, r7, lr}
 80095b2:	b089      	sub	sp, #36	@ 0x24
 80095b4:	af02      	add	r7, sp, #8
 80095b6:	60f8      	str	r0, [r7, #12]
 80095b8:	0008      	movs	r0, r1
 80095ba:	607a      	str	r2, [r7, #4]
 80095bc:	0019      	movs	r1, r3
 80095be:	230a      	movs	r3, #10
 80095c0:	18fb      	adds	r3, r7, r3
 80095c2:	1c02      	adds	r2, r0, #0
 80095c4:	801a      	strh	r2, [r3, #0]
 80095c6:	2308      	movs	r3, #8
 80095c8:	18fb      	adds	r3, r7, r3
 80095ca:	1c0a      	adds	r2, r1, #0
 80095cc:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	2241      	movs	r2, #65	@ 0x41
 80095d2:	5c9b      	ldrb	r3, [r3, r2]
 80095d4:	b2db      	uxtb	r3, r3
 80095d6:	2b20      	cmp	r3, #32
 80095d8:	d000      	beq.n	80095dc <HAL_I2C_Master_Transmit+0x2c>
 80095da:	e10a      	b.n	80097f2 <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	2240      	movs	r2, #64	@ 0x40
 80095e0:	5c9b      	ldrb	r3, [r3, r2]
 80095e2:	2b01      	cmp	r3, #1
 80095e4:	d101      	bne.n	80095ea <HAL_I2C_Master_Transmit+0x3a>
 80095e6:	2302      	movs	r3, #2
 80095e8:	e104      	b.n	80097f4 <HAL_I2C_Master_Transmit+0x244>
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	2240      	movs	r2, #64	@ 0x40
 80095ee:	2101      	movs	r1, #1
 80095f0:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80095f2:	f7ff fa89 	bl	8008b08 <HAL_GetTick>
 80095f6:	0003      	movs	r3, r0
 80095f8:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80095fa:	2380      	movs	r3, #128	@ 0x80
 80095fc:	0219      	lsls	r1, r3, #8
 80095fe:	68f8      	ldr	r0, [r7, #12]
 8009600:	693b      	ldr	r3, [r7, #16]
 8009602:	9300      	str	r3, [sp, #0]
 8009604:	2319      	movs	r3, #25
 8009606:	2201      	movs	r2, #1
 8009608:	f000 fa26 	bl	8009a58 <I2C_WaitOnFlagUntilTimeout>
 800960c:	1e03      	subs	r3, r0, #0
 800960e:	d001      	beq.n	8009614 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8009610:	2301      	movs	r3, #1
 8009612:	e0ef      	b.n	80097f4 <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	2241      	movs	r2, #65	@ 0x41
 8009618:	2121      	movs	r1, #33	@ 0x21
 800961a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	2242      	movs	r2, #66	@ 0x42
 8009620:	2110      	movs	r1, #16
 8009622:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	2200      	movs	r2, #0
 8009628:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	687a      	ldr	r2, [r7, #4]
 800962e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	2208      	movs	r2, #8
 8009634:	18ba      	adds	r2, r7, r2
 8009636:	8812      	ldrh	r2, [r2, #0]
 8009638:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	2200      	movs	r2, #0
 800963e:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009644:	b29b      	uxth	r3, r3
 8009646:	2bff      	cmp	r3, #255	@ 0xff
 8009648:	d906      	bls.n	8009658 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	22ff      	movs	r2, #255	@ 0xff
 800964e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8009650:	2380      	movs	r3, #128	@ 0x80
 8009652:	045b      	lsls	r3, r3, #17
 8009654:	617b      	str	r3, [r7, #20]
 8009656:	e007      	b.n	8009668 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800965c:	b29a      	uxth	r2, r3
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8009662:	2380      	movs	r3, #128	@ 0x80
 8009664:	049b      	lsls	r3, r3, #18
 8009666:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800966c:	2b00      	cmp	r3, #0
 800966e:	d027      	beq.n	80096c0 <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009674:	781a      	ldrb	r2, [r3, #0]
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009680:	1c5a      	adds	r2, r3, #1
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800968a:	b29b      	uxth	r3, r3
 800968c:	3b01      	subs	r3, #1
 800968e:	b29a      	uxth	r2, r3
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009698:	3b01      	subs	r3, #1
 800969a:	b29a      	uxth	r2, r3
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80096a4:	b2db      	uxtb	r3, r3
 80096a6:	3301      	adds	r3, #1
 80096a8:	b2da      	uxtb	r2, r3
 80096aa:	697c      	ldr	r4, [r7, #20]
 80096ac:	230a      	movs	r3, #10
 80096ae:	18fb      	adds	r3, r7, r3
 80096b0:	8819      	ldrh	r1, [r3, #0]
 80096b2:	68f8      	ldr	r0, [r7, #12]
 80096b4:	4b51      	ldr	r3, [pc, #324]	@ (80097fc <HAL_I2C_Master_Transmit+0x24c>)
 80096b6:	9300      	str	r3, [sp, #0]
 80096b8:	0023      	movs	r3, r4
 80096ba:	f000 fc45 	bl	8009f48 <I2C_TransferConfig>
 80096be:	e06f      	b.n	80097a0 <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80096c4:	b2da      	uxtb	r2, r3
 80096c6:	697c      	ldr	r4, [r7, #20]
 80096c8:	230a      	movs	r3, #10
 80096ca:	18fb      	adds	r3, r7, r3
 80096cc:	8819      	ldrh	r1, [r3, #0]
 80096ce:	68f8      	ldr	r0, [r7, #12]
 80096d0:	4b4a      	ldr	r3, [pc, #296]	@ (80097fc <HAL_I2C_Master_Transmit+0x24c>)
 80096d2:	9300      	str	r3, [sp, #0]
 80096d4:	0023      	movs	r3, r4
 80096d6:	f000 fc37 	bl	8009f48 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80096da:	e061      	b.n	80097a0 <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80096dc:	693a      	ldr	r2, [r7, #16]
 80096de:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	0018      	movs	r0, r3
 80096e4:	f000 fa10 	bl	8009b08 <I2C_WaitOnTXISFlagUntilTimeout>
 80096e8:	1e03      	subs	r3, r0, #0
 80096ea:	d001      	beq.n	80096f0 <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 80096ec:	2301      	movs	r3, #1
 80096ee:	e081      	b.n	80097f4 <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096f4:	781a      	ldrb	r2, [r3, #0]
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009700:	1c5a      	adds	r2, r3, #1
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800970a:	b29b      	uxth	r3, r3
 800970c:	3b01      	subs	r3, #1
 800970e:	b29a      	uxth	r2, r3
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009718:	3b01      	subs	r3, #1
 800971a:	b29a      	uxth	r2, r3
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009724:	b29b      	uxth	r3, r3
 8009726:	2b00      	cmp	r3, #0
 8009728:	d03a      	beq.n	80097a0 <HAL_I2C_Master_Transmit+0x1f0>
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800972e:	2b00      	cmp	r3, #0
 8009730:	d136      	bne.n	80097a0 <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8009732:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009734:	68f8      	ldr	r0, [r7, #12]
 8009736:	693b      	ldr	r3, [r7, #16]
 8009738:	9300      	str	r3, [sp, #0]
 800973a:	0013      	movs	r3, r2
 800973c:	2200      	movs	r2, #0
 800973e:	2180      	movs	r1, #128	@ 0x80
 8009740:	f000 f98a 	bl	8009a58 <I2C_WaitOnFlagUntilTimeout>
 8009744:	1e03      	subs	r3, r0, #0
 8009746:	d001      	beq.n	800974c <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 8009748:	2301      	movs	r3, #1
 800974a:	e053      	b.n	80097f4 <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009750:	b29b      	uxth	r3, r3
 8009752:	2bff      	cmp	r3, #255	@ 0xff
 8009754:	d911      	bls.n	800977a <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	22ff      	movs	r2, #255	@ 0xff
 800975a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009760:	b2da      	uxtb	r2, r3
 8009762:	2380      	movs	r3, #128	@ 0x80
 8009764:	045c      	lsls	r4, r3, #17
 8009766:	230a      	movs	r3, #10
 8009768:	18fb      	adds	r3, r7, r3
 800976a:	8819      	ldrh	r1, [r3, #0]
 800976c:	68f8      	ldr	r0, [r7, #12]
 800976e:	2300      	movs	r3, #0
 8009770:	9300      	str	r3, [sp, #0]
 8009772:	0023      	movs	r3, r4
 8009774:	f000 fbe8 	bl	8009f48 <I2C_TransferConfig>
 8009778:	e012      	b.n	80097a0 <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800977e:	b29a      	uxth	r2, r3
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009788:	b2da      	uxtb	r2, r3
 800978a:	2380      	movs	r3, #128	@ 0x80
 800978c:	049c      	lsls	r4, r3, #18
 800978e:	230a      	movs	r3, #10
 8009790:	18fb      	adds	r3, r7, r3
 8009792:	8819      	ldrh	r1, [r3, #0]
 8009794:	68f8      	ldr	r0, [r7, #12]
 8009796:	2300      	movs	r3, #0
 8009798:	9300      	str	r3, [sp, #0]
 800979a:	0023      	movs	r3, r4
 800979c:	f000 fbd4 	bl	8009f48 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80097a4:	b29b      	uxth	r3, r3
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d198      	bne.n	80096dc <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80097aa:	693a      	ldr	r2, [r7, #16]
 80097ac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	0018      	movs	r0, r3
 80097b2:	f000 f9ef 	bl	8009b94 <I2C_WaitOnSTOPFlagUntilTimeout>
 80097b6:	1e03      	subs	r3, r0, #0
 80097b8:	d001      	beq.n	80097be <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 80097ba:	2301      	movs	r3, #1
 80097bc:	e01a      	b.n	80097f4 <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	2220      	movs	r2, #32
 80097c4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	685a      	ldr	r2, [r3, #4]
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	490b      	ldr	r1, [pc, #44]	@ (8009800 <HAL_I2C_Master_Transmit+0x250>)
 80097d2:	400a      	ands	r2, r1
 80097d4:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	2241      	movs	r2, #65	@ 0x41
 80097da:	2120      	movs	r1, #32
 80097dc:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	2242      	movs	r2, #66	@ 0x42
 80097e2:	2100      	movs	r1, #0
 80097e4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	2240      	movs	r2, #64	@ 0x40
 80097ea:	2100      	movs	r1, #0
 80097ec:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80097ee:	2300      	movs	r3, #0
 80097f0:	e000      	b.n	80097f4 <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 80097f2:	2302      	movs	r3, #2
  }
}
 80097f4:	0018      	movs	r0, r3
 80097f6:	46bd      	mov	sp, r7
 80097f8:	b007      	add	sp, #28
 80097fa:	bd90      	pop	{r4, r7, pc}
 80097fc:	80002000 	.word	0x80002000
 8009800:	fe00e800 	.word	0xfe00e800

08009804 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8009804:	b590      	push	{r4, r7, lr}
 8009806:	b089      	sub	sp, #36	@ 0x24
 8009808:	af02      	add	r7, sp, #8
 800980a:	60f8      	str	r0, [r7, #12]
 800980c:	0008      	movs	r0, r1
 800980e:	607a      	str	r2, [r7, #4]
 8009810:	0019      	movs	r1, r3
 8009812:	230a      	movs	r3, #10
 8009814:	18fb      	adds	r3, r7, r3
 8009816:	1c02      	adds	r2, r0, #0
 8009818:	801a      	strh	r2, [r3, #0]
 800981a:	2308      	movs	r3, #8
 800981c:	18fb      	adds	r3, r7, r3
 800981e:	1c0a      	adds	r2, r1, #0
 8009820:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	2241      	movs	r2, #65	@ 0x41
 8009826:	5c9b      	ldrb	r3, [r3, r2]
 8009828:	b2db      	uxtb	r3, r3
 800982a:	2b20      	cmp	r3, #32
 800982c:	d000      	beq.n	8009830 <HAL_I2C_Master_Receive+0x2c>
 800982e:	e0e8      	b.n	8009a02 <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	2240      	movs	r2, #64	@ 0x40
 8009834:	5c9b      	ldrb	r3, [r3, r2]
 8009836:	2b01      	cmp	r3, #1
 8009838:	d101      	bne.n	800983e <HAL_I2C_Master_Receive+0x3a>
 800983a:	2302      	movs	r3, #2
 800983c:	e0e2      	b.n	8009a04 <HAL_I2C_Master_Receive+0x200>
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	2240      	movs	r2, #64	@ 0x40
 8009842:	2101      	movs	r1, #1
 8009844:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8009846:	f7ff f95f 	bl	8008b08 <HAL_GetTick>
 800984a:	0003      	movs	r3, r0
 800984c:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800984e:	2380      	movs	r3, #128	@ 0x80
 8009850:	0219      	lsls	r1, r3, #8
 8009852:	68f8      	ldr	r0, [r7, #12]
 8009854:	697b      	ldr	r3, [r7, #20]
 8009856:	9300      	str	r3, [sp, #0]
 8009858:	2319      	movs	r3, #25
 800985a:	2201      	movs	r2, #1
 800985c:	f000 f8fc 	bl	8009a58 <I2C_WaitOnFlagUntilTimeout>
 8009860:	1e03      	subs	r3, r0, #0
 8009862:	d001      	beq.n	8009868 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8009864:	2301      	movs	r3, #1
 8009866:	e0cd      	b.n	8009a04 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	2241      	movs	r2, #65	@ 0x41
 800986c:	2122      	movs	r1, #34	@ 0x22
 800986e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	2242      	movs	r2, #66	@ 0x42
 8009874:	2110      	movs	r1, #16
 8009876:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	2200      	movs	r2, #0
 800987c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	687a      	ldr	r2, [r7, #4]
 8009882:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	2208      	movs	r2, #8
 8009888:	18ba      	adds	r2, r7, r2
 800988a:	8812      	ldrh	r2, [r2, #0]
 800988c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	2200      	movs	r2, #0
 8009892:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009898:	b29b      	uxth	r3, r3
 800989a:	2bff      	cmp	r3, #255	@ 0xff
 800989c:	d911      	bls.n	80098c2 <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	22ff      	movs	r2, #255	@ 0xff
 80098a2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80098a8:	b2da      	uxtb	r2, r3
 80098aa:	2380      	movs	r3, #128	@ 0x80
 80098ac:	045c      	lsls	r4, r3, #17
 80098ae:	230a      	movs	r3, #10
 80098b0:	18fb      	adds	r3, r7, r3
 80098b2:	8819      	ldrh	r1, [r3, #0]
 80098b4:	68f8      	ldr	r0, [r7, #12]
 80098b6:	4b55      	ldr	r3, [pc, #340]	@ (8009a0c <HAL_I2C_Master_Receive+0x208>)
 80098b8:	9300      	str	r3, [sp, #0]
 80098ba:	0023      	movs	r3, r4
 80098bc:	f000 fb44 	bl	8009f48 <I2C_TransferConfig>
 80098c0:	e076      	b.n	80099b0 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80098c6:	b29a      	uxth	r2, r3
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80098d0:	b2da      	uxtb	r2, r3
 80098d2:	2380      	movs	r3, #128	@ 0x80
 80098d4:	049c      	lsls	r4, r3, #18
 80098d6:	230a      	movs	r3, #10
 80098d8:	18fb      	adds	r3, r7, r3
 80098da:	8819      	ldrh	r1, [r3, #0]
 80098dc:	68f8      	ldr	r0, [r7, #12]
 80098de:	4b4b      	ldr	r3, [pc, #300]	@ (8009a0c <HAL_I2C_Master_Receive+0x208>)
 80098e0:	9300      	str	r3, [sp, #0]
 80098e2:	0023      	movs	r3, r4
 80098e4:	f000 fb30 	bl	8009f48 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80098e8:	e062      	b.n	80099b0 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80098ea:	697a      	ldr	r2, [r7, #20]
 80098ec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	0018      	movs	r0, r3
 80098f2:	f000 f993 	bl	8009c1c <I2C_WaitOnRXNEFlagUntilTimeout>
 80098f6:	1e03      	subs	r3, r0, #0
 80098f8:	d001      	beq.n	80098fe <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 80098fa:	2301      	movs	r3, #1
 80098fc:	e082      	b.n	8009a04 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009908:	b2d2      	uxtb	r2, r2
 800990a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009910:	1c5a      	adds	r2, r3, #1
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800991a:	3b01      	subs	r3, #1
 800991c:	b29a      	uxth	r2, r3
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009926:	b29b      	uxth	r3, r3
 8009928:	3b01      	subs	r3, #1
 800992a:	b29a      	uxth	r2, r3
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009934:	b29b      	uxth	r3, r3
 8009936:	2b00      	cmp	r3, #0
 8009938:	d03a      	beq.n	80099b0 <HAL_I2C_Master_Receive+0x1ac>
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800993e:	2b00      	cmp	r3, #0
 8009940:	d136      	bne.n	80099b0 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8009942:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009944:	68f8      	ldr	r0, [r7, #12]
 8009946:	697b      	ldr	r3, [r7, #20]
 8009948:	9300      	str	r3, [sp, #0]
 800994a:	0013      	movs	r3, r2
 800994c:	2200      	movs	r2, #0
 800994e:	2180      	movs	r1, #128	@ 0x80
 8009950:	f000 f882 	bl	8009a58 <I2C_WaitOnFlagUntilTimeout>
 8009954:	1e03      	subs	r3, r0, #0
 8009956:	d001      	beq.n	800995c <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8009958:	2301      	movs	r3, #1
 800995a:	e053      	b.n	8009a04 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009960:	b29b      	uxth	r3, r3
 8009962:	2bff      	cmp	r3, #255	@ 0xff
 8009964:	d911      	bls.n	800998a <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	22ff      	movs	r2, #255	@ 0xff
 800996a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009970:	b2da      	uxtb	r2, r3
 8009972:	2380      	movs	r3, #128	@ 0x80
 8009974:	045c      	lsls	r4, r3, #17
 8009976:	230a      	movs	r3, #10
 8009978:	18fb      	adds	r3, r7, r3
 800997a:	8819      	ldrh	r1, [r3, #0]
 800997c:	68f8      	ldr	r0, [r7, #12]
 800997e:	2300      	movs	r3, #0
 8009980:	9300      	str	r3, [sp, #0]
 8009982:	0023      	movs	r3, r4
 8009984:	f000 fae0 	bl	8009f48 <I2C_TransferConfig>
 8009988:	e012      	b.n	80099b0 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800998e:	b29a      	uxth	r2, r3
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009998:	b2da      	uxtb	r2, r3
 800999a:	2380      	movs	r3, #128	@ 0x80
 800999c:	049c      	lsls	r4, r3, #18
 800999e:	230a      	movs	r3, #10
 80099a0:	18fb      	adds	r3, r7, r3
 80099a2:	8819      	ldrh	r1, [r3, #0]
 80099a4:	68f8      	ldr	r0, [r7, #12]
 80099a6:	2300      	movs	r3, #0
 80099a8:	9300      	str	r3, [sp, #0]
 80099aa:	0023      	movs	r3, r4
 80099ac:	f000 facc 	bl	8009f48 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80099b4:	b29b      	uxth	r3, r3
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d197      	bne.n	80098ea <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80099ba:	697a      	ldr	r2, [r7, #20]
 80099bc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	0018      	movs	r0, r3
 80099c2:	f000 f8e7 	bl	8009b94 <I2C_WaitOnSTOPFlagUntilTimeout>
 80099c6:	1e03      	subs	r3, r0, #0
 80099c8:	d001      	beq.n	80099ce <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 80099ca:	2301      	movs	r3, #1
 80099cc:	e01a      	b.n	8009a04 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	2220      	movs	r2, #32
 80099d4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	685a      	ldr	r2, [r3, #4]
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	490b      	ldr	r1, [pc, #44]	@ (8009a10 <HAL_I2C_Master_Receive+0x20c>)
 80099e2:	400a      	ands	r2, r1
 80099e4:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	2241      	movs	r2, #65	@ 0x41
 80099ea:	2120      	movs	r1, #32
 80099ec:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	2242      	movs	r2, #66	@ 0x42
 80099f2:	2100      	movs	r1, #0
 80099f4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	2240      	movs	r2, #64	@ 0x40
 80099fa:	2100      	movs	r1, #0
 80099fc:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80099fe:	2300      	movs	r3, #0
 8009a00:	e000      	b.n	8009a04 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 8009a02:	2302      	movs	r3, #2
  }
}
 8009a04:	0018      	movs	r0, r3
 8009a06:	46bd      	mov	sp, r7
 8009a08:	b007      	add	sp, #28
 8009a0a:	bd90      	pop	{r4, r7, pc}
 8009a0c:	80002400 	.word	0x80002400
 8009a10:	fe00e800 	.word	0xfe00e800

08009a14 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8009a14:	b580      	push	{r7, lr}
 8009a16:	b082      	sub	sp, #8
 8009a18:	af00      	add	r7, sp, #0
 8009a1a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	699b      	ldr	r3, [r3, #24]
 8009a22:	2202      	movs	r2, #2
 8009a24:	4013      	ands	r3, r2
 8009a26:	2b02      	cmp	r3, #2
 8009a28:	d103      	bne.n	8009a32 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	2200      	movs	r2, #0
 8009a30:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	699b      	ldr	r3, [r3, #24]
 8009a38:	2201      	movs	r2, #1
 8009a3a:	4013      	ands	r3, r2
 8009a3c:	2b01      	cmp	r3, #1
 8009a3e:	d007      	beq.n	8009a50 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	699a      	ldr	r2, [r3, #24]
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	2101      	movs	r1, #1
 8009a4c:	430a      	orrs	r2, r1
 8009a4e:	619a      	str	r2, [r3, #24]
  }
}
 8009a50:	46c0      	nop			@ (mov r8, r8)
 8009a52:	46bd      	mov	sp, r7
 8009a54:	b002      	add	sp, #8
 8009a56:	bd80      	pop	{r7, pc}

08009a58 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8009a58:	b580      	push	{r7, lr}
 8009a5a:	b084      	sub	sp, #16
 8009a5c:	af00      	add	r7, sp, #0
 8009a5e:	60f8      	str	r0, [r7, #12]
 8009a60:	60b9      	str	r1, [r7, #8]
 8009a62:	603b      	str	r3, [r7, #0]
 8009a64:	1dfb      	adds	r3, r7, #7
 8009a66:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009a68:	e03a      	b.n	8009ae0 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009a6a:	69ba      	ldr	r2, [r7, #24]
 8009a6c:	6839      	ldr	r1, [r7, #0]
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	0018      	movs	r0, r3
 8009a72:	f000 f971 	bl	8009d58 <I2C_IsErrorOccurred>
 8009a76:	1e03      	subs	r3, r0, #0
 8009a78:	d001      	beq.n	8009a7e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8009a7a:	2301      	movs	r3, #1
 8009a7c:	e040      	b.n	8009b00 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009a7e:	683b      	ldr	r3, [r7, #0]
 8009a80:	3301      	adds	r3, #1
 8009a82:	d02d      	beq.n	8009ae0 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009a84:	f7ff f840 	bl	8008b08 <HAL_GetTick>
 8009a88:	0002      	movs	r2, r0
 8009a8a:	69bb      	ldr	r3, [r7, #24]
 8009a8c:	1ad3      	subs	r3, r2, r3
 8009a8e:	683a      	ldr	r2, [r7, #0]
 8009a90:	429a      	cmp	r2, r3
 8009a92:	d302      	bcc.n	8009a9a <I2C_WaitOnFlagUntilTimeout+0x42>
 8009a94:	683b      	ldr	r3, [r7, #0]
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d122      	bne.n	8009ae0 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	699b      	ldr	r3, [r3, #24]
 8009aa0:	68ba      	ldr	r2, [r7, #8]
 8009aa2:	4013      	ands	r3, r2
 8009aa4:	68ba      	ldr	r2, [r7, #8]
 8009aa6:	1ad3      	subs	r3, r2, r3
 8009aa8:	425a      	negs	r2, r3
 8009aaa:	4153      	adcs	r3, r2
 8009aac:	b2db      	uxtb	r3, r3
 8009aae:	001a      	movs	r2, r3
 8009ab0:	1dfb      	adds	r3, r7, #7
 8009ab2:	781b      	ldrb	r3, [r3, #0]
 8009ab4:	429a      	cmp	r2, r3
 8009ab6:	d113      	bne.n	8009ae0 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009abc:	2220      	movs	r2, #32
 8009abe:	431a      	orrs	r2, r3
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	2241      	movs	r2, #65	@ 0x41
 8009ac8:	2120      	movs	r1, #32
 8009aca:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	2242      	movs	r2, #66	@ 0x42
 8009ad0:	2100      	movs	r1, #0
 8009ad2:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	2240      	movs	r2, #64	@ 0x40
 8009ad8:	2100      	movs	r1, #0
 8009ada:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8009adc:	2301      	movs	r3, #1
 8009ade:	e00f      	b.n	8009b00 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	699b      	ldr	r3, [r3, #24]
 8009ae6:	68ba      	ldr	r2, [r7, #8]
 8009ae8:	4013      	ands	r3, r2
 8009aea:	68ba      	ldr	r2, [r7, #8]
 8009aec:	1ad3      	subs	r3, r2, r3
 8009aee:	425a      	negs	r2, r3
 8009af0:	4153      	adcs	r3, r2
 8009af2:	b2db      	uxtb	r3, r3
 8009af4:	001a      	movs	r2, r3
 8009af6:	1dfb      	adds	r3, r7, #7
 8009af8:	781b      	ldrb	r3, [r3, #0]
 8009afa:	429a      	cmp	r2, r3
 8009afc:	d0b5      	beq.n	8009a6a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009afe:	2300      	movs	r3, #0
}
 8009b00:	0018      	movs	r0, r3
 8009b02:	46bd      	mov	sp, r7
 8009b04:	b004      	add	sp, #16
 8009b06:	bd80      	pop	{r7, pc}

08009b08 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009b08:	b580      	push	{r7, lr}
 8009b0a:	b084      	sub	sp, #16
 8009b0c:	af00      	add	r7, sp, #0
 8009b0e:	60f8      	str	r0, [r7, #12]
 8009b10:	60b9      	str	r1, [r7, #8]
 8009b12:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009b14:	e032      	b.n	8009b7c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009b16:	687a      	ldr	r2, [r7, #4]
 8009b18:	68b9      	ldr	r1, [r7, #8]
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	0018      	movs	r0, r3
 8009b1e:	f000 f91b 	bl	8009d58 <I2C_IsErrorOccurred>
 8009b22:	1e03      	subs	r3, r0, #0
 8009b24:	d001      	beq.n	8009b2a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009b26:	2301      	movs	r3, #1
 8009b28:	e030      	b.n	8009b8c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009b2a:	68bb      	ldr	r3, [r7, #8]
 8009b2c:	3301      	adds	r3, #1
 8009b2e:	d025      	beq.n	8009b7c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009b30:	f7fe ffea 	bl	8008b08 <HAL_GetTick>
 8009b34:	0002      	movs	r2, r0
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	1ad3      	subs	r3, r2, r3
 8009b3a:	68ba      	ldr	r2, [r7, #8]
 8009b3c:	429a      	cmp	r2, r3
 8009b3e:	d302      	bcc.n	8009b46 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8009b40:	68bb      	ldr	r3, [r7, #8]
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d11a      	bne.n	8009b7c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	699b      	ldr	r3, [r3, #24]
 8009b4c:	2202      	movs	r2, #2
 8009b4e:	4013      	ands	r3, r2
 8009b50:	2b02      	cmp	r3, #2
 8009b52:	d013      	beq.n	8009b7c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b58:	2220      	movs	r2, #32
 8009b5a:	431a      	orrs	r2, r3
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	2241      	movs	r2, #65	@ 0x41
 8009b64:	2120      	movs	r1, #32
 8009b66:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	2242      	movs	r2, #66	@ 0x42
 8009b6c:	2100      	movs	r1, #0
 8009b6e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	2240      	movs	r2, #64	@ 0x40
 8009b74:	2100      	movs	r1, #0
 8009b76:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8009b78:	2301      	movs	r3, #1
 8009b7a:	e007      	b.n	8009b8c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	699b      	ldr	r3, [r3, #24]
 8009b82:	2202      	movs	r2, #2
 8009b84:	4013      	ands	r3, r2
 8009b86:	2b02      	cmp	r3, #2
 8009b88:	d1c5      	bne.n	8009b16 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8009b8a:	2300      	movs	r3, #0
}
 8009b8c:	0018      	movs	r0, r3
 8009b8e:	46bd      	mov	sp, r7
 8009b90:	b004      	add	sp, #16
 8009b92:	bd80      	pop	{r7, pc}

08009b94 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009b94:	b580      	push	{r7, lr}
 8009b96:	b084      	sub	sp, #16
 8009b98:	af00      	add	r7, sp, #0
 8009b9a:	60f8      	str	r0, [r7, #12]
 8009b9c:	60b9      	str	r1, [r7, #8]
 8009b9e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009ba0:	e02f      	b.n	8009c02 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009ba2:	687a      	ldr	r2, [r7, #4]
 8009ba4:	68b9      	ldr	r1, [r7, #8]
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	0018      	movs	r0, r3
 8009baa:	f000 f8d5 	bl	8009d58 <I2C_IsErrorOccurred>
 8009bae:	1e03      	subs	r3, r0, #0
 8009bb0:	d001      	beq.n	8009bb6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009bb2:	2301      	movs	r3, #1
 8009bb4:	e02d      	b.n	8009c12 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009bb6:	f7fe ffa7 	bl	8008b08 <HAL_GetTick>
 8009bba:	0002      	movs	r2, r0
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	1ad3      	subs	r3, r2, r3
 8009bc0:	68ba      	ldr	r2, [r7, #8]
 8009bc2:	429a      	cmp	r2, r3
 8009bc4:	d302      	bcc.n	8009bcc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8009bc6:	68bb      	ldr	r3, [r7, #8]
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d11a      	bne.n	8009c02 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	699b      	ldr	r3, [r3, #24]
 8009bd2:	2220      	movs	r2, #32
 8009bd4:	4013      	ands	r3, r2
 8009bd6:	2b20      	cmp	r3, #32
 8009bd8:	d013      	beq.n	8009c02 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009bde:	2220      	movs	r2, #32
 8009be0:	431a      	orrs	r2, r3
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	2241      	movs	r2, #65	@ 0x41
 8009bea:	2120      	movs	r1, #32
 8009bec:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	2242      	movs	r2, #66	@ 0x42
 8009bf2:	2100      	movs	r1, #0
 8009bf4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	2240      	movs	r2, #64	@ 0x40
 8009bfa:	2100      	movs	r1, #0
 8009bfc:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8009bfe:	2301      	movs	r3, #1
 8009c00:	e007      	b.n	8009c12 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	699b      	ldr	r3, [r3, #24]
 8009c08:	2220      	movs	r2, #32
 8009c0a:	4013      	ands	r3, r2
 8009c0c:	2b20      	cmp	r3, #32
 8009c0e:	d1c8      	bne.n	8009ba2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009c10:	2300      	movs	r3, #0
}
 8009c12:	0018      	movs	r0, r3
 8009c14:	46bd      	mov	sp, r7
 8009c16:	b004      	add	sp, #16
 8009c18:	bd80      	pop	{r7, pc}
	...

08009c1c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009c1c:	b580      	push	{r7, lr}
 8009c1e:	b086      	sub	sp, #24
 8009c20:	af00      	add	r7, sp, #0
 8009c22:	60f8      	str	r0, [r7, #12]
 8009c24:	60b9      	str	r1, [r7, #8]
 8009c26:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009c28:	2317      	movs	r3, #23
 8009c2a:	18fb      	adds	r3, r7, r3
 8009c2c:	2200      	movs	r2, #0
 8009c2e:	701a      	strb	r2, [r3, #0]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8009c30:	e07b      	b.n	8009d2a <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009c32:	687a      	ldr	r2, [r7, #4]
 8009c34:	68b9      	ldr	r1, [r7, #8]
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	0018      	movs	r0, r3
 8009c3a:	f000 f88d 	bl	8009d58 <I2C_IsErrorOccurred>
 8009c3e:	1e03      	subs	r3, r0, #0
 8009c40:	d003      	beq.n	8009c4a <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    {
      status = HAL_ERROR;
 8009c42:	2317      	movs	r3, #23
 8009c44:	18fb      	adds	r3, r7, r3
 8009c46:	2201      	movs	r2, #1
 8009c48:	701a      	strb	r2, [r3, #0]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	699b      	ldr	r3, [r3, #24]
 8009c50:	2220      	movs	r2, #32
 8009c52:	4013      	ands	r3, r2
 8009c54:	2b20      	cmp	r3, #32
 8009c56:	d140      	bne.n	8009cda <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
 8009c58:	2117      	movs	r1, #23
 8009c5a:	187b      	adds	r3, r7, r1
 8009c5c:	781b      	ldrb	r3, [r3, #0]
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d13b      	bne.n	8009cda <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	699b      	ldr	r3, [r3, #24]
 8009c68:	2204      	movs	r2, #4
 8009c6a:	4013      	ands	r3, r2
 8009c6c:	2b04      	cmp	r3, #4
 8009c6e:	d106      	bne.n	8009c7e <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d002      	beq.n	8009c7e <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8009c78:	187b      	adds	r3, r7, r1
 8009c7a:	2200      	movs	r2, #0
 8009c7c:	701a      	strb	r2, [r3, #0]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009c7e:	68fb      	ldr	r3, [r7, #12]
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	699b      	ldr	r3, [r3, #24]
 8009c84:	2210      	movs	r2, #16
 8009c86:	4013      	ands	r3, r2
 8009c88:	2b10      	cmp	r3, #16
 8009c8a:	d123      	bne.n	8009cd4 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	2210      	movs	r2, #16
 8009c92:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	2204      	movs	r2, #4
 8009c98:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	2220      	movs	r2, #32
 8009ca0:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	685a      	ldr	r2, [r3, #4]
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	4929      	ldr	r1, [pc, #164]	@ (8009d54 <I2C_WaitOnRXNEFlagUntilTimeout+0x138>)
 8009cae:	400a      	ands	r2, r1
 8009cb0:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	2241      	movs	r2, #65	@ 0x41
 8009cb6:	2120      	movs	r1, #32
 8009cb8:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	2242      	movs	r2, #66	@ 0x42
 8009cbe:	2100      	movs	r1, #0
 8009cc0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	2240      	movs	r2, #64	@ 0x40
 8009cc6:	2100      	movs	r1, #0
 8009cc8:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8009cca:	2317      	movs	r3, #23
 8009ccc:	18fb      	adds	r3, r7, r3
 8009cce:	2201      	movs	r2, #1
 8009cd0:	701a      	strb	r2, [r3, #0]
 8009cd2:	e002      	b.n	8009cda <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	2200      	movs	r2, #0
 8009cd8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8009cda:	f7fe ff15 	bl	8008b08 <HAL_GetTick>
 8009cde:	0002      	movs	r2, r0
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	1ad3      	subs	r3, r2, r3
 8009ce4:	68ba      	ldr	r2, [r7, #8]
 8009ce6:	429a      	cmp	r2, r3
 8009ce8:	d302      	bcc.n	8009cf0 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>
 8009cea:	68bb      	ldr	r3, [r7, #8]
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d11c      	bne.n	8009d2a <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
 8009cf0:	2017      	movs	r0, #23
 8009cf2:	183b      	adds	r3, r7, r0
 8009cf4:	781b      	ldrb	r3, [r3, #0]
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d117      	bne.n	8009d2a <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	699b      	ldr	r3, [r3, #24]
 8009d00:	2204      	movs	r2, #4
 8009d02:	4013      	ands	r3, r2
 8009d04:	2b04      	cmp	r3, #4
 8009d06:	d010      	beq.n	8009d2a <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009d0c:	2220      	movs	r2, #32
 8009d0e:	431a      	orrs	r2, r3
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	2241      	movs	r2, #65	@ 0x41
 8009d18:	2120      	movs	r1, #32
 8009d1a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	2240      	movs	r2, #64	@ 0x40
 8009d20:	2100      	movs	r1, #0
 8009d22:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8009d24:	183b      	adds	r3, r7, r0
 8009d26:	2201      	movs	r2, #1
 8009d28:	701a      	strb	r2, [r3, #0]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	699b      	ldr	r3, [r3, #24]
 8009d30:	2204      	movs	r2, #4
 8009d32:	4013      	ands	r3, r2
 8009d34:	2b04      	cmp	r3, #4
 8009d36:	d005      	beq.n	8009d44 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8009d38:	2317      	movs	r3, #23
 8009d3a:	18fb      	adds	r3, r7, r3
 8009d3c:	781b      	ldrb	r3, [r3, #0]
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d100      	bne.n	8009d44 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8009d42:	e776      	b.n	8009c32 <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
      }
    }
  }
  return status;
 8009d44:	2317      	movs	r3, #23
 8009d46:	18fb      	adds	r3, r7, r3
 8009d48:	781b      	ldrb	r3, [r3, #0]
}
 8009d4a:	0018      	movs	r0, r3
 8009d4c:	46bd      	mov	sp, r7
 8009d4e:	b006      	add	sp, #24
 8009d50:	bd80      	pop	{r7, pc}
 8009d52:	46c0      	nop			@ (mov r8, r8)
 8009d54:	fe00e800 	.word	0xfe00e800

08009d58 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009d58:	b580      	push	{r7, lr}
 8009d5a:	b08a      	sub	sp, #40	@ 0x28
 8009d5c:	af00      	add	r7, sp, #0
 8009d5e:	60f8      	str	r0, [r7, #12]
 8009d60:	60b9      	str	r1, [r7, #8]
 8009d62:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009d64:	2327      	movs	r3, #39	@ 0x27
 8009d66:	18fb      	adds	r3, r7, r3
 8009d68:	2200      	movs	r2, #0
 8009d6a:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	699b      	ldr	r3, [r3, #24]
 8009d72:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8009d74:	2300      	movs	r3, #0
 8009d76:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8009d7c:	69bb      	ldr	r3, [r7, #24]
 8009d7e:	2210      	movs	r2, #16
 8009d80:	4013      	ands	r3, r2
 8009d82:	d100      	bne.n	8009d86 <I2C_IsErrorOccurred+0x2e>
 8009d84:	e079      	b.n	8009e7a <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	2210      	movs	r2, #16
 8009d8c:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009d8e:	e057      	b.n	8009e40 <I2C_IsErrorOccurred+0xe8>
 8009d90:	2227      	movs	r2, #39	@ 0x27
 8009d92:	18bb      	adds	r3, r7, r2
 8009d94:	18ba      	adds	r2, r7, r2
 8009d96:	7812      	ldrb	r2, [r2, #0]
 8009d98:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8009d9a:	68bb      	ldr	r3, [r7, #8]
 8009d9c:	3301      	adds	r3, #1
 8009d9e:	d04f      	beq.n	8009e40 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8009da0:	f7fe feb2 	bl	8008b08 <HAL_GetTick>
 8009da4:	0002      	movs	r2, r0
 8009da6:	69fb      	ldr	r3, [r7, #28]
 8009da8:	1ad3      	subs	r3, r2, r3
 8009daa:	68ba      	ldr	r2, [r7, #8]
 8009dac:	429a      	cmp	r2, r3
 8009dae:	d302      	bcc.n	8009db6 <I2C_IsErrorOccurred+0x5e>
 8009db0:	68bb      	ldr	r3, [r7, #8]
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d144      	bne.n	8009e40 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	685a      	ldr	r2, [r3, #4]
 8009dbc:	2380      	movs	r3, #128	@ 0x80
 8009dbe:	01db      	lsls	r3, r3, #7
 8009dc0:	4013      	ands	r3, r2
 8009dc2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8009dc4:	2013      	movs	r0, #19
 8009dc6:	183b      	adds	r3, r7, r0
 8009dc8:	68fa      	ldr	r2, [r7, #12]
 8009dca:	2142      	movs	r1, #66	@ 0x42
 8009dcc:	5c52      	ldrb	r2, [r2, r1]
 8009dce:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	699a      	ldr	r2, [r3, #24]
 8009dd6:	2380      	movs	r3, #128	@ 0x80
 8009dd8:	021b      	lsls	r3, r3, #8
 8009dda:	401a      	ands	r2, r3
 8009ddc:	2380      	movs	r3, #128	@ 0x80
 8009dde:	021b      	lsls	r3, r3, #8
 8009de0:	429a      	cmp	r2, r3
 8009de2:	d126      	bne.n	8009e32 <I2C_IsErrorOccurred+0xda>
 8009de4:	697a      	ldr	r2, [r7, #20]
 8009de6:	2380      	movs	r3, #128	@ 0x80
 8009de8:	01db      	lsls	r3, r3, #7
 8009dea:	429a      	cmp	r2, r3
 8009dec:	d021      	beq.n	8009e32 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8009dee:	183b      	adds	r3, r7, r0
 8009df0:	781b      	ldrb	r3, [r3, #0]
 8009df2:	2b20      	cmp	r3, #32
 8009df4:	d01d      	beq.n	8009e32 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	685a      	ldr	r2, [r3, #4]
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	2180      	movs	r1, #128	@ 0x80
 8009e02:	01c9      	lsls	r1, r1, #7
 8009e04:	430a      	orrs	r2, r1
 8009e06:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8009e08:	f7fe fe7e 	bl	8008b08 <HAL_GetTick>
 8009e0c:	0003      	movs	r3, r0
 8009e0e:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009e10:	e00f      	b.n	8009e32 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8009e12:	f7fe fe79 	bl	8008b08 <HAL_GetTick>
 8009e16:	0002      	movs	r2, r0
 8009e18:	69fb      	ldr	r3, [r7, #28]
 8009e1a:	1ad3      	subs	r3, r2, r3
 8009e1c:	2b19      	cmp	r3, #25
 8009e1e:	d908      	bls.n	8009e32 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8009e20:	6a3b      	ldr	r3, [r7, #32]
 8009e22:	2220      	movs	r2, #32
 8009e24:	4313      	orrs	r3, r2
 8009e26:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8009e28:	2327      	movs	r3, #39	@ 0x27
 8009e2a:	18fb      	adds	r3, r7, r3
 8009e2c:	2201      	movs	r2, #1
 8009e2e:	701a      	strb	r2, [r3, #0]

              break;
 8009e30:	e006      	b.n	8009e40 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	699b      	ldr	r3, [r3, #24]
 8009e38:	2220      	movs	r2, #32
 8009e3a:	4013      	ands	r3, r2
 8009e3c:	2b20      	cmp	r3, #32
 8009e3e:	d1e8      	bne.n	8009e12 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	699b      	ldr	r3, [r3, #24]
 8009e46:	2220      	movs	r2, #32
 8009e48:	4013      	ands	r3, r2
 8009e4a:	2b20      	cmp	r3, #32
 8009e4c:	d004      	beq.n	8009e58 <I2C_IsErrorOccurred+0x100>
 8009e4e:	2327      	movs	r3, #39	@ 0x27
 8009e50:	18fb      	adds	r3, r7, r3
 8009e52:	781b      	ldrb	r3, [r3, #0]
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d09b      	beq.n	8009d90 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8009e58:	2327      	movs	r3, #39	@ 0x27
 8009e5a:	18fb      	adds	r3, r7, r3
 8009e5c:	781b      	ldrb	r3, [r3, #0]
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d103      	bne.n	8009e6a <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	2220      	movs	r2, #32
 8009e68:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8009e6a:	6a3b      	ldr	r3, [r7, #32]
 8009e6c:	2204      	movs	r2, #4
 8009e6e:	4313      	orrs	r3, r2
 8009e70:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8009e72:	2327      	movs	r3, #39	@ 0x27
 8009e74:	18fb      	adds	r3, r7, r3
 8009e76:	2201      	movs	r2, #1
 8009e78:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	699b      	ldr	r3, [r3, #24]
 8009e80:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8009e82:	69ba      	ldr	r2, [r7, #24]
 8009e84:	2380      	movs	r3, #128	@ 0x80
 8009e86:	005b      	lsls	r3, r3, #1
 8009e88:	4013      	ands	r3, r2
 8009e8a:	d00c      	beq.n	8009ea6 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8009e8c:	6a3b      	ldr	r3, [r7, #32]
 8009e8e:	2201      	movs	r2, #1
 8009e90:	4313      	orrs	r3, r2
 8009e92:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	2280      	movs	r2, #128	@ 0x80
 8009e9a:	0052      	lsls	r2, r2, #1
 8009e9c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009e9e:	2327      	movs	r3, #39	@ 0x27
 8009ea0:	18fb      	adds	r3, r7, r3
 8009ea2:	2201      	movs	r2, #1
 8009ea4:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8009ea6:	69ba      	ldr	r2, [r7, #24]
 8009ea8:	2380      	movs	r3, #128	@ 0x80
 8009eaa:	00db      	lsls	r3, r3, #3
 8009eac:	4013      	ands	r3, r2
 8009eae:	d00c      	beq.n	8009eca <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8009eb0:	6a3b      	ldr	r3, [r7, #32]
 8009eb2:	2208      	movs	r2, #8
 8009eb4:	4313      	orrs	r3, r2
 8009eb6:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	2280      	movs	r2, #128	@ 0x80
 8009ebe:	00d2      	lsls	r2, r2, #3
 8009ec0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009ec2:	2327      	movs	r3, #39	@ 0x27
 8009ec4:	18fb      	adds	r3, r7, r3
 8009ec6:	2201      	movs	r2, #1
 8009ec8:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8009eca:	69ba      	ldr	r2, [r7, #24]
 8009ecc:	2380      	movs	r3, #128	@ 0x80
 8009ece:	009b      	lsls	r3, r3, #2
 8009ed0:	4013      	ands	r3, r2
 8009ed2:	d00c      	beq.n	8009eee <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8009ed4:	6a3b      	ldr	r3, [r7, #32]
 8009ed6:	2202      	movs	r2, #2
 8009ed8:	4313      	orrs	r3, r2
 8009eda:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	2280      	movs	r2, #128	@ 0x80
 8009ee2:	0092      	lsls	r2, r2, #2
 8009ee4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009ee6:	2327      	movs	r3, #39	@ 0x27
 8009ee8:	18fb      	adds	r3, r7, r3
 8009eea:	2201      	movs	r2, #1
 8009eec:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8009eee:	2327      	movs	r3, #39	@ 0x27
 8009ef0:	18fb      	adds	r3, r7, r3
 8009ef2:	781b      	ldrb	r3, [r3, #0]
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d01d      	beq.n	8009f34 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	0018      	movs	r0, r3
 8009efc:	f7ff fd8a 	bl	8009a14 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	685a      	ldr	r2, [r3, #4]
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	490e      	ldr	r1, [pc, #56]	@ (8009f44 <I2C_IsErrorOccurred+0x1ec>)
 8009f0c:	400a      	ands	r2, r1
 8009f0e:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009f14:	6a3b      	ldr	r3, [r7, #32]
 8009f16:	431a      	orrs	r2, r3
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	2241      	movs	r2, #65	@ 0x41
 8009f20:	2120      	movs	r1, #32
 8009f22:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	2242      	movs	r2, #66	@ 0x42
 8009f28:	2100      	movs	r1, #0
 8009f2a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	2240      	movs	r2, #64	@ 0x40
 8009f30:	2100      	movs	r1, #0
 8009f32:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8009f34:	2327      	movs	r3, #39	@ 0x27
 8009f36:	18fb      	adds	r3, r7, r3
 8009f38:	781b      	ldrb	r3, [r3, #0]
}
 8009f3a:	0018      	movs	r0, r3
 8009f3c:	46bd      	mov	sp, r7
 8009f3e:	b00a      	add	sp, #40	@ 0x28
 8009f40:	bd80      	pop	{r7, pc}
 8009f42:	46c0      	nop			@ (mov r8, r8)
 8009f44:	fe00e800 	.word	0xfe00e800

08009f48 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8009f48:	b590      	push	{r4, r7, lr}
 8009f4a:	b087      	sub	sp, #28
 8009f4c:	af00      	add	r7, sp, #0
 8009f4e:	60f8      	str	r0, [r7, #12]
 8009f50:	0008      	movs	r0, r1
 8009f52:	0011      	movs	r1, r2
 8009f54:	607b      	str	r3, [r7, #4]
 8009f56:	240a      	movs	r4, #10
 8009f58:	193b      	adds	r3, r7, r4
 8009f5a:	1c02      	adds	r2, r0, #0
 8009f5c:	801a      	strh	r2, [r3, #0]
 8009f5e:	2009      	movs	r0, #9
 8009f60:	183b      	adds	r3, r7, r0
 8009f62:	1c0a      	adds	r2, r1, #0
 8009f64:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009f66:	193b      	adds	r3, r7, r4
 8009f68:	881b      	ldrh	r3, [r3, #0]
 8009f6a:	059b      	lsls	r3, r3, #22
 8009f6c:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009f6e:	183b      	adds	r3, r7, r0
 8009f70:	781b      	ldrb	r3, [r3, #0]
 8009f72:	0419      	lsls	r1, r3, #16
 8009f74:	23ff      	movs	r3, #255	@ 0xff
 8009f76:	041b      	lsls	r3, r3, #16
 8009f78:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009f7a:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009f80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f82:	4313      	orrs	r3, r2
 8009f84:	005b      	lsls	r3, r3, #1
 8009f86:	085b      	lsrs	r3, r3, #1
 8009f88:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	685b      	ldr	r3, [r3, #4]
 8009f90:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009f92:	0d51      	lsrs	r1, r2, #21
 8009f94:	2280      	movs	r2, #128	@ 0x80
 8009f96:	00d2      	lsls	r2, r2, #3
 8009f98:	400a      	ands	r2, r1
 8009f9a:	4907      	ldr	r1, [pc, #28]	@ (8009fb8 <I2C_TransferConfig+0x70>)
 8009f9c:	430a      	orrs	r2, r1
 8009f9e:	43d2      	mvns	r2, r2
 8009fa0:	401a      	ands	r2, r3
 8009fa2:	0011      	movs	r1, r2
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	697a      	ldr	r2, [r7, #20]
 8009faa:	430a      	orrs	r2, r1
 8009fac:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8009fae:	46c0      	nop			@ (mov r8, r8)
 8009fb0:	46bd      	mov	sp, r7
 8009fb2:	b007      	add	sp, #28
 8009fb4:	bd90      	pop	{r4, r7, pc}
 8009fb6:	46c0      	nop			@ (mov r8, r8)
 8009fb8:	03ff63ff 	.word	0x03ff63ff

08009fbc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8009fbc:	b580      	push	{r7, lr}
 8009fbe:	b082      	sub	sp, #8
 8009fc0:	af00      	add	r7, sp, #0
 8009fc2:	6078      	str	r0, [r7, #4]
 8009fc4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	2241      	movs	r2, #65	@ 0x41
 8009fca:	5c9b      	ldrb	r3, [r3, r2]
 8009fcc:	b2db      	uxtb	r3, r3
 8009fce:	2b20      	cmp	r3, #32
 8009fd0:	d138      	bne.n	800a044 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	2240      	movs	r2, #64	@ 0x40
 8009fd6:	5c9b      	ldrb	r3, [r3, r2]
 8009fd8:	2b01      	cmp	r3, #1
 8009fda:	d101      	bne.n	8009fe0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8009fdc:	2302      	movs	r3, #2
 8009fde:	e032      	b.n	800a046 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	2240      	movs	r2, #64	@ 0x40
 8009fe4:	2101      	movs	r1, #1
 8009fe6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	2241      	movs	r2, #65	@ 0x41
 8009fec:	2124      	movs	r1, #36	@ 0x24
 8009fee:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	681a      	ldr	r2, [r3, #0]
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	2101      	movs	r1, #1
 8009ffc:	438a      	bics	r2, r1
 8009ffe:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	681a      	ldr	r2, [r3, #0]
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	4911      	ldr	r1, [pc, #68]	@ (800a050 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 800a00c:	400a      	ands	r2, r1
 800a00e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	6819      	ldr	r1, [r3, #0]
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	683a      	ldr	r2, [r7, #0]
 800a01c:	430a      	orrs	r2, r1
 800a01e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	681a      	ldr	r2, [r3, #0]
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	2101      	movs	r1, #1
 800a02c:	430a      	orrs	r2, r1
 800a02e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	2241      	movs	r2, #65	@ 0x41
 800a034:	2120      	movs	r1, #32
 800a036:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	2240      	movs	r2, #64	@ 0x40
 800a03c:	2100      	movs	r1, #0
 800a03e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800a040:	2300      	movs	r3, #0
 800a042:	e000      	b.n	800a046 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800a044:	2302      	movs	r3, #2
  }
}
 800a046:	0018      	movs	r0, r3
 800a048:	46bd      	mov	sp, r7
 800a04a:	b002      	add	sp, #8
 800a04c:	bd80      	pop	{r7, pc}
 800a04e:	46c0      	nop			@ (mov r8, r8)
 800a050:	ffffefff 	.word	0xffffefff

0800a054 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800a054:	b580      	push	{r7, lr}
 800a056:	b084      	sub	sp, #16
 800a058:	af00      	add	r7, sp, #0
 800a05a:	6078      	str	r0, [r7, #4]
 800a05c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	2241      	movs	r2, #65	@ 0x41
 800a062:	5c9b      	ldrb	r3, [r3, r2]
 800a064:	b2db      	uxtb	r3, r3
 800a066:	2b20      	cmp	r3, #32
 800a068:	d139      	bne.n	800a0de <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	2240      	movs	r2, #64	@ 0x40
 800a06e:	5c9b      	ldrb	r3, [r3, r2]
 800a070:	2b01      	cmp	r3, #1
 800a072:	d101      	bne.n	800a078 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800a074:	2302      	movs	r3, #2
 800a076:	e033      	b.n	800a0e0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	2240      	movs	r2, #64	@ 0x40
 800a07c:	2101      	movs	r1, #1
 800a07e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	2241      	movs	r2, #65	@ 0x41
 800a084:	2124      	movs	r1, #36	@ 0x24
 800a086:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	681a      	ldr	r2, [r3, #0]
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	2101      	movs	r1, #1
 800a094:	438a      	bics	r2, r1
 800a096:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	4a11      	ldr	r2, [pc, #68]	@ (800a0e8 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 800a0a4:	4013      	ands	r3, r2
 800a0a6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800a0a8:	683b      	ldr	r3, [r7, #0]
 800a0aa:	021b      	lsls	r3, r3, #8
 800a0ac:	68fa      	ldr	r2, [r7, #12]
 800a0ae:	4313      	orrs	r3, r2
 800a0b0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	68fa      	ldr	r2, [r7, #12]
 800a0b8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	681a      	ldr	r2, [r3, #0]
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	2101      	movs	r1, #1
 800a0c6:	430a      	orrs	r2, r1
 800a0c8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	2241      	movs	r2, #65	@ 0x41
 800a0ce:	2120      	movs	r1, #32
 800a0d0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	2240      	movs	r2, #64	@ 0x40
 800a0d6:	2100      	movs	r1, #0
 800a0d8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800a0da:	2300      	movs	r3, #0
 800a0dc:	e000      	b.n	800a0e0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800a0de:	2302      	movs	r3, #2
  }
}
 800a0e0:	0018      	movs	r0, r3
 800a0e2:	46bd      	mov	sp, r7
 800a0e4:	b004      	add	sp, #16
 800a0e6:	bd80      	pop	{r7, pc}
 800a0e8:	fffff0ff 	.word	0xfffff0ff

0800a0ec <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800a0ec:	b580      	push	{r7, lr}
 800a0ee:	b084      	sub	sp, #16
 800a0f0:	af00      	add	r7, sp, #0
 800a0f2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800a0f4:	4b19      	ldr	r3, [pc, #100]	@ (800a15c <HAL_PWREx_ControlVoltageScaling+0x70>)
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	4a19      	ldr	r2, [pc, #100]	@ (800a160 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800a0fa:	4013      	ands	r3, r2
 800a0fc:	0019      	movs	r1, r3
 800a0fe:	4b17      	ldr	r3, [pc, #92]	@ (800a15c <HAL_PWREx_ControlVoltageScaling+0x70>)
 800a100:	687a      	ldr	r2, [r7, #4]
 800a102:	430a      	orrs	r2, r1
 800a104:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800a106:	687a      	ldr	r2, [r7, #4]
 800a108:	2380      	movs	r3, #128	@ 0x80
 800a10a:	009b      	lsls	r3, r3, #2
 800a10c:	429a      	cmp	r2, r3
 800a10e:	d11f      	bne.n	800a150 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 800a110:	4b14      	ldr	r3, [pc, #80]	@ (800a164 <HAL_PWREx_ControlVoltageScaling+0x78>)
 800a112:	681a      	ldr	r2, [r3, #0]
 800a114:	0013      	movs	r3, r2
 800a116:	005b      	lsls	r3, r3, #1
 800a118:	189b      	adds	r3, r3, r2
 800a11a:	005b      	lsls	r3, r3, #1
 800a11c:	4912      	ldr	r1, [pc, #72]	@ (800a168 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800a11e:	0018      	movs	r0, r3
 800a120:	f7f6 f818 	bl	8000154 <__udivsi3>
 800a124:	0003      	movs	r3, r0
 800a126:	3301      	adds	r3, #1
 800a128:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800a12a:	e008      	b.n	800a13e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	2b00      	cmp	r3, #0
 800a130:	d003      	beq.n	800a13a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	3b01      	subs	r3, #1
 800a136:	60fb      	str	r3, [r7, #12]
 800a138:	e001      	b.n	800a13e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800a13a:	2303      	movs	r3, #3
 800a13c:	e009      	b.n	800a152 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800a13e:	4b07      	ldr	r3, [pc, #28]	@ (800a15c <HAL_PWREx_ControlVoltageScaling+0x70>)
 800a140:	695a      	ldr	r2, [r3, #20]
 800a142:	2380      	movs	r3, #128	@ 0x80
 800a144:	00db      	lsls	r3, r3, #3
 800a146:	401a      	ands	r2, r3
 800a148:	2380      	movs	r3, #128	@ 0x80
 800a14a:	00db      	lsls	r3, r3, #3
 800a14c:	429a      	cmp	r2, r3
 800a14e:	d0ed      	beq.n	800a12c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 800a150:	2300      	movs	r3, #0
}
 800a152:	0018      	movs	r0, r3
 800a154:	46bd      	mov	sp, r7
 800a156:	b004      	add	sp, #16
 800a158:	bd80      	pop	{r7, pc}
 800a15a:	46c0      	nop			@ (mov r8, r8)
 800a15c:	40007000 	.word	0x40007000
 800a160:	fffff9ff 	.word	0xfffff9ff
 800a164:	20004e38 	.word	0x20004e38
 800a168:	000f4240 	.word	0x000f4240

0800a16c <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800a16c:	b580      	push	{r7, lr}
 800a16e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800a170:	4b03      	ldr	r3, [pc, #12]	@ (800a180 <LL_RCC_GetAPB1Prescaler+0x14>)
 800a172:	689a      	ldr	r2, [r3, #8]
 800a174:	23e0      	movs	r3, #224	@ 0xe0
 800a176:	01db      	lsls	r3, r3, #7
 800a178:	4013      	ands	r3, r2
}
 800a17a:	0018      	movs	r0, r3
 800a17c:	46bd      	mov	sp, r7
 800a17e:	bd80      	pop	{r7, pc}
 800a180:	40021000 	.word	0x40021000

0800a184 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a184:	b580      	push	{r7, lr}
 800a186:	b088      	sub	sp, #32
 800a188:	af00      	add	r7, sp, #0
 800a18a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d102      	bne.n	800a198 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800a192:	2301      	movs	r3, #1
 800a194:	f000 fb50 	bl	800a838 <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	2201      	movs	r2, #1
 800a19e:	4013      	ands	r3, r2
 800a1a0:	d100      	bne.n	800a1a4 <HAL_RCC_OscConfig+0x20>
 800a1a2:	e07c      	b.n	800a29e <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a1a4:	4bc3      	ldr	r3, [pc, #780]	@ (800a4b4 <HAL_RCC_OscConfig+0x330>)
 800a1a6:	689b      	ldr	r3, [r3, #8]
 800a1a8:	2238      	movs	r2, #56	@ 0x38
 800a1aa:	4013      	ands	r3, r2
 800a1ac:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a1ae:	4bc1      	ldr	r3, [pc, #772]	@ (800a4b4 <HAL_RCC_OscConfig+0x330>)
 800a1b0:	68db      	ldr	r3, [r3, #12]
 800a1b2:	2203      	movs	r2, #3
 800a1b4:	4013      	ands	r3, r2
 800a1b6:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800a1b8:	69bb      	ldr	r3, [r7, #24]
 800a1ba:	2b10      	cmp	r3, #16
 800a1bc:	d102      	bne.n	800a1c4 <HAL_RCC_OscConfig+0x40>
 800a1be:	697b      	ldr	r3, [r7, #20]
 800a1c0:	2b03      	cmp	r3, #3
 800a1c2:	d002      	beq.n	800a1ca <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800a1c4:	69bb      	ldr	r3, [r7, #24]
 800a1c6:	2b08      	cmp	r3, #8
 800a1c8:	d10b      	bne.n	800a1e2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a1ca:	4bba      	ldr	r3, [pc, #744]	@ (800a4b4 <HAL_RCC_OscConfig+0x330>)
 800a1cc:	681a      	ldr	r2, [r3, #0]
 800a1ce:	2380      	movs	r3, #128	@ 0x80
 800a1d0:	029b      	lsls	r3, r3, #10
 800a1d2:	4013      	ands	r3, r2
 800a1d4:	d062      	beq.n	800a29c <HAL_RCC_OscConfig+0x118>
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	685b      	ldr	r3, [r3, #4]
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d15e      	bne.n	800a29c <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 800a1de:	2301      	movs	r3, #1
 800a1e0:	e32a      	b.n	800a838 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	685a      	ldr	r2, [r3, #4]
 800a1e6:	2380      	movs	r3, #128	@ 0x80
 800a1e8:	025b      	lsls	r3, r3, #9
 800a1ea:	429a      	cmp	r2, r3
 800a1ec:	d107      	bne.n	800a1fe <HAL_RCC_OscConfig+0x7a>
 800a1ee:	4bb1      	ldr	r3, [pc, #708]	@ (800a4b4 <HAL_RCC_OscConfig+0x330>)
 800a1f0:	681a      	ldr	r2, [r3, #0]
 800a1f2:	4bb0      	ldr	r3, [pc, #704]	@ (800a4b4 <HAL_RCC_OscConfig+0x330>)
 800a1f4:	2180      	movs	r1, #128	@ 0x80
 800a1f6:	0249      	lsls	r1, r1, #9
 800a1f8:	430a      	orrs	r2, r1
 800a1fa:	601a      	str	r2, [r3, #0]
 800a1fc:	e020      	b.n	800a240 <HAL_RCC_OscConfig+0xbc>
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	685a      	ldr	r2, [r3, #4]
 800a202:	23a0      	movs	r3, #160	@ 0xa0
 800a204:	02db      	lsls	r3, r3, #11
 800a206:	429a      	cmp	r2, r3
 800a208:	d10e      	bne.n	800a228 <HAL_RCC_OscConfig+0xa4>
 800a20a:	4baa      	ldr	r3, [pc, #680]	@ (800a4b4 <HAL_RCC_OscConfig+0x330>)
 800a20c:	681a      	ldr	r2, [r3, #0]
 800a20e:	4ba9      	ldr	r3, [pc, #676]	@ (800a4b4 <HAL_RCC_OscConfig+0x330>)
 800a210:	2180      	movs	r1, #128	@ 0x80
 800a212:	02c9      	lsls	r1, r1, #11
 800a214:	430a      	orrs	r2, r1
 800a216:	601a      	str	r2, [r3, #0]
 800a218:	4ba6      	ldr	r3, [pc, #664]	@ (800a4b4 <HAL_RCC_OscConfig+0x330>)
 800a21a:	681a      	ldr	r2, [r3, #0]
 800a21c:	4ba5      	ldr	r3, [pc, #660]	@ (800a4b4 <HAL_RCC_OscConfig+0x330>)
 800a21e:	2180      	movs	r1, #128	@ 0x80
 800a220:	0249      	lsls	r1, r1, #9
 800a222:	430a      	orrs	r2, r1
 800a224:	601a      	str	r2, [r3, #0]
 800a226:	e00b      	b.n	800a240 <HAL_RCC_OscConfig+0xbc>
 800a228:	4ba2      	ldr	r3, [pc, #648]	@ (800a4b4 <HAL_RCC_OscConfig+0x330>)
 800a22a:	681a      	ldr	r2, [r3, #0]
 800a22c:	4ba1      	ldr	r3, [pc, #644]	@ (800a4b4 <HAL_RCC_OscConfig+0x330>)
 800a22e:	49a2      	ldr	r1, [pc, #648]	@ (800a4b8 <HAL_RCC_OscConfig+0x334>)
 800a230:	400a      	ands	r2, r1
 800a232:	601a      	str	r2, [r3, #0]
 800a234:	4b9f      	ldr	r3, [pc, #636]	@ (800a4b4 <HAL_RCC_OscConfig+0x330>)
 800a236:	681a      	ldr	r2, [r3, #0]
 800a238:	4b9e      	ldr	r3, [pc, #632]	@ (800a4b4 <HAL_RCC_OscConfig+0x330>)
 800a23a:	49a0      	ldr	r1, [pc, #640]	@ (800a4bc <HAL_RCC_OscConfig+0x338>)
 800a23c:	400a      	ands	r2, r1
 800a23e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	685b      	ldr	r3, [r3, #4]
 800a244:	2b00      	cmp	r3, #0
 800a246:	d014      	beq.n	800a272 <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a248:	f7fe fc5e 	bl	8008b08 <HAL_GetTick>
 800a24c:	0003      	movs	r3, r0
 800a24e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a250:	e008      	b.n	800a264 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a252:	f7fe fc59 	bl	8008b08 <HAL_GetTick>
 800a256:	0002      	movs	r2, r0
 800a258:	693b      	ldr	r3, [r7, #16]
 800a25a:	1ad3      	subs	r3, r2, r3
 800a25c:	2b64      	cmp	r3, #100	@ 0x64
 800a25e:	d901      	bls.n	800a264 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 800a260:	2303      	movs	r3, #3
 800a262:	e2e9      	b.n	800a838 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a264:	4b93      	ldr	r3, [pc, #588]	@ (800a4b4 <HAL_RCC_OscConfig+0x330>)
 800a266:	681a      	ldr	r2, [r3, #0]
 800a268:	2380      	movs	r3, #128	@ 0x80
 800a26a:	029b      	lsls	r3, r3, #10
 800a26c:	4013      	ands	r3, r2
 800a26e:	d0f0      	beq.n	800a252 <HAL_RCC_OscConfig+0xce>
 800a270:	e015      	b.n	800a29e <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a272:	f7fe fc49 	bl	8008b08 <HAL_GetTick>
 800a276:	0003      	movs	r3, r0
 800a278:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a27a:	e008      	b.n	800a28e <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a27c:	f7fe fc44 	bl	8008b08 <HAL_GetTick>
 800a280:	0002      	movs	r2, r0
 800a282:	693b      	ldr	r3, [r7, #16]
 800a284:	1ad3      	subs	r3, r2, r3
 800a286:	2b64      	cmp	r3, #100	@ 0x64
 800a288:	d901      	bls.n	800a28e <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 800a28a:	2303      	movs	r3, #3
 800a28c:	e2d4      	b.n	800a838 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a28e:	4b89      	ldr	r3, [pc, #548]	@ (800a4b4 <HAL_RCC_OscConfig+0x330>)
 800a290:	681a      	ldr	r2, [r3, #0]
 800a292:	2380      	movs	r3, #128	@ 0x80
 800a294:	029b      	lsls	r3, r3, #10
 800a296:	4013      	ands	r3, r2
 800a298:	d1f0      	bne.n	800a27c <HAL_RCC_OscConfig+0xf8>
 800a29a:	e000      	b.n	800a29e <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a29c:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	2202      	movs	r2, #2
 800a2a4:	4013      	ands	r3, r2
 800a2a6:	d100      	bne.n	800a2aa <HAL_RCC_OscConfig+0x126>
 800a2a8:	e099      	b.n	800a3de <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a2aa:	4b82      	ldr	r3, [pc, #520]	@ (800a4b4 <HAL_RCC_OscConfig+0x330>)
 800a2ac:	689b      	ldr	r3, [r3, #8]
 800a2ae:	2238      	movs	r2, #56	@ 0x38
 800a2b0:	4013      	ands	r3, r2
 800a2b2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a2b4:	4b7f      	ldr	r3, [pc, #508]	@ (800a4b4 <HAL_RCC_OscConfig+0x330>)
 800a2b6:	68db      	ldr	r3, [r3, #12]
 800a2b8:	2203      	movs	r2, #3
 800a2ba:	4013      	ands	r3, r2
 800a2bc:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 800a2be:	69bb      	ldr	r3, [r7, #24]
 800a2c0:	2b10      	cmp	r3, #16
 800a2c2:	d102      	bne.n	800a2ca <HAL_RCC_OscConfig+0x146>
 800a2c4:	697b      	ldr	r3, [r7, #20]
 800a2c6:	2b02      	cmp	r3, #2
 800a2c8:	d002      	beq.n	800a2d0 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 800a2ca:	69bb      	ldr	r3, [r7, #24]
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	d135      	bne.n	800a33c <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a2d0:	4b78      	ldr	r3, [pc, #480]	@ (800a4b4 <HAL_RCC_OscConfig+0x330>)
 800a2d2:	681a      	ldr	r2, [r3, #0]
 800a2d4:	2380      	movs	r3, #128	@ 0x80
 800a2d6:	00db      	lsls	r3, r3, #3
 800a2d8:	4013      	ands	r3, r2
 800a2da:	d005      	beq.n	800a2e8 <HAL_RCC_OscConfig+0x164>
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	68db      	ldr	r3, [r3, #12]
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d101      	bne.n	800a2e8 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 800a2e4:	2301      	movs	r3, #1
 800a2e6:	e2a7      	b.n	800a838 <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a2e8:	4b72      	ldr	r3, [pc, #456]	@ (800a4b4 <HAL_RCC_OscConfig+0x330>)
 800a2ea:	685b      	ldr	r3, [r3, #4]
 800a2ec:	4a74      	ldr	r2, [pc, #464]	@ (800a4c0 <HAL_RCC_OscConfig+0x33c>)
 800a2ee:	4013      	ands	r3, r2
 800a2f0:	0019      	movs	r1, r3
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	695b      	ldr	r3, [r3, #20]
 800a2f6:	021a      	lsls	r2, r3, #8
 800a2f8:	4b6e      	ldr	r3, [pc, #440]	@ (800a4b4 <HAL_RCC_OscConfig+0x330>)
 800a2fa:	430a      	orrs	r2, r1
 800a2fc:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800a2fe:	69bb      	ldr	r3, [r7, #24]
 800a300:	2b00      	cmp	r3, #0
 800a302:	d112      	bne.n	800a32a <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800a304:	4b6b      	ldr	r3, [pc, #428]	@ (800a4b4 <HAL_RCC_OscConfig+0x330>)
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	4a6e      	ldr	r2, [pc, #440]	@ (800a4c4 <HAL_RCC_OscConfig+0x340>)
 800a30a:	4013      	ands	r3, r2
 800a30c:	0019      	movs	r1, r3
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	691a      	ldr	r2, [r3, #16]
 800a312:	4b68      	ldr	r3, [pc, #416]	@ (800a4b4 <HAL_RCC_OscConfig+0x330>)
 800a314:	430a      	orrs	r2, r1
 800a316:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800a318:	4b66      	ldr	r3, [pc, #408]	@ (800a4b4 <HAL_RCC_OscConfig+0x330>)
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	0adb      	lsrs	r3, r3, #11
 800a31e:	2207      	movs	r2, #7
 800a320:	4013      	ands	r3, r2
 800a322:	4a69      	ldr	r2, [pc, #420]	@ (800a4c8 <HAL_RCC_OscConfig+0x344>)
 800a324:	40da      	lsrs	r2, r3
 800a326:	4b69      	ldr	r3, [pc, #420]	@ (800a4cc <HAL_RCC_OscConfig+0x348>)
 800a328:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800a32a:	4b69      	ldr	r3, [pc, #420]	@ (800a4d0 <HAL_RCC_OscConfig+0x34c>)
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	0018      	movs	r0, r3
 800a330:	f7fe fb8e 	bl	8008a50 <HAL_InitTick>
 800a334:	1e03      	subs	r3, r0, #0
 800a336:	d051      	beq.n	800a3dc <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 800a338:	2301      	movs	r3, #1
 800a33a:	e27d      	b.n	800a838 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	68db      	ldr	r3, [r3, #12]
 800a340:	2b00      	cmp	r3, #0
 800a342:	d030      	beq.n	800a3a6 <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800a344:	4b5b      	ldr	r3, [pc, #364]	@ (800a4b4 <HAL_RCC_OscConfig+0x330>)
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	4a5e      	ldr	r2, [pc, #376]	@ (800a4c4 <HAL_RCC_OscConfig+0x340>)
 800a34a:	4013      	ands	r3, r2
 800a34c:	0019      	movs	r1, r3
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	691a      	ldr	r2, [r3, #16]
 800a352:	4b58      	ldr	r3, [pc, #352]	@ (800a4b4 <HAL_RCC_OscConfig+0x330>)
 800a354:	430a      	orrs	r2, r1
 800a356:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800a358:	4b56      	ldr	r3, [pc, #344]	@ (800a4b4 <HAL_RCC_OscConfig+0x330>)
 800a35a:	681a      	ldr	r2, [r3, #0]
 800a35c:	4b55      	ldr	r3, [pc, #340]	@ (800a4b4 <HAL_RCC_OscConfig+0x330>)
 800a35e:	2180      	movs	r1, #128	@ 0x80
 800a360:	0049      	lsls	r1, r1, #1
 800a362:	430a      	orrs	r2, r1
 800a364:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a366:	f7fe fbcf 	bl	8008b08 <HAL_GetTick>
 800a36a:	0003      	movs	r3, r0
 800a36c:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a36e:	e008      	b.n	800a382 <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a370:	f7fe fbca 	bl	8008b08 <HAL_GetTick>
 800a374:	0002      	movs	r2, r0
 800a376:	693b      	ldr	r3, [r7, #16]
 800a378:	1ad3      	subs	r3, r2, r3
 800a37a:	2b02      	cmp	r3, #2
 800a37c:	d901      	bls.n	800a382 <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 800a37e:	2303      	movs	r3, #3
 800a380:	e25a      	b.n	800a838 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a382:	4b4c      	ldr	r3, [pc, #304]	@ (800a4b4 <HAL_RCC_OscConfig+0x330>)
 800a384:	681a      	ldr	r2, [r3, #0]
 800a386:	2380      	movs	r3, #128	@ 0x80
 800a388:	00db      	lsls	r3, r3, #3
 800a38a:	4013      	ands	r3, r2
 800a38c:	d0f0      	beq.n	800a370 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a38e:	4b49      	ldr	r3, [pc, #292]	@ (800a4b4 <HAL_RCC_OscConfig+0x330>)
 800a390:	685b      	ldr	r3, [r3, #4]
 800a392:	4a4b      	ldr	r2, [pc, #300]	@ (800a4c0 <HAL_RCC_OscConfig+0x33c>)
 800a394:	4013      	ands	r3, r2
 800a396:	0019      	movs	r1, r3
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	695b      	ldr	r3, [r3, #20]
 800a39c:	021a      	lsls	r2, r3, #8
 800a39e:	4b45      	ldr	r3, [pc, #276]	@ (800a4b4 <HAL_RCC_OscConfig+0x330>)
 800a3a0:	430a      	orrs	r2, r1
 800a3a2:	605a      	str	r2, [r3, #4]
 800a3a4:	e01b      	b.n	800a3de <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 800a3a6:	4b43      	ldr	r3, [pc, #268]	@ (800a4b4 <HAL_RCC_OscConfig+0x330>)
 800a3a8:	681a      	ldr	r2, [r3, #0]
 800a3aa:	4b42      	ldr	r3, [pc, #264]	@ (800a4b4 <HAL_RCC_OscConfig+0x330>)
 800a3ac:	4949      	ldr	r1, [pc, #292]	@ (800a4d4 <HAL_RCC_OscConfig+0x350>)
 800a3ae:	400a      	ands	r2, r1
 800a3b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a3b2:	f7fe fba9 	bl	8008b08 <HAL_GetTick>
 800a3b6:	0003      	movs	r3, r0
 800a3b8:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a3ba:	e008      	b.n	800a3ce <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a3bc:	f7fe fba4 	bl	8008b08 <HAL_GetTick>
 800a3c0:	0002      	movs	r2, r0
 800a3c2:	693b      	ldr	r3, [r7, #16]
 800a3c4:	1ad3      	subs	r3, r2, r3
 800a3c6:	2b02      	cmp	r3, #2
 800a3c8:	d901      	bls.n	800a3ce <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 800a3ca:	2303      	movs	r3, #3
 800a3cc:	e234      	b.n	800a838 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a3ce:	4b39      	ldr	r3, [pc, #228]	@ (800a4b4 <HAL_RCC_OscConfig+0x330>)
 800a3d0:	681a      	ldr	r2, [r3, #0]
 800a3d2:	2380      	movs	r3, #128	@ 0x80
 800a3d4:	00db      	lsls	r3, r3, #3
 800a3d6:	4013      	ands	r3, r2
 800a3d8:	d1f0      	bne.n	800a3bc <HAL_RCC_OscConfig+0x238>
 800a3da:	e000      	b.n	800a3de <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a3dc:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	2208      	movs	r2, #8
 800a3e4:	4013      	ands	r3, r2
 800a3e6:	d047      	beq.n	800a478 <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800a3e8:	4b32      	ldr	r3, [pc, #200]	@ (800a4b4 <HAL_RCC_OscConfig+0x330>)
 800a3ea:	689b      	ldr	r3, [r3, #8]
 800a3ec:	2238      	movs	r2, #56	@ 0x38
 800a3ee:	4013      	ands	r3, r2
 800a3f0:	2b18      	cmp	r3, #24
 800a3f2:	d10a      	bne.n	800a40a <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800a3f4:	4b2f      	ldr	r3, [pc, #188]	@ (800a4b4 <HAL_RCC_OscConfig+0x330>)
 800a3f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a3f8:	2202      	movs	r2, #2
 800a3fa:	4013      	ands	r3, r2
 800a3fc:	d03c      	beq.n	800a478 <HAL_RCC_OscConfig+0x2f4>
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	699b      	ldr	r3, [r3, #24]
 800a402:	2b00      	cmp	r3, #0
 800a404:	d138      	bne.n	800a478 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 800a406:	2301      	movs	r3, #1
 800a408:	e216      	b.n	800a838 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	699b      	ldr	r3, [r3, #24]
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d019      	beq.n	800a446 <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800a412:	4b28      	ldr	r3, [pc, #160]	@ (800a4b4 <HAL_RCC_OscConfig+0x330>)
 800a414:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800a416:	4b27      	ldr	r3, [pc, #156]	@ (800a4b4 <HAL_RCC_OscConfig+0x330>)
 800a418:	2101      	movs	r1, #1
 800a41a:	430a      	orrs	r2, r1
 800a41c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a41e:	f7fe fb73 	bl	8008b08 <HAL_GetTick>
 800a422:	0003      	movs	r3, r0
 800a424:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a426:	e008      	b.n	800a43a <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a428:	f7fe fb6e 	bl	8008b08 <HAL_GetTick>
 800a42c:	0002      	movs	r2, r0
 800a42e:	693b      	ldr	r3, [r7, #16]
 800a430:	1ad3      	subs	r3, r2, r3
 800a432:	2b02      	cmp	r3, #2
 800a434:	d901      	bls.n	800a43a <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 800a436:	2303      	movs	r3, #3
 800a438:	e1fe      	b.n	800a838 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a43a:	4b1e      	ldr	r3, [pc, #120]	@ (800a4b4 <HAL_RCC_OscConfig+0x330>)
 800a43c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a43e:	2202      	movs	r2, #2
 800a440:	4013      	ands	r3, r2
 800a442:	d0f1      	beq.n	800a428 <HAL_RCC_OscConfig+0x2a4>
 800a444:	e018      	b.n	800a478 <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800a446:	4b1b      	ldr	r3, [pc, #108]	@ (800a4b4 <HAL_RCC_OscConfig+0x330>)
 800a448:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800a44a:	4b1a      	ldr	r3, [pc, #104]	@ (800a4b4 <HAL_RCC_OscConfig+0x330>)
 800a44c:	2101      	movs	r1, #1
 800a44e:	438a      	bics	r2, r1
 800a450:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a452:	f7fe fb59 	bl	8008b08 <HAL_GetTick>
 800a456:	0003      	movs	r3, r0
 800a458:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a45a:	e008      	b.n	800a46e <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a45c:	f7fe fb54 	bl	8008b08 <HAL_GetTick>
 800a460:	0002      	movs	r2, r0
 800a462:	693b      	ldr	r3, [r7, #16]
 800a464:	1ad3      	subs	r3, r2, r3
 800a466:	2b02      	cmp	r3, #2
 800a468:	d901      	bls.n	800a46e <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 800a46a:	2303      	movs	r3, #3
 800a46c:	e1e4      	b.n	800a838 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a46e:	4b11      	ldr	r3, [pc, #68]	@ (800a4b4 <HAL_RCC_OscConfig+0x330>)
 800a470:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a472:	2202      	movs	r2, #2
 800a474:	4013      	ands	r3, r2
 800a476:	d1f1      	bne.n	800a45c <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	2204      	movs	r2, #4
 800a47e:	4013      	ands	r3, r2
 800a480:	d100      	bne.n	800a484 <HAL_RCC_OscConfig+0x300>
 800a482:	e0c7      	b.n	800a614 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a484:	231f      	movs	r3, #31
 800a486:	18fb      	adds	r3, r7, r3
 800a488:	2200      	movs	r2, #0
 800a48a:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800a48c:	4b09      	ldr	r3, [pc, #36]	@ (800a4b4 <HAL_RCC_OscConfig+0x330>)
 800a48e:	689b      	ldr	r3, [r3, #8]
 800a490:	2238      	movs	r2, #56	@ 0x38
 800a492:	4013      	ands	r3, r2
 800a494:	2b20      	cmp	r3, #32
 800a496:	d11f      	bne.n	800a4d8 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800a498:	4b06      	ldr	r3, [pc, #24]	@ (800a4b4 <HAL_RCC_OscConfig+0x330>)
 800a49a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a49c:	2202      	movs	r2, #2
 800a49e:	4013      	ands	r3, r2
 800a4a0:	d100      	bne.n	800a4a4 <HAL_RCC_OscConfig+0x320>
 800a4a2:	e0b7      	b.n	800a614 <HAL_RCC_OscConfig+0x490>
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	689b      	ldr	r3, [r3, #8]
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	d000      	beq.n	800a4ae <HAL_RCC_OscConfig+0x32a>
 800a4ac:	e0b2      	b.n	800a614 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 800a4ae:	2301      	movs	r3, #1
 800a4b0:	e1c2      	b.n	800a838 <HAL_RCC_OscConfig+0x6b4>
 800a4b2:	46c0      	nop			@ (mov r8, r8)
 800a4b4:	40021000 	.word	0x40021000
 800a4b8:	fffeffff 	.word	0xfffeffff
 800a4bc:	fffbffff 	.word	0xfffbffff
 800a4c0:	ffff80ff 	.word	0xffff80ff
 800a4c4:	ffffc7ff 	.word	0xffffc7ff
 800a4c8:	00f42400 	.word	0x00f42400
 800a4cc:	20004e38 	.word	0x20004e38
 800a4d0:	20004e3c 	.word	0x20004e3c
 800a4d4:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800a4d8:	4bb5      	ldr	r3, [pc, #724]	@ (800a7b0 <HAL_RCC_OscConfig+0x62c>)
 800a4da:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a4dc:	2380      	movs	r3, #128	@ 0x80
 800a4de:	055b      	lsls	r3, r3, #21
 800a4e0:	4013      	ands	r3, r2
 800a4e2:	d101      	bne.n	800a4e8 <HAL_RCC_OscConfig+0x364>
 800a4e4:	2301      	movs	r3, #1
 800a4e6:	e000      	b.n	800a4ea <HAL_RCC_OscConfig+0x366>
 800a4e8:	2300      	movs	r3, #0
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d011      	beq.n	800a512 <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800a4ee:	4bb0      	ldr	r3, [pc, #704]	@ (800a7b0 <HAL_RCC_OscConfig+0x62c>)
 800a4f0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a4f2:	4baf      	ldr	r3, [pc, #700]	@ (800a7b0 <HAL_RCC_OscConfig+0x62c>)
 800a4f4:	2180      	movs	r1, #128	@ 0x80
 800a4f6:	0549      	lsls	r1, r1, #21
 800a4f8:	430a      	orrs	r2, r1
 800a4fa:	63da      	str	r2, [r3, #60]	@ 0x3c
 800a4fc:	4bac      	ldr	r3, [pc, #688]	@ (800a7b0 <HAL_RCC_OscConfig+0x62c>)
 800a4fe:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a500:	2380      	movs	r3, #128	@ 0x80
 800a502:	055b      	lsls	r3, r3, #21
 800a504:	4013      	ands	r3, r2
 800a506:	60fb      	str	r3, [r7, #12]
 800a508:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800a50a:	231f      	movs	r3, #31
 800a50c:	18fb      	adds	r3, r7, r3
 800a50e:	2201      	movs	r2, #1
 800a510:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a512:	4ba8      	ldr	r3, [pc, #672]	@ (800a7b4 <HAL_RCC_OscConfig+0x630>)
 800a514:	681a      	ldr	r2, [r3, #0]
 800a516:	2380      	movs	r3, #128	@ 0x80
 800a518:	005b      	lsls	r3, r3, #1
 800a51a:	4013      	ands	r3, r2
 800a51c:	d11a      	bne.n	800a554 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a51e:	4ba5      	ldr	r3, [pc, #660]	@ (800a7b4 <HAL_RCC_OscConfig+0x630>)
 800a520:	681a      	ldr	r2, [r3, #0]
 800a522:	4ba4      	ldr	r3, [pc, #656]	@ (800a7b4 <HAL_RCC_OscConfig+0x630>)
 800a524:	2180      	movs	r1, #128	@ 0x80
 800a526:	0049      	lsls	r1, r1, #1
 800a528:	430a      	orrs	r2, r1
 800a52a:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 800a52c:	f7fe faec 	bl	8008b08 <HAL_GetTick>
 800a530:	0003      	movs	r3, r0
 800a532:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a534:	e008      	b.n	800a548 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a536:	f7fe fae7 	bl	8008b08 <HAL_GetTick>
 800a53a:	0002      	movs	r2, r0
 800a53c:	693b      	ldr	r3, [r7, #16]
 800a53e:	1ad3      	subs	r3, r2, r3
 800a540:	2b02      	cmp	r3, #2
 800a542:	d901      	bls.n	800a548 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 800a544:	2303      	movs	r3, #3
 800a546:	e177      	b.n	800a838 <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a548:	4b9a      	ldr	r3, [pc, #616]	@ (800a7b4 <HAL_RCC_OscConfig+0x630>)
 800a54a:	681a      	ldr	r2, [r3, #0]
 800a54c:	2380      	movs	r3, #128	@ 0x80
 800a54e:	005b      	lsls	r3, r3, #1
 800a550:	4013      	ands	r3, r2
 800a552:	d0f0      	beq.n	800a536 <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	689b      	ldr	r3, [r3, #8]
 800a558:	2b01      	cmp	r3, #1
 800a55a:	d106      	bne.n	800a56a <HAL_RCC_OscConfig+0x3e6>
 800a55c:	4b94      	ldr	r3, [pc, #592]	@ (800a7b0 <HAL_RCC_OscConfig+0x62c>)
 800a55e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a560:	4b93      	ldr	r3, [pc, #588]	@ (800a7b0 <HAL_RCC_OscConfig+0x62c>)
 800a562:	2101      	movs	r1, #1
 800a564:	430a      	orrs	r2, r1
 800a566:	65da      	str	r2, [r3, #92]	@ 0x5c
 800a568:	e01c      	b.n	800a5a4 <HAL_RCC_OscConfig+0x420>
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	689b      	ldr	r3, [r3, #8]
 800a56e:	2b05      	cmp	r3, #5
 800a570:	d10c      	bne.n	800a58c <HAL_RCC_OscConfig+0x408>
 800a572:	4b8f      	ldr	r3, [pc, #572]	@ (800a7b0 <HAL_RCC_OscConfig+0x62c>)
 800a574:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a576:	4b8e      	ldr	r3, [pc, #568]	@ (800a7b0 <HAL_RCC_OscConfig+0x62c>)
 800a578:	2104      	movs	r1, #4
 800a57a:	430a      	orrs	r2, r1
 800a57c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800a57e:	4b8c      	ldr	r3, [pc, #560]	@ (800a7b0 <HAL_RCC_OscConfig+0x62c>)
 800a580:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a582:	4b8b      	ldr	r3, [pc, #556]	@ (800a7b0 <HAL_RCC_OscConfig+0x62c>)
 800a584:	2101      	movs	r1, #1
 800a586:	430a      	orrs	r2, r1
 800a588:	65da      	str	r2, [r3, #92]	@ 0x5c
 800a58a:	e00b      	b.n	800a5a4 <HAL_RCC_OscConfig+0x420>
 800a58c:	4b88      	ldr	r3, [pc, #544]	@ (800a7b0 <HAL_RCC_OscConfig+0x62c>)
 800a58e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a590:	4b87      	ldr	r3, [pc, #540]	@ (800a7b0 <HAL_RCC_OscConfig+0x62c>)
 800a592:	2101      	movs	r1, #1
 800a594:	438a      	bics	r2, r1
 800a596:	65da      	str	r2, [r3, #92]	@ 0x5c
 800a598:	4b85      	ldr	r3, [pc, #532]	@ (800a7b0 <HAL_RCC_OscConfig+0x62c>)
 800a59a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a59c:	4b84      	ldr	r3, [pc, #528]	@ (800a7b0 <HAL_RCC_OscConfig+0x62c>)
 800a59e:	2104      	movs	r1, #4
 800a5a0:	438a      	bics	r2, r1
 800a5a2:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	689b      	ldr	r3, [r3, #8]
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d014      	beq.n	800a5d6 <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a5ac:	f7fe faac 	bl	8008b08 <HAL_GetTick>
 800a5b0:	0003      	movs	r3, r0
 800a5b2:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a5b4:	e009      	b.n	800a5ca <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a5b6:	f7fe faa7 	bl	8008b08 <HAL_GetTick>
 800a5ba:	0002      	movs	r2, r0
 800a5bc:	693b      	ldr	r3, [r7, #16]
 800a5be:	1ad3      	subs	r3, r2, r3
 800a5c0:	4a7d      	ldr	r2, [pc, #500]	@ (800a7b8 <HAL_RCC_OscConfig+0x634>)
 800a5c2:	4293      	cmp	r3, r2
 800a5c4:	d901      	bls.n	800a5ca <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 800a5c6:	2303      	movs	r3, #3
 800a5c8:	e136      	b.n	800a838 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a5ca:	4b79      	ldr	r3, [pc, #484]	@ (800a7b0 <HAL_RCC_OscConfig+0x62c>)
 800a5cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a5ce:	2202      	movs	r2, #2
 800a5d0:	4013      	ands	r3, r2
 800a5d2:	d0f0      	beq.n	800a5b6 <HAL_RCC_OscConfig+0x432>
 800a5d4:	e013      	b.n	800a5fe <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a5d6:	f7fe fa97 	bl	8008b08 <HAL_GetTick>
 800a5da:	0003      	movs	r3, r0
 800a5dc:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a5de:	e009      	b.n	800a5f4 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a5e0:	f7fe fa92 	bl	8008b08 <HAL_GetTick>
 800a5e4:	0002      	movs	r2, r0
 800a5e6:	693b      	ldr	r3, [r7, #16]
 800a5e8:	1ad3      	subs	r3, r2, r3
 800a5ea:	4a73      	ldr	r2, [pc, #460]	@ (800a7b8 <HAL_RCC_OscConfig+0x634>)
 800a5ec:	4293      	cmp	r3, r2
 800a5ee:	d901      	bls.n	800a5f4 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 800a5f0:	2303      	movs	r3, #3
 800a5f2:	e121      	b.n	800a838 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a5f4:	4b6e      	ldr	r3, [pc, #440]	@ (800a7b0 <HAL_RCC_OscConfig+0x62c>)
 800a5f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a5f8:	2202      	movs	r2, #2
 800a5fa:	4013      	ands	r3, r2
 800a5fc:	d1f0      	bne.n	800a5e0 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800a5fe:	231f      	movs	r3, #31
 800a600:	18fb      	adds	r3, r7, r3
 800a602:	781b      	ldrb	r3, [r3, #0]
 800a604:	2b01      	cmp	r3, #1
 800a606:	d105      	bne.n	800a614 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800a608:	4b69      	ldr	r3, [pc, #420]	@ (800a7b0 <HAL_RCC_OscConfig+0x62c>)
 800a60a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a60c:	4b68      	ldr	r3, [pc, #416]	@ (800a7b0 <HAL_RCC_OscConfig+0x62c>)
 800a60e:	496b      	ldr	r1, [pc, #428]	@ (800a7bc <HAL_RCC_OscConfig+0x638>)
 800a610:	400a      	ands	r2, r1
 800a612:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	2220      	movs	r2, #32
 800a61a:	4013      	ands	r3, r2
 800a61c:	d039      	beq.n	800a692 <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	69db      	ldr	r3, [r3, #28]
 800a622:	2b00      	cmp	r3, #0
 800a624:	d01b      	beq.n	800a65e <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800a626:	4b62      	ldr	r3, [pc, #392]	@ (800a7b0 <HAL_RCC_OscConfig+0x62c>)
 800a628:	681a      	ldr	r2, [r3, #0]
 800a62a:	4b61      	ldr	r3, [pc, #388]	@ (800a7b0 <HAL_RCC_OscConfig+0x62c>)
 800a62c:	2180      	movs	r1, #128	@ 0x80
 800a62e:	03c9      	lsls	r1, r1, #15
 800a630:	430a      	orrs	r2, r1
 800a632:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a634:	f7fe fa68 	bl	8008b08 <HAL_GetTick>
 800a638:	0003      	movs	r3, r0
 800a63a:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800a63c:	e008      	b.n	800a650 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a63e:	f7fe fa63 	bl	8008b08 <HAL_GetTick>
 800a642:	0002      	movs	r2, r0
 800a644:	693b      	ldr	r3, [r7, #16]
 800a646:	1ad3      	subs	r3, r2, r3
 800a648:	2b02      	cmp	r3, #2
 800a64a:	d901      	bls.n	800a650 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 800a64c:	2303      	movs	r3, #3
 800a64e:	e0f3      	b.n	800a838 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800a650:	4b57      	ldr	r3, [pc, #348]	@ (800a7b0 <HAL_RCC_OscConfig+0x62c>)
 800a652:	681a      	ldr	r2, [r3, #0]
 800a654:	2380      	movs	r3, #128	@ 0x80
 800a656:	041b      	lsls	r3, r3, #16
 800a658:	4013      	ands	r3, r2
 800a65a:	d0f0      	beq.n	800a63e <HAL_RCC_OscConfig+0x4ba>
 800a65c:	e019      	b.n	800a692 <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800a65e:	4b54      	ldr	r3, [pc, #336]	@ (800a7b0 <HAL_RCC_OscConfig+0x62c>)
 800a660:	681a      	ldr	r2, [r3, #0]
 800a662:	4b53      	ldr	r3, [pc, #332]	@ (800a7b0 <HAL_RCC_OscConfig+0x62c>)
 800a664:	4956      	ldr	r1, [pc, #344]	@ (800a7c0 <HAL_RCC_OscConfig+0x63c>)
 800a666:	400a      	ands	r2, r1
 800a668:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a66a:	f7fe fa4d 	bl	8008b08 <HAL_GetTick>
 800a66e:	0003      	movs	r3, r0
 800a670:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800a672:	e008      	b.n	800a686 <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a674:	f7fe fa48 	bl	8008b08 <HAL_GetTick>
 800a678:	0002      	movs	r2, r0
 800a67a:	693b      	ldr	r3, [r7, #16]
 800a67c:	1ad3      	subs	r3, r2, r3
 800a67e:	2b02      	cmp	r3, #2
 800a680:	d901      	bls.n	800a686 <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 800a682:	2303      	movs	r3, #3
 800a684:	e0d8      	b.n	800a838 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800a686:	4b4a      	ldr	r3, [pc, #296]	@ (800a7b0 <HAL_RCC_OscConfig+0x62c>)
 800a688:	681a      	ldr	r2, [r3, #0]
 800a68a:	2380      	movs	r3, #128	@ 0x80
 800a68c:	041b      	lsls	r3, r3, #16
 800a68e:	4013      	ands	r3, r2
 800a690:	d1f0      	bne.n	800a674 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	6a1b      	ldr	r3, [r3, #32]
 800a696:	2b00      	cmp	r3, #0
 800a698:	d100      	bne.n	800a69c <HAL_RCC_OscConfig+0x518>
 800a69a:	e0cc      	b.n	800a836 <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800a69c:	4b44      	ldr	r3, [pc, #272]	@ (800a7b0 <HAL_RCC_OscConfig+0x62c>)
 800a69e:	689b      	ldr	r3, [r3, #8]
 800a6a0:	2238      	movs	r2, #56	@ 0x38
 800a6a2:	4013      	ands	r3, r2
 800a6a4:	2b10      	cmp	r3, #16
 800a6a6:	d100      	bne.n	800a6aa <HAL_RCC_OscConfig+0x526>
 800a6a8:	e07b      	b.n	800a7a2 <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	6a1b      	ldr	r3, [r3, #32]
 800a6ae:	2b02      	cmp	r3, #2
 800a6b0:	d156      	bne.n	800a760 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a6b2:	4b3f      	ldr	r3, [pc, #252]	@ (800a7b0 <HAL_RCC_OscConfig+0x62c>)
 800a6b4:	681a      	ldr	r2, [r3, #0]
 800a6b6:	4b3e      	ldr	r3, [pc, #248]	@ (800a7b0 <HAL_RCC_OscConfig+0x62c>)
 800a6b8:	4942      	ldr	r1, [pc, #264]	@ (800a7c4 <HAL_RCC_OscConfig+0x640>)
 800a6ba:	400a      	ands	r2, r1
 800a6bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a6be:	f7fe fa23 	bl	8008b08 <HAL_GetTick>
 800a6c2:	0003      	movs	r3, r0
 800a6c4:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a6c6:	e008      	b.n	800a6da <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a6c8:	f7fe fa1e 	bl	8008b08 <HAL_GetTick>
 800a6cc:	0002      	movs	r2, r0
 800a6ce:	693b      	ldr	r3, [r7, #16]
 800a6d0:	1ad3      	subs	r3, r2, r3
 800a6d2:	2b02      	cmp	r3, #2
 800a6d4:	d901      	bls.n	800a6da <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 800a6d6:	2303      	movs	r3, #3
 800a6d8:	e0ae      	b.n	800a838 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a6da:	4b35      	ldr	r3, [pc, #212]	@ (800a7b0 <HAL_RCC_OscConfig+0x62c>)
 800a6dc:	681a      	ldr	r2, [r3, #0]
 800a6de:	2380      	movs	r3, #128	@ 0x80
 800a6e0:	049b      	lsls	r3, r3, #18
 800a6e2:	4013      	ands	r3, r2
 800a6e4:	d1f0      	bne.n	800a6c8 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a6e6:	4b32      	ldr	r3, [pc, #200]	@ (800a7b0 <HAL_RCC_OscConfig+0x62c>)
 800a6e8:	68db      	ldr	r3, [r3, #12]
 800a6ea:	4a37      	ldr	r2, [pc, #220]	@ (800a7c8 <HAL_RCC_OscConfig+0x644>)
 800a6ec:	4013      	ands	r3, r2
 800a6ee:	0019      	movs	r1, r3
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a6f8:	431a      	orrs	r2, r3
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6fe:	021b      	lsls	r3, r3, #8
 800a700:	431a      	orrs	r2, r3
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a706:	431a      	orrs	r2, r3
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a70c:	431a      	orrs	r2, r3
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a712:	431a      	orrs	r2, r3
 800a714:	4b26      	ldr	r3, [pc, #152]	@ (800a7b0 <HAL_RCC_OscConfig+0x62c>)
 800a716:	430a      	orrs	r2, r1
 800a718:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a71a:	4b25      	ldr	r3, [pc, #148]	@ (800a7b0 <HAL_RCC_OscConfig+0x62c>)
 800a71c:	681a      	ldr	r2, [r3, #0]
 800a71e:	4b24      	ldr	r3, [pc, #144]	@ (800a7b0 <HAL_RCC_OscConfig+0x62c>)
 800a720:	2180      	movs	r1, #128	@ 0x80
 800a722:	0449      	lsls	r1, r1, #17
 800a724:	430a      	orrs	r2, r1
 800a726:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800a728:	4b21      	ldr	r3, [pc, #132]	@ (800a7b0 <HAL_RCC_OscConfig+0x62c>)
 800a72a:	68da      	ldr	r2, [r3, #12]
 800a72c:	4b20      	ldr	r3, [pc, #128]	@ (800a7b0 <HAL_RCC_OscConfig+0x62c>)
 800a72e:	2180      	movs	r1, #128	@ 0x80
 800a730:	0549      	lsls	r1, r1, #21
 800a732:	430a      	orrs	r2, r1
 800a734:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a736:	f7fe f9e7 	bl	8008b08 <HAL_GetTick>
 800a73a:	0003      	movs	r3, r0
 800a73c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a73e:	e008      	b.n	800a752 <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a740:	f7fe f9e2 	bl	8008b08 <HAL_GetTick>
 800a744:	0002      	movs	r2, r0
 800a746:	693b      	ldr	r3, [r7, #16]
 800a748:	1ad3      	subs	r3, r2, r3
 800a74a:	2b02      	cmp	r3, #2
 800a74c:	d901      	bls.n	800a752 <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 800a74e:	2303      	movs	r3, #3
 800a750:	e072      	b.n	800a838 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a752:	4b17      	ldr	r3, [pc, #92]	@ (800a7b0 <HAL_RCC_OscConfig+0x62c>)
 800a754:	681a      	ldr	r2, [r3, #0]
 800a756:	2380      	movs	r3, #128	@ 0x80
 800a758:	049b      	lsls	r3, r3, #18
 800a75a:	4013      	ands	r3, r2
 800a75c:	d0f0      	beq.n	800a740 <HAL_RCC_OscConfig+0x5bc>
 800a75e:	e06a      	b.n	800a836 <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a760:	4b13      	ldr	r3, [pc, #76]	@ (800a7b0 <HAL_RCC_OscConfig+0x62c>)
 800a762:	681a      	ldr	r2, [r3, #0]
 800a764:	4b12      	ldr	r3, [pc, #72]	@ (800a7b0 <HAL_RCC_OscConfig+0x62c>)
 800a766:	4917      	ldr	r1, [pc, #92]	@ (800a7c4 <HAL_RCC_OscConfig+0x640>)
 800a768:	400a      	ands	r2, r1
 800a76a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a76c:	f7fe f9cc 	bl	8008b08 <HAL_GetTick>
 800a770:	0003      	movs	r3, r0
 800a772:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a774:	e008      	b.n	800a788 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a776:	f7fe f9c7 	bl	8008b08 <HAL_GetTick>
 800a77a:	0002      	movs	r2, r0
 800a77c:	693b      	ldr	r3, [r7, #16]
 800a77e:	1ad3      	subs	r3, r2, r3
 800a780:	2b02      	cmp	r3, #2
 800a782:	d901      	bls.n	800a788 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 800a784:	2303      	movs	r3, #3
 800a786:	e057      	b.n	800a838 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a788:	4b09      	ldr	r3, [pc, #36]	@ (800a7b0 <HAL_RCC_OscConfig+0x62c>)
 800a78a:	681a      	ldr	r2, [r3, #0]
 800a78c:	2380      	movs	r3, #128	@ 0x80
 800a78e:	049b      	lsls	r3, r3, #18
 800a790:	4013      	ands	r3, r2
 800a792:	d1f0      	bne.n	800a776 <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800a794:	4b06      	ldr	r3, [pc, #24]	@ (800a7b0 <HAL_RCC_OscConfig+0x62c>)
 800a796:	68da      	ldr	r2, [r3, #12]
 800a798:	4b05      	ldr	r3, [pc, #20]	@ (800a7b0 <HAL_RCC_OscConfig+0x62c>)
 800a79a:	490c      	ldr	r1, [pc, #48]	@ (800a7cc <HAL_RCC_OscConfig+0x648>)
 800a79c:	400a      	ands	r2, r1
 800a79e:	60da      	str	r2, [r3, #12]
 800a7a0:	e049      	b.n	800a836 <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	6a1b      	ldr	r3, [r3, #32]
 800a7a6:	2b01      	cmp	r3, #1
 800a7a8:	d112      	bne.n	800a7d0 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 800a7aa:	2301      	movs	r3, #1
 800a7ac:	e044      	b.n	800a838 <HAL_RCC_OscConfig+0x6b4>
 800a7ae:	46c0      	nop			@ (mov r8, r8)
 800a7b0:	40021000 	.word	0x40021000
 800a7b4:	40007000 	.word	0x40007000
 800a7b8:	00001388 	.word	0x00001388
 800a7bc:	efffffff 	.word	0xefffffff
 800a7c0:	ffbfffff 	.word	0xffbfffff
 800a7c4:	feffffff 	.word	0xfeffffff
 800a7c8:	11c1808c 	.word	0x11c1808c
 800a7cc:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800a7d0:	4b1b      	ldr	r3, [pc, #108]	@ (800a840 <HAL_RCC_OscConfig+0x6bc>)
 800a7d2:	68db      	ldr	r3, [r3, #12]
 800a7d4:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a7d6:	697b      	ldr	r3, [r7, #20]
 800a7d8:	2203      	movs	r2, #3
 800a7da:	401a      	ands	r2, r3
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a7e0:	429a      	cmp	r2, r3
 800a7e2:	d126      	bne.n	800a832 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800a7e4:	697b      	ldr	r3, [r7, #20]
 800a7e6:	2270      	movs	r2, #112	@ 0x70
 800a7e8:	401a      	ands	r2, r3
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a7ee:	429a      	cmp	r2, r3
 800a7f0:	d11f      	bne.n	800a832 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800a7f2:	697a      	ldr	r2, [r7, #20]
 800a7f4:	23fe      	movs	r3, #254	@ 0xfe
 800a7f6:	01db      	lsls	r3, r3, #7
 800a7f8:	401a      	ands	r2, r3
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7fe:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800a800:	429a      	cmp	r2, r3
 800a802:	d116      	bne.n	800a832 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800a804:	697a      	ldr	r2, [r7, #20]
 800a806:	23f8      	movs	r3, #248	@ 0xf8
 800a808:	039b      	lsls	r3, r3, #14
 800a80a:	401a      	ands	r2, r3
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800a810:	429a      	cmp	r2, r3
 800a812:	d10e      	bne.n	800a832 <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800a814:	697a      	ldr	r2, [r7, #20]
 800a816:	23e0      	movs	r3, #224	@ 0xe0
 800a818:	051b      	lsls	r3, r3, #20
 800a81a:	401a      	ands	r2, r3
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800a820:	429a      	cmp	r2, r3
 800a822:	d106      	bne.n	800a832 <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800a824:	697b      	ldr	r3, [r7, #20]
 800a826:	0f5b      	lsrs	r3, r3, #29
 800a828:	075a      	lsls	r2, r3, #29
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800a82e:	429a      	cmp	r2, r3
 800a830:	d001      	beq.n	800a836 <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 800a832:	2301      	movs	r3, #1
 800a834:	e000      	b.n	800a838 <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 800a836:	2300      	movs	r3, #0
}
 800a838:	0018      	movs	r0, r3
 800a83a:	46bd      	mov	sp, r7
 800a83c:	b008      	add	sp, #32
 800a83e:	bd80      	pop	{r7, pc}
 800a840:	40021000 	.word	0x40021000

0800a844 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a844:	b580      	push	{r7, lr}
 800a846:	b084      	sub	sp, #16
 800a848:	af00      	add	r7, sp, #0
 800a84a:	6078      	str	r0, [r7, #4]
 800a84c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	2b00      	cmp	r3, #0
 800a852:	d101      	bne.n	800a858 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a854:	2301      	movs	r3, #1
 800a856:	e0e9      	b.n	800aa2c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a858:	4b76      	ldr	r3, [pc, #472]	@ (800aa34 <HAL_RCC_ClockConfig+0x1f0>)
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	2207      	movs	r2, #7
 800a85e:	4013      	ands	r3, r2
 800a860:	683a      	ldr	r2, [r7, #0]
 800a862:	429a      	cmp	r2, r3
 800a864:	d91e      	bls.n	800a8a4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a866:	4b73      	ldr	r3, [pc, #460]	@ (800aa34 <HAL_RCC_ClockConfig+0x1f0>)
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	2207      	movs	r2, #7
 800a86c:	4393      	bics	r3, r2
 800a86e:	0019      	movs	r1, r3
 800a870:	4b70      	ldr	r3, [pc, #448]	@ (800aa34 <HAL_RCC_ClockConfig+0x1f0>)
 800a872:	683a      	ldr	r2, [r7, #0]
 800a874:	430a      	orrs	r2, r1
 800a876:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800a878:	f7fe f946 	bl	8008b08 <HAL_GetTick>
 800a87c:	0003      	movs	r3, r0
 800a87e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800a880:	e009      	b.n	800a896 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a882:	f7fe f941 	bl	8008b08 <HAL_GetTick>
 800a886:	0002      	movs	r2, r0
 800a888:	68fb      	ldr	r3, [r7, #12]
 800a88a:	1ad3      	subs	r3, r2, r3
 800a88c:	4a6a      	ldr	r2, [pc, #424]	@ (800aa38 <HAL_RCC_ClockConfig+0x1f4>)
 800a88e:	4293      	cmp	r3, r2
 800a890:	d901      	bls.n	800a896 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800a892:	2303      	movs	r3, #3
 800a894:	e0ca      	b.n	800aa2c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800a896:	4b67      	ldr	r3, [pc, #412]	@ (800aa34 <HAL_RCC_ClockConfig+0x1f0>)
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	2207      	movs	r2, #7
 800a89c:	4013      	ands	r3, r2
 800a89e:	683a      	ldr	r2, [r7, #0]
 800a8a0:	429a      	cmp	r2, r3
 800a8a2:	d1ee      	bne.n	800a882 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	2202      	movs	r2, #2
 800a8aa:	4013      	ands	r3, r2
 800a8ac:	d015      	beq.n	800a8da <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	2204      	movs	r2, #4
 800a8b4:	4013      	ands	r3, r2
 800a8b6:	d006      	beq.n	800a8c6 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800a8b8:	4b60      	ldr	r3, [pc, #384]	@ (800aa3c <HAL_RCC_ClockConfig+0x1f8>)
 800a8ba:	689a      	ldr	r2, [r3, #8]
 800a8bc:	4b5f      	ldr	r3, [pc, #380]	@ (800aa3c <HAL_RCC_ClockConfig+0x1f8>)
 800a8be:	21e0      	movs	r1, #224	@ 0xe0
 800a8c0:	01c9      	lsls	r1, r1, #7
 800a8c2:	430a      	orrs	r2, r1
 800a8c4:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a8c6:	4b5d      	ldr	r3, [pc, #372]	@ (800aa3c <HAL_RCC_ClockConfig+0x1f8>)
 800a8c8:	689b      	ldr	r3, [r3, #8]
 800a8ca:	4a5d      	ldr	r2, [pc, #372]	@ (800aa40 <HAL_RCC_ClockConfig+0x1fc>)
 800a8cc:	4013      	ands	r3, r2
 800a8ce:	0019      	movs	r1, r3
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	689a      	ldr	r2, [r3, #8]
 800a8d4:	4b59      	ldr	r3, [pc, #356]	@ (800aa3c <HAL_RCC_ClockConfig+0x1f8>)
 800a8d6:	430a      	orrs	r2, r1
 800a8d8:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	2201      	movs	r2, #1
 800a8e0:	4013      	ands	r3, r2
 800a8e2:	d057      	beq.n	800a994 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	685b      	ldr	r3, [r3, #4]
 800a8e8:	2b01      	cmp	r3, #1
 800a8ea:	d107      	bne.n	800a8fc <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a8ec:	4b53      	ldr	r3, [pc, #332]	@ (800aa3c <HAL_RCC_ClockConfig+0x1f8>)
 800a8ee:	681a      	ldr	r2, [r3, #0]
 800a8f0:	2380      	movs	r3, #128	@ 0x80
 800a8f2:	029b      	lsls	r3, r3, #10
 800a8f4:	4013      	ands	r3, r2
 800a8f6:	d12b      	bne.n	800a950 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800a8f8:	2301      	movs	r3, #1
 800a8fa:	e097      	b.n	800aa2c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	685b      	ldr	r3, [r3, #4]
 800a900:	2b02      	cmp	r3, #2
 800a902:	d107      	bne.n	800a914 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a904:	4b4d      	ldr	r3, [pc, #308]	@ (800aa3c <HAL_RCC_ClockConfig+0x1f8>)
 800a906:	681a      	ldr	r2, [r3, #0]
 800a908:	2380      	movs	r3, #128	@ 0x80
 800a90a:	049b      	lsls	r3, r3, #18
 800a90c:	4013      	ands	r3, r2
 800a90e:	d11f      	bne.n	800a950 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800a910:	2301      	movs	r3, #1
 800a912:	e08b      	b.n	800aa2c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	685b      	ldr	r3, [r3, #4]
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d107      	bne.n	800a92c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a91c:	4b47      	ldr	r3, [pc, #284]	@ (800aa3c <HAL_RCC_ClockConfig+0x1f8>)
 800a91e:	681a      	ldr	r2, [r3, #0]
 800a920:	2380      	movs	r3, #128	@ 0x80
 800a922:	00db      	lsls	r3, r3, #3
 800a924:	4013      	ands	r3, r2
 800a926:	d113      	bne.n	800a950 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800a928:	2301      	movs	r3, #1
 800a92a:	e07f      	b.n	800aa2c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	685b      	ldr	r3, [r3, #4]
 800a930:	2b03      	cmp	r3, #3
 800a932:	d106      	bne.n	800a942 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a934:	4b41      	ldr	r3, [pc, #260]	@ (800aa3c <HAL_RCC_ClockConfig+0x1f8>)
 800a936:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a938:	2202      	movs	r2, #2
 800a93a:	4013      	ands	r3, r2
 800a93c:	d108      	bne.n	800a950 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800a93e:	2301      	movs	r3, #1
 800a940:	e074      	b.n	800aa2c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a942:	4b3e      	ldr	r3, [pc, #248]	@ (800aa3c <HAL_RCC_ClockConfig+0x1f8>)
 800a944:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a946:	2202      	movs	r2, #2
 800a948:	4013      	ands	r3, r2
 800a94a:	d101      	bne.n	800a950 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800a94c:	2301      	movs	r3, #1
 800a94e:	e06d      	b.n	800aa2c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a950:	4b3a      	ldr	r3, [pc, #232]	@ (800aa3c <HAL_RCC_ClockConfig+0x1f8>)
 800a952:	689b      	ldr	r3, [r3, #8]
 800a954:	2207      	movs	r2, #7
 800a956:	4393      	bics	r3, r2
 800a958:	0019      	movs	r1, r3
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	685a      	ldr	r2, [r3, #4]
 800a95e:	4b37      	ldr	r3, [pc, #220]	@ (800aa3c <HAL_RCC_ClockConfig+0x1f8>)
 800a960:	430a      	orrs	r2, r1
 800a962:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a964:	f7fe f8d0 	bl	8008b08 <HAL_GetTick>
 800a968:	0003      	movs	r3, r0
 800a96a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a96c:	e009      	b.n	800a982 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a96e:	f7fe f8cb 	bl	8008b08 <HAL_GetTick>
 800a972:	0002      	movs	r2, r0
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	1ad3      	subs	r3, r2, r3
 800a978:	4a2f      	ldr	r2, [pc, #188]	@ (800aa38 <HAL_RCC_ClockConfig+0x1f4>)
 800a97a:	4293      	cmp	r3, r2
 800a97c:	d901      	bls.n	800a982 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800a97e:	2303      	movs	r3, #3
 800a980:	e054      	b.n	800aa2c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a982:	4b2e      	ldr	r3, [pc, #184]	@ (800aa3c <HAL_RCC_ClockConfig+0x1f8>)
 800a984:	689b      	ldr	r3, [r3, #8]
 800a986:	2238      	movs	r2, #56	@ 0x38
 800a988:	401a      	ands	r2, r3
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	685b      	ldr	r3, [r3, #4]
 800a98e:	00db      	lsls	r3, r3, #3
 800a990:	429a      	cmp	r2, r3
 800a992:	d1ec      	bne.n	800a96e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a994:	4b27      	ldr	r3, [pc, #156]	@ (800aa34 <HAL_RCC_ClockConfig+0x1f0>)
 800a996:	681b      	ldr	r3, [r3, #0]
 800a998:	2207      	movs	r2, #7
 800a99a:	4013      	ands	r3, r2
 800a99c:	683a      	ldr	r2, [r7, #0]
 800a99e:	429a      	cmp	r2, r3
 800a9a0:	d21e      	bcs.n	800a9e0 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a9a2:	4b24      	ldr	r3, [pc, #144]	@ (800aa34 <HAL_RCC_ClockConfig+0x1f0>)
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	2207      	movs	r2, #7
 800a9a8:	4393      	bics	r3, r2
 800a9aa:	0019      	movs	r1, r3
 800a9ac:	4b21      	ldr	r3, [pc, #132]	@ (800aa34 <HAL_RCC_ClockConfig+0x1f0>)
 800a9ae:	683a      	ldr	r2, [r7, #0]
 800a9b0:	430a      	orrs	r2, r1
 800a9b2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800a9b4:	f7fe f8a8 	bl	8008b08 <HAL_GetTick>
 800a9b8:	0003      	movs	r3, r0
 800a9ba:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800a9bc:	e009      	b.n	800a9d2 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a9be:	f7fe f8a3 	bl	8008b08 <HAL_GetTick>
 800a9c2:	0002      	movs	r2, r0
 800a9c4:	68fb      	ldr	r3, [r7, #12]
 800a9c6:	1ad3      	subs	r3, r2, r3
 800a9c8:	4a1b      	ldr	r2, [pc, #108]	@ (800aa38 <HAL_RCC_ClockConfig+0x1f4>)
 800a9ca:	4293      	cmp	r3, r2
 800a9cc:	d901      	bls.n	800a9d2 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800a9ce:	2303      	movs	r3, #3
 800a9d0:	e02c      	b.n	800aa2c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800a9d2:	4b18      	ldr	r3, [pc, #96]	@ (800aa34 <HAL_RCC_ClockConfig+0x1f0>)
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	2207      	movs	r2, #7
 800a9d8:	4013      	ands	r3, r2
 800a9da:	683a      	ldr	r2, [r7, #0]
 800a9dc:	429a      	cmp	r2, r3
 800a9de:	d1ee      	bne.n	800a9be <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	2204      	movs	r2, #4
 800a9e6:	4013      	ands	r3, r2
 800a9e8:	d009      	beq.n	800a9fe <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800a9ea:	4b14      	ldr	r3, [pc, #80]	@ (800aa3c <HAL_RCC_ClockConfig+0x1f8>)
 800a9ec:	689b      	ldr	r3, [r3, #8]
 800a9ee:	4a15      	ldr	r2, [pc, #84]	@ (800aa44 <HAL_RCC_ClockConfig+0x200>)
 800a9f0:	4013      	ands	r3, r2
 800a9f2:	0019      	movs	r1, r3
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	68da      	ldr	r2, [r3, #12]
 800a9f8:	4b10      	ldr	r3, [pc, #64]	@ (800aa3c <HAL_RCC_ClockConfig+0x1f8>)
 800a9fa:	430a      	orrs	r2, r1
 800a9fc:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800a9fe:	f000 f829 	bl	800aa54 <HAL_RCC_GetSysClockFreq>
 800aa02:	0001      	movs	r1, r0
 800aa04:	4b0d      	ldr	r3, [pc, #52]	@ (800aa3c <HAL_RCC_ClockConfig+0x1f8>)
 800aa06:	689b      	ldr	r3, [r3, #8]
 800aa08:	0a1b      	lsrs	r3, r3, #8
 800aa0a:	220f      	movs	r2, #15
 800aa0c:	401a      	ands	r2, r3
 800aa0e:	4b0e      	ldr	r3, [pc, #56]	@ (800aa48 <HAL_RCC_ClockConfig+0x204>)
 800aa10:	0092      	lsls	r2, r2, #2
 800aa12:	58d3      	ldr	r3, [r2, r3]
 800aa14:	221f      	movs	r2, #31
 800aa16:	4013      	ands	r3, r2
 800aa18:	000a      	movs	r2, r1
 800aa1a:	40da      	lsrs	r2, r3
 800aa1c:	4b0b      	ldr	r3, [pc, #44]	@ (800aa4c <HAL_RCC_ClockConfig+0x208>)
 800aa1e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800aa20:	4b0b      	ldr	r3, [pc, #44]	@ (800aa50 <HAL_RCC_ClockConfig+0x20c>)
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	0018      	movs	r0, r3
 800aa26:	f7fe f813 	bl	8008a50 <HAL_InitTick>
 800aa2a:	0003      	movs	r3, r0
}
 800aa2c:	0018      	movs	r0, r3
 800aa2e:	46bd      	mov	sp, r7
 800aa30:	b004      	add	sp, #16
 800aa32:	bd80      	pop	{r7, pc}
 800aa34:	40022000 	.word	0x40022000
 800aa38:	00001388 	.word	0x00001388
 800aa3c:	40021000 	.word	0x40021000
 800aa40:	fffff0ff 	.word	0xfffff0ff
 800aa44:	ffff8fff 	.word	0xffff8fff
 800aa48:	0801246c 	.word	0x0801246c
 800aa4c:	20004e38 	.word	0x20004e38
 800aa50:	20004e3c 	.word	0x20004e3c

0800aa54 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800aa54:	b580      	push	{r7, lr}
 800aa56:	b086      	sub	sp, #24
 800aa58:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800aa5a:	4b3c      	ldr	r3, [pc, #240]	@ (800ab4c <HAL_RCC_GetSysClockFreq+0xf8>)
 800aa5c:	689b      	ldr	r3, [r3, #8]
 800aa5e:	2238      	movs	r2, #56	@ 0x38
 800aa60:	4013      	ands	r3, r2
 800aa62:	d10f      	bne.n	800aa84 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800aa64:	4b39      	ldr	r3, [pc, #228]	@ (800ab4c <HAL_RCC_GetSysClockFreq+0xf8>)
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	0adb      	lsrs	r3, r3, #11
 800aa6a:	2207      	movs	r2, #7
 800aa6c:	4013      	ands	r3, r2
 800aa6e:	2201      	movs	r2, #1
 800aa70:	409a      	lsls	r2, r3
 800aa72:	0013      	movs	r3, r2
 800aa74:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800aa76:	6839      	ldr	r1, [r7, #0]
 800aa78:	4835      	ldr	r0, [pc, #212]	@ (800ab50 <HAL_RCC_GetSysClockFreq+0xfc>)
 800aa7a:	f7f5 fb6b 	bl	8000154 <__udivsi3>
 800aa7e:	0003      	movs	r3, r0
 800aa80:	613b      	str	r3, [r7, #16]
 800aa82:	e05d      	b.n	800ab40 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800aa84:	4b31      	ldr	r3, [pc, #196]	@ (800ab4c <HAL_RCC_GetSysClockFreq+0xf8>)
 800aa86:	689b      	ldr	r3, [r3, #8]
 800aa88:	2238      	movs	r2, #56	@ 0x38
 800aa8a:	4013      	ands	r3, r2
 800aa8c:	2b08      	cmp	r3, #8
 800aa8e:	d102      	bne.n	800aa96 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800aa90:	4b30      	ldr	r3, [pc, #192]	@ (800ab54 <HAL_RCC_GetSysClockFreq+0x100>)
 800aa92:	613b      	str	r3, [r7, #16]
 800aa94:	e054      	b.n	800ab40 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800aa96:	4b2d      	ldr	r3, [pc, #180]	@ (800ab4c <HAL_RCC_GetSysClockFreq+0xf8>)
 800aa98:	689b      	ldr	r3, [r3, #8]
 800aa9a:	2238      	movs	r2, #56	@ 0x38
 800aa9c:	4013      	ands	r3, r2
 800aa9e:	2b10      	cmp	r3, #16
 800aaa0:	d138      	bne.n	800ab14 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800aaa2:	4b2a      	ldr	r3, [pc, #168]	@ (800ab4c <HAL_RCC_GetSysClockFreq+0xf8>)
 800aaa4:	68db      	ldr	r3, [r3, #12]
 800aaa6:	2203      	movs	r2, #3
 800aaa8:	4013      	ands	r3, r2
 800aaaa:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800aaac:	4b27      	ldr	r3, [pc, #156]	@ (800ab4c <HAL_RCC_GetSysClockFreq+0xf8>)
 800aaae:	68db      	ldr	r3, [r3, #12]
 800aab0:	091b      	lsrs	r3, r3, #4
 800aab2:	2207      	movs	r2, #7
 800aab4:	4013      	ands	r3, r2
 800aab6:	3301      	adds	r3, #1
 800aab8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800aaba:	68fb      	ldr	r3, [r7, #12]
 800aabc:	2b03      	cmp	r3, #3
 800aabe:	d10d      	bne.n	800aadc <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800aac0:	68b9      	ldr	r1, [r7, #8]
 800aac2:	4824      	ldr	r0, [pc, #144]	@ (800ab54 <HAL_RCC_GetSysClockFreq+0x100>)
 800aac4:	f7f5 fb46 	bl	8000154 <__udivsi3>
 800aac8:	0003      	movs	r3, r0
 800aaca:	0019      	movs	r1, r3
 800aacc:	4b1f      	ldr	r3, [pc, #124]	@ (800ab4c <HAL_RCC_GetSysClockFreq+0xf8>)
 800aace:	68db      	ldr	r3, [r3, #12]
 800aad0:	0a1b      	lsrs	r3, r3, #8
 800aad2:	227f      	movs	r2, #127	@ 0x7f
 800aad4:	4013      	ands	r3, r2
 800aad6:	434b      	muls	r3, r1
 800aad8:	617b      	str	r3, [r7, #20]
        break;
 800aada:	e00d      	b.n	800aaf8 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800aadc:	68b9      	ldr	r1, [r7, #8]
 800aade:	481c      	ldr	r0, [pc, #112]	@ (800ab50 <HAL_RCC_GetSysClockFreq+0xfc>)
 800aae0:	f7f5 fb38 	bl	8000154 <__udivsi3>
 800aae4:	0003      	movs	r3, r0
 800aae6:	0019      	movs	r1, r3
 800aae8:	4b18      	ldr	r3, [pc, #96]	@ (800ab4c <HAL_RCC_GetSysClockFreq+0xf8>)
 800aaea:	68db      	ldr	r3, [r3, #12]
 800aaec:	0a1b      	lsrs	r3, r3, #8
 800aaee:	227f      	movs	r2, #127	@ 0x7f
 800aaf0:	4013      	ands	r3, r2
 800aaf2:	434b      	muls	r3, r1
 800aaf4:	617b      	str	r3, [r7, #20]
        break;
 800aaf6:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800aaf8:	4b14      	ldr	r3, [pc, #80]	@ (800ab4c <HAL_RCC_GetSysClockFreq+0xf8>)
 800aafa:	68db      	ldr	r3, [r3, #12]
 800aafc:	0f5b      	lsrs	r3, r3, #29
 800aafe:	2207      	movs	r2, #7
 800ab00:	4013      	ands	r3, r2
 800ab02:	3301      	adds	r3, #1
 800ab04:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800ab06:	6879      	ldr	r1, [r7, #4]
 800ab08:	6978      	ldr	r0, [r7, #20]
 800ab0a:	f7f5 fb23 	bl	8000154 <__udivsi3>
 800ab0e:	0003      	movs	r3, r0
 800ab10:	613b      	str	r3, [r7, #16]
 800ab12:	e015      	b.n	800ab40 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800ab14:	4b0d      	ldr	r3, [pc, #52]	@ (800ab4c <HAL_RCC_GetSysClockFreq+0xf8>)
 800ab16:	689b      	ldr	r3, [r3, #8]
 800ab18:	2238      	movs	r2, #56	@ 0x38
 800ab1a:	4013      	ands	r3, r2
 800ab1c:	2b20      	cmp	r3, #32
 800ab1e:	d103      	bne.n	800ab28 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800ab20:	2380      	movs	r3, #128	@ 0x80
 800ab22:	021b      	lsls	r3, r3, #8
 800ab24:	613b      	str	r3, [r7, #16]
 800ab26:	e00b      	b.n	800ab40 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800ab28:	4b08      	ldr	r3, [pc, #32]	@ (800ab4c <HAL_RCC_GetSysClockFreq+0xf8>)
 800ab2a:	689b      	ldr	r3, [r3, #8]
 800ab2c:	2238      	movs	r2, #56	@ 0x38
 800ab2e:	4013      	ands	r3, r2
 800ab30:	2b18      	cmp	r3, #24
 800ab32:	d103      	bne.n	800ab3c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800ab34:	23fa      	movs	r3, #250	@ 0xfa
 800ab36:	01db      	lsls	r3, r3, #7
 800ab38:	613b      	str	r3, [r7, #16]
 800ab3a:	e001      	b.n	800ab40 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800ab3c:	2300      	movs	r3, #0
 800ab3e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800ab40:	693b      	ldr	r3, [r7, #16]
}
 800ab42:	0018      	movs	r0, r3
 800ab44:	46bd      	mov	sp, r7
 800ab46:	b006      	add	sp, #24
 800ab48:	bd80      	pop	{r7, pc}
 800ab4a:	46c0      	nop			@ (mov r8, r8)
 800ab4c:	40021000 	.word	0x40021000
 800ab50:	00f42400 	.word	0x00f42400
 800ab54:	007a1200 	.word	0x007a1200

0800ab58 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800ab58:	b580      	push	{r7, lr}
 800ab5a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800ab5c:	4b02      	ldr	r3, [pc, #8]	@ (800ab68 <HAL_RCC_GetHCLKFreq+0x10>)
 800ab5e:	681b      	ldr	r3, [r3, #0]
}
 800ab60:	0018      	movs	r0, r3
 800ab62:	46bd      	mov	sp, r7
 800ab64:	bd80      	pop	{r7, pc}
 800ab66:	46c0      	nop			@ (mov r8, r8)
 800ab68:	20004e38 	.word	0x20004e38

0800ab6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800ab6c:	b5b0      	push	{r4, r5, r7, lr}
 800ab6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800ab70:	f7ff fff2 	bl	800ab58 <HAL_RCC_GetHCLKFreq>
 800ab74:	0004      	movs	r4, r0
 800ab76:	f7ff faf9 	bl	800a16c <LL_RCC_GetAPB1Prescaler>
 800ab7a:	0003      	movs	r3, r0
 800ab7c:	0b1a      	lsrs	r2, r3, #12
 800ab7e:	4b05      	ldr	r3, [pc, #20]	@ (800ab94 <HAL_RCC_GetPCLK1Freq+0x28>)
 800ab80:	0092      	lsls	r2, r2, #2
 800ab82:	58d3      	ldr	r3, [r2, r3]
 800ab84:	221f      	movs	r2, #31
 800ab86:	4013      	ands	r3, r2
 800ab88:	40dc      	lsrs	r4, r3
 800ab8a:	0023      	movs	r3, r4
}
 800ab8c:	0018      	movs	r0, r3
 800ab8e:	46bd      	mov	sp, r7
 800ab90:	bdb0      	pop	{r4, r5, r7, pc}
 800ab92:	46c0      	nop			@ (mov r8, r8)
 800ab94:	080124ac 	.word	0x080124ac

0800ab98 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800ab98:	b580      	push	{r7, lr}
 800ab9a:	b086      	sub	sp, #24
 800ab9c:	af00      	add	r7, sp, #0
 800ab9e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800aba0:	2313      	movs	r3, #19
 800aba2:	18fb      	adds	r3, r7, r3
 800aba4:	2200      	movs	r2, #0
 800aba6:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800aba8:	2312      	movs	r3, #18
 800abaa:	18fb      	adds	r3, r7, r3
 800abac:	2200      	movs	r2, #0
 800abae:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	681a      	ldr	r2, [r3, #0]
 800abb4:	2380      	movs	r3, #128	@ 0x80
 800abb6:	029b      	lsls	r3, r3, #10
 800abb8:	4013      	ands	r3, r2
 800abba:	d100      	bne.n	800abbe <HAL_RCCEx_PeriphCLKConfig+0x26>
 800abbc:	e0ad      	b.n	800ad1a <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 800abbe:	2011      	movs	r0, #17
 800abc0:	183b      	adds	r3, r7, r0
 800abc2:	2200      	movs	r2, #0
 800abc4:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800abc6:	4b47      	ldr	r3, [pc, #284]	@ (800ace4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800abc8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800abca:	2380      	movs	r3, #128	@ 0x80
 800abcc:	055b      	lsls	r3, r3, #21
 800abce:	4013      	ands	r3, r2
 800abd0:	d110      	bne.n	800abf4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800abd2:	4b44      	ldr	r3, [pc, #272]	@ (800ace4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800abd4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800abd6:	4b43      	ldr	r3, [pc, #268]	@ (800ace4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800abd8:	2180      	movs	r1, #128	@ 0x80
 800abda:	0549      	lsls	r1, r1, #21
 800abdc:	430a      	orrs	r2, r1
 800abde:	63da      	str	r2, [r3, #60]	@ 0x3c
 800abe0:	4b40      	ldr	r3, [pc, #256]	@ (800ace4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800abe2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800abe4:	2380      	movs	r3, #128	@ 0x80
 800abe6:	055b      	lsls	r3, r3, #21
 800abe8:	4013      	ands	r3, r2
 800abea:	60bb      	str	r3, [r7, #8]
 800abec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800abee:	183b      	adds	r3, r7, r0
 800abf0:	2201      	movs	r2, #1
 800abf2:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800abf4:	4b3c      	ldr	r3, [pc, #240]	@ (800ace8 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800abf6:	681a      	ldr	r2, [r3, #0]
 800abf8:	4b3b      	ldr	r3, [pc, #236]	@ (800ace8 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800abfa:	2180      	movs	r1, #128	@ 0x80
 800abfc:	0049      	lsls	r1, r1, #1
 800abfe:	430a      	orrs	r2, r1
 800ac00:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800ac02:	f7fd ff81 	bl	8008b08 <HAL_GetTick>
 800ac06:	0003      	movs	r3, r0
 800ac08:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800ac0a:	e00b      	b.n	800ac24 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ac0c:	f7fd ff7c 	bl	8008b08 <HAL_GetTick>
 800ac10:	0002      	movs	r2, r0
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	1ad3      	subs	r3, r2, r3
 800ac16:	2b02      	cmp	r3, #2
 800ac18:	d904      	bls.n	800ac24 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800ac1a:	2313      	movs	r3, #19
 800ac1c:	18fb      	adds	r3, r7, r3
 800ac1e:	2203      	movs	r2, #3
 800ac20:	701a      	strb	r2, [r3, #0]
        break;
 800ac22:	e005      	b.n	800ac30 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800ac24:	4b30      	ldr	r3, [pc, #192]	@ (800ace8 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800ac26:	681a      	ldr	r2, [r3, #0]
 800ac28:	2380      	movs	r3, #128	@ 0x80
 800ac2a:	005b      	lsls	r3, r3, #1
 800ac2c:	4013      	ands	r3, r2
 800ac2e:	d0ed      	beq.n	800ac0c <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 800ac30:	2313      	movs	r3, #19
 800ac32:	18fb      	adds	r3, r7, r3
 800ac34:	781b      	ldrb	r3, [r3, #0]
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d15e      	bne.n	800acf8 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800ac3a:	4b2a      	ldr	r3, [pc, #168]	@ (800ace4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800ac3c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800ac3e:	23c0      	movs	r3, #192	@ 0xc0
 800ac40:	009b      	lsls	r3, r3, #2
 800ac42:	4013      	ands	r3, r2
 800ac44:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800ac46:	697b      	ldr	r3, [r7, #20]
 800ac48:	2b00      	cmp	r3, #0
 800ac4a:	d019      	beq.n	800ac80 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac50:	697a      	ldr	r2, [r7, #20]
 800ac52:	429a      	cmp	r2, r3
 800ac54:	d014      	beq.n	800ac80 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800ac56:	4b23      	ldr	r3, [pc, #140]	@ (800ace4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800ac58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ac5a:	4a24      	ldr	r2, [pc, #144]	@ (800acec <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800ac5c:	4013      	ands	r3, r2
 800ac5e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800ac60:	4b20      	ldr	r3, [pc, #128]	@ (800ace4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800ac62:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800ac64:	4b1f      	ldr	r3, [pc, #124]	@ (800ace4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800ac66:	2180      	movs	r1, #128	@ 0x80
 800ac68:	0249      	lsls	r1, r1, #9
 800ac6a:	430a      	orrs	r2, r1
 800ac6c:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800ac6e:	4b1d      	ldr	r3, [pc, #116]	@ (800ace4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800ac70:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800ac72:	4b1c      	ldr	r3, [pc, #112]	@ (800ace4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800ac74:	491e      	ldr	r1, [pc, #120]	@ (800acf0 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 800ac76:	400a      	ands	r2, r1
 800ac78:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800ac7a:	4b1a      	ldr	r3, [pc, #104]	@ (800ace4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800ac7c:	697a      	ldr	r2, [r7, #20]
 800ac7e:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800ac80:	697b      	ldr	r3, [r7, #20]
 800ac82:	2201      	movs	r2, #1
 800ac84:	4013      	ands	r3, r2
 800ac86:	d016      	beq.n	800acb6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ac88:	f7fd ff3e 	bl	8008b08 <HAL_GetTick>
 800ac8c:	0003      	movs	r3, r0
 800ac8e:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800ac90:	e00c      	b.n	800acac <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ac92:	f7fd ff39 	bl	8008b08 <HAL_GetTick>
 800ac96:	0002      	movs	r2, r0
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	1ad3      	subs	r3, r2, r3
 800ac9c:	4a15      	ldr	r2, [pc, #84]	@ (800acf4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800ac9e:	4293      	cmp	r3, r2
 800aca0:	d904      	bls.n	800acac <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800aca2:	2313      	movs	r3, #19
 800aca4:	18fb      	adds	r3, r7, r3
 800aca6:	2203      	movs	r2, #3
 800aca8:	701a      	strb	r2, [r3, #0]
            break;
 800acaa:	e004      	b.n	800acb6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800acac:	4b0d      	ldr	r3, [pc, #52]	@ (800ace4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800acae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800acb0:	2202      	movs	r2, #2
 800acb2:	4013      	ands	r3, r2
 800acb4:	d0ed      	beq.n	800ac92 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800acb6:	2313      	movs	r3, #19
 800acb8:	18fb      	adds	r3, r7, r3
 800acba:	781b      	ldrb	r3, [r3, #0]
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d10a      	bne.n	800acd6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800acc0:	4b08      	ldr	r3, [pc, #32]	@ (800ace4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800acc2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800acc4:	4a09      	ldr	r2, [pc, #36]	@ (800acec <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800acc6:	4013      	ands	r3, r2
 800acc8:	0019      	movs	r1, r3
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800acce:	4b05      	ldr	r3, [pc, #20]	@ (800ace4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800acd0:	430a      	orrs	r2, r1
 800acd2:	65da      	str	r2, [r3, #92]	@ 0x5c
 800acd4:	e016      	b.n	800ad04 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800acd6:	2312      	movs	r3, #18
 800acd8:	18fb      	adds	r3, r7, r3
 800acda:	2213      	movs	r2, #19
 800acdc:	18ba      	adds	r2, r7, r2
 800acde:	7812      	ldrb	r2, [r2, #0]
 800ace0:	701a      	strb	r2, [r3, #0]
 800ace2:	e00f      	b.n	800ad04 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800ace4:	40021000 	.word	0x40021000
 800ace8:	40007000 	.word	0x40007000
 800acec:	fffffcff 	.word	0xfffffcff
 800acf0:	fffeffff 	.word	0xfffeffff
 800acf4:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800acf8:	2312      	movs	r3, #18
 800acfa:	18fb      	adds	r3, r7, r3
 800acfc:	2213      	movs	r2, #19
 800acfe:	18ba      	adds	r2, r7, r2
 800ad00:	7812      	ldrb	r2, [r2, #0]
 800ad02:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800ad04:	2311      	movs	r3, #17
 800ad06:	18fb      	adds	r3, r7, r3
 800ad08:	781b      	ldrb	r3, [r3, #0]
 800ad0a:	2b01      	cmp	r3, #1
 800ad0c:	d105      	bne.n	800ad1a <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800ad0e:	4bb6      	ldr	r3, [pc, #728]	@ (800afe8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ad10:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ad12:	4bb5      	ldr	r3, [pc, #724]	@ (800afe8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ad14:	49b5      	ldr	r1, [pc, #724]	@ (800afec <HAL_RCCEx_PeriphCLKConfig+0x454>)
 800ad16:	400a      	ands	r2, r1
 800ad18:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	2201      	movs	r2, #1
 800ad20:	4013      	ands	r3, r2
 800ad22:	d009      	beq.n	800ad38 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800ad24:	4bb0      	ldr	r3, [pc, #704]	@ (800afe8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ad26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ad28:	2203      	movs	r2, #3
 800ad2a:	4393      	bics	r3, r2
 800ad2c:	0019      	movs	r1, r3
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	685a      	ldr	r2, [r3, #4]
 800ad32:	4bad      	ldr	r3, [pc, #692]	@ (800afe8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ad34:	430a      	orrs	r2, r1
 800ad36:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	2202      	movs	r2, #2
 800ad3e:	4013      	ands	r3, r2
 800ad40:	d009      	beq.n	800ad56 <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800ad42:	4ba9      	ldr	r3, [pc, #676]	@ (800afe8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ad44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ad46:	220c      	movs	r2, #12
 800ad48:	4393      	bics	r3, r2
 800ad4a:	0019      	movs	r1, r3
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	689a      	ldr	r2, [r3, #8]
 800ad50:	4ba5      	ldr	r3, [pc, #660]	@ (800afe8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ad52:	430a      	orrs	r2, r1
 800ad54:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	2204      	movs	r2, #4
 800ad5c:	4013      	ands	r3, r2
 800ad5e:	d009      	beq.n	800ad74 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800ad60:	4ba1      	ldr	r3, [pc, #644]	@ (800afe8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ad62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ad64:	2230      	movs	r2, #48	@ 0x30
 800ad66:	4393      	bics	r3, r2
 800ad68:	0019      	movs	r1, r3
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	68da      	ldr	r2, [r3, #12]
 800ad6e:	4b9e      	ldr	r3, [pc, #632]	@ (800afe8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ad70:	430a      	orrs	r2, r1
 800ad72:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	2210      	movs	r2, #16
 800ad7a:	4013      	ands	r3, r2
 800ad7c:	d009      	beq.n	800ad92 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800ad7e:	4b9a      	ldr	r3, [pc, #616]	@ (800afe8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ad80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ad82:	4a9b      	ldr	r2, [pc, #620]	@ (800aff0 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 800ad84:	4013      	ands	r3, r2
 800ad86:	0019      	movs	r1, r3
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	691a      	ldr	r2, [r3, #16]
 800ad8c:	4b96      	ldr	r3, [pc, #600]	@ (800afe8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ad8e:	430a      	orrs	r2, r1
 800ad90:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	681a      	ldr	r2, [r3, #0]
 800ad96:	2380      	movs	r3, #128	@ 0x80
 800ad98:	015b      	lsls	r3, r3, #5
 800ad9a:	4013      	ands	r3, r2
 800ad9c:	d009      	beq.n	800adb2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 800ad9e:	4b92      	ldr	r3, [pc, #584]	@ (800afe8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ada0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ada2:	4a94      	ldr	r2, [pc, #592]	@ (800aff4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800ada4:	4013      	ands	r3, r2
 800ada6:	0019      	movs	r1, r3
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	695a      	ldr	r2, [r3, #20]
 800adac:	4b8e      	ldr	r3, [pc, #568]	@ (800afe8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800adae:	430a      	orrs	r2, r1
 800adb0:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	681a      	ldr	r2, [r3, #0]
 800adb6:	2380      	movs	r3, #128	@ 0x80
 800adb8:	009b      	lsls	r3, r3, #2
 800adba:	4013      	ands	r3, r2
 800adbc:	d009      	beq.n	800add2 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800adbe:	4b8a      	ldr	r3, [pc, #552]	@ (800afe8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800adc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800adc2:	4a8d      	ldr	r2, [pc, #564]	@ (800aff8 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 800adc4:	4013      	ands	r3, r2
 800adc6:	0019      	movs	r1, r3
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800adcc:	4b86      	ldr	r3, [pc, #536]	@ (800afe8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800adce:	430a      	orrs	r2, r1
 800add0:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	681a      	ldr	r2, [r3, #0]
 800add6:	2380      	movs	r3, #128	@ 0x80
 800add8:	00db      	lsls	r3, r3, #3
 800adda:	4013      	ands	r3, r2
 800addc:	d009      	beq.n	800adf2 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800adde:	4b82      	ldr	r3, [pc, #520]	@ (800afe8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ade0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ade2:	4a86      	ldr	r2, [pc, #536]	@ (800affc <HAL_RCCEx_PeriphCLKConfig+0x464>)
 800ade4:	4013      	ands	r3, r2
 800ade6:	0019      	movs	r1, r3
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800adec:	4b7e      	ldr	r3, [pc, #504]	@ (800afe8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800adee:	430a      	orrs	r2, r1
 800adf0:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	2220      	movs	r2, #32
 800adf8:	4013      	ands	r3, r2
 800adfa:	d009      	beq.n	800ae10 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800adfc:	4b7a      	ldr	r3, [pc, #488]	@ (800afe8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800adfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ae00:	4a7f      	ldr	r2, [pc, #508]	@ (800b000 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800ae02:	4013      	ands	r3, r2
 800ae04:	0019      	movs	r1, r3
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	699a      	ldr	r2, [r3, #24]
 800ae0a:	4b77      	ldr	r3, [pc, #476]	@ (800afe8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ae0c:	430a      	orrs	r2, r1
 800ae0e:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	2240      	movs	r2, #64	@ 0x40
 800ae16:	4013      	ands	r3, r2
 800ae18:	d009      	beq.n	800ae2e <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800ae1a:	4b73      	ldr	r3, [pc, #460]	@ (800afe8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ae1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ae1e:	4a79      	ldr	r2, [pc, #484]	@ (800b004 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 800ae20:	4013      	ands	r3, r2
 800ae22:	0019      	movs	r1, r3
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	69da      	ldr	r2, [r3, #28]
 800ae28:	4b6f      	ldr	r3, [pc, #444]	@ (800afe8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ae2a:	430a      	orrs	r2, r1
 800ae2c:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	681a      	ldr	r2, [r3, #0]
 800ae32:	2380      	movs	r3, #128	@ 0x80
 800ae34:	01db      	lsls	r3, r3, #7
 800ae36:	4013      	ands	r3, r2
 800ae38:	d015      	beq.n	800ae66 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800ae3a:	4b6b      	ldr	r3, [pc, #428]	@ (800afe8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ae3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ae3e:	009b      	lsls	r3, r3, #2
 800ae40:	0899      	lsrs	r1, r3, #2
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ae46:	4b68      	ldr	r3, [pc, #416]	@ (800afe8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ae48:	430a      	orrs	r2, r1
 800ae4a:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ae50:	2380      	movs	r3, #128	@ 0x80
 800ae52:	05db      	lsls	r3, r3, #23
 800ae54:	429a      	cmp	r2, r3
 800ae56:	d106      	bne.n	800ae66 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800ae58:	4b63      	ldr	r3, [pc, #396]	@ (800afe8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ae5a:	68da      	ldr	r2, [r3, #12]
 800ae5c:	4b62      	ldr	r3, [pc, #392]	@ (800afe8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ae5e:	2180      	movs	r1, #128	@ 0x80
 800ae60:	0249      	lsls	r1, r1, #9
 800ae62:	430a      	orrs	r2, r1
 800ae64:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	681a      	ldr	r2, [r3, #0]
 800ae6a:	2380      	movs	r3, #128	@ 0x80
 800ae6c:	031b      	lsls	r3, r3, #12
 800ae6e:	4013      	ands	r3, r2
 800ae70:	d009      	beq.n	800ae86 <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800ae72:	4b5d      	ldr	r3, [pc, #372]	@ (800afe8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ae74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ae76:	2240      	movs	r2, #64	@ 0x40
 800ae78:	4393      	bics	r3, r2
 800ae7a:	0019      	movs	r1, r3
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ae80:	4b59      	ldr	r3, [pc, #356]	@ (800afe8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ae82:	430a      	orrs	r2, r1
 800ae84:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	681a      	ldr	r2, [r3, #0]
 800ae8a:	2380      	movs	r3, #128	@ 0x80
 800ae8c:	039b      	lsls	r3, r3, #14
 800ae8e:	4013      	ands	r3, r2
 800ae90:	d016      	beq.n	800aec0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800ae92:	4b55      	ldr	r3, [pc, #340]	@ (800afe8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ae94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ae96:	4a5c      	ldr	r2, [pc, #368]	@ (800b008 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800ae98:	4013      	ands	r3, r2
 800ae9a:	0019      	movs	r1, r3
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800aea0:	4b51      	ldr	r3, [pc, #324]	@ (800afe8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800aea2:	430a      	orrs	r2, r1
 800aea4:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800aeaa:	2380      	movs	r3, #128	@ 0x80
 800aeac:	03db      	lsls	r3, r3, #15
 800aeae:	429a      	cmp	r2, r3
 800aeb0:	d106      	bne.n	800aec0 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800aeb2:	4b4d      	ldr	r3, [pc, #308]	@ (800afe8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800aeb4:	68da      	ldr	r2, [r3, #12]
 800aeb6:	4b4c      	ldr	r3, [pc, #304]	@ (800afe8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800aeb8:	2180      	movs	r1, #128	@ 0x80
 800aeba:	0449      	lsls	r1, r1, #17
 800aebc:	430a      	orrs	r2, r1
 800aebe:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	681a      	ldr	r2, [r3, #0]
 800aec4:	2380      	movs	r3, #128	@ 0x80
 800aec6:	03db      	lsls	r3, r3, #15
 800aec8:	4013      	ands	r3, r2
 800aeca:	d016      	beq.n	800aefa <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 800aecc:	4b46      	ldr	r3, [pc, #280]	@ (800afe8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800aece:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aed0:	4a4e      	ldr	r2, [pc, #312]	@ (800b00c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800aed2:	4013      	ands	r3, r2
 800aed4:	0019      	movs	r1, r3
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800aeda:	4b43      	ldr	r3, [pc, #268]	@ (800afe8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800aedc:	430a      	orrs	r2, r1
 800aede:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800aee4:	2380      	movs	r3, #128	@ 0x80
 800aee6:	045b      	lsls	r3, r3, #17
 800aee8:	429a      	cmp	r2, r3
 800aeea:	d106      	bne.n	800aefa <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800aeec:	4b3e      	ldr	r3, [pc, #248]	@ (800afe8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800aeee:	68da      	ldr	r2, [r3, #12]
 800aef0:	4b3d      	ldr	r3, [pc, #244]	@ (800afe8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800aef2:	2180      	movs	r1, #128	@ 0x80
 800aef4:	0449      	lsls	r1, r1, #17
 800aef6:	430a      	orrs	r2, r1
 800aef8:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	681a      	ldr	r2, [r3, #0]
 800aefe:	2380      	movs	r3, #128	@ 0x80
 800af00:	011b      	lsls	r3, r3, #4
 800af02:	4013      	ands	r3, r2
 800af04:	d014      	beq.n	800af30 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800af06:	4b38      	ldr	r3, [pc, #224]	@ (800afe8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800af08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800af0a:	2203      	movs	r2, #3
 800af0c:	4393      	bics	r3, r2
 800af0e:	0019      	movs	r1, r3
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	6a1a      	ldr	r2, [r3, #32]
 800af14:	4b34      	ldr	r3, [pc, #208]	@ (800afe8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800af16:	430a      	orrs	r2, r1
 800af18:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	6a1b      	ldr	r3, [r3, #32]
 800af1e:	2b01      	cmp	r3, #1
 800af20:	d106      	bne.n	800af30 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800af22:	4b31      	ldr	r3, [pc, #196]	@ (800afe8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800af24:	68da      	ldr	r2, [r3, #12]
 800af26:	4b30      	ldr	r3, [pc, #192]	@ (800afe8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800af28:	2180      	movs	r1, #128	@ 0x80
 800af2a:	0249      	lsls	r1, r1, #9
 800af2c:	430a      	orrs	r2, r1
 800af2e:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	681a      	ldr	r2, [r3, #0]
 800af34:	2380      	movs	r3, #128	@ 0x80
 800af36:	019b      	lsls	r3, r3, #6
 800af38:	4013      	ands	r3, r2
 800af3a:	d014      	beq.n	800af66 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 800af3c:	4b2a      	ldr	r3, [pc, #168]	@ (800afe8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800af3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800af40:	220c      	movs	r2, #12
 800af42:	4393      	bics	r3, r2
 800af44:	0019      	movs	r1, r3
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800af4a:	4b27      	ldr	r3, [pc, #156]	@ (800afe8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800af4c:	430a      	orrs	r2, r1
 800af4e:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af54:	2b04      	cmp	r3, #4
 800af56:	d106      	bne.n	800af66 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800af58:	4b23      	ldr	r3, [pc, #140]	@ (800afe8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800af5a:	68da      	ldr	r2, [r3, #12]
 800af5c:	4b22      	ldr	r3, [pc, #136]	@ (800afe8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800af5e:	2180      	movs	r1, #128	@ 0x80
 800af60:	0249      	lsls	r1, r1, #9
 800af62:	430a      	orrs	r2, r1
 800af64:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	681a      	ldr	r2, [r3, #0]
 800af6a:	2380      	movs	r3, #128	@ 0x80
 800af6c:	045b      	lsls	r3, r3, #17
 800af6e:	4013      	ands	r3, r2
 800af70:	d016      	beq.n	800afa0 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800af72:	4b1d      	ldr	r3, [pc, #116]	@ (800afe8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800af74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800af76:	4a22      	ldr	r2, [pc, #136]	@ (800b000 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800af78:	4013      	ands	r3, r2
 800af7a:	0019      	movs	r1, r3
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800af80:	4b19      	ldr	r3, [pc, #100]	@ (800afe8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800af82:	430a      	orrs	r2, r1
 800af84:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800af8a:	2380      	movs	r3, #128	@ 0x80
 800af8c:	019b      	lsls	r3, r3, #6
 800af8e:	429a      	cmp	r2, r3
 800af90:	d106      	bne.n	800afa0 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800af92:	4b15      	ldr	r3, [pc, #84]	@ (800afe8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800af94:	68da      	ldr	r2, [r3, #12]
 800af96:	4b14      	ldr	r3, [pc, #80]	@ (800afe8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800af98:	2180      	movs	r1, #128	@ 0x80
 800af9a:	0449      	lsls	r1, r1, #17
 800af9c:	430a      	orrs	r2, r1
 800af9e:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	681a      	ldr	r2, [r3, #0]
 800afa4:	2380      	movs	r3, #128	@ 0x80
 800afa6:	049b      	lsls	r3, r3, #18
 800afa8:	4013      	ands	r3, r2
 800afaa:	d016      	beq.n	800afda <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800afac:	4b0e      	ldr	r3, [pc, #56]	@ (800afe8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800afae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800afb0:	4a10      	ldr	r2, [pc, #64]	@ (800aff4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800afb2:	4013      	ands	r3, r2
 800afb4:	0019      	movs	r1, r3
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800afba:	4b0b      	ldr	r3, [pc, #44]	@ (800afe8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800afbc:	430a      	orrs	r2, r1
 800afbe:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800afc4:	2380      	movs	r3, #128	@ 0x80
 800afc6:	005b      	lsls	r3, r3, #1
 800afc8:	429a      	cmp	r2, r3
 800afca:	d106      	bne.n	800afda <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800afcc:	4b06      	ldr	r3, [pc, #24]	@ (800afe8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800afce:	68da      	ldr	r2, [r3, #12]
 800afd0:	4b05      	ldr	r3, [pc, #20]	@ (800afe8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800afd2:	2180      	movs	r1, #128	@ 0x80
 800afd4:	0449      	lsls	r1, r1, #17
 800afd6:	430a      	orrs	r2, r1
 800afd8:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800afda:	2312      	movs	r3, #18
 800afdc:	18fb      	adds	r3, r7, r3
 800afde:	781b      	ldrb	r3, [r3, #0]
}
 800afe0:	0018      	movs	r0, r3
 800afe2:	46bd      	mov	sp, r7
 800afe4:	b006      	add	sp, #24
 800afe6:	bd80      	pop	{r7, pc}
 800afe8:	40021000 	.word	0x40021000
 800afec:	efffffff 	.word	0xefffffff
 800aff0:	fffff3ff 	.word	0xfffff3ff
 800aff4:	fffffcff 	.word	0xfffffcff
 800aff8:	fff3ffff 	.word	0xfff3ffff
 800affc:	ffcfffff 	.word	0xffcfffff
 800b000:	ffffcfff 	.word	0xffffcfff
 800b004:	ffff3fff 	.word	0xffff3fff
 800b008:	ffbfffff 	.word	0xffbfffff
 800b00c:	feffffff 	.word	0xfeffffff

0800b010 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800b010:	b5b0      	push	{r4, r5, r7, lr}
 800b012:	b084      	sub	sp, #16
 800b014:	af00      	add	r7, sp, #0
 800b016:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800b018:	230f      	movs	r3, #15
 800b01a:	18fb      	adds	r3, r7, r3
 800b01c:	2201      	movs	r2, #1
 800b01e:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	2b00      	cmp	r3, #0
 800b024:	d100      	bne.n	800b028 <HAL_RTC_Init+0x18>
 800b026:	e08c      	b.n	800b142 <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	2229      	movs	r2, #41	@ 0x29
 800b02c:	5c9b      	ldrb	r3, [r3, r2]
 800b02e:	b2db      	uxtb	r3, r3
 800b030:	2b00      	cmp	r3, #0
 800b032:	d10b      	bne.n	800b04c <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	2228      	movs	r2, #40	@ 0x28
 800b038:	2100      	movs	r1, #0
 800b03a:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	2288      	movs	r2, #136	@ 0x88
 800b040:	0212      	lsls	r2, r2, #8
 800b042:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	0018      	movs	r0, r3
 800b048:	f7fc fcac 	bl	80079a4 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	2229      	movs	r2, #41	@ 0x29
 800b050:	2102      	movs	r1, #2
 800b052:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	681b      	ldr	r3, [r3, #0]
 800b058:	68db      	ldr	r3, [r3, #12]
 800b05a:	2210      	movs	r2, #16
 800b05c:	4013      	ands	r3, r2
 800b05e:	2b10      	cmp	r3, #16
 800b060:	d062      	beq.n	800b128 <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	22ca      	movs	r2, #202	@ 0xca
 800b068:	625a      	str	r2, [r3, #36]	@ 0x24
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	681b      	ldr	r3, [r3, #0]
 800b06e:	2253      	movs	r2, #83	@ 0x53
 800b070:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 800b072:	250f      	movs	r5, #15
 800b074:	197c      	adds	r4, r7, r5
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	0018      	movs	r0, r3
 800b07a:	f000 fc0f 	bl	800b89c <RTC_EnterInitMode>
 800b07e:	0003      	movs	r3, r0
 800b080:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 800b082:	0028      	movs	r0, r5
 800b084:	183b      	adds	r3, r7, r0
 800b086:	781b      	ldrb	r3, [r3, #0]
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d12c      	bne.n	800b0e6 <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	699a      	ldr	r2, [r3, #24]
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	492e      	ldr	r1, [pc, #184]	@ (800b150 <HAL_RTC_Init+0x140>)
 800b098:	400a      	ands	r2, r1
 800b09a:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	681b      	ldr	r3, [r3, #0]
 800b0a0:	6999      	ldr	r1, [r3, #24]
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	689a      	ldr	r2, [r3, #8]
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	695b      	ldr	r3, [r3, #20]
 800b0aa:	431a      	orrs	r2, r3
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	69db      	ldr	r3, [r3, #28]
 800b0b0:	431a      	orrs	r2, r3
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	430a      	orrs	r2, r1
 800b0b8:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	687a      	ldr	r2, [r7, #4]
 800b0c0:	6912      	ldr	r2, [r2, #16]
 800b0c2:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	6919      	ldr	r1, [r3, #16]
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	68db      	ldr	r3, [r3, #12]
 800b0ce:	041a      	lsls	r2, r3, #16
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	430a      	orrs	r2, r1
 800b0d6:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 800b0d8:	183c      	adds	r4, r7, r0
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	0018      	movs	r0, r3
 800b0de:	f000 fc1f 	bl	800b920 <RTC_ExitInitMode>
 800b0e2:	0003      	movs	r3, r0
 800b0e4:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 800b0e6:	230f      	movs	r3, #15
 800b0e8:	18fb      	adds	r3, r7, r3
 800b0ea:	781b      	ldrb	r3, [r3, #0]
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d116      	bne.n	800b11e <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	699a      	ldr	r2, [r3, #24]
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	00d2      	lsls	r2, r2, #3
 800b0fc:	08d2      	lsrs	r2, r2, #3
 800b0fe:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	681b      	ldr	r3, [r3, #0]
 800b104:	6999      	ldr	r1, [r3, #24]
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	6a1b      	ldr	r3, [r3, #32]
 800b10e:	431a      	orrs	r2, r3
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	699b      	ldr	r3, [r3, #24]
 800b114:	431a      	orrs	r2, r3
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	681b      	ldr	r3, [r3, #0]
 800b11a:	430a      	orrs	r2, r1
 800b11c:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	681b      	ldr	r3, [r3, #0]
 800b122:	22ff      	movs	r2, #255	@ 0xff
 800b124:	625a      	str	r2, [r3, #36]	@ 0x24
 800b126:	e003      	b.n	800b130 <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 800b128:	230f      	movs	r3, #15
 800b12a:	18fb      	adds	r3, r7, r3
 800b12c:	2200      	movs	r2, #0
 800b12e:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 800b130:	230f      	movs	r3, #15
 800b132:	18fb      	adds	r3, r7, r3
 800b134:	781b      	ldrb	r3, [r3, #0]
 800b136:	2b00      	cmp	r3, #0
 800b138:	d103      	bne.n	800b142 <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	2229      	movs	r2, #41	@ 0x29
 800b13e:	2101      	movs	r1, #1
 800b140:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 800b142:	230f      	movs	r3, #15
 800b144:	18fb      	adds	r3, r7, r3
 800b146:	781b      	ldrb	r3, [r3, #0]
}
 800b148:	0018      	movs	r0, r3
 800b14a:	46bd      	mov	sp, r7
 800b14c:	b004      	add	sp, #16
 800b14e:	bdb0      	pop	{r4, r5, r7, pc}
 800b150:	fb8fffbf 	.word	0xfb8fffbf

0800b154 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800b154:	b5b0      	push	{r4, r5, r7, lr}
 800b156:	b086      	sub	sp, #24
 800b158:	af00      	add	r7, sp, #0
 800b15a:	60f8      	str	r0, [r7, #12]
 800b15c:	60b9      	str	r1, [r7, #8]
 800b15e:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800b160:	68fb      	ldr	r3, [r7, #12]
 800b162:	2228      	movs	r2, #40	@ 0x28
 800b164:	5c9b      	ldrb	r3, [r3, r2]
 800b166:	2b01      	cmp	r3, #1
 800b168:	d101      	bne.n	800b16e <HAL_RTC_SetTime+0x1a>
 800b16a:	2302      	movs	r3, #2
 800b16c:	e092      	b.n	800b294 <HAL_RTC_SetTime+0x140>
 800b16e:	68fb      	ldr	r3, [r7, #12]
 800b170:	2228      	movs	r2, #40	@ 0x28
 800b172:	2101      	movs	r1, #1
 800b174:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800b176:	68fb      	ldr	r3, [r7, #12]
 800b178:	2229      	movs	r2, #41	@ 0x29
 800b17a:	2102      	movs	r1, #2
 800b17c:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b17e:	68fb      	ldr	r3, [r7, #12]
 800b180:	681b      	ldr	r3, [r3, #0]
 800b182:	22ca      	movs	r2, #202	@ 0xca
 800b184:	625a      	str	r2, [r3, #36]	@ 0x24
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	2253      	movs	r2, #83	@ 0x53
 800b18c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800b18e:	2513      	movs	r5, #19
 800b190:	197c      	adds	r4, r7, r5
 800b192:	68fb      	ldr	r3, [r7, #12]
 800b194:	0018      	movs	r0, r3
 800b196:	f000 fb81 	bl	800b89c <RTC_EnterInitMode>
 800b19a:	0003      	movs	r3, r0
 800b19c:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 800b19e:	197b      	adds	r3, r7, r5
 800b1a0:	781b      	ldrb	r3, [r3, #0]
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	d162      	bne.n	800b26c <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	d125      	bne.n	800b1f8 <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	699b      	ldr	r3, [r3, #24]
 800b1b2:	2240      	movs	r2, #64	@ 0x40
 800b1b4:	4013      	ands	r3, r2
 800b1b6:	d102      	bne.n	800b1be <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800b1b8:	68bb      	ldr	r3, [r7, #8]
 800b1ba:	2200      	movs	r2, #0
 800b1bc:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800b1be:	68bb      	ldr	r3, [r7, #8]
 800b1c0:	781b      	ldrb	r3, [r3, #0]
 800b1c2:	0018      	movs	r0, r3
 800b1c4:	f000 fbf0 	bl	800b9a8 <RTC_ByteToBcd2>
 800b1c8:	0003      	movs	r3, r0
 800b1ca:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800b1cc:	68bb      	ldr	r3, [r7, #8]
 800b1ce:	785b      	ldrb	r3, [r3, #1]
 800b1d0:	0018      	movs	r0, r3
 800b1d2:	f000 fbe9 	bl	800b9a8 <RTC_ByteToBcd2>
 800b1d6:	0003      	movs	r3, r0
 800b1d8:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800b1da:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800b1dc:	68bb      	ldr	r3, [r7, #8]
 800b1de:	789b      	ldrb	r3, [r3, #2]
 800b1e0:	0018      	movs	r0, r3
 800b1e2:	f000 fbe1 	bl	800b9a8 <RTC_ByteToBcd2>
 800b1e6:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800b1e8:	0022      	movs	r2, r4
 800b1ea:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 800b1ec:	68bb      	ldr	r3, [r7, #8]
 800b1ee:	78db      	ldrb	r3, [r3, #3]
 800b1f0:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800b1f2:	4313      	orrs	r3, r2
 800b1f4:	617b      	str	r3, [r7, #20]
 800b1f6:	e017      	b.n	800b228 <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800b1f8:	68fb      	ldr	r3, [r7, #12]
 800b1fa:	681b      	ldr	r3, [r3, #0]
 800b1fc:	699b      	ldr	r3, [r3, #24]
 800b1fe:	2240      	movs	r2, #64	@ 0x40
 800b200:	4013      	ands	r3, r2
 800b202:	d102      	bne.n	800b20a <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800b204:	68bb      	ldr	r3, [r7, #8]
 800b206:	2200      	movs	r2, #0
 800b208:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800b20a:	68bb      	ldr	r3, [r7, #8]
 800b20c:	781b      	ldrb	r3, [r3, #0]
 800b20e:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800b210:	68bb      	ldr	r3, [r7, #8]
 800b212:	785b      	ldrb	r3, [r3, #1]
 800b214:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800b216:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800b218:	68ba      	ldr	r2, [r7, #8]
 800b21a:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800b21c:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800b21e:	68bb      	ldr	r3, [r7, #8]
 800b220:	78db      	ldrb	r3, [r3, #3]
 800b222:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800b224:	4313      	orrs	r3, r2
 800b226:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800b228:	68fb      	ldr	r3, [r7, #12]
 800b22a:	681b      	ldr	r3, [r3, #0]
 800b22c:	697a      	ldr	r2, [r7, #20]
 800b22e:	491b      	ldr	r1, [pc, #108]	@ (800b29c <HAL_RTC_SetTime+0x148>)
 800b230:	400a      	ands	r2, r1
 800b232:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 800b234:	68fb      	ldr	r3, [r7, #12]
 800b236:	681b      	ldr	r3, [r3, #0]
 800b238:	699a      	ldr	r2, [r3, #24]
 800b23a:	68fb      	ldr	r3, [r7, #12]
 800b23c:	681b      	ldr	r3, [r3, #0]
 800b23e:	4918      	ldr	r1, [pc, #96]	@ (800b2a0 <HAL_RTC_SetTime+0x14c>)
 800b240:	400a      	ands	r2, r1
 800b242:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800b244:	68fb      	ldr	r3, [r7, #12]
 800b246:	681b      	ldr	r3, [r3, #0]
 800b248:	6999      	ldr	r1, [r3, #24]
 800b24a:	68bb      	ldr	r3, [r7, #8]
 800b24c:	68da      	ldr	r2, [r3, #12]
 800b24e:	68bb      	ldr	r3, [r7, #8]
 800b250:	691b      	ldr	r3, [r3, #16]
 800b252:	431a      	orrs	r2, r3
 800b254:	68fb      	ldr	r3, [r7, #12]
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	430a      	orrs	r2, r1
 800b25a:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800b25c:	2313      	movs	r3, #19
 800b25e:	18fc      	adds	r4, r7, r3
 800b260:	68fb      	ldr	r3, [r7, #12]
 800b262:	0018      	movs	r0, r3
 800b264:	f000 fb5c 	bl	800b920 <RTC_ExitInitMode>
 800b268:	0003      	movs	r3, r0
 800b26a:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	22ff      	movs	r2, #255	@ 0xff
 800b272:	625a      	str	r2, [r3, #36]	@ 0x24
  
  if (status == HAL_OK)
 800b274:	2313      	movs	r3, #19
 800b276:	18fb      	adds	r3, r7, r3
 800b278:	781b      	ldrb	r3, [r3, #0]
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	d103      	bne.n	800b286 <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	2229      	movs	r2, #41	@ 0x29
 800b282:	2101      	movs	r1, #1
 800b284:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800b286:	68fb      	ldr	r3, [r7, #12]
 800b288:	2228      	movs	r2, #40	@ 0x28
 800b28a:	2100      	movs	r1, #0
 800b28c:	5499      	strb	r1, [r3, r2]

  return status;
 800b28e:	2313      	movs	r3, #19
 800b290:	18fb      	adds	r3, r7, r3
 800b292:	781b      	ldrb	r3, [r3, #0]
}
 800b294:	0018      	movs	r0, r3
 800b296:	46bd      	mov	sp, r7
 800b298:	b006      	add	sp, #24
 800b29a:	bdb0      	pop	{r4, r5, r7, pc}
 800b29c:	007f7f7f 	.word	0x007f7f7f
 800b2a0:	fffbffff 	.word	0xfffbffff

0800b2a4 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800b2a4:	b5b0      	push	{r4, r5, r7, lr}
 800b2a6:	b086      	sub	sp, #24
 800b2a8:	af00      	add	r7, sp, #0
 800b2aa:	60f8      	str	r0, [r7, #12]
 800b2ac:	60b9      	str	r1, [r7, #8]
 800b2ae:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 800b2b0:	68fb      	ldr	r3, [r7, #12]
 800b2b2:	2228      	movs	r2, #40	@ 0x28
 800b2b4:	5c9b      	ldrb	r3, [r3, r2]
 800b2b6:	2b01      	cmp	r3, #1
 800b2b8:	d101      	bne.n	800b2be <HAL_RTC_SetDate+0x1a>
 800b2ba:	2302      	movs	r3, #2
 800b2bc:	e07e      	b.n	800b3bc <HAL_RTC_SetDate+0x118>
 800b2be:	68fb      	ldr	r3, [r7, #12]
 800b2c0:	2228      	movs	r2, #40	@ 0x28
 800b2c2:	2101      	movs	r1, #1
 800b2c4:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800b2c6:	68fb      	ldr	r3, [r7, #12]
 800b2c8:	2229      	movs	r2, #41	@ 0x29
 800b2ca:	2102      	movs	r1, #2
 800b2cc:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	d10e      	bne.n	800b2f2 <HAL_RTC_SetDate+0x4e>
 800b2d4:	68bb      	ldr	r3, [r7, #8]
 800b2d6:	785b      	ldrb	r3, [r3, #1]
 800b2d8:	001a      	movs	r2, r3
 800b2da:	2310      	movs	r3, #16
 800b2dc:	4013      	ands	r3, r2
 800b2de:	d008      	beq.n	800b2f2 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800b2e0:	68bb      	ldr	r3, [r7, #8]
 800b2e2:	785b      	ldrb	r3, [r3, #1]
 800b2e4:	2210      	movs	r2, #16
 800b2e6:	4393      	bics	r3, r2
 800b2e8:	b2db      	uxtb	r3, r3
 800b2ea:	330a      	adds	r3, #10
 800b2ec:	b2da      	uxtb	r2, r3
 800b2ee:	68bb      	ldr	r3, [r7, #8]
 800b2f0:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	2b00      	cmp	r3, #0
 800b2f6:	d11c      	bne.n	800b332 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800b2f8:	68bb      	ldr	r3, [r7, #8]
 800b2fa:	78db      	ldrb	r3, [r3, #3]
 800b2fc:	0018      	movs	r0, r3
 800b2fe:	f000 fb53 	bl	800b9a8 <RTC_ByteToBcd2>
 800b302:	0003      	movs	r3, r0
 800b304:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800b306:	68bb      	ldr	r3, [r7, #8]
 800b308:	785b      	ldrb	r3, [r3, #1]
 800b30a:	0018      	movs	r0, r3
 800b30c:	f000 fb4c 	bl	800b9a8 <RTC_ByteToBcd2>
 800b310:	0003      	movs	r3, r0
 800b312:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800b314:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 800b316:	68bb      	ldr	r3, [r7, #8]
 800b318:	789b      	ldrb	r3, [r3, #2]
 800b31a:	0018      	movs	r0, r3
 800b31c:	f000 fb44 	bl	800b9a8 <RTC_ByteToBcd2>
 800b320:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800b322:	0022      	movs	r2, r4
 800b324:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 800b326:	68bb      	ldr	r3, [r7, #8]
 800b328:	781b      	ldrb	r3, [r3, #0]
 800b32a:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800b32c:	4313      	orrs	r3, r2
 800b32e:	617b      	str	r3, [r7, #20]
 800b330:	e00e      	b.n	800b350 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800b332:	68bb      	ldr	r3, [r7, #8]
 800b334:	78db      	ldrb	r3, [r3, #3]
 800b336:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800b338:	68bb      	ldr	r3, [r7, #8]
 800b33a:	785b      	ldrb	r3, [r3, #1]
 800b33c:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800b33e:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 800b340:	68ba      	ldr	r2, [r7, #8]
 800b342:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800b344:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800b346:	68bb      	ldr	r3, [r7, #8]
 800b348:	781b      	ldrb	r3, [r3, #0]
 800b34a:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800b34c:	4313      	orrs	r3, r2
 800b34e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b350:	68fb      	ldr	r3, [r7, #12]
 800b352:	681b      	ldr	r3, [r3, #0]
 800b354:	22ca      	movs	r2, #202	@ 0xca
 800b356:	625a      	str	r2, [r3, #36]	@ 0x24
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	681b      	ldr	r3, [r3, #0]
 800b35c:	2253      	movs	r2, #83	@ 0x53
 800b35e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800b360:	2513      	movs	r5, #19
 800b362:	197c      	adds	r4, r7, r5
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	0018      	movs	r0, r3
 800b368:	f000 fa98 	bl	800b89c <RTC_EnterInitMode>
 800b36c:	0003      	movs	r3, r0
 800b36e:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 800b370:	0028      	movs	r0, r5
 800b372:	183b      	adds	r3, r7, r0
 800b374:	781b      	ldrb	r3, [r3, #0]
 800b376:	2b00      	cmp	r3, #0
 800b378:	d10c      	bne.n	800b394 <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800b37a:	68fb      	ldr	r3, [r7, #12]
 800b37c:	681b      	ldr	r3, [r3, #0]
 800b37e:	697a      	ldr	r2, [r7, #20]
 800b380:	4910      	ldr	r1, [pc, #64]	@ (800b3c4 <HAL_RTC_SetDate+0x120>)
 800b382:	400a      	ands	r2, r1
 800b384:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800b386:	183c      	adds	r4, r7, r0
 800b388:	68fb      	ldr	r3, [r7, #12]
 800b38a:	0018      	movs	r0, r3
 800b38c:	f000 fac8 	bl	800b920 <RTC_ExitInitMode>
 800b390:	0003      	movs	r3, r0
 800b392:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b394:	68fb      	ldr	r3, [r7, #12]
 800b396:	681b      	ldr	r3, [r3, #0]
 800b398:	22ff      	movs	r2, #255	@ 0xff
 800b39a:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 800b39c:	2313      	movs	r3, #19
 800b39e:	18fb      	adds	r3, r7, r3
 800b3a0:	781b      	ldrb	r3, [r3, #0]
 800b3a2:	2b00      	cmp	r3, #0
 800b3a4:	d103      	bne.n	800b3ae <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800b3a6:	68fb      	ldr	r3, [r7, #12]
 800b3a8:	2229      	movs	r2, #41	@ 0x29
 800b3aa:	2101      	movs	r1, #1
 800b3ac:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800b3ae:	68fb      	ldr	r3, [r7, #12]
 800b3b0:	2228      	movs	r2, #40	@ 0x28
 800b3b2:	2100      	movs	r1, #0
 800b3b4:	5499      	strb	r1, [r3, r2]

  return status;
 800b3b6:	2313      	movs	r3, #19
 800b3b8:	18fb      	adds	r3, r7, r3
 800b3ba:	781b      	ldrb	r3, [r3, #0]
}
 800b3bc:	0018      	movs	r0, r3
 800b3be:	46bd      	mov	sp, r7
 800b3c0:	b006      	add	sp, #24
 800b3c2:	bdb0      	pop	{r4, r5, r7, pc}
 800b3c4:	00ffff3f 	.word	0x00ffff3f

0800b3c8 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800b3c8:	b590      	push	{r4, r7, lr}
 800b3ca:	b089      	sub	sp, #36	@ 0x24
 800b3cc:	af00      	add	r7, sp, #0
 800b3ce:	60f8      	str	r0, [r7, #12]
 800b3d0:	60b9      	str	r1, [r7, #8]
 800b3d2:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800b3d4:	68fb      	ldr	r3, [r7, #12]
 800b3d6:	2228      	movs	r2, #40	@ 0x28
 800b3d8:	5c9b      	ldrb	r3, [r3, r2]
 800b3da:	2b01      	cmp	r3, #1
 800b3dc:	d101      	bne.n	800b3e2 <HAL_RTC_SetAlarm_IT+0x1a>
 800b3de:	2302      	movs	r3, #2
 800b3e0:	e127      	b.n	800b632 <HAL_RTC_SetAlarm_IT+0x26a>
 800b3e2:	68fb      	ldr	r3, [r7, #12]
 800b3e4:	2228      	movs	r2, #40	@ 0x28
 800b3e6:	2101      	movs	r1, #1
 800b3e8:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800b3ea:	68fb      	ldr	r3, [r7, #12]
 800b3ec:	2229      	movs	r2, #41	@ 0x29
 800b3ee:	2102      	movs	r1, #2
 800b3f0:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	d136      	bne.n	800b466 <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800b3f8:	68fb      	ldr	r3, [r7, #12]
 800b3fa:	681b      	ldr	r3, [r3, #0]
 800b3fc:	699b      	ldr	r3, [r3, #24]
 800b3fe:	2240      	movs	r2, #64	@ 0x40
 800b400:	4013      	ands	r3, r2
 800b402:	d102      	bne.n	800b40a <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800b404:	68bb      	ldr	r3, [r7, #8]
 800b406:	2200      	movs	r2, #0
 800b408:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800b40a:	68bb      	ldr	r3, [r7, #8]
 800b40c:	781b      	ldrb	r3, [r3, #0]
 800b40e:	0018      	movs	r0, r3
 800b410:	f000 faca 	bl	800b9a8 <RTC_ByteToBcd2>
 800b414:	0003      	movs	r3, r0
 800b416:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800b418:	68bb      	ldr	r3, [r7, #8]
 800b41a:	785b      	ldrb	r3, [r3, #1]
 800b41c:	0018      	movs	r0, r3
 800b41e:	f000 fac3 	bl	800b9a8 <RTC_ByteToBcd2>
 800b422:	0003      	movs	r3, r0
 800b424:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800b426:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800b428:	68bb      	ldr	r3, [r7, #8]
 800b42a:	789b      	ldrb	r3, [r3, #2]
 800b42c:	0018      	movs	r0, r3
 800b42e:	f000 fabb 	bl	800b9a8 <RTC_ByteToBcd2>
 800b432:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800b434:	0022      	movs	r2, r4
 800b436:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800b438:	68bb      	ldr	r3, [r7, #8]
 800b43a:	78db      	ldrb	r3, [r3, #3]
 800b43c:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800b43e:	431a      	orrs	r2, r3
 800b440:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800b442:	68bb      	ldr	r3, [r7, #8]
 800b444:	2220      	movs	r2, #32
 800b446:	5c9b      	ldrb	r3, [r3, r2]
 800b448:	0018      	movs	r0, r3
 800b44a:	f000 faad 	bl	800b9a8 <RTC_ByteToBcd2>
 800b44e:	0003      	movs	r3, r0
 800b450:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800b452:	0022      	movs	r2, r4
 800b454:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800b456:	68bb      	ldr	r3, [r7, #8]
 800b458:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800b45a:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800b45c:	68bb      	ldr	r3, [r7, #8]
 800b45e:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800b460:	4313      	orrs	r3, r2
 800b462:	61fb      	str	r3, [r7, #28]
 800b464:	e022      	b.n	800b4ac <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800b466:	68fb      	ldr	r3, [r7, #12]
 800b468:	681b      	ldr	r3, [r3, #0]
 800b46a:	699b      	ldr	r3, [r3, #24]
 800b46c:	2240      	movs	r2, #64	@ 0x40
 800b46e:	4013      	ands	r3, r2
 800b470:	d102      	bne.n	800b478 <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800b472:	68bb      	ldr	r3, [r7, #8]
 800b474:	2200      	movs	r2, #0
 800b476:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800b478:	68bb      	ldr	r3, [r7, #8]
 800b47a:	781b      	ldrb	r3, [r3, #0]
 800b47c:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800b47e:	68bb      	ldr	r3, [r7, #8]
 800b480:	785b      	ldrb	r3, [r3, #1]
 800b482:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800b484:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800b486:	68ba      	ldr	r2, [r7, #8]
 800b488:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800b48a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800b48c:	68bb      	ldr	r3, [r7, #8]
 800b48e:	78db      	ldrb	r3, [r3, #3]
 800b490:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800b492:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800b494:	68bb      	ldr	r3, [r7, #8]
 800b496:	2120      	movs	r1, #32
 800b498:	5c5b      	ldrb	r3, [r3, r1]
 800b49a:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800b49c:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800b49e:	68bb      	ldr	r3, [r7, #8]
 800b4a0:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800b4a2:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800b4a4:	68bb      	ldr	r3, [r7, #8]
 800b4a6:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800b4a8:	4313      	orrs	r3, r2
 800b4aa:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 800b4ac:	68bb      	ldr	r3, [r7, #8]
 800b4ae:	685a      	ldr	r2, [r3, #4]
 800b4b0:	68bb      	ldr	r3, [r7, #8]
 800b4b2:	699b      	ldr	r3, [r3, #24]
 800b4b4:	4313      	orrs	r3, r2
 800b4b6:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b4b8:	68fb      	ldr	r3, [r7, #12]
 800b4ba:	681b      	ldr	r3, [r3, #0]
 800b4bc:	22ca      	movs	r2, #202	@ 0xca
 800b4be:	625a      	str	r2, [r3, #36]	@ 0x24
 800b4c0:	68fb      	ldr	r3, [r7, #12]
 800b4c2:	681b      	ldr	r3, [r3, #0]
 800b4c4:	2253      	movs	r2, #83	@ 0x53
 800b4c6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 800b4c8:	68bb      	ldr	r3, [r7, #8]
 800b4ca:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b4cc:	2380      	movs	r3, #128	@ 0x80
 800b4ce:	005b      	lsls	r3, r3, #1
 800b4d0:	429a      	cmp	r2, r3
 800b4d2:	d14c      	bne.n	800b56e <HAL_RTC_SetAlarm_IT+0x1a6>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800b4d4:	68fb      	ldr	r3, [r7, #12]
 800b4d6:	681b      	ldr	r3, [r3, #0]
 800b4d8:	699a      	ldr	r2, [r3, #24]
 800b4da:	68fb      	ldr	r3, [r7, #12]
 800b4dc:	681b      	ldr	r3, [r3, #0]
 800b4de:	4957      	ldr	r1, [pc, #348]	@ (800b63c <HAL_RTC_SetAlarm_IT+0x274>)
 800b4e0:	400a      	ands	r2, r1
 800b4e2:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800b4e4:	68fb      	ldr	r3, [r7, #12]
 800b4e6:	681b      	ldr	r3, [r3, #0]
 800b4e8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800b4ea:	68fb      	ldr	r3, [r7, #12]
 800b4ec:	681b      	ldr	r3, [r3, #0]
 800b4ee:	2101      	movs	r1, #1
 800b4f0:	430a      	orrs	r2, r1
 800b4f2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tickstart = HAL_GetTick();
 800b4f4:	f7fd fb08 	bl	8008b08 <HAL_GetTick>
 800b4f8:	0003      	movs	r3, r0
 800b4fa:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800b4fc:	e016      	b.n	800b52c <HAL_RTC_SetAlarm_IT+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800b4fe:	f7fd fb03 	bl	8008b08 <HAL_GetTick>
 800b502:	0002      	movs	r2, r0
 800b504:	697b      	ldr	r3, [r7, #20]
 800b506:	1ad2      	subs	r2, r2, r3
 800b508:	23fa      	movs	r3, #250	@ 0xfa
 800b50a:	009b      	lsls	r3, r3, #2
 800b50c:	429a      	cmp	r2, r3
 800b50e:	d90d      	bls.n	800b52c <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b510:	68fb      	ldr	r3, [r7, #12]
 800b512:	681b      	ldr	r3, [r3, #0]
 800b514:	22ff      	movs	r2, #255	@ 0xff
 800b516:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b518:	68fb      	ldr	r3, [r7, #12]
 800b51a:	2229      	movs	r2, #41	@ 0x29
 800b51c:	2103      	movs	r1, #3
 800b51e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800b520:	68fb      	ldr	r3, [r7, #12]
 800b522:	2228      	movs	r2, #40	@ 0x28
 800b524:	2100      	movs	r1, #0
 800b526:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800b528:	2303      	movs	r3, #3
 800b52a:	e082      	b.n	800b632 <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800b52c:	68fb      	ldr	r3, [r7, #12]
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	68db      	ldr	r3, [r3, #12]
 800b532:	2201      	movs	r2, #1
 800b534:	4013      	ands	r3, r2
 800b536:	d0e2      	beq.n	800b4fe <HAL_RTC_SetAlarm_IT+0x136>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 800b538:	68fb      	ldr	r3, [r7, #12]
 800b53a:	681b      	ldr	r3, [r3, #0]
 800b53c:	69fa      	ldr	r2, [r7, #28]
 800b53e:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	681b      	ldr	r3, [r3, #0]
 800b544:	69ba      	ldr	r2, [r7, #24]
 800b546:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 800b548:	68fb      	ldr	r3, [r7, #12]
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	699a      	ldr	r2, [r3, #24]
 800b54e:	68fb      	ldr	r3, [r7, #12]
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	2180      	movs	r1, #128	@ 0x80
 800b554:	0049      	lsls	r1, r1, #1
 800b556:	430a      	orrs	r2, r1
 800b558:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 800b55a:	68fb      	ldr	r3, [r7, #12]
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	699a      	ldr	r2, [r3, #24]
 800b560:	68fb      	ldr	r3, [r7, #12]
 800b562:	681b      	ldr	r3, [r3, #0]
 800b564:	2180      	movs	r1, #128	@ 0x80
 800b566:	0149      	lsls	r1, r1, #5
 800b568:	430a      	orrs	r2, r1
 800b56a:	619a      	str	r2, [r3, #24]
 800b56c:	e04b      	b.n	800b606 <HAL_RTC_SetAlarm_IT+0x23e>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800b56e:	68fb      	ldr	r3, [r7, #12]
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	699a      	ldr	r2, [r3, #24]
 800b574:	68fb      	ldr	r3, [r7, #12]
 800b576:	681b      	ldr	r3, [r3, #0]
 800b578:	4931      	ldr	r1, [pc, #196]	@ (800b640 <HAL_RTC_SetAlarm_IT+0x278>)
 800b57a:	400a      	ands	r2, r1
 800b57c:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 800b57e:	68fb      	ldr	r3, [r7, #12]
 800b580:	681b      	ldr	r3, [r3, #0]
 800b582:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800b584:	68fb      	ldr	r3, [r7, #12]
 800b586:	681b      	ldr	r3, [r3, #0]
 800b588:	2102      	movs	r1, #2
 800b58a:	430a      	orrs	r2, r1
 800b58c:	65da      	str	r2, [r3, #92]	@ 0x5c

    tickstart = HAL_GetTick();
 800b58e:	f7fd fabb 	bl	8008b08 <HAL_GetTick>
 800b592:	0003      	movs	r3, r0
 800b594:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800b596:	e016      	b.n	800b5c6 <HAL_RTC_SetAlarm_IT+0x1fe>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800b598:	f7fd fab6 	bl	8008b08 <HAL_GetTick>
 800b59c:	0002      	movs	r2, r0
 800b59e:	697b      	ldr	r3, [r7, #20]
 800b5a0:	1ad2      	subs	r2, r2, r3
 800b5a2:	23fa      	movs	r3, #250	@ 0xfa
 800b5a4:	009b      	lsls	r3, r3, #2
 800b5a6:	429a      	cmp	r2, r3
 800b5a8:	d90d      	bls.n	800b5c6 <HAL_RTC_SetAlarm_IT+0x1fe>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b5aa:	68fb      	ldr	r3, [r7, #12]
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	22ff      	movs	r2, #255	@ 0xff
 800b5b0:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b5b2:	68fb      	ldr	r3, [r7, #12]
 800b5b4:	2229      	movs	r2, #41	@ 0x29
 800b5b6:	2103      	movs	r1, #3
 800b5b8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800b5ba:	68fb      	ldr	r3, [r7, #12]
 800b5bc:	2228      	movs	r2, #40	@ 0x28
 800b5be:	2100      	movs	r1, #0
 800b5c0:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800b5c2:	2303      	movs	r3, #3
 800b5c4:	e035      	b.n	800b632 <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800b5c6:	68fb      	ldr	r3, [r7, #12]
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	68db      	ldr	r3, [r3, #12]
 800b5cc:	2202      	movs	r2, #2
 800b5ce:	4013      	ands	r3, r2
 800b5d0:	d0e2      	beq.n	800b598 <HAL_RTC_SetAlarm_IT+0x1d0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800b5d2:	68fb      	ldr	r3, [r7, #12]
 800b5d4:	681b      	ldr	r3, [r3, #0]
 800b5d6:	69fa      	ldr	r2, [r7, #28]
 800b5d8:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800b5da:	68fb      	ldr	r3, [r7, #12]
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	69ba      	ldr	r2, [r7, #24]
 800b5e0:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800b5e2:	68fb      	ldr	r3, [r7, #12]
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	699a      	ldr	r2, [r3, #24]
 800b5e8:	68fb      	ldr	r3, [r7, #12]
 800b5ea:	681b      	ldr	r3, [r3, #0]
 800b5ec:	2180      	movs	r1, #128	@ 0x80
 800b5ee:	0089      	lsls	r1, r1, #2
 800b5f0:	430a      	orrs	r2, r1
 800b5f2:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 800b5f4:	68fb      	ldr	r3, [r7, #12]
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	699a      	ldr	r2, [r3, #24]
 800b5fa:	68fb      	ldr	r3, [r7, #12]
 800b5fc:	681b      	ldr	r3, [r3, #0]
 800b5fe:	2180      	movs	r1, #128	@ 0x80
 800b600:	0189      	lsls	r1, r1, #6
 800b602:	430a      	orrs	r2, r1
 800b604:	619a      	str	r2, [r3, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800b606:	4a0f      	ldr	r2, [pc, #60]	@ (800b644 <HAL_RTC_SetAlarm_IT+0x27c>)
 800b608:	2380      	movs	r3, #128	@ 0x80
 800b60a:	58d3      	ldr	r3, [r2, r3]
 800b60c:	490d      	ldr	r1, [pc, #52]	@ (800b644 <HAL_RTC_SetAlarm_IT+0x27c>)
 800b60e:	2280      	movs	r2, #128	@ 0x80
 800b610:	0312      	lsls	r2, r2, #12
 800b612:	4313      	orrs	r3, r2
 800b614:	2280      	movs	r2, #128	@ 0x80
 800b616:	508b      	str	r3, [r1, r2]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b618:	68fb      	ldr	r3, [r7, #12]
 800b61a:	681b      	ldr	r3, [r3, #0]
 800b61c:	22ff      	movs	r2, #255	@ 0xff
 800b61e:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800b620:	68fb      	ldr	r3, [r7, #12]
 800b622:	2229      	movs	r2, #41	@ 0x29
 800b624:	2101      	movs	r1, #1
 800b626:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800b628:	68fb      	ldr	r3, [r7, #12]
 800b62a:	2228      	movs	r2, #40	@ 0x28
 800b62c:	2100      	movs	r1, #0
 800b62e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800b630:	2300      	movs	r3, #0
}
 800b632:	0018      	movs	r0, r3
 800b634:	46bd      	mov	sp, r7
 800b636:	b009      	add	sp, #36	@ 0x24
 800b638:	bd90      	pop	{r4, r7, pc}
 800b63a:	46c0      	nop			@ (mov r8, r8)
 800b63c:	fffffeff 	.word	0xfffffeff
 800b640:	fffffdff 	.word	0xfffffdff
 800b644:	40021800 	.word	0x40021800

0800b648 <HAL_RTC_GetAlarm>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Alarm, uint32_t Format)
{
 800b648:	b580      	push	{r7, lr}
 800b64a:	b086      	sub	sp, #24
 800b64c:	af00      	add	r7, sp, #0
 800b64e:	60f8      	str	r0, [r7, #12]
 800b650:	60b9      	str	r1, [r7, #8]
 800b652:	607a      	str	r2, [r7, #4]
 800b654:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_ALARM(Alarm));

  if(Alarm == RTC_ALARM_A)
 800b656:	687a      	ldr	r2, [r7, #4]
 800b658:	2380      	movs	r3, #128	@ 0x80
 800b65a:	005b      	lsls	r3, r3, #1
 800b65c:	429a      	cmp	r2, r3
 800b65e:	d144      	bne.n	800b6ea <HAL_RTC_GetAlarm+0xa2>
  {
    /* AlarmA */
    sAlarm->Alarm = RTC_ALARM_A;
 800b660:	68bb      	ldr	r3, [r7, #8]
 800b662:	2280      	movs	r2, #128	@ 0x80
 800b664:	0052      	lsls	r2, r2, #1
 800b666:	625a      	str	r2, [r3, #36]	@ 0x24

    tmpreg = (uint32_t)(hrtc->Instance->ALRMAR);
 800b668:	68fb      	ldr	r3, [r7, #12]
 800b66a:	681b      	ldr	r3, [r3, #0]
 800b66c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b66e:	617b      	str	r3, [r7, #20]
    subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMASSR ) & RTC_ALRMASSR_SS);
 800b670:	68fb      	ldr	r3, [r7, #12]
 800b672:	681b      	ldr	r3, [r3, #0]
 800b674:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b676:	045b      	lsls	r3, r3, #17
 800b678:	0c5b      	lsrs	r3, r3, #17
 800b67a:	613b      	str	r3, [r7, #16]

    /* Fill the structure with the read parameters */
    sAlarm->AlarmTime.Hours = (uint8_t)((tmpreg & (RTC_ALRMAR_HT | RTC_ALRMAR_HU)) >> RTC_ALRMAR_HU_Pos);
 800b67c:	697b      	ldr	r3, [r7, #20]
 800b67e:	0c1b      	lsrs	r3, r3, #16
 800b680:	b2db      	uxtb	r3, r3
 800b682:	223f      	movs	r2, #63	@ 0x3f
 800b684:	4013      	ands	r3, r2
 800b686:	b2da      	uxtb	r2, r3
 800b688:	68bb      	ldr	r3, [r7, #8]
 800b68a:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = (uint8_t)((tmpreg & (RTC_ALRMAR_MNT | RTC_ALRMAR_MNU)) >> RTC_ALRMAR_MNU_Pos);
 800b68c:	697b      	ldr	r3, [r7, #20]
 800b68e:	0a1b      	lsrs	r3, r3, #8
 800b690:	b2db      	uxtb	r3, r3
 800b692:	227f      	movs	r2, #127	@ 0x7f
 800b694:	4013      	ands	r3, r2
 800b696:	b2da      	uxtb	r2, r3
 800b698:	68bb      	ldr	r3, [r7, #8]
 800b69a:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = (uint8_t)((tmpreg & (RTC_ALRMAR_ST | RTC_ALRMAR_SU)) >> RTC_ALRMAR_SU_Pos);
 800b69c:	697b      	ldr	r3, [r7, #20]
 800b69e:	b2db      	uxtb	r3, r3
 800b6a0:	227f      	movs	r2, #127	@ 0x7f
 800b6a2:	4013      	ands	r3, r2
 800b6a4:	b2da      	uxtb	r2, r3
 800b6a6:	68bb      	ldr	r3, [r7, #8]
 800b6a8:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmTime.TimeFormat = (uint8_t)((tmpreg & RTC_ALRMAR_PM) >> RTC_ALRMAR_PM_Pos);
 800b6aa:	697b      	ldr	r3, [r7, #20]
 800b6ac:	0d9b      	lsrs	r3, r3, #22
 800b6ae:	b2db      	uxtb	r3, r3
 800b6b0:	2201      	movs	r2, #1
 800b6b2:	4013      	ands	r3, r2
 800b6b4:	b2da      	uxtb	r2, r3
 800b6b6:	68bb      	ldr	r3, [r7, #8]
 800b6b8:	70da      	strb	r2, [r3, #3]
    sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg;
 800b6ba:	68bb      	ldr	r3, [r7, #8]
 800b6bc:	693a      	ldr	r2, [r7, #16]
 800b6be:	605a      	str	r2, [r3, #4]
    sAlarm->AlarmDateWeekDay = (uint8_t)((tmpreg & (RTC_ALRMAR_DT | RTC_ALRMAR_DU)) >> RTC_ALRMAR_DU_Pos);
 800b6c0:	697b      	ldr	r3, [r7, #20]
 800b6c2:	0e1b      	lsrs	r3, r3, #24
 800b6c4:	b2db      	uxtb	r3, r3
 800b6c6:	223f      	movs	r2, #63	@ 0x3f
 800b6c8:	4013      	ands	r3, r2
 800b6ca:	b2d9      	uxtb	r1, r3
 800b6cc:	68bb      	ldr	r3, [r7, #8]
 800b6ce:	2220      	movs	r2, #32
 800b6d0:	5499      	strb	r1, [r3, r2]
    sAlarm->AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMAR_WDSEL);
 800b6d2:	697a      	ldr	r2, [r7, #20]
 800b6d4:	2380      	movs	r3, #128	@ 0x80
 800b6d6:	05db      	lsls	r3, r3, #23
 800b6d8:	401a      	ands	r2, r3
 800b6da:	68bb      	ldr	r3, [r7, #8]
 800b6dc:	61da      	str	r2, [r3, #28]
    sAlarm->AlarmMask = (uint32_t)(tmpreg & RTC_ALARMMASK_ALL);
 800b6de:	697b      	ldr	r3, [r7, #20]
 800b6e0:	4a3b      	ldr	r2, [pc, #236]	@ (800b7d0 <HAL_RTC_GetAlarm+0x188>)
 800b6e2:	401a      	ands	r2, r3
 800b6e4:	68bb      	ldr	r3, [r7, #8]
 800b6e6:	615a      	str	r2, [r3, #20]
 800b6e8:	e043      	b.n	800b772 <HAL_RTC_GetAlarm+0x12a>
  }
  else
  {
    sAlarm->Alarm = RTC_ALARM_B;
 800b6ea:	68bb      	ldr	r3, [r7, #8]
 800b6ec:	2280      	movs	r2, #128	@ 0x80
 800b6ee:	0092      	lsls	r2, r2, #2
 800b6f0:	625a      	str	r2, [r3, #36]	@ 0x24

    tmpreg = (uint32_t)(hrtc->Instance->ALRMBR);
 800b6f2:	68fb      	ldr	r3, [r7, #12]
 800b6f4:	681b      	ldr	r3, [r3, #0]
 800b6f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b6f8:	617b      	str	r3, [r7, #20]
    subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMBSSR) & RTC_ALRMBSSR_SS);
 800b6fa:	68fb      	ldr	r3, [r7, #12]
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b700:	045b      	lsls	r3, r3, #17
 800b702:	0c5b      	lsrs	r3, r3, #17
 800b704:	613b      	str	r3, [r7, #16]

    /* Fill the structure with the read parameters */
    sAlarm->AlarmTime.Hours = (uint8_t)((tmpreg & (RTC_ALRMBR_HT | RTC_ALRMBR_HU)) >> RTC_ALRMBR_HU_Pos);
 800b706:	697b      	ldr	r3, [r7, #20]
 800b708:	0c1b      	lsrs	r3, r3, #16
 800b70a:	b2db      	uxtb	r3, r3
 800b70c:	223f      	movs	r2, #63	@ 0x3f
 800b70e:	4013      	ands	r3, r2
 800b710:	b2da      	uxtb	r2, r3
 800b712:	68bb      	ldr	r3, [r7, #8]
 800b714:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = (uint8_t)((tmpreg & (RTC_ALRMBR_MNT | RTC_ALRMBR_MNU)) >> RTC_ALRMBR_MNU_Pos);
 800b716:	697b      	ldr	r3, [r7, #20]
 800b718:	0a1b      	lsrs	r3, r3, #8
 800b71a:	b2db      	uxtb	r3, r3
 800b71c:	227f      	movs	r2, #127	@ 0x7f
 800b71e:	4013      	ands	r3, r2
 800b720:	b2da      	uxtb	r2, r3
 800b722:	68bb      	ldr	r3, [r7, #8]
 800b724:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = (uint8_t)((tmpreg & (RTC_ALRMBR_ST | RTC_ALRMBR_SU)) >> RTC_ALRMBR_SU_Pos);
 800b726:	697b      	ldr	r3, [r7, #20]
 800b728:	b2db      	uxtb	r3, r3
 800b72a:	227f      	movs	r2, #127	@ 0x7f
 800b72c:	4013      	ands	r3, r2
 800b72e:	b2da      	uxtb	r2, r3
 800b730:	68bb      	ldr	r3, [r7, #8]
 800b732:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmTime.TimeFormat = (uint8_t)((tmpreg & RTC_ALRMBR_PM) >> RTC_ALRMBR_PM_Pos);
 800b734:	697b      	ldr	r3, [r7, #20]
 800b736:	0d9b      	lsrs	r3, r3, #22
 800b738:	b2db      	uxtb	r3, r3
 800b73a:	2201      	movs	r2, #1
 800b73c:	4013      	ands	r3, r2
 800b73e:	b2da      	uxtb	r2, r3
 800b740:	68bb      	ldr	r3, [r7, #8]
 800b742:	70da      	strb	r2, [r3, #3]
    sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg;
 800b744:	68bb      	ldr	r3, [r7, #8]
 800b746:	693a      	ldr	r2, [r7, #16]
 800b748:	605a      	str	r2, [r3, #4]
    sAlarm->AlarmDateWeekDay = (uint8_t)((tmpreg & (RTC_ALRMBR_DT | RTC_ALRMBR_DU)) >> RTC_ALRMBR_DU_Pos);
 800b74a:	697b      	ldr	r3, [r7, #20]
 800b74c:	0e1b      	lsrs	r3, r3, #24
 800b74e:	b2db      	uxtb	r3, r3
 800b750:	223f      	movs	r2, #63	@ 0x3f
 800b752:	4013      	ands	r3, r2
 800b754:	b2d9      	uxtb	r1, r3
 800b756:	68bb      	ldr	r3, [r7, #8]
 800b758:	2220      	movs	r2, #32
 800b75a:	5499      	strb	r1, [r3, r2]
    sAlarm->AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMBR_WDSEL);
 800b75c:	697a      	ldr	r2, [r7, #20]
 800b75e:	2380      	movs	r3, #128	@ 0x80
 800b760:	05db      	lsls	r3, r3, #23
 800b762:	401a      	ands	r2, r3
 800b764:	68bb      	ldr	r3, [r7, #8]
 800b766:	61da      	str	r2, [r3, #28]
    sAlarm->AlarmMask = (uint32_t)(tmpreg & RTC_ALARMMASK_ALL);
 800b768:	697b      	ldr	r3, [r7, #20]
 800b76a:	4a19      	ldr	r2, [pc, #100]	@ (800b7d0 <HAL_RTC_GetAlarm+0x188>)
 800b76c:	401a      	ands	r2, r3
 800b76e:	68bb      	ldr	r3, [r7, #8]
 800b770:	615a      	str	r2, [r3, #20]
  }

  if(Format == RTC_FORMAT_BIN)
 800b772:	683b      	ldr	r3, [r7, #0]
 800b774:	2b00      	cmp	r3, #0
 800b776:	d125      	bne.n	800b7c4 <HAL_RTC_GetAlarm+0x17c>
  {
    sAlarm->AlarmTime.Hours = RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours);
 800b778:	68bb      	ldr	r3, [r7, #8]
 800b77a:	781b      	ldrb	r3, [r3, #0]
 800b77c:	0018      	movs	r0, r3
 800b77e:	f000 f93b 	bl	800b9f8 <RTC_Bcd2ToByte>
 800b782:	0003      	movs	r3, r0
 800b784:	001a      	movs	r2, r3
 800b786:	68bb      	ldr	r3, [r7, #8]
 800b788:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes);
 800b78a:	68bb      	ldr	r3, [r7, #8]
 800b78c:	785b      	ldrb	r3, [r3, #1]
 800b78e:	0018      	movs	r0, r3
 800b790:	f000 f932 	bl	800b9f8 <RTC_Bcd2ToByte>
 800b794:	0003      	movs	r3, r0
 800b796:	001a      	movs	r2, r3
 800b798:	68bb      	ldr	r3, [r7, #8]
 800b79a:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds);
 800b79c:	68bb      	ldr	r3, [r7, #8]
 800b79e:	789b      	ldrb	r3, [r3, #2]
 800b7a0:	0018      	movs	r0, r3
 800b7a2:	f000 f929 	bl	800b9f8 <RTC_Bcd2ToByte>
 800b7a6:	0003      	movs	r3, r0
 800b7a8:	001a      	movs	r2, r3
 800b7aa:	68bb      	ldr	r3, [r7, #8]
 800b7ac:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmDateWeekDay = RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay);
 800b7ae:	68bb      	ldr	r3, [r7, #8]
 800b7b0:	2220      	movs	r2, #32
 800b7b2:	5c9b      	ldrb	r3, [r3, r2]
 800b7b4:	0018      	movs	r0, r3
 800b7b6:	f000 f91f 	bl	800b9f8 <RTC_Bcd2ToByte>
 800b7ba:	0003      	movs	r3, r0
 800b7bc:	0019      	movs	r1, r3
 800b7be:	68bb      	ldr	r3, [r7, #8]
 800b7c0:	2220      	movs	r2, #32
 800b7c2:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 800b7c4:	2300      	movs	r3, #0
}
 800b7c6:	0018      	movs	r0, r3
 800b7c8:	46bd      	mov	sp, r7
 800b7ca:	b006      	add	sp, #24
 800b7cc:	bd80      	pop	{r7, pc}
 800b7ce:	46c0      	nop			@ (mov r8, r8)
 800b7d0:	80808080 	.word	0x80808080

0800b7d4 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 800b7d4:	b580      	push	{r7, lr}
 800b7d6:	b082      	sub	sp, #8
 800b7d8:	af00      	add	r7, sp, #0
 800b7da:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	681b      	ldr	r3, [r3, #0]
 800b7e0:	699a      	ldr	r2, [r3, #24]
 800b7e2:	2380      	movs	r3, #128	@ 0x80
 800b7e4:	015b      	lsls	r3, r3, #5
 800b7e6:	4013      	ands	r3, r2
 800b7e8:	d011      	beq.n	800b80e <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	681b      	ldr	r3, [r3, #0]
 800b7ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b7f0:	2201      	movs	r2, #1
 800b7f2:	4013      	ands	r3, r2
 800b7f4:	d00b      	beq.n	800b80e <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	681b      	ldr	r3, [r3, #0]
 800b7fa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	681b      	ldr	r3, [r3, #0]
 800b800:	2101      	movs	r1, #1
 800b802:	430a      	orrs	r2, r1
 800b804:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmAEventCallback(hrtc);
#else
      /* AlarmA callback */
      HAL_RTC_AlarmAEventCallback(hrtc);
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	0018      	movs	r0, r3
 800b80a:	f7fb fbcf 	bl	8006fac <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	681b      	ldr	r3, [r3, #0]
 800b812:	699a      	ldr	r2, [r3, #24]
 800b814:	2380      	movs	r3, #128	@ 0x80
 800b816:	019b      	lsls	r3, r3, #6
 800b818:	4013      	ands	r3, r2
 800b81a:	d011      	beq.n	800b840 <HAL_RTC_AlarmIRQHandler+0x6c>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b822:	2202      	movs	r2, #2
 800b824:	4013      	ands	r3, r2
 800b826:	d00b      	beq.n	800b840 <HAL_RTC_AlarmIRQHandler+0x6c>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	681b      	ldr	r3, [r3, #0]
 800b82c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	681b      	ldr	r3, [r3, #0]
 800b832:	2102      	movs	r1, #2
 800b834:	430a      	orrs	r2, r1
 800b836:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmBEventCallback(hrtc);
#else
      /* AlarmB callback */
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	0018      	movs	r0, r3
 800b83c:	f000 f9ba 	bl	800bbb4 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	2229      	movs	r2, #41	@ 0x29
 800b844:	2101      	movs	r1, #1
 800b846:	5499      	strb	r1, [r3, r2]
}
 800b848:	46c0      	nop			@ (mov r8, r8)
 800b84a:	46bd      	mov	sp, r7
 800b84c:	b002      	add	sp, #8
 800b84e:	bd80      	pop	{r7, pc}

0800b850 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800b850:	b580      	push	{r7, lr}
 800b852:	b084      	sub	sp, #16
 800b854:	af00      	add	r7, sp, #0
 800b856:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	4a0e      	ldr	r2, [pc, #56]	@ (800b898 <HAL_RTC_WaitForSynchro+0x48>)
 800b85e:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 800b860:	f7fd f952 	bl	8008b08 <HAL_GetTick>
 800b864:	0003      	movs	r3, r0
 800b866:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 800b868:	e00a      	b.n	800b880 <HAL_RTC_WaitForSynchro+0x30>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800b86a:	f7fd f94d 	bl	8008b08 <HAL_GetTick>
 800b86e:	0002      	movs	r2, r0
 800b870:	68fb      	ldr	r3, [r7, #12]
 800b872:	1ad2      	subs	r2, r2, r3
 800b874:	23fa      	movs	r3, #250	@ 0xfa
 800b876:	009b      	lsls	r3, r3, #2
 800b878:	429a      	cmp	r2, r3
 800b87a:	d901      	bls.n	800b880 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800b87c:	2303      	movs	r3, #3
 800b87e:	e006      	b.n	800b88e <HAL_RTC_WaitForSynchro+0x3e>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	681b      	ldr	r3, [r3, #0]
 800b884:	68db      	ldr	r3, [r3, #12]
 800b886:	2220      	movs	r2, #32
 800b888:	4013      	ands	r3, r2
 800b88a:	d0ee      	beq.n	800b86a <HAL_RTC_WaitForSynchro+0x1a>
    }
  }

  return HAL_OK;
 800b88c:	2300      	movs	r3, #0
}
 800b88e:	0018      	movs	r0, r3
 800b890:	46bd      	mov	sp, r7
 800b892:	b004      	add	sp, #16
 800b894:	bd80      	pop	{r7, pc}
 800b896:	46c0      	nop			@ (mov r8, r8)
 800b898:	0001005f 	.word	0x0001005f

0800b89c <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800b89c:	b580      	push	{r7, lr}
 800b89e:	b084      	sub	sp, #16
 800b8a0:	af00      	add	r7, sp, #0
 800b8a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 800b8a4:	230f      	movs	r3, #15
 800b8a6:	18fb      	adds	r3, r7, r3
 800b8a8:	2200      	movs	r2, #0
 800b8aa:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	681b      	ldr	r3, [r3, #0]
 800b8b0:	68db      	ldr	r3, [r3, #12]
 800b8b2:	2240      	movs	r2, #64	@ 0x40
 800b8b4:	4013      	ands	r3, r2
 800b8b6:	d12c      	bne.n	800b912 <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	68da      	ldr	r2, [r3, #12]
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	681b      	ldr	r3, [r3, #0]
 800b8c2:	2180      	movs	r1, #128	@ 0x80
 800b8c4:	430a      	orrs	r2, r1
 800b8c6:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800b8c8:	f7fd f91e 	bl	8008b08 <HAL_GetTick>
 800b8cc:	0003      	movs	r3, r0
 800b8ce:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800b8d0:	e014      	b.n	800b8fc <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 800b8d2:	f7fd f919 	bl	8008b08 <HAL_GetTick>
 800b8d6:	0002      	movs	r2, r0
 800b8d8:	68bb      	ldr	r3, [r7, #8]
 800b8da:	1ad2      	subs	r2, r2, r3
 800b8dc:	200f      	movs	r0, #15
 800b8de:	183b      	adds	r3, r7, r0
 800b8e0:	1839      	adds	r1, r7, r0
 800b8e2:	7809      	ldrb	r1, [r1, #0]
 800b8e4:	7019      	strb	r1, [r3, #0]
 800b8e6:	23fa      	movs	r3, #250	@ 0xfa
 800b8e8:	009b      	lsls	r3, r3, #2
 800b8ea:	429a      	cmp	r2, r3
 800b8ec:	d906      	bls.n	800b8fc <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 800b8ee:	183b      	adds	r3, r7, r0
 800b8f0:	2203      	movs	r2, #3
 800b8f2:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	2229      	movs	r2, #41	@ 0x29
 800b8f8:	2103      	movs	r1, #3
 800b8fa:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	681b      	ldr	r3, [r3, #0]
 800b900:	68db      	ldr	r3, [r3, #12]
 800b902:	2240      	movs	r2, #64	@ 0x40
 800b904:	4013      	ands	r3, r2
 800b906:	d104      	bne.n	800b912 <RTC_EnterInitMode+0x76>
 800b908:	230f      	movs	r3, #15
 800b90a:	18fb      	adds	r3, r7, r3
 800b90c:	781b      	ldrb	r3, [r3, #0]
 800b90e:	2b03      	cmp	r3, #3
 800b910:	d1df      	bne.n	800b8d2 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800b912:	230f      	movs	r3, #15
 800b914:	18fb      	adds	r3, r7, r3
 800b916:	781b      	ldrb	r3, [r3, #0]
}
 800b918:	0018      	movs	r0, r3
 800b91a:	46bd      	mov	sp, r7
 800b91c:	b004      	add	sp, #16
 800b91e:	bd80      	pop	{r7, pc}

0800b920 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800b920:	b590      	push	{r4, r7, lr}
 800b922:	b085      	sub	sp, #20
 800b924:	af00      	add	r7, sp, #0
 800b926:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b928:	240f      	movs	r4, #15
 800b92a:	193b      	adds	r3, r7, r4
 800b92c:	2200      	movs	r2, #0
 800b92e:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800b930:	4b1c      	ldr	r3, [pc, #112]	@ (800b9a4 <RTC_ExitInitMode+0x84>)
 800b932:	68da      	ldr	r2, [r3, #12]
 800b934:	4b1b      	ldr	r3, [pc, #108]	@ (800b9a4 <RTC_ExitInitMode+0x84>)
 800b936:	2180      	movs	r1, #128	@ 0x80
 800b938:	438a      	bics	r2, r1
 800b93a:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800b93c:	4b19      	ldr	r3, [pc, #100]	@ (800b9a4 <RTC_ExitInitMode+0x84>)
 800b93e:	699b      	ldr	r3, [r3, #24]
 800b940:	2220      	movs	r2, #32
 800b942:	4013      	ands	r3, r2
 800b944:	d10d      	bne.n	800b962 <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	0018      	movs	r0, r3
 800b94a:	f7ff ff81 	bl	800b850 <HAL_RTC_WaitForSynchro>
 800b94e:	1e03      	subs	r3, r0, #0
 800b950:	d021      	beq.n	800b996 <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	2229      	movs	r2, #41	@ 0x29
 800b956:	2103      	movs	r1, #3
 800b958:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 800b95a:	193b      	adds	r3, r7, r4
 800b95c:	2203      	movs	r2, #3
 800b95e:	701a      	strb	r2, [r3, #0]
 800b960:	e019      	b.n	800b996 <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800b962:	4b10      	ldr	r3, [pc, #64]	@ (800b9a4 <RTC_ExitInitMode+0x84>)
 800b964:	699a      	ldr	r2, [r3, #24]
 800b966:	4b0f      	ldr	r3, [pc, #60]	@ (800b9a4 <RTC_ExitInitMode+0x84>)
 800b968:	2120      	movs	r1, #32
 800b96a:	438a      	bics	r2, r1
 800b96c:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	0018      	movs	r0, r3
 800b972:	f7ff ff6d 	bl	800b850 <HAL_RTC_WaitForSynchro>
 800b976:	1e03      	subs	r3, r0, #0
 800b978:	d007      	beq.n	800b98a <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	2229      	movs	r2, #41	@ 0x29
 800b97e:	2103      	movs	r1, #3
 800b980:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 800b982:	230f      	movs	r3, #15
 800b984:	18fb      	adds	r3, r7, r3
 800b986:	2203      	movs	r2, #3
 800b988:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800b98a:	4b06      	ldr	r3, [pc, #24]	@ (800b9a4 <RTC_ExitInitMode+0x84>)
 800b98c:	699a      	ldr	r2, [r3, #24]
 800b98e:	4b05      	ldr	r3, [pc, #20]	@ (800b9a4 <RTC_ExitInitMode+0x84>)
 800b990:	2120      	movs	r1, #32
 800b992:	430a      	orrs	r2, r1
 800b994:	619a      	str	r2, [r3, #24]
  }

  return status;
 800b996:	230f      	movs	r3, #15
 800b998:	18fb      	adds	r3, r7, r3
 800b99a:	781b      	ldrb	r3, [r3, #0]
}
 800b99c:	0018      	movs	r0, r3
 800b99e:	46bd      	mov	sp, r7
 800b9a0:	b005      	add	sp, #20
 800b9a2:	bd90      	pop	{r4, r7, pc}
 800b9a4:	40002800 	.word	0x40002800

0800b9a8 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800b9a8:	b580      	push	{r7, lr}
 800b9aa:	b084      	sub	sp, #16
 800b9ac:	af00      	add	r7, sp, #0
 800b9ae:	0002      	movs	r2, r0
 800b9b0:	1dfb      	adds	r3, r7, #7
 800b9b2:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 800b9b4:	2300      	movs	r3, #0
 800b9b6:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 800b9b8:	230b      	movs	r3, #11
 800b9ba:	18fb      	adds	r3, r7, r3
 800b9bc:	1dfa      	adds	r2, r7, #7
 800b9be:	7812      	ldrb	r2, [r2, #0]
 800b9c0:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 800b9c2:	e008      	b.n	800b9d6 <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 800b9c4:	68fb      	ldr	r3, [r7, #12]
 800b9c6:	3301      	adds	r3, #1
 800b9c8:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 800b9ca:	220b      	movs	r2, #11
 800b9cc:	18bb      	adds	r3, r7, r2
 800b9ce:	18ba      	adds	r2, r7, r2
 800b9d0:	7812      	ldrb	r2, [r2, #0]
 800b9d2:	3a0a      	subs	r2, #10
 800b9d4:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 800b9d6:	210b      	movs	r1, #11
 800b9d8:	187b      	adds	r3, r7, r1
 800b9da:	781b      	ldrb	r3, [r3, #0]
 800b9dc:	2b09      	cmp	r3, #9
 800b9de:	d8f1      	bhi.n	800b9c4 <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 800b9e0:	68fb      	ldr	r3, [r7, #12]
 800b9e2:	b2db      	uxtb	r3, r3
 800b9e4:	011b      	lsls	r3, r3, #4
 800b9e6:	b2da      	uxtb	r2, r3
 800b9e8:	187b      	adds	r3, r7, r1
 800b9ea:	781b      	ldrb	r3, [r3, #0]
 800b9ec:	4313      	orrs	r3, r2
 800b9ee:	b2db      	uxtb	r3, r3
}
 800b9f0:	0018      	movs	r0, r3
 800b9f2:	46bd      	mov	sp, r7
 800b9f4:	b004      	add	sp, #16
 800b9f6:	bd80      	pop	{r7, pc}

0800b9f8 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800b9f8:	b580      	push	{r7, lr}
 800b9fa:	b084      	sub	sp, #16
 800b9fc:	af00      	add	r7, sp, #0
 800b9fe:	0002      	movs	r2, r0
 800ba00:	1dfb      	adds	r3, r7, #7
 800ba02:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 800ba04:	1dfb      	adds	r3, r7, #7
 800ba06:	781b      	ldrb	r3, [r3, #0]
 800ba08:	091b      	lsrs	r3, r3, #4
 800ba0a:	b2db      	uxtb	r3, r3
 800ba0c:	001a      	movs	r2, r3
 800ba0e:	0013      	movs	r3, r2
 800ba10:	009b      	lsls	r3, r3, #2
 800ba12:	189b      	adds	r3, r3, r2
 800ba14:	005b      	lsls	r3, r3, #1
 800ba16:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 800ba18:	68fb      	ldr	r3, [r7, #12]
 800ba1a:	b2da      	uxtb	r2, r3
 800ba1c:	1dfb      	adds	r3, r7, #7
 800ba1e:	781b      	ldrb	r3, [r3, #0]
 800ba20:	210f      	movs	r1, #15
 800ba22:	400b      	ands	r3, r1
 800ba24:	b2db      	uxtb	r3, r3
 800ba26:	18d3      	adds	r3, r2, r3
 800ba28:	b2db      	uxtb	r3, r3
}
 800ba2a:	0018      	movs	r0, r3
 800ba2c:	46bd      	mov	sp, r7
 800ba2e:	b004      	add	sp, #16
 800ba30:	bd80      	pop	{r7, pc}
	...

0800ba34 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wake up counter
  * @param  WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 800ba34:	b580      	push	{r7, lr}
 800ba36:	b086      	sub	sp, #24
 800ba38:	af00      	add	r7, sp, #0
 800ba3a:	60f8      	str	r0, [r7, #12]
 800ba3c:	60b9      	str	r1, [r7, #8]
 800ba3e:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800ba40:	68fb      	ldr	r3, [r7, #12]
 800ba42:	2228      	movs	r2, #40	@ 0x28
 800ba44:	5c9b      	ldrb	r3, [r3, r2]
 800ba46:	2b01      	cmp	r3, #1
 800ba48:	d101      	bne.n	800ba4e <HAL_RTCEx_SetWakeUpTimer_IT+0x1a>
 800ba4a:	2302      	movs	r3, #2
 800ba4c:	e082      	b.n	800bb54 <HAL_RTCEx_SetWakeUpTimer_IT+0x120>
 800ba4e:	68fb      	ldr	r3, [r7, #12]
 800ba50:	2228      	movs	r2, #40	@ 0x28
 800ba52:	2101      	movs	r1, #1
 800ba54:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800ba56:	68fb      	ldr	r3, [r7, #12]
 800ba58:	2229      	movs	r2, #41	@ 0x29
 800ba5a:	2102      	movs	r1, #2
 800ba5c:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800ba5e:	68fb      	ldr	r3, [r7, #12]
 800ba60:	681b      	ldr	r3, [r3, #0]
 800ba62:	22ca      	movs	r2, #202	@ 0xca
 800ba64:	625a      	str	r2, [r3, #36]	@ 0x24
 800ba66:	68fb      	ldr	r3, [r7, #12]
 800ba68:	681b      	ldr	r3, [r3, #0]
 800ba6a:	2253      	movs	r2, #83	@ 0x53
 800ba6c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Disable the Wake-Up timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 800ba6e:	68fb      	ldr	r3, [r7, #12]
 800ba70:	681b      	ldr	r3, [r3, #0]
 800ba72:	699a      	ldr	r2, [r3, #24]
 800ba74:	68fb      	ldr	r3, [r7, #12]
 800ba76:	681b      	ldr	r3, [r3, #0]
 800ba78:	4938      	ldr	r1, [pc, #224]	@ (800bb5c <HAL_RTCEx_SetWakeUpTimer_IT+0x128>)
 800ba7a:	400a      	ands	r2, r1
 800ba7c:	619a      	str	r2, [r3, #24]

  /* Clear flag Wake-Up */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800ba7e:	68fb      	ldr	r3, [r7, #12]
 800ba80:	681b      	ldr	r3, [r3, #0]
 800ba82:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800ba84:	68fb      	ldr	r3, [r7, #12]
 800ba86:	681b      	ldr	r3, [r3, #0]
 800ba88:	2104      	movs	r1, #4
 800ba8a:	430a      	orrs	r2, r1
 800ba8c:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Poll WUTWF until it is set in RTC_ICSR to make sure the access to wakeup autoreload
     counter and to WUCKSEL[2:0] bits is allowed. This step must be skipped in
     calendar initialization mode. */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 800ba8e:	4b34      	ldr	r3, [pc, #208]	@ (800bb60 <HAL_RTCEx_SetWakeUpTimer_IT+0x12c>)
 800ba90:	68db      	ldr	r3, [r3, #12]
 800ba92:	2240      	movs	r2, #64	@ 0x40
 800ba94:	4013      	ands	r3, r2
 800ba96:	d121      	bne.n	800badc <HAL_RTCEx_SetWakeUpTimer_IT+0xa8>
  {
    tickstart = HAL_GetTick();
 800ba98:	f7fd f836 	bl	8008b08 <HAL_GetTick>
 800ba9c:	0003      	movs	r3, r0
 800ba9e:	617b      	str	r3, [r7, #20]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 800baa0:	e016      	b.n	800bad0 <HAL_RTCEx_SetWakeUpTimer_IT+0x9c>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800baa2:	f7fd f831 	bl	8008b08 <HAL_GetTick>
 800baa6:	0002      	movs	r2, r0
 800baa8:	697b      	ldr	r3, [r7, #20]
 800baaa:	1ad2      	subs	r2, r2, r3
 800baac:	23fa      	movs	r3, #250	@ 0xfa
 800baae:	009b      	lsls	r3, r3, #2
 800bab0:	429a      	cmp	r2, r3
 800bab2:	d90d      	bls.n	800bad0 <HAL_RTCEx_SetWakeUpTimer_IT+0x9c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800bab4:	68fb      	ldr	r3, [r7, #12]
 800bab6:	681b      	ldr	r3, [r3, #0]
 800bab8:	22ff      	movs	r2, #255	@ 0xff
 800baba:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800babc:	68fb      	ldr	r3, [r7, #12]
 800babe:	2229      	movs	r2, #41	@ 0x29
 800bac0:	2103      	movs	r1, #3
 800bac2:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800bac4:	68fb      	ldr	r3, [r7, #12]
 800bac6:	2228      	movs	r2, #40	@ 0x28
 800bac8:	2100      	movs	r1, #0
 800baca:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800bacc:	2303      	movs	r3, #3
 800bace:	e041      	b.n	800bb54 <HAL_RTCEx_SetWakeUpTimer_IT+0x120>
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 800bad0:	68fb      	ldr	r3, [r7, #12]
 800bad2:	681b      	ldr	r3, [r3, #0]
 800bad4:	68db      	ldr	r3, [r3, #12]
 800bad6:	2204      	movs	r2, #4
 800bad8:	4013      	ands	r3, r2
 800bada:	d0e2      	beq.n	800baa2 <HAL_RTCEx_SetWakeUpTimer_IT+0x6e>
      }
    }
  }

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	68ba      	ldr	r2, [r7, #8]
 800bae2:	615a      	str	r2, [r3, #20]

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 800bae4:	68fb      	ldr	r3, [r7, #12]
 800bae6:	681b      	ldr	r3, [r3, #0]
 800bae8:	699a      	ldr	r2, [r3, #24]
 800baea:	68fb      	ldr	r3, [r7, #12]
 800baec:	681b      	ldr	r3, [r3, #0]
 800baee:	2107      	movs	r1, #7
 800baf0:	438a      	bics	r2, r1
 800baf2:	619a      	str	r2, [r3, #24]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 800baf4:	68fb      	ldr	r3, [r7, #12]
 800baf6:	681b      	ldr	r3, [r3, #0]
 800baf8:	6999      	ldr	r1, [r3, #24]
 800bafa:	68fb      	ldr	r3, [r7, #12]
 800bafc:	681b      	ldr	r3, [r3, #0]
 800bafe:	687a      	ldr	r2, [r7, #4]
 800bb00:	430a      	orrs	r2, r1
 800bb02:	619a      	str	r2, [r3, #24]

  /* RTC WakeUpTimer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 800bb04:	4a17      	ldr	r2, [pc, #92]	@ (800bb64 <HAL_RTCEx_SetWakeUpTimer_IT+0x130>)
 800bb06:	2380      	movs	r3, #128	@ 0x80
 800bb08:	58d3      	ldr	r3, [r2, r3]
 800bb0a:	4916      	ldr	r1, [pc, #88]	@ (800bb64 <HAL_RTCEx_SetWakeUpTimer_IT+0x130>)
 800bb0c:	2280      	movs	r2, #128	@ 0x80
 800bb0e:	0312      	lsls	r2, r2, #12
 800bb10:	4313      	orrs	r3, r2
 800bb12:	2280      	movs	r2, #128	@ 0x80
 800bb14:	508b      	str	r3, [r1, r2]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc,RTC_IT_WUT);
 800bb16:	68fb      	ldr	r3, [r7, #12]
 800bb18:	681b      	ldr	r3, [r3, #0]
 800bb1a:	699a      	ldr	r2, [r3, #24]
 800bb1c:	68fb      	ldr	r3, [r7, #12]
 800bb1e:	681b      	ldr	r3, [r3, #0]
 800bb20:	2180      	movs	r1, #128	@ 0x80
 800bb22:	01c9      	lsls	r1, r1, #7
 800bb24:	430a      	orrs	r2, r1
 800bb26:	619a      	str	r2, [r3, #24]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 800bb28:	68fb      	ldr	r3, [r7, #12]
 800bb2a:	681b      	ldr	r3, [r3, #0]
 800bb2c:	699a      	ldr	r2, [r3, #24]
 800bb2e:	68fb      	ldr	r3, [r7, #12]
 800bb30:	681b      	ldr	r3, [r3, #0]
 800bb32:	2180      	movs	r1, #128	@ 0x80
 800bb34:	00c9      	lsls	r1, r1, #3
 800bb36:	430a      	orrs	r2, r1
 800bb38:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800bb3a:	68fb      	ldr	r3, [r7, #12]
 800bb3c:	681b      	ldr	r3, [r3, #0]
 800bb3e:	22ff      	movs	r2, #255	@ 0xff
 800bb40:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800bb42:	68fb      	ldr	r3, [r7, #12]
 800bb44:	2229      	movs	r2, #41	@ 0x29
 800bb46:	2101      	movs	r1, #1
 800bb48:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800bb4a:	68fb      	ldr	r3, [r7, #12]
 800bb4c:	2228      	movs	r2, #40	@ 0x28
 800bb4e:	2100      	movs	r1, #0
 800bb50:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800bb52:	2300      	movs	r3, #0
}
 800bb54:	0018      	movs	r0, r3
 800bb56:	46bd      	mov	sp, r7
 800bb58:	b006      	add	sp, #24
 800bb5a:	bd80      	pop	{r7, pc}
 800bb5c:	fffffbff 	.word	0xfffffbff
 800bb60:	40002800 	.word	0x40002800
 800bb64:	40021800 	.word	0x40021800

0800bb68 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @brief  Handle Wake Up Timer interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 800bb68:	b580      	push	{r7, lr}
 800bb6a:	b082      	sub	sp, #8
 800bb6c:	af00      	add	r7, sp, #0
 800bb6e:	6078      	str	r0, [r7, #4]
    /* Get the pending status of the WAKEUPTIMER Interrupt */
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	681b      	ldr	r3, [r3, #0]
 800bb74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bb76:	2204      	movs	r2, #4
 800bb78:	4013      	ands	r3, r2
 800bb7a:	d00b      	beq.n	800bb94 <HAL_RTCEx_WakeUpTimerIRQHandler+0x2c>
    {
      /* Clear the WAKEUPTIMER interrupt pending bit */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	681b      	ldr	r3, [r3, #0]
 800bb80:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	681b      	ldr	r3, [r3, #0]
 800bb86:	2104      	movs	r1, #4
 800bb88:	430a      	orrs	r2, r1
 800bb8a:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call WakeUpTimerEvent registered Callback */
      hrtc->WakeUpTimerEventCallback(hrtc);
#else
      /* WAKEUPTIMER callback */
      HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	0018      	movs	r0, r3
 800bb90:	f000 f808 	bl	800bba4 <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	2229      	movs	r2, #41	@ 0x29
 800bb98:	2101      	movs	r1, #1
 800bb9a:	5499      	strb	r1, [r3, r2]
}
 800bb9c:	46c0      	nop			@ (mov r8, r8)
 800bb9e:	46bd      	mov	sp, r7
 800bba0:	b002      	add	sp, #8
 800bba2:	bd80      	pop	{r7, pc}

0800bba4 <HAL_RTCEx_WakeUpTimerEventCallback>:
  * @brief  Wake Up Timer callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 800bba4:	b580      	push	{r7, lr}
 800bba6:	b082      	sub	sp, #8
 800bba8:	af00      	add	r7, sp, #0
 800bbaa:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_WakeUpTimerEventCallback could be implemented in the user file
   */
}
 800bbac:	46c0      	nop			@ (mov r8, r8)
 800bbae:	46bd      	mov	sp, r7
 800bbb0:	b002      	add	sp, #8
 800bbb2:	bd80      	pop	{r7, pc}

0800bbb4 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 800bbb4:	b580      	push	{r7, lr}
 800bbb6:	b082      	sub	sp, #8
 800bbb8:	af00      	add	r7, sp, #0
 800bbba:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 800bbbc:	46c0      	nop			@ (mov r8, r8)
 800bbbe:	46bd      	mov	sp, r7
 800bbc0:	b002      	add	sp, #8
 800bbc2:	bd80      	pop	{r7, pc}

0800bbc4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800bbc4:	b580      	push	{r7, lr}
 800bbc6:	b084      	sub	sp, #16
 800bbc8:	af00      	add	r7, sp, #0
 800bbca:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	2b00      	cmp	r3, #0
 800bbd0:	d101      	bne.n	800bbd6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800bbd2:	2301      	movs	r3, #1
 800bbd4:	e0a8      	b.n	800bd28 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	d109      	bne.n	800bbf2 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	685a      	ldr	r2, [r3, #4]
 800bbe2:	2382      	movs	r3, #130	@ 0x82
 800bbe4:	005b      	lsls	r3, r3, #1
 800bbe6:	429a      	cmp	r2, r3
 800bbe8:	d009      	beq.n	800bbfe <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	2200      	movs	r2, #0
 800bbee:	61da      	str	r2, [r3, #28]
 800bbf0:	e005      	b.n	800bbfe <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	2200      	movs	r2, #0
 800bbf6:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	2200      	movs	r2, #0
 800bbfc:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	2200      	movs	r2, #0
 800bc02:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	225d      	movs	r2, #93	@ 0x5d
 800bc08:	5c9b      	ldrb	r3, [r3, r2]
 800bc0a:	b2db      	uxtb	r3, r3
 800bc0c:	2b00      	cmp	r3, #0
 800bc0e:	d107      	bne.n	800bc20 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	225c      	movs	r2, #92	@ 0x5c
 800bc14:	2100      	movs	r1, #0
 800bc16:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	0018      	movs	r0, r3
 800bc1c:	f7fb ff08 	bl	8007a30 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	225d      	movs	r2, #93	@ 0x5d
 800bc24:	2102      	movs	r1, #2
 800bc26:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	681b      	ldr	r3, [r3, #0]
 800bc2c:	681a      	ldr	r2, [r3, #0]
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	681b      	ldr	r3, [r3, #0]
 800bc32:	2140      	movs	r1, #64	@ 0x40
 800bc34:	438a      	bics	r2, r1
 800bc36:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	68da      	ldr	r2, [r3, #12]
 800bc3c:	23e0      	movs	r3, #224	@ 0xe0
 800bc3e:	00db      	lsls	r3, r3, #3
 800bc40:	429a      	cmp	r2, r3
 800bc42:	d902      	bls.n	800bc4a <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800bc44:	2300      	movs	r3, #0
 800bc46:	60fb      	str	r3, [r7, #12]
 800bc48:	e002      	b.n	800bc50 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800bc4a:	2380      	movs	r3, #128	@ 0x80
 800bc4c:	015b      	lsls	r3, r3, #5
 800bc4e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	68da      	ldr	r2, [r3, #12]
 800bc54:	23f0      	movs	r3, #240	@ 0xf0
 800bc56:	011b      	lsls	r3, r3, #4
 800bc58:	429a      	cmp	r2, r3
 800bc5a:	d008      	beq.n	800bc6e <HAL_SPI_Init+0xaa>
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	68da      	ldr	r2, [r3, #12]
 800bc60:	23e0      	movs	r3, #224	@ 0xe0
 800bc62:	00db      	lsls	r3, r3, #3
 800bc64:	429a      	cmp	r2, r3
 800bc66:	d002      	beq.n	800bc6e <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	2200      	movs	r2, #0
 800bc6c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	685a      	ldr	r2, [r3, #4]
 800bc72:	2382      	movs	r3, #130	@ 0x82
 800bc74:	005b      	lsls	r3, r3, #1
 800bc76:	401a      	ands	r2, r3
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	6899      	ldr	r1, [r3, #8]
 800bc7c:	2384      	movs	r3, #132	@ 0x84
 800bc7e:	021b      	lsls	r3, r3, #8
 800bc80:	400b      	ands	r3, r1
 800bc82:	431a      	orrs	r2, r3
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	691b      	ldr	r3, [r3, #16]
 800bc88:	2102      	movs	r1, #2
 800bc8a:	400b      	ands	r3, r1
 800bc8c:	431a      	orrs	r2, r3
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	695b      	ldr	r3, [r3, #20]
 800bc92:	2101      	movs	r1, #1
 800bc94:	400b      	ands	r3, r1
 800bc96:	431a      	orrs	r2, r3
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	6999      	ldr	r1, [r3, #24]
 800bc9c:	2380      	movs	r3, #128	@ 0x80
 800bc9e:	009b      	lsls	r3, r3, #2
 800bca0:	400b      	ands	r3, r1
 800bca2:	431a      	orrs	r2, r3
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	69db      	ldr	r3, [r3, #28]
 800bca8:	2138      	movs	r1, #56	@ 0x38
 800bcaa:	400b      	ands	r3, r1
 800bcac:	431a      	orrs	r2, r3
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	6a1b      	ldr	r3, [r3, #32]
 800bcb2:	2180      	movs	r1, #128	@ 0x80
 800bcb4:	400b      	ands	r3, r1
 800bcb6:	431a      	orrs	r2, r3
 800bcb8:	0011      	movs	r1, r2
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800bcbe:	2380      	movs	r3, #128	@ 0x80
 800bcc0:	019b      	lsls	r3, r3, #6
 800bcc2:	401a      	ands	r2, r3
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	681b      	ldr	r3, [r3, #0]
 800bcc8:	430a      	orrs	r2, r1
 800bcca:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	699b      	ldr	r3, [r3, #24]
 800bcd0:	0c1b      	lsrs	r3, r3, #16
 800bcd2:	2204      	movs	r2, #4
 800bcd4:	401a      	ands	r2, r3
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bcda:	2110      	movs	r1, #16
 800bcdc:	400b      	ands	r3, r1
 800bcde:	431a      	orrs	r2, r3
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bce4:	2108      	movs	r1, #8
 800bce6:	400b      	ands	r3, r1
 800bce8:	431a      	orrs	r2, r3
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	68d9      	ldr	r1, [r3, #12]
 800bcee:	23f0      	movs	r3, #240	@ 0xf0
 800bcf0:	011b      	lsls	r3, r3, #4
 800bcf2:	400b      	ands	r3, r1
 800bcf4:	431a      	orrs	r2, r3
 800bcf6:	0011      	movs	r1, r2
 800bcf8:	68fa      	ldr	r2, [r7, #12]
 800bcfa:	2380      	movs	r3, #128	@ 0x80
 800bcfc:	015b      	lsls	r3, r3, #5
 800bcfe:	401a      	ands	r2, r3
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	681b      	ldr	r3, [r3, #0]
 800bd04:	430a      	orrs	r2, r1
 800bd06:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	681b      	ldr	r3, [r3, #0]
 800bd0c:	69da      	ldr	r2, [r3, #28]
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	4907      	ldr	r1, [pc, #28]	@ (800bd30 <HAL_SPI_Init+0x16c>)
 800bd14:	400a      	ands	r2, r1
 800bd16:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	2200      	movs	r2, #0
 800bd1c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	225d      	movs	r2, #93	@ 0x5d
 800bd22:	2101      	movs	r1, #1
 800bd24:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800bd26:	2300      	movs	r3, #0
}
 800bd28:	0018      	movs	r0, r3
 800bd2a:	46bd      	mov	sp, r7
 800bd2c:	b004      	add	sp, #16
 800bd2e:	bd80      	pop	{r7, pc}
 800bd30:	fffff7ff 	.word	0xfffff7ff

0800bd34 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bd34:	b580      	push	{r7, lr}
 800bd36:	b088      	sub	sp, #32
 800bd38:	af00      	add	r7, sp, #0
 800bd3a:	60f8      	str	r0, [r7, #12]
 800bd3c:	60b9      	str	r1, [r7, #8]
 800bd3e:	603b      	str	r3, [r7, #0]
 800bd40:	1dbb      	adds	r3, r7, #6
 800bd42:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800bd44:	231f      	movs	r3, #31
 800bd46:	18fb      	adds	r3, r7, r3
 800bd48:	2200      	movs	r2, #0
 800bd4a:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800bd4c:	68fb      	ldr	r3, [r7, #12]
 800bd4e:	225c      	movs	r2, #92	@ 0x5c
 800bd50:	5c9b      	ldrb	r3, [r3, r2]
 800bd52:	2b01      	cmp	r3, #1
 800bd54:	d101      	bne.n	800bd5a <HAL_SPI_Transmit+0x26>
 800bd56:	2302      	movs	r3, #2
 800bd58:	e147      	b.n	800bfea <HAL_SPI_Transmit+0x2b6>
 800bd5a:	68fb      	ldr	r3, [r7, #12]
 800bd5c:	225c      	movs	r2, #92	@ 0x5c
 800bd5e:	2101      	movs	r1, #1
 800bd60:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800bd62:	f7fc fed1 	bl	8008b08 <HAL_GetTick>
 800bd66:	0003      	movs	r3, r0
 800bd68:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800bd6a:	2316      	movs	r3, #22
 800bd6c:	18fb      	adds	r3, r7, r3
 800bd6e:	1dba      	adds	r2, r7, #6
 800bd70:	8812      	ldrh	r2, [r2, #0]
 800bd72:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 800bd74:	68fb      	ldr	r3, [r7, #12]
 800bd76:	225d      	movs	r2, #93	@ 0x5d
 800bd78:	5c9b      	ldrb	r3, [r3, r2]
 800bd7a:	b2db      	uxtb	r3, r3
 800bd7c:	2b01      	cmp	r3, #1
 800bd7e:	d004      	beq.n	800bd8a <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 800bd80:	231f      	movs	r3, #31
 800bd82:	18fb      	adds	r3, r7, r3
 800bd84:	2202      	movs	r2, #2
 800bd86:	701a      	strb	r2, [r3, #0]
    goto error;
 800bd88:	e128      	b.n	800bfdc <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 800bd8a:	68bb      	ldr	r3, [r7, #8]
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	d003      	beq.n	800bd98 <HAL_SPI_Transmit+0x64>
 800bd90:	1dbb      	adds	r3, r7, #6
 800bd92:	881b      	ldrh	r3, [r3, #0]
 800bd94:	2b00      	cmp	r3, #0
 800bd96:	d104      	bne.n	800bda2 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 800bd98:	231f      	movs	r3, #31
 800bd9a:	18fb      	adds	r3, r7, r3
 800bd9c:	2201      	movs	r2, #1
 800bd9e:	701a      	strb	r2, [r3, #0]
    goto error;
 800bda0:	e11c      	b.n	800bfdc <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800bda2:	68fb      	ldr	r3, [r7, #12]
 800bda4:	225d      	movs	r2, #93	@ 0x5d
 800bda6:	2103      	movs	r1, #3
 800bda8:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bdaa:	68fb      	ldr	r3, [r7, #12]
 800bdac:	2200      	movs	r2, #0
 800bdae:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800bdb0:	68fb      	ldr	r3, [r7, #12]
 800bdb2:	68ba      	ldr	r2, [r7, #8]
 800bdb4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800bdb6:	68fb      	ldr	r3, [r7, #12]
 800bdb8:	1dba      	adds	r2, r7, #6
 800bdba:	8812      	ldrh	r2, [r2, #0]
 800bdbc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800bdbe:	68fb      	ldr	r3, [r7, #12]
 800bdc0:	1dba      	adds	r2, r7, #6
 800bdc2:	8812      	ldrh	r2, [r2, #0]
 800bdc4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800bdc6:	68fb      	ldr	r3, [r7, #12]
 800bdc8:	2200      	movs	r2, #0
 800bdca:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800bdcc:	68fb      	ldr	r3, [r7, #12]
 800bdce:	2244      	movs	r2, #68	@ 0x44
 800bdd0:	2100      	movs	r1, #0
 800bdd2:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 800bdd4:	68fb      	ldr	r3, [r7, #12]
 800bdd6:	2246      	movs	r2, #70	@ 0x46
 800bdd8:	2100      	movs	r1, #0
 800bdda:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 800bddc:	68fb      	ldr	r3, [r7, #12]
 800bdde:	2200      	movs	r2, #0
 800bde0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800bde2:	68fb      	ldr	r3, [r7, #12]
 800bde4:	2200      	movs	r2, #0
 800bde6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bde8:	68fb      	ldr	r3, [r7, #12]
 800bdea:	689a      	ldr	r2, [r3, #8]
 800bdec:	2380      	movs	r3, #128	@ 0x80
 800bdee:	021b      	lsls	r3, r3, #8
 800bdf0:	429a      	cmp	r2, r3
 800bdf2:	d110      	bne.n	800be16 <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800bdf4:	68fb      	ldr	r3, [r7, #12]
 800bdf6:	681b      	ldr	r3, [r3, #0]
 800bdf8:	681a      	ldr	r2, [r3, #0]
 800bdfa:	68fb      	ldr	r3, [r7, #12]
 800bdfc:	681b      	ldr	r3, [r3, #0]
 800bdfe:	2140      	movs	r1, #64	@ 0x40
 800be00:	438a      	bics	r2, r1
 800be02:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800be04:	68fb      	ldr	r3, [r7, #12]
 800be06:	681b      	ldr	r3, [r3, #0]
 800be08:	681a      	ldr	r2, [r3, #0]
 800be0a:	68fb      	ldr	r3, [r7, #12]
 800be0c:	681b      	ldr	r3, [r3, #0]
 800be0e:	2180      	movs	r1, #128	@ 0x80
 800be10:	01c9      	lsls	r1, r1, #7
 800be12:	430a      	orrs	r2, r1
 800be14:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800be16:	68fb      	ldr	r3, [r7, #12]
 800be18:	681b      	ldr	r3, [r3, #0]
 800be1a:	681b      	ldr	r3, [r3, #0]
 800be1c:	2240      	movs	r2, #64	@ 0x40
 800be1e:	4013      	ands	r3, r2
 800be20:	2b40      	cmp	r3, #64	@ 0x40
 800be22:	d007      	beq.n	800be34 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800be24:	68fb      	ldr	r3, [r7, #12]
 800be26:	681b      	ldr	r3, [r3, #0]
 800be28:	681a      	ldr	r2, [r3, #0]
 800be2a:	68fb      	ldr	r3, [r7, #12]
 800be2c:	681b      	ldr	r3, [r3, #0]
 800be2e:	2140      	movs	r1, #64	@ 0x40
 800be30:	430a      	orrs	r2, r1
 800be32:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800be34:	68fb      	ldr	r3, [r7, #12]
 800be36:	68da      	ldr	r2, [r3, #12]
 800be38:	23e0      	movs	r3, #224	@ 0xe0
 800be3a:	00db      	lsls	r3, r3, #3
 800be3c:	429a      	cmp	r2, r3
 800be3e:	d952      	bls.n	800bee6 <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800be40:	68fb      	ldr	r3, [r7, #12]
 800be42:	685b      	ldr	r3, [r3, #4]
 800be44:	2b00      	cmp	r3, #0
 800be46:	d004      	beq.n	800be52 <HAL_SPI_Transmit+0x11e>
 800be48:	2316      	movs	r3, #22
 800be4a:	18fb      	adds	r3, r7, r3
 800be4c:	881b      	ldrh	r3, [r3, #0]
 800be4e:	2b01      	cmp	r3, #1
 800be50:	d143      	bne.n	800beda <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800be52:	68fb      	ldr	r3, [r7, #12]
 800be54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be56:	881a      	ldrh	r2, [r3, #0]
 800be58:	68fb      	ldr	r3, [r7, #12]
 800be5a:	681b      	ldr	r3, [r3, #0]
 800be5c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800be5e:	68fb      	ldr	r3, [r7, #12]
 800be60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be62:	1c9a      	adds	r2, r3, #2
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800be68:	68fb      	ldr	r3, [r7, #12]
 800be6a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800be6c:	b29b      	uxth	r3, r3
 800be6e:	3b01      	subs	r3, #1
 800be70:	b29a      	uxth	r2, r3
 800be72:	68fb      	ldr	r3, [r7, #12]
 800be74:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800be76:	e030      	b.n	800beda <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800be78:	68fb      	ldr	r3, [r7, #12]
 800be7a:	681b      	ldr	r3, [r3, #0]
 800be7c:	689b      	ldr	r3, [r3, #8]
 800be7e:	2202      	movs	r2, #2
 800be80:	4013      	ands	r3, r2
 800be82:	2b02      	cmp	r3, #2
 800be84:	d112      	bne.n	800beac <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800be86:	68fb      	ldr	r3, [r7, #12]
 800be88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be8a:	881a      	ldrh	r2, [r3, #0]
 800be8c:	68fb      	ldr	r3, [r7, #12]
 800be8e:	681b      	ldr	r3, [r3, #0]
 800be90:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800be92:	68fb      	ldr	r3, [r7, #12]
 800be94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be96:	1c9a      	adds	r2, r3, #2
 800be98:	68fb      	ldr	r3, [r7, #12]
 800be9a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800be9c:	68fb      	ldr	r3, [r7, #12]
 800be9e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bea0:	b29b      	uxth	r3, r3
 800bea2:	3b01      	subs	r3, #1
 800bea4:	b29a      	uxth	r2, r3
 800bea6:	68fb      	ldr	r3, [r7, #12]
 800bea8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800beaa:	e016      	b.n	800beda <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800beac:	f7fc fe2c 	bl	8008b08 <HAL_GetTick>
 800beb0:	0002      	movs	r2, r0
 800beb2:	69bb      	ldr	r3, [r7, #24]
 800beb4:	1ad3      	subs	r3, r2, r3
 800beb6:	683a      	ldr	r2, [r7, #0]
 800beb8:	429a      	cmp	r2, r3
 800beba:	d802      	bhi.n	800bec2 <HAL_SPI_Transmit+0x18e>
 800bebc:	683b      	ldr	r3, [r7, #0]
 800bebe:	3301      	adds	r3, #1
 800bec0:	d102      	bne.n	800bec8 <HAL_SPI_Transmit+0x194>
 800bec2:	683b      	ldr	r3, [r7, #0]
 800bec4:	2b00      	cmp	r3, #0
 800bec6:	d108      	bne.n	800beda <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 800bec8:	231f      	movs	r3, #31
 800beca:	18fb      	adds	r3, r7, r3
 800becc:	2203      	movs	r2, #3
 800bece:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 800bed0:	68fb      	ldr	r3, [r7, #12]
 800bed2:	225d      	movs	r2, #93	@ 0x5d
 800bed4:	2101      	movs	r1, #1
 800bed6:	5499      	strb	r1, [r3, r2]
          goto error;
 800bed8:	e080      	b.n	800bfdc <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 800beda:	68fb      	ldr	r3, [r7, #12]
 800bedc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bede:	b29b      	uxth	r3, r3
 800bee0:	2b00      	cmp	r3, #0
 800bee2:	d1c9      	bne.n	800be78 <HAL_SPI_Transmit+0x144>
 800bee4:	e053      	b.n	800bf8e <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bee6:	68fb      	ldr	r3, [r7, #12]
 800bee8:	685b      	ldr	r3, [r3, #4]
 800beea:	2b00      	cmp	r3, #0
 800beec:	d004      	beq.n	800bef8 <HAL_SPI_Transmit+0x1c4>
 800beee:	2316      	movs	r3, #22
 800bef0:	18fb      	adds	r3, r7, r3
 800bef2:	881b      	ldrh	r3, [r3, #0]
 800bef4:	2b01      	cmp	r3, #1
 800bef6:	d145      	bne.n	800bf84 <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800bef8:	68fb      	ldr	r3, [r7, #12]
 800befa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800befc:	68fb      	ldr	r3, [r7, #12]
 800befe:	681b      	ldr	r3, [r3, #0]
 800bf00:	330c      	adds	r3, #12
 800bf02:	7812      	ldrb	r2, [r2, #0]
 800bf04:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800bf06:	68fb      	ldr	r3, [r7, #12]
 800bf08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bf0a:	1c5a      	adds	r2, r3, #1
 800bf0c:	68fb      	ldr	r3, [r7, #12]
 800bf0e:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800bf10:	68fb      	ldr	r3, [r7, #12]
 800bf12:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bf14:	b29b      	uxth	r3, r3
 800bf16:	3b01      	subs	r3, #1
 800bf18:	b29a      	uxth	r2, r3
 800bf1a:	68fb      	ldr	r3, [r7, #12]
 800bf1c:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while (hspi->TxXferCount > 0U)
 800bf1e:	e031      	b.n	800bf84 <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800bf20:	68fb      	ldr	r3, [r7, #12]
 800bf22:	681b      	ldr	r3, [r3, #0]
 800bf24:	689b      	ldr	r3, [r3, #8]
 800bf26:	2202      	movs	r2, #2
 800bf28:	4013      	ands	r3, r2
 800bf2a:	2b02      	cmp	r3, #2
 800bf2c:	d113      	bne.n	800bf56 <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800bf2e:	68fb      	ldr	r3, [r7, #12]
 800bf30:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800bf32:	68fb      	ldr	r3, [r7, #12]
 800bf34:	681b      	ldr	r3, [r3, #0]
 800bf36:	330c      	adds	r3, #12
 800bf38:	7812      	ldrb	r2, [r2, #0]
 800bf3a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800bf3c:	68fb      	ldr	r3, [r7, #12]
 800bf3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bf40:	1c5a      	adds	r2, r3, #1
 800bf42:	68fb      	ldr	r3, [r7, #12]
 800bf44:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800bf46:	68fb      	ldr	r3, [r7, #12]
 800bf48:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bf4a:	b29b      	uxth	r3, r3
 800bf4c:	3b01      	subs	r3, #1
 800bf4e:	b29a      	uxth	r2, r3
 800bf50:	68fb      	ldr	r3, [r7, #12]
 800bf52:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800bf54:	e016      	b.n	800bf84 <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bf56:	f7fc fdd7 	bl	8008b08 <HAL_GetTick>
 800bf5a:	0002      	movs	r2, r0
 800bf5c:	69bb      	ldr	r3, [r7, #24]
 800bf5e:	1ad3      	subs	r3, r2, r3
 800bf60:	683a      	ldr	r2, [r7, #0]
 800bf62:	429a      	cmp	r2, r3
 800bf64:	d802      	bhi.n	800bf6c <HAL_SPI_Transmit+0x238>
 800bf66:	683b      	ldr	r3, [r7, #0]
 800bf68:	3301      	adds	r3, #1
 800bf6a:	d102      	bne.n	800bf72 <HAL_SPI_Transmit+0x23e>
 800bf6c:	683b      	ldr	r3, [r7, #0]
 800bf6e:	2b00      	cmp	r3, #0
 800bf70:	d108      	bne.n	800bf84 <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 800bf72:	231f      	movs	r3, #31
 800bf74:	18fb      	adds	r3, r7, r3
 800bf76:	2203      	movs	r2, #3
 800bf78:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 800bf7a:	68fb      	ldr	r3, [r7, #12]
 800bf7c:	225d      	movs	r2, #93	@ 0x5d
 800bf7e:	2101      	movs	r1, #1
 800bf80:	5499      	strb	r1, [r3, r2]
          goto error;
 800bf82:	e02b      	b.n	800bfdc <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 800bf84:	68fb      	ldr	r3, [r7, #12]
 800bf86:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bf88:	b29b      	uxth	r3, r3
 800bf8a:	2b00      	cmp	r3, #0
 800bf8c:	d1c8      	bne.n	800bf20 <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800bf8e:	69ba      	ldr	r2, [r7, #24]
 800bf90:	6839      	ldr	r1, [r7, #0]
 800bf92:	68fb      	ldr	r3, [r7, #12]
 800bf94:	0018      	movs	r0, r3
 800bf96:	f000 f95d 	bl	800c254 <SPI_EndRxTxTransaction>
 800bf9a:	1e03      	subs	r3, r0, #0
 800bf9c:	d002      	beq.n	800bfa4 <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800bf9e:	68fb      	ldr	r3, [r7, #12]
 800bfa0:	2220      	movs	r2, #32
 800bfa2:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800bfa4:	68fb      	ldr	r3, [r7, #12]
 800bfa6:	689b      	ldr	r3, [r3, #8]
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	d10a      	bne.n	800bfc2 <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bfac:	2300      	movs	r3, #0
 800bfae:	613b      	str	r3, [r7, #16]
 800bfb0:	68fb      	ldr	r3, [r7, #12]
 800bfb2:	681b      	ldr	r3, [r3, #0]
 800bfb4:	68db      	ldr	r3, [r3, #12]
 800bfb6:	613b      	str	r3, [r7, #16]
 800bfb8:	68fb      	ldr	r3, [r7, #12]
 800bfba:	681b      	ldr	r3, [r3, #0]
 800bfbc:	689b      	ldr	r3, [r3, #8]
 800bfbe:	613b      	str	r3, [r7, #16]
 800bfc0:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bfc2:	68fb      	ldr	r3, [r7, #12]
 800bfc4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bfc6:	2b00      	cmp	r3, #0
 800bfc8:	d004      	beq.n	800bfd4 <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 800bfca:	231f      	movs	r3, #31
 800bfcc:	18fb      	adds	r3, r7, r3
 800bfce:	2201      	movs	r2, #1
 800bfd0:	701a      	strb	r2, [r3, #0]
 800bfd2:	e003      	b.n	800bfdc <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800bfd4:	68fb      	ldr	r3, [r7, #12]
 800bfd6:	225d      	movs	r2, #93	@ 0x5d
 800bfd8:	2101      	movs	r1, #1
 800bfda:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800bfdc:	68fb      	ldr	r3, [r7, #12]
 800bfde:	225c      	movs	r2, #92	@ 0x5c
 800bfe0:	2100      	movs	r1, #0
 800bfe2:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800bfe4:	231f      	movs	r3, #31
 800bfe6:	18fb      	adds	r3, r7, r3
 800bfe8:	781b      	ldrb	r3, [r3, #0]
}
 800bfea:	0018      	movs	r0, r3
 800bfec:	46bd      	mov	sp, r7
 800bfee:	b008      	add	sp, #32
 800bff0:	bd80      	pop	{r7, pc}
	...

0800bff4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800bff4:	b580      	push	{r7, lr}
 800bff6:	b088      	sub	sp, #32
 800bff8:	af00      	add	r7, sp, #0
 800bffa:	60f8      	str	r0, [r7, #12]
 800bffc:	60b9      	str	r1, [r7, #8]
 800bffe:	603b      	str	r3, [r7, #0]
 800c000:	1dfb      	adds	r3, r7, #7
 800c002:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800c004:	f7fc fd80 	bl	8008b08 <HAL_GetTick>
 800c008:	0002      	movs	r2, r0
 800c00a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c00c:	1a9b      	subs	r3, r3, r2
 800c00e:	683a      	ldr	r2, [r7, #0]
 800c010:	18d3      	adds	r3, r2, r3
 800c012:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800c014:	f7fc fd78 	bl	8008b08 <HAL_GetTick>
 800c018:	0003      	movs	r3, r0
 800c01a:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800c01c:	4b3a      	ldr	r3, [pc, #232]	@ (800c108 <SPI_WaitFlagStateUntilTimeout+0x114>)
 800c01e:	681b      	ldr	r3, [r3, #0]
 800c020:	015b      	lsls	r3, r3, #5
 800c022:	0d1b      	lsrs	r3, r3, #20
 800c024:	69fa      	ldr	r2, [r7, #28]
 800c026:	4353      	muls	r3, r2
 800c028:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c02a:	e058      	b.n	800c0de <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 800c02c:	683b      	ldr	r3, [r7, #0]
 800c02e:	3301      	adds	r3, #1
 800c030:	d055      	beq.n	800c0de <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800c032:	f7fc fd69 	bl	8008b08 <HAL_GetTick>
 800c036:	0002      	movs	r2, r0
 800c038:	69bb      	ldr	r3, [r7, #24]
 800c03a:	1ad3      	subs	r3, r2, r3
 800c03c:	69fa      	ldr	r2, [r7, #28]
 800c03e:	429a      	cmp	r2, r3
 800c040:	d902      	bls.n	800c048 <SPI_WaitFlagStateUntilTimeout+0x54>
 800c042:	69fb      	ldr	r3, [r7, #28]
 800c044:	2b00      	cmp	r3, #0
 800c046:	d142      	bne.n	800c0ce <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c048:	68fb      	ldr	r3, [r7, #12]
 800c04a:	681b      	ldr	r3, [r3, #0]
 800c04c:	685a      	ldr	r2, [r3, #4]
 800c04e:	68fb      	ldr	r3, [r7, #12]
 800c050:	681b      	ldr	r3, [r3, #0]
 800c052:	21e0      	movs	r1, #224	@ 0xe0
 800c054:	438a      	bics	r2, r1
 800c056:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c058:	68fb      	ldr	r3, [r7, #12]
 800c05a:	685a      	ldr	r2, [r3, #4]
 800c05c:	2382      	movs	r3, #130	@ 0x82
 800c05e:	005b      	lsls	r3, r3, #1
 800c060:	429a      	cmp	r2, r3
 800c062:	d113      	bne.n	800c08c <SPI_WaitFlagStateUntilTimeout+0x98>
 800c064:	68fb      	ldr	r3, [r7, #12]
 800c066:	689a      	ldr	r2, [r3, #8]
 800c068:	2380      	movs	r3, #128	@ 0x80
 800c06a:	021b      	lsls	r3, r3, #8
 800c06c:	429a      	cmp	r2, r3
 800c06e:	d005      	beq.n	800c07c <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c070:	68fb      	ldr	r3, [r7, #12]
 800c072:	689a      	ldr	r2, [r3, #8]
 800c074:	2380      	movs	r3, #128	@ 0x80
 800c076:	00db      	lsls	r3, r3, #3
 800c078:	429a      	cmp	r2, r3
 800c07a:	d107      	bne.n	800c08c <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c07c:	68fb      	ldr	r3, [r7, #12]
 800c07e:	681b      	ldr	r3, [r3, #0]
 800c080:	681a      	ldr	r2, [r3, #0]
 800c082:	68fb      	ldr	r3, [r7, #12]
 800c084:	681b      	ldr	r3, [r3, #0]
 800c086:	2140      	movs	r1, #64	@ 0x40
 800c088:	438a      	bics	r2, r1
 800c08a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800c090:	2380      	movs	r3, #128	@ 0x80
 800c092:	019b      	lsls	r3, r3, #6
 800c094:	429a      	cmp	r2, r3
 800c096:	d110      	bne.n	800c0ba <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 800c098:	68fb      	ldr	r3, [r7, #12]
 800c09a:	681b      	ldr	r3, [r3, #0]
 800c09c:	681a      	ldr	r2, [r3, #0]
 800c09e:	68fb      	ldr	r3, [r7, #12]
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	491a      	ldr	r1, [pc, #104]	@ (800c10c <SPI_WaitFlagStateUntilTimeout+0x118>)
 800c0a4:	400a      	ands	r2, r1
 800c0a6:	601a      	str	r2, [r3, #0]
 800c0a8:	68fb      	ldr	r3, [r7, #12]
 800c0aa:	681b      	ldr	r3, [r3, #0]
 800c0ac:	681a      	ldr	r2, [r3, #0]
 800c0ae:	68fb      	ldr	r3, [r7, #12]
 800c0b0:	681b      	ldr	r3, [r3, #0]
 800c0b2:	2180      	movs	r1, #128	@ 0x80
 800c0b4:	0189      	lsls	r1, r1, #6
 800c0b6:	430a      	orrs	r2, r1
 800c0b8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c0ba:	68fb      	ldr	r3, [r7, #12]
 800c0bc:	225d      	movs	r2, #93	@ 0x5d
 800c0be:	2101      	movs	r1, #1
 800c0c0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c0c2:	68fb      	ldr	r3, [r7, #12]
 800c0c4:	225c      	movs	r2, #92	@ 0x5c
 800c0c6:	2100      	movs	r1, #0
 800c0c8:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800c0ca:	2303      	movs	r3, #3
 800c0cc:	e017      	b.n	800c0fe <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800c0ce:	697b      	ldr	r3, [r7, #20]
 800c0d0:	2b00      	cmp	r3, #0
 800c0d2:	d101      	bne.n	800c0d8 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 800c0d4:	2300      	movs	r3, #0
 800c0d6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800c0d8:	697b      	ldr	r3, [r7, #20]
 800c0da:	3b01      	subs	r3, #1
 800c0dc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c0de:	68fb      	ldr	r3, [r7, #12]
 800c0e0:	681b      	ldr	r3, [r3, #0]
 800c0e2:	689b      	ldr	r3, [r3, #8]
 800c0e4:	68ba      	ldr	r2, [r7, #8]
 800c0e6:	4013      	ands	r3, r2
 800c0e8:	68ba      	ldr	r2, [r7, #8]
 800c0ea:	1ad3      	subs	r3, r2, r3
 800c0ec:	425a      	negs	r2, r3
 800c0ee:	4153      	adcs	r3, r2
 800c0f0:	b2db      	uxtb	r3, r3
 800c0f2:	001a      	movs	r2, r3
 800c0f4:	1dfb      	adds	r3, r7, #7
 800c0f6:	781b      	ldrb	r3, [r3, #0]
 800c0f8:	429a      	cmp	r2, r3
 800c0fa:	d197      	bne.n	800c02c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800c0fc:	2300      	movs	r3, #0
}
 800c0fe:	0018      	movs	r0, r3
 800c100:	46bd      	mov	sp, r7
 800c102:	b008      	add	sp, #32
 800c104:	bd80      	pop	{r7, pc}
 800c106:	46c0      	nop			@ (mov r8, r8)
 800c108:	20004e38 	.word	0x20004e38
 800c10c:	ffffdfff 	.word	0xffffdfff

0800c110 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c110:	b580      	push	{r7, lr}
 800c112:	b08a      	sub	sp, #40	@ 0x28
 800c114:	af00      	add	r7, sp, #0
 800c116:	60f8      	str	r0, [r7, #12]
 800c118:	60b9      	str	r1, [r7, #8]
 800c11a:	607a      	str	r2, [r7, #4]
 800c11c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800c11e:	2317      	movs	r3, #23
 800c120:	18fb      	adds	r3, r7, r3
 800c122:	2200      	movs	r2, #0
 800c124:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800c126:	f7fc fcef 	bl	8008b08 <HAL_GetTick>
 800c12a:	0002      	movs	r2, r0
 800c12c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c12e:	1a9b      	subs	r3, r3, r2
 800c130:	683a      	ldr	r2, [r7, #0]
 800c132:	18d3      	adds	r3, r2, r3
 800c134:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800c136:	f7fc fce7 	bl	8008b08 <HAL_GetTick>
 800c13a:	0003      	movs	r3, r0
 800c13c:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800c13e:	68fb      	ldr	r3, [r7, #12]
 800c140:	681b      	ldr	r3, [r3, #0]
 800c142:	330c      	adds	r3, #12
 800c144:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800c146:	4b41      	ldr	r3, [pc, #260]	@ (800c24c <SPI_WaitFifoStateUntilTimeout+0x13c>)
 800c148:	681a      	ldr	r2, [r3, #0]
 800c14a:	0013      	movs	r3, r2
 800c14c:	009b      	lsls	r3, r3, #2
 800c14e:	189b      	adds	r3, r3, r2
 800c150:	00da      	lsls	r2, r3, #3
 800c152:	1ad3      	subs	r3, r2, r3
 800c154:	0d1b      	lsrs	r3, r3, #20
 800c156:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c158:	4353      	muls	r3, r2
 800c15a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800c15c:	e068      	b.n	800c230 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800c15e:	68ba      	ldr	r2, [r7, #8]
 800c160:	23c0      	movs	r3, #192	@ 0xc0
 800c162:	00db      	lsls	r3, r3, #3
 800c164:	429a      	cmp	r2, r3
 800c166:	d10a      	bne.n	800c17e <SPI_WaitFifoStateUntilTimeout+0x6e>
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	2b00      	cmp	r3, #0
 800c16c:	d107      	bne.n	800c17e <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800c16e:	69fb      	ldr	r3, [r7, #28]
 800c170:	781b      	ldrb	r3, [r3, #0]
 800c172:	b2da      	uxtb	r2, r3
 800c174:	2117      	movs	r1, #23
 800c176:	187b      	adds	r3, r7, r1
 800c178:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800c17a:	187b      	adds	r3, r7, r1
 800c17c:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800c17e:	683b      	ldr	r3, [r7, #0]
 800c180:	3301      	adds	r3, #1
 800c182:	d055      	beq.n	800c230 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800c184:	f7fc fcc0 	bl	8008b08 <HAL_GetTick>
 800c188:	0002      	movs	r2, r0
 800c18a:	6a3b      	ldr	r3, [r7, #32]
 800c18c:	1ad3      	subs	r3, r2, r3
 800c18e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c190:	429a      	cmp	r2, r3
 800c192:	d902      	bls.n	800c19a <SPI_WaitFifoStateUntilTimeout+0x8a>
 800c194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c196:	2b00      	cmp	r3, #0
 800c198:	d142      	bne.n	800c220 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c19a:	68fb      	ldr	r3, [r7, #12]
 800c19c:	681b      	ldr	r3, [r3, #0]
 800c19e:	685a      	ldr	r2, [r3, #4]
 800c1a0:	68fb      	ldr	r3, [r7, #12]
 800c1a2:	681b      	ldr	r3, [r3, #0]
 800c1a4:	21e0      	movs	r1, #224	@ 0xe0
 800c1a6:	438a      	bics	r2, r1
 800c1a8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c1aa:	68fb      	ldr	r3, [r7, #12]
 800c1ac:	685a      	ldr	r2, [r3, #4]
 800c1ae:	2382      	movs	r3, #130	@ 0x82
 800c1b0:	005b      	lsls	r3, r3, #1
 800c1b2:	429a      	cmp	r2, r3
 800c1b4:	d113      	bne.n	800c1de <SPI_WaitFifoStateUntilTimeout+0xce>
 800c1b6:	68fb      	ldr	r3, [r7, #12]
 800c1b8:	689a      	ldr	r2, [r3, #8]
 800c1ba:	2380      	movs	r3, #128	@ 0x80
 800c1bc:	021b      	lsls	r3, r3, #8
 800c1be:	429a      	cmp	r2, r3
 800c1c0:	d005      	beq.n	800c1ce <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c1c2:	68fb      	ldr	r3, [r7, #12]
 800c1c4:	689a      	ldr	r2, [r3, #8]
 800c1c6:	2380      	movs	r3, #128	@ 0x80
 800c1c8:	00db      	lsls	r3, r3, #3
 800c1ca:	429a      	cmp	r2, r3
 800c1cc:	d107      	bne.n	800c1de <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c1ce:	68fb      	ldr	r3, [r7, #12]
 800c1d0:	681b      	ldr	r3, [r3, #0]
 800c1d2:	681a      	ldr	r2, [r3, #0]
 800c1d4:	68fb      	ldr	r3, [r7, #12]
 800c1d6:	681b      	ldr	r3, [r3, #0]
 800c1d8:	2140      	movs	r1, #64	@ 0x40
 800c1da:	438a      	bics	r2, r1
 800c1dc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c1de:	68fb      	ldr	r3, [r7, #12]
 800c1e0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800c1e2:	2380      	movs	r3, #128	@ 0x80
 800c1e4:	019b      	lsls	r3, r3, #6
 800c1e6:	429a      	cmp	r2, r3
 800c1e8:	d110      	bne.n	800c20c <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 800c1ea:	68fb      	ldr	r3, [r7, #12]
 800c1ec:	681b      	ldr	r3, [r3, #0]
 800c1ee:	681a      	ldr	r2, [r3, #0]
 800c1f0:	68fb      	ldr	r3, [r7, #12]
 800c1f2:	681b      	ldr	r3, [r3, #0]
 800c1f4:	4916      	ldr	r1, [pc, #88]	@ (800c250 <SPI_WaitFifoStateUntilTimeout+0x140>)
 800c1f6:	400a      	ands	r2, r1
 800c1f8:	601a      	str	r2, [r3, #0]
 800c1fa:	68fb      	ldr	r3, [r7, #12]
 800c1fc:	681b      	ldr	r3, [r3, #0]
 800c1fe:	681a      	ldr	r2, [r3, #0]
 800c200:	68fb      	ldr	r3, [r7, #12]
 800c202:	681b      	ldr	r3, [r3, #0]
 800c204:	2180      	movs	r1, #128	@ 0x80
 800c206:	0189      	lsls	r1, r1, #6
 800c208:	430a      	orrs	r2, r1
 800c20a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c20c:	68fb      	ldr	r3, [r7, #12]
 800c20e:	225d      	movs	r2, #93	@ 0x5d
 800c210:	2101      	movs	r1, #1
 800c212:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c214:	68fb      	ldr	r3, [r7, #12]
 800c216:	225c      	movs	r2, #92	@ 0x5c
 800c218:	2100      	movs	r1, #0
 800c21a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800c21c:	2303      	movs	r3, #3
 800c21e:	e010      	b.n	800c242 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800c220:	69bb      	ldr	r3, [r7, #24]
 800c222:	2b00      	cmp	r3, #0
 800c224:	d101      	bne.n	800c22a <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 800c226:	2300      	movs	r3, #0
 800c228:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800c22a:	69bb      	ldr	r3, [r7, #24]
 800c22c:	3b01      	subs	r3, #1
 800c22e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800c230:	68fb      	ldr	r3, [r7, #12]
 800c232:	681b      	ldr	r3, [r3, #0]
 800c234:	689b      	ldr	r3, [r3, #8]
 800c236:	68ba      	ldr	r2, [r7, #8]
 800c238:	4013      	ands	r3, r2
 800c23a:	687a      	ldr	r2, [r7, #4]
 800c23c:	429a      	cmp	r2, r3
 800c23e:	d18e      	bne.n	800c15e <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 800c240:	2300      	movs	r3, #0
}
 800c242:	0018      	movs	r0, r3
 800c244:	46bd      	mov	sp, r7
 800c246:	b00a      	add	sp, #40	@ 0x28
 800c248:	bd80      	pop	{r7, pc}
 800c24a:	46c0      	nop			@ (mov r8, r8)
 800c24c:	20004e38 	.word	0x20004e38
 800c250:	ffffdfff 	.word	0xffffdfff

0800c254 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800c254:	b580      	push	{r7, lr}
 800c256:	b086      	sub	sp, #24
 800c258:	af02      	add	r7, sp, #8
 800c25a:	60f8      	str	r0, [r7, #12]
 800c25c:	60b9      	str	r1, [r7, #8]
 800c25e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800c260:	68ba      	ldr	r2, [r7, #8]
 800c262:	23c0      	movs	r3, #192	@ 0xc0
 800c264:	0159      	lsls	r1, r3, #5
 800c266:	68f8      	ldr	r0, [r7, #12]
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	9300      	str	r3, [sp, #0]
 800c26c:	0013      	movs	r3, r2
 800c26e:	2200      	movs	r2, #0
 800c270:	f7ff ff4e 	bl	800c110 <SPI_WaitFifoStateUntilTimeout>
 800c274:	1e03      	subs	r3, r0, #0
 800c276:	d007      	beq.n	800c288 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c278:	68fb      	ldr	r3, [r7, #12]
 800c27a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c27c:	2220      	movs	r2, #32
 800c27e:	431a      	orrs	r2, r3
 800c280:	68fb      	ldr	r3, [r7, #12]
 800c282:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800c284:	2303      	movs	r3, #3
 800c286:	e027      	b.n	800c2d8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c288:	68ba      	ldr	r2, [r7, #8]
 800c28a:	68f8      	ldr	r0, [r7, #12]
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	9300      	str	r3, [sp, #0]
 800c290:	0013      	movs	r3, r2
 800c292:	2200      	movs	r2, #0
 800c294:	2180      	movs	r1, #128	@ 0x80
 800c296:	f7ff fead 	bl	800bff4 <SPI_WaitFlagStateUntilTimeout>
 800c29a:	1e03      	subs	r3, r0, #0
 800c29c:	d007      	beq.n	800c2ae <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c29e:	68fb      	ldr	r3, [r7, #12]
 800c2a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c2a2:	2220      	movs	r2, #32
 800c2a4:	431a      	orrs	r2, r3
 800c2a6:	68fb      	ldr	r3, [r7, #12]
 800c2a8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800c2aa:	2303      	movs	r3, #3
 800c2ac:	e014      	b.n	800c2d8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800c2ae:	68ba      	ldr	r2, [r7, #8]
 800c2b0:	23c0      	movs	r3, #192	@ 0xc0
 800c2b2:	00d9      	lsls	r1, r3, #3
 800c2b4:	68f8      	ldr	r0, [r7, #12]
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	9300      	str	r3, [sp, #0]
 800c2ba:	0013      	movs	r3, r2
 800c2bc:	2200      	movs	r2, #0
 800c2be:	f7ff ff27 	bl	800c110 <SPI_WaitFifoStateUntilTimeout>
 800c2c2:	1e03      	subs	r3, r0, #0
 800c2c4:	d007      	beq.n	800c2d6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c2c6:	68fb      	ldr	r3, [r7, #12]
 800c2c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c2ca:	2220      	movs	r2, #32
 800c2cc:	431a      	orrs	r2, r3
 800c2ce:	68fb      	ldr	r3, [r7, #12]
 800c2d0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800c2d2:	2303      	movs	r3, #3
 800c2d4:	e000      	b.n	800c2d8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800c2d6:	2300      	movs	r3, #0
}
 800c2d8:	0018      	movs	r0, r3
 800c2da:	46bd      	mov	sp, r7
 800c2dc:	b004      	add	sp, #16
 800c2de:	bd80      	pop	{r7, pc}

0800c2e0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800c2e0:	b580      	push	{r7, lr}
 800c2e2:	b082      	sub	sp, #8
 800c2e4:	af00      	add	r7, sp, #0
 800c2e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	2b00      	cmp	r3, #0
 800c2ec:	d101      	bne.n	800c2f2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c2ee:	2301      	movs	r3, #1
 800c2f0:	e04a      	b.n	800c388 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	223d      	movs	r2, #61	@ 0x3d
 800c2f6:	5c9b      	ldrb	r3, [r3, r2]
 800c2f8:	b2db      	uxtb	r3, r3
 800c2fa:	2b00      	cmp	r3, #0
 800c2fc:	d107      	bne.n	800c30e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	223c      	movs	r2, #60	@ 0x3c
 800c302:	2100      	movs	r1, #0
 800c304:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	0018      	movs	r0, r3
 800c30a:	f7fb fbff 	bl	8007b0c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	223d      	movs	r2, #61	@ 0x3d
 800c312:	2102      	movs	r1, #2
 800c314:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	681a      	ldr	r2, [r3, #0]
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	3304      	adds	r3, #4
 800c31e:	0019      	movs	r1, r3
 800c320:	0010      	movs	r0, r2
 800c322:	f000 fb11 	bl	800c948 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	2248      	movs	r2, #72	@ 0x48
 800c32a:	2101      	movs	r1, #1
 800c32c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	223e      	movs	r2, #62	@ 0x3e
 800c332:	2101      	movs	r1, #1
 800c334:	5499      	strb	r1, [r3, r2]
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	223f      	movs	r2, #63	@ 0x3f
 800c33a:	2101      	movs	r1, #1
 800c33c:	5499      	strb	r1, [r3, r2]
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	2240      	movs	r2, #64	@ 0x40
 800c342:	2101      	movs	r1, #1
 800c344:	5499      	strb	r1, [r3, r2]
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	2241      	movs	r2, #65	@ 0x41
 800c34a:	2101      	movs	r1, #1
 800c34c:	5499      	strb	r1, [r3, r2]
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	2242      	movs	r2, #66	@ 0x42
 800c352:	2101      	movs	r1, #1
 800c354:	5499      	strb	r1, [r3, r2]
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	2243      	movs	r2, #67	@ 0x43
 800c35a:	2101      	movs	r1, #1
 800c35c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	2244      	movs	r2, #68	@ 0x44
 800c362:	2101      	movs	r1, #1
 800c364:	5499      	strb	r1, [r3, r2]
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	2245      	movs	r2, #69	@ 0x45
 800c36a:	2101      	movs	r1, #1
 800c36c:	5499      	strb	r1, [r3, r2]
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	2246      	movs	r2, #70	@ 0x46
 800c372:	2101      	movs	r1, #1
 800c374:	5499      	strb	r1, [r3, r2]
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	2247      	movs	r2, #71	@ 0x47
 800c37a:	2101      	movs	r1, #1
 800c37c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	223d      	movs	r2, #61	@ 0x3d
 800c382:	2101      	movs	r1, #1
 800c384:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800c386:	2300      	movs	r3, #0
}
 800c388:	0018      	movs	r0, r3
 800c38a:	46bd      	mov	sp, r7
 800c38c:	b002      	add	sp, #8
 800c38e:	bd80      	pop	{r7, pc}

0800c390 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800c390:	b580      	push	{r7, lr}
 800c392:	b082      	sub	sp, #8
 800c394:	af00      	add	r7, sp, #0
 800c396:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	d101      	bne.n	800c3a2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800c39e:	2301      	movs	r3, #1
 800c3a0:	e04a      	b.n	800c438 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	223d      	movs	r2, #61	@ 0x3d
 800c3a6:	5c9b      	ldrb	r3, [r3, r2]
 800c3a8:	b2db      	uxtb	r3, r3
 800c3aa:	2b00      	cmp	r3, #0
 800c3ac:	d107      	bne.n	800c3be <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	223c      	movs	r2, #60	@ 0x3c
 800c3b2:	2100      	movs	r1, #0
 800c3b4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	0018      	movs	r0, r3
 800c3ba:	f000 f841 	bl	800c440 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	223d      	movs	r2, #61	@ 0x3d
 800c3c2:	2102      	movs	r1, #2
 800c3c4:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	681a      	ldr	r2, [r3, #0]
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	3304      	adds	r3, #4
 800c3ce:	0019      	movs	r1, r3
 800c3d0:	0010      	movs	r0, r2
 800c3d2:	f000 fab9 	bl	800c948 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c3d6:	687b      	ldr	r3, [r7, #4]
 800c3d8:	2248      	movs	r2, #72	@ 0x48
 800c3da:	2101      	movs	r1, #1
 800c3dc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	223e      	movs	r2, #62	@ 0x3e
 800c3e2:	2101      	movs	r1, #1
 800c3e4:	5499      	strb	r1, [r3, r2]
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	223f      	movs	r2, #63	@ 0x3f
 800c3ea:	2101      	movs	r1, #1
 800c3ec:	5499      	strb	r1, [r3, r2]
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	2240      	movs	r2, #64	@ 0x40
 800c3f2:	2101      	movs	r1, #1
 800c3f4:	5499      	strb	r1, [r3, r2]
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	2241      	movs	r2, #65	@ 0x41
 800c3fa:	2101      	movs	r1, #1
 800c3fc:	5499      	strb	r1, [r3, r2]
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	2242      	movs	r2, #66	@ 0x42
 800c402:	2101      	movs	r1, #1
 800c404:	5499      	strb	r1, [r3, r2]
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	2243      	movs	r2, #67	@ 0x43
 800c40a:	2101      	movs	r1, #1
 800c40c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	2244      	movs	r2, #68	@ 0x44
 800c412:	2101      	movs	r1, #1
 800c414:	5499      	strb	r1, [r3, r2]
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	2245      	movs	r2, #69	@ 0x45
 800c41a:	2101      	movs	r1, #1
 800c41c:	5499      	strb	r1, [r3, r2]
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	2246      	movs	r2, #70	@ 0x46
 800c422:	2101      	movs	r1, #1
 800c424:	5499      	strb	r1, [r3, r2]
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	2247      	movs	r2, #71	@ 0x47
 800c42a:	2101      	movs	r1, #1
 800c42c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	223d      	movs	r2, #61	@ 0x3d
 800c432:	2101      	movs	r1, #1
 800c434:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800c436:	2300      	movs	r3, #0
}
 800c438:	0018      	movs	r0, r3
 800c43a:	46bd      	mov	sp, r7
 800c43c:	b002      	add	sp, #8
 800c43e:	bd80      	pop	{r7, pc}

0800c440 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800c440:	b580      	push	{r7, lr}
 800c442:	b082      	sub	sp, #8
 800c444:	af00      	add	r7, sp, #0
 800c446:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800c448:	46c0      	nop			@ (mov r8, r8)
 800c44a:	46bd      	mov	sp, r7
 800c44c:	b002      	add	sp, #8
 800c44e:	bd80      	pop	{r7, pc}

0800c450 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c450:	b580      	push	{r7, lr}
 800c452:	b084      	sub	sp, #16
 800c454:	af00      	add	r7, sp, #0
 800c456:	6078      	str	r0, [r7, #4]
 800c458:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800c45a:	683b      	ldr	r3, [r7, #0]
 800c45c:	2b00      	cmp	r3, #0
 800c45e:	d108      	bne.n	800c472 <HAL_TIM_PWM_Start+0x22>
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	223e      	movs	r2, #62	@ 0x3e
 800c464:	5c9b      	ldrb	r3, [r3, r2]
 800c466:	b2db      	uxtb	r3, r3
 800c468:	3b01      	subs	r3, #1
 800c46a:	1e5a      	subs	r2, r3, #1
 800c46c:	4193      	sbcs	r3, r2
 800c46e:	b2db      	uxtb	r3, r3
 800c470:	e037      	b.n	800c4e2 <HAL_TIM_PWM_Start+0x92>
 800c472:	683b      	ldr	r3, [r7, #0]
 800c474:	2b04      	cmp	r3, #4
 800c476:	d108      	bne.n	800c48a <HAL_TIM_PWM_Start+0x3a>
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	223f      	movs	r2, #63	@ 0x3f
 800c47c:	5c9b      	ldrb	r3, [r3, r2]
 800c47e:	b2db      	uxtb	r3, r3
 800c480:	3b01      	subs	r3, #1
 800c482:	1e5a      	subs	r2, r3, #1
 800c484:	4193      	sbcs	r3, r2
 800c486:	b2db      	uxtb	r3, r3
 800c488:	e02b      	b.n	800c4e2 <HAL_TIM_PWM_Start+0x92>
 800c48a:	683b      	ldr	r3, [r7, #0]
 800c48c:	2b08      	cmp	r3, #8
 800c48e:	d108      	bne.n	800c4a2 <HAL_TIM_PWM_Start+0x52>
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	2240      	movs	r2, #64	@ 0x40
 800c494:	5c9b      	ldrb	r3, [r3, r2]
 800c496:	b2db      	uxtb	r3, r3
 800c498:	3b01      	subs	r3, #1
 800c49a:	1e5a      	subs	r2, r3, #1
 800c49c:	4193      	sbcs	r3, r2
 800c49e:	b2db      	uxtb	r3, r3
 800c4a0:	e01f      	b.n	800c4e2 <HAL_TIM_PWM_Start+0x92>
 800c4a2:	683b      	ldr	r3, [r7, #0]
 800c4a4:	2b0c      	cmp	r3, #12
 800c4a6:	d108      	bne.n	800c4ba <HAL_TIM_PWM_Start+0x6a>
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	2241      	movs	r2, #65	@ 0x41
 800c4ac:	5c9b      	ldrb	r3, [r3, r2]
 800c4ae:	b2db      	uxtb	r3, r3
 800c4b0:	3b01      	subs	r3, #1
 800c4b2:	1e5a      	subs	r2, r3, #1
 800c4b4:	4193      	sbcs	r3, r2
 800c4b6:	b2db      	uxtb	r3, r3
 800c4b8:	e013      	b.n	800c4e2 <HAL_TIM_PWM_Start+0x92>
 800c4ba:	683b      	ldr	r3, [r7, #0]
 800c4bc:	2b10      	cmp	r3, #16
 800c4be:	d108      	bne.n	800c4d2 <HAL_TIM_PWM_Start+0x82>
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	2242      	movs	r2, #66	@ 0x42
 800c4c4:	5c9b      	ldrb	r3, [r3, r2]
 800c4c6:	b2db      	uxtb	r3, r3
 800c4c8:	3b01      	subs	r3, #1
 800c4ca:	1e5a      	subs	r2, r3, #1
 800c4cc:	4193      	sbcs	r3, r2
 800c4ce:	b2db      	uxtb	r3, r3
 800c4d0:	e007      	b.n	800c4e2 <HAL_TIM_PWM_Start+0x92>
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	2243      	movs	r2, #67	@ 0x43
 800c4d6:	5c9b      	ldrb	r3, [r3, r2]
 800c4d8:	b2db      	uxtb	r3, r3
 800c4da:	3b01      	subs	r3, #1
 800c4dc:	1e5a      	subs	r2, r3, #1
 800c4de:	4193      	sbcs	r3, r2
 800c4e0:	b2db      	uxtb	r3, r3
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	d001      	beq.n	800c4ea <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 800c4e6:	2301      	movs	r3, #1
 800c4e8:	e090      	b.n	800c60c <HAL_TIM_PWM_Start+0x1bc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c4ea:	683b      	ldr	r3, [r7, #0]
 800c4ec:	2b00      	cmp	r3, #0
 800c4ee:	d104      	bne.n	800c4fa <HAL_TIM_PWM_Start+0xaa>
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	223e      	movs	r2, #62	@ 0x3e
 800c4f4:	2102      	movs	r1, #2
 800c4f6:	5499      	strb	r1, [r3, r2]
 800c4f8:	e023      	b.n	800c542 <HAL_TIM_PWM_Start+0xf2>
 800c4fa:	683b      	ldr	r3, [r7, #0]
 800c4fc:	2b04      	cmp	r3, #4
 800c4fe:	d104      	bne.n	800c50a <HAL_TIM_PWM_Start+0xba>
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	223f      	movs	r2, #63	@ 0x3f
 800c504:	2102      	movs	r1, #2
 800c506:	5499      	strb	r1, [r3, r2]
 800c508:	e01b      	b.n	800c542 <HAL_TIM_PWM_Start+0xf2>
 800c50a:	683b      	ldr	r3, [r7, #0]
 800c50c:	2b08      	cmp	r3, #8
 800c50e:	d104      	bne.n	800c51a <HAL_TIM_PWM_Start+0xca>
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	2240      	movs	r2, #64	@ 0x40
 800c514:	2102      	movs	r1, #2
 800c516:	5499      	strb	r1, [r3, r2]
 800c518:	e013      	b.n	800c542 <HAL_TIM_PWM_Start+0xf2>
 800c51a:	683b      	ldr	r3, [r7, #0]
 800c51c:	2b0c      	cmp	r3, #12
 800c51e:	d104      	bne.n	800c52a <HAL_TIM_PWM_Start+0xda>
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	2241      	movs	r2, #65	@ 0x41
 800c524:	2102      	movs	r1, #2
 800c526:	5499      	strb	r1, [r3, r2]
 800c528:	e00b      	b.n	800c542 <HAL_TIM_PWM_Start+0xf2>
 800c52a:	683b      	ldr	r3, [r7, #0]
 800c52c:	2b10      	cmp	r3, #16
 800c52e:	d104      	bne.n	800c53a <HAL_TIM_PWM_Start+0xea>
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	2242      	movs	r2, #66	@ 0x42
 800c534:	2102      	movs	r1, #2
 800c536:	5499      	strb	r1, [r3, r2]
 800c538:	e003      	b.n	800c542 <HAL_TIM_PWM_Start+0xf2>
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	2243      	movs	r2, #67	@ 0x43
 800c53e:	2102      	movs	r1, #2
 800c540:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	681b      	ldr	r3, [r3, #0]
 800c546:	6839      	ldr	r1, [r7, #0]
 800c548:	2201      	movs	r2, #1
 800c54a:	0018      	movs	r0, r3
 800c54c:	f000 fd58 	bl	800d000 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	681b      	ldr	r3, [r3, #0]
 800c554:	4a2f      	ldr	r2, [pc, #188]	@ (800c614 <HAL_TIM_PWM_Start+0x1c4>)
 800c556:	4293      	cmp	r3, r2
 800c558:	d00e      	beq.n	800c578 <HAL_TIM_PWM_Start+0x128>
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	681b      	ldr	r3, [r3, #0]
 800c55e:	4a2e      	ldr	r2, [pc, #184]	@ (800c618 <HAL_TIM_PWM_Start+0x1c8>)
 800c560:	4293      	cmp	r3, r2
 800c562:	d009      	beq.n	800c578 <HAL_TIM_PWM_Start+0x128>
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	681b      	ldr	r3, [r3, #0]
 800c568:	4a2c      	ldr	r2, [pc, #176]	@ (800c61c <HAL_TIM_PWM_Start+0x1cc>)
 800c56a:	4293      	cmp	r3, r2
 800c56c:	d004      	beq.n	800c578 <HAL_TIM_PWM_Start+0x128>
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	681b      	ldr	r3, [r3, #0]
 800c572:	4a2b      	ldr	r2, [pc, #172]	@ (800c620 <HAL_TIM_PWM_Start+0x1d0>)
 800c574:	4293      	cmp	r3, r2
 800c576:	d101      	bne.n	800c57c <HAL_TIM_PWM_Start+0x12c>
 800c578:	2301      	movs	r3, #1
 800c57a:	e000      	b.n	800c57e <HAL_TIM_PWM_Start+0x12e>
 800c57c:	2300      	movs	r3, #0
 800c57e:	2b00      	cmp	r3, #0
 800c580:	d008      	beq.n	800c594 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	681b      	ldr	r3, [r3, #0]
 800c586:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	681b      	ldr	r3, [r3, #0]
 800c58c:	2180      	movs	r1, #128	@ 0x80
 800c58e:	0209      	lsls	r1, r1, #8
 800c590:	430a      	orrs	r2, r1
 800c592:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	681b      	ldr	r3, [r3, #0]
 800c598:	4a1e      	ldr	r2, [pc, #120]	@ (800c614 <HAL_TIM_PWM_Start+0x1c4>)
 800c59a:	4293      	cmp	r3, r2
 800c59c:	d014      	beq.n	800c5c8 <HAL_TIM_PWM_Start+0x178>
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	681a      	ldr	r2, [r3, #0]
 800c5a2:	2380      	movs	r3, #128	@ 0x80
 800c5a4:	05db      	lsls	r3, r3, #23
 800c5a6:	429a      	cmp	r2, r3
 800c5a8:	d00e      	beq.n	800c5c8 <HAL_TIM_PWM_Start+0x178>
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	681b      	ldr	r3, [r3, #0]
 800c5ae:	4a1d      	ldr	r2, [pc, #116]	@ (800c624 <HAL_TIM_PWM_Start+0x1d4>)
 800c5b0:	4293      	cmp	r3, r2
 800c5b2:	d009      	beq.n	800c5c8 <HAL_TIM_PWM_Start+0x178>
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	681b      	ldr	r3, [r3, #0]
 800c5b8:	4a1b      	ldr	r2, [pc, #108]	@ (800c628 <HAL_TIM_PWM_Start+0x1d8>)
 800c5ba:	4293      	cmp	r3, r2
 800c5bc:	d004      	beq.n	800c5c8 <HAL_TIM_PWM_Start+0x178>
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	681b      	ldr	r3, [r3, #0]
 800c5c2:	4a15      	ldr	r2, [pc, #84]	@ (800c618 <HAL_TIM_PWM_Start+0x1c8>)
 800c5c4:	4293      	cmp	r3, r2
 800c5c6:	d116      	bne.n	800c5f6 <HAL_TIM_PWM_Start+0x1a6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	681b      	ldr	r3, [r3, #0]
 800c5cc:	689b      	ldr	r3, [r3, #8]
 800c5ce:	4a17      	ldr	r2, [pc, #92]	@ (800c62c <HAL_TIM_PWM_Start+0x1dc>)
 800c5d0:	4013      	ands	r3, r2
 800c5d2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c5d4:	68fb      	ldr	r3, [r7, #12]
 800c5d6:	2b06      	cmp	r3, #6
 800c5d8:	d016      	beq.n	800c608 <HAL_TIM_PWM_Start+0x1b8>
 800c5da:	68fa      	ldr	r2, [r7, #12]
 800c5dc:	2380      	movs	r3, #128	@ 0x80
 800c5de:	025b      	lsls	r3, r3, #9
 800c5e0:	429a      	cmp	r2, r3
 800c5e2:	d011      	beq.n	800c608 <HAL_TIM_PWM_Start+0x1b8>
    {
      __HAL_TIM_ENABLE(htim);
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	681b      	ldr	r3, [r3, #0]
 800c5e8:	681a      	ldr	r2, [r3, #0]
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	681b      	ldr	r3, [r3, #0]
 800c5ee:	2101      	movs	r1, #1
 800c5f0:	430a      	orrs	r2, r1
 800c5f2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c5f4:	e008      	b.n	800c608 <HAL_TIM_PWM_Start+0x1b8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	681b      	ldr	r3, [r3, #0]
 800c5fa:	681a      	ldr	r2, [r3, #0]
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	681b      	ldr	r3, [r3, #0]
 800c600:	2101      	movs	r1, #1
 800c602:	430a      	orrs	r2, r1
 800c604:	601a      	str	r2, [r3, #0]
 800c606:	e000      	b.n	800c60a <HAL_TIM_PWM_Start+0x1ba>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c608:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800c60a:	2300      	movs	r3, #0
}
 800c60c:	0018      	movs	r0, r3
 800c60e:	46bd      	mov	sp, r7
 800c610:	b004      	add	sp, #16
 800c612:	bd80      	pop	{r7, pc}
 800c614:	40012c00 	.word	0x40012c00
 800c618:	40014000 	.word	0x40014000
 800c61c:	40014400 	.word	0x40014400
 800c620:	40014800 	.word	0x40014800
 800c624:	40000400 	.word	0x40000400
 800c628:	40000800 	.word	0x40000800
 800c62c:	00010007 	.word	0x00010007

0800c630 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c630:	b580      	push	{r7, lr}
 800c632:	b082      	sub	sp, #8
 800c634:	af00      	add	r7, sp, #0
 800c636:	6078      	str	r0, [r7, #4]
 800c638:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	681b      	ldr	r3, [r3, #0]
 800c63e:	6839      	ldr	r1, [r7, #0]
 800c640:	2200      	movs	r2, #0
 800c642:	0018      	movs	r0, r3
 800c644:	f000 fcdc 	bl	800d000 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	681b      	ldr	r3, [r3, #0]
 800c64c:	4a37      	ldr	r2, [pc, #220]	@ (800c72c <HAL_TIM_PWM_Stop+0xfc>)
 800c64e:	4293      	cmp	r3, r2
 800c650:	d00e      	beq.n	800c670 <HAL_TIM_PWM_Stop+0x40>
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	681b      	ldr	r3, [r3, #0]
 800c656:	4a36      	ldr	r2, [pc, #216]	@ (800c730 <HAL_TIM_PWM_Stop+0x100>)
 800c658:	4293      	cmp	r3, r2
 800c65a:	d009      	beq.n	800c670 <HAL_TIM_PWM_Stop+0x40>
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	4a34      	ldr	r2, [pc, #208]	@ (800c734 <HAL_TIM_PWM_Stop+0x104>)
 800c662:	4293      	cmp	r3, r2
 800c664:	d004      	beq.n	800c670 <HAL_TIM_PWM_Stop+0x40>
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	681b      	ldr	r3, [r3, #0]
 800c66a:	4a33      	ldr	r2, [pc, #204]	@ (800c738 <HAL_TIM_PWM_Stop+0x108>)
 800c66c:	4293      	cmp	r3, r2
 800c66e:	d101      	bne.n	800c674 <HAL_TIM_PWM_Stop+0x44>
 800c670:	2301      	movs	r3, #1
 800c672:	e000      	b.n	800c676 <HAL_TIM_PWM_Stop+0x46>
 800c674:	2300      	movs	r3, #0
 800c676:	2b00      	cmp	r3, #0
 800c678:	d013      	beq.n	800c6a2 <HAL_TIM_PWM_Stop+0x72>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800c67a:	687b      	ldr	r3, [r7, #4]
 800c67c:	681b      	ldr	r3, [r3, #0]
 800c67e:	6a1b      	ldr	r3, [r3, #32]
 800c680:	4a2e      	ldr	r2, [pc, #184]	@ (800c73c <HAL_TIM_PWM_Stop+0x10c>)
 800c682:	4013      	ands	r3, r2
 800c684:	d10d      	bne.n	800c6a2 <HAL_TIM_PWM_Stop+0x72>
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	681b      	ldr	r3, [r3, #0]
 800c68a:	6a1b      	ldr	r3, [r3, #32]
 800c68c:	4a2c      	ldr	r2, [pc, #176]	@ (800c740 <HAL_TIM_PWM_Stop+0x110>)
 800c68e:	4013      	ands	r3, r2
 800c690:	d107      	bne.n	800c6a2 <HAL_TIM_PWM_Stop+0x72>
 800c692:	687b      	ldr	r3, [r7, #4]
 800c694:	681b      	ldr	r3, [r3, #0]
 800c696:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	681b      	ldr	r3, [r3, #0]
 800c69c:	4929      	ldr	r1, [pc, #164]	@ (800c744 <HAL_TIM_PWM_Stop+0x114>)
 800c69e:	400a      	ands	r2, r1
 800c6a0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	681b      	ldr	r3, [r3, #0]
 800c6a6:	6a1b      	ldr	r3, [r3, #32]
 800c6a8:	4a24      	ldr	r2, [pc, #144]	@ (800c73c <HAL_TIM_PWM_Stop+0x10c>)
 800c6aa:	4013      	ands	r3, r2
 800c6ac:	d10d      	bne.n	800c6ca <HAL_TIM_PWM_Stop+0x9a>
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	681b      	ldr	r3, [r3, #0]
 800c6b2:	6a1b      	ldr	r3, [r3, #32]
 800c6b4:	4a22      	ldr	r2, [pc, #136]	@ (800c740 <HAL_TIM_PWM_Stop+0x110>)
 800c6b6:	4013      	ands	r3, r2
 800c6b8:	d107      	bne.n	800c6ca <HAL_TIM_PWM_Stop+0x9a>
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	681b      	ldr	r3, [r3, #0]
 800c6be:	681a      	ldr	r2, [r3, #0]
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	681b      	ldr	r3, [r3, #0]
 800c6c4:	2101      	movs	r1, #1
 800c6c6:	438a      	bics	r2, r1
 800c6c8:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800c6ca:	683b      	ldr	r3, [r7, #0]
 800c6cc:	2b00      	cmp	r3, #0
 800c6ce:	d104      	bne.n	800c6da <HAL_TIM_PWM_Stop+0xaa>
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	223e      	movs	r2, #62	@ 0x3e
 800c6d4:	2101      	movs	r1, #1
 800c6d6:	5499      	strb	r1, [r3, r2]
 800c6d8:	e023      	b.n	800c722 <HAL_TIM_PWM_Stop+0xf2>
 800c6da:	683b      	ldr	r3, [r7, #0]
 800c6dc:	2b04      	cmp	r3, #4
 800c6de:	d104      	bne.n	800c6ea <HAL_TIM_PWM_Stop+0xba>
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	223f      	movs	r2, #63	@ 0x3f
 800c6e4:	2101      	movs	r1, #1
 800c6e6:	5499      	strb	r1, [r3, r2]
 800c6e8:	e01b      	b.n	800c722 <HAL_TIM_PWM_Stop+0xf2>
 800c6ea:	683b      	ldr	r3, [r7, #0]
 800c6ec:	2b08      	cmp	r3, #8
 800c6ee:	d104      	bne.n	800c6fa <HAL_TIM_PWM_Stop+0xca>
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	2240      	movs	r2, #64	@ 0x40
 800c6f4:	2101      	movs	r1, #1
 800c6f6:	5499      	strb	r1, [r3, r2]
 800c6f8:	e013      	b.n	800c722 <HAL_TIM_PWM_Stop+0xf2>
 800c6fa:	683b      	ldr	r3, [r7, #0]
 800c6fc:	2b0c      	cmp	r3, #12
 800c6fe:	d104      	bne.n	800c70a <HAL_TIM_PWM_Stop+0xda>
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	2241      	movs	r2, #65	@ 0x41
 800c704:	2101      	movs	r1, #1
 800c706:	5499      	strb	r1, [r3, r2]
 800c708:	e00b      	b.n	800c722 <HAL_TIM_PWM_Stop+0xf2>
 800c70a:	683b      	ldr	r3, [r7, #0]
 800c70c:	2b10      	cmp	r3, #16
 800c70e:	d104      	bne.n	800c71a <HAL_TIM_PWM_Stop+0xea>
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	2242      	movs	r2, #66	@ 0x42
 800c714:	2101      	movs	r1, #1
 800c716:	5499      	strb	r1, [r3, r2]
 800c718:	e003      	b.n	800c722 <HAL_TIM_PWM_Stop+0xf2>
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	2243      	movs	r2, #67	@ 0x43
 800c71e:	2101      	movs	r1, #1
 800c720:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800c722:	2300      	movs	r3, #0
}
 800c724:	0018      	movs	r0, r3
 800c726:	46bd      	mov	sp, r7
 800c728:	b002      	add	sp, #8
 800c72a:	bd80      	pop	{r7, pc}
 800c72c:	40012c00 	.word	0x40012c00
 800c730:	40014000 	.word	0x40014000
 800c734:	40014400 	.word	0x40014400
 800c738:	40014800 	.word	0x40014800
 800c73c:	00001111 	.word	0x00001111
 800c740:	00000444 	.word	0x00000444
 800c744:	ffff7fff 	.word	0xffff7fff

0800c748 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800c748:	b580      	push	{r7, lr}
 800c74a:	b086      	sub	sp, #24
 800c74c:	af00      	add	r7, sp, #0
 800c74e:	60f8      	str	r0, [r7, #12]
 800c750:	60b9      	str	r1, [r7, #8]
 800c752:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c754:	2317      	movs	r3, #23
 800c756:	18fb      	adds	r3, r7, r3
 800c758:	2200      	movs	r2, #0
 800c75a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c75c:	68fb      	ldr	r3, [r7, #12]
 800c75e:	223c      	movs	r2, #60	@ 0x3c
 800c760:	5c9b      	ldrb	r3, [r3, r2]
 800c762:	2b01      	cmp	r3, #1
 800c764:	d101      	bne.n	800c76a <HAL_TIM_PWM_ConfigChannel+0x22>
 800c766:	2302      	movs	r3, #2
 800c768:	e0e5      	b.n	800c936 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 800c76a:	68fb      	ldr	r3, [r7, #12]
 800c76c:	223c      	movs	r2, #60	@ 0x3c
 800c76e:	2101      	movs	r1, #1
 800c770:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	2b14      	cmp	r3, #20
 800c776:	d900      	bls.n	800c77a <HAL_TIM_PWM_ConfigChannel+0x32>
 800c778:	e0d1      	b.n	800c91e <HAL_TIM_PWM_ConfigChannel+0x1d6>
 800c77a:	687b      	ldr	r3, [r7, #4]
 800c77c:	009a      	lsls	r2, r3, #2
 800c77e:	4b70      	ldr	r3, [pc, #448]	@ (800c940 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 800c780:	18d3      	adds	r3, r2, r3
 800c782:	681b      	ldr	r3, [r3, #0]
 800c784:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c786:	68fb      	ldr	r3, [r7, #12]
 800c788:	681b      	ldr	r3, [r3, #0]
 800c78a:	68ba      	ldr	r2, [r7, #8]
 800c78c:	0011      	movs	r1, r2
 800c78e:	0018      	movs	r0, r3
 800c790:	f000 f972 	bl	800ca78 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c794:	68fb      	ldr	r3, [r7, #12]
 800c796:	681b      	ldr	r3, [r3, #0]
 800c798:	699a      	ldr	r2, [r3, #24]
 800c79a:	68fb      	ldr	r3, [r7, #12]
 800c79c:	681b      	ldr	r3, [r3, #0]
 800c79e:	2108      	movs	r1, #8
 800c7a0:	430a      	orrs	r2, r1
 800c7a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c7a4:	68fb      	ldr	r3, [r7, #12]
 800c7a6:	681b      	ldr	r3, [r3, #0]
 800c7a8:	699a      	ldr	r2, [r3, #24]
 800c7aa:	68fb      	ldr	r3, [r7, #12]
 800c7ac:	681b      	ldr	r3, [r3, #0]
 800c7ae:	2104      	movs	r1, #4
 800c7b0:	438a      	bics	r2, r1
 800c7b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c7b4:	68fb      	ldr	r3, [r7, #12]
 800c7b6:	681b      	ldr	r3, [r3, #0]
 800c7b8:	6999      	ldr	r1, [r3, #24]
 800c7ba:	68bb      	ldr	r3, [r7, #8]
 800c7bc:	691a      	ldr	r2, [r3, #16]
 800c7be:	68fb      	ldr	r3, [r7, #12]
 800c7c0:	681b      	ldr	r3, [r3, #0]
 800c7c2:	430a      	orrs	r2, r1
 800c7c4:	619a      	str	r2, [r3, #24]
      break;
 800c7c6:	e0af      	b.n	800c928 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c7c8:	68fb      	ldr	r3, [r7, #12]
 800c7ca:	681b      	ldr	r3, [r3, #0]
 800c7cc:	68ba      	ldr	r2, [r7, #8]
 800c7ce:	0011      	movs	r1, r2
 800c7d0:	0018      	movs	r0, r3
 800c7d2:	f000 f9db 	bl	800cb8c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c7d6:	68fb      	ldr	r3, [r7, #12]
 800c7d8:	681b      	ldr	r3, [r3, #0]
 800c7da:	699a      	ldr	r2, [r3, #24]
 800c7dc:	68fb      	ldr	r3, [r7, #12]
 800c7de:	681b      	ldr	r3, [r3, #0]
 800c7e0:	2180      	movs	r1, #128	@ 0x80
 800c7e2:	0109      	lsls	r1, r1, #4
 800c7e4:	430a      	orrs	r2, r1
 800c7e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800c7e8:	68fb      	ldr	r3, [r7, #12]
 800c7ea:	681b      	ldr	r3, [r3, #0]
 800c7ec:	699a      	ldr	r2, [r3, #24]
 800c7ee:	68fb      	ldr	r3, [r7, #12]
 800c7f0:	681b      	ldr	r3, [r3, #0]
 800c7f2:	4954      	ldr	r1, [pc, #336]	@ (800c944 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800c7f4:	400a      	ands	r2, r1
 800c7f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c7f8:	68fb      	ldr	r3, [r7, #12]
 800c7fa:	681b      	ldr	r3, [r3, #0]
 800c7fc:	6999      	ldr	r1, [r3, #24]
 800c7fe:	68bb      	ldr	r3, [r7, #8]
 800c800:	691b      	ldr	r3, [r3, #16]
 800c802:	021a      	lsls	r2, r3, #8
 800c804:	68fb      	ldr	r3, [r7, #12]
 800c806:	681b      	ldr	r3, [r3, #0]
 800c808:	430a      	orrs	r2, r1
 800c80a:	619a      	str	r2, [r3, #24]
      break;
 800c80c:	e08c      	b.n	800c928 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c80e:	68fb      	ldr	r3, [r7, #12]
 800c810:	681b      	ldr	r3, [r3, #0]
 800c812:	68ba      	ldr	r2, [r7, #8]
 800c814:	0011      	movs	r1, r2
 800c816:	0018      	movs	r0, r3
 800c818:	f000 fa3c 	bl	800cc94 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c81c:	68fb      	ldr	r3, [r7, #12]
 800c81e:	681b      	ldr	r3, [r3, #0]
 800c820:	69da      	ldr	r2, [r3, #28]
 800c822:	68fb      	ldr	r3, [r7, #12]
 800c824:	681b      	ldr	r3, [r3, #0]
 800c826:	2108      	movs	r1, #8
 800c828:	430a      	orrs	r2, r1
 800c82a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c82c:	68fb      	ldr	r3, [r7, #12]
 800c82e:	681b      	ldr	r3, [r3, #0]
 800c830:	69da      	ldr	r2, [r3, #28]
 800c832:	68fb      	ldr	r3, [r7, #12]
 800c834:	681b      	ldr	r3, [r3, #0]
 800c836:	2104      	movs	r1, #4
 800c838:	438a      	bics	r2, r1
 800c83a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c83c:	68fb      	ldr	r3, [r7, #12]
 800c83e:	681b      	ldr	r3, [r3, #0]
 800c840:	69d9      	ldr	r1, [r3, #28]
 800c842:	68bb      	ldr	r3, [r7, #8]
 800c844:	691a      	ldr	r2, [r3, #16]
 800c846:	68fb      	ldr	r3, [r7, #12]
 800c848:	681b      	ldr	r3, [r3, #0]
 800c84a:	430a      	orrs	r2, r1
 800c84c:	61da      	str	r2, [r3, #28]
      break;
 800c84e:	e06b      	b.n	800c928 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c850:	68fb      	ldr	r3, [r7, #12]
 800c852:	681b      	ldr	r3, [r3, #0]
 800c854:	68ba      	ldr	r2, [r7, #8]
 800c856:	0011      	movs	r1, r2
 800c858:	0018      	movs	r0, r3
 800c85a:	f000 faa3 	bl	800cda4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c85e:	68fb      	ldr	r3, [r7, #12]
 800c860:	681b      	ldr	r3, [r3, #0]
 800c862:	69da      	ldr	r2, [r3, #28]
 800c864:	68fb      	ldr	r3, [r7, #12]
 800c866:	681b      	ldr	r3, [r3, #0]
 800c868:	2180      	movs	r1, #128	@ 0x80
 800c86a:	0109      	lsls	r1, r1, #4
 800c86c:	430a      	orrs	r2, r1
 800c86e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c870:	68fb      	ldr	r3, [r7, #12]
 800c872:	681b      	ldr	r3, [r3, #0]
 800c874:	69da      	ldr	r2, [r3, #28]
 800c876:	68fb      	ldr	r3, [r7, #12]
 800c878:	681b      	ldr	r3, [r3, #0]
 800c87a:	4932      	ldr	r1, [pc, #200]	@ (800c944 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800c87c:	400a      	ands	r2, r1
 800c87e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c880:	68fb      	ldr	r3, [r7, #12]
 800c882:	681b      	ldr	r3, [r3, #0]
 800c884:	69d9      	ldr	r1, [r3, #28]
 800c886:	68bb      	ldr	r3, [r7, #8]
 800c888:	691b      	ldr	r3, [r3, #16]
 800c88a:	021a      	lsls	r2, r3, #8
 800c88c:	68fb      	ldr	r3, [r7, #12]
 800c88e:	681b      	ldr	r3, [r3, #0]
 800c890:	430a      	orrs	r2, r1
 800c892:	61da      	str	r2, [r3, #28]
      break;
 800c894:	e048      	b.n	800c928 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800c896:	68fb      	ldr	r3, [r7, #12]
 800c898:	681b      	ldr	r3, [r3, #0]
 800c89a:	68ba      	ldr	r2, [r7, #8]
 800c89c:	0011      	movs	r1, r2
 800c89e:	0018      	movs	r0, r3
 800c8a0:	f000 faea 	bl	800ce78 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800c8a4:	68fb      	ldr	r3, [r7, #12]
 800c8a6:	681b      	ldr	r3, [r3, #0]
 800c8a8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c8aa:	68fb      	ldr	r3, [r7, #12]
 800c8ac:	681b      	ldr	r3, [r3, #0]
 800c8ae:	2108      	movs	r1, #8
 800c8b0:	430a      	orrs	r2, r1
 800c8b2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800c8b4:	68fb      	ldr	r3, [r7, #12]
 800c8b6:	681b      	ldr	r3, [r3, #0]
 800c8b8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c8ba:	68fb      	ldr	r3, [r7, #12]
 800c8bc:	681b      	ldr	r3, [r3, #0]
 800c8be:	2104      	movs	r1, #4
 800c8c0:	438a      	bics	r2, r1
 800c8c2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800c8c4:	68fb      	ldr	r3, [r7, #12]
 800c8c6:	681b      	ldr	r3, [r3, #0]
 800c8c8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800c8ca:	68bb      	ldr	r3, [r7, #8]
 800c8cc:	691a      	ldr	r2, [r3, #16]
 800c8ce:	68fb      	ldr	r3, [r7, #12]
 800c8d0:	681b      	ldr	r3, [r3, #0]
 800c8d2:	430a      	orrs	r2, r1
 800c8d4:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800c8d6:	e027      	b.n	800c928 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800c8d8:	68fb      	ldr	r3, [r7, #12]
 800c8da:	681b      	ldr	r3, [r3, #0]
 800c8dc:	68ba      	ldr	r2, [r7, #8]
 800c8de:	0011      	movs	r1, r2
 800c8e0:	0018      	movs	r0, r3
 800c8e2:	f000 fb29 	bl	800cf38 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800c8e6:	68fb      	ldr	r3, [r7, #12]
 800c8e8:	681b      	ldr	r3, [r3, #0]
 800c8ea:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c8ec:	68fb      	ldr	r3, [r7, #12]
 800c8ee:	681b      	ldr	r3, [r3, #0]
 800c8f0:	2180      	movs	r1, #128	@ 0x80
 800c8f2:	0109      	lsls	r1, r1, #4
 800c8f4:	430a      	orrs	r2, r1
 800c8f6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800c8f8:	68fb      	ldr	r3, [r7, #12]
 800c8fa:	681b      	ldr	r3, [r3, #0]
 800c8fc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c8fe:	68fb      	ldr	r3, [r7, #12]
 800c900:	681b      	ldr	r3, [r3, #0]
 800c902:	4910      	ldr	r1, [pc, #64]	@ (800c944 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800c904:	400a      	ands	r2, r1
 800c906:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800c908:	68fb      	ldr	r3, [r7, #12]
 800c90a:	681b      	ldr	r3, [r3, #0]
 800c90c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800c90e:	68bb      	ldr	r3, [r7, #8]
 800c910:	691b      	ldr	r3, [r3, #16]
 800c912:	021a      	lsls	r2, r3, #8
 800c914:	68fb      	ldr	r3, [r7, #12]
 800c916:	681b      	ldr	r3, [r3, #0]
 800c918:	430a      	orrs	r2, r1
 800c91a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800c91c:	e004      	b.n	800c928 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 800c91e:	2317      	movs	r3, #23
 800c920:	18fb      	adds	r3, r7, r3
 800c922:	2201      	movs	r2, #1
 800c924:	701a      	strb	r2, [r3, #0]
      break;
 800c926:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800c928:	68fb      	ldr	r3, [r7, #12]
 800c92a:	223c      	movs	r2, #60	@ 0x3c
 800c92c:	2100      	movs	r1, #0
 800c92e:	5499      	strb	r1, [r3, r2]

  return status;
 800c930:	2317      	movs	r3, #23
 800c932:	18fb      	adds	r3, r7, r3
 800c934:	781b      	ldrb	r3, [r3, #0]
}
 800c936:	0018      	movs	r0, r3
 800c938:	46bd      	mov	sp, r7
 800c93a:	b006      	add	sp, #24
 800c93c:	bd80      	pop	{r7, pc}
 800c93e:	46c0      	nop			@ (mov r8, r8)
 800c940:	0801258c 	.word	0x0801258c
 800c944:	fffffbff 	.word	0xfffffbff

0800c948 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800c948:	b580      	push	{r7, lr}
 800c94a:	b084      	sub	sp, #16
 800c94c:	af00      	add	r7, sp, #0
 800c94e:	6078      	str	r0, [r7, #4]
 800c950:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	681b      	ldr	r3, [r3, #0]
 800c956:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	4a3f      	ldr	r2, [pc, #252]	@ (800ca58 <TIM_Base_SetConfig+0x110>)
 800c95c:	4293      	cmp	r3, r2
 800c95e:	d00c      	beq.n	800c97a <TIM_Base_SetConfig+0x32>
 800c960:	687a      	ldr	r2, [r7, #4]
 800c962:	2380      	movs	r3, #128	@ 0x80
 800c964:	05db      	lsls	r3, r3, #23
 800c966:	429a      	cmp	r2, r3
 800c968:	d007      	beq.n	800c97a <TIM_Base_SetConfig+0x32>
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	4a3b      	ldr	r2, [pc, #236]	@ (800ca5c <TIM_Base_SetConfig+0x114>)
 800c96e:	4293      	cmp	r3, r2
 800c970:	d003      	beq.n	800c97a <TIM_Base_SetConfig+0x32>
 800c972:	687b      	ldr	r3, [r7, #4]
 800c974:	4a3a      	ldr	r2, [pc, #232]	@ (800ca60 <TIM_Base_SetConfig+0x118>)
 800c976:	4293      	cmp	r3, r2
 800c978:	d108      	bne.n	800c98c <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c97a:	68fb      	ldr	r3, [r7, #12]
 800c97c:	2270      	movs	r2, #112	@ 0x70
 800c97e:	4393      	bics	r3, r2
 800c980:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c982:	683b      	ldr	r3, [r7, #0]
 800c984:	685b      	ldr	r3, [r3, #4]
 800c986:	68fa      	ldr	r2, [r7, #12]
 800c988:	4313      	orrs	r3, r2
 800c98a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	4a32      	ldr	r2, [pc, #200]	@ (800ca58 <TIM_Base_SetConfig+0x110>)
 800c990:	4293      	cmp	r3, r2
 800c992:	d01c      	beq.n	800c9ce <TIM_Base_SetConfig+0x86>
 800c994:	687a      	ldr	r2, [r7, #4]
 800c996:	2380      	movs	r3, #128	@ 0x80
 800c998:	05db      	lsls	r3, r3, #23
 800c99a:	429a      	cmp	r2, r3
 800c99c:	d017      	beq.n	800c9ce <TIM_Base_SetConfig+0x86>
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	4a2e      	ldr	r2, [pc, #184]	@ (800ca5c <TIM_Base_SetConfig+0x114>)
 800c9a2:	4293      	cmp	r3, r2
 800c9a4:	d013      	beq.n	800c9ce <TIM_Base_SetConfig+0x86>
 800c9a6:	687b      	ldr	r3, [r7, #4]
 800c9a8:	4a2d      	ldr	r2, [pc, #180]	@ (800ca60 <TIM_Base_SetConfig+0x118>)
 800c9aa:	4293      	cmp	r3, r2
 800c9ac:	d00f      	beq.n	800c9ce <TIM_Base_SetConfig+0x86>
 800c9ae:	687b      	ldr	r3, [r7, #4]
 800c9b0:	4a2c      	ldr	r2, [pc, #176]	@ (800ca64 <TIM_Base_SetConfig+0x11c>)
 800c9b2:	4293      	cmp	r3, r2
 800c9b4:	d00b      	beq.n	800c9ce <TIM_Base_SetConfig+0x86>
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	4a2b      	ldr	r2, [pc, #172]	@ (800ca68 <TIM_Base_SetConfig+0x120>)
 800c9ba:	4293      	cmp	r3, r2
 800c9bc:	d007      	beq.n	800c9ce <TIM_Base_SetConfig+0x86>
 800c9be:	687b      	ldr	r3, [r7, #4]
 800c9c0:	4a2a      	ldr	r2, [pc, #168]	@ (800ca6c <TIM_Base_SetConfig+0x124>)
 800c9c2:	4293      	cmp	r3, r2
 800c9c4:	d003      	beq.n	800c9ce <TIM_Base_SetConfig+0x86>
 800c9c6:	687b      	ldr	r3, [r7, #4]
 800c9c8:	4a29      	ldr	r2, [pc, #164]	@ (800ca70 <TIM_Base_SetConfig+0x128>)
 800c9ca:	4293      	cmp	r3, r2
 800c9cc:	d108      	bne.n	800c9e0 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c9ce:	68fb      	ldr	r3, [r7, #12]
 800c9d0:	4a28      	ldr	r2, [pc, #160]	@ (800ca74 <TIM_Base_SetConfig+0x12c>)
 800c9d2:	4013      	ands	r3, r2
 800c9d4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c9d6:	683b      	ldr	r3, [r7, #0]
 800c9d8:	68db      	ldr	r3, [r3, #12]
 800c9da:	68fa      	ldr	r2, [r7, #12]
 800c9dc:	4313      	orrs	r3, r2
 800c9de:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c9e0:	68fb      	ldr	r3, [r7, #12]
 800c9e2:	2280      	movs	r2, #128	@ 0x80
 800c9e4:	4393      	bics	r3, r2
 800c9e6:	001a      	movs	r2, r3
 800c9e8:	683b      	ldr	r3, [r7, #0]
 800c9ea:	695b      	ldr	r3, [r3, #20]
 800c9ec:	4313      	orrs	r3, r2
 800c9ee:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	68fa      	ldr	r2, [r7, #12]
 800c9f4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c9f6:	683b      	ldr	r3, [r7, #0]
 800c9f8:	689a      	ldr	r2, [r3, #8]
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c9fe:	683b      	ldr	r3, [r7, #0]
 800ca00:	681a      	ldr	r2, [r3, #0]
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	4a13      	ldr	r2, [pc, #76]	@ (800ca58 <TIM_Base_SetConfig+0x110>)
 800ca0a:	4293      	cmp	r3, r2
 800ca0c:	d00b      	beq.n	800ca26 <TIM_Base_SetConfig+0xde>
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	4a15      	ldr	r2, [pc, #84]	@ (800ca68 <TIM_Base_SetConfig+0x120>)
 800ca12:	4293      	cmp	r3, r2
 800ca14:	d007      	beq.n	800ca26 <TIM_Base_SetConfig+0xde>
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	4a14      	ldr	r2, [pc, #80]	@ (800ca6c <TIM_Base_SetConfig+0x124>)
 800ca1a:	4293      	cmp	r3, r2
 800ca1c:	d003      	beq.n	800ca26 <TIM_Base_SetConfig+0xde>
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	4a13      	ldr	r2, [pc, #76]	@ (800ca70 <TIM_Base_SetConfig+0x128>)
 800ca22:	4293      	cmp	r3, r2
 800ca24:	d103      	bne.n	800ca2e <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ca26:	683b      	ldr	r3, [r7, #0]
 800ca28:	691a      	ldr	r2, [r3, #16]
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ca2e:	687b      	ldr	r3, [r7, #4]
 800ca30:	2201      	movs	r2, #1
 800ca32:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	691b      	ldr	r3, [r3, #16]
 800ca38:	2201      	movs	r2, #1
 800ca3a:	4013      	ands	r3, r2
 800ca3c:	2b01      	cmp	r3, #1
 800ca3e:	d106      	bne.n	800ca4e <TIM_Base_SetConfig+0x106>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	691b      	ldr	r3, [r3, #16]
 800ca44:	2201      	movs	r2, #1
 800ca46:	4393      	bics	r3, r2
 800ca48:	001a      	movs	r2, r3
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	611a      	str	r2, [r3, #16]
  }
}
 800ca4e:	46c0      	nop			@ (mov r8, r8)
 800ca50:	46bd      	mov	sp, r7
 800ca52:	b004      	add	sp, #16
 800ca54:	bd80      	pop	{r7, pc}
 800ca56:	46c0      	nop			@ (mov r8, r8)
 800ca58:	40012c00 	.word	0x40012c00
 800ca5c:	40000400 	.word	0x40000400
 800ca60:	40000800 	.word	0x40000800
 800ca64:	40002000 	.word	0x40002000
 800ca68:	40014000 	.word	0x40014000
 800ca6c:	40014400 	.word	0x40014400
 800ca70:	40014800 	.word	0x40014800
 800ca74:	fffffcff 	.word	0xfffffcff

0800ca78 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ca78:	b580      	push	{r7, lr}
 800ca7a:	b086      	sub	sp, #24
 800ca7c:	af00      	add	r7, sp, #0
 800ca7e:	6078      	str	r0, [r7, #4]
 800ca80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	6a1b      	ldr	r3, [r3, #32]
 800ca86:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	6a1b      	ldr	r3, [r3, #32]
 800ca8c:	2201      	movs	r2, #1
 800ca8e:	4393      	bics	r3, r2
 800ca90:	001a      	movs	r2, r3
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	685b      	ldr	r3, [r3, #4]
 800ca9a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	699b      	ldr	r3, [r3, #24]
 800caa0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800caa2:	68fb      	ldr	r3, [r7, #12]
 800caa4:	4a32      	ldr	r2, [pc, #200]	@ (800cb70 <TIM_OC1_SetConfig+0xf8>)
 800caa6:	4013      	ands	r3, r2
 800caa8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800caaa:	68fb      	ldr	r3, [r7, #12]
 800caac:	2203      	movs	r2, #3
 800caae:	4393      	bics	r3, r2
 800cab0:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cab2:	683b      	ldr	r3, [r7, #0]
 800cab4:	681b      	ldr	r3, [r3, #0]
 800cab6:	68fa      	ldr	r2, [r7, #12]
 800cab8:	4313      	orrs	r3, r2
 800caba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800cabc:	697b      	ldr	r3, [r7, #20]
 800cabe:	2202      	movs	r2, #2
 800cac0:	4393      	bics	r3, r2
 800cac2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800cac4:	683b      	ldr	r3, [r7, #0]
 800cac6:	689b      	ldr	r3, [r3, #8]
 800cac8:	697a      	ldr	r2, [r7, #20]
 800caca:	4313      	orrs	r3, r2
 800cacc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	4a28      	ldr	r2, [pc, #160]	@ (800cb74 <TIM_OC1_SetConfig+0xfc>)
 800cad2:	4293      	cmp	r3, r2
 800cad4:	d00b      	beq.n	800caee <TIM_OC1_SetConfig+0x76>
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	4a27      	ldr	r2, [pc, #156]	@ (800cb78 <TIM_OC1_SetConfig+0x100>)
 800cada:	4293      	cmp	r3, r2
 800cadc:	d007      	beq.n	800caee <TIM_OC1_SetConfig+0x76>
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	4a26      	ldr	r2, [pc, #152]	@ (800cb7c <TIM_OC1_SetConfig+0x104>)
 800cae2:	4293      	cmp	r3, r2
 800cae4:	d003      	beq.n	800caee <TIM_OC1_SetConfig+0x76>
 800cae6:	687b      	ldr	r3, [r7, #4]
 800cae8:	4a25      	ldr	r2, [pc, #148]	@ (800cb80 <TIM_OC1_SetConfig+0x108>)
 800caea:	4293      	cmp	r3, r2
 800caec:	d10c      	bne.n	800cb08 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800caee:	697b      	ldr	r3, [r7, #20]
 800caf0:	2208      	movs	r2, #8
 800caf2:	4393      	bics	r3, r2
 800caf4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800caf6:	683b      	ldr	r3, [r7, #0]
 800caf8:	68db      	ldr	r3, [r3, #12]
 800cafa:	697a      	ldr	r2, [r7, #20]
 800cafc:	4313      	orrs	r3, r2
 800cafe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800cb00:	697b      	ldr	r3, [r7, #20]
 800cb02:	2204      	movs	r2, #4
 800cb04:	4393      	bics	r3, r2
 800cb06:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	4a1a      	ldr	r2, [pc, #104]	@ (800cb74 <TIM_OC1_SetConfig+0xfc>)
 800cb0c:	4293      	cmp	r3, r2
 800cb0e:	d00b      	beq.n	800cb28 <TIM_OC1_SetConfig+0xb0>
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	4a19      	ldr	r2, [pc, #100]	@ (800cb78 <TIM_OC1_SetConfig+0x100>)
 800cb14:	4293      	cmp	r3, r2
 800cb16:	d007      	beq.n	800cb28 <TIM_OC1_SetConfig+0xb0>
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	4a18      	ldr	r2, [pc, #96]	@ (800cb7c <TIM_OC1_SetConfig+0x104>)
 800cb1c:	4293      	cmp	r3, r2
 800cb1e:	d003      	beq.n	800cb28 <TIM_OC1_SetConfig+0xb0>
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	4a17      	ldr	r2, [pc, #92]	@ (800cb80 <TIM_OC1_SetConfig+0x108>)
 800cb24:	4293      	cmp	r3, r2
 800cb26:	d111      	bne.n	800cb4c <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800cb28:	693b      	ldr	r3, [r7, #16]
 800cb2a:	4a16      	ldr	r2, [pc, #88]	@ (800cb84 <TIM_OC1_SetConfig+0x10c>)
 800cb2c:	4013      	ands	r3, r2
 800cb2e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800cb30:	693b      	ldr	r3, [r7, #16]
 800cb32:	4a15      	ldr	r2, [pc, #84]	@ (800cb88 <TIM_OC1_SetConfig+0x110>)
 800cb34:	4013      	ands	r3, r2
 800cb36:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800cb38:	683b      	ldr	r3, [r7, #0]
 800cb3a:	695b      	ldr	r3, [r3, #20]
 800cb3c:	693a      	ldr	r2, [r7, #16]
 800cb3e:	4313      	orrs	r3, r2
 800cb40:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800cb42:	683b      	ldr	r3, [r7, #0]
 800cb44:	699b      	ldr	r3, [r3, #24]
 800cb46:	693a      	ldr	r2, [r7, #16]
 800cb48:	4313      	orrs	r3, r2
 800cb4a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	693a      	ldr	r2, [r7, #16]
 800cb50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	68fa      	ldr	r2, [r7, #12]
 800cb56:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800cb58:	683b      	ldr	r3, [r7, #0]
 800cb5a:	685a      	ldr	r2, [r3, #4]
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	697a      	ldr	r2, [r7, #20]
 800cb64:	621a      	str	r2, [r3, #32]
}
 800cb66:	46c0      	nop			@ (mov r8, r8)
 800cb68:	46bd      	mov	sp, r7
 800cb6a:	b006      	add	sp, #24
 800cb6c:	bd80      	pop	{r7, pc}
 800cb6e:	46c0      	nop			@ (mov r8, r8)
 800cb70:	fffeff8f 	.word	0xfffeff8f
 800cb74:	40012c00 	.word	0x40012c00
 800cb78:	40014000 	.word	0x40014000
 800cb7c:	40014400 	.word	0x40014400
 800cb80:	40014800 	.word	0x40014800
 800cb84:	fffffeff 	.word	0xfffffeff
 800cb88:	fffffdff 	.word	0xfffffdff

0800cb8c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800cb8c:	b580      	push	{r7, lr}
 800cb8e:	b086      	sub	sp, #24
 800cb90:	af00      	add	r7, sp, #0
 800cb92:	6078      	str	r0, [r7, #4]
 800cb94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	6a1b      	ldr	r3, [r3, #32]
 800cb9a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	6a1b      	ldr	r3, [r3, #32]
 800cba0:	2210      	movs	r2, #16
 800cba2:	4393      	bics	r3, r2
 800cba4:	001a      	movs	r2, r3
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	685b      	ldr	r3, [r3, #4]
 800cbae:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	699b      	ldr	r3, [r3, #24]
 800cbb4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800cbb6:	68fb      	ldr	r3, [r7, #12]
 800cbb8:	4a2e      	ldr	r2, [pc, #184]	@ (800cc74 <TIM_OC2_SetConfig+0xe8>)
 800cbba:	4013      	ands	r3, r2
 800cbbc:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800cbbe:	68fb      	ldr	r3, [r7, #12]
 800cbc0:	4a2d      	ldr	r2, [pc, #180]	@ (800cc78 <TIM_OC2_SetConfig+0xec>)
 800cbc2:	4013      	ands	r3, r2
 800cbc4:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cbc6:	683b      	ldr	r3, [r7, #0]
 800cbc8:	681b      	ldr	r3, [r3, #0]
 800cbca:	021b      	lsls	r3, r3, #8
 800cbcc:	68fa      	ldr	r2, [r7, #12]
 800cbce:	4313      	orrs	r3, r2
 800cbd0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800cbd2:	697b      	ldr	r3, [r7, #20]
 800cbd4:	2220      	movs	r2, #32
 800cbd6:	4393      	bics	r3, r2
 800cbd8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800cbda:	683b      	ldr	r3, [r7, #0]
 800cbdc:	689b      	ldr	r3, [r3, #8]
 800cbde:	011b      	lsls	r3, r3, #4
 800cbe0:	697a      	ldr	r2, [r7, #20]
 800cbe2:	4313      	orrs	r3, r2
 800cbe4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	4a24      	ldr	r2, [pc, #144]	@ (800cc7c <TIM_OC2_SetConfig+0xf0>)
 800cbea:	4293      	cmp	r3, r2
 800cbec:	d10d      	bne.n	800cc0a <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800cbee:	697b      	ldr	r3, [r7, #20]
 800cbf0:	2280      	movs	r2, #128	@ 0x80
 800cbf2:	4393      	bics	r3, r2
 800cbf4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800cbf6:	683b      	ldr	r3, [r7, #0]
 800cbf8:	68db      	ldr	r3, [r3, #12]
 800cbfa:	011b      	lsls	r3, r3, #4
 800cbfc:	697a      	ldr	r2, [r7, #20]
 800cbfe:	4313      	orrs	r3, r2
 800cc00:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800cc02:	697b      	ldr	r3, [r7, #20]
 800cc04:	2240      	movs	r2, #64	@ 0x40
 800cc06:	4393      	bics	r3, r2
 800cc08:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	4a1b      	ldr	r2, [pc, #108]	@ (800cc7c <TIM_OC2_SetConfig+0xf0>)
 800cc0e:	4293      	cmp	r3, r2
 800cc10:	d00b      	beq.n	800cc2a <TIM_OC2_SetConfig+0x9e>
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	4a1a      	ldr	r2, [pc, #104]	@ (800cc80 <TIM_OC2_SetConfig+0xf4>)
 800cc16:	4293      	cmp	r3, r2
 800cc18:	d007      	beq.n	800cc2a <TIM_OC2_SetConfig+0x9e>
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	4a19      	ldr	r2, [pc, #100]	@ (800cc84 <TIM_OC2_SetConfig+0xf8>)
 800cc1e:	4293      	cmp	r3, r2
 800cc20:	d003      	beq.n	800cc2a <TIM_OC2_SetConfig+0x9e>
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	4a18      	ldr	r2, [pc, #96]	@ (800cc88 <TIM_OC2_SetConfig+0xfc>)
 800cc26:	4293      	cmp	r3, r2
 800cc28:	d113      	bne.n	800cc52 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800cc2a:	693b      	ldr	r3, [r7, #16]
 800cc2c:	4a17      	ldr	r2, [pc, #92]	@ (800cc8c <TIM_OC2_SetConfig+0x100>)
 800cc2e:	4013      	ands	r3, r2
 800cc30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800cc32:	693b      	ldr	r3, [r7, #16]
 800cc34:	4a16      	ldr	r2, [pc, #88]	@ (800cc90 <TIM_OC2_SetConfig+0x104>)
 800cc36:	4013      	ands	r3, r2
 800cc38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800cc3a:	683b      	ldr	r3, [r7, #0]
 800cc3c:	695b      	ldr	r3, [r3, #20]
 800cc3e:	009b      	lsls	r3, r3, #2
 800cc40:	693a      	ldr	r2, [r7, #16]
 800cc42:	4313      	orrs	r3, r2
 800cc44:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800cc46:	683b      	ldr	r3, [r7, #0]
 800cc48:	699b      	ldr	r3, [r3, #24]
 800cc4a:	009b      	lsls	r3, r3, #2
 800cc4c:	693a      	ldr	r2, [r7, #16]
 800cc4e:	4313      	orrs	r3, r2
 800cc50:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	693a      	ldr	r2, [r7, #16]
 800cc56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	68fa      	ldr	r2, [r7, #12]
 800cc5c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800cc5e:	683b      	ldr	r3, [r7, #0]
 800cc60:	685a      	ldr	r2, [r3, #4]
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	697a      	ldr	r2, [r7, #20]
 800cc6a:	621a      	str	r2, [r3, #32]
}
 800cc6c:	46c0      	nop			@ (mov r8, r8)
 800cc6e:	46bd      	mov	sp, r7
 800cc70:	b006      	add	sp, #24
 800cc72:	bd80      	pop	{r7, pc}
 800cc74:	feff8fff 	.word	0xfeff8fff
 800cc78:	fffffcff 	.word	0xfffffcff
 800cc7c:	40012c00 	.word	0x40012c00
 800cc80:	40014000 	.word	0x40014000
 800cc84:	40014400 	.word	0x40014400
 800cc88:	40014800 	.word	0x40014800
 800cc8c:	fffffbff 	.word	0xfffffbff
 800cc90:	fffff7ff 	.word	0xfffff7ff

0800cc94 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800cc94:	b580      	push	{r7, lr}
 800cc96:	b086      	sub	sp, #24
 800cc98:	af00      	add	r7, sp, #0
 800cc9a:	6078      	str	r0, [r7, #4]
 800cc9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cc9e:	687b      	ldr	r3, [r7, #4]
 800cca0:	6a1b      	ldr	r3, [r3, #32]
 800cca2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	6a1b      	ldr	r3, [r3, #32]
 800cca8:	4a33      	ldr	r2, [pc, #204]	@ (800cd78 <TIM_OC3_SetConfig+0xe4>)
 800ccaa:	401a      	ands	r2, r3
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	685b      	ldr	r3, [r3, #4]
 800ccb4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ccb6:	687b      	ldr	r3, [r7, #4]
 800ccb8:	69db      	ldr	r3, [r3, #28]
 800ccba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800ccbc:	68fb      	ldr	r3, [r7, #12]
 800ccbe:	4a2f      	ldr	r2, [pc, #188]	@ (800cd7c <TIM_OC3_SetConfig+0xe8>)
 800ccc0:	4013      	ands	r3, r2
 800ccc2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800ccc4:	68fb      	ldr	r3, [r7, #12]
 800ccc6:	2203      	movs	r2, #3
 800ccc8:	4393      	bics	r3, r2
 800ccca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cccc:	683b      	ldr	r3, [r7, #0]
 800ccce:	681b      	ldr	r3, [r3, #0]
 800ccd0:	68fa      	ldr	r2, [r7, #12]
 800ccd2:	4313      	orrs	r3, r2
 800ccd4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800ccd6:	697b      	ldr	r3, [r7, #20]
 800ccd8:	4a29      	ldr	r2, [pc, #164]	@ (800cd80 <TIM_OC3_SetConfig+0xec>)
 800ccda:	4013      	ands	r3, r2
 800ccdc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ccde:	683b      	ldr	r3, [r7, #0]
 800cce0:	689b      	ldr	r3, [r3, #8]
 800cce2:	021b      	lsls	r3, r3, #8
 800cce4:	697a      	ldr	r2, [r7, #20]
 800cce6:	4313      	orrs	r3, r2
 800cce8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	4a25      	ldr	r2, [pc, #148]	@ (800cd84 <TIM_OC3_SetConfig+0xf0>)
 800ccee:	4293      	cmp	r3, r2
 800ccf0:	d10d      	bne.n	800cd0e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800ccf2:	697b      	ldr	r3, [r7, #20]
 800ccf4:	4a24      	ldr	r2, [pc, #144]	@ (800cd88 <TIM_OC3_SetConfig+0xf4>)
 800ccf6:	4013      	ands	r3, r2
 800ccf8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800ccfa:	683b      	ldr	r3, [r7, #0]
 800ccfc:	68db      	ldr	r3, [r3, #12]
 800ccfe:	021b      	lsls	r3, r3, #8
 800cd00:	697a      	ldr	r2, [r7, #20]
 800cd02:	4313      	orrs	r3, r2
 800cd04:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800cd06:	697b      	ldr	r3, [r7, #20]
 800cd08:	4a20      	ldr	r2, [pc, #128]	@ (800cd8c <TIM_OC3_SetConfig+0xf8>)
 800cd0a:	4013      	ands	r3, r2
 800cd0c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cd0e:	687b      	ldr	r3, [r7, #4]
 800cd10:	4a1c      	ldr	r2, [pc, #112]	@ (800cd84 <TIM_OC3_SetConfig+0xf0>)
 800cd12:	4293      	cmp	r3, r2
 800cd14:	d00b      	beq.n	800cd2e <TIM_OC3_SetConfig+0x9a>
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	4a1d      	ldr	r2, [pc, #116]	@ (800cd90 <TIM_OC3_SetConfig+0xfc>)
 800cd1a:	4293      	cmp	r3, r2
 800cd1c:	d007      	beq.n	800cd2e <TIM_OC3_SetConfig+0x9a>
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	4a1c      	ldr	r2, [pc, #112]	@ (800cd94 <TIM_OC3_SetConfig+0x100>)
 800cd22:	4293      	cmp	r3, r2
 800cd24:	d003      	beq.n	800cd2e <TIM_OC3_SetConfig+0x9a>
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	4a1b      	ldr	r2, [pc, #108]	@ (800cd98 <TIM_OC3_SetConfig+0x104>)
 800cd2a:	4293      	cmp	r3, r2
 800cd2c:	d113      	bne.n	800cd56 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800cd2e:	693b      	ldr	r3, [r7, #16]
 800cd30:	4a1a      	ldr	r2, [pc, #104]	@ (800cd9c <TIM_OC3_SetConfig+0x108>)
 800cd32:	4013      	ands	r3, r2
 800cd34:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800cd36:	693b      	ldr	r3, [r7, #16]
 800cd38:	4a19      	ldr	r2, [pc, #100]	@ (800cda0 <TIM_OC3_SetConfig+0x10c>)
 800cd3a:	4013      	ands	r3, r2
 800cd3c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800cd3e:	683b      	ldr	r3, [r7, #0]
 800cd40:	695b      	ldr	r3, [r3, #20]
 800cd42:	011b      	lsls	r3, r3, #4
 800cd44:	693a      	ldr	r2, [r7, #16]
 800cd46:	4313      	orrs	r3, r2
 800cd48:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800cd4a:	683b      	ldr	r3, [r7, #0]
 800cd4c:	699b      	ldr	r3, [r3, #24]
 800cd4e:	011b      	lsls	r3, r3, #4
 800cd50:	693a      	ldr	r2, [r7, #16]
 800cd52:	4313      	orrs	r3, r2
 800cd54:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	693a      	ldr	r2, [r7, #16]
 800cd5a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	68fa      	ldr	r2, [r7, #12]
 800cd60:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800cd62:	683b      	ldr	r3, [r7, #0]
 800cd64:	685a      	ldr	r2, [r3, #4]
 800cd66:	687b      	ldr	r3, [r7, #4]
 800cd68:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	697a      	ldr	r2, [r7, #20]
 800cd6e:	621a      	str	r2, [r3, #32]
}
 800cd70:	46c0      	nop			@ (mov r8, r8)
 800cd72:	46bd      	mov	sp, r7
 800cd74:	b006      	add	sp, #24
 800cd76:	bd80      	pop	{r7, pc}
 800cd78:	fffffeff 	.word	0xfffffeff
 800cd7c:	fffeff8f 	.word	0xfffeff8f
 800cd80:	fffffdff 	.word	0xfffffdff
 800cd84:	40012c00 	.word	0x40012c00
 800cd88:	fffff7ff 	.word	0xfffff7ff
 800cd8c:	fffffbff 	.word	0xfffffbff
 800cd90:	40014000 	.word	0x40014000
 800cd94:	40014400 	.word	0x40014400
 800cd98:	40014800 	.word	0x40014800
 800cd9c:	ffffefff 	.word	0xffffefff
 800cda0:	ffffdfff 	.word	0xffffdfff

0800cda4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800cda4:	b580      	push	{r7, lr}
 800cda6:	b086      	sub	sp, #24
 800cda8:	af00      	add	r7, sp, #0
 800cdaa:	6078      	str	r0, [r7, #4]
 800cdac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	6a1b      	ldr	r3, [r3, #32]
 800cdb2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800cdb4:	687b      	ldr	r3, [r7, #4]
 800cdb6:	6a1b      	ldr	r3, [r3, #32]
 800cdb8:	4a26      	ldr	r2, [pc, #152]	@ (800ce54 <TIM_OC4_SetConfig+0xb0>)
 800cdba:	401a      	ands	r2, r3
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	685b      	ldr	r3, [r3, #4]
 800cdc4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	69db      	ldr	r3, [r3, #28]
 800cdca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800cdcc:	68fb      	ldr	r3, [r7, #12]
 800cdce:	4a22      	ldr	r2, [pc, #136]	@ (800ce58 <TIM_OC4_SetConfig+0xb4>)
 800cdd0:	4013      	ands	r3, r2
 800cdd2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800cdd4:	68fb      	ldr	r3, [r7, #12]
 800cdd6:	4a21      	ldr	r2, [pc, #132]	@ (800ce5c <TIM_OC4_SetConfig+0xb8>)
 800cdd8:	4013      	ands	r3, r2
 800cdda:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cddc:	683b      	ldr	r3, [r7, #0]
 800cdde:	681b      	ldr	r3, [r3, #0]
 800cde0:	021b      	lsls	r3, r3, #8
 800cde2:	68fa      	ldr	r2, [r7, #12]
 800cde4:	4313      	orrs	r3, r2
 800cde6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800cde8:	693b      	ldr	r3, [r7, #16]
 800cdea:	4a1d      	ldr	r2, [pc, #116]	@ (800ce60 <TIM_OC4_SetConfig+0xbc>)
 800cdec:	4013      	ands	r3, r2
 800cdee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800cdf0:	683b      	ldr	r3, [r7, #0]
 800cdf2:	689b      	ldr	r3, [r3, #8]
 800cdf4:	031b      	lsls	r3, r3, #12
 800cdf6:	693a      	ldr	r2, [r7, #16]
 800cdf8:	4313      	orrs	r3, r2
 800cdfa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	4a19      	ldr	r2, [pc, #100]	@ (800ce64 <TIM_OC4_SetConfig+0xc0>)
 800ce00:	4293      	cmp	r3, r2
 800ce02:	d00b      	beq.n	800ce1c <TIM_OC4_SetConfig+0x78>
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	4a18      	ldr	r2, [pc, #96]	@ (800ce68 <TIM_OC4_SetConfig+0xc4>)
 800ce08:	4293      	cmp	r3, r2
 800ce0a:	d007      	beq.n	800ce1c <TIM_OC4_SetConfig+0x78>
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	4a17      	ldr	r2, [pc, #92]	@ (800ce6c <TIM_OC4_SetConfig+0xc8>)
 800ce10:	4293      	cmp	r3, r2
 800ce12:	d003      	beq.n	800ce1c <TIM_OC4_SetConfig+0x78>
 800ce14:	687b      	ldr	r3, [r7, #4]
 800ce16:	4a16      	ldr	r2, [pc, #88]	@ (800ce70 <TIM_OC4_SetConfig+0xcc>)
 800ce18:	4293      	cmp	r3, r2
 800ce1a:	d109      	bne.n	800ce30 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800ce1c:	697b      	ldr	r3, [r7, #20]
 800ce1e:	4a15      	ldr	r2, [pc, #84]	@ (800ce74 <TIM_OC4_SetConfig+0xd0>)
 800ce20:	4013      	ands	r3, r2
 800ce22:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800ce24:	683b      	ldr	r3, [r7, #0]
 800ce26:	695b      	ldr	r3, [r3, #20]
 800ce28:	019b      	lsls	r3, r3, #6
 800ce2a:	697a      	ldr	r2, [r7, #20]
 800ce2c:	4313      	orrs	r3, r2
 800ce2e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	697a      	ldr	r2, [r7, #20]
 800ce34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ce36:	687b      	ldr	r3, [r7, #4]
 800ce38:	68fa      	ldr	r2, [r7, #12]
 800ce3a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800ce3c:	683b      	ldr	r3, [r7, #0]
 800ce3e:	685a      	ldr	r2, [r3, #4]
 800ce40:	687b      	ldr	r3, [r7, #4]
 800ce42:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	693a      	ldr	r2, [r7, #16]
 800ce48:	621a      	str	r2, [r3, #32]
}
 800ce4a:	46c0      	nop			@ (mov r8, r8)
 800ce4c:	46bd      	mov	sp, r7
 800ce4e:	b006      	add	sp, #24
 800ce50:	bd80      	pop	{r7, pc}
 800ce52:	46c0      	nop			@ (mov r8, r8)
 800ce54:	ffffefff 	.word	0xffffefff
 800ce58:	feff8fff 	.word	0xfeff8fff
 800ce5c:	fffffcff 	.word	0xfffffcff
 800ce60:	ffffdfff 	.word	0xffffdfff
 800ce64:	40012c00 	.word	0x40012c00
 800ce68:	40014000 	.word	0x40014000
 800ce6c:	40014400 	.word	0x40014400
 800ce70:	40014800 	.word	0x40014800
 800ce74:	ffffbfff 	.word	0xffffbfff

0800ce78 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800ce78:	b580      	push	{r7, lr}
 800ce7a:	b086      	sub	sp, #24
 800ce7c:	af00      	add	r7, sp, #0
 800ce7e:	6078      	str	r0, [r7, #4]
 800ce80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	6a1b      	ldr	r3, [r3, #32]
 800ce86:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	6a1b      	ldr	r3, [r3, #32]
 800ce8c:	4a23      	ldr	r2, [pc, #140]	@ (800cf1c <TIM_OC5_SetConfig+0xa4>)
 800ce8e:	401a      	ands	r2, r3
 800ce90:	687b      	ldr	r3, [r7, #4]
 800ce92:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	685b      	ldr	r3, [r3, #4]
 800ce98:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ce9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800cea0:	68fb      	ldr	r3, [r7, #12]
 800cea2:	4a1f      	ldr	r2, [pc, #124]	@ (800cf20 <TIM_OC5_SetConfig+0xa8>)
 800cea4:	4013      	ands	r3, r2
 800cea6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cea8:	683b      	ldr	r3, [r7, #0]
 800ceaa:	681b      	ldr	r3, [r3, #0]
 800ceac:	68fa      	ldr	r2, [r7, #12]
 800ceae:	4313      	orrs	r3, r2
 800ceb0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800ceb2:	693b      	ldr	r3, [r7, #16]
 800ceb4:	4a1b      	ldr	r2, [pc, #108]	@ (800cf24 <TIM_OC5_SetConfig+0xac>)
 800ceb6:	4013      	ands	r3, r2
 800ceb8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800ceba:	683b      	ldr	r3, [r7, #0]
 800cebc:	689b      	ldr	r3, [r3, #8]
 800cebe:	041b      	lsls	r3, r3, #16
 800cec0:	693a      	ldr	r2, [r7, #16]
 800cec2:	4313      	orrs	r3, r2
 800cec4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	4a17      	ldr	r2, [pc, #92]	@ (800cf28 <TIM_OC5_SetConfig+0xb0>)
 800ceca:	4293      	cmp	r3, r2
 800cecc:	d00b      	beq.n	800cee6 <TIM_OC5_SetConfig+0x6e>
 800cece:	687b      	ldr	r3, [r7, #4]
 800ced0:	4a16      	ldr	r2, [pc, #88]	@ (800cf2c <TIM_OC5_SetConfig+0xb4>)
 800ced2:	4293      	cmp	r3, r2
 800ced4:	d007      	beq.n	800cee6 <TIM_OC5_SetConfig+0x6e>
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	4a15      	ldr	r2, [pc, #84]	@ (800cf30 <TIM_OC5_SetConfig+0xb8>)
 800ceda:	4293      	cmp	r3, r2
 800cedc:	d003      	beq.n	800cee6 <TIM_OC5_SetConfig+0x6e>
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	4a14      	ldr	r2, [pc, #80]	@ (800cf34 <TIM_OC5_SetConfig+0xbc>)
 800cee2:	4293      	cmp	r3, r2
 800cee4:	d109      	bne.n	800cefa <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800cee6:	697b      	ldr	r3, [r7, #20]
 800cee8:	4a0c      	ldr	r2, [pc, #48]	@ (800cf1c <TIM_OC5_SetConfig+0xa4>)
 800ceea:	4013      	ands	r3, r2
 800ceec:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800ceee:	683b      	ldr	r3, [r7, #0]
 800cef0:	695b      	ldr	r3, [r3, #20]
 800cef2:	021b      	lsls	r3, r3, #8
 800cef4:	697a      	ldr	r2, [r7, #20]
 800cef6:	4313      	orrs	r3, r2
 800cef8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	697a      	ldr	r2, [r7, #20]
 800cefe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800cf00:	687b      	ldr	r3, [r7, #4]
 800cf02:	68fa      	ldr	r2, [r7, #12]
 800cf04:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800cf06:	683b      	ldr	r3, [r7, #0]
 800cf08:	685a      	ldr	r2, [r3, #4]
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cf0e:	687b      	ldr	r3, [r7, #4]
 800cf10:	693a      	ldr	r2, [r7, #16]
 800cf12:	621a      	str	r2, [r3, #32]
}
 800cf14:	46c0      	nop			@ (mov r8, r8)
 800cf16:	46bd      	mov	sp, r7
 800cf18:	b006      	add	sp, #24
 800cf1a:	bd80      	pop	{r7, pc}
 800cf1c:	fffeffff 	.word	0xfffeffff
 800cf20:	fffeff8f 	.word	0xfffeff8f
 800cf24:	fffdffff 	.word	0xfffdffff
 800cf28:	40012c00 	.word	0x40012c00
 800cf2c:	40014000 	.word	0x40014000
 800cf30:	40014400 	.word	0x40014400
 800cf34:	40014800 	.word	0x40014800

0800cf38 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800cf38:	b580      	push	{r7, lr}
 800cf3a:	b086      	sub	sp, #24
 800cf3c:	af00      	add	r7, sp, #0
 800cf3e:	6078      	str	r0, [r7, #4]
 800cf40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	6a1b      	ldr	r3, [r3, #32]
 800cf46:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	6a1b      	ldr	r3, [r3, #32]
 800cf4c:	4a24      	ldr	r2, [pc, #144]	@ (800cfe0 <TIM_OC6_SetConfig+0xa8>)
 800cf4e:	401a      	ands	r2, r3
 800cf50:	687b      	ldr	r3, [r7, #4]
 800cf52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	685b      	ldr	r3, [r3, #4]
 800cf58:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cf5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800cf60:	68fb      	ldr	r3, [r7, #12]
 800cf62:	4a20      	ldr	r2, [pc, #128]	@ (800cfe4 <TIM_OC6_SetConfig+0xac>)
 800cf64:	4013      	ands	r3, r2
 800cf66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cf68:	683b      	ldr	r3, [r7, #0]
 800cf6a:	681b      	ldr	r3, [r3, #0]
 800cf6c:	021b      	lsls	r3, r3, #8
 800cf6e:	68fa      	ldr	r2, [r7, #12]
 800cf70:	4313      	orrs	r3, r2
 800cf72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800cf74:	693b      	ldr	r3, [r7, #16]
 800cf76:	4a1c      	ldr	r2, [pc, #112]	@ (800cfe8 <TIM_OC6_SetConfig+0xb0>)
 800cf78:	4013      	ands	r3, r2
 800cf7a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800cf7c:	683b      	ldr	r3, [r7, #0]
 800cf7e:	689b      	ldr	r3, [r3, #8]
 800cf80:	051b      	lsls	r3, r3, #20
 800cf82:	693a      	ldr	r2, [r7, #16]
 800cf84:	4313      	orrs	r3, r2
 800cf86:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	4a18      	ldr	r2, [pc, #96]	@ (800cfec <TIM_OC6_SetConfig+0xb4>)
 800cf8c:	4293      	cmp	r3, r2
 800cf8e:	d00b      	beq.n	800cfa8 <TIM_OC6_SetConfig+0x70>
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	4a17      	ldr	r2, [pc, #92]	@ (800cff0 <TIM_OC6_SetConfig+0xb8>)
 800cf94:	4293      	cmp	r3, r2
 800cf96:	d007      	beq.n	800cfa8 <TIM_OC6_SetConfig+0x70>
 800cf98:	687b      	ldr	r3, [r7, #4]
 800cf9a:	4a16      	ldr	r2, [pc, #88]	@ (800cff4 <TIM_OC6_SetConfig+0xbc>)
 800cf9c:	4293      	cmp	r3, r2
 800cf9e:	d003      	beq.n	800cfa8 <TIM_OC6_SetConfig+0x70>
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	4a15      	ldr	r2, [pc, #84]	@ (800cff8 <TIM_OC6_SetConfig+0xc0>)
 800cfa4:	4293      	cmp	r3, r2
 800cfa6:	d109      	bne.n	800cfbc <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800cfa8:	697b      	ldr	r3, [r7, #20]
 800cfaa:	4a14      	ldr	r2, [pc, #80]	@ (800cffc <TIM_OC6_SetConfig+0xc4>)
 800cfac:	4013      	ands	r3, r2
 800cfae:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800cfb0:	683b      	ldr	r3, [r7, #0]
 800cfb2:	695b      	ldr	r3, [r3, #20]
 800cfb4:	029b      	lsls	r3, r3, #10
 800cfb6:	697a      	ldr	r2, [r7, #20]
 800cfb8:	4313      	orrs	r3, r2
 800cfba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	697a      	ldr	r2, [r7, #20]
 800cfc0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800cfc2:	687b      	ldr	r3, [r7, #4]
 800cfc4:	68fa      	ldr	r2, [r7, #12]
 800cfc6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800cfc8:	683b      	ldr	r3, [r7, #0]
 800cfca:	685a      	ldr	r2, [r3, #4]
 800cfcc:	687b      	ldr	r3, [r7, #4]
 800cfce:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	693a      	ldr	r2, [r7, #16]
 800cfd4:	621a      	str	r2, [r3, #32]
}
 800cfd6:	46c0      	nop			@ (mov r8, r8)
 800cfd8:	46bd      	mov	sp, r7
 800cfda:	b006      	add	sp, #24
 800cfdc:	bd80      	pop	{r7, pc}
 800cfde:	46c0      	nop			@ (mov r8, r8)
 800cfe0:	ffefffff 	.word	0xffefffff
 800cfe4:	feff8fff 	.word	0xfeff8fff
 800cfe8:	ffdfffff 	.word	0xffdfffff
 800cfec:	40012c00 	.word	0x40012c00
 800cff0:	40014000 	.word	0x40014000
 800cff4:	40014400 	.word	0x40014400
 800cff8:	40014800 	.word	0x40014800
 800cffc:	fffbffff 	.word	0xfffbffff

0800d000 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800d000:	b580      	push	{r7, lr}
 800d002:	b086      	sub	sp, #24
 800d004:	af00      	add	r7, sp, #0
 800d006:	60f8      	str	r0, [r7, #12]
 800d008:	60b9      	str	r1, [r7, #8]
 800d00a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800d00c:	68bb      	ldr	r3, [r7, #8]
 800d00e:	221f      	movs	r2, #31
 800d010:	4013      	ands	r3, r2
 800d012:	2201      	movs	r2, #1
 800d014:	409a      	lsls	r2, r3
 800d016:	0013      	movs	r3, r2
 800d018:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800d01a:	68fb      	ldr	r3, [r7, #12]
 800d01c:	6a1b      	ldr	r3, [r3, #32]
 800d01e:	697a      	ldr	r2, [r7, #20]
 800d020:	43d2      	mvns	r2, r2
 800d022:	401a      	ands	r2, r3
 800d024:	68fb      	ldr	r3, [r7, #12]
 800d026:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800d028:	68fb      	ldr	r3, [r7, #12]
 800d02a:	6a1a      	ldr	r2, [r3, #32]
 800d02c:	68bb      	ldr	r3, [r7, #8]
 800d02e:	211f      	movs	r1, #31
 800d030:	400b      	ands	r3, r1
 800d032:	6879      	ldr	r1, [r7, #4]
 800d034:	4099      	lsls	r1, r3
 800d036:	000b      	movs	r3, r1
 800d038:	431a      	orrs	r2, r3
 800d03a:	68fb      	ldr	r3, [r7, #12]
 800d03c:	621a      	str	r2, [r3, #32]
}
 800d03e:	46c0      	nop			@ (mov r8, r8)
 800d040:	46bd      	mov	sp, r7
 800d042:	b006      	add	sp, #24
 800d044:	bd80      	pop	{r7, pc}
	...

0800d048 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800d048:	b580      	push	{r7, lr}
 800d04a:	b084      	sub	sp, #16
 800d04c:	af00      	add	r7, sp, #0
 800d04e:	6078      	str	r0, [r7, #4]
 800d050:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800d052:	2300      	movs	r3, #0
 800d054:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	223c      	movs	r2, #60	@ 0x3c
 800d05a:	5c9b      	ldrb	r3, [r3, r2]
 800d05c:	2b01      	cmp	r3, #1
 800d05e:	d101      	bne.n	800d064 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800d060:	2302      	movs	r3, #2
 800d062:	e06f      	b.n	800d144 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 800d064:	687b      	ldr	r3, [r7, #4]
 800d066:	223c      	movs	r2, #60	@ 0x3c
 800d068:	2101      	movs	r1, #1
 800d06a:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800d06c:	68fb      	ldr	r3, [r7, #12]
 800d06e:	22ff      	movs	r2, #255	@ 0xff
 800d070:	4393      	bics	r3, r2
 800d072:	001a      	movs	r2, r3
 800d074:	683b      	ldr	r3, [r7, #0]
 800d076:	68db      	ldr	r3, [r3, #12]
 800d078:	4313      	orrs	r3, r2
 800d07a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800d07c:	68fb      	ldr	r3, [r7, #12]
 800d07e:	4a33      	ldr	r2, [pc, #204]	@ (800d14c <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 800d080:	401a      	ands	r2, r3
 800d082:	683b      	ldr	r3, [r7, #0]
 800d084:	689b      	ldr	r3, [r3, #8]
 800d086:	4313      	orrs	r3, r2
 800d088:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800d08a:	68fb      	ldr	r3, [r7, #12]
 800d08c:	4a30      	ldr	r2, [pc, #192]	@ (800d150 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 800d08e:	401a      	ands	r2, r3
 800d090:	683b      	ldr	r3, [r7, #0]
 800d092:	685b      	ldr	r3, [r3, #4]
 800d094:	4313      	orrs	r3, r2
 800d096:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800d098:	68fb      	ldr	r3, [r7, #12]
 800d09a:	4a2e      	ldr	r2, [pc, #184]	@ (800d154 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>)
 800d09c:	401a      	ands	r2, r3
 800d09e:	683b      	ldr	r3, [r7, #0]
 800d0a0:	681b      	ldr	r3, [r3, #0]
 800d0a2:	4313      	orrs	r3, r2
 800d0a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800d0a6:	68fb      	ldr	r3, [r7, #12]
 800d0a8:	4a2b      	ldr	r2, [pc, #172]	@ (800d158 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 800d0aa:	401a      	ands	r2, r3
 800d0ac:	683b      	ldr	r3, [r7, #0]
 800d0ae:	691b      	ldr	r3, [r3, #16]
 800d0b0:	4313      	orrs	r3, r2
 800d0b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800d0b4:	68fb      	ldr	r3, [r7, #12]
 800d0b6:	4a29      	ldr	r2, [pc, #164]	@ (800d15c <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 800d0b8:	401a      	ands	r2, r3
 800d0ba:	683b      	ldr	r3, [r7, #0]
 800d0bc:	695b      	ldr	r3, [r3, #20]
 800d0be:	4313      	orrs	r3, r2
 800d0c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800d0c2:	68fb      	ldr	r3, [r7, #12]
 800d0c4:	4a26      	ldr	r2, [pc, #152]	@ (800d160 <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 800d0c6:	401a      	ands	r2, r3
 800d0c8:	683b      	ldr	r3, [r7, #0]
 800d0ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d0cc:	4313      	orrs	r3, r2
 800d0ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800d0d0:	68fb      	ldr	r3, [r7, #12]
 800d0d2:	4a24      	ldr	r2, [pc, #144]	@ (800d164 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800d0d4:	401a      	ands	r2, r3
 800d0d6:	683b      	ldr	r3, [r7, #0]
 800d0d8:	699b      	ldr	r3, [r3, #24]
 800d0da:	041b      	lsls	r3, r3, #16
 800d0dc:	4313      	orrs	r3, r2
 800d0de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800d0e0:	68fb      	ldr	r3, [r7, #12]
 800d0e2:	4a21      	ldr	r2, [pc, #132]	@ (800d168 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800d0e4:	401a      	ands	r2, r3
 800d0e6:	683b      	ldr	r3, [r7, #0]
 800d0e8:	69db      	ldr	r3, [r3, #28]
 800d0ea:	4313      	orrs	r3, r2
 800d0ec:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	681b      	ldr	r3, [r3, #0]
 800d0f2:	4a1e      	ldr	r2, [pc, #120]	@ (800d16c <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800d0f4:	4293      	cmp	r3, r2
 800d0f6:	d11c      	bne.n	800d132 <HAL_TIMEx_ConfigBreakDeadTime+0xea>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800d0f8:	68fb      	ldr	r3, [r7, #12]
 800d0fa:	4a1d      	ldr	r2, [pc, #116]	@ (800d170 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 800d0fc:	401a      	ands	r2, r3
 800d0fe:	683b      	ldr	r3, [r7, #0]
 800d100:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d102:	051b      	lsls	r3, r3, #20
 800d104:	4313      	orrs	r3, r2
 800d106:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800d108:	68fb      	ldr	r3, [r7, #12]
 800d10a:	4a1a      	ldr	r2, [pc, #104]	@ (800d174 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 800d10c:	401a      	ands	r2, r3
 800d10e:	683b      	ldr	r3, [r7, #0]
 800d110:	6a1b      	ldr	r3, [r3, #32]
 800d112:	4313      	orrs	r3, r2
 800d114:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800d116:	68fb      	ldr	r3, [r7, #12]
 800d118:	4a17      	ldr	r2, [pc, #92]	@ (800d178 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 800d11a:	401a      	ands	r2, r3
 800d11c:	683b      	ldr	r3, [r7, #0]
 800d11e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d120:	4313      	orrs	r3, r2
 800d122:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800d124:	68fb      	ldr	r3, [r7, #12]
 800d126:	4a15      	ldr	r2, [pc, #84]	@ (800d17c <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 800d128:	401a      	ands	r2, r3
 800d12a:	683b      	ldr	r3, [r7, #0]
 800d12c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d12e:	4313      	orrs	r3, r2
 800d130:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800d132:	687b      	ldr	r3, [r7, #4]
 800d134:	681b      	ldr	r3, [r3, #0]
 800d136:	68fa      	ldr	r2, [r7, #12]
 800d138:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	223c      	movs	r2, #60	@ 0x3c
 800d13e:	2100      	movs	r1, #0
 800d140:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800d142:	2300      	movs	r3, #0
}
 800d144:	0018      	movs	r0, r3
 800d146:	46bd      	mov	sp, r7
 800d148:	b004      	add	sp, #16
 800d14a:	bd80      	pop	{r7, pc}
 800d14c:	fffffcff 	.word	0xfffffcff
 800d150:	fffffbff 	.word	0xfffffbff
 800d154:	fffff7ff 	.word	0xfffff7ff
 800d158:	ffffefff 	.word	0xffffefff
 800d15c:	ffffdfff 	.word	0xffffdfff
 800d160:	ffffbfff 	.word	0xffffbfff
 800d164:	fff0ffff 	.word	0xfff0ffff
 800d168:	efffffff 	.word	0xefffffff
 800d16c:	40012c00 	.word	0x40012c00
 800d170:	ff0fffff 	.word	0xff0fffff
 800d174:	feffffff 	.word	0xfeffffff
 800d178:	fdffffff 	.word	0xfdffffff
 800d17c:	dfffffff 	.word	0xdfffffff

0800d180 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d180:	b580      	push	{r7, lr}
 800d182:	b082      	sub	sp, #8
 800d184:	af00      	add	r7, sp, #0
 800d186:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	2b00      	cmp	r3, #0
 800d18c:	d101      	bne.n	800d192 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d18e:	2301      	movs	r3, #1
 800d190:	e046      	b.n	800d220 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800d192:	687b      	ldr	r3, [r7, #4]
 800d194:	2288      	movs	r2, #136	@ 0x88
 800d196:	589b      	ldr	r3, [r3, r2]
 800d198:	2b00      	cmp	r3, #0
 800d19a:	d107      	bne.n	800d1ac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	2284      	movs	r2, #132	@ 0x84
 800d1a0:	2100      	movs	r1, #0
 800d1a2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	0018      	movs	r0, r3
 800d1a8:	f7fa fd0c 	bl	8007bc4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d1ac:	687b      	ldr	r3, [r7, #4]
 800d1ae:	2288      	movs	r2, #136	@ 0x88
 800d1b0:	2124      	movs	r1, #36	@ 0x24
 800d1b2:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 800d1b4:	687b      	ldr	r3, [r7, #4]
 800d1b6:	681b      	ldr	r3, [r3, #0]
 800d1b8:	681a      	ldr	r2, [r3, #0]
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	681b      	ldr	r3, [r3, #0]
 800d1be:	2101      	movs	r1, #1
 800d1c0:	438a      	bics	r2, r1
 800d1c2:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d1c8:	2b00      	cmp	r3, #0
 800d1ca:	d003      	beq.n	800d1d4 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 800d1cc:	687b      	ldr	r3, [r7, #4]
 800d1ce:	0018      	movs	r0, r3
 800d1d0:	f000 fd0c 	bl	800dbec <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	0018      	movs	r0, r3
 800d1d8:	f000 f9b2 	bl	800d540 <UART_SetConfig>
 800d1dc:	0003      	movs	r3, r0
 800d1de:	2b01      	cmp	r3, #1
 800d1e0:	d101      	bne.n	800d1e6 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 800d1e2:	2301      	movs	r3, #1
 800d1e4:	e01c      	b.n	800d220 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d1e6:	687b      	ldr	r3, [r7, #4]
 800d1e8:	681b      	ldr	r3, [r3, #0]
 800d1ea:	685a      	ldr	r2, [r3, #4]
 800d1ec:	687b      	ldr	r3, [r7, #4]
 800d1ee:	681b      	ldr	r3, [r3, #0]
 800d1f0:	490d      	ldr	r1, [pc, #52]	@ (800d228 <HAL_UART_Init+0xa8>)
 800d1f2:	400a      	ands	r2, r1
 800d1f4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d1f6:	687b      	ldr	r3, [r7, #4]
 800d1f8:	681b      	ldr	r3, [r3, #0]
 800d1fa:	689a      	ldr	r2, [r3, #8]
 800d1fc:	687b      	ldr	r3, [r7, #4]
 800d1fe:	681b      	ldr	r3, [r3, #0]
 800d200:	212a      	movs	r1, #42	@ 0x2a
 800d202:	438a      	bics	r2, r1
 800d204:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800d206:	687b      	ldr	r3, [r7, #4]
 800d208:	681b      	ldr	r3, [r3, #0]
 800d20a:	681a      	ldr	r2, [r3, #0]
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	681b      	ldr	r3, [r3, #0]
 800d210:	2101      	movs	r1, #1
 800d212:	430a      	orrs	r2, r1
 800d214:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800d216:	687b      	ldr	r3, [r7, #4]
 800d218:	0018      	movs	r0, r3
 800d21a:	f000 fd9b 	bl	800dd54 <UART_CheckIdleState>
 800d21e:	0003      	movs	r3, r0
}
 800d220:	0018      	movs	r0, r3
 800d222:	46bd      	mov	sp, r7
 800d224:	b002      	add	sp, #8
 800d226:	bd80      	pop	{r7, pc}
 800d228:	ffffb7ff 	.word	0xffffb7ff

0800d22c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d22c:	b580      	push	{r7, lr}
 800d22e:	b08a      	sub	sp, #40	@ 0x28
 800d230:	af02      	add	r7, sp, #8
 800d232:	60f8      	str	r0, [r7, #12]
 800d234:	60b9      	str	r1, [r7, #8]
 800d236:	603b      	str	r3, [r7, #0]
 800d238:	1dbb      	adds	r3, r7, #6
 800d23a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800d23c:	68fb      	ldr	r3, [r7, #12]
 800d23e:	2288      	movs	r2, #136	@ 0x88
 800d240:	589b      	ldr	r3, [r3, r2]
 800d242:	2b20      	cmp	r3, #32
 800d244:	d000      	beq.n	800d248 <HAL_UART_Transmit+0x1c>
 800d246:	e090      	b.n	800d36a <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 800d248:	68bb      	ldr	r3, [r7, #8]
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	d003      	beq.n	800d256 <HAL_UART_Transmit+0x2a>
 800d24e:	1dbb      	adds	r3, r7, #6
 800d250:	881b      	ldrh	r3, [r3, #0]
 800d252:	2b00      	cmp	r3, #0
 800d254:	d101      	bne.n	800d25a <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 800d256:	2301      	movs	r3, #1
 800d258:	e088      	b.n	800d36c <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d25a:	68fb      	ldr	r3, [r7, #12]
 800d25c:	689a      	ldr	r2, [r3, #8]
 800d25e:	2380      	movs	r3, #128	@ 0x80
 800d260:	015b      	lsls	r3, r3, #5
 800d262:	429a      	cmp	r2, r3
 800d264:	d109      	bne.n	800d27a <HAL_UART_Transmit+0x4e>
 800d266:	68fb      	ldr	r3, [r7, #12]
 800d268:	691b      	ldr	r3, [r3, #16]
 800d26a:	2b00      	cmp	r3, #0
 800d26c:	d105      	bne.n	800d27a <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800d26e:	68bb      	ldr	r3, [r7, #8]
 800d270:	2201      	movs	r2, #1
 800d272:	4013      	ands	r3, r2
 800d274:	d001      	beq.n	800d27a <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 800d276:	2301      	movs	r3, #1
 800d278:	e078      	b.n	800d36c <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d27a:	68fb      	ldr	r3, [r7, #12]
 800d27c:	2290      	movs	r2, #144	@ 0x90
 800d27e:	2100      	movs	r1, #0
 800d280:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800d282:	68fb      	ldr	r3, [r7, #12]
 800d284:	2288      	movs	r2, #136	@ 0x88
 800d286:	2121      	movs	r1, #33	@ 0x21
 800d288:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800d28a:	f7fb fc3d 	bl	8008b08 <HAL_GetTick>
 800d28e:	0003      	movs	r3, r0
 800d290:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800d292:	68fb      	ldr	r3, [r7, #12]
 800d294:	1dba      	adds	r2, r7, #6
 800d296:	2154      	movs	r1, #84	@ 0x54
 800d298:	8812      	ldrh	r2, [r2, #0]
 800d29a:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800d29c:	68fb      	ldr	r3, [r7, #12]
 800d29e:	1dba      	adds	r2, r7, #6
 800d2a0:	2156      	movs	r1, #86	@ 0x56
 800d2a2:	8812      	ldrh	r2, [r2, #0]
 800d2a4:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d2a6:	68fb      	ldr	r3, [r7, #12]
 800d2a8:	689a      	ldr	r2, [r3, #8]
 800d2aa:	2380      	movs	r3, #128	@ 0x80
 800d2ac:	015b      	lsls	r3, r3, #5
 800d2ae:	429a      	cmp	r2, r3
 800d2b0:	d108      	bne.n	800d2c4 <HAL_UART_Transmit+0x98>
 800d2b2:	68fb      	ldr	r3, [r7, #12]
 800d2b4:	691b      	ldr	r3, [r3, #16]
 800d2b6:	2b00      	cmp	r3, #0
 800d2b8:	d104      	bne.n	800d2c4 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 800d2ba:	2300      	movs	r3, #0
 800d2bc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800d2be:	68bb      	ldr	r3, [r7, #8]
 800d2c0:	61bb      	str	r3, [r7, #24]
 800d2c2:	e003      	b.n	800d2cc <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 800d2c4:	68bb      	ldr	r3, [r7, #8]
 800d2c6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800d2c8:	2300      	movs	r3, #0
 800d2ca:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800d2cc:	e030      	b.n	800d330 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800d2ce:	697a      	ldr	r2, [r7, #20]
 800d2d0:	68f8      	ldr	r0, [r7, #12]
 800d2d2:	683b      	ldr	r3, [r7, #0]
 800d2d4:	9300      	str	r3, [sp, #0]
 800d2d6:	0013      	movs	r3, r2
 800d2d8:	2200      	movs	r2, #0
 800d2da:	2180      	movs	r1, #128	@ 0x80
 800d2dc:	f000 fde4 	bl	800dea8 <UART_WaitOnFlagUntilTimeout>
 800d2e0:	1e03      	subs	r3, r0, #0
 800d2e2:	d005      	beq.n	800d2f0 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 800d2e4:	68fb      	ldr	r3, [r7, #12]
 800d2e6:	2288      	movs	r2, #136	@ 0x88
 800d2e8:	2120      	movs	r1, #32
 800d2ea:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 800d2ec:	2303      	movs	r3, #3
 800d2ee:	e03d      	b.n	800d36c <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 800d2f0:	69fb      	ldr	r3, [r7, #28]
 800d2f2:	2b00      	cmp	r3, #0
 800d2f4:	d10b      	bne.n	800d30e <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800d2f6:	69bb      	ldr	r3, [r7, #24]
 800d2f8:	881b      	ldrh	r3, [r3, #0]
 800d2fa:	001a      	movs	r2, r3
 800d2fc:	68fb      	ldr	r3, [r7, #12]
 800d2fe:	681b      	ldr	r3, [r3, #0]
 800d300:	05d2      	lsls	r2, r2, #23
 800d302:	0dd2      	lsrs	r2, r2, #23
 800d304:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800d306:	69bb      	ldr	r3, [r7, #24]
 800d308:	3302      	adds	r3, #2
 800d30a:	61bb      	str	r3, [r7, #24]
 800d30c:	e007      	b.n	800d31e <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800d30e:	69fb      	ldr	r3, [r7, #28]
 800d310:	781a      	ldrb	r2, [r3, #0]
 800d312:	68fb      	ldr	r3, [r7, #12]
 800d314:	681b      	ldr	r3, [r3, #0]
 800d316:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800d318:	69fb      	ldr	r3, [r7, #28]
 800d31a:	3301      	adds	r3, #1
 800d31c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800d31e:	68fb      	ldr	r3, [r7, #12]
 800d320:	2256      	movs	r2, #86	@ 0x56
 800d322:	5a9b      	ldrh	r3, [r3, r2]
 800d324:	b29b      	uxth	r3, r3
 800d326:	3b01      	subs	r3, #1
 800d328:	b299      	uxth	r1, r3
 800d32a:	68fb      	ldr	r3, [r7, #12]
 800d32c:	2256      	movs	r2, #86	@ 0x56
 800d32e:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800d330:	68fb      	ldr	r3, [r7, #12]
 800d332:	2256      	movs	r2, #86	@ 0x56
 800d334:	5a9b      	ldrh	r3, [r3, r2]
 800d336:	b29b      	uxth	r3, r3
 800d338:	2b00      	cmp	r3, #0
 800d33a:	d1c8      	bne.n	800d2ce <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800d33c:	697a      	ldr	r2, [r7, #20]
 800d33e:	68f8      	ldr	r0, [r7, #12]
 800d340:	683b      	ldr	r3, [r7, #0]
 800d342:	9300      	str	r3, [sp, #0]
 800d344:	0013      	movs	r3, r2
 800d346:	2200      	movs	r2, #0
 800d348:	2140      	movs	r1, #64	@ 0x40
 800d34a:	f000 fdad 	bl	800dea8 <UART_WaitOnFlagUntilTimeout>
 800d34e:	1e03      	subs	r3, r0, #0
 800d350:	d005      	beq.n	800d35e <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 800d352:	68fb      	ldr	r3, [r7, #12]
 800d354:	2288      	movs	r2, #136	@ 0x88
 800d356:	2120      	movs	r1, #32
 800d358:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 800d35a:	2303      	movs	r3, #3
 800d35c:	e006      	b.n	800d36c <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800d35e:	68fb      	ldr	r3, [r7, #12]
 800d360:	2288      	movs	r2, #136	@ 0x88
 800d362:	2120      	movs	r1, #32
 800d364:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800d366:	2300      	movs	r3, #0
 800d368:	e000      	b.n	800d36c <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 800d36a:	2302      	movs	r3, #2
  }
}
 800d36c:	0018      	movs	r0, r3
 800d36e:	46bd      	mov	sp, r7
 800d370:	b008      	add	sp, #32
 800d372:	bd80      	pop	{r7, pc}

0800d374 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d374:	b580      	push	{r7, lr}
 800d376:	b08a      	sub	sp, #40	@ 0x28
 800d378:	af02      	add	r7, sp, #8
 800d37a:	60f8      	str	r0, [r7, #12]
 800d37c:	60b9      	str	r1, [r7, #8]
 800d37e:	603b      	str	r3, [r7, #0]
 800d380:	1dbb      	adds	r3, r7, #6
 800d382:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800d384:	68fb      	ldr	r3, [r7, #12]
 800d386:	228c      	movs	r2, #140	@ 0x8c
 800d388:	589b      	ldr	r3, [r3, r2]
 800d38a:	2b20      	cmp	r3, #32
 800d38c:	d000      	beq.n	800d390 <HAL_UART_Receive+0x1c>
 800d38e:	e0d0      	b.n	800d532 <HAL_UART_Receive+0x1be>
  {
    if ((pData == NULL) || (Size == 0U))
 800d390:	68bb      	ldr	r3, [r7, #8]
 800d392:	2b00      	cmp	r3, #0
 800d394:	d003      	beq.n	800d39e <HAL_UART_Receive+0x2a>
 800d396:	1dbb      	adds	r3, r7, #6
 800d398:	881b      	ldrh	r3, [r3, #0]
 800d39a:	2b00      	cmp	r3, #0
 800d39c:	d101      	bne.n	800d3a2 <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 800d39e:	2301      	movs	r3, #1
 800d3a0:	e0c8      	b.n	800d534 <HAL_UART_Receive+0x1c0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d3a2:	68fb      	ldr	r3, [r7, #12]
 800d3a4:	689a      	ldr	r2, [r3, #8]
 800d3a6:	2380      	movs	r3, #128	@ 0x80
 800d3a8:	015b      	lsls	r3, r3, #5
 800d3aa:	429a      	cmp	r2, r3
 800d3ac:	d109      	bne.n	800d3c2 <HAL_UART_Receive+0x4e>
 800d3ae:	68fb      	ldr	r3, [r7, #12]
 800d3b0:	691b      	ldr	r3, [r3, #16]
 800d3b2:	2b00      	cmp	r3, #0
 800d3b4:	d105      	bne.n	800d3c2 <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800d3b6:	68bb      	ldr	r3, [r7, #8]
 800d3b8:	2201      	movs	r2, #1
 800d3ba:	4013      	ands	r3, r2
 800d3bc:	d001      	beq.n	800d3c2 <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 800d3be:	2301      	movs	r3, #1
 800d3c0:	e0b8      	b.n	800d534 <HAL_UART_Receive+0x1c0>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d3c2:	68fb      	ldr	r3, [r7, #12]
 800d3c4:	2290      	movs	r2, #144	@ 0x90
 800d3c6:	2100      	movs	r1, #0
 800d3c8:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d3ca:	68fb      	ldr	r3, [r7, #12]
 800d3cc:	228c      	movs	r2, #140	@ 0x8c
 800d3ce:	2122      	movs	r1, #34	@ 0x22
 800d3d0:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d3d2:	68fb      	ldr	r3, [r7, #12]
 800d3d4:	2200      	movs	r2, #0
 800d3d6:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800d3d8:	f7fb fb96 	bl	8008b08 <HAL_GetTick>
 800d3dc:	0003      	movs	r3, r0
 800d3de:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 800d3e0:	68fb      	ldr	r3, [r7, #12]
 800d3e2:	1dba      	adds	r2, r7, #6
 800d3e4:	215c      	movs	r1, #92	@ 0x5c
 800d3e6:	8812      	ldrh	r2, [r2, #0]
 800d3e8:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 800d3ea:	68fb      	ldr	r3, [r7, #12]
 800d3ec:	1dba      	adds	r2, r7, #6
 800d3ee:	215e      	movs	r1, #94	@ 0x5e
 800d3f0:	8812      	ldrh	r2, [r2, #0]
 800d3f2:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800d3f4:	68fb      	ldr	r3, [r7, #12]
 800d3f6:	689a      	ldr	r2, [r3, #8]
 800d3f8:	2380      	movs	r3, #128	@ 0x80
 800d3fa:	015b      	lsls	r3, r3, #5
 800d3fc:	429a      	cmp	r2, r3
 800d3fe:	d10d      	bne.n	800d41c <HAL_UART_Receive+0xa8>
 800d400:	68fb      	ldr	r3, [r7, #12]
 800d402:	691b      	ldr	r3, [r3, #16]
 800d404:	2b00      	cmp	r3, #0
 800d406:	d104      	bne.n	800d412 <HAL_UART_Receive+0x9e>
 800d408:	68fb      	ldr	r3, [r7, #12]
 800d40a:	2260      	movs	r2, #96	@ 0x60
 800d40c:	494b      	ldr	r1, [pc, #300]	@ (800d53c <HAL_UART_Receive+0x1c8>)
 800d40e:	5299      	strh	r1, [r3, r2]
 800d410:	e02e      	b.n	800d470 <HAL_UART_Receive+0xfc>
 800d412:	68fb      	ldr	r3, [r7, #12]
 800d414:	2260      	movs	r2, #96	@ 0x60
 800d416:	21ff      	movs	r1, #255	@ 0xff
 800d418:	5299      	strh	r1, [r3, r2]
 800d41a:	e029      	b.n	800d470 <HAL_UART_Receive+0xfc>
 800d41c:	68fb      	ldr	r3, [r7, #12]
 800d41e:	689b      	ldr	r3, [r3, #8]
 800d420:	2b00      	cmp	r3, #0
 800d422:	d10d      	bne.n	800d440 <HAL_UART_Receive+0xcc>
 800d424:	68fb      	ldr	r3, [r7, #12]
 800d426:	691b      	ldr	r3, [r3, #16]
 800d428:	2b00      	cmp	r3, #0
 800d42a:	d104      	bne.n	800d436 <HAL_UART_Receive+0xc2>
 800d42c:	68fb      	ldr	r3, [r7, #12]
 800d42e:	2260      	movs	r2, #96	@ 0x60
 800d430:	21ff      	movs	r1, #255	@ 0xff
 800d432:	5299      	strh	r1, [r3, r2]
 800d434:	e01c      	b.n	800d470 <HAL_UART_Receive+0xfc>
 800d436:	68fb      	ldr	r3, [r7, #12]
 800d438:	2260      	movs	r2, #96	@ 0x60
 800d43a:	217f      	movs	r1, #127	@ 0x7f
 800d43c:	5299      	strh	r1, [r3, r2]
 800d43e:	e017      	b.n	800d470 <HAL_UART_Receive+0xfc>
 800d440:	68fb      	ldr	r3, [r7, #12]
 800d442:	689a      	ldr	r2, [r3, #8]
 800d444:	2380      	movs	r3, #128	@ 0x80
 800d446:	055b      	lsls	r3, r3, #21
 800d448:	429a      	cmp	r2, r3
 800d44a:	d10d      	bne.n	800d468 <HAL_UART_Receive+0xf4>
 800d44c:	68fb      	ldr	r3, [r7, #12]
 800d44e:	691b      	ldr	r3, [r3, #16]
 800d450:	2b00      	cmp	r3, #0
 800d452:	d104      	bne.n	800d45e <HAL_UART_Receive+0xea>
 800d454:	68fb      	ldr	r3, [r7, #12]
 800d456:	2260      	movs	r2, #96	@ 0x60
 800d458:	217f      	movs	r1, #127	@ 0x7f
 800d45a:	5299      	strh	r1, [r3, r2]
 800d45c:	e008      	b.n	800d470 <HAL_UART_Receive+0xfc>
 800d45e:	68fb      	ldr	r3, [r7, #12]
 800d460:	2260      	movs	r2, #96	@ 0x60
 800d462:	213f      	movs	r1, #63	@ 0x3f
 800d464:	5299      	strh	r1, [r3, r2]
 800d466:	e003      	b.n	800d470 <HAL_UART_Receive+0xfc>
 800d468:	68fb      	ldr	r3, [r7, #12]
 800d46a:	2260      	movs	r2, #96	@ 0x60
 800d46c:	2100      	movs	r1, #0
 800d46e:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 800d470:	2312      	movs	r3, #18
 800d472:	18fb      	adds	r3, r7, r3
 800d474:	68fa      	ldr	r2, [r7, #12]
 800d476:	2160      	movs	r1, #96	@ 0x60
 800d478:	5a52      	ldrh	r2, [r2, r1]
 800d47a:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d47c:	68fb      	ldr	r3, [r7, #12]
 800d47e:	689a      	ldr	r2, [r3, #8]
 800d480:	2380      	movs	r3, #128	@ 0x80
 800d482:	015b      	lsls	r3, r3, #5
 800d484:	429a      	cmp	r2, r3
 800d486:	d108      	bne.n	800d49a <HAL_UART_Receive+0x126>
 800d488:	68fb      	ldr	r3, [r7, #12]
 800d48a:	691b      	ldr	r3, [r3, #16]
 800d48c:	2b00      	cmp	r3, #0
 800d48e:	d104      	bne.n	800d49a <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 800d490:	2300      	movs	r3, #0
 800d492:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800d494:	68bb      	ldr	r3, [r7, #8]
 800d496:	61bb      	str	r3, [r7, #24]
 800d498:	e003      	b.n	800d4a2 <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 800d49a:	68bb      	ldr	r3, [r7, #8]
 800d49c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800d49e:	2300      	movs	r3, #0
 800d4a0:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800d4a2:	e03a      	b.n	800d51a <HAL_UART_Receive+0x1a6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800d4a4:	697a      	ldr	r2, [r7, #20]
 800d4a6:	68f8      	ldr	r0, [r7, #12]
 800d4a8:	683b      	ldr	r3, [r7, #0]
 800d4aa:	9300      	str	r3, [sp, #0]
 800d4ac:	0013      	movs	r3, r2
 800d4ae:	2200      	movs	r2, #0
 800d4b0:	2120      	movs	r1, #32
 800d4b2:	f000 fcf9 	bl	800dea8 <UART_WaitOnFlagUntilTimeout>
 800d4b6:	1e03      	subs	r3, r0, #0
 800d4b8:	d005      	beq.n	800d4c6 <HAL_UART_Receive+0x152>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800d4ba:	68fb      	ldr	r3, [r7, #12]
 800d4bc:	228c      	movs	r2, #140	@ 0x8c
 800d4be:	2120      	movs	r1, #32
 800d4c0:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 800d4c2:	2303      	movs	r3, #3
 800d4c4:	e036      	b.n	800d534 <HAL_UART_Receive+0x1c0>
      }
      if (pdata8bits == NULL)
 800d4c6:	69fb      	ldr	r3, [r7, #28]
 800d4c8:	2b00      	cmp	r3, #0
 800d4ca:	d10e      	bne.n	800d4ea <HAL_UART_Receive+0x176>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800d4cc:	68fb      	ldr	r3, [r7, #12]
 800d4ce:	681b      	ldr	r3, [r3, #0]
 800d4d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d4d2:	b29b      	uxth	r3, r3
 800d4d4:	2212      	movs	r2, #18
 800d4d6:	18ba      	adds	r2, r7, r2
 800d4d8:	8812      	ldrh	r2, [r2, #0]
 800d4da:	4013      	ands	r3, r2
 800d4dc:	b29a      	uxth	r2, r3
 800d4de:	69bb      	ldr	r3, [r7, #24]
 800d4e0:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800d4e2:	69bb      	ldr	r3, [r7, #24]
 800d4e4:	3302      	adds	r3, #2
 800d4e6:	61bb      	str	r3, [r7, #24]
 800d4e8:	e00e      	b.n	800d508 <HAL_UART_Receive+0x194>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800d4ea:	68fb      	ldr	r3, [r7, #12]
 800d4ec:	681b      	ldr	r3, [r3, #0]
 800d4ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d4f0:	b2db      	uxtb	r3, r3
 800d4f2:	2212      	movs	r2, #18
 800d4f4:	18ba      	adds	r2, r7, r2
 800d4f6:	8812      	ldrh	r2, [r2, #0]
 800d4f8:	b2d2      	uxtb	r2, r2
 800d4fa:	4013      	ands	r3, r2
 800d4fc:	b2da      	uxtb	r2, r3
 800d4fe:	69fb      	ldr	r3, [r7, #28]
 800d500:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800d502:	69fb      	ldr	r3, [r7, #28]
 800d504:	3301      	adds	r3, #1
 800d506:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800d508:	68fb      	ldr	r3, [r7, #12]
 800d50a:	225e      	movs	r2, #94	@ 0x5e
 800d50c:	5a9b      	ldrh	r3, [r3, r2]
 800d50e:	b29b      	uxth	r3, r3
 800d510:	3b01      	subs	r3, #1
 800d512:	b299      	uxth	r1, r3
 800d514:	68fb      	ldr	r3, [r7, #12]
 800d516:	225e      	movs	r2, #94	@ 0x5e
 800d518:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 800d51a:	68fb      	ldr	r3, [r7, #12]
 800d51c:	225e      	movs	r2, #94	@ 0x5e
 800d51e:	5a9b      	ldrh	r3, [r3, r2]
 800d520:	b29b      	uxth	r3, r3
 800d522:	2b00      	cmp	r3, #0
 800d524:	d1be      	bne.n	800d4a4 <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800d526:	68fb      	ldr	r3, [r7, #12]
 800d528:	228c      	movs	r2, #140	@ 0x8c
 800d52a:	2120      	movs	r1, #32
 800d52c:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800d52e:	2300      	movs	r3, #0
 800d530:	e000      	b.n	800d534 <HAL_UART_Receive+0x1c0>
  }
  else
  {
    return HAL_BUSY;
 800d532:	2302      	movs	r3, #2
  }
}
 800d534:	0018      	movs	r0, r3
 800d536:	46bd      	mov	sp, r7
 800d538:	b008      	add	sp, #32
 800d53a:	bd80      	pop	{r7, pc}
 800d53c:	000001ff 	.word	0x000001ff

0800d540 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d540:	b5b0      	push	{r4, r5, r7, lr}
 800d542:	b090      	sub	sp, #64	@ 0x40
 800d544:	af00      	add	r7, sp, #0
 800d546:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800d548:	231a      	movs	r3, #26
 800d54a:	2220      	movs	r2, #32
 800d54c:	189b      	adds	r3, r3, r2
 800d54e:	19db      	adds	r3, r3, r7
 800d550:	2200      	movs	r2, #0
 800d552:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800d554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d556:	689a      	ldr	r2, [r3, #8]
 800d558:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d55a:	691b      	ldr	r3, [r3, #16]
 800d55c:	431a      	orrs	r2, r3
 800d55e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d560:	695b      	ldr	r3, [r3, #20]
 800d562:	431a      	orrs	r2, r3
 800d564:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d566:	69db      	ldr	r3, [r3, #28]
 800d568:	4313      	orrs	r3, r2
 800d56a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d56c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d56e:	681b      	ldr	r3, [r3, #0]
 800d570:	681b      	ldr	r3, [r3, #0]
 800d572:	4ac1      	ldr	r2, [pc, #772]	@ (800d878 <UART_SetConfig+0x338>)
 800d574:	4013      	ands	r3, r2
 800d576:	0019      	movs	r1, r3
 800d578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d57a:	681a      	ldr	r2, [r3, #0]
 800d57c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d57e:	430b      	orrs	r3, r1
 800d580:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d584:	681b      	ldr	r3, [r3, #0]
 800d586:	685b      	ldr	r3, [r3, #4]
 800d588:	4abc      	ldr	r2, [pc, #752]	@ (800d87c <UART_SetConfig+0x33c>)
 800d58a:	4013      	ands	r3, r2
 800d58c:	0018      	movs	r0, r3
 800d58e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d590:	68d9      	ldr	r1, [r3, #12]
 800d592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d594:	681a      	ldr	r2, [r3, #0]
 800d596:	0003      	movs	r3, r0
 800d598:	430b      	orrs	r3, r1
 800d59a:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800d59c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d59e:	699b      	ldr	r3, [r3, #24]
 800d5a0:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800d5a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5a4:	681b      	ldr	r3, [r3, #0]
 800d5a6:	4ab6      	ldr	r2, [pc, #728]	@ (800d880 <UART_SetConfig+0x340>)
 800d5a8:	4293      	cmp	r3, r2
 800d5aa:	d009      	beq.n	800d5c0 <UART_SetConfig+0x80>
 800d5ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5ae:	681b      	ldr	r3, [r3, #0]
 800d5b0:	4ab4      	ldr	r2, [pc, #720]	@ (800d884 <UART_SetConfig+0x344>)
 800d5b2:	4293      	cmp	r3, r2
 800d5b4:	d004      	beq.n	800d5c0 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800d5b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5b8:	6a1b      	ldr	r3, [r3, #32]
 800d5ba:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800d5bc:	4313      	orrs	r3, r2
 800d5be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d5c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5c2:	681b      	ldr	r3, [r3, #0]
 800d5c4:	689b      	ldr	r3, [r3, #8]
 800d5c6:	4ab0      	ldr	r2, [pc, #704]	@ (800d888 <UART_SetConfig+0x348>)
 800d5c8:	4013      	ands	r3, r2
 800d5ca:	0019      	movs	r1, r3
 800d5cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5ce:	681a      	ldr	r2, [r3, #0]
 800d5d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d5d2:	430b      	orrs	r3, r1
 800d5d4:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800d5d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5d8:	681b      	ldr	r3, [r3, #0]
 800d5da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d5dc:	220f      	movs	r2, #15
 800d5de:	4393      	bics	r3, r2
 800d5e0:	0018      	movs	r0, r3
 800d5e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5e4:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800d5e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5e8:	681a      	ldr	r2, [r3, #0]
 800d5ea:	0003      	movs	r3, r0
 800d5ec:	430b      	orrs	r3, r1
 800d5ee:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d5f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5f2:	681b      	ldr	r3, [r3, #0]
 800d5f4:	4aa5      	ldr	r2, [pc, #660]	@ (800d88c <UART_SetConfig+0x34c>)
 800d5f6:	4293      	cmp	r3, r2
 800d5f8:	d131      	bne.n	800d65e <UART_SetConfig+0x11e>
 800d5fa:	4ba5      	ldr	r3, [pc, #660]	@ (800d890 <UART_SetConfig+0x350>)
 800d5fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d5fe:	2203      	movs	r2, #3
 800d600:	4013      	ands	r3, r2
 800d602:	2b03      	cmp	r3, #3
 800d604:	d01d      	beq.n	800d642 <UART_SetConfig+0x102>
 800d606:	d823      	bhi.n	800d650 <UART_SetConfig+0x110>
 800d608:	2b02      	cmp	r3, #2
 800d60a:	d00c      	beq.n	800d626 <UART_SetConfig+0xe6>
 800d60c:	d820      	bhi.n	800d650 <UART_SetConfig+0x110>
 800d60e:	2b00      	cmp	r3, #0
 800d610:	d002      	beq.n	800d618 <UART_SetConfig+0xd8>
 800d612:	2b01      	cmp	r3, #1
 800d614:	d00e      	beq.n	800d634 <UART_SetConfig+0xf4>
 800d616:	e01b      	b.n	800d650 <UART_SetConfig+0x110>
 800d618:	231b      	movs	r3, #27
 800d61a:	2220      	movs	r2, #32
 800d61c:	189b      	adds	r3, r3, r2
 800d61e:	19db      	adds	r3, r3, r7
 800d620:	2200      	movs	r2, #0
 800d622:	701a      	strb	r2, [r3, #0]
 800d624:	e154      	b.n	800d8d0 <UART_SetConfig+0x390>
 800d626:	231b      	movs	r3, #27
 800d628:	2220      	movs	r2, #32
 800d62a:	189b      	adds	r3, r3, r2
 800d62c:	19db      	adds	r3, r3, r7
 800d62e:	2202      	movs	r2, #2
 800d630:	701a      	strb	r2, [r3, #0]
 800d632:	e14d      	b.n	800d8d0 <UART_SetConfig+0x390>
 800d634:	231b      	movs	r3, #27
 800d636:	2220      	movs	r2, #32
 800d638:	189b      	adds	r3, r3, r2
 800d63a:	19db      	adds	r3, r3, r7
 800d63c:	2204      	movs	r2, #4
 800d63e:	701a      	strb	r2, [r3, #0]
 800d640:	e146      	b.n	800d8d0 <UART_SetConfig+0x390>
 800d642:	231b      	movs	r3, #27
 800d644:	2220      	movs	r2, #32
 800d646:	189b      	adds	r3, r3, r2
 800d648:	19db      	adds	r3, r3, r7
 800d64a:	2208      	movs	r2, #8
 800d64c:	701a      	strb	r2, [r3, #0]
 800d64e:	e13f      	b.n	800d8d0 <UART_SetConfig+0x390>
 800d650:	231b      	movs	r3, #27
 800d652:	2220      	movs	r2, #32
 800d654:	189b      	adds	r3, r3, r2
 800d656:	19db      	adds	r3, r3, r7
 800d658:	2210      	movs	r2, #16
 800d65a:	701a      	strb	r2, [r3, #0]
 800d65c:	e138      	b.n	800d8d0 <UART_SetConfig+0x390>
 800d65e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d660:	681b      	ldr	r3, [r3, #0]
 800d662:	4a8c      	ldr	r2, [pc, #560]	@ (800d894 <UART_SetConfig+0x354>)
 800d664:	4293      	cmp	r3, r2
 800d666:	d131      	bne.n	800d6cc <UART_SetConfig+0x18c>
 800d668:	4b89      	ldr	r3, [pc, #548]	@ (800d890 <UART_SetConfig+0x350>)
 800d66a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d66c:	220c      	movs	r2, #12
 800d66e:	4013      	ands	r3, r2
 800d670:	2b0c      	cmp	r3, #12
 800d672:	d01d      	beq.n	800d6b0 <UART_SetConfig+0x170>
 800d674:	d823      	bhi.n	800d6be <UART_SetConfig+0x17e>
 800d676:	2b08      	cmp	r3, #8
 800d678:	d00c      	beq.n	800d694 <UART_SetConfig+0x154>
 800d67a:	d820      	bhi.n	800d6be <UART_SetConfig+0x17e>
 800d67c:	2b00      	cmp	r3, #0
 800d67e:	d002      	beq.n	800d686 <UART_SetConfig+0x146>
 800d680:	2b04      	cmp	r3, #4
 800d682:	d00e      	beq.n	800d6a2 <UART_SetConfig+0x162>
 800d684:	e01b      	b.n	800d6be <UART_SetConfig+0x17e>
 800d686:	231b      	movs	r3, #27
 800d688:	2220      	movs	r2, #32
 800d68a:	189b      	adds	r3, r3, r2
 800d68c:	19db      	adds	r3, r3, r7
 800d68e:	2200      	movs	r2, #0
 800d690:	701a      	strb	r2, [r3, #0]
 800d692:	e11d      	b.n	800d8d0 <UART_SetConfig+0x390>
 800d694:	231b      	movs	r3, #27
 800d696:	2220      	movs	r2, #32
 800d698:	189b      	adds	r3, r3, r2
 800d69a:	19db      	adds	r3, r3, r7
 800d69c:	2202      	movs	r2, #2
 800d69e:	701a      	strb	r2, [r3, #0]
 800d6a0:	e116      	b.n	800d8d0 <UART_SetConfig+0x390>
 800d6a2:	231b      	movs	r3, #27
 800d6a4:	2220      	movs	r2, #32
 800d6a6:	189b      	adds	r3, r3, r2
 800d6a8:	19db      	adds	r3, r3, r7
 800d6aa:	2204      	movs	r2, #4
 800d6ac:	701a      	strb	r2, [r3, #0]
 800d6ae:	e10f      	b.n	800d8d0 <UART_SetConfig+0x390>
 800d6b0:	231b      	movs	r3, #27
 800d6b2:	2220      	movs	r2, #32
 800d6b4:	189b      	adds	r3, r3, r2
 800d6b6:	19db      	adds	r3, r3, r7
 800d6b8:	2208      	movs	r2, #8
 800d6ba:	701a      	strb	r2, [r3, #0]
 800d6bc:	e108      	b.n	800d8d0 <UART_SetConfig+0x390>
 800d6be:	231b      	movs	r3, #27
 800d6c0:	2220      	movs	r2, #32
 800d6c2:	189b      	adds	r3, r3, r2
 800d6c4:	19db      	adds	r3, r3, r7
 800d6c6:	2210      	movs	r2, #16
 800d6c8:	701a      	strb	r2, [r3, #0]
 800d6ca:	e101      	b.n	800d8d0 <UART_SetConfig+0x390>
 800d6cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6ce:	681b      	ldr	r3, [r3, #0]
 800d6d0:	4a71      	ldr	r2, [pc, #452]	@ (800d898 <UART_SetConfig+0x358>)
 800d6d2:	4293      	cmp	r3, r2
 800d6d4:	d131      	bne.n	800d73a <UART_SetConfig+0x1fa>
 800d6d6:	4b6e      	ldr	r3, [pc, #440]	@ (800d890 <UART_SetConfig+0x350>)
 800d6d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d6da:	2230      	movs	r2, #48	@ 0x30
 800d6dc:	4013      	ands	r3, r2
 800d6de:	2b30      	cmp	r3, #48	@ 0x30
 800d6e0:	d01d      	beq.n	800d71e <UART_SetConfig+0x1de>
 800d6e2:	d823      	bhi.n	800d72c <UART_SetConfig+0x1ec>
 800d6e4:	2b20      	cmp	r3, #32
 800d6e6:	d00c      	beq.n	800d702 <UART_SetConfig+0x1c2>
 800d6e8:	d820      	bhi.n	800d72c <UART_SetConfig+0x1ec>
 800d6ea:	2b00      	cmp	r3, #0
 800d6ec:	d002      	beq.n	800d6f4 <UART_SetConfig+0x1b4>
 800d6ee:	2b10      	cmp	r3, #16
 800d6f0:	d00e      	beq.n	800d710 <UART_SetConfig+0x1d0>
 800d6f2:	e01b      	b.n	800d72c <UART_SetConfig+0x1ec>
 800d6f4:	231b      	movs	r3, #27
 800d6f6:	2220      	movs	r2, #32
 800d6f8:	189b      	adds	r3, r3, r2
 800d6fa:	19db      	adds	r3, r3, r7
 800d6fc:	2200      	movs	r2, #0
 800d6fe:	701a      	strb	r2, [r3, #0]
 800d700:	e0e6      	b.n	800d8d0 <UART_SetConfig+0x390>
 800d702:	231b      	movs	r3, #27
 800d704:	2220      	movs	r2, #32
 800d706:	189b      	adds	r3, r3, r2
 800d708:	19db      	adds	r3, r3, r7
 800d70a:	2202      	movs	r2, #2
 800d70c:	701a      	strb	r2, [r3, #0]
 800d70e:	e0df      	b.n	800d8d0 <UART_SetConfig+0x390>
 800d710:	231b      	movs	r3, #27
 800d712:	2220      	movs	r2, #32
 800d714:	189b      	adds	r3, r3, r2
 800d716:	19db      	adds	r3, r3, r7
 800d718:	2204      	movs	r2, #4
 800d71a:	701a      	strb	r2, [r3, #0]
 800d71c:	e0d8      	b.n	800d8d0 <UART_SetConfig+0x390>
 800d71e:	231b      	movs	r3, #27
 800d720:	2220      	movs	r2, #32
 800d722:	189b      	adds	r3, r3, r2
 800d724:	19db      	adds	r3, r3, r7
 800d726:	2208      	movs	r2, #8
 800d728:	701a      	strb	r2, [r3, #0]
 800d72a:	e0d1      	b.n	800d8d0 <UART_SetConfig+0x390>
 800d72c:	231b      	movs	r3, #27
 800d72e:	2220      	movs	r2, #32
 800d730:	189b      	adds	r3, r3, r2
 800d732:	19db      	adds	r3, r3, r7
 800d734:	2210      	movs	r2, #16
 800d736:	701a      	strb	r2, [r3, #0]
 800d738:	e0ca      	b.n	800d8d0 <UART_SetConfig+0x390>
 800d73a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d73c:	681b      	ldr	r3, [r3, #0]
 800d73e:	4a57      	ldr	r2, [pc, #348]	@ (800d89c <UART_SetConfig+0x35c>)
 800d740:	4293      	cmp	r3, r2
 800d742:	d106      	bne.n	800d752 <UART_SetConfig+0x212>
 800d744:	231b      	movs	r3, #27
 800d746:	2220      	movs	r2, #32
 800d748:	189b      	adds	r3, r3, r2
 800d74a:	19db      	adds	r3, r3, r7
 800d74c:	2200      	movs	r2, #0
 800d74e:	701a      	strb	r2, [r3, #0]
 800d750:	e0be      	b.n	800d8d0 <UART_SetConfig+0x390>
 800d752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d754:	681b      	ldr	r3, [r3, #0]
 800d756:	4a52      	ldr	r2, [pc, #328]	@ (800d8a0 <UART_SetConfig+0x360>)
 800d758:	4293      	cmp	r3, r2
 800d75a:	d106      	bne.n	800d76a <UART_SetConfig+0x22a>
 800d75c:	231b      	movs	r3, #27
 800d75e:	2220      	movs	r2, #32
 800d760:	189b      	adds	r3, r3, r2
 800d762:	19db      	adds	r3, r3, r7
 800d764:	2200      	movs	r2, #0
 800d766:	701a      	strb	r2, [r3, #0]
 800d768:	e0b2      	b.n	800d8d0 <UART_SetConfig+0x390>
 800d76a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d76c:	681b      	ldr	r3, [r3, #0]
 800d76e:	4a4d      	ldr	r2, [pc, #308]	@ (800d8a4 <UART_SetConfig+0x364>)
 800d770:	4293      	cmp	r3, r2
 800d772:	d106      	bne.n	800d782 <UART_SetConfig+0x242>
 800d774:	231b      	movs	r3, #27
 800d776:	2220      	movs	r2, #32
 800d778:	189b      	adds	r3, r3, r2
 800d77a:	19db      	adds	r3, r3, r7
 800d77c:	2200      	movs	r2, #0
 800d77e:	701a      	strb	r2, [r3, #0]
 800d780:	e0a6      	b.n	800d8d0 <UART_SetConfig+0x390>
 800d782:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d784:	681b      	ldr	r3, [r3, #0]
 800d786:	4a3e      	ldr	r2, [pc, #248]	@ (800d880 <UART_SetConfig+0x340>)
 800d788:	4293      	cmp	r3, r2
 800d78a:	d13e      	bne.n	800d80a <UART_SetConfig+0x2ca>
 800d78c:	4b40      	ldr	r3, [pc, #256]	@ (800d890 <UART_SetConfig+0x350>)
 800d78e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d790:	23c0      	movs	r3, #192	@ 0xc0
 800d792:	011b      	lsls	r3, r3, #4
 800d794:	4013      	ands	r3, r2
 800d796:	22c0      	movs	r2, #192	@ 0xc0
 800d798:	0112      	lsls	r2, r2, #4
 800d79a:	4293      	cmp	r3, r2
 800d79c:	d027      	beq.n	800d7ee <UART_SetConfig+0x2ae>
 800d79e:	22c0      	movs	r2, #192	@ 0xc0
 800d7a0:	0112      	lsls	r2, r2, #4
 800d7a2:	4293      	cmp	r3, r2
 800d7a4:	d82a      	bhi.n	800d7fc <UART_SetConfig+0x2bc>
 800d7a6:	2280      	movs	r2, #128	@ 0x80
 800d7a8:	0112      	lsls	r2, r2, #4
 800d7aa:	4293      	cmp	r3, r2
 800d7ac:	d011      	beq.n	800d7d2 <UART_SetConfig+0x292>
 800d7ae:	2280      	movs	r2, #128	@ 0x80
 800d7b0:	0112      	lsls	r2, r2, #4
 800d7b2:	4293      	cmp	r3, r2
 800d7b4:	d822      	bhi.n	800d7fc <UART_SetConfig+0x2bc>
 800d7b6:	2b00      	cmp	r3, #0
 800d7b8:	d004      	beq.n	800d7c4 <UART_SetConfig+0x284>
 800d7ba:	2280      	movs	r2, #128	@ 0x80
 800d7bc:	00d2      	lsls	r2, r2, #3
 800d7be:	4293      	cmp	r3, r2
 800d7c0:	d00e      	beq.n	800d7e0 <UART_SetConfig+0x2a0>
 800d7c2:	e01b      	b.n	800d7fc <UART_SetConfig+0x2bc>
 800d7c4:	231b      	movs	r3, #27
 800d7c6:	2220      	movs	r2, #32
 800d7c8:	189b      	adds	r3, r3, r2
 800d7ca:	19db      	adds	r3, r3, r7
 800d7cc:	2200      	movs	r2, #0
 800d7ce:	701a      	strb	r2, [r3, #0]
 800d7d0:	e07e      	b.n	800d8d0 <UART_SetConfig+0x390>
 800d7d2:	231b      	movs	r3, #27
 800d7d4:	2220      	movs	r2, #32
 800d7d6:	189b      	adds	r3, r3, r2
 800d7d8:	19db      	adds	r3, r3, r7
 800d7da:	2202      	movs	r2, #2
 800d7dc:	701a      	strb	r2, [r3, #0]
 800d7de:	e077      	b.n	800d8d0 <UART_SetConfig+0x390>
 800d7e0:	231b      	movs	r3, #27
 800d7e2:	2220      	movs	r2, #32
 800d7e4:	189b      	adds	r3, r3, r2
 800d7e6:	19db      	adds	r3, r3, r7
 800d7e8:	2204      	movs	r2, #4
 800d7ea:	701a      	strb	r2, [r3, #0]
 800d7ec:	e070      	b.n	800d8d0 <UART_SetConfig+0x390>
 800d7ee:	231b      	movs	r3, #27
 800d7f0:	2220      	movs	r2, #32
 800d7f2:	189b      	adds	r3, r3, r2
 800d7f4:	19db      	adds	r3, r3, r7
 800d7f6:	2208      	movs	r2, #8
 800d7f8:	701a      	strb	r2, [r3, #0]
 800d7fa:	e069      	b.n	800d8d0 <UART_SetConfig+0x390>
 800d7fc:	231b      	movs	r3, #27
 800d7fe:	2220      	movs	r2, #32
 800d800:	189b      	adds	r3, r3, r2
 800d802:	19db      	adds	r3, r3, r7
 800d804:	2210      	movs	r2, #16
 800d806:	701a      	strb	r2, [r3, #0]
 800d808:	e062      	b.n	800d8d0 <UART_SetConfig+0x390>
 800d80a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d80c:	681b      	ldr	r3, [r3, #0]
 800d80e:	4a1d      	ldr	r2, [pc, #116]	@ (800d884 <UART_SetConfig+0x344>)
 800d810:	4293      	cmp	r3, r2
 800d812:	d157      	bne.n	800d8c4 <UART_SetConfig+0x384>
 800d814:	4b1e      	ldr	r3, [pc, #120]	@ (800d890 <UART_SetConfig+0x350>)
 800d816:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d818:	23c0      	movs	r3, #192	@ 0xc0
 800d81a:	009b      	lsls	r3, r3, #2
 800d81c:	4013      	ands	r3, r2
 800d81e:	22c0      	movs	r2, #192	@ 0xc0
 800d820:	0092      	lsls	r2, r2, #2
 800d822:	4293      	cmp	r3, r2
 800d824:	d040      	beq.n	800d8a8 <UART_SetConfig+0x368>
 800d826:	22c0      	movs	r2, #192	@ 0xc0
 800d828:	0092      	lsls	r2, r2, #2
 800d82a:	4293      	cmp	r3, r2
 800d82c:	d843      	bhi.n	800d8b6 <UART_SetConfig+0x376>
 800d82e:	2280      	movs	r2, #128	@ 0x80
 800d830:	0092      	lsls	r2, r2, #2
 800d832:	4293      	cmp	r3, r2
 800d834:	d011      	beq.n	800d85a <UART_SetConfig+0x31a>
 800d836:	2280      	movs	r2, #128	@ 0x80
 800d838:	0092      	lsls	r2, r2, #2
 800d83a:	4293      	cmp	r3, r2
 800d83c:	d83b      	bhi.n	800d8b6 <UART_SetConfig+0x376>
 800d83e:	2b00      	cmp	r3, #0
 800d840:	d004      	beq.n	800d84c <UART_SetConfig+0x30c>
 800d842:	2280      	movs	r2, #128	@ 0x80
 800d844:	0052      	lsls	r2, r2, #1
 800d846:	4293      	cmp	r3, r2
 800d848:	d00e      	beq.n	800d868 <UART_SetConfig+0x328>
 800d84a:	e034      	b.n	800d8b6 <UART_SetConfig+0x376>
 800d84c:	231b      	movs	r3, #27
 800d84e:	2220      	movs	r2, #32
 800d850:	189b      	adds	r3, r3, r2
 800d852:	19db      	adds	r3, r3, r7
 800d854:	2200      	movs	r2, #0
 800d856:	701a      	strb	r2, [r3, #0]
 800d858:	e03a      	b.n	800d8d0 <UART_SetConfig+0x390>
 800d85a:	231b      	movs	r3, #27
 800d85c:	2220      	movs	r2, #32
 800d85e:	189b      	adds	r3, r3, r2
 800d860:	19db      	adds	r3, r3, r7
 800d862:	2202      	movs	r2, #2
 800d864:	701a      	strb	r2, [r3, #0]
 800d866:	e033      	b.n	800d8d0 <UART_SetConfig+0x390>
 800d868:	231b      	movs	r3, #27
 800d86a:	2220      	movs	r2, #32
 800d86c:	189b      	adds	r3, r3, r2
 800d86e:	19db      	adds	r3, r3, r7
 800d870:	2204      	movs	r2, #4
 800d872:	701a      	strb	r2, [r3, #0]
 800d874:	e02c      	b.n	800d8d0 <UART_SetConfig+0x390>
 800d876:	46c0      	nop			@ (mov r8, r8)
 800d878:	cfff69f3 	.word	0xcfff69f3
 800d87c:	ffffcfff 	.word	0xffffcfff
 800d880:	40008000 	.word	0x40008000
 800d884:	40008400 	.word	0x40008400
 800d888:	11fff4ff 	.word	0x11fff4ff
 800d88c:	40013800 	.word	0x40013800
 800d890:	40021000 	.word	0x40021000
 800d894:	40004400 	.word	0x40004400
 800d898:	40004800 	.word	0x40004800
 800d89c:	40004c00 	.word	0x40004c00
 800d8a0:	40005000 	.word	0x40005000
 800d8a4:	40013c00 	.word	0x40013c00
 800d8a8:	231b      	movs	r3, #27
 800d8aa:	2220      	movs	r2, #32
 800d8ac:	189b      	adds	r3, r3, r2
 800d8ae:	19db      	adds	r3, r3, r7
 800d8b0:	2208      	movs	r2, #8
 800d8b2:	701a      	strb	r2, [r3, #0]
 800d8b4:	e00c      	b.n	800d8d0 <UART_SetConfig+0x390>
 800d8b6:	231b      	movs	r3, #27
 800d8b8:	2220      	movs	r2, #32
 800d8ba:	189b      	adds	r3, r3, r2
 800d8bc:	19db      	adds	r3, r3, r7
 800d8be:	2210      	movs	r2, #16
 800d8c0:	701a      	strb	r2, [r3, #0]
 800d8c2:	e005      	b.n	800d8d0 <UART_SetConfig+0x390>
 800d8c4:	231b      	movs	r3, #27
 800d8c6:	2220      	movs	r2, #32
 800d8c8:	189b      	adds	r3, r3, r2
 800d8ca:	19db      	adds	r3, r3, r7
 800d8cc:	2210      	movs	r2, #16
 800d8ce:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800d8d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8d2:	681b      	ldr	r3, [r3, #0]
 800d8d4:	4ac1      	ldr	r2, [pc, #772]	@ (800dbdc <UART_SetConfig+0x69c>)
 800d8d6:	4293      	cmp	r3, r2
 800d8d8:	d005      	beq.n	800d8e6 <UART_SetConfig+0x3a6>
 800d8da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8dc:	681b      	ldr	r3, [r3, #0]
 800d8de:	4ac0      	ldr	r2, [pc, #768]	@ (800dbe0 <UART_SetConfig+0x6a0>)
 800d8e0:	4293      	cmp	r3, r2
 800d8e2:	d000      	beq.n	800d8e6 <UART_SetConfig+0x3a6>
 800d8e4:	e093      	b.n	800da0e <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800d8e6:	231b      	movs	r3, #27
 800d8e8:	2220      	movs	r2, #32
 800d8ea:	189b      	adds	r3, r3, r2
 800d8ec:	19db      	adds	r3, r3, r7
 800d8ee:	781b      	ldrb	r3, [r3, #0]
 800d8f0:	2b08      	cmp	r3, #8
 800d8f2:	d015      	beq.n	800d920 <UART_SetConfig+0x3e0>
 800d8f4:	dc18      	bgt.n	800d928 <UART_SetConfig+0x3e8>
 800d8f6:	2b04      	cmp	r3, #4
 800d8f8:	d00d      	beq.n	800d916 <UART_SetConfig+0x3d6>
 800d8fa:	dc15      	bgt.n	800d928 <UART_SetConfig+0x3e8>
 800d8fc:	2b00      	cmp	r3, #0
 800d8fe:	d002      	beq.n	800d906 <UART_SetConfig+0x3c6>
 800d900:	2b02      	cmp	r3, #2
 800d902:	d005      	beq.n	800d910 <UART_SetConfig+0x3d0>
 800d904:	e010      	b.n	800d928 <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d906:	f7fd f931 	bl	800ab6c <HAL_RCC_GetPCLK1Freq>
 800d90a:	0003      	movs	r3, r0
 800d90c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d90e:	e014      	b.n	800d93a <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d910:	4bb4      	ldr	r3, [pc, #720]	@ (800dbe4 <UART_SetConfig+0x6a4>)
 800d912:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d914:	e011      	b.n	800d93a <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d916:	f7fd f89d 	bl	800aa54 <HAL_RCC_GetSysClockFreq>
 800d91a:	0003      	movs	r3, r0
 800d91c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d91e:	e00c      	b.n	800d93a <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d920:	2380      	movs	r3, #128	@ 0x80
 800d922:	021b      	lsls	r3, r3, #8
 800d924:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d926:	e008      	b.n	800d93a <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 800d928:	2300      	movs	r3, #0
 800d92a:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800d92c:	231a      	movs	r3, #26
 800d92e:	2220      	movs	r2, #32
 800d930:	189b      	adds	r3, r3, r2
 800d932:	19db      	adds	r3, r3, r7
 800d934:	2201      	movs	r2, #1
 800d936:	701a      	strb	r2, [r3, #0]
        break;
 800d938:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800d93a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d93c:	2b00      	cmp	r3, #0
 800d93e:	d100      	bne.n	800d942 <UART_SetConfig+0x402>
 800d940:	e135      	b.n	800dbae <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800d942:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d944:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d946:	4ba8      	ldr	r3, [pc, #672]	@ (800dbe8 <UART_SetConfig+0x6a8>)
 800d948:	0052      	lsls	r2, r2, #1
 800d94a:	5ad3      	ldrh	r3, [r2, r3]
 800d94c:	0019      	movs	r1, r3
 800d94e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800d950:	f7f2 fc00 	bl	8000154 <__udivsi3>
 800d954:	0003      	movs	r3, r0
 800d956:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d95a:	685a      	ldr	r2, [r3, #4]
 800d95c:	0013      	movs	r3, r2
 800d95e:	005b      	lsls	r3, r3, #1
 800d960:	189b      	adds	r3, r3, r2
 800d962:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d964:	429a      	cmp	r2, r3
 800d966:	d305      	bcc.n	800d974 <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800d968:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d96a:	685b      	ldr	r3, [r3, #4]
 800d96c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d96e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d970:	429a      	cmp	r2, r3
 800d972:	d906      	bls.n	800d982 <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 800d974:	231a      	movs	r3, #26
 800d976:	2220      	movs	r2, #32
 800d978:	189b      	adds	r3, r3, r2
 800d97a:	19db      	adds	r3, r3, r7
 800d97c:	2201      	movs	r2, #1
 800d97e:	701a      	strb	r2, [r3, #0]
 800d980:	e044      	b.n	800da0c <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d982:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d984:	61bb      	str	r3, [r7, #24]
 800d986:	2300      	movs	r3, #0
 800d988:	61fb      	str	r3, [r7, #28]
 800d98a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d98c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d98e:	4b96      	ldr	r3, [pc, #600]	@ (800dbe8 <UART_SetConfig+0x6a8>)
 800d990:	0052      	lsls	r2, r2, #1
 800d992:	5ad3      	ldrh	r3, [r2, r3]
 800d994:	613b      	str	r3, [r7, #16]
 800d996:	2300      	movs	r3, #0
 800d998:	617b      	str	r3, [r7, #20]
 800d99a:	693a      	ldr	r2, [r7, #16]
 800d99c:	697b      	ldr	r3, [r7, #20]
 800d99e:	69b8      	ldr	r0, [r7, #24]
 800d9a0:	69f9      	ldr	r1, [r7, #28]
 800d9a2:	f7f2 fdc5 	bl	8000530 <__aeabi_uldivmod>
 800d9a6:	0002      	movs	r2, r0
 800d9a8:	000b      	movs	r3, r1
 800d9aa:	0e11      	lsrs	r1, r2, #24
 800d9ac:	021d      	lsls	r5, r3, #8
 800d9ae:	430d      	orrs	r5, r1
 800d9b0:	0214      	lsls	r4, r2, #8
 800d9b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9b4:	685b      	ldr	r3, [r3, #4]
 800d9b6:	085b      	lsrs	r3, r3, #1
 800d9b8:	60bb      	str	r3, [r7, #8]
 800d9ba:	2300      	movs	r3, #0
 800d9bc:	60fb      	str	r3, [r7, #12]
 800d9be:	68b8      	ldr	r0, [r7, #8]
 800d9c0:	68f9      	ldr	r1, [r7, #12]
 800d9c2:	1900      	adds	r0, r0, r4
 800d9c4:	4169      	adcs	r1, r5
 800d9c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9c8:	685b      	ldr	r3, [r3, #4]
 800d9ca:	603b      	str	r3, [r7, #0]
 800d9cc:	2300      	movs	r3, #0
 800d9ce:	607b      	str	r3, [r7, #4]
 800d9d0:	683a      	ldr	r2, [r7, #0]
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	f7f2 fdac 	bl	8000530 <__aeabi_uldivmod>
 800d9d8:	0002      	movs	r2, r0
 800d9da:	000b      	movs	r3, r1
 800d9dc:	0013      	movs	r3, r2
 800d9de:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800d9e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d9e2:	23c0      	movs	r3, #192	@ 0xc0
 800d9e4:	009b      	lsls	r3, r3, #2
 800d9e6:	429a      	cmp	r2, r3
 800d9e8:	d309      	bcc.n	800d9fe <UART_SetConfig+0x4be>
 800d9ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d9ec:	2380      	movs	r3, #128	@ 0x80
 800d9ee:	035b      	lsls	r3, r3, #13
 800d9f0:	429a      	cmp	r2, r3
 800d9f2:	d204      	bcs.n	800d9fe <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 800d9f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9f6:	681b      	ldr	r3, [r3, #0]
 800d9f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d9fa:	60da      	str	r2, [r3, #12]
 800d9fc:	e006      	b.n	800da0c <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 800d9fe:	231a      	movs	r3, #26
 800da00:	2220      	movs	r2, #32
 800da02:	189b      	adds	r3, r3, r2
 800da04:	19db      	adds	r3, r3, r7
 800da06:	2201      	movs	r2, #1
 800da08:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 800da0a:	e0d0      	b.n	800dbae <UART_SetConfig+0x66e>
 800da0c:	e0cf      	b.n	800dbae <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800da0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da10:	69da      	ldr	r2, [r3, #28]
 800da12:	2380      	movs	r3, #128	@ 0x80
 800da14:	021b      	lsls	r3, r3, #8
 800da16:	429a      	cmp	r2, r3
 800da18:	d000      	beq.n	800da1c <UART_SetConfig+0x4dc>
 800da1a:	e070      	b.n	800dafe <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 800da1c:	231b      	movs	r3, #27
 800da1e:	2220      	movs	r2, #32
 800da20:	189b      	adds	r3, r3, r2
 800da22:	19db      	adds	r3, r3, r7
 800da24:	781b      	ldrb	r3, [r3, #0]
 800da26:	2b08      	cmp	r3, #8
 800da28:	d015      	beq.n	800da56 <UART_SetConfig+0x516>
 800da2a:	dc18      	bgt.n	800da5e <UART_SetConfig+0x51e>
 800da2c:	2b04      	cmp	r3, #4
 800da2e:	d00d      	beq.n	800da4c <UART_SetConfig+0x50c>
 800da30:	dc15      	bgt.n	800da5e <UART_SetConfig+0x51e>
 800da32:	2b00      	cmp	r3, #0
 800da34:	d002      	beq.n	800da3c <UART_SetConfig+0x4fc>
 800da36:	2b02      	cmp	r3, #2
 800da38:	d005      	beq.n	800da46 <UART_SetConfig+0x506>
 800da3a:	e010      	b.n	800da5e <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800da3c:	f7fd f896 	bl	800ab6c <HAL_RCC_GetPCLK1Freq>
 800da40:	0003      	movs	r3, r0
 800da42:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800da44:	e014      	b.n	800da70 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800da46:	4b67      	ldr	r3, [pc, #412]	@ (800dbe4 <UART_SetConfig+0x6a4>)
 800da48:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800da4a:	e011      	b.n	800da70 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800da4c:	f7fd f802 	bl	800aa54 <HAL_RCC_GetSysClockFreq>
 800da50:	0003      	movs	r3, r0
 800da52:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800da54:	e00c      	b.n	800da70 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800da56:	2380      	movs	r3, #128	@ 0x80
 800da58:	021b      	lsls	r3, r3, #8
 800da5a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800da5c:	e008      	b.n	800da70 <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 800da5e:	2300      	movs	r3, #0
 800da60:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800da62:	231a      	movs	r3, #26
 800da64:	2220      	movs	r2, #32
 800da66:	189b      	adds	r3, r3, r2
 800da68:	19db      	adds	r3, r3, r7
 800da6a:	2201      	movs	r2, #1
 800da6c:	701a      	strb	r2, [r3, #0]
        break;
 800da6e:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800da70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da72:	2b00      	cmp	r3, #0
 800da74:	d100      	bne.n	800da78 <UART_SetConfig+0x538>
 800da76:	e09a      	b.n	800dbae <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800da78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da7a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800da7c:	4b5a      	ldr	r3, [pc, #360]	@ (800dbe8 <UART_SetConfig+0x6a8>)
 800da7e:	0052      	lsls	r2, r2, #1
 800da80:	5ad3      	ldrh	r3, [r2, r3]
 800da82:	0019      	movs	r1, r3
 800da84:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800da86:	f7f2 fb65 	bl	8000154 <__udivsi3>
 800da8a:	0003      	movs	r3, r0
 800da8c:	005a      	lsls	r2, r3, #1
 800da8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da90:	685b      	ldr	r3, [r3, #4]
 800da92:	085b      	lsrs	r3, r3, #1
 800da94:	18d2      	adds	r2, r2, r3
 800da96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da98:	685b      	ldr	r3, [r3, #4]
 800da9a:	0019      	movs	r1, r3
 800da9c:	0010      	movs	r0, r2
 800da9e:	f7f2 fb59 	bl	8000154 <__udivsi3>
 800daa2:	0003      	movs	r3, r0
 800daa4:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800daa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800daa8:	2b0f      	cmp	r3, #15
 800daaa:	d921      	bls.n	800daf0 <UART_SetConfig+0x5b0>
 800daac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800daae:	2380      	movs	r3, #128	@ 0x80
 800dab0:	025b      	lsls	r3, r3, #9
 800dab2:	429a      	cmp	r2, r3
 800dab4:	d21c      	bcs.n	800daf0 <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800dab6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dab8:	b29a      	uxth	r2, r3
 800daba:	200e      	movs	r0, #14
 800dabc:	2420      	movs	r4, #32
 800dabe:	1903      	adds	r3, r0, r4
 800dac0:	19db      	adds	r3, r3, r7
 800dac2:	210f      	movs	r1, #15
 800dac4:	438a      	bics	r2, r1
 800dac6:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800dac8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800daca:	085b      	lsrs	r3, r3, #1
 800dacc:	b29b      	uxth	r3, r3
 800dace:	2207      	movs	r2, #7
 800dad0:	4013      	ands	r3, r2
 800dad2:	b299      	uxth	r1, r3
 800dad4:	1903      	adds	r3, r0, r4
 800dad6:	19db      	adds	r3, r3, r7
 800dad8:	1902      	adds	r2, r0, r4
 800dada:	19d2      	adds	r2, r2, r7
 800dadc:	8812      	ldrh	r2, [r2, #0]
 800dade:	430a      	orrs	r2, r1
 800dae0:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800dae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dae4:	681b      	ldr	r3, [r3, #0]
 800dae6:	1902      	adds	r2, r0, r4
 800dae8:	19d2      	adds	r2, r2, r7
 800daea:	8812      	ldrh	r2, [r2, #0]
 800daec:	60da      	str	r2, [r3, #12]
 800daee:	e05e      	b.n	800dbae <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 800daf0:	231a      	movs	r3, #26
 800daf2:	2220      	movs	r2, #32
 800daf4:	189b      	adds	r3, r3, r2
 800daf6:	19db      	adds	r3, r3, r7
 800daf8:	2201      	movs	r2, #1
 800dafa:	701a      	strb	r2, [r3, #0]
 800dafc:	e057      	b.n	800dbae <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 800dafe:	231b      	movs	r3, #27
 800db00:	2220      	movs	r2, #32
 800db02:	189b      	adds	r3, r3, r2
 800db04:	19db      	adds	r3, r3, r7
 800db06:	781b      	ldrb	r3, [r3, #0]
 800db08:	2b08      	cmp	r3, #8
 800db0a:	d015      	beq.n	800db38 <UART_SetConfig+0x5f8>
 800db0c:	dc18      	bgt.n	800db40 <UART_SetConfig+0x600>
 800db0e:	2b04      	cmp	r3, #4
 800db10:	d00d      	beq.n	800db2e <UART_SetConfig+0x5ee>
 800db12:	dc15      	bgt.n	800db40 <UART_SetConfig+0x600>
 800db14:	2b00      	cmp	r3, #0
 800db16:	d002      	beq.n	800db1e <UART_SetConfig+0x5de>
 800db18:	2b02      	cmp	r3, #2
 800db1a:	d005      	beq.n	800db28 <UART_SetConfig+0x5e8>
 800db1c:	e010      	b.n	800db40 <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800db1e:	f7fd f825 	bl	800ab6c <HAL_RCC_GetPCLK1Freq>
 800db22:	0003      	movs	r3, r0
 800db24:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800db26:	e014      	b.n	800db52 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800db28:	4b2e      	ldr	r3, [pc, #184]	@ (800dbe4 <UART_SetConfig+0x6a4>)
 800db2a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800db2c:	e011      	b.n	800db52 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800db2e:	f7fc ff91 	bl	800aa54 <HAL_RCC_GetSysClockFreq>
 800db32:	0003      	movs	r3, r0
 800db34:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800db36:	e00c      	b.n	800db52 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800db38:	2380      	movs	r3, #128	@ 0x80
 800db3a:	021b      	lsls	r3, r3, #8
 800db3c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800db3e:	e008      	b.n	800db52 <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 800db40:	2300      	movs	r3, #0
 800db42:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800db44:	231a      	movs	r3, #26
 800db46:	2220      	movs	r2, #32
 800db48:	189b      	adds	r3, r3, r2
 800db4a:	19db      	adds	r3, r3, r7
 800db4c:	2201      	movs	r2, #1
 800db4e:	701a      	strb	r2, [r3, #0]
        break;
 800db50:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 800db52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800db54:	2b00      	cmp	r3, #0
 800db56:	d02a      	beq.n	800dbae <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800db58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db5a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800db5c:	4b22      	ldr	r3, [pc, #136]	@ (800dbe8 <UART_SetConfig+0x6a8>)
 800db5e:	0052      	lsls	r2, r2, #1
 800db60:	5ad3      	ldrh	r3, [r2, r3]
 800db62:	0019      	movs	r1, r3
 800db64:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800db66:	f7f2 faf5 	bl	8000154 <__udivsi3>
 800db6a:	0003      	movs	r3, r0
 800db6c:	001a      	movs	r2, r3
 800db6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db70:	685b      	ldr	r3, [r3, #4]
 800db72:	085b      	lsrs	r3, r3, #1
 800db74:	18d2      	adds	r2, r2, r3
 800db76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db78:	685b      	ldr	r3, [r3, #4]
 800db7a:	0019      	movs	r1, r3
 800db7c:	0010      	movs	r0, r2
 800db7e:	f7f2 fae9 	bl	8000154 <__udivsi3>
 800db82:	0003      	movs	r3, r0
 800db84:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800db86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800db88:	2b0f      	cmp	r3, #15
 800db8a:	d90a      	bls.n	800dba2 <UART_SetConfig+0x662>
 800db8c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800db8e:	2380      	movs	r3, #128	@ 0x80
 800db90:	025b      	lsls	r3, r3, #9
 800db92:	429a      	cmp	r2, r3
 800db94:	d205      	bcs.n	800dba2 <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800db96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800db98:	b29a      	uxth	r2, r3
 800db9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db9c:	681b      	ldr	r3, [r3, #0]
 800db9e:	60da      	str	r2, [r3, #12]
 800dba0:	e005      	b.n	800dbae <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 800dba2:	231a      	movs	r3, #26
 800dba4:	2220      	movs	r2, #32
 800dba6:	189b      	adds	r3, r3, r2
 800dba8:	19db      	adds	r3, r3, r7
 800dbaa:	2201      	movs	r2, #1
 800dbac:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800dbae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dbb0:	226a      	movs	r2, #106	@ 0x6a
 800dbb2:	2101      	movs	r1, #1
 800dbb4:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800dbb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dbb8:	2268      	movs	r2, #104	@ 0x68
 800dbba:	2101      	movs	r1, #1
 800dbbc:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800dbbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dbc0:	2200      	movs	r2, #0
 800dbc2:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800dbc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dbc6:	2200      	movs	r2, #0
 800dbc8:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800dbca:	231a      	movs	r3, #26
 800dbcc:	2220      	movs	r2, #32
 800dbce:	189b      	adds	r3, r3, r2
 800dbd0:	19db      	adds	r3, r3, r7
 800dbd2:	781b      	ldrb	r3, [r3, #0]
}
 800dbd4:	0018      	movs	r0, r3
 800dbd6:	46bd      	mov	sp, r7
 800dbd8:	b010      	add	sp, #64	@ 0x40
 800dbda:	bdb0      	pop	{r4, r5, r7, pc}
 800dbdc:	40008000 	.word	0x40008000
 800dbe0:	40008400 	.word	0x40008400
 800dbe4:	00f42400 	.word	0x00f42400
 800dbe8:	080125e0 	.word	0x080125e0

0800dbec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800dbec:	b580      	push	{r7, lr}
 800dbee:	b082      	sub	sp, #8
 800dbf0:	af00      	add	r7, sp, #0
 800dbf2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800dbf4:	687b      	ldr	r3, [r7, #4]
 800dbf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dbf8:	2208      	movs	r2, #8
 800dbfa:	4013      	ands	r3, r2
 800dbfc:	d00b      	beq.n	800dc16 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800dbfe:	687b      	ldr	r3, [r7, #4]
 800dc00:	681b      	ldr	r3, [r3, #0]
 800dc02:	685b      	ldr	r3, [r3, #4]
 800dc04:	4a4a      	ldr	r2, [pc, #296]	@ (800dd30 <UART_AdvFeatureConfig+0x144>)
 800dc06:	4013      	ands	r3, r2
 800dc08:	0019      	movs	r1, r3
 800dc0a:	687b      	ldr	r3, [r7, #4]
 800dc0c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800dc0e:	687b      	ldr	r3, [r7, #4]
 800dc10:	681b      	ldr	r3, [r3, #0]
 800dc12:	430a      	orrs	r2, r1
 800dc14:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800dc16:	687b      	ldr	r3, [r7, #4]
 800dc18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dc1a:	2201      	movs	r2, #1
 800dc1c:	4013      	ands	r3, r2
 800dc1e:	d00b      	beq.n	800dc38 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	681b      	ldr	r3, [r3, #0]
 800dc24:	685b      	ldr	r3, [r3, #4]
 800dc26:	4a43      	ldr	r2, [pc, #268]	@ (800dd34 <UART_AdvFeatureConfig+0x148>)
 800dc28:	4013      	ands	r3, r2
 800dc2a:	0019      	movs	r1, r3
 800dc2c:	687b      	ldr	r3, [r7, #4]
 800dc2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	681b      	ldr	r3, [r3, #0]
 800dc34:	430a      	orrs	r2, r1
 800dc36:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800dc38:	687b      	ldr	r3, [r7, #4]
 800dc3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dc3c:	2202      	movs	r2, #2
 800dc3e:	4013      	ands	r3, r2
 800dc40:	d00b      	beq.n	800dc5a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	681b      	ldr	r3, [r3, #0]
 800dc46:	685b      	ldr	r3, [r3, #4]
 800dc48:	4a3b      	ldr	r2, [pc, #236]	@ (800dd38 <UART_AdvFeatureConfig+0x14c>)
 800dc4a:	4013      	ands	r3, r2
 800dc4c:	0019      	movs	r1, r3
 800dc4e:	687b      	ldr	r3, [r7, #4]
 800dc50:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800dc52:	687b      	ldr	r3, [r7, #4]
 800dc54:	681b      	ldr	r3, [r3, #0]
 800dc56:	430a      	orrs	r2, r1
 800dc58:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800dc5a:	687b      	ldr	r3, [r7, #4]
 800dc5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dc5e:	2204      	movs	r2, #4
 800dc60:	4013      	ands	r3, r2
 800dc62:	d00b      	beq.n	800dc7c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800dc64:	687b      	ldr	r3, [r7, #4]
 800dc66:	681b      	ldr	r3, [r3, #0]
 800dc68:	685b      	ldr	r3, [r3, #4]
 800dc6a:	4a34      	ldr	r2, [pc, #208]	@ (800dd3c <UART_AdvFeatureConfig+0x150>)
 800dc6c:	4013      	ands	r3, r2
 800dc6e:	0019      	movs	r1, r3
 800dc70:	687b      	ldr	r3, [r7, #4]
 800dc72:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800dc74:	687b      	ldr	r3, [r7, #4]
 800dc76:	681b      	ldr	r3, [r3, #0]
 800dc78:	430a      	orrs	r2, r1
 800dc7a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800dc7c:	687b      	ldr	r3, [r7, #4]
 800dc7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dc80:	2210      	movs	r2, #16
 800dc82:	4013      	ands	r3, r2
 800dc84:	d00b      	beq.n	800dc9e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800dc86:	687b      	ldr	r3, [r7, #4]
 800dc88:	681b      	ldr	r3, [r3, #0]
 800dc8a:	689b      	ldr	r3, [r3, #8]
 800dc8c:	4a2c      	ldr	r2, [pc, #176]	@ (800dd40 <UART_AdvFeatureConfig+0x154>)
 800dc8e:	4013      	ands	r3, r2
 800dc90:	0019      	movs	r1, r3
 800dc92:	687b      	ldr	r3, [r7, #4]
 800dc94:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800dc96:	687b      	ldr	r3, [r7, #4]
 800dc98:	681b      	ldr	r3, [r3, #0]
 800dc9a:	430a      	orrs	r2, r1
 800dc9c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800dc9e:	687b      	ldr	r3, [r7, #4]
 800dca0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dca2:	2220      	movs	r2, #32
 800dca4:	4013      	ands	r3, r2
 800dca6:	d00b      	beq.n	800dcc0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800dca8:	687b      	ldr	r3, [r7, #4]
 800dcaa:	681b      	ldr	r3, [r3, #0]
 800dcac:	689b      	ldr	r3, [r3, #8]
 800dcae:	4a25      	ldr	r2, [pc, #148]	@ (800dd44 <UART_AdvFeatureConfig+0x158>)
 800dcb0:	4013      	ands	r3, r2
 800dcb2:	0019      	movs	r1, r3
 800dcb4:	687b      	ldr	r3, [r7, #4]
 800dcb6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800dcb8:	687b      	ldr	r3, [r7, #4]
 800dcba:	681b      	ldr	r3, [r3, #0]
 800dcbc:	430a      	orrs	r2, r1
 800dcbe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dcc4:	2240      	movs	r2, #64	@ 0x40
 800dcc6:	4013      	ands	r3, r2
 800dcc8:	d01d      	beq.n	800dd06 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800dcca:	687b      	ldr	r3, [r7, #4]
 800dccc:	681b      	ldr	r3, [r3, #0]
 800dcce:	685b      	ldr	r3, [r3, #4]
 800dcd0:	4a1d      	ldr	r2, [pc, #116]	@ (800dd48 <UART_AdvFeatureConfig+0x15c>)
 800dcd2:	4013      	ands	r3, r2
 800dcd4:	0019      	movs	r1, r3
 800dcd6:	687b      	ldr	r3, [r7, #4]
 800dcd8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800dcda:	687b      	ldr	r3, [r7, #4]
 800dcdc:	681b      	ldr	r3, [r3, #0]
 800dcde:	430a      	orrs	r2, r1
 800dce0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800dce2:	687b      	ldr	r3, [r7, #4]
 800dce4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800dce6:	2380      	movs	r3, #128	@ 0x80
 800dce8:	035b      	lsls	r3, r3, #13
 800dcea:	429a      	cmp	r2, r3
 800dcec:	d10b      	bne.n	800dd06 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800dcee:	687b      	ldr	r3, [r7, #4]
 800dcf0:	681b      	ldr	r3, [r3, #0]
 800dcf2:	685b      	ldr	r3, [r3, #4]
 800dcf4:	4a15      	ldr	r2, [pc, #84]	@ (800dd4c <UART_AdvFeatureConfig+0x160>)
 800dcf6:	4013      	ands	r3, r2
 800dcf8:	0019      	movs	r1, r3
 800dcfa:	687b      	ldr	r3, [r7, #4]
 800dcfc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	681b      	ldr	r3, [r3, #0]
 800dd02:	430a      	orrs	r2, r1
 800dd04:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800dd06:	687b      	ldr	r3, [r7, #4]
 800dd08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dd0a:	2280      	movs	r2, #128	@ 0x80
 800dd0c:	4013      	ands	r3, r2
 800dd0e:	d00b      	beq.n	800dd28 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800dd10:	687b      	ldr	r3, [r7, #4]
 800dd12:	681b      	ldr	r3, [r3, #0]
 800dd14:	685b      	ldr	r3, [r3, #4]
 800dd16:	4a0e      	ldr	r2, [pc, #56]	@ (800dd50 <UART_AdvFeatureConfig+0x164>)
 800dd18:	4013      	ands	r3, r2
 800dd1a:	0019      	movs	r1, r3
 800dd1c:	687b      	ldr	r3, [r7, #4]
 800dd1e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800dd20:	687b      	ldr	r3, [r7, #4]
 800dd22:	681b      	ldr	r3, [r3, #0]
 800dd24:	430a      	orrs	r2, r1
 800dd26:	605a      	str	r2, [r3, #4]
  }
}
 800dd28:	46c0      	nop			@ (mov r8, r8)
 800dd2a:	46bd      	mov	sp, r7
 800dd2c:	b002      	add	sp, #8
 800dd2e:	bd80      	pop	{r7, pc}
 800dd30:	ffff7fff 	.word	0xffff7fff
 800dd34:	fffdffff 	.word	0xfffdffff
 800dd38:	fffeffff 	.word	0xfffeffff
 800dd3c:	fffbffff 	.word	0xfffbffff
 800dd40:	ffffefff 	.word	0xffffefff
 800dd44:	ffffdfff 	.word	0xffffdfff
 800dd48:	ffefffff 	.word	0xffefffff
 800dd4c:	ff9fffff 	.word	0xff9fffff
 800dd50:	fff7ffff 	.word	0xfff7ffff

0800dd54 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800dd54:	b580      	push	{r7, lr}
 800dd56:	b092      	sub	sp, #72	@ 0x48
 800dd58:	af02      	add	r7, sp, #8
 800dd5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800dd5c:	687b      	ldr	r3, [r7, #4]
 800dd5e:	2290      	movs	r2, #144	@ 0x90
 800dd60:	2100      	movs	r1, #0
 800dd62:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800dd64:	f7fa fed0 	bl	8008b08 <HAL_GetTick>
 800dd68:	0003      	movs	r3, r0
 800dd6a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800dd6c:	687b      	ldr	r3, [r7, #4]
 800dd6e:	681b      	ldr	r3, [r3, #0]
 800dd70:	681b      	ldr	r3, [r3, #0]
 800dd72:	2208      	movs	r2, #8
 800dd74:	4013      	ands	r3, r2
 800dd76:	2b08      	cmp	r3, #8
 800dd78:	d12d      	bne.n	800ddd6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800dd7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dd7c:	2280      	movs	r2, #128	@ 0x80
 800dd7e:	0391      	lsls	r1, r2, #14
 800dd80:	6878      	ldr	r0, [r7, #4]
 800dd82:	4a47      	ldr	r2, [pc, #284]	@ (800dea0 <UART_CheckIdleState+0x14c>)
 800dd84:	9200      	str	r2, [sp, #0]
 800dd86:	2200      	movs	r2, #0
 800dd88:	f000 f88e 	bl	800dea8 <UART_WaitOnFlagUntilTimeout>
 800dd8c:	1e03      	subs	r3, r0, #0
 800dd8e:	d022      	beq.n	800ddd6 <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dd90:	f3ef 8310 	mrs	r3, PRIMASK
 800dd94:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800dd96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800dd98:	63bb      	str	r3, [r7, #56]	@ 0x38
 800dd9a:	2301      	movs	r3, #1
 800dd9c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dd9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dda0:	f383 8810 	msr	PRIMASK, r3
}
 800dda4:	46c0      	nop			@ (mov r8, r8)
 800dda6:	687b      	ldr	r3, [r7, #4]
 800dda8:	681b      	ldr	r3, [r3, #0]
 800ddaa:	681a      	ldr	r2, [r3, #0]
 800ddac:	687b      	ldr	r3, [r7, #4]
 800ddae:	681b      	ldr	r3, [r3, #0]
 800ddb0:	2180      	movs	r1, #128	@ 0x80
 800ddb2:	438a      	bics	r2, r1
 800ddb4:	601a      	str	r2, [r3, #0]
 800ddb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ddb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ddba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ddbc:	f383 8810 	msr	PRIMASK, r3
}
 800ddc0:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800ddc2:	687b      	ldr	r3, [r7, #4]
 800ddc4:	2288      	movs	r2, #136	@ 0x88
 800ddc6:	2120      	movs	r1, #32
 800ddc8:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800ddca:	687b      	ldr	r3, [r7, #4]
 800ddcc:	2284      	movs	r2, #132	@ 0x84
 800ddce:	2100      	movs	r1, #0
 800ddd0:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ddd2:	2303      	movs	r3, #3
 800ddd4:	e060      	b.n	800de98 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ddd6:	687b      	ldr	r3, [r7, #4]
 800ddd8:	681b      	ldr	r3, [r3, #0]
 800ddda:	681b      	ldr	r3, [r3, #0]
 800dddc:	2204      	movs	r2, #4
 800ddde:	4013      	ands	r3, r2
 800dde0:	2b04      	cmp	r3, #4
 800dde2:	d146      	bne.n	800de72 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800dde4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dde6:	2280      	movs	r2, #128	@ 0x80
 800dde8:	03d1      	lsls	r1, r2, #15
 800ddea:	6878      	ldr	r0, [r7, #4]
 800ddec:	4a2c      	ldr	r2, [pc, #176]	@ (800dea0 <UART_CheckIdleState+0x14c>)
 800ddee:	9200      	str	r2, [sp, #0]
 800ddf0:	2200      	movs	r2, #0
 800ddf2:	f000 f859 	bl	800dea8 <UART_WaitOnFlagUntilTimeout>
 800ddf6:	1e03      	subs	r3, r0, #0
 800ddf8:	d03b      	beq.n	800de72 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ddfa:	f3ef 8310 	mrs	r3, PRIMASK
 800ddfe:	60fb      	str	r3, [r7, #12]
  return(result);
 800de00:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800de02:	637b      	str	r3, [r7, #52]	@ 0x34
 800de04:	2301      	movs	r3, #1
 800de06:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800de08:	693b      	ldr	r3, [r7, #16]
 800de0a:	f383 8810 	msr	PRIMASK, r3
}
 800de0e:	46c0      	nop			@ (mov r8, r8)
 800de10:	687b      	ldr	r3, [r7, #4]
 800de12:	681b      	ldr	r3, [r3, #0]
 800de14:	681a      	ldr	r2, [r3, #0]
 800de16:	687b      	ldr	r3, [r7, #4]
 800de18:	681b      	ldr	r3, [r3, #0]
 800de1a:	4922      	ldr	r1, [pc, #136]	@ (800dea4 <UART_CheckIdleState+0x150>)
 800de1c:	400a      	ands	r2, r1
 800de1e:	601a      	str	r2, [r3, #0]
 800de20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800de22:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800de24:	697b      	ldr	r3, [r7, #20]
 800de26:	f383 8810 	msr	PRIMASK, r3
}
 800de2a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800de2c:	f3ef 8310 	mrs	r3, PRIMASK
 800de30:	61bb      	str	r3, [r7, #24]
  return(result);
 800de32:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800de34:	633b      	str	r3, [r7, #48]	@ 0x30
 800de36:	2301      	movs	r3, #1
 800de38:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800de3a:	69fb      	ldr	r3, [r7, #28]
 800de3c:	f383 8810 	msr	PRIMASK, r3
}
 800de40:	46c0      	nop			@ (mov r8, r8)
 800de42:	687b      	ldr	r3, [r7, #4]
 800de44:	681b      	ldr	r3, [r3, #0]
 800de46:	689a      	ldr	r2, [r3, #8]
 800de48:	687b      	ldr	r3, [r7, #4]
 800de4a:	681b      	ldr	r3, [r3, #0]
 800de4c:	2101      	movs	r1, #1
 800de4e:	438a      	bics	r2, r1
 800de50:	609a      	str	r2, [r3, #8]
 800de52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de54:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800de56:	6a3b      	ldr	r3, [r7, #32]
 800de58:	f383 8810 	msr	PRIMASK, r3
}
 800de5c:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800de5e:	687b      	ldr	r3, [r7, #4]
 800de60:	228c      	movs	r2, #140	@ 0x8c
 800de62:	2120      	movs	r1, #32
 800de64:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800de66:	687b      	ldr	r3, [r7, #4]
 800de68:	2284      	movs	r2, #132	@ 0x84
 800de6a:	2100      	movs	r1, #0
 800de6c:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800de6e:	2303      	movs	r3, #3
 800de70:	e012      	b.n	800de98 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800de72:	687b      	ldr	r3, [r7, #4]
 800de74:	2288      	movs	r2, #136	@ 0x88
 800de76:	2120      	movs	r1, #32
 800de78:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800de7a:	687b      	ldr	r3, [r7, #4]
 800de7c:	228c      	movs	r2, #140	@ 0x8c
 800de7e:	2120      	movs	r1, #32
 800de80:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800de82:	687b      	ldr	r3, [r7, #4]
 800de84:	2200      	movs	r2, #0
 800de86:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800de88:	687b      	ldr	r3, [r7, #4]
 800de8a:	2200      	movs	r2, #0
 800de8c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800de8e:	687b      	ldr	r3, [r7, #4]
 800de90:	2284      	movs	r2, #132	@ 0x84
 800de92:	2100      	movs	r1, #0
 800de94:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800de96:	2300      	movs	r3, #0
}
 800de98:	0018      	movs	r0, r3
 800de9a:	46bd      	mov	sp, r7
 800de9c:	b010      	add	sp, #64	@ 0x40
 800de9e:	bd80      	pop	{r7, pc}
 800dea0:	01ffffff 	.word	0x01ffffff
 800dea4:	fffffedf 	.word	0xfffffedf

0800dea8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800dea8:	b580      	push	{r7, lr}
 800deaa:	b084      	sub	sp, #16
 800deac:	af00      	add	r7, sp, #0
 800deae:	60f8      	str	r0, [r7, #12]
 800deb0:	60b9      	str	r1, [r7, #8]
 800deb2:	603b      	str	r3, [r7, #0]
 800deb4:	1dfb      	adds	r3, r7, #7
 800deb6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800deb8:	e051      	b.n	800df5e <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800deba:	69bb      	ldr	r3, [r7, #24]
 800debc:	3301      	adds	r3, #1
 800debe:	d04e      	beq.n	800df5e <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800dec0:	f7fa fe22 	bl	8008b08 <HAL_GetTick>
 800dec4:	0002      	movs	r2, r0
 800dec6:	683b      	ldr	r3, [r7, #0]
 800dec8:	1ad3      	subs	r3, r2, r3
 800deca:	69ba      	ldr	r2, [r7, #24]
 800decc:	429a      	cmp	r2, r3
 800dece:	d302      	bcc.n	800ded6 <UART_WaitOnFlagUntilTimeout+0x2e>
 800ded0:	69bb      	ldr	r3, [r7, #24]
 800ded2:	2b00      	cmp	r3, #0
 800ded4:	d101      	bne.n	800deda <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800ded6:	2303      	movs	r3, #3
 800ded8:	e051      	b.n	800df7e <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800deda:	68fb      	ldr	r3, [r7, #12]
 800dedc:	681b      	ldr	r3, [r3, #0]
 800dede:	681b      	ldr	r3, [r3, #0]
 800dee0:	2204      	movs	r2, #4
 800dee2:	4013      	ands	r3, r2
 800dee4:	d03b      	beq.n	800df5e <UART_WaitOnFlagUntilTimeout+0xb6>
 800dee6:	68bb      	ldr	r3, [r7, #8]
 800dee8:	2b80      	cmp	r3, #128	@ 0x80
 800deea:	d038      	beq.n	800df5e <UART_WaitOnFlagUntilTimeout+0xb6>
 800deec:	68bb      	ldr	r3, [r7, #8]
 800deee:	2b40      	cmp	r3, #64	@ 0x40
 800def0:	d035      	beq.n	800df5e <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800def2:	68fb      	ldr	r3, [r7, #12]
 800def4:	681b      	ldr	r3, [r3, #0]
 800def6:	69db      	ldr	r3, [r3, #28]
 800def8:	2208      	movs	r2, #8
 800defa:	4013      	ands	r3, r2
 800defc:	2b08      	cmp	r3, #8
 800defe:	d111      	bne.n	800df24 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800df00:	68fb      	ldr	r3, [r7, #12]
 800df02:	681b      	ldr	r3, [r3, #0]
 800df04:	2208      	movs	r2, #8
 800df06:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800df08:	68fb      	ldr	r3, [r7, #12]
 800df0a:	0018      	movs	r0, r3
 800df0c:	f000 f83c 	bl	800df88 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800df10:	68fb      	ldr	r3, [r7, #12]
 800df12:	2290      	movs	r2, #144	@ 0x90
 800df14:	2108      	movs	r1, #8
 800df16:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800df18:	68fb      	ldr	r3, [r7, #12]
 800df1a:	2284      	movs	r2, #132	@ 0x84
 800df1c:	2100      	movs	r1, #0
 800df1e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800df20:	2301      	movs	r3, #1
 800df22:	e02c      	b.n	800df7e <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800df24:	68fb      	ldr	r3, [r7, #12]
 800df26:	681b      	ldr	r3, [r3, #0]
 800df28:	69da      	ldr	r2, [r3, #28]
 800df2a:	2380      	movs	r3, #128	@ 0x80
 800df2c:	011b      	lsls	r3, r3, #4
 800df2e:	401a      	ands	r2, r3
 800df30:	2380      	movs	r3, #128	@ 0x80
 800df32:	011b      	lsls	r3, r3, #4
 800df34:	429a      	cmp	r2, r3
 800df36:	d112      	bne.n	800df5e <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800df38:	68fb      	ldr	r3, [r7, #12]
 800df3a:	681b      	ldr	r3, [r3, #0]
 800df3c:	2280      	movs	r2, #128	@ 0x80
 800df3e:	0112      	lsls	r2, r2, #4
 800df40:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800df42:	68fb      	ldr	r3, [r7, #12]
 800df44:	0018      	movs	r0, r3
 800df46:	f000 f81f 	bl	800df88 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800df4a:	68fb      	ldr	r3, [r7, #12]
 800df4c:	2290      	movs	r2, #144	@ 0x90
 800df4e:	2120      	movs	r1, #32
 800df50:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800df52:	68fb      	ldr	r3, [r7, #12]
 800df54:	2284      	movs	r2, #132	@ 0x84
 800df56:	2100      	movs	r1, #0
 800df58:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800df5a:	2303      	movs	r3, #3
 800df5c:	e00f      	b.n	800df7e <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800df5e:	68fb      	ldr	r3, [r7, #12]
 800df60:	681b      	ldr	r3, [r3, #0]
 800df62:	69db      	ldr	r3, [r3, #28]
 800df64:	68ba      	ldr	r2, [r7, #8]
 800df66:	4013      	ands	r3, r2
 800df68:	68ba      	ldr	r2, [r7, #8]
 800df6a:	1ad3      	subs	r3, r2, r3
 800df6c:	425a      	negs	r2, r3
 800df6e:	4153      	adcs	r3, r2
 800df70:	b2db      	uxtb	r3, r3
 800df72:	001a      	movs	r2, r3
 800df74:	1dfb      	adds	r3, r7, #7
 800df76:	781b      	ldrb	r3, [r3, #0]
 800df78:	429a      	cmp	r2, r3
 800df7a:	d09e      	beq.n	800deba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800df7c:	2300      	movs	r3, #0
}
 800df7e:	0018      	movs	r0, r3
 800df80:	46bd      	mov	sp, r7
 800df82:	b004      	add	sp, #16
 800df84:	bd80      	pop	{r7, pc}
	...

0800df88 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800df88:	b580      	push	{r7, lr}
 800df8a:	b08e      	sub	sp, #56	@ 0x38
 800df8c:	af00      	add	r7, sp, #0
 800df8e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800df90:	f3ef 8310 	mrs	r3, PRIMASK
 800df94:	617b      	str	r3, [r7, #20]
  return(result);
 800df96:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800df98:	637b      	str	r3, [r7, #52]	@ 0x34
 800df9a:	2301      	movs	r3, #1
 800df9c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800df9e:	69bb      	ldr	r3, [r7, #24]
 800dfa0:	f383 8810 	msr	PRIMASK, r3
}
 800dfa4:	46c0      	nop			@ (mov r8, r8)
 800dfa6:	687b      	ldr	r3, [r7, #4]
 800dfa8:	681b      	ldr	r3, [r3, #0]
 800dfaa:	681a      	ldr	r2, [r3, #0]
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	681b      	ldr	r3, [r3, #0]
 800dfb0:	4926      	ldr	r1, [pc, #152]	@ (800e04c <UART_EndRxTransfer+0xc4>)
 800dfb2:	400a      	ands	r2, r1
 800dfb4:	601a      	str	r2, [r3, #0]
 800dfb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dfb8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dfba:	69fb      	ldr	r3, [r7, #28]
 800dfbc:	f383 8810 	msr	PRIMASK, r3
}
 800dfc0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dfc2:	f3ef 8310 	mrs	r3, PRIMASK
 800dfc6:	623b      	str	r3, [r7, #32]
  return(result);
 800dfc8:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800dfca:	633b      	str	r3, [r7, #48]	@ 0x30
 800dfcc:	2301      	movs	r3, #1
 800dfce:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dfd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dfd2:	f383 8810 	msr	PRIMASK, r3
}
 800dfd6:	46c0      	nop			@ (mov r8, r8)
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	681b      	ldr	r3, [r3, #0]
 800dfdc:	689a      	ldr	r2, [r3, #8]
 800dfde:	687b      	ldr	r3, [r7, #4]
 800dfe0:	681b      	ldr	r3, [r3, #0]
 800dfe2:	491b      	ldr	r1, [pc, #108]	@ (800e050 <UART_EndRxTransfer+0xc8>)
 800dfe4:	400a      	ands	r2, r1
 800dfe6:	609a      	str	r2, [r3, #8]
 800dfe8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dfea:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dfec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dfee:	f383 8810 	msr	PRIMASK, r3
}
 800dff2:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dff4:	687b      	ldr	r3, [r7, #4]
 800dff6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dff8:	2b01      	cmp	r3, #1
 800dffa:	d118      	bne.n	800e02e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dffc:	f3ef 8310 	mrs	r3, PRIMASK
 800e000:	60bb      	str	r3, [r7, #8]
  return(result);
 800e002:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e004:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e006:	2301      	movs	r3, #1
 800e008:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e00a:	68fb      	ldr	r3, [r7, #12]
 800e00c:	f383 8810 	msr	PRIMASK, r3
}
 800e010:	46c0      	nop			@ (mov r8, r8)
 800e012:	687b      	ldr	r3, [r7, #4]
 800e014:	681b      	ldr	r3, [r3, #0]
 800e016:	681a      	ldr	r2, [r3, #0]
 800e018:	687b      	ldr	r3, [r7, #4]
 800e01a:	681b      	ldr	r3, [r3, #0]
 800e01c:	2110      	movs	r1, #16
 800e01e:	438a      	bics	r2, r1
 800e020:	601a      	str	r2, [r3, #0]
 800e022:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e024:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e026:	693b      	ldr	r3, [r7, #16]
 800e028:	f383 8810 	msr	PRIMASK, r3
}
 800e02c:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800e02e:	687b      	ldr	r3, [r7, #4]
 800e030:	228c      	movs	r2, #140	@ 0x8c
 800e032:	2120      	movs	r1, #32
 800e034:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e036:	687b      	ldr	r3, [r7, #4]
 800e038:	2200      	movs	r2, #0
 800e03a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800e03c:	687b      	ldr	r3, [r7, #4]
 800e03e:	2200      	movs	r2, #0
 800e040:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800e042:	46c0      	nop			@ (mov r8, r8)
 800e044:	46bd      	mov	sp, r7
 800e046:	b00e      	add	sp, #56	@ 0x38
 800e048:	bd80      	pop	{r7, pc}
 800e04a:	46c0      	nop			@ (mov r8, r8)
 800e04c:	fffffedf 	.word	0xfffffedf
 800e050:	effffffe 	.word	0xeffffffe

0800e054 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800e054:	b580      	push	{r7, lr}
 800e056:	b084      	sub	sp, #16
 800e058:	af00      	add	r7, sp, #0
 800e05a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e05c:	687b      	ldr	r3, [r7, #4]
 800e05e:	2284      	movs	r2, #132	@ 0x84
 800e060:	5c9b      	ldrb	r3, [r3, r2]
 800e062:	2b01      	cmp	r3, #1
 800e064:	d101      	bne.n	800e06a <HAL_UARTEx_DisableFifoMode+0x16>
 800e066:	2302      	movs	r3, #2
 800e068:	e027      	b.n	800e0ba <HAL_UARTEx_DisableFifoMode+0x66>
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	2284      	movs	r2, #132	@ 0x84
 800e06e:	2101      	movs	r1, #1
 800e070:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	2288      	movs	r2, #136	@ 0x88
 800e076:	2124      	movs	r1, #36	@ 0x24
 800e078:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	681b      	ldr	r3, [r3, #0]
 800e07e:	681b      	ldr	r3, [r3, #0]
 800e080:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e082:	687b      	ldr	r3, [r7, #4]
 800e084:	681b      	ldr	r3, [r3, #0]
 800e086:	681a      	ldr	r2, [r3, #0]
 800e088:	687b      	ldr	r3, [r7, #4]
 800e08a:	681b      	ldr	r3, [r3, #0]
 800e08c:	2101      	movs	r1, #1
 800e08e:	438a      	bics	r2, r1
 800e090:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800e092:	68fb      	ldr	r3, [r7, #12]
 800e094:	4a0b      	ldr	r2, [pc, #44]	@ (800e0c4 <HAL_UARTEx_DisableFifoMode+0x70>)
 800e096:	4013      	ands	r3, r2
 800e098:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	2200      	movs	r2, #0
 800e09e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	681b      	ldr	r3, [r3, #0]
 800e0a4:	68fa      	ldr	r2, [r7, #12]
 800e0a6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	2288      	movs	r2, #136	@ 0x88
 800e0ac:	2120      	movs	r1, #32
 800e0ae:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e0b0:	687b      	ldr	r3, [r7, #4]
 800e0b2:	2284      	movs	r2, #132	@ 0x84
 800e0b4:	2100      	movs	r1, #0
 800e0b6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800e0b8:	2300      	movs	r3, #0
}
 800e0ba:	0018      	movs	r0, r3
 800e0bc:	46bd      	mov	sp, r7
 800e0be:	b004      	add	sp, #16
 800e0c0:	bd80      	pop	{r7, pc}
 800e0c2:	46c0      	nop			@ (mov r8, r8)
 800e0c4:	dfffffff 	.word	0xdfffffff

0800e0c8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e0c8:	b580      	push	{r7, lr}
 800e0ca:	b084      	sub	sp, #16
 800e0cc:	af00      	add	r7, sp, #0
 800e0ce:	6078      	str	r0, [r7, #4]
 800e0d0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e0d2:	687b      	ldr	r3, [r7, #4]
 800e0d4:	2284      	movs	r2, #132	@ 0x84
 800e0d6:	5c9b      	ldrb	r3, [r3, r2]
 800e0d8:	2b01      	cmp	r3, #1
 800e0da:	d101      	bne.n	800e0e0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800e0dc:	2302      	movs	r3, #2
 800e0de:	e02e      	b.n	800e13e <HAL_UARTEx_SetTxFifoThreshold+0x76>
 800e0e0:	687b      	ldr	r3, [r7, #4]
 800e0e2:	2284      	movs	r2, #132	@ 0x84
 800e0e4:	2101      	movs	r1, #1
 800e0e6:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	2288      	movs	r2, #136	@ 0x88
 800e0ec:	2124      	movs	r1, #36	@ 0x24
 800e0ee:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e0f0:	687b      	ldr	r3, [r7, #4]
 800e0f2:	681b      	ldr	r3, [r3, #0]
 800e0f4:	681b      	ldr	r3, [r3, #0]
 800e0f6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	681b      	ldr	r3, [r3, #0]
 800e0fc:	681a      	ldr	r2, [r3, #0]
 800e0fe:	687b      	ldr	r3, [r7, #4]
 800e100:	681b      	ldr	r3, [r3, #0]
 800e102:	2101      	movs	r1, #1
 800e104:	438a      	bics	r2, r1
 800e106:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	681b      	ldr	r3, [r3, #0]
 800e10c:	689b      	ldr	r3, [r3, #8]
 800e10e:	00db      	lsls	r3, r3, #3
 800e110:	08d9      	lsrs	r1, r3, #3
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	681b      	ldr	r3, [r3, #0]
 800e116:	683a      	ldr	r2, [r7, #0]
 800e118:	430a      	orrs	r2, r1
 800e11a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e11c:	687b      	ldr	r3, [r7, #4]
 800e11e:	0018      	movs	r0, r3
 800e120:	f000 f854 	bl	800e1cc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	681b      	ldr	r3, [r3, #0]
 800e128:	68fa      	ldr	r2, [r7, #12]
 800e12a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e12c:	687b      	ldr	r3, [r7, #4]
 800e12e:	2288      	movs	r2, #136	@ 0x88
 800e130:	2120      	movs	r1, #32
 800e132:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e134:	687b      	ldr	r3, [r7, #4]
 800e136:	2284      	movs	r2, #132	@ 0x84
 800e138:	2100      	movs	r1, #0
 800e13a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800e13c:	2300      	movs	r3, #0
}
 800e13e:	0018      	movs	r0, r3
 800e140:	46bd      	mov	sp, r7
 800e142:	b004      	add	sp, #16
 800e144:	bd80      	pop	{r7, pc}
	...

0800e148 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e148:	b580      	push	{r7, lr}
 800e14a:	b084      	sub	sp, #16
 800e14c:	af00      	add	r7, sp, #0
 800e14e:	6078      	str	r0, [r7, #4]
 800e150:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	2284      	movs	r2, #132	@ 0x84
 800e156:	5c9b      	ldrb	r3, [r3, r2]
 800e158:	2b01      	cmp	r3, #1
 800e15a:	d101      	bne.n	800e160 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800e15c:	2302      	movs	r3, #2
 800e15e:	e02f      	b.n	800e1c0 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 800e160:	687b      	ldr	r3, [r7, #4]
 800e162:	2284      	movs	r2, #132	@ 0x84
 800e164:	2101      	movs	r1, #1
 800e166:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	2288      	movs	r2, #136	@ 0x88
 800e16c:	2124      	movs	r1, #36	@ 0x24
 800e16e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	681b      	ldr	r3, [r3, #0]
 800e174:	681b      	ldr	r3, [r3, #0]
 800e176:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e178:	687b      	ldr	r3, [r7, #4]
 800e17a:	681b      	ldr	r3, [r3, #0]
 800e17c:	681a      	ldr	r2, [r3, #0]
 800e17e:	687b      	ldr	r3, [r7, #4]
 800e180:	681b      	ldr	r3, [r3, #0]
 800e182:	2101      	movs	r1, #1
 800e184:	438a      	bics	r2, r1
 800e186:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800e188:	687b      	ldr	r3, [r7, #4]
 800e18a:	681b      	ldr	r3, [r3, #0]
 800e18c:	689b      	ldr	r3, [r3, #8]
 800e18e:	4a0e      	ldr	r2, [pc, #56]	@ (800e1c8 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 800e190:	4013      	ands	r3, r2
 800e192:	0019      	movs	r1, r3
 800e194:	687b      	ldr	r3, [r7, #4]
 800e196:	681b      	ldr	r3, [r3, #0]
 800e198:	683a      	ldr	r2, [r7, #0]
 800e19a:	430a      	orrs	r2, r1
 800e19c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e19e:	687b      	ldr	r3, [r7, #4]
 800e1a0:	0018      	movs	r0, r3
 800e1a2:	f000 f813 	bl	800e1cc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e1a6:	687b      	ldr	r3, [r7, #4]
 800e1a8:	681b      	ldr	r3, [r3, #0]
 800e1aa:	68fa      	ldr	r2, [r7, #12]
 800e1ac:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e1ae:	687b      	ldr	r3, [r7, #4]
 800e1b0:	2288      	movs	r2, #136	@ 0x88
 800e1b2:	2120      	movs	r1, #32
 800e1b4:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e1b6:	687b      	ldr	r3, [r7, #4]
 800e1b8:	2284      	movs	r2, #132	@ 0x84
 800e1ba:	2100      	movs	r1, #0
 800e1bc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800e1be:	2300      	movs	r3, #0
}
 800e1c0:	0018      	movs	r0, r3
 800e1c2:	46bd      	mov	sp, r7
 800e1c4:	b004      	add	sp, #16
 800e1c6:	bd80      	pop	{r7, pc}
 800e1c8:	f1ffffff 	.word	0xf1ffffff

0800e1cc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800e1cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e1ce:	b085      	sub	sp, #20
 800e1d0:	af00      	add	r7, sp, #0
 800e1d2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800e1d4:	687b      	ldr	r3, [r7, #4]
 800e1d6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e1d8:	2b00      	cmp	r3, #0
 800e1da:	d108      	bne.n	800e1ee <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800e1dc:	687b      	ldr	r3, [r7, #4]
 800e1de:	226a      	movs	r2, #106	@ 0x6a
 800e1e0:	2101      	movs	r1, #1
 800e1e2:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 800e1e4:	687b      	ldr	r3, [r7, #4]
 800e1e6:	2268      	movs	r2, #104	@ 0x68
 800e1e8:	2101      	movs	r1, #1
 800e1ea:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800e1ec:	e043      	b.n	800e276 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800e1ee:	260f      	movs	r6, #15
 800e1f0:	19bb      	adds	r3, r7, r6
 800e1f2:	2208      	movs	r2, #8
 800e1f4:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800e1f6:	200e      	movs	r0, #14
 800e1f8:	183b      	adds	r3, r7, r0
 800e1fa:	2208      	movs	r2, #8
 800e1fc:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800e1fe:	687b      	ldr	r3, [r7, #4]
 800e200:	681b      	ldr	r3, [r3, #0]
 800e202:	689b      	ldr	r3, [r3, #8]
 800e204:	0e5b      	lsrs	r3, r3, #25
 800e206:	b2da      	uxtb	r2, r3
 800e208:	240d      	movs	r4, #13
 800e20a:	193b      	adds	r3, r7, r4
 800e20c:	2107      	movs	r1, #7
 800e20e:	400a      	ands	r2, r1
 800e210:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800e212:	687b      	ldr	r3, [r7, #4]
 800e214:	681b      	ldr	r3, [r3, #0]
 800e216:	689b      	ldr	r3, [r3, #8]
 800e218:	0f5b      	lsrs	r3, r3, #29
 800e21a:	b2da      	uxtb	r2, r3
 800e21c:	250c      	movs	r5, #12
 800e21e:	197b      	adds	r3, r7, r5
 800e220:	2107      	movs	r1, #7
 800e222:	400a      	ands	r2, r1
 800e224:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e226:	183b      	adds	r3, r7, r0
 800e228:	781b      	ldrb	r3, [r3, #0]
 800e22a:	197a      	adds	r2, r7, r5
 800e22c:	7812      	ldrb	r2, [r2, #0]
 800e22e:	4914      	ldr	r1, [pc, #80]	@ (800e280 <UARTEx_SetNbDataToProcess+0xb4>)
 800e230:	5c8a      	ldrb	r2, [r1, r2]
 800e232:	435a      	muls	r2, r3
 800e234:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800e236:	197b      	adds	r3, r7, r5
 800e238:	781b      	ldrb	r3, [r3, #0]
 800e23a:	4a12      	ldr	r2, [pc, #72]	@ (800e284 <UARTEx_SetNbDataToProcess+0xb8>)
 800e23c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e23e:	0019      	movs	r1, r3
 800e240:	f7f2 f812 	bl	8000268 <__divsi3>
 800e244:	0003      	movs	r3, r0
 800e246:	b299      	uxth	r1, r3
 800e248:	687b      	ldr	r3, [r7, #4]
 800e24a:	226a      	movs	r2, #106	@ 0x6a
 800e24c:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e24e:	19bb      	adds	r3, r7, r6
 800e250:	781b      	ldrb	r3, [r3, #0]
 800e252:	193a      	adds	r2, r7, r4
 800e254:	7812      	ldrb	r2, [r2, #0]
 800e256:	490a      	ldr	r1, [pc, #40]	@ (800e280 <UARTEx_SetNbDataToProcess+0xb4>)
 800e258:	5c8a      	ldrb	r2, [r1, r2]
 800e25a:	435a      	muls	r2, r3
 800e25c:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800e25e:	193b      	adds	r3, r7, r4
 800e260:	781b      	ldrb	r3, [r3, #0]
 800e262:	4a08      	ldr	r2, [pc, #32]	@ (800e284 <UARTEx_SetNbDataToProcess+0xb8>)
 800e264:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e266:	0019      	movs	r1, r3
 800e268:	f7f1 fffe 	bl	8000268 <__divsi3>
 800e26c:	0003      	movs	r3, r0
 800e26e:	b299      	uxth	r1, r3
 800e270:	687b      	ldr	r3, [r7, #4]
 800e272:	2268      	movs	r2, #104	@ 0x68
 800e274:	5299      	strh	r1, [r3, r2]
}
 800e276:	46c0      	nop			@ (mov r8, r8)
 800e278:	46bd      	mov	sp, r7
 800e27a:	b005      	add	sp, #20
 800e27c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e27e:	46c0      	nop			@ (mov r8, r8)
 800e280:	080125f8 	.word	0x080125f8
 800e284:	08012600 	.word	0x08012600

0800e288 <sulp>:
 800e288:	b570      	push	{r4, r5, r6, lr}
 800e28a:	0016      	movs	r6, r2
 800e28c:	000d      	movs	r5, r1
 800e28e:	f002 f925 	bl	80104dc <__ulp>
 800e292:	2e00      	cmp	r6, #0
 800e294:	d00d      	beq.n	800e2b2 <sulp+0x2a>
 800e296:	236b      	movs	r3, #107	@ 0x6b
 800e298:	006a      	lsls	r2, r5, #1
 800e29a:	0d52      	lsrs	r2, r2, #21
 800e29c:	1a9b      	subs	r3, r3, r2
 800e29e:	2b00      	cmp	r3, #0
 800e2a0:	dd07      	ble.n	800e2b2 <sulp+0x2a>
 800e2a2:	2400      	movs	r4, #0
 800e2a4:	4a03      	ldr	r2, [pc, #12]	@ (800e2b4 <sulp+0x2c>)
 800e2a6:	051b      	lsls	r3, r3, #20
 800e2a8:	189d      	adds	r5, r3, r2
 800e2aa:	002b      	movs	r3, r5
 800e2ac:	0022      	movs	r2, r4
 800e2ae:	f7f4 f9a7 	bl	8002600 <__aeabi_dmul>
 800e2b2:	bd70      	pop	{r4, r5, r6, pc}
 800e2b4:	3ff00000 	.word	0x3ff00000

0800e2b8 <_strtod_l>:
 800e2b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e2ba:	b0a3      	sub	sp, #140	@ 0x8c
 800e2bc:	921b      	str	r2, [sp, #108]	@ 0x6c
 800e2be:	2200      	movs	r2, #0
 800e2c0:	2600      	movs	r6, #0
 800e2c2:	2700      	movs	r7, #0
 800e2c4:	9005      	str	r0, [sp, #20]
 800e2c6:	9109      	str	r1, [sp, #36]	@ 0x24
 800e2c8:	921e      	str	r2, [sp, #120]	@ 0x78
 800e2ca:	911d      	str	r1, [sp, #116]	@ 0x74
 800e2cc:	780a      	ldrb	r2, [r1, #0]
 800e2ce:	2a2b      	cmp	r2, #43	@ 0x2b
 800e2d0:	d053      	beq.n	800e37a <_strtod_l+0xc2>
 800e2d2:	d83f      	bhi.n	800e354 <_strtod_l+0x9c>
 800e2d4:	2a0d      	cmp	r2, #13
 800e2d6:	d839      	bhi.n	800e34c <_strtod_l+0x94>
 800e2d8:	2a08      	cmp	r2, #8
 800e2da:	d839      	bhi.n	800e350 <_strtod_l+0x98>
 800e2dc:	2a00      	cmp	r2, #0
 800e2de:	d042      	beq.n	800e366 <_strtod_l+0xae>
 800e2e0:	2200      	movs	r2, #0
 800e2e2:	9212      	str	r2, [sp, #72]	@ 0x48
 800e2e4:	2100      	movs	r1, #0
 800e2e6:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 800e2e8:	910c      	str	r1, [sp, #48]	@ 0x30
 800e2ea:	782a      	ldrb	r2, [r5, #0]
 800e2ec:	2a30      	cmp	r2, #48	@ 0x30
 800e2ee:	d000      	beq.n	800e2f2 <_strtod_l+0x3a>
 800e2f0:	e083      	b.n	800e3fa <_strtod_l+0x142>
 800e2f2:	786a      	ldrb	r2, [r5, #1]
 800e2f4:	3120      	adds	r1, #32
 800e2f6:	438a      	bics	r2, r1
 800e2f8:	2a58      	cmp	r2, #88	@ 0x58
 800e2fa:	d000      	beq.n	800e2fe <_strtod_l+0x46>
 800e2fc:	e073      	b.n	800e3e6 <_strtod_l+0x12e>
 800e2fe:	9302      	str	r3, [sp, #8]
 800e300:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800e302:	4a95      	ldr	r2, [pc, #596]	@ (800e558 <_strtod_l+0x2a0>)
 800e304:	9301      	str	r3, [sp, #4]
 800e306:	ab1e      	add	r3, sp, #120	@ 0x78
 800e308:	9300      	str	r3, [sp, #0]
 800e30a:	9805      	ldr	r0, [sp, #20]
 800e30c:	ab1f      	add	r3, sp, #124	@ 0x7c
 800e30e:	a91d      	add	r1, sp, #116	@ 0x74
 800e310:	f001 f99e 	bl	800f650 <__gethex>
 800e314:	230f      	movs	r3, #15
 800e316:	0002      	movs	r2, r0
 800e318:	401a      	ands	r2, r3
 800e31a:	0004      	movs	r4, r0
 800e31c:	9206      	str	r2, [sp, #24]
 800e31e:	4218      	tst	r0, r3
 800e320:	d005      	beq.n	800e32e <_strtod_l+0x76>
 800e322:	2a06      	cmp	r2, #6
 800e324:	d12b      	bne.n	800e37e <_strtod_l+0xc6>
 800e326:	2300      	movs	r3, #0
 800e328:	3501      	adds	r5, #1
 800e32a:	951d      	str	r5, [sp, #116]	@ 0x74
 800e32c:	9312      	str	r3, [sp, #72]	@ 0x48
 800e32e:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800e330:	2b00      	cmp	r3, #0
 800e332:	d002      	beq.n	800e33a <_strtod_l+0x82>
 800e334:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e336:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800e338:	6013      	str	r3, [r2, #0]
 800e33a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800e33c:	2b00      	cmp	r3, #0
 800e33e:	d019      	beq.n	800e374 <_strtod_l+0xbc>
 800e340:	2380      	movs	r3, #128	@ 0x80
 800e342:	0030      	movs	r0, r6
 800e344:	061b      	lsls	r3, r3, #24
 800e346:	18f9      	adds	r1, r7, r3
 800e348:	b023      	add	sp, #140	@ 0x8c
 800e34a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e34c:	2a20      	cmp	r2, #32
 800e34e:	d1c7      	bne.n	800e2e0 <_strtod_l+0x28>
 800e350:	3101      	adds	r1, #1
 800e352:	e7ba      	b.n	800e2ca <_strtod_l+0x12>
 800e354:	2a2d      	cmp	r2, #45	@ 0x2d
 800e356:	d1c3      	bne.n	800e2e0 <_strtod_l+0x28>
 800e358:	3a2c      	subs	r2, #44	@ 0x2c
 800e35a:	9212      	str	r2, [sp, #72]	@ 0x48
 800e35c:	1c4a      	adds	r2, r1, #1
 800e35e:	921d      	str	r2, [sp, #116]	@ 0x74
 800e360:	784a      	ldrb	r2, [r1, #1]
 800e362:	2a00      	cmp	r2, #0
 800e364:	d1be      	bne.n	800e2e4 <_strtod_l+0x2c>
 800e366:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e368:	931d      	str	r3, [sp, #116]	@ 0x74
 800e36a:	2300      	movs	r3, #0
 800e36c:	9312      	str	r3, [sp, #72]	@ 0x48
 800e36e:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800e370:	2b00      	cmp	r3, #0
 800e372:	d1df      	bne.n	800e334 <_strtod_l+0x7c>
 800e374:	0030      	movs	r0, r6
 800e376:	0039      	movs	r1, r7
 800e378:	e7e6      	b.n	800e348 <_strtod_l+0x90>
 800e37a:	2200      	movs	r2, #0
 800e37c:	e7ed      	b.n	800e35a <_strtod_l+0xa2>
 800e37e:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 800e380:	2a00      	cmp	r2, #0
 800e382:	d007      	beq.n	800e394 <_strtod_l+0xdc>
 800e384:	2135      	movs	r1, #53	@ 0x35
 800e386:	a820      	add	r0, sp, #128	@ 0x80
 800e388:	f002 f99e 	bl	80106c8 <__copybits>
 800e38c:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800e38e:	9805      	ldr	r0, [sp, #20]
 800e390:	f001 fd58 	bl	800fe44 <_Bfree>
 800e394:	9806      	ldr	r0, [sp, #24]
 800e396:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800e398:	3801      	subs	r0, #1
 800e39a:	2804      	cmp	r0, #4
 800e39c:	d806      	bhi.n	800e3ac <_strtod_l+0xf4>
 800e39e:	f7f1 fec5 	bl	800012c <__gnu_thumb1_case_uqi>
 800e3a2:	0312      	.short	0x0312
 800e3a4:	1e1c      	.short	0x1e1c
 800e3a6:	12          	.byte	0x12
 800e3a7:	00          	.byte	0x00
 800e3a8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800e3aa:	9f21      	ldr	r7, [sp, #132]	@ 0x84
 800e3ac:	05e4      	lsls	r4, r4, #23
 800e3ae:	d502      	bpl.n	800e3b6 <_strtod_l+0xfe>
 800e3b0:	2380      	movs	r3, #128	@ 0x80
 800e3b2:	061b      	lsls	r3, r3, #24
 800e3b4:	431f      	orrs	r7, r3
 800e3b6:	4b69      	ldr	r3, [pc, #420]	@ (800e55c <_strtod_l+0x2a4>)
 800e3b8:	423b      	tst	r3, r7
 800e3ba:	d1b8      	bne.n	800e32e <_strtod_l+0x76>
 800e3bc:	f001 f85a 	bl	800f474 <__errno>
 800e3c0:	2322      	movs	r3, #34	@ 0x22
 800e3c2:	6003      	str	r3, [r0, #0]
 800e3c4:	e7b3      	b.n	800e32e <_strtod_l+0x76>
 800e3c6:	4966      	ldr	r1, [pc, #408]	@ (800e560 <_strtod_l+0x2a8>)
 800e3c8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800e3ca:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800e3cc:	400a      	ands	r2, r1
 800e3ce:	4965      	ldr	r1, [pc, #404]	@ (800e564 <_strtod_l+0x2ac>)
 800e3d0:	185b      	adds	r3, r3, r1
 800e3d2:	051b      	lsls	r3, r3, #20
 800e3d4:	431a      	orrs	r2, r3
 800e3d6:	0017      	movs	r7, r2
 800e3d8:	e7e8      	b.n	800e3ac <_strtod_l+0xf4>
 800e3da:	4f60      	ldr	r7, [pc, #384]	@ (800e55c <_strtod_l+0x2a4>)
 800e3dc:	e7e6      	b.n	800e3ac <_strtod_l+0xf4>
 800e3de:	2601      	movs	r6, #1
 800e3e0:	4f61      	ldr	r7, [pc, #388]	@ (800e568 <_strtod_l+0x2b0>)
 800e3e2:	4276      	negs	r6, r6
 800e3e4:	e7e2      	b.n	800e3ac <_strtod_l+0xf4>
 800e3e6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e3e8:	1c5a      	adds	r2, r3, #1
 800e3ea:	921d      	str	r2, [sp, #116]	@ 0x74
 800e3ec:	785b      	ldrb	r3, [r3, #1]
 800e3ee:	2b30      	cmp	r3, #48	@ 0x30
 800e3f0:	d0f9      	beq.n	800e3e6 <_strtod_l+0x12e>
 800e3f2:	2b00      	cmp	r3, #0
 800e3f4:	d09b      	beq.n	800e32e <_strtod_l+0x76>
 800e3f6:	2301      	movs	r3, #1
 800e3f8:	930c      	str	r3, [sp, #48]	@ 0x30
 800e3fa:	2500      	movs	r5, #0
 800e3fc:	220a      	movs	r2, #10
 800e3fe:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e400:	950d      	str	r5, [sp, #52]	@ 0x34
 800e402:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e404:	9508      	str	r5, [sp, #32]
 800e406:	981d      	ldr	r0, [sp, #116]	@ 0x74
 800e408:	7804      	ldrb	r4, [r0, #0]
 800e40a:	0023      	movs	r3, r4
 800e40c:	3b30      	subs	r3, #48	@ 0x30
 800e40e:	b2d9      	uxtb	r1, r3
 800e410:	2909      	cmp	r1, #9
 800e412:	d927      	bls.n	800e464 <_strtod_l+0x1ac>
 800e414:	2201      	movs	r2, #1
 800e416:	4955      	ldr	r1, [pc, #340]	@ (800e56c <_strtod_l+0x2b4>)
 800e418:	f000 ffcc 	bl	800f3b4 <strncmp>
 800e41c:	2800      	cmp	r0, #0
 800e41e:	d031      	beq.n	800e484 <_strtod_l+0x1cc>
 800e420:	2000      	movs	r0, #0
 800e422:	0023      	movs	r3, r4
 800e424:	4684      	mov	ip, r0
 800e426:	9a08      	ldr	r2, [sp, #32]
 800e428:	900e      	str	r0, [sp, #56]	@ 0x38
 800e42a:	9206      	str	r2, [sp, #24]
 800e42c:	2220      	movs	r2, #32
 800e42e:	0019      	movs	r1, r3
 800e430:	4391      	bics	r1, r2
 800e432:	000a      	movs	r2, r1
 800e434:	2100      	movs	r1, #0
 800e436:	9107      	str	r1, [sp, #28]
 800e438:	2a45      	cmp	r2, #69	@ 0x45
 800e43a:	d000      	beq.n	800e43e <_strtod_l+0x186>
 800e43c:	e0c0      	b.n	800e5c0 <_strtod_l+0x308>
 800e43e:	9b06      	ldr	r3, [sp, #24]
 800e440:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800e442:	4303      	orrs	r3, r0
 800e444:	4313      	orrs	r3, r2
 800e446:	428b      	cmp	r3, r1
 800e448:	d08d      	beq.n	800e366 <_strtod_l+0xae>
 800e44a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e44c:	9309      	str	r3, [sp, #36]	@ 0x24
 800e44e:	3301      	adds	r3, #1
 800e450:	931d      	str	r3, [sp, #116]	@ 0x74
 800e452:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e454:	785b      	ldrb	r3, [r3, #1]
 800e456:	2b2b      	cmp	r3, #43	@ 0x2b
 800e458:	d070      	beq.n	800e53c <_strtod_l+0x284>
 800e45a:	000c      	movs	r4, r1
 800e45c:	2b2d      	cmp	r3, #45	@ 0x2d
 800e45e:	d173      	bne.n	800e548 <_strtod_l+0x290>
 800e460:	2401      	movs	r4, #1
 800e462:	e06c      	b.n	800e53e <_strtod_l+0x286>
 800e464:	9908      	ldr	r1, [sp, #32]
 800e466:	2908      	cmp	r1, #8
 800e468:	dc09      	bgt.n	800e47e <_strtod_l+0x1c6>
 800e46a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800e46c:	4351      	muls	r1, r2
 800e46e:	185b      	adds	r3, r3, r1
 800e470:	930d      	str	r3, [sp, #52]	@ 0x34
 800e472:	9b08      	ldr	r3, [sp, #32]
 800e474:	3001      	adds	r0, #1
 800e476:	3301      	adds	r3, #1
 800e478:	9308      	str	r3, [sp, #32]
 800e47a:	901d      	str	r0, [sp, #116]	@ 0x74
 800e47c:	e7c3      	b.n	800e406 <_strtod_l+0x14e>
 800e47e:	4355      	muls	r5, r2
 800e480:	195d      	adds	r5, r3, r5
 800e482:	e7f6      	b.n	800e472 <_strtod_l+0x1ba>
 800e484:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e486:	1c5a      	adds	r2, r3, #1
 800e488:	921d      	str	r2, [sp, #116]	@ 0x74
 800e48a:	9a08      	ldr	r2, [sp, #32]
 800e48c:	785b      	ldrb	r3, [r3, #1]
 800e48e:	2a00      	cmp	r2, #0
 800e490:	d03a      	beq.n	800e508 <_strtod_l+0x250>
 800e492:	900e      	str	r0, [sp, #56]	@ 0x38
 800e494:	9206      	str	r2, [sp, #24]
 800e496:	001a      	movs	r2, r3
 800e498:	3a30      	subs	r2, #48	@ 0x30
 800e49a:	2a09      	cmp	r2, #9
 800e49c:	d912      	bls.n	800e4c4 <_strtod_l+0x20c>
 800e49e:	2201      	movs	r2, #1
 800e4a0:	4694      	mov	ip, r2
 800e4a2:	e7c3      	b.n	800e42c <_strtod_l+0x174>
 800e4a4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e4a6:	3001      	adds	r0, #1
 800e4a8:	1c5a      	adds	r2, r3, #1
 800e4aa:	921d      	str	r2, [sp, #116]	@ 0x74
 800e4ac:	785b      	ldrb	r3, [r3, #1]
 800e4ae:	2b30      	cmp	r3, #48	@ 0x30
 800e4b0:	d0f8      	beq.n	800e4a4 <_strtod_l+0x1ec>
 800e4b2:	001a      	movs	r2, r3
 800e4b4:	3a31      	subs	r2, #49	@ 0x31
 800e4b6:	2a08      	cmp	r2, #8
 800e4b8:	d83b      	bhi.n	800e532 <_strtod_l+0x27a>
 800e4ba:	900e      	str	r0, [sp, #56]	@ 0x38
 800e4bc:	2000      	movs	r0, #0
 800e4be:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800e4c0:	9006      	str	r0, [sp, #24]
 800e4c2:	9213      	str	r2, [sp, #76]	@ 0x4c
 800e4c4:	001a      	movs	r2, r3
 800e4c6:	1c41      	adds	r1, r0, #1
 800e4c8:	3a30      	subs	r2, #48	@ 0x30
 800e4ca:	2b30      	cmp	r3, #48	@ 0x30
 800e4cc:	d016      	beq.n	800e4fc <_strtod_l+0x244>
 800e4ce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e4d0:	185b      	adds	r3, r3, r1
 800e4d2:	930e      	str	r3, [sp, #56]	@ 0x38
 800e4d4:	9b06      	ldr	r3, [sp, #24]
 800e4d6:	210a      	movs	r1, #10
 800e4d8:	469c      	mov	ip, r3
 800e4da:	4484      	add	ip, r0
 800e4dc:	459c      	cmp	ip, r3
 800e4de:	d115      	bne.n	800e50c <_strtod_l+0x254>
 800e4e0:	9906      	ldr	r1, [sp, #24]
 800e4e2:	9b06      	ldr	r3, [sp, #24]
 800e4e4:	3101      	adds	r1, #1
 800e4e6:	1809      	adds	r1, r1, r0
 800e4e8:	181b      	adds	r3, r3, r0
 800e4ea:	9106      	str	r1, [sp, #24]
 800e4ec:	2b08      	cmp	r3, #8
 800e4ee:	dc19      	bgt.n	800e524 <_strtod_l+0x26c>
 800e4f0:	230a      	movs	r3, #10
 800e4f2:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800e4f4:	434b      	muls	r3, r1
 800e4f6:	2100      	movs	r1, #0
 800e4f8:	18d3      	adds	r3, r2, r3
 800e4fa:	930d      	str	r3, [sp, #52]	@ 0x34
 800e4fc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e4fe:	0008      	movs	r0, r1
 800e500:	1c5a      	adds	r2, r3, #1
 800e502:	921d      	str	r2, [sp, #116]	@ 0x74
 800e504:	785b      	ldrb	r3, [r3, #1]
 800e506:	e7c6      	b.n	800e496 <_strtod_l+0x1de>
 800e508:	9808      	ldr	r0, [sp, #32]
 800e50a:	e7d0      	b.n	800e4ae <_strtod_l+0x1f6>
 800e50c:	1c5c      	adds	r4, r3, #1
 800e50e:	2b08      	cmp	r3, #8
 800e510:	dc04      	bgt.n	800e51c <_strtod_l+0x264>
 800e512:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e514:	434b      	muls	r3, r1
 800e516:	930d      	str	r3, [sp, #52]	@ 0x34
 800e518:	0023      	movs	r3, r4
 800e51a:	e7df      	b.n	800e4dc <_strtod_l+0x224>
 800e51c:	2c10      	cmp	r4, #16
 800e51e:	dcfb      	bgt.n	800e518 <_strtod_l+0x260>
 800e520:	434d      	muls	r5, r1
 800e522:	e7f9      	b.n	800e518 <_strtod_l+0x260>
 800e524:	2100      	movs	r1, #0
 800e526:	2b0f      	cmp	r3, #15
 800e528:	dce8      	bgt.n	800e4fc <_strtod_l+0x244>
 800e52a:	230a      	movs	r3, #10
 800e52c:	435d      	muls	r5, r3
 800e52e:	1955      	adds	r5, r2, r5
 800e530:	e7e4      	b.n	800e4fc <_strtod_l+0x244>
 800e532:	2200      	movs	r2, #0
 800e534:	920e      	str	r2, [sp, #56]	@ 0x38
 800e536:	9206      	str	r2, [sp, #24]
 800e538:	3201      	adds	r2, #1
 800e53a:	e7b1      	b.n	800e4a0 <_strtod_l+0x1e8>
 800e53c:	2400      	movs	r4, #0
 800e53e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e540:	3302      	adds	r3, #2
 800e542:	931d      	str	r3, [sp, #116]	@ 0x74
 800e544:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e546:	789b      	ldrb	r3, [r3, #2]
 800e548:	001a      	movs	r2, r3
 800e54a:	3a30      	subs	r2, #48	@ 0x30
 800e54c:	2a09      	cmp	r2, #9
 800e54e:	d913      	bls.n	800e578 <_strtod_l+0x2c0>
 800e550:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e552:	921d      	str	r2, [sp, #116]	@ 0x74
 800e554:	2200      	movs	r2, #0
 800e556:	e032      	b.n	800e5be <_strtod_l+0x306>
 800e558:	0801262c 	.word	0x0801262c
 800e55c:	7ff00000 	.word	0x7ff00000
 800e560:	ffefffff 	.word	0xffefffff
 800e564:	00000433 	.word	0x00000433
 800e568:	7fffffff 	.word	0x7fffffff
 800e56c:	08012608 	.word	0x08012608
 800e570:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e572:	1c5a      	adds	r2, r3, #1
 800e574:	921d      	str	r2, [sp, #116]	@ 0x74
 800e576:	785b      	ldrb	r3, [r3, #1]
 800e578:	2b30      	cmp	r3, #48	@ 0x30
 800e57a:	d0f9      	beq.n	800e570 <_strtod_l+0x2b8>
 800e57c:	2200      	movs	r2, #0
 800e57e:	9207      	str	r2, [sp, #28]
 800e580:	001a      	movs	r2, r3
 800e582:	3a31      	subs	r2, #49	@ 0x31
 800e584:	2a08      	cmp	r2, #8
 800e586:	d81b      	bhi.n	800e5c0 <_strtod_l+0x308>
 800e588:	3b30      	subs	r3, #48	@ 0x30
 800e58a:	9310      	str	r3, [sp, #64]	@ 0x40
 800e58c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e58e:	9307      	str	r3, [sp, #28]
 800e590:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e592:	1c59      	adds	r1, r3, #1
 800e594:	911d      	str	r1, [sp, #116]	@ 0x74
 800e596:	785b      	ldrb	r3, [r3, #1]
 800e598:	001a      	movs	r2, r3
 800e59a:	3a30      	subs	r2, #48	@ 0x30
 800e59c:	2a09      	cmp	r2, #9
 800e59e:	d93a      	bls.n	800e616 <_strtod_l+0x35e>
 800e5a0:	9a07      	ldr	r2, [sp, #28]
 800e5a2:	1a8a      	subs	r2, r1, r2
 800e5a4:	49b4      	ldr	r1, [pc, #720]	@ (800e878 <_strtod_l+0x5c0>)
 800e5a6:	9107      	str	r1, [sp, #28]
 800e5a8:	2a08      	cmp	r2, #8
 800e5aa:	dc04      	bgt.n	800e5b6 <_strtod_l+0x2fe>
 800e5ac:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800e5ae:	9207      	str	r2, [sp, #28]
 800e5b0:	428a      	cmp	r2, r1
 800e5b2:	dd00      	ble.n	800e5b6 <_strtod_l+0x2fe>
 800e5b4:	9107      	str	r1, [sp, #28]
 800e5b6:	2c00      	cmp	r4, #0
 800e5b8:	d002      	beq.n	800e5c0 <_strtod_l+0x308>
 800e5ba:	9a07      	ldr	r2, [sp, #28]
 800e5bc:	4252      	negs	r2, r2
 800e5be:	9207      	str	r2, [sp, #28]
 800e5c0:	9a06      	ldr	r2, [sp, #24]
 800e5c2:	2a00      	cmp	r2, #0
 800e5c4:	d14d      	bne.n	800e662 <_strtod_l+0x3aa>
 800e5c6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800e5c8:	4310      	orrs	r0, r2
 800e5ca:	d000      	beq.n	800e5ce <_strtod_l+0x316>
 800e5cc:	e6af      	b.n	800e32e <_strtod_l+0x76>
 800e5ce:	4662      	mov	r2, ip
 800e5d0:	2a00      	cmp	r2, #0
 800e5d2:	d000      	beq.n	800e5d6 <_strtod_l+0x31e>
 800e5d4:	e6c7      	b.n	800e366 <_strtod_l+0xae>
 800e5d6:	2b69      	cmp	r3, #105	@ 0x69
 800e5d8:	d027      	beq.n	800e62a <_strtod_l+0x372>
 800e5da:	dc23      	bgt.n	800e624 <_strtod_l+0x36c>
 800e5dc:	2b49      	cmp	r3, #73	@ 0x49
 800e5de:	d024      	beq.n	800e62a <_strtod_l+0x372>
 800e5e0:	2b4e      	cmp	r3, #78	@ 0x4e
 800e5e2:	d000      	beq.n	800e5e6 <_strtod_l+0x32e>
 800e5e4:	e6bf      	b.n	800e366 <_strtod_l+0xae>
 800e5e6:	49a5      	ldr	r1, [pc, #660]	@ (800e87c <_strtod_l+0x5c4>)
 800e5e8:	a81d      	add	r0, sp, #116	@ 0x74
 800e5ea:	f001 fa67 	bl	800fabc <__match>
 800e5ee:	2800      	cmp	r0, #0
 800e5f0:	d100      	bne.n	800e5f4 <_strtod_l+0x33c>
 800e5f2:	e6b8      	b.n	800e366 <_strtod_l+0xae>
 800e5f4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e5f6:	781b      	ldrb	r3, [r3, #0]
 800e5f8:	2b28      	cmp	r3, #40	@ 0x28
 800e5fa:	d12c      	bne.n	800e656 <_strtod_l+0x39e>
 800e5fc:	49a0      	ldr	r1, [pc, #640]	@ (800e880 <_strtod_l+0x5c8>)
 800e5fe:	aa20      	add	r2, sp, #128	@ 0x80
 800e600:	a81d      	add	r0, sp, #116	@ 0x74
 800e602:	f001 fa6f 	bl	800fae4 <__hexnan>
 800e606:	2805      	cmp	r0, #5
 800e608:	d125      	bne.n	800e656 <_strtod_l+0x39e>
 800e60a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e60c:	4a9d      	ldr	r2, [pc, #628]	@ (800e884 <_strtod_l+0x5cc>)
 800e60e:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800e610:	431a      	orrs	r2, r3
 800e612:	0017      	movs	r7, r2
 800e614:	e68b      	b.n	800e32e <_strtod_l+0x76>
 800e616:	220a      	movs	r2, #10
 800e618:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800e61a:	434a      	muls	r2, r1
 800e61c:	18d2      	adds	r2, r2, r3
 800e61e:	3a30      	subs	r2, #48	@ 0x30
 800e620:	9210      	str	r2, [sp, #64]	@ 0x40
 800e622:	e7b5      	b.n	800e590 <_strtod_l+0x2d8>
 800e624:	2b6e      	cmp	r3, #110	@ 0x6e
 800e626:	d0de      	beq.n	800e5e6 <_strtod_l+0x32e>
 800e628:	e69d      	b.n	800e366 <_strtod_l+0xae>
 800e62a:	4997      	ldr	r1, [pc, #604]	@ (800e888 <_strtod_l+0x5d0>)
 800e62c:	a81d      	add	r0, sp, #116	@ 0x74
 800e62e:	f001 fa45 	bl	800fabc <__match>
 800e632:	2800      	cmp	r0, #0
 800e634:	d100      	bne.n	800e638 <_strtod_l+0x380>
 800e636:	e696      	b.n	800e366 <_strtod_l+0xae>
 800e638:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e63a:	4994      	ldr	r1, [pc, #592]	@ (800e88c <_strtod_l+0x5d4>)
 800e63c:	3b01      	subs	r3, #1
 800e63e:	a81d      	add	r0, sp, #116	@ 0x74
 800e640:	931d      	str	r3, [sp, #116]	@ 0x74
 800e642:	f001 fa3b 	bl	800fabc <__match>
 800e646:	2800      	cmp	r0, #0
 800e648:	d102      	bne.n	800e650 <_strtod_l+0x398>
 800e64a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e64c:	3301      	adds	r3, #1
 800e64e:	931d      	str	r3, [sp, #116]	@ 0x74
 800e650:	2600      	movs	r6, #0
 800e652:	4f8c      	ldr	r7, [pc, #560]	@ (800e884 <_strtod_l+0x5cc>)
 800e654:	e66b      	b.n	800e32e <_strtod_l+0x76>
 800e656:	488e      	ldr	r0, [pc, #568]	@ (800e890 <_strtod_l+0x5d8>)
 800e658:	f000 ff42 	bl	800f4e0 <nan>
 800e65c:	0006      	movs	r6, r0
 800e65e:	000f      	movs	r7, r1
 800e660:	e665      	b.n	800e32e <_strtod_l+0x76>
 800e662:	9b07      	ldr	r3, [sp, #28]
 800e664:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e666:	1a9b      	subs	r3, r3, r2
 800e668:	930c      	str	r3, [sp, #48]	@ 0x30
 800e66a:	9b08      	ldr	r3, [sp, #32]
 800e66c:	2b00      	cmp	r3, #0
 800e66e:	d101      	bne.n	800e674 <_strtod_l+0x3bc>
 800e670:	9b06      	ldr	r3, [sp, #24]
 800e672:	9308      	str	r3, [sp, #32]
 800e674:	9c06      	ldr	r4, [sp, #24]
 800e676:	2c10      	cmp	r4, #16
 800e678:	dd00      	ble.n	800e67c <_strtod_l+0x3c4>
 800e67a:	2410      	movs	r4, #16
 800e67c:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800e67e:	f7f4 feaf 	bl	80033e0 <__aeabi_ui2d>
 800e682:	9b06      	ldr	r3, [sp, #24]
 800e684:	0006      	movs	r6, r0
 800e686:	000f      	movs	r7, r1
 800e688:	2b09      	cmp	r3, #9
 800e68a:	dc13      	bgt.n	800e6b4 <_strtod_l+0x3fc>
 800e68c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e68e:	2b00      	cmp	r3, #0
 800e690:	d100      	bne.n	800e694 <_strtod_l+0x3dc>
 800e692:	e64c      	b.n	800e32e <_strtod_l+0x76>
 800e694:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e696:	2b00      	cmp	r3, #0
 800e698:	dc00      	bgt.n	800e69c <_strtod_l+0x3e4>
 800e69a:	e07e      	b.n	800e79a <_strtod_l+0x4e2>
 800e69c:	2b16      	cmp	r3, #22
 800e69e:	dc63      	bgt.n	800e768 <_strtod_l+0x4b0>
 800e6a0:	497c      	ldr	r1, [pc, #496]	@ (800e894 <_strtod_l+0x5dc>)
 800e6a2:	00db      	lsls	r3, r3, #3
 800e6a4:	18c9      	adds	r1, r1, r3
 800e6a6:	0032      	movs	r2, r6
 800e6a8:	6808      	ldr	r0, [r1, #0]
 800e6aa:	6849      	ldr	r1, [r1, #4]
 800e6ac:	003b      	movs	r3, r7
 800e6ae:	f7f3 ffa7 	bl	8002600 <__aeabi_dmul>
 800e6b2:	e7d3      	b.n	800e65c <_strtod_l+0x3a4>
 800e6b4:	0022      	movs	r2, r4
 800e6b6:	4b77      	ldr	r3, [pc, #476]	@ (800e894 <_strtod_l+0x5dc>)
 800e6b8:	3a09      	subs	r2, #9
 800e6ba:	00d2      	lsls	r2, r2, #3
 800e6bc:	189b      	adds	r3, r3, r2
 800e6be:	681a      	ldr	r2, [r3, #0]
 800e6c0:	685b      	ldr	r3, [r3, #4]
 800e6c2:	f7f3 ff9d 	bl	8002600 <__aeabi_dmul>
 800e6c6:	0006      	movs	r6, r0
 800e6c8:	0028      	movs	r0, r5
 800e6ca:	000f      	movs	r7, r1
 800e6cc:	f7f4 fe88 	bl	80033e0 <__aeabi_ui2d>
 800e6d0:	000b      	movs	r3, r1
 800e6d2:	0002      	movs	r2, r0
 800e6d4:	0039      	movs	r1, r7
 800e6d6:	0030      	movs	r0, r6
 800e6d8:	f7f2 ffea 	bl	80016b0 <__aeabi_dadd>
 800e6dc:	9b06      	ldr	r3, [sp, #24]
 800e6de:	0006      	movs	r6, r0
 800e6e0:	000f      	movs	r7, r1
 800e6e2:	2b0f      	cmp	r3, #15
 800e6e4:	ddd2      	ble.n	800e68c <_strtod_l+0x3d4>
 800e6e6:	9b06      	ldr	r3, [sp, #24]
 800e6e8:	1b1c      	subs	r4, r3, r4
 800e6ea:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e6ec:	18e4      	adds	r4, r4, r3
 800e6ee:	2c00      	cmp	r4, #0
 800e6f0:	dc00      	bgt.n	800e6f4 <_strtod_l+0x43c>
 800e6f2:	e09b      	b.n	800e82c <_strtod_l+0x574>
 800e6f4:	220f      	movs	r2, #15
 800e6f6:	0023      	movs	r3, r4
 800e6f8:	4013      	ands	r3, r2
 800e6fa:	4214      	tst	r4, r2
 800e6fc:	d00a      	beq.n	800e714 <_strtod_l+0x45c>
 800e6fe:	4965      	ldr	r1, [pc, #404]	@ (800e894 <_strtod_l+0x5dc>)
 800e700:	00db      	lsls	r3, r3, #3
 800e702:	18c9      	adds	r1, r1, r3
 800e704:	0032      	movs	r2, r6
 800e706:	6808      	ldr	r0, [r1, #0]
 800e708:	6849      	ldr	r1, [r1, #4]
 800e70a:	003b      	movs	r3, r7
 800e70c:	f7f3 ff78 	bl	8002600 <__aeabi_dmul>
 800e710:	0006      	movs	r6, r0
 800e712:	000f      	movs	r7, r1
 800e714:	230f      	movs	r3, #15
 800e716:	439c      	bics	r4, r3
 800e718:	d073      	beq.n	800e802 <_strtod_l+0x54a>
 800e71a:	3326      	adds	r3, #38	@ 0x26
 800e71c:	33ff      	adds	r3, #255	@ 0xff
 800e71e:	429c      	cmp	r4, r3
 800e720:	dd4b      	ble.n	800e7ba <_strtod_l+0x502>
 800e722:	2300      	movs	r3, #0
 800e724:	9306      	str	r3, [sp, #24]
 800e726:	9307      	str	r3, [sp, #28]
 800e728:	930d      	str	r3, [sp, #52]	@ 0x34
 800e72a:	9308      	str	r3, [sp, #32]
 800e72c:	2322      	movs	r3, #34	@ 0x22
 800e72e:	2600      	movs	r6, #0
 800e730:	9a05      	ldr	r2, [sp, #20]
 800e732:	4f54      	ldr	r7, [pc, #336]	@ (800e884 <_strtod_l+0x5cc>)
 800e734:	6013      	str	r3, [r2, #0]
 800e736:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e738:	42b3      	cmp	r3, r6
 800e73a:	d100      	bne.n	800e73e <_strtod_l+0x486>
 800e73c:	e5f7      	b.n	800e32e <_strtod_l+0x76>
 800e73e:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800e740:	9805      	ldr	r0, [sp, #20]
 800e742:	f001 fb7f 	bl	800fe44 <_Bfree>
 800e746:	9908      	ldr	r1, [sp, #32]
 800e748:	9805      	ldr	r0, [sp, #20]
 800e74a:	f001 fb7b 	bl	800fe44 <_Bfree>
 800e74e:	9907      	ldr	r1, [sp, #28]
 800e750:	9805      	ldr	r0, [sp, #20]
 800e752:	f001 fb77 	bl	800fe44 <_Bfree>
 800e756:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800e758:	9805      	ldr	r0, [sp, #20]
 800e75a:	f001 fb73 	bl	800fe44 <_Bfree>
 800e75e:	9906      	ldr	r1, [sp, #24]
 800e760:	9805      	ldr	r0, [sp, #20]
 800e762:	f001 fb6f 	bl	800fe44 <_Bfree>
 800e766:	e5e2      	b.n	800e32e <_strtod_l+0x76>
 800e768:	2325      	movs	r3, #37	@ 0x25
 800e76a:	9a06      	ldr	r2, [sp, #24]
 800e76c:	1a9b      	subs	r3, r3, r2
 800e76e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800e770:	4293      	cmp	r3, r2
 800e772:	dbb8      	blt.n	800e6e6 <_strtod_l+0x42e>
 800e774:	240f      	movs	r4, #15
 800e776:	9b06      	ldr	r3, [sp, #24]
 800e778:	4d46      	ldr	r5, [pc, #280]	@ (800e894 <_strtod_l+0x5dc>)
 800e77a:	1ae4      	subs	r4, r4, r3
 800e77c:	00e1      	lsls	r1, r4, #3
 800e77e:	1869      	adds	r1, r5, r1
 800e780:	0032      	movs	r2, r6
 800e782:	6808      	ldr	r0, [r1, #0]
 800e784:	6849      	ldr	r1, [r1, #4]
 800e786:	003b      	movs	r3, r7
 800e788:	f7f3 ff3a 	bl	8002600 <__aeabi_dmul>
 800e78c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e78e:	1b1c      	subs	r4, r3, r4
 800e790:	00e4      	lsls	r4, r4, #3
 800e792:	192d      	adds	r5, r5, r4
 800e794:	682a      	ldr	r2, [r5, #0]
 800e796:	686b      	ldr	r3, [r5, #4]
 800e798:	e789      	b.n	800e6ae <_strtod_l+0x3f6>
 800e79a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e79c:	3316      	adds	r3, #22
 800e79e:	dba2      	blt.n	800e6e6 <_strtod_l+0x42e>
 800e7a0:	9907      	ldr	r1, [sp, #28]
 800e7a2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e7a4:	4b3b      	ldr	r3, [pc, #236]	@ (800e894 <_strtod_l+0x5dc>)
 800e7a6:	1a52      	subs	r2, r2, r1
 800e7a8:	00d2      	lsls	r2, r2, #3
 800e7aa:	189b      	adds	r3, r3, r2
 800e7ac:	0030      	movs	r0, r6
 800e7ae:	681a      	ldr	r2, [r3, #0]
 800e7b0:	685b      	ldr	r3, [r3, #4]
 800e7b2:	0039      	movs	r1, r7
 800e7b4:	f7f3 fae0 	bl	8001d78 <__aeabi_ddiv>
 800e7b8:	e750      	b.n	800e65c <_strtod_l+0x3a4>
 800e7ba:	2300      	movs	r3, #0
 800e7bc:	0030      	movs	r0, r6
 800e7be:	0039      	movs	r1, r7
 800e7c0:	4d35      	ldr	r5, [pc, #212]	@ (800e898 <_strtod_l+0x5e0>)
 800e7c2:	1124      	asrs	r4, r4, #4
 800e7c4:	9309      	str	r3, [sp, #36]	@ 0x24
 800e7c6:	2c01      	cmp	r4, #1
 800e7c8:	dc1e      	bgt.n	800e808 <_strtod_l+0x550>
 800e7ca:	2b00      	cmp	r3, #0
 800e7cc:	d001      	beq.n	800e7d2 <_strtod_l+0x51a>
 800e7ce:	0006      	movs	r6, r0
 800e7d0:	000f      	movs	r7, r1
 800e7d2:	4b32      	ldr	r3, [pc, #200]	@ (800e89c <_strtod_l+0x5e4>)
 800e7d4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e7d6:	18ff      	adds	r7, r7, r3
 800e7d8:	4b2f      	ldr	r3, [pc, #188]	@ (800e898 <_strtod_l+0x5e0>)
 800e7da:	00d5      	lsls	r5, r2, #3
 800e7dc:	195d      	adds	r5, r3, r5
 800e7de:	0032      	movs	r2, r6
 800e7e0:	6828      	ldr	r0, [r5, #0]
 800e7e2:	6869      	ldr	r1, [r5, #4]
 800e7e4:	003b      	movs	r3, r7
 800e7e6:	f7f3 ff0b 	bl	8002600 <__aeabi_dmul>
 800e7ea:	4b26      	ldr	r3, [pc, #152]	@ (800e884 <_strtod_l+0x5cc>)
 800e7ec:	4a2c      	ldr	r2, [pc, #176]	@ (800e8a0 <_strtod_l+0x5e8>)
 800e7ee:	0006      	movs	r6, r0
 800e7f0:	400b      	ands	r3, r1
 800e7f2:	4293      	cmp	r3, r2
 800e7f4:	d895      	bhi.n	800e722 <_strtod_l+0x46a>
 800e7f6:	4a2b      	ldr	r2, [pc, #172]	@ (800e8a4 <_strtod_l+0x5ec>)
 800e7f8:	4293      	cmp	r3, r2
 800e7fa:	d913      	bls.n	800e824 <_strtod_l+0x56c>
 800e7fc:	2601      	movs	r6, #1
 800e7fe:	4f2a      	ldr	r7, [pc, #168]	@ (800e8a8 <_strtod_l+0x5f0>)
 800e800:	4276      	negs	r6, r6
 800e802:	2300      	movs	r3, #0
 800e804:	9309      	str	r3, [sp, #36]	@ 0x24
 800e806:	e086      	b.n	800e916 <_strtod_l+0x65e>
 800e808:	2201      	movs	r2, #1
 800e80a:	4214      	tst	r4, r2
 800e80c:	d004      	beq.n	800e818 <_strtod_l+0x560>
 800e80e:	682a      	ldr	r2, [r5, #0]
 800e810:	686b      	ldr	r3, [r5, #4]
 800e812:	f7f3 fef5 	bl	8002600 <__aeabi_dmul>
 800e816:	2301      	movs	r3, #1
 800e818:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e81a:	1064      	asrs	r4, r4, #1
 800e81c:	3201      	adds	r2, #1
 800e81e:	9209      	str	r2, [sp, #36]	@ 0x24
 800e820:	3508      	adds	r5, #8
 800e822:	e7d0      	b.n	800e7c6 <_strtod_l+0x50e>
 800e824:	23d4      	movs	r3, #212	@ 0xd4
 800e826:	049b      	lsls	r3, r3, #18
 800e828:	18cf      	adds	r7, r1, r3
 800e82a:	e7ea      	b.n	800e802 <_strtod_l+0x54a>
 800e82c:	2c00      	cmp	r4, #0
 800e82e:	d0e8      	beq.n	800e802 <_strtod_l+0x54a>
 800e830:	4264      	negs	r4, r4
 800e832:	230f      	movs	r3, #15
 800e834:	0022      	movs	r2, r4
 800e836:	401a      	ands	r2, r3
 800e838:	421c      	tst	r4, r3
 800e83a:	d00a      	beq.n	800e852 <_strtod_l+0x59a>
 800e83c:	4b15      	ldr	r3, [pc, #84]	@ (800e894 <_strtod_l+0x5dc>)
 800e83e:	00d2      	lsls	r2, r2, #3
 800e840:	189b      	adds	r3, r3, r2
 800e842:	0030      	movs	r0, r6
 800e844:	681a      	ldr	r2, [r3, #0]
 800e846:	685b      	ldr	r3, [r3, #4]
 800e848:	0039      	movs	r1, r7
 800e84a:	f7f3 fa95 	bl	8001d78 <__aeabi_ddiv>
 800e84e:	0006      	movs	r6, r0
 800e850:	000f      	movs	r7, r1
 800e852:	1124      	asrs	r4, r4, #4
 800e854:	d0d5      	beq.n	800e802 <_strtod_l+0x54a>
 800e856:	2c1f      	cmp	r4, #31
 800e858:	dd28      	ble.n	800e8ac <_strtod_l+0x5f4>
 800e85a:	2300      	movs	r3, #0
 800e85c:	9306      	str	r3, [sp, #24]
 800e85e:	9307      	str	r3, [sp, #28]
 800e860:	930d      	str	r3, [sp, #52]	@ 0x34
 800e862:	9308      	str	r3, [sp, #32]
 800e864:	2322      	movs	r3, #34	@ 0x22
 800e866:	9a05      	ldr	r2, [sp, #20]
 800e868:	2600      	movs	r6, #0
 800e86a:	6013      	str	r3, [r2, #0]
 800e86c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e86e:	2700      	movs	r7, #0
 800e870:	2b00      	cmp	r3, #0
 800e872:	d000      	beq.n	800e876 <_strtod_l+0x5be>
 800e874:	e763      	b.n	800e73e <_strtod_l+0x486>
 800e876:	e55a      	b.n	800e32e <_strtod_l+0x76>
 800e878:	00004e1f 	.word	0x00004e1f
 800e87c:	08012613 	.word	0x08012613
 800e880:	08012618 	.word	0x08012618
 800e884:	7ff00000 	.word	0x7ff00000
 800e888:	0801260a 	.word	0x0801260a
 800e88c:	0801260d 	.word	0x0801260d
 800e890:	080129be 	.word	0x080129be
 800e894:	08012888 	.word	0x08012888
 800e898:	08012860 	.word	0x08012860
 800e89c:	fcb00000 	.word	0xfcb00000
 800e8a0:	7ca00000 	.word	0x7ca00000
 800e8a4:	7c900000 	.word	0x7c900000
 800e8a8:	7fefffff 	.word	0x7fefffff
 800e8ac:	2310      	movs	r3, #16
 800e8ae:	0022      	movs	r2, r4
 800e8b0:	401a      	ands	r2, r3
 800e8b2:	9209      	str	r2, [sp, #36]	@ 0x24
 800e8b4:	421c      	tst	r4, r3
 800e8b6:	d001      	beq.n	800e8bc <_strtod_l+0x604>
 800e8b8:	335a      	adds	r3, #90	@ 0x5a
 800e8ba:	9309      	str	r3, [sp, #36]	@ 0x24
 800e8bc:	0030      	movs	r0, r6
 800e8be:	0039      	movs	r1, r7
 800e8c0:	2300      	movs	r3, #0
 800e8c2:	4dbf      	ldr	r5, [pc, #764]	@ (800ebc0 <_strtod_l+0x908>)
 800e8c4:	2201      	movs	r2, #1
 800e8c6:	4214      	tst	r4, r2
 800e8c8:	d004      	beq.n	800e8d4 <_strtod_l+0x61c>
 800e8ca:	682a      	ldr	r2, [r5, #0]
 800e8cc:	686b      	ldr	r3, [r5, #4]
 800e8ce:	f7f3 fe97 	bl	8002600 <__aeabi_dmul>
 800e8d2:	2301      	movs	r3, #1
 800e8d4:	1064      	asrs	r4, r4, #1
 800e8d6:	3508      	adds	r5, #8
 800e8d8:	2c00      	cmp	r4, #0
 800e8da:	d1f3      	bne.n	800e8c4 <_strtod_l+0x60c>
 800e8dc:	2b00      	cmp	r3, #0
 800e8de:	d001      	beq.n	800e8e4 <_strtod_l+0x62c>
 800e8e0:	0006      	movs	r6, r0
 800e8e2:	000f      	movs	r7, r1
 800e8e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e8e6:	2b00      	cmp	r3, #0
 800e8e8:	d00d      	beq.n	800e906 <_strtod_l+0x64e>
 800e8ea:	236b      	movs	r3, #107	@ 0x6b
 800e8ec:	007a      	lsls	r2, r7, #1
 800e8ee:	0d52      	lsrs	r2, r2, #21
 800e8f0:	0039      	movs	r1, r7
 800e8f2:	1a9b      	subs	r3, r3, r2
 800e8f4:	2b00      	cmp	r3, #0
 800e8f6:	dd06      	ble.n	800e906 <_strtod_l+0x64e>
 800e8f8:	2b1f      	cmp	r3, #31
 800e8fa:	dd5a      	ble.n	800e9b2 <_strtod_l+0x6fa>
 800e8fc:	2600      	movs	r6, #0
 800e8fe:	2b34      	cmp	r3, #52	@ 0x34
 800e900:	dd50      	ble.n	800e9a4 <_strtod_l+0x6ec>
 800e902:	27dc      	movs	r7, #220	@ 0xdc
 800e904:	04bf      	lsls	r7, r7, #18
 800e906:	2200      	movs	r2, #0
 800e908:	2300      	movs	r3, #0
 800e90a:	0030      	movs	r0, r6
 800e90c:	0039      	movs	r1, r7
 800e90e:	f7f1 fda7 	bl	8000460 <__aeabi_dcmpeq>
 800e912:	2800      	cmp	r0, #0
 800e914:	d1a1      	bne.n	800e85a <_strtod_l+0x5a2>
 800e916:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e918:	9a08      	ldr	r2, [sp, #32]
 800e91a:	9300      	str	r3, [sp, #0]
 800e91c:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800e91e:	9b06      	ldr	r3, [sp, #24]
 800e920:	9805      	ldr	r0, [sp, #20]
 800e922:	f001 faf7 	bl	800ff14 <__s2b>
 800e926:	900d      	str	r0, [sp, #52]	@ 0x34
 800e928:	2800      	cmp	r0, #0
 800e92a:	d100      	bne.n	800e92e <_strtod_l+0x676>
 800e92c:	e6f9      	b.n	800e722 <_strtod_l+0x46a>
 800e92e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e930:	9907      	ldr	r1, [sp, #28]
 800e932:	17da      	asrs	r2, r3, #31
 800e934:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e936:	1a5b      	subs	r3, r3, r1
 800e938:	401a      	ands	r2, r3
 800e93a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e93c:	9217      	str	r2, [sp, #92]	@ 0x5c
 800e93e:	43db      	mvns	r3, r3
 800e940:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800e942:	17db      	asrs	r3, r3, #31
 800e944:	401a      	ands	r2, r3
 800e946:	2300      	movs	r3, #0
 800e948:	921a      	str	r2, [sp, #104]	@ 0x68
 800e94a:	9306      	str	r3, [sp, #24]
 800e94c:	9307      	str	r3, [sp, #28]
 800e94e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e950:	9805      	ldr	r0, [sp, #20]
 800e952:	6859      	ldr	r1, [r3, #4]
 800e954:	f001 fa32 	bl	800fdbc <_Balloc>
 800e958:	9008      	str	r0, [sp, #32]
 800e95a:	2800      	cmp	r0, #0
 800e95c:	d100      	bne.n	800e960 <_strtod_l+0x6a8>
 800e95e:	e6e5      	b.n	800e72c <_strtod_l+0x474>
 800e960:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e962:	300c      	adds	r0, #12
 800e964:	0019      	movs	r1, r3
 800e966:	691a      	ldr	r2, [r3, #16]
 800e968:	310c      	adds	r1, #12
 800e96a:	3202      	adds	r2, #2
 800e96c:	0092      	lsls	r2, r2, #2
 800e96e:	f000 fdae 	bl	800f4ce <memcpy>
 800e972:	ab20      	add	r3, sp, #128	@ 0x80
 800e974:	9301      	str	r3, [sp, #4]
 800e976:	ab1f      	add	r3, sp, #124	@ 0x7c
 800e978:	9300      	str	r3, [sp, #0]
 800e97a:	0032      	movs	r2, r6
 800e97c:	003b      	movs	r3, r7
 800e97e:	9805      	ldr	r0, [sp, #20]
 800e980:	9610      	str	r6, [sp, #64]	@ 0x40
 800e982:	9711      	str	r7, [sp, #68]	@ 0x44
 800e984:	f001 fe16 	bl	80105b4 <__d2b>
 800e988:	901e      	str	r0, [sp, #120]	@ 0x78
 800e98a:	2800      	cmp	r0, #0
 800e98c:	d100      	bne.n	800e990 <_strtod_l+0x6d8>
 800e98e:	e6cd      	b.n	800e72c <_strtod_l+0x474>
 800e990:	2101      	movs	r1, #1
 800e992:	9805      	ldr	r0, [sp, #20]
 800e994:	f001 fb5a 	bl	801004c <__i2b>
 800e998:	9007      	str	r0, [sp, #28]
 800e99a:	2800      	cmp	r0, #0
 800e99c:	d10e      	bne.n	800e9bc <_strtod_l+0x704>
 800e99e:	2300      	movs	r3, #0
 800e9a0:	9307      	str	r3, [sp, #28]
 800e9a2:	e6c3      	b.n	800e72c <_strtod_l+0x474>
 800e9a4:	234b      	movs	r3, #75	@ 0x4b
 800e9a6:	1a9a      	subs	r2, r3, r2
 800e9a8:	3b4c      	subs	r3, #76	@ 0x4c
 800e9aa:	4093      	lsls	r3, r2
 800e9ac:	4019      	ands	r1, r3
 800e9ae:	000f      	movs	r7, r1
 800e9b0:	e7a9      	b.n	800e906 <_strtod_l+0x64e>
 800e9b2:	2201      	movs	r2, #1
 800e9b4:	4252      	negs	r2, r2
 800e9b6:	409a      	lsls	r2, r3
 800e9b8:	4016      	ands	r6, r2
 800e9ba:	e7a4      	b.n	800e906 <_strtod_l+0x64e>
 800e9bc:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800e9be:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800e9c0:	9d17      	ldr	r5, [sp, #92]	@ 0x5c
 800e9c2:	1ad4      	subs	r4, r2, r3
 800e9c4:	2b00      	cmp	r3, #0
 800e9c6:	db01      	blt.n	800e9cc <_strtod_l+0x714>
 800e9c8:	9c1a      	ldr	r4, [sp, #104]	@ 0x68
 800e9ca:	195d      	adds	r5, r3, r5
 800e9cc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e9ce:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800e9d0:	1a5b      	subs	r3, r3, r1
 800e9d2:	2136      	movs	r1, #54	@ 0x36
 800e9d4:	189b      	adds	r3, r3, r2
 800e9d6:	1a8a      	subs	r2, r1, r2
 800e9d8:	497a      	ldr	r1, [pc, #488]	@ (800ebc4 <_strtod_l+0x90c>)
 800e9da:	2001      	movs	r0, #1
 800e9dc:	468c      	mov	ip, r1
 800e9de:	2100      	movs	r1, #0
 800e9e0:	3b01      	subs	r3, #1
 800e9e2:	9116      	str	r1, [sp, #88]	@ 0x58
 800e9e4:	9014      	str	r0, [sp, #80]	@ 0x50
 800e9e6:	4563      	cmp	r3, ip
 800e9e8:	da06      	bge.n	800e9f8 <_strtod_l+0x740>
 800e9ea:	4661      	mov	r1, ip
 800e9ec:	1ac9      	subs	r1, r1, r3
 800e9ee:	1a52      	subs	r2, r2, r1
 800e9f0:	291f      	cmp	r1, #31
 800e9f2:	dc3f      	bgt.n	800ea74 <_strtod_l+0x7bc>
 800e9f4:	4088      	lsls	r0, r1
 800e9f6:	9014      	str	r0, [sp, #80]	@ 0x50
 800e9f8:	18ab      	adds	r3, r5, r2
 800e9fa:	930e      	str	r3, [sp, #56]	@ 0x38
 800e9fc:	18a4      	adds	r4, r4, r2
 800e9fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ea00:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ea02:	191c      	adds	r4, r3, r4
 800ea04:	002b      	movs	r3, r5
 800ea06:	4295      	cmp	r5, r2
 800ea08:	dd00      	ble.n	800ea0c <_strtod_l+0x754>
 800ea0a:	0013      	movs	r3, r2
 800ea0c:	42a3      	cmp	r3, r4
 800ea0e:	dd00      	ble.n	800ea12 <_strtod_l+0x75a>
 800ea10:	0023      	movs	r3, r4
 800ea12:	2b00      	cmp	r3, #0
 800ea14:	dd04      	ble.n	800ea20 <_strtod_l+0x768>
 800ea16:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ea18:	1ae4      	subs	r4, r4, r3
 800ea1a:	1ad2      	subs	r2, r2, r3
 800ea1c:	920e      	str	r2, [sp, #56]	@ 0x38
 800ea1e:	1aed      	subs	r5, r5, r3
 800ea20:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800ea22:	2b00      	cmp	r3, #0
 800ea24:	dd16      	ble.n	800ea54 <_strtod_l+0x79c>
 800ea26:	001a      	movs	r2, r3
 800ea28:	9907      	ldr	r1, [sp, #28]
 800ea2a:	9805      	ldr	r0, [sp, #20]
 800ea2c:	f001 fbd8 	bl	80101e0 <__pow5mult>
 800ea30:	9007      	str	r0, [sp, #28]
 800ea32:	2800      	cmp	r0, #0
 800ea34:	d0b3      	beq.n	800e99e <_strtod_l+0x6e6>
 800ea36:	0001      	movs	r1, r0
 800ea38:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 800ea3a:	9805      	ldr	r0, [sp, #20]
 800ea3c:	f001 fb1e 	bl	801007c <__multiply>
 800ea40:	9013      	str	r0, [sp, #76]	@ 0x4c
 800ea42:	2800      	cmp	r0, #0
 800ea44:	d100      	bne.n	800ea48 <_strtod_l+0x790>
 800ea46:	e671      	b.n	800e72c <_strtod_l+0x474>
 800ea48:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800ea4a:	9805      	ldr	r0, [sp, #20]
 800ea4c:	f001 f9fa 	bl	800fe44 <_Bfree>
 800ea50:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ea52:	931e      	str	r3, [sp, #120]	@ 0x78
 800ea54:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ea56:	2b00      	cmp	r3, #0
 800ea58:	dc12      	bgt.n	800ea80 <_strtod_l+0x7c8>
 800ea5a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ea5c:	2b00      	cmp	r3, #0
 800ea5e:	dd18      	ble.n	800ea92 <_strtod_l+0x7da>
 800ea60:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800ea62:	9908      	ldr	r1, [sp, #32]
 800ea64:	9805      	ldr	r0, [sp, #20]
 800ea66:	f001 fbbb 	bl	80101e0 <__pow5mult>
 800ea6a:	9008      	str	r0, [sp, #32]
 800ea6c:	2800      	cmp	r0, #0
 800ea6e:	d110      	bne.n	800ea92 <_strtod_l+0x7da>
 800ea70:	2300      	movs	r3, #0
 800ea72:	e65a      	b.n	800e72a <_strtod_l+0x472>
 800ea74:	4954      	ldr	r1, [pc, #336]	@ (800ebc8 <_strtod_l+0x910>)
 800ea76:	1acb      	subs	r3, r1, r3
 800ea78:	0001      	movs	r1, r0
 800ea7a:	4099      	lsls	r1, r3
 800ea7c:	9116      	str	r1, [sp, #88]	@ 0x58
 800ea7e:	e7ba      	b.n	800e9f6 <_strtod_l+0x73e>
 800ea80:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ea82:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800ea84:	9805      	ldr	r0, [sp, #20]
 800ea86:	f001 fc07 	bl	8010298 <__lshift>
 800ea8a:	901e      	str	r0, [sp, #120]	@ 0x78
 800ea8c:	2800      	cmp	r0, #0
 800ea8e:	d1e4      	bne.n	800ea5a <_strtod_l+0x7a2>
 800ea90:	e64c      	b.n	800e72c <_strtod_l+0x474>
 800ea92:	2c00      	cmp	r4, #0
 800ea94:	dd07      	ble.n	800eaa6 <_strtod_l+0x7ee>
 800ea96:	0022      	movs	r2, r4
 800ea98:	9908      	ldr	r1, [sp, #32]
 800ea9a:	9805      	ldr	r0, [sp, #20]
 800ea9c:	f001 fbfc 	bl	8010298 <__lshift>
 800eaa0:	9008      	str	r0, [sp, #32]
 800eaa2:	2800      	cmp	r0, #0
 800eaa4:	d0e4      	beq.n	800ea70 <_strtod_l+0x7b8>
 800eaa6:	2d00      	cmp	r5, #0
 800eaa8:	dd08      	ble.n	800eabc <_strtod_l+0x804>
 800eaaa:	002a      	movs	r2, r5
 800eaac:	9907      	ldr	r1, [sp, #28]
 800eaae:	9805      	ldr	r0, [sp, #20]
 800eab0:	f001 fbf2 	bl	8010298 <__lshift>
 800eab4:	9007      	str	r0, [sp, #28]
 800eab6:	2800      	cmp	r0, #0
 800eab8:	d100      	bne.n	800eabc <_strtod_l+0x804>
 800eaba:	e637      	b.n	800e72c <_strtod_l+0x474>
 800eabc:	9a08      	ldr	r2, [sp, #32]
 800eabe:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800eac0:	9805      	ldr	r0, [sp, #20]
 800eac2:	f001 fc71 	bl	80103a8 <__mdiff>
 800eac6:	9006      	str	r0, [sp, #24]
 800eac8:	2800      	cmp	r0, #0
 800eaca:	d100      	bne.n	800eace <_strtod_l+0x816>
 800eacc:	e62e      	b.n	800e72c <_strtod_l+0x474>
 800eace:	68c3      	ldr	r3, [r0, #12]
 800ead0:	9907      	ldr	r1, [sp, #28]
 800ead2:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ead4:	2300      	movs	r3, #0
 800ead6:	60c3      	str	r3, [r0, #12]
 800ead8:	f001 fc4a 	bl	8010370 <__mcmp>
 800eadc:	2800      	cmp	r0, #0
 800eade:	da3b      	bge.n	800eb58 <_strtod_l+0x8a0>
 800eae0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800eae2:	4333      	orrs	r3, r6
 800eae4:	d167      	bne.n	800ebb6 <_strtod_l+0x8fe>
 800eae6:	033b      	lsls	r3, r7, #12
 800eae8:	d165      	bne.n	800ebb6 <_strtod_l+0x8fe>
 800eaea:	22d6      	movs	r2, #214	@ 0xd6
 800eaec:	4b37      	ldr	r3, [pc, #220]	@ (800ebcc <_strtod_l+0x914>)
 800eaee:	04d2      	lsls	r2, r2, #19
 800eaf0:	403b      	ands	r3, r7
 800eaf2:	4293      	cmp	r3, r2
 800eaf4:	d95f      	bls.n	800ebb6 <_strtod_l+0x8fe>
 800eaf6:	9b06      	ldr	r3, [sp, #24]
 800eaf8:	695b      	ldr	r3, [r3, #20]
 800eafa:	2b00      	cmp	r3, #0
 800eafc:	d103      	bne.n	800eb06 <_strtod_l+0x84e>
 800eafe:	9b06      	ldr	r3, [sp, #24]
 800eb00:	691b      	ldr	r3, [r3, #16]
 800eb02:	2b01      	cmp	r3, #1
 800eb04:	dd57      	ble.n	800ebb6 <_strtod_l+0x8fe>
 800eb06:	9906      	ldr	r1, [sp, #24]
 800eb08:	2201      	movs	r2, #1
 800eb0a:	9805      	ldr	r0, [sp, #20]
 800eb0c:	f001 fbc4 	bl	8010298 <__lshift>
 800eb10:	9907      	ldr	r1, [sp, #28]
 800eb12:	9006      	str	r0, [sp, #24]
 800eb14:	f001 fc2c 	bl	8010370 <__mcmp>
 800eb18:	2800      	cmp	r0, #0
 800eb1a:	dd4c      	ble.n	800ebb6 <_strtod_l+0x8fe>
 800eb1c:	4b2b      	ldr	r3, [pc, #172]	@ (800ebcc <_strtod_l+0x914>)
 800eb1e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800eb20:	403b      	ands	r3, r7
 800eb22:	2a00      	cmp	r2, #0
 800eb24:	d074      	beq.n	800ec10 <_strtod_l+0x958>
 800eb26:	22d6      	movs	r2, #214	@ 0xd6
 800eb28:	04d2      	lsls	r2, r2, #19
 800eb2a:	4293      	cmp	r3, r2
 800eb2c:	d870      	bhi.n	800ec10 <_strtod_l+0x958>
 800eb2e:	22dc      	movs	r2, #220	@ 0xdc
 800eb30:	0492      	lsls	r2, r2, #18
 800eb32:	4293      	cmp	r3, r2
 800eb34:	d800      	bhi.n	800eb38 <_strtod_l+0x880>
 800eb36:	e695      	b.n	800e864 <_strtod_l+0x5ac>
 800eb38:	0030      	movs	r0, r6
 800eb3a:	0039      	movs	r1, r7
 800eb3c:	4b24      	ldr	r3, [pc, #144]	@ (800ebd0 <_strtod_l+0x918>)
 800eb3e:	2200      	movs	r2, #0
 800eb40:	f7f3 fd5e 	bl	8002600 <__aeabi_dmul>
 800eb44:	4b21      	ldr	r3, [pc, #132]	@ (800ebcc <_strtod_l+0x914>)
 800eb46:	0006      	movs	r6, r0
 800eb48:	000f      	movs	r7, r1
 800eb4a:	420b      	tst	r3, r1
 800eb4c:	d000      	beq.n	800eb50 <_strtod_l+0x898>
 800eb4e:	e5f6      	b.n	800e73e <_strtod_l+0x486>
 800eb50:	2322      	movs	r3, #34	@ 0x22
 800eb52:	9a05      	ldr	r2, [sp, #20]
 800eb54:	6013      	str	r3, [r2, #0]
 800eb56:	e5f2      	b.n	800e73e <_strtod_l+0x486>
 800eb58:	970e      	str	r7, [sp, #56]	@ 0x38
 800eb5a:	2800      	cmp	r0, #0
 800eb5c:	d175      	bne.n	800ec4a <_strtod_l+0x992>
 800eb5e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800eb60:	033b      	lsls	r3, r7, #12
 800eb62:	0b1b      	lsrs	r3, r3, #12
 800eb64:	2a00      	cmp	r2, #0
 800eb66:	d039      	beq.n	800ebdc <_strtod_l+0x924>
 800eb68:	4a1a      	ldr	r2, [pc, #104]	@ (800ebd4 <_strtod_l+0x91c>)
 800eb6a:	4293      	cmp	r3, r2
 800eb6c:	d138      	bne.n	800ebe0 <_strtod_l+0x928>
 800eb6e:	2101      	movs	r1, #1
 800eb70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eb72:	4249      	negs	r1, r1
 800eb74:	0032      	movs	r2, r6
 800eb76:	0008      	movs	r0, r1
 800eb78:	2b00      	cmp	r3, #0
 800eb7a:	d00b      	beq.n	800eb94 <_strtod_l+0x8dc>
 800eb7c:	24d4      	movs	r4, #212	@ 0xd4
 800eb7e:	4b13      	ldr	r3, [pc, #76]	@ (800ebcc <_strtod_l+0x914>)
 800eb80:	0008      	movs	r0, r1
 800eb82:	403b      	ands	r3, r7
 800eb84:	04e4      	lsls	r4, r4, #19
 800eb86:	42a3      	cmp	r3, r4
 800eb88:	d804      	bhi.n	800eb94 <_strtod_l+0x8dc>
 800eb8a:	306c      	adds	r0, #108	@ 0x6c
 800eb8c:	0d1b      	lsrs	r3, r3, #20
 800eb8e:	1ac3      	subs	r3, r0, r3
 800eb90:	4099      	lsls	r1, r3
 800eb92:	0008      	movs	r0, r1
 800eb94:	4282      	cmp	r2, r0
 800eb96:	d123      	bne.n	800ebe0 <_strtod_l+0x928>
 800eb98:	4b0f      	ldr	r3, [pc, #60]	@ (800ebd8 <_strtod_l+0x920>)
 800eb9a:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800eb9c:	4299      	cmp	r1, r3
 800eb9e:	d102      	bne.n	800eba6 <_strtod_l+0x8ee>
 800eba0:	3201      	adds	r2, #1
 800eba2:	d100      	bne.n	800eba6 <_strtod_l+0x8ee>
 800eba4:	e5c2      	b.n	800e72c <_strtod_l+0x474>
 800eba6:	4b09      	ldr	r3, [pc, #36]	@ (800ebcc <_strtod_l+0x914>)
 800eba8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ebaa:	2600      	movs	r6, #0
 800ebac:	401a      	ands	r2, r3
 800ebae:	0013      	movs	r3, r2
 800ebb0:	2280      	movs	r2, #128	@ 0x80
 800ebb2:	0352      	lsls	r2, r2, #13
 800ebb4:	189f      	adds	r7, r3, r2
 800ebb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ebb8:	2b00      	cmp	r3, #0
 800ebba:	d1bd      	bne.n	800eb38 <_strtod_l+0x880>
 800ebbc:	e5bf      	b.n	800e73e <_strtod_l+0x486>
 800ebbe:	46c0      	nop			@ (mov r8, r8)
 800ebc0:	08012640 	.word	0x08012640
 800ebc4:	fffffc02 	.word	0xfffffc02
 800ebc8:	fffffbe2 	.word	0xfffffbe2
 800ebcc:	7ff00000 	.word	0x7ff00000
 800ebd0:	39500000 	.word	0x39500000
 800ebd4:	000fffff 	.word	0x000fffff
 800ebd8:	7fefffff 	.word	0x7fefffff
 800ebdc:	4333      	orrs	r3, r6
 800ebde:	d09d      	beq.n	800eb1c <_strtod_l+0x864>
 800ebe0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800ebe2:	2b00      	cmp	r3, #0
 800ebe4:	d01c      	beq.n	800ec20 <_strtod_l+0x968>
 800ebe6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ebe8:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800ebea:	4213      	tst	r3, r2
 800ebec:	d0e3      	beq.n	800ebb6 <_strtod_l+0x8fe>
 800ebee:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ebf0:	0030      	movs	r0, r6
 800ebf2:	0039      	movs	r1, r7
 800ebf4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ebf6:	2b00      	cmp	r3, #0
 800ebf8:	d016      	beq.n	800ec28 <_strtod_l+0x970>
 800ebfa:	f7ff fb45 	bl	800e288 <sulp>
 800ebfe:	0002      	movs	r2, r0
 800ec00:	000b      	movs	r3, r1
 800ec02:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800ec04:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800ec06:	f7f2 fd53 	bl	80016b0 <__aeabi_dadd>
 800ec0a:	0006      	movs	r6, r0
 800ec0c:	000f      	movs	r7, r1
 800ec0e:	e7d2      	b.n	800ebb6 <_strtod_l+0x8fe>
 800ec10:	2601      	movs	r6, #1
 800ec12:	4a92      	ldr	r2, [pc, #584]	@ (800ee5c <_strtod_l+0xba4>)
 800ec14:	4276      	negs	r6, r6
 800ec16:	189b      	adds	r3, r3, r2
 800ec18:	4a91      	ldr	r2, [pc, #580]	@ (800ee60 <_strtod_l+0xba8>)
 800ec1a:	431a      	orrs	r2, r3
 800ec1c:	0017      	movs	r7, r2
 800ec1e:	e7ca      	b.n	800ebb6 <_strtod_l+0x8fe>
 800ec20:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ec22:	4233      	tst	r3, r6
 800ec24:	d0c7      	beq.n	800ebb6 <_strtod_l+0x8fe>
 800ec26:	e7e2      	b.n	800ebee <_strtod_l+0x936>
 800ec28:	f7ff fb2e 	bl	800e288 <sulp>
 800ec2c:	0002      	movs	r2, r0
 800ec2e:	000b      	movs	r3, r1
 800ec30:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800ec32:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800ec34:	f7f3 ffac 	bl	8002b90 <__aeabi_dsub>
 800ec38:	2200      	movs	r2, #0
 800ec3a:	2300      	movs	r3, #0
 800ec3c:	0006      	movs	r6, r0
 800ec3e:	000f      	movs	r7, r1
 800ec40:	f7f1 fc0e 	bl	8000460 <__aeabi_dcmpeq>
 800ec44:	2800      	cmp	r0, #0
 800ec46:	d0b6      	beq.n	800ebb6 <_strtod_l+0x8fe>
 800ec48:	e60c      	b.n	800e864 <_strtod_l+0x5ac>
 800ec4a:	9907      	ldr	r1, [sp, #28]
 800ec4c:	9806      	ldr	r0, [sp, #24]
 800ec4e:	f001 fd11 	bl	8010674 <__ratio>
 800ec52:	2380      	movs	r3, #128	@ 0x80
 800ec54:	2200      	movs	r2, #0
 800ec56:	05db      	lsls	r3, r3, #23
 800ec58:	0004      	movs	r4, r0
 800ec5a:	000d      	movs	r5, r1
 800ec5c:	f7f1 fc10 	bl	8000480 <__aeabi_dcmple>
 800ec60:	2800      	cmp	r0, #0
 800ec62:	d06c      	beq.n	800ed3e <_strtod_l+0xa86>
 800ec64:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ec66:	2b00      	cmp	r3, #0
 800ec68:	d177      	bne.n	800ed5a <_strtod_l+0xaa2>
 800ec6a:	2e00      	cmp	r6, #0
 800ec6c:	d157      	bne.n	800ed1e <_strtod_l+0xa66>
 800ec6e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ec70:	031b      	lsls	r3, r3, #12
 800ec72:	d15a      	bne.n	800ed2a <_strtod_l+0xa72>
 800ec74:	2200      	movs	r2, #0
 800ec76:	0020      	movs	r0, r4
 800ec78:	0029      	movs	r1, r5
 800ec7a:	4b7a      	ldr	r3, [pc, #488]	@ (800ee64 <_strtod_l+0xbac>)
 800ec7c:	f7f1 fbf6 	bl	800046c <__aeabi_dcmplt>
 800ec80:	2800      	cmp	r0, #0
 800ec82:	d159      	bne.n	800ed38 <_strtod_l+0xa80>
 800ec84:	0020      	movs	r0, r4
 800ec86:	0029      	movs	r1, r5
 800ec88:	2200      	movs	r2, #0
 800ec8a:	4b77      	ldr	r3, [pc, #476]	@ (800ee68 <_strtod_l+0xbb0>)
 800ec8c:	f7f3 fcb8 	bl	8002600 <__aeabi_dmul>
 800ec90:	0004      	movs	r4, r0
 800ec92:	000d      	movs	r5, r1
 800ec94:	2380      	movs	r3, #128	@ 0x80
 800ec96:	061b      	lsls	r3, r3, #24
 800ec98:	18eb      	adds	r3, r5, r3
 800ec9a:	940a      	str	r4, [sp, #40]	@ 0x28
 800ec9c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ec9e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800eca0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800eca2:	9214      	str	r2, [sp, #80]	@ 0x50
 800eca4:	9315      	str	r3, [sp, #84]	@ 0x54
 800eca6:	4a71      	ldr	r2, [pc, #452]	@ (800ee6c <_strtod_l+0xbb4>)
 800eca8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ecaa:	4013      	ands	r3, r2
 800ecac:	9316      	str	r3, [sp, #88]	@ 0x58
 800ecae:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800ecb0:	4b6f      	ldr	r3, [pc, #444]	@ (800ee70 <_strtod_l+0xbb8>)
 800ecb2:	429a      	cmp	r2, r3
 800ecb4:	d000      	beq.n	800ecb8 <_strtod_l+0xa00>
 800ecb6:	e087      	b.n	800edc8 <_strtod_l+0xb10>
 800ecb8:	4a6e      	ldr	r2, [pc, #440]	@ (800ee74 <_strtod_l+0xbbc>)
 800ecba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ecbc:	4694      	mov	ip, r2
 800ecbe:	4463      	add	r3, ip
 800ecc0:	001f      	movs	r7, r3
 800ecc2:	0030      	movs	r0, r6
 800ecc4:	0019      	movs	r1, r3
 800ecc6:	f001 fc09 	bl	80104dc <__ulp>
 800ecca:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800eccc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ecce:	f7f3 fc97 	bl	8002600 <__aeabi_dmul>
 800ecd2:	0032      	movs	r2, r6
 800ecd4:	003b      	movs	r3, r7
 800ecd6:	f7f2 fceb 	bl	80016b0 <__aeabi_dadd>
 800ecda:	4a64      	ldr	r2, [pc, #400]	@ (800ee6c <_strtod_l+0xbb4>)
 800ecdc:	4b66      	ldr	r3, [pc, #408]	@ (800ee78 <_strtod_l+0xbc0>)
 800ecde:	0006      	movs	r6, r0
 800ece0:	400a      	ands	r2, r1
 800ece2:	429a      	cmp	r2, r3
 800ece4:	d940      	bls.n	800ed68 <_strtod_l+0xab0>
 800ece6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ece8:	4a64      	ldr	r2, [pc, #400]	@ (800ee7c <_strtod_l+0xbc4>)
 800ecea:	4293      	cmp	r3, r2
 800ecec:	d103      	bne.n	800ecf6 <_strtod_l+0xa3e>
 800ecee:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ecf0:	3301      	adds	r3, #1
 800ecf2:	d100      	bne.n	800ecf6 <_strtod_l+0xa3e>
 800ecf4:	e51a      	b.n	800e72c <_strtod_l+0x474>
 800ecf6:	2601      	movs	r6, #1
 800ecf8:	4f60      	ldr	r7, [pc, #384]	@ (800ee7c <_strtod_l+0xbc4>)
 800ecfa:	4276      	negs	r6, r6
 800ecfc:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800ecfe:	9805      	ldr	r0, [sp, #20]
 800ed00:	f001 f8a0 	bl	800fe44 <_Bfree>
 800ed04:	9908      	ldr	r1, [sp, #32]
 800ed06:	9805      	ldr	r0, [sp, #20]
 800ed08:	f001 f89c 	bl	800fe44 <_Bfree>
 800ed0c:	9907      	ldr	r1, [sp, #28]
 800ed0e:	9805      	ldr	r0, [sp, #20]
 800ed10:	f001 f898 	bl	800fe44 <_Bfree>
 800ed14:	9906      	ldr	r1, [sp, #24]
 800ed16:	9805      	ldr	r0, [sp, #20]
 800ed18:	f001 f894 	bl	800fe44 <_Bfree>
 800ed1c:	e617      	b.n	800e94e <_strtod_l+0x696>
 800ed1e:	2e01      	cmp	r6, #1
 800ed20:	d103      	bne.n	800ed2a <_strtod_l+0xa72>
 800ed22:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ed24:	2b00      	cmp	r3, #0
 800ed26:	d100      	bne.n	800ed2a <_strtod_l+0xa72>
 800ed28:	e59c      	b.n	800e864 <_strtod_l+0x5ac>
 800ed2a:	2300      	movs	r3, #0
 800ed2c:	4c54      	ldr	r4, [pc, #336]	@ (800ee80 <_strtod_l+0xbc8>)
 800ed2e:	4d4d      	ldr	r5, [pc, #308]	@ (800ee64 <_strtod_l+0xbac>)
 800ed30:	930a      	str	r3, [sp, #40]	@ 0x28
 800ed32:	940b      	str	r4, [sp, #44]	@ 0x2c
 800ed34:	2400      	movs	r4, #0
 800ed36:	e7b2      	b.n	800ec9e <_strtod_l+0x9e6>
 800ed38:	2400      	movs	r4, #0
 800ed3a:	4d4b      	ldr	r5, [pc, #300]	@ (800ee68 <_strtod_l+0xbb0>)
 800ed3c:	e7aa      	b.n	800ec94 <_strtod_l+0x9dc>
 800ed3e:	0020      	movs	r0, r4
 800ed40:	0029      	movs	r1, r5
 800ed42:	4b49      	ldr	r3, [pc, #292]	@ (800ee68 <_strtod_l+0xbb0>)
 800ed44:	2200      	movs	r2, #0
 800ed46:	f7f3 fc5b 	bl	8002600 <__aeabi_dmul>
 800ed4a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ed4c:	0004      	movs	r4, r0
 800ed4e:	000d      	movs	r5, r1
 800ed50:	2b00      	cmp	r3, #0
 800ed52:	d09f      	beq.n	800ec94 <_strtod_l+0x9dc>
 800ed54:	940a      	str	r4, [sp, #40]	@ 0x28
 800ed56:	950b      	str	r5, [sp, #44]	@ 0x2c
 800ed58:	e7a1      	b.n	800ec9e <_strtod_l+0x9e6>
 800ed5a:	2300      	movs	r3, #0
 800ed5c:	4c41      	ldr	r4, [pc, #260]	@ (800ee64 <_strtod_l+0xbac>)
 800ed5e:	0025      	movs	r5, r4
 800ed60:	930a      	str	r3, [sp, #40]	@ 0x28
 800ed62:	940b      	str	r4, [sp, #44]	@ 0x2c
 800ed64:	001c      	movs	r4, r3
 800ed66:	e79a      	b.n	800ec9e <_strtod_l+0x9e6>
 800ed68:	23d4      	movs	r3, #212	@ 0xd4
 800ed6a:	049b      	lsls	r3, r3, #18
 800ed6c:	18cf      	adds	r7, r1, r3
 800ed6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ed70:	9710      	str	r7, [sp, #64]	@ 0x40
 800ed72:	2b00      	cmp	r3, #0
 800ed74:	d1c2      	bne.n	800ecfc <_strtod_l+0xa44>
 800ed76:	4b3d      	ldr	r3, [pc, #244]	@ (800ee6c <_strtod_l+0xbb4>)
 800ed78:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800ed7a:	403b      	ands	r3, r7
 800ed7c:	429a      	cmp	r2, r3
 800ed7e:	d1bd      	bne.n	800ecfc <_strtod_l+0xa44>
 800ed80:	0020      	movs	r0, r4
 800ed82:	0029      	movs	r1, r5
 800ed84:	f7f1 fc58 	bl	8000638 <__aeabi_d2lz>
 800ed88:	f7f1 fcb0 	bl	80006ec <__aeabi_l2d>
 800ed8c:	0002      	movs	r2, r0
 800ed8e:	000b      	movs	r3, r1
 800ed90:	0020      	movs	r0, r4
 800ed92:	0029      	movs	r1, r5
 800ed94:	f7f3 fefc 	bl	8002b90 <__aeabi_dsub>
 800ed98:	033c      	lsls	r4, r7, #12
 800ed9a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ed9c:	0b24      	lsrs	r4, r4, #12
 800ed9e:	4334      	orrs	r4, r6
 800eda0:	900e      	str	r0, [sp, #56]	@ 0x38
 800eda2:	910f      	str	r1, [sp, #60]	@ 0x3c
 800eda4:	4a37      	ldr	r2, [pc, #220]	@ (800ee84 <_strtod_l+0xbcc>)
 800eda6:	431c      	orrs	r4, r3
 800eda8:	d052      	beq.n	800ee50 <_strtod_l+0xb98>
 800edaa:	4b37      	ldr	r3, [pc, #220]	@ (800ee88 <_strtod_l+0xbd0>)
 800edac:	f7f1 fb5e 	bl	800046c <__aeabi_dcmplt>
 800edb0:	2800      	cmp	r0, #0
 800edb2:	d000      	beq.n	800edb6 <_strtod_l+0xafe>
 800edb4:	e4c3      	b.n	800e73e <_strtod_l+0x486>
 800edb6:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800edb8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800edba:	4a34      	ldr	r2, [pc, #208]	@ (800ee8c <_strtod_l+0xbd4>)
 800edbc:	4b2a      	ldr	r3, [pc, #168]	@ (800ee68 <_strtod_l+0xbb0>)
 800edbe:	f7f1 fb69 	bl	8000494 <__aeabi_dcmpgt>
 800edc2:	2800      	cmp	r0, #0
 800edc4:	d09a      	beq.n	800ecfc <_strtod_l+0xa44>
 800edc6:	e4ba      	b.n	800e73e <_strtod_l+0x486>
 800edc8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800edca:	2b00      	cmp	r3, #0
 800edcc:	d02a      	beq.n	800ee24 <_strtod_l+0xb6c>
 800edce:	23d4      	movs	r3, #212	@ 0xd4
 800edd0:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800edd2:	04db      	lsls	r3, r3, #19
 800edd4:	429a      	cmp	r2, r3
 800edd6:	d825      	bhi.n	800ee24 <_strtod_l+0xb6c>
 800edd8:	0020      	movs	r0, r4
 800edda:	0029      	movs	r1, r5
 800eddc:	4a2c      	ldr	r2, [pc, #176]	@ (800ee90 <_strtod_l+0xbd8>)
 800edde:	4b2d      	ldr	r3, [pc, #180]	@ (800ee94 <_strtod_l+0xbdc>)
 800ede0:	f7f1 fb4e 	bl	8000480 <__aeabi_dcmple>
 800ede4:	2800      	cmp	r0, #0
 800ede6:	d016      	beq.n	800ee16 <_strtod_l+0xb5e>
 800ede8:	0020      	movs	r0, r4
 800edea:	0029      	movs	r1, r5
 800edec:	f7f1 fc06 	bl	80005fc <__aeabi_d2uiz>
 800edf0:	2800      	cmp	r0, #0
 800edf2:	d100      	bne.n	800edf6 <_strtod_l+0xb3e>
 800edf4:	3001      	adds	r0, #1
 800edf6:	f7f4 faf3 	bl	80033e0 <__aeabi_ui2d>
 800edfa:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800edfc:	0004      	movs	r4, r0
 800edfe:	000d      	movs	r5, r1
 800ee00:	2b00      	cmp	r3, #0
 800ee02:	d122      	bne.n	800ee4a <_strtod_l+0xb92>
 800ee04:	2380      	movs	r3, #128	@ 0x80
 800ee06:	061b      	lsls	r3, r3, #24
 800ee08:	18cb      	adds	r3, r1, r3
 800ee0a:	9018      	str	r0, [sp, #96]	@ 0x60
 800ee0c:	9319      	str	r3, [sp, #100]	@ 0x64
 800ee0e:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800ee10:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ee12:	9214      	str	r2, [sp, #80]	@ 0x50
 800ee14:	9315      	str	r3, [sp, #84]	@ 0x54
 800ee16:	22d6      	movs	r2, #214	@ 0xd6
 800ee18:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800ee1a:	04d2      	lsls	r2, r2, #19
 800ee1c:	189b      	adds	r3, r3, r2
 800ee1e:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800ee20:	1a9b      	subs	r3, r3, r2
 800ee22:	9315      	str	r3, [sp, #84]	@ 0x54
 800ee24:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800ee26:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800ee28:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800ee2a:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 800ee2c:	f001 fb56 	bl	80104dc <__ulp>
 800ee30:	0002      	movs	r2, r0
 800ee32:	000b      	movs	r3, r1
 800ee34:	0030      	movs	r0, r6
 800ee36:	0039      	movs	r1, r7
 800ee38:	f7f3 fbe2 	bl	8002600 <__aeabi_dmul>
 800ee3c:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800ee3e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ee40:	f7f2 fc36 	bl	80016b0 <__aeabi_dadd>
 800ee44:	0006      	movs	r6, r0
 800ee46:	000f      	movs	r7, r1
 800ee48:	e791      	b.n	800ed6e <_strtod_l+0xab6>
 800ee4a:	9418      	str	r4, [sp, #96]	@ 0x60
 800ee4c:	9519      	str	r5, [sp, #100]	@ 0x64
 800ee4e:	e7de      	b.n	800ee0e <_strtod_l+0xb56>
 800ee50:	4b11      	ldr	r3, [pc, #68]	@ (800ee98 <_strtod_l+0xbe0>)
 800ee52:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800ee54:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800ee56:	f7f1 fb09 	bl	800046c <__aeabi_dcmplt>
 800ee5a:	e7b2      	b.n	800edc2 <_strtod_l+0xb0a>
 800ee5c:	fff00000 	.word	0xfff00000
 800ee60:	000fffff 	.word	0x000fffff
 800ee64:	3ff00000 	.word	0x3ff00000
 800ee68:	3fe00000 	.word	0x3fe00000
 800ee6c:	7ff00000 	.word	0x7ff00000
 800ee70:	7fe00000 	.word	0x7fe00000
 800ee74:	fcb00000 	.word	0xfcb00000
 800ee78:	7c9fffff 	.word	0x7c9fffff
 800ee7c:	7fefffff 	.word	0x7fefffff
 800ee80:	bff00000 	.word	0xbff00000
 800ee84:	94a03595 	.word	0x94a03595
 800ee88:	3fdfffff 	.word	0x3fdfffff
 800ee8c:	35afe535 	.word	0x35afe535
 800ee90:	ffc00000 	.word	0xffc00000
 800ee94:	41dfffff 	.word	0x41dfffff
 800ee98:	3fcfffff 	.word	0x3fcfffff

0800ee9c <strtod>:
 800ee9c:	b510      	push	{r4, lr}
 800ee9e:	4c04      	ldr	r4, [pc, #16]	@ (800eeb0 <strtod+0x14>)
 800eea0:	000a      	movs	r2, r1
 800eea2:	0001      	movs	r1, r0
 800eea4:	4b03      	ldr	r3, [pc, #12]	@ (800eeb4 <strtod+0x18>)
 800eea6:	6820      	ldr	r0, [r4, #0]
 800eea8:	f7ff fa06 	bl	800e2b8 <_strtod_l>
 800eeac:	bd10      	pop	{r4, pc}
 800eeae:	46c0      	nop			@ (mov r8, r8)
 800eeb0:	20004fbc 	.word	0x20004fbc
 800eeb4:	20004e50 	.word	0x20004e50

0800eeb8 <_strtol_l.constprop.0>:
 800eeb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800eeba:	b085      	sub	sp, #20
 800eebc:	0017      	movs	r7, r2
 800eebe:	001e      	movs	r6, r3
 800eec0:	9003      	str	r0, [sp, #12]
 800eec2:	9101      	str	r1, [sp, #4]
 800eec4:	2b24      	cmp	r3, #36	@ 0x24
 800eec6:	d844      	bhi.n	800ef52 <_strtol_l.constprop.0+0x9a>
 800eec8:	000c      	movs	r4, r1
 800eeca:	2b01      	cmp	r3, #1
 800eecc:	d041      	beq.n	800ef52 <_strtol_l.constprop.0+0x9a>
 800eece:	4b3d      	ldr	r3, [pc, #244]	@ (800efc4 <_strtol_l.constprop.0+0x10c>)
 800eed0:	2208      	movs	r2, #8
 800eed2:	469c      	mov	ip, r3
 800eed4:	0023      	movs	r3, r4
 800eed6:	4661      	mov	r1, ip
 800eed8:	781d      	ldrb	r5, [r3, #0]
 800eeda:	3401      	adds	r4, #1
 800eedc:	5d48      	ldrb	r0, [r1, r5]
 800eede:	0001      	movs	r1, r0
 800eee0:	4011      	ands	r1, r2
 800eee2:	4210      	tst	r0, r2
 800eee4:	d1f6      	bne.n	800eed4 <_strtol_l.constprop.0+0x1c>
 800eee6:	2d2d      	cmp	r5, #45	@ 0x2d
 800eee8:	d13a      	bne.n	800ef60 <_strtol_l.constprop.0+0xa8>
 800eeea:	7825      	ldrb	r5, [r4, #0]
 800eeec:	1c9c      	adds	r4, r3, #2
 800eeee:	2301      	movs	r3, #1
 800eef0:	9300      	str	r3, [sp, #0]
 800eef2:	2210      	movs	r2, #16
 800eef4:	0033      	movs	r3, r6
 800eef6:	4393      	bics	r3, r2
 800eef8:	d109      	bne.n	800ef0e <_strtol_l.constprop.0+0x56>
 800eefa:	2d30      	cmp	r5, #48	@ 0x30
 800eefc:	d136      	bne.n	800ef6c <_strtol_l.constprop.0+0xb4>
 800eefe:	2120      	movs	r1, #32
 800ef00:	7823      	ldrb	r3, [r4, #0]
 800ef02:	438b      	bics	r3, r1
 800ef04:	2b58      	cmp	r3, #88	@ 0x58
 800ef06:	d131      	bne.n	800ef6c <_strtol_l.constprop.0+0xb4>
 800ef08:	0016      	movs	r6, r2
 800ef0a:	7865      	ldrb	r5, [r4, #1]
 800ef0c:	3402      	adds	r4, #2
 800ef0e:	4a2e      	ldr	r2, [pc, #184]	@ (800efc8 <_strtol_l.constprop.0+0x110>)
 800ef10:	9b00      	ldr	r3, [sp, #0]
 800ef12:	4694      	mov	ip, r2
 800ef14:	4463      	add	r3, ip
 800ef16:	0031      	movs	r1, r6
 800ef18:	0018      	movs	r0, r3
 800ef1a:	9302      	str	r3, [sp, #8]
 800ef1c:	f7f1 f9a0 	bl	8000260 <__aeabi_uidivmod>
 800ef20:	2200      	movs	r2, #0
 800ef22:	4684      	mov	ip, r0
 800ef24:	0010      	movs	r0, r2
 800ef26:	002b      	movs	r3, r5
 800ef28:	3b30      	subs	r3, #48	@ 0x30
 800ef2a:	2b09      	cmp	r3, #9
 800ef2c:	d825      	bhi.n	800ef7a <_strtol_l.constprop.0+0xc2>
 800ef2e:	001d      	movs	r5, r3
 800ef30:	42ae      	cmp	r6, r5
 800ef32:	dd31      	ble.n	800ef98 <_strtol_l.constprop.0+0xe0>
 800ef34:	1c53      	adds	r3, r2, #1
 800ef36:	d009      	beq.n	800ef4c <_strtol_l.constprop.0+0x94>
 800ef38:	2201      	movs	r2, #1
 800ef3a:	4252      	negs	r2, r2
 800ef3c:	4584      	cmp	ip, r0
 800ef3e:	d305      	bcc.n	800ef4c <_strtol_l.constprop.0+0x94>
 800ef40:	d101      	bne.n	800ef46 <_strtol_l.constprop.0+0x8e>
 800ef42:	42a9      	cmp	r1, r5
 800ef44:	db25      	blt.n	800ef92 <_strtol_l.constprop.0+0xda>
 800ef46:	2201      	movs	r2, #1
 800ef48:	4370      	muls	r0, r6
 800ef4a:	1828      	adds	r0, r5, r0
 800ef4c:	7825      	ldrb	r5, [r4, #0]
 800ef4e:	3401      	adds	r4, #1
 800ef50:	e7e9      	b.n	800ef26 <_strtol_l.constprop.0+0x6e>
 800ef52:	f000 fa8f 	bl	800f474 <__errno>
 800ef56:	2316      	movs	r3, #22
 800ef58:	6003      	str	r3, [r0, #0]
 800ef5a:	2000      	movs	r0, #0
 800ef5c:	b005      	add	sp, #20
 800ef5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ef60:	9100      	str	r1, [sp, #0]
 800ef62:	2d2b      	cmp	r5, #43	@ 0x2b
 800ef64:	d1c5      	bne.n	800eef2 <_strtol_l.constprop.0+0x3a>
 800ef66:	7825      	ldrb	r5, [r4, #0]
 800ef68:	1c9c      	adds	r4, r3, #2
 800ef6a:	e7c2      	b.n	800eef2 <_strtol_l.constprop.0+0x3a>
 800ef6c:	2e00      	cmp	r6, #0
 800ef6e:	d1ce      	bne.n	800ef0e <_strtol_l.constprop.0+0x56>
 800ef70:	3608      	adds	r6, #8
 800ef72:	2d30      	cmp	r5, #48	@ 0x30
 800ef74:	d0cb      	beq.n	800ef0e <_strtol_l.constprop.0+0x56>
 800ef76:	3602      	adds	r6, #2
 800ef78:	e7c9      	b.n	800ef0e <_strtol_l.constprop.0+0x56>
 800ef7a:	002b      	movs	r3, r5
 800ef7c:	3b41      	subs	r3, #65	@ 0x41
 800ef7e:	2b19      	cmp	r3, #25
 800ef80:	d801      	bhi.n	800ef86 <_strtol_l.constprop.0+0xce>
 800ef82:	3d37      	subs	r5, #55	@ 0x37
 800ef84:	e7d4      	b.n	800ef30 <_strtol_l.constprop.0+0x78>
 800ef86:	002b      	movs	r3, r5
 800ef88:	3b61      	subs	r3, #97	@ 0x61
 800ef8a:	2b19      	cmp	r3, #25
 800ef8c:	d804      	bhi.n	800ef98 <_strtol_l.constprop.0+0xe0>
 800ef8e:	3d57      	subs	r5, #87	@ 0x57
 800ef90:	e7ce      	b.n	800ef30 <_strtol_l.constprop.0+0x78>
 800ef92:	2201      	movs	r2, #1
 800ef94:	4252      	negs	r2, r2
 800ef96:	e7d9      	b.n	800ef4c <_strtol_l.constprop.0+0x94>
 800ef98:	1c53      	adds	r3, r2, #1
 800ef9a:	d108      	bne.n	800efae <_strtol_l.constprop.0+0xf6>
 800ef9c:	2322      	movs	r3, #34	@ 0x22
 800ef9e:	9a03      	ldr	r2, [sp, #12]
 800efa0:	9802      	ldr	r0, [sp, #8]
 800efa2:	6013      	str	r3, [r2, #0]
 800efa4:	2f00      	cmp	r7, #0
 800efa6:	d0d9      	beq.n	800ef5c <_strtol_l.constprop.0+0xa4>
 800efa8:	1e63      	subs	r3, r4, #1
 800efaa:	9301      	str	r3, [sp, #4]
 800efac:	e007      	b.n	800efbe <_strtol_l.constprop.0+0x106>
 800efae:	9b00      	ldr	r3, [sp, #0]
 800efb0:	2b00      	cmp	r3, #0
 800efb2:	d000      	beq.n	800efb6 <_strtol_l.constprop.0+0xfe>
 800efb4:	4240      	negs	r0, r0
 800efb6:	2f00      	cmp	r7, #0
 800efb8:	d0d0      	beq.n	800ef5c <_strtol_l.constprop.0+0xa4>
 800efba:	2a00      	cmp	r2, #0
 800efbc:	d1f4      	bne.n	800efa8 <_strtol_l.constprop.0+0xf0>
 800efbe:	9b01      	ldr	r3, [sp, #4]
 800efc0:	603b      	str	r3, [r7, #0]
 800efc2:	e7cb      	b.n	800ef5c <_strtol_l.constprop.0+0xa4>
 800efc4:	08012669 	.word	0x08012669
 800efc8:	7fffffff 	.word	0x7fffffff

0800efcc <strtol>:
 800efcc:	b510      	push	{r4, lr}
 800efce:	4c04      	ldr	r4, [pc, #16]	@ (800efe0 <strtol+0x14>)
 800efd0:	0013      	movs	r3, r2
 800efd2:	000a      	movs	r2, r1
 800efd4:	0001      	movs	r1, r0
 800efd6:	6820      	ldr	r0, [r4, #0]
 800efd8:	f7ff ff6e 	bl	800eeb8 <_strtol_l.constprop.0>
 800efdc:	bd10      	pop	{r4, pc}
 800efde:	46c0      	nop			@ (mov r8, r8)
 800efe0:	20004fbc 	.word	0x20004fbc

0800efe4 <_strtoll_l.constprop.0>:
 800efe4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800efe6:	b08d      	sub	sp, #52	@ 0x34
 800efe8:	000c      	movs	r4, r1
 800efea:	9102      	str	r1, [sp, #8]
 800efec:	001e      	movs	r6, r3
 800efee:	2108      	movs	r1, #8
 800eff0:	4f4c      	ldr	r7, [pc, #304]	@ (800f124 <_strtoll_l.constprop.0+0x140>)
 800eff2:	900a      	str	r0, [sp, #40]	@ 0x28
 800eff4:	9203      	str	r2, [sp, #12]
 800eff6:	0023      	movs	r3, r4
 800eff8:	781a      	ldrb	r2, [r3, #0]
 800effa:	3401      	adds	r4, #1
 800effc:	5cbd      	ldrb	r5, [r7, r2]
 800effe:	0028      	movs	r0, r5
 800f000:	4008      	ands	r0, r1
 800f002:	420d      	tst	r5, r1
 800f004:	d1f7      	bne.n	800eff6 <_strtoll_l.constprop.0+0x12>
 800f006:	0015      	movs	r5, r2
 800f008:	2a2d      	cmp	r2, #45	@ 0x2d
 800f00a:	d14f      	bne.n	800f0ac <_strtoll_l.constprop.0+0xc8>
 800f00c:	7825      	ldrb	r5, [r4, #0]
 800f00e:	1c9c      	adds	r4, r3, #2
 800f010:	2301      	movs	r3, #1
 800f012:	9301      	str	r3, [sp, #4]
 800f014:	2210      	movs	r2, #16
 800f016:	0033      	movs	r3, r6
 800f018:	4393      	bics	r3, r2
 800f01a:	d109      	bne.n	800f030 <_strtoll_l.constprop.0+0x4c>
 800f01c:	2d30      	cmp	r5, #48	@ 0x30
 800f01e:	d14b      	bne.n	800f0b8 <_strtoll_l.constprop.0+0xd4>
 800f020:	2120      	movs	r1, #32
 800f022:	7823      	ldrb	r3, [r4, #0]
 800f024:	438b      	bics	r3, r1
 800f026:	2b58      	cmp	r3, #88	@ 0x58
 800f028:	d146      	bne.n	800f0b8 <_strtoll_l.constprop.0+0xd4>
 800f02a:	0016      	movs	r6, r2
 800f02c:	7865      	ldrb	r5, [r4, #1]
 800f02e:	3402      	adds	r4, #2
 800f030:	2001      	movs	r0, #1
 800f032:	2300      	movs	r3, #0
 800f034:	493c      	ldr	r1, [pc, #240]	@ (800f128 <_strtoll_l.constprop.0+0x144>)
 800f036:	9a01      	ldr	r2, [sp, #4]
 800f038:	4240      	negs	r0, r0
 800f03a:	1812      	adds	r2, r2, r0
 800f03c:	414b      	adcs	r3, r1
 800f03e:	9204      	str	r2, [sp, #16]
 800f040:	9305      	str	r3, [sp, #20]
 800f042:	9804      	ldr	r0, [sp, #16]
 800f044:	9905      	ldr	r1, [sp, #20]
 800f046:	17f3      	asrs	r3, r6, #31
 800f048:	0032      	movs	r2, r6
 800f04a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f04c:	f7f1 fa70 	bl	8000530 <__aeabi_uldivmod>
 800f050:	2300      	movs	r3, #0
 800f052:	000f      	movs	r7, r1
 800f054:	9008      	str	r0, [sp, #32]
 800f056:	2100      	movs	r1, #0
 800f058:	2000      	movs	r0, #0
 800f05a:	9209      	str	r2, [sp, #36]	@ 0x24
 800f05c:	002a      	movs	r2, r5
 800f05e:	3a30      	subs	r2, #48	@ 0x30
 800f060:	2a09      	cmp	r2, #9
 800f062:	d830      	bhi.n	800f0c6 <_strtoll_l.constprop.0+0xe2>
 800f064:	0015      	movs	r5, r2
 800f066:	42ae      	cmp	r6, r5
 800f068:	dd3c      	ble.n	800f0e4 <_strtoll_l.constprop.0+0x100>
 800f06a:	1c5a      	adds	r2, r3, #1
 800f06c:	d01b      	beq.n	800f0a6 <_strtoll_l.constprop.0+0xc2>
 800f06e:	42b9      	cmp	r1, r7
 800f070:	d835      	bhi.n	800f0de <_strtoll_l.constprop.0+0xfa>
 800f072:	d102      	bne.n	800f07a <_strtoll_l.constprop.0+0x96>
 800f074:	9b08      	ldr	r3, [sp, #32]
 800f076:	4298      	cmp	r0, r3
 800f078:	d831      	bhi.n	800f0de <_strtoll_l.constprop.0+0xfa>
 800f07a:	9b08      	ldr	r3, [sp, #32]
 800f07c:	4283      	cmp	r3, r0
 800f07e:	d104      	bne.n	800f08a <_strtoll_l.constprop.0+0xa6>
 800f080:	428f      	cmp	r7, r1
 800f082:	d102      	bne.n	800f08a <_strtoll_l.constprop.0+0xa6>
 800f084:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f086:	42ab      	cmp	r3, r5
 800f088:	db29      	blt.n	800f0de <_strtoll_l.constprop.0+0xfa>
 800f08a:	0002      	movs	r2, r0
 800f08c:	000b      	movs	r3, r1
 800f08e:	0030      	movs	r0, r6
 800f090:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f092:	f7f1 fa6d 	bl	8000570 <__aeabi_lmul>
 800f096:	17eb      	asrs	r3, r5, #31
 800f098:	9506      	str	r5, [sp, #24]
 800f09a:	9307      	str	r3, [sp, #28]
 800f09c:	9a06      	ldr	r2, [sp, #24]
 800f09e:	9b07      	ldr	r3, [sp, #28]
 800f0a0:	1880      	adds	r0, r0, r2
 800f0a2:	4159      	adcs	r1, r3
 800f0a4:	2301      	movs	r3, #1
 800f0a6:	7825      	ldrb	r5, [r4, #0]
 800f0a8:	3401      	adds	r4, #1
 800f0aa:	e7d7      	b.n	800f05c <_strtoll_l.constprop.0+0x78>
 800f0ac:	9001      	str	r0, [sp, #4]
 800f0ae:	2a2b      	cmp	r2, #43	@ 0x2b
 800f0b0:	d1b0      	bne.n	800f014 <_strtoll_l.constprop.0+0x30>
 800f0b2:	7825      	ldrb	r5, [r4, #0]
 800f0b4:	1c9c      	adds	r4, r3, #2
 800f0b6:	e7ad      	b.n	800f014 <_strtoll_l.constprop.0+0x30>
 800f0b8:	2e00      	cmp	r6, #0
 800f0ba:	d1b9      	bne.n	800f030 <_strtoll_l.constprop.0+0x4c>
 800f0bc:	3608      	adds	r6, #8
 800f0be:	2d30      	cmp	r5, #48	@ 0x30
 800f0c0:	d0b6      	beq.n	800f030 <_strtoll_l.constprop.0+0x4c>
 800f0c2:	3602      	adds	r6, #2
 800f0c4:	e7b4      	b.n	800f030 <_strtoll_l.constprop.0+0x4c>
 800f0c6:	002a      	movs	r2, r5
 800f0c8:	3a41      	subs	r2, #65	@ 0x41
 800f0ca:	2a19      	cmp	r2, #25
 800f0cc:	d801      	bhi.n	800f0d2 <_strtoll_l.constprop.0+0xee>
 800f0ce:	3d37      	subs	r5, #55	@ 0x37
 800f0d0:	e7c9      	b.n	800f066 <_strtoll_l.constprop.0+0x82>
 800f0d2:	002a      	movs	r2, r5
 800f0d4:	3a61      	subs	r2, #97	@ 0x61
 800f0d6:	2a19      	cmp	r2, #25
 800f0d8:	d804      	bhi.n	800f0e4 <_strtoll_l.constprop.0+0x100>
 800f0da:	3d57      	subs	r5, #87	@ 0x57
 800f0dc:	e7c3      	b.n	800f066 <_strtoll_l.constprop.0+0x82>
 800f0de:	2301      	movs	r3, #1
 800f0e0:	425b      	negs	r3, r3
 800f0e2:	e7e0      	b.n	800f0a6 <_strtoll_l.constprop.0+0xc2>
 800f0e4:	1c5a      	adds	r2, r3, #1
 800f0e6:	d109      	bne.n	800f0fc <_strtoll_l.constprop.0+0x118>
 800f0e8:	9804      	ldr	r0, [sp, #16]
 800f0ea:	9905      	ldr	r1, [sp, #20]
 800f0ec:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f0ee:	3323      	adds	r3, #35	@ 0x23
 800f0f0:	6013      	str	r3, [r2, #0]
 800f0f2:	9b03      	ldr	r3, [sp, #12]
 800f0f4:	2b00      	cmp	r3, #0
 800f0f6:	d10e      	bne.n	800f116 <_strtoll_l.constprop.0+0x132>
 800f0f8:	b00d      	add	sp, #52	@ 0x34
 800f0fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f0fc:	9a01      	ldr	r2, [sp, #4]
 800f0fe:	2a00      	cmp	r2, #0
 800f100:	d004      	beq.n	800f10c <_strtoll_l.constprop.0+0x128>
 800f102:	0005      	movs	r5, r0
 800f104:	000e      	movs	r6, r1
 800f106:	2100      	movs	r1, #0
 800f108:	4268      	negs	r0, r5
 800f10a:	41b1      	sbcs	r1, r6
 800f10c:	9a03      	ldr	r2, [sp, #12]
 800f10e:	2a00      	cmp	r2, #0
 800f110:	d0f2      	beq.n	800f0f8 <_strtoll_l.constprop.0+0x114>
 800f112:	2b00      	cmp	r3, #0
 800f114:	d001      	beq.n	800f11a <_strtoll_l.constprop.0+0x136>
 800f116:	1e63      	subs	r3, r4, #1
 800f118:	9302      	str	r3, [sp, #8]
 800f11a:	9b03      	ldr	r3, [sp, #12]
 800f11c:	9a02      	ldr	r2, [sp, #8]
 800f11e:	601a      	str	r2, [r3, #0]
 800f120:	e7ea      	b.n	800f0f8 <_strtoll_l.constprop.0+0x114>
 800f122:	46c0      	nop			@ (mov r8, r8)
 800f124:	08012669 	.word	0x08012669
 800f128:	7fffffff 	.word	0x7fffffff

0800f12c <strtoll>:
 800f12c:	b510      	push	{r4, lr}
 800f12e:	4c04      	ldr	r4, [pc, #16]	@ (800f140 <strtoll+0x14>)
 800f130:	0013      	movs	r3, r2
 800f132:	000a      	movs	r2, r1
 800f134:	0001      	movs	r1, r0
 800f136:	6820      	ldr	r0, [r4, #0]
 800f138:	f7ff ff54 	bl	800efe4 <_strtoll_l.constprop.0>
 800f13c:	bd10      	pop	{r4, pc}
 800f13e:	46c0      	nop			@ (mov r8, r8)
 800f140:	20004fbc 	.word	0x20004fbc

0800f144 <std>:
 800f144:	2300      	movs	r3, #0
 800f146:	b510      	push	{r4, lr}
 800f148:	0004      	movs	r4, r0
 800f14a:	6003      	str	r3, [r0, #0]
 800f14c:	6043      	str	r3, [r0, #4]
 800f14e:	6083      	str	r3, [r0, #8]
 800f150:	8181      	strh	r1, [r0, #12]
 800f152:	6643      	str	r3, [r0, #100]	@ 0x64
 800f154:	81c2      	strh	r2, [r0, #14]
 800f156:	6103      	str	r3, [r0, #16]
 800f158:	6143      	str	r3, [r0, #20]
 800f15a:	6183      	str	r3, [r0, #24]
 800f15c:	0019      	movs	r1, r3
 800f15e:	2208      	movs	r2, #8
 800f160:	305c      	adds	r0, #92	@ 0x5c
 800f162:	f000 f91f 	bl	800f3a4 <memset>
 800f166:	4b0b      	ldr	r3, [pc, #44]	@ (800f194 <std+0x50>)
 800f168:	6224      	str	r4, [r4, #32]
 800f16a:	6263      	str	r3, [r4, #36]	@ 0x24
 800f16c:	4b0a      	ldr	r3, [pc, #40]	@ (800f198 <std+0x54>)
 800f16e:	62a3      	str	r3, [r4, #40]	@ 0x28
 800f170:	4b0a      	ldr	r3, [pc, #40]	@ (800f19c <std+0x58>)
 800f172:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800f174:	4b0a      	ldr	r3, [pc, #40]	@ (800f1a0 <std+0x5c>)
 800f176:	6323      	str	r3, [r4, #48]	@ 0x30
 800f178:	4b0a      	ldr	r3, [pc, #40]	@ (800f1a4 <std+0x60>)
 800f17a:	429c      	cmp	r4, r3
 800f17c:	d005      	beq.n	800f18a <std+0x46>
 800f17e:	4b0a      	ldr	r3, [pc, #40]	@ (800f1a8 <std+0x64>)
 800f180:	429c      	cmp	r4, r3
 800f182:	d002      	beq.n	800f18a <std+0x46>
 800f184:	4b09      	ldr	r3, [pc, #36]	@ (800f1ac <std+0x68>)
 800f186:	429c      	cmp	r4, r3
 800f188:	d103      	bne.n	800f192 <std+0x4e>
 800f18a:	0020      	movs	r0, r4
 800f18c:	3058      	adds	r0, #88	@ 0x58
 800f18e:	f000 f99b 	bl	800f4c8 <__retarget_lock_init_recursive>
 800f192:	bd10      	pop	{r4, pc}
 800f194:	0800f30d 	.word	0x0800f30d
 800f198:	0800f335 	.word	0x0800f335
 800f19c:	0800f36d 	.word	0x0800f36d
 800f1a0:	0800f399 	.word	0x0800f399
 800f1a4:	20006474 	.word	0x20006474
 800f1a8:	200064dc 	.word	0x200064dc
 800f1ac:	20006544 	.word	0x20006544

0800f1b0 <stdio_exit_handler>:
 800f1b0:	b510      	push	{r4, lr}
 800f1b2:	4a03      	ldr	r2, [pc, #12]	@ (800f1c0 <stdio_exit_handler+0x10>)
 800f1b4:	4903      	ldr	r1, [pc, #12]	@ (800f1c4 <stdio_exit_handler+0x14>)
 800f1b6:	4804      	ldr	r0, [pc, #16]	@ (800f1c8 <stdio_exit_handler+0x18>)
 800f1b8:	f000 f86c 	bl	800f294 <_fwalk_sglue>
 800f1bc:	bd10      	pop	{r4, pc}
 800f1be:	46c0      	nop			@ (mov r8, r8)
 800f1c0:	20004e44 	.word	0x20004e44
 800f1c4:	080110b9 	.word	0x080110b9
 800f1c8:	20004fc0 	.word	0x20004fc0

0800f1cc <cleanup_stdio>:
 800f1cc:	6841      	ldr	r1, [r0, #4]
 800f1ce:	4b0b      	ldr	r3, [pc, #44]	@ (800f1fc <cleanup_stdio+0x30>)
 800f1d0:	b510      	push	{r4, lr}
 800f1d2:	0004      	movs	r4, r0
 800f1d4:	4299      	cmp	r1, r3
 800f1d6:	d001      	beq.n	800f1dc <cleanup_stdio+0x10>
 800f1d8:	f001 ff6e 	bl	80110b8 <_fflush_r>
 800f1dc:	68a1      	ldr	r1, [r4, #8]
 800f1de:	4b08      	ldr	r3, [pc, #32]	@ (800f200 <cleanup_stdio+0x34>)
 800f1e0:	4299      	cmp	r1, r3
 800f1e2:	d002      	beq.n	800f1ea <cleanup_stdio+0x1e>
 800f1e4:	0020      	movs	r0, r4
 800f1e6:	f001 ff67 	bl	80110b8 <_fflush_r>
 800f1ea:	68e1      	ldr	r1, [r4, #12]
 800f1ec:	4b05      	ldr	r3, [pc, #20]	@ (800f204 <cleanup_stdio+0x38>)
 800f1ee:	4299      	cmp	r1, r3
 800f1f0:	d002      	beq.n	800f1f8 <cleanup_stdio+0x2c>
 800f1f2:	0020      	movs	r0, r4
 800f1f4:	f001 ff60 	bl	80110b8 <_fflush_r>
 800f1f8:	bd10      	pop	{r4, pc}
 800f1fa:	46c0      	nop			@ (mov r8, r8)
 800f1fc:	20006474 	.word	0x20006474
 800f200:	200064dc 	.word	0x200064dc
 800f204:	20006544 	.word	0x20006544

0800f208 <global_stdio_init.part.0>:
 800f208:	b510      	push	{r4, lr}
 800f20a:	4b09      	ldr	r3, [pc, #36]	@ (800f230 <global_stdio_init.part.0+0x28>)
 800f20c:	4a09      	ldr	r2, [pc, #36]	@ (800f234 <global_stdio_init.part.0+0x2c>)
 800f20e:	2104      	movs	r1, #4
 800f210:	601a      	str	r2, [r3, #0]
 800f212:	4809      	ldr	r0, [pc, #36]	@ (800f238 <global_stdio_init.part.0+0x30>)
 800f214:	2200      	movs	r2, #0
 800f216:	f7ff ff95 	bl	800f144 <std>
 800f21a:	2201      	movs	r2, #1
 800f21c:	2109      	movs	r1, #9
 800f21e:	4807      	ldr	r0, [pc, #28]	@ (800f23c <global_stdio_init.part.0+0x34>)
 800f220:	f7ff ff90 	bl	800f144 <std>
 800f224:	2202      	movs	r2, #2
 800f226:	2112      	movs	r1, #18
 800f228:	4805      	ldr	r0, [pc, #20]	@ (800f240 <global_stdio_init.part.0+0x38>)
 800f22a:	f7ff ff8b 	bl	800f144 <std>
 800f22e:	bd10      	pop	{r4, pc}
 800f230:	200065ac 	.word	0x200065ac
 800f234:	0800f1b1 	.word	0x0800f1b1
 800f238:	20006474 	.word	0x20006474
 800f23c:	200064dc 	.word	0x200064dc
 800f240:	20006544 	.word	0x20006544

0800f244 <__sfp_lock_acquire>:
 800f244:	b510      	push	{r4, lr}
 800f246:	4802      	ldr	r0, [pc, #8]	@ (800f250 <__sfp_lock_acquire+0xc>)
 800f248:	f000 f93f 	bl	800f4ca <__retarget_lock_acquire_recursive>
 800f24c:	bd10      	pop	{r4, pc}
 800f24e:	46c0      	nop			@ (mov r8, r8)
 800f250:	200065b5 	.word	0x200065b5

0800f254 <__sfp_lock_release>:
 800f254:	b510      	push	{r4, lr}
 800f256:	4802      	ldr	r0, [pc, #8]	@ (800f260 <__sfp_lock_release+0xc>)
 800f258:	f000 f938 	bl	800f4cc <__retarget_lock_release_recursive>
 800f25c:	bd10      	pop	{r4, pc}
 800f25e:	46c0      	nop			@ (mov r8, r8)
 800f260:	200065b5 	.word	0x200065b5

0800f264 <__sinit>:
 800f264:	b510      	push	{r4, lr}
 800f266:	0004      	movs	r4, r0
 800f268:	f7ff ffec 	bl	800f244 <__sfp_lock_acquire>
 800f26c:	6a23      	ldr	r3, [r4, #32]
 800f26e:	2b00      	cmp	r3, #0
 800f270:	d002      	beq.n	800f278 <__sinit+0x14>
 800f272:	f7ff ffef 	bl	800f254 <__sfp_lock_release>
 800f276:	bd10      	pop	{r4, pc}
 800f278:	4b04      	ldr	r3, [pc, #16]	@ (800f28c <__sinit+0x28>)
 800f27a:	6223      	str	r3, [r4, #32]
 800f27c:	4b04      	ldr	r3, [pc, #16]	@ (800f290 <__sinit+0x2c>)
 800f27e:	681b      	ldr	r3, [r3, #0]
 800f280:	2b00      	cmp	r3, #0
 800f282:	d1f6      	bne.n	800f272 <__sinit+0xe>
 800f284:	f7ff ffc0 	bl	800f208 <global_stdio_init.part.0>
 800f288:	e7f3      	b.n	800f272 <__sinit+0xe>
 800f28a:	46c0      	nop			@ (mov r8, r8)
 800f28c:	0800f1cd 	.word	0x0800f1cd
 800f290:	200065ac 	.word	0x200065ac

0800f294 <_fwalk_sglue>:
 800f294:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f296:	0014      	movs	r4, r2
 800f298:	2600      	movs	r6, #0
 800f29a:	9000      	str	r0, [sp, #0]
 800f29c:	9101      	str	r1, [sp, #4]
 800f29e:	68a5      	ldr	r5, [r4, #8]
 800f2a0:	6867      	ldr	r7, [r4, #4]
 800f2a2:	3f01      	subs	r7, #1
 800f2a4:	d504      	bpl.n	800f2b0 <_fwalk_sglue+0x1c>
 800f2a6:	6824      	ldr	r4, [r4, #0]
 800f2a8:	2c00      	cmp	r4, #0
 800f2aa:	d1f8      	bne.n	800f29e <_fwalk_sglue+0xa>
 800f2ac:	0030      	movs	r0, r6
 800f2ae:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800f2b0:	89ab      	ldrh	r3, [r5, #12]
 800f2b2:	2b01      	cmp	r3, #1
 800f2b4:	d908      	bls.n	800f2c8 <_fwalk_sglue+0x34>
 800f2b6:	220e      	movs	r2, #14
 800f2b8:	5eab      	ldrsh	r3, [r5, r2]
 800f2ba:	3301      	adds	r3, #1
 800f2bc:	d004      	beq.n	800f2c8 <_fwalk_sglue+0x34>
 800f2be:	0029      	movs	r1, r5
 800f2c0:	9800      	ldr	r0, [sp, #0]
 800f2c2:	9b01      	ldr	r3, [sp, #4]
 800f2c4:	4798      	blx	r3
 800f2c6:	4306      	orrs	r6, r0
 800f2c8:	3568      	adds	r5, #104	@ 0x68
 800f2ca:	e7ea      	b.n	800f2a2 <_fwalk_sglue+0xe>

0800f2cc <siprintf>:
 800f2cc:	b40e      	push	{r1, r2, r3}
 800f2ce:	b500      	push	{lr}
 800f2d0:	490b      	ldr	r1, [pc, #44]	@ (800f300 <siprintf+0x34>)
 800f2d2:	b09c      	sub	sp, #112	@ 0x70
 800f2d4:	ab1d      	add	r3, sp, #116	@ 0x74
 800f2d6:	9002      	str	r0, [sp, #8]
 800f2d8:	9006      	str	r0, [sp, #24]
 800f2da:	9107      	str	r1, [sp, #28]
 800f2dc:	9104      	str	r1, [sp, #16]
 800f2de:	4809      	ldr	r0, [pc, #36]	@ (800f304 <siprintf+0x38>)
 800f2e0:	4909      	ldr	r1, [pc, #36]	@ (800f308 <siprintf+0x3c>)
 800f2e2:	cb04      	ldmia	r3!, {r2}
 800f2e4:	9105      	str	r1, [sp, #20]
 800f2e6:	6800      	ldr	r0, [r0, #0]
 800f2e8:	a902      	add	r1, sp, #8
 800f2ea:	9301      	str	r3, [sp, #4]
 800f2ec:	f001 fa9e 	bl	801082c <_svfiprintf_r>
 800f2f0:	2200      	movs	r2, #0
 800f2f2:	9b02      	ldr	r3, [sp, #8]
 800f2f4:	701a      	strb	r2, [r3, #0]
 800f2f6:	b01c      	add	sp, #112	@ 0x70
 800f2f8:	bc08      	pop	{r3}
 800f2fa:	b003      	add	sp, #12
 800f2fc:	4718      	bx	r3
 800f2fe:	46c0      	nop			@ (mov r8, r8)
 800f300:	7fffffff 	.word	0x7fffffff
 800f304:	20004fbc 	.word	0x20004fbc
 800f308:	ffff0208 	.word	0xffff0208

0800f30c <__sread>:
 800f30c:	b570      	push	{r4, r5, r6, lr}
 800f30e:	000c      	movs	r4, r1
 800f310:	250e      	movs	r5, #14
 800f312:	5f49      	ldrsh	r1, [r1, r5]
 800f314:	f000 f886 	bl	800f424 <_read_r>
 800f318:	2800      	cmp	r0, #0
 800f31a:	db03      	blt.n	800f324 <__sread+0x18>
 800f31c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800f31e:	181b      	adds	r3, r3, r0
 800f320:	6563      	str	r3, [r4, #84]	@ 0x54
 800f322:	bd70      	pop	{r4, r5, r6, pc}
 800f324:	89a3      	ldrh	r3, [r4, #12]
 800f326:	4a02      	ldr	r2, [pc, #8]	@ (800f330 <__sread+0x24>)
 800f328:	4013      	ands	r3, r2
 800f32a:	81a3      	strh	r3, [r4, #12]
 800f32c:	e7f9      	b.n	800f322 <__sread+0x16>
 800f32e:	46c0      	nop			@ (mov r8, r8)
 800f330:	ffffefff 	.word	0xffffefff

0800f334 <__swrite>:
 800f334:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f336:	001f      	movs	r7, r3
 800f338:	898b      	ldrh	r3, [r1, #12]
 800f33a:	0005      	movs	r5, r0
 800f33c:	000c      	movs	r4, r1
 800f33e:	0016      	movs	r6, r2
 800f340:	05db      	lsls	r3, r3, #23
 800f342:	d505      	bpl.n	800f350 <__swrite+0x1c>
 800f344:	230e      	movs	r3, #14
 800f346:	5ec9      	ldrsh	r1, [r1, r3]
 800f348:	2200      	movs	r2, #0
 800f34a:	2302      	movs	r3, #2
 800f34c:	f000 f856 	bl	800f3fc <_lseek_r>
 800f350:	89a3      	ldrh	r3, [r4, #12]
 800f352:	4a05      	ldr	r2, [pc, #20]	@ (800f368 <__swrite+0x34>)
 800f354:	0028      	movs	r0, r5
 800f356:	4013      	ands	r3, r2
 800f358:	81a3      	strh	r3, [r4, #12]
 800f35a:	0032      	movs	r2, r6
 800f35c:	230e      	movs	r3, #14
 800f35e:	5ee1      	ldrsh	r1, [r4, r3]
 800f360:	003b      	movs	r3, r7
 800f362:	f000 f873 	bl	800f44c <_write_r>
 800f366:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f368:	ffffefff 	.word	0xffffefff

0800f36c <__sseek>:
 800f36c:	b570      	push	{r4, r5, r6, lr}
 800f36e:	000c      	movs	r4, r1
 800f370:	250e      	movs	r5, #14
 800f372:	5f49      	ldrsh	r1, [r1, r5]
 800f374:	f000 f842 	bl	800f3fc <_lseek_r>
 800f378:	89a3      	ldrh	r3, [r4, #12]
 800f37a:	1c42      	adds	r2, r0, #1
 800f37c:	d103      	bne.n	800f386 <__sseek+0x1a>
 800f37e:	4a05      	ldr	r2, [pc, #20]	@ (800f394 <__sseek+0x28>)
 800f380:	4013      	ands	r3, r2
 800f382:	81a3      	strh	r3, [r4, #12]
 800f384:	bd70      	pop	{r4, r5, r6, pc}
 800f386:	2280      	movs	r2, #128	@ 0x80
 800f388:	0152      	lsls	r2, r2, #5
 800f38a:	4313      	orrs	r3, r2
 800f38c:	81a3      	strh	r3, [r4, #12]
 800f38e:	6560      	str	r0, [r4, #84]	@ 0x54
 800f390:	e7f8      	b.n	800f384 <__sseek+0x18>
 800f392:	46c0      	nop			@ (mov r8, r8)
 800f394:	ffffefff 	.word	0xffffefff

0800f398 <__sclose>:
 800f398:	b510      	push	{r4, lr}
 800f39a:	230e      	movs	r3, #14
 800f39c:	5ec9      	ldrsh	r1, [r1, r3]
 800f39e:	f000 f81b 	bl	800f3d8 <_close_r>
 800f3a2:	bd10      	pop	{r4, pc}

0800f3a4 <memset>:
 800f3a4:	0003      	movs	r3, r0
 800f3a6:	1882      	adds	r2, r0, r2
 800f3a8:	4293      	cmp	r3, r2
 800f3aa:	d100      	bne.n	800f3ae <memset+0xa>
 800f3ac:	4770      	bx	lr
 800f3ae:	7019      	strb	r1, [r3, #0]
 800f3b0:	3301      	adds	r3, #1
 800f3b2:	e7f9      	b.n	800f3a8 <memset+0x4>

0800f3b4 <strncmp>:
 800f3b4:	b530      	push	{r4, r5, lr}
 800f3b6:	0005      	movs	r5, r0
 800f3b8:	1e10      	subs	r0, r2, #0
 800f3ba:	d00b      	beq.n	800f3d4 <strncmp+0x20>
 800f3bc:	2400      	movs	r4, #0
 800f3be:	3a01      	subs	r2, #1
 800f3c0:	5d2b      	ldrb	r3, [r5, r4]
 800f3c2:	5d08      	ldrb	r0, [r1, r4]
 800f3c4:	4283      	cmp	r3, r0
 800f3c6:	d104      	bne.n	800f3d2 <strncmp+0x1e>
 800f3c8:	42a2      	cmp	r2, r4
 800f3ca:	d002      	beq.n	800f3d2 <strncmp+0x1e>
 800f3cc:	3401      	adds	r4, #1
 800f3ce:	2b00      	cmp	r3, #0
 800f3d0:	d1f6      	bne.n	800f3c0 <strncmp+0xc>
 800f3d2:	1a18      	subs	r0, r3, r0
 800f3d4:	bd30      	pop	{r4, r5, pc}
	...

0800f3d8 <_close_r>:
 800f3d8:	2300      	movs	r3, #0
 800f3da:	b570      	push	{r4, r5, r6, lr}
 800f3dc:	4d06      	ldr	r5, [pc, #24]	@ (800f3f8 <_close_r+0x20>)
 800f3de:	0004      	movs	r4, r0
 800f3e0:	0008      	movs	r0, r1
 800f3e2:	602b      	str	r3, [r5, #0]
 800f3e4:	f7f8 fd38 	bl	8007e58 <_close>
 800f3e8:	1c43      	adds	r3, r0, #1
 800f3ea:	d103      	bne.n	800f3f4 <_close_r+0x1c>
 800f3ec:	682b      	ldr	r3, [r5, #0]
 800f3ee:	2b00      	cmp	r3, #0
 800f3f0:	d000      	beq.n	800f3f4 <_close_r+0x1c>
 800f3f2:	6023      	str	r3, [r4, #0]
 800f3f4:	bd70      	pop	{r4, r5, r6, pc}
 800f3f6:	46c0      	nop			@ (mov r8, r8)
 800f3f8:	200065b0 	.word	0x200065b0

0800f3fc <_lseek_r>:
 800f3fc:	b570      	push	{r4, r5, r6, lr}
 800f3fe:	0004      	movs	r4, r0
 800f400:	0008      	movs	r0, r1
 800f402:	0011      	movs	r1, r2
 800f404:	001a      	movs	r2, r3
 800f406:	2300      	movs	r3, #0
 800f408:	4d05      	ldr	r5, [pc, #20]	@ (800f420 <_lseek_r+0x24>)
 800f40a:	602b      	str	r3, [r5, #0]
 800f40c:	f7f8 fd45 	bl	8007e9a <_lseek>
 800f410:	1c43      	adds	r3, r0, #1
 800f412:	d103      	bne.n	800f41c <_lseek_r+0x20>
 800f414:	682b      	ldr	r3, [r5, #0]
 800f416:	2b00      	cmp	r3, #0
 800f418:	d000      	beq.n	800f41c <_lseek_r+0x20>
 800f41a:	6023      	str	r3, [r4, #0]
 800f41c:	bd70      	pop	{r4, r5, r6, pc}
 800f41e:	46c0      	nop			@ (mov r8, r8)
 800f420:	200065b0 	.word	0x200065b0

0800f424 <_read_r>:
 800f424:	b570      	push	{r4, r5, r6, lr}
 800f426:	0004      	movs	r4, r0
 800f428:	0008      	movs	r0, r1
 800f42a:	0011      	movs	r1, r2
 800f42c:	001a      	movs	r2, r3
 800f42e:	2300      	movs	r3, #0
 800f430:	4d05      	ldr	r5, [pc, #20]	@ (800f448 <_read_r+0x24>)
 800f432:	602b      	str	r3, [r5, #0]
 800f434:	f7f8 fcd7 	bl	8007de6 <_read>
 800f438:	1c43      	adds	r3, r0, #1
 800f43a:	d103      	bne.n	800f444 <_read_r+0x20>
 800f43c:	682b      	ldr	r3, [r5, #0]
 800f43e:	2b00      	cmp	r3, #0
 800f440:	d000      	beq.n	800f444 <_read_r+0x20>
 800f442:	6023      	str	r3, [r4, #0]
 800f444:	bd70      	pop	{r4, r5, r6, pc}
 800f446:	46c0      	nop			@ (mov r8, r8)
 800f448:	200065b0 	.word	0x200065b0

0800f44c <_write_r>:
 800f44c:	b570      	push	{r4, r5, r6, lr}
 800f44e:	0004      	movs	r4, r0
 800f450:	0008      	movs	r0, r1
 800f452:	0011      	movs	r1, r2
 800f454:	001a      	movs	r2, r3
 800f456:	2300      	movs	r3, #0
 800f458:	4d05      	ldr	r5, [pc, #20]	@ (800f470 <_write_r+0x24>)
 800f45a:	602b      	str	r3, [r5, #0]
 800f45c:	f7f8 fce0 	bl	8007e20 <_write>
 800f460:	1c43      	adds	r3, r0, #1
 800f462:	d103      	bne.n	800f46c <_write_r+0x20>
 800f464:	682b      	ldr	r3, [r5, #0]
 800f466:	2b00      	cmp	r3, #0
 800f468:	d000      	beq.n	800f46c <_write_r+0x20>
 800f46a:	6023      	str	r3, [r4, #0]
 800f46c:	bd70      	pop	{r4, r5, r6, pc}
 800f46e:	46c0      	nop			@ (mov r8, r8)
 800f470:	200065b0 	.word	0x200065b0

0800f474 <__errno>:
 800f474:	4b01      	ldr	r3, [pc, #4]	@ (800f47c <__errno+0x8>)
 800f476:	6818      	ldr	r0, [r3, #0]
 800f478:	4770      	bx	lr
 800f47a:	46c0      	nop			@ (mov r8, r8)
 800f47c:	20004fbc 	.word	0x20004fbc

0800f480 <__libc_init_array>:
 800f480:	b570      	push	{r4, r5, r6, lr}
 800f482:	2600      	movs	r6, #0
 800f484:	4c0c      	ldr	r4, [pc, #48]	@ (800f4b8 <__libc_init_array+0x38>)
 800f486:	4d0d      	ldr	r5, [pc, #52]	@ (800f4bc <__libc_init_array+0x3c>)
 800f488:	1b64      	subs	r4, r4, r5
 800f48a:	10a4      	asrs	r4, r4, #2
 800f48c:	42a6      	cmp	r6, r4
 800f48e:	d109      	bne.n	800f4a4 <__libc_init_array+0x24>
 800f490:	2600      	movs	r6, #0
 800f492:	f002 fadb 	bl	8011a4c <_init>
 800f496:	4c0a      	ldr	r4, [pc, #40]	@ (800f4c0 <__libc_init_array+0x40>)
 800f498:	4d0a      	ldr	r5, [pc, #40]	@ (800f4c4 <__libc_init_array+0x44>)
 800f49a:	1b64      	subs	r4, r4, r5
 800f49c:	10a4      	asrs	r4, r4, #2
 800f49e:	42a6      	cmp	r6, r4
 800f4a0:	d105      	bne.n	800f4ae <__libc_init_array+0x2e>
 800f4a2:	bd70      	pop	{r4, r5, r6, pc}
 800f4a4:	00b3      	lsls	r3, r6, #2
 800f4a6:	58eb      	ldr	r3, [r5, r3]
 800f4a8:	4798      	blx	r3
 800f4aa:	3601      	adds	r6, #1
 800f4ac:	e7ee      	b.n	800f48c <__libc_init_array+0xc>
 800f4ae:	00b3      	lsls	r3, r6, #2
 800f4b0:	58eb      	ldr	r3, [r5, r3]
 800f4b2:	4798      	blx	r3
 800f4b4:	3601      	adds	r6, #1
 800f4b6:	e7f2      	b.n	800f49e <__libc_init_array+0x1e>
 800f4b8:	080129d8 	.word	0x080129d8
 800f4bc:	080129d8 	.word	0x080129d8
 800f4c0:	080129dc 	.word	0x080129dc
 800f4c4:	080129d8 	.word	0x080129d8

0800f4c8 <__retarget_lock_init_recursive>:
 800f4c8:	4770      	bx	lr

0800f4ca <__retarget_lock_acquire_recursive>:
 800f4ca:	4770      	bx	lr

0800f4cc <__retarget_lock_release_recursive>:
 800f4cc:	4770      	bx	lr

0800f4ce <memcpy>:
 800f4ce:	2300      	movs	r3, #0
 800f4d0:	b510      	push	{r4, lr}
 800f4d2:	429a      	cmp	r2, r3
 800f4d4:	d100      	bne.n	800f4d8 <memcpy+0xa>
 800f4d6:	bd10      	pop	{r4, pc}
 800f4d8:	5ccc      	ldrb	r4, [r1, r3]
 800f4da:	54c4      	strb	r4, [r0, r3]
 800f4dc:	3301      	adds	r3, #1
 800f4de:	e7f8      	b.n	800f4d2 <memcpy+0x4>

0800f4e0 <nan>:
 800f4e0:	2000      	movs	r0, #0
 800f4e2:	4901      	ldr	r1, [pc, #4]	@ (800f4e8 <nan+0x8>)
 800f4e4:	4770      	bx	lr
 800f4e6:	46c0      	nop			@ (mov r8, r8)
 800f4e8:	7ff80000 	.word	0x7ff80000

0800f4ec <_free_r>:
 800f4ec:	b570      	push	{r4, r5, r6, lr}
 800f4ee:	0005      	movs	r5, r0
 800f4f0:	1e0c      	subs	r4, r1, #0
 800f4f2:	d010      	beq.n	800f516 <_free_r+0x2a>
 800f4f4:	3c04      	subs	r4, #4
 800f4f6:	6823      	ldr	r3, [r4, #0]
 800f4f8:	2b00      	cmp	r3, #0
 800f4fa:	da00      	bge.n	800f4fe <_free_r+0x12>
 800f4fc:	18e4      	adds	r4, r4, r3
 800f4fe:	0028      	movs	r0, r5
 800f500:	f000 fc4c 	bl	800fd9c <__malloc_lock>
 800f504:	4a1d      	ldr	r2, [pc, #116]	@ (800f57c <_free_r+0x90>)
 800f506:	6813      	ldr	r3, [r2, #0]
 800f508:	2b00      	cmp	r3, #0
 800f50a:	d105      	bne.n	800f518 <_free_r+0x2c>
 800f50c:	6063      	str	r3, [r4, #4]
 800f50e:	6014      	str	r4, [r2, #0]
 800f510:	0028      	movs	r0, r5
 800f512:	f000 fc4b 	bl	800fdac <__malloc_unlock>
 800f516:	bd70      	pop	{r4, r5, r6, pc}
 800f518:	42a3      	cmp	r3, r4
 800f51a:	d908      	bls.n	800f52e <_free_r+0x42>
 800f51c:	6820      	ldr	r0, [r4, #0]
 800f51e:	1821      	adds	r1, r4, r0
 800f520:	428b      	cmp	r3, r1
 800f522:	d1f3      	bne.n	800f50c <_free_r+0x20>
 800f524:	6819      	ldr	r1, [r3, #0]
 800f526:	685b      	ldr	r3, [r3, #4]
 800f528:	1809      	adds	r1, r1, r0
 800f52a:	6021      	str	r1, [r4, #0]
 800f52c:	e7ee      	b.n	800f50c <_free_r+0x20>
 800f52e:	001a      	movs	r2, r3
 800f530:	685b      	ldr	r3, [r3, #4]
 800f532:	2b00      	cmp	r3, #0
 800f534:	d001      	beq.n	800f53a <_free_r+0x4e>
 800f536:	42a3      	cmp	r3, r4
 800f538:	d9f9      	bls.n	800f52e <_free_r+0x42>
 800f53a:	6811      	ldr	r1, [r2, #0]
 800f53c:	1850      	adds	r0, r2, r1
 800f53e:	42a0      	cmp	r0, r4
 800f540:	d10b      	bne.n	800f55a <_free_r+0x6e>
 800f542:	6820      	ldr	r0, [r4, #0]
 800f544:	1809      	adds	r1, r1, r0
 800f546:	1850      	adds	r0, r2, r1
 800f548:	6011      	str	r1, [r2, #0]
 800f54a:	4283      	cmp	r3, r0
 800f54c:	d1e0      	bne.n	800f510 <_free_r+0x24>
 800f54e:	6818      	ldr	r0, [r3, #0]
 800f550:	685b      	ldr	r3, [r3, #4]
 800f552:	1841      	adds	r1, r0, r1
 800f554:	6011      	str	r1, [r2, #0]
 800f556:	6053      	str	r3, [r2, #4]
 800f558:	e7da      	b.n	800f510 <_free_r+0x24>
 800f55a:	42a0      	cmp	r0, r4
 800f55c:	d902      	bls.n	800f564 <_free_r+0x78>
 800f55e:	230c      	movs	r3, #12
 800f560:	602b      	str	r3, [r5, #0]
 800f562:	e7d5      	b.n	800f510 <_free_r+0x24>
 800f564:	6820      	ldr	r0, [r4, #0]
 800f566:	1821      	adds	r1, r4, r0
 800f568:	428b      	cmp	r3, r1
 800f56a:	d103      	bne.n	800f574 <_free_r+0x88>
 800f56c:	6819      	ldr	r1, [r3, #0]
 800f56e:	685b      	ldr	r3, [r3, #4]
 800f570:	1809      	adds	r1, r1, r0
 800f572:	6021      	str	r1, [r4, #0]
 800f574:	6063      	str	r3, [r4, #4]
 800f576:	6054      	str	r4, [r2, #4]
 800f578:	e7ca      	b.n	800f510 <_free_r+0x24>
 800f57a:	46c0      	nop			@ (mov r8, r8)
 800f57c:	200065bc 	.word	0x200065bc

0800f580 <rshift>:
 800f580:	0002      	movs	r2, r0
 800f582:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f584:	6904      	ldr	r4, [r0, #16]
 800f586:	b085      	sub	sp, #20
 800f588:	3214      	adds	r2, #20
 800f58a:	114b      	asrs	r3, r1, #5
 800f58c:	0016      	movs	r6, r2
 800f58e:	9302      	str	r3, [sp, #8]
 800f590:	429c      	cmp	r4, r3
 800f592:	dd31      	ble.n	800f5f8 <rshift+0x78>
 800f594:	261f      	movs	r6, #31
 800f596:	000f      	movs	r7, r1
 800f598:	009b      	lsls	r3, r3, #2
 800f59a:	00a5      	lsls	r5, r4, #2
 800f59c:	18d3      	adds	r3, r2, r3
 800f59e:	4037      	ands	r7, r6
 800f5a0:	1955      	adds	r5, r2, r5
 800f5a2:	9300      	str	r3, [sp, #0]
 800f5a4:	9701      	str	r7, [sp, #4]
 800f5a6:	4231      	tst	r1, r6
 800f5a8:	d10d      	bne.n	800f5c6 <rshift+0x46>
 800f5aa:	0016      	movs	r6, r2
 800f5ac:	0019      	movs	r1, r3
 800f5ae:	428d      	cmp	r5, r1
 800f5b0:	d836      	bhi.n	800f620 <rshift+0xa0>
 800f5b2:	9b00      	ldr	r3, [sp, #0]
 800f5b4:	2600      	movs	r6, #0
 800f5b6:	3b03      	subs	r3, #3
 800f5b8:	429d      	cmp	r5, r3
 800f5ba:	d302      	bcc.n	800f5c2 <rshift+0x42>
 800f5bc:	9b02      	ldr	r3, [sp, #8]
 800f5be:	1ae4      	subs	r4, r4, r3
 800f5c0:	00a6      	lsls	r6, r4, #2
 800f5c2:	1996      	adds	r6, r2, r6
 800f5c4:	e018      	b.n	800f5f8 <rshift+0x78>
 800f5c6:	2120      	movs	r1, #32
 800f5c8:	9e01      	ldr	r6, [sp, #4]
 800f5ca:	9f01      	ldr	r7, [sp, #4]
 800f5cc:	1b89      	subs	r1, r1, r6
 800f5ce:	9e00      	ldr	r6, [sp, #0]
 800f5d0:	9103      	str	r1, [sp, #12]
 800f5d2:	ce02      	ldmia	r6!, {r1}
 800f5d4:	4694      	mov	ip, r2
 800f5d6:	40f9      	lsrs	r1, r7
 800f5d8:	42b5      	cmp	r5, r6
 800f5da:	d816      	bhi.n	800f60a <rshift+0x8a>
 800f5dc:	9b00      	ldr	r3, [sp, #0]
 800f5de:	2600      	movs	r6, #0
 800f5e0:	3301      	adds	r3, #1
 800f5e2:	429d      	cmp	r5, r3
 800f5e4:	d303      	bcc.n	800f5ee <rshift+0x6e>
 800f5e6:	9b02      	ldr	r3, [sp, #8]
 800f5e8:	1ae4      	subs	r4, r4, r3
 800f5ea:	00a6      	lsls	r6, r4, #2
 800f5ec:	3e04      	subs	r6, #4
 800f5ee:	1996      	adds	r6, r2, r6
 800f5f0:	6031      	str	r1, [r6, #0]
 800f5f2:	2900      	cmp	r1, #0
 800f5f4:	d000      	beq.n	800f5f8 <rshift+0x78>
 800f5f6:	3604      	adds	r6, #4
 800f5f8:	1ab1      	subs	r1, r6, r2
 800f5fa:	1089      	asrs	r1, r1, #2
 800f5fc:	6101      	str	r1, [r0, #16]
 800f5fe:	4296      	cmp	r6, r2
 800f600:	d101      	bne.n	800f606 <rshift+0x86>
 800f602:	2300      	movs	r3, #0
 800f604:	6143      	str	r3, [r0, #20]
 800f606:	b005      	add	sp, #20
 800f608:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f60a:	6837      	ldr	r7, [r6, #0]
 800f60c:	9b03      	ldr	r3, [sp, #12]
 800f60e:	409f      	lsls	r7, r3
 800f610:	430f      	orrs	r7, r1
 800f612:	4661      	mov	r1, ip
 800f614:	c180      	stmia	r1!, {r7}
 800f616:	468c      	mov	ip, r1
 800f618:	9b01      	ldr	r3, [sp, #4]
 800f61a:	ce02      	ldmia	r6!, {r1}
 800f61c:	40d9      	lsrs	r1, r3
 800f61e:	e7db      	b.n	800f5d8 <rshift+0x58>
 800f620:	c980      	ldmia	r1!, {r7}
 800f622:	c680      	stmia	r6!, {r7}
 800f624:	e7c3      	b.n	800f5ae <rshift+0x2e>

0800f626 <__hexdig_fun>:
 800f626:	0002      	movs	r2, r0
 800f628:	3a30      	subs	r2, #48	@ 0x30
 800f62a:	0003      	movs	r3, r0
 800f62c:	2a09      	cmp	r2, #9
 800f62e:	d802      	bhi.n	800f636 <__hexdig_fun+0x10>
 800f630:	3b20      	subs	r3, #32
 800f632:	b2d8      	uxtb	r0, r3
 800f634:	4770      	bx	lr
 800f636:	0002      	movs	r2, r0
 800f638:	3a61      	subs	r2, #97	@ 0x61
 800f63a:	2a05      	cmp	r2, #5
 800f63c:	d801      	bhi.n	800f642 <__hexdig_fun+0x1c>
 800f63e:	3b47      	subs	r3, #71	@ 0x47
 800f640:	e7f7      	b.n	800f632 <__hexdig_fun+0xc>
 800f642:	001a      	movs	r2, r3
 800f644:	3a41      	subs	r2, #65	@ 0x41
 800f646:	2000      	movs	r0, #0
 800f648:	2a05      	cmp	r2, #5
 800f64a:	d8f3      	bhi.n	800f634 <__hexdig_fun+0xe>
 800f64c:	3b27      	subs	r3, #39	@ 0x27
 800f64e:	e7f0      	b.n	800f632 <__hexdig_fun+0xc>

0800f650 <__gethex>:
 800f650:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f652:	b089      	sub	sp, #36	@ 0x24
 800f654:	9307      	str	r3, [sp, #28]
 800f656:	680b      	ldr	r3, [r1, #0]
 800f658:	9201      	str	r2, [sp, #4]
 800f65a:	9003      	str	r0, [sp, #12]
 800f65c:	9106      	str	r1, [sp, #24]
 800f65e:	1c9a      	adds	r2, r3, #2
 800f660:	0011      	movs	r1, r2
 800f662:	3201      	adds	r2, #1
 800f664:	1e50      	subs	r0, r2, #1
 800f666:	7800      	ldrb	r0, [r0, #0]
 800f668:	2830      	cmp	r0, #48	@ 0x30
 800f66a:	d0f9      	beq.n	800f660 <__gethex+0x10>
 800f66c:	1acb      	subs	r3, r1, r3
 800f66e:	3b02      	subs	r3, #2
 800f670:	9305      	str	r3, [sp, #20]
 800f672:	9100      	str	r1, [sp, #0]
 800f674:	f7ff ffd7 	bl	800f626 <__hexdig_fun>
 800f678:	2300      	movs	r3, #0
 800f67a:	001d      	movs	r5, r3
 800f67c:	9302      	str	r3, [sp, #8]
 800f67e:	4298      	cmp	r0, r3
 800f680:	d11e      	bne.n	800f6c0 <__gethex+0x70>
 800f682:	2201      	movs	r2, #1
 800f684:	49a6      	ldr	r1, [pc, #664]	@ (800f920 <__gethex+0x2d0>)
 800f686:	9800      	ldr	r0, [sp, #0]
 800f688:	f7ff fe94 	bl	800f3b4 <strncmp>
 800f68c:	0007      	movs	r7, r0
 800f68e:	42a8      	cmp	r0, r5
 800f690:	d000      	beq.n	800f694 <__gethex+0x44>
 800f692:	e06a      	b.n	800f76a <__gethex+0x11a>
 800f694:	9b00      	ldr	r3, [sp, #0]
 800f696:	7858      	ldrb	r0, [r3, #1]
 800f698:	1c5c      	adds	r4, r3, #1
 800f69a:	f7ff ffc4 	bl	800f626 <__hexdig_fun>
 800f69e:	2301      	movs	r3, #1
 800f6a0:	9302      	str	r3, [sp, #8]
 800f6a2:	42a8      	cmp	r0, r5
 800f6a4:	d02f      	beq.n	800f706 <__gethex+0xb6>
 800f6a6:	9400      	str	r4, [sp, #0]
 800f6a8:	9b00      	ldr	r3, [sp, #0]
 800f6aa:	7818      	ldrb	r0, [r3, #0]
 800f6ac:	2830      	cmp	r0, #48	@ 0x30
 800f6ae:	d009      	beq.n	800f6c4 <__gethex+0x74>
 800f6b0:	f7ff ffb9 	bl	800f626 <__hexdig_fun>
 800f6b4:	4242      	negs	r2, r0
 800f6b6:	4142      	adcs	r2, r0
 800f6b8:	2301      	movs	r3, #1
 800f6ba:	0025      	movs	r5, r4
 800f6bc:	9202      	str	r2, [sp, #8]
 800f6be:	9305      	str	r3, [sp, #20]
 800f6c0:	9c00      	ldr	r4, [sp, #0]
 800f6c2:	e004      	b.n	800f6ce <__gethex+0x7e>
 800f6c4:	9b00      	ldr	r3, [sp, #0]
 800f6c6:	3301      	adds	r3, #1
 800f6c8:	9300      	str	r3, [sp, #0]
 800f6ca:	e7ed      	b.n	800f6a8 <__gethex+0x58>
 800f6cc:	3401      	adds	r4, #1
 800f6ce:	7820      	ldrb	r0, [r4, #0]
 800f6d0:	f7ff ffa9 	bl	800f626 <__hexdig_fun>
 800f6d4:	1e07      	subs	r7, r0, #0
 800f6d6:	d1f9      	bne.n	800f6cc <__gethex+0x7c>
 800f6d8:	2201      	movs	r2, #1
 800f6da:	0020      	movs	r0, r4
 800f6dc:	4990      	ldr	r1, [pc, #576]	@ (800f920 <__gethex+0x2d0>)
 800f6de:	f7ff fe69 	bl	800f3b4 <strncmp>
 800f6e2:	2800      	cmp	r0, #0
 800f6e4:	d10d      	bne.n	800f702 <__gethex+0xb2>
 800f6e6:	2d00      	cmp	r5, #0
 800f6e8:	d106      	bne.n	800f6f8 <__gethex+0xa8>
 800f6ea:	3401      	adds	r4, #1
 800f6ec:	0025      	movs	r5, r4
 800f6ee:	7820      	ldrb	r0, [r4, #0]
 800f6f0:	f7ff ff99 	bl	800f626 <__hexdig_fun>
 800f6f4:	2800      	cmp	r0, #0
 800f6f6:	d102      	bne.n	800f6fe <__gethex+0xae>
 800f6f8:	1b2d      	subs	r5, r5, r4
 800f6fa:	00af      	lsls	r7, r5, #2
 800f6fc:	e003      	b.n	800f706 <__gethex+0xb6>
 800f6fe:	3401      	adds	r4, #1
 800f700:	e7f5      	b.n	800f6ee <__gethex+0x9e>
 800f702:	2d00      	cmp	r5, #0
 800f704:	d1f8      	bne.n	800f6f8 <__gethex+0xa8>
 800f706:	2220      	movs	r2, #32
 800f708:	7823      	ldrb	r3, [r4, #0]
 800f70a:	0026      	movs	r6, r4
 800f70c:	4393      	bics	r3, r2
 800f70e:	2b50      	cmp	r3, #80	@ 0x50
 800f710:	d11d      	bne.n	800f74e <__gethex+0xfe>
 800f712:	7863      	ldrb	r3, [r4, #1]
 800f714:	2b2b      	cmp	r3, #43	@ 0x2b
 800f716:	d02d      	beq.n	800f774 <__gethex+0x124>
 800f718:	2b2d      	cmp	r3, #45	@ 0x2d
 800f71a:	d02f      	beq.n	800f77c <__gethex+0x12c>
 800f71c:	2300      	movs	r3, #0
 800f71e:	1c66      	adds	r6, r4, #1
 800f720:	9304      	str	r3, [sp, #16]
 800f722:	7830      	ldrb	r0, [r6, #0]
 800f724:	f7ff ff7f 	bl	800f626 <__hexdig_fun>
 800f728:	1e43      	subs	r3, r0, #1
 800f72a:	b2db      	uxtb	r3, r3
 800f72c:	0005      	movs	r5, r0
 800f72e:	2b18      	cmp	r3, #24
 800f730:	d82a      	bhi.n	800f788 <__gethex+0x138>
 800f732:	7870      	ldrb	r0, [r6, #1]
 800f734:	f7ff ff77 	bl	800f626 <__hexdig_fun>
 800f738:	1e43      	subs	r3, r0, #1
 800f73a:	b2db      	uxtb	r3, r3
 800f73c:	3601      	adds	r6, #1
 800f73e:	3d10      	subs	r5, #16
 800f740:	2b18      	cmp	r3, #24
 800f742:	d91d      	bls.n	800f780 <__gethex+0x130>
 800f744:	9b04      	ldr	r3, [sp, #16]
 800f746:	2b00      	cmp	r3, #0
 800f748:	d000      	beq.n	800f74c <__gethex+0xfc>
 800f74a:	426d      	negs	r5, r5
 800f74c:	197f      	adds	r7, r7, r5
 800f74e:	9b06      	ldr	r3, [sp, #24]
 800f750:	601e      	str	r6, [r3, #0]
 800f752:	9b02      	ldr	r3, [sp, #8]
 800f754:	2b00      	cmp	r3, #0
 800f756:	d019      	beq.n	800f78c <__gethex+0x13c>
 800f758:	9b05      	ldr	r3, [sp, #20]
 800f75a:	2606      	movs	r6, #6
 800f75c:	425a      	negs	r2, r3
 800f75e:	4153      	adcs	r3, r2
 800f760:	425b      	negs	r3, r3
 800f762:	401e      	ands	r6, r3
 800f764:	0030      	movs	r0, r6
 800f766:	b009      	add	sp, #36	@ 0x24
 800f768:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f76a:	2301      	movs	r3, #1
 800f76c:	2700      	movs	r7, #0
 800f76e:	9c00      	ldr	r4, [sp, #0]
 800f770:	9302      	str	r3, [sp, #8]
 800f772:	e7c8      	b.n	800f706 <__gethex+0xb6>
 800f774:	2300      	movs	r3, #0
 800f776:	9304      	str	r3, [sp, #16]
 800f778:	1ca6      	adds	r6, r4, #2
 800f77a:	e7d2      	b.n	800f722 <__gethex+0xd2>
 800f77c:	2301      	movs	r3, #1
 800f77e:	e7fa      	b.n	800f776 <__gethex+0x126>
 800f780:	230a      	movs	r3, #10
 800f782:	435d      	muls	r5, r3
 800f784:	182d      	adds	r5, r5, r0
 800f786:	e7d4      	b.n	800f732 <__gethex+0xe2>
 800f788:	0026      	movs	r6, r4
 800f78a:	e7e0      	b.n	800f74e <__gethex+0xfe>
 800f78c:	9b00      	ldr	r3, [sp, #0]
 800f78e:	9902      	ldr	r1, [sp, #8]
 800f790:	1ae3      	subs	r3, r4, r3
 800f792:	3b01      	subs	r3, #1
 800f794:	2b07      	cmp	r3, #7
 800f796:	dc0a      	bgt.n	800f7ae <__gethex+0x15e>
 800f798:	9803      	ldr	r0, [sp, #12]
 800f79a:	f000 fb0f 	bl	800fdbc <_Balloc>
 800f79e:	1e05      	subs	r5, r0, #0
 800f7a0:	d108      	bne.n	800f7b4 <__gethex+0x164>
 800f7a2:	002a      	movs	r2, r5
 800f7a4:	21e4      	movs	r1, #228	@ 0xe4
 800f7a6:	4b5f      	ldr	r3, [pc, #380]	@ (800f924 <__gethex+0x2d4>)
 800f7a8:	485f      	ldr	r0, [pc, #380]	@ (800f928 <__gethex+0x2d8>)
 800f7aa:	f001 fd83 	bl	80112b4 <__assert_func>
 800f7ae:	3101      	adds	r1, #1
 800f7b0:	105b      	asrs	r3, r3, #1
 800f7b2:	e7ef      	b.n	800f794 <__gethex+0x144>
 800f7b4:	0003      	movs	r3, r0
 800f7b6:	3314      	adds	r3, #20
 800f7b8:	9302      	str	r3, [sp, #8]
 800f7ba:	9305      	str	r3, [sp, #20]
 800f7bc:	2300      	movs	r3, #0
 800f7be:	001e      	movs	r6, r3
 800f7c0:	9304      	str	r3, [sp, #16]
 800f7c2:	9b00      	ldr	r3, [sp, #0]
 800f7c4:	42a3      	cmp	r3, r4
 800f7c6:	d338      	bcc.n	800f83a <__gethex+0x1ea>
 800f7c8:	9c05      	ldr	r4, [sp, #20]
 800f7ca:	9b02      	ldr	r3, [sp, #8]
 800f7cc:	c440      	stmia	r4!, {r6}
 800f7ce:	1ae4      	subs	r4, r4, r3
 800f7d0:	10a4      	asrs	r4, r4, #2
 800f7d2:	0030      	movs	r0, r6
 800f7d4:	612c      	str	r4, [r5, #16]
 800f7d6:	f000 fbe9 	bl	800ffac <__hi0bits>
 800f7da:	9b01      	ldr	r3, [sp, #4]
 800f7dc:	0164      	lsls	r4, r4, #5
 800f7de:	681b      	ldr	r3, [r3, #0]
 800f7e0:	1a26      	subs	r6, r4, r0
 800f7e2:	9300      	str	r3, [sp, #0]
 800f7e4:	429e      	cmp	r6, r3
 800f7e6:	dd52      	ble.n	800f88e <__gethex+0x23e>
 800f7e8:	1af6      	subs	r6, r6, r3
 800f7ea:	0031      	movs	r1, r6
 800f7ec:	0028      	movs	r0, r5
 800f7ee:	f000 ff8c 	bl	801070a <__any_on>
 800f7f2:	1e04      	subs	r4, r0, #0
 800f7f4:	d00f      	beq.n	800f816 <__gethex+0x1c6>
 800f7f6:	2401      	movs	r4, #1
 800f7f8:	231f      	movs	r3, #31
 800f7fa:	0020      	movs	r0, r4
 800f7fc:	1e72      	subs	r2, r6, #1
 800f7fe:	4013      	ands	r3, r2
 800f800:	4098      	lsls	r0, r3
 800f802:	0003      	movs	r3, r0
 800f804:	1151      	asrs	r1, r2, #5
 800f806:	9802      	ldr	r0, [sp, #8]
 800f808:	0089      	lsls	r1, r1, #2
 800f80a:	5809      	ldr	r1, [r1, r0]
 800f80c:	4219      	tst	r1, r3
 800f80e:	d002      	beq.n	800f816 <__gethex+0x1c6>
 800f810:	42a2      	cmp	r2, r4
 800f812:	dc34      	bgt.n	800f87e <__gethex+0x22e>
 800f814:	2402      	movs	r4, #2
 800f816:	0031      	movs	r1, r6
 800f818:	0028      	movs	r0, r5
 800f81a:	f7ff feb1 	bl	800f580 <rshift>
 800f81e:	19bf      	adds	r7, r7, r6
 800f820:	9b01      	ldr	r3, [sp, #4]
 800f822:	689b      	ldr	r3, [r3, #8]
 800f824:	42bb      	cmp	r3, r7
 800f826:	da42      	bge.n	800f8ae <__gethex+0x25e>
 800f828:	0029      	movs	r1, r5
 800f82a:	9803      	ldr	r0, [sp, #12]
 800f82c:	f000 fb0a 	bl	800fe44 <_Bfree>
 800f830:	2300      	movs	r3, #0
 800f832:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f834:	26a3      	movs	r6, #163	@ 0xa3
 800f836:	6013      	str	r3, [r2, #0]
 800f838:	e794      	b.n	800f764 <__gethex+0x114>
 800f83a:	3c01      	subs	r4, #1
 800f83c:	7823      	ldrb	r3, [r4, #0]
 800f83e:	2b2e      	cmp	r3, #46	@ 0x2e
 800f840:	d012      	beq.n	800f868 <__gethex+0x218>
 800f842:	9b04      	ldr	r3, [sp, #16]
 800f844:	2b20      	cmp	r3, #32
 800f846:	d104      	bne.n	800f852 <__gethex+0x202>
 800f848:	9b05      	ldr	r3, [sp, #20]
 800f84a:	c340      	stmia	r3!, {r6}
 800f84c:	2600      	movs	r6, #0
 800f84e:	9305      	str	r3, [sp, #20]
 800f850:	9604      	str	r6, [sp, #16]
 800f852:	7820      	ldrb	r0, [r4, #0]
 800f854:	f7ff fee7 	bl	800f626 <__hexdig_fun>
 800f858:	230f      	movs	r3, #15
 800f85a:	4018      	ands	r0, r3
 800f85c:	9b04      	ldr	r3, [sp, #16]
 800f85e:	4098      	lsls	r0, r3
 800f860:	3304      	adds	r3, #4
 800f862:	4306      	orrs	r6, r0
 800f864:	9304      	str	r3, [sp, #16]
 800f866:	e7ac      	b.n	800f7c2 <__gethex+0x172>
 800f868:	9b00      	ldr	r3, [sp, #0]
 800f86a:	42a3      	cmp	r3, r4
 800f86c:	d8e9      	bhi.n	800f842 <__gethex+0x1f2>
 800f86e:	2201      	movs	r2, #1
 800f870:	0020      	movs	r0, r4
 800f872:	492b      	ldr	r1, [pc, #172]	@ (800f920 <__gethex+0x2d0>)
 800f874:	f7ff fd9e 	bl	800f3b4 <strncmp>
 800f878:	2800      	cmp	r0, #0
 800f87a:	d1e2      	bne.n	800f842 <__gethex+0x1f2>
 800f87c:	e7a1      	b.n	800f7c2 <__gethex+0x172>
 800f87e:	0028      	movs	r0, r5
 800f880:	1eb1      	subs	r1, r6, #2
 800f882:	f000 ff42 	bl	801070a <__any_on>
 800f886:	2800      	cmp	r0, #0
 800f888:	d0c4      	beq.n	800f814 <__gethex+0x1c4>
 800f88a:	2403      	movs	r4, #3
 800f88c:	e7c3      	b.n	800f816 <__gethex+0x1c6>
 800f88e:	9b00      	ldr	r3, [sp, #0]
 800f890:	2400      	movs	r4, #0
 800f892:	429e      	cmp	r6, r3
 800f894:	dac4      	bge.n	800f820 <__gethex+0x1d0>
 800f896:	1b9e      	subs	r6, r3, r6
 800f898:	0029      	movs	r1, r5
 800f89a:	0032      	movs	r2, r6
 800f89c:	9803      	ldr	r0, [sp, #12]
 800f89e:	f000 fcfb 	bl	8010298 <__lshift>
 800f8a2:	0003      	movs	r3, r0
 800f8a4:	3314      	adds	r3, #20
 800f8a6:	0005      	movs	r5, r0
 800f8a8:	1bbf      	subs	r7, r7, r6
 800f8aa:	9302      	str	r3, [sp, #8]
 800f8ac:	e7b8      	b.n	800f820 <__gethex+0x1d0>
 800f8ae:	9b01      	ldr	r3, [sp, #4]
 800f8b0:	685e      	ldr	r6, [r3, #4]
 800f8b2:	42be      	cmp	r6, r7
 800f8b4:	dd6f      	ble.n	800f996 <__gethex+0x346>
 800f8b6:	9b00      	ldr	r3, [sp, #0]
 800f8b8:	1bf6      	subs	r6, r6, r7
 800f8ba:	42b3      	cmp	r3, r6
 800f8bc:	dc36      	bgt.n	800f92c <__gethex+0x2dc>
 800f8be:	9b01      	ldr	r3, [sp, #4]
 800f8c0:	68db      	ldr	r3, [r3, #12]
 800f8c2:	2b02      	cmp	r3, #2
 800f8c4:	d024      	beq.n	800f910 <__gethex+0x2c0>
 800f8c6:	2b03      	cmp	r3, #3
 800f8c8:	d026      	beq.n	800f918 <__gethex+0x2c8>
 800f8ca:	2b01      	cmp	r3, #1
 800f8cc:	d117      	bne.n	800f8fe <__gethex+0x2ae>
 800f8ce:	9b00      	ldr	r3, [sp, #0]
 800f8d0:	42b3      	cmp	r3, r6
 800f8d2:	d114      	bne.n	800f8fe <__gethex+0x2ae>
 800f8d4:	2b01      	cmp	r3, #1
 800f8d6:	d10b      	bne.n	800f8f0 <__gethex+0x2a0>
 800f8d8:	9b01      	ldr	r3, [sp, #4]
 800f8da:	9a07      	ldr	r2, [sp, #28]
 800f8dc:	685b      	ldr	r3, [r3, #4]
 800f8de:	2662      	movs	r6, #98	@ 0x62
 800f8e0:	6013      	str	r3, [r2, #0]
 800f8e2:	2301      	movs	r3, #1
 800f8e4:	9a02      	ldr	r2, [sp, #8]
 800f8e6:	612b      	str	r3, [r5, #16]
 800f8e8:	6013      	str	r3, [r2, #0]
 800f8ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f8ec:	601d      	str	r5, [r3, #0]
 800f8ee:	e739      	b.n	800f764 <__gethex+0x114>
 800f8f0:	9900      	ldr	r1, [sp, #0]
 800f8f2:	0028      	movs	r0, r5
 800f8f4:	3901      	subs	r1, #1
 800f8f6:	f000 ff08 	bl	801070a <__any_on>
 800f8fa:	2800      	cmp	r0, #0
 800f8fc:	d1ec      	bne.n	800f8d8 <__gethex+0x288>
 800f8fe:	0029      	movs	r1, r5
 800f900:	9803      	ldr	r0, [sp, #12]
 800f902:	f000 fa9f 	bl	800fe44 <_Bfree>
 800f906:	2300      	movs	r3, #0
 800f908:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f90a:	2650      	movs	r6, #80	@ 0x50
 800f90c:	6013      	str	r3, [r2, #0]
 800f90e:	e729      	b.n	800f764 <__gethex+0x114>
 800f910:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f912:	2b00      	cmp	r3, #0
 800f914:	d1f3      	bne.n	800f8fe <__gethex+0x2ae>
 800f916:	e7df      	b.n	800f8d8 <__gethex+0x288>
 800f918:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f91a:	2b00      	cmp	r3, #0
 800f91c:	d1dc      	bne.n	800f8d8 <__gethex+0x288>
 800f91e:	e7ee      	b.n	800f8fe <__gethex+0x2ae>
 800f920:	08012608 	.word	0x08012608
 800f924:	08012771 	.word	0x08012771
 800f928:	08012782 	.word	0x08012782
 800f92c:	1e77      	subs	r7, r6, #1
 800f92e:	2c00      	cmp	r4, #0
 800f930:	d12f      	bne.n	800f992 <__gethex+0x342>
 800f932:	2f00      	cmp	r7, #0
 800f934:	d004      	beq.n	800f940 <__gethex+0x2f0>
 800f936:	0039      	movs	r1, r7
 800f938:	0028      	movs	r0, r5
 800f93a:	f000 fee6 	bl	801070a <__any_on>
 800f93e:	0004      	movs	r4, r0
 800f940:	231f      	movs	r3, #31
 800f942:	117a      	asrs	r2, r7, #5
 800f944:	401f      	ands	r7, r3
 800f946:	3b1e      	subs	r3, #30
 800f948:	40bb      	lsls	r3, r7
 800f94a:	9902      	ldr	r1, [sp, #8]
 800f94c:	0092      	lsls	r2, r2, #2
 800f94e:	5852      	ldr	r2, [r2, r1]
 800f950:	421a      	tst	r2, r3
 800f952:	d001      	beq.n	800f958 <__gethex+0x308>
 800f954:	2302      	movs	r3, #2
 800f956:	431c      	orrs	r4, r3
 800f958:	9b00      	ldr	r3, [sp, #0]
 800f95a:	0031      	movs	r1, r6
 800f95c:	1b9b      	subs	r3, r3, r6
 800f95e:	2602      	movs	r6, #2
 800f960:	0028      	movs	r0, r5
 800f962:	9300      	str	r3, [sp, #0]
 800f964:	f7ff fe0c 	bl	800f580 <rshift>
 800f968:	9b01      	ldr	r3, [sp, #4]
 800f96a:	685f      	ldr	r7, [r3, #4]
 800f96c:	2c00      	cmp	r4, #0
 800f96e:	d03f      	beq.n	800f9f0 <__gethex+0x3a0>
 800f970:	9b01      	ldr	r3, [sp, #4]
 800f972:	68db      	ldr	r3, [r3, #12]
 800f974:	2b02      	cmp	r3, #2
 800f976:	d010      	beq.n	800f99a <__gethex+0x34a>
 800f978:	2b03      	cmp	r3, #3
 800f97a:	d012      	beq.n	800f9a2 <__gethex+0x352>
 800f97c:	2b01      	cmp	r3, #1
 800f97e:	d106      	bne.n	800f98e <__gethex+0x33e>
 800f980:	07a2      	lsls	r2, r4, #30
 800f982:	d504      	bpl.n	800f98e <__gethex+0x33e>
 800f984:	9a02      	ldr	r2, [sp, #8]
 800f986:	6812      	ldr	r2, [r2, #0]
 800f988:	4314      	orrs	r4, r2
 800f98a:	421c      	tst	r4, r3
 800f98c:	d10c      	bne.n	800f9a8 <__gethex+0x358>
 800f98e:	2310      	movs	r3, #16
 800f990:	e02d      	b.n	800f9ee <__gethex+0x39e>
 800f992:	2401      	movs	r4, #1
 800f994:	e7d4      	b.n	800f940 <__gethex+0x2f0>
 800f996:	2601      	movs	r6, #1
 800f998:	e7e8      	b.n	800f96c <__gethex+0x31c>
 800f99a:	2301      	movs	r3, #1
 800f99c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800f99e:	1a9b      	subs	r3, r3, r2
 800f9a0:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f9a2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f9a4:	2b00      	cmp	r3, #0
 800f9a6:	d0f2      	beq.n	800f98e <__gethex+0x33e>
 800f9a8:	692b      	ldr	r3, [r5, #16]
 800f9aa:	2000      	movs	r0, #0
 800f9ac:	9302      	str	r3, [sp, #8]
 800f9ae:	009b      	lsls	r3, r3, #2
 800f9b0:	9304      	str	r3, [sp, #16]
 800f9b2:	002b      	movs	r3, r5
 800f9b4:	9a04      	ldr	r2, [sp, #16]
 800f9b6:	3314      	adds	r3, #20
 800f9b8:	1899      	adds	r1, r3, r2
 800f9ba:	681a      	ldr	r2, [r3, #0]
 800f9bc:	1c54      	adds	r4, r2, #1
 800f9be:	d01c      	beq.n	800f9fa <__gethex+0x3aa>
 800f9c0:	3201      	adds	r2, #1
 800f9c2:	601a      	str	r2, [r3, #0]
 800f9c4:	002b      	movs	r3, r5
 800f9c6:	3314      	adds	r3, #20
 800f9c8:	2e02      	cmp	r6, #2
 800f9ca:	d13f      	bne.n	800fa4c <__gethex+0x3fc>
 800f9cc:	9a01      	ldr	r2, [sp, #4]
 800f9ce:	9900      	ldr	r1, [sp, #0]
 800f9d0:	6812      	ldr	r2, [r2, #0]
 800f9d2:	3a01      	subs	r2, #1
 800f9d4:	428a      	cmp	r2, r1
 800f9d6:	d109      	bne.n	800f9ec <__gethex+0x39c>
 800f9d8:	000a      	movs	r2, r1
 800f9da:	201f      	movs	r0, #31
 800f9dc:	4010      	ands	r0, r2
 800f9de:	2201      	movs	r2, #1
 800f9e0:	4082      	lsls	r2, r0
 800f9e2:	1149      	asrs	r1, r1, #5
 800f9e4:	0089      	lsls	r1, r1, #2
 800f9e6:	58cb      	ldr	r3, [r1, r3]
 800f9e8:	4213      	tst	r3, r2
 800f9ea:	d13d      	bne.n	800fa68 <__gethex+0x418>
 800f9ec:	2320      	movs	r3, #32
 800f9ee:	431e      	orrs	r6, r3
 800f9f0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f9f2:	601d      	str	r5, [r3, #0]
 800f9f4:	9b07      	ldr	r3, [sp, #28]
 800f9f6:	601f      	str	r7, [r3, #0]
 800f9f8:	e6b4      	b.n	800f764 <__gethex+0x114>
 800f9fa:	c301      	stmia	r3!, {r0}
 800f9fc:	4299      	cmp	r1, r3
 800f9fe:	d8dc      	bhi.n	800f9ba <__gethex+0x36a>
 800fa00:	68ab      	ldr	r3, [r5, #8]
 800fa02:	9a02      	ldr	r2, [sp, #8]
 800fa04:	429a      	cmp	r2, r3
 800fa06:	db18      	blt.n	800fa3a <__gethex+0x3ea>
 800fa08:	6869      	ldr	r1, [r5, #4]
 800fa0a:	9803      	ldr	r0, [sp, #12]
 800fa0c:	3101      	adds	r1, #1
 800fa0e:	f000 f9d5 	bl	800fdbc <_Balloc>
 800fa12:	1e04      	subs	r4, r0, #0
 800fa14:	d104      	bne.n	800fa20 <__gethex+0x3d0>
 800fa16:	0022      	movs	r2, r4
 800fa18:	2184      	movs	r1, #132	@ 0x84
 800fa1a:	4b1d      	ldr	r3, [pc, #116]	@ (800fa90 <__gethex+0x440>)
 800fa1c:	481d      	ldr	r0, [pc, #116]	@ (800fa94 <__gethex+0x444>)
 800fa1e:	e6c4      	b.n	800f7aa <__gethex+0x15a>
 800fa20:	0029      	movs	r1, r5
 800fa22:	692a      	ldr	r2, [r5, #16]
 800fa24:	310c      	adds	r1, #12
 800fa26:	3202      	adds	r2, #2
 800fa28:	0092      	lsls	r2, r2, #2
 800fa2a:	300c      	adds	r0, #12
 800fa2c:	f7ff fd4f 	bl	800f4ce <memcpy>
 800fa30:	0029      	movs	r1, r5
 800fa32:	9803      	ldr	r0, [sp, #12]
 800fa34:	f000 fa06 	bl	800fe44 <_Bfree>
 800fa38:	0025      	movs	r5, r4
 800fa3a:	692b      	ldr	r3, [r5, #16]
 800fa3c:	1c5a      	adds	r2, r3, #1
 800fa3e:	612a      	str	r2, [r5, #16]
 800fa40:	2201      	movs	r2, #1
 800fa42:	3304      	adds	r3, #4
 800fa44:	009b      	lsls	r3, r3, #2
 800fa46:	18eb      	adds	r3, r5, r3
 800fa48:	605a      	str	r2, [r3, #4]
 800fa4a:	e7bb      	b.n	800f9c4 <__gethex+0x374>
 800fa4c:	692a      	ldr	r2, [r5, #16]
 800fa4e:	9902      	ldr	r1, [sp, #8]
 800fa50:	428a      	cmp	r2, r1
 800fa52:	dd0b      	ble.n	800fa6c <__gethex+0x41c>
 800fa54:	2101      	movs	r1, #1
 800fa56:	0028      	movs	r0, r5
 800fa58:	f7ff fd92 	bl	800f580 <rshift>
 800fa5c:	9b01      	ldr	r3, [sp, #4]
 800fa5e:	3701      	adds	r7, #1
 800fa60:	689b      	ldr	r3, [r3, #8]
 800fa62:	42bb      	cmp	r3, r7
 800fa64:	da00      	bge.n	800fa68 <__gethex+0x418>
 800fa66:	e6df      	b.n	800f828 <__gethex+0x1d8>
 800fa68:	2601      	movs	r6, #1
 800fa6a:	e7bf      	b.n	800f9ec <__gethex+0x39c>
 800fa6c:	221f      	movs	r2, #31
 800fa6e:	9c00      	ldr	r4, [sp, #0]
 800fa70:	9900      	ldr	r1, [sp, #0]
 800fa72:	4014      	ands	r4, r2
 800fa74:	4211      	tst	r1, r2
 800fa76:	d0f7      	beq.n	800fa68 <__gethex+0x418>
 800fa78:	9a04      	ldr	r2, [sp, #16]
 800fa7a:	189b      	adds	r3, r3, r2
 800fa7c:	3b04      	subs	r3, #4
 800fa7e:	6818      	ldr	r0, [r3, #0]
 800fa80:	f000 fa94 	bl	800ffac <__hi0bits>
 800fa84:	2320      	movs	r3, #32
 800fa86:	1b1b      	subs	r3, r3, r4
 800fa88:	4298      	cmp	r0, r3
 800fa8a:	dbe3      	blt.n	800fa54 <__gethex+0x404>
 800fa8c:	e7ec      	b.n	800fa68 <__gethex+0x418>
 800fa8e:	46c0      	nop			@ (mov r8, r8)
 800fa90:	08012771 	.word	0x08012771
 800fa94:	08012782 	.word	0x08012782

0800fa98 <L_shift>:
 800fa98:	2308      	movs	r3, #8
 800fa9a:	b570      	push	{r4, r5, r6, lr}
 800fa9c:	2520      	movs	r5, #32
 800fa9e:	1a9a      	subs	r2, r3, r2
 800faa0:	0092      	lsls	r2, r2, #2
 800faa2:	1aad      	subs	r5, r5, r2
 800faa4:	6843      	ldr	r3, [r0, #4]
 800faa6:	6804      	ldr	r4, [r0, #0]
 800faa8:	001e      	movs	r6, r3
 800faaa:	40ae      	lsls	r6, r5
 800faac:	40d3      	lsrs	r3, r2
 800faae:	4334      	orrs	r4, r6
 800fab0:	6004      	str	r4, [r0, #0]
 800fab2:	6043      	str	r3, [r0, #4]
 800fab4:	3004      	adds	r0, #4
 800fab6:	4288      	cmp	r0, r1
 800fab8:	d3f4      	bcc.n	800faa4 <L_shift+0xc>
 800faba:	bd70      	pop	{r4, r5, r6, pc}

0800fabc <__match>:
 800fabc:	b530      	push	{r4, r5, lr}
 800fabe:	6803      	ldr	r3, [r0, #0]
 800fac0:	780c      	ldrb	r4, [r1, #0]
 800fac2:	3301      	adds	r3, #1
 800fac4:	2c00      	cmp	r4, #0
 800fac6:	d102      	bne.n	800face <__match+0x12>
 800fac8:	6003      	str	r3, [r0, #0]
 800faca:	2001      	movs	r0, #1
 800facc:	bd30      	pop	{r4, r5, pc}
 800face:	781a      	ldrb	r2, [r3, #0]
 800fad0:	0015      	movs	r5, r2
 800fad2:	3d41      	subs	r5, #65	@ 0x41
 800fad4:	2d19      	cmp	r5, #25
 800fad6:	d800      	bhi.n	800fada <__match+0x1e>
 800fad8:	3220      	adds	r2, #32
 800fada:	3101      	adds	r1, #1
 800fadc:	42a2      	cmp	r2, r4
 800fade:	d0ef      	beq.n	800fac0 <__match+0x4>
 800fae0:	2000      	movs	r0, #0
 800fae2:	e7f3      	b.n	800facc <__match+0x10>

0800fae4 <__hexnan>:
 800fae4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fae6:	680b      	ldr	r3, [r1, #0]
 800fae8:	b08b      	sub	sp, #44	@ 0x2c
 800faea:	9201      	str	r2, [sp, #4]
 800faec:	9901      	ldr	r1, [sp, #4]
 800faee:	115a      	asrs	r2, r3, #5
 800faf0:	0092      	lsls	r2, r2, #2
 800faf2:	188a      	adds	r2, r1, r2
 800faf4:	9202      	str	r2, [sp, #8]
 800faf6:	0019      	movs	r1, r3
 800faf8:	221f      	movs	r2, #31
 800fafa:	4011      	ands	r1, r2
 800fafc:	9008      	str	r0, [sp, #32]
 800fafe:	9106      	str	r1, [sp, #24]
 800fb00:	4213      	tst	r3, r2
 800fb02:	d002      	beq.n	800fb0a <__hexnan+0x26>
 800fb04:	9b02      	ldr	r3, [sp, #8]
 800fb06:	3304      	adds	r3, #4
 800fb08:	9302      	str	r3, [sp, #8]
 800fb0a:	9b02      	ldr	r3, [sp, #8]
 800fb0c:	2500      	movs	r5, #0
 800fb0e:	1f1f      	subs	r7, r3, #4
 800fb10:	003e      	movs	r6, r7
 800fb12:	003c      	movs	r4, r7
 800fb14:	9b08      	ldr	r3, [sp, #32]
 800fb16:	603d      	str	r5, [r7, #0]
 800fb18:	681b      	ldr	r3, [r3, #0]
 800fb1a:	9507      	str	r5, [sp, #28]
 800fb1c:	9305      	str	r3, [sp, #20]
 800fb1e:	9503      	str	r5, [sp, #12]
 800fb20:	9b05      	ldr	r3, [sp, #20]
 800fb22:	3301      	adds	r3, #1
 800fb24:	9309      	str	r3, [sp, #36]	@ 0x24
 800fb26:	9b05      	ldr	r3, [sp, #20]
 800fb28:	785b      	ldrb	r3, [r3, #1]
 800fb2a:	9304      	str	r3, [sp, #16]
 800fb2c:	2b00      	cmp	r3, #0
 800fb2e:	d028      	beq.n	800fb82 <__hexnan+0x9e>
 800fb30:	9804      	ldr	r0, [sp, #16]
 800fb32:	f7ff fd78 	bl	800f626 <__hexdig_fun>
 800fb36:	2800      	cmp	r0, #0
 800fb38:	d155      	bne.n	800fbe6 <__hexnan+0x102>
 800fb3a:	9b04      	ldr	r3, [sp, #16]
 800fb3c:	2b20      	cmp	r3, #32
 800fb3e:	d819      	bhi.n	800fb74 <__hexnan+0x90>
 800fb40:	9b03      	ldr	r3, [sp, #12]
 800fb42:	9a07      	ldr	r2, [sp, #28]
 800fb44:	4293      	cmp	r3, r2
 800fb46:	dd12      	ble.n	800fb6e <__hexnan+0x8a>
 800fb48:	42b4      	cmp	r4, r6
 800fb4a:	d206      	bcs.n	800fb5a <__hexnan+0x76>
 800fb4c:	2d07      	cmp	r5, #7
 800fb4e:	dc04      	bgt.n	800fb5a <__hexnan+0x76>
 800fb50:	002a      	movs	r2, r5
 800fb52:	0031      	movs	r1, r6
 800fb54:	0020      	movs	r0, r4
 800fb56:	f7ff ff9f 	bl	800fa98 <L_shift>
 800fb5a:	9b01      	ldr	r3, [sp, #4]
 800fb5c:	2508      	movs	r5, #8
 800fb5e:	429c      	cmp	r4, r3
 800fb60:	d905      	bls.n	800fb6e <__hexnan+0x8a>
 800fb62:	1f26      	subs	r6, r4, #4
 800fb64:	2500      	movs	r5, #0
 800fb66:	0034      	movs	r4, r6
 800fb68:	9b03      	ldr	r3, [sp, #12]
 800fb6a:	6035      	str	r5, [r6, #0]
 800fb6c:	9307      	str	r3, [sp, #28]
 800fb6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fb70:	9305      	str	r3, [sp, #20]
 800fb72:	e7d5      	b.n	800fb20 <__hexnan+0x3c>
 800fb74:	9b04      	ldr	r3, [sp, #16]
 800fb76:	2b29      	cmp	r3, #41	@ 0x29
 800fb78:	d15a      	bne.n	800fc30 <__hexnan+0x14c>
 800fb7a:	9b05      	ldr	r3, [sp, #20]
 800fb7c:	9a08      	ldr	r2, [sp, #32]
 800fb7e:	3302      	adds	r3, #2
 800fb80:	6013      	str	r3, [r2, #0]
 800fb82:	9b03      	ldr	r3, [sp, #12]
 800fb84:	2b00      	cmp	r3, #0
 800fb86:	d053      	beq.n	800fc30 <__hexnan+0x14c>
 800fb88:	42b4      	cmp	r4, r6
 800fb8a:	d206      	bcs.n	800fb9a <__hexnan+0xb6>
 800fb8c:	2d07      	cmp	r5, #7
 800fb8e:	dc04      	bgt.n	800fb9a <__hexnan+0xb6>
 800fb90:	002a      	movs	r2, r5
 800fb92:	0031      	movs	r1, r6
 800fb94:	0020      	movs	r0, r4
 800fb96:	f7ff ff7f 	bl	800fa98 <L_shift>
 800fb9a:	9b01      	ldr	r3, [sp, #4]
 800fb9c:	429c      	cmp	r4, r3
 800fb9e:	d936      	bls.n	800fc0e <__hexnan+0x12a>
 800fba0:	001a      	movs	r2, r3
 800fba2:	0023      	movs	r3, r4
 800fba4:	cb02      	ldmia	r3!, {r1}
 800fba6:	c202      	stmia	r2!, {r1}
 800fba8:	429f      	cmp	r7, r3
 800fbaa:	d2fb      	bcs.n	800fba4 <__hexnan+0xc0>
 800fbac:	9b02      	ldr	r3, [sp, #8]
 800fbae:	1c61      	adds	r1, r4, #1
 800fbb0:	1eda      	subs	r2, r3, #3
 800fbb2:	2304      	movs	r3, #4
 800fbb4:	4291      	cmp	r1, r2
 800fbb6:	d805      	bhi.n	800fbc4 <__hexnan+0xe0>
 800fbb8:	9b02      	ldr	r3, [sp, #8]
 800fbba:	3b04      	subs	r3, #4
 800fbbc:	1b1b      	subs	r3, r3, r4
 800fbbe:	089b      	lsrs	r3, r3, #2
 800fbc0:	3301      	adds	r3, #1
 800fbc2:	009b      	lsls	r3, r3, #2
 800fbc4:	9a01      	ldr	r2, [sp, #4]
 800fbc6:	18d3      	adds	r3, r2, r3
 800fbc8:	2200      	movs	r2, #0
 800fbca:	c304      	stmia	r3!, {r2}
 800fbcc:	429f      	cmp	r7, r3
 800fbce:	d2fc      	bcs.n	800fbca <__hexnan+0xe6>
 800fbd0:	683b      	ldr	r3, [r7, #0]
 800fbd2:	2b00      	cmp	r3, #0
 800fbd4:	d104      	bne.n	800fbe0 <__hexnan+0xfc>
 800fbd6:	9b01      	ldr	r3, [sp, #4]
 800fbd8:	429f      	cmp	r7, r3
 800fbda:	d127      	bne.n	800fc2c <__hexnan+0x148>
 800fbdc:	2301      	movs	r3, #1
 800fbde:	603b      	str	r3, [r7, #0]
 800fbe0:	2005      	movs	r0, #5
 800fbe2:	b00b      	add	sp, #44	@ 0x2c
 800fbe4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fbe6:	9b03      	ldr	r3, [sp, #12]
 800fbe8:	3501      	adds	r5, #1
 800fbea:	3301      	adds	r3, #1
 800fbec:	9303      	str	r3, [sp, #12]
 800fbee:	2d08      	cmp	r5, #8
 800fbf0:	dd06      	ble.n	800fc00 <__hexnan+0x11c>
 800fbf2:	9b01      	ldr	r3, [sp, #4]
 800fbf4:	429c      	cmp	r4, r3
 800fbf6:	d9ba      	bls.n	800fb6e <__hexnan+0x8a>
 800fbf8:	2300      	movs	r3, #0
 800fbfa:	2501      	movs	r5, #1
 800fbfc:	3c04      	subs	r4, #4
 800fbfe:	6023      	str	r3, [r4, #0]
 800fc00:	220f      	movs	r2, #15
 800fc02:	6823      	ldr	r3, [r4, #0]
 800fc04:	4010      	ands	r0, r2
 800fc06:	011b      	lsls	r3, r3, #4
 800fc08:	4303      	orrs	r3, r0
 800fc0a:	6023      	str	r3, [r4, #0]
 800fc0c:	e7af      	b.n	800fb6e <__hexnan+0x8a>
 800fc0e:	9b06      	ldr	r3, [sp, #24]
 800fc10:	2b00      	cmp	r3, #0
 800fc12:	d0dd      	beq.n	800fbd0 <__hexnan+0xec>
 800fc14:	2320      	movs	r3, #32
 800fc16:	9a06      	ldr	r2, [sp, #24]
 800fc18:	9902      	ldr	r1, [sp, #8]
 800fc1a:	1a9b      	subs	r3, r3, r2
 800fc1c:	2201      	movs	r2, #1
 800fc1e:	4252      	negs	r2, r2
 800fc20:	40da      	lsrs	r2, r3
 800fc22:	3904      	subs	r1, #4
 800fc24:	680b      	ldr	r3, [r1, #0]
 800fc26:	4013      	ands	r3, r2
 800fc28:	600b      	str	r3, [r1, #0]
 800fc2a:	e7d1      	b.n	800fbd0 <__hexnan+0xec>
 800fc2c:	3f04      	subs	r7, #4
 800fc2e:	e7cf      	b.n	800fbd0 <__hexnan+0xec>
 800fc30:	2004      	movs	r0, #4
 800fc32:	e7d6      	b.n	800fbe2 <__hexnan+0xfe>

0800fc34 <sbrk_aligned>:
 800fc34:	b570      	push	{r4, r5, r6, lr}
 800fc36:	4e0f      	ldr	r6, [pc, #60]	@ (800fc74 <sbrk_aligned+0x40>)
 800fc38:	000d      	movs	r5, r1
 800fc3a:	6831      	ldr	r1, [r6, #0]
 800fc3c:	0004      	movs	r4, r0
 800fc3e:	2900      	cmp	r1, #0
 800fc40:	d102      	bne.n	800fc48 <sbrk_aligned+0x14>
 800fc42:	f001 fb19 	bl	8011278 <_sbrk_r>
 800fc46:	6030      	str	r0, [r6, #0]
 800fc48:	0029      	movs	r1, r5
 800fc4a:	0020      	movs	r0, r4
 800fc4c:	f001 fb14 	bl	8011278 <_sbrk_r>
 800fc50:	1c43      	adds	r3, r0, #1
 800fc52:	d103      	bne.n	800fc5c <sbrk_aligned+0x28>
 800fc54:	2501      	movs	r5, #1
 800fc56:	426d      	negs	r5, r5
 800fc58:	0028      	movs	r0, r5
 800fc5a:	bd70      	pop	{r4, r5, r6, pc}
 800fc5c:	2303      	movs	r3, #3
 800fc5e:	1cc5      	adds	r5, r0, #3
 800fc60:	439d      	bics	r5, r3
 800fc62:	42a8      	cmp	r0, r5
 800fc64:	d0f8      	beq.n	800fc58 <sbrk_aligned+0x24>
 800fc66:	1a29      	subs	r1, r5, r0
 800fc68:	0020      	movs	r0, r4
 800fc6a:	f001 fb05 	bl	8011278 <_sbrk_r>
 800fc6e:	3001      	adds	r0, #1
 800fc70:	d1f2      	bne.n	800fc58 <sbrk_aligned+0x24>
 800fc72:	e7ef      	b.n	800fc54 <sbrk_aligned+0x20>
 800fc74:	200065b8 	.word	0x200065b8

0800fc78 <_malloc_r>:
 800fc78:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fc7a:	2203      	movs	r2, #3
 800fc7c:	1ccb      	adds	r3, r1, #3
 800fc7e:	4393      	bics	r3, r2
 800fc80:	3308      	adds	r3, #8
 800fc82:	0005      	movs	r5, r0
 800fc84:	001f      	movs	r7, r3
 800fc86:	2b0c      	cmp	r3, #12
 800fc88:	d234      	bcs.n	800fcf4 <_malloc_r+0x7c>
 800fc8a:	270c      	movs	r7, #12
 800fc8c:	42b9      	cmp	r1, r7
 800fc8e:	d833      	bhi.n	800fcf8 <_malloc_r+0x80>
 800fc90:	0028      	movs	r0, r5
 800fc92:	f000 f883 	bl	800fd9c <__malloc_lock>
 800fc96:	4e37      	ldr	r6, [pc, #220]	@ (800fd74 <_malloc_r+0xfc>)
 800fc98:	6833      	ldr	r3, [r6, #0]
 800fc9a:	001c      	movs	r4, r3
 800fc9c:	2c00      	cmp	r4, #0
 800fc9e:	d12f      	bne.n	800fd00 <_malloc_r+0x88>
 800fca0:	0039      	movs	r1, r7
 800fca2:	0028      	movs	r0, r5
 800fca4:	f7ff ffc6 	bl	800fc34 <sbrk_aligned>
 800fca8:	0004      	movs	r4, r0
 800fcaa:	1c43      	adds	r3, r0, #1
 800fcac:	d15f      	bne.n	800fd6e <_malloc_r+0xf6>
 800fcae:	6834      	ldr	r4, [r6, #0]
 800fcb0:	9400      	str	r4, [sp, #0]
 800fcb2:	9b00      	ldr	r3, [sp, #0]
 800fcb4:	2b00      	cmp	r3, #0
 800fcb6:	d14a      	bne.n	800fd4e <_malloc_r+0xd6>
 800fcb8:	2c00      	cmp	r4, #0
 800fcba:	d052      	beq.n	800fd62 <_malloc_r+0xea>
 800fcbc:	6823      	ldr	r3, [r4, #0]
 800fcbe:	0028      	movs	r0, r5
 800fcc0:	18e3      	adds	r3, r4, r3
 800fcc2:	9900      	ldr	r1, [sp, #0]
 800fcc4:	9301      	str	r3, [sp, #4]
 800fcc6:	f001 fad7 	bl	8011278 <_sbrk_r>
 800fcca:	9b01      	ldr	r3, [sp, #4]
 800fccc:	4283      	cmp	r3, r0
 800fcce:	d148      	bne.n	800fd62 <_malloc_r+0xea>
 800fcd0:	6823      	ldr	r3, [r4, #0]
 800fcd2:	0028      	movs	r0, r5
 800fcd4:	1aff      	subs	r7, r7, r3
 800fcd6:	0039      	movs	r1, r7
 800fcd8:	f7ff ffac 	bl	800fc34 <sbrk_aligned>
 800fcdc:	3001      	adds	r0, #1
 800fcde:	d040      	beq.n	800fd62 <_malloc_r+0xea>
 800fce0:	6823      	ldr	r3, [r4, #0]
 800fce2:	19db      	adds	r3, r3, r7
 800fce4:	6023      	str	r3, [r4, #0]
 800fce6:	6833      	ldr	r3, [r6, #0]
 800fce8:	685a      	ldr	r2, [r3, #4]
 800fcea:	2a00      	cmp	r2, #0
 800fcec:	d133      	bne.n	800fd56 <_malloc_r+0xde>
 800fcee:	9b00      	ldr	r3, [sp, #0]
 800fcf0:	6033      	str	r3, [r6, #0]
 800fcf2:	e019      	b.n	800fd28 <_malloc_r+0xb0>
 800fcf4:	2b00      	cmp	r3, #0
 800fcf6:	dac9      	bge.n	800fc8c <_malloc_r+0x14>
 800fcf8:	230c      	movs	r3, #12
 800fcfa:	602b      	str	r3, [r5, #0]
 800fcfc:	2000      	movs	r0, #0
 800fcfe:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800fd00:	6821      	ldr	r1, [r4, #0]
 800fd02:	1bc9      	subs	r1, r1, r7
 800fd04:	d420      	bmi.n	800fd48 <_malloc_r+0xd0>
 800fd06:	290b      	cmp	r1, #11
 800fd08:	d90a      	bls.n	800fd20 <_malloc_r+0xa8>
 800fd0a:	19e2      	adds	r2, r4, r7
 800fd0c:	6027      	str	r7, [r4, #0]
 800fd0e:	42a3      	cmp	r3, r4
 800fd10:	d104      	bne.n	800fd1c <_malloc_r+0xa4>
 800fd12:	6032      	str	r2, [r6, #0]
 800fd14:	6863      	ldr	r3, [r4, #4]
 800fd16:	6011      	str	r1, [r2, #0]
 800fd18:	6053      	str	r3, [r2, #4]
 800fd1a:	e005      	b.n	800fd28 <_malloc_r+0xb0>
 800fd1c:	605a      	str	r2, [r3, #4]
 800fd1e:	e7f9      	b.n	800fd14 <_malloc_r+0x9c>
 800fd20:	6862      	ldr	r2, [r4, #4]
 800fd22:	42a3      	cmp	r3, r4
 800fd24:	d10e      	bne.n	800fd44 <_malloc_r+0xcc>
 800fd26:	6032      	str	r2, [r6, #0]
 800fd28:	0028      	movs	r0, r5
 800fd2a:	f000 f83f 	bl	800fdac <__malloc_unlock>
 800fd2e:	0020      	movs	r0, r4
 800fd30:	2207      	movs	r2, #7
 800fd32:	300b      	adds	r0, #11
 800fd34:	1d23      	adds	r3, r4, #4
 800fd36:	4390      	bics	r0, r2
 800fd38:	1ac2      	subs	r2, r0, r3
 800fd3a:	4298      	cmp	r0, r3
 800fd3c:	d0df      	beq.n	800fcfe <_malloc_r+0x86>
 800fd3e:	1a1b      	subs	r3, r3, r0
 800fd40:	50a3      	str	r3, [r4, r2]
 800fd42:	e7dc      	b.n	800fcfe <_malloc_r+0x86>
 800fd44:	605a      	str	r2, [r3, #4]
 800fd46:	e7ef      	b.n	800fd28 <_malloc_r+0xb0>
 800fd48:	0023      	movs	r3, r4
 800fd4a:	6864      	ldr	r4, [r4, #4]
 800fd4c:	e7a6      	b.n	800fc9c <_malloc_r+0x24>
 800fd4e:	9c00      	ldr	r4, [sp, #0]
 800fd50:	6863      	ldr	r3, [r4, #4]
 800fd52:	9300      	str	r3, [sp, #0]
 800fd54:	e7ad      	b.n	800fcb2 <_malloc_r+0x3a>
 800fd56:	001a      	movs	r2, r3
 800fd58:	685b      	ldr	r3, [r3, #4]
 800fd5a:	42a3      	cmp	r3, r4
 800fd5c:	d1fb      	bne.n	800fd56 <_malloc_r+0xde>
 800fd5e:	2300      	movs	r3, #0
 800fd60:	e7da      	b.n	800fd18 <_malloc_r+0xa0>
 800fd62:	230c      	movs	r3, #12
 800fd64:	0028      	movs	r0, r5
 800fd66:	602b      	str	r3, [r5, #0]
 800fd68:	f000 f820 	bl	800fdac <__malloc_unlock>
 800fd6c:	e7c6      	b.n	800fcfc <_malloc_r+0x84>
 800fd6e:	6007      	str	r7, [r0, #0]
 800fd70:	e7da      	b.n	800fd28 <_malloc_r+0xb0>
 800fd72:	46c0      	nop			@ (mov r8, r8)
 800fd74:	200065bc 	.word	0x200065bc

0800fd78 <__ascii_mbtowc>:
 800fd78:	b082      	sub	sp, #8
 800fd7a:	2900      	cmp	r1, #0
 800fd7c:	d100      	bne.n	800fd80 <__ascii_mbtowc+0x8>
 800fd7e:	a901      	add	r1, sp, #4
 800fd80:	1e10      	subs	r0, r2, #0
 800fd82:	d006      	beq.n	800fd92 <__ascii_mbtowc+0x1a>
 800fd84:	2b00      	cmp	r3, #0
 800fd86:	d006      	beq.n	800fd96 <__ascii_mbtowc+0x1e>
 800fd88:	7813      	ldrb	r3, [r2, #0]
 800fd8a:	600b      	str	r3, [r1, #0]
 800fd8c:	7810      	ldrb	r0, [r2, #0]
 800fd8e:	1e43      	subs	r3, r0, #1
 800fd90:	4198      	sbcs	r0, r3
 800fd92:	b002      	add	sp, #8
 800fd94:	4770      	bx	lr
 800fd96:	2002      	movs	r0, #2
 800fd98:	4240      	negs	r0, r0
 800fd9a:	e7fa      	b.n	800fd92 <__ascii_mbtowc+0x1a>

0800fd9c <__malloc_lock>:
 800fd9c:	b510      	push	{r4, lr}
 800fd9e:	4802      	ldr	r0, [pc, #8]	@ (800fda8 <__malloc_lock+0xc>)
 800fda0:	f7ff fb93 	bl	800f4ca <__retarget_lock_acquire_recursive>
 800fda4:	bd10      	pop	{r4, pc}
 800fda6:	46c0      	nop			@ (mov r8, r8)
 800fda8:	200065b4 	.word	0x200065b4

0800fdac <__malloc_unlock>:
 800fdac:	b510      	push	{r4, lr}
 800fdae:	4802      	ldr	r0, [pc, #8]	@ (800fdb8 <__malloc_unlock+0xc>)
 800fdb0:	f7ff fb8c 	bl	800f4cc <__retarget_lock_release_recursive>
 800fdb4:	bd10      	pop	{r4, pc}
 800fdb6:	46c0      	nop			@ (mov r8, r8)
 800fdb8:	200065b4 	.word	0x200065b4

0800fdbc <_Balloc>:
 800fdbc:	b570      	push	{r4, r5, r6, lr}
 800fdbe:	69c5      	ldr	r5, [r0, #28]
 800fdc0:	0006      	movs	r6, r0
 800fdc2:	000c      	movs	r4, r1
 800fdc4:	2d00      	cmp	r5, #0
 800fdc6:	d10e      	bne.n	800fde6 <_Balloc+0x2a>
 800fdc8:	2010      	movs	r0, #16
 800fdca:	f001 fabf 	bl	801134c <malloc>
 800fdce:	1e02      	subs	r2, r0, #0
 800fdd0:	61f0      	str	r0, [r6, #28]
 800fdd2:	d104      	bne.n	800fdde <_Balloc+0x22>
 800fdd4:	216b      	movs	r1, #107	@ 0x6b
 800fdd6:	4b19      	ldr	r3, [pc, #100]	@ (800fe3c <_Balloc+0x80>)
 800fdd8:	4819      	ldr	r0, [pc, #100]	@ (800fe40 <_Balloc+0x84>)
 800fdda:	f001 fa6b 	bl	80112b4 <__assert_func>
 800fdde:	6045      	str	r5, [r0, #4]
 800fde0:	6085      	str	r5, [r0, #8]
 800fde2:	6005      	str	r5, [r0, #0]
 800fde4:	60c5      	str	r5, [r0, #12]
 800fde6:	69f5      	ldr	r5, [r6, #28]
 800fde8:	68eb      	ldr	r3, [r5, #12]
 800fdea:	2b00      	cmp	r3, #0
 800fdec:	d013      	beq.n	800fe16 <_Balloc+0x5a>
 800fdee:	69f3      	ldr	r3, [r6, #28]
 800fdf0:	00a2      	lsls	r2, r4, #2
 800fdf2:	68db      	ldr	r3, [r3, #12]
 800fdf4:	189b      	adds	r3, r3, r2
 800fdf6:	6818      	ldr	r0, [r3, #0]
 800fdf8:	2800      	cmp	r0, #0
 800fdfa:	d118      	bne.n	800fe2e <_Balloc+0x72>
 800fdfc:	2101      	movs	r1, #1
 800fdfe:	000d      	movs	r5, r1
 800fe00:	40a5      	lsls	r5, r4
 800fe02:	1d6a      	adds	r2, r5, #5
 800fe04:	0030      	movs	r0, r6
 800fe06:	0092      	lsls	r2, r2, #2
 800fe08:	f001 fa72 	bl	80112f0 <_calloc_r>
 800fe0c:	2800      	cmp	r0, #0
 800fe0e:	d00c      	beq.n	800fe2a <_Balloc+0x6e>
 800fe10:	6044      	str	r4, [r0, #4]
 800fe12:	6085      	str	r5, [r0, #8]
 800fe14:	e00d      	b.n	800fe32 <_Balloc+0x76>
 800fe16:	2221      	movs	r2, #33	@ 0x21
 800fe18:	2104      	movs	r1, #4
 800fe1a:	0030      	movs	r0, r6
 800fe1c:	f001 fa68 	bl	80112f0 <_calloc_r>
 800fe20:	69f3      	ldr	r3, [r6, #28]
 800fe22:	60e8      	str	r0, [r5, #12]
 800fe24:	68db      	ldr	r3, [r3, #12]
 800fe26:	2b00      	cmp	r3, #0
 800fe28:	d1e1      	bne.n	800fdee <_Balloc+0x32>
 800fe2a:	2000      	movs	r0, #0
 800fe2c:	bd70      	pop	{r4, r5, r6, pc}
 800fe2e:	6802      	ldr	r2, [r0, #0]
 800fe30:	601a      	str	r2, [r3, #0]
 800fe32:	2300      	movs	r3, #0
 800fe34:	6103      	str	r3, [r0, #16]
 800fe36:	60c3      	str	r3, [r0, #12]
 800fe38:	e7f8      	b.n	800fe2c <_Balloc+0x70>
 800fe3a:	46c0      	nop			@ (mov r8, r8)
 800fe3c:	080127e2 	.word	0x080127e2
 800fe40:	080127f9 	.word	0x080127f9

0800fe44 <_Bfree>:
 800fe44:	b570      	push	{r4, r5, r6, lr}
 800fe46:	69c6      	ldr	r6, [r0, #28]
 800fe48:	0005      	movs	r5, r0
 800fe4a:	000c      	movs	r4, r1
 800fe4c:	2e00      	cmp	r6, #0
 800fe4e:	d10e      	bne.n	800fe6e <_Bfree+0x2a>
 800fe50:	2010      	movs	r0, #16
 800fe52:	f001 fa7b 	bl	801134c <malloc>
 800fe56:	1e02      	subs	r2, r0, #0
 800fe58:	61e8      	str	r0, [r5, #28]
 800fe5a:	d104      	bne.n	800fe66 <_Bfree+0x22>
 800fe5c:	218f      	movs	r1, #143	@ 0x8f
 800fe5e:	4b09      	ldr	r3, [pc, #36]	@ (800fe84 <_Bfree+0x40>)
 800fe60:	4809      	ldr	r0, [pc, #36]	@ (800fe88 <_Bfree+0x44>)
 800fe62:	f001 fa27 	bl	80112b4 <__assert_func>
 800fe66:	6046      	str	r6, [r0, #4]
 800fe68:	6086      	str	r6, [r0, #8]
 800fe6a:	6006      	str	r6, [r0, #0]
 800fe6c:	60c6      	str	r6, [r0, #12]
 800fe6e:	2c00      	cmp	r4, #0
 800fe70:	d007      	beq.n	800fe82 <_Bfree+0x3e>
 800fe72:	69eb      	ldr	r3, [r5, #28]
 800fe74:	6862      	ldr	r2, [r4, #4]
 800fe76:	68db      	ldr	r3, [r3, #12]
 800fe78:	0092      	lsls	r2, r2, #2
 800fe7a:	189b      	adds	r3, r3, r2
 800fe7c:	681a      	ldr	r2, [r3, #0]
 800fe7e:	6022      	str	r2, [r4, #0]
 800fe80:	601c      	str	r4, [r3, #0]
 800fe82:	bd70      	pop	{r4, r5, r6, pc}
 800fe84:	080127e2 	.word	0x080127e2
 800fe88:	080127f9 	.word	0x080127f9

0800fe8c <__multadd>:
 800fe8c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fe8e:	000f      	movs	r7, r1
 800fe90:	9001      	str	r0, [sp, #4]
 800fe92:	000c      	movs	r4, r1
 800fe94:	001e      	movs	r6, r3
 800fe96:	2000      	movs	r0, #0
 800fe98:	690d      	ldr	r5, [r1, #16]
 800fe9a:	3714      	adds	r7, #20
 800fe9c:	683b      	ldr	r3, [r7, #0]
 800fe9e:	3001      	adds	r0, #1
 800fea0:	b299      	uxth	r1, r3
 800fea2:	4351      	muls	r1, r2
 800fea4:	0c1b      	lsrs	r3, r3, #16
 800fea6:	4353      	muls	r3, r2
 800fea8:	1989      	adds	r1, r1, r6
 800feaa:	0c0e      	lsrs	r6, r1, #16
 800feac:	199b      	adds	r3, r3, r6
 800feae:	0c1e      	lsrs	r6, r3, #16
 800feb0:	b289      	uxth	r1, r1
 800feb2:	041b      	lsls	r3, r3, #16
 800feb4:	185b      	adds	r3, r3, r1
 800feb6:	c708      	stmia	r7!, {r3}
 800feb8:	4285      	cmp	r5, r0
 800feba:	dcef      	bgt.n	800fe9c <__multadd+0x10>
 800febc:	2e00      	cmp	r6, #0
 800febe:	d022      	beq.n	800ff06 <__multadd+0x7a>
 800fec0:	68a3      	ldr	r3, [r4, #8]
 800fec2:	42ab      	cmp	r3, r5
 800fec4:	dc19      	bgt.n	800fefa <__multadd+0x6e>
 800fec6:	6861      	ldr	r1, [r4, #4]
 800fec8:	9801      	ldr	r0, [sp, #4]
 800feca:	3101      	adds	r1, #1
 800fecc:	f7ff ff76 	bl	800fdbc <_Balloc>
 800fed0:	1e07      	subs	r7, r0, #0
 800fed2:	d105      	bne.n	800fee0 <__multadd+0x54>
 800fed4:	003a      	movs	r2, r7
 800fed6:	21ba      	movs	r1, #186	@ 0xba
 800fed8:	4b0c      	ldr	r3, [pc, #48]	@ (800ff0c <__multadd+0x80>)
 800feda:	480d      	ldr	r0, [pc, #52]	@ (800ff10 <__multadd+0x84>)
 800fedc:	f001 f9ea 	bl	80112b4 <__assert_func>
 800fee0:	0021      	movs	r1, r4
 800fee2:	6922      	ldr	r2, [r4, #16]
 800fee4:	310c      	adds	r1, #12
 800fee6:	3202      	adds	r2, #2
 800fee8:	0092      	lsls	r2, r2, #2
 800feea:	300c      	adds	r0, #12
 800feec:	f7ff faef 	bl	800f4ce <memcpy>
 800fef0:	0021      	movs	r1, r4
 800fef2:	9801      	ldr	r0, [sp, #4]
 800fef4:	f7ff ffa6 	bl	800fe44 <_Bfree>
 800fef8:	003c      	movs	r4, r7
 800fefa:	1d2b      	adds	r3, r5, #4
 800fefc:	009b      	lsls	r3, r3, #2
 800fefe:	18e3      	adds	r3, r4, r3
 800ff00:	3501      	adds	r5, #1
 800ff02:	605e      	str	r6, [r3, #4]
 800ff04:	6125      	str	r5, [r4, #16]
 800ff06:	0020      	movs	r0, r4
 800ff08:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ff0a:	46c0      	nop			@ (mov r8, r8)
 800ff0c:	08012771 	.word	0x08012771
 800ff10:	080127f9 	.word	0x080127f9

0800ff14 <__s2b>:
 800ff14:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ff16:	0007      	movs	r7, r0
 800ff18:	0018      	movs	r0, r3
 800ff1a:	000c      	movs	r4, r1
 800ff1c:	3008      	adds	r0, #8
 800ff1e:	2109      	movs	r1, #9
 800ff20:	9301      	str	r3, [sp, #4]
 800ff22:	0015      	movs	r5, r2
 800ff24:	f7f0 f9a0 	bl	8000268 <__divsi3>
 800ff28:	2301      	movs	r3, #1
 800ff2a:	2100      	movs	r1, #0
 800ff2c:	4283      	cmp	r3, r0
 800ff2e:	db0a      	blt.n	800ff46 <__s2b+0x32>
 800ff30:	0038      	movs	r0, r7
 800ff32:	f7ff ff43 	bl	800fdbc <_Balloc>
 800ff36:	1e01      	subs	r1, r0, #0
 800ff38:	d108      	bne.n	800ff4c <__s2b+0x38>
 800ff3a:	000a      	movs	r2, r1
 800ff3c:	4b19      	ldr	r3, [pc, #100]	@ (800ffa4 <__s2b+0x90>)
 800ff3e:	481a      	ldr	r0, [pc, #104]	@ (800ffa8 <__s2b+0x94>)
 800ff40:	31d3      	adds	r1, #211	@ 0xd3
 800ff42:	f001 f9b7 	bl	80112b4 <__assert_func>
 800ff46:	005b      	lsls	r3, r3, #1
 800ff48:	3101      	adds	r1, #1
 800ff4a:	e7ef      	b.n	800ff2c <__s2b+0x18>
 800ff4c:	9b08      	ldr	r3, [sp, #32]
 800ff4e:	6143      	str	r3, [r0, #20]
 800ff50:	2301      	movs	r3, #1
 800ff52:	6103      	str	r3, [r0, #16]
 800ff54:	2d09      	cmp	r5, #9
 800ff56:	dd18      	ble.n	800ff8a <__s2b+0x76>
 800ff58:	0023      	movs	r3, r4
 800ff5a:	3309      	adds	r3, #9
 800ff5c:	001e      	movs	r6, r3
 800ff5e:	9300      	str	r3, [sp, #0]
 800ff60:	1964      	adds	r4, r4, r5
 800ff62:	7833      	ldrb	r3, [r6, #0]
 800ff64:	220a      	movs	r2, #10
 800ff66:	0038      	movs	r0, r7
 800ff68:	3b30      	subs	r3, #48	@ 0x30
 800ff6a:	f7ff ff8f 	bl	800fe8c <__multadd>
 800ff6e:	3601      	adds	r6, #1
 800ff70:	0001      	movs	r1, r0
 800ff72:	42a6      	cmp	r6, r4
 800ff74:	d1f5      	bne.n	800ff62 <__s2b+0x4e>
 800ff76:	002c      	movs	r4, r5
 800ff78:	9b00      	ldr	r3, [sp, #0]
 800ff7a:	3c08      	subs	r4, #8
 800ff7c:	191c      	adds	r4, r3, r4
 800ff7e:	002e      	movs	r6, r5
 800ff80:	9b01      	ldr	r3, [sp, #4]
 800ff82:	429e      	cmp	r6, r3
 800ff84:	db04      	blt.n	800ff90 <__s2b+0x7c>
 800ff86:	0008      	movs	r0, r1
 800ff88:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ff8a:	2509      	movs	r5, #9
 800ff8c:	340a      	adds	r4, #10
 800ff8e:	e7f6      	b.n	800ff7e <__s2b+0x6a>
 800ff90:	1b63      	subs	r3, r4, r5
 800ff92:	5d9b      	ldrb	r3, [r3, r6]
 800ff94:	220a      	movs	r2, #10
 800ff96:	0038      	movs	r0, r7
 800ff98:	3b30      	subs	r3, #48	@ 0x30
 800ff9a:	f7ff ff77 	bl	800fe8c <__multadd>
 800ff9e:	3601      	adds	r6, #1
 800ffa0:	0001      	movs	r1, r0
 800ffa2:	e7ed      	b.n	800ff80 <__s2b+0x6c>
 800ffa4:	08012771 	.word	0x08012771
 800ffa8:	080127f9 	.word	0x080127f9

0800ffac <__hi0bits>:
 800ffac:	2280      	movs	r2, #128	@ 0x80
 800ffae:	0003      	movs	r3, r0
 800ffb0:	0252      	lsls	r2, r2, #9
 800ffb2:	2000      	movs	r0, #0
 800ffb4:	4293      	cmp	r3, r2
 800ffb6:	d201      	bcs.n	800ffbc <__hi0bits+0x10>
 800ffb8:	041b      	lsls	r3, r3, #16
 800ffba:	3010      	adds	r0, #16
 800ffbc:	2280      	movs	r2, #128	@ 0x80
 800ffbe:	0452      	lsls	r2, r2, #17
 800ffc0:	4293      	cmp	r3, r2
 800ffc2:	d201      	bcs.n	800ffc8 <__hi0bits+0x1c>
 800ffc4:	3008      	adds	r0, #8
 800ffc6:	021b      	lsls	r3, r3, #8
 800ffc8:	2280      	movs	r2, #128	@ 0x80
 800ffca:	0552      	lsls	r2, r2, #21
 800ffcc:	4293      	cmp	r3, r2
 800ffce:	d201      	bcs.n	800ffd4 <__hi0bits+0x28>
 800ffd0:	3004      	adds	r0, #4
 800ffd2:	011b      	lsls	r3, r3, #4
 800ffd4:	2280      	movs	r2, #128	@ 0x80
 800ffd6:	05d2      	lsls	r2, r2, #23
 800ffd8:	4293      	cmp	r3, r2
 800ffda:	d201      	bcs.n	800ffe0 <__hi0bits+0x34>
 800ffdc:	3002      	adds	r0, #2
 800ffde:	009b      	lsls	r3, r3, #2
 800ffe0:	2b00      	cmp	r3, #0
 800ffe2:	db03      	blt.n	800ffec <__hi0bits+0x40>
 800ffe4:	3001      	adds	r0, #1
 800ffe6:	4213      	tst	r3, r2
 800ffe8:	d100      	bne.n	800ffec <__hi0bits+0x40>
 800ffea:	2020      	movs	r0, #32
 800ffec:	4770      	bx	lr

0800ffee <__lo0bits>:
 800ffee:	6803      	ldr	r3, [r0, #0]
 800fff0:	0001      	movs	r1, r0
 800fff2:	2207      	movs	r2, #7
 800fff4:	0018      	movs	r0, r3
 800fff6:	4010      	ands	r0, r2
 800fff8:	4213      	tst	r3, r2
 800fffa:	d00d      	beq.n	8010018 <__lo0bits+0x2a>
 800fffc:	3a06      	subs	r2, #6
 800fffe:	2000      	movs	r0, #0
 8010000:	4213      	tst	r3, r2
 8010002:	d105      	bne.n	8010010 <__lo0bits+0x22>
 8010004:	3002      	adds	r0, #2
 8010006:	4203      	tst	r3, r0
 8010008:	d003      	beq.n	8010012 <__lo0bits+0x24>
 801000a:	40d3      	lsrs	r3, r2
 801000c:	0010      	movs	r0, r2
 801000e:	600b      	str	r3, [r1, #0]
 8010010:	4770      	bx	lr
 8010012:	089b      	lsrs	r3, r3, #2
 8010014:	600b      	str	r3, [r1, #0]
 8010016:	e7fb      	b.n	8010010 <__lo0bits+0x22>
 8010018:	b29a      	uxth	r2, r3
 801001a:	2a00      	cmp	r2, #0
 801001c:	d101      	bne.n	8010022 <__lo0bits+0x34>
 801001e:	2010      	movs	r0, #16
 8010020:	0c1b      	lsrs	r3, r3, #16
 8010022:	b2da      	uxtb	r2, r3
 8010024:	2a00      	cmp	r2, #0
 8010026:	d101      	bne.n	801002c <__lo0bits+0x3e>
 8010028:	3008      	adds	r0, #8
 801002a:	0a1b      	lsrs	r3, r3, #8
 801002c:	071a      	lsls	r2, r3, #28
 801002e:	d101      	bne.n	8010034 <__lo0bits+0x46>
 8010030:	3004      	adds	r0, #4
 8010032:	091b      	lsrs	r3, r3, #4
 8010034:	079a      	lsls	r2, r3, #30
 8010036:	d101      	bne.n	801003c <__lo0bits+0x4e>
 8010038:	3002      	adds	r0, #2
 801003a:	089b      	lsrs	r3, r3, #2
 801003c:	07da      	lsls	r2, r3, #31
 801003e:	d4e9      	bmi.n	8010014 <__lo0bits+0x26>
 8010040:	3001      	adds	r0, #1
 8010042:	085b      	lsrs	r3, r3, #1
 8010044:	d1e6      	bne.n	8010014 <__lo0bits+0x26>
 8010046:	2020      	movs	r0, #32
 8010048:	e7e2      	b.n	8010010 <__lo0bits+0x22>
	...

0801004c <__i2b>:
 801004c:	b510      	push	{r4, lr}
 801004e:	000c      	movs	r4, r1
 8010050:	2101      	movs	r1, #1
 8010052:	f7ff feb3 	bl	800fdbc <_Balloc>
 8010056:	2800      	cmp	r0, #0
 8010058:	d107      	bne.n	801006a <__i2b+0x1e>
 801005a:	2146      	movs	r1, #70	@ 0x46
 801005c:	4c05      	ldr	r4, [pc, #20]	@ (8010074 <__i2b+0x28>)
 801005e:	0002      	movs	r2, r0
 8010060:	4b05      	ldr	r3, [pc, #20]	@ (8010078 <__i2b+0x2c>)
 8010062:	0020      	movs	r0, r4
 8010064:	31ff      	adds	r1, #255	@ 0xff
 8010066:	f001 f925 	bl	80112b4 <__assert_func>
 801006a:	2301      	movs	r3, #1
 801006c:	6144      	str	r4, [r0, #20]
 801006e:	6103      	str	r3, [r0, #16]
 8010070:	bd10      	pop	{r4, pc}
 8010072:	46c0      	nop			@ (mov r8, r8)
 8010074:	080127f9 	.word	0x080127f9
 8010078:	08012771 	.word	0x08012771

0801007c <__multiply>:
 801007c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801007e:	0014      	movs	r4, r2
 8010080:	690a      	ldr	r2, [r1, #16]
 8010082:	6923      	ldr	r3, [r4, #16]
 8010084:	000d      	movs	r5, r1
 8010086:	b08b      	sub	sp, #44	@ 0x2c
 8010088:	429a      	cmp	r2, r3
 801008a:	db02      	blt.n	8010092 <__multiply+0x16>
 801008c:	0023      	movs	r3, r4
 801008e:	000c      	movs	r4, r1
 8010090:	001d      	movs	r5, r3
 8010092:	6927      	ldr	r7, [r4, #16]
 8010094:	692e      	ldr	r6, [r5, #16]
 8010096:	6861      	ldr	r1, [r4, #4]
 8010098:	19bb      	adds	r3, r7, r6
 801009a:	9303      	str	r3, [sp, #12]
 801009c:	68a3      	ldr	r3, [r4, #8]
 801009e:	19ba      	adds	r2, r7, r6
 80100a0:	4293      	cmp	r3, r2
 80100a2:	da00      	bge.n	80100a6 <__multiply+0x2a>
 80100a4:	3101      	adds	r1, #1
 80100a6:	f7ff fe89 	bl	800fdbc <_Balloc>
 80100aa:	9002      	str	r0, [sp, #8]
 80100ac:	2800      	cmp	r0, #0
 80100ae:	d106      	bne.n	80100be <__multiply+0x42>
 80100b0:	21b1      	movs	r1, #177	@ 0xb1
 80100b2:	4b49      	ldr	r3, [pc, #292]	@ (80101d8 <__multiply+0x15c>)
 80100b4:	4849      	ldr	r0, [pc, #292]	@ (80101dc <__multiply+0x160>)
 80100b6:	9a02      	ldr	r2, [sp, #8]
 80100b8:	0049      	lsls	r1, r1, #1
 80100ba:	f001 f8fb 	bl	80112b4 <__assert_func>
 80100be:	9b02      	ldr	r3, [sp, #8]
 80100c0:	2200      	movs	r2, #0
 80100c2:	3314      	adds	r3, #20
 80100c4:	469c      	mov	ip, r3
 80100c6:	19bb      	adds	r3, r7, r6
 80100c8:	009b      	lsls	r3, r3, #2
 80100ca:	4463      	add	r3, ip
 80100cc:	9304      	str	r3, [sp, #16]
 80100ce:	4663      	mov	r3, ip
 80100d0:	9904      	ldr	r1, [sp, #16]
 80100d2:	428b      	cmp	r3, r1
 80100d4:	d32a      	bcc.n	801012c <__multiply+0xb0>
 80100d6:	0023      	movs	r3, r4
 80100d8:	00bf      	lsls	r7, r7, #2
 80100da:	3314      	adds	r3, #20
 80100dc:	3514      	adds	r5, #20
 80100de:	9308      	str	r3, [sp, #32]
 80100e0:	00b6      	lsls	r6, r6, #2
 80100e2:	19db      	adds	r3, r3, r7
 80100e4:	9305      	str	r3, [sp, #20]
 80100e6:	19ab      	adds	r3, r5, r6
 80100e8:	9309      	str	r3, [sp, #36]	@ 0x24
 80100ea:	2304      	movs	r3, #4
 80100ec:	9306      	str	r3, [sp, #24]
 80100ee:	0023      	movs	r3, r4
 80100f0:	9a05      	ldr	r2, [sp, #20]
 80100f2:	3315      	adds	r3, #21
 80100f4:	9501      	str	r5, [sp, #4]
 80100f6:	429a      	cmp	r2, r3
 80100f8:	d305      	bcc.n	8010106 <__multiply+0x8a>
 80100fa:	1b13      	subs	r3, r2, r4
 80100fc:	3b15      	subs	r3, #21
 80100fe:	089b      	lsrs	r3, r3, #2
 8010100:	3301      	adds	r3, #1
 8010102:	009b      	lsls	r3, r3, #2
 8010104:	9306      	str	r3, [sp, #24]
 8010106:	9b01      	ldr	r3, [sp, #4]
 8010108:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801010a:	4293      	cmp	r3, r2
 801010c:	d310      	bcc.n	8010130 <__multiply+0xb4>
 801010e:	9b03      	ldr	r3, [sp, #12]
 8010110:	2b00      	cmp	r3, #0
 8010112:	dd05      	ble.n	8010120 <__multiply+0xa4>
 8010114:	9b04      	ldr	r3, [sp, #16]
 8010116:	3b04      	subs	r3, #4
 8010118:	9304      	str	r3, [sp, #16]
 801011a:	681b      	ldr	r3, [r3, #0]
 801011c:	2b00      	cmp	r3, #0
 801011e:	d056      	beq.n	80101ce <__multiply+0x152>
 8010120:	9b02      	ldr	r3, [sp, #8]
 8010122:	9a03      	ldr	r2, [sp, #12]
 8010124:	0018      	movs	r0, r3
 8010126:	611a      	str	r2, [r3, #16]
 8010128:	b00b      	add	sp, #44	@ 0x2c
 801012a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801012c:	c304      	stmia	r3!, {r2}
 801012e:	e7cf      	b.n	80100d0 <__multiply+0x54>
 8010130:	9b01      	ldr	r3, [sp, #4]
 8010132:	6818      	ldr	r0, [r3, #0]
 8010134:	b280      	uxth	r0, r0
 8010136:	2800      	cmp	r0, #0
 8010138:	d01e      	beq.n	8010178 <__multiply+0xfc>
 801013a:	4667      	mov	r7, ip
 801013c:	2500      	movs	r5, #0
 801013e:	9e08      	ldr	r6, [sp, #32]
 8010140:	ce02      	ldmia	r6!, {r1}
 8010142:	683b      	ldr	r3, [r7, #0]
 8010144:	9307      	str	r3, [sp, #28]
 8010146:	b28b      	uxth	r3, r1
 8010148:	4343      	muls	r3, r0
 801014a:	001a      	movs	r2, r3
 801014c:	466b      	mov	r3, sp
 801014e:	0c09      	lsrs	r1, r1, #16
 8010150:	8b9b      	ldrh	r3, [r3, #28]
 8010152:	4341      	muls	r1, r0
 8010154:	18d3      	adds	r3, r2, r3
 8010156:	9a07      	ldr	r2, [sp, #28]
 8010158:	195b      	adds	r3, r3, r5
 801015a:	0c12      	lsrs	r2, r2, #16
 801015c:	1889      	adds	r1, r1, r2
 801015e:	0c1a      	lsrs	r2, r3, #16
 8010160:	188a      	adds	r2, r1, r2
 8010162:	b29b      	uxth	r3, r3
 8010164:	0c15      	lsrs	r5, r2, #16
 8010166:	0412      	lsls	r2, r2, #16
 8010168:	431a      	orrs	r2, r3
 801016a:	9b05      	ldr	r3, [sp, #20]
 801016c:	c704      	stmia	r7!, {r2}
 801016e:	42b3      	cmp	r3, r6
 8010170:	d8e6      	bhi.n	8010140 <__multiply+0xc4>
 8010172:	4663      	mov	r3, ip
 8010174:	9a06      	ldr	r2, [sp, #24]
 8010176:	509d      	str	r5, [r3, r2]
 8010178:	9b01      	ldr	r3, [sp, #4]
 801017a:	6818      	ldr	r0, [r3, #0]
 801017c:	0c00      	lsrs	r0, r0, #16
 801017e:	d020      	beq.n	80101c2 <__multiply+0x146>
 8010180:	4663      	mov	r3, ip
 8010182:	0025      	movs	r5, r4
 8010184:	4661      	mov	r1, ip
 8010186:	2700      	movs	r7, #0
 8010188:	681b      	ldr	r3, [r3, #0]
 801018a:	3514      	adds	r5, #20
 801018c:	682a      	ldr	r2, [r5, #0]
 801018e:	680e      	ldr	r6, [r1, #0]
 8010190:	b292      	uxth	r2, r2
 8010192:	4342      	muls	r2, r0
 8010194:	0c36      	lsrs	r6, r6, #16
 8010196:	1992      	adds	r2, r2, r6
 8010198:	19d2      	adds	r2, r2, r7
 801019a:	0416      	lsls	r6, r2, #16
 801019c:	b29b      	uxth	r3, r3
 801019e:	431e      	orrs	r6, r3
 80101a0:	600e      	str	r6, [r1, #0]
 80101a2:	cd40      	ldmia	r5!, {r6}
 80101a4:	684b      	ldr	r3, [r1, #4]
 80101a6:	0c36      	lsrs	r6, r6, #16
 80101a8:	4346      	muls	r6, r0
 80101aa:	b29b      	uxth	r3, r3
 80101ac:	0c12      	lsrs	r2, r2, #16
 80101ae:	18f3      	adds	r3, r6, r3
 80101b0:	189b      	adds	r3, r3, r2
 80101b2:	9a05      	ldr	r2, [sp, #20]
 80101b4:	0c1f      	lsrs	r7, r3, #16
 80101b6:	3104      	adds	r1, #4
 80101b8:	42aa      	cmp	r2, r5
 80101ba:	d8e7      	bhi.n	801018c <__multiply+0x110>
 80101bc:	4662      	mov	r2, ip
 80101be:	9906      	ldr	r1, [sp, #24]
 80101c0:	5053      	str	r3, [r2, r1]
 80101c2:	9b01      	ldr	r3, [sp, #4]
 80101c4:	3304      	adds	r3, #4
 80101c6:	9301      	str	r3, [sp, #4]
 80101c8:	2304      	movs	r3, #4
 80101ca:	449c      	add	ip, r3
 80101cc:	e79b      	b.n	8010106 <__multiply+0x8a>
 80101ce:	9b03      	ldr	r3, [sp, #12]
 80101d0:	3b01      	subs	r3, #1
 80101d2:	9303      	str	r3, [sp, #12]
 80101d4:	e79b      	b.n	801010e <__multiply+0x92>
 80101d6:	46c0      	nop			@ (mov r8, r8)
 80101d8:	08012771 	.word	0x08012771
 80101dc:	080127f9 	.word	0x080127f9

080101e0 <__pow5mult>:
 80101e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80101e2:	2303      	movs	r3, #3
 80101e4:	0015      	movs	r5, r2
 80101e6:	0007      	movs	r7, r0
 80101e8:	000e      	movs	r6, r1
 80101ea:	401a      	ands	r2, r3
 80101ec:	421d      	tst	r5, r3
 80101ee:	d008      	beq.n	8010202 <__pow5mult+0x22>
 80101f0:	4925      	ldr	r1, [pc, #148]	@ (8010288 <__pow5mult+0xa8>)
 80101f2:	3a01      	subs	r2, #1
 80101f4:	0092      	lsls	r2, r2, #2
 80101f6:	5852      	ldr	r2, [r2, r1]
 80101f8:	2300      	movs	r3, #0
 80101fa:	0031      	movs	r1, r6
 80101fc:	f7ff fe46 	bl	800fe8c <__multadd>
 8010200:	0006      	movs	r6, r0
 8010202:	10ad      	asrs	r5, r5, #2
 8010204:	d03d      	beq.n	8010282 <__pow5mult+0xa2>
 8010206:	69fc      	ldr	r4, [r7, #28]
 8010208:	2c00      	cmp	r4, #0
 801020a:	d10f      	bne.n	801022c <__pow5mult+0x4c>
 801020c:	2010      	movs	r0, #16
 801020e:	f001 f89d 	bl	801134c <malloc>
 8010212:	1e02      	subs	r2, r0, #0
 8010214:	61f8      	str	r0, [r7, #28]
 8010216:	d105      	bne.n	8010224 <__pow5mult+0x44>
 8010218:	21b4      	movs	r1, #180	@ 0xb4
 801021a:	4b1c      	ldr	r3, [pc, #112]	@ (801028c <__pow5mult+0xac>)
 801021c:	481c      	ldr	r0, [pc, #112]	@ (8010290 <__pow5mult+0xb0>)
 801021e:	31ff      	adds	r1, #255	@ 0xff
 8010220:	f001 f848 	bl	80112b4 <__assert_func>
 8010224:	6044      	str	r4, [r0, #4]
 8010226:	6084      	str	r4, [r0, #8]
 8010228:	6004      	str	r4, [r0, #0]
 801022a:	60c4      	str	r4, [r0, #12]
 801022c:	69fb      	ldr	r3, [r7, #28]
 801022e:	689c      	ldr	r4, [r3, #8]
 8010230:	9301      	str	r3, [sp, #4]
 8010232:	2c00      	cmp	r4, #0
 8010234:	d108      	bne.n	8010248 <__pow5mult+0x68>
 8010236:	0038      	movs	r0, r7
 8010238:	4916      	ldr	r1, [pc, #88]	@ (8010294 <__pow5mult+0xb4>)
 801023a:	f7ff ff07 	bl	801004c <__i2b>
 801023e:	9b01      	ldr	r3, [sp, #4]
 8010240:	0004      	movs	r4, r0
 8010242:	6098      	str	r0, [r3, #8]
 8010244:	2300      	movs	r3, #0
 8010246:	6003      	str	r3, [r0, #0]
 8010248:	2301      	movs	r3, #1
 801024a:	421d      	tst	r5, r3
 801024c:	d00a      	beq.n	8010264 <__pow5mult+0x84>
 801024e:	0031      	movs	r1, r6
 8010250:	0022      	movs	r2, r4
 8010252:	0038      	movs	r0, r7
 8010254:	f7ff ff12 	bl	801007c <__multiply>
 8010258:	0031      	movs	r1, r6
 801025a:	9001      	str	r0, [sp, #4]
 801025c:	0038      	movs	r0, r7
 801025e:	f7ff fdf1 	bl	800fe44 <_Bfree>
 8010262:	9e01      	ldr	r6, [sp, #4]
 8010264:	106d      	asrs	r5, r5, #1
 8010266:	d00c      	beq.n	8010282 <__pow5mult+0xa2>
 8010268:	6820      	ldr	r0, [r4, #0]
 801026a:	2800      	cmp	r0, #0
 801026c:	d107      	bne.n	801027e <__pow5mult+0x9e>
 801026e:	0022      	movs	r2, r4
 8010270:	0021      	movs	r1, r4
 8010272:	0038      	movs	r0, r7
 8010274:	f7ff ff02 	bl	801007c <__multiply>
 8010278:	2300      	movs	r3, #0
 801027a:	6020      	str	r0, [r4, #0]
 801027c:	6003      	str	r3, [r0, #0]
 801027e:	0004      	movs	r4, r0
 8010280:	e7e2      	b.n	8010248 <__pow5mult+0x68>
 8010282:	0030      	movs	r0, r6
 8010284:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8010286:	46c0      	nop			@ (mov r8, r8)
 8010288:	08012854 	.word	0x08012854
 801028c:	080127e2 	.word	0x080127e2
 8010290:	080127f9 	.word	0x080127f9
 8010294:	00000271 	.word	0x00000271

08010298 <__lshift>:
 8010298:	b5f0      	push	{r4, r5, r6, r7, lr}
 801029a:	000c      	movs	r4, r1
 801029c:	0016      	movs	r6, r2
 801029e:	6923      	ldr	r3, [r4, #16]
 80102a0:	1157      	asrs	r7, r2, #5
 80102a2:	b085      	sub	sp, #20
 80102a4:	18fb      	adds	r3, r7, r3
 80102a6:	9301      	str	r3, [sp, #4]
 80102a8:	3301      	adds	r3, #1
 80102aa:	9300      	str	r3, [sp, #0]
 80102ac:	6849      	ldr	r1, [r1, #4]
 80102ae:	68a3      	ldr	r3, [r4, #8]
 80102b0:	9002      	str	r0, [sp, #8]
 80102b2:	9a00      	ldr	r2, [sp, #0]
 80102b4:	4293      	cmp	r3, r2
 80102b6:	db10      	blt.n	80102da <__lshift+0x42>
 80102b8:	9802      	ldr	r0, [sp, #8]
 80102ba:	f7ff fd7f 	bl	800fdbc <_Balloc>
 80102be:	2300      	movs	r3, #0
 80102c0:	0001      	movs	r1, r0
 80102c2:	0005      	movs	r5, r0
 80102c4:	001a      	movs	r2, r3
 80102c6:	3114      	adds	r1, #20
 80102c8:	4298      	cmp	r0, r3
 80102ca:	d10c      	bne.n	80102e6 <__lshift+0x4e>
 80102cc:	21ef      	movs	r1, #239	@ 0xef
 80102ce:	002a      	movs	r2, r5
 80102d0:	4b25      	ldr	r3, [pc, #148]	@ (8010368 <__lshift+0xd0>)
 80102d2:	4826      	ldr	r0, [pc, #152]	@ (801036c <__lshift+0xd4>)
 80102d4:	0049      	lsls	r1, r1, #1
 80102d6:	f000 ffed 	bl	80112b4 <__assert_func>
 80102da:	3101      	adds	r1, #1
 80102dc:	005b      	lsls	r3, r3, #1
 80102de:	e7e8      	b.n	80102b2 <__lshift+0x1a>
 80102e0:	0098      	lsls	r0, r3, #2
 80102e2:	500a      	str	r2, [r1, r0]
 80102e4:	3301      	adds	r3, #1
 80102e6:	42bb      	cmp	r3, r7
 80102e8:	dbfa      	blt.n	80102e0 <__lshift+0x48>
 80102ea:	43fb      	mvns	r3, r7
 80102ec:	17db      	asrs	r3, r3, #31
 80102ee:	401f      	ands	r7, r3
 80102f0:	00bf      	lsls	r7, r7, #2
 80102f2:	0023      	movs	r3, r4
 80102f4:	201f      	movs	r0, #31
 80102f6:	19c9      	adds	r1, r1, r7
 80102f8:	0037      	movs	r7, r6
 80102fa:	6922      	ldr	r2, [r4, #16]
 80102fc:	3314      	adds	r3, #20
 80102fe:	0092      	lsls	r2, r2, #2
 8010300:	189a      	adds	r2, r3, r2
 8010302:	4007      	ands	r7, r0
 8010304:	4206      	tst	r6, r0
 8010306:	d029      	beq.n	801035c <__lshift+0xc4>
 8010308:	3001      	adds	r0, #1
 801030a:	1bc0      	subs	r0, r0, r7
 801030c:	9003      	str	r0, [sp, #12]
 801030e:	468c      	mov	ip, r1
 8010310:	2000      	movs	r0, #0
 8010312:	681e      	ldr	r6, [r3, #0]
 8010314:	40be      	lsls	r6, r7
 8010316:	4306      	orrs	r6, r0
 8010318:	4660      	mov	r0, ip
 801031a:	c040      	stmia	r0!, {r6}
 801031c:	4684      	mov	ip, r0
 801031e:	9e03      	ldr	r6, [sp, #12]
 8010320:	cb01      	ldmia	r3!, {r0}
 8010322:	40f0      	lsrs	r0, r6
 8010324:	429a      	cmp	r2, r3
 8010326:	d8f4      	bhi.n	8010312 <__lshift+0x7a>
 8010328:	0026      	movs	r6, r4
 801032a:	3615      	adds	r6, #21
 801032c:	2304      	movs	r3, #4
 801032e:	42b2      	cmp	r2, r6
 8010330:	d304      	bcc.n	801033c <__lshift+0xa4>
 8010332:	1b13      	subs	r3, r2, r4
 8010334:	3b15      	subs	r3, #21
 8010336:	089b      	lsrs	r3, r3, #2
 8010338:	3301      	adds	r3, #1
 801033a:	009b      	lsls	r3, r3, #2
 801033c:	50c8      	str	r0, [r1, r3]
 801033e:	2800      	cmp	r0, #0
 8010340:	d002      	beq.n	8010348 <__lshift+0xb0>
 8010342:	9b01      	ldr	r3, [sp, #4]
 8010344:	3302      	adds	r3, #2
 8010346:	9300      	str	r3, [sp, #0]
 8010348:	9b00      	ldr	r3, [sp, #0]
 801034a:	9802      	ldr	r0, [sp, #8]
 801034c:	3b01      	subs	r3, #1
 801034e:	0021      	movs	r1, r4
 8010350:	612b      	str	r3, [r5, #16]
 8010352:	f7ff fd77 	bl	800fe44 <_Bfree>
 8010356:	0028      	movs	r0, r5
 8010358:	b005      	add	sp, #20
 801035a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801035c:	cb01      	ldmia	r3!, {r0}
 801035e:	c101      	stmia	r1!, {r0}
 8010360:	429a      	cmp	r2, r3
 8010362:	d8fb      	bhi.n	801035c <__lshift+0xc4>
 8010364:	e7f0      	b.n	8010348 <__lshift+0xb0>
 8010366:	46c0      	nop			@ (mov r8, r8)
 8010368:	08012771 	.word	0x08012771
 801036c:	080127f9 	.word	0x080127f9

08010370 <__mcmp>:
 8010370:	b530      	push	{r4, r5, lr}
 8010372:	690b      	ldr	r3, [r1, #16]
 8010374:	6904      	ldr	r4, [r0, #16]
 8010376:	0002      	movs	r2, r0
 8010378:	1ae0      	subs	r0, r4, r3
 801037a:	429c      	cmp	r4, r3
 801037c:	d10f      	bne.n	801039e <__mcmp+0x2e>
 801037e:	3214      	adds	r2, #20
 8010380:	009b      	lsls	r3, r3, #2
 8010382:	3114      	adds	r1, #20
 8010384:	0014      	movs	r4, r2
 8010386:	18c9      	adds	r1, r1, r3
 8010388:	18d2      	adds	r2, r2, r3
 801038a:	3a04      	subs	r2, #4
 801038c:	3904      	subs	r1, #4
 801038e:	6815      	ldr	r5, [r2, #0]
 8010390:	680b      	ldr	r3, [r1, #0]
 8010392:	429d      	cmp	r5, r3
 8010394:	d004      	beq.n	80103a0 <__mcmp+0x30>
 8010396:	2001      	movs	r0, #1
 8010398:	429d      	cmp	r5, r3
 801039a:	d200      	bcs.n	801039e <__mcmp+0x2e>
 801039c:	3802      	subs	r0, #2
 801039e:	bd30      	pop	{r4, r5, pc}
 80103a0:	4294      	cmp	r4, r2
 80103a2:	d3f2      	bcc.n	801038a <__mcmp+0x1a>
 80103a4:	e7fb      	b.n	801039e <__mcmp+0x2e>
	...

080103a8 <__mdiff>:
 80103a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80103aa:	000c      	movs	r4, r1
 80103ac:	b087      	sub	sp, #28
 80103ae:	9000      	str	r0, [sp, #0]
 80103b0:	0011      	movs	r1, r2
 80103b2:	0020      	movs	r0, r4
 80103b4:	0017      	movs	r7, r2
 80103b6:	f7ff ffdb 	bl	8010370 <__mcmp>
 80103ba:	1e05      	subs	r5, r0, #0
 80103bc:	d110      	bne.n	80103e0 <__mdiff+0x38>
 80103be:	0001      	movs	r1, r0
 80103c0:	9800      	ldr	r0, [sp, #0]
 80103c2:	f7ff fcfb 	bl	800fdbc <_Balloc>
 80103c6:	1e02      	subs	r2, r0, #0
 80103c8:	d104      	bne.n	80103d4 <__mdiff+0x2c>
 80103ca:	4b40      	ldr	r3, [pc, #256]	@ (80104cc <__mdiff+0x124>)
 80103cc:	4840      	ldr	r0, [pc, #256]	@ (80104d0 <__mdiff+0x128>)
 80103ce:	4941      	ldr	r1, [pc, #260]	@ (80104d4 <__mdiff+0x12c>)
 80103d0:	f000 ff70 	bl	80112b4 <__assert_func>
 80103d4:	2301      	movs	r3, #1
 80103d6:	6145      	str	r5, [r0, #20]
 80103d8:	6103      	str	r3, [r0, #16]
 80103da:	0010      	movs	r0, r2
 80103dc:	b007      	add	sp, #28
 80103de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80103e0:	2600      	movs	r6, #0
 80103e2:	42b0      	cmp	r0, r6
 80103e4:	da03      	bge.n	80103ee <__mdiff+0x46>
 80103e6:	0023      	movs	r3, r4
 80103e8:	003c      	movs	r4, r7
 80103ea:	001f      	movs	r7, r3
 80103ec:	3601      	adds	r6, #1
 80103ee:	6861      	ldr	r1, [r4, #4]
 80103f0:	9800      	ldr	r0, [sp, #0]
 80103f2:	f7ff fce3 	bl	800fdbc <_Balloc>
 80103f6:	1e02      	subs	r2, r0, #0
 80103f8:	d103      	bne.n	8010402 <__mdiff+0x5a>
 80103fa:	4b34      	ldr	r3, [pc, #208]	@ (80104cc <__mdiff+0x124>)
 80103fc:	4834      	ldr	r0, [pc, #208]	@ (80104d0 <__mdiff+0x128>)
 80103fe:	4936      	ldr	r1, [pc, #216]	@ (80104d8 <__mdiff+0x130>)
 8010400:	e7e6      	b.n	80103d0 <__mdiff+0x28>
 8010402:	6923      	ldr	r3, [r4, #16]
 8010404:	3414      	adds	r4, #20
 8010406:	9300      	str	r3, [sp, #0]
 8010408:	009b      	lsls	r3, r3, #2
 801040a:	18e3      	adds	r3, r4, r3
 801040c:	0021      	movs	r1, r4
 801040e:	9401      	str	r4, [sp, #4]
 8010410:	003c      	movs	r4, r7
 8010412:	9302      	str	r3, [sp, #8]
 8010414:	693b      	ldr	r3, [r7, #16]
 8010416:	3414      	adds	r4, #20
 8010418:	009b      	lsls	r3, r3, #2
 801041a:	18e3      	adds	r3, r4, r3
 801041c:	9303      	str	r3, [sp, #12]
 801041e:	0003      	movs	r3, r0
 8010420:	60c6      	str	r6, [r0, #12]
 8010422:	468c      	mov	ip, r1
 8010424:	2000      	movs	r0, #0
 8010426:	3314      	adds	r3, #20
 8010428:	9304      	str	r3, [sp, #16]
 801042a:	9305      	str	r3, [sp, #20]
 801042c:	4663      	mov	r3, ip
 801042e:	cb20      	ldmia	r3!, {r5}
 8010430:	b2a9      	uxth	r1, r5
 8010432:	000e      	movs	r6, r1
 8010434:	469c      	mov	ip, r3
 8010436:	cc08      	ldmia	r4!, {r3}
 8010438:	0c2d      	lsrs	r5, r5, #16
 801043a:	b299      	uxth	r1, r3
 801043c:	1a71      	subs	r1, r6, r1
 801043e:	1809      	adds	r1, r1, r0
 8010440:	0c1b      	lsrs	r3, r3, #16
 8010442:	1408      	asrs	r0, r1, #16
 8010444:	1aeb      	subs	r3, r5, r3
 8010446:	181b      	adds	r3, r3, r0
 8010448:	1418      	asrs	r0, r3, #16
 801044a:	b289      	uxth	r1, r1
 801044c:	041b      	lsls	r3, r3, #16
 801044e:	4319      	orrs	r1, r3
 8010450:	9b05      	ldr	r3, [sp, #20]
 8010452:	c302      	stmia	r3!, {r1}
 8010454:	9305      	str	r3, [sp, #20]
 8010456:	9b03      	ldr	r3, [sp, #12]
 8010458:	42a3      	cmp	r3, r4
 801045a:	d8e7      	bhi.n	801042c <__mdiff+0x84>
 801045c:	0039      	movs	r1, r7
 801045e:	9c03      	ldr	r4, [sp, #12]
 8010460:	3115      	adds	r1, #21
 8010462:	2304      	movs	r3, #4
 8010464:	428c      	cmp	r4, r1
 8010466:	d304      	bcc.n	8010472 <__mdiff+0xca>
 8010468:	1be3      	subs	r3, r4, r7
 801046a:	3b15      	subs	r3, #21
 801046c:	089b      	lsrs	r3, r3, #2
 801046e:	3301      	adds	r3, #1
 8010470:	009b      	lsls	r3, r3, #2
 8010472:	9901      	ldr	r1, [sp, #4]
 8010474:	18cd      	adds	r5, r1, r3
 8010476:	9904      	ldr	r1, [sp, #16]
 8010478:	002e      	movs	r6, r5
 801047a:	18cb      	adds	r3, r1, r3
 801047c:	001f      	movs	r7, r3
 801047e:	9902      	ldr	r1, [sp, #8]
 8010480:	428e      	cmp	r6, r1
 8010482:	d311      	bcc.n	80104a8 <__mdiff+0x100>
 8010484:	9c02      	ldr	r4, [sp, #8]
 8010486:	1ee9      	subs	r1, r5, #3
 8010488:	2000      	movs	r0, #0
 801048a:	428c      	cmp	r4, r1
 801048c:	d304      	bcc.n	8010498 <__mdiff+0xf0>
 801048e:	0021      	movs	r1, r4
 8010490:	3103      	adds	r1, #3
 8010492:	1b49      	subs	r1, r1, r5
 8010494:	0889      	lsrs	r1, r1, #2
 8010496:	0088      	lsls	r0, r1, #2
 8010498:	181b      	adds	r3, r3, r0
 801049a:	3b04      	subs	r3, #4
 801049c:	6819      	ldr	r1, [r3, #0]
 801049e:	2900      	cmp	r1, #0
 80104a0:	d010      	beq.n	80104c4 <__mdiff+0x11c>
 80104a2:	9b00      	ldr	r3, [sp, #0]
 80104a4:	6113      	str	r3, [r2, #16]
 80104a6:	e798      	b.n	80103da <__mdiff+0x32>
 80104a8:	4684      	mov	ip, r0
 80104aa:	ce02      	ldmia	r6!, {r1}
 80104ac:	b288      	uxth	r0, r1
 80104ae:	4460      	add	r0, ip
 80104b0:	1400      	asrs	r0, r0, #16
 80104b2:	0c0c      	lsrs	r4, r1, #16
 80104b4:	1904      	adds	r4, r0, r4
 80104b6:	4461      	add	r1, ip
 80104b8:	1420      	asrs	r0, r4, #16
 80104ba:	b289      	uxth	r1, r1
 80104bc:	0424      	lsls	r4, r4, #16
 80104be:	4321      	orrs	r1, r4
 80104c0:	c702      	stmia	r7!, {r1}
 80104c2:	e7dc      	b.n	801047e <__mdiff+0xd6>
 80104c4:	9900      	ldr	r1, [sp, #0]
 80104c6:	3901      	subs	r1, #1
 80104c8:	9100      	str	r1, [sp, #0]
 80104ca:	e7e6      	b.n	801049a <__mdiff+0xf2>
 80104cc:	08012771 	.word	0x08012771
 80104d0:	080127f9 	.word	0x080127f9
 80104d4:	00000237 	.word	0x00000237
 80104d8:	00000245 	.word	0x00000245

080104dc <__ulp>:
 80104dc:	b510      	push	{r4, lr}
 80104de:	2400      	movs	r4, #0
 80104e0:	4b0c      	ldr	r3, [pc, #48]	@ (8010514 <__ulp+0x38>)
 80104e2:	4a0d      	ldr	r2, [pc, #52]	@ (8010518 <__ulp+0x3c>)
 80104e4:	400b      	ands	r3, r1
 80104e6:	189b      	adds	r3, r3, r2
 80104e8:	42a3      	cmp	r3, r4
 80104ea:	dc06      	bgt.n	80104fa <__ulp+0x1e>
 80104ec:	425b      	negs	r3, r3
 80104ee:	151a      	asrs	r2, r3, #20
 80104f0:	2a13      	cmp	r2, #19
 80104f2:	dc05      	bgt.n	8010500 <__ulp+0x24>
 80104f4:	2380      	movs	r3, #128	@ 0x80
 80104f6:	031b      	lsls	r3, r3, #12
 80104f8:	4113      	asrs	r3, r2
 80104fa:	0019      	movs	r1, r3
 80104fc:	0020      	movs	r0, r4
 80104fe:	bd10      	pop	{r4, pc}
 8010500:	3a14      	subs	r2, #20
 8010502:	2401      	movs	r4, #1
 8010504:	2a1e      	cmp	r2, #30
 8010506:	dc02      	bgt.n	801050e <__ulp+0x32>
 8010508:	2480      	movs	r4, #128	@ 0x80
 801050a:	0624      	lsls	r4, r4, #24
 801050c:	40d4      	lsrs	r4, r2
 801050e:	2300      	movs	r3, #0
 8010510:	e7f3      	b.n	80104fa <__ulp+0x1e>
 8010512:	46c0      	nop			@ (mov r8, r8)
 8010514:	7ff00000 	.word	0x7ff00000
 8010518:	fcc00000 	.word	0xfcc00000

0801051c <__b2d>:
 801051c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801051e:	0006      	movs	r6, r0
 8010520:	6903      	ldr	r3, [r0, #16]
 8010522:	3614      	adds	r6, #20
 8010524:	009b      	lsls	r3, r3, #2
 8010526:	18f3      	adds	r3, r6, r3
 8010528:	1f1d      	subs	r5, r3, #4
 801052a:	682c      	ldr	r4, [r5, #0]
 801052c:	000f      	movs	r7, r1
 801052e:	0020      	movs	r0, r4
 8010530:	9301      	str	r3, [sp, #4]
 8010532:	f7ff fd3b 	bl	800ffac <__hi0bits>
 8010536:	2220      	movs	r2, #32
 8010538:	1a12      	subs	r2, r2, r0
 801053a:	603a      	str	r2, [r7, #0]
 801053c:	0003      	movs	r3, r0
 801053e:	4a1c      	ldr	r2, [pc, #112]	@ (80105b0 <__b2d+0x94>)
 8010540:	280a      	cmp	r0, #10
 8010542:	dc15      	bgt.n	8010570 <__b2d+0x54>
 8010544:	210b      	movs	r1, #11
 8010546:	0027      	movs	r7, r4
 8010548:	1a09      	subs	r1, r1, r0
 801054a:	40cf      	lsrs	r7, r1
 801054c:	433a      	orrs	r2, r7
 801054e:	468c      	mov	ip, r1
 8010550:	0011      	movs	r1, r2
 8010552:	2200      	movs	r2, #0
 8010554:	42ae      	cmp	r6, r5
 8010556:	d202      	bcs.n	801055e <__b2d+0x42>
 8010558:	9a01      	ldr	r2, [sp, #4]
 801055a:	3a08      	subs	r2, #8
 801055c:	6812      	ldr	r2, [r2, #0]
 801055e:	3315      	adds	r3, #21
 8010560:	409c      	lsls	r4, r3
 8010562:	4663      	mov	r3, ip
 8010564:	0027      	movs	r7, r4
 8010566:	40da      	lsrs	r2, r3
 8010568:	4317      	orrs	r7, r2
 801056a:	0038      	movs	r0, r7
 801056c:	b003      	add	sp, #12
 801056e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010570:	2700      	movs	r7, #0
 8010572:	42ae      	cmp	r6, r5
 8010574:	d202      	bcs.n	801057c <__b2d+0x60>
 8010576:	9d01      	ldr	r5, [sp, #4]
 8010578:	3d08      	subs	r5, #8
 801057a:	682f      	ldr	r7, [r5, #0]
 801057c:	210b      	movs	r1, #11
 801057e:	4249      	negs	r1, r1
 8010580:	468c      	mov	ip, r1
 8010582:	449c      	add	ip, r3
 8010584:	2b0b      	cmp	r3, #11
 8010586:	d010      	beq.n	80105aa <__b2d+0x8e>
 8010588:	4661      	mov	r1, ip
 801058a:	2320      	movs	r3, #32
 801058c:	408c      	lsls	r4, r1
 801058e:	1a5b      	subs	r3, r3, r1
 8010590:	0039      	movs	r1, r7
 8010592:	40d9      	lsrs	r1, r3
 8010594:	430c      	orrs	r4, r1
 8010596:	4322      	orrs	r2, r4
 8010598:	0011      	movs	r1, r2
 801059a:	2200      	movs	r2, #0
 801059c:	42b5      	cmp	r5, r6
 801059e:	d901      	bls.n	80105a4 <__b2d+0x88>
 80105a0:	3d04      	subs	r5, #4
 80105a2:	682a      	ldr	r2, [r5, #0]
 80105a4:	4664      	mov	r4, ip
 80105a6:	40a7      	lsls	r7, r4
 80105a8:	e7dd      	b.n	8010566 <__b2d+0x4a>
 80105aa:	4322      	orrs	r2, r4
 80105ac:	0011      	movs	r1, r2
 80105ae:	e7dc      	b.n	801056a <__b2d+0x4e>
 80105b0:	3ff00000 	.word	0x3ff00000

080105b4 <__d2b>:
 80105b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80105b6:	2101      	movs	r1, #1
 80105b8:	0016      	movs	r6, r2
 80105ba:	001f      	movs	r7, r3
 80105bc:	f7ff fbfe 	bl	800fdbc <_Balloc>
 80105c0:	1e04      	subs	r4, r0, #0
 80105c2:	d105      	bne.n	80105d0 <__d2b+0x1c>
 80105c4:	0022      	movs	r2, r4
 80105c6:	4b25      	ldr	r3, [pc, #148]	@ (801065c <__d2b+0xa8>)
 80105c8:	4825      	ldr	r0, [pc, #148]	@ (8010660 <__d2b+0xac>)
 80105ca:	4926      	ldr	r1, [pc, #152]	@ (8010664 <__d2b+0xb0>)
 80105cc:	f000 fe72 	bl	80112b4 <__assert_func>
 80105d0:	033b      	lsls	r3, r7, #12
 80105d2:	007d      	lsls	r5, r7, #1
 80105d4:	0b1b      	lsrs	r3, r3, #12
 80105d6:	0d6d      	lsrs	r5, r5, #21
 80105d8:	d002      	beq.n	80105e0 <__d2b+0x2c>
 80105da:	2280      	movs	r2, #128	@ 0x80
 80105dc:	0352      	lsls	r2, r2, #13
 80105de:	4313      	orrs	r3, r2
 80105e0:	9301      	str	r3, [sp, #4]
 80105e2:	2e00      	cmp	r6, #0
 80105e4:	d025      	beq.n	8010632 <__d2b+0x7e>
 80105e6:	4668      	mov	r0, sp
 80105e8:	9600      	str	r6, [sp, #0]
 80105ea:	f7ff fd00 	bl	800ffee <__lo0bits>
 80105ee:	9b01      	ldr	r3, [sp, #4]
 80105f0:	9900      	ldr	r1, [sp, #0]
 80105f2:	2800      	cmp	r0, #0
 80105f4:	d01b      	beq.n	801062e <__d2b+0x7a>
 80105f6:	2220      	movs	r2, #32
 80105f8:	001e      	movs	r6, r3
 80105fa:	1a12      	subs	r2, r2, r0
 80105fc:	4096      	lsls	r6, r2
 80105fe:	0032      	movs	r2, r6
 8010600:	40c3      	lsrs	r3, r0
 8010602:	430a      	orrs	r2, r1
 8010604:	6162      	str	r2, [r4, #20]
 8010606:	9301      	str	r3, [sp, #4]
 8010608:	9e01      	ldr	r6, [sp, #4]
 801060a:	61a6      	str	r6, [r4, #24]
 801060c:	1e73      	subs	r3, r6, #1
 801060e:	419e      	sbcs	r6, r3
 8010610:	3601      	adds	r6, #1
 8010612:	6126      	str	r6, [r4, #16]
 8010614:	2d00      	cmp	r5, #0
 8010616:	d014      	beq.n	8010642 <__d2b+0x8e>
 8010618:	2635      	movs	r6, #53	@ 0x35
 801061a:	4b13      	ldr	r3, [pc, #76]	@ (8010668 <__d2b+0xb4>)
 801061c:	18ed      	adds	r5, r5, r3
 801061e:	9b08      	ldr	r3, [sp, #32]
 8010620:	182d      	adds	r5, r5, r0
 8010622:	601d      	str	r5, [r3, #0]
 8010624:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010626:	1a36      	subs	r6, r6, r0
 8010628:	601e      	str	r6, [r3, #0]
 801062a:	0020      	movs	r0, r4
 801062c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801062e:	6161      	str	r1, [r4, #20]
 8010630:	e7ea      	b.n	8010608 <__d2b+0x54>
 8010632:	a801      	add	r0, sp, #4
 8010634:	f7ff fcdb 	bl	800ffee <__lo0bits>
 8010638:	9b01      	ldr	r3, [sp, #4]
 801063a:	2601      	movs	r6, #1
 801063c:	6163      	str	r3, [r4, #20]
 801063e:	3020      	adds	r0, #32
 8010640:	e7e7      	b.n	8010612 <__d2b+0x5e>
 8010642:	4b0a      	ldr	r3, [pc, #40]	@ (801066c <__d2b+0xb8>)
 8010644:	18c0      	adds	r0, r0, r3
 8010646:	9b08      	ldr	r3, [sp, #32]
 8010648:	6018      	str	r0, [r3, #0]
 801064a:	4b09      	ldr	r3, [pc, #36]	@ (8010670 <__d2b+0xbc>)
 801064c:	18f3      	adds	r3, r6, r3
 801064e:	009b      	lsls	r3, r3, #2
 8010650:	18e3      	adds	r3, r4, r3
 8010652:	6958      	ldr	r0, [r3, #20]
 8010654:	f7ff fcaa 	bl	800ffac <__hi0bits>
 8010658:	0176      	lsls	r6, r6, #5
 801065a:	e7e3      	b.n	8010624 <__d2b+0x70>
 801065c:	08012771 	.word	0x08012771
 8010660:	080127f9 	.word	0x080127f9
 8010664:	0000030f 	.word	0x0000030f
 8010668:	fffffbcd 	.word	0xfffffbcd
 801066c:	fffffbce 	.word	0xfffffbce
 8010670:	3fffffff 	.word	0x3fffffff

08010674 <__ratio>:
 8010674:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010676:	b087      	sub	sp, #28
 8010678:	000f      	movs	r7, r1
 801067a:	a904      	add	r1, sp, #16
 801067c:	0006      	movs	r6, r0
 801067e:	f7ff ff4d 	bl	801051c <__b2d>
 8010682:	9000      	str	r0, [sp, #0]
 8010684:	9101      	str	r1, [sp, #4]
 8010686:	9b00      	ldr	r3, [sp, #0]
 8010688:	9c01      	ldr	r4, [sp, #4]
 801068a:	0038      	movs	r0, r7
 801068c:	a905      	add	r1, sp, #20
 801068e:	9302      	str	r3, [sp, #8]
 8010690:	9403      	str	r4, [sp, #12]
 8010692:	f7ff ff43 	bl	801051c <__b2d>
 8010696:	000d      	movs	r5, r1
 8010698:	0002      	movs	r2, r0
 801069a:	000b      	movs	r3, r1
 801069c:	6930      	ldr	r0, [r6, #16]
 801069e:	6939      	ldr	r1, [r7, #16]
 80106a0:	9e04      	ldr	r6, [sp, #16]
 80106a2:	1a40      	subs	r0, r0, r1
 80106a4:	9905      	ldr	r1, [sp, #20]
 80106a6:	0140      	lsls	r0, r0, #5
 80106a8:	1a71      	subs	r1, r6, r1
 80106aa:	1841      	adds	r1, r0, r1
 80106ac:	0508      	lsls	r0, r1, #20
 80106ae:	2900      	cmp	r1, #0
 80106b0:	dd08      	ble.n	80106c4 <__ratio+0x50>
 80106b2:	9901      	ldr	r1, [sp, #4]
 80106b4:	1841      	adds	r1, r0, r1
 80106b6:	9103      	str	r1, [sp, #12]
 80106b8:	9802      	ldr	r0, [sp, #8]
 80106ba:	9903      	ldr	r1, [sp, #12]
 80106bc:	f7f1 fb5c 	bl	8001d78 <__aeabi_ddiv>
 80106c0:	b007      	add	sp, #28
 80106c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80106c4:	1a2b      	subs	r3, r5, r0
 80106c6:	e7f7      	b.n	80106b8 <__ratio+0x44>

080106c8 <__copybits>:
 80106c8:	b570      	push	{r4, r5, r6, lr}
 80106ca:	0014      	movs	r4, r2
 80106cc:	0005      	movs	r5, r0
 80106ce:	3901      	subs	r1, #1
 80106d0:	6913      	ldr	r3, [r2, #16]
 80106d2:	1149      	asrs	r1, r1, #5
 80106d4:	3101      	adds	r1, #1
 80106d6:	0089      	lsls	r1, r1, #2
 80106d8:	3414      	adds	r4, #20
 80106da:	009b      	lsls	r3, r3, #2
 80106dc:	1841      	adds	r1, r0, r1
 80106de:	18e3      	adds	r3, r4, r3
 80106e0:	42a3      	cmp	r3, r4
 80106e2:	d80d      	bhi.n	8010700 <__copybits+0x38>
 80106e4:	0014      	movs	r4, r2
 80106e6:	3411      	adds	r4, #17
 80106e8:	2500      	movs	r5, #0
 80106ea:	429c      	cmp	r4, r3
 80106ec:	d803      	bhi.n	80106f6 <__copybits+0x2e>
 80106ee:	1a9b      	subs	r3, r3, r2
 80106f0:	3b11      	subs	r3, #17
 80106f2:	089b      	lsrs	r3, r3, #2
 80106f4:	009d      	lsls	r5, r3, #2
 80106f6:	2300      	movs	r3, #0
 80106f8:	1940      	adds	r0, r0, r5
 80106fa:	4281      	cmp	r1, r0
 80106fc:	d803      	bhi.n	8010706 <__copybits+0x3e>
 80106fe:	bd70      	pop	{r4, r5, r6, pc}
 8010700:	cc40      	ldmia	r4!, {r6}
 8010702:	c540      	stmia	r5!, {r6}
 8010704:	e7ec      	b.n	80106e0 <__copybits+0x18>
 8010706:	c008      	stmia	r0!, {r3}
 8010708:	e7f7      	b.n	80106fa <__copybits+0x32>

0801070a <__any_on>:
 801070a:	0002      	movs	r2, r0
 801070c:	6900      	ldr	r0, [r0, #16]
 801070e:	b510      	push	{r4, lr}
 8010710:	3214      	adds	r2, #20
 8010712:	114b      	asrs	r3, r1, #5
 8010714:	4298      	cmp	r0, r3
 8010716:	db13      	blt.n	8010740 <__any_on+0x36>
 8010718:	dd0c      	ble.n	8010734 <__any_on+0x2a>
 801071a:	241f      	movs	r4, #31
 801071c:	0008      	movs	r0, r1
 801071e:	4020      	ands	r0, r4
 8010720:	4221      	tst	r1, r4
 8010722:	d007      	beq.n	8010734 <__any_on+0x2a>
 8010724:	0099      	lsls	r1, r3, #2
 8010726:	588c      	ldr	r4, [r1, r2]
 8010728:	0021      	movs	r1, r4
 801072a:	40c1      	lsrs	r1, r0
 801072c:	4081      	lsls	r1, r0
 801072e:	2001      	movs	r0, #1
 8010730:	428c      	cmp	r4, r1
 8010732:	d104      	bne.n	801073e <__any_on+0x34>
 8010734:	009b      	lsls	r3, r3, #2
 8010736:	18d3      	adds	r3, r2, r3
 8010738:	4293      	cmp	r3, r2
 801073a:	d803      	bhi.n	8010744 <__any_on+0x3a>
 801073c:	2000      	movs	r0, #0
 801073e:	bd10      	pop	{r4, pc}
 8010740:	0003      	movs	r3, r0
 8010742:	e7f7      	b.n	8010734 <__any_on+0x2a>
 8010744:	3b04      	subs	r3, #4
 8010746:	6819      	ldr	r1, [r3, #0]
 8010748:	2900      	cmp	r1, #0
 801074a:	d0f5      	beq.n	8010738 <__any_on+0x2e>
 801074c:	2001      	movs	r0, #1
 801074e:	e7f6      	b.n	801073e <__any_on+0x34>

08010750 <__ascii_wctomb>:
 8010750:	0003      	movs	r3, r0
 8010752:	1e08      	subs	r0, r1, #0
 8010754:	d005      	beq.n	8010762 <__ascii_wctomb+0x12>
 8010756:	2aff      	cmp	r2, #255	@ 0xff
 8010758:	d904      	bls.n	8010764 <__ascii_wctomb+0x14>
 801075a:	228a      	movs	r2, #138	@ 0x8a
 801075c:	2001      	movs	r0, #1
 801075e:	601a      	str	r2, [r3, #0]
 8010760:	4240      	negs	r0, r0
 8010762:	4770      	bx	lr
 8010764:	2001      	movs	r0, #1
 8010766:	700a      	strb	r2, [r1, #0]
 8010768:	e7fb      	b.n	8010762 <__ascii_wctomb+0x12>
	...

0801076c <__ssputs_r>:
 801076c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801076e:	688e      	ldr	r6, [r1, #8]
 8010770:	b085      	sub	sp, #20
 8010772:	001f      	movs	r7, r3
 8010774:	000c      	movs	r4, r1
 8010776:	680b      	ldr	r3, [r1, #0]
 8010778:	9002      	str	r0, [sp, #8]
 801077a:	9203      	str	r2, [sp, #12]
 801077c:	42be      	cmp	r6, r7
 801077e:	d830      	bhi.n	80107e2 <__ssputs_r+0x76>
 8010780:	210c      	movs	r1, #12
 8010782:	5e62      	ldrsh	r2, [r4, r1]
 8010784:	2190      	movs	r1, #144	@ 0x90
 8010786:	00c9      	lsls	r1, r1, #3
 8010788:	420a      	tst	r2, r1
 801078a:	d028      	beq.n	80107de <__ssputs_r+0x72>
 801078c:	2003      	movs	r0, #3
 801078e:	6921      	ldr	r1, [r4, #16]
 8010790:	1a5b      	subs	r3, r3, r1
 8010792:	9301      	str	r3, [sp, #4]
 8010794:	6963      	ldr	r3, [r4, #20]
 8010796:	4343      	muls	r3, r0
 8010798:	9801      	ldr	r0, [sp, #4]
 801079a:	0fdd      	lsrs	r5, r3, #31
 801079c:	18ed      	adds	r5, r5, r3
 801079e:	1c7b      	adds	r3, r7, #1
 80107a0:	181b      	adds	r3, r3, r0
 80107a2:	106d      	asrs	r5, r5, #1
 80107a4:	42ab      	cmp	r3, r5
 80107a6:	d900      	bls.n	80107aa <__ssputs_r+0x3e>
 80107a8:	001d      	movs	r5, r3
 80107aa:	0552      	lsls	r2, r2, #21
 80107ac:	d528      	bpl.n	8010800 <__ssputs_r+0x94>
 80107ae:	0029      	movs	r1, r5
 80107b0:	9802      	ldr	r0, [sp, #8]
 80107b2:	f7ff fa61 	bl	800fc78 <_malloc_r>
 80107b6:	1e06      	subs	r6, r0, #0
 80107b8:	d02c      	beq.n	8010814 <__ssputs_r+0xa8>
 80107ba:	9a01      	ldr	r2, [sp, #4]
 80107bc:	6921      	ldr	r1, [r4, #16]
 80107be:	f7fe fe86 	bl	800f4ce <memcpy>
 80107c2:	89a2      	ldrh	r2, [r4, #12]
 80107c4:	4b18      	ldr	r3, [pc, #96]	@ (8010828 <__ssputs_r+0xbc>)
 80107c6:	401a      	ands	r2, r3
 80107c8:	2380      	movs	r3, #128	@ 0x80
 80107ca:	4313      	orrs	r3, r2
 80107cc:	81a3      	strh	r3, [r4, #12]
 80107ce:	9b01      	ldr	r3, [sp, #4]
 80107d0:	6126      	str	r6, [r4, #16]
 80107d2:	18f6      	adds	r6, r6, r3
 80107d4:	6026      	str	r6, [r4, #0]
 80107d6:	003e      	movs	r6, r7
 80107d8:	6165      	str	r5, [r4, #20]
 80107da:	1aed      	subs	r5, r5, r3
 80107dc:	60a5      	str	r5, [r4, #8]
 80107de:	42be      	cmp	r6, r7
 80107e0:	d900      	bls.n	80107e4 <__ssputs_r+0x78>
 80107e2:	003e      	movs	r6, r7
 80107e4:	0032      	movs	r2, r6
 80107e6:	9903      	ldr	r1, [sp, #12]
 80107e8:	6820      	ldr	r0, [r4, #0]
 80107ea:	f000 fd31 	bl	8011250 <memmove>
 80107ee:	2000      	movs	r0, #0
 80107f0:	68a3      	ldr	r3, [r4, #8]
 80107f2:	1b9b      	subs	r3, r3, r6
 80107f4:	60a3      	str	r3, [r4, #8]
 80107f6:	6823      	ldr	r3, [r4, #0]
 80107f8:	199b      	adds	r3, r3, r6
 80107fa:	6023      	str	r3, [r4, #0]
 80107fc:	b005      	add	sp, #20
 80107fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010800:	002a      	movs	r2, r5
 8010802:	9802      	ldr	r0, [sp, #8]
 8010804:	f000 fdac 	bl	8011360 <_realloc_r>
 8010808:	1e06      	subs	r6, r0, #0
 801080a:	d1e0      	bne.n	80107ce <__ssputs_r+0x62>
 801080c:	6921      	ldr	r1, [r4, #16]
 801080e:	9802      	ldr	r0, [sp, #8]
 8010810:	f7fe fe6c 	bl	800f4ec <_free_r>
 8010814:	230c      	movs	r3, #12
 8010816:	2001      	movs	r0, #1
 8010818:	9a02      	ldr	r2, [sp, #8]
 801081a:	4240      	negs	r0, r0
 801081c:	6013      	str	r3, [r2, #0]
 801081e:	89a2      	ldrh	r2, [r4, #12]
 8010820:	3334      	adds	r3, #52	@ 0x34
 8010822:	4313      	orrs	r3, r2
 8010824:	81a3      	strh	r3, [r4, #12]
 8010826:	e7e9      	b.n	80107fc <__ssputs_r+0x90>
 8010828:	fffffb7f 	.word	0xfffffb7f

0801082c <_svfiprintf_r>:
 801082c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801082e:	b0a1      	sub	sp, #132	@ 0x84
 8010830:	9003      	str	r0, [sp, #12]
 8010832:	001d      	movs	r5, r3
 8010834:	898b      	ldrh	r3, [r1, #12]
 8010836:	000f      	movs	r7, r1
 8010838:	0016      	movs	r6, r2
 801083a:	061b      	lsls	r3, r3, #24
 801083c:	d511      	bpl.n	8010862 <_svfiprintf_r+0x36>
 801083e:	690b      	ldr	r3, [r1, #16]
 8010840:	2b00      	cmp	r3, #0
 8010842:	d10e      	bne.n	8010862 <_svfiprintf_r+0x36>
 8010844:	2140      	movs	r1, #64	@ 0x40
 8010846:	f7ff fa17 	bl	800fc78 <_malloc_r>
 801084a:	6038      	str	r0, [r7, #0]
 801084c:	6138      	str	r0, [r7, #16]
 801084e:	2800      	cmp	r0, #0
 8010850:	d105      	bne.n	801085e <_svfiprintf_r+0x32>
 8010852:	230c      	movs	r3, #12
 8010854:	9a03      	ldr	r2, [sp, #12]
 8010856:	6013      	str	r3, [r2, #0]
 8010858:	2001      	movs	r0, #1
 801085a:	4240      	negs	r0, r0
 801085c:	e0cf      	b.n	80109fe <_svfiprintf_r+0x1d2>
 801085e:	2340      	movs	r3, #64	@ 0x40
 8010860:	617b      	str	r3, [r7, #20]
 8010862:	2300      	movs	r3, #0
 8010864:	ac08      	add	r4, sp, #32
 8010866:	6163      	str	r3, [r4, #20]
 8010868:	3320      	adds	r3, #32
 801086a:	7663      	strb	r3, [r4, #25]
 801086c:	3310      	adds	r3, #16
 801086e:	76a3      	strb	r3, [r4, #26]
 8010870:	9507      	str	r5, [sp, #28]
 8010872:	0035      	movs	r5, r6
 8010874:	782b      	ldrb	r3, [r5, #0]
 8010876:	2b00      	cmp	r3, #0
 8010878:	d001      	beq.n	801087e <_svfiprintf_r+0x52>
 801087a:	2b25      	cmp	r3, #37	@ 0x25
 801087c:	d148      	bne.n	8010910 <_svfiprintf_r+0xe4>
 801087e:	1bab      	subs	r3, r5, r6
 8010880:	9305      	str	r3, [sp, #20]
 8010882:	42b5      	cmp	r5, r6
 8010884:	d00b      	beq.n	801089e <_svfiprintf_r+0x72>
 8010886:	0032      	movs	r2, r6
 8010888:	0039      	movs	r1, r7
 801088a:	9803      	ldr	r0, [sp, #12]
 801088c:	f7ff ff6e 	bl	801076c <__ssputs_r>
 8010890:	3001      	adds	r0, #1
 8010892:	d100      	bne.n	8010896 <_svfiprintf_r+0x6a>
 8010894:	e0ae      	b.n	80109f4 <_svfiprintf_r+0x1c8>
 8010896:	6963      	ldr	r3, [r4, #20]
 8010898:	9a05      	ldr	r2, [sp, #20]
 801089a:	189b      	adds	r3, r3, r2
 801089c:	6163      	str	r3, [r4, #20]
 801089e:	782b      	ldrb	r3, [r5, #0]
 80108a0:	2b00      	cmp	r3, #0
 80108a2:	d100      	bne.n	80108a6 <_svfiprintf_r+0x7a>
 80108a4:	e0a6      	b.n	80109f4 <_svfiprintf_r+0x1c8>
 80108a6:	2201      	movs	r2, #1
 80108a8:	2300      	movs	r3, #0
 80108aa:	4252      	negs	r2, r2
 80108ac:	6062      	str	r2, [r4, #4]
 80108ae:	a904      	add	r1, sp, #16
 80108b0:	3254      	adds	r2, #84	@ 0x54
 80108b2:	1852      	adds	r2, r2, r1
 80108b4:	1c6e      	adds	r6, r5, #1
 80108b6:	6023      	str	r3, [r4, #0]
 80108b8:	60e3      	str	r3, [r4, #12]
 80108ba:	60a3      	str	r3, [r4, #8]
 80108bc:	7013      	strb	r3, [r2, #0]
 80108be:	65a3      	str	r3, [r4, #88]	@ 0x58
 80108c0:	4b54      	ldr	r3, [pc, #336]	@ (8010a14 <_svfiprintf_r+0x1e8>)
 80108c2:	2205      	movs	r2, #5
 80108c4:	0018      	movs	r0, r3
 80108c6:	7831      	ldrb	r1, [r6, #0]
 80108c8:	9305      	str	r3, [sp, #20]
 80108ca:	f000 fce7 	bl	801129c <memchr>
 80108ce:	1c75      	adds	r5, r6, #1
 80108d0:	2800      	cmp	r0, #0
 80108d2:	d11f      	bne.n	8010914 <_svfiprintf_r+0xe8>
 80108d4:	6822      	ldr	r2, [r4, #0]
 80108d6:	06d3      	lsls	r3, r2, #27
 80108d8:	d504      	bpl.n	80108e4 <_svfiprintf_r+0xb8>
 80108da:	2353      	movs	r3, #83	@ 0x53
 80108dc:	a904      	add	r1, sp, #16
 80108de:	185b      	adds	r3, r3, r1
 80108e0:	2120      	movs	r1, #32
 80108e2:	7019      	strb	r1, [r3, #0]
 80108e4:	0713      	lsls	r3, r2, #28
 80108e6:	d504      	bpl.n	80108f2 <_svfiprintf_r+0xc6>
 80108e8:	2353      	movs	r3, #83	@ 0x53
 80108ea:	a904      	add	r1, sp, #16
 80108ec:	185b      	adds	r3, r3, r1
 80108ee:	212b      	movs	r1, #43	@ 0x2b
 80108f0:	7019      	strb	r1, [r3, #0]
 80108f2:	7833      	ldrb	r3, [r6, #0]
 80108f4:	2b2a      	cmp	r3, #42	@ 0x2a
 80108f6:	d016      	beq.n	8010926 <_svfiprintf_r+0xfa>
 80108f8:	0035      	movs	r5, r6
 80108fa:	2100      	movs	r1, #0
 80108fc:	200a      	movs	r0, #10
 80108fe:	68e3      	ldr	r3, [r4, #12]
 8010900:	782a      	ldrb	r2, [r5, #0]
 8010902:	1c6e      	adds	r6, r5, #1
 8010904:	3a30      	subs	r2, #48	@ 0x30
 8010906:	2a09      	cmp	r2, #9
 8010908:	d950      	bls.n	80109ac <_svfiprintf_r+0x180>
 801090a:	2900      	cmp	r1, #0
 801090c:	d111      	bne.n	8010932 <_svfiprintf_r+0x106>
 801090e:	e017      	b.n	8010940 <_svfiprintf_r+0x114>
 8010910:	3501      	adds	r5, #1
 8010912:	e7af      	b.n	8010874 <_svfiprintf_r+0x48>
 8010914:	9b05      	ldr	r3, [sp, #20]
 8010916:	6822      	ldr	r2, [r4, #0]
 8010918:	1ac0      	subs	r0, r0, r3
 801091a:	2301      	movs	r3, #1
 801091c:	4083      	lsls	r3, r0
 801091e:	4313      	orrs	r3, r2
 8010920:	002e      	movs	r6, r5
 8010922:	6023      	str	r3, [r4, #0]
 8010924:	e7cc      	b.n	80108c0 <_svfiprintf_r+0x94>
 8010926:	9b07      	ldr	r3, [sp, #28]
 8010928:	1d19      	adds	r1, r3, #4
 801092a:	681b      	ldr	r3, [r3, #0]
 801092c:	9107      	str	r1, [sp, #28]
 801092e:	2b00      	cmp	r3, #0
 8010930:	db01      	blt.n	8010936 <_svfiprintf_r+0x10a>
 8010932:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010934:	e004      	b.n	8010940 <_svfiprintf_r+0x114>
 8010936:	425b      	negs	r3, r3
 8010938:	60e3      	str	r3, [r4, #12]
 801093a:	2302      	movs	r3, #2
 801093c:	4313      	orrs	r3, r2
 801093e:	6023      	str	r3, [r4, #0]
 8010940:	782b      	ldrb	r3, [r5, #0]
 8010942:	2b2e      	cmp	r3, #46	@ 0x2e
 8010944:	d10c      	bne.n	8010960 <_svfiprintf_r+0x134>
 8010946:	786b      	ldrb	r3, [r5, #1]
 8010948:	2b2a      	cmp	r3, #42	@ 0x2a
 801094a:	d134      	bne.n	80109b6 <_svfiprintf_r+0x18a>
 801094c:	9b07      	ldr	r3, [sp, #28]
 801094e:	3502      	adds	r5, #2
 8010950:	1d1a      	adds	r2, r3, #4
 8010952:	681b      	ldr	r3, [r3, #0]
 8010954:	9207      	str	r2, [sp, #28]
 8010956:	2b00      	cmp	r3, #0
 8010958:	da01      	bge.n	801095e <_svfiprintf_r+0x132>
 801095a:	2301      	movs	r3, #1
 801095c:	425b      	negs	r3, r3
 801095e:	9309      	str	r3, [sp, #36]	@ 0x24
 8010960:	4e2d      	ldr	r6, [pc, #180]	@ (8010a18 <_svfiprintf_r+0x1ec>)
 8010962:	2203      	movs	r2, #3
 8010964:	0030      	movs	r0, r6
 8010966:	7829      	ldrb	r1, [r5, #0]
 8010968:	f000 fc98 	bl	801129c <memchr>
 801096c:	2800      	cmp	r0, #0
 801096e:	d006      	beq.n	801097e <_svfiprintf_r+0x152>
 8010970:	2340      	movs	r3, #64	@ 0x40
 8010972:	1b80      	subs	r0, r0, r6
 8010974:	4083      	lsls	r3, r0
 8010976:	6822      	ldr	r2, [r4, #0]
 8010978:	3501      	adds	r5, #1
 801097a:	4313      	orrs	r3, r2
 801097c:	6023      	str	r3, [r4, #0]
 801097e:	7829      	ldrb	r1, [r5, #0]
 8010980:	2206      	movs	r2, #6
 8010982:	4826      	ldr	r0, [pc, #152]	@ (8010a1c <_svfiprintf_r+0x1f0>)
 8010984:	1c6e      	adds	r6, r5, #1
 8010986:	7621      	strb	r1, [r4, #24]
 8010988:	f000 fc88 	bl	801129c <memchr>
 801098c:	2800      	cmp	r0, #0
 801098e:	d038      	beq.n	8010a02 <_svfiprintf_r+0x1d6>
 8010990:	4b23      	ldr	r3, [pc, #140]	@ (8010a20 <_svfiprintf_r+0x1f4>)
 8010992:	2b00      	cmp	r3, #0
 8010994:	d122      	bne.n	80109dc <_svfiprintf_r+0x1b0>
 8010996:	2207      	movs	r2, #7
 8010998:	9b07      	ldr	r3, [sp, #28]
 801099a:	3307      	adds	r3, #7
 801099c:	4393      	bics	r3, r2
 801099e:	3308      	adds	r3, #8
 80109a0:	9307      	str	r3, [sp, #28]
 80109a2:	6963      	ldr	r3, [r4, #20]
 80109a4:	9a04      	ldr	r2, [sp, #16]
 80109a6:	189b      	adds	r3, r3, r2
 80109a8:	6163      	str	r3, [r4, #20]
 80109aa:	e762      	b.n	8010872 <_svfiprintf_r+0x46>
 80109ac:	4343      	muls	r3, r0
 80109ae:	0035      	movs	r5, r6
 80109b0:	2101      	movs	r1, #1
 80109b2:	189b      	adds	r3, r3, r2
 80109b4:	e7a4      	b.n	8010900 <_svfiprintf_r+0xd4>
 80109b6:	2300      	movs	r3, #0
 80109b8:	200a      	movs	r0, #10
 80109ba:	0019      	movs	r1, r3
 80109bc:	3501      	adds	r5, #1
 80109be:	6063      	str	r3, [r4, #4]
 80109c0:	782a      	ldrb	r2, [r5, #0]
 80109c2:	1c6e      	adds	r6, r5, #1
 80109c4:	3a30      	subs	r2, #48	@ 0x30
 80109c6:	2a09      	cmp	r2, #9
 80109c8:	d903      	bls.n	80109d2 <_svfiprintf_r+0x1a6>
 80109ca:	2b00      	cmp	r3, #0
 80109cc:	d0c8      	beq.n	8010960 <_svfiprintf_r+0x134>
 80109ce:	9109      	str	r1, [sp, #36]	@ 0x24
 80109d0:	e7c6      	b.n	8010960 <_svfiprintf_r+0x134>
 80109d2:	4341      	muls	r1, r0
 80109d4:	0035      	movs	r5, r6
 80109d6:	2301      	movs	r3, #1
 80109d8:	1889      	adds	r1, r1, r2
 80109da:	e7f1      	b.n	80109c0 <_svfiprintf_r+0x194>
 80109dc:	aa07      	add	r2, sp, #28
 80109de:	9200      	str	r2, [sp, #0]
 80109e0:	0021      	movs	r1, r4
 80109e2:	003a      	movs	r2, r7
 80109e4:	4b0f      	ldr	r3, [pc, #60]	@ (8010a24 <_svfiprintf_r+0x1f8>)
 80109e6:	9803      	ldr	r0, [sp, #12]
 80109e8:	e000      	b.n	80109ec <_svfiprintf_r+0x1c0>
 80109ea:	bf00      	nop
 80109ec:	9004      	str	r0, [sp, #16]
 80109ee:	9b04      	ldr	r3, [sp, #16]
 80109f0:	3301      	adds	r3, #1
 80109f2:	d1d6      	bne.n	80109a2 <_svfiprintf_r+0x176>
 80109f4:	89bb      	ldrh	r3, [r7, #12]
 80109f6:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80109f8:	065b      	lsls	r3, r3, #25
 80109fa:	d500      	bpl.n	80109fe <_svfiprintf_r+0x1d2>
 80109fc:	e72c      	b.n	8010858 <_svfiprintf_r+0x2c>
 80109fe:	b021      	add	sp, #132	@ 0x84
 8010a00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010a02:	aa07      	add	r2, sp, #28
 8010a04:	9200      	str	r2, [sp, #0]
 8010a06:	0021      	movs	r1, r4
 8010a08:	003a      	movs	r2, r7
 8010a0a:	4b06      	ldr	r3, [pc, #24]	@ (8010a24 <_svfiprintf_r+0x1f8>)
 8010a0c:	9803      	ldr	r0, [sp, #12]
 8010a0e:	f000 f9bf 	bl	8010d90 <_printf_i>
 8010a12:	e7eb      	b.n	80109ec <_svfiprintf_r+0x1c0>
 8010a14:	08012950 	.word	0x08012950
 8010a18:	08012956 	.word	0x08012956
 8010a1c:	0801295a 	.word	0x0801295a
 8010a20:	00000000 	.word	0x00000000
 8010a24:	0801076d 	.word	0x0801076d

08010a28 <__sfputc_r>:
 8010a28:	6893      	ldr	r3, [r2, #8]
 8010a2a:	b510      	push	{r4, lr}
 8010a2c:	3b01      	subs	r3, #1
 8010a2e:	6093      	str	r3, [r2, #8]
 8010a30:	2b00      	cmp	r3, #0
 8010a32:	da04      	bge.n	8010a3e <__sfputc_r+0x16>
 8010a34:	6994      	ldr	r4, [r2, #24]
 8010a36:	42a3      	cmp	r3, r4
 8010a38:	db07      	blt.n	8010a4a <__sfputc_r+0x22>
 8010a3a:	290a      	cmp	r1, #10
 8010a3c:	d005      	beq.n	8010a4a <__sfputc_r+0x22>
 8010a3e:	6813      	ldr	r3, [r2, #0]
 8010a40:	1c58      	adds	r0, r3, #1
 8010a42:	6010      	str	r0, [r2, #0]
 8010a44:	7019      	strb	r1, [r3, #0]
 8010a46:	0008      	movs	r0, r1
 8010a48:	bd10      	pop	{r4, pc}
 8010a4a:	f000 fb60 	bl	801110e <__swbuf_r>
 8010a4e:	0001      	movs	r1, r0
 8010a50:	e7f9      	b.n	8010a46 <__sfputc_r+0x1e>

08010a52 <__sfputs_r>:
 8010a52:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010a54:	0006      	movs	r6, r0
 8010a56:	000f      	movs	r7, r1
 8010a58:	0014      	movs	r4, r2
 8010a5a:	18d5      	adds	r5, r2, r3
 8010a5c:	42ac      	cmp	r4, r5
 8010a5e:	d101      	bne.n	8010a64 <__sfputs_r+0x12>
 8010a60:	2000      	movs	r0, #0
 8010a62:	e007      	b.n	8010a74 <__sfputs_r+0x22>
 8010a64:	7821      	ldrb	r1, [r4, #0]
 8010a66:	003a      	movs	r2, r7
 8010a68:	0030      	movs	r0, r6
 8010a6a:	f7ff ffdd 	bl	8010a28 <__sfputc_r>
 8010a6e:	3401      	adds	r4, #1
 8010a70:	1c43      	adds	r3, r0, #1
 8010a72:	d1f3      	bne.n	8010a5c <__sfputs_r+0xa>
 8010a74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08010a78 <_vfiprintf_r>:
 8010a78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010a7a:	b0a1      	sub	sp, #132	@ 0x84
 8010a7c:	000f      	movs	r7, r1
 8010a7e:	0015      	movs	r5, r2
 8010a80:	001e      	movs	r6, r3
 8010a82:	9003      	str	r0, [sp, #12]
 8010a84:	2800      	cmp	r0, #0
 8010a86:	d004      	beq.n	8010a92 <_vfiprintf_r+0x1a>
 8010a88:	6a03      	ldr	r3, [r0, #32]
 8010a8a:	2b00      	cmp	r3, #0
 8010a8c:	d101      	bne.n	8010a92 <_vfiprintf_r+0x1a>
 8010a8e:	f7fe fbe9 	bl	800f264 <__sinit>
 8010a92:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010a94:	07db      	lsls	r3, r3, #31
 8010a96:	d405      	bmi.n	8010aa4 <_vfiprintf_r+0x2c>
 8010a98:	89bb      	ldrh	r3, [r7, #12]
 8010a9a:	059b      	lsls	r3, r3, #22
 8010a9c:	d402      	bmi.n	8010aa4 <_vfiprintf_r+0x2c>
 8010a9e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8010aa0:	f7fe fd13 	bl	800f4ca <__retarget_lock_acquire_recursive>
 8010aa4:	89bb      	ldrh	r3, [r7, #12]
 8010aa6:	071b      	lsls	r3, r3, #28
 8010aa8:	d502      	bpl.n	8010ab0 <_vfiprintf_r+0x38>
 8010aaa:	693b      	ldr	r3, [r7, #16]
 8010aac:	2b00      	cmp	r3, #0
 8010aae:	d113      	bne.n	8010ad8 <_vfiprintf_r+0x60>
 8010ab0:	0039      	movs	r1, r7
 8010ab2:	9803      	ldr	r0, [sp, #12]
 8010ab4:	f000 fb6e 	bl	8011194 <__swsetup_r>
 8010ab8:	2800      	cmp	r0, #0
 8010aba:	d00d      	beq.n	8010ad8 <_vfiprintf_r+0x60>
 8010abc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010abe:	07db      	lsls	r3, r3, #31
 8010ac0:	d503      	bpl.n	8010aca <_vfiprintf_r+0x52>
 8010ac2:	2001      	movs	r0, #1
 8010ac4:	4240      	negs	r0, r0
 8010ac6:	b021      	add	sp, #132	@ 0x84
 8010ac8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010aca:	89bb      	ldrh	r3, [r7, #12]
 8010acc:	059b      	lsls	r3, r3, #22
 8010ace:	d4f8      	bmi.n	8010ac2 <_vfiprintf_r+0x4a>
 8010ad0:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8010ad2:	f7fe fcfb 	bl	800f4cc <__retarget_lock_release_recursive>
 8010ad6:	e7f4      	b.n	8010ac2 <_vfiprintf_r+0x4a>
 8010ad8:	2300      	movs	r3, #0
 8010ada:	ac08      	add	r4, sp, #32
 8010adc:	6163      	str	r3, [r4, #20]
 8010ade:	3320      	adds	r3, #32
 8010ae0:	7663      	strb	r3, [r4, #25]
 8010ae2:	3310      	adds	r3, #16
 8010ae4:	76a3      	strb	r3, [r4, #26]
 8010ae6:	9607      	str	r6, [sp, #28]
 8010ae8:	002e      	movs	r6, r5
 8010aea:	7833      	ldrb	r3, [r6, #0]
 8010aec:	2b00      	cmp	r3, #0
 8010aee:	d001      	beq.n	8010af4 <_vfiprintf_r+0x7c>
 8010af0:	2b25      	cmp	r3, #37	@ 0x25
 8010af2:	d148      	bne.n	8010b86 <_vfiprintf_r+0x10e>
 8010af4:	1b73      	subs	r3, r6, r5
 8010af6:	9305      	str	r3, [sp, #20]
 8010af8:	42ae      	cmp	r6, r5
 8010afa:	d00b      	beq.n	8010b14 <_vfiprintf_r+0x9c>
 8010afc:	002a      	movs	r2, r5
 8010afe:	0039      	movs	r1, r7
 8010b00:	9803      	ldr	r0, [sp, #12]
 8010b02:	f7ff ffa6 	bl	8010a52 <__sfputs_r>
 8010b06:	3001      	adds	r0, #1
 8010b08:	d100      	bne.n	8010b0c <_vfiprintf_r+0x94>
 8010b0a:	e0ae      	b.n	8010c6a <_vfiprintf_r+0x1f2>
 8010b0c:	6963      	ldr	r3, [r4, #20]
 8010b0e:	9a05      	ldr	r2, [sp, #20]
 8010b10:	189b      	adds	r3, r3, r2
 8010b12:	6163      	str	r3, [r4, #20]
 8010b14:	7833      	ldrb	r3, [r6, #0]
 8010b16:	2b00      	cmp	r3, #0
 8010b18:	d100      	bne.n	8010b1c <_vfiprintf_r+0xa4>
 8010b1a:	e0a6      	b.n	8010c6a <_vfiprintf_r+0x1f2>
 8010b1c:	2201      	movs	r2, #1
 8010b1e:	2300      	movs	r3, #0
 8010b20:	4252      	negs	r2, r2
 8010b22:	6062      	str	r2, [r4, #4]
 8010b24:	a904      	add	r1, sp, #16
 8010b26:	3254      	adds	r2, #84	@ 0x54
 8010b28:	1852      	adds	r2, r2, r1
 8010b2a:	1c75      	adds	r5, r6, #1
 8010b2c:	6023      	str	r3, [r4, #0]
 8010b2e:	60e3      	str	r3, [r4, #12]
 8010b30:	60a3      	str	r3, [r4, #8]
 8010b32:	7013      	strb	r3, [r2, #0]
 8010b34:	65a3      	str	r3, [r4, #88]	@ 0x58
 8010b36:	4b59      	ldr	r3, [pc, #356]	@ (8010c9c <_vfiprintf_r+0x224>)
 8010b38:	2205      	movs	r2, #5
 8010b3a:	0018      	movs	r0, r3
 8010b3c:	7829      	ldrb	r1, [r5, #0]
 8010b3e:	9305      	str	r3, [sp, #20]
 8010b40:	f000 fbac 	bl	801129c <memchr>
 8010b44:	1c6e      	adds	r6, r5, #1
 8010b46:	2800      	cmp	r0, #0
 8010b48:	d11f      	bne.n	8010b8a <_vfiprintf_r+0x112>
 8010b4a:	6822      	ldr	r2, [r4, #0]
 8010b4c:	06d3      	lsls	r3, r2, #27
 8010b4e:	d504      	bpl.n	8010b5a <_vfiprintf_r+0xe2>
 8010b50:	2353      	movs	r3, #83	@ 0x53
 8010b52:	a904      	add	r1, sp, #16
 8010b54:	185b      	adds	r3, r3, r1
 8010b56:	2120      	movs	r1, #32
 8010b58:	7019      	strb	r1, [r3, #0]
 8010b5a:	0713      	lsls	r3, r2, #28
 8010b5c:	d504      	bpl.n	8010b68 <_vfiprintf_r+0xf0>
 8010b5e:	2353      	movs	r3, #83	@ 0x53
 8010b60:	a904      	add	r1, sp, #16
 8010b62:	185b      	adds	r3, r3, r1
 8010b64:	212b      	movs	r1, #43	@ 0x2b
 8010b66:	7019      	strb	r1, [r3, #0]
 8010b68:	782b      	ldrb	r3, [r5, #0]
 8010b6a:	2b2a      	cmp	r3, #42	@ 0x2a
 8010b6c:	d016      	beq.n	8010b9c <_vfiprintf_r+0x124>
 8010b6e:	002e      	movs	r6, r5
 8010b70:	2100      	movs	r1, #0
 8010b72:	200a      	movs	r0, #10
 8010b74:	68e3      	ldr	r3, [r4, #12]
 8010b76:	7832      	ldrb	r2, [r6, #0]
 8010b78:	1c75      	adds	r5, r6, #1
 8010b7a:	3a30      	subs	r2, #48	@ 0x30
 8010b7c:	2a09      	cmp	r2, #9
 8010b7e:	d950      	bls.n	8010c22 <_vfiprintf_r+0x1aa>
 8010b80:	2900      	cmp	r1, #0
 8010b82:	d111      	bne.n	8010ba8 <_vfiprintf_r+0x130>
 8010b84:	e017      	b.n	8010bb6 <_vfiprintf_r+0x13e>
 8010b86:	3601      	adds	r6, #1
 8010b88:	e7af      	b.n	8010aea <_vfiprintf_r+0x72>
 8010b8a:	9b05      	ldr	r3, [sp, #20]
 8010b8c:	6822      	ldr	r2, [r4, #0]
 8010b8e:	1ac0      	subs	r0, r0, r3
 8010b90:	2301      	movs	r3, #1
 8010b92:	4083      	lsls	r3, r0
 8010b94:	4313      	orrs	r3, r2
 8010b96:	0035      	movs	r5, r6
 8010b98:	6023      	str	r3, [r4, #0]
 8010b9a:	e7cc      	b.n	8010b36 <_vfiprintf_r+0xbe>
 8010b9c:	9b07      	ldr	r3, [sp, #28]
 8010b9e:	1d19      	adds	r1, r3, #4
 8010ba0:	681b      	ldr	r3, [r3, #0]
 8010ba2:	9107      	str	r1, [sp, #28]
 8010ba4:	2b00      	cmp	r3, #0
 8010ba6:	db01      	blt.n	8010bac <_vfiprintf_r+0x134>
 8010ba8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010baa:	e004      	b.n	8010bb6 <_vfiprintf_r+0x13e>
 8010bac:	425b      	negs	r3, r3
 8010bae:	60e3      	str	r3, [r4, #12]
 8010bb0:	2302      	movs	r3, #2
 8010bb2:	4313      	orrs	r3, r2
 8010bb4:	6023      	str	r3, [r4, #0]
 8010bb6:	7833      	ldrb	r3, [r6, #0]
 8010bb8:	2b2e      	cmp	r3, #46	@ 0x2e
 8010bba:	d10c      	bne.n	8010bd6 <_vfiprintf_r+0x15e>
 8010bbc:	7873      	ldrb	r3, [r6, #1]
 8010bbe:	2b2a      	cmp	r3, #42	@ 0x2a
 8010bc0:	d134      	bne.n	8010c2c <_vfiprintf_r+0x1b4>
 8010bc2:	9b07      	ldr	r3, [sp, #28]
 8010bc4:	3602      	adds	r6, #2
 8010bc6:	1d1a      	adds	r2, r3, #4
 8010bc8:	681b      	ldr	r3, [r3, #0]
 8010bca:	9207      	str	r2, [sp, #28]
 8010bcc:	2b00      	cmp	r3, #0
 8010bce:	da01      	bge.n	8010bd4 <_vfiprintf_r+0x15c>
 8010bd0:	2301      	movs	r3, #1
 8010bd2:	425b      	negs	r3, r3
 8010bd4:	9309      	str	r3, [sp, #36]	@ 0x24
 8010bd6:	4d32      	ldr	r5, [pc, #200]	@ (8010ca0 <_vfiprintf_r+0x228>)
 8010bd8:	2203      	movs	r2, #3
 8010bda:	0028      	movs	r0, r5
 8010bdc:	7831      	ldrb	r1, [r6, #0]
 8010bde:	f000 fb5d 	bl	801129c <memchr>
 8010be2:	2800      	cmp	r0, #0
 8010be4:	d006      	beq.n	8010bf4 <_vfiprintf_r+0x17c>
 8010be6:	2340      	movs	r3, #64	@ 0x40
 8010be8:	1b40      	subs	r0, r0, r5
 8010bea:	4083      	lsls	r3, r0
 8010bec:	6822      	ldr	r2, [r4, #0]
 8010bee:	3601      	adds	r6, #1
 8010bf0:	4313      	orrs	r3, r2
 8010bf2:	6023      	str	r3, [r4, #0]
 8010bf4:	7831      	ldrb	r1, [r6, #0]
 8010bf6:	2206      	movs	r2, #6
 8010bf8:	482a      	ldr	r0, [pc, #168]	@ (8010ca4 <_vfiprintf_r+0x22c>)
 8010bfa:	1c75      	adds	r5, r6, #1
 8010bfc:	7621      	strb	r1, [r4, #24]
 8010bfe:	f000 fb4d 	bl	801129c <memchr>
 8010c02:	2800      	cmp	r0, #0
 8010c04:	d040      	beq.n	8010c88 <_vfiprintf_r+0x210>
 8010c06:	4b28      	ldr	r3, [pc, #160]	@ (8010ca8 <_vfiprintf_r+0x230>)
 8010c08:	2b00      	cmp	r3, #0
 8010c0a:	d122      	bne.n	8010c52 <_vfiprintf_r+0x1da>
 8010c0c:	2207      	movs	r2, #7
 8010c0e:	9b07      	ldr	r3, [sp, #28]
 8010c10:	3307      	adds	r3, #7
 8010c12:	4393      	bics	r3, r2
 8010c14:	3308      	adds	r3, #8
 8010c16:	9307      	str	r3, [sp, #28]
 8010c18:	6963      	ldr	r3, [r4, #20]
 8010c1a:	9a04      	ldr	r2, [sp, #16]
 8010c1c:	189b      	adds	r3, r3, r2
 8010c1e:	6163      	str	r3, [r4, #20]
 8010c20:	e762      	b.n	8010ae8 <_vfiprintf_r+0x70>
 8010c22:	4343      	muls	r3, r0
 8010c24:	002e      	movs	r6, r5
 8010c26:	2101      	movs	r1, #1
 8010c28:	189b      	adds	r3, r3, r2
 8010c2a:	e7a4      	b.n	8010b76 <_vfiprintf_r+0xfe>
 8010c2c:	2300      	movs	r3, #0
 8010c2e:	200a      	movs	r0, #10
 8010c30:	0019      	movs	r1, r3
 8010c32:	3601      	adds	r6, #1
 8010c34:	6063      	str	r3, [r4, #4]
 8010c36:	7832      	ldrb	r2, [r6, #0]
 8010c38:	1c75      	adds	r5, r6, #1
 8010c3a:	3a30      	subs	r2, #48	@ 0x30
 8010c3c:	2a09      	cmp	r2, #9
 8010c3e:	d903      	bls.n	8010c48 <_vfiprintf_r+0x1d0>
 8010c40:	2b00      	cmp	r3, #0
 8010c42:	d0c8      	beq.n	8010bd6 <_vfiprintf_r+0x15e>
 8010c44:	9109      	str	r1, [sp, #36]	@ 0x24
 8010c46:	e7c6      	b.n	8010bd6 <_vfiprintf_r+0x15e>
 8010c48:	4341      	muls	r1, r0
 8010c4a:	002e      	movs	r6, r5
 8010c4c:	2301      	movs	r3, #1
 8010c4e:	1889      	adds	r1, r1, r2
 8010c50:	e7f1      	b.n	8010c36 <_vfiprintf_r+0x1be>
 8010c52:	aa07      	add	r2, sp, #28
 8010c54:	9200      	str	r2, [sp, #0]
 8010c56:	0021      	movs	r1, r4
 8010c58:	003a      	movs	r2, r7
 8010c5a:	4b14      	ldr	r3, [pc, #80]	@ (8010cac <_vfiprintf_r+0x234>)
 8010c5c:	9803      	ldr	r0, [sp, #12]
 8010c5e:	e000      	b.n	8010c62 <_vfiprintf_r+0x1ea>
 8010c60:	bf00      	nop
 8010c62:	9004      	str	r0, [sp, #16]
 8010c64:	9b04      	ldr	r3, [sp, #16]
 8010c66:	3301      	adds	r3, #1
 8010c68:	d1d6      	bne.n	8010c18 <_vfiprintf_r+0x1a0>
 8010c6a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010c6c:	07db      	lsls	r3, r3, #31
 8010c6e:	d405      	bmi.n	8010c7c <_vfiprintf_r+0x204>
 8010c70:	89bb      	ldrh	r3, [r7, #12]
 8010c72:	059b      	lsls	r3, r3, #22
 8010c74:	d402      	bmi.n	8010c7c <_vfiprintf_r+0x204>
 8010c76:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8010c78:	f7fe fc28 	bl	800f4cc <__retarget_lock_release_recursive>
 8010c7c:	89bb      	ldrh	r3, [r7, #12]
 8010c7e:	065b      	lsls	r3, r3, #25
 8010c80:	d500      	bpl.n	8010c84 <_vfiprintf_r+0x20c>
 8010c82:	e71e      	b.n	8010ac2 <_vfiprintf_r+0x4a>
 8010c84:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8010c86:	e71e      	b.n	8010ac6 <_vfiprintf_r+0x4e>
 8010c88:	aa07      	add	r2, sp, #28
 8010c8a:	9200      	str	r2, [sp, #0]
 8010c8c:	0021      	movs	r1, r4
 8010c8e:	003a      	movs	r2, r7
 8010c90:	4b06      	ldr	r3, [pc, #24]	@ (8010cac <_vfiprintf_r+0x234>)
 8010c92:	9803      	ldr	r0, [sp, #12]
 8010c94:	f000 f87c 	bl	8010d90 <_printf_i>
 8010c98:	e7e3      	b.n	8010c62 <_vfiprintf_r+0x1ea>
 8010c9a:	46c0      	nop			@ (mov r8, r8)
 8010c9c:	08012950 	.word	0x08012950
 8010ca0:	08012956 	.word	0x08012956
 8010ca4:	0801295a 	.word	0x0801295a
 8010ca8:	00000000 	.word	0x00000000
 8010cac:	08010a53 	.word	0x08010a53

08010cb0 <_printf_common>:
 8010cb0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010cb2:	0016      	movs	r6, r2
 8010cb4:	9301      	str	r3, [sp, #4]
 8010cb6:	688a      	ldr	r2, [r1, #8]
 8010cb8:	690b      	ldr	r3, [r1, #16]
 8010cba:	000c      	movs	r4, r1
 8010cbc:	9000      	str	r0, [sp, #0]
 8010cbe:	4293      	cmp	r3, r2
 8010cc0:	da00      	bge.n	8010cc4 <_printf_common+0x14>
 8010cc2:	0013      	movs	r3, r2
 8010cc4:	0022      	movs	r2, r4
 8010cc6:	6033      	str	r3, [r6, #0]
 8010cc8:	3243      	adds	r2, #67	@ 0x43
 8010cca:	7812      	ldrb	r2, [r2, #0]
 8010ccc:	2a00      	cmp	r2, #0
 8010cce:	d001      	beq.n	8010cd4 <_printf_common+0x24>
 8010cd0:	3301      	adds	r3, #1
 8010cd2:	6033      	str	r3, [r6, #0]
 8010cd4:	6823      	ldr	r3, [r4, #0]
 8010cd6:	069b      	lsls	r3, r3, #26
 8010cd8:	d502      	bpl.n	8010ce0 <_printf_common+0x30>
 8010cda:	6833      	ldr	r3, [r6, #0]
 8010cdc:	3302      	adds	r3, #2
 8010cde:	6033      	str	r3, [r6, #0]
 8010ce0:	6822      	ldr	r2, [r4, #0]
 8010ce2:	2306      	movs	r3, #6
 8010ce4:	0015      	movs	r5, r2
 8010ce6:	401d      	ands	r5, r3
 8010ce8:	421a      	tst	r2, r3
 8010cea:	d027      	beq.n	8010d3c <_printf_common+0x8c>
 8010cec:	0023      	movs	r3, r4
 8010cee:	3343      	adds	r3, #67	@ 0x43
 8010cf0:	781b      	ldrb	r3, [r3, #0]
 8010cf2:	1e5a      	subs	r2, r3, #1
 8010cf4:	4193      	sbcs	r3, r2
 8010cf6:	6822      	ldr	r2, [r4, #0]
 8010cf8:	0692      	lsls	r2, r2, #26
 8010cfa:	d430      	bmi.n	8010d5e <_printf_common+0xae>
 8010cfc:	0022      	movs	r2, r4
 8010cfe:	9901      	ldr	r1, [sp, #4]
 8010d00:	9800      	ldr	r0, [sp, #0]
 8010d02:	9d08      	ldr	r5, [sp, #32]
 8010d04:	3243      	adds	r2, #67	@ 0x43
 8010d06:	47a8      	blx	r5
 8010d08:	3001      	adds	r0, #1
 8010d0a:	d025      	beq.n	8010d58 <_printf_common+0xa8>
 8010d0c:	2206      	movs	r2, #6
 8010d0e:	6823      	ldr	r3, [r4, #0]
 8010d10:	2500      	movs	r5, #0
 8010d12:	4013      	ands	r3, r2
 8010d14:	2b04      	cmp	r3, #4
 8010d16:	d105      	bne.n	8010d24 <_printf_common+0x74>
 8010d18:	6833      	ldr	r3, [r6, #0]
 8010d1a:	68e5      	ldr	r5, [r4, #12]
 8010d1c:	1aed      	subs	r5, r5, r3
 8010d1e:	43eb      	mvns	r3, r5
 8010d20:	17db      	asrs	r3, r3, #31
 8010d22:	401d      	ands	r5, r3
 8010d24:	68a3      	ldr	r3, [r4, #8]
 8010d26:	6922      	ldr	r2, [r4, #16]
 8010d28:	4293      	cmp	r3, r2
 8010d2a:	dd01      	ble.n	8010d30 <_printf_common+0x80>
 8010d2c:	1a9b      	subs	r3, r3, r2
 8010d2e:	18ed      	adds	r5, r5, r3
 8010d30:	2600      	movs	r6, #0
 8010d32:	42b5      	cmp	r5, r6
 8010d34:	d120      	bne.n	8010d78 <_printf_common+0xc8>
 8010d36:	2000      	movs	r0, #0
 8010d38:	e010      	b.n	8010d5c <_printf_common+0xac>
 8010d3a:	3501      	adds	r5, #1
 8010d3c:	68e3      	ldr	r3, [r4, #12]
 8010d3e:	6832      	ldr	r2, [r6, #0]
 8010d40:	1a9b      	subs	r3, r3, r2
 8010d42:	42ab      	cmp	r3, r5
 8010d44:	ddd2      	ble.n	8010cec <_printf_common+0x3c>
 8010d46:	0022      	movs	r2, r4
 8010d48:	2301      	movs	r3, #1
 8010d4a:	9901      	ldr	r1, [sp, #4]
 8010d4c:	9800      	ldr	r0, [sp, #0]
 8010d4e:	9f08      	ldr	r7, [sp, #32]
 8010d50:	3219      	adds	r2, #25
 8010d52:	47b8      	blx	r7
 8010d54:	3001      	adds	r0, #1
 8010d56:	d1f0      	bne.n	8010d3a <_printf_common+0x8a>
 8010d58:	2001      	movs	r0, #1
 8010d5a:	4240      	negs	r0, r0
 8010d5c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8010d5e:	2030      	movs	r0, #48	@ 0x30
 8010d60:	18e1      	adds	r1, r4, r3
 8010d62:	3143      	adds	r1, #67	@ 0x43
 8010d64:	7008      	strb	r0, [r1, #0]
 8010d66:	0021      	movs	r1, r4
 8010d68:	1c5a      	adds	r2, r3, #1
 8010d6a:	3145      	adds	r1, #69	@ 0x45
 8010d6c:	7809      	ldrb	r1, [r1, #0]
 8010d6e:	18a2      	adds	r2, r4, r2
 8010d70:	3243      	adds	r2, #67	@ 0x43
 8010d72:	3302      	adds	r3, #2
 8010d74:	7011      	strb	r1, [r2, #0]
 8010d76:	e7c1      	b.n	8010cfc <_printf_common+0x4c>
 8010d78:	0022      	movs	r2, r4
 8010d7a:	2301      	movs	r3, #1
 8010d7c:	9901      	ldr	r1, [sp, #4]
 8010d7e:	9800      	ldr	r0, [sp, #0]
 8010d80:	9f08      	ldr	r7, [sp, #32]
 8010d82:	321a      	adds	r2, #26
 8010d84:	47b8      	blx	r7
 8010d86:	3001      	adds	r0, #1
 8010d88:	d0e6      	beq.n	8010d58 <_printf_common+0xa8>
 8010d8a:	3601      	adds	r6, #1
 8010d8c:	e7d1      	b.n	8010d32 <_printf_common+0x82>
	...

08010d90 <_printf_i>:
 8010d90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010d92:	b08b      	sub	sp, #44	@ 0x2c
 8010d94:	9206      	str	r2, [sp, #24]
 8010d96:	000a      	movs	r2, r1
 8010d98:	3243      	adds	r2, #67	@ 0x43
 8010d9a:	9307      	str	r3, [sp, #28]
 8010d9c:	9005      	str	r0, [sp, #20]
 8010d9e:	9203      	str	r2, [sp, #12]
 8010da0:	7e0a      	ldrb	r2, [r1, #24]
 8010da2:	000c      	movs	r4, r1
 8010da4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8010da6:	2a78      	cmp	r2, #120	@ 0x78
 8010da8:	d809      	bhi.n	8010dbe <_printf_i+0x2e>
 8010daa:	2a62      	cmp	r2, #98	@ 0x62
 8010dac:	d80b      	bhi.n	8010dc6 <_printf_i+0x36>
 8010dae:	2a00      	cmp	r2, #0
 8010db0:	d100      	bne.n	8010db4 <_printf_i+0x24>
 8010db2:	e0bc      	b.n	8010f2e <_printf_i+0x19e>
 8010db4:	497b      	ldr	r1, [pc, #492]	@ (8010fa4 <_printf_i+0x214>)
 8010db6:	9104      	str	r1, [sp, #16]
 8010db8:	2a58      	cmp	r2, #88	@ 0x58
 8010dba:	d100      	bne.n	8010dbe <_printf_i+0x2e>
 8010dbc:	e090      	b.n	8010ee0 <_printf_i+0x150>
 8010dbe:	0025      	movs	r5, r4
 8010dc0:	3542      	adds	r5, #66	@ 0x42
 8010dc2:	702a      	strb	r2, [r5, #0]
 8010dc4:	e022      	b.n	8010e0c <_printf_i+0x7c>
 8010dc6:	0010      	movs	r0, r2
 8010dc8:	3863      	subs	r0, #99	@ 0x63
 8010dca:	2815      	cmp	r0, #21
 8010dcc:	d8f7      	bhi.n	8010dbe <_printf_i+0x2e>
 8010dce:	f7ef f9b7 	bl	8000140 <__gnu_thumb1_case_shi>
 8010dd2:	0016      	.short	0x0016
 8010dd4:	fff6001f 	.word	0xfff6001f
 8010dd8:	fff6fff6 	.word	0xfff6fff6
 8010ddc:	001ffff6 	.word	0x001ffff6
 8010de0:	fff6fff6 	.word	0xfff6fff6
 8010de4:	fff6fff6 	.word	0xfff6fff6
 8010de8:	003600a1 	.word	0x003600a1
 8010dec:	fff60080 	.word	0xfff60080
 8010df0:	00b2fff6 	.word	0x00b2fff6
 8010df4:	0036fff6 	.word	0x0036fff6
 8010df8:	fff6fff6 	.word	0xfff6fff6
 8010dfc:	0084      	.short	0x0084
 8010dfe:	0025      	movs	r5, r4
 8010e00:	681a      	ldr	r2, [r3, #0]
 8010e02:	3542      	adds	r5, #66	@ 0x42
 8010e04:	1d11      	adds	r1, r2, #4
 8010e06:	6019      	str	r1, [r3, #0]
 8010e08:	6813      	ldr	r3, [r2, #0]
 8010e0a:	702b      	strb	r3, [r5, #0]
 8010e0c:	2301      	movs	r3, #1
 8010e0e:	e0a0      	b.n	8010f52 <_printf_i+0x1c2>
 8010e10:	6818      	ldr	r0, [r3, #0]
 8010e12:	6809      	ldr	r1, [r1, #0]
 8010e14:	1d02      	adds	r2, r0, #4
 8010e16:	060d      	lsls	r5, r1, #24
 8010e18:	d50b      	bpl.n	8010e32 <_printf_i+0xa2>
 8010e1a:	6806      	ldr	r6, [r0, #0]
 8010e1c:	601a      	str	r2, [r3, #0]
 8010e1e:	2e00      	cmp	r6, #0
 8010e20:	da03      	bge.n	8010e2a <_printf_i+0x9a>
 8010e22:	232d      	movs	r3, #45	@ 0x2d
 8010e24:	9a03      	ldr	r2, [sp, #12]
 8010e26:	4276      	negs	r6, r6
 8010e28:	7013      	strb	r3, [r2, #0]
 8010e2a:	4b5e      	ldr	r3, [pc, #376]	@ (8010fa4 <_printf_i+0x214>)
 8010e2c:	270a      	movs	r7, #10
 8010e2e:	9304      	str	r3, [sp, #16]
 8010e30:	e018      	b.n	8010e64 <_printf_i+0xd4>
 8010e32:	6806      	ldr	r6, [r0, #0]
 8010e34:	601a      	str	r2, [r3, #0]
 8010e36:	0649      	lsls	r1, r1, #25
 8010e38:	d5f1      	bpl.n	8010e1e <_printf_i+0x8e>
 8010e3a:	b236      	sxth	r6, r6
 8010e3c:	e7ef      	b.n	8010e1e <_printf_i+0x8e>
 8010e3e:	6808      	ldr	r0, [r1, #0]
 8010e40:	6819      	ldr	r1, [r3, #0]
 8010e42:	c940      	ldmia	r1!, {r6}
 8010e44:	0605      	lsls	r5, r0, #24
 8010e46:	d402      	bmi.n	8010e4e <_printf_i+0xbe>
 8010e48:	0640      	lsls	r0, r0, #25
 8010e4a:	d500      	bpl.n	8010e4e <_printf_i+0xbe>
 8010e4c:	b2b6      	uxth	r6, r6
 8010e4e:	6019      	str	r1, [r3, #0]
 8010e50:	4b54      	ldr	r3, [pc, #336]	@ (8010fa4 <_printf_i+0x214>)
 8010e52:	270a      	movs	r7, #10
 8010e54:	9304      	str	r3, [sp, #16]
 8010e56:	2a6f      	cmp	r2, #111	@ 0x6f
 8010e58:	d100      	bne.n	8010e5c <_printf_i+0xcc>
 8010e5a:	3f02      	subs	r7, #2
 8010e5c:	0023      	movs	r3, r4
 8010e5e:	2200      	movs	r2, #0
 8010e60:	3343      	adds	r3, #67	@ 0x43
 8010e62:	701a      	strb	r2, [r3, #0]
 8010e64:	6863      	ldr	r3, [r4, #4]
 8010e66:	60a3      	str	r3, [r4, #8]
 8010e68:	2b00      	cmp	r3, #0
 8010e6a:	db03      	blt.n	8010e74 <_printf_i+0xe4>
 8010e6c:	2104      	movs	r1, #4
 8010e6e:	6822      	ldr	r2, [r4, #0]
 8010e70:	438a      	bics	r2, r1
 8010e72:	6022      	str	r2, [r4, #0]
 8010e74:	2e00      	cmp	r6, #0
 8010e76:	d102      	bne.n	8010e7e <_printf_i+0xee>
 8010e78:	9d03      	ldr	r5, [sp, #12]
 8010e7a:	2b00      	cmp	r3, #0
 8010e7c:	d00c      	beq.n	8010e98 <_printf_i+0x108>
 8010e7e:	9d03      	ldr	r5, [sp, #12]
 8010e80:	0030      	movs	r0, r6
 8010e82:	0039      	movs	r1, r7
 8010e84:	f7ef f9ec 	bl	8000260 <__aeabi_uidivmod>
 8010e88:	9b04      	ldr	r3, [sp, #16]
 8010e8a:	3d01      	subs	r5, #1
 8010e8c:	5c5b      	ldrb	r3, [r3, r1]
 8010e8e:	702b      	strb	r3, [r5, #0]
 8010e90:	0033      	movs	r3, r6
 8010e92:	0006      	movs	r6, r0
 8010e94:	429f      	cmp	r7, r3
 8010e96:	d9f3      	bls.n	8010e80 <_printf_i+0xf0>
 8010e98:	2f08      	cmp	r7, #8
 8010e9a:	d109      	bne.n	8010eb0 <_printf_i+0x120>
 8010e9c:	6823      	ldr	r3, [r4, #0]
 8010e9e:	07db      	lsls	r3, r3, #31
 8010ea0:	d506      	bpl.n	8010eb0 <_printf_i+0x120>
 8010ea2:	6862      	ldr	r2, [r4, #4]
 8010ea4:	6923      	ldr	r3, [r4, #16]
 8010ea6:	429a      	cmp	r2, r3
 8010ea8:	dc02      	bgt.n	8010eb0 <_printf_i+0x120>
 8010eaa:	2330      	movs	r3, #48	@ 0x30
 8010eac:	3d01      	subs	r5, #1
 8010eae:	702b      	strb	r3, [r5, #0]
 8010eb0:	9b03      	ldr	r3, [sp, #12]
 8010eb2:	1b5b      	subs	r3, r3, r5
 8010eb4:	6123      	str	r3, [r4, #16]
 8010eb6:	9b07      	ldr	r3, [sp, #28]
 8010eb8:	0021      	movs	r1, r4
 8010eba:	9300      	str	r3, [sp, #0]
 8010ebc:	9805      	ldr	r0, [sp, #20]
 8010ebe:	9b06      	ldr	r3, [sp, #24]
 8010ec0:	aa09      	add	r2, sp, #36	@ 0x24
 8010ec2:	f7ff fef5 	bl	8010cb0 <_printf_common>
 8010ec6:	3001      	adds	r0, #1
 8010ec8:	d148      	bne.n	8010f5c <_printf_i+0x1cc>
 8010eca:	2001      	movs	r0, #1
 8010ecc:	4240      	negs	r0, r0
 8010ece:	b00b      	add	sp, #44	@ 0x2c
 8010ed0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010ed2:	2220      	movs	r2, #32
 8010ed4:	6809      	ldr	r1, [r1, #0]
 8010ed6:	430a      	orrs	r2, r1
 8010ed8:	6022      	str	r2, [r4, #0]
 8010eda:	2278      	movs	r2, #120	@ 0x78
 8010edc:	4932      	ldr	r1, [pc, #200]	@ (8010fa8 <_printf_i+0x218>)
 8010ede:	9104      	str	r1, [sp, #16]
 8010ee0:	0021      	movs	r1, r4
 8010ee2:	3145      	adds	r1, #69	@ 0x45
 8010ee4:	700a      	strb	r2, [r1, #0]
 8010ee6:	6819      	ldr	r1, [r3, #0]
 8010ee8:	6822      	ldr	r2, [r4, #0]
 8010eea:	c940      	ldmia	r1!, {r6}
 8010eec:	0610      	lsls	r0, r2, #24
 8010eee:	d402      	bmi.n	8010ef6 <_printf_i+0x166>
 8010ef0:	0650      	lsls	r0, r2, #25
 8010ef2:	d500      	bpl.n	8010ef6 <_printf_i+0x166>
 8010ef4:	b2b6      	uxth	r6, r6
 8010ef6:	6019      	str	r1, [r3, #0]
 8010ef8:	07d3      	lsls	r3, r2, #31
 8010efa:	d502      	bpl.n	8010f02 <_printf_i+0x172>
 8010efc:	2320      	movs	r3, #32
 8010efe:	4313      	orrs	r3, r2
 8010f00:	6023      	str	r3, [r4, #0]
 8010f02:	2e00      	cmp	r6, #0
 8010f04:	d001      	beq.n	8010f0a <_printf_i+0x17a>
 8010f06:	2710      	movs	r7, #16
 8010f08:	e7a8      	b.n	8010e5c <_printf_i+0xcc>
 8010f0a:	2220      	movs	r2, #32
 8010f0c:	6823      	ldr	r3, [r4, #0]
 8010f0e:	4393      	bics	r3, r2
 8010f10:	6023      	str	r3, [r4, #0]
 8010f12:	e7f8      	b.n	8010f06 <_printf_i+0x176>
 8010f14:	681a      	ldr	r2, [r3, #0]
 8010f16:	680d      	ldr	r5, [r1, #0]
 8010f18:	1d10      	adds	r0, r2, #4
 8010f1a:	6949      	ldr	r1, [r1, #20]
 8010f1c:	6018      	str	r0, [r3, #0]
 8010f1e:	6813      	ldr	r3, [r2, #0]
 8010f20:	062e      	lsls	r6, r5, #24
 8010f22:	d501      	bpl.n	8010f28 <_printf_i+0x198>
 8010f24:	6019      	str	r1, [r3, #0]
 8010f26:	e002      	b.n	8010f2e <_printf_i+0x19e>
 8010f28:	066d      	lsls	r5, r5, #25
 8010f2a:	d5fb      	bpl.n	8010f24 <_printf_i+0x194>
 8010f2c:	8019      	strh	r1, [r3, #0]
 8010f2e:	2300      	movs	r3, #0
 8010f30:	9d03      	ldr	r5, [sp, #12]
 8010f32:	6123      	str	r3, [r4, #16]
 8010f34:	e7bf      	b.n	8010eb6 <_printf_i+0x126>
 8010f36:	681a      	ldr	r2, [r3, #0]
 8010f38:	1d11      	adds	r1, r2, #4
 8010f3a:	6019      	str	r1, [r3, #0]
 8010f3c:	6815      	ldr	r5, [r2, #0]
 8010f3e:	2100      	movs	r1, #0
 8010f40:	0028      	movs	r0, r5
 8010f42:	6862      	ldr	r2, [r4, #4]
 8010f44:	f000 f9aa 	bl	801129c <memchr>
 8010f48:	2800      	cmp	r0, #0
 8010f4a:	d001      	beq.n	8010f50 <_printf_i+0x1c0>
 8010f4c:	1b40      	subs	r0, r0, r5
 8010f4e:	6060      	str	r0, [r4, #4]
 8010f50:	6863      	ldr	r3, [r4, #4]
 8010f52:	6123      	str	r3, [r4, #16]
 8010f54:	2300      	movs	r3, #0
 8010f56:	9a03      	ldr	r2, [sp, #12]
 8010f58:	7013      	strb	r3, [r2, #0]
 8010f5a:	e7ac      	b.n	8010eb6 <_printf_i+0x126>
 8010f5c:	002a      	movs	r2, r5
 8010f5e:	6923      	ldr	r3, [r4, #16]
 8010f60:	9906      	ldr	r1, [sp, #24]
 8010f62:	9805      	ldr	r0, [sp, #20]
 8010f64:	9d07      	ldr	r5, [sp, #28]
 8010f66:	47a8      	blx	r5
 8010f68:	3001      	adds	r0, #1
 8010f6a:	d0ae      	beq.n	8010eca <_printf_i+0x13a>
 8010f6c:	6823      	ldr	r3, [r4, #0]
 8010f6e:	079b      	lsls	r3, r3, #30
 8010f70:	d415      	bmi.n	8010f9e <_printf_i+0x20e>
 8010f72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010f74:	68e0      	ldr	r0, [r4, #12]
 8010f76:	4298      	cmp	r0, r3
 8010f78:	daa9      	bge.n	8010ece <_printf_i+0x13e>
 8010f7a:	0018      	movs	r0, r3
 8010f7c:	e7a7      	b.n	8010ece <_printf_i+0x13e>
 8010f7e:	0022      	movs	r2, r4
 8010f80:	2301      	movs	r3, #1
 8010f82:	9906      	ldr	r1, [sp, #24]
 8010f84:	9805      	ldr	r0, [sp, #20]
 8010f86:	9e07      	ldr	r6, [sp, #28]
 8010f88:	3219      	adds	r2, #25
 8010f8a:	47b0      	blx	r6
 8010f8c:	3001      	adds	r0, #1
 8010f8e:	d09c      	beq.n	8010eca <_printf_i+0x13a>
 8010f90:	3501      	adds	r5, #1
 8010f92:	68e3      	ldr	r3, [r4, #12]
 8010f94:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010f96:	1a9b      	subs	r3, r3, r2
 8010f98:	42ab      	cmp	r3, r5
 8010f9a:	dcf0      	bgt.n	8010f7e <_printf_i+0x1ee>
 8010f9c:	e7e9      	b.n	8010f72 <_printf_i+0x1e2>
 8010f9e:	2500      	movs	r5, #0
 8010fa0:	e7f7      	b.n	8010f92 <_printf_i+0x202>
 8010fa2:	46c0      	nop			@ (mov r8, r8)
 8010fa4:	08012961 	.word	0x08012961
 8010fa8:	08012972 	.word	0x08012972

08010fac <__sflush_r>:
 8010fac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010fae:	220c      	movs	r2, #12
 8010fb0:	5e8b      	ldrsh	r3, [r1, r2]
 8010fb2:	0005      	movs	r5, r0
 8010fb4:	000c      	movs	r4, r1
 8010fb6:	071a      	lsls	r2, r3, #28
 8010fb8:	d456      	bmi.n	8011068 <__sflush_r+0xbc>
 8010fba:	684a      	ldr	r2, [r1, #4]
 8010fbc:	2a00      	cmp	r2, #0
 8010fbe:	dc02      	bgt.n	8010fc6 <__sflush_r+0x1a>
 8010fc0:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8010fc2:	2a00      	cmp	r2, #0
 8010fc4:	dd4e      	ble.n	8011064 <__sflush_r+0xb8>
 8010fc6:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8010fc8:	2f00      	cmp	r7, #0
 8010fca:	d04b      	beq.n	8011064 <__sflush_r+0xb8>
 8010fcc:	2200      	movs	r2, #0
 8010fce:	2080      	movs	r0, #128	@ 0x80
 8010fd0:	682e      	ldr	r6, [r5, #0]
 8010fd2:	602a      	str	r2, [r5, #0]
 8010fd4:	001a      	movs	r2, r3
 8010fd6:	0140      	lsls	r0, r0, #5
 8010fd8:	6a21      	ldr	r1, [r4, #32]
 8010fda:	4002      	ands	r2, r0
 8010fdc:	4203      	tst	r3, r0
 8010fde:	d033      	beq.n	8011048 <__sflush_r+0x9c>
 8010fe0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8010fe2:	89a3      	ldrh	r3, [r4, #12]
 8010fe4:	075b      	lsls	r3, r3, #29
 8010fe6:	d506      	bpl.n	8010ff6 <__sflush_r+0x4a>
 8010fe8:	6863      	ldr	r3, [r4, #4]
 8010fea:	1ad2      	subs	r2, r2, r3
 8010fec:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8010fee:	2b00      	cmp	r3, #0
 8010ff0:	d001      	beq.n	8010ff6 <__sflush_r+0x4a>
 8010ff2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8010ff4:	1ad2      	subs	r2, r2, r3
 8010ff6:	2300      	movs	r3, #0
 8010ff8:	0028      	movs	r0, r5
 8010ffa:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8010ffc:	6a21      	ldr	r1, [r4, #32]
 8010ffe:	47b8      	blx	r7
 8011000:	89a2      	ldrh	r2, [r4, #12]
 8011002:	1c43      	adds	r3, r0, #1
 8011004:	d106      	bne.n	8011014 <__sflush_r+0x68>
 8011006:	6829      	ldr	r1, [r5, #0]
 8011008:	291d      	cmp	r1, #29
 801100a:	d846      	bhi.n	801109a <__sflush_r+0xee>
 801100c:	4b29      	ldr	r3, [pc, #164]	@ (80110b4 <__sflush_r+0x108>)
 801100e:	410b      	asrs	r3, r1
 8011010:	07db      	lsls	r3, r3, #31
 8011012:	d442      	bmi.n	801109a <__sflush_r+0xee>
 8011014:	2300      	movs	r3, #0
 8011016:	6063      	str	r3, [r4, #4]
 8011018:	6923      	ldr	r3, [r4, #16]
 801101a:	6023      	str	r3, [r4, #0]
 801101c:	04d2      	lsls	r2, r2, #19
 801101e:	d505      	bpl.n	801102c <__sflush_r+0x80>
 8011020:	1c43      	adds	r3, r0, #1
 8011022:	d102      	bne.n	801102a <__sflush_r+0x7e>
 8011024:	682b      	ldr	r3, [r5, #0]
 8011026:	2b00      	cmp	r3, #0
 8011028:	d100      	bne.n	801102c <__sflush_r+0x80>
 801102a:	6560      	str	r0, [r4, #84]	@ 0x54
 801102c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801102e:	602e      	str	r6, [r5, #0]
 8011030:	2900      	cmp	r1, #0
 8011032:	d017      	beq.n	8011064 <__sflush_r+0xb8>
 8011034:	0023      	movs	r3, r4
 8011036:	3344      	adds	r3, #68	@ 0x44
 8011038:	4299      	cmp	r1, r3
 801103a:	d002      	beq.n	8011042 <__sflush_r+0x96>
 801103c:	0028      	movs	r0, r5
 801103e:	f7fe fa55 	bl	800f4ec <_free_r>
 8011042:	2300      	movs	r3, #0
 8011044:	6363      	str	r3, [r4, #52]	@ 0x34
 8011046:	e00d      	b.n	8011064 <__sflush_r+0xb8>
 8011048:	2301      	movs	r3, #1
 801104a:	0028      	movs	r0, r5
 801104c:	47b8      	blx	r7
 801104e:	0002      	movs	r2, r0
 8011050:	1c43      	adds	r3, r0, #1
 8011052:	d1c6      	bne.n	8010fe2 <__sflush_r+0x36>
 8011054:	682b      	ldr	r3, [r5, #0]
 8011056:	2b00      	cmp	r3, #0
 8011058:	d0c3      	beq.n	8010fe2 <__sflush_r+0x36>
 801105a:	2b1d      	cmp	r3, #29
 801105c:	d001      	beq.n	8011062 <__sflush_r+0xb6>
 801105e:	2b16      	cmp	r3, #22
 8011060:	d11a      	bne.n	8011098 <__sflush_r+0xec>
 8011062:	602e      	str	r6, [r5, #0]
 8011064:	2000      	movs	r0, #0
 8011066:	e01e      	b.n	80110a6 <__sflush_r+0xfa>
 8011068:	690e      	ldr	r6, [r1, #16]
 801106a:	2e00      	cmp	r6, #0
 801106c:	d0fa      	beq.n	8011064 <__sflush_r+0xb8>
 801106e:	680f      	ldr	r7, [r1, #0]
 8011070:	600e      	str	r6, [r1, #0]
 8011072:	1bba      	subs	r2, r7, r6
 8011074:	9201      	str	r2, [sp, #4]
 8011076:	2200      	movs	r2, #0
 8011078:	079b      	lsls	r3, r3, #30
 801107a:	d100      	bne.n	801107e <__sflush_r+0xd2>
 801107c:	694a      	ldr	r2, [r1, #20]
 801107e:	60a2      	str	r2, [r4, #8]
 8011080:	9b01      	ldr	r3, [sp, #4]
 8011082:	2b00      	cmp	r3, #0
 8011084:	ddee      	ble.n	8011064 <__sflush_r+0xb8>
 8011086:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8011088:	0032      	movs	r2, r6
 801108a:	001f      	movs	r7, r3
 801108c:	0028      	movs	r0, r5
 801108e:	9b01      	ldr	r3, [sp, #4]
 8011090:	6a21      	ldr	r1, [r4, #32]
 8011092:	47b8      	blx	r7
 8011094:	2800      	cmp	r0, #0
 8011096:	dc07      	bgt.n	80110a8 <__sflush_r+0xfc>
 8011098:	89a2      	ldrh	r2, [r4, #12]
 801109a:	2340      	movs	r3, #64	@ 0x40
 801109c:	2001      	movs	r0, #1
 801109e:	4313      	orrs	r3, r2
 80110a0:	b21b      	sxth	r3, r3
 80110a2:	81a3      	strh	r3, [r4, #12]
 80110a4:	4240      	negs	r0, r0
 80110a6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80110a8:	9b01      	ldr	r3, [sp, #4]
 80110aa:	1836      	adds	r6, r6, r0
 80110ac:	1a1b      	subs	r3, r3, r0
 80110ae:	9301      	str	r3, [sp, #4]
 80110b0:	e7e6      	b.n	8011080 <__sflush_r+0xd4>
 80110b2:	46c0      	nop			@ (mov r8, r8)
 80110b4:	dfbffffe 	.word	0xdfbffffe

080110b8 <_fflush_r>:
 80110b8:	690b      	ldr	r3, [r1, #16]
 80110ba:	b570      	push	{r4, r5, r6, lr}
 80110bc:	0005      	movs	r5, r0
 80110be:	000c      	movs	r4, r1
 80110c0:	2b00      	cmp	r3, #0
 80110c2:	d102      	bne.n	80110ca <_fflush_r+0x12>
 80110c4:	2500      	movs	r5, #0
 80110c6:	0028      	movs	r0, r5
 80110c8:	bd70      	pop	{r4, r5, r6, pc}
 80110ca:	2800      	cmp	r0, #0
 80110cc:	d004      	beq.n	80110d8 <_fflush_r+0x20>
 80110ce:	6a03      	ldr	r3, [r0, #32]
 80110d0:	2b00      	cmp	r3, #0
 80110d2:	d101      	bne.n	80110d8 <_fflush_r+0x20>
 80110d4:	f7fe f8c6 	bl	800f264 <__sinit>
 80110d8:	220c      	movs	r2, #12
 80110da:	5ea3      	ldrsh	r3, [r4, r2]
 80110dc:	2b00      	cmp	r3, #0
 80110de:	d0f1      	beq.n	80110c4 <_fflush_r+0xc>
 80110e0:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80110e2:	07d2      	lsls	r2, r2, #31
 80110e4:	d404      	bmi.n	80110f0 <_fflush_r+0x38>
 80110e6:	059b      	lsls	r3, r3, #22
 80110e8:	d402      	bmi.n	80110f0 <_fflush_r+0x38>
 80110ea:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80110ec:	f7fe f9ed 	bl	800f4ca <__retarget_lock_acquire_recursive>
 80110f0:	0028      	movs	r0, r5
 80110f2:	0021      	movs	r1, r4
 80110f4:	f7ff ff5a 	bl	8010fac <__sflush_r>
 80110f8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80110fa:	0005      	movs	r5, r0
 80110fc:	07db      	lsls	r3, r3, #31
 80110fe:	d4e2      	bmi.n	80110c6 <_fflush_r+0xe>
 8011100:	89a3      	ldrh	r3, [r4, #12]
 8011102:	059b      	lsls	r3, r3, #22
 8011104:	d4df      	bmi.n	80110c6 <_fflush_r+0xe>
 8011106:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011108:	f7fe f9e0 	bl	800f4cc <__retarget_lock_release_recursive>
 801110c:	e7db      	b.n	80110c6 <_fflush_r+0xe>

0801110e <__swbuf_r>:
 801110e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011110:	0006      	movs	r6, r0
 8011112:	000d      	movs	r5, r1
 8011114:	0014      	movs	r4, r2
 8011116:	2800      	cmp	r0, #0
 8011118:	d004      	beq.n	8011124 <__swbuf_r+0x16>
 801111a:	6a03      	ldr	r3, [r0, #32]
 801111c:	2b00      	cmp	r3, #0
 801111e:	d101      	bne.n	8011124 <__swbuf_r+0x16>
 8011120:	f7fe f8a0 	bl	800f264 <__sinit>
 8011124:	69a3      	ldr	r3, [r4, #24]
 8011126:	60a3      	str	r3, [r4, #8]
 8011128:	89a3      	ldrh	r3, [r4, #12]
 801112a:	071b      	lsls	r3, r3, #28
 801112c:	d502      	bpl.n	8011134 <__swbuf_r+0x26>
 801112e:	6923      	ldr	r3, [r4, #16]
 8011130:	2b00      	cmp	r3, #0
 8011132:	d109      	bne.n	8011148 <__swbuf_r+0x3a>
 8011134:	0021      	movs	r1, r4
 8011136:	0030      	movs	r0, r6
 8011138:	f000 f82c 	bl	8011194 <__swsetup_r>
 801113c:	2800      	cmp	r0, #0
 801113e:	d003      	beq.n	8011148 <__swbuf_r+0x3a>
 8011140:	2501      	movs	r5, #1
 8011142:	426d      	negs	r5, r5
 8011144:	0028      	movs	r0, r5
 8011146:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011148:	6923      	ldr	r3, [r4, #16]
 801114a:	6820      	ldr	r0, [r4, #0]
 801114c:	b2ef      	uxtb	r7, r5
 801114e:	1ac0      	subs	r0, r0, r3
 8011150:	6963      	ldr	r3, [r4, #20]
 8011152:	b2ed      	uxtb	r5, r5
 8011154:	4283      	cmp	r3, r0
 8011156:	dc05      	bgt.n	8011164 <__swbuf_r+0x56>
 8011158:	0021      	movs	r1, r4
 801115a:	0030      	movs	r0, r6
 801115c:	f7ff ffac 	bl	80110b8 <_fflush_r>
 8011160:	2800      	cmp	r0, #0
 8011162:	d1ed      	bne.n	8011140 <__swbuf_r+0x32>
 8011164:	68a3      	ldr	r3, [r4, #8]
 8011166:	3001      	adds	r0, #1
 8011168:	3b01      	subs	r3, #1
 801116a:	60a3      	str	r3, [r4, #8]
 801116c:	6823      	ldr	r3, [r4, #0]
 801116e:	1c5a      	adds	r2, r3, #1
 8011170:	6022      	str	r2, [r4, #0]
 8011172:	701f      	strb	r7, [r3, #0]
 8011174:	6963      	ldr	r3, [r4, #20]
 8011176:	4283      	cmp	r3, r0
 8011178:	d004      	beq.n	8011184 <__swbuf_r+0x76>
 801117a:	89a3      	ldrh	r3, [r4, #12]
 801117c:	07db      	lsls	r3, r3, #31
 801117e:	d5e1      	bpl.n	8011144 <__swbuf_r+0x36>
 8011180:	2d0a      	cmp	r5, #10
 8011182:	d1df      	bne.n	8011144 <__swbuf_r+0x36>
 8011184:	0021      	movs	r1, r4
 8011186:	0030      	movs	r0, r6
 8011188:	f7ff ff96 	bl	80110b8 <_fflush_r>
 801118c:	2800      	cmp	r0, #0
 801118e:	d0d9      	beq.n	8011144 <__swbuf_r+0x36>
 8011190:	e7d6      	b.n	8011140 <__swbuf_r+0x32>
	...

08011194 <__swsetup_r>:
 8011194:	4b2d      	ldr	r3, [pc, #180]	@ (801124c <__swsetup_r+0xb8>)
 8011196:	b570      	push	{r4, r5, r6, lr}
 8011198:	0005      	movs	r5, r0
 801119a:	6818      	ldr	r0, [r3, #0]
 801119c:	000c      	movs	r4, r1
 801119e:	2800      	cmp	r0, #0
 80111a0:	d004      	beq.n	80111ac <__swsetup_r+0x18>
 80111a2:	6a03      	ldr	r3, [r0, #32]
 80111a4:	2b00      	cmp	r3, #0
 80111a6:	d101      	bne.n	80111ac <__swsetup_r+0x18>
 80111a8:	f7fe f85c 	bl	800f264 <__sinit>
 80111ac:	230c      	movs	r3, #12
 80111ae:	5ee2      	ldrsh	r2, [r4, r3]
 80111b0:	0713      	lsls	r3, r2, #28
 80111b2:	d423      	bmi.n	80111fc <__swsetup_r+0x68>
 80111b4:	06d3      	lsls	r3, r2, #27
 80111b6:	d407      	bmi.n	80111c8 <__swsetup_r+0x34>
 80111b8:	2309      	movs	r3, #9
 80111ba:	602b      	str	r3, [r5, #0]
 80111bc:	2340      	movs	r3, #64	@ 0x40
 80111be:	2001      	movs	r0, #1
 80111c0:	4313      	orrs	r3, r2
 80111c2:	81a3      	strh	r3, [r4, #12]
 80111c4:	4240      	negs	r0, r0
 80111c6:	e03a      	b.n	801123e <__swsetup_r+0xaa>
 80111c8:	0752      	lsls	r2, r2, #29
 80111ca:	d513      	bpl.n	80111f4 <__swsetup_r+0x60>
 80111cc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80111ce:	2900      	cmp	r1, #0
 80111d0:	d008      	beq.n	80111e4 <__swsetup_r+0x50>
 80111d2:	0023      	movs	r3, r4
 80111d4:	3344      	adds	r3, #68	@ 0x44
 80111d6:	4299      	cmp	r1, r3
 80111d8:	d002      	beq.n	80111e0 <__swsetup_r+0x4c>
 80111da:	0028      	movs	r0, r5
 80111dc:	f7fe f986 	bl	800f4ec <_free_r>
 80111e0:	2300      	movs	r3, #0
 80111e2:	6363      	str	r3, [r4, #52]	@ 0x34
 80111e4:	2224      	movs	r2, #36	@ 0x24
 80111e6:	89a3      	ldrh	r3, [r4, #12]
 80111e8:	4393      	bics	r3, r2
 80111ea:	81a3      	strh	r3, [r4, #12]
 80111ec:	2300      	movs	r3, #0
 80111ee:	6063      	str	r3, [r4, #4]
 80111f0:	6923      	ldr	r3, [r4, #16]
 80111f2:	6023      	str	r3, [r4, #0]
 80111f4:	2308      	movs	r3, #8
 80111f6:	89a2      	ldrh	r2, [r4, #12]
 80111f8:	4313      	orrs	r3, r2
 80111fa:	81a3      	strh	r3, [r4, #12]
 80111fc:	6923      	ldr	r3, [r4, #16]
 80111fe:	2b00      	cmp	r3, #0
 8011200:	d10b      	bne.n	801121a <__swsetup_r+0x86>
 8011202:	21a0      	movs	r1, #160	@ 0xa0
 8011204:	2280      	movs	r2, #128	@ 0x80
 8011206:	89a3      	ldrh	r3, [r4, #12]
 8011208:	0089      	lsls	r1, r1, #2
 801120a:	0092      	lsls	r2, r2, #2
 801120c:	400b      	ands	r3, r1
 801120e:	4293      	cmp	r3, r2
 8011210:	d003      	beq.n	801121a <__swsetup_r+0x86>
 8011212:	0021      	movs	r1, r4
 8011214:	0028      	movs	r0, r5
 8011216:	f000 f90d 	bl	8011434 <__smakebuf_r>
 801121a:	230c      	movs	r3, #12
 801121c:	5ee2      	ldrsh	r2, [r4, r3]
 801121e:	2101      	movs	r1, #1
 8011220:	0013      	movs	r3, r2
 8011222:	400b      	ands	r3, r1
 8011224:	420a      	tst	r2, r1
 8011226:	d00b      	beq.n	8011240 <__swsetup_r+0xac>
 8011228:	2300      	movs	r3, #0
 801122a:	60a3      	str	r3, [r4, #8]
 801122c:	6963      	ldr	r3, [r4, #20]
 801122e:	425b      	negs	r3, r3
 8011230:	61a3      	str	r3, [r4, #24]
 8011232:	2000      	movs	r0, #0
 8011234:	6923      	ldr	r3, [r4, #16]
 8011236:	4283      	cmp	r3, r0
 8011238:	d101      	bne.n	801123e <__swsetup_r+0xaa>
 801123a:	0613      	lsls	r3, r2, #24
 801123c:	d4be      	bmi.n	80111bc <__swsetup_r+0x28>
 801123e:	bd70      	pop	{r4, r5, r6, pc}
 8011240:	0791      	lsls	r1, r2, #30
 8011242:	d400      	bmi.n	8011246 <__swsetup_r+0xb2>
 8011244:	6963      	ldr	r3, [r4, #20]
 8011246:	60a3      	str	r3, [r4, #8]
 8011248:	e7f3      	b.n	8011232 <__swsetup_r+0x9e>
 801124a:	46c0      	nop			@ (mov r8, r8)
 801124c:	20004fbc 	.word	0x20004fbc

08011250 <memmove>:
 8011250:	b510      	push	{r4, lr}
 8011252:	4288      	cmp	r0, r1
 8011254:	d806      	bhi.n	8011264 <memmove+0x14>
 8011256:	2300      	movs	r3, #0
 8011258:	429a      	cmp	r2, r3
 801125a:	d008      	beq.n	801126e <memmove+0x1e>
 801125c:	5ccc      	ldrb	r4, [r1, r3]
 801125e:	54c4      	strb	r4, [r0, r3]
 8011260:	3301      	adds	r3, #1
 8011262:	e7f9      	b.n	8011258 <memmove+0x8>
 8011264:	188b      	adds	r3, r1, r2
 8011266:	4298      	cmp	r0, r3
 8011268:	d2f5      	bcs.n	8011256 <memmove+0x6>
 801126a:	3a01      	subs	r2, #1
 801126c:	d200      	bcs.n	8011270 <memmove+0x20>
 801126e:	bd10      	pop	{r4, pc}
 8011270:	5c8b      	ldrb	r3, [r1, r2]
 8011272:	5483      	strb	r3, [r0, r2]
 8011274:	e7f9      	b.n	801126a <memmove+0x1a>
	...

08011278 <_sbrk_r>:
 8011278:	2300      	movs	r3, #0
 801127a:	b570      	push	{r4, r5, r6, lr}
 801127c:	4d06      	ldr	r5, [pc, #24]	@ (8011298 <_sbrk_r+0x20>)
 801127e:	0004      	movs	r4, r0
 8011280:	0008      	movs	r0, r1
 8011282:	602b      	str	r3, [r5, #0]
 8011284:	f7f6 fe14 	bl	8007eb0 <_sbrk>
 8011288:	1c43      	adds	r3, r0, #1
 801128a:	d103      	bne.n	8011294 <_sbrk_r+0x1c>
 801128c:	682b      	ldr	r3, [r5, #0]
 801128e:	2b00      	cmp	r3, #0
 8011290:	d000      	beq.n	8011294 <_sbrk_r+0x1c>
 8011292:	6023      	str	r3, [r4, #0]
 8011294:	bd70      	pop	{r4, r5, r6, pc}
 8011296:	46c0      	nop			@ (mov r8, r8)
 8011298:	200065b0 	.word	0x200065b0

0801129c <memchr>:
 801129c:	b2c9      	uxtb	r1, r1
 801129e:	1882      	adds	r2, r0, r2
 80112a0:	4290      	cmp	r0, r2
 80112a2:	d101      	bne.n	80112a8 <memchr+0xc>
 80112a4:	2000      	movs	r0, #0
 80112a6:	4770      	bx	lr
 80112a8:	7803      	ldrb	r3, [r0, #0]
 80112aa:	428b      	cmp	r3, r1
 80112ac:	d0fb      	beq.n	80112a6 <memchr+0xa>
 80112ae:	3001      	adds	r0, #1
 80112b0:	e7f6      	b.n	80112a0 <memchr+0x4>
	...

080112b4 <__assert_func>:
 80112b4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 80112b6:	0014      	movs	r4, r2
 80112b8:	001a      	movs	r2, r3
 80112ba:	4b09      	ldr	r3, [pc, #36]	@ (80112e0 <__assert_func+0x2c>)
 80112bc:	0005      	movs	r5, r0
 80112be:	681b      	ldr	r3, [r3, #0]
 80112c0:	000e      	movs	r6, r1
 80112c2:	68d8      	ldr	r0, [r3, #12]
 80112c4:	4b07      	ldr	r3, [pc, #28]	@ (80112e4 <__assert_func+0x30>)
 80112c6:	2c00      	cmp	r4, #0
 80112c8:	d101      	bne.n	80112ce <__assert_func+0x1a>
 80112ca:	4b07      	ldr	r3, [pc, #28]	@ (80112e8 <__assert_func+0x34>)
 80112cc:	001c      	movs	r4, r3
 80112ce:	4907      	ldr	r1, [pc, #28]	@ (80112ec <__assert_func+0x38>)
 80112d0:	9301      	str	r3, [sp, #4]
 80112d2:	9402      	str	r4, [sp, #8]
 80112d4:	002b      	movs	r3, r5
 80112d6:	9600      	str	r6, [sp, #0]
 80112d8:	f000 f872 	bl	80113c0 <fiprintf>
 80112dc:	f000 f910 	bl	8011500 <abort>
 80112e0:	20004fbc 	.word	0x20004fbc
 80112e4:	08012983 	.word	0x08012983
 80112e8:	080129be 	.word	0x080129be
 80112ec:	08012990 	.word	0x08012990

080112f0 <_calloc_r>:
 80112f0:	b570      	push	{r4, r5, r6, lr}
 80112f2:	0c0b      	lsrs	r3, r1, #16
 80112f4:	0c15      	lsrs	r5, r2, #16
 80112f6:	2b00      	cmp	r3, #0
 80112f8:	d11e      	bne.n	8011338 <_calloc_r+0x48>
 80112fa:	2d00      	cmp	r5, #0
 80112fc:	d10c      	bne.n	8011318 <_calloc_r+0x28>
 80112fe:	b289      	uxth	r1, r1
 8011300:	b294      	uxth	r4, r2
 8011302:	434c      	muls	r4, r1
 8011304:	0021      	movs	r1, r4
 8011306:	f7fe fcb7 	bl	800fc78 <_malloc_r>
 801130a:	1e05      	subs	r5, r0, #0
 801130c:	d01a      	beq.n	8011344 <_calloc_r+0x54>
 801130e:	0022      	movs	r2, r4
 8011310:	2100      	movs	r1, #0
 8011312:	f7fe f847 	bl	800f3a4 <memset>
 8011316:	e016      	b.n	8011346 <_calloc_r+0x56>
 8011318:	1c2b      	adds	r3, r5, #0
 801131a:	1c0c      	adds	r4, r1, #0
 801131c:	b289      	uxth	r1, r1
 801131e:	b292      	uxth	r2, r2
 8011320:	434a      	muls	r2, r1
 8011322:	b29b      	uxth	r3, r3
 8011324:	b2a1      	uxth	r1, r4
 8011326:	4359      	muls	r1, r3
 8011328:	0c14      	lsrs	r4, r2, #16
 801132a:	190c      	adds	r4, r1, r4
 801132c:	0c23      	lsrs	r3, r4, #16
 801132e:	d107      	bne.n	8011340 <_calloc_r+0x50>
 8011330:	0424      	lsls	r4, r4, #16
 8011332:	b292      	uxth	r2, r2
 8011334:	4314      	orrs	r4, r2
 8011336:	e7e5      	b.n	8011304 <_calloc_r+0x14>
 8011338:	2d00      	cmp	r5, #0
 801133a:	d101      	bne.n	8011340 <_calloc_r+0x50>
 801133c:	1c14      	adds	r4, r2, #0
 801133e:	e7ed      	b.n	801131c <_calloc_r+0x2c>
 8011340:	230c      	movs	r3, #12
 8011342:	6003      	str	r3, [r0, #0]
 8011344:	2500      	movs	r5, #0
 8011346:	0028      	movs	r0, r5
 8011348:	bd70      	pop	{r4, r5, r6, pc}
	...

0801134c <malloc>:
 801134c:	b510      	push	{r4, lr}
 801134e:	4b03      	ldr	r3, [pc, #12]	@ (801135c <malloc+0x10>)
 8011350:	0001      	movs	r1, r0
 8011352:	6818      	ldr	r0, [r3, #0]
 8011354:	f7fe fc90 	bl	800fc78 <_malloc_r>
 8011358:	bd10      	pop	{r4, pc}
 801135a:	46c0      	nop			@ (mov r8, r8)
 801135c:	20004fbc 	.word	0x20004fbc

08011360 <_realloc_r>:
 8011360:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011362:	0006      	movs	r6, r0
 8011364:	000c      	movs	r4, r1
 8011366:	0015      	movs	r5, r2
 8011368:	2900      	cmp	r1, #0
 801136a:	d105      	bne.n	8011378 <_realloc_r+0x18>
 801136c:	0011      	movs	r1, r2
 801136e:	f7fe fc83 	bl	800fc78 <_malloc_r>
 8011372:	0004      	movs	r4, r0
 8011374:	0020      	movs	r0, r4
 8011376:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8011378:	2a00      	cmp	r2, #0
 801137a:	d103      	bne.n	8011384 <_realloc_r+0x24>
 801137c:	f7fe f8b6 	bl	800f4ec <_free_r>
 8011380:	2400      	movs	r4, #0
 8011382:	e7f7      	b.n	8011374 <_realloc_r+0x14>
 8011384:	f000 f8c3 	bl	801150e <_malloc_usable_size_r>
 8011388:	0007      	movs	r7, r0
 801138a:	4285      	cmp	r5, r0
 801138c:	d802      	bhi.n	8011394 <_realloc_r+0x34>
 801138e:	0843      	lsrs	r3, r0, #1
 8011390:	42ab      	cmp	r3, r5
 8011392:	d3ef      	bcc.n	8011374 <_realloc_r+0x14>
 8011394:	0029      	movs	r1, r5
 8011396:	0030      	movs	r0, r6
 8011398:	f7fe fc6e 	bl	800fc78 <_malloc_r>
 801139c:	9001      	str	r0, [sp, #4]
 801139e:	2800      	cmp	r0, #0
 80113a0:	d0ee      	beq.n	8011380 <_realloc_r+0x20>
 80113a2:	002a      	movs	r2, r5
 80113a4:	42bd      	cmp	r5, r7
 80113a6:	d900      	bls.n	80113aa <_realloc_r+0x4a>
 80113a8:	003a      	movs	r2, r7
 80113aa:	0021      	movs	r1, r4
 80113ac:	9801      	ldr	r0, [sp, #4]
 80113ae:	f7fe f88e 	bl	800f4ce <memcpy>
 80113b2:	0021      	movs	r1, r4
 80113b4:	0030      	movs	r0, r6
 80113b6:	f7fe f899 	bl	800f4ec <_free_r>
 80113ba:	9c01      	ldr	r4, [sp, #4]
 80113bc:	e7da      	b.n	8011374 <_realloc_r+0x14>
	...

080113c0 <fiprintf>:
 80113c0:	b40e      	push	{r1, r2, r3}
 80113c2:	b517      	push	{r0, r1, r2, r4, lr}
 80113c4:	4c05      	ldr	r4, [pc, #20]	@ (80113dc <fiprintf+0x1c>)
 80113c6:	ab05      	add	r3, sp, #20
 80113c8:	cb04      	ldmia	r3!, {r2}
 80113ca:	0001      	movs	r1, r0
 80113cc:	6820      	ldr	r0, [r4, #0]
 80113ce:	9301      	str	r3, [sp, #4]
 80113d0:	f7ff fb52 	bl	8010a78 <_vfiprintf_r>
 80113d4:	bc1e      	pop	{r1, r2, r3, r4}
 80113d6:	bc08      	pop	{r3}
 80113d8:	b003      	add	sp, #12
 80113da:	4718      	bx	r3
 80113dc:	20004fbc 	.word	0x20004fbc

080113e0 <__swhatbuf_r>:
 80113e0:	b570      	push	{r4, r5, r6, lr}
 80113e2:	000e      	movs	r6, r1
 80113e4:	001d      	movs	r5, r3
 80113e6:	230e      	movs	r3, #14
 80113e8:	5ec9      	ldrsh	r1, [r1, r3]
 80113ea:	0014      	movs	r4, r2
 80113ec:	b096      	sub	sp, #88	@ 0x58
 80113ee:	2900      	cmp	r1, #0
 80113f0:	da0c      	bge.n	801140c <__swhatbuf_r+0x2c>
 80113f2:	89b2      	ldrh	r2, [r6, #12]
 80113f4:	2380      	movs	r3, #128	@ 0x80
 80113f6:	0011      	movs	r1, r2
 80113f8:	4019      	ands	r1, r3
 80113fa:	421a      	tst	r2, r3
 80113fc:	d114      	bne.n	8011428 <__swhatbuf_r+0x48>
 80113fe:	2380      	movs	r3, #128	@ 0x80
 8011400:	00db      	lsls	r3, r3, #3
 8011402:	2000      	movs	r0, #0
 8011404:	6029      	str	r1, [r5, #0]
 8011406:	6023      	str	r3, [r4, #0]
 8011408:	b016      	add	sp, #88	@ 0x58
 801140a:	bd70      	pop	{r4, r5, r6, pc}
 801140c:	466a      	mov	r2, sp
 801140e:	f000 f853 	bl	80114b8 <_fstat_r>
 8011412:	2800      	cmp	r0, #0
 8011414:	dbed      	blt.n	80113f2 <__swhatbuf_r+0x12>
 8011416:	23f0      	movs	r3, #240	@ 0xf0
 8011418:	9901      	ldr	r1, [sp, #4]
 801141a:	021b      	lsls	r3, r3, #8
 801141c:	4019      	ands	r1, r3
 801141e:	4b04      	ldr	r3, [pc, #16]	@ (8011430 <__swhatbuf_r+0x50>)
 8011420:	18c9      	adds	r1, r1, r3
 8011422:	424b      	negs	r3, r1
 8011424:	4159      	adcs	r1, r3
 8011426:	e7ea      	b.n	80113fe <__swhatbuf_r+0x1e>
 8011428:	2100      	movs	r1, #0
 801142a:	2340      	movs	r3, #64	@ 0x40
 801142c:	e7e9      	b.n	8011402 <__swhatbuf_r+0x22>
 801142e:	46c0      	nop			@ (mov r8, r8)
 8011430:	ffffe000 	.word	0xffffe000

08011434 <__smakebuf_r>:
 8011434:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011436:	2602      	movs	r6, #2
 8011438:	898b      	ldrh	r3, [r1, #12]
 801143a:	0005      	movs	r5, r0
 801143c:	000c      	movs	r4, r1
 801143e:	b085      	sub	sp, #20
 8011440:	4233      	tst	r3, r6
 8011442:	d007      	beq.n	8011454 <__smakebuf_r+0x20>
 8011444:	0023      	movs	r3, r4
 8011446:	3347      	adds	r3, #71	@ 0x47
 8011448:	6023      	str	r3, [r4, #0]
 801144a:	6123      	str	r3, [r4, #16]
 801144c:	2301      	movs	r3, #1
 801144e:	6163      	str	r3, [r4, #20]
 8011450:	b005      	add	sp, #20
 8011452:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011454:	ab03      	add	r3, sp, #12
 8011456:	aa02      	add	r2, sp, #8
 8011458:	f7ff ffc2 	bl	80113e0 <__swhatbuf_r>
 801145c:	9f02      	ldr	r7, [sp, #8]
 801145e:	9001      	str	r0, [sp, #4]
 8011460:	0039      	movs	r1, r7
 8011462:	0028      	movs	r0, r5
 8011464:	f7fe fc08 	bl	800fc78 <_malloc_r>
 8011468:	2800      	cmp	r0, #0
 801146a:	d108      	bne.n	801147e <__smakebuf_r+0x4a>
 801146c:	220c      	movs	r2, #12
 801146e:	5ea3      	ldrsh	r3, [r4, r2]
 8011470:	059a      	lsls	r2, r3, #22
 8011472:	d4ed      	bmi.n	8011450 <__smakebuf_r+0x1c>
 8011474:	2203      	movs	r2, #3
 8011476:	4393      	bics	r3, r2
 8011478:	431e      	orrs	r6, r3
 801147a:	81a6      	strh	r6, [r4, #12]
 801147c:	e7e2      	b.n	8011444 <__smakebuf_r+0x10>
 801147e:	2380      	movs	r3, #128	@ 0x80
 8011480:	89a2      	ldrh	r2, [r4, #12]
 8011482:	6020      	str	r0, [r4, #0]
 8011484:	4313      	orrs	r3, r2
 8011486:	81a3      	strh	r3, [r4, #12]
 8011488:	9b03      	ldr	r3, [sp, #12]
 801148a:	6120      	str	r0, [r4, #16]
 801148c:	6167      	str	r7, [r4, #20]
 801148e:	2b00      	cmp	r3, #0
 8011490:	d00c      	beq.n	80114ac <__smakebuf_r+0x78>
 8011492:	0028      	movs	r0, r5
 8011494:	230e      	movs	r3, #14
 8011496:	5ee1      	ldrsh	r1, [r4, r3]
 8011498:	f000 f820 	bl	80114dc <_isatty_r>
 801149c:	2800      	cmp	r0, #0
 801149e:	d005      	beq.n	80114ac <__smakebuf_r+0x78>
 80114a0:	2303      	movs	r3, #3
 80114a2:	89a2      	ldrh	r2, [r4, #12]
 80114a4:	439a      	bics	r2, r3
 80114a6:	3b02      	subs	r3, #2
 80114a8:	4313      	orrs	r3, r2
 80114aa:	81a3      	strh	r3, [r4, #12]
 80114ac:	89a3      	ldrh	r3, [r4, #12]
 80114ae:	9a01      	ldr	r2, [sp, #4]
 80114b0:	4313      	orrs	r3, r2
 80114b2:	81a3      	strh	r3, [r4, #12]
 80114b4:	e7cc      	b.n	8011450 <__smakebuf_r+0x1c>
	...

080114b8 <_fstat_r>:
 80114b8:	2300      	movs	r3, #0
 80114ba:	b570      	push	{r4, r5, r6, lr}
 80114bc:	4d06      	ldr	r5, [pc, #24]	@ (80114d8 <_fstat_r+0x20>)
 80114be:	0004      	movs	r4, r0
 80114c0:	0008      	movs	r0, r1
 80114c2:	0011      	movs	r1, r2
 80114c4:	602b      	str	r3, [r5, #0]
 80114c6:	f7f6 fcd1 	bl	8007e6c <_fstat>
 80114ca:	1c43      	adds	r3, r0, #1
 80114cc:	d103      	bne.n	80114d6 <_fstat_r+0x1e>
 80114ce:	682b      	ldr	r3, [r5, #0]
 80114d0:	2b00      	cmp	r3, #0
 80114d2:	d000      	beq.n	80114d6 <_fstat_r+0x1e>
 80114d4:	6023      	str	r3, [r4, #0]
 80114d6:	bd70      	pop	{r4, r5, r6, pc}
 80114d8:	200065b0 	.word	0x200065b0

080114dc <_isatty_r>:
 80114dc:	2300      	movs	r3, #0
 80114de:	b570      	push	{r4, r5, r6, lr}
 80114e0:	4d06      	ldr	r5, [pc, #24]	@ (80114fc <_isatty_r+0x20>)
 80114e2:	0004      	movs	r4, r0
 80114e4:	0008      	movs	r0, r1
 80114e6:	602b      	str	r3, [r5, #0]
 80114e8:	f7f6 fcce 	bl	8007e88 <_isatty>
 80114ec:	1c43      	adds	r3, r0, #1
 80114ee:	d103      	bne.n	80114f8 <_isatty_r+0x1c>
 80114f0:	682b      	ldr	r3, [r5, #0]
 80114f2:	2b00      	cmp	r3, #0
 80114f4:	d000      	beq.n	80114f8 <_isatty_r+0x1c>
 80114f6:	6023      	str	r3, [r4, #0]
 80114f8:	bd70      	pop	{r4, r5, r6, pc}
 80114fa:	46c0      	nop			@ (mov r8, r8)
 80114fc:	200065b0 	.word	0x200065b0

08011500 <abort>:
 8011500:	2006      	movs	r0, #6
 8011502:	b510      	push	{r4, lr}
 8011504:	f000 f834 	bl	8011570 <raise>
 8011508:	2001      	movs	r0, #1
 801150a:	f7f6 fc5f 	bl	8007dcc <_exit>

0801150e <_malloc_usable_size_r>:
 801150e:	1f0b      	subs	r3, r1, #4
 8011510:	681b      	ldr	r3, [r3, #0]
 8011512:	1f18      	subs	r0, r3, #4
 8011514:	2b00      	cmp	r3, #0
 8011516:	da01      	bge.n	801151c <_malloc_usable_size_r+0xe>
 8011518:	580b      	ldr	r3, [r1, r0]
 801151a:	18c0      	adds	r0, r0, r3
 801151c:	4770      	bx	lr

0801151e <_raise_r>:
 801151e:	b570      	push	{r4, r5, r6, lr}
 8011520:	0004      	movs	r4, r0
 8011522:	000d      	movs	r5, r1
 8011524:	291f      	cmp	r1, #31
 8011526:	d904      	bls.n	8011532 <_raise_r+0x14>
 8011528:	2316      	movs	r3, #22
 801152a:	6003      	str	r3, [r0, #0]
 801152c:	2001      	movs	r0, #1
 801152e:	4240      	negs	r0, r0
 8011530:	bd70      	pop	{r4, r5, r6, pc}
 8011532:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8011534:	2b00      	cmp	r3, #0
 8011536:	d004      	beq.n	8011542 <_raise_r+0x24>
 8011538:	008a      	lsls	r2, r1, #2
 801153a:	189b      	adds	r3, r3, r2
 801153c:	681a      	ldr	r2, [r3, #0]
 801153e:	2a00      	cmp	r2, #0
 8011540:	d108      	bne.n	8011554 <_raise_r+0x36>
 8011542:	0020      	movs	r0, r4
 8011544:	f000 f830 	bl	80115a8 <_getpid_r>
 8011548:	002a      	movs	r2, r5
 801154a:	0001      	movs	r1, r0
 801154c:	0020      	movs	r0, r4
 801154e:	f000 f819 	bl	8011584 <_kill_r>
 8011552:	e7ed      	b.n	8011530 <_raise_r+0x12>
 8011554:	2a01      	cmp	r2, #1
 8011556:	d009      	beq.n	801156c <_raise_r+0x4e>
 8011558:	1c51      	adds	r1, r2, #1
 801155a:	d103      	bne.n	8011564 <_raise_r+0x46>
 801155c:	2316      	movs	r3, #22
 801155e:	6003      	str	r3, [r0, #0]
 8011560:	2001      	movs	r0, #1
 8011562:	e7e5      	b.n	8011530 <_raise_r+0x12>
 8011564:	2100      	movs	r1, #0
 8011566:	0028      	movs	r0, r5
 8011568:	6019      	str	r1, [r3, #0]
 801156a:	4790      	blx	r2
 801156c:	2000      	movs	r0, #0
 801156e:	e7df      	b.n	8011530 <_raise_r+0x12>

08011570 <raise>:
 8011570:	b510      	push	{r4, lr}
 8011572:	4b03      	ldr	r3, [pc, #12]	@ (8011580 <raise+0x10>)
 8011574:	0001      	movs	r1, r0
 8011576:	6818      	ldr	r0, [r3, #0]
 8011578:	f7ff ffd1 	bl	801151e <_raise_r>
 801157c:	bd10      	pop	{r4, pc}
 801157e:	46c0      	nop			@ (mov r8, r8)
 8011580:	20004fbc 	.word	0x20004fbc

08011584 <_kill_r>:
 8011584:	2300      	movs	r3, #0
 8011586:	b570      	push	{r4, r5, r6, lr}
 8011588:	4d06      	ldr	r5, [pc, #24]	@ (80115a4 <_kill_r+0x20>)
 801158a:	0004      	movs	r4, r0
 801158c:	0008      	movs	r0, r1
 801158e:	0011      	movs	r1, r2
 8011590:	602b      	str	r3, [r5, #0]
 8011592:	f7f6 fc0b 	bl	8007dac <_kill>
 8011596:	1c43      	adds	r3, r0, #1
 8011598:	d103      	bne.n	80115a2 <_kill_r+0x1e>
 801159a:	682b      	ldr	r3, [r5, #0]
 801159c:	2b00      	cmp	r3, #0
 801159e:	d000      	beq.n	80115a2 <_kill_r+0x1e>
 80115a0:	6023      	str	r3, [r4, #0]
 80115a2:	bd70      	pop	{r4, r5, r6, pc}
 80115a4:	200065b0 	.word	0x200065b0

080115a8 <_getpid_r>:
 80115a8:	b510      	push	{r4, lr}
 80115aa:	f7f6 fbf9 	bl	8007da0 <_getpid>
 80115ae:	bd10      	pop	{r4, pc}

080115b0 <fmod>:
 80115b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80115b2:	0014      	movs	r4, r2
 80115b4:	001d      	movs	r5, r3
 80115b6:	9000      	str	r0, [sp, #0]
 80115b8:	9101      	str	r1, [sp, #4]
 80115ba:	f000 f931 	bl	8011820 <__ieee754_fmod>
 80115be:	0022      	movs	r2, r4
 80115c0:	0006      	movs	r6, r0
 80115c2:	000f      	movs	r7, r1
 80115c4:	9800      	ldr	r0, [sp, #0]
 80115c6:	9901      	ldr	r1, [sp, #4]
 80115c8:	002b      	movs	r3, r5
 80115ca:	f7f1 fe7d 	bl	80032c8 <__aeabi_dcmpun>
 80115ce:	2800      	cmp	r0, #0
 80115d0:	d113      	bne.n	80115fa <fmod+0x4a>
 80115d2:	2200      	movs	r2, #0
 80115d4:	2300      	movs	r3, #0
 80115d6:	0020      	movs	r0, r4
 80115d8:	0029      	movs	r1, r5
 80115da:	f7ee ff41 	bl	8000460 <__aeabi_dcmpeq>
 80115de:	2800      	cmp	r0, #0
 80115e0:	d00b      	beq.n	80115fa <fmod+0x4a>
 80115e2:	f7fd ff47 	bl	800f474 <__errno>
 80115e6:	2321      	movs	r3, #33	@ 0x21
 80115e8:	2200      	movs	r2, #0
 80115ea:	6003      	str	r3, [r0, #0]
 80115ec:	2300      	movs	r3, #0
 80115ee:	0010      	movs	r0, r2
 80115f0:	0019      	movs	r1, r3
 80115f2:	f7f0 fbc1 	bl	8001d78 <__aeabi_ddiv>
 80115f6:	0006      	movs	r6, r0
 80115f8:	000f      	movs	r7, r1
 80115fa:	0030      	movs	r0, r6
 80115fc:	0039      	movs	r1, r7
 80115fe:	b003      	add	sp, #12
 8011600:	bdf0      	pop	{r4, r5, r6, r7, pc}

08011602 <sqrt>:
 8011602:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011604:	0004      	movs	r4, r0
 8011606:	000d      	movs	r5, r1
 8011608:	f000 f822 	bl	8011650 <__ieee754_sqrt>
 801160c:	0022      	movs	r2, r4
 801160e:	0006      	movs	r6, r0
 8011610:	000f      	movs	r7, r1
 8011612:	002b      	movs	r3, r5
 8011614:	0020      	movs	r0, r4
 8011616:	0029      	movs	r1, r5
 8011618:	f7f1 fe56 	bl	80032c8 <__aeabi_dcmpun>
 801161c:	2800      	cmp	r0, #0
 801161e:	d113      	bne.n	8011648 <sqrt+0x46>
 8011620:	2200      	movs	r2, #0
 8011622:	2300      	movs	r3, #0
 8011624:	0020      	movs	r0, r4
 8011626:	0029      	movs	r1, r5
 8011628:	f7ee ff20 	bl	800046c <__aeabi_dcmplt>
 801162c:	2800      	cmp	r0, #0
 801162e:	d00b      	beq.n	8011648 <sqrt+0x46>
 8011630:	f7fd ff20 	bl	800f474 <__errno>
 8011634:	2321      	movs	r3, #33	@ 0x21
 8011636:	2200      	movs	r2, #0
 8011638:	6003      	str	r3, [r0, #0]
 801163a:	2300      	movs	r3, #0
 801163c:	0010      	movs	r0, r2
 801163e:	0019      	movs	r1, r3
 8011640:	f7f0 fb9a 	bl	8001d78 <__aeabi_ddiv>
 8011644:	0006      	movs	r6, r0
 8011646:	000f      	movs	r7, r1
 8011648:	0030      	movs	r0, r6
 801164a:	0039      	movs	r1, r7
 801164c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011650 <__ieee754_sqrt>:
 8011650:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011652:	000a      	movs	r2, r1
 8011654:	000d      	movs	r5, r1
 8011656:	496d      	ldr	r1, [pc, #436]	@ (801180c <__ieee754_sqrt+0x1bc>)
 8011658:	0004      	movs	r4, r0
 801165a:	0003      	movs	r3, r0
 801165c:	0008      	movs	r0, r1
 801165e:	b087      	sub	sp, #28
 8011660:	4028      	ands	r0, r5
 8011662:	4288      	cmp	r0, r1
 8011664:	d111      	bne.n	801168a <__ieee754_sqrt+0x3a>
 8011666:	0022      	movs	r2, r4
 8011668:	002b      	movs	r3, r5
 801166a:	0020      	movs	r0, r4
 801166c:	0029      	movs	r1, r5
 801166e:	f7f0 ffc7 	bl	8002600 <__aeabi_dmul>
 8011672:	0002      	movs	r2, r0
 8011674:	000b      	movs	r3, r1
 8011676:	0020      	movs	r0, r4
 8011678:	0029      	movs	r1, r5
 801167a:	f7f0 f819 	bl	80016b0 <__aeabi_dadd>
 801167e:	0004      	movs	r4, r0
 8011680:	000d      	movs	r5, r1
 8011682:	0020      	movs	r0, r4
 8011684:	0029      	movs	r1, r5
 8011686:	b007      	add	sp, #28
 8011688:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801168a:	2d00      	cmp	r5, #0
 801168c:	dc11      	bgt.n	80116b2 <__ieee754_sqrt+0x62>
 801168e:	0069      	lsls	r1, r5, #1
 8011690:	0849      	lsrs	r1, r1, #1
 8011692:	4321      	orrs	r1, r4
 8011694:	d0f5      	beq.n	8011682 <__ieee754_sqrt+0x32>
 8011696:	2000      	movs	r0, #0
 8011698:	4285      	cmp	r5, r0
 801169a:	d010      	beq.n	80116be <__ieee754_sqrt+0x6e>
 801169c:	0022      	movs	r2, r4
 801169e:	002b      	movs	r3, r5
 80116a0:	0020      	movs	r0, r4
 80116a2:	0029      	movs	r1, r5
 80116a4:	f7f1 fa74 	bl	8002b90 <__aeabi_dsub>
 80116a8:	0002      	movs	r2, r0
 80116aa:	000b      	movs	r3, r1
 80116ac:	f7f0 fb64 	bl	8001d78 <__aeabi_ddiv>
 80116b0:	e7e5      	b.n	801167e <__ieee754_sqrt+0x2e>
 80116b2:	1528      	asrs	r0, r5, #20
 80116b4:	d115      	bne.n	80116e2 <__ieee754_sqrt+0x92>
 80116b6:	2480      	movs	r4, #128	@ 0x80
 80116b8:	2100      	movs	r1, #0
 80116ba:	0364      	lsls	r4, r4, #13
 80116bc:	e007      	b.n	80116ce <__ieee754_sqrt+0x7e>
 80116be:	0ada      	lsrs	r2, r3, #11
 80116c0:	3815      	subs	r0, #21
 80116c2:	055b      	lsls	r3, r3, #21
 80116c4:	2a00      	cmp	r2, #0
 80116c6:	d0fa      	beq.n	80116be <__ieee754_sqrt+0x6e>
 80116c8:	e7f5      	b.n	80116b6 <__ieee754_sqrt+0x66>
 80116ca:	0052      	lsls	r2, r2, #1
 80116cc:	3101      	adds	r1, #1
 80116ce:	4222      	tst	r2, r4
 80116d0:	d0fb      	beq.n	80116ca <__ieee754_sqrt+0x7a>
 80116d2:	1e4c      	subs	r4, r1, #1
 80116d4:	1b00      	subs	r0, r0, r4
 80116d6:	2420      	movs	r4, #32
 80116d8:	001d      	movs	r5, r3
 80116da:	1a64      	subs	r4, r4, r1
 80116dc:	40e5      	lsrs	r5, r4
 80116de:	408b      	lsls	r3, r1
 80116e0:	432a      	orrs	r2, r5
 80116e2:	494b      	ldr	r1, [pc, #300]	@ (8011810 <__ieee754_sqrt+0x1c0>)
 80116e4:	0312      	lsls	r2, r2, #12
 80116e6:	1844      	adds	r4, r0, r1
 80116e8:	2180      	movs	r1, #128	@ 0x80
 80116ea:	0b12      	lsrs	r2, r2, #12
 80116ec:	0349      	lsls	r1, r1, #13
 80116ee:	4311      	orrs	r1, r2
 80116f0:	07c0      	lsls	r0, r0, #31
 80116f2:	d403      	bmi.n	80116fc <__ieee754_sqrt+0xac>
 80116f4:	0fda      	lsrs	r2, r3, #31
 80116f6:	0049      	lsls	r1, r1, #1
 80116f8:	1851      	adds	r1, r2, r1
 80116fa:	005b      	lsls	r3, r3, #1
 80116fc:	2500      	movs	r5, #0
 80116fe:	1062      	asrs	r2, r4, #1
 8011700:	0049      	lsls	r1, r1, #1
 8011702:	2480      	movs	r4, #128	@ 0x80
 8011704:	9205      	str	r2, [sp, #20]
 8011706:	0fda      	lsrs	r2, r3, #31
 8011708:	1852      	adds	r2, r2, r1
 801170a:	2016      	movs	r0, #22
 801170c:	0029      	movs	r1, r5
 801170e:	005b      	lsls	r3, r3, #1
 8011710:	03a4      	lsls	r4, r4, #14
 8011712:	190e      	adds	r6, r1, r4
 8011714:	4296      	cmp	r6, r2
 8011716:	dc02      	bgt.n	801171e <__ieee754_sqrt+0xce>
 8011718:	1931      	adds	r1, r6, r4
 801171a:	1b92      	subs	r2, r2, r6
 801171c:	192d      	adds	r5, r5, r4
 801171e:	0fde      	lsrs	r6, r3, #31
 8011720:	0052      	lsls	r2, r2, #1
 8011722:	3801      	subs	r0, #1
 8011724:	1992      	adds	r2, r2, r6
 8011726:	005b      	lsls	r3, r3, #1
 8011728:	0864      	lsrs	r4, r4, #1
 801172a:	2800      	cmp	r0, #0
 801172c:	d1f1      	bne.n	8011712 <__ieee754_sqrt+0xc2>
 801172e:	2620      	movs	r6, #32
 8011730:	2780      	movs	r7, #128	@ 0x80
 8011732:	0004      	movs	r4, r0
 8011734:	9604      	str	r6, [sp, #16]
 8011736:	063f      	lsls	r7, r7, #24
 8011738:	19c6      	adds	r6, r0, r7
 801173a:	46b4      	mov	ip, r6
 801173c:	4291      	cmp	r1, r2
 801173e:	db02      	blt.n	8011746 <__ieee754_sqrt+0xf6>
 8011740:	d114      	bne.n	801176c <__ieee754_sqrt+0x11c>
 8011742:	429e      	cmp	r6, r3
 8011744:	d812      	bhi.n	801176c <__ieee754_sqrt+0x11c>
 8011746:	4660      	mov	r0, ip
 8011748:	4666      	mov	r6, ip
 801174a:	19c0      	adds	r0, r0, r7
 801174c:	9100      	str	r1, [sp, #0]
 801174e:	2e00      	cmp	r6, #0
 8011750:	da03      	bge.n	801175a <__ieee754_sqrt+0x10a>
 8011752:	43c6      	mvns	r6, r0
 8011754:	0ff6      	lsrs	r6, r6, #31
 8011756:	198e      	adds	r6, r1, r6
 8011758:	9600      	str	r6, [sp, #0]
 801175a:	1a52      	subs	r2, r2, r1
 801175c:	4563      	cmp	r3, ip
 801175e:	4189      	sbcs	r1, r1
 8011760:	4249      	negs	r1, r1
 8011762:	1a52      	subs	r2, r2, r1
 8011764:	4661      	mov	r1, ip
 8011766:	1a5b      	subs	r3, r3, r1
 8011768:	9900      	ldr	r1, [sp, #0]
 801176a:	19e4      	adds	r4, r4, r7
 801176c:	0fde      	lsrs	r6, r3, #31
 801176e:	0052      	lsls	r2, r2, #1
 8011770:	1992      	adds	r2, r2, r6
 8011772:	9e04      	ldr	r6, [sp, #16]
 8011774:	005b      	lsls	r3, r3, #1
 8011776:	3e01      	subs	r6, #1
 8011778:	087f      	lsrs	r7, r7, #1
 801177a:	9604      	str	r6, [sp, #16]
 801177c:	2e00      	cmp	r6, #0
 801177e:	d1db      	bne.n	8011738 <__ieee754_sqrt+0xe8>
 8011780:	431a      	orrs	r2, r3
 8011782:	d01f      	beq.n	80117c4 <__ieee754_sqrt+0x174>
 8011784:	4e23      	ldr	r6, [pc, #140]	@ (8011814 <__ieee754_sqrt+0x1c4>)
 8011786:	4f24      	ldr	r7, [pc, #144]	@ (8011818 <__ieee754_sqrt+0x1c8>)
 8011788:	6830      	ldr	r0, [r6, #0]
 801178a:	6871      	ldr	r1, [r6, #4]
 801178c:	683a      	ldr	r2, [r7, #0]
 801178e:	687b      	ldr	r3, [r7, #4]
 8011790:	9200      	str	r2, [sp, #0]
 8011792:	9301      	str	r3, [sp, #4]
 8011794:	6832      	ldr	r2, [r6, #0]
 8011796:	6873      	ldr	r3, [r6, #4]
 8011798:	9202      	str	r2, [sp, #8]
 801179a:	9303      	str	r3, [sp, #12]
 801179c:	9a00      	ldr	r2, [sp, #0]
 801179e:	9b01      	ldr	r3, [sp, #4]
 80117a0:	f7f1 f9f6 	bl	8002b90 <__aeabi_dsub>
 80117a4:	0002      	movs	r2, r0
 80117a6:	000b      	movs	r3, r1
 80117a8:	9802      	ldr	r0, [sp, #8]
 80117aa:	9903      	ldr	r1, [sp, #12]
 80117ac:	f7ee fe68 	bl	8000480 <__aeabi_dcmple>
 80117b0:	2800      	cmp	r0, #0
 80117b2:	d007      	beq.n	80117c4 <__ieee754_sqrt+0x174>
 80117b4:	6830      	ldr	r0, [r6, #0]
 80117b6:	6871      	ldr	r1, [r6, #4]
 80117b8:	683a      	ldr	r2, [r7, #0]
 80117ba:	687b      	ldr	r3, [r7, #4]
 80117bc:	1c67      	adds	r7, r4, #1
 80117be:	d10f      	bne.n	80117e0 <__ieee754_sqrt+0x190>
 80117c0:	9c04      	ldr	r4, [sp, #16]
 80117c2:	3501      	adds	r5, #1
 80117c4:	4b15      	ldr	r3, [pc, #84]	@ (801181c <__ieee754_sqrt+0x1cc>)
 80117c6:	106a      	asrs	r2, r5, #1
 80117c8:	18d2      	adds	r2, r2, r3
 80117ca:	0863      	lsrs	r3, r4, #1
 80117cc:	07ed      	lsls	r5, r5, #31
 80117ce:	d502      	bpl.n	80117d6 <__ieee754_sqrt+0x186>
 80117d0:	2180      	movs	r1, #128	@ 0x80
 80117d2:	0609      	lsls	r1, r1, #24
 80117d4:	430b      	orrs	r3, r1
 80117d6:	9905      	ldr	r1, [sp, #20]
 80117d8:	001c      	movs	r4, r3
 80117da:	0509      	lsls	r1, r1, #20
 80117dc:	188d      	adds	r5, r1, r2
 80117de:	e750      	b.n	8011682 <__ieee754_sqrt+0x32>
 80117e0:	f7ef ff66 	bl	80016b0 <__aeabi_dadd>
 80117e4:	6877      	ldr	r7, [r6, #4]
 80117e6:	6836      	ldr	r6, [r6, #0]
 80117e8:	0002      	movs	r2, r0
 80117ea:	000b      	movs	r3, r1
 80117ec:	0030      	movs	r0, r6
 80117ee:	0039      	movs	r1, r7
 80117f0:	f7ee fe3c 	bl	800046c <__aeabi_dcmplt>
 80117f4:	2800      	cmp	r0, #0
 80117f6:	d004      	beq.n	8011802 <__ieee754_sqrt+0x1b2>
 80117f8:	3402      	adds	r4, #2
 80117fa:	4263      	negs	r3, r4
 80117fc:	4163      	adcs	r3, r4
 80117fe:	18ed      	adds	r5, r5, r3
 8011800:	e7e0      	b.n	80117c4 <__ieee754_sqrt+0x174>
 8011802:	2301      	movs	r3, #1
 8011804:	3401      	adds	r4, #1
 8011806:	439c      	bics	r4, r3
 8011808:	e7dc      	b.n	80117c4 <__ieee754_sqrt+0x174>
 801180a:	46c0      	nop			@ (mov r8, r8)
 801180c:	7ff00000 	.word	0x7ff00000
 8011810:	fffffc01 	.word	0xfffffc01
 8011814:	20005018 	.word	0x20005018
 8011818:	20005010 	.word	0x20005010
 801181c:	3fe00000 	.word	0x3fe00000

08011820 <__ieee754_fmod>:
 8011820:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011822:	b085      	sub	sp, #20
 8011824:	9200      	str	r2, [sp, #0]
 8011826:	9301      	str	r3, [sp, #4]
 8011828:	9b01      	ldr	r3, [sp, #4]
 801182a:	9e00      	ldr	r6, [sp, #0]
 801182c:	005b      	lsls	r3, r3, #1
 801182e:	085b      	lsrs	r3, r3, #1
 8011830:	469c      	mov	ip, r3
 8011832:	9603      	str	r6, [sp, #12]
 8011834:	4333      	orrs	r3, r6
 8011836:	d00d      	beq.n	8011854 <__ieee754_fmod+0x34>
 8011838:	4b7a      	ldr	r3, [pc, #488]	@ (8011a24 <__ieee754_fmod+0x204>)
 801183a:	004a      	lsls	r2, r1, #1
 801183c:	000d      	movs	r5, r1
 801183e:	0852      	lsrs	r2, r2, #1
 8011840:	429a      	cmp	r2, r3
 8011842:	d807      	bhi.n	8011854 <__ieee754_fmod+0x34>
 8011844:	4664      	mov	r4, ip
 8011846:	4273      	negs	r3, r6
 8011848:	4333      	orrs	r3, r6
 801184a:	0fdb      	lsrs	r3, r3, #31
 801184c:	4323      	orrs	r3, r4
 801184e:	4c76      	ldr	r4, [pc, #472]	@ (8011a28 <__ieee754_fmod+0x208>)
 8011850:	42a3      	cmp	r3, r4
 8011852:	d909      	bls.n	8011868 <__ieee754_fmod+0x48>
 8011854:	9a00      	ldr	r2, [sp, #0]
 8011856:	9b01      	ldr	r3, [sp, #4]
 8011858:	f7f0 fed2 	bl	8002600 <__aeabi_dmul>
 801185c:	0002      	movs	r2, r0
 801185e:	000b      	movs	r3, r1
 8011860:	f7f0 fa8a 	bl	8001d78 <__aeabi_ddiv>
 8011864:	b005      	add	sp, #20
 8011866:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011868:	0fcc      	lsrs	r4, r1, #31
 801186a:	07e4      	lsls	r4, r4, #31
 801186c:	0007      	movs	r7, r0
 801186e:	0003      	movs	r3, r0
 8011870:	9402      	str	r4, [sp, #8]
 8011872:	4562      	cmp	r2, ip
 8011874:	dc0a      	bgt.n	801188c <__ieee754_fmod+0x6c>
 8011876:	dbf5      	blt.n	8011864 <__ieee754_fmod+0x44>
 8011878:	4286      	cmp	r6, r0
 801187a:	d8f3      	bhi.n	8011864 <__ieee754_fmod+0x44>
 801187c:	d106      	bne.n	801188c <__ieee754_fmod+0x6c>
 801187e:	0022      	movs	r2, r4
 8011880:	4b6a      	ldr	r3, [pc, #424]	@ (8011a2c <__ieee754_fmod+0x20c>)
 8011882:	0f12      	lsrs	r2, r2, #28
 8011884:	189b      	adds	r3, r3, r2
 8011886:	6818      	ldr	r0, [r3, #0]
 8011888:	6859      	ldr	r1, [r3, #4]
 801188a:	e7eb      	b.n	8011864 <__ieee754_fmod+0x44>
 801188c:	4866      	ldr	r0, [pc, #408]	@ (8011a28 <__ieee754_fmod+0x208>)
 801188e:	4205      	tst	r5, r0
 8011890:	d14c      	bne.n	801192c <__ieee754_fmod+0x10c>
 8011892:	2a00      	cmp	r2, #0
 8011894:	d143      	bne.n	801191e <__ieee754_fmod+0xfe>
 8011896:	0038      	movs	r0, r7
 8011898:	4965      	ldr	r1, [pc, #404]	@ (8011a30 <__ieee754_fmod+0x210>)
 801189a:	2800      	cmp	r0, #0
 801189c:	dc3c      	bgt.n	8011918 <__ieee754_fmod+0xf8>
 801189e:	4862      	ldr	r0, [pc, #392]	@ (8011a28 <__ieee754_fmod+0x208>)
 80118a0:	9c01      	ldr	r4, [sp, #4]
 80118a2:	4220      	tst	r0, r4
 80118a4:	d150      	bne.n	8011948 <__ieee754_fmod+0x128>
 80118a6:	4660      	mov	r0, ip
 80118a8:	2800      	cmp	r0, #0
 80118aa:	d146      	bne.n	801193a <__ieee754_fmod+0x11a>
 80118ac:	4860      	ldr	r0, [pc, #384]	@ (8011a30 <__ieee754_fmod+0x210>)
 80118ae:	2e00      	cmp	r6, #0
 80118b0:	dc40      	bgt.n	8011934 <__ieee754_fmod+0x114>
 80118b2:	4c60      	ldr	r4, [pc, #384]	@ (8011a34 <__ieee754_fmod+0x214>)
 80118b4:	42a1      	cmp	r1, r4
 80118b6:	db4c      	blt.n	8011952 <__ieee754_fmod+0x132>
 80118b8:	2280      	movs	r2, #128	@ 0x80
 80118ba:	032f      	lsls	r7, r5, #12
 80118bc:	0b3f      	lsrs	r7, r7, #12
 80118be:	0352      	lsls	r2, r2, #13
 80118c0:	433a      	orrs	r2, r7
 80118c2:	4c5c      	ldr	r4, [pc, #368]	@ (8011a34 <__ieee754_fmod+0x214>)
 80118c4:	42a0      	cmp	r0, r4
 80118c6:	db59      	blt.n	801197c <__ieee754_fmod+0x15c>
 80118c8:	2580      	movs	r5, #128	@ 0x80
 80118ca:	9c01      	ldr	r4, [sp, #4]
 80118cc:	036d      	lsls	r5, r5, #13
 80118ce:	0324      	lsls	r4, r4, #12
 80118d0:	0b24      	lsrs	r4, r4, #12
 80118d2:	4325      	orrs	r5, r4
 80118d4:	1a09      	subs	r1, r1, r0
 80118d6:	9e03      	ldr	r6, [sp, #12]
 80118d8:	1b54      	subs	r4, r2, r5
 80118da:	1b9f      	subs	r7, r3, r6
 80118dc:	2900      	cmp	r1, #0
 80118de:	d165      	bne.n	80119ac <__ieee754_fmod+0x18c>
 80118e0:	42b3      	cmp	r3, r6
 80118e2:	4189      	sbcs	r1, r1
 80118e4:	4249      	negs	r1, r1
 80118e6:	1a64      	subs	r4, r4, r1
 80118e8:	d401      	bmi.n	80118ee <__ieee754_fmod+0xce>
 80118ea:	003b      	movs	r3, r7
 80118ec:	0022      	movs	r2, r4
 80118ee:	0011      	movs	r1, r2
 80118f0:	4319      	orrs	r1, r3
 80118f2:	d06a      	beq.n	80119ca <__ieee754_fmod+0x1aa>
 80118f4:	2180      	movs	r1, #128	@ 0x80
 80118f6:	0349      	lsls	r1, r1, #13
 80118f8:	428a      	cmp	r2, r1
 80118fa:	db6e      	blt.n	80119da <__ieee754_fmod+0x1ba>
 80118fc:	494d      	ldr	r1, [pc, #308]	@ (8011a34 <__ieee754_fmod+0x214>)
 80118fe:	4288      	cmp	r0, r1
 8011900:	db71      	blt.n	80119e6 <__ieee754_fmod+0x1c6>
 8011902:	494d      	ldr	r1, [pc, #308]	@ (8011a38 <__ieee754_fmod+0x218>)
 8011904:	1852      	adds	r2, r2, r1
 8011906:	9902      	ldr	r1, [sp, #8]
 8011908:	430a      	orrs	r2, r1
 801190a:	494c      	ldr	r1, [pc, #304]	@ (8011a3c <__ieee754_fmod+0x21c>)
 801190c:	1840      	adds	r0, r0, r1
 801190e:	0504      	lsls	r4, r0, #20
 8011910:	4322      	orrs	r2, r4
 8011912:	0011      	movs	r1, r2
 8011914:	0018      	movs	r0, r3
 8011916:	e7a5      	b.n	8011864 <__ieee754_fmod+0x44>
 8011918:	3901      	subs	r1, #1
 801191a:	0040      	lsls	r0, r0, #1
 801191c:	e7bd      	b.n	801189a <__ieee754_fmod+0x7a>
 801191e:	4945      	ldr	r1, [pc, #276]	@ (8011a34 <__ieee754_fmod+0x214>)
 8011920:	02d0      	lsls	r0, r2, #11
 8011922:	2800      	cmp	r0, #0
 8011924:	ddbb      	ble.n	801189e <__ieee754_fmod+0x7e>
 8011926:	3901      	subs	r1, #1
 8011928:	0040      	lsls	r0, r0, #1
 801192a:	e7fa      	b.n	8011922 <__ieee754_fmod+0x102>
 801192c:	4844      	ldr	r0, [pc, #272]	@ (8011a40 <__ieee754_fmod+0x220>)
 801192e:	1511      	asrs	r1, r2, #20
 8011930:	1809      	adds	r1, r1, r0
 8011932:	e7b4      	b.n	801189e <__ieee754_fmod+0x7e>
 8011934:	3801      	subs	r0, #1
 8011936:	0076      	lsls	r6, r6, #1
 8011938:	e7b9      	b.n	80118ae <__ieee754_fmod+0x8e>
 801193a:	02c6      	lsls	r6, r0, #11
 801193c:	483d      	ldr	r0, [pc, #244]	@ (8011a34 <__ieee754_fmod+0x214>)
 801193e:	2e00      	cmp	r6, #0
 8011940:	ddb7      	ble.n	80118b2 <__ieee754_fmod+0x92>
 8011942:	3801      	subs	r0, #1
 8011944:	0076      	lsls	r6, r6, #1
 8011946:	e7fa      	b.n	801193e <__ieee754_fmod+0x11e>
 8011948:	4660      	mov	r0, ip
 801194a:	4c3d      	ldr	r4, [pc, #244]	@ (8011a40 <__ieee754_fmod+0x220>)
 801194c:	1500      	asrs	r0, r0, #20
 801194e:	1900      	adds	r0, r0, r4
 8011950:	e7af      	b.n	80118b2 <__ieee754_fmod+0x92>
 8011952:	4b38      	ldr	r3, [pc, #224]	@ (8011a34 <__ieee754_fmod+0x214>)
 8011954:	1a5b      	subs	r3, r3, r1
 8011956:	2b1f      	cmp	r3, #31
 8011958:	dc0a      	bgt.n	8011970 <__ieee754_fmod+0x150>
 801195a:	409a      	lsls	r2, r3
 801195c:	003c      	movs	r4, r7
 801195e:	0015      	movs	r5, r2
 8011960:	4a38      	ldr	r2, [pc, #224]	@ (8011a44 <__ieee754_fmod+0x224>)
 8011962:	409f      	lsls	r7, r3
 8011964:	188a      	adds	r2, r1, r2
 8011966:	40d4      	lsrs	r4, r2
 8011968:	0022      	movs	r2, r4
 801196a:	003b      	movs	r3, r7
 801196c:	432a      	orrs	r2, r5
 801196e:	e7a8      	b.n	80118c2 <__ieee754_fmod+0xa2>
 8011970:	003a      	movs	r2, r7
 8011972:	4b35      	ldr	r3, [pc, #212]	@ (8011a48 <__ieee754_fmod+0x228>)
 8011974:	1a5b      	subs	r3, r3, r1
 8011976:	409a      	lsls	r2, r3
 8011978:	2300      	movs	r3, #0
 801197a:	e7a2      	b.n	80118c2 <__ieee754_fmod+0xa2>
 801197c:	4c2d      	ldr	r4, [pc, #180]	@ (8011a34 <__ieee754_fmod+0x214>)
 801197e:	1a27      	subs	r7, r4, r0
 8011980:	2f1f      	cmp	r7, #31
 8011982:	dc0c      	bgt.n	801199e <__ieee754_fmod+0x17e>
 8011984:	4c2f      	ldr	r4, [pc, #188]	@ (8011a44 <__ieee754_fmod+0x224>)
 8011986:	4665      	mov	r5, ip
 8011988:	46a4      	mov	ip, r4
 801198a:	4484      	add	ip, r0
 801198c:	4666      	mov	r6, ip
 801198e:	9c00      	ldr	r4, [sp, #0]
 8011990:	40bd      	lsls	r5, r7
 8011992:	40f4      	lsrs	r4, r6
 8011994:	4325      	orrs	r5, r4
 8011996:	9c00      	ldr	r4, [sp, #0]
 8011998:	40bc      	lsls	r4, r7
 801199a:	9403      	str	r4, [sp, #12]
 801199c:	e79a      	b.n	80118d4 <__ieee754_fmod+0xb4>
 801199e:	4d2a      	ldr	r5, [pc, #168]	@ (8011a48 <__ieee754_fmod+0x228>)
 80119a0:	9c00      	ldr	r4, [sp, #0]
 80119a2:	1a2d      	subs	r5, r5, r0
 80119a4:	40ac      	lsls	r4, r5
 80119a6:	0025      	movs	r5, r4
 80119a8:	2400      	movs	r4, #0
 80119aa:	e7f6      	b.n	801199a <__ieee754_fmod+0x17a>
 80119ac:	9e03      	ldr	r6, [sp, #12]
 80119ae:	42b3      	cmp	r3, r6
 80119b0:	41b6      	sbcs	r6, r6
 80119b2:	4276      	negs	r6, r6
 80119b4:	1ba4      	subs	r4, r4, r6
 80119b6:	d505      	bpl.n	80119c4 <__ieee754_fmod+0x1a4>
 80119b8:	0fdc      	lsrs	r4, r3, #31
 80119ba:	0052      	lsls	r2, r2, #1
 80119bc:	1912      	adds	r2, r2, r4
 80119be:	005b      	lsls	r3, r3, #1
 80119c0:	3901      	subs	r1, #1
 80119c2:	e788      	b.n	80118d6 <__ieee754_fmod+0xb6>
 80119c4:	0023      	movs	r3, r4
 80119c6:	433b      	orrs	r3, r7
 80119c8:	d102      	bne.n	80119d0 <__ieee754_fmod+0x1b0>
 80119ca:	4b18      	ldr	r3, [pc, #96]	@ (8011a2c <__ieee754_fmod+0x20c>)
 80119cc:	9a02      	ldr	r2, [sp, #8]
 80119ce:	e758      	b.n	8011882 <__ieee754_fmod+0x62>
 80119d0:	0064      	lsls	r4, r4, #1
 80119d2:	0ffa      	lsrs	r2, r7, #31
 80119d4:	18a2      	adds	r2, r4, r2
 80119d6:	007b      	lsls	r3, r7, #1
 80119d8:	e7f2      	b.n	80119c0 <__ieee754_fmod+0x1a0>
 80119da:	0fdc      	lsrs	r4, r3, #31
 80119dc:	0052      	lsls	r2, r2, #1
 80119de:	1912      	adds	r2, r2, r4
 80119e0:	005b      	lsls	r3, r3, #1
 80119e2:	3801      	subs	r0, #1
 80119e4:	e788      	b.n	80118f8 <__ieee754_fmod+0xd8>
 80119e6:	4913      	ldr	r1, [pc, #76]	@ (8011a34 <__ieee754_fmod+0x214>)
 80119e8:	1a0e      	subs	r6, r1, r0
 80119ea:	2e14      	cmp	r6, #20
 80119ec:	dc0b      	bgt.n	8011a06 <__ieee754_fmod+0x1e6>
 80119ee:	40f3      	lsrs	r3, r6
 80119f0:	0019      	movs	r1, r3
 80119f2:	4b14      	ldr	r3, [pc, #80]	@ (8011a44 <__ieee754_fmod+0x224>)
 80119f4:	18c0      	adds	r0, r0, r3
 80119f6:	0013      	movs	r3, r2
 80119f8:	4083      	lsls	r3, r0
 80119fa:	4132      	asrs	r2, r6
 80119fc:	430b      	orrs	r3, r1
 80119fe:	9c02      	ldr	r4, [sp, #8]
 8011a00:	4314      	orrs	r4, r2
 8011a02:	0021      	movs	r1, r4
 8011a04:	e786      	b.n	8011914 <__ieee754_fmod+0xf4>
 8011a06:	2e1f      	cmp	r6, #31
 8011a08:	dc06      	bgt.n	8011a18 <__ieee754_fmod+0x1f8>
 8011a0a:	490e      	ldr	r1, [pc, #56]	@ (8011a44 <__ieee754_fmod+0x224>)
 8011a0c:	40f3      	lsrs	r3, r6
 8011a0e:	1840      	adds	r0, r0, r1
 8011a10:	4082      	lsls	r2, r0
 8011a12:	4313      	orrs	r3, r2
 8011a14:	9a02      	ldr	r2, [sp, #8]
 8011a16:	e7f2      	b.n	80119fe <__ieee754_fmod+0x1de>
 8011a18:	4b0b      	ldr	r3, [pc, #44]	@ (8011a48 <__ieee754_fmod+0x228>)
 8011a1a:	1a1b      	subs	r3, r3, r0
 8011a1c:	411a      	asrs	r2, r3
 8011a1e:	0013      	movs	r3, r2
 8011a20:	e7f8      	b.n	8011a14 <__ieee754_fmod+0x1f4>
 8011a22:	46c0      	nop			@ (mov r8, r8)
 8011a24:	7fefffff 	.word	0x7fefffff
 8011a28:	7ff00000 	.word	0x7ff00000
 8011a2c:	080129c0 	.word	0x080129c0
 8011a30:	fffffbed 	.word	0xfffffbed
 8011a34:	fffffc02 	.word	0xfffffc02
 8011a38:	fff00000 	.word	0xfff00000
 8011a3c:	000003ff 	.word	0x000003ff
 8011a40:	fffffc01 	.word	0xfffffc01
 8011a44:	0000041e 	.word	0x0000041e
 8011a48:	fffffbe2 	.word	0xfffffbe2

08011a4c <_init>:
 8011a4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011a4e:	46c0      	nop			@ (mov r8, r8)
 8011a50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011a52:	bc08      	pop	{r3}
 8011a54:	469e      	mov	lr, r3
 8011a56:	4770      	bx	lr

08011a58 <_fini>:
 8011a58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011a5a:	46c0      	nop			@ (mov r8, r8)
 8011a5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011a5e:	bc08      	pop	{r3}
 8011a60:	469e      	mov	lr, r3
 8011a62:	4770      	bx	lr
 8011a64:	0000      	movs	r0, r0
	...

08011a68 <__FLASH_Program_Fast_veneer>:
 8011a68:	b401      	push	{r0}
 8011a6a:	4802      	ldr	r0, [pc, #8]	@ (8011a74 <__FLASH_Program_Fast_veneer+0xc>)
 8011a6c:	4684      	mov	ip, r0
 8011a6e:	bc01      	pop	{r0}
 8011a70:	4760      	bx	ip
 8011a72:	bf00      	nop
 8011a74:	20005021 	.word	0x20005021

Disassembly of section .data:

20000000 <imgPalette>:
20000000:	96cdd6e9 1ac9248c ffff53ec 7b919d56     .....$...S..V..{
20000010:	000041a9                                .A..

20000014 <imgEggSitting0>:
20000014:	03900009 00010004 00080007 00330009     ..............3.
20000024:	00020003 00020004 00010001 00080005     ................
20000034:	00040007 002d0009 00020003 00010004     ......-.........
20000044:	00050001 000b0005 00020007 00290009     ..............).
20000054:	00020003 00030004 00060001 000c0005     ................
20000064:	00020007 00260009 00010003 00040004     ......&.........
20000074:	00070001 000e0005 00010007 00240009     ..............$.
20000084:	00010003 00050004 00080001 000e0005     ................
20000094:	00010007 00220009 00010003 00060004     ......".........
200000a4:	00080001 000f0005 00010007 00200009     .............. .
200000b4:	00010008 00070004 00070001 00110005     ................
200000c4:	00010007 001e0009 00010008 00010006     ................
200000d4:	00060004 00080001 00120005 00010007     ................
200000e4:	001c0009 00010008 00020006 00060004     ................
200000f4:	00070001 00140005 00010007 001b0009     ................
20000104:	00010008 00020006 00060004 00060001     ................
20000114:	00150005 00010007 001a0009 00010008     ................
20000124:	00030006 00060004 00050001 00170005     ................
20000134:	00010007 00190009 00010008 00040006     ................
20000144:	00050004 00040001 00180005 00010007     ................
20000154:	00190009 00010008 00060006 00020004     ................
20000164:	00030001 001a0005 00010007 00180009     ................
20000174:	00010008 00090006 001e0005 00010007     ................
20000184:	00170009 00010008 00090006 001e0005     ................
20000194:	00010007 00170009 00010008 00090006     ................
200001a4:	001e0005 00010007 00170009 00010008     ................
200001b4:	00090006 001e0005 00010007 00170009     ................
200001c4:	00010008 00090006 001e0005 00010007     ................
200001d4:	00170009 00010008 00090006 000f0005     ................
200001e4:	00080001 00070005 00010007 00170009     ................
200001f4:	00010008 00090006 000c0005 000d0001     ................
20000204:	00050005 00010007 00170009 00010008     ................
20000214:	00090006 000b0005 000f0001 00040005     ................
20000224:	00010007 00180009 00010008 00080006     ................
20000234:	000a0005 00110001 00020005 00010007     ................
20000244:	00190009 00010008 00080006 00090005     ................
20000254:	00130001 00010005 00010007 00190009     ................
20000264:	00010008 00080006 00080005 00150001     ................
20000274:	00010004 001a0009 00010008 00080006     ................
20000284:	00060005 000e0001 00030005 00040001     ................
20000294:	00010004 001b0009 00010008 00080006     ................
200002a4:	00050005 000e0001 00050005 00030001     ................
200002b4:	00010004 001c0009 00010008 00070006     ................
200002c4:	00050005 000e0001 00050005 00020001     ................
200002d4:	00010004 001e0009 00010008 00060006     ................
200002e4:	00050005 000f0001 00030005 00020001     ................
200002f4:	00010004 00200009 00010008 00060006     ...... .........
20000304:	00040005 000c0001 00020005 00050001     ................
20000314:	00010004 00220009 00010008 00050006     ......".........
20000324:	00040005 000c0001 00020005 00040001     ................
20000334:	00010004 00240009 00010008 00050006     ......$.........
20000344:	00030005 00110001 00010004 00260009     ..............&.
20000354:	00020008 00040006 00020005 000f0001     ................
20000364:	00020004 00290009 00020008 00020006     ......).........
20000374:	00020005 000d0001 00030004 002c0009     ..............,.
20000384:	00040008 00090001 00040004 00330009     ..............3.
20000394:	00090004 03a70009                       ........

2000039c <imgEggSitting1>:
2000039c:	02900009 000a0007 00330009 00040007     ..........3.....
200003ac:	00090005 00030007 002e0009 00020004     ................
200003bc:	00010001 000f0005 00020007 002a0009     ..............*.
200003cc:	00020003 00040001 00100005 00020007     ................
200003dc:	00260009 00020003 00010004 00060001     ..&.............
200003ec:	00110005 00010007 00240009 00020003     ..........$.....
200003fc:	00020004 00070001 00110005 00010007     ................
2000040c:	00220009 00010003 00040004 00070001     ..".............
2000041c:	00120005 00010007 00200009 00010003     .......... .....
2000042c:	00050004 00070001 00130005 00010007     ................
2000043c:	001e0009 00010003 00060004 00070001     ................
2000044c:	00130005 00020007 001c0009 00010003     ................
2000045c:	00070004 00060001 00150005 00010007     ................
2000046c:	001b0009 00010008 00010006 00070004     ................
2000047c:	00060001 00150005 00010007 001b0009     ................
2000048c:	00010008 00010006 00070004 00050001     ................
2000049c:	00170005 00010007 00190009 00010008     ................
200004ac:	00020006 00070004 00040001 00180005     ................
200004bc:	00010007 00190009 00010008 00020006     ................
200004cc:	00070004 00040001 00190005 00010007     ................
200004dc:	00180009 00010008 00030006 00050004     ................
200004ec:	00030001 001b0005 00010007 00180009     ................
200004fc:	00010008 00050006 00030004 00020001     ................
2000050c:	001c0005 00010007 00180009 00010008     ................
2000051c:	00080006 001e0005 00010007 00180009     ................
2000052c:	00010008 00080006 00130005 00050001     ................
2000053c:	00060005 00010007 00180009 00010008     ................
2000054c:	00080006 00100005 000a0001 00040005     ................
2000055c:	00010007 00180009 00010008 00090006     ................
2000056c:	000c0005 000f0001 00020005 00010007     ................
2000057c:	00180009 00010008 00090006 000b0005     ................
2000058c:	00110001 00010005 00010007 00180009     ................
2000059c:	00010008 00090006 000a0005 00130001     ................
200005ac:	00010004 00180009 00010008 00090006     ................
200005bc:	00090005 00130001 00010004 00190009     ................
200005cc:	00010008 00090006 00080005 000d0001     ................
200005dc:	00030005 00040001 00010004 00190009     ................
200005ec:	00010008 00090006 00070005 000d0001     ................
200005fc:	00050005 00020001 00010004 001b0009     ................
2000060c:	00010008 00090006 00060005 000d0001     ................
2000061c:	00050005 00020001 00010004 001c0009     ................
2000062c:	00010008 00080006 00060005 000e0001     ................
2000063c:	00030005 00020001 00010004 001d0009     ................
2000064c:	00010008 00090006 00050005 000c0001     ................
2000065c:	00020005 00040001 00010004 001f0009     ................
2000066c:	00010008 00080006 00050005 000c0001     ................
2000067c:	00020005 00040001 00010004 00200009     .............. .
2000068c:	00010008 00070006 00050005 00100001     ................
2000069c:	00020004 00220009 00010008 00070006     ......".........
200006ac:	00040005 000f0001 00020004 00240009     ..............$.
200006bc:	00010008 00070006 00030005 000e0001     ................
200006cc:	00020004 00260009 00020008 00060006     ......&.........
200006dc:	00020005 000b0001 00030004 002a0009     ..............*.
200006ec:	00020008 00050006 00020005 00090001     ................
200006fc:	00020004 002e0009 00030008 00020006     ................
2000070c:	00030005 00040001 00040004 00330009     ..............3.
2000071c:	00050008 00040004 04a90009              ............

20000728 <imgEggSitting2>:
20000728:	03110009 00060007 00370009 00020004     ..........7.....
20000738:	00010007 00060005 00050007 002e0009     ................
20000748:	00020003 00020004 00020001 000c0005     ................
20000758:	00030007 002a0009 00020003 00060001     ......*.........
20000768:	000e0005 00010007 00270009 00020003     ..........'.....
20000778:	00020004 00060001 000f0005 00020007     ................
20000788:	00240009 00020003 00030004 00070001     ..$.............
20000798:	00100005 00010007 00220009 00010003     ..........".....
200007a8:	00050004 00070001 00110005 00010007     ................
200007b8:	00200009 00010003 00060004 00070001     .. .............
200007c8:	00120005 00010007 001e0009 00010003     ................
200007d8:	00070004 00070001 00130005 00010007     ................
200007e8:	001c0009 00010008 00010006 00060004     ................
200007f8:	00070001 00140005 00010007 001c0009     ................
20000808:	00010008 00010006 00060004 00060001     ................
20000818:	00160005 00010007 001a0009 00010008     ................
20000828:	00020006 00060004 00050001 00170005     ................
20000838:	00010007 001a0009 00010008 00020006     ................
20000848:	00060004 00050001 00170005 00020007     ................
20000858:	00190009 00010008 00030006 00050004     ................
20000868:	00040001 00190005 00010007 00180009     ................
20000878:	00010008 00060006 00030004 00020001     ................
20000888:	001b0005 00010007 00180009 00010008     ................
20000898:	00080006 001e0005 00010007 00180009     ................
200008a8:	00010008 00080006 001e0005 00010007     ................
200008b8:	00180009 00010008 00090006 001d0005     ................
200008c8:	00010007 00180009 00010008 00090006     ................
200008d8:	000f0005 00080001 00060005 00010007     ................
200008e8:	00180009 00010008 00090006 000e0005     ................
200008f8:	000b0001 00040005 00010007 00180009     ................
20000908:	00010008 00090006 000c0005 000e0001     ................
20000918:	00030005 00010007 00180009 00010008     ................
20000928:	00090006 000b0005 00100001 00020005     ................
20000938:	00010007 00180009 00010008 00090006     ................
20000948:	000a0005 00120001 00010004 00190009     ................
20000958:	00020008 00080006 00090005 000c0001     ................
20000968:	00030005 00040001 00010004 001a0009     ................
20000978:	00010008 00080006 00080005 000c0001     ................
20000988:	00050005 00030001 00010004 001a0009     ................
20000998:	00010008 00090006 00060005 000d0001     ................
200009a8:	00050005 00020001 00010004 001c0009     ................
200009b8:	00010008 00080006 00060005 000e0001     ................
200009c8:	00030005 00020001 00010004 001d0009     ................
200009d8:	00010008 00080006 00050005 000c0001     ................
200009e8:	00020005 00050001 00010004 001f0009     ................
200009f8:	00010008 00080006 00040005 000c0001     ................
20000a08:	00020005 00050001 00010004 00200009     .............. .
20000a18:	00010008 00070006 00040005 00120001     ................
20000a28:	00010004 00220009 00010008 00070006     ......".........
20000a38:	00030005 00100001 00020004 00240009     ..............$.
20000a48:	00020008 00050006 00030005 000f0001     ................
20000a58:	00020004 00270009 00010008 00050006     ......'.........
20000a68:	00030005 000c0001 00030004 00290009     ..............).
20000a78:	00030008 00030006 00020005 00090001     ................
20000a88:	00040004 002e0009 000a0008 00040004     ................
20000a98:	04660009                                ..f.

20000a9c <imgEggSitting3>:
20000a9c:	048c0009 00030003 00050004 00060007     ................
20000aac:	00300009 00020003 00030004 00050001     ..0.............
20000abc:	00060005 00020007 002c0009 00020003     ..........,.....
20000acc:	00040004 00060001 00080005 00030007     ................
20000adc:	00270009 00010008 00010003 00060004     ..'.............
20000aec:	00070001 00090005 00020007 00250009     ..............%.
20000afc:	00010008 00080004 00070001 000b0005     ................
20000b0c:	00010007 00230009 00010008 00010006     ......#.........
20000b1c:	00070004 00080001 000c0005 00020007     ................
20000b2c:	00200009 00010008 00020006 00070004     .. .............
20000b3c:	00080001 000d0005 00010007 001f0009     ................
20000b4c:	00010008 00030006 00060004 00080001     ................
20000b5c:	000f0005 00010007 001d0009 00010008     ................
20000b6c:	00040006 00060004 00070001 00110005     ................
20000b7c:	00010007 001c0009 00010008 00050006     ................
20000b8c:	00050004 00050001 00130005 00010007     ................
20000b9c:	001b0009 00010008 00070006 00030004     ................
20000bac:	00050001 00150005 00010007 001a0009     ................
20000bbc:	00010008 000a0006 00020001 00190005     ................
20000bcc:	00010007 00190009 00010008 00090006     ................
20000bdc:	001c0005 00010007 00190009 00010008     ................
20000bec:	00090006 001d0005 00010007 00180009     ................
20000bfc:	00010008 00090006 001d0005 00010007     ................
20000c0c:	00180009 00010008 00090006 001d0005     ................
20000c1c:	00010007 00180009 00010008 00090006     ................
20000c2c:	001d0005 00010007 00180009 00010008     ................
20000c3c:	00090006 001d0005 00010007 00180009     ................
20000c4c:	00010008 00080006 001e0005 00010007     ................
20000c5c:	00180009 00010008 00080006 000c0005     ................
20000c6c:	00080001 000a0005 00010007 00180009     ................
20000c7c:	00010008 00080006 000b0005 000c0001     ................
20000c8c:	00070005 00010007 00190009 00010008     ................
20000c9c:	00070006 00090005 000f0001 00050005     ................
20000cac:	00010007 001a0009 00010008 00070006     ................
20000cbc:	00080005 00110001 00040005 00010007     ................
20000ccc:	001b0009 00010008 00060006 00070005     ................
20000cdc:	00130001 00030005 00010007 001c0009     ................
20000cec:	00010008 00050006 00050005 00150001     ................
20000cfc:	00020005 00010007 001d0009 00010008     ................
20000d0c:	00050006 00050005 00160001 00010005     ................
20000d1c:	00010007 001e0009 00010008 00050006     ................
20000d2c:	00040005 000e0001 00030005 00050001     ................
20000d3c:	00010004 00200009 00010008 00040006     ...... .........
20000d4c:	00040005 000e0001 00040005 00030001     ................
20000d5c:	00020004 00210009 00010008 00030006     ......!.........
20000d6c:	00040005 000e0001 00040005 00030001     ................
20000d7c:	00010004 00230009 00010008 00030006     ......#.........
20000d8c:	00020005 000c0001 00020005 00070001     ................
20000d9c:	00010004 00250009 00010008 00020006     ......%.........
20000dac:	00020005 000c0001 00020005 00060001     ................
20000dbc:	00010004 00270009 00010008 00010004     ......'.........
20000dcc:	00150001 00010004 00290009 00020004     ..........).....
20000ddc:	00120001 00020004 002c0009 00020004     ..........,.....
20000dec:	000b0001 00050004 00300009 000b0004     ..........0.....
20000dfc:	02e70009                                ....

20000e00 <imgEggSitting4>:
20000e00:	040d0009 00020003 00030004 00080007     ................
20000e10:	00310009 00020003 00010004 00040001     ..1.............
20000e20:	00080005 00030007 002c0009 00020003     ..........,.....
20000e30:	00030004 00050001 000a0005 00020007     ................
20000e40:	00280009 00020003 00040004 00070001     ..(.............
20000e50:	000a0005 00020007 00260009 00010003     ..........&.....
20000e60:	00060004 00070001 000c0005 00020007     ................
20000e70:	00230009 00010003 00070004 00070001     ..#.............
20000e80:	000e0005 00010007 00210009 00010008     ..........!.....
20000e90:	00070004 00080001 000f0005 00010007     ................
20000ea0:	001f0009 00010008 00010006 00070004     ................
20000eb0:	00070001 00110005 00010007 001d0009     ................
20000ec0:	00010008 00020006 00060004 00080001     ................
20000ed0:	00110005 00010007 001d0009 00010008     ................
20000ee0:	00020006 00060004 00070001 00130005     ................
20000ef0:	00010007 001b0009 00010008 00040006     ................
20000f00:	00050004 00060001 00150005 00010007     ................
20000f10:	001a0009 00010008 00050006 00040004     ................
20000f20:	00040001 00170005 00010007 00190009     ................
20000f30:	00020008 00070006 00010004 00030001     ................
20000f40:	00190005 00010007 00190009 00010008     ................
20000f50:	00090006 001d0005 00010007 00180009     ................
20000f60:	00010008 00090006 001d0005 00010007     ................
20000f70:	00180009 00010008 00090006 001d0005     ................
20000f80:	00010007 00180009 00010008 00090006     ................
20000f90:	001d0005 00010007 00180009 00010008     ................
20000fa0:	00090006 001d0005 00010007 00180009     ................
20000fb0:	00010008 00090006 001d0005 00010007     ................
20000fc0:	00180009 00010008 00080006 000f0005     ................
20000fd0:	00080001 00070005 00010007 00180009     ................
20000fe0:	00010008 00080006 000c0005 000c0001     ................
20000ff0:	00060005 00010007 00180009 00010008     ................
20001000:	00080006 000b0005 000e0001 00050005     ................
20001010:	00010007 00190009 00010008 00070006     ................
20001020:	000a0005 00100001 00030005 00020007     ................
20001030:	00190009 00010008 00080006 00070005     ................
20001040:	00130001 00020005 00010007 001a0009     ................
20001050:	00010008 00080006 00060005 00150001     ................
20001060:	00010005 00010007 001b0009 00010008     ................
20001070:	00070006 00050005 000f0001 00020005     ................
20001080:	00050001 00010004 001d0009 00010008     ................
20001090:	00060006 00050005 000e0001 00040005     ................
200010a0:	00040001 00010004 001d0009 00010008     ................
200010b0:	00060006 00050005 000e0001 00040005     ................
200010c0:	00030001 00010004 001f0009 00010008     ................
200010d0:	00060006 00040005 000f0001 00020005     ................
200010e0:	00030001 00010004 00210009 00010008     ..........!.....
200010f0:	00050006 00040005 000b0001 00020005     ................
20001100:	00060001 00010004 00230009 00020008     ..........#.....
20001110:	00040006 00020005 000c0001 00020005     ................
20001120:	00050001 00010004 00260009 00020008     ..........&.....
20001130:	00020006 00020005 00110001 00020004     ................
20001140:	00280009 00020008 00010006 00020005     ..(.............
20001150:	000f0001 00020004 002c0009 00030008     ..........,.....
20001160:	000d0001 00030004 00300009 000d0004     ..........0.....
20001170:	03650009                                ..e.

20001174 <imgYoungWalking0>:
20001174:	03140009 00040008 003b0009 00010008     ..........;.....
20001184:	00040001 00010008 003a0009 00010008     ..........:.....
20001194:	00020001 00010008 00010001 00010002     ................
200011a4:	00050008 00340009 00010008 00050001     ......4.........
200011b4:	00010002 00050001 00020008 00320009     ..............2.
200011c4:	00010008 00050001 00010002 00070001     ................
200011d4:	00020008 00300009 00010008 000f0001     ......0.........
200011e4:	00010008 002f0009 00010008 00050001     ....../.........
200011f4:	00030008 00070001 00010008 00280009     ..............(.
20001204:	00050008 00030003 00040001 00020008     ................
20001214:	00020005 00010008 00010002 00060001     ................
20001224:	00010008 001c0009 00020008 00080009     ................
20001234:	00010008 00050001 00020002 00010003     ................
20001244:	00040001 00020008 00020005 00010008     ................
20001254:	00010002 00060001 00010008 001c0009     ................
20001264:	00010008 00010002 00010008 00060009     ................
20001274:	00010008 00060001 00020002 00010003     ................
20001284:	00040001 00010003 00010005 00030008     ................
20001294:	00010002 00060001 00010003 00010008     ................
200012a4:	001b0009 00010008 00020002 00060008     ................
200012b4:	00080001 00010002 00010003 00050001     ................
200012c4:	00010003 00020008 00010002 00070001     ................
200012d4:	00010003 00010000 00010008 001a0009     ................
200012e4:	00010008 00010003 00060002 00010003     ................
200012f4:	00090001 00010003 00100001 00010003     ................
20001304:	00020000 00010008 00190009 00010008     ................
20001314:	00010001 00010003 00040002 00010003     ................
20001324:	000a0001 00010003 00100001 00010003     ................
20001334:	00030000 00010008 00180009 00010008     ................
20001344:	00020001 00050003 000a0001 00010003     ................
20001354:	00100001 00010003 00030008 00190009     ................
20001364:	00010008 00120001 00010003 000f0001     ................
20001374:	00010008 001c0009 00010008 000e0001     ................
20001384:	00020003 00020001 00010003 000f0001     ................
20001394:	00010008 001c0009 00010008 000d0001     ................
200013a4:	00010003 00020000 00010003 00020001     ................
200013b4:	00010003 000d0001 00010008 001d0009     ................
200013c4:	00020008 000b0001 00010003 00040000     ................
200013d4:	00020008 00010003 000d0001 00010008     ................
200013e4:	001e0009 00060008 00060001 00010003     ................
200013f4:	00040000 00010008 00020009 00020008     ................
20001404:	00090001 00020003 00010000 00010008     ................
20001414:	00220009 00010008 00060001 00010003     ..".............
20001424:	00040000 00010008 00040009 00020008     ................
20001434:	00050001 00020003 00030000 00010008     ................
20001444:	00220009 00010008 00060001 00010003     ..".............
20001454:	00040000 00010008 00060009 00030008     ................
20001464:	00020003 00050000 00010008 00230009     ..............#.
20001474:	00010008 00050001 00010003 00040000     ................
20001484:	00010008 00080009 00010008 00070000     ................
20001494:	00010008 00230009 00010008 00050001     ......#.........
200014a4:	00010003 00040000 00010008 00090009     ................
200014b4:	00010008 00070000 00010008 001b0009     ................
200014c4:	00020008 00050009 00010008 00050001     ................
200014d4:	00010003 00040000 00010008 000a0009     ................
200014e4:	00020008 00050000 00010008 001b0009     ................
200014f4:	00010008 00010002 00010008 00030009     ................
20001504:	00010008 00060001 00010003 00040000     ................
20001514:	00010008 000c0009 00060008 001b0009     ................
20001524:	00010008 00010003 00010002 00030008     ................
20001534:	00010003 00060001 00010003 00040000     ................
20001544:	00010008 002d0009 00010008 00010001     ......-.........
20001554:	00010003 00030002 00010003 00060001     ................
20001564:	00010003 00030000 00010008 002e0009     ................
20001574:	00010008 00020001 00030003 00070001     ................
20001584:	00010003 00020000 00020008 002e0009     ................
20001594:	00010008 000c0001 00010003 00010000     ................
200015a4:	00010003 00010008 002f0009 00010008     ........../.....
200015b4:	000c0001 00030003 00300009 00010008     ..........0.....
200015c4:	000b0001 00010003 00020001 00010008     ................
200015d4:	00300009 00010008 00070001 00040008     ..0.............
200015e4:	00040001 00010008 00300009 00070008     ..........0.....
200015f4:	00030009 00010008 00050001 00010008     ................
20001604:	00390009 00010008 00060001 00010008     ..9.............
20001614:	00390009 00010008 00060001 00010008     ..9.............
20001624:	00390009 00010008 00060001 00020008     ..9.............
20001634:	00380009 00020008 00060001 00010008     ..8.............
20001644:	00390009 00070008 03a90009 00000000     ..9.............

20001654 <imgYoungWalking1>:
20001654:	03150009 00040008 003b0009 00010008     ..........;.....
20001664:	00040001 00010008 003a0009 00010008     ..........:.....
20001674:	00020001 00010008 00010001 00010002     ................
20001684:	00050008 00340009 00010008 00050001     ......4.........
20001694:	00010002 00050001 00020008 00320009     ..............2.
200016a4:	00010008 00050001 00010002 00070001     ................
200016b4:	00020008 00300009 00010008 000f0001     ......0.........
200016c4:	00010008 002f0009 00010008 00050001     ....../.........
200016d4:	00030008 00070001 00010008 00270009     ..............'.
200016e4:	00060008 00030003 00040001 00020008     ................
200016f4:	00020005 00010008 00010002 00060001     ................
20001704:	00010008 00250009 00010008 00060001     ......%.........
20001714:	00020002 00010003 00040001 00020008     ................
20001724:	00020005 00010008 00010002 00060001     ................
20001734:	00010008 00240009 00010008 00070001     ......$.........
20001744:	00020002 00010003 00040001 00010003     ................
20001754:	00010005 00030008 00010002 00060001     ................
20001764:	00010003 00010008 00220009 00010008     ..........".....
20001774:	00090001 00010002 00010003 00050001     ................
20001784:	00010003 00020008 00010002 00070001     ................
20001794:	00010003 00010000 00010008 00190009     ................
200017a4:	00010008 00010003 00010009 00060008     ................
200017b4:	000a0001 00010003 00100001 00010003     ................
200017c4:	00020000 00010008 00180009 00010008     ................
200017d4:	00010001 00010003 00040002 00010003     ................
200017e4:	000b0001 00010003 00100001 00010003     ................
200017f4:	00030000 00010008 00170009 00010008     ................
20001804:	00020001 00050003 000b0001 00010003     ................
20001814:	00100001 00010003 00030008 00180009     ................
20001824:	00010008 00130001 00010003 000f0001     ................
20001834:	00010008 001b0009 00010008 000f0001     ................
20001844:	00020003 00020001 00010003 000f0001     ................
20001854:	00010008 001b0009 00010008 000e0001     ................
20001864:	00010003 00020000 00010003 00020001     ................
20001874:	00010003 000d0001 00010008 001c0009     ................
20001884:	00020008 000c0001 00010003 00040000     ................
20001894:	00020008 00010003 000d0001 00010008     ................
200018a4:	001d0009 00060008 00070001 00010003     ................
200018b4:	00040000 00010008 00020009 00020008     ................
200018c4:	00090001 00020003 00010000 00010008     ................
200018d4:	00210009 00010008 00070001 00010003     ..!.............
200018e4:	00040000 00010008 00040009 00020008     ................
200018f4:	00050001 00020003 00030000 00010008     ................
20001904:	001d0009 00030008 00010009 00010008     ................
20001914:	00070001 00010003 00040000 00010008     ................
20001924:	00060009 00030008 00020003 00050000     ................
20001934:	00010008 001c0009 00010008 00030002     ................
20001944:	00010008 00010009 00010003 00060001     ................
20001954:	00010003 00040000 00010008 00080009     ................
20001964:	00010008 00070000 00010008 001c0009     ................
20001974:	00010008 00040002 00010008 00010003     ................
20001984:	00060001 00010003 00040000 00010008     ................
20001994:	00090009 00010008 00070000 00010008     ................
200019a4:	001b0009 00020008 00030002 00020003     ................
200019b4:	00060001 00010003 00040000 00010008     ................
200019c4:	000a0009 00020008 00050000 00010008     ................
200019d4:	001c0009 00010008 00030002 00010003     ................
200019e4:	00070001 00010003 00040000 00010008     ................
200019f4:	000c0009 00060008 001c0009 00020008     ................
20001a04:	00020002 00010003 00070001 00010003     ................
20001a14:	00040000 00010008 002f0009 00010008     ........../.....
20001a24:	00010002 00010003 00080001 00010003     ................
20001a34:	00030000 00010008 002d0009 00040008     ..........-.....
20001a44:	00010003 00090001 00010003 00020000     ................
20001a54:	00020008 002d0009 00010008 00020001     ......-.........
20001a64:	00010003 000a0001 00010003 00010000     ................
20001a74:	00010003 00010008 002e0009 00010008     ................
20001a84:	000d0001 00020003 00010001 00010008     ................
20001a94:	002e0009 00010008 000c0001 00020003     ................
20001aa4:	00020001 00010008 002e0009 00010008     ................
20001ab4:	00070001 00050008 00040001 00010008     ................
20001ac4:	002e0009 00010008 00060001 00010008     ................
20001ad4:	00040009 00010008 00050001 00010008     ................
20001ae4:	002e0009 00060008 00050009 00010008     ................
20001af4:	00060001 00010008 00390009 00010008     ..........9.....
20001b04:	00060001 00010008 00390009 00010008     ..........9.....
20001b14:	00060001 00020008 00380009 00020008     ..........8.....
20001b24:	00060001 00010008 00390009 00070008     ..........9.....
20001b34:	03a80009 00000000                       ........

20001b3c <imgYoungWalking2>:
20001b3c:	03150009 00040008 003b0009 00010008     ..........;.....
20001b4c:	00040001 00010008 003a0009 00010008     ..........:.....
20001b5c:	00020001 00010008 00010001 00010002     ................
20001b6c:	00050008 00340009 00010008 00050001     ......4.........
20001b7c:	00010002 00050001 00020008 00320009     ..............2.
20001b8c:	00010008 00050001 00010002 00070001     ................
20001b9c:	00020008 00300009 00010008 000f0001     ......0.........
20001bac:	00010008 002f0009 00010008 00050001     ....../.........
20001bbc:	00030008 00070001 00010008 00220009     ..............".
20001bcc:	00030008 00020009 00060008 00030003     ................
20001bdc:	00040001 00020008 00020005 00010008     ................
20001bec:	00010002 00060001 00010008 00200009     .............. .
20001bfc:	00010008 00030002 00010003 00010008     ................
20001c0c:	00060001 00020002 00010003 00040001     ................
20001c1c:	00020008 00020005 00010008 00010002     ................
20001c2c:	00060001 00010008 001f0009 00010008     ................
20001c3c:	00040002 00010003 00070001 00020002     ................
20001c4c:	00010003 00040001 00010003 00010005     ................
20001c5c:	00030008 00010002 00060001 00010003     ................
20001c6c:	00010008 001e0009 00010008 00030002     ................
20001c7c:	00010003 00090001 00010002 00010003     ................
20001c8c:	00050001 00010003 00020008 00010002     ................
20001c9c:	00070001 00010003 00010000 00010008     ................
20001cac:	001c0009 00010008 00040002 00010003     ................
20001cbc:	000a0001 00010003 00100001 00010003     ................
20001ccc:	00020000 00010008 00180009 00020008     ................
20001cdc:	00010009 00010008 00030002 00010003     ................
20001cec:	000b0001 00010003 00100001 00010003     ................
20001cfc:	00030000 00010008 00170009 00010008     ................
20001d0c:	00010001 00020008 00010002 00030003     ................
20001d1c:	000b0001 00010003 00100001 00010003     ................
20001d2c:	00030008 00180009 00010008 00020001     ................
20001d3c:	00010008 00010003 000f0001 00010003     ................
20001d4c:	000f0001 00010008 001b0009 00010008     ................
20001d5c:	000f0001 00020003 00020001 00010003     ................
20001d6c:	000f0001 00010008 001b0009 00010008     ................
20001d7c:	000e0001 00010003 00020000 00010003     ................
20001d8c:	00020001 00010003 000d0001 00010008     ................
20001d9c:	001c0009 00010008 000d0001 00010003     ................
20001dac:	00040000 00020008 00010003 000d0001     ................
20001dbc:	00010008 001c0009 00010008 00010003     ................
20001dcc:	000c0001 00010003 00040000 00010008     ................
20001ddc:	00020009 00020008 00090001 00020003     ................
20001dec:	00010000 00010008 001b0009 00010008     ................
20001dfc:	00010002 00050003 00070001 00010003     ................
20001e0c:	00040000 00010008 00040009 00020008     ................
20001e1c:	00050001 00020003 00030000 00010008     ................
20001e2c:	001b0009 00010008 00050002 00010003     ................
20001e3c:	00070001 00010003 00040000 00010008     ................
20001e4c:	00060009 00030008 00020003 00050000     ................
20001e5c:	00010008 001c0009 00010008 00050002     ................
20001e6c:	00010003 00060001 00010003 00040000     ................
20001e7c:	00010008 00080009 00010008 00070000     ................
20001e8c:	00010008 001d0009 00020008 00030002     ................
20001e9c:	00010003 00060001 00010003 00040000     ................
20001eac:	00010008 00090009 00010008 00070000     ................
20001ebc:	00010008 001e0009 00020008 00010002     ................
20001ecc:	00010003 00060001 00010003 00040000     ................
20001edc:	00010008 000a0009 00020008 00050000     ................
20001eec:	00010008 00200009 00010008 00070001     ...... .........
20001efc:	00010003 00040000 00010008 000c0009     ................
20001f0c:	00060008 00200009 00010008 00070001     ...... .........
20001f1c:	00010003 00040000 00010008 00310009     ..............1.
20001f2c:	00010008 00080001 00010003 00030000     ................
20001f3c:	00010008 002d0009 00030008 00010009     ......-.........
20001f4c:	00010008 00090001 00010003 00020000     ................
20001f5c:	00020008 002d0009 00010008 00020001     ......-.........
20001f6c:	00010008 000a0001 00010003 00010000     ................
20001f7c:	00010003 00010008 002e0009 00010008     ................
20001f8c:	000d0001 00020003 00010001 00010008     ................
20001f9c:	002e0009 00010008 000c0001 00020003     ................
20001fac:	00020001 00010008 002e0009 00010008     ................
20001fbc:	00070001 00050008 00040001 00010008     ................
20001fcc:	002e0009 00010008 00060001 00010008     ................
20001fdc:	00040009 00010008 00050001 00010008     ................
20001fec:	002e0009 00060008 00050009 00010008     ................
20001ffc:	00060001 00010008 00390009 00010008     ..........9.....
2000200c:	00060001 00010008 00390009 00010008     ..........9.....
2000201c:	00060001 00020008 00380009 00020008     ..........8.....
2000202c:	00060001 00010008 00390009 00070008     ..........9.....
2000203c:	03a80009 00000000                       ........

20002044 <imgYoungWalking3>:
20002044:	03140009 00040008 003b0009 00010008     ..........;.....
20002054:	00040001 00010008 003a0009 00010008     ..........:.....
20002064:	00020001 00010008 00010001 00010002     ................
20002074:	00050008 00340009 00010008 00050001     ......4.........
20002084:	00010002 00050001 00020008 00320009     ..............2.
20002094:	00010008 00050001 00010002 00070001     ................
200020a4:	00020008 00300009 00010008 000f0001     ......0.........
200020b4:	00010008 001d0009 00030008 000f0009     ................
200020c4:	00010008 00050001 00030008 00070001     ................
200020d4:	00010008 001d0009 00010008 00010002     ................
200020e4:	00020008 00070009 00050008 00030003     ................
200020f4:	00040001 00020008 00020005 00010008     ................
20002104:	00010002 00060001 00010008 001c0009     ................
20002114:	00010008 00020002 00020008 00040009     ................
20002124:	00020008 00050001 00020002 00010003     ................
20002134:	00040001 00020008 00020005 00010008     ................
20002144:	00010002 00060001 00010008 001c0009     ................
20002154:	00010008 00030002 00060008 00060001     ................
20002164:	00020002 00010003 00040001 00010003     ................
20002174:	00010005 00030008 00010002 00060001     ................
20002184:	00010003 00010008 001b0009 00010008     ................
20002194:	00070002 00010003 00080001 00010002     ................
200021a4:	00010003 00050001 00010003 00020008     ................
200021b4:	00010002 00070001 00010003 00010000     ................
200021c4:	00010008 001a0009 00010008 00070002     ................
200021d4:	00010003 00090001 00010003 00100001     ................
200021e4:	00010003 00020000 00010008 00190009     ................
200021f4:	00010008 00020003 00040002 00010003     ................
20002204:	000a0001 00010003 00100001 00010003     ................
20002214:	00030000 00010008 00180009 00010008     ................
20002224:	00010001 00020003 00010002 00030003     ................
20002234:	000a0001 00010003 00100001 00010003     ................
20002244:	00030008 00190009 00010008 00020001     ................
20002254:	00020003 000e0001 00010003 000f0001     ................
20002264:	00010008 001c0009 00010008 000e0001     ................
20002274:	00020003 00020001 00010003 000f0001     ................
20002284:	00010008 001c0009 00010008 000d0001     ................
20002294:	00010003 00020000 00010003 00020001     ................
200022a4:	00010003 000d0001 00010008 001d0009     ................
200022b4:	00010008 000c0001 00010003 00040000     ................
200022c4:	00020008 00010003 000d0001 00010008     ................
200022d4:	001d0009 00010008 00010003 000b0001     ................
200022e4:	00010003 00040000 00010008 00020009     ................
200022f4:	00020008 00090001 00020003 00010000     ................
20002304:	00010008 001c0009 00010008 00010002     ................
20002314:	00050003 00060001 00010003 00040000     ................
20002324:	00010008 00040009 00020008 00050001     ................
20002334:	00020003 00030000 00010008 001c0009     ................
20002344:	00010008 00050002 00010003 00060001     ................
20002354:	00010003 00040000 00010008 00060009     ................
20002364:	00030008 00020003 00050000 00010008     ................
20002374:	001d0009 00010008 00050002 00010003     ................
20002384:	00050001 00010003 00040000 00010008     ................
20002394:	00080009 00010008 00070000 00010008     ................
200023a4:	001e0009 00020008 00030002 00010003     ................
200023b4:	00050001 00010003 00040000 00010008     ................
200023c4:	00090009 00010008 00070000 00010008     ................
200023d4:	001f0009 00020008 00010002 00010003     ................
200023e4:	00050001 00010003 00040000 00010008     ................
200023f4:	000a0009 00020008 00050000 00010008     ................
20002404:	00210009 00010008 00060001 00010003     ..!.............
20002414:	00040000 00010008 000c0009 00060008     ................
20002424:	00210009 00010008 00060001 00010003     ..!.............
20002434:	00040000 00010008 00320009 00010008     ..........2.....
20002444:	00070001 00010003 00030000 00010008     ................
20002454:	002e0009 00030008 00010009 00010008     ................
20002464:	00080001 00010003 00020000 00020008     ................
20002474:	002e0009 00010008 00020001 00010008     ................
20002484:	00090001 00010003 00010000 00010003     ................
20002494:	00010008 002f0009 00010008 000c0001     ....../.........
200024a4:	00030003 00300009 00010008 000b0001     ......0.........
200024b4:	00010003 00020001 00010008 00300009     ..............0.
200024c4:	00010008 00070001 00040008 00040001     ................
200024d4:	00010008 002f0009 00010008 00060001     ....../.........
200024e4:	00010008 00030009 00010008 00050001     ................
200024f4:	00010008 002f0009 00060008 00040009     ....../.........
20002504:	00010008 00060001 00010008 00390009     ..............9.
20002514:	00010008 00060001 00010008 00390009     ..............9.
20002524:	00010008 00060001 00020008 00380009     ..............8.
20002534:	00020008 00060001 00010008 00390009     ..............9.
20002544:	00070008 03a90009 00000000              ............

20002550 <imgYoungWalking4>:
20002550:	03150009 00040008 003b0009 00010008     ..........;.....
20002560:	00040001 00010008 003a0009 00010008     ..........:.....
20002570:	00020001 00010008 00010001 00010002     ................
20002580:	00050008 00340009 00010008 00050001     ......4.........
20002590:	00010002 00050001 00020008 00320009     ..............2.
200025a0:	00010008 00050001 00010002 00070001     ................
200025b0:	00020008 00300009 00010008 000f0001     ......0.........
200025c0:	00010008 002f0009 00010008 00050001     ....../.........
200025d0:	00030008 00070001 00010008 00270009     ..............'.
200025e0:	00060008 00030003 00040001 00020008     ................
200025f0:	00020005 00010008 00010002 00060001     ................
20002600:	00010008 001b0009 00020008 00080009     ................
20002610:	00010008 00060001 00020002 00010003     ................
20002620:	00040001 00020008 00020005 00010008     ................
20002630:	00010002 00060001 00010008 001b0009     ................
20002640:	00010008 00010002 00010008 00060009     ................
20002650:	00010008 00070001 00020002 00010003     ................
20002660:	00040001 00010003 00010005 00030008     ................
20002670:	00010002 00060001 00010003 00010008     ................
20002680:	001a0009 00010008 00020002 00050008     ................
20002690:	00010003 00090001 00010002 00010003     ................
200026a0:	00050001 00010003 00020008 00010002     ................
200026b0:	00070001 00010003 00010000 00010008     ................
200026c0:	00190009 00010008 00070002 00010003     ................
200026d0:	000a0001 00010003 00100001 00010003     ................
200026e0:	00020000 00010008 00180009 00010008     ................
200026f0:	00010003 00050002 00010003 000b0001     ................
20002700:	00010003 00100001 00010003 00030000     ................
20002710:	00010008 00170009 00010008 00020003     ................
20002720:	00030002 00020003 000b0001 00010003     ................
20002730:	00100001 00010003 00030008 00180009     ................
20002740:	00010008 00020001 00030003 000e0001     ................
20002750:	00010003 000f0001 00010008 001b0009     ................
20002760:	00010008 000f0001 00020003 00020001     ................
20002770:	00010003 000f0001 00010008 001b0009     ................
20002780:	00010008 000e0001 00010003 00020000     ................
20002790:	00010003 00020001 00010003 000d0001     ................
200027a0:	00010008 001c0009 00010008 000d0001     ................
200027b0:	00010003 00040000 00020008 00010003     ................
200027c0:	000d0001 00010008 001d0009 00010008     ................
200027d0:	000c0001 00010003 00040000 00010008     ................
200027e0:	00020009 00020008 00090001 00020003     ................
200027f0:	00010000 00010008 001d0009 00050008     ................
20002800:	00070001 00010003 00040000 00010008     ................
20002810:	00040009 00020008 00050001 00020003     ................
20002820:	00030000 00010008 00210009 00010008     ..........!.....
20002830:	00070001 00010003 00040000 00010008     ................
20002840:	00060009 00030008 00020003 00050000     ................
20002850:	00010008 00220009 00010008 00060001     ......".........
20002860:	00010003 00040000 00010008 00080009     ................
20002870:	00010008 00070000 00010008 001d0009     ................
20002880:	00030008 00020009 00010008 00060001     ................
20002890:	00010003 00040000 00010008 00090009     ................
200028a0:	00010008 00070000 00010008 001b0009     ................
200028b0:	00010003 00030001 00010008 00010009     ................
200028c0:	00010008 00060001 00010003 00040000     ................
200028d0:	00010008 000a0009 00020008 00050000     ................
200028e0:	00010008 001a0009 00010008 00010003     ................
200028f0:	00040001 00010003 00070001 00010003     ................
20002900:	00040000 00010008 000c0009 00060008     ................
20002910:	001a0009 00010008 00010003 00040001     ................
20002920:	00010003 00070001 00010003 00040000     ................
20002930:	00010008 002c0009 00010008 00010002     ......,.........
20002940:	00010003 000b0001 00010003 00030000     ................
20002950:	00010008 002d0009 00010008 00010002     ......-.........
20002960:	00010003 000b0001 00010003 00020000     ................
20002970:	00020008 002d0009 00010008 00020002     ......-.........
20002980:	00010003 000a0001 00010003 00010000     ................
20002990:	00010003 00010008 002e0009 00010008     ................
200029a0:	00020002 00010003 000a0001 00020003     ................
200029b0:	00010001 00010008 002f0009 00010008     ........../.....
200029c0:	00020002 00010003 00080001 00020003     ................
200029d0:	00020001 00010008 00300009 00030008     ..........0.....
200029e0:	00020001 00060008 00040001 00010008     ................
200029f0:	00320009 00030008 00050009 00010008     ..2.............
20002a00:	00050001 00010008 00390009 00010008     ..........9.....
20002a10:	00060001 00010008 00390009 00010008     ..........9.....
20002a20:	00060001 00010008 00390009 00010008     ..........9.....
20002a30:	00060001 00020008 00380009 00020008     ..........8.....
20002a40:	00060001 00010008 00390009 00070008     ..........9.....
20002a50:	03a80009 00000000                       ........

20002a58 <imgYoungWalking5>:
20002a58:	03150009 00040008 003b0009 00010008     ..........;.....
20002a68:	00040001 00010008 003a0009 00010008     ..........:.....
20002a78:	00020001 00010008 00010001 00010002     ................
20002a88:	00050008 00340009 00010008 00050001     ......4.........
20002a98:	00010002 00050001 00020008 00320009     ..............2.
20002aa8:	00010008 00050001 00010002 00070001     ................
20002ab8:	00020008 00300009 00010008 000f0001     ......0.........
20002ac8:	00010008 002f0009 00010008 00050001     ....../.........
20002ad8:	00030008 00070001 00010008 00270009     ..............'.
20002ae8:	00060008 00030003 00040001 00020008     ................
20002af8:	00020005 00010008 00010002 00060001     ................
20002b08:	00010008 00200009 00020008 00030009     ...... .........
20002b18:	00010008 00060001 00020002 00010003     ................
20002b28:	00040001 00020008 00020005 00010008     ................
20002b38:	00010002 00060001 00010008 001b0009     ................
20002b48:	00020008 00020009 00010008 00020001     ................
20002b58:	00030008 00070001 00020002 00010003     ................
20002b68:	00040001 00010003 00010005 00030008     ................
20002b78:	00010002 00060001 00010003 00010008     ................
20002b88:	001a0009 00010008 00010002 00020008     ................
20002b98:	00040001 00010003 00090001 00010002     ................
20002ba8:	00010003 00050001 00010003 00020008     ................
20002bb8:	00010002 00070001 00010003 00010000     ................
20002bc8:	00010008 00190009 00010008 00010002     ................
20002bd8:	00010008 00100001 00010003 00100001     ................
20002be8:	00010003 00020000 00010008 00180009     ................
20002bf8:	00010008 00010002 00010008 00100001     ................
20002c08:	00010003 00100001 00010003 00030000     ................
20002c18:	00010008 00170009 00010008 00010002     ................
20002c28:	00010008 00030001 00010003 000c0001     ................
20002c38:	00010003 00100001 00010003 00030008     ................
20002c48:	00190009 00010008 00010002 00010008     ................
20002c58:	00020001 00010003 000d0001 00010003     ................
20002c68:	000f0001 00010008 001d0009 00020003     ................
20002c78:	00020008 00010003 00090001 00020003     ................
20002c88:	00020001 00010003 000f0001 00010008     ................
20002c98:	00210009 00010008 00080001 00010003     ..!.............
20002ca8:	00020000 00010003 00020001 00010003     ................
20002cb8:	000d0001 00010008 00220009 00010008     ..........".....
20002cc8:	00070001 00010003 00040000 00020008     ................
20002cd8:	00010003 000d0001 00010008 00220009     ..............".
20002ce8:	00010008 00070001 00010003 00040000     ................
20002cf8:	00010008 00020009 00020008 00090001     ................
20002d08:	00020003 00010000 00010008 001b0009     ................
20002d18:	00020008 00040009 00010008 00070001     ................
20002d28:	00010003 00040000 00010008 00040009     ................
20002d38:	00020008 00050001 00020003 00030000     ................
20002d48:	00010008 001b0009 00010008 00010001     ................
20002d58:	00010008 00020009 00020008 00070001     ................
20002d68:	00010003 00040000 00010008 00060009     ................
20002d78:	00030008 00020003 00050000 00010008     ................
20002d88:	001b0009 00010008 00020001 00020008     ................
20002d98:	00090001 00010003 00040000 00010008     ................
20002da8:	00080009 00010008 00070000 00010008     ................
20002db8:	001b0009 00010008 000d0001 00010003     ................
20002dc8:	00040000 00010008 00090009 00010008     ................
20002dd8:	00070000 00010008 001a0009 00010008     ................
20002de8:	000d0001 00010003 00040000 00010008     ................
20002df8:	000a0009 00020008 00050000 00010008     ................
20002e08:	001a0009 00010008 000d0001 00010003     ................
20002e18:	00040000 00010008 000c0009 00060008     ................
20002e28:	001a0009 00020008 000c0001 00010003     ................
20002e38:	00040000 00010008 002d0009 00020008     ..........-.....
20002e48:	000b0001 00010003 00030000 00010008     ................
20002e58:	002f0009 00050003 00070001 00010003     ../.............
20002e68:	00020000 00020008 002d0009 00020008     ..........-.....
20002e78:	00050002 00010003 00060001 00010003     ................
20002e88:	00010000 00010003 00010008 002e0009     ................
20002e98:	00010008 00070002 00010003 00040008     ................
20002ea8:	00030003 00010001 00010008 002e0009     ................
20002eb8:	00010008 00060002 00010008 00040009     ................
20002ec8:	00010008 00040001 00010008 002e0009     ................
20002ed8:	00010008 00050002 00010008 00050009     ................
20002ee8:	00010008 00040001 00010008 002e0009     ................
20002ef8:	00060008 00060009 00010008 00050001     ................
20002f08:	00010008 00390009 00010008 00060001     ......9.........
20002f18:	00010008 00390009 00010008 00060001     ......9.........
20002f28:	00010008 00390009 00010008 00060001     ......9.........
20002f38:	00020008 00380009 00020008 00060001     ......8.........
20002f48:	00010008 00390009 00070008 03a80009     ......9.........
20002f58:	00000000                                ....

20002f5c <imgYoungWalking6>:
20002f5c:	03140009 00040008 003b0009 00010008     ..........;.....
20002f6c:	00040001 00010008 003a0009 00010008     ..........:.....
20002f7c:	00020001 00010008 00010001 00010002     ................
20002f8c:	00050008 00340009 00010008 00050001     ......4.........
20002f9c:	00010002 00050001 00020008 00320009     ..............2.
20002fac:	00010008 00050001 00010002 00070001     ................
20002fbc:	00020008 00300009 00010008 000f0001     ......0.........
20002fcc:	00010008 001d0009 00030008 000f0009     ................
20002fdc:	00010008 00050001 00030008 00070001     ................
20002fec:	00010008 001d0009 00010008 00020001     ................
20002ffc:	00010008 00070009 00050008 00030003     ................
2000300c:	00040001 00020008 00020005 00010008     ................
2000301c:	00010002 00060001 00010008 001c0009     ................
2000302c:	00010008 00030001 00070008 00050001     ................
2000303c:	00020002 00010003 00040001 00020008     ................
2000304c:	00020005 00010008 00010002 00060001     ................
2000305c:	00010008 001c0009 00010008 000f0001     ................
2000306c:	00020002 00010003 00040001 00010003     ................
2000307c:	00010005 00030008 00010002 00060001     ................
2000308c:	00010003 00010008 001b0009 00010008     ................
2000309c:	00100001 00010002 00010003 00050001     ................
200030ac:	00010003 00020008 00010002 00070001     ................
200030bc:	00010003 00010000 00010008 001a0009     ................
200030cc:	00010008 00110001 00010003 00100001     ................
200030dc:	00010003 00020000 00010008 00190009     ................
200030ec:	00010008 00020003 000f0001 00010003     ................
200030fc:	00100001 00010003 00030000 00010008     ................
2000310c:	00180009 00010008 00020002 00040003     ................
2000311c:	000b0001 00010003 00100001 00010003     ................
2000312c:	00030008 00190009 00010008 00050002     ................
2000313c:	00010003 000c0001 00010003 000f0001     ................
2000314c:	00010008 001c0009 00010008 00030002     ................
2000315c:	00020008 00010003 00080001 00020003     ................
2000316c:	00020001 00010003 000f0001 00010008     ................
2000317c:	001d0009 00030008 00020009 00010008     ................
2000318c:	00070001 00010003 00020000 00010003     ................
2000319c:	00020001 00010003 000d0001 00010008     ................
200031ac:	00230009 00010008 00060001 00010003     ..#.............
200031bc:	00040000 00020008 00010003 000d0001     ................
200031cc:	00010008 00230009 00010008 00060001     ......#.........
200031dc:	00010003 00040000 00010008 00020009     ................
200031ec:	00020008 00090001 00020003 00010000     ................
200031fc:	00010008 001c0009 00020008 00040009     ................
2000320c:	00010008 00060001 00010003 00040000     ................
2000321c:	00010008 00040009 00020008 00050001     ................
2000322c:	00020003 00030000 00010008 001c0009     ................
2000323c:	00010008 00010001 00010008 00020009     ................
2000324c:	00020008 00060001 00010003 00040000     ................
2000325c:	00010008 00060009 00030008 00020003     ................
2000326c:	00050000 00010008 001c0009 00010008     ................
2000327c:	00020001 00020008 00080001 00010003     ................
2000328c:	00040000 00010008 00080009 00010008     ................
2000329c:	00070000 00010008 001c0009 00010008     ................
200032ac:	000c0001 00010003 00040000 00010008     ................
200032bc:	00090009 00010008 00070000 00010008     ................
200032cc:	001b0009 00010008 000c0001 00010003     ................
200032dc:	00040000 00010008 000a0009 00020008     ................
200032ec:	00050000 00010008 001b0009 00010008     ................
200032fc:	000c0001 00010003 00040000 00010008     ................
2000330c:	000c0009 00060008 001b0009 00020008     ................
2000331c:	000b0001 00010003 00040000 00010008     ................
2000332c:	002e0009 00020008 000a0001 00010003     ................
2000333c:	00030000 00010008 00300009 00050003     ..........0.....
2000334c:	00060001 00010003 00020000 00020008     ................
2000335c:	002e0009 00020008 00050002 00010003     ................
2000336c:	00050001 00010003 00010000 00010003     ................
2000337c:	00010008 002f0009 00010008 00070002     ....../.........
2000338c:	00010003 00030008 00040003 00300009     ..............0.
2000339c:	00010008 00060002 00010008 00030009     ................
200033ac:	00010008 00030001 00010008 00300009     ..............0.
200033bc:	00010008 00050002 00010008 00040009     ................
200033cc:	00010008 00040001 00010008 002f0009     ............../.
200033dc:	00060008 00050009 00010008 00050001     ................
200033ec:	00010008 00390009 00010008 00060001     ......9.........
200033fc:	00010008 00390009 00010008 00060001     ......9.........
2000340c:	00010008 00390009 00010008 00060001     ......9.........
2000341c:	00020008 00380009 00020008 00060001     ......8.........
2000342c:	00010008 00390009 00070008 03a90009     ......9.........
2000343c:	00000000                                ....

20003440 <imgSitting0>:
20003440:	04800009 00020003 003e0009 00010003     ..........>.....
20003450:	00010001 00010003 00020009 00070008     ................
20003460:	00340009 00010003 00020001 00030008     ..4.............
20003470:	00060000 00010008 00110009 00070008     ................
20003480:	001b0009 00010003 00050001 00010003     ................
20003490:	00060000 00010008 00070009 00090008     ................
200034a0:	00070000 00020008 00190009 00010003     ................
200034b0:	00060001 00010003 00060000 00010008     ................
200034c0:	00050009 00010008 00090001 00010003     ................
200034d0:	00080000 00010008 00180009 00010003     ................
200034e0:	00070001 00030003 00030000 00010008     ................
200034f0:	00040009 00010008 00030001 00010003     ................
20003500:	00020008 00010002 00040001 00010003     ................
20003510:	00060000 00010008 00190009 00030003     ................
20003520:	00080001 00030003 00010008 00030009     ................
20003530:	00010008 00030001 00010003 00010005     ................
20003540:	00030008 00010002 00040001 00010003     ................
20003550:	00040000 00010008 001a0009 00010003     ................
20003560:	00010001 00010003 000b0001 00010003     ................
20003570:	00020009 00010008 00040001 00020008     ................
20003580:	00020005 00010008 00010002 00050001     ................
20003590:	00010003 00010000 00020008 001b0009     ................
200035a0:	00010003 00010001 00030003 000a0001     ................
200035b0:	00020003 00050001 00020008 00020005     ................
200035c0:	00010008 00010002 00060001 00010008     ................
200035d0:	001d0009 00010003 00040001 00030003     ................
200035e0:	00080001 00010003 00060001 00030008     ................
200035f0:	00080001 00010008 001d0009 00010003     ................
20003600:	000d0001 00010002 00010003 00020001     ................
20003610:	00010003 00010001 00010002 000d0001     ................
20003620:	00010008 001d0009 00010003 000c0001     ................
20003630:	00020002 00010003 00040001 00020002     ................
20003640:	000c0001 00010008 001d0009 00060003     ................
20003650:	00070001 00020002 00010003 00040001     ................
20003660:	00020002 000c0001 00010008 001d0009     ................
20003670:	00010003 000c0001 00020002 00010003     ................
20003680:	00040001 00020002 000c0001 00010008     ................
20003690:	001d0009 00010003 000d0001 00010002     ................
200036a0:	00010003 00020001 00010003 00010001     ................
200036b0:	00010002 000d0001 00010008 001d0009     ................
200036c0:	00010003 00040001 00020003 00090001     ................
200036d0:	00010003 00060001 00030008 00080001     ................
200036e0:	00010008 001d0009 00010003 00010001     ................
200036f0:	00030003 000a0001 00020003 00050001     ................
20003700:	00020008 00020005 00010008 00010002     ................
20003710:	00060001 00010008 001d0009 00010003     ................
20003720:	00010001 00010003 000b0001 00010003     ................
20003730:	00020009 00010008 00040001 00020008     ................
20003740:	00020005 00010008 00010002 00050001     ................
20003750:	00010003 00010000 00020008 001b0009     ................
20003760:	00030003 00080001 00030003 00010008     ................
20003770:	00030009 00010008 00030001 00010003     ................
20003780:	00010005 00030008 00010002 00040001     ................
20003790:	00010003 00040000 00010008 001a0009     ................
200037a0:	00010003 00070001 00030003 00030000     ................
200037b0:	00010008 00040009 00010008 00030001     ................
200037c0:	00010003 00020008 00010002 00040001     ................
200037d0:	00010003 00060000 00010008 00190009     ................
200037e0:	00010003 00060001 00010003 00060000     ................
200037f0:	00010008 00050009 00010008 00090001     ................
20003800:	00010003 00080000 00010008 00180009     ................
20003810:	00010003 00050001 00010003 00060000     ................
20003820:	00010008 00070009 00090008 00070000     ................
20003830:	00020008 00190009 00010003 00020001     ................
20003840:	00030008 00060000 00010008 00110009     ................
20003850:	00070008 001b0009 00010003 00010001     ................
20003860:	00010003 00010008 00010009 00070008     ................
20003870:	00340009 00020003 00010001 00010008     ..4.............
20003880:	003c0009 00010008 00030001 00010008     ..<.............
20003890:	003b0009 00010008 00030001 00010008     ..;.............
200038a0:	003b0009 00010008 00030001 00010008     ..;.............
200038b0:	003b0009 00010008 00020001 00010008     ..;.............
200038c0:	003c0009 00010008 00020001 00010008     ..<.............
200038d0:	003c0009 00010008 00020001 00010008     ..<.............
200038e0:	003c0009 00010008 00020001 00010008     ..<.............
200038f0:	003c0009 00010008 00010001 00010008     ..<.............
20003900:	003d0009 00020008 033e0009              ..=.......>.

2000390c <imgSitting1>:
2000390c:	04800009 00020003 003e0009 00010003     ..........>.....
2000391c:	00010001 00010003 00040009 00070008     ................
2000392c:	00320009 00010003 00020001 00040008     ..2.............
2000393c:	00070000 00010008 00100009 00070008     ................
2000394c:	001a0009 00010003 00060001 00010003     ................
2000395c:	00070000 00010008 00060009 00090008     ................
2000396c:	00070000 00020008 00180009 00010003     ................
2000397c:	00070001 00010003 00070000 00010008     ................
2000398c:	00040009 00010008 00090001 00010003     ................
2000399c:	00080000 00010008 00170009 00010003     ................
200039ac:	00080001 00030003 00040000 00010008     ................
200039bc:	00030009 00010008 00030001 00010003     ................
200039cc:	00020008 00010002 00040001 00010003     ................
200039dc:	00060000 00010008 00180009 00030003     ................
200039ec:	00090001 00030003 00010000 00010008     ................
200039fc:	00020009 00010008 00030001 00010003     ................
20003a0c:	00010005 00030008 00010002 00040001     ................
20003a1c:	00010003 00040000 00010008 00190009     ................
20003a2c:	00010003 00010001 00010003 000c0001     ................
20003a3c:	00010003 00020009 00010008 00040001     ................
20003a4c:	00020008 00020005 00010008 00010002     ................
20003a5c:	00050001 00010003 00010000 00020008     ................
20003a6c:	001a0009 00010003 00010001 00030003     ................
20003a7c:	000b0001 00020003 00050001 00020008     ................
20003a8c:	00020005 00010008 00010002 00060001     ................
20003a9c:	00010008 001c0009 00010003 00040001     ................
20003aac:	00030003 00090001 00010003 00060001     ................
20003abc:	00030008 00080001 00010008 001c0009     ................
20003acc:	00010003 000e0001 00010002 00010003     ................
20003adc:	00020001 00010003 00010001 00010002     ................
20003aec:	000d0001 00010008 001c0009 00010003     ................
20003afc:	000d0001 00020002 00010003 00040001     ................
20003b0c:	00020002 000c0001 00010008 001c0009     ................
20003b1c:	00060003 00080001 00020002 00010003     ................
20003b2c:	00040001 00020002 000c0001 00010008     ................
20003b3c:	001c0009 00010003 000d0001 00020002     ................
20003b4c:	00010003 00040001 00020002 000c0001     ................
20003b5c:	00010008 001c0009 00010003 000e0001     ................
20003b6c:	00010002 00010003 00020001 00010003     ................
20003b7c:	00010001 00010002 000d0001 00010008     ................
20003b8c:	001c0009 00010003 00040001 00030003     ................
20003b9c:	00090001 00010003 00060001 00030008     ................
20003bac:	00080001 00010008 001c0009 00010003     ................
20003bbc:	00010001 00030003 000b0001 00020003     ................
20003bcc:	00050001 00020008 00020005 00010008     ................
20003bdc:	00010002 00060001 00010008 001c0009     ................
20003bec:	00010003 00010001 00010003 000c0001     ................
20003bfc:	00010003 00020009 00010008 00040001     ................
20003c0c:	00020008 00020005 00010008 00010002     ................
20003c1c:	00050001 00010003 00010000 00020008     ................
20003c2c:	001a0009 00030003 00090001 00030003     ................
20003c3c:	00010000 00010008 00020009 00010008     ................
20003c4c:	00030001 00010003 00010005 00030008     ................
20003c5c:	00010002 00040001 00010003 00040000     ................
20003c6c:	00010008 00190009 00010003 00080001     ................
20003c7c:	00030003 00040000 00010008 00030009     ................
20003c8c:	00010008 00030001 00010003 00020008     ................
20003c9c:	00010002 00040001 00010003 00060000     ................
20003cac:	00010008 00180009 00010003 00070001     ................
20003cbc:	00010003 00070000 00010008 00040009     ................
20003ccc:	00010008 00090001 00010003 00080000     ................
20003cdc:	00010008 00170009 00010003 00060001     ................
20003cec:	00010003 00070000 00010008 00060009     ................
20003cfc:	00090008 00070000 00020008 00180009     ................
20003d0c:	00010003 00020001 00040008 00070000     ................
20003d1c:	00010008 00100009 00070008 001a0009     ................
20003d2c:	00010003 00010001 00010003 00010008     ................
20003d3c:	00030009 00070008 00320009 00020003     ..........2.....
20003d4c:	00010001 00010008 003c0009 00010008     ..........<.....
20003d5c:	00020001 00010008 003c0009 00010008     ..........<.....
20003d6c:	00020001 00010008 003c0009 00010008     ..........<.....
20003d7c:	00020001 00010008 003c0009 00010008     ..........<.....
20003d8c:	00030001 00010008 003b0009 00010008     ..........;.....
20003d9c:	00030001 00020008 003a0009 00010008     ..........:.....
20003dac:	00040001 00020008 003a0009 00010008     ..........:.....
20003dbc:	00040001 00010008 003b0009 00050008     ..........;.....
20003dcc:	03790009                                ..y.

20003dd0 <imgAdultSitting0>:
20003dd0:	04b00009 00040008 004c0009 00010008     ..........L.....
20003de0:	00030001 00010008 004b0009 00010008     ..........K.....
20003df0:	00030001 00010008 004b0009 00010008     ..........K.....
20003e00:	00030001 00010008 004b0009 00010008     ..........K.....
20003e10:	00030001 00050008 00050009 000a0008     ................
20003e20:	00380009 00010008 00020003 00060001     ..8.............
20003e30:	00040008 00010003 000a0000 00020008     ................
20003e40:	00360009 00010008 000c0001 00020003     ..6.............
20003e50:	000b0000 00030008 00330009 00010008     ..........3.....
20003e60:	000e0001 00010003 000d0000 00030008     ................
20003e70:	00300009 00010008 000f0001 00010003     ..0.............
20003e80:	000f0000 00010008 00150009 00080008     ................
20003e90:	00120009 00010008 00030003 000c0001     ................
20003ea0:	00010003 00100000 00010008 00090009     ................
20003eb0:	000b0008 00080000 00030008 000f0009     ................
20003ec0:	00010008 00030001 00010003 000c0001     ................
20003ed0:	00060003 000b0000 00010008 00060009     ................
20003ee0:	00020008 000b0001 00010003 000a0000     ................
20003ef0:	00010008 000e0009 00010008 00030001     ................
20003f00:	00010003 00120001 00060003 00050000     ................
20003f10:	00010008 00050009 00010008 000e0001     ................
20003f20:	00020003 00090000 00010008 000d0009     ................
20003f30:	00010008 00030001 00010003 00180001     ................
20003f40:	00010003 00020000 00020008 00050009     ................
20003f50:	00010008 00030001 00030005 00020008     ................
20003f60:	00020002 00070001 00010003 00080000     ................
20003f70:	00010008 000d0009 00010008 00020003     ................
20003f80:	00010001 00070003 00130001 00010003     ................
20003f90:	00010008 00060009 00010008 00030001     ................
20003fa0:	00060005 00010008 00020002 00070001     ................
20003fb0:	00010003 00030000 00050008 000d0009     ................
20003fc0:	00010008 001e0001 00060008 00010003     ................
20003fd0:	00040001 00020005 00050008 00020002     ................
20003fe0:	00080001 00010003 00010000 00010008     ................
20003ff0:	00120009 00010008 00230001 00010003     ..........#.....
20004000:	00050001 00010005 00060008 00020002     ................
20004010:	00090001 00010008 00130009 00010008     ................
20004020:	00220001 00010003 00060001 00010005     ..".............
20004030:	00030008 00010005 00020008 00020002     ................
20004040:	00090001 00010008 00130009 00010008     ................
20004050:	00200001 00010002 00010003 00080001     .. .............
20004060:	00050008 00020002 000a0001 00010008     ................
20004070:	00130009 00010008 001e0001 00030002     ................
20004080:	00010003 00040001 00010002 00140001     ................
20004090:	00010008 00130009 00010008 001d0001     ................
200040a0:	00030002 00010003 00020001 00010003     ................
200040b0:	00020001 00020002 00130001 00010008     ................
200040c0:	00130009 00010008 001d0001 00030002     ................
200040d0:	00010003 00050001 00020002 00130001     ................
200040e0:	00010008 00130009 00010008 000a0003     ................
200040f0:	00130001 00030002 00010003 00050001     ................
20004100:	00020002 00130001 00010008 00130009     ................
20004110:	00010008 001d0001 00030002 00010003     ................
20004120:	00050001 00020002 00130001 00010008     ................
20004130:	00130009 00010008 001d0001 00030002     ................
20004140:	00010003 00020001 00010003 00020001     ................
20004150:	00020002 00130001 00010008 00130009     ................
20004160:	00010008 001e0001 00030002 00010003     ................
20004170:	00040001 00010002 00140001 00010008     ................
20004180:	00130009 00010008 00200001 00010002     .......... .....
20004190:	00010003 00080001 00050008 00020002     ................
200041a0:	000a0001 00010008 00130009 00010008     ................
200041b0:	00220001 00010003 00060001 00010005     ..".............
200041c0:	00030008 00010005 00020008 00020002     ................
200041d0:	00090001 00010008 00130009 00010008     ................
200041e0:	00230001 00010003 00050001 00010005     ..#.............
200041f0:	00060008 00020002 00090001 00010008     ................
20004200:	00130009 00010008 001e0001 00060008     ................
20004210:	00010003 00040001 00020005 00050008     ................
20004220:	00020002 00080001 00010003 00010000     ................
20004230:	00010008 00120009 00010008 00020003     ................
20004240:	00010001 00070003 00130001 00010003     ................
20004250:	00010008 00060009 00010008 00030001     ................
20004260:	00060005 00010008 00020002 00070001     ................
20004270:	00010003 00030000 00050008 000d0009     ................
20004280:	00010008 00030001 00010003 00180001     ................
20004290:	00010003 00020000 00020008 00050009     ................
200042a0:	00010008 00030001 00030005 00020008     ................
200042b0:	00020002 00070001 00010003 00080000     ................
200042c0:	00010008 000d0009 00010008 00030001     ................
200042d0:	00010003 00120001 00060003 00050000     ................
200042e0:	00010008 00050009 00010008 000e0001     ................
200042f0:	00020003 00090000 00010008 000d0009     ................
20004300:	00010008 00030001 00010003 000c0001     ................
20004310:	00060003 000b0000 00010008 00060009     ................
20004320:	00020008 000b0001 00010003 000a0000     ................
20004330:	00010008 000e0009 00010008 00030003     ................
20004340:	000c0001 00010003 00100000 00010008     ................
20004350:	00090009 000b0008 00080000 00030008     ................
20004360:	000f0009 00010008 000f0001 00010003     ................
20004370:	000f0000 00010008 00150009 00080008     ................
20004380:	00120009 00010008 000e0001 00010003     ................
20004390:	000d0000 00030008 00300009 00010008     ..........0.....
200043a0:	000c0001 00020003 000b0000 00030008     ................
200043b0:	00330009 00010008 00020003 00060001     ..3.............
200043c0:	00040008 00010003 000a0000 00020008     ................
200043d0:	00360009 00010008 00030001 00050008     ..6.............
200043e0:	00050009 000a0008 00380009 00010008     ..........8.....
200043f0:	00030001 00010008 004b0009 00010008     ..........K.....
20004400:	00030001 00010008 004b0009 00010008     ..........K.....
20004410:	00030001 00010008 004b0009 00010008     ..........K.....
20004420:	00030003 00010008 004b0009 00010008     ..........K.....
20004430:	00030001 00010008 004b0009 00010008     ..........K.....
20004440:	00030001 00010008 004b0009 00010008     ..........K.....
20004450:	00030001 00010008 004b0009 00010008     ..........K.....
20004460:	00030001 00010008 004b0009 00010008     ..........K.....
20004470:	00030001 00010008 004b0009 00010008     ..........K.....
20004480:	00030001 00010008 004b0009 00010008     ..........K.....
20004490:	00030001 00010008 004b0009 00010008     ..........K.....
200044a0:	00020001 00010008 00010000 00010008     ................
200044b0:	004a0009 00010008 00010001 00010008     ..J.............
200044c0:	00020000 00010008 004a0009 00020008     ..........J.....
200044d0:	00040000 00010008 00490009 00010008     ..........I.....
200044e0:	00050000 00010008 00490009 00010008     ..........I.....
200044f0:	00050000 00010008 00490009 00010008     ..........I.....
20004500:	00050000 00010008 00490009 00010008     ..........I.....
20004510:	00050000 00010008 00490009 00010008     ..........I.....
20004520:	00040000 00010008 004a0009 00010008     ..........J.....
20004530:	00030000 00010008 004b0009 00010008     ..........K.....
20004540:	00020000 00010008 004c0009 00030008     ..........L.....
20004550:	018d0009                                ....

20004554 <imgAdultWalking0>:
20004554:	01670000 00040008 004b0000 00010008     ..g.......K.....
20004564:	00040001 00010008 00490000 00010008     ..........I.....
20004574:	00030001 00010008 00010001 00010002     ................
20004584:	00010008 00480000 00010008 00050001     ......H.........
20004594:	00010002 00010001 00090008 003e0000     ..............>.
200045a4:	00010008 00010001 00010008 00040001     ................
200045b4:	00010002 000a0001 00020008 003c0000     ..............<.
200045c4:	00010008 00050001 00010002 000d0001     ................
200045d4:	00010008 003b0000 00010008 00140001     ......;.........
200045e4:	00010008 003a0000 00010008 00070001     ......:.........
200045f4:	00050008 00020002 00070001 00010008     ................
20004604:	00390000 00010008 00060001 00040008     ..9.............
20004614:	00010005 00020008 00020002 00060001     ................
20004624:	00010008 002d0000 00090008 00030000     ......-.........
20004634:	00010008 00060001 00070008 00020002     ................
20004644:	00070001 00010008 00140000 00040008     ................
20004654:	00120000 00020008 00090001 00040003     ................
20004664:	00060001 00010005 00040008 00010005     ................
20004674:	00010008 00020002 00070001 00010008     ................
20004684:	00140000 00010008 00030002 00010008     ................
20004694:	000f0000 00020008 000b0001 00030002     ................
200046a4:	00010003 00060001 00060005 00010008     ................
200046b4:	00020002 00080001 00010008 00130000     ................
200046c4:	00010008 00030002 00010008 000e0000     ................
200046d4:	00010008 000d0001 00030002 00010003     ................
200046e4:	00060001 00060005 00010008 00020002     ................
200046f4:	00080001 00010008 00130000 00010008     ................
20004704:	00040002 00010008 000c0000 00010008     ................
20004714:	000f0001 00020002 00010003 00060001     ................
20004724:	00060005 00010008 00020002 00080001     ................
20004734:	00010008 00130000 00040003 00010002     ................
20004744:	000c0008 00010003 00110001 00010002     ................
20004754:	00010003 00070001 00050005 00010008     ................
20004764:	00010002 00090001 00010003 00010008     ................
20004774:	00120000 00010003 00030001 00010003     ................
20004784:	000b0002 00010003 00130001 00010003     ................
20004794:	00170001 00010003 00010000 00010008     ................
200047a4:	00110000 00010003 00030001 00010003     ................
200047b4:	000b0002 00010003 00130001 00010003     ................
200047c4:	00170001 00010003 00020000 00010008     ................
200047d4:	00100000 00010003 00040001 00010003     ................
200047e4:	00090002 00010003 00140001 00010003     ................
200047f4:	00170001 00010003 00030000 00040008     ................
20004804:	000c0000 00010003 00040001 000b0003     ................
20004814:	00140001 00010003 00170001 00010003     ................
20004824:	00070000 00010008 000b0000 00030003     ................
20004834:	00220001 00010003 00160001 00010003     ..".............
20004844:	00060000 00010008 000c0000 00010003     ................
20004854:	001f0001 00010003 00040001 00010003     ................
20004864:	00160001 00010003 00040000 00020008     ................
20004874:	000d0000 00010003 001e0001 00010003     ................
20004884:	00010000 00010003 00040001 00010003     ................
20004894:	00140001 00010003 00010000 00010003     ................
200048a4:	00030008 000f0000 00010003 001d0001     ................
200048b4:	00010003 00020000 00010003 00050001     ................
200048c4:	00010003 00120001 00010003 00030000     ................
200048d4:	00010003 00110000 00010003 001d0001     ................
200048e4:	00010003 00020000 00010003 00060001     ................
200048f4:	00010003 00100001 00010003 00050000     ................
20004904:	00010008 00100000 00010003 001c0001     ................
20004914:	00010003 00030000 00010003 00070001     ................
20004924:	00010003 000e0001 00010003 00070000     ................
20004934:	00010008 00100000 00020003 001a0001     ................
20004944:	00010003 00030000 000b0008 000b0001     ................
20004954:	00010003 00090000 00020008 00100000     ................
20004964:	000d0003 000d0001 00010003 00030000     ................
20004974:	00010008 000a0000 000b0008 000c0000     ................
20004984:	00010008 001c0000 00010008 000c0001     ................
20004994:	00010003 00030000 00010008 00140000     ................
200049a4:	00010008 000b0000 00010008 001d0000     ................
200049b4:	00010008 000c0001 00010003 00040000     ................
200049c4:	00010008 00140000 00020008 00060000     ................
200049d4:	00030008 001e0000 00010008 000b0001     ................
200049e4:	00010003 00050000 00010008 00160000     ................
200049f4:	00060008 00210000 00010008 000b0001     ......!.........
20004a04:	00010003 00050000 00010008 003d0000     ..............=.
20004a14:	00010008 000b0001 00010003 00050000     ................
20004a24:	00010008 003b0000 00030008 000b0001     ......;.........
20004a34:	00010003 00050000 00010008 003a0000     ..............:.
20004a44:	00010008 00020002 00010008 000b0001     ................
20004a54:	00010003 00050000 00010008 002d0000     ..............-.
20004a64:	00040008 00080000 00010008 00030002     ................
20004a74:	00010008 000b0001 00010003 00050000     ................
20004a84:	00010008 002d0000 00010008 00030002     ......-.........
20004a94:	00010008 00060000 00010008 00040002     ................
20004aa4:	00010008 000b0001 00010003 00050000     ................
20004ab4:	00010008 002d0000 00010008 00030002     ......-.........
20004ac4:	00010008 00050000 00010008 00030002     ................
20004ad4:	00020003 000c0001 00010003 00050000     ................
20004ae4:	00010008 002d0000 00010008 00040002     ......-.........
20004af4:	00010008 00040000 00010008 00020002     ................
20004b04:	00010003 000e0001 00010003 00050000     ................
20004b14:	00010008 002d0000 00010008 00030003     ......-.........
20004b24:	00010002 00050008 00020002 00010003     ................
20004b34:	000f0001 00010003 00050000 00010008     ................
20004b44:	002d0000 00010008 00030001 00010003     ..-.............
20004b54:	00060002 00010003 00100001 00010003     ................
20004b64:	00050000 00010008 002d0000 00010008     ..........-.....
20004b74:	00030001 00010003 00050002 00010003     ................
20004b84:	00110001 00010003 00050000 00010008     ................
20004b94:	002d0000 00010008 00040001 00010003     ..-.............
20004ba4:	00040002 00010003 00110001 00010003     ................
20004bb4:	00050000 00010008 002d0000 00010008     ..........-.....
20004bc4:	00040001 00050003 00120001 00010003     ................
20004bd4:	00050000 00010008 002d0000 00010008     ..........-.....
20004be4:	00020003 00190001 00010003 00050000     ................
20004bf4:	00010008 002d0000 00010008 001b0001     ......-.........
20004c04:	00010003 00040000 00020008 002d0000     ..............-.
20004c14:	00010008 001b0001 00010003 00040000     ................
20004c24:	00010008 002e0000 00010008 001b0001     ................
20004c34:	00010003 00040000 00010008 002e0000     ................
20004c44:	00010008 00190001 00030003 00030000     ................
20004c54:	00010008 002f0000 00010008 000f0001     ....../.........
20004c64:	00080008 00020003 00020001 00010003     ................
20004c74:	00030000 00010008 00300000 00010008     ..........0.....
20004c84:	000d0001 00010008 00070000 00010008     ................
20004c94:	00040001 00010003 00020000 00010003     ................
20004ca4:	00320000 000d0008 00080000 00010008     ..2.............
20004cb4:	00040001 00010003 00020000 00010003     ................
20004cc4:	00470000 00010008 00040001 00010003     ..G.............
20004cd4:	00010000 00010003 00010008 00470000     ..............G.
20004ce4:	00010008 00050001 00010003 00010001     ................
20004cf4:	00010008 00470000 00010008 00070001     ......G.........
20004d04:	00010008 00470000 00010008 00070001     ......G.........
20004d14:	00010008 00470000 00010008 00070001     ......G.........
20004d24:	00010008 00470000 00010008 00070001     ......G.........
20004d34:	00010008 00480000 00010008 00070001     ......H.........
20004d44:	00010008 00470000 00010008 00070001     ......G.........
20004d54:	00010008 00480000 00010008 00070001     ......H.........
20004d64:	00010008 00480000 00010008 00070001     ......H.........
20004d74:	00010008 00480000 00010008 00070001     ......H.........
20004d84:	00020008 00020000 00040008 00410000     ..............A.
20004d94:	00010008 00080001 00020008 00040000     ................
20004da4:	00010008 00410000 00030008 00060001     ......A.........
20004db4:	00010008 00050000 00010008 00430000     ..............C.
20004dc4:	00030008 00030001 00010008 00060000     ................
20004dd4:	00010008 00450000 00030008 00080000     ......E.........
20004de4:	00010008 00440000 00010008 000a0000     ......D.........
20004df4:	00010008 00440000 00010008 000b0000     ......D.........
20004e04:	00010008 00440000 00010008 000a0000     ......D.........
20004e14:	00010008 00450000 00010008 00090000     ......E.........
20004e24:	00010008 00460000 00090008 01b10000     ......F.........

20004e34 <checkTime>:
20004e34:	                                         ..

20004e36 <currentMenu>:
20004e36:	                                         .

20004e37 <canChange>:
20004e37:	                                         .

20004e38 <SystemCoreClock>:
20004e38:	00f42400                                .$..

20004e3c <uwTickPrio>:
20004e3c:	00000004                                ....

20004e40 <uwTickFreq>:
20004e40:	00000001                                ....

20004e44 <__sglue>:
20004e44:	00000000 00000003 20006474              ........td. 

20004e50 <__global_locale>:
20004e50:	00000043 00000000 00000000 00000000     C...............
	...
20004e70:	00000043 00000000 00000000 00000000     C...............
	...
20004e90:	00000043 00000000 00000000 00000000     C...............
	...
20004eb0:	00000043 00000000 00000000 00000000     C...............
	...
20004ed0:	00000043 00000000 00000000 00000000     C...............
	...
20004ef0:	00000043 00000000 00000000 00000000     C...............
	...
20004f10:	00000043 00000000 00000000 00000000     C...............
	...
20004f30:	08010751 0800fd79 00000000 08012668     Q...y.......h&..
20004f40:	08012608 080129be 080129be 080129be     .&...)...)...)..
20004f50:	080129be 080129be 080129be 080129be     .)...)...)...)..
20004f60:	080129be 080129be ffffffff ffffffff     .)...)..........
20004f70:	ffffffff 0000ffff 53410001 00494943     ..........ASCII.
	...
20004f98:	53410000 00494943 00000000 00000000     ..ASCII.........
	...

20004fbc <_impure_ptr>:
20004fbc:	20004fc0                                .O. 

20004fc0 <_impure_data>:
20004fc0:	00000000 20006474 200064dc 20006544     ....td. .d. De. 
	...

20005010 <tiny>:
20005010:	c2f8f359 01a56e1f                       Y....n..

20005018 <one>:
20005018:	00000000 3ff00000                       .......?

20005020 <FLASH_Program_Fast>:
  * @param  Address Specifies the address to be programmed.
  * @param  DataAddress Specifies the address where the data are stored.
  * @retval None
  */
static __RAM_FUNC void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
20005020:	b580      	push	{r7, lr}
20005022:	b088      	sub	sp, #32
20005024:	af00      	add	r7, sp, #0
20005026:	6078      	str	r0, [r7, #4]
20005028:	6039      	str	r1, [r7, #0]
  uint8_t index = 0;
2000502a:	231f      	movs	r3, #31
2000502c:	18fb      	adds	r3, r7, r3
2000502e:	2200      	movs	r2, #0
20005030:	701a      	strb	r2, [r3, #0]
  uint32_t dest = Address;
20005032:	687b      	ldr	r3, [r7, #4]
20005034:	61bb      	str	r3, [r7, #24]
  uint32_t src = DataAddress;
20005036:	683b      	ldr	r3, [r7, #0]
20005038:	617b      	str	r3, [r7, #20]
  uint32_t primask_bit;

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
2000503a:	4b1a      	ldr	r3, [pc, #104]	@ (200050a4 <FLASH_Program_Fast+0x84>)
2000503c:	695a      	ldr	r2, [r3, #20]
2000503e:	4b19      	ldr	r3, [pc, #100]	@ (200050a4 <FLASH_Program_Fast+0x84>)
20005040:	2180      	movs	r1, #128	@ 0x80
20005042:	02c9      	lsls	r1, r1, #11
20005044:	430a      	orrs	r2, r1
20005046:	615a      	str	r2, [r3, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
20005048:	f3ef 8310 	mrs	r3, PRIMASK
2000504c:	60fb      	str	r3, [r7, #12]
  return(result);
2000504e:	68fb      	ldr	r3, [r7, #12]

  /* Enter critical section: row programming should not be longer than 7 ms */
  primask_bit = __get_PRIMASK();
20005050:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
20005052:	b672      	cpsid	i
}
20005054:	46c0      	nop			@ (mov r8, r8)
  __disable_irq();

  /* Fast Program : 64 words */
  while (index < 64U)
20005056:	e00f      	b.n	20005078 <FLASH_Program_Fast+0x58>
  {
    *(uint32_t *)dest = *(uint32_t *)src;
20005058:	697a      	ldr	r2, [r7, #20]
2000505a:	69bb      	ldr	r3, [r7, #24]
2000505c:	6812      	ldr	r2, [r2, #0]
2000505e:	601a      	str	r2, [r3, #0]
    src += 4U;
20005060:	697b      	ldr	r3, [r7, #20]
20005062:	3304      	adds	r3, #4
20005064:	617b      	str	r3, [r7, #20]
    dest += 4U;
20005066:	69bb      	ldr	r3, [r7, #24]
20005068:	3304      	adds	r3, #4
2000506a:	61bb      	str	r3, [r7, #24]
    index++;
2000506c:	211f      	movs	r1, #31
2000506e:	187b      	adds	r3, r7, r1
20005070:	781a      	ldrb	r2, [r3, #0]
20005072:	187b      	adds	r3, r7, r1
20005074:	3201      	adds	r2, #1
20005076:	701a      	strb	r2, [r3, #0]
  while (index < 64U)
20005078:	231f      	movs	r3, #31
2000507a:	18fb      	adds	r3, r7, r3
2000507c:	781b      	ldrb	r3, [r3, #0]
2000507e:	2b3f      	cmp	r3, #63	@ 0x3f
20005080:	d9ea      	bls.n	20005058 <FLASH_Program_Fast+0x38>
  /* wait for BSY1 in order to be sure that flash operation is ended befoire
     allowing prefetch in flash. Timeout does not return status, as it will
     be anyway done later */

#if defined(FLASH_DBANK_SUPPORT)
  while ((FLASH->SR & (FLASH_SR_BSY1 | FLASH_SR_BSY2)) != 0x00U)
20005082:	46c0      	nop			@ (mov r8, r8)
20005084:	4b07      	ldr	r3, [pc, #28]	@ (200050a4 <FLASH_Program_Fast+0x84>)
20005086:	691a      	ldr	r2, [r3, #16]
20005088:	23c0      	movs	r3, #192	@ 0xc0
2000508a:	029b      	lsls	r3, r3, #10
2000508c:	4013      	ands	r3, r2
2000508e:	d1f9      	bne.n	20005084 <FLASH_Program_Fast+0x64>
20005090:	693b      	ldr	r3, [r7, #16]
20005092:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
20005094:	68bb      	ldr	r3, [r7, #8]
20005096:	f383 8810 	msr	PRIMASK, r3
}
2000509a:	46c0      	nop			@ (mov r8, r8)
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
2000509c:	46c0      	nop			@ (mov r8, r8)
2000509e:	46bd      	mov	sp, r7
200050a0:	b008      	add	sp, #32
200050a2:	bd80      	pop	{r7, pc}
200050a4:	40022000 	.word	0x40022000
