# LSV-Final-Project
ABC: System for Sequential Logic Synthesis and Formal Verification

Re-implement “Constraint Solving for Synthesis and Veriﬁcation of Threshold Logic Circuits”
===

Introduction
---

Inside dir
---
-> In LSV-Final-Project

--> src. 
---> ext-final 
-->collapse. 
---> benchmark :   
---> result :   

Installation
---

Commands
---

Experiments
---

