
lab4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009400  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000504  080095c0  080095c0  0000a5c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009ac4  08009ac4  0000b1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009ac4  08009ac4  0000aac4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009acc  08009acc  0000b1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009acc  08009acc  0000aacc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009ad0  08009ad0  0000aad0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20040000  08009ad4  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000032c  200401d4  08009ca8  0000b1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20040500  08009ca8  0000b500  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018d11  00000000  00000000  0000b204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003584  00000000  00000000  00023f15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001508  00000000  00000000  000274a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001035  00000000  00000000  000289a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002e016  00000000  00000000  000299dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a6de  00000000  00000000  000579f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011c606  00000000  00000000  000720d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018e6d7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000067ec  00000000  00000000  0018e71c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  00194f08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200401d4 	.word	0x200401d4
 80001dc:	00000000 	.word	0x00000000
 80001e0:	080095a8 	.word	0x080095a8

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200401d8 	.word	0x200401d8
 80001fc:	080095a8 	.word	0x080095a8

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_uldivmod>:
 8000bd8:	b953      	cbnz	r3, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bda:	b94a      	cbnz	r2, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bdc:	2900      	cmp	r1, #0
 8000bde:	bf08      	it	eq
 8000be0:	2800      	cmpeq	r0, #0
 8000be2:	bf1c      	itt	ne
 8000be4:	f04f 31ff 	movne.w	r1, #4294967295
 8000be8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bec:	f000 b988 	b.w	8000f00 <__aeabi_idiv0>
 8000bf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf8:	f000 f806 	bl	8000c08 <__udivmoddi4>
 8000bfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c04:	b004      	add	sp, #16
 8000c06:	4770      	bx	lr

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	9d08      	ldr	r5, [sp, #32]
 8000c0e:	468e      	mov	lr, r1
 8000c10:	4604      	mov	r4, r0
 8000c12:	4688      	mov	r8, r1
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d14a      	bne.n	8000cae <__udivmoddi4+0xa6>
 8000c18:	428a      	cmp	r2, r1
 8000c1a:	4617      	mov	r7, r2
 8000c1c:	d962      	bls.n	8000ce4 <__udivmoddi4+0xdc>
 8000c1e:	fab2 f682 	clz	r6, r2
 8000c22:	b14e      	cbz	r6, 8000c38 <__udivmoddi4+0x30>
 8000c24:	f1c6 0320 	rsb	r3, r6, #32
 8000c28:	fa01 f806 	lsl.w	r8, r1, r6
 8000c2c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c30:	40b7      	lsls	r7, r6
 8000c32:	ea43 0808 	orr.w	r8, r3, r8
 8000c36:	40b4      	lsls	r4, r6
 8000c38:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c3c:	fa1f fc87 	uxth.w	ip, r7
 8000c40:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c44:	0c23      	lsrs	r3, r4, #16
 8000c46:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c4a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c4e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c52:	429a      	cmp	r2, r3
 8000c54:	d909      	bls.n	8000c6a <__udivmoddi4+0x62>
 8000c56:	18fb      	adds	r3, r7, r3
 8000c58:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c5c:	f080 80ea 	bcs.w	8000e34 <__udivmoddi4+0x22c>
 8000c60:	429a      	cmp	r2, r3
 8000c62:	f240 80e7 	bls.w	8000e34 <__udivmoddi4+0x22c>
 8000c66:	3902      	subs	r1, #2
 8000c68:	443b      	add	r3, r7
 8000c6a:	1a9a      	subs	r2, r3, r2
 8000c6c:	b2a3      	uxth	r3, r4
 8000c6e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c72:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c7a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c7e:	459c      	cmp	ip, r3
 8000c80:	d909      	bls.n	8000c96 <__udivmoddi4+0x8e>
 8000c82:	18fb      	adds	r3, r7, r3
 8000c84:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c88:	f080 80d6 	bcs.w	8000e38 <__udivmoddi4+0x230>
 8000c8c:	459c      	cmp	ip, r3
 8000c8e:	f240 80d3 	bls.w	8000e38 <__udivmoddi4+0x230>
 8000c92:	443b      	add	r3, r7
 8000c94:	3802      	subs	r0, #2
 8000c96:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c9a:	eba3 030c 	sub.w	r3, r3, ip
 8000c9e:	2100      	movs	r1, #0
 8000ca0:	b11d      	cbz	r5, 8000caa <__udivmoddi4+0xa2>
 8000ca2:	40f3      	lsrs	r3, r6
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	e9c5 3200 	strd	r3, r2, [r5]
 8000caa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cae:	428b      	cmp	r3, r1
 8000cb0:	d905      	bls.n	8000cbe <__udivmoddi4+0xb6>
 8000cb2:	b10d      	cbz	r5, 8000cb8 <__udivmoddi4+0xb0>
 8000cb4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cb8:	2100      	movs	r1, #0
 8000cba:	4608      	mov	r0, r1
 8000cbc:	e7f5      	b.n	8000caa <__udivmoddi4+0xa2>
 8000cbe:	fab3 f183 	clz	r1, r3
 8000cc2:	2900      	cmp	r1, #0
 8000cc4:	d146      	bne.n	8000d54 <__udivmoddi4+0x14c>
 8000cc6:	4573      	cmp	r3, lr
 8000cc8:	d302      	bcc.n	8000cd0 <__udivmoddi4+0xc8>
 8000cca:	4282      	cmp	r2, r0
 8000ccc:	f200 8105 	bhi.w	8000eda <__udivmoddi4+0x2d2>
 8000cd0:	1a84      	subs	r4, r0, r2
 8000cd2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cd6:	2001      	movs	r0, #1
 8000cd8:	4690      	mov	r8, r2
 8000cda:	2d00      	cmp	r5, #0
 8000cdc:	d0e5      	beq.n	8000caa <__udivmoddi4+0xa2>
 8000cde:	e9c5 4800 	strd	r4, r8, [r5]
 8000ce2:	e7e2      	b.n	8000caa <__udivmoddi4+0xa2>
 8000ce4:	2a00      	cmp	r2, #0
 8000ce6:	f000 8090 	beq.w	8000e0a <__udivmoddi4+0x202>
 8000cea:	fab2 f682 	clz	r6, r2
 8000cee:	2e00      	cmp	r6, #0
 8000cf0:	f040 80a4 	bne.w	8000e3c <__udivmoddi4+0x234>
 8000cf4:	1a8a      	subs	r2, r1, r2
 8000cf6:	0c03      	lsrs	r3, r0, #16
 8000cf8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cfc:	b280      	uxth	r0, r0
 8000cfe:	b2bc      	uxth	r4, r7
 8000d00:	2101      	movs	r1, #1
 8000d02:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d06:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d0a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d0e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d12:	429a      	cmp	r2, r3
 8000d14:	d907      	bls.n	8000d26 <__udivmoddi4+0x11e>
 8000d16:	18fb      	adds	r3, r7, r3
 8000d18:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x11c>
 8000d1e:	429a      	cmp	r2, r3
 8000d20:	f200 80e0 	bhi.w	8000ee4 <__udivmoddi4+0x2dc>
 8000d24:	46c4      	mov	ip, r8
 8000d26:	1a9b      	subs	r3, r3, r2
 8000d28:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d2c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d30:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d34:	fb02 f404 	mul.w	r4, r2, r4
 8000d38:	429c      	cmp	r4, r3
 8000d3a:	d907      	bls.n	8000d4c <__udivmoddi4+0x144>
 8000d3c:	18fb      	adds	r3, r7, r3
 8000d3e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d42:	d202      	bcs.n	8000d4a <__udivmoddi4+0x142>
 8000d44:	429c      	cmp	r4, r3
 8000d46:	f200 80ca 	bhi.w	8000ede <__udivmoddi4+0x2d6>
 8000d4a:	4602      	mov	r2, r0
 8000d4c:	1b1b      	subs	r3, r3, r4
 8000d4e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d52:	e7a5      	b.n	8000ca0 <__udivmoddi4+0x98>
 8000d54:	f1c1 0620 	rsb	r6, r1, #32
 8000d58:	408b      	lsls	r3, r1
 8000d5a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d5e:	431f      	orrs	r7, r3
 8000d60:	fa0e f401 	lsl.w	r4, lr, r1
 8000d64:	fa20 f306 	lsr.w	r3, r0, r6
 8000d68:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d6c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d70:	4323      	orrs	r3, r4
 8000d72:	fa00 f801 	lsl.w	r8, r0, r1
 8000d76:	fa1f fc87 	uxth.w	ip, r7
 8000d7a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d7e:	0c1c      	lsrs	r4, r3, #16
 8000d80:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d84:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d88:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d8c:	45a6      	cmp	lr, r4
 8000d8e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d92:	d909      	bls.n	8000da8 <__udivmoddi4+0x1a0>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d9a:	f080 809c 	bcs.w	8000ed6 <__udivmoddi4+0x2ce>
 8000d9e:	45a6      	cmp	lr, r4
 8000da0:	f240 8099 	bls.w	8000ed6 <__udivmoddi4+0x2ce>
 8000da4:	3802      	subs	r0, #2
 8000da6:	443c      	add	r4, r7
 8000da8:	eba4 040e 	sub.w	r4, r4, lr
 8000dac:	fa1f fe83 	uxth.w	lr, r3
 8000db0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000db4:	fb09 4413 	mls	r4, r9, r3, r4
 8000db8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dbc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dc0:	45a4      	cmp	ip, r4
 8000dc2:	d908      	bls.n	8000dd6 <__udivmoddi4+0x1ce>
 8000dc4:	193c      	adds	r4, r7, r4
 8000dc6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dca:	f080 8082 	bcs.w	8000ed2 <__udivmoddi4+0x2ca>
 8000dce:	45a4      	cmp	ip, r4
 8000dd0:	d97f      	bls.n	8000ed2 <__udivmoddi4+0x2ca>
 8000dd2:	3b02      	subs	r3, #2
 8000dd4:	443c      	add	r4, r7
 8000dd6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dda:	eba4 040c 	sub.w	r4, r4, ip
 8000dde:	fba0 ec02 	umull	lr, ip, r0, r2
 8000de2:	4564      	cmp	r4, ip
 8000de4:	4673      	mov	r3, lr
 8000de6:	46e1      	mov	r9, ip
 8000de8:	d362      	bcc.n	8000eb0 <__udivmoddi4+0x2a8>
 8000dea:	d05f      	beq.n	8000eac <__udivmoddi4+0x2a4>
 8000dec:	b15d      	cbz	r5, 8000e06 <__udivmoddi4+0x1fe>
 8000dee:	ebb8 0203 	subs.w	r2, r8, r3
 8000df2:	eb64 0409 	sbc.w	r4, r4, r9
 8000df6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dfa:	fa22 f301 	lsr.w	r3, r2, r1
 8000dfe:	431e      	orrs	r6, r3
 8000e00:	40cc      	lsrs	r4, r1
 8000e02:	e9c5 6400 	strd	r6, r4, [r5]
 8000e06:	2100      	movs	r1, #0
 8000e08:	e74f      	b.n	8000caa <__udivmoddi4+0xa2>
 8000e0a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e0e:	0c01      	lsrs	r1, r0, #16
 8000e10:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e14:	b280      	uxth	r0, r0
 8000e16:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e1a:	463b      	mov	r3, r7
 8000e1c:	4638      	mov	r0, r7
 8000e1e:	463c      	mov	r4, r7
 8000e20:	46b8      	mov	r8, r7
 8000e22:	46be      	mov	lr, r7
 8000e24:	2620      	movs	r6, #32
 8000e26:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e2a:	eba2 0208 	sub.w	r2, r2, r8
 8000e2e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e32:	e766      	b.n	8000d02 <__udivmoddi4+0xfa>
 8000e34:	4601      	mov	r1, r0
 8000e36:	e718      	b.n	8000c6a <__udivmoddi4+0x62>
 8000e38:	4610      	mov	r0, r2
 8000e3a:	e72c      	b.n	8000c96 <__udivmoddi4+0x8e>
 8000e3c:	f1c6 0220 	rsb	r2, r6, #32
 8000e40:	fa2e f302 	lsr.w	r3, lr, r2
 8000e44:	40b7      	lsls	r7, r6
 8000e46:	40b1      	lsls	r1, r6
 8000e48:	fa20 f202 	lsr.w	r2, r0, r2
 8000e4c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e50:	430a      	orrs	r2, r1
 8000e52:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e56:	b2bc      	uxth	r4, r7
 8000e58:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e5c:	0c11      	lsrs	r1, r2, #16
 8000e5e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e62:	fb08 f904 	mul.w	r9, r8, r4
 8000e66:	40b0      	lsls	r0, r6
 8000e68:	4589      	cmp	r9, r1
 8000e6a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e6e:	b280      	uxth	r0, r0
 8000e70:	d93e      	bls.n	8000ef0 <__udivmoddi4+0x2e8>
 8000e72:	1879      	adds	r1, r7, r1
 8000e74:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e78:	d201      	bcs.n	8000e7e <__udivmoddi4+0x276>
 8000e7a:	4589      	cmp	r9, r1
 8000e7c:	d81f      	bhi.n	8000ebe <__udivmoddi4+0x2b6>
 8000e7e:	eba1 0109 	sub.w	r1, r1, r9
 8000e82:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e86:	fb09 f804 	mul.w	r8, r9, r4
 8000e8a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e8e:	b292      	uxth	r2, r2
 8000e90:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e94:	4542      	cmp	r2, r8
 8000e96:	d229      	bcs.n	8000eec <__udivmoddi4+0x2e4>
 8000e98:	18ba      	adds	r2, r7, r2
 8000e9a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e9e:	d2c4      	bcs.n	8000e2a <__udivmoddi4+0x222>
 8000ea0:	4542      	cmp	r2, r8
 8000ea2:	d2c2      	bcs.n	8000e2a <__udivmoddi4+0x222>
 8000ea4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ea8:	443a      	add	r2, r7
 8000eaa:	e7be      	b.n	8000e2a <__udivmoddi4+0x222>
 8000eac:	45f0      	cmp	r8, lr
 8000eae:	d29d      	bcs.n	8000dec <__udivmoddi4+0x1e4>
 8000eb0:	ebbe 0302 	subs.w	r3, lr, r2
 8000eb4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000eb8:	3801      	subs	r0, #1
 8000eba:	46e1      	mov	r9, ip
 8000ebc:	e796      	b.n	8000dec <__udivmoddi4+0x1e4>
 8000ebe:	eba7 0909 	sub.w	r9, r7, r9
 8000ec2:	4449      	add	r1, r9
 8000ec4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ec8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ecc:	fb09 f804 	mul.w	r8, r9, r4
 8000ed0:	e7db      	b.n	8000e8a <__udivmoddi4+0x282>
 8000ed2:	4673      	mov	r3, lr
 8000ed4:	e77f      	b.n	8000dd6 <__udivmoddi4+0x1ce>
 8000ed6:	4650      	mov	r0, sl
 8000ed8:	e766      	b.n	8000da8 <__udivmoddi4+0x1a0>
 8000eda:	4608      	mov	r0, r1
 8000edc:	e6fd      	b.n	8000cda <__udivmoddi4+0xd2>
 8000ede:	443b      	add	r3, r7
 8000ee0:	3a02      	subs	r2, #2
 8000ee2:	e733      	b.n	8000d4c <__udivmoddi4+0x144>
 8000ee4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ee8:	443b      	add	r3, r7
 8000eea:	e71c      	b.n	8000d26 <__udivmoddi4+0x11e>
 8000eec:	4649      	mov	r1, r9
 8000eee:	e79c      	b.n	8000e2a <__udivmoddi4+0x222>
 8000ef0:	eba1 0109 	sub.w	r1, r1, r9
 8000ef4:	46c4      	mov	ip, r8
 8000ef6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000efa:	fb09 f804 	mul.w	r8, r9, r4
 8000efe:	e7c4      	b.n	8000e8a <__udivmoddi4+0x282>

08000f00 <__aeabi_idiv0>:
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop

08000f04 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b086      	sub	sp, #24
 8000f08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000f0a:	463b      	mov	r3, r7
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	601a      	str	r2, [r3, #0]
 8000f10:	605a      	str	r2, [r3, #4]
 8000f12:	609a      	str	r2, [r3, #8]
 8000f14:	60da      	str	r2, [r3, #12]
 8000f16:	611a      	str	r2, [r3, #16]
 8000f18:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000f1a:	4b29      	ldr	r3, [pc, #164]	@ (8000fc0 <MX_ADC1_Init+0xbc>)
 8000f1c:	4a29      	ldr	r2, [pc, #164]	@ (8000fc4 <MX_ADC1_Init+0xc0>)
 8000f1e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000f20:	4b27      	ldr	r3, [pc, #156]	@ (8000fc0 <MX_ADC1_Init+0xbc>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f26:	4b26      	ldr	r3, [pc, #152]	@ (8000fc0 <MX_ADC1_Init+0xbc>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f2c:	4b24      	ldr	r3, [pc, #144]	@ (8000fc0 <MX_ADC1_Init+0xbc>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000f32:	4b23      	ldr	r3, [pc, #140]	@ (8000fc0 <MX_ADC1_Init+0xbc>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f38:	4b21      	ldr	r3, [pc, #132]	@ (8000fc0 <MX_ADC1_Init+0xbc>)
 8000f3a:	2204      	movs	r2, #4
 8000f3c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000f3e:	4b20      	ldr	r3, [pc, #128]	@ (8000fc0 <MX_ADC1_Init+0xbc>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f44:	4b1e      	ldr	r3, [pc, #120]	@ (8000fc0 <MX_ADC1_Init+0xbc>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000f4a:	4b1d      	ldr	r3, [pc, #116]	@ (8000fc0 <MX_ADC1_Init+0xbc>)
 8000f4c:	2201      	movs	r2, #1
 8000f4e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f50:	4b1b      	ldr	r3, [pc, #108]	@ (8000fc0 <MX_ADC1_Init+0xbc>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f58:	4b19      	ldr	r3, [pc, #100]	@ (8000fc0 <MX_ADC1_Init+0xbc>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f5e:	4b18      	ldr	r3, [pc, #96]	@ (8000fc0 <MX_ADC1_Init+0xbc>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000f64:	4b16      	ldr	r3, [pc, #88]	@ (8000fc0 <MX_ADC1_Init+0xbc>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000f6c:	4b14      	ldr	r3, [pc, #80]	@ (8000fc0 <MX_ADC1_Init+0xbc>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000f72:	4b13      	ldr	r3, [pc, #76]	@ (8000fc0 <MX_ADC1_Init+0xbc>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f7a:	4811      	ldr	r0, [pc, #68]	@ (8000fc0 <MX_ADC1_Init+0xbc>)
 8000f7c:	f001 f9a0 	bl	80022c0 <HAL_ADC_Init>
 8000f80:	4603      	mov	r3, r0
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d001      	beq.n	8000f8a <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 8000f86:	f000 fcc1 	bl	800190c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000f8a:	4b0f      	ldr	r3, [pc, #60]	@ (8000fc8 <MX_ADC1_Init+0xc4>)
 8000f8c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f8e:	2306      	movs	r3, #6
 8000f90:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000f92:	2300      	movs	r3, #0
 8000f94:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000f96:	237f      	movs	r3, #127	@ 0x7f
 8000f98:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000f9a:	2304      	movs	r3, #4
 8000f9c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fa2:	463b      	mov	r3, r7
 8000fa4:	4619      	mov	r1, r3
 8000fa6:	4806      	ldr	r0, [pc, #24]	@ (8000fc0 <MX_ADC1_Init+0xbc>)
 8000fa8:	f001 fbd0 	bl	800274c <HAL_ADC_ConfigChannel>
 8000fac:	4603      	mov	r3, r0
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d001      	beq.n	8000fb6 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000fb2:	f000 fcab 	bl	800190c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000fb6:	bf00      	nop
 8000fb8:	3718      	adds	r7, #24
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop
 8000fc0:	200401f0 	.word	0x200401f0
 8000fc4:	50040000 	.word	0x50040000
 8000fc8:	04300002 	.word	0x04300002

08000fcc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b0b0      	sub	sp, #192	@ 0xc0
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fd4:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000fd8:	2200      	movs	r2, #0
 8000fda:	601a      	str	r2, [r3, #0]
 8000fdc:	605a      	str	r2, [r3, #4]
 8000fde:	609a      	str	r2, [r3, #8]
 8000fe0:	60da      	str	r2, [r3, #12]
 8000fe2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fe4:	f107 0318 	add.w	r3, r7, #24
 8000fe8:	2294      	movs	r2, #148	@ 0x94
 8000fea:	2100      	movs	r1, #0
 8000fec:	4618      	mov	r0, r3
 8000fee:	f006 fc4b 	bl	8007888 <memset>
  if(adcHandle->Instance==ADC1)
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	4a42      	ldr	r2, [pc, #264]	@ (8001100 <HAL_ADC_MspInit+0x134>)
 8000ff8:	4293      	cmp	r3, r2
 8000ffa:	d17d      	bne.n	80010f8 <HAL_ADC_MspInit+0x12c>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000ffc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001000:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001002:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001006:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800100a:	2301      	movs	r3, #1
 800100c:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800100e:	2301      	movs	r3, #1
 8001010:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8001012:	2308      	movs	r3, #8
 8001014:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8001016:	2302      	movs	r3, #2
 8001018:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800101a:	2302      	movs	r3, #2
 800101c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800101e:	2302      	movs	r3, #2
 8001020:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8001022:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001026:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001028:	f107 0318 	add.w	r3, r7, #24
 800102c:	4618      	mov	r0, r3
 800102e:	f003 ffb3 	bl	8004f98 <HAL_RCCEx_PeriphCLKConfig>
 8001032:	4603      	mov	r3, r0
 8001034:	2b00      	cmp	r3, #0
 8001036:	d001      	beq.n	800103c <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8001038:	f000 fc68 	bl	800190c <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800103c:	4b31      	ldr	r3, [pc, #196]	@ (8001104 <HAL_ADC_MspInit+0x138>)
 800103e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001040:	4a30      	ldr	r2, [pc, #192]	@ (8001104 <HAL_ADC_MspInit+0x138>)
 8001042:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001046:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001048:	4b2e      	ldr	r3, [pc, #184]	@ (8001104 <HAL_ADC_MspInit+0x138>)
 800104a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800104c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001050:	617b      	str	r3, [r7, #20]
 8001052:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001054:	4b2b      	ldr	r3, [pc, #172]	@ (8001104 <HAL_ADC_MspInit+0x138>)
 8001056:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001058:	4a2a      	ldr	r2, [pc, #168]	@ (8001104 <HAL_ADC_MspInit+0x138>)
 800105a:	f043 0304 	orr.w	r3, r3, #4
 800105e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001060:	4b28      	ldr	r3, [pc, #160]	@ (8001104 <HAL_ADC_MspInit+0x138>)
 8001062:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001064:	f003 0304 	and.w	r3, r3, #4
 8001068:	613b      	str	r3, [r7, #16]
 800106a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800106c:	4b25      	ldr	r3, [pc, #148]	@ (8001104 <HAL_ADC_MspInit+0x138>)
 800106e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001070:	4a24      	ldr	r2, [pc, #144]	@ (8001104 <HAL_ADC_MspInit+0x138>)
 8001072:	f043 0301 	orr.w	r3, r3, #1
 8001076:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001078:	4b22      	ldr	r3, [pc, #136]	@ (8001104 <HAL_ADC_MspInit+0x138>)
 800107a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800107c:	f003 0301 	and.w	r3, r3, #1
 8001080:	60fb      	str	r3, [r7, #12]
 8001082:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001084:	4b1f      	ldr	r3, [pc, #124]	@ (8001104 <HAL_ADC_MspInit+0x138>)
 8001086:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001088:	4a1e      	ldr	r2, [pc, #120]	@ (8001104 <HAL_ADC_MspInit+0x138>)
 800108a:	f043 0302 	orr.w	r3, r3, #2
 800108e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001090:	4b1c      	ldr	r3, [pc, #112]	@ (8001104 <HAL_ADC_MspInit+0x138>)
 8001092:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001094:	f003 0302 	and.w	r3, r3, #2
 8001098:	60bb      	str	r3, [r7, #8]
 800109a:	68bb      	ldr	r3, [r7, #8]
    PA3     ------> ADC1_IN8
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    PB1     ------> ADC1_IN16
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800109c:	233f      	movs	r3, #63	@ 0x3f
 800109e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80010a2:	230b      	movs	r3, #11
 80010a4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a8:	2300      	movs	r3, #0
 80010aa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010ae:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80010b2:	4619      	mov	r1, r3
 80010b4:	4814      	ldr	r0, [pc, #80]	@ (8001108 <HAL_ADC_MspInit+0x13c>)
 80010b6:	f002 fe31 	bl	8003d1c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 80010ba:	230a      	movs	r3, #10
 80010bc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80010c0:	230b      	movs	r3, #11
 80010c2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c6:	2300      	movs	r3, #0
 80010c8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010cc:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80010d0:	4619      	mov	r1, r3
 80010d2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010d6:	f002 fe21 	bl	8003d1c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80010da:	2302      	movs	r3, #2
 80010dc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80010e0:	230b      	movs	r3, #11
 80010e2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e6:	2300      	movs	r3, #0
 80010e8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010ec:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80010f0:	4619      	mov	r1, r3
 80010f2:	4806      	ldr	r0, [pc, #24]	@ (800110c <HAL_ADC_MspInit+0x140>)
 80010f4:	f002 fe12 	bl	8003d1c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80010f8:	bf00      	nop
 80010fa:	37c0      	adds	r7, #192	@ 0xc0
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}
 8001100:	50040000 	.word	0x50040000
 8001104:	40021000 	.word	0x40021000
 8001108:	48000800 	.word	0x48000800
 800110c:	48000400 	.word	0x48000400

08001110 <MX_DAC1_Init>:
DAC_HandleTypeDef hdac1;
DMA_HandleTypeDef hdma_dac1_ch1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b08a      	sub	sp, #40	@ 0x28
 8001114:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001116:	463b      	mov	r3, r7
 8001118:	2228      	movs	r2, #40	@ 0x28
 800111a:	2100      	movs	r1, #0
 800111c:	4618      	mov	r0, r3
 800111e:	f006 fbb3 	bl	8007888 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8001122:	4b13      	ldr	r3, [pc, #76]	@ (8001170 <MX_DAC1_Init+0x60>)
 8001124:	4a13      	ldr	r2, [pc, #76]	@ (8001174 <MX_DAC1_Init+0x64>)
 8001126:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001128:	4811      	ldr	r0, [pc, #68]	@ (8001170 <MX_DAC1_Init+0x60>)
 800112a:	f002 f8a2 	bl	8003272 <HAL_DAC_Init>
 800112e:	4603      	mov	r3, r0
 8001130:	2b00      	cmp	r3, #0
 8001132:	d001      	beq.n	8001138 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8001134:	f000 fbea 	bl	800190c <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001138:	2300      	movs	r3, #0
 800113a:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 800113c:	2316      	movs	r3, #22
 800113e:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8001140:	2300      	movs	r3, #0
 8001142:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001144:	2300      	movs	r3, #0
 8001146:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_ENABLE;
 8001148:	2301      	movs	r3, #1
 800114a:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800114c:	2300      	movs	r3, #0
 800114e:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001150:	463b      	mov	r3, r7
 8001152:	2200      	movs	r2, #0
 8001154:	4619      	mov	r1, r3
 8001156:	4806      	ldr	r0, [pc, #24]	@ (8001170 <MX_DAC1_Init+0x60>)
 8001158:	f002 f998 	bl	800348c <HAL_DAC_ConfigChannel>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	d001      	beq.n	8001166 <MX_DAC1_Init+0x56>
  {
    Error_Handler();
 8001162:	f000 fbd3 	bl	800190c <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8001166:	bf00      	nop
 8001168:	3728      	adds	r7, #40	@ 0x28
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}
 800116e:	bf00      	nop
 8001170:	20040258 	.word	0x20040258
 8001174:	40007400 	.word	0x40007400

08001178 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b08a      	sub	sp, #40	@ 0x28
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001180:	f107 0314 	add.w	r3, r7, #20
 8001184:	2200      	movs	r2, #0
 8001186:	601a      	str	r2, [r3, #0]
 8001188:	605a      	str	r2, [r3, #4]
 800118a:	609a      	str	r2, [r3, #8]
 800118c:	60da      	str	r2, [r3, #12]
 800118e:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	4a2b      	ldr	r2, [pc, #172]	@ (8001244 <HAL_DAC_MspInit+0xcc>)
 8001196:	4293      	cmp	r3, r2
 8001198:	d14f      	bne.n	800123a <HAL_DAC_MspInit+0xc2>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800119a:	4b2b      	ldr	r3, [pc, #172]	@ (8001248 <HAL_DAC_MspInit+0xd0>)
 800119c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800119e:	4a2a      	ldr	r2, [pc, #168]	@ (8001248 <HAL_DAC_MspInit+0xd0>)
 80011a0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80011a4:	6593      	str	r3, [r2, #88]	@ 0x58
 80011a6:	4b28      	ldr	r3, [pc, #160]	@ (8001248 <HAL_DAC_MspInit+0xd0>)
 80011a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011aa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80011ae:	613b      	str	r3, [r7, #16]
 80011b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011b2:	4b25      	ldr	r3, [pc, #148]	@ (8001248 <HAL_DAC_MspInit+0xd0>)
 80011b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011b6:	4a24      	ldr	r2, [pc, #144]	@ (8001248 <HAL_DAC_MspInit+0xd0>)
 80011b8:	f043 0301 	orr.w	r3, r3, #1
 80011bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011be:	4b22      	ldr	r3, [pc, #136]	@ (8001248 <HAL_DAC_MspInit+0xd0>)
 80011c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011c2:	f003 0301 	and.w	r3, r3, #1
 80011c6:	60fb      	str	r3, [r7, #12]
 80011c8:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80011ca:	2310      	movs	r3, #16
 80011cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011ce:	2303      	movs	r3, #3
 80011d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d2:	2300      	movs	r3, #0
 80011d4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011d6:	f107 0314 	add.w	r3, r7, #20
 80011da:	4619      	mov	r1, r3
 80011dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011e0:	f002 fd9c 	bl	8003d1c <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel1;
 80011e4:	4b19      	ldr	r3, [pc, #100]	@ (800124c <HAL_DAC_MspInit+0xd4>)
 80011e6:	4a1a      	ldr	r2, [pc, #104]	@ (8001250 <HAL_DAC_MspInit+0xd8>)
 80011e8:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CH1;
 80011ea:	4b18      	ldr	r3, [pc, #96]	@ (800124c <HAL_DAC_MspInit+0xd4>)
 80011ec:	2206      	movs	r2, #6
 80011ee:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80011f0:	4b16      	ldr	r3, [pc, #88]	@ (800124c <HAL_DAC_MspInit+0xd4>)
 80011f2:	2210      	movs	r2, #16
 80011f4:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80011f6:	4b15      	ldr	r3, [pc, #84]	@ (800124c <HAL_DAC_MspInit+0xd4>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80011fc:	4b13      	ldr	r3, [pc, #76]	@ (800124c <HAL_DAC_MspInit+0xd4>)
 80011fe:	2280      	movs	r2, #128	@ 0x80
 8001200:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001202:	4b12      	ldr	r3, [pc, #72]	@ (800124c <HAL_DAC_MspInit+0xd4>)
 8001204:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001208:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800120a:	4b10      	ldr	r3, [pc, #64]	@ (800124c <HAL_DAC_MspInit+0xd4>)
 800120c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001210:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8001212:	4b0e      	ldr	r3, [pc, #56]	@ (800124c <HAL_DAC_MspInit+0xd4>)
 8001214:	2220      	movs	r2, #32
 8001216:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8001218:	4b0c      	ldr	r3, [pc, #48]	@ (800124c <HAL_DAC_MspInit+0xd4>)
 800121a:	2200      	movs	r2, #0
 800121c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 800121e:	480b      	ldr	r0, [pc, #44]	@ (800124c <HAL_DAC_MspInit+0xd4>)
 8001220:	f002 fb0a 	bl	8003838 <HAL_DMA_Init>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d001      	beq.n	800122e <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 800122a:	f000 fb6f 	bl	800190c <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac1_ch1);
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	4a06      	ldr	r2, [pc, #24]	@ (800124c <HAL_DAC_MspInit+0xd4>)
 8001232:	609a      	str	r2, [r3, #8]
 8001234:	4a05      	ldr	r2, [pc, #20]	@ (800124c <HAL_DAC_MspInit+0xd4>)
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
}
 800123a:	bf00      	nop
 800123c:	3728      	adds	r7, #40	@ 0x28
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	40007400 	.word	0x40007400
 8001248:	40021000 	.word	0x40021000
 800124c:	2004026c 	.word	0x2004026c
 8001250:	40020008 	.word	0x40020008

08001254 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b082      	sub	sp, #8
 8001258:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800125a:	4b12      	ldr	r3, [pc, #72]	@ (80012a4 <MX_DMA_Init+0x50>)
 800125c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800125e:	4a11      	ldr	r2, [pc, #68]	@ (80012a4 <MX_DMA_Init+0x50>)
 8001260:	f043 0304 	orr.w	r3, r3, #4
 8001264:	6493      	str	r3, [r2, #72]	@ 0x48
 8001266:	4b0f      	ldr	r3, [pc, #60]	@ (80012a4 <MX_DMA_Init+0x50>)
 8001268:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800126a:	f003 0304 	and.w	r3, r3, #4
 800126e:	607b      	str	r3, [r7, #4]
 8001270:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001272:	4b0c      	ldr	r3, [pc, #48]	@ (80012a4 <MX_DMA_Init+0x50>)
 8001274:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001276:	4a0b      	ldr	r2, [pc, #44]	@ (80012a4 <MX_DMA_Init+0x50>)
 8001278:	f043 0301 	orr.w	r3, r3, #1
 800127c:	6493      	str	r3, [r2, #72]	@ 0x48
 800127e:	4b09      	ldr	r3, [pc, #36]	@ (80012a4 <MX_DMA_Init+0x50>)
 8001280:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001282:	f003 0301 	and.w	r3, r3, #1
 8001286:	603b      	str	r3, [r7, #0]
 8001288:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800128a:	2200      	movs	r2, #0
 800128c:	2100      	movs	r1, #0
 800128e:	200b      	movs	r0, #11
 8001290:	f001 ffb9 	bl	8003206 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001294:	200b      	movs	r0, #11
 8001296:	f001 ffd2 	bl	800323e <HAL_NVIC_EnableIRQ>

}
 800129a:	bf00      	nop
 800129c:	3708      	adds	r7, #8
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	40021000 	.word	0x40021000

080012a8 <MX_GPIO_Init>:
     PB8   ------> I2C1_SCL
     PB9   ------> I2C1_SDA
     PE0   ------> S_TIM4_ETR
*/
void MX_GPIO_Init(void)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b08e      	sub	sp, #56	@ 0x38
 80012ac:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012b2:	2200      	movs	r2, #0
 80012b4:	601a      	str	r2, [r3, #0]
 80012b6:	605a      	str	r2, [r3, #4]
 80012b8:	609a      	str	r2, [r3, #8]
 80012ba:	60da      	str	r2, [r3, #12]
 80012bc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80012be:	4bb1      	ldr	r3, [pc, #708]	@ (8001584 <MX_GPIO_Init+0x2dc>)
 80012c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012c2:	4ab0      	ldr	r2, [pc, #704]	@ (8001584 <MX_GPIO_Init+0x2dc>)
 80012c4:	f043 0310 	orr.w	r3, r3, #16
 80012c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012ca:	4bae      	ldr	r3, [pc, #696]	@ (8001584 <MX_GPIO_Init+0x2dc>)
 80012cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012ce:	f003 0310 	and.w	r3, r3, #16
 80012d2:	623b      	str	r3, [r7, #32]
 80012d4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012d6:	4bab      	ldr	r3, [pc, #684]	@ (8001584 <MX_GPIO_Init+0x2dc>)
 80012d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012da:	4aaa      	ldr	r2, [pc, #680]	@ (8001584 <MX_GPIO_Init+0x2dc>)
 80012dc:	f043 0304 	orr.w	r3, r3, #4
 80012e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012e2:	4ba8      	ldr	r3, [pc, #672]	@ (8001584 <MX_GPIO_Init+0x2dc>)
 80012e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012e6:	f003 0304 	and.w	r3, r3, #4
 80012ea:	61fb      	str	r3, [r7, #28]
 80012ec:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80012ee:	4ba5      	ldr	r3, [pc, #660]	@ (8001584 <MX_GPIO_Init+0x2dc>)
 80012f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012f2:	4aa4      	ldr	r2, [pc, #656]	@ (8001584 <MX_GPIO_Init+0x2dc>)
 80012f4:	f043 0320 	orr.w	r3, r3, #32
 80012f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012fa:	4ba2      	ldr	r3, [pc, #648]	@ (8001584 <MX_GPIO_Init+0x2dc>)
 80012fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012fe:	f003 0320 	and.w	r3, r3, #32
 8001302:	61bb      	str	r3, [r7, #24]
 8001304:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001306:	4b9f      	ldr	r3, [pc, #636]	@ (8001584 <MX_GPIO_Init+0x2dc>)
 8001308:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800130a:	4a9e      	ldr	r2, [pc, #632]	@ (8001584 <MX_GPIO_Init+0x2dc>)
 800130c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001310:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001312:	4b9c      	ldr	r3, [pc, #624]	@ (8001584 <MX_GPIO_Init+0x2dc>)
 8001314:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001316:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800131a:	617b      	str	r3, [r7, #20]
 800131c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800131e:	4b99      	ldr	r3, [pc, #612]	@ (8001584 <MX_GPIO_Init+0x2dc>)
 8001320:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001322:	4a98      	ldr	r2, [pc, #608]	@ (8001584 <MX_GPIO_Init+0x2dc>)
 8001324:	f043 0301 	orr.w	r3, r3, #1
 8001328:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800132a:	4b96      	ldr	r3, [pc, #600]	@ (8001584 <MX_GPIO_Init+0x2dc>)
 800132c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800132e:	f003 0301 	and.w	r3, r3, #1
 8001332:	613b      	str	r3, [r7, #16]
 8001334:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001336:	4b93      	ldr	r3, [pc, #588]	@ (8001584 <MX_GPIO_Init+0x2dc>)
 8001338:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800133a:	4a92      	ldr	r2, [pc, #584]	@ (8001584 <MX_GPIO_Init+0x2dc>)
 800133c:	f043 0302 	orr.w	r3, r3, #2
 8001340:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001342:	4b90      	ldr	r3, [pc, #576]	@ (8001584 <MX_GPIO_Init+0x2dc>)
 8001344:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001346:	f003 0302 	and.w	r3, r3, #2
 800134a:	60fb      	str	r3, [r7, #12]
 800134c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800134e:	4b8d      	ldr	r3, [pc, #564]	@ (8001584 <MX_GPIO_Init+0x2dc>)
 8001350:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001352:	4a8c      	ldr	r2, [pc, #560]	@ (8001584 <MX_GPIO_Init+0x2dc>)
 8001354:	f043 0308 	orr.w	r3, r3, #8
 8001358:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800135a:	4b8a      	ldr	r3, [pc, #552]	@ (8001584 <MX_GPIO_Init+0x2dc>)
 800135c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800135e:	f003 0308 	and.w	r3, r3, #8
 8001362:	60bb      	str	r3, [r7, #8]
 8001364:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001366:	4b87      	ldr	r3, [pc, #540]	@ (8001584 <MX_GPIO_Init+0x2dc>)
 8001368:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800136a:	4a86      	ldr	r2, [pc, #536]	@ (8001584 <MX_GPIO_Init+0x2dc>)
 800136c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001370:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001372:	4b84      	ldr	r3, [pc, #528]	@ (8001584 <MX_GPIO_Init+0x2dc>)
 8001374:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001376:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800137a:	607b      	str	r3, [r7, #4]
 800137c:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 800137e:	f002 ff23 	bl	80041c8 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001382:	230c      	movs	r3, #12
 8001384:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001386:	2302      	movs	r3, #2
 8001388:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138a:	2300      	movs	r3, #0
 800138c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800138e:	2300      	movs	r3, #0
 8001390:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001392:	230d      	movs	r3, #13
 8001394:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001396:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800139a:	4619      	mov	r1, r3
 800139c:	487a      	ldr	r0, [pc, #488]	@ (8001588 <MX_GPIO_Init+0x2e0>)
 800139e:	f002 fcbd 	bl	8003d1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80013a2:	2307      	movs	r3, #7
 80013a4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013a6:	2312      	movs	r3, #18
 80013a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013aa:	2300      	movs	r3, #0
 80013ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013ae:	2303      	movs	r3, #3
 80013b0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80013b2:	2304      	movs	r3, #4
 80013b4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80013b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013ba:	4619      	mov	r1, r3
 80013bc:	4873      	ldr	r0, [pc, #460]	@ (800158c <MX_GPIO_Init+0x2e4>)
 80013be:	f002 fcad 	bl	8003d1c <HAL_GPIO_Init>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80013c2:	2380      	movs	r3, #128	@ 0x80
 80013c4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013c6:	2302      	movs	r3, #2
 80013c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ca:	2300      	movs	r3, #0
 80013cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ce:	2300      	movs	r3, #0
 80013d0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80013d2:	230d      	movs	r3, #13
 80013d4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80013d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013da:	4619      	mov	r1, r3
 80013dc:	486b      	ldr	r0, [pc, #428]	@ (800158c <MX_GPIO_Init+0x2e4>)
 80013de:	f002 fc9d 	bl	8003d1c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80013e2:	2301      	movs	r3, #1
 80013e4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013e6:	2302      	movs	r3, #2
 80013e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ea:	2300      	movs	r3, #0
 80013ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ee:	2300      	movs	r3, #0
 80013f0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80013f2:	2301      	movs	r3, #1
 80013f4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013fa:	4619      	mov	r1, r3
 80013fc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001400:	f002 fc8c 	bl	8003d1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001404:	23e0      	movs	r3, #224	@ 0xe0
 8001406:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001408:	2302      	movs	r3, #2
 800140a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800140c:	2300      	movs	r3, #0
 800140e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001410:	2303      	movs	r3, #3
 8001412:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001414:	2305      	movs	r3, #5
 8001416:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001418:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800141c:	4619      	mov	r1, r3
 800141e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001422:	f002 fc7b 	bl	8003d1c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001426:	2301      	movs	r3, #1
 8001428:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800142a:	2302      	movs	r3, #2
 800142c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800142e:	2300      	movs	r3, #0
 8001430:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001432:	2300      	movs	r3, #0
 8001434:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001436:	2302      	movs	r3, #2
 8001438:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800143a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800143e:	4619      	mov	r1, r3
 8001440:	4853      	ldr	r0, [pc, #332]	@ (8001590 <MX_GPIO_Init+0x2e8>)
 8001442:	f002 fc6b 	bl	8003d1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 8001446:	2344      	movs	r3, #68	@ 0x44
 8001448:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800144a:	2303      	movs	r3, #3
 800144c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144e:	2300      	movs	r3, #0
 8001450:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001452:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001456:	4619      	mov	r1, r3
 8001458:	484d      	ldr	r0, [pc, #308]	@ (8001590 <MX_GPIO_Init+0x2e8>)
 800145a:	f002 fc5f 	bl	8003d1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10
                           PE11 PE12 PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 800145e:	f44f 537e 	mov.w	r3, #16256	@ 0x3f80
 8001462:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001464:	2302      	movs	r3, #2
 8001466:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001468:	2300      	movs	r3, #0
 800146a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800146c:	2300      	movs	r3, #0
 800146e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001470:	2301      	movs	r3, #1
 8001472:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001474:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001478:	4619      	mov	r1, r3
 800147a:	4843      	ldr	r0, [pc, #268]	@ (8001588 <MX_GPIO_Init+0x2e0>)
 800147c:	f002 fc4e 	bl	8003d1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001480:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001484:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001486:	2302      	movs	r3, #2
 8001488:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800148a:	2300      	movs	r3, #0
 800148c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800148e:	2300      	movs	r3, #0
 8001490:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 8001492:	2303      	movs	r3, #3
 8001494:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001496:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800149a:	4619      	mov	r1, r3
 800149c:	483a      	ldr	r0, [pc, #232]	@ (8001588 <MX_GPIO_Init+0x2e0>)
 800149e:	f002 fc3d 	bl	8003d1c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80014a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80014a6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014a8:	2302      	movs	r3, #2
 80014aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ac:	2300      	movs	r3, #0
 80014ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014b0:	2300      	movs	r3, #0
 80014b2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80014b4:	2301      	movs	r3, #1
 80014b6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014b8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014bc:	4619      	mov	r1, r3
 80014be:	4834      	ldr	r0, [pc, #208]	@ (8001590 <MX_GPIO_Init+0x2e8>)
 80014c0:	f002 fc2c 	bl	8003d1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 80014c4:	f44f 4330 	mov.w	r3, #45056	@ 0xb000
 80014c8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ca:	2302      	movs	r3, #2
 80014cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ce:	2300      	movs	r3, #0
 80014d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014d2:	2300      	movs	r3, #0
 80014d4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 80014d6:	230d      	movs	r3, #13
 80014d8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014de:	4619      	mov	r1, r3
 80014e0:	482b      	ldr	r0, [pc, #172]	@ (8001590 <MX_GPIO_Init+0x2e8>)
 80014e2:	f002 fc1b 	bl	8003d1c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 80014e6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80014ea:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ec:	2302      	movs	r3, #2
 80014ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f0:	2300      	movs	r3, #0
 80014f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014f4:	2300      	movs	r3, #0
 80014f6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 80014f8:	230e      	movs	r3, #14
 80014fa:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014fc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001500:	4619      	mov	r1, r3
 8001502:	4823      	ldr	r0, [pc, #140]	@ (8001590 <MX_GPIO_Init+0x2e8>)
 8001504:	f002 fc0a 	bl	8003d1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001508:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800150c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800150e:	2302      	movs	r3, #2
 8001510:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001512:	2300      	movs	r3, #0
 8001514:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001516:	2303      	movs	r3, #3
 8001518:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800151a:	2307      	movs	r3, #7
 800151c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800151e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001522:	4619      	mov	r1, r3
 8001524:	481b      	ldr	r0, [pc, #108]	@ (8001594 <MX_GPIO_Init+0x2ec>)
 8001526:	f002 fbf9 	bl	8003d1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800152a:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800152e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001530:	2302      	movs	r3, #2
 8001532:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001534:	2300      	movs	r3, #0
 8001536:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001538:	2300      	movs	r3, #0
 800153a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800153c:	2302      	movs	r3, #2
 800153e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001540:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001544:	4619      	mov	r1, r3
 8001546:	4813      	ldr	r0, [pc, #76]	@ (8001594 <MX_GPIO_Init+0x2ec>)
 8001548:	f002 fbe8 	bl	8003d1c <HAL_GPIO_Init>

  /*Configure GPIO pin : PG5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 800154c:	2320      	movs	r3, #32
 800154e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001550:	2302      	movs	r3, #2
 8001552:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001554:	2300      	movs	r3, #0
 8001556:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001558:	2303      	movs	r3, #3
 800155a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800155c:	2305      	movs	r3, #5
 800155e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001560:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001564:	4619      	mov	r1, r3
 8001566:	480c      	ldr	r0, [pc, #48]	@ (8001598 <MX_GPIO_Init+0x2f0>)
 8001568:	f002 fbd8 	bl	8003d1c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 800156c:	2340      	movs	r3, #64	@ 0x40
 800156e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001570:	2302      	movs	r3, #2
 8001572:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001574:	2300      	movs	r3, #0
 8001576:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001578:	2300      	movs	r3, #0
 800157a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 800157c:	230d      	movs	r3, #13
 800157e:	637b      	str	r3, [r7, #52]	@ 0x34
 8001580:	e00c      	b.n	800159c <MX_GPIO_Init+0x2f4>
 8001582:	bf00      	nop
 8001584:	40021000 	.word	0x40021000
 8001588:	48001000 	.word	0x48001000
 800158c:	48001400 	.word	0x48001400
 8001590:	48000400 	.word	0x48000400
 8001594:	48000c00 	.word	0x48000c00
 8001598:	48001800 	.word	0x48001800
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800159c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015a0:	4619      	mov	r1, r3
 80015a2:	4854      	ldr	r0, [pc, #336]	@ (80016f4 <MX_GPIO_Init+0x44c>)
 80015a4:	f002 fbba 	bl	8003d1c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80015a8:	2380      	movs	r3, #128	@ 0x80
 80015aa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015ac:	2302      	movs	r3, #2
 80015ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b0:	2300      	movs	r3, #0
 80015b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015b4:	2300      	movs	r3, #0
 80015b6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80015b8:	2302      	movs	r3, #2
 80015ba:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015bc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015c0:	4619      	mov	r1, r3
 80015c2:	484c      	ldr	r0, [pc, #304]	@ (80016f4 <MX_GPIO_Init+0x44c>)
 80015c4:	f002 fbaa 	bl	8003d1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80015c8:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 80015cc:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015ce:	2302      	movs	r3, #2
 80015d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d2:	2300      	movs	r3, #0
 80015d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015d6:	2303      	movs	r3, #3
 80015d8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80015da:	230c      	movs	r3, #12
 80015dc:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015e2:	4619      	mov	r1, r3
 80015e4:	4843      	ldr	r0, [pc, #268]	@ (80016f4 <MX_GPIO_Init+0x44c>)
 80015e6:	f002 fb99 	bl	8003d1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 80015ea:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 80015ee:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015f0:	2302      	movs	r3, #2
 80015f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f4:	2300      	movs	r3, #0
 80015f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015f8:	2303      	movs	r3, #3
 80015fa:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80015fc:	230a      	movs	r3, #10
 80015fe:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001600:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001604:	4619      	mov	r1, r3
 8001606:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800160a:	f002 fb87 	bl	8003d1c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800160e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001612:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001614:	2300      	movs	r3, #0
 8001616:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001618:	2300      	movs	r3, #0
 800161a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800161c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001620:	4619      	mov	r1, r3
 8001622:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001626:	f002 fb79 	bl	8003d1c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800162a:	2301      	movs	r3, #1
 800162c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800162e:	2302      	movs	r3, #2
 8001630:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001632:	2300      	movs	r3, #0
 8001634:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001636:	2303      	movs	r3, #3
 8001638:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800163a:	2309      	movs	r3, #9
 800163c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800163e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001642:	4619      	mov	r1, r3
 8001644:	482c      	ldr	r0, [pc, #176]	@ (80016f8 <MX_GPIO_Init+0x450>)
 8001646:	f002 fb69 	bl	8003d1c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800164a:	2304      	movs	r3, #4
 800164c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800164e:	2302      	movs	r3, #2
 8001650:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001652:	2300      	movs	r3, #0
 8001654:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001656:	2303      	movs	r3, #3
 8001658:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800165a:	230c      	movs	r3, #12
 800165c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800165e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001662:	4619      	mov	r1, r3
 8001664:	4824      	ldr	r0, [pc, #144]	@ (80016f8 <MX_GPIO_Init+0x450>)
 8001666:	f002 fb59 	bl	8003d1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD4 PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 800166a:	2378      	movs	r3, #120	@ 0x78
 800166c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800166e:	2302      	movs	r3, #2
 8001670:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001672:	2300      	movs	r3, #0
 8001674:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001676:	2303      	movs	r3, #3
 8001678:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800167a:	2307      	movs	r3, #7
 800167c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800167e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001682:	4619      	mov	r1, r3
 8001684:	481c      	ldr	r0, [pc, #112]	@ (80016f8 <MX_GPIO_Init+0x450>)
 8001686:	f002 fb49 	bl	8003d1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800168a:	2338      	movs	r3, #56	@ 0x38
 800168c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800168e:	2302      	movs	r3, #2
 8001690:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001692:	2300      	movs	r3, #0
 8001694:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001696:	2303      	movs	r3, #3
 8001698:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800169a:	2306      	movs	r3, #6
 800169c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800169e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016a2:	4619      	mov	r1, r3
 80016a4:	4815      	ldr	r0, [pc, #84]	@ (80016fc <MX_GPIO_Init+0x454>)
 80016a6:	f002 fb39 	bl	8003d1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80016aa:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80016ae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016b0:	2312      	movs	r3, #18
 80016b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b4:	2300      	movs	r3, #0
 80016b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016b8:	2303      	movs	r3, #3
 80016ba:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80016bc:	2304      	movs	r3, #4
 80016be:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016c4:	4619      	mov	r1, r3
 80016c6:	480d      	ldr	r0, [pc, #52]	@ (80016fc <MX_GPIO_Init+0x454>)
 80016c8:	f002 fb28 	bl	8003d1c <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80016cc:	2301      	movs	r3, #1
 80016ce:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016d0:	2302      	movs	r3, #2
 80016d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d4:	2300      	movs	r3, #0
 80016d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016d8:	2300      	movs	r3, #0
 80016da:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80016dc:	2302      	movs	r3, #2
 80016de:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80016e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016e4:	4619      	mov	r1, r3
 80016e6:	4806      	ldr	r0, [pc, #24]	@ (8001700 <MX_GPIO_Init+0x458>)
 80016e8:	f002 fb18 	bl	8003d1c <HAL_GPIO_Init>

}
 80016ec:	bf00      	nop
 80016ee:	3738      	adds	r7, #56	@ 0x38
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}
 80016f4:	48000800 	.word	0x48000800
 80016f8:	48000c00 	.word	0x48000c00
 80016fc:	48000400 	.word	0x48000400
 8001700:	48001000 	.word	0x48001000

08001704 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b084      	sub	sp, #16
 8001708:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
  printf("Reading DAC and ADC Value...\r\n");
 800170a:	4815      	ldr	r0, [pc, #84]	@ (8001760 <main+0x5c>)
 800170c:	f005 ffdc 	bl	80076c8 <puts>
  uint32_t desired_voltage = 0;
 8001710:	2300      	movs	r3, #0
 8001712:	60fb      	str	r3, [r7, #12]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001714:	f000 fb61 	bl	8001dda <HAL_Init>
  uint32_t dac_val;
  float dac_voltage, adc_voltage;
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001718:	f000 f824 	bl	8001764 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800171c:	f7ff fdc4 	bl	80012a8 <MX_GPIO_Init>
  MX_DMA_Init();
 8001720:	f7ff fd98 	bl	8001254 <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 8001724:	f000 fa84 	bl	8001c30 <MX_LPUART1_UART_Init>
  MX_ADC1_Init();
 8001728:	f7ff fbec 	bl	8000f04 <MX_ADC1_Init>
  MX_DAC1_Init();
 800172c:	f7ff fcf0 	bl	8001110 <MX_DAC1_Init>
  MX_TIM6_Init();
 8001730:	f000 fa28 	bl	8001b84 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
    start_sine_wave();
 8001734:	f000 f86e 	bl	8001814 <start_sine_wave>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
      // Read light intensity from photodiode via ADC
      adc_value = read_ADC();
 8001738:	f000 f8a8 	bl	800188c <read_ADC>
 800173c:	4603      	mov	r3, r0
 800173e:	60bb      	str	r3, [r7, #8]
      // Map ADC reading to frequency (adjust range as needed)
      frequency = adc_to_frequency(adc_value);
 8001740:	68bb      	ldr	r3, [r7, #8]
 8001742:	b29b      	uxth	r3, r3
 8001744:	4618      	mov	r0, r3
 8001746:	f000 f8b9 	bl	80018bc <adc_to_frequency>
 800174a:	4603      	mov	r3, r0
 800174c:	80fb      	strh	r3, [r7, #6]
      // Update the sine wave frequency to effectively change the note played
      change_note(frequency);
 800174e:	88fb      	ldrh	r3, [r7, #6]
 8001750:	4618      	mov	r0, r3
 8001752:	f000 f877 	bl	8001844 <change_note>
      
    
      HAL_Delay(50);
 8001756:	2032      	movs	r0, #50	@ 0x32
 8001758:	f000 fbb4 	bl	8001ec4 <HAL_Delay>
      adc_value = read_ADC();
 800175c:	bf00      	nop
 800175e:	e7eb      	b.n	8001738 <main+0x34>
 8001760:	080095c0 	.word	0x080095c0

08001764 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b096      	sub	sp, #88	@ 0x58
 8001768:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800176a:	f107 0314 	add.w	r3, r7, #20
 800176e:	2244      	movs	r2, #68	@ 0x44
 8001770:	2100      	movs	r1, #0
 8001772:	4618      	mov	r0, r3
 8001774:	f006 f888 	bl	8007888 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001778:	463b      	mov	r3, r7
 800177a:	2200      	movs	r2, #0
 800177c:	601a      	str	r2, [r3, #0]
 800177e:	605a      	str	r2, [r3, #4]
 8001780:	609a      	str	r2, [r3, #8]
 8001782:	60da      	str	r2, [r3, #12]
 8001784:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001786:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800178a:	f002 fc79 	bl	8004080 <HAL_PWREx_ControlVoltageScaling>
 800178e:	4603      	mov	r3, r0
 8001790:	2b00      	cmp	r3, #0
 8001792:	d001      	beq.n	8001798 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001794:	f000 f8ba 	bl	800190c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001798:	2310      	movs	r3, #16
 800179a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800179c:	2301      	movs	r3, #1
 800179e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80017a0:	2300      	movs	r3, #0
 80017a2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80017a4:	2360      	movs	r3, #96	@ 0x60
 80017a6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80017a8:	2300      	movs	r3, #0
 80017aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017ac:	f107 0314 	add.w	r3, r7, #20
 80017b0:	4618      	mov	r0, r3
 80017b2:	f002 fd19 	bl	80041e8 <HAL_RCC_OscConfig>
 80017b6:	4603      	mov	r3, r0
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d001      	beq.n	80017c0 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 80017bc:	f000 f8a6 	bl	800190c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017c0:	230f      	movs	r3, #15
 80017c2:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80017c4:	2300      	movs	r3, #0
 80017c6:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017c8:	2300      	movs	r3, #0
 80017ca:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80017cc:	2300      	movs	r3, #0
 80017ce:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017d0:	2300      	movs	r3, #0
 80017d2:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80017d4:	463b      	mov	r3, r7
 80017d6:	2100      	movs	r1, #0
 80017d8:	4618      	mov	r0, r3
 80017da:	f003 f91f 	bl	8004a1c <HAL_RCC_ClockConfig>
 80017de:	4603      	mov	r3, r0
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d001      	beq.n	80017e8 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80017e4:	f000 f892 	bl	800190c <Error_Handler>
  }
}
 80017e8:	bf00      	nop
 80017ea:	3758      	adds	r7, #88	@ 0x58
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bd80      	pop	{r7, pc}

080017f0 <__io_putchar>:

/* USER CODE BEGIN 4 */
//Neded for printf to work over UART
int __io_putchar(int ch)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b082      	sub	sp, #8
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 10);
 80017f8:	1d39      	adds	r1, r7, #4
 80017fa:	230a      	movs	r3, #10
 80017fc:	2201      	movs	r2, #1
 80017fe:	4804      	ldr	r0, [pc, #16]	@ (8001810 <__io_putchar+0x20>)
 8001800:	f004 fb48 	bl	8005e94 <HAL_UART_Transmit>
    return ch;
 8001804:	687b      	ldr	r3, [r7, #4]
}
 8001806:	4618      	mov	r0, r3
 8001808:	3708      	adds	r7, #8
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	2004031c 	.word	0x2004031c

08001814 <start_sine_wave>:

void start_sine_wave(void)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b082      	sub	sp, #8
 8001818:	af02      	add	r7, sp, #8
    // Start DAC in DMA mode
    HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)sineTable, SINE_SAMPLES, DAC_ALIGN_12B_R);
 800181a:	2300      	movs	r3, #0
 800181c:	9300      	str	r3, [sp, #0]
 800181e:	2380      	movs	r3, #128	@ 0x80
 8001820:	4a05      	ldr	r2, [pc, #20]	@ (8001838 <start_sine_wave+0x24>)
 8001822:	2100      	movs	r1, #0
 8001824:	4805      	ldr	r0, [pc, #20]	@ (800183c <start_sine_wave+0x28>)
 8001826:	f001 fd47 	bl	80032b8 <HAL_DAC_Start_DMA>

    // Start TIM6 which HAL already configured to trigger DAC
    HAL_TIM_Base_Start(&htim6);
 800182a:	4805      	ldr	r0, [pc, #20]	@ (8001840 <start_sine_wave+0x2c>)
 800182c:	f004 f924 	bl	8005a78 <HAL_TIM_Base_Start>
}
 8001830:	bf00      	nop
 8001832:	46bd      	mov	sp, r7
 8001834:	bd80      	pop	{r7, pc}
 8001836:	bf00      	nop
 8001838:	080095e0 	.word	0x080095e0
 800183c:	20040258 	.word	0x20040258
 8001840:	200402d0 	.word	0x200402d0

08001844 <change_note>:

    // Stop TIM6
    HAL_TIM_Base_Stop(&htim6);
}

void change_note(uint16_t frequency){
 8001844:	b580      	push	{r7, lr}
 8001846:	b086      	sub	sp, #24
 8001848:	af00      	add	r7, sp, #0
 800184a:	4603      	mov	r3, r0
 800184c:	80fb      	strh	r3, [r7, #6]
    uint32_t timer_freq = frequency * SINE_SAMPLES;
 800184e:	88fb      	ldrh	r3, [r7, #6]
 8001850:	01db      	lsls	r3, r3, #7
 8001852:	617b      	str	r3, [r7, #20]
    uint32_t sys_clock = HAL_RCC_GetSysClockFreq();
 8001854:	f003 fa1c 	bl	8004c90 <HAL_RCC_GetSysClockFreq>
 8001858:	6138      	str	r0, [r7, #16]
    uint32_t period = (sys_clock / timer_freq) - 1;
 800185a:	693a      	ldr	r2, [r7, #16]
 800185c:	697b      	ldr	r3, [r7, #20]
 800185e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001862:	3b01      	subs	r3, #1
 8001864:	60fb      	str	r3, [r7, #12]
    
    // Stop timer
    HAL_TIM_Base_Stop(&htim6);
 8001866:	4808      	ldr	r0, [pc, #32]	@ (8001888 <change_note+0x44>)
 8001868:	f004 f96e 	bl	8005b48 <HAL_TIM_Base_Stop>
    
    // Update period (AutoReload Register)
    __HAL_TIM_SET_AUTORELOAD(&htim6, period);
 800186c:	4b06      	ldr	r3, [pc, #24]	@ (8001888 <change_note+0x44>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	68fa      	ldr	r2, [r7, #12]
 8001872:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001874:	4a04      	ldr	r2, [pc, #16]	@ (8001888 <change_note+0x44>)
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	60d3      	str	r3, [r2, #12]
    
    // Restart timer
    HAL_TIM_Base_Start(&htim6);
 800187a:	4803      	ldr	r0, [pc, #12]	@ (8001888 <change_note+0x44>)
 800187c:	f004 f8fc 	bl	8005a78 <HAL_TIM_Base_Start>
}
 8001880:	bf00      	nop
 8001882:	3718      	adds	r7, #24
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}
 8001888:	200402d0 	.word	0x200402d0

0800188c <read_ADC>:

uint16_t read_ADC(void){
 800188c:	b580      	push	{r7, lr}
 800188e:	b082      	sub	sp, #8
 8001890:	af00      	add	r7, sp, #0
    HAL_ADC_Start(&hadc1);
 8001892:	4809      	ldr	r0, [pc, #36]	@ (80018b8 <read_ADC+0x2c>)
 8001894:	f000 fe5a 	bl	800254c <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8001898:	f04f 31ff 	mov.w	r1, #4294967295
 800189c:	4806      	ldr	r0, [pc, #24]	@ (80018b8 <read_ADC+0x2c>)
 800189e:	f000 feb8 	bl	8002612 <HAL_ADC_PollForConversion>
    uint32_t adc_value = HAL_ADC_GetValue(&hadc1);
 80018a2:	4805      	ldr	r0, [pc, #20]	@ (80018b8 <read_ADC+0x2c>)
 80018a4:	f000 ff44 	bl	8002730 <HAL_ADC_GetValue>
 80018a8:	6078      	str	r0, [r7, #4]
    return adc_value;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	b29b      	uxth	r3, r3
}
 80018ae:	4618      	mov	r0, r3
 80018b0:	3708      	adds	r7, #8
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	200401f0 	.word	0x200401f0

080018bc <adc_to_frequency>:

uint16_t adc_to_frequency(uint16_t adc_value){
 80018bc:	b480      	push	{r7}
 80018be:	b083      	sub	sp, #12
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	4603      	mov	r3, r0
 80018c4:	80fb      	strh	r3, [r7, #6]
    // Map ADC value (0-4095) to frequency range (LOW_NOTE to HIGH_NOTE)
    return (LOW_NOTE + ((adc_value / 4095.0f) * ( HIGH_NOTE - LOW_NOTE)));
 80018c6:	88fb      	ldrh	r3, [r7, #6]
 80018c8:	ee07 3a90 	vmov	s15, r3
 80018cc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018d0:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8001900 <adc_to_frequency+0x44>
 80018d4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018d8:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8001904 <adc_to_frequency+0x48>
 80018dc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018e0:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8001908 <adc_to_frequency+0x4c>
 80018e4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80018e8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80018ec:	ee17 3a90 	vmov	r3, s15
 80018f0:	b29b      	uxth	r3, r3
}
 80018f2:	4618      	mov	r0, r3
 80018f4:	370c      	adds	r7, #12
 80018f6:	46bd      	mov	sp, r7
 80018f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fc:	4770      	bx	lr
 80018fe:	bf00      	nop
 8001900:	457ff000 	.word	0x457ff000
 8001904:	44480000 	.word	0x44480000
 8001908:	43480000 	.word	0x43480000

0800190c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800190c:	b480      	push	{r7}
 800190e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001910:	b672      	cpsid	i
}
 8001912:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001914:	bf00      	nop
 8001916:	e7fd      	b.n	8001914 <Error_Handler+0x8>

08001918 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001918:	b480      	push	{r7}
 800191a:	b083      	sub	sp, #12
 800191c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800191e:	4b0f      	ldr	r3, [pc, #60]	@ (800195c <HAL_MspInit+0x44>)
 8001920:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001922:	4a0e      	ldr	r2, [pc, #56]	@ (800195c <HAL_MspInit+0x44>)
 8001924:	f043 0301 	orr.w	r3, r3, #1
 8001928:	6613      	str	r3, [r2, #96]	@ 0x60
 800192a:	4b0c      	ldr	r3, [pc, #48]	@ (800195c <HAL_MspInit+0x44>)
 800192c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800192e:	f003 0301 	and.w	r3, r3, #1
 8001932:	607b      	str	r3, [r7, #4]
 8001934:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001936:	4b09      	ldr	r3, [pc, #36]	@ (800195c <HAL_MspInit+0x44>)
 8001938:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800193a:	4a08      	ldr	r2, [pc, #32]	@ (800195c <HAL_MspInit+0x44>)
 800193c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001940:	6593      	str	r3, [r2, #88]	@ 0x58
 8001942:	4b06      	ldr	r3, [pc, #24]	@ (800195c <HAL_MspInit+0x44>)
 8001944:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001946:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800194a:	603b      	str	r3, [r7, #0]
 800194c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800194e:	bf00      	nop
 8001950:	370c      	adds	r7, #12
 8001952:	46bd      	mov	sp, r7
 8001954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001958:	4770      	bx	lr
 800195a:	bf00      	nop
 800195c:	40021000 	.word	0x40021000

08001960 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001960:	b480      	push	{r7}
 8001962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001964:	bf00      	nop
 8001966:	e7fd      	b.n	8001964 <NMI_Handler+0x4>

08001968 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001968:	b480      	push	{r7}
 800196a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800196c:	bf00      	nop
 800196e:	e7fd      	b.n	800196c <HardFault_Handler+0x4>

08001970 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001970:	b480      	push	{r7}
 8001972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001974:	bf00      	nop
 8001976:	e7fd      	b.n	8001974 <MemManage_Handler+0x4>

08001978 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001978:	b480      	push	{r7}
 800197a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800197c:	bf00      	nop
 800197e:	e7fd      	b.n	800197c <BusFault_Handler+0x4>

08001980 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001980:	b480      	push	{r7}
 8001982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001984:	bf00      	nop
 8001986:	e7fd      	b.n	8001984 <UsageFault_Handler+0x4>

08001988 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001988:	b480      	push	{r7}
 800198a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800198c:	bf00      	nop
 800198e:	46bd      	mov	sp, r7
 8001990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001994:	4770      	bx	lr

08001996 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001996:	b480      	push	{r7}
 8001998:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800199a:	bf00      	nop
 800199c:	46bd      	mov	sp, r7
 800199e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a2:	4770      	bx	lr

080019a4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019a4:	b480      	push	{r7}
 80019a6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019a8:	bf00      	nop
 80019aa:	46bd      	mov	sp, r7
 80019ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b0:	4770      	bx	lr

080019b2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019b2:	b580      	push	{r7, lr}
 80019b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019b6:	f000 fa65 	bl	8001e84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019ba:	bf00      	nop
 80019bc:	bd80      	pop	{r7, pc}
	...

080019c0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 80019c4:	4802      	ldr	r0, [pc, #8]	@ (80019d0 <DMA1_Channel1_IRQHandler+0x10>)
 80019c6:	f002 f85a 	bl	8003a7e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80019ca:	bf00      	nop
 80019cc:	bd80      	pop	{r7, pc}
 80019ce:	bf00      	nop
 80019d0:	2004026c 	.word	0x2004026c

080019d4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80019d4:	b480      	push	{r7}
 80019d6:	af00      	add	r7, sp, #0
  return 1;
 80019d8:	2301      	movs	r3, #1
}
 80019da:	4618      	mov	r0, r3
 80019dc:	46bd      	mov	sp, r7
 80019de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e2:	4770      	bx	lr

080019e4 <_kill>:

int _kill(int pid, int sig)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b082      	sub	sp, #8
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
 80019ec:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80019ee:	f005 ff9d 	bl	800792c <__errno>
 80019f2:	4603      	mov	r3, r0
 80019f4:	2216      	movs	r2, #22
 80019f6:	601a      	str	r2, [r3, #0]
  return -1;
 80019f8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019fc:	4618      	mov	r0, r3
 80019fe:	3708      	adds	r7, #8
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bd80      	pop	{r7, pc}

08001a04 <_exit>:

void _exit (int status)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b082      	sub	sp, #8
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a0c:	f04f 31ff 	mov.w	r1, #4294967295
 8001a10:	6878      	ldr	r0, [r7, #4]
 8001a12:	f7ff ffe7 	bl	80019e4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a16:	bf00      	nop
 8001a18:	e7fd      	b.n	8001a16 <_exit+0x12>

08001a1a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a1a:	b580      	push	{r7, lr}
 8001a1c:	b086      	sub	sp, #24
 8001a1e:	af00      	add	r7, sp, #0
 8001a20:	60f8      	str	r0, [r7, #12]
 8001a22:	60b9      	str	r1, [r7, #8]
 8001a24:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a26:	2300      	movs	r3, #0
 8001a28:	617b      	str	r3, [r7, #20]
 8001a2a:	e00a      	b.n	8001a42 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a2c:	f3af 8000 	nop.w
 8001a30:	4601      	mov	r1, r0
 8001a32:	68bb      	ldr	r3, [r7, #8]
 8001a34:	1c5a      	adds	r2, r3, #1
 8001a36:	60ba      	str	r2, [r7, #8]
 8001a38:	b2ca      	uxtb	r2, r1
 8001a3a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a3c:	697b      	ldr	r3, [r7, #20]
 8001a3e:	3301      	adds	r3, #1
 8001a40:	617b      	str	r3, [r7, #20]
 8001a42:	697a      	ldr	r2, [r7, #20]
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	429a      	cmp	r2, r3
 8001a48:	dbf0      	blt.n	8001a2c <_read+0x12>
  }

  return len;
 8001a4a:	687b      	ldr	r3, [r7, #4]
}
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	3718      	adds	r7, #24
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bd80      	pop	{r7, pc}

08001a54 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b086      	sub	sp, #24
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	60f8      	str	r0, [r7, #12]
 8001a5c:	60b9      	str	r1, [r7, #8]
 8001a5e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a60:	2300      	movs	r3, #0
 8001a62:	617b      	str	r3, [r7, #20]
 8001a64:	e009      	b.n	8001a7a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001a66:	68bb      	ldr	r3, [r7, #8]
 8001a68:	1c5a      	adds	r2, r3, #1
 8001a6a:	60ba      	str	r2, [r7, #8]
 8001a6c:	781b      	ldrb	r3, [r3, #0]
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f7ff febe 	bl	80017f0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a74:	697b      	ldr	r3, [r7, #20]
 8001a76:	3301      	adds	r3, #1
 8001a78:	617b      	str	r3, [r7, #20]
 8001a7a:	697a      	ldr	r2, [r7, #20]
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	429a      	cmp	r2, r3
 8001a80:	dbf1      	blt.n	8001a66 <_write+0x12>
  }
  return len;
 8001a82:	687b      	ldr	r3, [r7, #4]
}
 8001a84:	4618      	mov	r0, r3
 8001a86:	3718      	adds	r7, #24
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bd80      	pop	{r7, pc}

08001a8c <_close>:

int _close(int file)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	b083      	sub	sp, #12
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001a94:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a98:	4618      	mov	r0, r3
 8001a9a:	370c      	adds	r7, #12
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa2:	4770      	bx	lr

08001aa4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	b083      	sub	sp, #12
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
 8001aac:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001ab4:	605a      	str	r2, [r3, #4]
  return 0;
 8001ab6:	2300      	movs	r3, #0
}
 8001ab8:	4618      	mov	r0, r3
 8001aba:	370c      	adds	r7, #12
 8001abc:	46bd      	mov	sp, r7
 8001abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac2:	4770      	bx	lr

08001ac4 <_isatty>:

int _isatty(int file)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	b083      	sub	sp, #12
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001acc:	2301      	movs	r3, #1
}
 8001ace:	4618      	mov	r0, r3
 8001ad0:	370c      	adds	r7, #12
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad8:	4770      	bx	lr

08001ada <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ada:	b480      	push	{r7}
 8001adc:	b085      	sub	sp, #20
 8001ade:	af00      	add	r7, sp, #0
 8001ae0:	60f8      	str	r0, [r7, #12]
 8001ae2:	60b9      	str	r1, [r7, #8]
 8001ae4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001ae6:	2300      	movs	r3, #0
}
 8001ae8:	4618      	mov	r0, r3
 8001aea:	3714      	adds	r7, #20
 8001aec:	46bd      	mov	sp, r7
 8001aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af2:	4770      	bx	lr

08001af4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b086      	sub	sp, #24
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001afc:	4a14      	ldr	r2, [pc, #80]	@ (8001b50 <_sbrk+0x5c>)
 8001afe:	4b15      	ldr	r3, [pc, #84]	@ (8001b54 <_sbrk+0x60>)
 8001b00:	1ad3      	subs	r3, r2, r3
 8001b02:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b04:	697b      	ldr	r3, [r7, #20]
 8001b06:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b08:	4b13      	ldr	r3, [pc, #76]	@ (8001b58 <_sbrk+0x64>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d102      	bne.n	8001b16 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b10:	4b11      	ldr	r3, [pc, #68]	@ (8001b58 <_sbrk+0x64>)
 8001b12:	4a12      	ldr	r2, [pc, #72]	@ (8001b5c <_sbrk+0x68>)
 8001b14:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b16:	4b10      	ldr	r3, [pc, #64]	@ (8001b58 <_sbrk+0x64>)
 8001b18:	681a      	ldr	r2, [r3, #0]
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	4413      	add	r3, r2
 8001b1e:	693a      	ldr	r2, [r7, #16]
 8001b20:	429a      	cmp	r2, r3
 8001b22:	d207      	bcs.n	8001b34 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b24:	f005 ff02 	bl	800792c <__errno>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	220c      	movs	r2, #12
 8001b2c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b2e:	f04f 33ff 	mov.w	r3, #4294967295
 8001b32:	e009      	b.n	8001b48 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b34:	4b08      	ldr	r3, [pc, #32]	@ (8001b58 <_sbrk+0x64>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b3a:	4b07      	ldr	r3, [pc, #28]	@ (8001b58 <_sbrk+0x64>)
 8001b3c:	681a      	ldr	r2, [r3, #0]
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	4413      	add	r3, r2
 8001b42:	4a05      	ldr	r2, [pc, #20]	@ (8001b58 <_sbrk+0x64>)
 8001b44:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b46:	68fb      	ldr	r3, [r7, #12]
}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	3718      	adds	r7, #24
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	200a0000 	.word	0x200a0000
 8001b54:	00000400 	.word	0x00000400
 8001b58:	200402cc 	.word	0x200402cc
 8001b5c:	20040500 	.word	0x20040500

08001b60 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001b60:	b480      	push	{r7}
 8001b62:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001b64:	4b06      	ldr	r3, [pc, #24]	@ (8001b80 <SystemInit+0x20>)
 8001b66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b6a:	4a05      	ldr	r2, [pc, #20]	@ (8001b80 <SystemInit+0x20>)
 8001b6c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b70:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001b74:	bf00      	nop
 8001b76:	46bd      	mov	sp, r7
 8001b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7c:	4770      	bx	lr
 8001b7e:	bf00      	nop
 8001b80:	e000ed00 	.word	0xe000ed00

08001b84 <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b084      	sub	sp, #16
 8001b88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b8a:	1d3b      	adds	r3, r7, #4
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	601a      	str	r2, [r3, #0]
 8001b90:	605a      	str	r2, [r3, #4]
 8001b92:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001b94:	4b14      	ldr	r3, [pc, #80]	@ (8001be8 <MX_TIM6_Init+0x64>)
 8001b96:	4a15      	ldr	r2, [pc, #84]	@ (8001bec <MX_TIM6_Init+0x68>)
 8001b98:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8001b9a:	4b13      	ldr	r3, [pc, #76]	@ (8001be8 <MX_TIM6_Init+0x64>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ba0:	4b11      	ldr	r3, [pc, #68]	@ (8001be8 <MX_TIM6_Init+0x64>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 118;
 8001ba6:	4b10      	ldr	r3, [pc, #64]	@ (8001be8 <MX_TIM6_Init+0x64>)
 8001ba8:	2276      	movs	r2, #118	@ 0x76
 8001baa:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001bac:	4b0e      	ldr	r3, [pc, #56]	@ (8001be8 <MX_TIM6_Init+0x64>)
 8001bae:	2280      	movs	r2, #128	@ 0x80
 8001bb0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001bb2:	480d      	ldr	r0, [pc, #52]	@ (8001be8 <MX_TIM6_Init+0x64>)
 8001bb4:	f003 ff08 	bl	80059c8 <HAL_TIM_Base_Init>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d001      	beq.n	8001bc2 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8001bbe:	f7ff fea5 	bl	800190c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001bc2:	2320      	movs	r3, #32
 8001bc4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001bca:	1d3b      	adds	r3, r7, #4
 8001bcc:	4619      	mov	r1, r3
 8001bce:	4806      	ldr	r0, [pc, #24]	@ (8001be8 <MX_TIM6_Init+0x64>)
 8001bd0:	f004 f888 	bl	8005ce4 <HAL_TIMEx_MasterConfigSynchronization>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d001      	beq.n	8001bde <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8001bda:	f7ff fe97 	bl	800190c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001bde:	bf00      	nop
 8001be0:	3710      	adds	r7, #16
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	200402d0 	.word	0x200402d0
 8001bec:	40001000 	.word	0x40001000

08001bf0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	b085      	sub	sp, #20
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4a0a      	ldr	r2, [pc, #40]	@ (8001c28 <HAL_TIM_Base_MspInit+0x38>)
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d10b      	bne.n	8001c1a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001c02:	4b0a      	ldr	r3, [pc, #40]	@ (8001c2c <HAL_TIM_Base_MspInit+0x3c>)
 8001c04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c06:	4a09      	ldr	r2, [pc, #36]	@ (8001c2c <HAL_TIM_Base_MspInit+0x3c>)
 8001c08:	f043 0310 	orr.w	r3, r3, #16
 8001c0c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c0e:	4b07      	ldr	r3, [pc, #28]	@ (8001c2c <HAL_TIM_Base_MspInit+0x3c>)
 8001c10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c12:	f003 0310 	and.w	r3, r3, #16
 8001c16:	60fb      	str	r3, [r7, #12]
 8001c18:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8001c1a:	bf00      	nop
 8001c1c:	3714      	adds	r7, #20
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c24:	4770      	bx	lr
 8001c26:	bf00      	nop
 8001c28:	40001000 	.word	0x40001000
 8001c2c:	40021000 	.word	0x40021000

08001c30 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef hlpuart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001c34:	4b22      	ldr	r3, [pc, #136]	@ (8001cc0 <MX_LPUART1_UART_Init+0x90>)
 8001c36:	4a23      	ldr	r2, [pc, #140]	@ (8001cc4 <MX_LPUART1_UART_Init+0x94>)
 8001c38:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001c3a:	4b21      	ldr	r3, [pc, #132]	@ (8001cc0 <MX_LPUART1_UART_Init+0x90>)
 8001c3c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001c40:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001c42:	4b1f      	ldr	r3, [pc, #124]	@ (8001cc0 <MX_LPUART1_UART_Init+0x90>)
 8001c44:	2200      	movs	r2, #0
 8001c46:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001c48:	4b1d      	ldr	r3, [pc, #116]	@ (8001cc0 <MX_LPUART1_UART_Init+0x90>)
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001c4e:	4b1c      	ldr	r3, [pc, #112]	@ (8001cc0 <MX_LPUART1_UART_Init+0x90>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001c54:	4b1a      	ldr	r3, [pc, #104]	@ (8001cc0 <MX_LPUART1_UART_Init+0x90>)
 8001c56:	220c      	movs	r2, #12
 8001c58:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c5a:	4b19      	ldr	r3, [pc, #100]	@ (8001cc0 <MX_LPUART1_UART_Init+0x90>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001c60:	4b17      	ldr	r3, [pc, #92]	@ (8001cc0 <MX_LPUART1_UART_Init+0x90>)
 8001c62:	2200      	movs	r2, #0
 8001c64:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001c66:	4b16      	ldr	r3, [pc, #88]	@ (8001cc0 <MX_LPUART1_UART_Init+0x90>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001c6c:	4b14      	ldr	r3, [pc, #80]	@ (8001cc0 <MX_LPUART1_UART_Init+0x90>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8001c72:	4b13      	ldr	r3, [pc, #76]	@ (8001cc0 <MX_LPUART1_UART_Init+0x90>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001c78:	4811      	ldr	r0, [pc, #68]	@ (8001cc0 <MX_LPUART1_UART_Init+0x90>)
 8001c7a:	f004 f8bb 	bl	8005df4 <HAL_UART_Init>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d001      	beq.n	8001c88 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8001c84:	f7ff fe42 	bl	800190c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001c88:	2100      	movs	r1, #0
 8001c8a:	480d      	ldr	r0, [pc, #52]	@ (8001cc0 <MX_LPUART1_UART_Init+0x90>)
 8001c8c:	f004 fee4 	bl	8006a58 <HAL_UARTEx_SetTxFifoThreshold>
 8001c90:	4603      	mov	r3, r0
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d001      	beq.n	8001c9a <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001c96:	f7ff fe39 	bl	800190c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001c9a:	2100      	movs	r1, #0
 8001c9c:	4808      	ldr	r0, [pc, #32]	@ (8001cc0 <MX_LPUART1_UART_Init+0x90>)
 8001c9e:	f004 ff19 	bl	8006ad4 <HAL_UARTEx_SetRxFifoThreshold>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d001      	beq.n	8001cac <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001ca8:	f7ff fe30 	bl	800190c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001cac:	4804      	ldr	r0, [pc, #16]	@ (8001cc0 <MX_LPUART1_UART_Init+0x90>)
 8001cae:	f004 fe9a 	bl	80069e6 <HAL_UARTEx_DisableFifoMode>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d001      	beq.n	8001cbc <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001cb8:	f7ff fe28 	bl	800190c <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001cbc:	bf00      	nop
 8001cbe:	bd80      	pop	{r7, pc}
 8001cc0:	2004031c 	.word	0x2004031c
 8001cc4:	40008000 	.word	0x40008000

08001cc8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b0ae      	sub	sp, #184	@ 0xb8
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cd0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	601a      	str	r2, [r3, #0]
 8001cd8:	605a      	str	r2, [r3, #4]
 8001cda:	609a      	str	r2, [r3, #8]
 8001cdc:	60da      	str	r2, [r3, #12]
 8001cde:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ce0:	f107 0310 	add.w	r3, r7, #16
 8001ce4:	2294      	movs	r2, #148	@ 0x94
 8001ce6:	2100      	movs	r1, #0
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f005 fdcd 	bl	8007888 <memset>
  if(uartHandle->Instance==LPUART1)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4a22      	ldr	r2, [pc, #136]	@ (8001d7c <HAL_UART_MspInit+0xb4>)
 8001cf4:	4293      	cmp	r3, r2
 8001cf6:	d13d      	bne.n	8001d74 <HAL_UART_MspInit+0xac>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001cf8:	2320      	movs	r3, #32
 8001cfa:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d00:	f107 0310 	add.w	r3, r7, #16
 8001d04:	4618      	mov	r0, r3
 8001d06:	f003 f947 	bl	8004f98 <HAL_RCCEx_PeriphCLKConfig>
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d001      	beq.n	8001d14 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001d10:	f7ff fdfc 	bl	800190c <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001d14:	4b1a      	ldr	r3, [pc, #104]	@ (8001d80 <HAL_UART_MspInit+0xb8>)
 8001d16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d18:	4a19      	ldr	r2, [pc, #100]	@ (8001d80 <HAL_UART_MspInit+0xb8>)
 8001d1a:	f043 0301 	orr.w	r3, r3, #1
 8001d1e:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001d20:	4b17      	ldr	r3, [pc, #92]	@ (8001d80 <HAL_UART_MspInit+0xb8>)
 8001d22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d24:	f003 0301 	and.w	r3, r3, #1
 8001d28:	60fb      	str	r3, [r7, #12]
 8001d2a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001d2c:	4b14      	ldr	r3, [pc, #80]	@ (8001d80 <HAL_UART_MspInit+0xb8>)
 8001d2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d30:	4a13      	ldr	r2, [pc, #76]	@ (8001d80 <HAL_UART_MspInit+0xb8>)
 8001d32:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001d36:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d38:	4b11      	ldr	r3, [pc, #68]	@ (8001d80 <HAL_UART_MspInit+0xb8>)
 8001d3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d40:	60bb      	str	r3, [r7, #8]
 8001d42:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8001d44:	f002 fa40 	bl	80041c8 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8001d48:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001d4c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d50:	2302      	movs	r3, #2
 8001d52:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d56:	2300      	movs	r3, #0
 8001d58:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d5c:	2303      	movs	r3, #3
 8001d5e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8001d62:	2308      	movs	r3, #8
 8001d64:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001d68:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001d6c:	4619      	mov	r1, r3
 8001d6e:	4805      	ldr	r0, [pc, #20]	@ (8001d84 <HAL_UART_MspInit+0xbc>)
 8001d70:	f001 ffd4 	bl	8003d1c <HAL_GPIO_Init>

  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 8001d74:	bf00      	nop
 8001d76:	37b8      	adds	r7, #184	@ 0xb8
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}
 8001d7c:	40008000 	.word	0x40008000
 8001d80:	40021000 	.word	0x40021000
 8001d84:	48001800 	.word	0x48001800

08001d88 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001d88:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001dc0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001d8c:	f7ff fee8 	bl	8001b60 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d90:	480c      	ldr	r0, [pc, #48]	@ (8001dc4 <LoopForever+0x6>)
  ldr r1, =_edata
 8001d92:	490d      	ldr	r1, [pc, #52]	@ (8001dc8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001d94:	4a0d      	ldr	r2, [pc, #52]	@ (8001dcc <LoopForever+0xe>)
  movs r3, #0
 8001d96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d98:	e002      	b.n	8001da0 <LoopCopyDataInit>

08001d9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d9e:	3304      	adds	r3, #4

08001da0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001da0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001da2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001da4:	d3f9      	bcc.n	8001d9a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001da6:	4a0a      	ldr	r2, [pc, #40]	@ (8001dd0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001da8:	4c0a      	ldr	r4, [pc, #40]	@ (8001dd4 <LoopForever+0x16>)
  movs r3, #0
 8001daa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001dac:	e001      	b.n	8001db2 <LoopFillZerobss>

08001dae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001dae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001db0:	3204      	adds	r2, #4

08001db2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001db2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001db4:	d3fb      	bcc.n	8001dae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001db6:	f005 fdbf 	bl	8007938 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001dba:	f7ff fca3 	bl	8001704 <main>

08001dbe <LoopForever>:

LoopForever:
    b LoopForever
 8001dbe:	e7fe      	b.n	8001dbe <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001dc0:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8001dc4:	20040000 	.word	0x20040000
  ldr r1, =_edata
 8001dc8:	200401d4 	.word	0x200401d4
  ldr r2, =_sidata
 8001dcc:	08009ad4 	.word	0x08009ad4
  ldr r2, =_sbss
 8001dd0:	200401d4 	.word	0x200401d4
  ldr r4, =_ebss
 8001dd4:	20040500 	.word	0x20040500

08001dd8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001dd8:	e7fe      	b.n	8001dd8 <ADC1_IRQHandler>

08001dda <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001dda:	b580      	push	{r7, lr}
 8001ddc:	b082      	sub	sp, #8
 8001dde:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001de0:	2300      	movs	r3, #0
 8001de2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001de4:	2003      	movs	r0, #3
 8001de6:	f001 fa03 	bl	80031f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001dea:	2000      	movs	r0, #0
 8001dec:	f000 f80e 	bl	8001e0c <HAL_InitTick>
 8001df0:	4603      	mov	r3, r0
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d002      	beq.n	8001dfc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001df6:	2301      	movs	r3, #1
 8001df8:	71fb      	strb	r3, [r7, #7]
 8001dfa:	e001      	b.n	8001e00 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001dfc:	f7ff fd8c 	bl	8001918 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001e00:	79fb      	ldrb	r3, [r7, #7]
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	3708      	adds	r7, #8
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bd80      	pop	{r7, pc}
	...

08001e0c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b084      	sub	sp, #16
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001e14:	2300      	movs	r3, #0
 8001e16:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001e18:	4b17      	ldr	r3, [pc, #92]	@ (8001e78 <HAL_InitTick+0x6c>)
 8001e1a:	781b      	ldrb	r3, [r3, #0]
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d023      	beq.n	8001e68 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001e20:	4b16      	ldr	r3, [pc, #88]	@ (8001e7c <HAL_InitTick+0x70>)
 8001e22:	681a      	ldr	r2, [r3, #0]
 8001e24:	4b14      	ldr	r3, [pc, #80]	@ (8001e78 <HAL_InitTick+0x6c>)
 8001e26:	781b      	ldrb	r3, [r3, #0]
 8001e28:	4619      	mov	r1, r3
 8001e2a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e32:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e36:	4618      	mov	r0, r3
 8001e38:	f001 fa0f 	bl	800325a <HAL_SYSTICK_Config>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d10f      	bne.n	8001e62 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	2b0f      	cmp	r3, #15
 8001e46:	d809      	bhi.n	8001e5c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e48:	2200      	movs	r2, #0
 8001e4a:	6879      	ldr	r1, [r7, #4]
 8001e4c:	f04f 30ff 	mov.w	r0, #4294967295
 8001e50:	f001 f9d9 	bl	8003206 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001e54:	4a0a      	ldr	r2, [pc, #40]	@ (8001e80 <HAL_InitTick+0x74>)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6013      	str	r3, [r2, #0]
 8001e5a:	e007      	b.n	8001e6c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	73fb      	strb	r3, [r7, #15]
 8001e60:	e004      	b.n	8001e6c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001e62:	2301      	movs	r3, #1
 8001e64:	73fb      	strb	r3, [r7, #15]
 8001e66:	e001      	b.n	8001e6c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001e68:	2301      	movs	r3, #1
 8001e6a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001e6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e6e:	4618      	mov	r0, r3
 8001e70:	3710      	adds	r7, #16
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	bf00      	nop
 8001e78:	20040008 	.word	0x20040008
 8001e7c:	20040000 	.word	0x20040000
 8001e80:	20040004 	.word	0x20040004

08001e84 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e84:	b480      	push	{r7}
 8001e86:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001e88:	4b06      	ldr	r3, [pc, #24]	@ (8001ea4 <HAL_IncTick+0x20>)
 8001e8a:	781b      	ldrb	r3, [r3, #0]
 8001e8c:	461a      	mov	r2, r3
 8001e8e:	4b06      	ldr	r3, [pc, #24]	@ (8001ea8 <HAL_IncTick+0x24>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	4413      	add	r3, r2
 8001e94:	4a04      	ldr	r2, [pc, #16]	@ (8001ea8 <HAL_IncTick+0x24>)
 8001e96:	6013      	str	r3, [r2, #0]
}
 8001e98:	bf00      	nop
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea0:	4770      	bx	lr
 8001ea2:	bf00      	nop
 8001ea4:	20040008 	.word	0x20040008
 8001ea8:	200403b0 	.word	0x200403b0

08001eac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001eac:	b480      	push	{r7}
 8001eae:	af00      	add	r7, sp, #0
  return uwTick;
 8001eb0:	4b03      	ldr	r3, [pc, #12]	@ (8001ec0 <HAL_GetTick+0x14>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
}
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebc:	4770      	bx	lr
 8001ebe:	bf00      	nop
 8001ec0:	200403b0 	.word	0x200403b0

08001ec4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b084      	sub	sp, #16
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ecc:	f7ff ffee 	bl	8001eac <HAL_GetTick>
 8001ed0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001edc:	d005      	beq.n	8001eea <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001ede:	4b0a      	ldr	r3, [pc, #40]	@ (8001f08 <HAL_Delay+0x44>)
 8001ee0:	781b      	ldrb	r3, [r3, #0]
 8001ee2:	461a      	mov	r2, r3
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	4413      	add	r3, r2
 8001ee8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001eea:	bf00      	nop
 8001eec:	f7ff ffde 	bl	8001eac <HAL_GetTick>
 8001ef0:	4602      	mov	r2, r0
 8001ef2:	68bb      	ldr	r3, [r7, #8]
 8001ef4:	1ad3      	subs	r3, r2, r3
 8001ef6:	68fa      	ldr	r2, [r7, #12]
 8001ef8:	429a      	cmp	r2, r3
 8001efa:	d8f7      	bhi.n	8001eec <HAL_Delay+0x28>
  {
  }
}
 8001efc:	bf00      	nop
 8001efe:	bf00      	nop
 8001f00:	3710      	adds	r7, #16
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}
 8001f06:	bf00      	nop
 8001f08:	20040008 	.word	0x20040008

08001f0c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b083      	sub	sp, #12
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
 8001f14:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	689b      	ldr	r3, [r3, #8]
 8001f1a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	431a      	orrs	r2, r3
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	609a      	str	r2, [r3, #8]
}
 8001f26:	bf00      	nop
 8001f28:	370c      	adds	r7, #12
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr

08001f32 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001f32:	b480      	push	{r7}
 8001f34:	b083      	sub	sp, #12
 8001f36:	af00      	add	r7, sp, #0
 8001f38:	6078      	str	r0, [r7, #4]
 8001f3a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	689b      	ldr	r3, [r3, #8]
 8001f40:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	431a      	orrs	r2, r3
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	609a      	str	r2, [r3, #8]
}
 8001f4c:	bf00      	nop
 8001f4e:	370c      	adds	r7, #12
 8001f50:	46bd      	mov	sp, r7
 8001f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f56:	4770      	bx	lr

08001f58 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	b083      	sub	sp, #12
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	689b      	ldr	r3, [r3, #8]
 8001f64:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001f68:	4618      	mov	r0, r3
 8001f6a:	370c      	adds	r7, #12
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f72:	4770      	bx	lr

08001f74 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001f74:	b480      	push	{r7}
 8001f76:	b087      	sub	sp, #28
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	60f8      	str	r0, [r7, #12]
 8001f7c:	60b9      	str	r1, [r7, #8]
 8001f7e:	607a      	str	r2, [r7, #4]
 8001f80:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	3360      	adds	r3, #96	@ 0x60
 8001f86:	461a      	mov	r2, r3
 8001f88:	68bb      	ldr	r3, [r7, #8]
 8001f8a:	009b      	lsls	r3, r3, #2
 8001f8c:	4413      	add	r3, r2
 8001f8e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001f90:	697b      	ldr	r3, [r7, #20]
 8001f92:	681a      	ldr	r2, [r3, #0]
 8001f94:	4b08      	ldr	r3, [pc, #32]	@ (8001fb8 <LL_ADC_SetOffset+0x44>)
 8001f96:	4013      	ands	r3, r2
 8001f98:	687a      	ldr	r2, [r7, #4]
 8001f9a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001f9e:	683a      	ldr	r2, [r7, #0]
 8001fa0:	430a      	orrs	r2, r1
 8001fa2:	4313      	orrs	r3, r2
 8001fa4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001fa8:	697b      	ldr	r3, [r7, #20]
 8001faa:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001fac:	bf00      	nop
 8001fae:	371c      	adds	r7, #28
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb6:	4770      	bx	lr
 8001fb8:	03fff000 	.word	0x03fff000

08001fbc <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	b085      	sub	sp, #20
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
 8001fc4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	3360      	adds	r3, #96	@ 0x60
 8001fca:	461a      	mov	r2, r3
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	009b      	lsls	r3, r3, #2
 8001fd0:	4413      	add	r3, r2
 8001fd2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001fdc:	4618      	mov	r0, r3
 8001fde:	3714      	adds	r7, #20
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe6:	4770      	bx	lr

08001fe8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	b087      	sub	sp, #28
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	60f8      	str	r0, [r7, #12]
 8001ff0:	60b9      	str	r1, [r7, #8]
 8001ff2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	3360      	adds	r3, #96	@ 0x60
 8001ff8:	461a      	mov	r2, r3
 8001ffa:	68bb      	ldr	r3, [r7, #8]
 8001ffc:	009b      	lsls	r3, r3, #2
 8001ffe:	4413      	add	r3, r2
 8002000:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002002:	697b      	ldr	r3, [r7, #20]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	431a      	orrs	r2, r3
 800200e:	697b      	ldr	r3, [r7, #20]
 8002010:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002012:	bf00      	nop
 8002014:	371c      	adds	r7, #28
 8002016:	46bd      	mov	sp, r7
 8002018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201c:	4770      	bx	lr

0800201e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800201e:	b480      	push	{r7}
 8002020:	b083      	sub	sp, #12
 8002022:	af00      	add	r7, sp, #0
 8002024:	6078      	str	r0, [r7, #4]
 8002026:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	695b      	ldr	r3, [r3, #20]
 800202c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	431a      	orrs	r2, r3
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	615a      	str	r2, [r3, #20]
}
 8002038:	bf00      	nop
 800203a:	370c      	adds	r7, #12
 800203c:	46bd      	mov	sp, r7
 800203e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002042:	4770      	bx	lr

08002044 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002044:	b480      	push	{r7}
 8002046:	b083      	sub	sp, #12
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	68db      	ldr	r3, [r3, #12]
 8002050:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002054:	2b00      	cmp	r3, #0
 8002056:	d101      	bne.n	800205c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002058:	2301      	movs	r3, #1
 800205a:	e000      	b.n	800205e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800205c:	2300      	movs	r3, #0
}
 800205e:	4618      	mov	r0, r3
 8002060:	370c      	adds	r7, #12
 8002062:	46bd      	mov	sp, r7
 8002064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002068:	4770      	bx	lr

0800206a <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800206a:	b480      	push	{r7}
 800206c:	b087      	sub	sp, #28
 800206e:	af00      	add	r7, sp, #0
 8002070:	60f8      	str	r0, [r7, #12]
 8002072:	60b9      	str	r1, [r7, #8]
 8002074:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	3330      	adds	r3, #48	@ 0x30
 800207a:	461a      	mov	r2, r3
 800207c:	68bb      	ldr	r3, [r7, #8]
 800207e:	0a1b      	lsrs	r3, r3, #8
 8002080:	009b      	lsls	r3, r3, #2
 8002082:	f003 030c 	and.w	r3, r3, #12
 8002086:	4413      	add	r3, r2
 8002088:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800208a:	697b      	ldr	r3, [r7, #20]
 800208c:	681a      	ldr	r2, [r3, #0]
 800208e:	68bb      	ldr	r3, [r7, #8]
 8002090:	f003 031f 	and.w	r3, r3, #31
 8002094:	211f      	movs	r1, #31
 8002096:	fa01 f303 	lsl.w	r3, r1, r3
 800209a:	43db      	mvns	r3, r3
 800209c:	401a      	ands	r2, r3
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	0e9b      	lsrs	r3, r3, #26
 80020a2:	f003 011f 	and.w	r1, r3, #31
 80020a6:	68bb      	ldr	r3, [r7, #8]
 80020a8:	f003 031f 	and.w	r3, r3, #31
 80020ac:	fa01 f303 	lsl.w	r3, r1, r3
 80020b0:	431a      	orrs	r2, r3
 80020b2:	697b      	ldr	r3, [r7, #20]
 80020b4:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80020b6:	bf00      	nop
 80020b8:	371c      	adds	r7, #28
 80020ba:	46bd      	mov	sp, r7
 80020bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c0:	4770      	bx	lr

080020c2 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80020c2:	b480      	push	{r7}
 80020c4:	b087      	sub	sp, #28
 80020c6:	af00      	add	r7, sp, #0
 80020c8:	60f8      	str	r0, [r7, #12]
 80020ca:	60b9      	str	r1, [r7, #8]
 80020cc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	3314      	adds	r3, #20
 80020d2:	461a      	mov	r2, r3
 80020d4:	68bb      	ldr	r3, [r7, #8]
 80020d6:	0e5b      	lsrs	r3, r3, #25
 80020d8:	009b      	lsls	r3, r3, #2
 80020da:	f003 0304 	and.w	r3, r3, #4
 80020de:	4413      	add	r3, r2
 80020e0:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80020e2:	697b      	ldr	r3, [r7, #20]
 80020e4:	681a      	ldr	r2, [r3, #0]
 80020e6:	68bb      	ldr	r3, [r7, #8]
 80020e8:	0d1b      	lsrs	r3, r3, #20
 80020ea:	f003 031f 	and.w	r3, r3, #31
 80020ee:	2107      	movs	r1, #7
 80020f0:	fa01 f303 	lsl.w	r3, r1, r3
 80020f4:	43db      	mvns	r3, r3
 80020f6:	401a      	ands	r2, r3
 80020f8:	68bb      	ldr	r3, [r7, #8]
 80020fa:	0d1b      	lsrs	r3, r3, #20
 80020fc:	f003 031f 	and.w	r3, r3, #31
 8002100:	6879      	ldr	r1, [r7, #4]
 8002102:	fa01 f303 	lsl.w	r3, r1, r3
 8002106:	431a      	orrs	r2, r3
 8002108:	697b      	ldr	r3, [r7, #20]
 800210a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800210c:	bf00      	nop
 800210e:	371c      	adds	r7, #28
 8002110:	46bd      	mov	sp, r7
 8002112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002116:	4770      	bx	lr

08002118 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002118:	b480      	push	{r7}
 800211a:	b085      	sub	sp, #20
 800211c:	af00      	add	r7, sp, #0
 800211e:	60f8      	str	r0, [r7, #12]
 8002120:	60b9      	str	r1, [r7, #8]
 8002122:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800212a:	68bb      	ldr	r3, [r7, #8]
 800212c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002130:	43db      	mvns	r3, r3
 8002132:	401a      	ands	r2, r3
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	f003 0318 	and.w	r3, r3, #24
 800213a:	4908      	ldr	r1, [pc, #32]	@ (800215c <LL_ADC_SetChannelSingleDiff+0x44>)
 800213c:	40d9      	lsrs	r1, r3
 800213e:	68bb      	ldr	r3, [r7, #8]
 8002140:	400b      	ands	r3, r1
 8002142:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002146:	431a      	orrs	r2, r3
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800214e:	bf00      	nop
 8002150:	3714      	adds	r7, #20
 8002152:	46bd      	mov	sp, r7
 8002154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002158:	4770      	bx	lr
 800215a:	bf00      	nop
 800215c:	0007ffff 	.word	0x0007ffff

08002160 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002160:	b480      	push	{r7}
 8002162:	b083      	sub	sp, #12
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	689b      	ldr	r3, [r3, #8]
 800216c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002170:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002174:	687a      	ldr	r2, [r7, #4]
 8002176:	6093      	str	r3, [r2, #8]
}
 8002178:	bf00      	nop
 800217a:	370c      	adds	r7, #12
 800217c:	46bd      	mov	sp, r7
 800217e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002182:	4770      	bx	lr

08002184 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002184:	b480      	push	{r7}
 8002186:	b083      	sub	sp, #12
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	689b      	ldr	r3, [r3, #8]
 8002190:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002194:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002198:	d101      	bne.n	800219e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800219a:	2301      	movs	r3, #1
 800219c:	e000      	b.n	80021a0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800219e:	2300      	movs	r3, #0
}
 80021a0:	4618      	mov	r0, r3
 80021a2:	370c      	adds	r7, #12
 80021a4:	46bd      	mov	sp, r7
 80021a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021aa:	4770      	bx	lr

080021ac <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80021ac:	b480      	push	{r7}
 80021ae:	b083      	sub	sp, #12
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	689b      	ldr	r3, [r3, #8]
 80021b8:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80021bc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80021c0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80021c8:	bf00      	nop
 80021ca:	370c      	adds	r7, #12
 80021cc:	46bd      	mov	sp, r7
 80021ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d2:	4770      	bx	lr

080021d4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80021d4:	b480      	push	{r7}
 80021d6:	b083      	sub	sp, #12
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	689b      	ldr	r3, [r3, #8]
 80021e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021e4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80021e8:	d101      	bne.n	80021ee <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80021ea:	2301      	movs	r3, #1
 80021ec:	e000      	b.n	80021f0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80021ee:	2300      	movs	r3, #0
}
 80021f0:	4618      	mov	r0, r3
 80021f2:	370c      	adds	r7, #12
 80021f4:	46bd      	mov	sp, r7
 80021f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fa:	4770      	bx	lr

080021fc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80021fc:	b480      	push	{r7}
 80021fe:	b083      	sub	sp, #12
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	689b      	ldr	r3, [r3, #8]
 8002208:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800220c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002210:	f043 0201 	orr.w	r2, r3, #1
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002218:	bf00      	nop
 800221a:	370c      	adds	r7, #12
 800221c:	46bd      	mov	sp, r7
 800221e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002222:	4770      	bx	lr

08002224 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002224:	b480      	push	{r7}
 8002226:	b083      	sub	sp, #12
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	689b      	ldr	r3, [r3, #8]
 8002230:	f003 0301 	and.w	r3, r3, #1
 8002234:	2b01      	cmp	r3, #1
 8002236:	d101      	bne.n	800223c <LL_ADC_IsEnabled+0x18>
 8002238:	2301      	movs	r3, #1
 800223a:	e000      	b.n	800223e <LL_ADC_IsEnabled+0x1a>
 800223c:	2300      	movs	r3, #0
}
 800223e:	4618      	mov	r0, r3
 8002240:	370c      	adds	r7, #12
 8002242:	46bd      	mov	sp, r7
 8002244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002248:	4770      	bx	lr

0800224a <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800224a:	b480      	push	{r7}
 800224c:	b083      	sub	sp, #12
 800224e:	af00      	add	r7, sp, #0
 8002250:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	689b      	ldr	r3, [r3, #8]
 8002256:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800225a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800225e:	f043 0204 	orr.w	r2, r3, #4
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002266:	bf00      	nop
 8002268:	370c      	adds	r7, #12
 800226a:	46bd      	mov	sp, r7
 800226c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002270:	4770      	bx	lr

08002272 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002272:	b480      	push	{r7}
 8002274:	b083      	sub	sp, #12
 8002276:	af00      	add	r7, sp, #0
 8002278:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	689b      	ldr	r3, [r3, #8]
 800227e:	f003 0304 	and.w	r3, r3, #4
 8002282:	2b04      	cmp	r3, #4
 8002284:	d101      	bne.n	800228a <LL_ADC_REG_IsConversionOngoing+0x18>
 8002286:	2301      	movs	r3, #1
 8002288:	e000      	b.n	800228c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800228a:	2300      	movs	r3, #0
}
 800228c:	4618      	mov	r0, r3
 800228e:	370c      	adds	r7, #12
 8002290:	46bd      	mov	sp, r7
 8002292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002296:	4770      	bx	lr

08002298 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002298:	b480      	push	{r7}
 800229a:	b083      	sub	sp, #12
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	689b      	ldr	r3, [r3, #8]
 80022a4:	f003 0308 	and.w	r3, r3, #8
 80022a8:	2b08      	cmp	r3, #8
 80022aa:	d101      	bne.n	80022b0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80022ac:	2301      	movs	r3, #1
 80022ae:	e000      	b.n	80022b2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80022b0:	2300      	movs	r3, #0
}
 80022b2:	4618      	mov	r0, r3
 80022b4:	370c      	adds	r7, #12
 80022b6:	46bd      	mov	sp, r7
 80022b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022bc:	4770      	bx	lr
	...

080022c0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b088      	sub	sp, #32
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022c8:	2300      	movs	r3, #0
 80022ca:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80022cc:	2300      	movs	r3, #0
 80022ce:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d101      	bne.n	80022da <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80022d6:	2301      	movs	r3, #1
 80022d8:	e129      	b.n	800252e <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	691b      	ldr	r3, [r3, #16]
 80022de:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d109      	bne.n	80022fc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80022e8:	6878      	ldr	r0, [r7, #4]
 80022ea:	f7fe fe6f 	bl	8000fcc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	2200      	movs	r2, #0
 80022f2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2200      	movs	r2, #0
 80022f8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4618      	mov	r0, r3
 8002302:	f7ff ff3f 	bl	8002184 <LL_ADC_IsDeepPowerDownEnabled>
 8002306:	4603      	mov	r3, r0
 8002308:	2b00      	cmp	r3, #0
 800230a:	d004      	beq.n	8002316 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4618      	mov	r0, r3
 8002312:	f7ff ff25 	bl	8002160 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	4618      	mov	r0, r3
 800231c:	f7ff ff5a 	bl	80021d4 <LL_ADC_IsInternalRegulatorEnabled>
 8002320:	4603      	mov	r3, r0
 8002322:	2b00      	cmp	r3, #0
 8002324:	d115      	bne.n	8002352 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4618      	mov	r0, r3
 800232c:	f7ff ff3e 	bl	80021ac <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002330:	4b81      	ldr	r3, [pc, #516]	@ (8002538 <HAL_ADC_Init+0x278>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	099b      	lsrs	r3, r3, #6
 8002336:	4a81      	ldr	r2, [pc, #516]	@ (800253c <HAL_ADC_Init+0x27c>)
 8002338:	fba2 2303 	umull	r2, r3, r2, r3
 800233c:	099b      	lsrs	r3, r3, #6
 800233e:	3301      	adds	r3, #1
 8002340:	005b      	lsls	r3, r3, #1
 8002342:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002344:	e002      	b.n	800234c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	3b01      	subs	r3, #1
 800234a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	2b00      	cmp	r3, #0
 8002350:	d1f9      	bne.n	8002346 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	4618      	mov	r0, r3
 8002358:	f7ff ff3c 	bl	80021d4 <LL_ADC_IsInternalRegulatorEnabled>
 800235c:	4603      	mov	r3, r0
 800235e:	2b00      	cmp	r3, #0
 8002360:	d10d      	bne.n	800237e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002366:	f043 0210 	orr.w	r2, r3, #16
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002372:	f043 0201 	orr.w	r2, r3, #1
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800237a:	2301      	movs	r3, #1
 800237c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	4618      	mov	r0, r3
 8002384:	f7ff ff75 	bl	8002272 <LL_ADC_REG_IsConversionOngoing>
 8002388:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800238e:	f003 0310 	and.w	r3, r3, #16
 8002392:	2b00      	cmp	r3, #0
 8002394:	f040 80c2 	bne.w	800251c <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002398:	697b      	ldr	r3, [r7, #20]
 800239a:	2b00      	cmp	r3, #0
 800239c:	f040 80be 	bne.w	800251c <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023a4:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80023a8:	f043 0202 	orr.w	r2, r3, #2
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	4618      	mov	r0, r3
 80023b6:	f7ff ff35 	bl	8002224 <LL_ADC_IsEnabled>
 80023ba:	4603      	mov	r3, r0
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d10b      	bne.n	80023d8 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80023c0:	485f      	ldr	r0, [pc, #380]	@ (8002540 <HAL_ADC_Init+0x280>)
 80023c2:	f7ff ff2f 	bl	8002224 <LL_ADC_IsEnabled>
 80023c6:	4603      	mov	r3, r0
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d105      	bne.n	80023d8 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	685b      	ldr	r3, [r3, #4]
 80023d0:	4619      	mov	r1, r3
 80023d2:	485c      	ldr	r0, [pc, #368]	@ (8002544 <HAL_ADC_Init+0x284>)
 80023d4:	f7ff fd9a 	bl	8001f0c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	7e5b      	ldrb	r3, [r3, #25]
 80023dc:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80023e2:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80023e8:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80023ee:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80023f6:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80023f8:	4313      	orrs	r3, r2
 80023fa:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002402:	2b01      	cmp	r3, #1
 8002404:	d106      	bne.n	8002414 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800240a:	3b01      	subs	r3, #1
 800240c:	045b      	lsls	r3, r3, #17
 800240e:	69ba      	ldr	r2, [r7, #24]
 8002410:	4313      	orrs	r3, r2
 8002412:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002418:	2b00      	cmp	r3, #0
 800241a:	d009      	beq.n	8002430 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002420:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002428:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800242a:	69ba      	ldr	r2, [r7, #24]
 800242c:	4313      	orrs	r3, r2
 800242e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	68da      	ldr	r2, [r3, #12]
 8002436:	4b44      	ldr	r3, [pc, #272]	@ (8002548 <HAL_ADC_Init+0x288>)
 8002438:	4013      	ands	r3, r2
 800243a:	687a      	ldr	r2, [r7, #4]
 800243c:	6812      	ldr	r2, [r2, #0]
 800243e:	69b9      	ldr	r1, [r7, #24]
 8002440:	430b      	orrs	r3, r1
 8002442:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	4618      	mov	r0, r3
 800244a:	f7ff ff25 	bl	8002298 <LL_ADC_INJ_IsConversionOngoing>
 800244e:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002450:	697b      	ldr	r3, [r7, #20]
 8002452:	2b00      	cmp	r3, #0
 8002454:	d140      	bne.n	80024d8 <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002456:	693b      	ldr	r3, [r7, #16]
 8002458:	2b00      	cmp	r3, #0
 800245a:	d13d      	bne.n	80024d8 <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	7e1b      	ldrb	r3, [r3, #24]
 8002464:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002466:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800246e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002470:	4313      	orrs	r3, r2
 8002472:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	68db      	ldr	r3, [r3, #12]
 800247a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800247e:	f023 0306 	bic.w	r3, r3, #6
 8002482:	687a      	ldr	r2, [r7, #4]
 8002484:	6812      	ldr	r2, [r2, #0]
 8002486:	69b9      	ldr	r1, [r7, #24]
 8002488:	430b      	orrs	r3, r1
 800248a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002492:	2b01      	cmp	r3, #1
 8002494:	d118      	bne.n	80024c8 <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	691b      	ldr	r3, [r3, #16]
 800249c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80024a0:	f023 0304 	bic.w	r3, r3, #4
 80024a4:	687a      	ldr	r2, [r7, #4]
 80024a6:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 80024a8:	687a      	ldr	r2, [r7, #4]
 80024aa:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80024ac:	4311      	orrs	r1, r2
 80024ae:	687a      	ldr	r2, [r7, #4]
 80024b0:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80024b2:	4311      	orrs	r1, r2
 80024b4:	687a      	ldr	r2, [r7, #4]
 80024b6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80024b8:	430a      	orrs	r2, r1
 80024ba:	431a      	orrs	r2, r3
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f042 0201 	orr.w	r2, r2, #1
 80024c4:	611a      	str	r2, [r3, #16]
 80024c6:	e007      	b.n	80024d8 <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	691a      	ldr	r2, [r3, #16]
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f022 0201 	bic.w	r2, r2, #1
 80024d6:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	691b      	ldr	r3, [r3, #16]
 80024dc:	2b01      	cmp	r3, #1
 80024de:	d10c      	bne.n	80024fa <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024e6:	f023 010f 	bic.w	r1, r3, #15
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	69db      	ldr	r3, [r3, #28]
 80024ee:	1e5a      	subs	r2, r3, #1
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	430a      	orrs	r2, r1
 80024f6:	631a      	str	r2, [r3, #48]	@ 0x30
 80024f8:	e007      	b.n	800250a <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f022 020f 	bic.w	r2, r2, #15
 8002508:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800250e:	f023 0303 	bic.w	r3, r3, #3
 8002512:	f043 0201 	orr.w	r2, r3, #1
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	659a      	str	r2, [r3, #88]	@ 0x58
 800251a:	e007      	b.n	800252c <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002520:	f043 0210 	orr.w	r2, r3, #16
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002528:	2301      	movs	r3, #1
 800252a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800252c:	7ffb      	ldrb	r3, [r7, #31]
}
 800252e:	4618      	mov	r0, r3
 8002530:	3720      	adds	r7, #32
 8002532:	46bd      	mov	sp, r7
 8002534:	bd80      	pop	{r7, pc}
 8002536:	bf00      	nop
 8002538:	20040000 	.word	0x20040000
 800253c:	053e2d63 	.word	0x053e2d63
 8002540:	50040000 	.word	0x50040000
 8002544:	50040300 	.word	0x50040300
 8002548:	fff0c007 	.word	0xfff0c007

0800254c <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b084      	sub	sp, #16
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	4618      	mov	r0, r3
 800255a:	f7ff fe8a 	bl	8002272 <LL_ADC_REG_IsConversionOngoing>
 800255e:	4603      	mov	r3, r0
 8002560:	2b00      	cmp	r3, #0
 8002562:	d14f      	bne.n	8002604 <HAL_ADC_Start+0xb8>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800256a:	2b01      	cmp	r3, #1
 800256c:	d101      	bne.n	8002572 <HAL_ADC_Start+0x26>
 800256e:	2302      	movs	r3, #2
 8002570:	e04b      	b.n	800260a <HAL_ADC_Start+0xbe>
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	2201      	movs	r2, #1
 8002576:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800257a:	6878      	ldr	r0, [r7, #4]
 800257c:	f000 fce2 	bl	8002f44 <ADC_Enable>
 8002580:	4603      	mov	r3, r0
 8002582:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002584:	7bfb      	ldrb	r3, [r7, #15]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d137      	bne.n	80025fa <HAL_ADC_Start+0xae>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800258e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002592:	f023 0301 	bic.w	r3, r3, #1
 8002596:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025a2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80025a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80025aa:	d106      	bne.n	80025ba <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025b0:	f023 0206 	bic.w	r2, r3, #6
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80025b8:	e002      	b.n	80025c0 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	2200      	movs	r2, #0
 80025be:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	221c      	movs	r2, #28
 80025c6:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2200      	movs	r2, #0
 80025cc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }

      }
#else
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	68db      	ldr	r3, [r3, #12]
 80025d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d007      	beq.n	80025ee <HAL_ADC_Start+0xa2>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025e2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80025e6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4618      	mov	r0, r3
 80025f4:	f7ff fe29 	bl	800224a <LL_ADC_REG_StartConversion>
 80025f8:	e006      	b.n	8002608 <HAL_ADC_Start+0xbc>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	2200      	movs	r2, #0
 80025fe:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8002602:	e001      	b.n	8002608 <HAL_ADC_Start+0xbc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002604:	2302      	movs	r3, #2
 8002606:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 8002608:	7bfb      	ldrb	r3, [r7, #15]
}
 800260a:	4618      	mov	r0, r3
 800260c:	3710      	adds	r7, #16
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}

08002612 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002612:	b580      	push	{r7, lr}
 8002614:	b086      	sub	sp, #24
 8002616:	af00      	add	r7, sp, #0
 8002618:	6078      	str	r0, [r7, #4]
 800261a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	695b      	ldr	r3, [r3, #20]
 8002620:	2b08      	cmp	r3, #8
 8002622:	d102      	bne.n	800262a <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002624:	2308      	movs	r3, #8
 8002626:	617b      	str	r3, [r7, #20]
 8002628:	e010      	b.n	800264c <HAL_ADC_PollForConversion+0x3a>
        tmp_Flag_End = (ADC_FLAG_EOC);
      }
    }
#else
    /* Check ADC DMA mode */
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	68db      	ldr	r3, [r3, #12]
 8002630:	f003 0301 	and.w	r3, r3, #1
 8002634:	2b00      	cmp	r3, #0
 8002636:	d007      	beq.n	8002648 <HAL_ADC_PollForConversion+0x36>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800263c:	f043 0220 	orr.w	r2, r3, #32
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8002644:	2301      	movs	r3, #1
 8002646:	e06f      	b.n	8002728 <HAL_ADC_PollForConversion+0x116>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8002648:	2304      	movs	r3, #4
 800264a:	617b      	str	r3, [r7, #20]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800264c:	f7ff fc2e 	bl	8001eac <HAL_GetTick>
 8002650:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002652:	e021      	b.n	8002698 <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	f1b3 3fff 	cmp.w	r3, #4294967295
 800265a:	d01d      	beq.n	8002698 <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800265c:	f7ff fc26 	bl	8001eac <HAL_GetTick>
 8002660:	4602      	mov	r2, r0
 8002662:	693b      	ldr	r3, [r7, #16]
 8002664:	1ad3      	subs	r3, r2, r3
 8002666:	683a      	ldr	r2, [r7, #0]
 8002668:	429a      	cmp	r2, r3
 800266a:	d302      	bcc.n	8002672 <HAL_ADC_PollForConversion+0x60>
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d112      	bne.n	8002698 <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	681a      	ldr	r2, [r3, #0]
 8002678:	697b      	ldr	r3, [r7, #20]
 800267a:	4013      	ands	r3, r2
 800267c:	2b00      	cmp	r3, #0
 800267e:	d10b      	bne.n	8002698 <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002684:	f043 0204 	orr.w	r2, r3, #4
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2200      	movs	r2, #0
 8002690:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_TIMEOUT;
 8002694:	2303      	movs	r3, #3
 8002696:	e047      	b.n	8002728 <HAL_ADC_PollForConversion+0x116>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	681a      	ldr	r2, [r3, #0]
 800269e:	697b      	ldr	r3, [r7, #20]
 80026a0:	4013      	ands	r3, r2
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d0d6      	beq.n	8002654 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026aa:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	4618      	mov	r0, r3
 80026b8:	f7ff fcc4 	bl	8002044 <LL_ADC_REG_IsTriggerSourceSWStart>
 80026bc:	4603      	mov	r3, r0
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d01c      	beq.n	80026fc <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	7e5b      	ldrb	r3, [r3, #25]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d118      	bne.n	80026fc <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f003 0308 	and.w	r3, r3, #8
 80026d4:	2b08      	cmp	r3, #8
 80026d6:	d111      	bne.n	80026fc <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026dc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	659a      	str	r2, [r3, #88]	@ 0x58

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026e8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d105      	bne.n	80026fc <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026f4:	f043 0201 	orr.w	r2, r3, #1
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	659a      	str	r2, [r3, #88]	@ 0x58
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }
#else
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	68db      	ldr	r3, [r3, #12]
 8002702:	60fb      	str	r3, [r7, #12]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8002704:	697b      	ldr	r3, [r7, #20]
 8002706:	2b08      	cmp	r3, #8
 8002708:	d104      	bne.n	8002714 <HAL_ADC_PollForConversion+0x102>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	2208      	movs	r2, #8
 8002710:	601a      	str	r2, [r3, #0]
 8002712:	e008      	b.n	8002726 <HAL_ADC_PollForConversion+0x114>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800271a:	2b00      	cmp	r3, #0
 800271c:	d103      	bne.n	8002726 <HAL_ADC_PollForConversion+0x114>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	220c      	movs	r2, #12
 8002724:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8002726:	2300      	movs	r3, #0
}
 8002728:	4618      	mov	r0, r3
 800272a:	3718      	adds	r7, #24
 800272c:	46bd      	mov	sp, r7
 800272e:	bd80      	pop	{r7, pc}

08002730 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8002730:	b480      	push	{r7}
 8002732:	b083      	sub	sp, #12
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800273e:	4618      	mov	r0, r3
 8002740:	370c      	adds	r7, #12
 8002742:	46bd      	mov	sp, r7
 8002744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002748:	4770      	bx	lr
	...

0800274c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b0b6      	sub	sp, #216	@ 0xd8
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
 8002754:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002756:	2300      	movs	r3, #0
 8002758:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800275c:	2300      	movs	r3, #0
 800275e:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002766:	2b01      	cmp	r3, #1
 8002768:	d101      	bne.n	800276e <HAL_ADC_ConfigChannel+0x22>
 800276a:	2302      	movs	r3, #2
 800276c:	e3d5      	b.n	8002f1a <HAL_ADC_ConfigChannel+0x7ce>
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	2201      	movs	r2, #1
 8002772:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4618      	mov	r0, r3
 800277c:	f7ff fd79 	bl	8002272 <LL_ADC_REG_IsConversionOngoing>
 8002780:	4603      	mov	r3, r0
 8002782:	2b00      	cmp	r3, #0
 8002784:	f040 83ba 	bne.w	8002efc <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	2b05      	cmp	r3, #5
 8002796:	d824      	bhi.n	80027e2 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	685b      	ldr	r3, [r3, #4]
 800279c:	3b02      	subs	r3, #2
 800279e:	2b03      	cmp	r3, #3
 80027a0:	d81b      	bhi.n	80027da <HAL_ADC_ConfigChannel+0x8e>
 80027a2:	a201      	add	r2, pc, #4	@ (adr r2, 80027a8 <HAL_ADC_ConfigChannel+0x5c>)
 80027a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027a8:	080027b9 	.word	0x080027b9
 80027ac:	080027c1 	.word	0x080027c1
 80027b0:	080027c9 	.word	0x080027c9
 80027b4:	080027d1 	.word	0x080027d1
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 80027b8:	230c      	movs	r3, #12
 80027ba:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80027be:	e010      	b.n	80027e2 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 80027c0:	2312      	movs	r3, #18
 80027c2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80027c6:	e00c      	b.n	80027e2 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 80027c8:	2318      	movs	r3, #24
 80027ca:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80027ce:	e008      	b.n	80027e2 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 80027d0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80027d4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80027d8:	e003      	b.n	80027e2 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 80027da:	2306      	movs	r3, #6
 80027dc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80027e0:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6818      	ldr	r0, [r3, #0]
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	461a      	mov	r2, r3
 80027ec:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 80027f0:	f7ff fc3b 	bl	800206a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4618      	mov	r0, r3
 80027fa:	f7ff fd3a 	bl	8002272 <LL_ADC_REG_IsConversionOngoing>
 80027fe:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4618      	mov	r0, r3
 8002808:	f7ff fd46 	bl	8002298 <LL_ADC_INJ_IsConversionOngoing>
 800280c:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002810:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002814:	2b00      	cmp	r3, #0
 8002816:	f040 81bf 	bne.w	8002b98 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800281a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800281e:	2b00      	cmp	r3, #0
 8002820:	f040 81ba 	bne.w	8002b98 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	689b      	ldr	r3, [r3, #8]
 8002828:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800282c:	d10f      	bne.n	800284e <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6818      	ldr	r0, [r3, #0]
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	2200      	movs	r2, #0
 8002838:	4619      	mov	r1, r3
 800283a:	f7ff fc42 	bl	80020c2 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002846:	4618      	mov	r0, r3
 8002848:	f7ff fbe9 	bl	800201e <LL_ADC_SetSamplingTimeCommonConfig>
 800284c:	e00e      	b.n	800286c <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6818      	ldr	r0, [r3, #0]
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	6819      	ldr	r1, [r3, #0]
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	689b      	ldr	r3, [r3, #8]
 800285a:	461a      	mov	r2, r3
 800285c:	f7ff fc31 	bl	80020c2 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	2100      	movs	r1, #0
 8002866:	4618      	mov	r0, r3
 8002868:	f7ff fbd9 	bl	800201e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	695a      	ldr	r2, [r3, #20]
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	68db      	ldr	r3, [r3, #12]
 8002876:	08db      	lsrs	r3, r3, #3
 8002878:	f003 0303 	and.w	r3, r3, #3
 800287c:	005b      	lsls	r3, r3, #1
 800287e:	fa02 f303 	lsl.w	r3, r2, r3
 8002882:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	691b      	ldr	r3, [r3, #16]
 800288a:	2b04      	cmp	r3, #4
 800288c:	d00a      	beq.n	80028a4 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6818      	ldr	r0, [r3, #0]
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	6919      	ldr	r1, [r3, #16]
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	681a      	ldr	r2, [r3, #0]
 800289a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800289e:	f7ff fb69 	bl	8001f74 <LL_ADC_SetOffset>
 80028a2:	e179      	b.n	8002b98 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	2100      	movs	r1, #0
 80028aa:	4618      	mov	r0, r3
 80028ac:	f7ff fb86 	bl	8001fbc <LL_ADC_GetOffsetChannel>
 80028b0:	4603      	mov	r3, r0
 80028b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d10a      	bne.n	80028d0 <HAL_ADC_ConfigChannel+0x184>
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	2100      	movs	r1, #0
 80028c0:	4618      	mov	r0, r3
 80028c2:	f7ff fb7b 	bl	8001fbc <LL_ADC_GetOffsetChannel>
 80028c6:	4603      	mov	r3, r0
 80028c8:	0e9b      	lsrs	r3, r3, #26
 80028ca:	f003 021f 	and.w	r2, r3, #31
 80028ce:	e01e      	b.n	800290e <HAL_ADC_ConfigChannel+0x1c2>
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	2100      	movs	r1, #0
 80028d6:	4618      	mov	r0, r3
 80028d8:	f7ff fb70 	bl	8001fbc <LL_ADC_GetOffsetChannel>
 80028dc:	4603      	mov	r3, r0
 80028de:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028e2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80028e6:	fa93 f3a3 	rbit	r3, r3
 80028ea:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80028ee:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80028f2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80028f6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d101      	bne.n	8002902 <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 80028fe:	2320      	movs	r3, #32
 8002900:	e004      	b.n	800290c <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 8002902:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002906:	fab3 f383 	clz	r3, r3
 800290a:	b2db      	uxtb	r3, r3
 800290c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002916:	2b00      	cmp	r3, #0
 8002918:	d105      	bne.n	8002926 <HAL_ADC_ConfigChannel+0x1da>
 800291a:	683b      	ldr	r3, [r7, #0]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	0e9b      	lsrs	r3, r3, #26
 8002920:	f003 031f 	and.w	r3, r3, #31
 8002924:	e018      	b.n	8002958 <HAL_ADC_ConfigChannel+0x20c>
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800292e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002932:	fa93 f3a3 	rbit	r3, r3
 8002936:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 800293a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800293e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8002942:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002946:	2b00      	cmp	r3, #0
 8002948:	d101      	bne.n	800294e <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 800294a:	2320      	movs	r3, #32
 800294c:	e004      	b.n	8002958 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 800294e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002952:	fab3 f383 	clz	r3, r3
 8002956:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002958:	429a      	cmp	r2, r3
 800295a:	d106      	bne.n	800296a <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	2200      	movs	r2, #0
 8002962:	2100      	movs	r1, #0
 8002964:	4618      	mov	r0, r3
 8002966:	f7ff fb3f 	bl	8001fe8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	2101      	movs	r1, #1
 8002970:	4618      	mov	r0, r3
 8002972:	f7ff fb23 	bl	8001fbc <LL_ADC_GetOffsetChannel>
 8002976:	4603      	mov	r3, r0
 8002978:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800297c:	2b00      	cmp	r3, #0
 800297e:	d10a      	bne.n	8002996 <HAL_ADC_ConfigChannel+0x24a>
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	2101      	movs	r1, #1
 8002986:	4618      	mov	r0, r3
 8002988:	f7ff fb18 	bl	8001fbc <LL_ADC_GetOffsetChannel>
 800298c:	4603      	mov	r3, r0
 800298e:	0e9b      	lsrs	r3, r3, #26
 8002990:	f003 021f 	and.w	r2, r3, #31
 8002994:	e01e      	b.n	80029d4 <HAL_ADC_ConfigChannel+0x288>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	2101      	movs	r1, #1
 800299c:	4618      	mov	r0, r3
 800299e:	f7ff fb0d 	bl	8001fbc <LL_ADC_GetOffsetChannel>
 80029a2:	4603      	mov	r3, r0
 80029a4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029a8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80029ac:	fa93 f3a3 	rbit	r3, r3
 80029b0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 80029b4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80029b8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 80029bc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d101      	bne.n	80029c8 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 80029c4:	2320      	movs	r3, #32
 80029c6:	e004      	b.n	80029d2 <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 80029c8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80029cc:	fab3 f383 	clz	r3, r3
 80029d0:	b2db      	uxtb	r3, r3
 80029d2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d105      	bne.n	80029ec <HAL_ADC_ConfigChannel+0x2a0>
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	0e9b      	lsrs	r3, r3, #26
 80029e6:	f003 031f 	and.w	r3, r3, #31
 80029ea:	e018      	b.n	8002a1e <HAL_ADC_ConfigChannel+0x2d2>
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029f4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80029f8:	fa93 f3a3 	rbit	r3, r3
 80029fc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8002a00:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002a04:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8002a08:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d101      	bne.n	8002a14 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8002a10:	2320      	movs	r3, #32
 8002a12:	e004      	b.n	8002a1e <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 8002a14:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002a18:	fab3 f383 	clz	r3, r3
 8002a1c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002a1e:	429a      	cmp	r2, r3
 8002a20:	d106      	bne.n	8002a30 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	2200      	movs	r2, #0
 8002a28:	2101      	movs	r1, #1
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	f7ff fadc 	bl	8001fe8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	2102      	movs	r1, #2
 8002a36:	4618      	mov	r0, r3
 8002a38:	f7ff fac0 	bl	8001fbc <LL_ADC_GetOffsetChannel>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d10a      	bne.n	8002a5c <HAL_ADC_ConfigChannel+0x310>
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	2102      	movs	r1, #2
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	f7ff fab5 	bl	8001fbc <LL_ADC_GetOffsetChannel>
 8002a52:	4603      	mov	r3, r0
 8002a54:	0e9b      	lsrs	r3, r3, #26
 8002a56:	f003 021f 	and.w	r2, r3, #31
 8002a5a:	e01e      	b.n	8002a9a <HAL_ADC_ConfigChannel+0x34e>
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	2102      	movs	r1, #2
 8002a62:	4618      	mov	r0, r3
 8002a64:	f7ff faaa 	bl	8001fbc <LL_ADC_GetOffsetChannel>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a6e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002a72:	fa93 f3a3 	rbit	r3, r3
 8002a76:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8002a7a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002a7e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8002a82:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d101      	bne.n	8002a8e <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 8002a8a:	2320      	movs	r3, #32
 8002a8c:	e004      	b.n	8002a98 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 8002a8e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002a92:	fab3 f383 	clz	r3, r3
 8002a96:	b2db      	uxtb	r3, r3
 8002a98:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d105      	bne.n	8002ab2 <HAL_ADC_ConfigChannel+0x366>
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	0e9b      	lsrs	r3, r3, #26
 8002aac:	f003 031f 	and.w	r3, r3, #31
 8002ab0:	e014      	b.n	8002adc <HAL_ADC_ConfigChannel+0x390>
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ab8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002aba:	fa93 f3a3 	rbit	r3, r3
 8002abe:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8002ac0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002ac2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8002ac6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d101      	bne.n	8002ad2 <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8002ace:	2320      	movs	r3, #32
 8002ad0:	e004      	b.n	8002adc <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 8002ad2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002ad6:	fab3 f383 	clz	r3, r3
 8002ada:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002adc:	429a      	cmp	r2, r3
 8002ade:	d106      	bne.n	8002aee <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	2102      	movs	r1, #2
 8002ae8:	4618      	mov	r0, r3
 8002aea:	f7ff fa7d 	bl	8001fe8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	2103      	movs	r1, #3
 8002af4:	4618      	mov	r0, r3
 8002af6:	f7ff fa61 	bl	8001fbc <LL_ADC_GetOffsetChannel>
 8002afa:	4603      	mov	r3, r0
 8002afc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d10a      	bne.n	8002b1a <HAL_ADC_ConfigChannel+0x3ce>
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	2103      	movs	r1, #3
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	f7ff fa56 	bl	8001fbc <LL_ADC_GetOffsetChannel>
 8002b10:	4603      	mov	r3, r0
 8002b12:	0e9b      	lsrs	r3, r3, #26
 8002b14:	f003 021f 	and.w	r2, r3, #31
 8002b18:	e017      	b.n	8002b4a <HAL_ADC_ConfigChannel+0x3fe>
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	2103      	movs	r1, #3
 8002b20:	4618      	mov	r0, r3
 8002b22:	f7ff fa4b 	bl	8001fbc <LL_ADC_GetOffsetChannel>
 8002b26:	4603      	mov	r3, r0
 8002b28:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b2a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002b2c:	fa93 f3a3 	rbit	r3, r3
 8002b30:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8002b32:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002b34:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8002b36:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d101      	bne.n	8002b40 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 8002b3c:	2320      	movs	r3, #32
 8002b3e:	e003      	b.n	8002b48 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 8002b40:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002b42:	fab3 f383 	clz	r3, r3
 8002b46:	b2db      	uxtb	r3, r3
 8002b48:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d105      	bne.n	8002b62 <HAL_ADC_ConfigChannel+0x416>
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	0e9b      	lsrs	r3, r3, #26
 8002b5c:	f003 031f 	and.w	r3, r3, #31
 8002b60:	e011      	b.n	8002b86 <HAL_ADC_ConfigChannel+0x43a>
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b68:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002b6a:	fa93 f3a3 	rbit	r3, r3
 8002b6e:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8002b70:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002b72:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8002b74:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d101      	bne.n	8002b7e <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 8002b7a:	2320      	movs	r3, #32
 8002b7c:	e003      	b.n	8002b86 <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 8002b7e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002b80:	fab3 f383 	clz	r3, r3
 8002b84:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002b86:	429a      	cmp	r2, r3
 8002b88:	d106      	bne.n	8002b98 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	2200      	movs	r2, #0
 8002b90:	2103      	movs	r1, #3
 8002b92:	4618      	mov	r0, r3
 8002b94:	f7ff fa28 	bl	8001fe8 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	f7ff fb41 	bl	8002224 <LL_ADC_IsEnabled>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	f040 813f 	bne.w	8002e28 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6818      	ldr	r0, [r3, #0]
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	6819      	ldr	r1, [r3, #0]
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	68db      	ldr	r3, [r3, #12]
 8002bb6:	461a      	mov	r2, r3
 8002bb8:	f7ff faae 	bl	8002118 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	68db      	ldr	r3, [r3, #12]
 8002bc0:	4a8e      	ldr	r2, [pc, #568]	@ (8002dfc <HAL_ADC_ConfigChannel+0x6b0>)
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	f040 8130 	bne.w	8002e28 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d10b      	bne.n	8002bf0 <HAL_ADC_ConfigChannel+0x4a4>
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	0e9b      	lsrs	r3, r3, #26
 8002bde:	3301      	adds	r3, #1
 8002be0:	f003 031f 	and.w	r3, r3, #31
 8002be4:	2b09      	cmp	r3, #9
 8002be6:	bf94      	ite	ls
 8002be8:	2301      	movls	r3, #1
 8002bea:	2300      	movhi	r3, #0
 8002bec:	b2db      	uxtb	r3, r3
 8002bee:	e019      	b.n	8002c24 <HAL_ADC_ConfigChannel+0x4d8>
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bf6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002bf8:	fa93 f3a3 	rbit	r3, r3
 8002bfc:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8002bfe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c00:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8002c02:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d101      	bne.n	8002c0c <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 8002c08:	2320      	movs	r3, #32
 8002c0a:	e003      	b.n	8002c14 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8002c0c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002c0e:	fab3 f383 	clz	r3, r3
 8002c12:	b2db      	uxtb	r3, r3
 8002c14:	3301      	adds	r3, #1
 8002c16:	f003 031f 	and.w	r3, r3, #31
 8002c1a:	2b09      	cmp	r3, #9
 8002c1c:	bf94      	ite	ls
 8002c1e:	2301      	movls	r3, #1
 8002c20:	2300      	movhi	r3, #0
 8002c22:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d079      	beq.n	8002d1c <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d107      	bne.n	8002c44 <HAL_ADC_ConfigChannel+0x4f8>
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	0e9b      	lsrs	r3, r3, #26
 8002c3a:	3301      	adds	r3, #1
 8002c3c:	069b      	lsls	r3, r3, #26
 8002c3e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002c42:	e015      	b.n	8002c70 <HAL_ADC_ConfigChannel+0x524>
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c4a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002c4c:	fa93 f3a3 	rbit	r3, r3
 8002c50:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8002c52:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002c54:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8002c56:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d101      	bne.n	8002c60 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 8002c5c:	2320      	movs	r3, #32
 8002c5e:	e003      	b.n	8002c68 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 8002c60:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002c62:	fab3 f383 	clz	r3, r3
 8002c66:	b2db      	uxtb	r3, r3
 8002c68:	3301      	adds	r3, #1
 8002c6a:	069b      	lsls	r3, r3, #26
 8002c6c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d109      	bne.n	8002c90 <HAL_ADC_ConfigChannel+0x544>
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	0e9b      	lsrs	r3, r3, #26
 8002c82:	3301      	adds	r3, #1
 8002c84:	f003 031f 	and.w	r3, r3, #31
 8002c88:	2101      	movs	r1, #1
 8002c8a:	fa01 f303 	lsl.w	r3, r1, r3
 8002c8e:	e017      	b.n	8002cc0 <HAL_ADC_ConfigChannel+0x574>
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c96:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002c98:	fa93 f3a3 	rbit	r3, r3
 8002c9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8002c9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ca0:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8002ca2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d101      	bne.n	8002cac <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8002ca8:	2320      	movs	r3, #32
 8002caa:	e003      	b.n	8002cb4 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8002cac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002cae:	fab3 f383 	clz	r3, r3
 8002cb2:	b2db      	uxtb	r3, r3
 8002cb4:	3301      	adds	r3, #1
 8002cb6:	f003 031f 	and.w	r3, r3, #31
 8002cba:	2101      	movs	r1, #1
 8002cbc:	fa01 f303 	lsl.w	r3, r1, r3
 8002cc0:	ea42 0103 	orr.w	r1, r2, r3
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d10a      	bne.n	8002ce6 <HAL_ADC_ConfigChannel+0x59a>
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	0e9b      	lsrs	r3, r3, #26
 8002cd6:	3301      	adds	r3, #1
 8002cd8:	f003 021f 	and.w	r2, r3, #31
 8002cdc:	4613      	mov	r3, r2
 8002cde:	005b      	lsls	r3, r3, #1
 8002ce0:	4413      	add	r3, r2
 8002ce2:	051b      	lsls	r3, r3, #20
 8002ce4:	e018      	b.n	8002d18 <HAL_ADC_ConfigChannel+0x5cc>
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002cee:	fa93 f3a3 	rbit	r3, r3
 8002cf2:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8002cf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cf6:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8002cf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d101      	bne.n	8002d02 <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 8002cfe:	2320      	movs	r3, #32
 8002d00:	e003      	b.n	8002d0a <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 8002d02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d04:	fab3 f383 	clz	r3, r3
 8002d08:	b2db      	uxtb	r3, r3
 8002d0a:	3301      	adds	r3, #1
 8002d0c:	f003 021f 	and.w	r2, r3, #31
 8002d10:	4613      	mov	r3, r2
 8002d12:	005b      	lsls	r3, r3, #1
 8002d14:	4413      	add	r3, r2
 8002d16:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d18:	430b      	orrs	r3, r1
 8002d1a:	e080      	b.n	8002e1e <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d107      	bne.n	8002d38 <HAL_ADC_ConfigChannel+0x5ec>
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	0e9b      	lsrs	r3, r3, #26
 8002d2e:	3301      	adds	r3, #1
 8002d30:	069b      	lsls	r3, r3, #26
 8002d32:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002d36:	e015      	b.n	8002d64 <HAL_ADC_ConfigChannel+0x618>
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d40:	fa93 f3a3 	rbit	r3, r3
 8002d44:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8002d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d48:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8002d4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d101      	bne.n	8002d54 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 8002d50:	2320      	movs	r3, #32
 8002d52:	e003      	b.n	8002d5c <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 8002d54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d56:	fab3 f383 	clz	r3, r3
 8002d5a:	b2db      	uxtb	r3, r3
 8002d5c:	3301      	adds	r3, #1
 8002d5e:	069b      	lsls	r3, r3, #26
 8002d60:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d109      	bne.n	8002d84 <HAL_ADC_ConfigChannel+0x638>
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	0e9b      	lsrs	r3, r3, #26
 8002d76:	3301      	adds	r3, #1
 8002d78:	f003 031f 	and.w	r3, r3, #31
 8002d7c:	2101      	movs	r1, #1
 8002d7e:	fa01 f303 	lsl.w	r3, r1, r3
 8002d82:	e017      	b.n	8002db4 <HAL_ADC_ConfigChannel+0x668>
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d8a:	69fb      	ldr	r3, [r7, #28]
 8002d8c:	fa93 f3a3 	rbit	r3, r3
 8002d90:	61bb      	str	r3, [r7, #24]
  return result;
 8002d92:	69bb      	ldr	r3, [r7, #24]
 8002d94:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8002d96:	6a3b      	ldr	r3, [r7, #32]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d101      	bne.n	8002da0 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8002d9c:	2320      	movs	r3, #32
 8002d9e:	e003      	b.n	8002da8 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8002da0:	6a3b      	ldr	r3, [r7, #32]
 8002da2:	fab3 f383 	clz	r3, r3
 8002da6:	b2db      	uxtb	r3, r3
 8002da8:	3301      	adds	r3, #1
 8002daa:	f003 031f 	and.w	r3, r3, #31
 8002dae:	2101      	movs	r1, #1
 8002db0:	fa01 f303 	lsl.w	r3, r1, r3
 8002db4:	ea42 0103 	orr.w	r1, r2, r3
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d10d      	bne.n	8002de0 <HAL_ADC_ConfigChannel+0x694>
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	0e9b      	lsrs	r3, r3, #26
 8002dca:	3301      	adds	r3, #1
 8002dcc:	f003 021f 	and.w	r2, r3, #31
 8002dd0:	4613      	mov	r3, r2
 8002dd2:	005b      	lsls	r3, r3, #1
 8002dd4:	4413      	add	r3, r2
 8002dd6:	3b1e      	subs	r3, #30
 8002dd8:	051b      	lsls	r3, r3, #20
 8002dda:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002dde:	e01d      	b.n	8002e1c <HAL_ADC_ConfigChannel+0x6d0>
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002de6:	693b      	ldr	r3, [r7, #16]
 8002de8:	fa93 f3a3 	rbit	r3, r3
 8002dec:	60fb      	str	r3, [r7, #12]
  return result;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d103      	bne.n	8002e00 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8002df8:	2320      	movs	r3, #32
 8002dfa:	e005      	b.n	8002e08 <HAL_ADC_ConfigChannel+0x6bc>
 8002dfc:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002e00:	697b      	ldr	r3, [r7, #20]
 8002e02:	fab3 f383 	clz	r3, r3
 8002e06:	b2db      	uxtb	r3, r3
 8002e08:	3301      	adds	r3, #1
 8002e0a:	f003 021f 	and.w	r2, r3, #31
 8002e0e:	4613      	mov	r3, r2
 8002e10:	005b      	lsls	r3, r3, #1
 8002e12:	4413      	add	r3, r2
 8002e14:	3b1e      	subs	r3, #30
 8002e16:	051b      	lsls	r3, r3, #20
 8002e18:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002e1c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002e1e:	683a      	ldr	r2, [r7, #0]
 8002e20:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002e22:	4619      	mov	r1, r3
 8002e24:	f7ff f94d 	bl	80020c2 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	681a      	ldr	r2, [r3, #0]
 8002e2c:	4b3d      	ldr	r3, [pc, #244]	@ (8002f24 <HAL_ADC_ConfigChannel+0x7d8>)
 8002e2e:	4013      	ands	r3, r2
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d06c      	beq.n	8002f0e <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002e34:	483c      	ldr	r0, [pc, #240]	@ (8002f28 <HAL_ADC_ConfigChannel+0x7dc>)
 8002e36:	f7ff f88f 	bl	8001f58 <LL_ADC_GetCommonPathInternalCh>
 8002e3a:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	4a3a      	ldr	r2, [pc, #232]	@ (8002f2c <HAL_ADC_ConfigChannel+0x7e0>)
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d127      	bne.n	8002e98 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002e48:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002e4c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d121      	bne.n	8002e98 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4a35      	ldr	r2, [pc, #212]	@ (8002f30 <HAL_ADC_ConfigChannel+0x7e4>)
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d157      	bne.n	8002f0e <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002e5e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002e62:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002e66:	4619      	mov	r1, r3
 8002e68:	482f      	ldr	r0, [pc, #188]	@ (8002f28 <HAL_ADC_ConfigChannel+0x7dc>)
 8002e6a:	f7ff f862 	bl	8001f32 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002e6e:	4b31      	ldr	r3, [pc, #196]	@ (8002f34 <HAL_ADC_ConfigChannel+0x7e8>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	099b      	lsrs	r3, r3, #6
 8002e74:	4a30      	ldr	r2, [pc, #192]	@ (8002f38 <HAL_ADC_ConfigChannel+0x7ec>)
 8002e76:	fba2 2303 	umull	r2, r3, r2, r3
 8002e7a:	099b      	lsrs	r3, r3, #6
 8002e7c:	1c5a      	adds	r2, r3, #1
 8002e7e:	4613      	mov	r3, r2
 8002e80:	005b      	lsls	r3, r3, #1
 8002e82:	4413      	add	r3, r2
 8002e84:	009b      	lsls	r3, r3, #2
 8002e86:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002e88:	e002      	b.n	8002e90 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 8002e8a:	68bb      	ldr	r3, [r7, #8]
 8002e8c:	3b01      	subs	r3, #1
 8002e8e:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002e90:	68bb      	ldr	r3, [r7, #8]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d1f9      	bne.n	8002e8a <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002e96:	e03a      	b.n	8002f0e <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a27      	ldr	r2, [pc, #156]	@ (8002f3c <HAL_ADC_ConfigChannel+0x7f0>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d113      	bne.n	8002eca <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002ea2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002ea6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d10d      	bne.n	8002eca <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	4a1f      	ldr	r2, [pc, #124]	@ (8002f30 <HAL_ADC_ConfigChannel+0x7e4>)
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d12a      	bne.n	8002f0e <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002eb8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002ebc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002ec0:	4619      	mov	r1, r3
 8002ec2:	4819      	ldr	r0, [pc, #100]	@ (8002f28 <HAL_ADC_ConfigChannel+0x7dc>)
 8002ec4:	f7ff f835 	bl	8001f32 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002ec8:	e021      	b.n	8002f0e <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4a1c      	ldr	r2, [pc, #112]	@ (8002f40 <HAL_ADC_ConfigChannel+0x7f4>)
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d11c      	bne.n	8002f0e <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002ed4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002ed8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d116      	bne.n	8002f0e <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	4a12      	ldr	r2, [pc, #72]	@ (8002f30 <HAL_ADC_ConfigChannel+0x7e4>)
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d111      	bne.n	8002f0e <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002eea:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002eee:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002ef2:	4619      	mov	r1, r3
 8002ef4:	480c      	ldr	r0, [pc, #48]	@ (8002f28 <HAL_ADC_ConfigChannel+0x7dc>)
 8002ef6:	f7ff f81c 	bl	8001f32 <LL_ADC_SetCommonPathInternalCh>
 8002efa:	e008      	b.n	8002f0e <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f00:	f043 0220 	orr.w	r2, r3, #32
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002f08:	2301      	movs	r3, #1
 8002f0a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2200      	movs	r2, #0
 8002f12:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8002f16:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	37d8      	adds	r7, #216	@ 0xd8
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	bd80      	pop	{r7, pc}
 8002f22:	bf00      	nop
 8002f24:	80080000 	.word	0x80080000
 8002f28:	50040300 	.word	0x50040300
 8002f2c:	c7520000 	.word	0xc7520000
 8002f30:	50040000 	.word	0x50040000
 8002f34:	20040000 	.word	0x20040000
 8002f38:	053e2d63 	.word	0x053e2d63
 8002f3c:	cb840000 	.word	0xcb840000
 8002f40:	80000001 	.word	0x80000001

08002f44 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b084      	sub	sp, #16
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4618      	mov	r0, r3
 8002f56:	f7ff f965 	bl	8002224 <LL_ADC_IsEnabled>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d169      	bne.n	8003034 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	689a      	ldr	r2, [r3, #8]
 8002f66:	4b36      	ldr	r3, [pc, #216]	@ (8003040 <ADC_Enable+0xfc>)
 8002f68:	4013      	ands	r3, r2
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d00d      	beq.n	8002f8a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f72:	f043 0210 	orr.w	r2, r3, #16
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f7e:	f043 0201 	orr.w	r2, r3, #1
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8002f86:	2301      	movs	r3, #1
 8002f88:	e055      	b.n	8003036 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	4618      	mov	r0, r3
 8002f90:	f7ff f934 	bl	80021fc <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002f94:	482b      	ldr	r0, [pc, #172]	@ (8003044 <ADC_Enable+0x100>)
 8002f96:	f7fe ffdf 	bl	8001f58 <LL_ADC_GetCommonPathInternalCh>
 8002f9a:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002f9c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d013      	beq.n	8002fcc <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002fa4:	4b28      	ldr	r3, [pc, #160]	@ (8003048 <ADC_Enable+0x104>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	099b      	lsrs	r3, r3, #6
 8002faa:	4a28      	ldr	r2, [pc, #160]	@ (800304c <ADC_Enable+0x108>)
 8002fac:	fba2 2303 	umull	r2, r3, r2, r3
 8002fb0:	099b      	lsrs	r3, r3, #6
 8002fb2:	1c5a      	adds	r2, r3, #1
 8002fb4:	4613      	mov	r3, r2
 8002fb6:	005b      	lsls	r3, r3, #1
 8002fb8:	4413      	add	r3, r2
 8002fba:	009b      	lsls	r3, r3, #2
 8002fbc:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002fbe:	e002      	b.n	8002fc6 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002fc0:	68bb      	ldr	r3, [r7, #8]
 8002fc2:	3b01      	subs	r3, #1
 8002fc4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002fc6:	68bb      	ldr	r3, [r7, #8]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d1f9      	bne.n	8002fc0 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002fcc:	f7fe ff6e 	bl	8001eac <HAL_GetTick>
 8002fd0:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002fd2:	e028      	b.n	8003026 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4618      	mov	r0, r3
 8002fda:	f7ff f923 	bl	8002224 <LL_ADC_IsEnabled>
 8002fde:	4603      	mov	r3, r0
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d104      	bne.n	8002fee <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4618      	mov	r0, r3
 8002fea:	f7ff f907 	bl	80021fc <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002fee:	f7fe ff5d 	bl	8001eac <HAL_GetTick>
 8002ff2:	4602      	mov	r2, r0
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	1ad3      	subs	r3, r2, r3
 8002ff8:	2b02      	cmp	r3, #2
 8002ffa:	d914      	bls.n	8003026 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f003 0301 	and.w	r3, r3, #1
 8003006:	2b01      	cmp	r3, #1
 8003008:	d00d      	beq.n	8003026 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800300e:	f043 0210 	orr.w	r2, r3, #16
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800301a:	f043 0201 	orr.w	r2, r3, #1
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8003022:	2301      	movs	r3, #1
 8003024:	e007      	b.n	8003036 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f003 0301 	and.w	r3, r3, #1
 8003030:	2b01      	cmp	r3, #1
 8003032:	d1cf      	bne.n	8002fd4 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003034:	2300      	movs	r3, #0
}
 8003036:	4618      	mov	r0, r3
 8003038:	3710      	adds	r7, #16
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}
 800303e:	bf00      	nop
 8003040:	8000003f 	.word	0x8000003f
 8003044:	50040300 	.word	0x50040300
 8003048:	20040000 	.word	0x20040000
 800304c:	053e2d63 	.word	0x053e2d63

08003050 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003050:	b480      	push	{r7}
 8003052:	b085      	sub	sp, #20
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	f003 0307 	and.w	r3, r3, #7
 800305e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003060:	4b0c      	ldr	r3, [pc, #48]	@ (8003094 <__NVIC_SetPriorityGrouping+0x44>)
 8003062:	68db      	ldr	r3, [r3, #12]
 8003064:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003066:	68ba      	ldr	r2, [r7, #8]
 8003068:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800306c:	4013      	ands	r3, r2
 800306e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003074:	68bb      	ldr	r3, [r7, #8]
 8003076:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003078:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800307c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003080:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003082:	4a04      	ldr	r2, [pc, #16]	@ (8003094 <__NVIC_SetPriorityGrouping+0x44>)
 8003084:	68bb      	ldr	r3, [r7, #8]
 8003086:	60d3      	str	r3, [r2, #12]
}
 8003088:	bf00      	nop
 800308a:	3714      	adds	r7, #20
 800308c:	46bd      	mov	sp, r7
 800308e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003092:	4770      	bx	lr
 8003094:	e000ed00 	.word	0xe000ed00

08003098 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003098:	b480      	push	{r7}
 800309a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800309c:	4b04      	ldr	r3, [pc, #16]	@ (80030b0 <__NVIC_GetPriorityGrouping+0x18>)
 800309e:	68db      	ldr	r3, [r3, #12]
 80030a0:	0a1b      	lsrs	r3, r3, #8
 80030a2:	f003 0307 	and.w	r3, r3, #7
}
 80030a6:	4618      	mov	r0, r3
 80030a8:	46bd      	mov	sp, r7
 80030aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ae:	4770      	bx	lr
 80030b0:	e000ed00 	.word	0xe000ed00

080030b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030b4:	b480      	push	{r7}
 80030b6:	b083      	sub	sp, #12
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	4603      	mov	r3, r0
 80030bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	db0b      	blt.n	80030de <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80030c6:	79fb      	ldrb	r3, [r7, #7]
 80030c8:	f003 021f 	and.w	r2, r3, #31
 80030cc:	4907      	ldr	r1, [pc, #28]	@ (80030ec <__NVIC_EnableIRQ+0x38>)
 80030ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030d2:	095b      	lsrs	r3, r3, #5
 80030d4:	2001      	movs	r0, #1
 80030d6:	fa00 f202 	lsl.w	r2, r0, r2
 80030da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80030de:	bf00      	nop
 80030e0:	370c      	adds	r7, #12
 80030e2:	46bd      	mov	sp, r7
 80030e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e8:	4770      	bx	lr
 80030ea:	bf00      	nop
 80030ec:	e000e100 	.word	0xe000e100

080030f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80030f0:	b480      	push	{r7}
 80030f2:	b083      	sub	sp, #12
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	4603      	mov	r3, r0
 80030f8:	6039      	str	r1, [r7, #0]
 80030fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003100:	2b00      	cmp	r3, #0
 8003102:	db0a      	blt.n	800311a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	b2da      	uxtb	r2, r3
 8003108:	490c      	ldr	r1, [pc, #48]	@ (800313c <__NVIC_SetPriority+0x4c>)
 800310a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800310e:	0112      	lsls	r2, r2, #4
 8003110:	b2d2      	uxtb	r2, r2
 8003112:	440b      	add	r3, r1
 8003114:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003118:	e00a      	b.n	8003130 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	b2da      	uxtb	r2, r3
 800311e:	4908      	ldr	r1, [pc, #32]	@ (8003140 <__NVIC_SetPriority+0x50>)
 8003120:	79fb      	ldrb	r3, [r7, #7]
 8003122:	f003 030f 	and.w	r3, r3, #15
 8003126:	3b04      	subs	r3, #4
 8003128:	0112      	lsls	r2, r2, #4
 800312a:	b2d2      	uxtb	r2, r2
 800312c:	440b      	add	r3, r1
 800312e:	761a      	strb	r2, [r3, #24]
}
 8003130:	bf00      	nop
 8003132:	370c      	adds	r7, #12
 8003134:	46bd      	mov	sp, r7
 8003136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313a:	4770      	bx	lr
 800313c:	e000e100 	.word	0xe000e100
 8003140:	e000ed00 	.word	0xe000ed00

08003144 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003144:	b480      	push	{r7}
 8003146:	b089      	sub	sp, #36	@ 0x24
 8003148:	af00      	add	r7, sp, #0
 800314a:	60f8      	str	r0, [r7, #12]
 800314c:	60b9      	str	r1, [r7, #8]
 800314e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	f003 0307 	and.w	r3, r3, #7
 8003156:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003158:	69fb      	ldr	r3, [r7, #28]
 800315a:	f1c3 0307 	rsb	r3, r3, #7
 800315e:	2b04      	cmp	r3, #4
 8003160:	bf28      	it	cs
 8003162:	2304      	movcs	r3, #4
 8003164:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003166:	69fb      	ldr	r3, [r7, #28]
 8003168:	3304      	adds	r3, #4
 800316a:	2b06      	cmp	r3, #6
 800316c:	d902      	bls.n	8003174 <NVIC_EncodePriority+0x30>
 800316e:	69fb      	ldr	r3, [r7, #28]
 8003170:	3b03      	subs	r3, #3
 8003172:	e000      	b.n	8003176 <NVIC_EncodePriority+0x32>
 8003174:	2300      	movs	r3, #0
 8003176:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003178:	f04f 32ff 	mov.w	r2, #4294967295
 800317c:	69bb      	ldr	r3, [r7, #24]
 800317e:	fa02 f303 	lsl.w	r3, r2, r3
 8003182:	43da      	mvns	r2, r3
 8003184:	68bb      	ldr	r3, [r7, #8]
 8003186:	401a      	ands	r2, r3
 8003188:	697b      	ldr	r3, [r7, #20]
 800318a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800318c:	f04f 31ff 	mov.w	r1, #4294967295
 8003190:	697b      	ldr	r3, [r7, #20]
 8003192:	fa01 f303 	lsl.w	r3, r1, r3
 8003196:	43d9      	mvns	r1, r3
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800319c:	4313      	orrs	r3, r2
         );
}
 800319e:	4618      	mov	r0, r3
 80031a0:	3724      	adds	r7, #36	@ 0x24
 80031a2:	46bd      	mov	sp, r7
 80031a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a8:	4770      	bx	lr
	...

080031ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b082      	sub	sp, #8
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	3b01      	subs	r3, #1
 80031b8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80031bc:	d301      	bcc.n	80031c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80031be:	2301      	movs	r3, #1
 80031c0:	e00f      	b.n	80031e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80031c2:	4a0a      	ldr	r2, [pc, #40]	@ (80031ec <SysTick_Config+0x40>)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	3b01      	subs	r3, #1
 80031c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80031ca:	210f      	movs	r1, #15
 80031cc:	f04f 30ff 	mov.w	r0, #4294967295
 80031d0:	f7ff ff8e 	bl	80030f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80031d4:	4b05      	ldr	r3, [pc, #20]	@ (80031ec <SysTick_Config+0x40>)
 80031d6:	2200      	movs	r2, #0
 80031d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80031da:	4b04      	ldr	r3, [pc, #16]	@ (80031ec <SysTick_Config+0x40>)
 80031dc:	2207      	movs	r2, #7
 80031de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80031e0:	2300      	movs	r3, #0
}
 80031e2:	4618      	mov	r0, r3
 80031e4:	3708      	adds	r7, #8
 80031e6:	46bd      	mov	sp, r7
 80031e8:	bd80      	pop	{r7, pc}
 80031ea:	bf00      	nop
 80031ec:	e000e010 	.word	0xe000e010

080031f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b082      	sub	sp, #8
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80031f8:	6878      	ldr	r0, [r7, #4]
 80031fa:	f7ff ff29 	bl	8003050 <__NVIC_SetPriorityGrouping>
}
 80031fe:	bf00      	nop
 8003200:	3708      	adds	r7, #8
 8003202:	46bd      	mov	sp, r7
 8003204:	bd80      	pop	{r7, pc}

08003206 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003206:	b580      	push	{r7, lr}
 8003208:	b086      	sub	sp, #24
 800320a:	af00      	add	r7, sp, #0
 800320c:	4603      	mov	r3, r0
 800320e:	60b9      	str	r1, [r7, #8]
 8003210:	607a      	str	r2, [r7, #4]
 8003212:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003214:	2300      	movs	r3, #0
 8003216:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003218:	f7ff ff3e 	bl	8003098 <__NVIC_GetPriorityGrouping>
 800321c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800321e:	687a      	ldr	r2, [r7, #4]
 8003220:	68b9      	ldr	r1, [r7, #8]
 8003222:	6978      	ldr	r0, [r7, #20]
 8003224:	f7ff ff8e 	bl	8003144 <NVIC_EncodePriority>
 8003228:	4602      	mov	r2, r0
 800322a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800322e:	4611      	mov	r1, r2
 8003230:	4618      	mov	r0, r3
 8003232:	f7ff ff5d 	bl	80030f0 <__NVIC_SetPriority>
}
 8003236:	bf00      	nop
 8003238:	3718      	adds	r7, #24
 800323a:	46bd      	mov	sp, r7
 800323c:	bd80      	pop	{r7, pc}

0800323e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800323e:	b580      	push	{r7, lr}
 8003240:	b082      	sub	sp, #8
 8003242:	af00      	add	r7, sp, #0
 8003244:	4603      	mov	r3, r0
 8003246:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003248:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800324c:	4618      	mov	r0, r3
 800324e:	f7ff ff31 	bl	80030b4 <__NVIC_EnableIRQ>
}
 8003252:	bf00      	nop
 8003254:	3708      	adds	r7, #8
 8003256:	46bd      	mov	sp, r7
 8003258:	bd80      	pop	{r7, pc}

0800325a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800325a:	b580      	push	{r7, lr}
 800325c:	b082      	sub	sp, #8
 800325e:	af00      	add	r7, sp, #0
 8003260:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003262:	6878      	ldr	r0, [r7, #4]
 8003264:	f7ff ffa2 	bl	80031ac <SysTick_Config>
 8003268:	4603      	mov	r3, r0
}
 800326a:	4618      	mov	r0, r3
 800326c:	3708      	adds	r7, #8
 800326e:	46bd      	mov	sp, r7
 8003270:	bd80      	pop	{r7, pc}

08003272 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8003272:	b580      	push	{r7, lr}
 8003274:	b082      	sub	sp, #8
 8003276:	af00      	add	r7, sp, #0
 8003278:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d101      	bne.n	8003284 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8003280:	2301      	movs	r3, #1
 8003282:	e014      	b.n	80032ae <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	791b      	ldrb	r3, [r3, #4]
 8003288:	b2db      	uxtb	r3, r3
 800328a:	2b00      	cmp	r3, #0
 800328c:	d105      	bne.n	800329a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2200      	movs	r2, #0
 8003292:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003294:	6878      	ldr	r0, [r7, #4]
 8003296:	f7fd ff6f 	bl	8001178 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	2202      	movs	r2, #2
 800329e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2200      	movs	r2, #0
 80032a4:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2201      	movs	r2, #1
 80032aa:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80032ac:	2300      	movs	r3, #0
}
 80032ae:	4618      	mov	r0, r3
 80032b0:	3708      	adds	r7, #8
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bd80      	pop	{r7, pc}
	...

080032b8 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b086      	sub	sp, #24
 80032bc:	af00      	add	r7, sp, #0
 80032be:	60f8      	str	r0, [r7, #12]
 80032c0:	60b9      	str	r1, [r7, #8]
 80032c2:	607a      	str	r2, [r7, #4]
 80032c4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 80032c6:	2300      	movs	r3, #0
 80032c8:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	795b      	ldrb	r3, [r3, #5]
 80032ce:	2b01      	cmp	r3, #1
 80032d0:	d101      	bne.n	80032d6 <HAL_DAC_Start_DMA+0x1e>
 80032d2:	2302      	movs	r3, #2
 80032d4:	e0ab      	b.n	800342e <HAL_DAC_Start_DMA+0x176>
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	2201      	movs	r2, #1
 80032da:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	2202      	movs	r2, #2
 80032e0:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 80032e2:	68bb      	ldr	r3, [r7, #8]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d12f      	bne.n	8003348 <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	689b      	ldr	r3, [r3, #8]
 80032ec:	4a52      	ldr	r2, [pc, #328]	@ (8003438 <HAL_DAC_Start_DMA+0x180>)
 80032ee:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	689b      	ldr	r3, [r3, #8]
 80032f4:	4a51      	ldr	r2, [pc, #324]	@ (800343c <HAL_DAC_Start_DMA+0x184>)
 80032f6:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	689b      	ldr	r3, [r3, #8]
 80032fc:	4a50      	ldr	r2, [pc, #320]	@ (8003440 <HAL_DAC_Start_DMA+0x188>)
 80032fe:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	681a      	ldr	r2, [r3, #0]
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800330e:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8003310:	6a3b      	ldr	r3, [r7, #32]
 8003312:	2b08      	cmp	r3, #8
 8003314:	d013      	beq.n	800333e <HAL_DAC_Start_DMA+0x86>
 8003316:	6a3b      	ldr	r3, [r7, #32]
 8003318:	2b08      	cmp	r3, #8
 800331a:	d845      	bhi.n	80033a8 <HAL_DAC_Start_DMA+0xf0>
 800331c:	6a3b      	ldr	r3, [r7, #32]
 800331e:	2b00      	cmp	r3, #0
 8003320:	d003      	beq.n	800332a <HAL_DAC_Start_DMA+0x72>
 8003322:	6a3b      	ldr	r3, [r7, #32]
 8003324:	2b04      	cmp	r3, #4
 8003326:	d005      	beq.n	8003334 <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8003328:	e03e      	b.n	80033a8 <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	3308      	adds	r3, #8
 8003330:	613b      	str	r3, [r7, #16]
        break;
 8003332:	e03c      	b.n	80033ae <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	330c      	adds	r3, #12
 800333a:	613b      	str	r3, [r7, #16]
        break;
 800333c:	e037      	b.n	80033ae <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	3310      	adds	r3, #16
 8003344:	613b      	str	r3, [r7, #16]
        break;
 8003346:	e032      	b.n	80033ae <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	68db      	ldr	r3, [r3, #12]
 800334c:	4a3d      	ldr	r2, [pc, #244]	@ (8003444 <HAL_DAC_Start_DMA+0x18c>)
 800334e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	68db      	ldr	r3, [r3, #12]
 8003354:	4a3c      	ldr	r2, [pc, #240]	@ (8003448 <HAL_DAC_Start_DMA+0x190>)
 8003356:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	68db      	ldr	r3, [r3, #12]
 800335c:	4a3b      	ldr	r2, [pc, #236]	@ (800344c <HAL_DAC_Start_DMA+0x194>)
 800335e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	681a      	ldr	r2, [r3, #0]
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800336e:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8003370:	6a3b      	ldr	r3, [r7, #32]
 8003372:	2b08      	cmp	r3, #8
 8003374:	d013      	beq.n	800339e <HAL_DAC_Start_DMA+0xe6>
 8003376:	6a3b      	ldr	r3, [r7, #32]
 8003378:	2b08      	cmp	r3, #8
 800337a:	d817      	bhi.n	80033ac <HAL_DAC_Start_DMA+0xf4>
 800337c:	6a3b      	ldr	r3, [r7, #32]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d003      	beq.n	800338a <HAL_DAC_Start_DMA+0xd2>
 8003382:	6a3b      	ldr	r3, [r7, #32]
 8003384:	2b04      	cmp	r3, #4
 8003386:	d005      	beq.n	8003394 <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8003388:	e010      	b.n	80033ac <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	3314      	adds	r3, #20
 8003390:	613b      	str	r3, [r7, #16]
        break;
 8003392:	e00c      	b.n	80033ae <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	3318      	adds	r3, #24
 800339a:	613b      	str	r3, [r7, #16]
        break;
 800339c:	e007      	b.n	80033ae <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	331c      	adds	r3, #28
 80033a4:	613b      	str	r3, [r7, #16]
        break;
 80033a6:	e002      	b.n	80033ae <HAL_DAC_Start_DMA+0xf6>
        break;
 80033a8:	bf00      	nop
 80033aa:	e000      	b.n	80033ae <HAL_DAC_Start_DMA+0xf6>
        break;
 80033ac:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 80033ae:	68bb      	ldr	r3, [r7, #8]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d111      	bne.n	80033d8 <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	681a      	ldr	r2, [r3, #0]
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80033c2:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	6898      	ldr	r0, [r3, #8]
 80033c8:	6879      	ldr	r1, [r7, #4]
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	693a      	ldr	r2, [r7, #16]
 80033ce:	f000 fadb 	bl	8003988 <HAL_DMA_Start_IT>
 80033d2:	4603      	mov	r3, r0
 80033d4:	75fb      	strb	r3, [r7, #23]
 80033d6:	e010      	b.n	80033fa <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	681a      	ldr	r2, [r3, #0]
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 80033e6:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	68d8      	ldr	r0, [r3, #12]
 80033ec:	6879      	ldr	r1, [r7, #4]
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	693a      	ldr	r2, [r7, #16]
 80033f2:	f000 fac9 	bl	8003988 <HAL_DMA_Start_IT>
 80033f6:	4603      	mov	r3, r0
 80033f8:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	2200      	movs	r2, #0
 80033fe:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8003400:	7dfb      	ldrb	r3, [r7, #23]
 8003402:	2b00      	cmp	r3, #0
 8003404:	d10c      	bne.n	8003420 <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	6819      	ldr	r1, [r3, #0]
 800340c:	68bb      	ldr	r3, [r7, #8]
 800340e:	f003 0310 	and.w	r3, r3, #16
 8003412:	2201      	movs	r2, #1
 8003414:	409a      	lsls	r2, r3
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	430a      	orrs	r2, r1
 800341c:	601a      	str	r2, [r3, #0]
 800341e:	e005      	b.n	800342c <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	691b      	ldr	r3, [r3, #16]
 8003424:	f043 0204 	orr.w	r2, r3, #4
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 800342c:	7dfb      	ldrb	r3, [r7, #23]
}
 800342e:	4618      	mov	r0, r3
 8003430:	3718      	adds	r7, #24
 8003432:	46bd      	mov	sp, r7
 8003434:	bd80      	pop	{r7, pc}
 8003436:	bf00      	nop
 8003438:	08003725 	.word	0x08003725
 800343c:	08003747 	.word	0x08003747
 8003440:	08003763 	.word	0x08003763
 8003444:	080037cd 	.word	0x080037cd
 8003448:	080037ef 	.word	0x080037ef
 800344c:	0800380b 	.word	0x0800380b

08003450 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003450:	b480      	push	{r7}
 8003452:	b083      	sub	sp, #12
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8003458:	bf00      	nop
 800345a:	370c      	adds	r7, #12
 800345c:	46bd      	mov	sp, r7
 800345e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003462:	4770      	bx	lr

08003464 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003464:	b480      	push	{r7}
 8003466:	b083      	sub	sp, #12
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 800346c:	bf00      	nop
 800346e:	370c      	adds	r7, #12
 8003470:	46bd      	mov	sp, r7
 8003472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003476:	4770      	bx	lr

08003478 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003478:	b480      	push	{r7}
 800347a:	b083      	sub	sp, #12
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8003480:	bf00      	nop
 8003482:	370c      	adds	r7, #12
 8003484:	46bd      	mov	sp, r7
 8003486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348a:	4770      	bx	lr

0800348c <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	b088      	sub	sp, #32
 8003490:	af00      	add	r7, sp, #0
 8003492:	60f8      	str	r0, [r7, #12]
 8003494:	60b9      	str	r1, [r7, #8]
 8003496:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8003498:	2300      	movs	r3, #0
 800349a:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	795b      	ldrb	r3, [r3, #5]
 80034a0:	2b01      	cmp	r3, #1
 80034a2:	d101      	bne.n	80034a8 <HAL_DAC_ConfigChannel+0x1c>
 80034a4:	2302      	movs	r3, #2
 80034a6:	e137      	b.n	8003718 <HAL_DAC_ConfigChannel+0x28c>
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	2201      	movs	r2, #1
 80034ac:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	2202      	movs	r2, #2
 80034b2:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80034b4:	68bb      	ldr	r3, [r7, #8]
 80034b6:	685b      	ldr	r3, [r3, #4]
 80034b8:	2b04      	cmp	r3, #4
 80034ba:	f040 8081 	bne.w	80035c0 <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80034be:	f7fe fcf5 	bl	8001eac <HAL_GetTick>
 80034c2:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d140      	bne.n	800354c <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80034ca:	e018      	b.n	80034fe <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80034cc:	f7fe fcee 	bl	8001eac <HAL_GetTick>
 80034d0:	4602      	mov	r2, r0
 80034d2:	69bb      	ldr	r3, [r7, #24]
 80034d4:	1ad3      	subs	r3, r2, r3
 80034d6:	2b01      	cmp	r3, #1
 80034d8:	d911      	bls.n	80034fe <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034e0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d00a      	beq.n	80034fe <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	691b      	ldr	r3, [r3, #16]
 80034ec:	f043 0208 	orr.w	r2, r3, #8
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	2203      	movs	r2, #3
 80034f8:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80034fa:	2303      	movs	r3, #3
 80034fc:	e10c      	b.n	8003718 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003504:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003508:	2b00      	cmp	r3, #0
 800350a:	d1df      	bne.n	80034cc <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 800350c:	2001      	movs	r0, #1
 800350e:	f7fe fcd9 	bl	8001ec4 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	68ba      	ldr	r2, [r7, #8]
 8003518:	69d2      	ldr	r2, [r2, #28]
 800351a:	641a      	str	r2, [r3, #64]	@ 0x40
 800351c:	e023      	b.n	8003566 <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800351e:	f7fe fcc5 	bl	8001eac <HAL_GetTick>
 8003522:	4602      	mov	r2, r0
 8003524:	69bb      	ldr	r3, [r7, #24]
 8003526:	1ad3      	subs	r3, r2, r3
 8003528:	2b01      	cmp	r3, #1
 800352a:	d90f      	bls.n	800354c <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003532:	2b00      	cmp	r3, #0
 8003534:	da0a      	bge.n	800354c <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	691b      	ldr	r3, [r3, #16]
 800353a:	f043 0208 	orr.w	r2, r3, #8
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	2203      	movs	r2, #3
 8003546:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8003548:	2303      	movs	r3, #3
 800354a:	e0e5      	b.n	8003718 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003552:	2b00      	cmp	r3, #0
 8003554:	dbe3      	blt.n	800351e <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 8003556:	2001      	movs	r0, #1
 8003558:	f7fe fcb4 	bl	8001ec4 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	68ba      	ldr	r2, [r7, #8]
 8003562:	69d2      	ldr	r2, [r2, #28]
 8003564:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	f003 0310 	and.w	r3, r3, #16
 8003572:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8003576:	fa01 f303 	lsl.w	r3, r1, r3
 800357a:	43db      	mvns	r3, r3
 800357c:	ea02 0103 	and.w	r1, r2, r3
 8003580:	68bb      	ldr	r3, [r7, #8]
 8003582:	6a1a      	ldr	r2, [r3, #32]
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	f003 0310 	and.w	r3, r3, #16
 800358a:	409a      	lsls	r2, r3
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	430a      	orrs	r2, r1
 8003592:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	f003 0310 	and.w	r3, r3, #16
 80035a0:	21ff      	movs	r1, #255	@ 0xff
 80035a2:	fa01 f303 	lsl.w	r3, r1, r3
 80035a6:	43db      	mvns	r3, r3
 80035a8:	ea02 0103 	and.w	r1, r2, r3
 80035ac:	68bb      	ldr	r3, [r7, #8]
 80035ae:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	f003 0310 	and.w	r3, r3, #16
 80035b6:	409a      	lsls	r2, r3
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	430a      	orrs	r2, r1
 80035be:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80035c0:	68bb      	ldr	r3, [r7, #8]
 80035c2:	695b      	ldr	r3, [r3, #20]
 80035c4:	2b01      	cmp	r3, #1
 80035c6:	d11d      	bne.n	8003604 <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035ce:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	f003 0310 	and.w	r3, r3, #16
 80035d6:	221f      	movs	r2, #31
 80035d8:	fa02 f303 	lsl.w	r3, r2, r3
 80035dc:	43db      	mvns	r3, r3
 80035de:	69fa      	ldr	r2, [r7, #28]
 80035e0:	4013      	ands	r3, r2
 80035e2:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80035e4:	68bb      	ldr	r3, [r7, #8]
 80035e6:	699b      	ldr	r3, [r3, #24]
 80035e8:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	f003 0310 	and.w	r3, r3, #16
 80035f0:	697a      	ldr	r2, [r7, #20]
 80035f2:	fa02 f303 	lsl.w	r3, r2, r3
 80035f6:	69fa      	ldr	r2, [r7, #28]
 80035f8:	4313      	orrs	r3, r2
 80035fa:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	69fa      	ldr	r2, [r7, #28]
 8003602:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800360a:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	f003 0310 	and.w	r3, r3, #16
 8003612:	2207      	movs	r2, #7
 8003614:	fa02 f303 	lsl.w	r3, r2, r3
 8003618:	43db      	mvns	r3, r3
 800361a:	69fa      	ldr	r2, [r7, #28]
 800361c:	4013      	ands	r3, r2
 800361e:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8003620:	68bb      	ldr	r3, [r7, #8]
 8003622:	685a      	ldr	r2, [r3, #4]
 8003624:	68bb      	ldr	r3, [r7, #8]
 8003626:	68db      	ldr	r3, [r3, #12]
 8003628:	431a      	orrs	r2, r3
 800362a:	68bb      	ldr	r3, [r7, #8]
 800362c:	691b      	ldr	r3, [r3, #16]
 800362e:	4313      	orrs	r3, r2
 8003630:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	f003 0310 	and.w	r3, r3, #16
 8003638:	697a      	ldr	r2, [r7, #20]
 800363a:	fa02 f303 	lsl.w	r3, r2, r3
 800363e:	69fa      	ldr	r2, [r7, #28]
 8003640:	4313      	orrs	r3, r2
 8003642:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	69fa      	ldr	r2, [r7, #28]
 800364a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	6819      	ldr	r1, [r3, #0]
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	f003 0310 	and.w	r3, r3, #16
 8003658:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800365c:	fa02 f303 	lsl.w	r3, r2, r3
 8003660:	43da      	mvns	r2, r3
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	400a      	ands	r2, r1
 8003668:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	f003 0310 	and.w	r3, r3, #16
 8003678:	f640 72fe 	movw	r2, #4094	@ 0xffe
 800367c:	fa02 f303 	lsl.w	r3, r2, r3
 8003680:	43db      	mvns	r3, r3
 8003682:	69fa      	ldr	r2, [r7, #28]
 8003684:	4013      	ands	r3, r2
 8003686:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8003688:	68bb      	ldr	r3, [r7, #8]
 800368a:	689b      	ldr	r3, [r3, #8]
 800368c:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	f003 0310 	and.w	r3, r3, #16
 8003694:	697a      	ldr	r2, [r7, #20]
 8003696:	fa02 f303 	lsl.w	r3, r2, r3
 800369a:	69fa      	ldr	r2, [r7, #28]
 800369c:	4313      	orrs	r3, r2
 800369e:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 80036a0:	68bb      	ldr	r3, [r7, #8]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80036a8:	d104      	bne.n	80036b4 <HAL_DAC_ConfigChannel+0x228>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 80036aa:	69fb      	ldr	r3, [r7, #28]
 80036ac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80036b0:	61fb      	str	r3, [r7, #28]
 80036b2:	e018      	b.n	80036e6 <HAL_DAC_ConfigChannel+0x25a>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 80036b4:	68bb      	ldr	r3, [r7, #8]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d104      	bne.n	80036c6 <HAL_DAC_ConfigChannel+0x23a>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 80036bc:	69fb      	ldr	r3, [r7, #28]
 80036be:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80036c2:	61fb      	str	r3, [r7, #28]
 80036c4:	e00f      	b.n	80036e6 <HAL_DAC_ConfigChannel+0x25a>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 80036c6:	f001 fb6f 	bl	8004da8 <HAL_RCC_GetHCLKFreq>
 80036ca:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80036cc:	693b      	ldr	r3, [r7, #16]
 80036ce:	4a14      	ldr	r2, [pc, #80]	@ (8003720 <HAL_DAC_ConfigChannel+0x294>)
 80036d0:	4293      	cmp	r3, r2
 80036d2:	d904      	bls.n	80036de <HAL_DAC_ConfigChannel+0x252>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 80036d4:	69fb      	ldr	r3, [r7, #28]
 80036d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80036da:	61fb      	str	r3, [r7, #28]
 80036dc:	e003      	b.n	80036e6 <HAL_DAC_ConfigChannel+0x25a>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 80036de:	69fb      	ldr	r3, [r7, #28]
 80036e0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80036e4:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	69fa      	ldr	r2, [r7, #28]
 80036ec:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	6819      	ldr	r1, [r3, #0]
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	f003 0310 	and.w	r3, r3, #16
 80036fa:	22c0      	movs	r2, #192	@ 0xc0
 80036fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003700:	43da      	mvns	r2, r3
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	400a      	ands	r2, r1
 8003708:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	2201      	movs	r2, #1
 800370e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	2200      	movs	r2, #0
 8003714:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003716:	2300      	movs	r3, #0
}
 8003718:	4618      	mov	r0, r3
 800371a:	3720      	adds	r7, #32
 800371c:	46bd      	mov	sp, r7
 800371e:	bd80      	pop	{r7, pc}
 8003720:	04c4b400 	.word	0x04c4b400

08003724 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b084      	sub	sp, #16
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003730:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8003732:	68f8      	ldr	r0, [r7, #12]
 8003734:	f7ff fe8c 	bl	8003450 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	2201      	movs	r2, #1
 800373c:	711a      	strb	r2, [r3, #4]
}
 800373e:	bf00      	nop
 8003740:	3710      	adds	r7, #16
 8003742:	46bd      	mov	sp, r7
 8003744:	bd80      	pop	{r7, pc}

08003746 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8003746:	b580      	push	{r7, lr}
 8003748:	b084      	sub	sp, #16
 800374a:	af00      	add	r7, sp, #0
 800374c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003752:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8003754:	68f8      	ldr	r0, [r7, #12]
 8003756:	f7ff fe85 	bl	8003464 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800375a:	bf00      	nop
 800375c:	3710      	adds	r7, #16
 800375e:	46bd      	mov	sp, r7
 8003760:	bd80      	pop	{r7, pc}

08003762 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8003762:	b580      	push	{r7, lr}
 8003764:	b084      	sub	sp, #16
 8003766:	af00      	add	r7, sp, #0
 8003768:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800376e:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	691b      	ldr	r3, [r3, #16]
 8003774:	f043 0204 	orr.w	r2, r3, #4
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 800377c:	68f8      	ldr	r0, [r7, #12]
 800377e:	f7ff fe7b 	bl	8003478 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	2201      	movs	r2, #1
 8003786:	711a      	strb	r2, [r3, #4]
}
 8003788:	bf00      	nop
 800378a:	3710      	adds	r7, #16
 800378c:	46bd      	mov	sp, r7
 800378e:	bd80      	pop	{r7, pc}

08003790 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003790:	b480      	push	{r7}
 8003792:	b083      	sub	sp, #12
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8003798:	bf00      	nop
 800379a:	370c      	adds	r7, #12
 800379c:	46bd      	mov	sp, r7
 800379e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a2:	4770      	bx	lr

080037a4 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80037a4:	b480      	push	{r7}
 80037a6:	b083      	sub	sp, #12
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 80037ac:	bf00      	nop
 80037ae:	370c      	adds	r7, #12
 80037b0:	46bd      	mov	sp, r7
 80037b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b6:	4770      	bx	lr

080037b8 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80037b8:	b480      	push	{r7}
 80037ba:	b083      	sub	sp, #12
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 80037c0:	bf00      	nop
 80037c2:	370c      	adds	r7, #12
 80037c4:	46bd      	mov	sp, r7
 80037c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ca:	4770      	bx	lr

080037cc <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b084      	sub	sp, #16
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037d8:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 80037da:	68f8      	ldr	r0, [r7, #12]
 80037dc:	f7ff ffd8 	bl	8003790 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	2201      	movs	r2, #1
 80037e4:	711a      	strb	r2, [r3, #4]
}
 80037e6:	bf00      	nop
 80037e8:	3710      	adds	r7, #16
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bd80      	pop	{r7, pc}

080037ee <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80037ee:	b580      	push	{r7, lr}
 80037f0:	b084      	sub	sp, #16
 80037f2:	af00      	add	r7, sp, #0
 80037f4:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037fa:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80037fc:	68f8      	ldr	r0, [r7, #12]
 80037fe:	f7ff ffd1 	bl	80037a4 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8003802:	bf00      	nop
 8003804:	3710      	adds	r7, #16
 8003806:	46bd      	mov	sp, r7
 8003808:	bd80      	pop	{r7, pc}

0800380a <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 800380a:	b580      	push	{r7, lr}
 800380c:	b084      	sub	sp, #16
 800380e:	af00      	add	r7, sp, #0
 8003810:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003816:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	691b      	ldr	r3, [r3, #16]
 800381c:	f043 0204 	orr.w	r2, r3, #4
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8003824:	68f8      	ldr	r0, [r7, #12]
 8003826:	f7ff ffc7 	bl	80037b8 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	2201      	movs	r2, #1
 800382e:	711a      	strb	r2, [r3, #4]
}
 8003830:	bf00      	nop
 8003832:	3710      	adds	r7, #16
 8003834:	46bd      	mov	sp, r7
 8003836:	bd80      	pop	{r7, pc}

08003838 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b084      	sub	sp, #16
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2b00      	cmp	r3, #0
 8003844:	d101      	bne.n	800384a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003846:	2301      	movs	r3, #1
 8003848:	e08d      	b.n	8003966 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	461a      	mov	r2, r3
 8003850:	4b47      	ldr	r3, [pc, #284]	@ (8003970 <HAL_DMA_Init+0x138>)
 8003852:	429a      	cmp	r2, r3
 8003854:	d80f      	bhi.n	8003876 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	461a      	mov	r2, r3
 800385c:	4b45      	ldr	r3, [pc, #276]	@ (8003974 <HAL_DMA_Init+0x13c>)
 800385e:	4413      	add	r3, r2
 8003860:	4a45      	ldr	r2, [pc, #276]	@ (8003978 <HAL_DMA_Init+0x140>)
 8003862:	fba2 2303 	umull	r2, r3, r2, r3
 8003866:	091b      	lsrs	r3, r3, #4
 8003868:	009a      	lsls	r2, r3, #2
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	4a42      	ldr	r2, [pc, #264]	@ (800397c <HAL_DMA_Init+0x144>)
 8003872:	641a      	str	r2, [r3, #64]	@ 0x40
 8003874:	e00e      	b.n	8003894 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	461a      	mov	r2, r3
 800387c:	4b40      	ldr	r3, [pc, #256]	@ (8003980 <HAL_DMA_Init+0x148>)
 800387e:	4413      	add	r3, r2
 8003880:	4a3d      	ldr	r2, [pc, #244]	@ (8003978 <HAL_DMA_Init+0x140>)
 8003882:	fba2 2303 	umull	r2, r3, r2, r3
 8003886:	091b      	lsrs	r3, r3, #4
 8003888:	009a      	lsls	r2, r3, #2
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	4a3c      	ldr	r2, [pc, #240]	@ (8003984 <HAL_DMA_Init+0x14c>)
 8003892:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2202      	movs	r2, #2
 8003898:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80038aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80038ae:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80038b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	691b      	ldr	r3, [r3, #16]
 80038be:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	699b      	ldr	r3, [r3, #24]
 80038ca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038d0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6a1b      	ldr	r3, [r3, #32]
 80038d6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80038d8:	68fa      	ldr	r2, [r7, #12]
 80038da:	4313      	orrs	r3, r2
 80038dc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	68fa      	ldr	r2, [r7, #12]
 80038e4:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80038e6:	6878      	ldr	r0, [r7, #4]
 80038e8:	f000 f9b6 	bl	8003c58 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	689b      	ldr	r3, [r3, #8]
 80038f0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80038f4:	d102      	bne.n	80038fc <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2200      	movs	r2, #0
 80038fa:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	685a      	ldr	r2, [r3, #4]
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003904:	b2d2      	uxtb	r2, r2
 8003906:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800390c:	687a      	ldr	r2, [r7, #4]
 800390e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003910:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	2b00      	cmp	r3, #0
 8003918:	d010      	beq.n	800393c <HAL_DMA_Init+0x104>
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	2b04      	cmp	r3, #4
 8003920:	d80c      	bhi.n	800393c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003922:	6878      	ldr	r0, [r7, #4]
 8003924:	f000 f9d6 	bl	8003cd4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800392c:	2200      	movs	r2, #0
 800392e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003934:	687a      	ldr	r2, [r7, #4]
 8003936:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003938:	605a      	str	r2, [r3, #4]
 800393a:	e008      	b.n	800394e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2200      	movs	r2, #0
 8003940:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2200      	movs	r2, #0
 8003946:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2200      	movs	r2, #0
 800394c:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	2200      	movs	r2, #0
 8003952:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2201      	movs	r2, #1
 8003958:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2200      	movs	r2, #0
 8003960:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003964:	2300      	movs	r3, #0
}
 8003966:	4618      	mov	r0, r3
 8003968:	3710      	adds	r7, #16
 800396a:	46bd      	mov	sp, r7
 800396c:	bd80      	pop	{r7, pc}
 800396e:	bf00      	nop
 8003970:	40020407 	.word	0x40020407
 8003974:	bffdfff8 	.word	0xbffdfff8
 8003978:	cccccccd 	.word	0xcccccccd
 800397c:	40020000 	.word	0x40020000
 8003980:	bffdfbf8 	.word	0xbffdfbf8
 8003984:	40020400 	.word	0x40020400

08003988 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003988:	b580      	push	{r7, lr}
 800398a:	b086      	sub	sp, #24
 800398c:	af00      	add	r7, sp, #0
 800398e:	60f8      	str	r0, [r7, #12]
 8003990:	60b9      	str	r1, [r7, #8]
 8003992:	607a      	str	r2, [r7, #4]
 8003994:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003996:	2300      	movs	r3, #0
 8003998:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80039a0:	2b01      	cmp	r3, #1
 80039a2:	d101      	bne.n	80039a8 <HAL_DMA_Start_IT+0x20>
 80039a4:	2302      	movs	r3, #2
 80039a6:	e066      	b.n	8003a76 <HAL_DMA_Start_IT+0xee>
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	2201      	movs	r2, #1
 80039ac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80039b6:	b2db      	uxtb	r3, r3
 80039b8:	2b01      	cmp	r3, #1
 80039ba:	d155      	bne.n	8003a68 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	2202      	movs	r2, #2
 80039c0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	2200      	movs	r2, #0
 80039c8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	681a      	ldr	r2, [r3, #0]
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f022 0201 	bic.w	r2, r2, #1
 80039d8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	687a      	ldr	r2, [r7, #4]
 80039de:	68b9      	ldr	r1, [r7, #8]
 80039e0:	68f8      	ldr	r0, [r7, #12]
 80039e2:	f000 f8fb 	bl	8003bdc <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d008      	beq.n	8003a00 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	681a      	ldr	r2, [r3, #0]
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f042 020e 	orr.w	r2, r2, #14
 80039fc:	601a      	str	r2, [r3, #0]
 80039fe:	e00f      	b.n	8003a20 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	681a      	ldr	r2, [r3, #0]
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f022 0204 	bic.w	r2, r2, #4
 8003a0e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	681a      	ldr	r2, [r3, #0]
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f042 020a 	orr.w	r2, r2, #10
 8003a1e:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d007      	beq.n	8003a3e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a32:	681a      	ldr	r2, [r3, #0]
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a38:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003a3c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d007      	beq.n	8003a56 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a4a:	681a      	ldr	r2, [r3, #0]
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a50:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003a54:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	681a      	ldr	r2, [r3, #0]
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f042 0201 	orr.w	r2, r2, #1
 8003a64:	601a      	str	r2, [r3, #0]
 8003a66:	e005      	b.n	8003a74 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003a70:	2302      	movs	r3, #2
 8003a72:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003a74:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a76:	4618      	mov	r0, r3
 8003a78:	3718      	adds	r7, #24
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bd80      	pop	{r7, pc}

08003a7e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003a7e:	b580      	push	{r7, lr}
 8003a80:	b084      	sub	sp, #16
 8003a82:	af00      	add	r7, sp, #0
 8003a84:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a9a:	f003 031c 	and.w	r3, r3, #28
 8003a9e:	2204      	movs	r2, #4
 8003aa0:	409a      	lsls	r2, r3
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	4013      	ands	r3, r2
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d026      	beq.n	8003af8 <HAL_DMA_IRQHandler+0x7a>
 8003aaa:	68bb      	ldr	r3, [r7, #8]
 8003aac:	f003 0304 	and.w	r3, r3, #4
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d021      	beq.n	8003af8 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f003 0320 	and.w	r3, r3, #32
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d107      	bne.n	8003ad2 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	681a      	ldr	r2, [r3, #0]
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f022 0204 	bic.w	r2, r2, #4
 8003ad0:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ad6:	f003 021c 	and.w	r2, r3, #28
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ade:	2104      	movs	r1, #4
 8003ae0:	fa01 f202 	lsl.w	r2, r1, r2
 8003ae4:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d071      	beq.n	8003bd2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003af2:	6878      	ldr	r0, [r7, #4]
 8003af4:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003af6:	e06c      	b.n	8003bd2 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003afc:	f003 031c 	and.w	r3, r3, #28
 8003b00:	2202      	movs	r2, #2
 8003b02:	409a      	lsls	r2, r3
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	4013      	ands	r3, r2
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d02e      	beq.n	8003b6a <HAL_DMA_IRQHandler+0xec>
 8003b0c:	68bb      	ldr	r3, [r7, #8]
 8003b0e:	f003 0302 	and.w	r3, r3, #2
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d029      	beq.n	8003b6a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f003 0320 	and.w	r3, r3, #32
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d10b      	bne.n	8003b3c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	681a      	ldr	r2, [r3, #0]
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f022 020a 	bic.w	r2, r2, #10
 8003b32:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2201      	movs	r2, #1
 8003b38:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b40:	f003 021c 	and.w	r2, r3, #28
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b48:	2102      	movs	r1, #2
 8003b4a:	fa01 f202 	lsl.w	r2, r1, r2
 8003b4e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2200      	movs	r2, #0
 8003b54:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d038      	beq.n	8003bd2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b64:	6878      	ldr	r0, [r7, #4]
 8003b66:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003b68:	e033      	b.n	8003bd2 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b6e:	f003 031c 	and.w	r3, r3, #28
 8003b72:	2208      	movs	r2, #8
 8003b74:	409a      	lsls	r2, r3
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	4013      	ands	r3, r2
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d02a      	beq.n	8003bd4 <HAL_DMA_IRQHandler+0x156>
 8003b7e:	68bb      	ldr	r3, [r7, #8]
 8003b80:	f003 0308 	and.w	r3, r3, #8
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d025      	beq.n	8003bd4 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	681a      	ldr	r2, [r3, #0]
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f022 020e 	bic.w	r2, r2, #14
 8003b96:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b9c:	f003 021c 	and.w	r2, r3, #28
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ba4:	2101      	movs	r1, #1
 8003ba6:	fa01 f202 	lsl.w	r2, r1, r2
 8003baa:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2201      	movs	r2, #1
 8003bb0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2201      	movs	r2, #1
 8003bb6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d004      	beq.n	8003bd4 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003bce:	6878      	ldr	r0, [r7, #4]
 8003bd0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003bd2:	bf00      	nop
 8003bd4:	bf00      	nop
}
 8003bd6:	3710      	adds	r7, #16
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	bd80      	pop	{r7, pc}

08003bdc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	b085      	sub	sp, #20
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	60f8      	str	r0, [r7, #12]
 8003be4:	60b9      	str	r1, [r7, #8]
 8003be6:	607a      	str	r2, [r7, #4]
 8003be8:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bee:	68fa      	ldr	r2, [r7, #12]
 8003bf0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003bf2:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d004      	beq.n	8003c06 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c00:	68fa      	ldr	r2, [r7, #12]
 8003c02:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003c04:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c0a:	f003 021c 	and.w	r2, r3, #28
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c12:	2101      	movs	r1, #1
 8003c14:	fa01 f202 	lsl.w	r2, r1, r2
 8003c18:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	683a      	ldr	r2, [r7, #0]
 8003c20:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	689b      	ldr	r3, [r3, #8]
 8003c26:	2b10      	cmp	r3, #16
 8003c28:	d108      	bne.n	8003c3c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	687a      	ldr	r2, [r7, #4]
 8003c30:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	68ba      	ldr	r2, [r7, #8]
 8003c38:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003c3a:	e007      	b.n	8003c4c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	68ba      	ldr	r2, [r7, #8]
 8003c42:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	687a      	ldr	r2, [r7, #4]
 8003c4a:	60da      	str	r2, [r3, #12]
}
 8003c4c:	bf00      	nop
 8003c4e:	3714      	adds	r7, #20
 8003c50:	46bd      	mov	sp, r7
 8003c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c56:	4770      	bx	lr

08003c58 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b085      	sub	sp, #20
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	461a      	mov	r2, r3
 8003c66:	4b17      	ldr	r3, [pc, #92]	@ (8003cc4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8003c68:	429a      	cmp	r2, r3
 8003c6a:	d80a      	bhi.n	8003c82 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c70:	089b      	lsrs	r3, r3, #2
 8003c72:	009b      	lsls	r3, r3, #2
 8003c74:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003c78:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8003c7c:	687a      	ldr	r2, [r7, #4]
 8003c7e:	6493      	str	r3, [r2, #72]	@ 0x48
 8003c80:	e007      	b.n	8003c92 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c86:	089b      	lsrs	r3, r3, #2
 8003c88:	009a      	lsls	r2, r3, #2
 8003c8a:	4b0f      	ldr	r3, [pc, #60]	@ (8003cc8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003c8c:	4413      	add	r3, r2
 8003c8e:	687a      	ldr	r2, [r7, #4]
 8003c90:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	b2db      	uxtb	r3, r3
 8003c98:	3b08      	subs	r3, #8
 8003c9a:	4a0c      	ldr	r2, [pc, #48]	@ (8003ccc <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003c9c:	fba2 2303 	umull	r2, r3, r2, r3
 8003ca0:	091b      	lsrs	r3, r3, #4
 8003ca2:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	4a0a      	ldr	r2, [pc, #40]	@ (8003cd0 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8003ca8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	f003 031f 	and.w	r3, r3, #31
 8003cb0:	2201      	movs	r2, #1
 8003cb2:	409a      	lsls	r2, r3
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003cb8:	bf00      	nop
 8003cba:	3714      	adds	r7, #20
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc2:	4770      	bx	lr
 8003cc4:	40020407 	.word	0x40020407
 8003cc8:	4002081c 	.word	0x4002081c
 8003ccc:	cccccccd 	.word	0xcccccccd
 8003cd0:	40020880 	.word	0x40020880

08003cd4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003cd4:	b480      	push	{r7}
 8003cd6:	b085      	sub	sp, #20
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	685b      	ldr	r3, [r3, #4]
 8003ce0:	b2db      	uxtb	r3, r3
 8003ce2:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003ce4:	68fa      	ldr	r2, [r7, #12]
 8003ce6:	4b0b      	ldr	r3, [pc, #44]	@ (8003d14 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003ce8:	4413      	add	r3, r2
 8003cea:	009b      	lsls	r3, r3, #2
 8003cec:	461a      	mov	r2, r3
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	4a08      	ldr	r2, [pc, #32]	@ (8003d18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003cf6:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	3b01      	subs	r3, #1
 8003cfc:	f003 0303 	and.w	r3, r3, #3
 8003d00:	2201      	movs	r2, #1
 8003d02:	409a      	lsls	r2, r3
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8003d08:	bf00      	nop
 8003d0a:	3714      	adds	r7, #20
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d12:	4770      	bx	lr
 8003d14:	1000823f 	.word	0x1000823f
 8003d18:	40020940 	.word	0x40020940

08003d1c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d1c:	b480      	push	{r7}
 8003d1e:	b087      	sub	sp, #28
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
 8003d24:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003d26:	2300      	movs	r3, #0
 8003d28:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d2a:	e166      	b.n	8003ffa <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	681a      	ldr	r2, [r3, #0]
 8003d30:	2101      	movs	r1, #1
 8003d32:	697b      	ldr	r3, [r7, #20]
 8003d34:	fa01 f303 	lsl.w	r3, r1, r3
 8003d38:	4013      	ands	r3, r2
 8003d3a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	f000 8158 	beq.w	8003ff4 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	685b      	ldr	r3, [r3, #4]
 8003d48:	f003 0303 	and.w	r3, r3, #3
 8003d4c:	2b01      	cmp	r3, #1
 8003d4e:	d005      	beq.n	8003d5c <HAL_GPIO_Init+0x40>
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	f003 0303 	and.w	r3, r3, #3
 8003d58:	2b02      	cmp	r3, #2
 8003d5a:	d130      	bne.n	8003dbe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	689b      	ldr	r3, [r3, #8]
 8003d60:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003d62:	697b      	ldr	r3, [r7, #20]
 8003d64:	005b      	lsls	r3, r3, #1
 8003d66:	2203      	movs	r2, #3
 8003d68:	fa02 f303 	lsl.w	r3, r2, r3
 8003d6c:	43db      	mvns	r3, r3
 8003d6e:	693a      	ldr	r2, [r7, #16]
 8003d70:	4013      	ands	r3, r2
 8003d72:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	68da      	ldr	r2, [r3, #12]
 8003d78:	697b      	ldr	r3, [r7, #20]
 8003d7a:	005b      	lsls	r3, r3, #1
 8003d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d80:	693a      	ldr	r2, [r7, #16]
 8003d82:	4313      	orrs	r3, r2
 8003d84:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	693a      	ldr	r2, [r7, #16]
 8003d8a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003d92:	2201      	movs	r2, #1
 8003d94:	697b      	ldr	r3, [r7, #20]
 8003d96:	fa02 f303 	lsl.w	r3, r2, r3
 8003d9a:	43db      	mvns	r3, r3
 8003d9c:	693a      	ldr	r2, [r7, #16]
 8003d9e:	4013      	ands	r3, r2
 8003da0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	685b      	ldr	r3, [r3, #4]
 8003da6:	091b      	lsrs	r3, r3, #4
 8003da8:	f003 0201 	and.w	r2, r3, #1
 8003dac:	697b      	ldr	r3, [r7, #20]
 8003dae:	fa02 f303 	lsl.w	r3, r2, r3
 8003db2:	693a      	ldr	r2, [r7, #16]
 8003db4:	4313      	orrs	r3, r2
 8003db6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	693a      	ldr	r2, [r7, #16]
 8003dbc:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	685b      	ldr	r3, [r3, #4]
 8003dc2:	f003 0303 	and.w	r3, r3, #3
 8003dc6:	2b03      	cmp	r3, #3
 8003dc8:	d017      	beq.n	8003dfa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	68db      	ldr	r3, [r3, #12]
 8003dce:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003dd0:	697b      	ldr	r3, [r7, #20]
 8003dd2:	005b      	lsls	r3, r3, #1
 8003dd4:	2203      	movs	r2, #3
 8003dd6:	fa02 f303 	lsl.w	r3, r2, r3
 8003dda:	43db      	mvns	r3, r3
 8003ddc:	693a      	ldr	r2, [r7, #16]
 8003dde:	4013      	ands	r3, r2
 8003de0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	689a      	ldr	r2, [r3, #8]
 8003de6:	697b      	ldr	r3, [r7, #20]
 8003de8:	005b      	lsls	r3, r3, #1
 8003dea:	fa02 f303 	lsl.w	r3, r2, r3
 8003dee:	693a      	ldr	r2, [r7, #16]
 8003df0:	4313      	orrs	r3, r2
 8003df2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	693a      	ldr	r2, [r7, #16]
 8003df8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003dfa:	683b      	ldr	r3, [r7, #0]
 8003dfc:	685b      	ldr	r3, [r3, #4]
 8003dfe:	f003 0303 	and.w	r3, r3, #3
 8003e02:	2b02      	cmp	r3, #2
 8003e04:	d123      	bne.n	8003e4e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003e06:	697b      	ldr	r3, [r7, #20]
 8003e08:	08da      	lsrs	r2, r3, #3
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	3208      	adds	r2, #8
 8003e0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e12:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003e14:	697b      	ldr	r3, [r7, #20]
 8003e16:	f003 0307 	and.w	r3, r3, #7
 8003e1a:	009b      	lsls	r3, r3, #2
 8003e1c:	220f      	movs	r2, #15
 8003e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e22:	43db      	mvns	r3, r3
 8003e24:	693a      	ldr	r2, [r7, #16]
 8003e26:	4013      	ands	r3, r2
 8003e28:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003e2a:	683b      	ldr	r3, [r7, #0]
 8003e2c:	691a      	ldr	r2, [r3, #16]
 8003e2e:	697b      	ldr	r3, [r7, #20]
 8003e30:	f003 0307 	and.w	r3, r3, #7
 8003e34:	009b      	lsls	r3, r3, #2
 8003e36:	fa02 f303 	lsl.w	r3, r2, r3
 8003e3a:	693a      	ldr	r2, [r7, #16]
 8003e3c:	4313      	orrs	r3, r2
 8003e3e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003e40:	697b      	ldr	r3, [r7, #20]
 8003e42:	08da      	lsrs	r2, r3, #3
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	3208      	adds	r2, #8
 8003e48:	6939      	ldr	r1, [r7, #16]
 8003e4a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003e54:	697b      	ldr	r3, [r7, #20]
 8003e56:	005b      	lsls	r3, r3, #1
 8003e58:	2203      	movs	r2, #3
 8003e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e5e:	43db      	mvns	r3, r3
 8003e60:	693a      	ldr	r2, [r7, #16]
 8003e62:	4013      	ands	r3, r2
 8003e64:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	685b      	ldr	r3, [r3, #4]
 8003e6a:	f003 0203 	and.w	r2, r3, #3
 8003e6e:	697b      	ldr	r3, [r7, #20]
 8003e70:	005b      	lsls	r3, r3, #1
 8003e72:	fa02 f303 	lsl.w	r3, r2, r3
 8003e76:	693a      	ldr	r2, [r7, #16]
 8003e78:	4313      	orrs	r3, r2
 8003e7a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	693a      	ldr	r2, [r7, #16]
 8003e80:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	685b      	ldr	r3, [r3, #4]
 8003e86:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	f000 80b2 	beq.w	8003ff4 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e90:	4b61      	ldr	r3, [pc, #388]	@ (8004018 <HAL_GPIO_Init+0x2fc>)
 8003e92:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e94:	4a60      	ldr	r2, [pc, #384]	@ (8004018 <HAL_GPIO_Init+0x2fc>)
 8003e96:	f043 0301 	orr.w	r3, r3, #1
 8003e9a:	6613      	str	r3, [r2, #96]	@ 0x60
 8003e9c:	4b5e      	ldr	r3, [pc, #376]	@ (8004018 <HAL_GPIO_Init+0x2fc>)
 8003e9e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ea0:	f003 0301 	and.w	r3, r3, #1
 8003ea4:	60bb      	str	r3, [r7, #8]
 8003ea6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003ea8:	4a5c      	ldr	r2, [pc, #368]	@ (800401c <HAL_GPIO_Init+0x300>)
 8003eaa:	697b      	ldr	r3, [r7, #20]
 8003eac:	089b      	lsrs	r3, r3, #2
 8003eae:	3302      	adds	r3, #2
 8003eb0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003eb4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003eb6:	697b      	ldr	r3, [r7, #20]
 8003eb8:	f003 0303 	and.w	r3, r3, #3
 8003ebc:	009b      	lsls	r3, r3, #2
 8003ebe:	220f      	movs	r2, #15
 8003ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec4:	43db      	mvns	r3, r3
 8003ec6:	693a      	ldr	r2, [r7, #16]
 8003ec8:	4013      	ands	r3, r2
 8003eca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003ed2:	d02b      	beq.n	8003f2c <HAL_GPIO_Init+0x210>
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	4a52      	ldr	r2, [pc, #328]	@ (8004020 <HAL_GPIO_Init+0x304>)
 8003ed8:	4293      	cmp	r3, r2
 8003eda:	d025      	beq.n	8003f28 <HAL_GPIO_Init+0x20c>
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	4a51      	ldr	r2, [pc, #324]	@ (8004024 <HAL_GPIO_Init+0x308>)
 8003ee0:	4293      	cmp	r3, r2
 8003ee2:	d01f      	beq.n	8003f24 <HAL_GPIO_Init+0x208>
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	4a50      	ldr	r2, [pc, #320]	@ (8004028 <HAL_GPIO_Init+0x30c>)
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d019      	beq.n	8003f20 <HAL_GPIO_Init+0x204>
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	4a4f      	ldr	r2, [pc, #316]	@ (800402c <HAL_GPIO_Init+0x310>)
 8003ef0:	4293      	cmp	r3, r2
 8003ef2:	d013      	beq.n	8003f1c <HAL_GPIO_Init+0x200>
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	4a4e      	ldr	r2, [pc, #312]	@ (8004030 <HAL_GPIO_Init+0x314>)
 8003ef8:	4293      	cmp	r3, r2
 8003efa:	d00d      	beq.n	8003f18 <HAL_GPIO_Init+0x1fc>
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	4a4d      	ldr	r2, [pc, #308]	@ (8004034 <HAL_GPIO_Init+0x318>)
 8003f00:	4293      	cmp	r3, r2
 8003f02:	d007      	beq.n	8003f14 <HAL_GPIO_Init+0x1f8>
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	4a4c      	ldr	r2, [pc, #304]	@ (8004038 <HAL_GPIO_Init+0x31c>)
 8003f08:	4293      	cmp	r3, r2
 8003f0a:	d101      	bne.n	8003f10 <HAL_GPIO_Init+0x1f4>
 8003f0c:	2307      	movs	r3, #7
 8003f0e:	e00e      	b.n	8003f2e <HAL_GPIO_Init+0x212>
 8003f10:	2308      	movs	r3, #8
 8003f12:	e00c      	b.n	8003f2e <HAL_GPIO_Init+0x212>
 8003f14:	2306      	movs	r3, #6
 8003f16:	e00a      	b.n	8003f2e <HAL_GPIO_Init+0x212>
 8003f18:	2305      	movs	r3, #5
 8003f1a:	e008      	b.n	8003f2e <HAL_GPIO_Init+0x212>
 8003f1c:	2304      	movs	r3, #4
 8003f1e:	e006      	b.n	8003f2e <HAL_GPIO_Init+0x212>
 8003f20:	2303      	movs	r3, #3
 8003f22:	e004      	b.n	8003f2e <HAL_GPIO_Init+0x212>
 8003f24:	2302      	movs	r3, #2
 8003f26:	e002      	b.n	8003f2e <HAL_GPIO_Init+0x212>
 8003f28:	2301      	movs	r3, #1
 8003f2a:	e000      	b.n	8003f2e <HAL_GPIO_Init+0x212>
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	697a      	ldr	r2, [r7, #20]
 8003f30:	f002 0203 	and.w	r2, r2, #3
 8003f34:	0092      	lsls	r2, r2, #2
 8003f36:	4093      	lsls	r3, r2
 8003f38:	693a      	ldr	r2, [r7, #16]
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003f3e:	4937      	ldr	r1, [pc, #220]	@ (800401c <HAL_GPIO_Init+0x300>)
 8003f40:	697b      	ldr	r3, [r7, #20]
 8003f42:	089b      	lsrs	r3, r3, #2
 8003f44:	3302      	adds	r3, #2
 8003f46:	693a      	ldr	r2, [r7, #16]
 8003f48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003f4c:	4b3b      	ldr	r3, [pc, #236]	@ (800403c <HAL_GPIO_Init+0x320>)
 8003f4e:	689b      	ldr	r3, [r3, #8]
 8003f50:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	43db      	mvns	r3, r3
 8003f56:	693a      	ldr	r2, [r7, #16]
 8003f58:	4013      	ands	r3, r2
 8003f5a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	685b      	ldr	r3, [r3, #4]
 8003f60:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d003      	beq.n	8003f70 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8003f68:	693a      	ldr	r2, [r7, #16]
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	4313      	orrs	r3, r2
 8003f6e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003f70:	4a32      	ldr	r2, [pc, #200]	@ (800403c <HAL_GPIO_Init+0x320>)
 8003f72:	693b      	ldr	r3, [r7, #16]
 8003f74:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003f76:	4b31      	ldr	r3, [pc, #196]	@ (800403c <HAL_GPIO_Init+0x320>)
 8003f78:	68db      	ldr	r3, [r3, #12]
 8003f7a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	43db      	mvns	r3, r3
 8003f80:	693a      	ldr	r2, [r7, #16]
 8003f82:	4013      	ands	r3, r2
 8003f84:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003f86:	683b      	ldr	r3, [r7, #0]
 8003f88:	685b      	ldr	r3, [r3, #4]
 8003f8a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d003      	beq.n	8003f9a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8003f92:	693a      	ldr	r2, [r7, #16]
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	4313      	orrs	r3, r2
 8003f98:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003f9a:	4a28      	ldr	r2, [pc, #160]	@ (800403c <HAL_GPIO_Init+0x320>)
 8003f9c:	693b      	ldr	r3, [r7, #16]
 8003f9e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003fa0:	4b26      	ldr	r3, [pc, #152]	@ (800403c <HAL_GPIO_Init+0x320>)
 8003fa2:	685b      	ldr	r3, [r3, #4]
 8003fa4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	43db      	mvns	r3, r3
 8003faa:	693a      	ldr	r2, [r7, #16]
 8003fac:	4013      	ands	r3, r2
 8003fae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d003      	beq.n	8003fc4 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8003fbc:	693a      	ldr	r2, [r7, #16]
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	4313      	orrs	r3, r2
 8003fc2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003fc4:	4a1d      	ldr	r2, [pc, #116]	@ (800403c <HAL_GPIO_Init+0x320>)
 8003fc6:	693b      	ldr	r3, [r7, #16]
 8003fc8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003fca:	4b1c      	ldr	r3, [pc, #112]	@ (800403c <HAL_GPIO_Init+0x320>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	43db      	mvns	r3, r3
 8003fd4:	693a      	ldr	r2, [r7, #16]
 8003fd6:	4013      	ands	r3, r2
 8003fd8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	685b      	ldr	r3, [r3, #4]
 8003fde:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d003      	beq.n	8003fee <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8003fe6:	693a      	ldr	r2, [r7, #16]
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	4313      	orrs	r3, r2
 8003fec:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003fee:	4a13      	ldr	r2, [pc, #76]	@ (800403c <HAL_GPIO_Init+0x320>)
 8003ff0:	693b      	ldr	r3, [r7, #16]
 8003ff2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003ff4:	697b      	ldr	r3, [r7, #20]
 8003ff6:	3301      	adds	r3, #1
 8003ff8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	681a      	ldr	r2, [r3, #0]
 8003ffe:	697b      	ldr	r3, [r7, #20]
 8004000:	fa22 f303 	lsr.w	r3, r2, r3
 8004004:	2b00      	cmp	r3, #0
 8004006:	f47f ae91 	bne.w	8003d2c <HAL_GPIO_Init+0x10>
  }
}
 800400a:	bf00      	nop
 800400c:	bf00      	nop
 800400e:	371c      	adds	r7, #28
 8004010:	46bd      	mov	sp, r7
 8004012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004016:	4770      	bx	lr
 8004018:	40021000 	.word	0x40021000
 800401c:	40010000 	.word	0x40010000
 8004020:	48000400 	.word	0x48000400
 8004024:	48000800 	.word	0x48000800
 8004028:	48000c00 	.word	0x48000c00
 800402c:	48001000 	.word	0x48001000
 8004030:	48001400 	.word	0x48001400
 8004034:	48001800 	.word	0x48001800
 8004038:	48001c00 	.word	0x48001c00
 800403c:	40010400 	.word	0x40010400

08004040 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004040:	b480      	push	{r7}
 8004042:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004044:	4b0d      	ldr	r3, [pc, #52]	@ (800407c <HAL_PWREx_GetVoltageRange+0x3c>)
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800404c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004050:	d102      	bne.n	8004058 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8004052:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004056:	e00b      	b.n	8004070 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8004058:	4b08      	ldr	r3, [pc, #32]	@ (800407c <HAL_PWREx_GetVoltageRange+0x3c>)
 800405a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800405e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004062:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004066:	d102      	bne.n	800406e <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8004068:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800406c:	e000      	b.n	8004070 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 800406e:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8004070:	4618      	mov	r0, r3
 8004072:	46bd      	mov	sp, r7
 8004074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004078:	4770      	bx	lr
 800407a:	bf00      	nop
 800407c:	40007000 	.word	0x40007000

08004080 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004080:	b480      	push	{r7}
 8004082:	b085      	sub	sp, #20
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2b00      	cmp	r3, #0
 800408c:	d141      	bne.n	8004112 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800408e:	4b4b      	ldr	r3, [pc, #300]	@ (80041bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004096:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800409a:	d131      	bne.n	8004100 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800409c:	4b47      	ldr	r3, [pc, #284]	@ (80041bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800409e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80040a2:	4a46      	ldr	r2, [pc, #280]	@ (80041bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80040a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80040a8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80040ac:	4b43      	ldr	r3, [pc, #268]	@ (80041bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80040b4:	4a41      	ldr	r2, [pc, #260]	@ (80041bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80040b6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80040ba:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80040bc:	4b40      	ldr	r3, [pc, #256]	@ (80041c0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	2232      	movs	r2, #50	@ 0x32
 80040c2:	fb02 f303 	mul.w	r3, r2, r3
 80040c6:	4a3f      	ldr	r2, [pc, #252]	@ (80041c4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80040c8:	fba2 2303 	umull	r2, r3, r2, r3
 80040cc:	0c9b      	lsrs	r3, r3, #18
 80040ce:	3301      	adds	r3, #1
 80040d0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80040d2:	e002      	b.n	80040da <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	3b01      	subs	r3, #1
 80040d8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80040da:	4b38      	ldr	r3, [pc, #224]	@ (80041bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80040dc:	695b      	ldr	r3, [r3, #20]
 80040de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040e6:	d102      	bne.n	80040ee <HAL_PWREx_ControlVoltageScaling+0x6e>
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d1f2      	bne.n	80040d4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80040ee:	4b33      	ldr	r3, [pc, #204]	@ (80041bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80040f0:	695b      	ldr	r3, [r3, #20]
 80040f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040fa:	d158      	bne.n	80041ae <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80040fc:	2303      	movs	r3, #3
 80040fe:	e057      	b.n	80041b0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004100:	4b2e      	ldr	r3, [pc, #184]	@ (80041bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004102:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004106:	4a2d      	ldr	r2, [pc, #180]	@ (80041bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004108:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800410c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004110:	e04d      	b.n	80041ae <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004118:	d141      	bne.n	800419e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800411a:	4b28      	ldr	r3, [pc, #160]	@ (80041bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004122:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004126:	d131      	bne.n	800418c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004128:	4b24      	ldr	r3, [pc, #144]	@ (80041bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800412a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800412e:	4a23      	ldr	r2, [pc, #140]	@ (80041bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004130:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004134:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004138:	4b20      	ldr	r3, [pc, #128]	@ (80041bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004140:	4a1e      	ldr	r2, [pc, #120]	@ (80041bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004142:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004146:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8004148:	4b1d      	ldr	r3, [pc, #116]	@ (80041c0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	2232      	movs	r2, #50	@ 0x32
 800414e:	fb02 f303 	mul.w	r3, r2, r3
 8004152:	4a1c      	ldr	r2, [pc, #112]	@ (80041c4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004154:	fba2 2303 	umull	r2, r3, r2, r3
 8004158:	0c9b      	lsrs	r3, r3, #18
 800415a:	3301      	adds	r3, #1
 800415c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800415e:	e002      	b.n	8004166 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	3b01      	subs	r3, #1
 8004164:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004166:	4b15      	ldr	r3, [pc, #84]	@ (80041bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004168:	695b      	ldr	r3, [r3, #20]
 800416a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800416e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004172:	d102      	bne.n	800417a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	2b00      	cmp	r3, #0
 8004178:	d1f2      	bne.n	8004160 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800417a:	4b10      	ldr	r3, [pc, #64]	@ (80041bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800417c:	695b      	ldr	r3, [r3, #20]
 800417e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004182:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004186:	d112      	bne.n	80041ae <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004188:	2303      	movs	r3, #3
 800418a:	e011      	b.n	80041b0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800418c:	4b0b      	ldr	r3, [pc, #44]	@ (80041bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800418e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004192:	4a0a      	ldr	r2, [pc, #40]	@ (80041bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004194:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004198:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800419c:	e007      	b.n	80041ae <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800419e:	4b07      	ldr	r3, [pc, #28]	@ (80041bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80041a6:	4a05      	ldr	r2, [pc, #20]	@ (80041bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041a8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80041ac:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80041ae:	2300      	movs	r3, #0
}
 80041b0:	4618      	mov	r0, r3
 80041b2:	3714      	adds	r7, #20
 80041b4:	46bd      	mov	sp, r7
 80041b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ba:	4770      	bx	lr
 80041bc:	40007000 	.word	0x40007000
 80041c0:	20040000 	.word	0x20040000
 80041c4:	431bde83 	.word	0x431bde83

080041c8 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80041c8:	b480      	push	{r7}
 80041ca:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 80041cc:	4b05      	ldr	r3, [pc, #20]	@ (80041e4 <HAL_PWREx_EnableVddIO2+0x1c>)
 80041ce:	685b      	ldr	r3, [r3, #4]
 80041d0:	4a04      	ldr	r2, [pc, #16]	@ (80041e4 <HAL_PWREx_EnableVddIO2+0x1c>)
 80041d2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80041d6:	6053      	str	r3, [r2, #4]
}
 80041d8:	bf00      	nop
 80041da:	46bd      	mov	sp, r7
 80041dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e0:	4770      	bx	lr
 80041e2:	bf00      	nop
 80041e4:	40007000 	.word	0x40007000

080041e8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b088      	sub	sp, #32
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d102      	bne.n	80041fc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80041f6:	2301      	movs	r3, #1
 80041f8:	f000 bc08 	b.w	8004a0c <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80041fc:	4b96      	ldr	r3, [pc, #600]	@ (8004458 <HAL_RCC_OscConfig+0x270>)
 80041fe:	689b      	ldr	r3, [r3, #8]
 8004200:	f003 030c 	and.w	r3, r3, #12
 8004204:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004206:	4b94      	ldr	r3, [pc, #592]	@ (8004458 <HAL_RCC_OscConfig+0x270>)
 8004208:	68db      	ldr	r3, [r3, #12]
 800420a:	f003 0303 	and.w	r3, r3, #3
 800420e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f003 0310 	and.w	r3, r3, #16
 8004218:	2b00      	cmp	r3, #0
 800421a:	f000 80e4 	beq.w	80043e6 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800421e:	69bb      	ldr	r3, [r7, #24]
 8004220:	2b00      	cmp	r3, #0
 8004222:	d007      	beq.n	8004234 <HAL_RCC_OscConfig+0x4c>
 8004224:	69bb      	ldr	r3, [r7, #24]
 8004226:	2b0c      	cmp	r3, #12
 8004228:	f040 808b 	bne.w	8004342 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800422c:	697b      	ldr	r3, [r7, #20]
 800422e:	2b01      	cmp	r3, #1
 8004230:	f040 8087 	bne.w	8004342 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004234:	4b88      	ldr	r3, [pc, #544]	@ (8004458 <HAL_RCC_OscConfig+0x270>)
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f003 0302 	and.w	r3, r3, #2
 800423c:	2b00      	cmp	r3, #0
 800423e:	d005      	beq.n	800424c <HAL_RCC_OscConfig+0x64>
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	699b      	ldr	r3, [r3, #24]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d101      	bne.n	800424c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8004248:	2301      	movs	r3, #1
 800424a:	e3df      	b.n	8004a0c <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6a1a      	ldr	r2, [r3, #32]
 8004250:	4b81      	ldr	r3, [pc, #516]	@ (8004458 <HAL_RCC_OscConfig+0x270>)
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f003 0308 	and.w	r3, r3, #8
 8004258:	2b00      	cmp	r3, #0
 800425a:	d004      	beq.n	8004266 <HAL_RCC_OscConfig+0x7e>
 800425c:	4b7e      	ldr	r3, [pc, #504]	@ (8004458 <HAL_RCC_OscConfig+0x270>)
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004264:	e005      	b.n	8004272 <HAL_RCC_OscConfig+0x8a>
 8004266:	4b7c      	ldr	r3, [pc, #496]	@ (8004458 <HAL_RCC_OscConfig+0x270>)
 8004268:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800426c:	091b      	lsrs	r3, r3, #4
 800426e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004272:	4293      	cmp	r3, r2
 8004274:	d223      	bcs.n	80042be <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6a1b      	ldr	r3, [r3, #32]
 800427a:	4618      	mov	r0, r3
 800427c:	f000 fdcc 	bl	8004e18 <RCC_SetFlashLatencyFromMSIRange>
 8004280:	4603      	mov	r3, r0
 8004282:	2b00      	cmp	r3, #0
 8004284:	d001      	beq.n	800428a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8004286:	2301      	movs	r3, #1
 8004288:	e3c0      	b.n	8004a0c <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800428a:	4b73      	ldr	r3, [pc, #460]	@ (8004458 <HAL_RCC_OscConfig+0x270>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	4a72      	ldr	r2, [pc, #456]	@ (8004458 <HAL_RCC_OscConfig+0x270>)
 8004290:	f043 0308 	orr.w	r3, r3, #8
 8004294:	6013      	str	r3, [r2, #0]
 8004296:	4b70      	ldr	r3, [pc, #448]	@ (8004458 <HAL_RCC_OscConfig+0x270>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6a1b      	ldr	r3, [r3, #32]
 80042a2:	496d      	ldr	r1, [pc, #436]	@ (8004458 <HAL_RCC_OscConfig+0x270>)
 80042a4:	4313      	orrs	r3, r2
 80042a6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80042a8:	4b6b      	ldr	r3, [pc, #428]	@ (8004458 <HAL_RCC_OscConfig+0x270>)
 80042aa:	685b      	ldr	r3, [r3, #4]
 80042ac:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	69db      	ldr	r3, [r3, #28]
 80042b4:	021b      	lsls	r3, r3, #8
 80042b6:	4968      	ldr	r1, [pc, #416]	@ (8004458 <HAL_RCC_OscConfig+0x270>)
 80042b8:	4313      	orrs	r3, r2
 80042ba:	604b      	str	r3, [r1, #4]
 80042bc:	e025      	b.n	800430a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80042be:	4b66      	ldr	r3, [pc, #408]	@ (8004458 <HAL_RCC_OscConfig+0x270>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	4a65      	ldr	r2, [pc, #404]	@ (8004458 <HAL_RCC_OscConfig+0x270>)
 80042c4:	f043 0308 	orr.w	r3, r3, #8
 80042c8:	6013      	str	r3, [r2, #0]
 80042ca:	4b63      	ldr	r3, [pc, #396]	@ (8004458 <HAL_RCC_OscConfig+0x270>)
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6a1b      	ldr	r3, [r3, #32]
 80042d6:	4960      	ldr	r1, [pc, #384]	@ (8004458 <HAL_RCC_OscConfig+0x270>)
 80042d8:	4313      	orrs	r3, r2
 80042da:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80042dc:	4b5e      	ldr	r3, [pc, #376]	@ (8004458 <HAL_RCC_OscConfig+0x270>)
 80042de:	685b      	ldr	r3, [r3, #4]
 80042e0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	69db      	ldr	r3, [r3, #28]
 80042e8:	021b      	lsls	r3, r3, #8
 80042ea:	495b      	ldr	r1, [pc, #364]	@ (8004458 <HAL_RCC_OscConfig+0x270>)
 80042ec:	4313      	orrs	r3, r2
 80042ee:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80042f0:	69bb      	ldr	r3, [r7, #24]
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d109      	bne.n	800430a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6a1b      	ldr	r3, [r3, #32]
 80042fa:	4618      	mov	r0, r3
 80042fc:	f000 fd8c 	bl	8004e18 <RCC_SetFlashLatencyFromMSIRange>
 8004300:	4603      	mov	r3, r0
 8004302:	2b00      	cmp	r3, #0
 8004304:	d001      	beq.n	800430a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8004306:	2301      	movs	r3, #1
 8004308:	e380      	b.n	8004a0c <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800430a:	f000 fcc1 	bl	8004c90 <HAL_RCC_GetSysClockFreq>
 800430e:	4602      	mov	r2, r0
 8004310:	4b51      	ldr	r3, [pc, #324]	@ (8004458 <HAL_RCC_OscConfig+0x270>)
 8004312:	689b      	ldr	r3, [r3, #8]
 8004314:	091b      	lsrs	r3, r3, #4
 8004316:	f003 030f 	and.w	r3, r3, #15
 800431a:	4950      	ldr	r1, [pc, #320]	@ (800445c <HAL_RCC_OscConfig+0x274>)
 800431c:	5ccb      	ldrb	r3, [r1, r3]
 800431e:	f003 031f 	and.w	r3, r3, #31
 8004322:	fa22 f303 	lsr.w	r3, r2, r3
 8004326:	4a4e      	ldr	r2, [pc, #312]	@ (8004460 <HAL_RCC_OscConfig+0x278>)
 8004328:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800432a:	4b4e      	ldr	r3, [pc, #312]	@ (8004464 <HAL_RCC_OscConfig+0x27c>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	4618      	mov	r0, r3
 8004330:	f7fd fd6c 	bl	8001e0c <HAL_InitTick>
 8004334:	4603      	mov	r3, r0
 8004336:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004338:	7bfb      	ldrb	r3, [r7, #15]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d052      	beq.n	80043e4 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800433e:	7bfb      	ldrb	r3, [r7, #15]
 8004340:	e364      	b.n	8004a0c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	699b      	ldr	r3, [r3, #24]
 8004346:	2b00      	cmp	r3, #0
 8004348:	d032      	beq.n	80043b0 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800434a:	4b43      	ldr	r3, [pc, #268]	@ (8004458 <HAL_RCC_OscConfig+0x270>)
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	4a42      	ldr	r2, [pc, #264]	@ (8004458 <HAL_RCC_OscConfig+0x270>)
 8004350:	f043 0301 	orr.w	r3, r3, #1
 8004354:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004356:	f7fd fda9 	bl	8001eac <HAL_GetTick>
 800435a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800435c:	e008      	b.n	8004370 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800435e:	f7fd fda5 	bl	8001eac <HAL_GetTick>
 8004362:	4602      	mov	r2, r0
 8004364:	693b      	ldr	r3, [r7, #16]
 8004366:	1ad3      	subs	r3, r2, r3
 8004368:	2b02      	cmp	r3, #2
 800436a:	d901      	bls.n	8004370 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800436c:	2303      	movs	r3, #3
 800436e:	e34d      	b.n	8004a0c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004370:	4b39      	ldr	r3, [pc, #228]	@ (8004458 <HAL_RCC_OscConfig+0x270>)
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f003 0302 	and.w	r3, r3, #2
 8004378:	2b00      	cmp	r3, #0
 800437a:	d0f0      	beq.n	800435e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800437c:	4b36      	ldr	r3, [pc, #216]	@ (8004458 <HAL_RCC_OscConfig+0x270>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	4a35      	ldr	r2, [pc, #212]	@ (8004458 <HAL_RCC_OscConfig+0x270>)
 8004382:	f043 0308 	orr.w	r3, r3, #8
 8004386:	6013      	str	r3, [r2, #0]
 8004388:	4b33      	ldr	r3, [pc, #204]	@ (8004458 <HAL_RCC_OscConfig+0x270>)
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6a1b      	ldr	r3, [r3, #32]
 8004394:	4930      	ldr	r1, [pc, #192]	@ (8004458 <HAL_RCC_OscConfig+0x270>)
 8004396:	4313      	orrs	r3, r2
 8004398:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800439a:	4b2f      	ldr	r3, [pc, #188]	@ (8004458 <HAL_RCC_OscConfig+0x270>)
 800439c:	685b      	ldr	r3, [r3, #4]
 800439e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	69db      	ldr	r3, [r3, #28]
 80043a6:	021b      	lsls	r3, r3, #8
 80043a8:	492b      	ldr	r1, [pc, #172]	@ (8004458 <HAL_RCC_OscConfig+0x270>)
 80043aa:	4313      	orrs	r3, r2
 80043ac:	604b      	str	r3, [r1, #4]
 80043ae:	e01a      	b.n	80043e6 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80043b0:	4b29      	ldr	r3, [pc, #164]	@ (8004458 <HAL_RCC_OscConfig+0x270>)
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	4a28      	ldr	r2, [pc, #160]	@ (8004458 <HAL_RCC_OscConfig+0x270>)
 80043b6:	f023 0301 	bic.w	r3, r3, #1
 80043ba:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80043bc:	f7fd fd76 	bl	8001eac <HAL_GetTick>
 80043c0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80043c2:	e008      	b.n	80043d6 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80043c4:	f7fd fd72 	bl	8001eac <HAL_GetTick>
 80043c8:	4602      	mov	r2, r0
 80043ca:	693b      	ldr	r3, [r7, #16]
 80043cc:	1ad3      	subs	r3, r2, r3
 80043ce:	2b02      	cmp	r3, #2
 80043d0:	d901      	bls.n	80043d6 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80043d2:	2303      	movs	r3, #3
 80043d4:	e31a      	b.n	8004a0c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80043d6:	4b20      	ldr	r3, [pc, #128]	@ (8004458 <HAL_RCC_OscConfig+0x270>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f003 0302 	and.w	r3, r3, #2
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d1f0      	bne.n	80043c4 <HAL_RCC_OscConfig+0x1dc>
 80043e2:	e000      	b.n	80043e6 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80043e4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f003 0301 	and.w	r3, r3, #1
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d073      	beq.n	80044da <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80043f2:	69bb      	ldr	r3, [r7, #24]
 80043f4:	2b08      	cmp	r3, #8
 80043f6:	d005      	beq.n	8004404 <HAL_RCC_OscConfig+0x21c>
 80043f8:	69bb      	ldr	r3, [r7, #24]
 80043fa:	2b0c      	cmp	r3, #12
 80043fc:	d10e      	bne.n	800441c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80043fe:	697b      	ldr	r3, [r7, #20]
 8004400:	2b03      	cmp	r3, #3
 8004402:	d10b      	bne.n	800441c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004404:	4b14      	ldr	r3, [pc, #80]	@ (8004458 <HAL_RCC_OscConfig+0x270>)
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800440c:	2b00      	cmp	r3, #0
 800440e:	d063      	beq.n	80044d8 <HAL_RCC_OscConfig+0x2f0>
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	685b      	ldr	r3, [r3, #4]
 8004414:	2b00      	cmp	r3, #0
 8004416:	d15f      	bne.n	80044d8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004418:	2301      	movs	r3, #1
 800441a:	e2f7      	b.n	8004a0c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	685b      	ldr	r3, [r3, #4]
 8004420:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004424:	d106      	bne.n	8004434 <HAL_RCC_OscConfig+0x24c>
 8004426:	4b0c      	ldr	r3, [pc, #48]	@ (8004458 <HAL_RCC_OscConfig+0x270>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	4a0b      	ldr	r2, [pc, #44]	@ (8004458 <HAL_RCC_OscConfig+0x270>)
 800442c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004430:	6013      	str	r3, [r2, #0]
 8004432:	e025      	b.n	8004480 <HAL_RCC_OscConfig+0x298>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	685b      	ldr	r3, [r3, #4]
 8004438:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800443c:	d114      	bne.n	8004468 <HAL_RCC_OscConfig+0x280>
 800443e:	4b06      	ldr	r3, [pc, #24]	@ (8004458 <HAL_RCC_OscConfig+0x270>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	4a05      	ldr	r2, [pc, #20]	@ (8004458 <HAL_RCC_OscConfig+0x270>)
 8004444:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004448:	6013      	str	r3, [r2, #0]
 800444a:	4b03      	ldr	r3, [pc, #12]	@ (8004458 <HAL_RCC_OscConfig+0x270>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	4a02      	ldr	r2, [pc, #8]	@ (8004458 <HAL_RCC_OscConfig+0x270>)
 8004450:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004454:	6013      	str	r3, [r2, #0]
 8004456:	e013      	b.n	8004480 <HAL_RCC_OscConfig+0x298>
 8004458:	40021000 	.word	0x40021000
 800445c:	080096e0 	.word	0x080096e0
 8004460:	20040000 	.word	0x20040000
 8004464:	20040004 	.word	0x20040004
 8004468:	4ba0      	ldr	r3, [pc, #640]	@ (80046ec <HAL_RCC_OscConfig+0x504>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	4a9f      	ldr	r2, [pc, #636]	@ (80046ec <HAL_RCC_OscConfig+0x504>)
 800446e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004472:	6013      	str	r3, [r2, #0]
 8004474:	4b9d      	ldr	r3, [pc, #628]	@ (80046ec <HAL_RCC_OscConfig+0x504>)
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	4a9c      	ldr	r2, [pc, #624]	@ (80046ec <HAL_RCC_OscConfig+0x504>)
 800447a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800447e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	2b00      	cmp	r3, #0
 8004486:	d013      	beq.n	80044b0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004488:	f7fd fd10 	bl	8001eac <HAL_GetTick>
 800448c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800448e:	e008      	b.n	80044a2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004490:	f7fd fd0c 	bl	8001eac <HAL_GetTick>
 8004494:	4602      	mov	r2, r0
 8004496:	693b      	ldr	r3, [r7, #16]
 8004498:	1ad3      	subs	r3, r2, r3
 800449a:	2b64      	cmp	r3, #100	@ 0x64
 800449c:	d901      	bls.n	80044a2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800449e:	2303      	movs	r3, #3
 80044a0:	e2b4      	b.n	8004a0c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80044a2:	4b92      	ldr	r3, [pc, #584]	@ (80046ec <HAL_RCC_OscConfig+0x504>)
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d0f0      	beq.n	8004490 <HAL_RCC_OscConfig+0x2a8>
 80044ae:	e014      	b.n	80044da <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044b0:	f7fd fcfc 	bl	8001eac <HAL_GetTick>
 80044b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80044b6:	e008      	b.n	80044ca <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80044b8:	f7fd fcf8 	bl	8001eac <HAL_GetTick>
 80044bc:	4602      	mov	r2, r0
 80044be:	693b      	ldr	r3, [r7, #16]
 80044c0:	1ad3      	subs	r3, r2, r3
 80044c2:	2b64      	cmp	r3, #100	@ 0x64
 80044c4:	d901      	bls.n	80044ca <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80044c6:	2303      	movs	r3, #3
 80044c8:	e2a0      	b.n	8004a0c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80044ca:	4b88      	ldr	r3, [pc, #544]	@ (80046ec <HAL_RCC_OscConfig+0x504>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d1f0      	bne.n	80044b8 <HAL_RCC_OscConfig+0x2d0>
 80044d6:	e000      	b.n	80044da <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f003 0302 	and.w	r3, r3, #2
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d060      	beq.n	80045a8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80044e6:	69bb      	ldr	r3, [r7, #24]
 80044e8:	2b04      	cmp	r3, #4
 80044ea:	d005      	beq.n	80044f8 <HAL_RCC_OscConfig+0x310>
 80044ec:	69bb      	ldr	r3, [r7, #24]
 80044ee:	2b0c      	cmp	r3, #12
 80044f0:	d119      	bne.n	8004526 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80044f2:	697b      	ldr	r3, [r7, #20]
 80044f4:	2b02      	cmp	r3, #2
 80044f6:	d116      	bne.n	8004526 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80044f8:	4b7c      	ldr	r3, [pc, #496]	@ (80046ec <HAL_RCC_OscConfig+0x504>)
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004500:	2b00      	cmp	r3, #0
 8004502:	d005      	beq.n	8004510 <HAL_RCC_OscConfig+0x328>
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	68db      	ldr	r3, [r3, #12]
 8004508:	2b00      	cmp	r3, #0
 800450a:	d101      	bne.n	8004510 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800450c:	2301      	movs	r3, #1
 800450e:	e27d      	b.n	8004a0c <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004510:	4b76      	ldr	r3, [pc, #472]	@ (80046ec <HAL_RCC_OscConfig+0x504>)
 8004512:	685b      	ldr	r3, [r3, #4]
 8004514:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	691b      	ldr	r3, [r3, #16]
 800451c:	061b      	lsls	r3, r3, #24
 800451e:	4973      	ldr	r1, [pc, #460]	@ (80046ec <HAL_RCC_OscConfig+0x504>)
 8004520:	4313      	orrs	r3, r2
 8004522:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004524:	e040      	b.n	80045a8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	68db      	ldr	r3, [r3, #12]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d023      	beq.n	8004576 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800452e:	4b6f      	ldr	r3, [pc, #444]	@ (80046ec <HAL_RCC_OscConfig+0x504>)
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	4a6e      	ldr	r2, [pc, #440]	@ (80046ec <HAL_RCC_OscConfig+0x504>)
 8004534:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004538:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800453a:	f7fd fcb7 	bl	8001eac <HAL_GetTick>
 800453e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004540:	e008      	b.n	8004554 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004542:	f7fd fcb3 	bl	8001eac <HAL_GetTick>
 8004546:	4602      	mov	r2, r0
 8004548:	693b      	ldr	r3, [r7, #16]
 800454a:	1ad3      	subs	r3, r2, r3
 800454c:	2b02      	cmp	r3, #2
 800454e:	d901      	bls.n	8004554 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004550:	2303      	movs	r3, #3
 8004552:	e25b      	b.n	8004a0c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004554:	4b65      	ldr	r3, [pc, #404]	@ (80046ec <HAL_RCC_OscConfig+0x504>)
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800455c:	2b00      	cmp	r3, #0
 800455e:	d0f0      	beq.n	8004542 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004560:	4b62      	ldr	r3, [pc, #392]	@ (80046ec <HAL_RCC_OscConfig+0x504>)
 8004562:	685b      	ldr	r3, [r3, #4]
 8004564:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	691b      	ldr	r3, [r3, #16]
 800456c:	061b      	lsls	r3, r3, #24
 800456e:	495f      	ldr	r1, [pc, #380]	@ (80046ec <HAL_RCC_OscConfig+0x504>)
 8004570:	4313      	orrs	r3, r2
 8004572:	604b      	str	r3, [r1, #4]
 8004574:	e018      	b.n	80045a8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004576:	4b5d      	ldr	r3, [pc, #372]	@ (80046ec <HAL_RCC_OscConfig+0x504>)
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	4a5c      	ldr	r2, [pc, #368]	@ (80046ec <HAL_RCC_OscConfig+0x504>)
 800457c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004580:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004582:	f7fd fc93 	bl	8001eac <HAL_GetTick>
 8004586:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004588:	e008      	b.n	800459c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800458a:	f7fd fc8f 	bl	8001eac <HAL_GetTick>
 800458e:	4602      	mov	r2, r0
 8004590:	693b      	ldr	r3, [r7, #16]
 8004592:	1ad3      	subs	r3, r2, r3
 8004594:	2b02      	cmp	r3, #2
 8004596:	d901      	bls.n	800459c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004598:	2303      	movs	r3, #3
 800459a:	e237      	b.n	8004a0c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800459c:	4b53      	ldr	r3, [pc, #332]	@ (80046ec <HAL_RCC_OscConfig+0x504>)
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d1f0      	bne.n	800458a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f003 0308 	and.w	r3, r3, #8
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d03c      	beq.n	800462e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	695b      	ldr	r3, [r3, #20]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d01c      	beq.n	80045f6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80045bc:	4b4b      	ldr	r3, [pc, #300]	@ (80046ec <HAL_RCC_OscConfig+0x504>)
 80045be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80045c2:	4a4a      	ldr	r2, [pc, #296]	@ (80046ec <HAL_RCC_OscConfig+0x504>)
 80045c4:	f043 0301 	orr.w	r3, r3, #1
 80045c8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045cc:	f7fd fc6e 	bl	8001eac <HAL_GetTick>
 80045d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80045d2:	e008      	b.n	80045e6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045d4:	f7fd fc6a 	bl	8001eac <HAL_GetTick>
 80045d8:	4602      	mov	r2, r0
 80045da:	693b      	ldr	r3, [r7, #16]
 80045dc:	1ad3      	subs	r3, r2, r3
 80045de:	2b02      	cmp	r3, #2
 80045e0:	d901      	bls.n	80045e6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80045e2:	2303      	movs	r3, #3
 80045e4:	e212      	b.n	8004a0c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80045e6:	4b41      	ldr	r3, [pc, #260]	@ (80046ec <HAL_RCC_OscConfig+0x504>)
 80045e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80045ec:	f003 0302 	and.w	r3, r3, #2
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d0ef      	beq.n	80045d4 <HAL_RCC_OscConfig+0x3ec>
 80045f4:	e01b      	b.n	800462e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80045f6:	4b3d      	ldr	r3, [pc, #244]	@ (80046ec <HAL_RCC_OscConfig+0x504>)
 80045f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80045fc:	4a3b      	ldr	r2, [pc, #236]	@ (80046ec <HAL_RCC_OscConfig+0x504>)
 80045fe:	f023 0301 	bic.w	r3, r3, #1
 8004602:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004606:	f7fd fc51 	bl	8001eac <HAL_GetTick>
 800460a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800460c:	e008      	b.n	8004620 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800460e:	f7fd fc4d 	bl	8001eac <HAL_GetTick>
 8004612:	4602      	mov	r2, r0
 8004614:	693b      	ldr	r3, [r7, #16]
 8004616:	1ad3      	subs	r3, r2, r3
 8004618:	2b02      	cmp	r3, #2
 800461a:	d901      	bls.n	8004620 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800461c:	2303      	movs	r3, #3
 800461e:	e1f5      	b.n	8004a0c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004620:	4b32      	ldr	r3, [pc, #200]	@ (80046ec <HAL_RCC_OscConfig+0x504>)
 8004622:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004626:	f003 0302 	and.w	r3, r3, #2
 800462a:	2b00      	cmp	r3, #0
 800462c:	d1ef      	bne.n	800460e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f003 0304 	and.w	r3, r3, #4
 8004636:	2b00      	cmp	r3, #0
 8004638:	f000 80a6 	beq.w	8004788 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800463c:	2300      	movs	r3, #0
 800463e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004640:	4b2a      	ldr	r3, [pc, #168]	@ (80046ec <HAL_RCC_OscConfig+0x504>)
 8004642:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004644:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004648:	2b00      	cmp	r3, #0
 800464a:	d10d      	bne.n	8004668 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800464c:	4b27      	ldr	r3, [pc, #156]	@ (80046ec <HAL_RCC_OscConfig+0x504>)
 800464e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004650:	4a26      	ldr	r2, [pc, #152]	@ (80046ec <HAL_RCC_OscConfig+0x504>)
 8004652:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004656:	6593      	str	r3, [r2, #88]	@ 0x58
 8004658:	4b24      	ldr	r3, [pc, #144]	@ (80046ec <HAL_RCC_OscConfig+0x504>)
 800465a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800465c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004660:	60bb      	str	r3, [r7, #8]
 8004662:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004664:	2301      	movs	r3, #1
 8004666:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004668:	4b21      	ldr	r3, [pc, #132]	@ (80046f0 <HAL_RCC_OscConfig+0x508>)
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004670:	2b00      	cmp	r3, #0
 8004672:	d118      	bne.n	80046a6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004674:	4b1e      	ldr	r3, [pc, #120]	@ (80046f0 <HAL_RCC_OscConfig+0x508>)
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	4a1d      	ldr	r2, [pc, #116]	@ (80046f0 <HAL_RCC_OscConfig+0x508>)
 800467a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800467e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004680:	f7fd fc14 	bl	8001eac <HAL_GetTick>
 8004684:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004686:	e008      	b.n	800469a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004688:	f7fd fc10 	bl	8001eac <HAL_GetTick>
 800468c:	4602      	mov	r2, r0
 800468e:	693b      	ldr	r3, [r7, #16]
 8004690:	1ad3      	subs	r3, r2, r3
 8004692:	2b02      	cmp	r3, #2
 8004694:	d901      	bls.n	800469a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004696:	2303      	movs	r3, #3
 8004698:	e1b8      	b.n	8004a0c <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800469a:	4b15      	ldr	r3, [pc, #84]	@ (80046f0 <HAL_RCC_OscConfig+0x508>)
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d0f0      	beq.n	8004688 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	689b      	ldr	r3, [r3, #8]
 80046aa:	2b01      	cmp	r3, #1
 80046ac:	d108      	bne.n	80046c0 <HAL_RCC_OscConfig+0x4d8>
 80046ae:	4b0f      	ldr	r3, [pc, #60]	@ (80046ec <HAL_RCC_OscConfig+0x504>)
 80046b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046b4:	4a0d      	ldr	r2, [pc, #52]	@ (80046ec <HAL_RCC_OscConfig+0x504>)
 80046b6:	f043 0301 	orr.w	r3, r3, #1
 80046ba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80046be:	e029      	b.n	8004714 <HAL_RCC_OscConfig+0x52c>
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	689b      	ldr	r3, [r3, #8]
 80046c4:	2b05      	cmp	r3, #5
 80046c6:	d115      	bne.n	80046f4 <HAL_RCC_OscConfig+0x50c>
 80046c8:	4b08      	ldr	r3, [pc, #32]	@ (80046ec <HAL_RCC_OscConfig+0x504>)
 80046ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046ce:	4a07      	ldr	r2, [pc, #28]	@ (80046ec <HAL_RCC_OscConfig+0x504>)
 80046d0:	f043 0304 	orr.w	r3, r3, #4
 80046d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80046d8:	4b04      	ldr	r3, [pc, #16]	@ (80046ec <HAL_RCC_OscConfig+0x504>)
 80046da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046de:	4a03      	ldr	r2, [pc, #12]	@ (80046ec <HAL_RCC_OscConfig+0x504>)
 80046e0:	f043 0301 	orr.w	r3, r3, #1
 80046e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80046e8:	e014      	b.n	8004714 <HAL_RCC_OscConfig+0x52c>
 80046ea:	bf00      	nop
 80046ec:	40021000 	.word	0x40021000
 80046f0:	40007000 	.word	0x40007000
 80046f4:	4b9d      	ldr	r3, [pc, #628]	@ (800496c <HAL_RCC_OscConfig+0x784>)
 80046f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046fa:	4a9c      	ldr	r2, [pc, #624]	@ (800496c <HAL_RCC_OscConfig+0x784>)
 80046fc:	f023 0301 	bic.w	r3, r3, #1
 8004700:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004704:	4b99      	ldr	r3, [pc, #612]	@ (800496c <HAL_RCC_OscConfig+0x784>)
 8004706:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800470a:	4a98      	ldr	r2, [pc, #608]	@ (800496c <HAL_RCC_OscConfig+0x784>)
 800470c:	f023 0304 	bic.w	r3, r3, #4
 8004710:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	689b      	ldr	r3, [r3, #8]
 8004718:	2b00      	cmp	r3, #0
 800471a:	d016      	beq.n	800474a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800471c:	f7fd fbc6 	bl	8001eac <HAL_GetTick>
 8004720:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004722:	e00a      	b.n	800473a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004724:	f7fd fbc2 	bl	8001eac <HAL_GetTick>
 8004728:	4602      	mov	r2, r0
 800472a:	693b      	ldr	r3, [r7, #16]
 800472c:	1ad3      	subs	r3, r2, r3
 800472e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004732:	4293      	cmp	r3, r2
 8004734:	d901      	bls.n	800473a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004736:	2303      	movs	r3, #3
 8004738:	e168      	b.n	8004a0c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800473a:	4b8c      	ldr	r3, [pc, #560]	@ (800496c <HAL_RCC_OscConfig+0x784>)
 800473c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004740:	f003 0302 	and.w	r3, r3, #2
 8004744:	2b00      	cmp	r3, #0
 8004746:	d0ed      	beq.n	8004724 <HAL_RCC_OscConfig+0x53c>
 8004748:	e015      	b.n	8004776 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800474a:	f7fd fbaf 	bl	8001eac <HAL_GetTick>
 800474e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004750:	e00a      	b.n	8004768 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004752:	f7fd fbab 	bl	8001eac <HAL_GetTick>
 8004756:	4602      	mov	r2, r0
 8004758:	693b      	ldr	r3, [r7, #16]
 800475a:	1ad3      	subs	r3, r2, r3
 800475c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004760:	4293      	cmp	r3, r2
 8004762:	d901      	bls.n	8004768 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004764:	2303      	movs	r3, #3
 8004766:	e151      	b.n	8004a0c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004768:	4b80      	ldr	r3, [pc, #512]	@ (800496c <HAL_RCC_OscConfig+0x784>)
 800476a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800476e:	f003 0302 	and.w	r3, r3, #2
 8004772:	2b00      	cmp	r3, #0
 8004774:	d1ed      	bne.n	8004752 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004776:	7ffb      	ldrb	r3, [r7, #31]
 8004778:	2b01      	cmp	r3, #1
 800477a:	d105      	bne.n	8004788 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800477c:	4b7b      	ldr	r3, [pc, #492]	@ (800496c <HAL_RCC_OscConfig+0x784>)
 800477e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004780:	4a7a      	ldr	r2, [pc, #488]	@ (800496c <HAL_RCC_OscConfig+0x784>)
 8004782:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004786:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f003 0320 	and.w	r3, r3, #32
 8004790:	2b00      	cmp	r3, #0
 8004792:	d03c      	beq.n	800480e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004798:	2b00      	cmp	r3, #0
 800479a:	d01c      	beq.n	80047d6 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800479c:	4b73      	ldr	r3, [pc, #460]	@ (800496c <HAL_RCC_OscConfig+0x784>)
 800479e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80047a2:	4a72      	ldr	r2, [pc, #456]	@ (800496c <HAL_RCC_OscConfig+0x784>)
 80047a4:	f043 0301 	orr.w	r3, r3, #1
 80047a8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047ac:	f7fd fb7e 	bl	8001eac <HAL_GetTick>
 80047b0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80047b2:	e008      	b.n	80047c6 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80047b4:	f7fd fb7a 	bl	8001eac <HAL_GetTick>
 80047b8:	4602      	mov	r2, r0
 80047ba:	693b      	ldr	r3, [r7, #16]
 80047bc:	1ad3      	subs	r3, r2, r3
 80047be:	2b02      	cmp	r3, #2
 80047c0:	d901      	bls.n	80047c6 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80047c2:	2303      	movs	r3, #3
 80047c4:	e122      	b.n	8004a0c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80047c6:	4b69      	ldr	r3, [pc, #420]	@ (800496c <HAL_RCC_OscConfig+0x784>)
 80047c8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80047cc:	f003 0302 	and.w	r3, r3, #2
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d0ef      	beq.n	80047b4 <HAL_RCC_OscConfig+0x5cc>
 80047d4:	e01b      	b.n	800480e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80047d6:	4b65      	ldr	r3, [pc, #404]	@ (800496c <HAL_RCC_OscConfig+0x784>)
 80047d8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80047dc:	4a63      	ldr	r2, [pc, #396]	@ (800496c <HAL_RCC_OscConfig+0x784>)
 80047de:	f023 0301 	bic.w	r3, r3, #1
 80047e2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047e6:	f7fd fb61 	bl	8001eac <HAL_GetTick>
 80047ea:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80047ec:	e008      	b.n	8004800 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80047ee:	f7fd fb5d 	bl	8001eac <HAL_GetTick>
 80047f2:	4602      	mov	r2, r0
 80047f4:	693b      	ldr	r3, [r7, #16]
 80047f6:	1ad3      	subs	r3, r2, r3
 80047f8:	2b02      	cmp	r3, #2
 80047fa:	d901      	bls.n	8004800 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80047fc:	2303      	movs	r3, #3
 80047fe:	e105      	b.n	8004a0c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004800:	4b5a      	ldr	r3, [pc, #360]	@ (800496c <HAL_RCC_OscConfig+0x784>)
 8004802:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004806:	f003 0302 	and.w	r3, r3, #2
 800480a:	2b00      	cmp	r3, #0
 800480c:	d1ef      	bne.n	80047ee <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004812:	2b00      	cmp	r3, #0
 8004814:	f000 80f9 	beq.w	8004a0a <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800481c:	2b02      	cmp	r3, #2
 800481e:	f040 80cf 	bne.w	80049c0 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004822:	4b52      	ldr	r3, [pc, #328]	@ (800496c <HAL_RCC_OscConfig+0x784>)
 8004824:	68db      	ldr	r3, [r3, #12]
 8004826:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004828:	697b      	ldr	r3, [r7, #20]
 800482a:	f003 0203 	and.w	r2, r3, #3
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004832:	429a      	cmp	r2, r3
 8004834:	d12c      	bne.n	8004890 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004836:	697b      	ldr	r3, [r7, #20]
 8004838:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004840:	3b01      	subs	r3, #1
 8004842:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004844:	429a      	cmp	r2, r3
 8004846:	d123      	bne.n	8004890 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004848:	697b      	ldr	r3, [r7, #20]
 800484a:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004852:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004854:	429a      	cmp	r2, r3
 8004856:	d11b      	bne.n	8004890 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004858:	697b      	ldr	r3, [r7, #20]
 800485a:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004862:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004864:	429a      	cmp	r2, r3
 8004866:	d113      	bne.n	8004890 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004868:	697b      	ldr	r3, [r7, #20]
 800486a:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004872:	085b      	lsrs	r3, r3, #1
 8004874:	3b01      	subs	r3, #1
 8004876:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004878:	429a      	cmp	r2, r3
 800487a:	d109      	bne.n	8004890 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800487c:	697b      	ldr	r3, [r7, #20]
 800487e:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004886:	085b      	lsrs	r3, r3, #1
 8004888:	3b01      	subs	r3, #1
 800488a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800488c:	429a      	cmp	r2, r3
 800488e:	d071      	beq.n	8004974 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004890:	69bb      	ldr	r3, [r7, #24]
 8004892:	2b0c      	cmp	r3, #12
 8004894:	d068      	beq.n	8004968 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004896:	4b35      	ldr	r3, [pc, #212]	@ (800496c <HAL_RCC_OscConfig+0x784>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d105      	bne.n	80048ae <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80048a2:	4b32      	ldr	r3, [pc, #200]	@ (800496c <HAL_RCC_OscConfig+0x784>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d001      	beq.n	80048b2 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80048ae:	2301      	movs	r3, #1
 80048b0:	e0ac      	b.n	8004a0c <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80048b2:	4b2e      	ldr	r3, [pc, #184]	@ (800496c <HAL_RCC_OscConfig+0x784>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	4a2d      	ldr	r2, [pc, #180]	@ (800496c <HAL_RCC_OscConfig+0x784>)
 80048b8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80048bc:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80048be:	f7fd faf5 	bl	8001eac <HAL_GetTick>
 80048c2:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80048c4:	e008      	b.n	80048d8 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048c6:	f7fd faf1 	bl	8001eac <HAL_GetTick>
 80048ca:	4602      	mov	r2, r0
 80048cc:	693b      	ldr	r3, [r7, #16]
 80048ce:	1ad3      	subs	r3, r2, r3
 80048d0:	2b02      	cmp	r3, #2
 80048d2:	d901      	bls.n	80048d8 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80048d4:	2303      	movs	r3, #3
 80048d6:	e099      	b.n	8004a0c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80048d8:	4b24      	ldr	r3, [pc, #144]	@ (800496c <HAL_RCC_OscConfig+0x784>)
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d1f0      	bne.n	80048c6 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80048e4:	4b21      	ldr	r3, [pc, #132]	@ (800496c <HAL_RCC_OscConfig+0x784>)
 80048e6:	68da      	ldr	r2, [r3, #12]
 80048e8:	4b21      	ldr	r3, [pc, #132]	@ (8004970 <HAL_RCC_OscConfig+0x788>)
 80048ea:	4013      	ands	r3, r2
 80048ec:	687a      	ldr	r2, [r7, #4]
 80048ee:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80048f0:	687a      	ldr	r2, [r7, #4]
 80048f2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80048f4:	3a01      	subs	r2, #1
 80048f6:	0112      	lsls	r2, r2, #4
 80048f8:	4311      	orrs	r1, r2
 80048fa:	687a      	ldr	r2, [r7, #4]
 80048fc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80048fe:	0212      	lsls	r2, r2, #8
 8004900:	4311      	orrs	r1, r2
 8004902:	687a      	ldr	r2, [r7, #4]
 8004904:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004906:	0852      	lsrs	r2, r2, #1
 8004908:	3a01      	subs	r2, #1
 800490a:	0552      	lsls	r2, r2, #21
 800490c:	4311      	orrs	r1, r2
 800490e:	687a      	ldr	r2, [r7, #4]
 8004910:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004912:	0852      	lsrs	r2, r2, #1
 8004914:	3a01      	subs	r2, #1
 8004916:	0652      	lsls	r2, r2, #25
 8004918:	4311      	orrs	r1, r2
 800491a:	687a      	ldr	r2, [r7, #4]
 800491c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800491e:	06d2      	lsls	r2, r2, #27
 8004920:	430a      	orrs	r2, r1
 8004922:	4912      	ldr	r1, [pc, #72]	@ (800496c <HAL_RCC_OscConfig+0x784>)
 8004924:	4313      	orrs	r3, r2
 8004926:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004928:	4b10      	ldr	r3, [pc, #64]	@ (800496c <HAL_RCC_OscConfig+0x784>)
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	4a0f      	ldr	r2, [pc, #60]	@ (800496c <HAL_RCC_OscConfig+0x784>)
 800492e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004932:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004934:	4b0d      	ldr	r3, [pc, #52]	@ (800496c <HAL_RCC_OscConfig+0x784>)
 8004936:	68db      	ldr	r3, [r3, #12]
 8004938:	4a0c      	ldr	r2, [pc, #48]	@ (800496c <HAL_RCC_OscConfig+0x784>)
 800493a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800493e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004940:	f7fd fab4 	bl	8001eac <HAL_GetTick>
 8004944:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004946:	e008      	b.n	800495a <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004948:	f7fd fab0 	bl	8001eac <HAL_GetTick>
 800494c:	4602      	mov	r2, r0
 800494e:	693b      	ldr	r3, [r7, #16]
 8004950:	1ad3      	subs	r3, r2, r3
 8004952:	2b02      	cmp	r3, #2
 8004954:	d901      	bls.n	800495a <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8004956:	2303      	movs	r3, #3
 8004958:	e058      	b.n	8004a0c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800495a:	4b04      	ldr	r3, [pc, #16]	@ (800496c <HAL_RCC_OscConfig+0x784>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004962:	2b00      	cmp	r3, #0
 8004964:	d0f0      	beq.n	8004948 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004966:	e050      	b.n	8004a0a <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004968:	2301      	movs	r3, #1
 800496a:	e04f      	b.n	8004a0c <HAL_RCC_OscConfig+0x824>
 800496c:	40021000 	.word	0x40021000
 8004970:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004974:	4b27      	ldr	r3, [pc, #156]	@ (8004a14 <HAL_RCC_OscConfig+0x82c>)
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800497c:	2b00      	cmp	r3, #0
 800497e:	d144      	bne.n	8004a0a <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004980:	4b24      	ldr	r3, [pc, #144]	@ (8004a14 <HAL_RCC_OscConfig+0x82c>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4a23      	ldr	r2, [pc, #140]	@ (8004a14 <HAL_RCC_OscConfig+0x82c>)
 8004986:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800498a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800498c:	4b21      	ldr	r3, [pc, #132]	@ (8004a14 <HAL_RCC_OscConfig+0x82c>)
 800498e:	68db      	ldr	r3, [r3, #12]
 8004990:	4a20      	ldr	r2, [pc, #128]	@ (8004a14 <HAL_RCC_OscConfig+0x82c>)
 8004992:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004996:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004998:	f7fd fa88 	bl	8001eac <HAL_GetTick>
 800499c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800499e:	e008      	b.n	80049b2 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049a0:	f7fd fa84 	bl	8001eac <HAL_GetTick>
 80049a4:	4602      	mov	r2, r0
 80049a6:	693b      	ldr	r3, [r7, #16]
 80049a8:	1ad3      	subs	r3, r2, r3
 80049aa:	2b02      	cmp	r3, #2
 80049ac:	d901      	bls.n	80049b2 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 80049ae:	2303      	movs	r3, #3
 80049b0:	e02c      	b.n	8004a0c <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80049b2:	4b18      	ldr	r3, [pc, #96]	@ (8004a14 <HAL_RCC_OscConfig+0x82c>)
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d0f0      	beq.n	80049a0 <HAL_RCC_OscConfig+0x7b8>
 80049be:	e024      	b.n	8004a0a <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80049c0:	69bb      	ldr	r3, [r7, #24]
 80049c2:	2b0c      	cmp	r3, #12
 80049c4:	d01f      	beq.n	8004a06 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049c6:	4b13      	ldr	r3, [pc, #76]	@ (8004a14 <HAL_RCC_OscConfig+0x82c>)
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	4a12      	ldr	r2, [pc, #72]	@ (8004a14 <HAL_RCC_OscConfig+0x82c>)
 80049cc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80049d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049d2:	f7fd fa6b 	bl	8001eac <HAL_GetTick>
 80049d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80049d8:	e008      	b.n	80049ec <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049da:	f7fd fa67 	bl	8001eac <HAL_GetTick>
 80049de:	4602      	mov	r2, r0
 80049e0:	693b      	ldr	r3, [r7, #16]
 80049e2:	1ad3      	subs	r3, r2, r3
 80049e4:	2b02      	cmp	r3, #2
 80049e6:	d901      	bls.n	80049ec <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 80049e8:	2303      	movs	r3, #3
 80049ea:	e00f      	b.n	8004a0c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80049ec:	4b09      	ldr	r3, [pc, #36]	@ (8004a14 <HAL_RCC_OscConfig+0x82c>)
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d1f0      	bne.n	80049da <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80049f8:	4b06      	ldr	r3, [pc, #24]	@ (8004a14 <HAL_RCC_OscConfig+0x82c>)
 80049fa:	68da      	ldr	r2, [r3, #12]
 80049fc:	4905      	ldr	r1, [pc, #20]	@ (8004a14 <HAL_RCC_OscConfig+0x82c>)
 80049fe:	4b06      	ldr	r3, [pc, #24]	@ (8004a18 <HAL_RCC_OscConfig+0x830>)
 8004a00:	4013      	ands	r3, r2
 8004a02:	60cb      	str	r3, [r1, #12]
 8004a04:	e001      	b.n	8004a0a <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004a06:	2301      	movs	r3, #1
 8004a08:	e000      	b.n	8004a0c <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8004a0a:	2300      	movs	r3, #0
}
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	3720      	adds	r7, #32
 8004a10:	46bd      	mov	sp, r7
 8004a12:	bd80      	pop	{r7, pc}
 8004a14:	40021000 	.word	0x40021000
 8004a18:	feeefffc 	.word	0xfeeefffc

08004a1c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b086      	sub	sp, #24
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
 8004a24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004a26:	2300      	movs	r3, #0
 8004a28:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d101      	bne.n	8004a34 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004a30:	2301      	movs	r3, #1
 8004a32:	e11d      	b.n	8004c70 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004a34:	4b90      	ldr	r3, [pc, #576]	@ (8004c78 <HAL_RCC_ClockConfig+0x25c>)
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f003 030f 	and.w	r3, r3, #15
 8004a3c:	683a      	ldr	r2, [r7, #0]
 8004a3e:	429a      	cmp	r2, r3
 8004a40:	d910      	bls.n	8004a64 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a42:	4b8d      	ldr	r3, [pc, #564]	@ (8004c78 <HAL_RCC_ClockConfig+0x25c>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f023 020f 	bic.w	r2, r3, #15
 8004a4a:	498b      	ldr	r1, [pc, #556]	@ (8004c78 <HAL_RCC_ClockConfig+0x25c>)
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	4313      	orrs	r3, r2
 8004a50:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a52:	4b89      	ldr	r3, [pc, #548]	@ (8004c78 <HAL_RCC_ClockConfig+0x25c>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f003 030f 	and.w	r3, r3, #15
 8004a5a:	683a      	ldr	r2, [r7, #0]
 8004a5c:	429a      	cmp	r2, r3
 8004a5e:	d001      	beq.n	8004a64 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004a60:	2301      	movs	r3, #1
 8004a62:	e105      	b.n	8004c70 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f003 0302 	and.w	r3, r3, #2
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d010      	beq.n	8004a92 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	689a      	ldr	r2, [r3, #8]
 8004a74:	4b81      	ldr	r3, [pc, #516]	@ (8004c7c <HAL_RCC_ClockConfig+0x260>)
 8004a76:	689b      	ldr	r3, [r3, #8]
 8004a78:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004a7c:	429a      	cmp	r2, r3
 8004a7e:	d908      	bls.n	8004a92 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a80:	4b7e      	ldr	r3, [pc, #504]	@ (8004c7c <HAL_RCC_ClockConfig+0x260>)
 8004a82:	689b      	ldr	r3, [r3, #8]
 8004a84:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	689b      	ldr	r3, [r3, #8]
 8004a8c:	497b      	ldr	r1, [pc, #492]	@ (8004c7c <HAL_RCC_ClockConfig+0x260>)
 8004a8e:	4313      	orrs	r3, r2
 8004a90:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f003 0301 	and.w	r3, r3, #1
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d079      	beq.n	8004b92 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	685b      	ldr	r3, [r3, #4]
 8004aa2:	2b03      	cmp	r3, #3
 8004aa4:	d11e      	bne.n	8004ae4 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004aa6:	4b75      	ldr	r3, [pc, #468]	@ (8004c7c <HAL_RCC_ClockConfig+0x260>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d101      	bne.n	8004ab6 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8004ab2:	2301      	movs	r3, #1
 8004ab4:	e0dc      	b.n	8004c70 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8004ab6:	f000 fa09 	bl	8004ecc <RCC_GetSysClockFreqFromPLLSource>
 8004aba:	4603      	mov	r3, r0
 8004abc:	4a70      	ldr	r2, [pc, #448]	@ (8004c80 <HAL_RCC_ClockConfig+0x264>)
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	d946      	bls.n	8004b50 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004ac2:	4b6e      	ldr	r3, [pc, #440]	@ (8004c7c <HAL_RCC_ClockConfig+0x260>)
 8004ac4:	689b      	ldr	r3, [r3, #8]
 8004ac6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d140      	bne.n	8004b50 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004ace:	4b6b      	ldr	r3, [pc, #428]	@ (8004c7c <HAL_RCC_ClockConfig+0x260>)
 8004ad0:	689b      	ldr	r3, [r3, #8]
 8004ad2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004ad6:	4a69      	ldr	r2, [pc, #420]	@ (8004c7c <HAL_RCC_ClockConfig+0x260>)
 8004ad8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004adc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004ade:	2380      	movs	r3, #128	@ 0x80
 8004ae0:	617b      	str	r3, [r7, #20]
 8004ae2:	e035      	b.n	8004b50 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	685b      	ldr	r3, [r3, #4]
 8004ae8:	2b02      	cmp	r3, #2
 8004aea:	d107      	bne.n	8004afc <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004aec:	4b63      	ldr	r3, [pc, #396]	@ (8004c7c <HAL_RCC_ClockConfig+0x260>)
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d115      	bne.n	8004b24 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004af8:	2301      	movs	r3, #1
 8004afa:	e0b9      	b.n	8004c70 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	685b      	ldr	r3, [r3, #4]
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d107      	bne.n	8004b14 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004b04:	4b5d      	ldr	r3, [pc, #372]	@ (8004c7c <HAL_RCC_ClockConfig+0x260>)
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f003 0302 	and.w	r3, r3, #2
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d109      	bne.n	8004b24 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004b10:	2301      	movs	r3, #1
 8004b12:	e0ad      	b.n	8004c70 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004b14:	4b59      	ldr	r3, [pc, #356]	@ (8004c7c <HAL_RCC_ClockConfig+0x260>)
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d101      	bne.n	8004b24 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004b20:	2301      	movs	r3, #1
 8004b22:	e0a5      	b.n	8004c70 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8004b24:	f000 f8b4 	bl	8004c90 <HAL_RCC_GetSysClockFreq>
 8004b28:	4603      	mov	r3, r0
 8004b2a:	4a55      	ldr	r2, [pc, #340]	@ (8004c80 <HAL_RCC_ClockConfig+0x264>)
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d90f      	bls.n	8004b50 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004b30:	4b52      	ldr	r3, [pc, #328]	@ (8004c7c <HAL_RCC_ClockConfig+0x260>)
 8004b32:	689b      	ldr	r3, [r3, #8]
 8004b34:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d109      	bne.n	8004b50 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004b3c:	4b4f      	ldr	r3, [pc, #316]	@ (8004c7c <HAL_RCC_ClockConfig+0x260>)
 8004b3e:	689b      	ldr	r3, [r3, #8]
 8004b40:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004b44:	4a4d      	ldr	r2, [pc, #308]	@ (8004c7c <HAL_RCC_ClockConfig+0x260>)
 8004b46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004b4a:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004b4c:	2380      	movs	r3, #128	@ 0x80
 8004b4e:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004b50:	4b4a      	ldr	r3, [pc, #296]	@ (8004c7c <HAL_RCC_ClockConfig+0x260>)
 8004b52:	689b      	ldr	r3, [r3, #8]
 8004b54:	f023 0203 	bic.w	r2, r3, #3
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	685b      	ldr	r3, [r3, #4]
 8004b5c:	4947      	ldr	r1, [pc, #284]	@ (8004c7c <HAL_RCC_ClockConfig+0x260>)
 8004b5e:	4313      	orrs	r3, r2
 8004b60:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b62:	f7fd f9a3 	bl	8001eac <HAL_GetTick>
 8004b66:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b68:	e00a      	b.n	8004b80 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b6a:	f7fd f99f 	bl	8001eac <HAL_GetTick>
 8004b6e:	4602      	mov	r2, r0
 8004b70:	693b      	ldr	r3, [r7, #16]
 8004b72:	1ad3      	subs	r3, r2, r3
 8004b74:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	d901      	bls.n	8004b80 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8004b7c:	2303      	movs	r3, #3
 8004b7e:	e077      	b.n	8004c70 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b80:	4b3e      	ldr	r3, [pc, #248]	@ (8004c7c <HAL_RCC_ClockConfig+0x260>)
 8004b82:	689b      	ldr	r3, [r3, #8]
 8004b84:	f003 020c 	and.w	r2, r3, #12
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	685b      	ldr	r3, [r3, #4]
 8004b8c:	009b      	lsls	r3, r3, #2
 8004b8e:	429a      	cmp	r2, r3
 8004b90:	d1eb      	bne.n	8004b6a <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8004b92:	697b      	ldr	r3, [r7, #20]
 8004b94:	2b80      	cmp	r3, #128	@ 0x80
 8004b96:	d105      	bne.n	8004ba4 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004b98:	4b38      	ldr	r3, [pc, #224]	@ (8004c7c <HAL_RCC_ClockConfig+0x260>)
 8004b9a:	689b      	ldr	r3, [r3, #8]
 8004b9c:	4a37      	ldr	r2, [pc, #220]	@ (8004c7c <HAL_RCC_ClockConfig+0x260>)
 8004b9e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004ba2:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f003 0302 	and.w	r3, r3, #2
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d010      	beq.n	8004bd2 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	689a      	ldr	r2, [r3, #8]
 8004bb4:	4b31      	ldr	r3, [pc, #196]	@ (8004c7c <HAL_RCC_ClockConfig+0x260>)
 8004bb6:	689b      	ldr	r3, [r3, #8]
 8004bb8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004bbc:	429a      	cmp	r2, r3
 8004bbe:	d208      	bcs.n	8004bd2 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004bc0:	4b2e      	ldr	r3, [pc, #184]	@ (8004c7c <HAL_RCC_ClockConfig+0x260>)
 8004bc2:	689b      	ldr	r3, [r3, #8]
 8004bc4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	689b      	ldr	r3, [r3, #8]
 8004bcc:	492b      	ldr	r1, [pc, #172]	@ (8004c7c <HAL_RCC_ClockConfig+0x260>)
 8004bce:	4313      	orrs	r3, r2
 8004bd0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004bd2:	4b29      	ldr	r3, [pc, #164]	@ (8004c78 <HAL_RCC_ClockConfig+0x25c>)
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f003 030f 	and.w	r3, r3, #15
 8004bda:	683a      	ldr	r2, [r7, #0]
 8004bdc:	429a      	cmp	r2, r3
 8004bde:	d210      	bcs.n	8004c02 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004be0:	4b25      	ldr	r3, [pc, #148]	@ (8004c78 <HAL_RCC_ClockConfig+0x25c>)
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f023 020f 	bic.w	r2, r3, #15
 8004be8:	4923      	ldr	r1, [pc, #140]	@ (8004c78 <HAL_RCC_ClockConfig+0x25c>)
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	4313      	orrs	r3, r2
 8004bee:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004bf0:	4b21      	ldr	r3, [pc, #132]	@ (8004c78 <HAL_RCC_ClockConfig+0x25c>)
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f003 030f 	and.w	r3, r3, #15
 8004bf8:	683a      	ldr	r2, [r7, #0]
 8004bfa:	429a      	cmp	r2, r3
 8004bfc:	d001      	beq.n	8004c02 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8004bfe:	2301      	movs	r3, #1
 8004c00:	e036      	b.n	8004c70 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f003 0304 	and.w	r3, r3, #4
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d008      	beq.n	8004c20 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004c0e:	4b1b      	ldr	r3, [pc, #108]	@ (8004c7c <HAL_RCC_ClockConfig+0x260>)
 8004c10:	689b      	ldr	r3, [r3, #8]
 8004c12:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	68db      	ldr	r3, [r3, #12]
 8004c1a:	4918      	ldr	r1, [pc, #96]	@ (8004c7c <HAL_RCC_ClockConfig+0x260>)
 8004c1c:	4313      	orrs	r3, r2
 8004c1e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f003 0308 	and.w	r3, r3, #8
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d009      	beq.n	8004c40 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004c2c:	4b13      	ldr	r3, [pc, #76]	@ (8004c7c <HAL_RCC_ClockConfig+0x260>)
 8004c2e:	689b      	ldr	r3, [r3, #8]
 8004c30:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	691b      	ldr	r3, [r3, #16]
 8004c38:	00db      	lsls	r3, r3, #3
 8004c3a:	4910      	ldr	r1, [pc, #64]	@ (8004c7c <HAL_RCC_ClockConfig+0x260>)
 8004c3c:	4313      	orrs	r3, r2
 8004c3e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004c40:	f000 f826 	bl	8004c90 <HAL_RCC_GetSysClockFreq>
 8004c44:	4602      	mov	r2, r0
 8004c46:	4b0d      	ldr	r3, [pc, #52]	@ (8004c7c <HAL_RCC_ClockConfig+0x260>)
 8004c48:	689b      	ldr	r3, [r3, #8]
 8004c4a:	091b      	lsrs	r3, r3, #4
 8004c4c:	f003 030f 	and.w	r3, r3, #15
 8004c50:	490c      	ldr	r1, [pc, #48]	@ (8004c84 <HAL_RCC_ClockConfig+0x268>)
 8004c52:	5ccb      	ldrb	r3, [r1, r3]
 8004c54:	f003 031f 	and.w	r3, r3, #31
 8004c58:	fa22 f303 	lsr.w	r3, r2, r3
 8004c5c:	4a0a      	ldr	r2, [pc, #40]	@ (8004c88 <HAL_RCC_ClockConfig+0x26c>)
 8004c5e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004c60:	4b0a      	ldr	r3, [pc, #40]	@ (8004c8c <HAL_RCC_ClockConfig+0x270>)
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	4618      	mov	r0, r3
 8004c66:	f7fd f8d1 	bl	8001e0c <HAL_InitTick>
 8004c6a:	4603      	mov	r3, r0
 8004c6c:	73fb      	strb	r3, [r7, #15]

  return status;
 8004c6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c70:	4618      	mov	r0, r3
 8004c72:	3718      	adds	r7, #24
 8004c74:	46bd      	mov	sp, r7
 8004c76:	bd80      	pop	{r7, pc}
 8004c78:	40022000 	.word	0x40022000
 8004c7c:	40021000 	.word	0x40021000
 8004c80:	04c4b400 	.word	0x04c4b400
 8004c84:	080096e0 	.word	0x080096e0
 8004c88:	20040000 	.word	0x20040000
 8004c8c:	20040004 	.word	0x20040004

08004c90 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c90:	b480      	push	{r7}
 8004c92:	b089      	sub	sp, #36	@ 0x24
 8004c94:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004c96:	2300      	movs	r3, #0
 8004c98:	61fb      	str	r3, [r7, #28]
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004c9e:	4b3e      	ldr	r3, [pc, #248]	@ (8004d98 <HAL_RCC_GetSysClockFreq+0x108>)
 8004ca0:	689b      	ldr	r3, [r3, #8]
 8004ca2:	f003 030c 	and.w	r3, r3, #12
 8004ca6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004ca8:	4b3b      	ldr	r3, [pc, #236]	@ (8004d98 <HAL_RCC_GetSysClockFreq+0x108>)
 8004caa:	68db      	ldr	r3, [r3, #12]
 8004cac:	f003 0303 	and.w	r3, r3, #3
 8004cb0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004cb2:	693b      	ldr	r3, [r7, #16]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d005      	beq.n	8004cc4 <HAL_RCC_GetSysClockFreq+0x34>
 8004cb8:	693b      	ldr	r3, [r7, #16]
 8004cba:	2b0c      	cmp	r3, #12
 8004cbc:	d121      	bne.n	8004d02 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	2b01      	cmp	r3, #1
 8004cc2:	d11e      	bne.n	8004d02 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004cc4:	4b34      	ldr	r3, [pc, #208]	@ (8004d98 <HAL_RCC_GetSysClockFreq+0x108>)
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f003 0308 	and.w	r3, r3, #8
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d107      	bne.n	8004ce0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004cd0:	4b31      	ldr	r3, [pc, #196]	@ (8004d98 <HAL_RCC_GetSysClockFreq+0x108>)
 8004cd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004cd6:	0a1b      	lsrs	r3, r3, #8
 8004cd8:	f003 030f 	and.w	r3, r3, #15
 8004cdc:	61fb      	str	r3, [r7, #28]
 8004cde:	e005      	b.n	8004cec <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004ce0:	4b2d      	ldr	r3, [pc, #180]	@ (8004d98 <HAL_RCC_GetSysClockFreq+0x108>)
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	091b      	lsrs	r3, r3, #4
 8004ce6:	f003 030f 	and.w	r3, r3, #15
 8004cea:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004cec:	4a2b      	ldr	r2, [pc, #172]	@ (8004d9c <HAL_RCC_GetSysClockFreq+0x10c>)
 8004cee:	69fb      	ldr	r3, [r7, #28]
 8004cf0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004cf4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004cf6:	693b      	ldr	r3, [r7, #16]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d10d      	bne.n	8004d18 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004cfc:	69fb      	ldr	r3, [r7, #28]
 8004cfe:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004d00:	e00a      	b.n	8004d18 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004d02:	693b      	ldr	r3, [r7, #16]
 8004d04:	2b04      	cmp	r3, #4
 8004d06:	d102      	bne.n	8004d0e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004d08:	4b25      	ldr	r3, [pc, #148]	@ (8004da0 <HAL_RCC_GetSysClockFreq+0x110>)
 8004d0a:	61bb      	str	r3, [r7, #24]
 8004d0c:	e004      	b.n	8004d18 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004d0e:	693b      	ldr	r3, [r7, #16]
 8004d10:	2b08      	cmp	r3, #8
 8004d12:	d101      	bne.n	8004d18 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004d14:	4b23      	ldr	r3, [pc, #140]	@ (8004da4 <HAL_RCC_GetSysClockFreq+0x114>)
 8004d16:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004d18:	693b      	ldr	r3, [r7, #16]
 8004d1a:	2b0c      	cmp	r3, #12
 8004d1c:	d134      	bne.n	8004d88 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004d1e:	4b1e      	ldr	r3, [pc, #120]	@ (8004d98 <HAL_RCC_GetSysClockFreq+0x108>)
 8004d20:	68db      	ldr	r3, [r3, #12]
 8004d22:	f003 0303 	and.w	r3, r3, #3
 8004d26:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004d28:	68bb      	ldr	r3, [r7, #8]
 8004d2a:	2b02      	cmp	r3, #2
 8004d2c:	d003      	beq.n	8004d36 <HAL_RCC_GetSysClockFreq+0xa6>
 8004d2e:	68bb      	ldr	r3, [r7, #8]
 8004d30:	2b03      	cmp	r3, #3
 8004d32:	d003      	beq.n	8004d3c <HAL_RCC_GetSysClockFreq+0xac>
 8004d34:	e005      	b.n	8004d42 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004d36:	4b1a      	ldr	r3, [pc, #104]	@ (8004da0 <HAL_RCC_GetSysClockFreq+0x110>)
 8004d38:	617b      	str	r3, [r7, #20]
      break;
 8004d3a:	e005      	b.n	8004d48 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004d3c:	4b19      	ldr	r3, [pc, #100]	@ (8004da4 <HAL_RCC_GetSysClockFreq+0x114>)
 8004d3e:	617b      	str	r3, [r7, #20]
      break;
 8004d40:	e002      	b.n	8004d48 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004d42:	69fb      	ldr	r3, [r7, #28]
 8004d44:	617b      	str	r3, [r7, #20]
      break;
 8004d46:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004d48:	4b13      	ldr	r3, [pc, #76]	@ (8004d98 <HAL_RCC_GetSysClockFreq+0x108>)
 8004d4a:	68db      	ldr	r3, [r3, #12]
 8004d4c:	091b      	lsrs	r3, r3, #4
 8004d4e:	f003 030f 	and.w	r3, r3, #15
 8004d52:	3301      	adds	r3, #1
 8004d54:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004d56:	4b10      	ldr	r3, [pc, #64]	@ (8004d98 <HAL_RCC_GetSysClockFreq+0x108>)
 8004d58:	68db      	ldr	r3, [r3, #12]
 8004d5a:	0a1b      	lsrs	r3, r3, #8
 8004d5c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004d60:	697a      	ldr	r2, [r7, #20]
 8004d62:	fb03 f202 	mul.w	r2, r3, r2
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d6c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004d6e:	4b0a      	ldr	r3, [pc, #40]	@ (8004d98 <HAL_RCC_GetSysClockFreq+0x108>)
 8004d70:	68db      	ldr	r3, [r3, #12]
 8004d72:	0e5b      	lsrs	r3, r3, #25
 8004d74:	f003 0303 	and.w	r3, r3, #3
 8004d78:	3301      	adds	r3, #1
 8004d7a:	005b      	lsls	r3, r3, #1
 8004d7c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004d7e:	697a      	ldr	r2, [r7, #20]
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d86:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004d88:	69bb      	ldr	r3, [r7, #24]
}
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	3724      	adds	r7, #36	@ 0x24
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d94:	4770      	bx	lr
 8004d96:	bf00      	nop
 8004d98:	40021000 	.word	0x40021000
 8004d9c:	080096f8 	.word	0x080096f8
 8004da0:	00f42400 	.word	0x00f42400
 8004da4:	007a1200 	.word	0x007a1200

08004da8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004da8:	b480      	push	{r7}
 8004daa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004dac:	4b03      	ldr	r3, [pc, #12]	@ (8004dbc <HAL_RCC_GetHCLKFreq+0x14>)
 8004dae:	681b      	ldr	r3, [r3, #0]
}
 8004db0:	4618      	mov	r0, r3
 8004db2:	46bd      	mov	sp, r7
 8004db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db8:	4770      	bx	lr
 8004dba:	bf00      	nop
 8004dbc:	20040000 	.word	0x20040000

08004dc0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004dc4:	f7ff fff0 	bl	8004da8 <HAL_RCC_GetHCLKFreq>
 8004dc8:	4602      	mov	r2, r0
 8004dca:	4b06      	ldr	r3, [pc, #24]	@ (8004de4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004dcc:	689b      	ldr	r3, [r3, #8]
 8004dce:	0a1b      	lsrs	r3, r3, #8
 8004dd0:	f003 0307 	and.w	r3, r3, #7
 8004dd4:	4904      	ldr	r1, [pc, #16]	@ (8004de8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004dd6:	5ccb      	ldrb	r3, [r1, r3]
 8004dd8:	f003 031f 	and.w	r3, r3, #31
 8004ddc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004de0:	4618      	mov	r0, r3
 8004de2:	bd80      	pop	{r7, pc}
 8004de4:	40021000 	.word	0x40021000
 8004de8:	080096f0 	.word	0x080096f0

08004dec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004df0:	f7ff ffda 	bl	8004da8 <HAL_RCC_GetHCLKFreq>
 8004df4:	4602      	mov	r2, r0
 8004df6:	4b06      	ldr	r3, [pc, #24]	@ (8004e10 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004df8:	689b      	ldr	r3, [r3, #8]
 8004dfa:	0adb      	lsrs	r3, r3, #11
 8004dfc:	f003 0307 	and.w	r3, r3, #7
 8004e00:	4904      	ldr	r1, [pc, #16]	@ (8004e14 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004e02:	5ccb      	ldrb	r3, [r1, r3]
 8004e04:	f003 031f 	and.w	r3, r3, #31
 8004e08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	bd80      	pop	{r7, pc}
 8004e10:	40021000 	.word	0x40021000
 8004e14:	080096f0 	.word	0x080096f0

08004e18 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b086      	sub	sp, #24
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004e20:	2300      	movs	r3, #0
 8004e22:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004e24:	4b27      	ldr	r3, [pc, #156]	@ (8004ec4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004e26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e28:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d003      	beq.n	8004e38 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004e30:	f7ff f906 	bl	8004040 <HAL_PWREx_GetVoltageRange>
 8004e34:	6178      	str	r0, [r7, #20]
 8004e36:	e014      	b.n	8004e62 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004e38:	4b22      	ldr	r3, [pc, #136]	@ (8004ec4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004e3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e3c:	4a21      	ldr	r2, [pc, #132]	@ (8004ec4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004e3e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e42:	6593      	str	r3, [r2, #88]	@ 0x58
 8004e44:	4b1f      	ldr	r3, [pc, #124]	@ (8004ec4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004e46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e48:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e4c:	60fb      	str	r3, [r7, #12]
 8004e4e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004e50:	f7ff f8f6 	bl	8004040 <HAL_PWREx_GetVoltageRange>
 8004e54:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004e56:	4b1b      	ldr	r3, [pc, #108]	@ (8004ec4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004e58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e5a:	4a1a      	ldr	r2, [pc, #104]	@ (8004ec4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004e5c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004e60:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004e62:	697b      	ldr	r3, [r7, #20]
 8004e64:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004e68:	d10b      	bne.n	8004e82 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	2b80      	cmp	r3, #128	@ 0x80
 8004e6e:	d913      	bls.n	8004e98 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2ba0      	cmp	r3, #160	@ 0xa0
 8004e74:	d902      	bls.n	8004e7c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004e76:	2302      	movs	r3, #2
 8004e78:	613b      	str	r3, [r7, #16]
 8004e7a:	e00d      	b.n	8004e98 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004e7c:	2301      	movs	r3, #1
 8004e7e:	613b      	str	r3, [r7, #16]
 8004e80:	e00a      	b.n	8004e98 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	2b7f      	cmp	r3, #127	@ 0x7f
 8004e86:	d902      	bls.n	8004e8e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8004e88:	2302      	movs	r3, #2
 8004e8a:	613b      	str	r3, [r7, #16]
 8004e8c:	e004      	b.n	8004e98 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2b70      	cmp	r3, #112	@ 0x70
 8004e92:	d101      	bne.n	8004e98 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004e94:	2301      	movs	r3, #1
 8004e96:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004e98:	4b0b      	ldr	r3, [pc, #44]	@ (8004ec8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f023 020f 	bic.w	r2, r3, #15
 8004ea0:	4909      	ldr	r1, [pc, #36]	@ (8004ec8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004ea2:	693b      	ldr	r3, [r7, #16]
 8004ea4:	4313      	orrs	r3, r2
 8004ea6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004ea8:	4b07      	ldr	r3, [pc, #28]	@ (8004ec8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f003 030f 	and.w	r3, r3, #15
 8004eb0:	693a      	ldr	r2, [r7, #16]
 8004eb2:	429a      	cmp	r2, r3
 8004eb4:	d001      	beq.n	8004eba <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	e000      	b.n	8004ebc <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8004eba:	2300      	movs	r3, #0
}
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	3718      	adds	r7, #24
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	bd80      	pop	{r7, pc}
 8004ec4:	40021000 	.word	0x40021000
 8004ec8:	40022000 	.word	0x40022000

08004ecc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004ecc:	b480      	push	{r7}
 8004ece:	b087      	sub	sp, #28
 8004ed0:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004ed2:	4b2d      	ldr	r3, [pc, #180]	@ (8004f88 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004ed4:	68db      	ldr	r3, [r3, #12]
 8004ed6:	f003 0303 	and.w	r3, r3, #3
 8004eda:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	2b03      	cmp	r3, #3
 8004ee0:	d00b      	beq.n	8004efa <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	2b03      	cmp	r3, #3
 8004ee6:	d825      	bhi.n	8004f34 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	2b01      	cmp	r3, #1
 8004eec:	d008      	beq.n	8004f00 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	2b02      	cmp	r3, #2
 8004ef2:	d11f      	bne.n	8004f34 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8004ef4:	4b25      	ldr	r3, [pc, #148]	@ (8004f8c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004ef6:	613b      	str	r3, [r7, #16]
    break;
 8004ef8:	e01f      	b.n	8004f3a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8004efa:	4b25      	ldr	r3, [pc, #148]	@ (8004f90 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8004efc:	613b      	str	r3, [r7, #16]
    break;
 8004efe:	e01c      	b.n	8004f3a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004f00:	4b21      	ldr	r3, [pc, #132]	@ (8004f88 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f003 0308 	and.w	r3, r3, #8
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d107      	bne.n	8004f1c <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004f0c:	4b1e      	ldr	r3, [pc, #120]	@ (8004f88 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004f0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f12:	0a1b      	lsrs	r3, r3, #8
 8004f14:	f003 030f 	and.w	r3, r3, #15
 8004f18:	617b      	str	r3, [r7, #20]
 8004f1a:	e005      	b.n	8004f28 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004f1c:	4b1a      	ldr	r3, [pc, #104]	@ (8004f88 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	091b      	lsrs	r3, r3, #4
 8004f22:	f003 030f 	and.w	r3, r3, #15
 8004f26:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8004f28:	4a1a      	ldr	r2, [pc, #104]	@ (8004f94 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8004f2a:	697b      	ldr	r3, [r7, #20]
 8004f2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f30:	613b      	str	r3, [r7, #16]
    break;
 8004f32:	e002      	b.n	8004f3a <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8004f34:	2300      	movs	r3, #0
 8004f36:	613b      	str	r3, [r7, #16]
    break;
 8004f38:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004f3a:	4b13      	ldr	r3, [pc, #76]	@ (8004f88 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004f3c:	68db      	ldr	r3, [r3, #12]
 8004f3e:	091b      	lsrs	r3, r3, #4
 8004f40:	f003 030f 	and.w	r3, r3, #15
 8004f44:	3301      	adds	r3, #1
 8004f46:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004f48:	4b0f      	ldr	r3, [pc, #60]	@ (8004f88 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004f4a:	68db      	ldr	r3, [r3, #12]
 8004f4c:	0a1b      	lsrs	r3, r3, #8
 8004f4e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004f52:	693a      	ldr	r2, [r7, #16]
 8004f54:	fb03 f202 	mul.w	r2, r3, r2
 8004f58:	68bb      	ldr	r3, [r7, #8]
 8004f5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f5e:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004f60:	4b09      	ldr	r3, [pc, #36]	@ (8004f88 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004f62:	68db      	ldr	r3, [r3, #12]
 8004f64:	0e5b      	lsrs	r3, r3, #25
 8004f66:	f003 0303 	and.w	r3, r3, #3
 8004f6a:	3301      	adds	r3, #1
 8004f6c:	005b      	lsls	r3, r3, #1
 8004f6e:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8004f70:	693a      	ldr	r2, [r7, #16]
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f78:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8004f7a:	683b      	ldr	r3, [r7, #0]
}
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	371c      	adds	r7, #28
 8004f80:	46bd      	mov	sp, r7
 8004f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f86:	4770      	bx	lr
 8004f88:	40021000 	.word	0x40021000
 8004f8c:	00f42400 	.word	0x00f42400
 8004f90:	007a1200 	.word	0x007a1200
 8004f94:	080096f8 	.word	0x080096f8

08004f98 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b086      	sub	sp, #24
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004fa4:	2300      	movs	r3, #0
 8004fa6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d040      	beq.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004fb8:	2b80      	cmp	r3, #128	@ 0x80
 8004fba:	d02a      	beq.n	8005012 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004fbc:	2b80      	cmp	r3, #128	@ 0x80
 8004fbe:	d825      	bhi.n	800500c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004fc0:	2b60      	cmp	r3, #96	@ 0x60
 8004fc2:	d026      	beq.n	8005012 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004fc4:	2b60      	cmp	r3, #96	@ 0x60
 8004fc6:	d821      	bhi.n	800500c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004fc8:	2b40      	cmp	r3, #64	@ 0x40
 8004fca:	d006      	beq.n	8004fda <HAL_RCCEx_PeriphCLKConfig+0x42>
 8004fcc:	2b40      	cmp	r3, #64	@ 0x40
 8004fce:	d81d      	bhi.n	800500c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d009      	beq.n	8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8004fd4:	2b20      	cmp	r3, #32
 8004fd6:	d010      	beq.n	8004ffa <HAL_RCCEx_PeriphCLKConfig+0x62>
 8004fd8:	e018      	b.n	800500c <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004fda:	4b89      	ldr	r3, [pc, #548]	@ (8005200 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004fdc:	68db      	ldr	r3, [r3, #12]
 8004fde:	4a88      	ldr	r2, [pc, #544]	@ (8005200 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004fe0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004fe4:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004fe6:	e015      	b.n	8005014 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	3304      	adds	r3, #4
 8004fec:	2100      	movs	r1, #0
 8004fee:	4618      	mov	r0, r3
 8004ff0:	f000 fb02 	bl	80055f8 <RCCEx_PLLSAI1_Config>
 8004ff4:	4603      	mov	r3, r0
 8004ff6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004ff8:	e00c      	b.n	8005014 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	3320      	adds	r3, #32
 8004ffe:	2100      	movs	r1, #0
 8005000:	4618      	mov	r0, r3
 8005002:	f000 fbed 	bl	80057e0 <RCCEx_PLLSAI2_Config>
 8005006:	4603      	mov	r3, r0
 8005008:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800500a:	e003      	b.n	8005014 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800500c:	2301      	movs	r3, #1
 800500e:	74fb      	strb	r3, [r7, #19]
      break;
 8005010:	e000      	b.n	8005014 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8005012:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005014:	7cfb      	ldrb	r3, [r7, #19]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d10b      	bne.n	8005032 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800501a:	4b79      	ldr	r3, [pc, #484]	@ (8005200 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800501c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005020:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005028:	4975      	ldr	r1, [pc, #468]	@ (8005200 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800502a:	4313      	orrs	r3, r2
 800502c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8005030:	e001      	b.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005032:	7cfb      	ldrb	r3, [r7, #19]
 8005034:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800503e:	2b00      	cmp	r3, #0
 8005040:	d047      	beq.n	80050d2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005046:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800504a:	d030      	beq.n	80050ae <HAL_RCCEx_PeriphCLKConfig+0x116>
 800504c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005050:	d82a      	bhi.n	80050a8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005052:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005056:	d02a      	beq.n	80050ae <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005058:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800505c:	d824      	bhi.n	80050a8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800505e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005062:	d008      	beq.n	8005076 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8005064:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005068:	d81e      	bhi.n	80050a8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800506a:	2b00      	cmp	r3, #0
 800506c:	d00a      	beq.n	8005084 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800506e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005072:	d010      	beq.n	8005096 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8005074:	e018      	b.n	80050a8 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005076:	4b62      	ldr	r3, [pc, #392]	@ (8005200 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005078:	68db      	ldr	r3, [r3, #12]
 800507a:	4a61      	ldr	r2, [pc, #388]	@ (8005200 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800507c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005080:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005082:	e015      	b.n	80050b0 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	3304      	adds	r3, #4
 8005088:	2100      	movs	r1, #0
 800508a:	4618      	mov	r0, r3
 800508c:	f000 fab4 	bl	80055f8 <RCCEx_PLLSAI1_Config>
 8005090:	4603      	mov	r3, r0
 8005092:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005094:	e00c      	b.n	80050b0 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	3320      	adds	r3, #32
 800509a:	2100      	movs	r1, #0
 800509c:	4618      	mov	r0, r3
 800509e:	f000 fb9f 	bl	80057e0 <RCCEx_PLLSAI2_Config>
 80050a2:	4603      	mov	r3, r0
 80050a4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80050a6:	e003      	b.n	80050b0 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80050a8:	2301      	movs	r3, #1
 80050aa:	74fb      	strb	r3, [r7, #19]
      break;
 80050ac:	e000      	b.n	80050b0 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 80050ae:	bf00      	nop
    }

    if(ret == HAL_OK)
 80050b0:	7cfb      	ldrb	r3, [r7, #19]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d10b      	bne.n	80050ce <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80050b6:	4b52      	ldr	r3, [pc, #328]	@ (8005200 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80050b8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80050bc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050c4:	494e      	ldr	r1, [pc, #312]	@ (8005200 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80050c6:	4313      	orrs	r3, r2
 80050c8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80050cc:	e001      	b.n	80050d2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050ce:	7cfb      	ldrb	r3, [r7, #19]
 80050d0:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050da:	2b00      	cmp	r3, #0
 80050dc:	f000 809f 	beq.w	800521e <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 80050e0:	2300      	movs	r3, #0
 80050e2:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80050e4:	4b46      	ldr	r3, [pc, #280]	@ (8005200 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80050e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d101      	bne.n	80050f4 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 80050f0:	2301      	movs	r3, #1
 80050f2:	e000      	b.n	80050f6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80050f4:	2300      	movs	r3, #0
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d00d      	beq.n	8005116 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80050fa:	4b41      	ldr	r3, [pc, #260]	@ (8005200 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80050fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050fe:	4a40      	ldr	r2, [pc, #256]	@ (8005200 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005100:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005104:	6593      	str	r3, [r2, #88]	@ 0x58
 8005106:	4b3e      	ldr	r3, [pc, #248]	@ (8005200 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005108:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800510a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800510e:	60bb      	str	r3, [r7, #8]
 8005110:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005112:	2301      	movs	r3, #1
 8005114:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005116:	4b3b      	ldr	r3, [pc, #236]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	4a3a      	ldr	r2, [pc, #232]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800511c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005120:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005122:	f7fc fec3 	bl	8001eac <HAL_GetTick>
 8005126:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005128:	e009      	b.n	800513e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800512a:	f7fc febf 	bl	8001eac <HAL_GetTick>
 800512e:	4602      	mov	r2, r0
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	1ad3      	subs	r3, r2, r3
 8005134:	2b02      	cmp	r3, #2
 8005136:	d902      	bls.n	800513e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8005138:	2303      	movs	r3, #3
 800513a:	74fb      	strb	r3, [r7, #19]
        break;
 800513c:	e005      	b.n	800514a <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800513e:	4b31      	ldr	r3, [pc, #196]	@ (8005204 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005146:	2b00      	cmp	r3, #0
 8005148:	d0ef      	beq.n	800512a <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 800514a:	7cfb      	ldrb	r3, [r7, #19]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d15b      	bne.n	8005208 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005150:	4b2b      	ldr	r3, [pc, #172]	@ (8005200 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005152:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005156:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800515a:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800515c:	697b      	ldr	r3, [r7, #20]
 800515e:	2b00      	cmp	r3, #0
 8005160:	d01f      	beq.n	80051a2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005168:	697a      	ldr	r2, [r7, #20]
 800516a:	429a      	cmp	r2, r3
 800516c:	d019      	beq.n	80051a2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800516e:	4b24      	ldr	r3, [pc, #144]	@ (8005200 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005170:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005174:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005178:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800517a:	4b21      	ldr	r3, [pc, #132]	@ (8005200 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800517c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005180:	4a1f      	ldr	r2, [pc, #124]	@ (8005200 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005182:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005186:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800518a:	4b1d      	ldr	r3, [pc, #116]	@ (8005200 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800518c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005190:	4a1b      	ldr	r2, [pc, #108]	@ (8005200 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005192:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005196:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800519a:	4a19      	ldr	r2, [pc, #100]	@ (8005200 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800519c:	697b      	ldr	r3, [r7, #20]
 800519e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80051a2:	697b      	ldr	r3, [r7, #20]
 80051a4:	f003 0301 	and.w	r3, r3, #1
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d016      	beq.n	80051da <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051ac:	f7fc fe7e 	bl	8001eac <HAL_GetTick>
 80051b0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80051b2:	e00b      	b.n	80051cc <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80051b4:	f7fc fe7a 	bl	8001eac <HAL_GetTick>
 80051b8:	4602      	mov	r2, r0
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	1ad3      	subs	r3, r2, r3
 80051be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d902      	bls.n	80051cc <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 80051c6:	2303      	movs	r3, #3
 80051c8:	74fb      	strb	r3, [r7, #19]
            break;
 80051ca:	e006      	b.n	80051da <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80051cc:	4b0c      	ldr	r3, [pc, #48]	@ (8005200 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80051ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051d2:	f003 0302 	and.w	r3, r3, #2
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d0ec      	beq.n	80051b4 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 80051da:	7cfb      	ldrb	r3, [r7, #19]
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d10c      	bne.n	80051fa <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80051e0:	4b07      	ldr	r3, [pc, #28]	@ (8005200 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80051e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051e6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051f0:	4903      	ldr	r1, [pc, #12]	@ (8005200 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80051f2:	4313      	orrs	r3, r2
 80051f4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80051f8:	e008      	b.n	800520c <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80051fa:	7cfb      	ldrb	r3, [r7, #19]
 80051fc:	74bb      	strb	r3, [r7, #18]
 80051fe:	e005      	b.n	800520c <HAL_RCCEx_PeriphCLKConfig+0x274>
 8005200:	40021000 	.word	0x40021000
 8005204:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005208:	7cfb      	ldrb	r3, [r7, #19]
 800520a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800520c:	7c7b      	ldrb	r3, [r7, #17]
 800520e:	2b01      	cmp	r3, #1
 8005210:	d105      	bne.n	800521e <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005212:	4ba0      	ldr	r3, [pc, #640]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005214:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005216:	4a9f      	ldr	r2, [pc, #636]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005218:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800521c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f003 0301 	and.w	r3, r3, #1
 8005226:	2b00      	cmp	r3, #0
 8005228:	d00a      	beq.n	8005240 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800522a:	4b9a      	ldr	r3, [pc, #616]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800522c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005230:	f023 0203 	bic.w	r2, r3, #3
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005238:	4996      	ldr	r1, [pc, #600]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800523a:	4313      	orrs	r3, r2
 800523c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f003 0302 	and.w	r3, r3, #2
 8005248:	2b00      	cmp	r3, #0
 800524a:	d00a      	beq.n	8005262 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800524c:	4b91      	ldr	r3, [pc, #580]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800524e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005252:	f023 020c 	bic.w	r2, r3, #12
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800525a:	498e      	ldr	r1, [pc, #568]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800525c:	4313      	orrs	r3, r2
 800525e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f003 0304 	and.w	r3, r3, #4
 800526a:	2b00      	cmp	r3, #0
 800526c:	d00a      	beq.n	8005284 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800526e:	4b89      	ldr	r3, [pc, #548]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005270:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005274:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800527c:	4985      	ldr	r1, [pc, #532]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800527e:	4313      	orrs	r3, r2
 8005280:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f003 0308 	and.w	r3, r3, #8
 800528c:	2b00      	cmp	r3, #0
 800528e:	d00a      	beq.n	80052a6 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005290:	4b80      	ldr	r3, [pc, #512]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005292:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005296:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800529e:	497d      	ldr	r1, [pc, #500]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80052a0:	4313      	orrs	r3, r2
 80052a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f003 0310 	and.w	r3, r3, #16
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d00a      	beq.n	80052c8 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80052b2:	4b78      	ldr	r3, [pc, #480]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80052b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052b8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052c0:	4974      	ldr	r1, [pc, #464]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80052c2:	4313      	orrs	r3, r2
 80052c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f003 0320 	and.w	r3, r3, #32
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d00a      	beq.n	80052ea <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80052d4:	4b6f      	ldr	r3, [pc, #444]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80052d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052da:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052e2:	496c      	ldr	r1, [pc, #432]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80052e4:	4313      	orrs	r3, r2
 80052e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d00a      	beq.n	800530c <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80052f6:	4b67      	ldr	r3, [pc, #412]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80052f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052fc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005304:	4963      	ldr	r1, [pc, #396]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005306:	4313      	orrs	r3, r2
 8005308:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005314:	2b00      	cmp	r3, #0
 8005316:	d00a      	beq.n	800532e <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005318:	4b5e      	ldr	r3, [pc, #376]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800531a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800531e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005326:	495b      	ldr	r1, [pc, #364]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005328:	4313      	orrs	r3, r2
 800532a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005336:	2b00      	cmp	r3, #0
 8005338:	d00a      	beq.n	8005350 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800533a:	4b56      	ldr	r3, [pc, #344]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800533c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005340:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005348:	4952      	ldr	r1, [pc, #328]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800534a:	4313      	orrs	r3, r2
 800534c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005358:	2b00      	cmp	r3, #0
 800535a:	d00a      	beq.n	8005372 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800535c:	4b4d      	ldr	r3, [pc, #308]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800535e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005362:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800536a:	494a      	ldr	r1, [pc, #296]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800536c:	4313      	orrs	r3, r2
 800536e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800537a:	2b00      	cmp	r3, #0
 800537c:	d00a      	beq.n	8005394 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800537e:	4b45      	ldr	r3, [pc, #276]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005380:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005384:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800538c:	4941      	ldr	r1, [pc, #260]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800538e:	4313      	orrs	r3, r2
 8005390:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800539c:	2b00      	cmp	r3, #0
 800539e:	d00a      	beq.n	80053b6 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80053a0:	4b3c      	ldr	r3, [pc, #240]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80053a2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80053a6:	f023 0203 	bic.w	r2, r3, #3
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80053ae:	4939      	ldr	r1, [pc, #228]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80053b0:	4313      	orrs	r3, r2
 80053b2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d028      	beq.n	8005414 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80053c2:	4b34      	ldr	r3, [pc, #208]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80053c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053c8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80053d0:	4930      	ldr	r1, [pc, #192]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80053d2:	4313      	orrs	r3, r2
 80053d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80053dc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80053e0:	d106      	bne.n	80053f0 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80053e2:	4b2c      	ldr	r3, [pc, #176]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80053e4:	68db      	ldr	r3, [r3, #12]
 80053e6:	4a2b      	ldr	r2, [pc, #172]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80053e8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80053ec:	60d3      	str	r3, [r2, #12]
 80053ee:	e011      	b.n	8005414 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80053f4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80053f8:	d10c      	bne.n	8005414 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	3304      	adds	r3, #4
 80053fe:	2101      	movs	r1, #1
 8005400:	4618      	mov	r0, r3
 8005402:	f000 f8f9 	bl	80055f8 <RCCEx_PLLSAI1_Config>
 8005406:	4603      	mov	r3, r0
 8005408:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800540a:	7cfb      	ldrb	r3, [r7, #19]
 800540c:	2b00      	cmp	r3, #0
 800540e:	d001      	beq.n	8005414 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8005410:	7cfb      	ldrb	r3, [r7, #19]
 8005412:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800541c:	2b00      	cmp	r3, #0
 800541e:	d04d      	beq.n	80054bc <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005424:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005428:	d108      	bne.n	800543c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 800542a:	4b1a      	ldr	r3, [pc, #104]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800542c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005430:	4a18      	ldr	r2, [pc, #96]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005432:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005436:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800543a:	e012      	b.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 800543c:	4b15      	ldr	r3, [pc, #84]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800543e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005442:	4a14      	ldr	r2, [pc, #80]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005444:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005448:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800544c:	4b11      	ldr	r3, [pc, #68]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800544e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005452:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800545a:	490e      	ldr	r1, [pc, #56]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800545c:	4313      	orrs	r3, r2
 800545e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005466:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800546a:	d106      	bne.n	800547a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800546c:	4b09      	ldr	r3, [pc, #36]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800546e:	68db      	ldr	r3, [r3, #12]
 8005470:	4a08      	ldr	r2, [pc, #32]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005472:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005476:	60d3      	str	r3, [r2, #12]
 8005478:	e020      	b.n	80054bc <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800547e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005482:	d109      	bne.n	8005498 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005484:	4b03      	ldr	r3, [pc, #12]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005486:	68db      	ldr	r3, [r3, #12]
 8005488:	4a02      	ldr	r2, [pc, #8]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800548a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800548e:	60d3      	str	r3, [r2, #12]
 8005490:	e014      	b.n	80054bc <HAL_RCCEx_PeriphCLKConfig+0x524>
 8005492:	bf00      	nop
 8005494:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800549c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80054a0:	d10c      	bne.n	80054bc <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	3304      	adds	r3, #4
 80054a6:	2101      	movs	r1, #1
 80054a8:	4618      	mov	r0, r3
 80054aa:	f000 f8a5 	bl	80055f8 <RCCEx_PLLSAI1_Config>
 80054ae:	4603      	mov	r3, r0
 80054b0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80054b2:	7cfb      	ldrb	r3, [r7, #19]
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d001      	beq.n	80054bc <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 80054b8:	7cfb      	ldrb	r3, [r7, #19]
 80054ba:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d028      	beq.n	800551a <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80054c8:	4b4a      	ldr	r3, [pc, #296]	@ (80055f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80054ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054ce:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80054d6:	4947      	ldr	r1, [pc, #284]	@ (80055f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80054d8:	4313      	orrs	r3, r2
 80054da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80054e2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80054e6:	d106      	bne.n	80054f6 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80054e8:	4b42      	ldr	r3, [pc, #264]	@ (80055f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80054ea:	68db      	ldr	r3, [r3, #12]
 80054ec:	4a41      	ldr	r2, [pc, #260]	@ (80055f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80054ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80054f2:	60d3      	str	r3, [r2, #12]
 80054f4:	e011      	b.n	800551a <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80054fa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80054fe:	d10c      	bne.n	800551a <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	3304      	adds	r3, #4
 8005504:	2101      	movs	r1, #1
 8005506:	4618      	mov	r0, r3
 8005508:	f000 f876 	bl	80055f8 <RCCEx_PLLSAI1_Config>
 800550c:	4603      	mov	r3, r0
 800550e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005510:	7cfb      	ldrb	r3, [r7, #19]
 8005512:	2b00      	cmp	r3, #0
 8005514:	d001      	beq.n	800551a <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8005516:	7cfb      	ldrb	r3, [r7, #19]
 8005518:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005522:	2b00      	cmp	r3, #0
 8005524:	d01e      	beq.n	8005564 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005526:	4b33      	ldr	r3, [pc, #204]	@ (80055f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005528:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800552c:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005536:	492f      	ldr	r1, [pc, #188]	@ (80055f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005538:	4313      	orrs	r3, r2
 800553a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005544:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005548:	d10c      	bne.n	8005564 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	3304      	adds	r3, #4
 800554e:	2102      	movs	r1, #2
 8005550:	4618      	mov	r0, r3
 8005552:	f000 f851 	bl	80055f8 <RCCEx_PLLSAI1_Config>
 8005556:	4603      	mov	r3, r0
 8005558:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800555a:	7cfb      	ldrb	r3, [r7, #19]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d001      	beq.n	8005564 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8005560:	7cfb      	ldrb	r3, [r7, #19]
 8005562:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800556c:	2b00      	cmp	r3, #0
 800556e:	d00b      	beq.n	8005588 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005570:	4b20      	ldr	r3, [pc, #128]	@ (80055f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005572:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005576:	f023 0204 	bic.w	r2, r3, #4
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005580:	491c      	ldr	r1, [pc, #112]	@ (80055f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005582:	4313      	orrs	r3, r2
 8005584:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005590:	2b00      	cmp	r3, #0
 8005592:	d00b      	beq.n	80055ac <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005594:	4b17      	ldr	r3, [pc, #92]	@ (80055f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005596:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800559a:	f023 0218 	bic.w	r2, r3, #24
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055a4:	4913      	ldr	r1, [pc, #76]	@ (80055f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80055a6:	4313      	orrs	r3, r2
 80055a8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d017      	beq.n	80055e8 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80055b8:	4b0e      	ldr	r3, [pc, #56]	@ (80055f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80055ba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80055be:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80055c8:	490a      	ldr	r1, [pc, #40]	@ (80055f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80055ca:	4313      	orrs	r3, r2
 80055cc:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80055d6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80055da:	d105      	bne.n	80055e8 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80055dc:	4b05      	ldr	r3, [pc, #20]	@ (80055f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80055de:	68db      	ldr	r3, [r3, #12]
 80055e0:	4a04      	ldr	r2, [pc, #16]	@ (80055f4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80055e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80055e6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80055e8:	7cbb      	ldrb	r3, [r7, #18]
}
 80055ea:	4618      	mov	r0, r3
 80055ec:	3718      	adds	r7, #24
 80055ee:	46bd      	mov	sp, r7
 80055f0:	bd80      	pop	{r7, pc}
 80055f2:	bf00      	nop
 80055f4:	40021000 	.word	0x40021000

080055f8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	b084      	sub	sp, #16
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	6078      	str	r0, [r7, #4]
 8005600:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005602:	2300      	movs	r3, #0
 8005604:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005606:	4b72      	ldr	r3, [pc, #456]	@ (80057d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005608:	68db      	ldr	r3, [r3, #12]
 800560a:	f003 0303 	and.w	r3, r3, #3
 800560e:	2b00      	cmp	r3, #0
 8005610:	d00e      	beq.n	8005630 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005612:	4b6f      	ldr	r3, [pc, #444]	@ (80057d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005614:	68db      	ldr	r3, [r3, #12]
 8005616:	f003 0203 	and.w	r2, r3, #3
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	429a      	cmp	r2, r3
 8005620:	d103      	bne.n	800562a <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
       ||
 8005626:	2b00      	cmp	r3, #0
 8005628:	d142      	bne.n	80056b0 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800562a:	2301      	movs	r3, #1
 800562c:	73fb      	strb	r3, [r7, #15]
 800562e:	e03f      	b.n	80056b0 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	2b03      	cmp	r3, #3
 8005636:	d018      	beq.n	800566a <RCCEx_PLLSAI1_Config+0x72>
 8005638:	2b03      	cmp	r3, #3
 800563a:	d825      	bhi.n	8005688 <RCCEx_PLLSAI1_Config+0x90>
 800563c:	2b01      	cmp	r3, #1
 800563e:	d002      	beq.n	8005646 <RCCEx_PLLSAI1_Config+0x4e>
 8005640:	2b02      	cmp	r3, #2
 8005642:	d009      	beq.n	8005658 <RCCEx_PLLSAI1_Config+0x60>
 8005644:	e020      	b.n	8005688 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005646:	4b62      	ldr	r3, [pc, #392]	@ (80057d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f003 0302 	and.w	r3, r3, #2
 800564e:	2b00      	cmp	r3, #0
 8005650:	d11d      	bne.n	800568e <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8005652:	2301      	movs	r3, #1
 8005654:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005656:	e01a      	b.n	800568e <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005658:	4b5d      	ldr	r3, [pc, #372]	@ (80057d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005660:	2b00      	cmp	r3, #0
 8005662:	d116      	bne.n	8005692 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8005664:	2301      	movs	r3, #1
 8005666:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005668:	e013      	b.n	8005692 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800566a:	4b59      	ldr	r3, [pc, #356]	@ (80057d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005672:	2b00      	cmp	r3, #0
 8005674:	d10f      	bne.n	8005696 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005676:	4b56      	ldr	r3, [pc, #344]	@ (80057d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800567e:	2b00      	cmp	r3, #0
 8005680:	d109      	bne.n	8005696 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8005682:	2301      	movs	r3, #1
 8005684:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005686:	e006      	b.n	8005696 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8005688:	2301      	movs	r3, #1
 800568a:	73fb      	strb	r3, [r7, #15]
      break;
 800568c:	e004      	b.n	8005698 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800568e:	bf00      	nop
 8005690:	e002      	b.n	8005698 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005692:	bf00      	nop
 8005694:	e000      	b.n	8005698 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005696:	bf00      	nop
    }

    if(status == HAL_OK)
 8005698:	7bfb      	ldrb	r3, [r7, #15]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d108      	bne.n	80056b0 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800569e:	4b4c      	ldr	r3, [pc, #304]	@ (80057d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80056a0:	68db      	ldr	r3, [r3, #12]
 80056a2:	f023 0203 	bic.w	r2, r3, #3
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	4949      	ldr	r1, [pc, #292]	@ (80057d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80056ac:	4313      	orrs	r3, r2
 80056ae:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80056b0:	7bfb      	ldrb	r3, [r7, #15]
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	f040 8086 	bne.w	80057c4 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80056b8:	4b45      	ldr	r3, [pc, #276]	@ (80057d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	4a44      	ldr	r2, [pc, #272]	@ (80057d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80056be:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80056c2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80056c4:	f7fc fbf2 	bl	8001eac <HAL_GetTick>
 80056c8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80056ca:	e009      	b.n	80056e0 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80056cc:	f7fc fbee 	bl	8001eac <HAL_GetTick>
 80056d0:	4602      	mov	r2, r0
 80056d2:	68bb      	ldr	r3, [r7, #8]
 80056d4:	1ad3      	subs	r3, r2, r3
 80056d6:	2b02      	cmp	r3, #2
 80056d8:	d902      	bls.n	80056e0 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80056da:	2303      	movs	r3, #3
 80056dc:	73fb      	strb	r3, [r7, #15]
        break;
 80056de:	e005      	b.n	80056ec <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80056e0:	4b3b      	ldr	r3, [pc, #236]	@ (80057d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d1ef      	bne.n	80056cc <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80056ec:	7bfb      	ldrb	r3, [r7, #15]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d168      	bne.n	80057c4 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d113      	bne.n	8005720 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80056f8:	4b35      	ldr	r3, [pc, #212]	@ (80057d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80056fa:	691a      	ldr	r2, [r3, #16]
 80056fc:	4b35      	ldr	r3, [pc, #212]	@ (80057d4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80056fe:	4013      	ands	r3, r2
 8005700:	687a      	ldr	r2, [r7, #4]
 8005702:	6892      	ldr	r2, [r2, #8]
 8005704:	0211      	lsls	r1, r2, #8
 8005706:	687a      	ldr	r2, [r7, #4]
 8005708:	68d2      	ldr	r2, [r2, #12]
 800570a:	06d2      	lsls	r2, r2, #27
 800570c:	4311      	orrs	r1, r2
 800570e:	687a      	ldr	r2, [r7, #4]
 8005710:	6852      	ldr	r2, [r2, #4]
 8005712:	3a01      	subs	r2, #1
 8005714:	0112      	lsls	r2, r2, #4
 8005716:	430a      	orrs	r2, r1
 8005718:	492d      	ldr	r1, [pc, #180]	@ (80057d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800571a:	4313      	orrs	r3, r2
 800571c:	610b      	str	r3, [r1, #16]
 800571e:	e02d      	b.n	800577c <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	2b01      	cmp	r3, #1
 8005724:	d115      	bne.n	8005752 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005726:	4b2a      	ldr	r3, [pc, #168]	@ (80057d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005728:	691a      	ldr	r2, [r3, #16]
 800572a:	4b2b      	ldr	r3, [pc, #172]	@ (80057d8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800572c:	4013      	ands	r3, r2
 800572e:	687a      	ldr	r2, [r7, #4]
 8005730:	6892      	ldr	r2, [r2, #8]
 8005732:	0211      	lsls	r1, r2, #8
 8005734:	687a      	ldr	r2, [r7, #4]
 8005736:	6912      	ldr	r2, [r2, #16]
 8005738:	0852      	lsrs	r2, r2, #1
 800573a:	3a01      	subs	r2, #1
 800573c:	0552      	lsls	r2, r2, #21
 800573e:	4311      	orrs	r1, r2
 8005740:	687a      	ldr	r2, [r7, #4]
 8005742:	6852      	ldr	r2, [r2, #4]
 8005744:	3a01      	subs	r2, #1
 8005746:	0112      	lsls	r2, r2, #4
 8005748:	430a      	orrs	r2, r1
 800574a:	4921      	ldr	r1, [pc, #132]	@ (80057d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800574c:	4313      	orrs	r3, r2
 800574e:	610b      	str	r3, [r1, #16]
 8005750:	e014      	b.n	800577c <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005752:	4b1f      	ldr	r3, [pc, #124]	@ (80057d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005754:	691a      	ldr	r2, [r3, #16]
 8005756:	4b21      	ldr	r3, [pc, #132]	@ (80057dc <RCCEx_PLLSAI1_Config+0x1e4>)
 8005758:	4013      	ands	r3, r2
 800575a:	687a      	ldr	r2, [r7, #4]
 800575c:	6892      	ldr	r2, [r2, #8]
 800575e:	0211      	lsls	r1, r2, #8
 8005760:	687a      	ldr	r2, [r7, #4]
 8005762:	6952      	ldr	r2, [r2, #20]
 8005764:	0852      	lsrs	r2, r2, #1
 8005766:	3a01      	subs	r2, #1
 8005768:	0652      	lsls	r2, r2, #25
 800576a:	4311      	orrs	r1, r2
 800576c:	687a      	ldr	r2, [r7, #4]
 800576e:	6852      	ldr	r2, [r2, #4]
 8005770:	3a01      	subs	r2, #1
 8005772:	0112      	lsls	r2, r2, #4
 8005774:	430a      	orrs	r2, r1
 8005776:	4916      	ldr	r1, [pc, #88]	@ (80057d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005778:	4313      	orrs	r3, r2
 800577a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800577c:	4b14      	ldr	r3, [pc, #80]	@ (80057d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	4a13      	ldr	r2, [pc, #76]	@ (80057d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005782:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005786:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005788:	f7fc fb90 	bl	8001eac <HAL_GetTick>
 800578c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800578e:	e009      	b.n	80057a4 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005790:	f7fc fb8c 	bl	8001eac <HAL_GetTick>
 8005794:	4602      	mov	r2, r0
 8005796:	68bb      	ldr	r3, [r7, #8]
 8005798:	1ad3      	subs	r3, r2, r3
 800579a:	2b02      	cmp	r3, #2
 800579c:	d902      	bls.n	80057a4 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800579e:	2303      	movs	r3, #3
 80057a0:	73fb      	strb	r3, [r7, #15]
          break;
 80057a2:	e005      	b.n	80057b0 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80057a4:	4b0a      	ldr	r3, [pc, #40]	@ (80057d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d0ef      	beq.n	8005790 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80057b0:	7bfb      	ldrb	r3, [r7, #15]
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d106      	bne.n	80057c4 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80057b6:	4b06      	ldr	r3, [pc, #24]	@ (80057d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80057b8:	691a      	ldr	r2, [r3, #16]
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	699b      	ldr	r3, [r3, #24]
 80057be:	4904      	ldr	r1, [pc, #16]	@ (80057d0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80057c0:	4313      	orrs	r3, r2
 80057c2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80057c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80057c6:	4618      	mov	r0, r3
 80057c8:	3710      	adds	r7, #16
 80057ca:	46bd      	mov	sp, r7
 80057cc:	bd80      	pop	{r7, pc}
 80057ce:	bf00      	nop
 80057d0:	40021000 	.word	0x40021000
 80057d4:	07ff800f 	.word	0x07ff800f
 80057d8:	ff9f800f 	.word	0xff9f800f
 80057dc:	f9ff800f 	.word	0xf9ff800f

080057e0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80057e0:	b580      	push	{r7, lr}
 80057e2:	b084      	sub	sp, #16
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	6078      	str	r0, [r7, #4]
 80057e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80057ea:	2300      	movs	r3, #0
 80057ec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80057ee:	4b72      	ldr	r3, [pc, #456]	@ (80059b8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80057f0:	68db      	ldr	r3, [r3, #12]
 80057f2:	f003 0303 	and.w	r3, r3, #3
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d00e      	beq.n	8005818 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80057fa:	4b6f      	ldr	r3, [pc, #444]	@ (80059b8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80057fc:	68db      	ldr	r3, [r3, #12]
 80057fe:	f003 0203 	and.w	r2, r3, #3
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	429a      	cmp	r2, r3
 8005808:	d103      	bne.n	8005812 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
       ||
 800580e:	2b00      	cmp	r3, #0
 8005810:	d142      	bne.n	8005898 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8005812:	2301      	movs	r3, #1
 8005814:	73fb      	strb	r3, [r7, #15]
 8005816:	e03f      	b.n	8005898 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	2b03      	cmp	r3, #3
 800581e:	d018      	beq.n	8005852 <RCCEx_PLLSAI2_Config+0x72>
 8005820:	2b03      	cmp	r3, #3
 8005822:	d825      	bhi.n	8005870 <RCCEx_PLLSAI2_Config+0x90>
 8005824:	2b01      	cmp	r3, #1
 8005826:	d002      	beq.n	800582e <RCCEx_PLLSAI2_Config+0x4e>
 8005828:	2b02      	cmp	r3, #2
 800582a:	d009      	beq.n	8005840 <RCCEx_PLLSAI2_Config+0x60>
 800582c:	e020      	b.n	8005870 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800582e:	4b62      	ldr	r3, [pc, #392]	@ (80059b8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f003 0302 	and.w	r3, r3, #2
 8005836:	2b00      	cmp	r3, #0
 8005838:	d11d      	bne.n	8005876 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 800583a:	2301      	movs	r3, #1
 800583c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800583e:	e01a      	b.n	8005876 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005840:	4b5d      	ldr	r3, [pc, #372]	@ (80059b8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005848:	2b00      	cmp	r3, #0
 800584a:	d116      	bne.n	800587a <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 800584c:	2301      	movs	r3, #1
 800584e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005850:	e013      	b.n	800587a <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005852:	4b59      	ldr	r3, [pc, #356]	@ (80059b8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800585a:	2b00      	cmp	r3, #0
 800585c:	d10f      	bne.n	800587e <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800585e:	4b56      	ldr	r3, [pc, #344]	@ (80059b8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005866:	2b00      	cmp	r3, #0
 8005868:	d109      	bne.n	800587e <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 800586a:	2301      	movs	r3, #1
 800586c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800586e:	e006      	b.n	800587e <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8005870:	2301      	movs	r3, #1
 8005872:	73fb      	strb	r3, [r7, #15]
      break;
 8005874:	e004      	b.n	8005880 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005876:	bf00      	nop
 8005878:	e002      	b.n	8005880 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800587a:	bf00      	nop
 800587c:	e000      	b.n	8005880 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800587e:	bf00      	nop
    }

    if(status == HAL_OK)
 8005880:	7bfb      	ldrb	r3, [r7, #15]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d108      	bne.n	8005898 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8005886:	4b4c      	ldr	r3, [pc, #304]	@ (80059b8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005888:	68db      	ldr	r3, [r3, #12]
 800588a:	f023 0203 	bic.w	r2, r3, #3
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	4949      	ldr	r1, [pc, #292]	@ (80059b8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005894:	4313      	orrs	r3, r2
 8005896:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8005898:	7bfb      	ldrb	r3, [r7, #15]
 800589a:	2b00      	cmp	r3, #0
 800589c:	f040 8086 	bne.w	80059ac <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80058a0:	4b45      	ldr	r3, [pc, #276]	@ (80059b8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	4a44      	ldr	r2, [pc, #272]	@ (80059b8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80058a6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80058aa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80058ac:	f7fc fafe 	bl	8001eac <HAL_GetTick>
 80058b0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80058b2:	e009      	b.n	80058c8 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80058b4:	f7fc fafa 	bl	8001eac <HAL_GetTick>
 80058b8:	4602      	mov	r2, r0
 80058ba:	68bb      	ldr	r3, [r7, #8]
 80058bc:	1ad3      	subs	r3, r2, r3
 80058be:	2b02      	cmp	r3, #2
 80058c0:	d902      	bls.n	80058c8 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80058c2:	2303      	movs	r3, #3
 80058c4:	73fb      	strb	r3, [r7, #15]
        break;
 80058c6:	e005      	b.n	80058d4 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80058c8:	4b3b      	ldr	r3, [pc, #236]	@ (80059b8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d1ef      	bne.n	80058b4 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80058d4:	7bfb      	ldrb	r3, [r7, #15]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d168      	bne.n	80059ac <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80058da:	683b      	ldr	r3, [r7, #0]
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d113      	bne.n	8005908 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80058e0:	4b35      	ldr	r3, [pc, #212]	@ (80059b8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80058e2:	695a      	ldr	r2, [r3, #20]
 80058e4:	4b35      	ldr	r3, [pc, #212]	@ (80059bc <RCCEx_PLLSAI2_Config+0x1dc>)
 80058e6:	4013      	ands	r3, r2
 80058e8:	687a      	ldr	r2, [r7, #4]
 80058ea:	6892      	ldr	r2, [r2, #8]
 80058ec:	0211      	lsls	r1, r2, #8
 80058ee:	687a      	ldr	r2, [r7, #4]
 80058f0:	68d2      	ldr	r2, [r2, #12]
 80058f2:	06d2      	lsls	r2, r2, #27
 80058f4:	4311      	orrs	r1, r2
 80058f6:	687a      	ldr	r2, [r7, #4]
 80058f8:	6852      	ldr	r2, [r2, #4]
 80058fa:	3a01      	subs	r2, #1
 80058fc:	0112      	lsls	r2, r2, #4
 80058fe:	430a      	orrs	r2, r1
 8005900:	492d      	ldr	r1, [pc, #180]	@ (80059b8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005902:	4313      	orrs	r3, r2
 8005904:	614b      	str	r3, [r1, #20]
 8005906:	e02d      	b.n	8005964 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	2b01      	cmp	r3, #1
 800590c:	d115      	bne.n	800593a <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800590e:	4b2a      	ldr	r3, [pc, #168]	@ (80059b8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005910:	695a      	ldr	r2, [r3, #20]
 8005912:	4b2b      	ldr	r3, [pc, #172]	@ (80059c0 <RCCEx_PLLSAI2_Config+0x1e0>)
 8005914:	4013      	ands	r3, r2
 8005916:	687a      	ldr	r2, [r7, #4]
 8005918:	6892      	ldr	r2, [r2, #8]
 800591a:	0211      	lsls	r1, r2, #8
 800591c:	687a      	ldr	r2, [r7, #4]
 800591e:	6912      	ldr	r2, [r2, #16]
 8005920:	0852      	lsrs	r2, r2, #1
 8005922:	3a01      	subs	r2, #1
 8005924:	0552      	lsls	r2, r2, #21
 8005926:	4311      	orrs	r1, r2
 8005928:	687a      	ldr	r2, [r7, #4]
 800592a:	6852      	ldr	r2, [r2, #4]
 800592c:	3a01      	subs	r2, #1
 800592e:	0112      	lsls	r2, r2, #4
 8005930:	430a      	orrs	r2, r1
 8005932:	4921      	ldr	r1, [pc, #132]	@ (80059b8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005934:	4313      	orrs	r3, r2
 8005936:	614b      	str	r3, [r1, #20]
 8005938:	e014      	b.n	8005964 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800593a:	4b1f      	ldr	r3, [pc, #124]	@ (80059b8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800593c:	695a      	ldr	r2, [r3, #20]
 800593e:	4b21      	ldr	r3, [pc, #132]	@ (80059c4 <RCCEx_PLLSAI2_Config+0x1e4>)
 8005940:	4013      	ands	r3, r2
 8005942:	687a      	ldr	r2, [r7, #4]
 8005944:	6892      	ldr	r2, [r2, #8]
 8005946:	0211      	lsls	r1, r2, #8
 8005948:	687a      	ldr	r2, [r7, #4]
 800594a:	6952      	ldr	r2, [r2, #20]
 800594c:	0852      	lsrs	r2, r2, #1
 800594e:	3a01      	subs	r2, #1
 8005950:	0652      	lsls	r2, r2, #25
 8005952:	4311      	orrs	r1, r2
 8005954:	687a      	ldr	r2, [r7, #4]
 8005956:	6852      	ldr	r2, [r2, #4]
 8005958:	3a01      	subs	r2, #1
 800595a:	0112      	lsls	r2, r2, #4
 800595c:	430a      	orrs	r2, r1
 800595e:	4916      	ldr	r1, [pc, #88]	@ (80059b8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005960:	4313      	orrs	r3, r2
 8005962:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005964:	4b14      	ldr	r3, [pc, #80]	@ (80059b8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	4a13      	ldr	r2, [pc, #76]	@ (80059b8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800596a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800596e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005970:	f7fc fa9c 	bl	8001eac <HAL_GetTick>
 8005974:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005976:	e009      	b.n	800598c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005978:	f7fc fa98 	bl	8001eac <HAL_GetTick>
 800597c:	4602      	mov	r2, r0
 800597e:	68bb      	ldr	r3, [r7, #8]
 8005980:	1ad3      	subs	r3, r2, r3
 8005982:	2b02      	cmp	r3, #2
 8005984:	d902      	bls.n	800598c <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8005986:	2303      	movs	r3, #3
 8005988:	73fb      	strb	r3, [r7, #15]
          break;
 800598a:	e005      	b.n	8005998 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800598c:	4b0a      	ldr	r3, [pc, #40]	@ (80059b8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005994:	2b00      	cmp	r3, #0
 8005996:	d0ef      	beq.n	8005978 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8005998:	7bfb      	ldrb	r3, [r7, #15]
 800599a:	2b00      	cmp	r3, #0
 800599c:	d106      	bne.n	80059ac <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800599e:	4b06      	ldr	r3, [pc, #24]	@ (80059b8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80059a0:	695a      	ldr	r2, [r3, #20]
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	699b      	ldr	r3, [r3, #24]
 80059a6:	4904      	ldr	r1, [pc, #16]	@ (80059b8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80059a8:	4313      	orrs	r3, r2
 80059aa:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80059ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80059ae:	4618      	mov	r0, r3
 80059b0:	3710      	adds	r7, #16
 80059b2:	46bd      	mov	sp, r7
 80059b4:	bd80      	pop	{r7, pc}
 80059b6:	bf00      	nop
 80059b8:	40021000 	.word	0x40021000
 80059bc:	07ff800f 	.word	0x07ff800f
 80059c0:	ff9f800f 	.word	0xff9f800f
 80059c4:	f9ff800f 	.word	0xf9ff800f

080059c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80059c8:	b580      	push	{r7, lr}
 80059ca:	b082      	sub	sp, #8
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d101      	bne.n	80059da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80059d6:	2301      	movs	r3, #1
 80059d8:	e049      	b.n	8005a6e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80059e0:	b2db      	uxtb	r3, r3
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d106      	bne.n	80059f4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	2200      	movs	r2, #0
 80059ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80059ee:	6878      	ldr	r0, [r7, #4]
 80059f0:	f7fc f8fe 	bl	8001bf0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2202      	movs	r2, #2
 80059f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681a      	ldr	r2, [r3, #0]
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	3304      	adds	r3, #4
 8005a04:	4619      	mov	r1, r3
 8005a06:	4610      	mov	r0, r2
 8005a08:	f000 f8c6 	bl	8005b98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2201      	movs	r2, #1
 8005a10:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2201      	movs	r2, #1
 8005a18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2201      	movs	r2, #1
 8005a20:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2201      	movs	r2, #1
 8005a28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2201      	movs	r2, #1
 8005a30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2201      	movs	r2, #1
 8005a38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2201      	movs	r2, #1
 8005a40:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2201      	movs	r2, #1
 8005a48:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2201      	movs	r2, #1
 8005a50:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2201      	movs	r2, #1
 8005a58:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2201      	movs	r2, #1
 8005a60:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2201      	movs	r2, #1
 8005a68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005a6c:	2300      	movs	r3, #0
}
 8005a6e:	4618      	mov	r0, r3
 8005a70:	3708      	adds	r7, #8
 8005a72:	46bd      	mov	sp, r7
 8005a74:	bd80      	pop	{r7, pc}
	...

08005a78 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005a78:	b480      	push	{r7}
 8005a7a:	b085      	sub	sp, #20
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a86:	b2db      	uxtb	r3, r3
 8005a88:	2b01      	cmp	r3, #1
 8005a8a:	d001      	beq.n	8005a90 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005a8c:	2301      	movs	r3, #1
 8005a8e:	e047      	b.n	8005b20 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2202      	movs	r2, #2
 8005a94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	4a23      	ldr	r2, [pc, #140]	@ (8005b2c <HAL_TIM_Base_Start+0xb4>)
 8005a9e:	4293      	cmp	r3, r2
 8005aa0:	d01d      	beq.n	8005ade <HAL_TIM_Base_Start+0x66>
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005aaa:	d018      	beq.n	8005ade <HAL_TIM_Base_Start+0x66>
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	4a1f      	ldr	r2, [pc, #124]	@ (8005b30 <HAL_TIM_Base_Start+0xb8>)
 8005ab2:	4293      	cmp	r3, r2
 8005ab4:	d013      	beq.n	8005ade <HAL_TIM_Base_Start+0x66>
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	4a1e      	ldr	r2, [pc, #120]	@ (8005b34 <HAL_TIM_Base_Start+0xbc>)
 8005abc:	4293      	cmp	r3, r2
 8005abe:	d00e      	beq.n	8005ade <HAL_TIM_Base_Start+0x66>
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	4a1c      	ldr	r2, [pc, #112]	@ (8005b38 <HAL_TIM_Base_Start+0xc0>)
 8005ac6:	4293      	cmp	r3, r2
 8005ac8:	d009      	beq.n	8005ade <HAL_TIM_Base_Start+0x66>
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	4a1b      	ldr	r2, [pc, #108]	@ (8005b3c <HAL_TIM_Base_Start+0xc4>)
 8005ad0:	4293      	cmp	r3, r2
 8005ad2:	d004      	beq.n	8005ade <HAL_TIM_Base_Start+0x66>
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	4a19      	ldr	r2, [pc, #100]	@ (8005b40 <HAL_TIM_Base_Start+0xc8>)
 8005ada:	4293      	cmp	r3, r2
 8005adc:	d115      	bne.n	8005b0a <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	689a      	ldr	r2, [r3, #8]
 8005ae4:	4b17      	ldr	r3, [pc, #92]	@ (8005b44 <HAL_TIM_Base_Start+0xcc>)
 8005ae6:	4013      	ands	r3, r2
 8005ae8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	2b06      	cmp	r3, #6
 8005aee:	d015      	beq.n	8005b1c <HAL_TIM_Base_Start+0xa4>
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005af6:	d011      	beq.n	8005b1c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	681a      	ldr	r2, [r3, #0]
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	f042 0201 	orr.w	r2, r2, #1
 8005b06:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b08:	e008      	b.n	8005b1c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	681a      	ldr	r2, [r3, #0]
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f042 0201 	orr.w	r2, r2, #1
 8005b18:	601a      	str	r2, [r3, #0]
 8005b1a:	e000      	b.n	8005b1e <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b1c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005b1e:	2300      	movs	r3, #0
}
 8005b20:	4618      	mov	r0, r3
 8005b22:	3714      	adds	r7, #20
 8005b24:	46bd      	mov	sp, r7
 8005b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2a:	4770      	bx	lr
 8005b2c:	40012c00 	.word	0x40012c00
 8005b30:	40000400 	.word	0x40000400
 8005b34:	40000800 	.word	0x40000800
 8005b38:	40000c00 	.word	0x40000c00
 8005b3c:	40013400 	.word	0x40013400
 8005b40:	40014000 	.word	0x40014000
 8005b44:	00010007 	.word	0x00010007

08005b48 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8005b48:	b480      	push	{r7}
 8005b4a:	b083      	sub	sp, #12
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	6a1a      	ldr	r2, [r3, #32]
 8005b56:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005b5a:	4013      	ands	r3, r2
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d10f      	bne.n	8005b80 <HAL_TIM_Base_Stop+0x38>
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	6a1a      	ldr	r2, [r3, #32]
 8005b66:	f240 4344 	movw	r3, #1092	@ 0x444
 8005b6a:	4013      	ands	r3, r2
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d107      	bne.n	8005b80 <HAL_TIM_Base_Stop+0x38>
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	681a      	ldr	r2, [r3, #0]
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f022 0201 	bic.w	r2, r2, #1
 8005b7e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2201      	movs	r2, #1
 8005b84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8005b88:	2300      	movs	r3, #0
}
 8005b8a:	4618      	mov	r0, r3
 8005b8c:	370c      	adds	r7, #12
 8005b8e:	46bd      	mov	sp, r7
 8005b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b94:	4770      	bx	lr
	...

08005b98 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005b98:	b480      	push	{r7}
 8005b9a:	b085      	sub	sp, #20
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	6078      	str	r0, [r7, #4]
 8005ba0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	4a46      	ldr	r2, [pc, #280]	@ (8005cc4 <TIM_Base_SetConfig+0x12c>)
 8005bac:	4293      	cmp	r3, r2
 8005bae:	d013      	beq.n	8005bd8 <TIM_Base_SetConfig+0x40>
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005bb6:	d00f      	beq.n	8005bd8 <TIM_Base_SetConfig+0x40>
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	4a43      	ldr	r2, [pc, #268]	@ (8005cc8 <TIM_Base_SetConfig+0x130>)
 8005bbc:	4293      	cmp	r3, r2
 8005bbe:	d00b      	beq.n	8005bd8 <TIM_Base_SetConfig+0x40>
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	4a42      	ldr	r2, [pc, #264]	@ (8005ccc <TIM_Base_SetConfig+0x134>)
 8005bc4:	4293      	cmp	r3, r2
 8005bc6:	d007      	beq.n	8005bd8 <TIM_Base_SetConfig+0x40>
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	4a41      	ldr	r2, [pc, #260]	@ (8005cd0 <TIM_Base_SetConfig+0x138>)
 8005bcc:	4293      	cmp	r3, r2
 8005bce:	d003      	beq.n	8005bd8 <TIM_Base_SetConfig+0x40>
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	4a40      	ldr	r2, [pc, #256]	@ (8005cd4 <TIM_Base_SetConfig+0x13c>)
 8005bd4:	4293      	cmp	r3, r2
 8005bd6:	d108      	bne.n	8005bea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005bde:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005be0:	683b      	ldr	r3, [r7, #0]
 8005be2:	685b      	ldr	r3, [r3, #4]
 8005be4:	68fa      	ldr	r2, [r7, #12]
 8005be6:	4313      	orrs	r3, r2
 8005be8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	4a35      	ldr	r2, [pc, #212]	@ (8005cc4 <TIM_Base_SetConfig+0x12c>)
 8005bee:	4293      	cmp	r3, r2
 8005bf0:	d01f      	beq.n	8005c32 <TIM_Base_SetConfig+0x9a>
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005bf8:	d01b      	beq.n	8005c32 <TIM_Base_SetConfig+0x9a>
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	4a32      	ldr	r2, [pc, #200]	@ (8005cc8 <TIM_Base_SetConfig+0x130>)
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d017      	beq.n	8005c32 <TIM_Base_SetConfig+0x9a>
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	4a31      	ldr	r2, [pc, #196]	@ (8005ccc <TIM_Base_SetConfig+0x134>)
 8005c06:	4293      	cmp	r3, r2
 8005c08:	d013      	beq.n	8005c32 <TIM_Base_SetConfig+0x9a>
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	4a30      	ldr	r2, [pc, #192]	@ (8005cd0 <TIM_Base_SetConfig+0x138>)
 8005c0e:	4293      	cmp	r3, r2
 8005c10:	d00f      	beq.n	8005c32 <TIM_Base_SetConfig+0x9a>
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	4a2f      	ldr	r2, [pc, #188]	@ (8005cd4 <TIM_Base_SetConfig+0x13c>)
 8005c16:	4293      	cmp	r3, r2
 8005c18:	d00b      	beq.n	8005c32 <TIM_Base_SetConfig+0x9a>
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	4a2e      	ldr	r2, [pc, #184]	@ (8005cd8 <TIM_Base_SetConfig+0x140>)
 8005c1e:	4293      	cmp	r3, r2
 8005c20:	d007      	beq.n	8005c32 <TIM_Base_SetConfig+0x9a>
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	4a2d      	ldr	r2, [pc, #180]	@ (8005cdc <TIM_Base_SetConfig+0x144>)
 8005c26:	4293      	cmp	r3, r2
 8005c28:	d003      	beq.n	8005c32 <TIM_Base_SetConfig+0x9a>
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	4a2c      	ldr	r2, [pc, #176]	@ (8005ce0 <TIM_Base_SetConfig+0x148>)
 8005c2e:	4293      	cmp	r3, r2
 8005c30:	d108      	bne.n	8005c44 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c38:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c3a:	683b      	ldr	r3, [r7, #0]
 8005c3c:	68db      	ldr	r3, [r3, #12]
 8005c3e:	68fa      	ldr	r2, [r7, #12]
 8005c40:	4313      	orrs	r3, r2
 8005c42:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	695b      	ldr	r3, [r3, #20]
 8005c4e:	4313      	orrs	r3, r2
 8005c50:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	68fa      	ldr	r2, [r7, #12]
 8005c56:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005c58:	683b      	ldr	r3, [r7, #0]
 8005c5a:	689a      	ldr	r2, [r3, #8]
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005c60:	683b      	ldr	r3, [r7, #0]
 8005c62:	681a      	ldr	r2, [r3, #0]
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	4a16      	ldr	r2, [pc, #88]	@ (8005cc4 <TIM_Base_SetConfig+0x12c>)
 8005c6c:	4293      	cmp	r3, r2
 8005c6e:	d00f      	beq.n	8005c90 <TIM_Base_SetConfig+0xf8>
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	4a18      	ldr	r2, [pc, #96]	@ (8005cd4 <TIM_Base_SetConfig+0x13c>)
 8005c74:	4293      	cmp	r3, r2
 8005c76:	d00b      	beq.n	8005c90 <TIM_Base_SetConfig+0xf8>
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	4a17      	ldr	r2, [pc, #92]	@ (8005cd8 <TIM_Base_SetConfig+0x140>)
 8005c7c:	4293      	cmp	r3, r2
 8005c7e:	d007      	beq.n	8005c90 <TIM_Base_SetConfig+0xf8>
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	4a16      	ldr	r2, [pc, #88]	@ (8005cdc <TIM_Base_SetConfig+0x144>)
 8005c84:	4293      	cmp	r3, r2
 8005c86:	d003      	beq.n	8005c90 <TIM_Base_SetConfig+0xf8>
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	4a15      	ldr	r2, [pc, #84]	@ (8005ce0 <TIM_Base_SetConfig+0x148>)
 8005c8c:	4293      	cmp	r3, r2
 8005c8e:	d103      	bne.n	8005c98 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	691a      	ldr	r2, [r3, #16]
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2201      	movs	r2, #1
 8005c9c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	691b      	ldr	r3, [r3, #16]
 8005ca2:	f003 0301 	and.w	r3, r3, #1
 8005ca6:	2b01      	cmp	r3, #1
 8005ca8:	d105      	bne.n	8005cb6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	691b      	ldr	r3, [r3, #16]
 8005cae:	f023 0201 	bic.w	r2, r3, #1
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	611a      	str	r2, [r3, #16]
  }
}
 8005cb6:	bf00      	nop
 8005cb8:	3714      	adds	r7, #20
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc0:	4770      	bx	lr
 8005cc2:	bf00      	nop
 8005cc4:	40012c00 	.word	0x40012c00
 8005cc8:	40000400 	.word	0x40000400
 8005ccc:	40000800 	.word	0x40000800
 8005cd0:	40000c00 	.word	0x40000c00
 8005cd4:	40013400 	.word	0x40013400
 8005cd8:	40014000 	.word	0x40014000
 8005cdc:	40014400 	.word	0x40014400
 8005ce0:	40014800 	.word	0x40014800

08005ce4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005ce4:	b480      	push	{r7}
 8005ce6:	b085      	sub	sp, #20
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]
 8005cec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005cf4:	2b01      	cmp	r3, #1
 8005cf6:	d101      	bne.n	8005cfc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005cf8:	2302      	movs	r3, #2
 8005cfa:	e068      	b.n	8005dce <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2201      	movs	r2, #1
 8005d00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2202      	movs	r2, #2
 8005d08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	685b      	ldr	r3, [r3, #4]
 8005d12:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	689b      	ldr	r3, [r3, #8]
 8005d1a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4a2e      	ldr	r2, [pc, #184]	@ (8005ddc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005d22:	4293      	cmp	r3, r2
 8005d24:	d004      	beq.n	8005d30 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	4a2d      	ldr	r2, [pc, #180]	@ (8005de0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005d2c:	4293      	cmp	r3, r2
 8005d2e:	d108      	bne.n	8005d42 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005d36:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005d38:	683b      	ldr	r3, [r7, #0]
 8005d3a:	685b      	ldr	r3, [r3, #4]
 8005d3c:	68fa      	ldr	r2, [r7, #12]
 8005d3e:	4313      	orrs	r3, r2
 8005d40:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d48:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005d4a:	683b      	ldr	r3, [r7, #0]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	68fa      	ldr	r2, [r7, #12]
 8005d50:	4313      	orrs	r3, r2
 8005d52:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	68fa      	ldr	r2, [r7, #12]
 8005d5a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	4a1e      	ldr	r2, [pc, #120]	@ (8005ddc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005d62:	4293      	cmp	r3, r2
 8005d64:	d01d      	beq.n	8005da2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d6e:	d018      	beq.n	8005da2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	4a1b      	ldr	r2, [pc, #108]	@ (8005de4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005d76:	4293      	cmp	r3, r2
 8005d78:	d013      	beq.n	8005da2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	4a1a      	ldr	r2, [pc, #104]	@ (8005de8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005d80:	4293      	cmp	r3, r2
 8005d82:	d00e      	beq.n	8005da2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	4a18      	ldr	r2, [pc, #96]	@ (8005dec <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005d8a:	4293      	cmp	r3, r2
 8005d8c:	d009      	beq.n	8005da2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	4a13      	ldr	r2, [pc, #76]	@ (8005de0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005d94:	4293      	cmp	r3, r2
 8005d96:	d004      	beq.n	8005da2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	4a14      	ldr	r2, [pc, #80]	@ (8005df0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005d9e:	4293      	cmp	r3, r2
 8005da0:	d10c      	bne.n	8005dbc <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005da2:	68bb      	ldr	r3, [r7, #8]
 8005da4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005da8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005daa:	683b      	ldr	r3, [r7, #0]
 8005dac:	689b      	ldr	r3, [r3, #8]
 8005dae:	68ba      	ldr	r2, [r7, #8]
 8005db0:	4313      	orrs	r3, r2
 8005db2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	68ba      	ldr	r2, [r7, #8]
 8005dba:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2201      	movs	r2, #1
 8005dc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005dcc:	2300      	movs	r3, #0
}
 8005dce:	4618      	mov	r0, r3
 8005dd0:	3714      	adds	r7, #20
 8005dd2:	46bd      	mov	sp, r7
 8005dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd8:	4770      	bx	lr
 8005dda:	bf00      	nop
 8005ddc:	40012c00 	.word	0x40012c00
 8005de0:	40013400 	.word	0x40013400
 8005de4:	40000400 	.word	0x40000400
 8005de8:	40000800 	.word	0x40000800
 8005dec:	40000c00 	.word	0x40000c00
 8005df0:	40014000 	.word	0x40014000

08005df4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005df4:	b580      	push	{r7, lr}
 8005df6:	b082      	sub	sp, #8
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d101      	bne.n	8005e06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005e02:	2301      	movs	r3, #1
 8005e04:	e042      	b.n	8005e8c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d106      	bne.n	8005e1e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2200      	movs	r2, #0
 8005e14:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005e18:	6878      	ldr	r0, [r7, #4]
 8005e1a:	f7fb ff55 	bl	8001cc8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2224      	movs	r2, #36	@ 0x24
 8005e22:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	681a      	ldr	r2, [r3, #0]
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f022 0201 	bic.w	r2, r2, #1
 8005e34:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d002      	beq.n	8005e44 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005e3e:	6878      	ldr	r0, [r7, #4]
 8005e40:	f000 fbb2 	bl	80065a8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005e44:	6878      	ldr	r0, [r7, #4]
 8005e46:	f000 f8b3 	bl	8005fb0 <UART_SetConfig>
 8005e4a:	4603      	mov	r3, r0
 8005e4c:	2b01      	cmp	r3, #1
 8005e4e:	d101      	bne.n	8005e54 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005e50:	2301      	movs	r3, #1
 8005e52:	e01b      	b.n	8005e8c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	685a      	ldr	r2, [r3, #4]
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005e62:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	689a      	ldr	r2, [r3, #8]
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005e72:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	681a      	ldr	r2, [r3, #0]
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f042 0201 	orr.w	r2, r2, #1
 8005e82:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005e84:	6878      	ldr	r0, [r7, #4]
 8005e86:	f000 fc31 	bl	80066ec <UART_CheckIdleState>
 8005e8a:	4603      	mov	r3, r0
}
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	3708      	adds	r7, #8
 8005e90:	46bd      	mov	sp, r7
 8005e92:	bd80      	pop	{r7, pc}

08005e94 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e94:	b580      	push	{r7, lr}
 8005e96:	b08a      	sub	sp, #40	@ 0x28
 8005e98:	af02      	add	r7, sp, #8
 8005e9a:	60f8      	str	r0, [r7, #12]
 8005e9c:	60b9      	str	r1, [r7, #8]
 8005e9e:	603b      	str	r3, [r7, #0]
 8005ea0:	4613      	mov	r3, r2
 8005ea2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005eaa:	2b20      	cmp	r3, #32
 8005eac:	d17b      	bne.n	8005fa6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8005eae:	68bb      	ldr	r3, [r7, #8]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d002      	beq.n	8005eba <HAL_UART_Transmit+0x26>
 8005eb4:	88fb      	ldrh	r3, [r7, #6]
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d101      	bne.n	8005ebe <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005eba:	2301      	movs	r3, #1
 8005ebc:	e074      	b.n	8005fa8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	2221      	movs	r2, #33	@ 0x21
 8005eca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005ece:	f7fb ffed 	bl	8001eac <HAL_GetTick>
 8005ed2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	88fa      	ldrh	r2, [r7, #6]
 8005ed8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	88fa      	ldrh	r2, [r7, #6]
 8005ee0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	689b      	ldr	r3, [r3, #8]
 8005ee8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005eec:	d108      	bne.n	8005f00 <HAL_UART_Transmit+0x6c>
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	691b      	ldr	r3, [r3, #16]
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d104      	bne.n	8005f00 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005ef6:	2300      	movs	r3, #0
 8005ef8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005efa:	68bb      	ldr	r3, [r7, #8]
 8005efc:	61bb      	str	r3, [r7, #24]
 8005efe:	e003      	b.n	8005f08 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005f00:	68bb      	ldr	r3, [r7, #8]
 8005f02:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005f04:	2300      	movs	r3, #0
 8005f06:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005f08:	e030      	b.n	8005f6c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	9300      	str	r3, [sp, #0]
 8005f0e:	697b      	ldr	r3, [r7, #20]
 8005f10:	2200      	movs	r2, #0
 8005f12:	2180      	movs	r1, #128	@ 0x80
 8005f14:	68f8      	ldr	r0, [r7, #12]
 8005f16:	f000 fc93 	bl	8006840 <UART_WaitOnFlagUntilTimeout>
 8005f1a:	4603      	mov	r3, r0
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d005      	beq.n	8005f2c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	2220      	movs	r2, #32
 8005f24:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005f28:	2303      	movs	r3, #3
 8005f2a:	e03d      	b.n	8005fa8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005f2c:	69fb      	ldr	r3, [r7, #28]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d10b      	bne.n	8005f4a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005f32:	69bb      	ldr	r3, [r7, #24]
 8005f34:	881a      	ldrh	r2, [r3, #0]
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005f3e:	b292      	uxth	r2, r2
 8005f40:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005f42:	69bb      	ldr	r3, [r7, #24]
 8005f44:	3302      	adds	r3, #2
 8005f46:	61bb      	str	r3, [r7, #24]
 8005f48:	e007      	b.n	8005f5a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005f4a:	69fb      	ldr	r3, [r7, #28]
 8005f4c:	781a      	ldrb	r2, [r3, #0]
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005f54:	69fb      	ldr	r3, [r7, #28]
 8005f56:	3301      	adds	r3, #1
 8005f58:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005f60:	b29b      	uxth	r3, r3
 8005f62:	3b01      	subs	r3, #1
 8005f64:	b29a      	uxth	r2, r3
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005f72:	b29b      	uxth	r3, r3
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d1c8      	bne.n	8005f0a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005f78:	683b      	ldr	r3, [r7, #0]
 8005f7a:	9300      	str	r3, [sp, #0]
 8005f7c:	697b      	ldr	r3, [r7, #20]
 8005f7e:	2200      	movs	r2, #0
 8005f80:	2140      	movs	r1, #64	@ 0x40
 8005f82:	68f8      	ldr	r0, [r7, #12]
 8005f84:	f000 fc5c 	bl	8006840 <UART_WaitOnFlagUntilTimeout>
 8005f88:	4603      	mov	r3, r0
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d005      	beq.n	8005f9a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	2220      	movs	r2, #32
 8005f92:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8005f96:	2303      	movs	r3, #3
 8005f98:	e006      	b.n	8005fa8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	2220      	movs	r2, #32
 8005f9e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	e000      	b.n	8005fa8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8005fa6:	2302      	movs	r3, #2
  }
}
 8005fa8:	4618      	mov	r0, r3
 8005faa:	3720      	adds	r7, #32
 8005fac:	46bd      	mov	sp, r7
 8005fae:	bd80      	pop	{r7, pc}

08005fb0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005fb0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005fb4:	b08c      	sub	sp, #48	@ 0x30
 8005fb6:	af00      	add	r7, sp, #0
 8005fb8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005fba:	2300      	movs	r3, #0
 8005fbc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005fc0:	697b      	ldr	r3, [r7, #20]
 8005fc2:	689a      	ldr	r2, [r3, #8]
 8005fc4:	697b      	ldr	r3, [r7, #20]
 8005fc6:	691b      	ldr	r3, [r3, #16]
 8005fc8:	431a      	orrs	r2, r3
 8005fca:	697b      	ldr	r3, [r7, #20]
 8005fcc:	695b      	ldr	r3, [r3, #20]
 8005fce:	431a      	orrs	r2, r3
 8005fd0:	697b      	ldr	r3, [r7, #20]
 8005fd2:	69db      	ldr	r3, [r3, #28]
 8005fd4:	4313      	orrs	r3, r2
 8005fd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005fd8:	697b      	ldr	r3, [r7, #20]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	681a      	ldr	r2, [r3, #0]
 8005fde:	4baa      	ldr	r3, [pc, #680]	@ (8006288 <UART_SetConfig+0x2d8>)
 8005fe0:	4013      	ands	r3, r2
 8005fe2:	697a      	ldr	r2, [r7, #20]
 8005fe4:	6812      	ldr	r2, [r2, #0]
 8005fe6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005fe8:	430b      	orrs	r3, r1
 8005fea:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005fec:	697b      	ldr	r3, [r7, #20]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	685b      	ldr	r3, [r3, #4]
 8005ff2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005ff6:	697b      	ldr	r3, [r7, #20]
 8005ff8:	68da      	ldr	r2, [r3, #12]
 8005ffa:	697b      	ldr	r3, [r7, #20]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	430a      	orrs	r2, r1
 8006000:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006002:	697b      	ldr	r3, [r7, #20]
 8006004:	699b      	ldr	r3, [r3, #24]
 8006006:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006008:	697b      	ldr	r3, [r7, #20]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	4a9f      	ldr	r2, [pc, #636]	@ (800628c <UART_SetConfig+0x2dc>)
 800600e:	4293      	cmp	r3, r2
 8006010:	d004      	beq.n	800601c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006012:	697b      	ldr	r3, [r7, #20]
 8006014:	6a1b      	ldr	r3, [r3, #32]
 8006016:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006018:	4313      	orrs	r3, r2
 800601a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800601c:	697b      	ldr	r3, [r7, #20]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	689b      	ldr	r3, [r3, #8]
 8006022:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8006026:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800602a:	697a      	ldr	r2, [r7, #20]
 800602c:	6812      	ldr	r2, [r2, #0]
 800602e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006030:	430b      	orrs	r3, r1
 8006032:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006034:	697b      	ldr	r3, [r7, #20]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800603a:	f023 010f 	bic.w	r1, r3, #15
 800603e:	697b      	ldr	r3, [r7, #20]
 8006040:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006042:	697b      	ldr	r3, [r7, #20]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	430a      	orrs	r2, r1
 8006048:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800604a:	697b      	ldr	r3, [r7, #20]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	4a90      	ldr	r2, [pc, #576]	@ (8006290 <UART_SetConfig+0x2e0>)
 8006050:	4293      	cmp	r3, r2
 8006052:	d125      	bne.n	80060a0 <UART_SetConfig+0xf0>
 8006054:	4b8f      	ldr	r3, [pc, #572]	@ (8006294 <UART_SetConfig+0x2e4>)
 8006056:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800605a:	f003 0303 	and.w	r3, r3, #3
 800605e:	2b03      	cmp	r3, #3
 8006060:	d81a      	bhi.n	8006098 <UART_SetConfig+0xe8>
 8006062:	a201      	add	r2, pc, #4	@ (adr r2, 8006068 <UART_SetConfig+0xb8>)
 8006064:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006068:	08006079 	.word	0x08006079
 800606c:	08006089 	.word	0x08006089
 8006070:	08006081 	.word	0x08006081
 8006074:	08006091 	.word	0x08006091
 8006078:	2301      	movs	r3, #1
 800607a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800607e:	e116      	b.n	80062ae <UART_SetConfig+0x2fe>
 8006080:	2302      	movs	r3, #2
 8006082:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006086:	e112      	b.n	80062ae <UART_SetConfig+0x2fe>
 8006088:	2304      	movs	r3, #4
 800608a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800608e:	e10e      	b.n	80062ae <UART_SetConfig+0x2fe>
 8006090:	2308      	movs	r3, #8
 8006092:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006096:	e10a      	b.n	80062ae <UART_SetConfig+0x2fe>
 8006098:	2310      	movs	r3, #16
 800609a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800609e:	e106      	b.n	80062ae <UART_SetConfig+0x2fe>
 80060a0:	697b      	ldr	r3, [r7, #20]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	4a7c      	ldr	r2, [pc, #496]	@ (8006298 <UART_SetConfig+0x2e8>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d138      	bne.n	800611c <UART_SetConfig+0x16c>
 80060aa:	4b7a      	ldr	r3, [pc, #488]	@ (8006294 <UART_SetConfig+0x2e4>)
 80060ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060b0:	f003 030c 	and.w	r3, r3, #12
 80060b4:	2b0c      	cmp	r3, #12
 80060b6:	d82d      	bhi.n	8006114 <UART_SetConfig+0x164>
 80060b8:	a201      	add	r2, pc, #4	@ (adr r2, 80060c0 <UART_SetConfig+0x110>)
 80060ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060be:	bf00      	nop
 80060c0:	080060f5 	.word	0x080060f5
 80060c4:	08006115 	.word	0x08006115
 80060c8:	08006115 	.word	0x08006115
 80060cc:	08006115 	.word	0x08006115
 80060d0:	08006105 	.word	0x08006105
 80060d4:	08006115 	.word	0x08006115
 80060d8:	08006115 	.word	0x08006115
 80060dc:	08006115 	.word	0x08006115
 80060e0:	080060fd 	.word	0x080060fd
 80060e4:	08006115 	.word	0x08006115
 80060e8:	08006115 	.word	0x08006115
 80060ec:	08006115 	.word	0x08006115
 80060f0:	0800610d 	.word	0x0800610d
 80060f4:	2300      	movs	r3, #0
 80060f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060fa:	e0d8      	b.n	80062ae <UART_SetConfig+0x2fe>
 80060fc:	2302      	movs	r3, #2
 80060fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006102:	e0d4      	b.n	80062ae <UART_SetConfig+0x2fe>
 8006104:	2304      	movs	r3, #4
 8006106:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800610a:	e0d0      	b.n	80062ae <UART_SetConfig+0x2fe>
 800610c:	2308      	movs	r3, #8
 800610e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006112:	e0cc      	b.n	80062ae <UART_SetConfig+0x2fe>
 8006114:	2310      	movs	r3, #16
 8006116:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800611a:	e0c8      	b.n	80062ae <UART_SetConfig+0x2fe>
 800611c:	697b      	ldr	r3, [r7, #20]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	4a5e      	ldr	r2, [pc, #376]	@ (800629c <UART_SetConfig+0x2ec>)
 8006122:	4293      	cmp	r3, r2
 8006124:	d125      	bne.n	8006172 <UART_SetConfig+0x1c2>
 8006126:	4b5b      	ldr	r3, [pc, #364]	@ (8006294 <UART_SetConfig+0x2e4>)
 8006128:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800612c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006130:	2b30      	cmp	r3, #48	@ 0x30
 8006132:	d016      	beq.n	8006162 <UART_SetConfig+0x1b2>
 8006134:	2b30      	cmp	r3, #48	@ 0x30
 8006136:	d818      	bhi.n	800616a <UART_SetConfig+0x1ba>
 8006138:	2b20      	cmp	r3, #32
 800613a:	d00a      	beq.n	8006152 <UART_SetConfig+0x1a2>
 800613c:	2b20      	cmp	r3, #32
 800613e:	d814      	bhi.n	800616a <UART_SetConfig+0x1ba>
 8006140:	2b00      	cmp	r3, #0
 8006142:	d002      	beq.n	800614a <UART_SetConfig+0x19a>
 8006144:	2b10      	cmp	r3, #16
 8006146:	d008      	beq.n	800615a <UART_SetConfig+0x1aa>
 8006148:	e00f      	b.n	800616a <UART_SetConfig+0x1ba>
 800614a:	2300      	movs	r3, #0
 800614c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006150:	e0ad      	b.n	80062ae <UART_SetConfig+0x2fe>
 8006152:	2302      	movs	r3, #2
 8006154:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006158:	e0a9      	b.n	80062ae <UART_SetConfig+0x2fe>
 800615a:	2304      	movs	r3, #4
 800615c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006160:	e0a5      	b.n	80062ae <UART_SetConfig+0x2fe>
 8006162:	2308      	movs	r3, #8
 8006164:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006168:	e0a1      	b.n	80062ae <UART_SetConfig+0x2fe>
 800616a:	2310      	movs	r3, #16
 800616c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006170:	e09d      	b.n	80062ae <UART_SetConfig+0x2fe>
 8006172:	697b      	ldr	r3, [r7, #20]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	4a4a      	ldr	r2, [pc, #296]	@ (80062a0 <UART_SetConfig+0x2f0>)
 8006178:	4293      	cmp	r3, r2
 800617a:	d125      	bne.n	80061c8 <UART_SetConfig+0x218>
 800617c:	4b45      	ldr	r3, [pc, #276]	@ (8006294 <UART_SetConfig+0x2e4>)
 800617e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006182:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006186:	2bc0      	cmp	r3, #192	@ 0xc0
 8006188:	d016      	beq.n	80061b8 <UART_SetConfig+0x208>
 800618a:	2bc0      	cmp	r3, #192	@ 0xc0
 800618c:	d818      	bhi.n	80061c0 <UART_SetConfig+0x210>
 800618e:	2b80      	cmp	r3, #128	@ 0x80
 8006190:	d00a      	beq.n	80061a8 <UART_SetConfig+0x1f8>
 8006192:	2b80      	cmp	r3, #128	@ 0x80
 8006194:	d814      	bhi.n	80061c0 <UART_SetConfig+0x210>
 8006196:	2b00      	cmp	r3, #0
 8006198:	d002      	beq.n	80061a0 <UART_SetConfig+0x1f0>
 800619a:	2b40      	cmp	r3, #64	@ 0x40
 800619c:	d008      	beq.n	80061b0 <UART_SetConfig+0x200>
 800619e:	e00f      	b.n	80061c0 <UART_SetConfig+0x210>
 80061a0:	2300      	movs	r3, #0
 80061a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061a6:	e082      	b.n	80062ae <UART_SetConfig+0x2fe>
 80061a8:	2302      	movs	r3, #2
 80061aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061ae:	e07e      	b.n	80062ae <UART_SetConfig+0x2fe>
 80061b0:	2304      	movs	r3, #4
 80061b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061b6:	e07a      	b.n	80062ae <UART_SetConfig+0x2fe>
 80061b8:	2308      	movs	r3, #8
 80061ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061be:	e076      	b.n	80062ae <UART_SetConfig+0x2fe>
 80061c0:	2310      	movs	r3, #16
 80061c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061c6:	e072      	b.n	80062ae <UART_SetConfig+0x2fe>
 80061c8:	697b      	ldr	r3, [r7, #20]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	4a35      	ldr	r2, [pc, #212]	@ (80062a4 <UART_SetConfig+0x2f4>)
 80061ce:	4293      	cmp	r3, r2
 80061d0:	d12a      	bne.n	8006228 <UART_SetConfig+0x278>
 80061d2:	4b30      	ldr	r3, [pc, #192]	@ (8006294 <UART_SetConfig+0x2e4>)
 80061d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061d8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80061dc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80061e0:	d01a      	beq.n	8006218 <UART_SetConfig+0x268>
 80061e2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80061e6:	d81b      	bhi.n	8006220 <UART_SetConfig+0x270>
 80061e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80061ec:	d00c      	beq.n	8006208 <UART_SetConfig+0x258>
 80061ee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80061f2:	d815      	bhi.n	8006220 <UART_SetConfig+0x270>
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d003      	beq.n	8006200 <UART_SetConfig+0x250>
 80061f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80061fc:	d008      	beq.n	8006210 <UART_SetConfig+0x260>
 80061fe:	e00f      	b.n	8006220 <UART_SetConfig+0x270>
 8006200:	2300      	movs	r3, #0
 8006202:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006206:	e052      	b.n	80062ae <UART_SetConfig+0x2fe>
 8006208:	2302      	movs	r3, #2
 800620a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800620e:	e04e      	b.n	80062ae <UART_SetConfig+0x2fe>
 8006210:	2304      	movs	r3, #4
 8006212:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006216:	e04a      	b.n	80062ae <UART_SetConfig+0x2fe>
 8006218:	2308      	movs	r3, #8
 800621a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800621e:	e046      	b.n	80062ae <UART_SetConfig+0x2fe>
 8006220:	2310      	movs	r3, #16
 8006222:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006226:	e042      	b.n	80062ae <UART_SetConfig+0x2fe>
 8006228:	697b      	ldr	r3, [r7, #20]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	4a17      	ldr	r2, [pc, #92]	@ (800628c <UART_SetConfig+0x2dc>)
 800622e:	4293      	cmp	r3, r2
 8006230:	d13a      	bne.n	80062a8 <UART_SetConfig+0x2f8>
 8006232:	4b18      	ldr	r3, [pc, #96]	@ (8006294 <UART_SetConfig+0x2e4>)
 8006234:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006238:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800623c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006240:	d01a      	beq.n	8006278 <UART_SetConfig+0x2c8>
 8006242:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006246:	d81b      	bhi.n	8006280 <UART_SetConfig+0x2d0>
 8006248:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800624c:	d00c      	beq.n	8006268 <UART_SetConfig+0x2b8>
 800624e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006252:	d815      	bhi.n	8006280 <UART_SetConfig+0x2d0>
 8006254:	2b00      	cmp	r3, #0
 8006256:	d003      	beq.n	8006260 <UART_SetConfig+0x2b0>
 8006258:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800625c:	d008      	beq.n	8006270 <UART_SetConfig+0x2c0>
 800625e:	e00f      	b.n	8006280 <UART_SetConfig+0x2d0>
 8006260:	2300      	movs	r3, #0
 8006262:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006266:	e022      	b.n	80062ae <UART_SetConfig+0x2fe>
 8006268:	2302      	movs	r3, #2
 800626a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800626e:	e01e      	b.n	80062ae <UART_SetConfig+0x2fe>
 8006270:	2304      	movs	r3, #4
 8006272:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006276:	e01a      	b.n	80062ae <UART_SetConfig+0x2fe>
 8006278:	2308      	movs	r3, #8
 800627a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800627e:	e016      	b.n	80062ae <UART_SetConfig+0x2fe>
 8006280:	2310      	movs	r3, #16
 8006282:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006286:	e012      	b.n	80062ae <UART_SetConfig+0x2fe>
 8006288:	cfff69f3 	.word	0xcfff69f3
 800628c:	40008000 	.word	0x40008000
 8006290:	40013800 	.word	0x40013800
 8006294:	40021000 	.word	0x40021000
 8006298:	40004400 	.word	0x40004400
 800629c:	40004800 	.word	0x40004800
 80062a0:	40004c00 	.word	0x40004c00
 80062a4:	40005000 	.word	0x40005000
 80062a8:	2310      	movs	r3, #16
 80062aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80062ae:	697b      	ldr	r3, [r7, #20]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	4aae      	ldr	r2, [pc, #696]	@ (800656c <UART_SetConfig+0x5bc>)
 80062b4:	4293      	cmp	r3, r2
 80062b6:	f040 8097 	bne.w	80063e8 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80062ba:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80062be:	2b08      	cmp	r3, #8
 80062c0:	d823      	bhi.n	800630a <UART_SetConfig+0x35a>
 80062c2:	a201      	add	r2, pc, #4	@ (adr r2, 80062c8 <UART_SetConfig+0x318>)
 80062c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062c8:	080062ed 	.word	0x080062ed
 80062cc:	0800630b 	.word	0x0800630b
 80062d0:	080062f5 	.word	0x080062f5
 80062d4:	0800630b 	.word	0x0800630b
 80062d8:	080062fb 	.word	0x080062fb
 80062dc:	0800630b 	.word	0x0800630b
 80062e0:	0800630b 	.word	0x0800630b
 80062e4:	0800630b 	.word	0x0800630b
 80062e8:	08006303 	.word	0x08006303
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80062ec:	f7fe fd68 	bl	8004dc0 <HAL_RCC_GetPCLK1Freq>
 80062f0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80062f2:	e010      	b.n	8006316 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80062f4:	4b9e      	ldr	r3, [pc, #632]	@ (8006570 <UART_SetConfig+0x5c0>)
 80062f6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80062f8:	e00d      	b.n	8006316 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80062fa:	f7fe fcc9 	bl	8004c90 <HAL_RCC_GetSysClockFreq>
 80062fe:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006300:	e009      	b.n	8006316 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006302:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006306:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006308:	e005      	b.n	8006316 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800630a:	2300      	movs	r3, #0
 800630c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800630e:	2301      	movs	r3, #1
 8006310:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006314:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006318:	2b00      	cmp	r3, #0
 800631a:	f000 8130 	beq.w	800657e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800631e:	697b      	ldr	r3, [r7, #20]
 8006320:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006322:	4a94      	ldr	r2, [pc, #592]	@ (8006574 <UART_SetConfig+0x5c4>)
 8006324:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006328:	461a      	mov	r2, r3
 800632a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800632c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006330:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006332:	697b      	ldr	r3, [r7, #20]
 8006334:	685a      	ldr	r2, [r3, #4]
 8006336:	4613      	mov	r3, r2
 8006338:	005b      	lsls	r3, r3, #1
 800633a:	4413      	add	r3, r2
 800633c:	69ba      	ldr	r2, [r7, #24]
 800633e:	429a      	cmp	r2, r3
 8006340:	d305      	bcc.n	800634e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006342:	697b      	ldr	r3, [r7, #20]
 8006344:	685b      	ldr	r3, [r3, #4]
 8006346:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006348:	69ba      	ldr	r2, [r7, #24]
 800634a:	429a      	cmp	r2, r3
 800634c:	d903      	bls.n	8006356 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800634e:	2301      	movs	r3, #1
 8006350:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006354:	e113      	b.n	800657e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006358:	2200      	movs	r2, #0
 800635a:	60bb      	str	r3, [r7, #8]
 800635c:	60fa      	str	r2, [r7, #12]
 800635e:	697b      	ldr	r3, [r7, #20]
 8006360:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006362:	4a84      	ldr	r2, [pc, #528]	@ (8006574 <UART_SetConfig+0x5c4>)
 8006364:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006368:	b29b      	uxth	r3, r3
 800636a:	2200      	movs	r2, #0
 800636c:	603b      	str	r3, [r7, #0]
 800636e:	607a      	str	r2, [r7, #4]
 8006370:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006374:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006378:	f7fa fc2e 	bl	8000bd8 <__aeabi_uldivmod>
 800637c:	4602      	mov	r2, r0
 800637e:	460b      	mov	r3, r1
 8006380:	4610      	mov	r0, r2
 8006382:	4619      	mov	r1, r3
 8006384:	f04f 0200 	mov.w	r2, #0
 8006388:	f04f 0300 	mov.w	r3, #0
 800638c:	020b      	lsls	r3, r1, #8
 800638e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006392:	0202      	lsls	r2, r0, #8
 8006394:	6979      	ldr	r1, [r7, #20]
 8006396:	6849      	ldr	r1, [r1, #4]
 8006398:	0849      	lsrs	r1, r1, #1
 800639a:	2000      	movs	r0, #0
 800639c:	460c      	mov	r4, r1
 800639e:	4605      	mov	r5, r0
 80063a0:	eb12 0804 	adds.w	r8, r2, r4
 80063a4:	eb43 0905 	adc.w	r9, r3, r5
 80063a8:	697b      	ldr	r3, [r7, #20]
 80063aa:	685b      	ldr	r3, [r3, #4]
 80063ac:	2200      	movs	r2, #0
 80063ae:	469a      	mov	sl, r3
 80063b0:	4693      	mov	fp, r2
 80063b2:	4652      	mov	r2, sl
 80063b4:	465b      	mov	r3, fp
 80063b6:	4640      	mov	r0, r8
 80063b8:	4649      	mov	r1, r9
 80063ba:	f7fa fc0d 	bl	8000bd8 <__aeabi_uldivmod>
 80063be:	4602      	mov	r2, r0
 80063c0:	460b      	mov	r3, r1
 80063c2:	4613      	mov	r3, r2
 80063c4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80063c6:	6a3b      	ldr	r3, [r7, #32]
 80063c8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80063cc:	d308      	bcc.n	80063e0 <UART_SetConfig+0x430>
 80063ce:	6a3b      	ldr	r3, [r7, #32]
 80063d0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80063d4:	d204      	bcs.n	80063e0 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80063d6:	697b      	ldr	r3, [r7, #20]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	6a3a      	ldr	r2, [r7, #32]
 80063dc:	60da      	str	r2, [r3, #12]
 80063de:	e0ce      	b.n	800657e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80063e0:	2301      	movs	r3, #1
 80063e2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80063e6:	e0ca      	b.n	800657e <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80063e8:	697b      	ldr	r3, [r7, #20]
 80063ea:	69db      	ldr	r3, [r3, #28]
 80063ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80063f0:	d166      	bne.n	80064c0 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80063f2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80063f6:	2b08      	cmp	r3, #8
 80063f8:	d827      	bhi.n	800644a <UART_SetConfig+0x49a>
 80063fa:	a201      	add	r2, pc, #4	@ (adr r2, 8006400 <UART_SetConfig+0x450>)
 80063fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006400:	08006425 	.word	0x08006425
 8006404:	0800642d 	.word	0x0800642d
 8006408:	08006435 	.word	0x08006435
 800640c:	0800644b 	.word	0x0800644b
 8006410:	0800643b 	.word	0x0800643b
 8006414:	0800644b 	.word	0x0800644b
 8006418:	0800644b 	.word	0x0800644b
 800641c:	0800644b 	.word	0x0800644b
 8006420:	08006443 	.word	0x08006443
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006424:	f7fe fccc 	bl	8004dc0 <HAL_RCC_GetPCLK1Freq>
 8006428:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800642a:	e014      	b.n	8006456 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800642c:	f7fe fcde 	bl	8004dec <HAL_RCC_GetPCLK2Freq>
 8006430:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006432:	e010      	b.n	8006456 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006434:	4b4e      	ldr	r3, [pc, #312]	@ (8006570 <UART_SetConfig+0x5c0>)
 8006436:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006438:	e00d      	b.n	8006456 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800643a:	f7fe fc29 	bl	8004c90 <HAL_RCC_GetSysClockFreq>
 800643e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006440:	e009      	b.n	8006456 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006442:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006446:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006448:	e005      	b.n	8006456 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800644a:	2300      	movs	r3, #0
 800644c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800644e:	2301      	movs	r3, #1
 8006450:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006454:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006458:	2b00      	cmp	r3, #0
 800645a:	f000 8090 	beq.w	800657e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800645e:	697b      	ldr	r3, [r7, #20]
 8006460:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006462:	4a44      	ldr	r2, [pc, #272]	@ (8006574 <UART_SetConfig+0x5c4>)
 8006464:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006468:	461a      	mov	r2, r3
 800646a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800646c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006470:	005a      	lsls	r2, r3, #1
 8006472:	697b      	ldr	r3, [r7, #20]
 8006474:	685b      	ldr	r3, [r3, #4]
 8006476:	085b      	lsrs	r3, r3, #1
 8006478:	441a      	add	r2, r3
 800647a:	697b      	ldr	r3, [r7, #20]
 800647c:	685b      	ldr	r3, [r3, #4]
 800647e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006482:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006484:	6a3b      	ldr	r3, [r7, #32]
 8006486:	2b0f      	cmp	r3, #15
 8006488:	d916      	bls.n	80064b8 <UART_SetConfig+0x508>
 800648a:	6a3b      	ldr	r3, [r7, #32]
 800648c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006490:	d212      	bcs.n	80064b8 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006492:	6a3b      	ldr	r3, [r7, #32]
 8006494:	b29b      	uxth	r3, r3
 8006496:	f023 030f 	bic.w	r3, r3, #15
 800649a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800649c:	6a3b      	ldr	r3, [r7, #32]
 800649e:	085b      	lsrs	r3, r3, #1
 80064a0:	b29b      	uxth	r3, r3
 80064a2:	f003 0307 	and.w	r3, r3, #7
 80064a6:	b29a      	uxth	r2, r3
 80064a8:	8bfb      	ldrh	r3, [r7, #30]
 80064aa:	4313      	orrs	r3, r2
 80064ac:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80064ae:	697b      	ldr	r3, [r7, #20]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	8bfa      	ldrh	r2, [r7, #30]
 80064b4:	60da      	str	r2, [r3, #12]
 80064b6:	e062      	b.n	800657e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80064b8:	2301      	movs	r3, #1
 80064ba:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80064be:	e05e      	b.n	800657e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80064c0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80064c4:	2b08      	cmp	r3, #8
 80064c6:	d828      	bhi.n	800651a <UART_SetConfig+0x56a>
 80064c8:	a201      	add	r2, pc, #4	@ (adr r2, 80064d0 <UART_SetConfig+0x520>)
 80064ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064ce:	bf00      	nop
 80064d0:	080064f5 	.word	0x080064f5
 80064d4:	080064fd 	.word	0x080064fd
 80064d8:	08006505 	.word	0x08006505
 80064dc:	0800651b 	.word	0x0800651b
 80064e0:	0800650b 	.word	0x0800650b
 80064e4:	0800651b 	.word	0x0800651b
 80064e8:	0800651b 	.word	0x0800651b
 80064ec:	0800651b 	.word	0x0800651b
 80064f0:	08006513 	.word	0x08006513
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80064f4:	f7fe fc64 	bl	8004dc0 <HAL_RCC_GetPCLK1Freq>
 80064f8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80064fa:	e014      	b.n	8006526 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80064fc:	f7fe fc76 	bl	8004dec <HAL_RCC_GetPCLK2Freq>
 8006500:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006502:	e010      	b.n	8006526 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006504:	4b1a      	ldr	r3, [pc, #104]	@ (8006570 <UART_SetConfig+0x5c0>)
 8006506:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006508:	e00d      	b.n	8006526 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800650a:	f7fe fbc1 	bl	8004c90 <HAL_RCC_GetSysClockFreq>
 800650e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006510:	e009      	b.n	8006526 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006512:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006516:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006518:	e005      	b.n	8006526 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800651a:	2300      	movs	r3, #0
 800651c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800651e:	2301      	movs	r3, #1
 8006520:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006524:	bf00      	nop
    }

    if (pclk != 0U)
 8006526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006528:	2b00      	cmp	r3, #0
 800652a:	d028      	beq.n	800657e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800652c:	697b      	ldr	r3, [r7, #20]
 800652e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006530:	4a10      	ldr	r2, [pc, #64]	@ (8006574 <UART_SetConfig+0x5c4>)
 8006532:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006536:	461a      	mov	r2, r3
 8006538:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800653a:	fbb3 f2f2 	udiv	r2, r3, r2
 800653e:	697b      	ldr	r3, [r7, #20]
 8006540:	685b      	ldr	r3, [r3, #4]
 8006542:	085b      	lsrs	r3, r3, #1
 8006544:	441a      	add	r2, r3
 8006546:	697b      	ldr	r3, [r7, #20]
 8006548:	685b      	ldr	r3, [r3, #4]
 800654a:	fbb2 f3f3 	udiv	r3, r2, r3
 800654e:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006550:	6a3b      	ldr	r3, [r7, #32]
 8006552:	2b0f      	cmp	r3, #15
 8006554:	d910      	bls.n	8006578 <UART_SetConfig+0x5c8>
 8006556:	6a3b      	ldr	r3, [r7, #32]
 8006558:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800655c:	d20c      	bcs.n	8006578 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800655e:	6a3b      	ldr	r3, [r7, #32]
 8006560:	b29a      	uxth	r2, r3
 8006562:	697b      	ldr	r3, [r7, #20]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	60da      	str	r2, [r3, #12]
 8006568:	e009      	b.n	800657e <UART_SetConfig+0x5ce>
 800656a:	bf00      	nop
 800656c:	40008000 	.word	0x40008000
 8006570:	00f42400 	.word	0x00f42400
 8006574:	08009728 	.word	0x08009728
      }
      else
      {
        ret = HAL_ERROR;
 8006578:	2301      	movs	r3, #1
 800657a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800657e:	697b      	ldr	r3, [r7, #20]
 8006580:	2201      	movs	r2, #1
 8006582:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006586:	697b      	ldr	r3, [r7, #20]
 8006588:	2201      	movs	r2, #1
 800658a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800658e:	697b      	ldr	r3, [r7, #20]
 8006590:	2200      	movs	r2, #0
 8006592:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006594:	697b      	ldr	r3, [r7, #20]
 8006596:	2200      	movs	r2, #0
 8006598:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800659a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800659e:	4618      	mov	r0, r3
 80065a0:	3730      	adds	r7, #48	@ 0x30
 80065a2:	46bd      	mov	sp, r7
 80065a4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080065a8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80065a8:	b480      	push	{r7}
 80065aa:	b083      	sub	sp, #12
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065b4:	f003 0308 	and.w	r3, r3, #8
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d00a      	beq.n	80065d2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	685b      	ldr	r3, [r3, #4]
 80065c2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	430a      	orrs	r2, r1
 80065d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065d6:	f003 0301 	and.w	r3, r3, #1
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d00a      	beq.n	80065f4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	685b      	ldr	r3, [r3, #4]
 80065e4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	430a      	orrs	r2, r1
 80065f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065f8:	f003 0302 	and.w	r3, r3, #2
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d00a      	beq.n	8006616 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	685b      	ldr	r3, [r3, #4]
 8006606:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	430a      	orrs	r2, r1
 8006614:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800661a:	f003 0304 	and.w	r3, r3, #4
 800661e:	2b00      	cmp	r3, #0
 8006620:	d00a      	beq.n	8006638 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	685b      	ldr	r3, [r3, #4]
 8006628:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	430a      	orrs	r2, r1
 8006636:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800663c:	f003 0310 	and.w	r3, r3, #16
 8006640:	2b00      	cmp	r3, #0
 8006642:	d00a      	beq.n	800665a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	689b      	ldr	r3, [r3, #8]
 800664a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	430a      	orrs	r2, r1
 8006658:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800665e:	f003 0320 	and.w	r3, r3, #32
 8006662:	2b00      	cmp	r3, #0
 8006664:	d00a      	beq.n	800667c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	689b      	ldr	r3, [r3, #8]
 800666c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	430a      	orrs	r2, r1
 800667a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006680:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006684:	2b00      	cmp	r3, #0
 8006686:	d01a      	beq.n	80066be <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	685b      	ldr	r3, [r3, #4]
 800668e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	430a      	orrs	r2, r1
 800669c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80066a6:	d10a      	bne.n	80066be <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	685b      	ldr	r3, [r3, #4]
 80066ae:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	430a      	orrs	r2, r1
 80066bc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d00a      	beq.n	80066e0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	685b      	ldr	r3, [r3, #4]
 80066d0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	430a      	orrs	r2, r1
 80066de:	605a      	str	r2, [r3, #4]
  }
}
 80066e0:	bf00      	nop
 80066e2:	370c      	adds	r7, #12
 80066e4:	46bd      	mov	sp, r7
 80066e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ea:	4770      	bx	lr

080066ec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80066ec:	b580      	push	{r7, lr}
 80066ee:	b098      	sub	sp, #96	@ 0x60
 80066f0:	af02      	add	r7, sp, #8
 80066f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2200      	movs	r2, #0
 80066f8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80066fc:	f7fb fbd6 	bl	8001eac <HAL_GetTick>
 8006700:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f003 0308 	and.w	r3, r3, #8
 800670c:	2b08      	cmp	r3, #8
 800670e:	d12f      	bne.n	8006770 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006710:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006714:	9300      	str	r3, [sp, #0]
 8006716:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006718:	2200      	movs	r2, #0
 800671a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800671e:	6878      	ldr	r0, [r7, #4]
 8006720:	f000 f88e 	bl	8006840 <UART_WaitOnFlagUntilTimeout>
 8006724:	4603      	mov	r3, r0
 8006726:	2b00      	cmp	r3, #0
 8006728:	d022      	beq.n	8006770 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006730:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006732:	e853 3f00 	ldrex	r3, [r3]
 8006736:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006738:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800673a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800673e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	461a      	mov	r2, r3
 8006746:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006748:	647b      	str	r3, [r7, #68]	@ 0x44
 800674a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800674c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800674e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006750:	e841 2300 	strex	r3, r2, [r1]
 8006754:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006756:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006758:	2b00      	cmp	r3, #0
 800675a:	d1e6      	bne.n	800672a <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	2220      	movs	r2, #32
 8006760:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2200      	movs	r2, #0
 8006768:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800676c:	2303      	movs	r3, #3
 800676e:	e063      	b.n	8006838 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	f003 0304 	and.w	r3, r3, #4
 800677a:	2b04      	cmp	r3, #4
 800677c:	d149      	bne.n	8006812 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800677e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006782:	9300      	str	r3, [sp, #0]
 8006784:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006786:	2200      	movs	r2, #0
 8006788:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800678c:	6878      	ldr	r0, [r7, #4]
 800678e:	f000 f857 	bl	8006840 <UART_WaitOnFlagUntilTimeout>
 8006792:	4603      	mov	r3, r0
 8006794:	2b00      	cmp	r3, #0
 8006796:	d03c      	beq.n	8006812 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800679e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067a0:	e853 3f00 	ldrex	r3, [r3]
 80067a4:	623b      	str	r3, [r7, #32]
   return(result);
 80067a6:	6a3b      	ldr	r3, [r7, #32]
 80067a8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80067ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	461a      	mov	r2, r3
 80067b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80067b6:	633b      	str	r3, [r7, #48]	@ 0x30
 80067b8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067ba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80067bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80067be:	e841 2300 	strex	r3, r2, [r1]
 80067c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80067c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d1e6      	bne.n	8006798 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	3308      	adds	r3, #8
 80067d0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067d2:	693b      	ldr	r3, [r7, #16]
 80067d4:	e853 3f00 	ldrex	r3, [r3]
 80067d8:	60fb      	str	r3, [r7, #12]
   return(result);
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	f023 0301 	bic.w	r3, r3, #1
 80067e0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	3308      	adds	r3, #8
 80067e8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80067ea:	61fa      	str	r2, [r7, #28]
 80067ec:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067ee:	69b9      	ldr	r1, [r7, #24]
 80067f0:	69fa      	ldr	r2, [r7, #28]
 80067f2:	e841 2300 	strex	r3, r2, [r1]
 80067f6:	617b      	str	r3, [r7, #20]
   return(result);
 80067f8:	697b      	ldr	r3, [r7, #20]
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d1e5      	bne.n	80067ca <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	2220      	movs	r2, #32
 8006802:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	2200      	movs	r2, #0
 800680a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800680e:	2303      	movs	r3, #3
 8006810:	e012      	b.n	8006838 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	2220      	movs	r2, #32
 8006816:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	2220      	movs	r2, #32
 800681e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	2200      	movs	r2, #0
 8006826:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2200      	movs	r2, #0
 800682c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	2200      	movs	r2, #0
 8006832:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006836:	2300      	movs	r3, #0
}
 8006838:	4618      	mov	r0, r3
 800683a:	3758      	adds	r7, #88	@ 0x58
 800683c:	46bd      	mov	sp, r7
 800683e:	bd80      	pop	{r7, pc}

08006840 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006840:	b580      	push	{r7, lr}
 8006842:	b084      	sub	sp, #16
 8006844:	af00      	add	r7, sp, #0
 8006846:	60f8      	str	r0, [r7, #12]
 8006848:	60b9      	str	r1, [r7, #8]
 800684a:	603b      	str	r3, [r7, #0]
 800684c:	4613      	mov	r3, r2
 800684e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006850:	e04f      	b.n	80068f2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006852:	69bb      	ldr	r3, [r7, #24]
 8006854:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006858:	d04b      	beq.n	80068f2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800685a:	f7fb fb27 	bl	8001eac <HAL_GetTick>
 800685e:	4602      	mov	r2, r0
 8006860:	683b      	ldr	r3, [r7, #0]
 8006862:	1ad3      	subs	r3, r2, r3
 8006864:	69ba      	ldr	r2, [r7, #24]
 8006866:	429a      	cmp	r2, r3
 8006868:	d302      	bcc.n	8006870 <UART_WaitOnFlagUntilTimeout+0x30>
 800686a:	69bb      	ldr	r3, [r7, #24]
 800686c:	2b00      	cmp	r3, #0
 800686e:	d101      	bne.n	8006874 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006870:	2303      	movs	r3, #3
 8006872:	e04e      	b.n	8006912 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	f003 0304 	and.w	r3, r3, #4
 800687e:	2b00      	cmp	r3, #0
 8006880:	d037      	beq.n	80068f2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006882:	68bb      	ldr	r3, [r7, #8]
 8006884:	2b80      	cmp	r3, #128	@ 0x80
 8006886:	d034      	beq.n	80068f2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006888:	68bb      	ldr	r3, [r7, #8]
 800688a:	2b40      	cmp	r3, #64	@ 0x40
 800688c:	d031      	beq.n	80068f2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	69db      	ldr	r3, [r3, #28]
 8006894:	f003 0308 	and.w	r3, r3, #8
 8006898:	2b08      	cmp	r3, #8
 800689a:	d110      	bne.n	80068be <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	2208      	movs	r2, #8
 80068a2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80068a4:	68f8      	ldr	r0, [r7, #12]
 80068a6:	f000 f838 	bl	800691a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	2208      	movs	r2, #8
 80068ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	2200      	movs	r2, #0
 80068b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80068ba:	2301      	movs	r3, #1
 80068bc:	e029      	b.n	8006912 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	69db      	ldr	r3, [r3, #28]
 80068c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80068c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80068cc:	d111      	bne.n	80068f2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80068d6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80068d8:	68f8      	ldr	r0, [r7, #12]
 80068da:	f000 f81e 	bl	800691a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	2220      	movs	r2, #32
 80068e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	2200      	movs	r2, #0
 80068ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80068ee:	2303      	movs	r3, #3
 80068f0:	e00f      	b.n	8006912 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	69da      	ldr	r2, [r3, #28]
 80068f8:	68bb      	ldr	r3, [r7, #8]
 80068fa:	4013      	ands	r3, r2
 80068fc:	68ba      	ldr	r2, [r7, #8]
 80068fe:	429a      	cmp	r2, r3
 8006900:	bf0c      	ite	eq
 8006902:	2301      	moveq	r3, #1
 8006904:	2300      	movne	r3, #0
 8006906:	b2db      	uxtb	r3, r3
 8006908:	461a      	mov	r2, r3
 800690a:	79fb      	ldrb	r3, [r7, #7]
 800690c:	429a      	cmp	r2, r3
 800690e:	d0a0      	beq.n	8006852 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006910:	2300      	movs	r3, #0
}
 8006912:	4618      	mov	r0, r3
 8006914:	3710      	adds	r7, #16
 8006916:	46bd      	mov	sp, r7
 8006918:	bd80      	pop	{r7, pc}

0800691a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800691a:	b480      	push	{r7}
 800691c:	b095      	sub	sp, #84	@ 0x54
 800691e:	af00      	add	r7, sp, #0
 8006920:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006928:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800692a:	e853 3f00 	ldrex	r3, [r3]
 800692e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006930:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006932:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006936:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	461a      	mov	r2, r3
 800693e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006940:	643b      	str	r3, [r7, #64]	@ 0x40
 8006942:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006944:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006946:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006948:	e841 2300 	strex	r3, r2, [r1]
 800694c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800694e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006950:	2b00      	cmp	r3, #0
 8006952:	d1e6      	bne.n	8006922 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	3308      	adds	r3, #8
 800695a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800695c:	6a3b      	ldr	r3, [r7, #32]
 800695e:	e853 3f00 	ldrex	r3, [r3]
 8006962:	61fb      	str	r3, [r7, #28]
   return(result);
 8006964:	69fb      	ldr	r3, [r7, #28]
 8006966:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800696a:	f023 0301 	bic.w	r3, r3, #1
 800696e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	3308      	adds	r3, #8
 8006976:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006978:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800697a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800697c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800697e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006980:	e841 2300 	strex	r3, r2, [r1]
 8006984:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006988:	2b00      	cmp	r3, #0
 800698a:	d1e3      	bne.n	8006954 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006990:	2b01      	cmp	r3, #1
 8006992:	d118      	bne.n	80069c6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	e853 3f00 	ldrex	r3, [r3]
 80069a0:	60bb      	str	r3, [r7, #8]
   return(result);
 80069a2:	68bb      	ldr	r3, [r7, #8]
 80069a4:	f023 0310 	bic.w	r3, r3, #16
 80069a8:	647b      	str	r3, [r7, #68]	@ 0x44
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	461a      	mov	r2, r3
 80069b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80069b2:	61bb      	str	r3, [r7, #24]
 80069b4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069b6:	6979      	ldr	r1, [r7, #20]
 80069b8:	69ba      	ldr	r2, [r7, #24]
 80069ba:	e841 2300 	strex	r3, r2, [r1]
 80069be:	613b      	str	r3, [r7, #16]
   return(result);
 80069c0:	693b      	ldr	r3, [r7, #16]
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d1e6      	bne.n	8006994 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	2220      	movs	r2, #32
 80069ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	2200      	movs	r2, #0
 80069d2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	2200      	movs	r2, #0
 80069d8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80069da:	bf00      	nop
 80069dc:	3754      	adds	r7, #84	@ 0x54
 80069de:	46bd      	mov	sp, r7
 80069e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e4:	4770      	bx	lr

080069e6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80069e6:	b480      	push	{r7}
 80069e8:	b085      	sub	sp, #20
 80069ea:	af00      	add	r7, sp, #0
 80069ec:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80069f4:	2b01      	cmp	r3, #1
 80069f6:	d101      	bne.n	80069fc <HAL_UARTEx_DisableFifoMode+0x16>
 80069f8:	2302      	movs	r3, #2
 80069fa:	e027      	b.n	8006a4c <HAL_UARTEx_DisableFifoMode+0x66>
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	2201      	movs	r2, #1
 8006a00:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2224      	movs	r2, #36	@ 0x24
 8006a08:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	681a      	ldr	r2, [r3, #0]
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	f022 0201 	bic.w	r2, r2, #1
 8006a22:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006a2a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	2200      	movs	r2, #0
 8006a30:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	68fa      	ldr	r2, [r7, #12]
 8006a38:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	2220      	movs	r2, #32
 8006a3e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	2200      	movs	r2, #0
 8006a46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006a4a:	2300      	movs	r3, #0
}
 8006a4c:	4618      	mov	r0, r3
 8006a4e:	3714      	adds	r7, #20
 8006a50:	46bd      	mov	sp, r7
 8006a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a56:	4770      	bx	lr

08006a58 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006a58:	b580      	push	{r7, lr}
 8006a5a:	b084      	sub	sp, #16
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
 8006a60:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006a68:	2b01      	cmp	r3, #1
 8006a6a:	d101      	bne.n	8006a70 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006a6c:	2302      	movs	r3, #2
 8006a6e:	e02d      	b.n	8006acc <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	2201      	movs	r2, #1
 8006a74:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2224      	movs	r2, #36	@ 0x24
 8006a7c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	681a      	ldr	r2, [r3, #0]
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f022 0201 	bic.w	r2, r2, #1
 8006a96:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	689b      	ldr	r3, [r3, #8]
 8006a9e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	683a      	ldr	r2, [r7, #0]
 8006aa8:	430a      	orrs	r2, r1
 8006aaa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006aac:	6878      	ldr	r0, [r7, #4]
 8006aae:	f000 f84f 	bl	8006b50 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	68fa      	ldr	r2, [r7, #12]
 8006ab8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	2220      	movs	r2, #32
 8006abe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	2200      	movs	r2, #0
 8006ac6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006aca:	2300      	movs	r3, #0
}
 8006acc:	4618      	mov	r0, r3
 8006ace:	3710      	adds	r7, #16
 8006ad0:	46bd      	mov	sp, r7
 8006ad2:	bd80      	pop	{r7, pc}

08006ad4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006ad4:	b580      	push	{r7, lr}
 8006ad6:	b084      	sub	sp, #16
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	6078      	str	r0, [r7, #4]
 8006adc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006ae4:	2b01      	cmp	r3, #1
 8006ae6:	d101      	bne.n	8006aec <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006ae8:	2302      	movs	r3, #2
 8006aea:	e02d      	b.n	8006b48 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	2201      	movs	r2, #1
 8006af0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	2224      	movs	r2, #36	@ 0x24
 8006af8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	681a      	ldr	r2, [r3, #0]
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	f022 0201 	bic.w	r2, r2, #1
 8006b12:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	689b      	ldr	r3, [r3, #8]
 8006b1a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	683a      	ldr	r2, [r7, #0]
 8006b24:	430a      	orrs	r2, r1
 8006b26:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006b28:	6878      	ldr	r0, [r7, #4]
 8006b2a:	f000 f811 	bl	8006b50 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	68fa      	ldr	r2, [r7, #12]
 8006b34:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	2220      	movs	r2, #32
 8006b3a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	2200      	movs	r2, #0
 8006b42:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006b46:	2300      	movs	r3, #0
}
 8006b48:	4618      	mov	r0, r3
 8006b4a:	3710      	adds	r7, #16
 8006b4c:	46bd      	mov	sp, r7
 8006b4e:	bd80      	pop	{r7, pc}

08006b50 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006b50:	b480      	push	{r7}
 8006b52:	b085      	sub	sp, #20
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d108      	bne.n	8006b72 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	2201      	movs	r2, #1
 8006b64:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	2201      	movs	r2, #1
 8006b6c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006b70:	e031      	b.n	8006bd6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006b72:	2308      	movs	r3, #8
 8006b74:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006b76:	2308      	movs	r3, #8
 8006b78:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	689b      	ldr	r3, [r3, #8]
 8006b80:	0e5b      	lsrs	r3, r3, #25
 8006b82:	b2db      	uxtb	r3, r3
 8006b84:	f003 0307 	and.w	r3, r3, #7
 8006b88:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	689b      	ldr	r3, [r3, #8]
 8006b90:	0f5b      	lsrs	r3, r3, #29
 8006b92:	b2db      	uxtb	r3, r3
 8006b94:	f003 0307 	and.w	r3, r3, #7
 8006b98:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006b9a:	7bbb      	ldrb	r3, [r7, #14]
 8006b9c:	7b3a      	ldrb	r2, [r7, #12]
 8006b9e:	4911      	ldr	r1, [pc, #68]	@ (8006be4 <UARTEx_SetNbDataToProcess+0x94>)
 8006ba0:	5c8a      	ldrb	r2, [r1, r2]
 8006ba2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006ba6:	7b3a      	ldrb	r2, [r7, #12]
 8006ba8:	490f      	ldr	r1, [pc, #60]	@ (8006be8 <UARTEx_SetNbDataToProcess+0x98>)
 8006baa:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006bac:	fb93 f3f2 	sdiv	r3, r3, r2
 8006bb0:	b29a      	uxth	r2, r3
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006bb8:	7bfb      	ldrb	r3, [r7, #15]
 8006bba:	7b7a      	ldrb	r2, [r7, #13]
 8006bbc:	4909      	ldr	r1, [pc, #36]	@ (8006be4 <UARTEx_SetNbDataToProcess+0x94>)
 8006bbe:	5c8a      	ldrb	r2, [r1, r2]
 8006bc0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006bc4:	7b7a      	ldrb	r2, [r7, #13]
 8006bc6:	4908      	ldr	r1, [pc, #32]	@ (8006be8 <UARTEx_SetNbDataToProcess+0x98>)
 8006bc8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006bca:	fb93 f3f2 	sdiv	r3, r3, r2
 8006bce:	b29a      	uxth	r2, r3
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006bd6:	bf00      	nop
 8006bd8:	3714      	adds	r7, #20
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be0:	4770      	bx	lr
 8006be2:	bf00      	nop
 8006be4:	08009740 	.word	0x08009740
 8006be8:	08009748 	.word	0x08009748

08006bec <__cvt>:
 8006bec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006bf0:	ec57 6b10 	vmov	r6, r7, d0
 8006bf4:	2f00      	cmp	r7, #0
 8006bf6:	460c      	mov	r4, r1
 8006bf8:	4619      	mov	r1, r3
 8006bfa:	463b      	mov	r3, r7
 8006bfc:	bfbb      	ittet	lt
 8006bfe:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006c02:	461f      	movlt	r7, r3
 8006c04:	2300      	movge	r3, #0
 8006c06:	232d      	movlt	r3, #45	@ 0x2d
 8006c08:	700b      	strb	r3, [r1, #0]
 8006c0a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006c0c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006c10:	4691      	mov	r9, r2
 8006c12:	f023 0820 	bic.w	r8, r3, #32
 8006c16:	bfbc      	itt	lt
 8006c18:	4632      	movlt	r2, r6
 8006c1a:	4616      	movlt	r6, r2
 8006c1c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006c20:	d005      	beq.n	8006c2e <__cvt+0x42>
 8006c22:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006c26:	d100      	bne.n	8006c2a <__cvt+0x3e>
 8006c28:	3401      	adds	r4, #1
 8006c2a:	2102      	movs	r1, #2
 8006c2c:	e000      	b.n	8006c30 <__cvt+0x44>
 8006c2e:	2103      	movs	r1, #3
 8006c30:	ab03      	add	r3, sp, #12
 8006c32:	9301      	str	r3, [sp, #4]
 8006c34:	ab02      	add	r3, sp, #8
 8006c36:	9300      	str	r3, [sp, #0]
 8006c38:	ec47 6b10 	vmov	d0, r6, r7
 8006c3c:	4653      	mov	r3, sl
 8006c3e:	4622      	mov	r2, r4
 8006c40:	f000 ff2a 	bl	8007a98 <_dtoa_r>
 8006c44:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006c48:	4605      	mov	r5, r0
 8006c4a:	d119      	bne.n	8006c80 <__cvt+0x94>
 8006c4c:	f019 0f01 	tst.w	r9, #1
 8006c50:	d00e      	beq.n	8006c70 <__cvt+0x84>
 8006c52:	eb00 0904 	add.w	r9, r0, r4
 8006c56:	2200      	movs	r2, #0
 8006c58:	2300      	movs	r3, #0
 8006c5a:	4630      	mov	r0, r6
 8006c5c:	4639      	mov	r1, r7
 8006c5e:	f7f9 ff4b 	bl	8000af8 <__aeabi_dcmpeq>
 8006c62:	b108      	cbz	r0, 8006c68 <__cvt+0x7c>
 8006c64:	f8cd 900c 	str.w	r9, [sp, #12]
 8006c68:	2230      	movs	r2, #48	@ 0x30
 8006c6a:	9b03      	ldr	r3, [sp, #12]
 8006c6c:	454b      	cmp	r3, r9
 8006c6e:	d31e      	bcc.n	8006cae <__cvt+0xc2>
 8006c70:	9b03      	ldr	r3, [sp, #12]
 8006c72:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006c74:	1b5b      	subs	r3, r3, r5
 8006c76:	4628      	mov	r0, r5
 8006c78:	6013      	str	r3, [r2, #0]
 8006c7a:	b004      	add	sp, #16
 8006c7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c80:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006c84:	eb00 0904 	add.w	r9, r0, r4
 8006c88:	d1e5      	bne.n	8006c56 <__cvt+0x6a>
 8006c8a:	7803      	ldrb	r3, [r0, #0]
 8006c8c:	2b30      	cmp	r3, #48	@ 0x30
 8006c8e:	d10a      	bne.n	8006ca6 <__cvt+0xba>
 8006c90:	2200      	movs	r2, #0
 8006c92:	2300      	movs	r3, #0
 8006c94:	4630      	mov	r0, r6
 8006c96:	4639      	mov	r1, r7
 8006c98:	f7f9 ff2e 	bl	8000af8 <__aeabi_dcmpeq>
 8006c9c:	b918      	cbnz	r0, 8006ca6 <__cvt+0xba>
 8006c9e:	f1c4 0401 	rsb	r4, r4, #1
 8006ca2:	f8ca 4000 	str.w	r4, [sl]
 8006ca6:	f8da 3000 	ldr.w	r3, [sl]
 8006caa:	4499      	add	r9, r3
 8006cac:	e7d3      	b.n	8006c56 <__cvt+0x6a>
 8006cae:	1c59      	adds	r1, r3, #1
 8006cb0:	9103      	str	r1, [sp, #12]
 8006cb2:	701a      	strb	r2, [r3, #0]
 8006cb4:	e7d9      	b.n	8006c6a <__cvt+0x7e>

08006cb6 <__exponent>:
 8006cb6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006cb8:	2900      	cmp	r1, #0
 8006cba:	bfba      	itte	lt
 8006cbc:	4249      	neglt	r1, r1
 8006cbe:	232d      	movlt	r3, #45	@ 0x2d
 8006cc0:	232b      	movge	r3, #43	@ 0x2b
 8006cc2:	2909      	cmp	r1, #9
 8006cc4:	7002      	strb	r2, [r0, #0]
 8006cc6:	7043      	strb	r3, [r0, #1]
 8006cc8:	dd29      	ble.n	8006d1e <__exponent+0x68>
 8006cca:	f10d 0307 	add.w	r3, sp, #7
 8006cce:	461d      	mov	r5, r3
 8006cd0:	270a      	movs	r7, #10
 8006cd2:	461a      	mov	r2, r3
 8006cd4:	fbb1 f6f7 	udiv	r6, r1, r7
 8006cd8:	fb07 1416 	mls	r4, r7, r6, r1
 8006cdc:	3430      	adds	r4, #48	@ 0x30
 8006cde:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006ce2:	460c      	mov	r4, r1
 8006ce4:	2c63      	cmp	r4, #99	@ 0x63
 8006ce6:	f103 33ff 	add.w	r3, r3, #4294967295
 8006cea:	4631      	mov	r1, r6
 8006cec:	dcf1      	bgt.n	8006cd2 <__exponent+0x1c>
 8006cee:	3130      	adds	r1, #48	@ 0x30
 8006cf0:	1e94      	subs	r4, r2, #2
 8006cf2:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006cf6:	1c41      	adds	r1, r0, #1
 8006cf8:	4623      	mov	r3, r4
 8006cfa:	42ab      	cmp	r3, r5
 8006cfc:	d30a      	bcc.n	8006d14 <__exponent+0x5e>
 8006cfe:	f10d 0309 	add.w	r3, sp, #9
 8006d02:	1a9b      	subs	r3, r3, r2
 8006d04:	42ac      	cmp	r4, r5
 8006d06:	bf88      	it	hi
 8006d08:	2300      	movhi	r3, #0
 8006d0a:	3302      	adds	r3, #2
 8006d0c:	4403      	add	r3, r0
 8006d0e:	1a18      	subs	r0, r3, r0
 8006d10:	b003      	add	sp, #12
 8006d12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d14:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006d18:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006d1c:	e7ed      	b.n	8006cfa <__exponent+0x44>
 8006d1e:	2330      	movs	r3, #48	@ 0x30
 8006d20:	3130      	adds	r1, #48	@ 0x30
 8006d22:	7083      	strb	r3, [r0, #2]
 8006d24:	70c1      	strb	r1, [r0, #3]
 8006d26:	1d03      	adds	r3, r0, #4
 8006d28:	e7f1      	b.n	8006d0e <__exponent+0x58>
	...

08006d2c <_printf_float>:
 8006d2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d30:	b08d      	sub	sp, #52	@ 0x34
 8006d32:	460c      	mov	r4, r1
 8006d34:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006d38:	4616      	mov	r6, r2
 8006d3a:	461f      	mov	r7, r3
 8006d3c:	4605      	mov	r5, r0
 8006d3e:	f000 fdab 	bl	8007898 <_localeconv_r>
 8006d42:	6803      	ldr	r3, [r0, #0]
 8006d44:	9304      	str	r3, [sp, #16]
 8006d46:	4618      	mov	r0, r3
 8006d48:	f7f9 faaa 	bl	80002a0 <strlen>
 8006d4c:	2300      	movs	r3, #0
 8006d4e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006d50:	f8d8 3000 	ldr.w	r3, [r8]
 8006d54:	9005      	str	r0, [sp, #20]
 8006d56:	3307      	adds	r3, #7
 8006d58:	f023 0307 	bic.w	r3, r3, #7
 8006d5c:	f103 0208 	add.w	r2, r3, #8
 8006d60:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006d64:	f8d4 b000 	ldr.w	fp, [r4]
 8006d68:	f8c8 2000 	str.w	r2, [r8]
 8006d6c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006d70:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006d74:	9307      	str	r3, [sp, #28]
 8006d76:	f8cd 8018 	str.w	r8, [sp, #24]
 8006d7a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006d7e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006d82:	4b9c      	ldr	r3, [pc, #624]	@ (8006ff4 <_printf_float+0x2c8>)
 8006d84:	f04f 32ff 	mov.w	r2, #4294967295
 8006d88:	f7f9 fee8 	bl	8000b5c <__aeabi_dcmpun>
 8006d8c:	bb70      	cbnz	r0, 8006dec <_printf_float+0xc0>
 8006d8e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006d92:	4b98      	ldr	r3, [pc, #608]	@ (8006ff4 <_printf_float+0x2c8>)
 8006d94:	f04f 32ff 	mov.w	r2, #4294967295
 8006d98:	f7f9 fec2 	bl	8000b20 <__aeabi_dcmple>
 8006d9c:	bb30      	cbnz	r0, 8006dec <_printf_float+0xc0>
 8006d9e:	2200      	movs	r2, #0
 8006da0:	2300      	movs	r3, #0
 8006da2:	4640      	mov	r0, r8
 8006da4:	4649      	mov	r1, r9
 8006da6:	f7f9 feb1 	bl	8000b0c <__aeabi_dcmplt>
 8006daa:	b110      	cbz	r0, 8006db2 <_printf_float+0x86>
 8006dac:	232d      	movs	r3, #45	@ 0x2d
 8006dae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006db2:	4a91      	ldr	r2, [pc, #580]	@ (8006ff8 <_printf_float+0x2cc>)
 8006db4:	4b91      	ldr	r3, [pc, #580]	@ (8006ffc <_printf_float+0x2d0>)
 8006db6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006dba:	bf8c      	ite	hi
 8006dbc:	4690      	movhi	r8, r2
 8006dbe:	4698      	movls	r8, r3
 8006dc0:	2303      	movs	r3, #3
 8006dc2:	6123      	str	r3, [r4, #16]
 8006dc4:	f02b 0304 	bic.w	r3, fp, #4
 8006dc8:	6023      	str	r3, [r4, #0]
 8006dca:	f04f 0900 	mov.w	r9, #0
 8006dce:	9700      	str	r7, [sp, #0]
 8006dd0:	4633      	mov	r3, r6
 8006dd2:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006dd4:	4621      	mov	r1, r4
 8006dd6:	4628      	mov	r0, r5
 8006dd8:	f000 f9d2 	bl	8007180 <_printf_common>
 8006ddc:	3001      	adds	r0, #1
 8006dde:	f040 808d 	bne.w	8006efc <_printf_float+0x1d0>
 8006de2:	f04f 30ff 	mov.w	r0, #4294967295
 8006de6:	b00d      	add	sp, #52	@ 0x34
 8006de8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006dec:	4642      	mov	r2, r8
 8006dee:	464b      	mov	r3, r9
 8006df0:	4640      	mov	r0, r8
 8006df2:	4649      	mov	r1, r9
 8006df4:	f7f9 feb2 	bl	8000b5c <__aeabi_dcmpun>
 8006df8:	b140      	cbz	r0, 8006e0c <_printf_float+0xe0>
 8006dfa:	464b      	mov	r3, r9
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	bfbc      	itt	lt
 8006e00:	232d      	movlt	r3, #45	@ 0x2d
 8006e02:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006e06:	4a7e      	ldr	r2, [pc, #504]	@ (8007000 <_printf_float+0x2d4>)
 8006e08:	4b7e      	ldr	r3, [pc, #504]	@ (8007004 <_printf_float+0x2d8>)
 8006e0a:	e7d4      	b.n	8006db6 <_printf_float+0x8a>
 8006e0c:	6863      	ldr	r3, [r4, #4]
 8006e0e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006e12:	9206      	str	r2, [sp, #24]
 8006e14:	1c5a      	adds	r2, r3, #1
 8006e16:	d13b      	bne.n	8006e90 <_printf_float+0x164>
 8006e18:	2306      	movs	r3, #6
 8006e1a:	6063      	str	r3, [r4, #4]
 8006e1c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006e20:	2300      	movs	r3, #0
 8006e22:	6022      	str	r2, [r4, #0]
 8006e24:	9303      	str	r3, [sp, #12]
 8006e26:	ab0a      	add	r3, sp, #40	@ 0x28
 8006e28:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006e2c:	ab09      	add	r3, sp, #36	@ 0x24
 8006e2e:	9300      	str	r3, [sp, #0]
 8006e30:	6861      	ldr	r1, [r4, #4]
 8006e32:	ec49 8b10 	vmov	d0, r8, r9
 8006e36:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006e3a:	4628      	mov	r0, r5
 8006e3c:	f7ff fed6 	bl	8006bec <__cvt>
 8006e40:	9b06      	ldr	r3, [sp, #24]
 8006e42:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006e44:	2b47      	cmp	r3, #71	@ 0x47
 8006e46:	4680      	mov	r8, r0
 8006e48:	d129      	bne.n	8006e9e <_printf_float+0x172>
 8006e4a:	1cc8      	adds	r0, r1, #3
 8006e4c:	db02      	blt.n	8006e54 <_printf_float+0x128>
 8006e4e:	6863      	ldr	r3, [r4, #4]
 8006e50:	4299      	cmp	r1, r3
 8006e52:	dd41      	ble.n	8006ed8 <_printf_float+0x1ac>
 8006e54:	f1aa 0a02 	sub.w	sl, sl, #2
 8006e58:	fa5f fa8a 	uxtb.w	sl, sl
 8006e5c:	3901      	subs	r1, #1
 8006e5e:	4652      	mov	r2, sl
 8006e60:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006e64:	9109      	str	r1, [sp, #36]	@ 0x24
 8006e66:	f7ff ff26 	bl	8006cb6 <__exponent>
 8006e6a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006e6c:	1813      	adds	r3, r2, r0
 8006e6e:	2a01      	cmp	r2, #1
 8006e70:	4681      	mov	r9, r0
 8006e72:	6123      	str	r3, [r4, #16]
 8006e74:	dc02      	bgt.n	8006e7c <_printf_float+0x150>
 8006e76:	6822      	ldr	r2, [r4, #0]
 8006e78:	07d2      	lsls	r2, r2, #31
 8006e7a:	d501      	bpl.n	8006e80 <_printf_float+0x154>
 8006e7c:	3301      	adds	r3, #1
 8006e7e:	6123      	str	r3, [r4, #16]
 8006e80:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d0a2      	beq.n	8006dce <_printf_float+0xa2>
 8006e88:	232d      	movs	r3, #45	@ 0x2d
 8006e8a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006e8e:	e79e      	b.n	8006dce <_printf_float+0xa2>
 8006e90:	9a06      	ldr	r2, [sp, #24]
 8006e92:	2a47      	cmp	r2, #71	@ 0x47
 8006e94:	d1c2      	bne.n	8006e1c <_printf_float+0xf0>
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d1c0      	bne.n	8006e1c <_printf_float+0xf0>
 8006e9a:	2301      	movs	r3, #1
 8006e9c:	e7bd      	b.n	8006e1a <_printf_float+0xee>
 8006e9e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006ea2:	d9db      	bls.n	8006e5c <_printf_float+0x130>
 8006ea4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006ea8:	d118      	bne.n	8006edc <_printf_float+0x1b0>
 8006eaa:	2900      	cmp	r1, #0
 8006eac:	6863      	ldr	r3, [r4, #4]
 8006eae:	dd0b      	ble.n	8006ec8 <_printf_float+0x19c>
 8006eb0:	6121      	str	r1, [r4, #16]
 8006eb2:	b913      	cbnz	r3, 8006eba <_printf_float+0x18e>
 8006eb4:	6822      	ldr	r2, [r4, #0]
 8006eb6:	07d0      	lsls	r0, r2, #31
 8006eb8:	d502      	bpl.n	8006ec0 <_printf_float+0x194>
 8006eba:	3301      	adds	r3, #1
 8006ebc:	440b      	add	r3, r1
 8006ebe:	6123      	str	r3, [r4, #16]
 8006ec0:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006ec2:	f04f 0900 	mov.w	r9, #0
 8006ec6:	e7db      	b.n	8006e80 <_printf_float+0x154>
 8006ec8:	b913      	cbnz	r3, 8006ed0 <_printf_float+0x1a4>
 8006eca:	6822      	ldr	r2, [r4, #0]
 8006ecc:	07d2      	lsls	r2, r2, #31
 8006ece:	d501      	bpl.n	8006ed4 <_printf_float+0x1a8>
 8006ed0:	3302      	adds	r3, #2
 8006ed2:	e7f4      	b.n	8006ebe <_printf_float+0x192>
 8006ed4:	2301      	movs	r3, #1
 8006ed6:	e7f2      	b.n	8006ebe <_printf_float+0x192>
 8006ed8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006edc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006ede:	4299      	cmp	r1, r3
 8006ee0:	db05      	blt.n	8006eee <_printf_float+0x1c2>
 8006ee2:	6823      	ldr	r3, [r4, #0]
 8006ee4:	6121      	str	r1, [r4, #16]
 8006ee6:	07d8      	lsls	r0, r3, #31
 8006ee8:	d5ea      	bpl.n	8006ec0 <_printf_float+0x194>
 8006eea:	1c4b      	adds	r3, r1, #1
 8006eec:	e7e7      	b.n	8006ebe <_printf_float+0x192>
 8006eee:	2900      	cmp	r1, #0
 8006ef0:	bfd4      	ite	le
 8006ef2:	f1c1 0202 	rsble	r2, r1, #2
 8006ef6:	2201      	movgt	r2, #1
 8006ef8:	4413      	add	r3, r2
 8006efa:	e7e0      	b.n	8006ebe <_printf_float+0x192>
 8006efc:	6823      	ldr	r3, [r4, #0]
 8006efe:	055a      	lsls	r2, r3, #21
 8006f00:	d407      	bmi.n	8006f12 <_printf_float+0x1e6>
 8006f02:	6923      	ldr	r3, [r4, #16]
 8006f04:	4642      	mov	r2, r8
 8006f06:	4631      	mov	r1, r6
 8006f08:	4628      	mov	r0, r5
 8006f0a:	47b8      	blx	r7
 8006f0c:	3001      	adds	r0, #1
 8006f0e:	d12b      	bne.n	8006f68 <_printf_float+0x23c>
 8006f10:	e767      	b.n	8006de2 <_printf_float+0xb6>
 8006f12:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006f16:	f240 80dd 	bls.w	80070d4 <_printf_float+0x3a8>
 8006f1a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006f1e:	2200      	movs	r2, #0
 8006f20:	2300      	movs	r3, #0
 8006f22:	f7f9 fde9 	bl	8000af8 <__aeabi_dcmpeq>
 8006f26:	2800      	cmp	r0, #0
 8006f28:	d033      	beq.n	8006f92 <_printf_float+0x266>
 8006f2a:	4a37      	ldr	r2, [pc, #220]	@ (8007008 <_printf_float+0x2dc>)
 8006f2c:	2301      	movs	r3, #1
 8006f2e:	4631      	mov	r1, r6
 8006f30:	4628      	mov	r0, r5
 8006f32:	47b8      	blx	r7
 8006f34:	3001      	adds	r0, #1
 8006f36:	f43f af54 	beq.w	8006de2 <_printf_float+0xb6>
 8006f3a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006f3e:	4543      	cmp	r3, r8
 8006f40:	db02      	blt.n	8006f48 <_printf_float+0x21c>
 8006f42:	6823      	ldr	r3, [r4, #0]
 8006f44:	07d8      	lsls	r0, r3, #31
 8006f46:	d50f      	bpl.n	8006f68 <_printf_float+0x23c>
 8006f48:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006f4c:	4631      	mov	r1, r6
 8006f4e:	4628      	mov	r0, r5
 8006f50:	47b8      	blx	r7
 8006f52:	3001      	adds	r0, #1
 8006f54:	f43f af45 	beq.w	8006de2 <_printf_float+0xb6>
 8006f58:	f04f 0900 	mov.w	r9, #0
 8006f5c:	f108 38ff 	add.w	r8, r8, #4294967295
 8006f60:	f104 0a1a 	add.w	sl, r4, #26
 8006f64:	45c8      	cmp	r8, r9
 8006f66:	dc09      	bgt.n	8006f7c <_printf_float+0x250>
 8006f68:	6823      	ldr	r3, [r4, #0]
 8006f6a:	079b      	lsls	r3, r3, #30
 8006f6c:	f100 8103 	bmi.w	8007176 <_printf_float+0x44a>
 8006f70:	68e0      	ldr	r0, [r4, #12]
 8006f72:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006f74:	4298      	cmp	r0, r3
 8006f76:	bfb8      	it	lt
 8006f78:	4618      	movlt	r0, r3
 8006f7a:	e734      	b.n	8006de6 <_printf_float+0xba>
 8006f7c:	2301      	movs	r3, #1
 8006f7e:	4652      	mov	r2, sl
 8006f80:	4631      	mov	r1, r6
 8006f82:	4628      	mov	r0, r5
 8006f84:	47b8      	blx	r7
 8006f86:	3001      	adds	r0, #1
 8006f88:	f43f af2b 	beq.w	8006de2 <_printf_float+0xb6>
 8006f8c:	f109 0901 	add.w	r9, r9, #1
 8006f90:	e7e8      	b.n	8006f64 <_printf_float+0x238>
 8006f92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	dc39      	bgt.n	800700c <_printf_float+0x2e0>
 8006f98:	4a1b      	ldr	r2, [pc, #108]	@ (8007008 <_printf_float+0x2dc>)
 8006f9a:	2301      	movs	r3, #1
 8006f9c:	4631      	mov	r1, r6
 8006f9e:	4628      	mov	r0, r5
 8006fa0:	47b8      	blx	r7
 8006fa2:	3001      	adds	r0, #1
 8006fa4:	f43f af1d 	beq.w	8006de2 <_printf_float+0xb6>
 8006fa8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006fac:	ea59 0303 	orrs.w	r3, r9, r3
 8006fb0:	d102      	bne.n	8006fb8 <_printf_float+0x28c>
 8006fb2:	6823      	ldr	r3, [r4, #0]
 8006fb4:	07d9      	lsls	r1, r3, #31
 8006fb6:	d5d7      	bpl.n	8006f68 <_printf_float+0x23c>
 8006fb8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006fbc:	4631      	mov	r1, r6
 8006fbe:	4628      	mov	r0, r5
 8006fc0:	47b8      	blx	r7
 8006fc2:	3001      	adds	r0, #1
 8006fc4:	f43f af0d 	beq.w	8006de2 <_printf_float+0xb6>
 8006fc8:	f04f 0a00 	mov.w	sl, #0
 8006fcc:	f104 0b1a 	add.w	fp, r4, #26
 8006fd0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fd2:	425b      	negs	r3, r3
 8006fd4:	4553      	cmp	r3, sl
 8006fd6:	dc01      	bgt.n	8006fdc <_printf_float+0x2b0>
 8006fd8:	464b      	mov	r3, r9
 8006fda:	e793      	b.n	8006f04 <_printf_float+0x1d8>
 8006fdc:	2301      	movs	r3, #1
 8006fde:	465a      	mov	r2, fp
 8006fe0:	4631      	mov	r1, r6
 8006fe2:	4628      	mov	r0, r5
 8006fe4:	47b8      	blx	r7
 8006fe6:	3001      	adds	r0, #1
 8006fe8:	f43f aefb 	beq.w	8006de2 <_printf_float+0xb6>
 8006fec:	f10a 0a01 	add.w	sl, sl, #1
 8006ff0:	e7ee      	b.n	8006fd0 <_printf_float+0x2a4>
 8006ff2:	bf00      	nop
 8006ff4:	7fefffff 	.word	0x7fefffff
 8006ff8:	08009754 	.word	0x08009754
 8006ffc:	08009750 	.word	0x08009750
 8007000:	0800975c 	.word	0x0800975c
 8007004:	08009758 	.word	0x08009758
 8007008:	08009760 	.word	0x08009760
 800700c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800700e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007012:	4553      	cmp	r3, sl
 8007014:	bfa8      	it	ge
 8007016:	4653      	movge	r3, sl
 8007018:	2b00      	cmp	r3, #0
 800701a:	4699      	mov	r9, r3
 800701c:	dc36      	bgt.n	800708c <_printf_float+0x360>
 800701e:	f04f 0b00 	mov.w	fp, #0
 8007022:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007026:	f104 021a 	add.w	r2, r4, #26
 800702a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800702c:	9306      	str	r3, [sp, #24]
 800702e:	eba3 0309 	sub.w	r3, r3, r9
 8007032:	455b      	cmp	r3, fp
 8007034:	dc31      	bgt.n	800709a <_printf_float+0x36e>
 8007036:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007038:	459a      	cmp	sl, r3
 800703a:	dc3a      	bgt.n	80070b2 <_printf_float+0x386>
 800703c:	6823      	ldr	r3, [r4, #0]
 800703e:	07da      	lsls	r2, r3, #31
 8007040:	d437      	bmi.n	80070b2 <_printf_float+0x386>
 8007042:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007044:	ebaa 0903 	sub.w	r9, sl, r3
 8007048:	9b06      	ldr	r3, [sp, #24]
 800704a:	ebaa 0303 	sub.w	r3, sl, r3
 800704e:	4599      	cmp	r9, r3
 8007050:	bfa8      	it	ge
 8007052:	4699      	movge	r9, r3
 8007054:	f1b9 0f00 	cmp.w	r9, #0
 8007058:	dc33      	bgt.n	80070c2 <_printf_float+0x396>
 800705a:	f04f 0800 	mov.w	r8, #0
 800705e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007062:	f104 0b1a 	add.w	fp, r4, #26
 8007066:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007068:	ebaa 0303 	sub.w	r3, sl, r3
 800706c:	eba3 0309 	sub.w	r3, r3, r9
 8007070:	4543      	cmp	r3, r8
 8007072:	f77f af79 	ble.w	8006f68 <_printf_float+0x23c>
 8007076:	2301      	movs	r3, #1
 8007078:	465a      	mov	r2, fp
 800707a:	4631      	mov	r1, r6
 800707c:	4628      	mov	r0, r5
 800707e:	47b8      	blx	r7
 8007080:	3001      	adds	r0, #1
 8007082:	f43f aeae 	beq.w	8006de2 <_printf_float+0xb6>
 8007086:	f108 0801 	add.w	r8, r8, #1
 800708a:	e7ec      	b.n	8007066 <_printf_float+0x33a>
 800708c:	4642      	mov	r2, r8
 800708e:	4631      	mov	r1, r6
 8007090:	4628      	mov	r0, r5
 8007092:	47b8      	blx	r7
 8007094:	3001      	adds	r0, #1
 8007096:	d1c2      	bne.n	800701e <_printf_float+0x2f2>
 8007098:	e6a3      	b.n	8006de2 <_printf_float+0xb6>
 800709a:	2301      	movs	r3, #1
 800709c:	4631      	mov	r1, r6
 800709e:	4628      	mov	r0, r5
 80070a0:	9206      	str	r2, [sp, #24]
 80070a2:	47b8      	blx	r7
 80070a4:	3001      	adds	r0, #1
 80070a6:	f43f ae9c 	beq.w	8006de2 <_printf_float+0xb6>
 80070aa:	9a06      	ldr	r2, [sp, #24]
 80070ac:	f10b 0b01 	add.w	fp, fp, #1
 80070b0:	e7bb      	b.n	800702a <_printf_float+0x2fe>
 80070b2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80070b6:	4631      	mov	r1, r6
 80070b8:	4628      	mov	r0, r5
 80070ba:	47b8      	blx	r7
 80070bc:	3001      	adds	r0, #1
 80070be:	d1c0      	bne.n	8007042 <_printf_float+0x316>
 80070c0:	e68f      	b.n	8006de2 <_printf_float+0xb6>
 80070c2:	9a06      	ldr	r2, [sp, #24]
 80070c4:	464b      	mov	r3, r9
 80070c6:	4442      	add	r2, r8
 80070c8:	4631      	mov	r1, r6
 80070ca:	4628      	mov	r0, r5
 80070cc:	47b8      	blx	r7
 80070ce:	3001      	adds	r0, #1
 80070d0:	d1c3      	bne.n	800705a <_printf_float+0x32e>
 80070d2:	e686      	b.n	8006de2 <_printf_float+0xb6>
 80070d4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80070d8:	f1ba 0f01 	cmp.w	sl, #1
 80070dc:	dc01      	bgt.n	80070e2 <_printf_float+0x3b6>
 80070de:	07db      	lsls	r3, r3, #31
 80070e0:	d536      	bpl.n	8007150 <_printf_float+0x424>
 80070e2:	2301      	movs	r3, #1
 80070e4:	4642      	mov	r2, r8
 80070e6:	4631      	mov	r1, r6
 80070e8:	4628      	mov	r0, r5
 80070ea:	47b8      	blx	r7
 80070ec:	3001      	adds	r0, #1
 80070ee:	f43f ae78 	beq.w	8006de2 <_printf_float+0xb6>
 80070f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80070f6:	4631      	mov	r1, r6
 80070f8:	4628      	mov	r0, r5
 80070fa:	47b8      	blx	r7
 80070fc:	3001      	adds	r0, #1
 80070fe:	f43f ae70 	beq.w	8006de2 <_printf_float+0xb6>
 8007102:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007106:	2200      	movs	r2, #0
 8007108:	2300      	movs	r3, #0
 800710a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800710e:	f7f9 fcf3 	bl	8000af8 <__aeabi_dcmpeq>
 8007112:	b9c0      	cbnz	r0, 8007146 <_printf_float+0x41a>
 8007114:	4653      	mov	r3, sl
 8007116:	f108 0201 	add.w	r2, r8, #1
 800711a:	4631      	mov	r1, r6
 800711c:	4628      	mov	r0, r5
 800711e:	47b8      	blx	r7
 8007120:	3001      	adds	r0, #1
 8007122:	d10c      	bne.n	800713e <_printf_float+0x412>
 8007124:	e65d      	b.n	8006de2 <_printf_float+0xb6>
 8007126:	2301      	movs	r3, #1
 8007128:	465a      	mov	r2, fp
 800712a:	4631      	mov	r1, r6
 800712c:	4628      	mov	r0, r5
 800712e:	47b8      	blx	r7
 8007130:	3001      	adds	r0, #1
 8007132:	f43f ae56 	beq.w	8006de2 <_printf_float+0xb6>
 8007136:	f108 0801 	add.w	r8, r8, #1
 800713a:	45d0      	cmp	r8, sl
 800713c:	dbf3      	blt.n	8007126 <_printf_float+0x3fa>
 800713e:	464b      	mov	r3, r9
 8007140:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007144:	e6df      	b.n	8006f06 <_printf_float+0x1da>
 8007146:	f04f 0800 	mov.w	r8, #0
 800714a:	f104 0b1a 	add.w	fp, r4, #26
 800714e:	e7f4      	b.n	800713a <_printf_float+0x40e>
 8007150:	2301      	movs	r3, #1
 8007152:	4642      	mov	r2, r8
 8007154:	e7e1      	b.n	800711a <_printf_float+0x3ee>
 8007156:	2301      	movs	r3, #1
 8007158:	464a      	mov	r2, r9
 800715a:	4631      	mov	r1, r6
 800715c:	4628      	mov	r0, r5
 800715e:	47b8      	blx	r7
 8007160:	3001      	adds	r0, #1
 8007162:	f43f ae3e 	beq.w	8006de2 <_printf_float+0xb6>
 8007166:	f108 0801 	add.w	r8, r8, #1
 800716a:	68e3      	ldr	r3, [r4, #12]
 800716c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800716e:	1a5b      	subs	r3, r3, r1
 8007170:	4543      	cmp	r3, r8
 8007172:	dcf0      	bgt.n	8007156 <_printf_float+0x42a>
 8007174:	e6fc      	b.n	8006f70 <_printf_float+0x244>
 8007176:	f04f 0800 	mov.w	r8, #0
 800717a:	f104 0919 	add.w	r9, r4, #25
 800717e:	e7f4      	b.n	800716a <_printf_float+0x43e>

08007180 <_printf_common>:
 8007180:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007184:	4616      	mov	r6, r2
 8007186:	4698      	mov	r8, r3
 8007188:	688a      	ldr	r2, [r1, #8]
 800718a:	690b      	ldr	r3, [r1, #16]
 800718c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007190:	4293      	cmp	r3, r2
 8007192:	bfb8      	it	lt
 8007194:	4613      	movlt	r3, r2
 8007196:	6033      	str	r3, [r6, #0]
 8007198:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800719c:	4607      	mov	r7, r0
 800719e:	460c      	mov	r4, r1
 80071a0:	b10a      	cbz	r2, 80071a6 <_printf_common+0x26>
 80071a2:	3301      	adds	r3, #1
 80071a4:	6033      	str	r3, [r6, #0]
 80071a6:	6823      	ldr	r3, [r4, #0]
 80071a8:	0699      	lsls	r1, r3, #26
 80071aa:	bf42      	ittt	mi
 80071ac:	6833      	ldrmi	r3, [r6, #0]
 80071ae:	3302      	addmi	r3, #2
 80071b0:	6033      	strmi	r3, [r6, #0]
 80071b2:	6825      	ldr	r5, [r4, #0]
 80071b4:	f015 0506 	ands.w	r5, r5, #6
 80071b8:	d106      	bne.n	80071c8 <_printf_common+0x48>
 80071ba:	f104 0a19 	add.w	sl, r4, #25
 80071be:	68e3      	ldr	r3, [r4, #12]
 80071c0:	6832      	ldr	r2, [r6, #0]
 80071c2:	1a9b      	subs	r3, r3, r2
 80071c4:	42ab      	cmp	r3, r5
 80071c6:	dc26      	bgt.n	8007216 <_printf_common+0x96>
 80071c8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80071cc:	6822      	ldr	r2, [r4, #0]
 80071ce:	3b00      	subs	r3, #0
 80071d0:	bf18      	it	ne
 80071d2:	2301      	movne	r3, #1
 80071d4:	0692      	lsls	r2, r2, #26
 80071d6:	d42b      	bmi.n	8007230 <_printf_common+0xb0>
 80071d8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80071dc:	4641      	mov	r1, r8
 80071de:	4638      	mov	r0, r7
 80071e0:	47c8      	blx	r9
 80071e2:	3001      	adds	r0, #1
 80071e4:	d01e      	beq.n	8007224 <_printf_common+0xa4>
 80071e6:	6823      	ldr	r3, [r4, #0]
 80071e8:	6922      	ldr	r2, [r4, #16]
 80071ea:	f003 0306 	and.w	r3, r3, #6
 80071ee:	2b04      	cmp	r3, #4
 80071f0:	bf02      	ittt	eq
 80071f2:	68e5      	ldreq	r5, [r4, #12]
 80071f4:	6833      	ldreq	r3, [r6, #0]
 80071f6:	1aed      	subeq	r5, r5, r3
 80071f8:	68a3      	ldr	r3, [r4, #8]
 80071fa:	bf0c      	ite	eq
 80071fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007200:	2500      	movne	r5, #0
 8007202:	4293      	cmp	r3, r2
 8007204:	bfc4      	itt	gt
 8007206:	1a9b      	subgt	r3, r3, r2
 8007208:	18ed      	addgt	r5, r5, r3
 800720a:	2600      	movs	r6, #0
 800720c:	341a      	adds	r4, #26
 800720e:	42b5      	cmp	r5, r6
 8007210:	d11a      	bne.n	8007248 <_printf_common+0xc8>
 8007212:	2000      	movs	r0, #0
 8007214:	e008      	b.n	8007228 <_printf_common+0xa8>
 8007216:	2301      	movs	r3, #1
 8007218:	4652      	mov	r2, sl
 800721a:	4641      	mov	r1, r8
 800721c:	4638      	mov	r0, r7
 800721e:	47c8      	blx	r9
 8007220:	3001      	adds	r0, #1
 8007222:	d103      	bne.n	800722c <_printf_common+0xac>
 8007224:	f04f 30ff 	mov.w	r0, #4294967295
 8007228:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800722c:	3501      	adds	r5, #1
 800722e:	e7c6      	b.n	80071be <_printf_common+0x3e>
 8007230:	18e1      	adds	r1, r4, r3
 8007232:	1c5a      	adds	r2, r3, #1
 8007234:	2030      	movs	r0, #48	@ 0x30
 8007236:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800723a:	4422      	add	r2, r4
 800723c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007240:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007244:	3302      	adds	r3, #2
 8007246:	e7c7      	b.n	80071d8 <_printf_common+0x58>
 8007248:	2301      	movs	r3, #1
 800724a:	4622      	mov	r2, r4
 800724c:	4641      	mov	r1, r8
 800724e:	4638      	mov	r0, r7
 8007250:	47c8      	blx	r9
 8007252:	3001      	adds	r0, #1
 8007254:	d0e6      	beq.n	8007224 <_printf_common+0xa4>
 8007256:	3601      	adds	r6, #1
 8007258:	e7d9      	b.n	800720e <_printf_common+0x8e>
	...

0800725c <_printf_i>:
 800725c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007260:	7e0f      	ldrb	r7, [r1, #24]
 8007262:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007264:	2f78      	cmp	r7, #120	@ 0x78
 8007266:	4691      	mov	r9, r2
 8007268:	4680      	mov	r8, r0
 800726a:	460c      	mov	r4, r1
 800726c:	469a      	mov	sl, r3
 800726e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007272:	d807      	bhi.n	8007284 <_printf_i+0x28>
 8007274:	2f62      	cmp	r7, #98	@ 0x62
 8007276:	d80a      	bhi.n	800728e <_printf_i+0x32>
 8007278:	2f00      	cmp	r7, #0
 800727a:	f000 80d1 	beq.w	8007420 <_printf_i+0x1c4>
 800727e:	2f58      	cmp	r7, #88	@ 0x58
 8007280:	f000 80b8 	beq.w	80073f4 <_printf_i+0x198>
 8007284:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007288:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800728c:	e03a      	b.n	8007304 <_printf_i+0xa8>
 800728e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007292:	2b15      	cmp	r3, #21
 8007294:	d8f6      	bhi.n	8007284 <_printf_i+0x28>
 8007296:	a101      	add	r1, pc, #4	@ (adr r1, 800729c <_printf_i+0x40>)
 8007298:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800729c:	080072f5 	.word	0x080072f5
 80072a0:	08007309 	.word	0x08007309
 80072a4:	08007285 	.word	0x08007285
 80072a8:	08007285 	.word	0x08007285
 80072ac:	08007285 	.word	0x08007285
 80072b0:	08007285 	.word	0x08007285
 80072b4:	08007309 	.word	0x08007309
 80072b8:	08007285 	.word	0x08007285
 80072bc:	08007285 	.word	0x08007285
 80072c0:	08007285 	.word	0x08007285
 80072c4:	08007285 	.word	0x08007285
 80072c8:	08007407 	.word	0x08007407
 80072cc:	08007333 	.word	0x08007333
 80072d0:	080073c1 	.word	0x080073c1
 80072d4:	08007285 	.word	0x08007285
 80072d8:	08007285 	.word	0x08007285
 80072dc:	08007429 	.word	0x08007429
 80072e0:	08007285 	.word	0x08007285
 80072e4:	08007333 	.word	0x08007333
 80072e8:	08007285 	.word	0x08007285
 80072ec:	08007285 	.word	0x08007285
 80072f0:	080073c9 	.word	0x080073c9
 80072f4:	6833      	ldr	r3, [r6, #0]
 80072f6:	1d1a      	adds	r2, r3, #4
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	6032      	str	r2, [r6, #0]
 80072fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007300:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007304:	2301      	movs	r3, #1
 8007306:	e09c      	b.n	8007442 <_printf_i+0x1e6>
 8007308:	6833      	ldr	r3, [r6, #0]
 800730a:	6820      	ldr	r0, [r4, #0]
 800730c:	1d19      	adds	r1, r3, #4
 800730e:	6031      	str	r1, [r6, #0]
 8007310:	0606      	lsls	r6, r0, #24
 8007312:	d501      	bpl.n	8007318 <_printf_i+0xbc>
 8007314:	681d      	ldr	r5, [r3, #0]
 8007316:	e003      	b.n	8007320 <_printf_i+0xc4>
 8007318:	0645      	lsls	r5, r0, #25
 800731a:	d5fb      	bpl.n	8007314 <_printf_i+0xb8>
 800731c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007320:	2d00      	cmp	r5, #0
 8007322:	da03      	bge.n	800732c <_printf_i+0xd0>
 8007324:	232d      	movs	r3, #45	@ 0x2d
 8007326:	426d      	negs	r5, r5
 8007328:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800732c:	4858      	ldr	r0, [pc, #352]	@ (8007490 <_printf_i+0x234>)
 800732e:	230a      	movs	r3, #10
 8007330:	e011      	b.n	8007356 <_printf_i+0xfa>
 8007332:	6821      	ldr	r1, [r4, #0]
 8007334:	6833      	ldr	r3, [r6, #0]
 8007336:	0608      	lsls	r0, r1, #24
 8007338:	f853 5b04 	ldr.w	r5, [r3], #4
 800733c:	d402      	bmi.n	8007344 <_printf_i+0xe8>
 800733e:	0649      	lsls	r1, r1, #25
 8007340:	bf48      	it	mi
 8007342:	b2ad      	uxthmi	r5, r5
 8007344:	2f6f      	cmp	r7, #111	@ 0x6f
 8007346:	4852      	ldr	r0, [pc, #328]	@ (8007490 <_printf_i+0x234>)
 8007348:	6033      	str	r3, [r6, #0]
 800734a:	bf14      	ite	ne
 800734c:	230a      	movne	r3, #10
 800734e:	2308      	moveq	r3, #8
 8007350:	2100      	movs	r1, #0
 8007352:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007356:	6866      	ldr	r6, [r4, #4]
 8007358:	60a6      	str	r6, [r4, #8]
 800735a:	2e00      	cmp	r6, #0
 800735c:	db05      	blt.n	800736a <_printf_i+0x10e>
 800735e:	6821      	ldr	r1, [r4, #0]
 8007360:	432e      	orrs	r6, r5
 8007362:	f021 0104 	bic.w	r1, r1, #4
 8007366:	6021      	str	r1, [r4, #0]
 8007368:	d04b      	beq.n	8007402 <_printf_i+0x1a6>
 800736a:	4616      	mov	r6, r2
 800736c:	fbb5 f1f3 	udiv	r1, r5, r3
 8007370:	fb03 5711 	mls	r7, r3, r1, r5
 8007374:	5dc7      	ldrb	r7, [r0, r7]
 8007376:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800737a:	462f      	mov	r7, r5
 800737c:	42bb      	cmp	r3, r7
 800737e:	460d      	mov	r5, r1
 8007380:	d9f4      	bls.n	800736c <_printf_i+0x110>
 8007382:	2b08      	cmp	r3, #8
 8007384:	d10b      	bne.n	800739e <_printf_i+0x142>
 8007386:	6823      	ldr	r3, [r4, #0]
 8007388:	07df      	lsls	r7, r3, #31
 800738a:	d508      	bpl.n	800739e <_printf_i+0x142>
 800738c:	6923      	ldr	r3, [r4, #16]
 800738e:	6861      	ldr	r1, [r4, #4]
 8007390:	4299      	cmp	r1, r3
 8007392:	bfde      	ittt	le
 8007394:	2330      	movle	r3, #48	@ 0x30
 8007396:	f806 3c01 	strble.w	r3, [r6, #-1]
 800739a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800739e:	1b92      	subs	r2, r2, r6
 80073a0:	6122      	str	r2, [r4, #16]
 80073a2:	f8cd a000 	str.w	sl, [sp]
 80073a6:	464b      	mov	r3, r9
 80073a8:	aa03      	add	r2, sp, #12
 80073aa:	4621      	mov	r1, r4
 80073ac:	4640      	mov	r0, r8
 80073ae:	f7ff fee7 	bl	8007180 <_printf_common>
 80073b2:	3001      	adds	r0, #1
 80073b4:	d14a      	bne.n	800744c <_printf_i+0x1f0>
 80073b6:	f04f 30ff 	mov.w	r0, #4294967295
 80073ba:	b004      	add	sp, #16
 80073bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073c0:	6823      	ldr	r3, [r4, #0]
 80073c2:	f043 0320 	orr.w	r3, r3, #32
 80073c6:	6023      	str	r3, [r4, #0]
 80073c8:	4832      	ldr	r0, [pc, #200]	@ (8007494 <_printf_i+0x238>)
 80073ca:	2778      	movs	r7, #120	@ 0x78
 80073cc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80073d0:	6823      	ldr	r3, [r4, #0]
 80073d2:	6831      	ldr	r1, [r6, #0]
 80073d4:	061f      	lsls	r7, r3, #24
 80073d6:	f851 5b04 	ldr.w	r5, [r1], #4
 80073da:	d402      	bmi.n	80073e2 <_printf_i+0x186>
 80073dc:	065f      	lsls	r7, r3, #25
 80073de:	bf48      	it	mi
 80073e0:	b2ad      	uxthmi	r5, r5
 80073e2:	6031      	str	r1, [r6, #0]
 80073e4:	07d9      	lsls	r1, r3, #31
 80073e6:	bf44      	itt	mi
 80073e8:	f043 0320 	orrmi.w	r3, r3, #32
 80073ec:	6023      	strmi	r3, [r4, #0]
 80073ee:	b11d      	cbz	r5, 80073f8 <_printf_i+0x19c>
 80073f0:	2310      	movs	r3, #16
 80073f2:	e7ad      	b.n	8007350 <_printf_i+0xf4>
 80073f4:	4826      	ldr	r0, [pc, #152]	@ (8007490 <_printf_i+0x234>)
 80073f6:	e7e9      	b.n	80073cc <_printf_i+0x170>
 80073f8:	6823      	ldr	r3, [r4, #0]
 80073fa:	f023 0320 	bic.w	r3, r3, #32
 80073fe:	6023      	str	r3, [r4, #0]
 8007400:	e7f6      	b.n	80073f0 <_printf_i+0x194>
 8007402:	4616      	mov	r6, r2
 8007404:	e7bd      	b.n	8007382 <_printf_i+0x126>
 8007406:	6833      	ldr	r3, [r6, #0]
 8007408:	6825      	ldr	r5, [r4, #0]
 800740a:	6961      	ldr	r1, [r4, #20]
 800740c:	1d18      	adds	r0, r3, #4
 800740e:	6030      	str	r0, [r6, #0]
 8007410:	062e      	lsls	r6, r5, #24
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	d501      	bpl.n	800741a <_printf_i+0x1be>
 8007416:	6019      	str	r1, [r3, #0]
 8007418:	e002      	b.n	8007420 <_printf_i+0x1c4>
 800741a:	0668      	lsls	r0, r5, #25
 800741c:	d5fb      	bpl.n	8007416 <_printf_i+0x1ba>
 800741e:	8019      	strh	r1, [r3, #0]
 8007420:	2300      	movs	r3, #0
 8007422:	6123      	str	r3, [r4, #16]
 8007424:	4616      	mov	r6, r2
 8007426:	e7bc      	b.n	80073a2 <_printf_i+0x146>
 8007428:	6833      	ldr	r3, [r6, #0]
 800742a:	1d1a      	adds	r2, r3, #4
 800742c:	6032      	str	r2, [r6, #0]
 800742e:	681e      	ldr	r6, [r3, #0]
 8007430:	6862      	ldr	r2, [r4, #4]
 8007432:	2100      	movs	r1, #0
 8007434:	4630      	mov	r0, r6
 8007436:	f7f8 fee3 	bl	8000200 <memchr>
 800743a:	b108      	cbz	r0, 8007440 <_printf_i+0x1e4>
 800743c:	1b80      	subs	r0, r0, r6
 800743e:	6060      	str	r0, [r4, #4]
 8007440:	6863      	ldr	r3, [r4, #4]
 8007442:	6123      	str	r3, [r4, #16]
 8007444:	2300      	movs	r3, #0
 8007446:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800744a:	e7aa      	b.n	80073a2 <_printf_i+0x146>
 800744c:	6923      	ldr	r3, [r4, #16]
 800744e:	4632      	mov	r2, r6
 8007450:	4649      	mov	r1, r9
 8007452:	4640      	mov	r0, r8
 8007454:	47d0      	blx	sl
 8007456:	3001      	adds	r0, #1
 8007458:	d0ad      	beq.n	80073b6 <_printf_i+0x15a>
 800745a:	6823      	ldr	r3, [r4, #0]
 800745c:	079b      	lsls	r3, r3, #30
 800745e:	d413      	bmi.n	8007488 <_printf_i+0x22c>
 8007460:	68e0      	ldr	r0, [r4, #12]
 8007462:	9b03      	ldr	r3, [sp, #12]
 8007464:	4298      	cmp	r0, r3
 8007466:	bfb8      	it	lt
 8007468:	4618      	movlt	r0, r3
 800746a:	e7a6      	b.n	80073ba <_printf_i+0x15e>
 800746c:	2301      	movs	r3, #1
 800746e:	4632      	mov	r2, r6
 8007470:	4649      	mov	r1, r9
 8007472:	4640      	mov	r0, r8
 8007474:	47d0      	blx	sl
 8007476:	3001      	adds	r0, #1
 8007478:	d09d      	beq.n	80073b6 <_printf_i+0x15a>
 800747a:	3501      	adds	r5, #1
 800747c:	68e3      	ldr	r3, [r4, #12]
 800747e:	9903      	ldr	r1, [sp, #12]
 8007480:	1a5b      	subs	r3, r3, r1
 8007482:	42ab      	cmp	r3, r5
 8007484:	dcf2      	bgt.n	800746c <_printf_i+0x210>
 8007486:	e7eb      	b.n	8007460 <_printf_i+0x204>
 8007488:	2500      	movs	r5, #0
 800748a:	f104 0619 	add.w	r6, r4, #25
 800748e:	e7f5      	b.n	800747c <_printf_i+0x220>
 8007490:	08009762 	.word	0x08009762
 8007494:	08009773 	.word	0x08009773

08007498 <std>:
 8007498:	2300      	movs	r3, #0
 800749a:	b510      	push	{r4, lr}
 800749c:	4604      	mov	r4, r0
 800749e:	e9c0 3300 	strd	r3, r3, [r0]
 80074a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80074a6:	6083      	str	r3, [r0, #8]
 80074a8:	8181      	strh	r1, [r0, #12]
 80074aa:	6643      	str	r3, [r0, #100]	@ 0x64
 80074ac:	81c2      	strh	r2, [r0, #14]
 80074ae:	6183      	str	r3, [r0, #24]
 80074b0:	4619      	mov	r1, r3
 80074b2:	2208      	movs	r2, #8
 80074b4:	305c      	adds	r0, #92	@ 0x5c
 80074b6:	f000 f9e7 	bl	8007888 <memset>
 80074ba:	4b0d      	ldr	r3, [pc, #52]	@ (80074f0 <std+0x58>)
 80074bc:	6263      	str	r3, [r4, #36]	@ 0x24
 80074be:	4b0d      	ldr	r3, [pc, #52]	@ (80074f4 <std+0x5c>)
 80074c0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80074c2:	4b0d      	ldr	r3, [pc, #52]	@ (80074f8 <std+0x60>)
 80074c4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80074c6:	4b0d      	ldr	r3, [pc, #52]	@ (80074fc <std+0x64>)
 80074c8:	6323      	str	r3, [r4, #48]	@ 0x30
 80074ca:	4b0d      	ldr	r3, [pc, #52]	@ (8007500 <std+0x68>)
 80074cc:	6224      	str	r4, [r4, #32]
 80074ce:	429c      	cmp	r4, r3
 80074d0:	d006      	beq.n	80074e0 <std+0x48>
 80074d2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80074d6:	4294      	cmp	r4, r2
 80074d8:	d002      	beq.n	80074e0 <std+0x48>
 80074da:	33d0      	adds	r3, #208	@ 0xd0
 80074dc:	429c      	cmp	r4, r3
 80074de:	d105      	bne.n	80074ec <std+0x54>
 80074e0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80074e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80074e8:	f000 ba4a 	b.w	8007980 <__retarget_lock_init_recursive>
 80074ec:	bd10      	pop	{r4, pc}
 80074ee:	bf00      	nop
 80074f0:	080076d9 	.word	0x080076d9
 80074f4:	080076fb 	.word	0x080076fb
 80074f8:	08007733 	.word	0x08007733
 80074fc:	08007757 	.word	0x08007757
 8007500:	200403b4 	.word	0x200403b4

08007504 <stdio_exit_handler>:
 8007504:	4a02      	ldr	r2, [pc, #8]	@ (8007510 <stdio_exit_handler+0xc>)
 8007506:	4903      	ldr	r1, [pc, #12]	@ (8007514 <stdio_exit_handler+0x10>)
 8007508:	4803      	ldr	r0, [pc, #12]	@ (8007518 <stdio_exit_handler+0x14>)
 800750a:	f000 b869 	b.w	80075e0 <_fwalk_sglue>
 800750e:	bf00      	nop
 8007510:	2004000c 	.word	0x2004000c
 8007514:	08009035 	.word	0x08009035
 8007518:	2004001c 	.word	0x2004001c

0800751c <cleanup_stdio>:
 800751c:	6841      	ldr	r1, [r0, #4]
 800751e:	4b0c      	ldr	r3, [pc, #48]	@ (8007550 <cleanup_stdio+0x34>)
 8007520:	4299      	cmp	r1, r3
 8007522:	b510      	push	{r4, lr}
 8007524:	4604      	mov	r4, r0
 8007526:	d001      	beq.n	800752c <cleanup_stdio+0x10>
 8007528:	f001 fd84 	bl	8009034 <_fflush_r>
 800752c:	68a1      	ldr	r1, [r4, #8]
 800752e:	4b09      	ldr	r3, [pc, #36]	@ (8007554 <cleanup_stdio+0x38>)
 8007530:	4299      	cmp	r1, r3
 8007532:	d002      	beq.n	800753a <cleanup_stdio+0x1e>
 8007534:	4620      	mov	r0, r4
 8007536:	f001 fd7d 	bl	8009034 <_fflush_r>
 800753a:	68e1      	ldr	r1, [r4, #12]
 800753c:	4b06      	ldr	r3, [pc, #24]	@ (8007558 <cleanup_stdio+0x3c>)
 800753e:	4299      	cmp	r1, r3
 8007540:	d004      	beq.n	800754c <cleanup_stdio+0x30>
 8007542:	4620      	mov	r0, r4
 8007544:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007548:	f001 bd74 	b.w	8009034 <_fflush_r>
 800754c:	bd10      	pop	{r4, pc}
 800754e:	bf00      	nop
 8007550:	200403b4 	.word	0x200403b4
 8007554:	2004041c 	.word	0x2004041c
 8007558:	20040484 	.word	0x20040484

0800755c <global_stdio_init.part.0>:
 800755c:	b510      	push	{r4, lr}
 800755e:	4b0b      	ldr	r3, [pc, #44]	@ (800758c <global_stdio_init.part.0+0x30>)
 8007560:	4c0b      	ldr	r4, [pc, #44]	@ (8007590 <global_stdio_init.part.0+0x34>)
 8007562:	4a0c      	ldr	r2, [pc, #48]	@ (8007594 <global_stdio_init.part.0+0x38>)
 8007564:	601a      	str	r2, [r3, #0]
 8007566:	4620      	mov	r0, r4
 8007568:	2200      	movs	r2, #0
 800756a:	2104      	movs	r1, #4
 800756c:	f7ff ff94 	bl	8007498 <std>
 8007570:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007574:	2201      	movs	r2, #1
 8007576:	2109      	movs	r1, #9
 8007578:	f7ff ff8e 	bl	8007498 <std>
 800757c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007580:	2202      	movs	r2, #2
 8007582:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007586:	2112      	movs	r1, #18
 8007588:	f7ff bf86 	b.w	8007498 <std>
 800758c:	200404ec 	.word	0x200404ec
 8007590:	200403b4 	.word	0x200403b4
 8007594:	08007505 	.word	0x08007505

08007598 <__sfp_lock_acquire>:
 8007598:	4801      	ldr	r0, [pc, #4]	@ (80075a0 <__sfp_lock_acquire+0x8>)
 800759a:	f000 b9f2 	b.w	8007982 <__retarget_lock_acquire_recursive>
 800759e:	bf00      	nop
 80075a0:	200404f5 	.word	0x200404f5

080075a4 <__sfp_lock_release>:
 80075a4:	4801      	ldr	r0, [pc, #4]	@ (80075ac <__sfp_lock_release+0x8>)
 80075a6:	f000 b9ed 	b.w	8007984 <__retarget_lock_release_recursive>
 80075aa:	bf00      	nop
 80075ac:	200404f5 	.word	0x200404f5

080075b0 <__sinit>:
 80075b0:	b510      	push	{r4, lr}
 80075b2:	4604      	mov	r4, r0
 80075b4:	f7ff fff0 	bl	8007598 <__sfp_lock_acquire>
 80075b8:	6a23      	ldr	r3, [r4, #32]
 80075ba:	b11b      	cbz	r3, 80075c4 <__sinit+0x14>
 80075bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80075c0:	f7ff bff0 	b.w	80075a4 <__sfp_lock_release>
 80075c4:	4b04      	ldr	r3, [pc, #16]	@ (80075d8 <__sinit+0x28>)
 80075c6:	6223      	str	r3, [r4, #32]
 80075c8:	4b04      	ldr	r3, [pc, #16]	@ (80075dc <__sinit+0x2c>)
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d1f5      	bne.n	80075bc <__sinit+0xc>
 80075d0:	f7ff ffc4 	bl	800755c <global_stdio_init.part.0>
 80075d4:	e7f2      	b.n	80075bc <__sinit+0xc>
 80075d6:	bf00      	nop
 80075d8:	0800751d 	.word	0x0800751d
 80075dc:	200404ec 	.word	0x200404ec

080075e0 <_fwalk_sglue>:
 80075e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80075e4:	4607      	mov	r7, r0
 80075e6:	4688      	mov	r8, r1
 80075e8:	4614      	mov	r4, r2
 80075ea:	2600      	movs	r6, #0
 80075ec:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80075f0:	f1b9 0901 	subs.w	r9, r9, #1
 80075f4:	d505      	bpl.n	8007602 <_fwalk_sglue+0x22>
 80075f6:	6824      	ldr	r4, [r4, #0]
 80075f8:	2c00      	cmp	r4, #0
 80075fa:	d1f7      	bne.n	80075ec <_fwalk_sglue+0xc>
 80075fc:	4630      	mov	r0, r6
 80075fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007602:	89ab      	ldrh	r3, [r5, #12]
 8007604:	2b01      	cmp	r3, #1
 8007606:	d907      	bls.n	8007618 <_fwalk_sglue+0x38>
 8007608:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800760c:	3301      	adds	r3, #1
 800760e:	d003      	beq.n	8007618 <_fwalk_sglue+0x38>
 8007610:	4629      	mov	r1, r5
 8007612:	4638      	mov	r0, r7
 8007614:	47c0      	blx	r8
 8007616:	4306      	orrs	r6, r0
 8007618:	3568      	adds	r5, #104	@ 0x68
 800761a:	e7e9      	b.n	80075f0 <_fwalk_sglue+0x10>

0800761c <_puts_r>:
 800761c:	6a03      	ldr	r3, [r0, #32]
 800761e:	b570      	push	{r4, r5, r6, lr}
 8007620:	6884      	ldr	r4, [r0, #8]
 8007622:	4605      	mov	r5, r0
 8007624:	460e      	mov	r6, r1
 8007626:	b90b      	cbnz	r3, 800762c <_puts_r+0x10>
 8007628:	f7ff ffc2 	bl	80075b0 <__sinit>
 800762c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800762e:	07db      	lsls	r3, r3, #31
 8007630:	d405      	bmi.n	800763e <_puts_r+0x22>
 8007632:	89a3      	ldrh	r3, [r4, #12]
 8007634:	0598      	lsls	r0, r3, #22
 8007636:	d402      	bmi.n	800763e <_puts_r+0x22>
 8007638:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800763a:	f000 f9a2 	bl	8007982 <__retarget_lock_acquire_recursive>
 800763e:	89a3      	ldrh	r3, [r4, #12]
 8007640:	0719      	lsls	r1, r3, #28
 8007642:	d502      	bpl.n	800764a <_puts_r+0x2e>
 8007644:	6923      	ldr	r3, [r4, #16]
 8007646:	2b00      	cmp	r3, #0
 8007648:	d135      	bne.n	80076b6 <_puts_r+0x9a>
 800764a:	4621      	mov	r1, r4
 800764c:	4628      	mov	r0, r5
 800764e:	f000 f8c5 	bl	80077dc <__swsetup_r>
 8007652:	b380      	cbz	r0, 80076b6 <_puts_r+0x9a>
 8007654:	f04f 35ff 	mov.w	r5, #4294967295
 8007658:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800765a:	07da      	lsls	r2, r3, #31
 800765c:	d405      	bmi.n	800766a <_puts_r+0x4e>
 800765e:	89a3      	ldrh	r3, [r4, #12]
 8007660:	059b      	lsls	r3, r3, #22
 8007662:	d402      	bmi.n	800766a <_puts_r+0x4e>
 8007664:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007666:	f000 f98d 	bl	8007984 <__retarget_lock_release_recursive>
 800766a:	4628      	mov	r0, r5
 800766c:	bd70      	pop	{r4, r5, r6, pc}
 800766e:	2b00      	cmp	r3, #0
 8007670:	da04      	bge.n	800767c <_puts_r+0x60>
 8007672:	69a2      	ldr	r2, [r4, #24]
 8007674:	429a      	cmp	r2, r3
 8007676:	dc17      	bgt.n	80076a8 <_puts_r+0x8c>
 8007678:	290a      	cmp	r1, #10
 800767a:	d015      	beq.n	80076a8 <_puts_r+0x8c>
 800767c:	6823      	ldr	r3, [r4, #0]
 800767e:	1c5a      	adds	r2, r3, #1
 8007680:	6022      	str	r2, [r4, #0]
 8007682:	7019      	strb	r1, [r3, #0]
 8007684:	68a3      	ldr	r3, [r4, #8]
 8007686:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800768a:	3b01      	subs	r3, #1
 800768c:	60a3      	str	r3, [r4, #8]
 800768e:	2900      	cmp	r1, #0
 8007690:	d1ed      	bne.n	800766e <_puts_r+0x52>
 8007692:	2b00      	cmp	r3, #0
 8007694:	da11      	bge.n	80076ba <_puts_r+0x9e>
 8007696:	4622      	mov	r2, r4
 8007698:	210a      	movs	r1, #10
 800769a:	4628      	mov	r0, r5
 800769c:	f000 f85f 	bl	800775e <__swbuf_r>
 80076a0:	3001      	adds	r0, #1
 80076a2:	d0d7      	beq.n	8007654 <_puts_r+0x38>
 80076a4:	250a      	movs	r5, #10
 80076a6:	e7d7      	b.n	8007658 <_puts_r+0x3c>
 80076a8:	4622      	mov	r2, r4
 80076aa:	4628      	mov	r0, r5
 80076ac:	f000 f857 	bl	800775e <__swbuf_r>
 80076b0:	3001      	adds	r0, #1
 80076b2:	d1e7      	bne.n	8007684 <_puts_r+0x68>
 80076b4:	e7ce      	b.n	8007654 <_puts_r+0x38>
 80076b6:	3e01      	subs	r6, #1
 80076b8:	e7e4      	b.n	8007684 <_puts_r+0x68>
 80076ba:	6823      	ldr	r3, [r4, #0]
 80076bc:	1c5a      	adds	r2, r3, #1
 80076be:	6022      	str	r2, [r4, #0]
 80076c0:	220a      	movs	r2, #10
 80076c2:	701a      	strb	r2, [r3, #0]
 80076c4:	e7ee      	b.n	80076a4 <_puts_r+0x88>
	...

080076c8 <puts>:
 80076c8:	4b02      	ldr	r3, [pc, #8]	@ (80076d4 <puts+0xc>)
 80076ca:	4601      	mov	r1, r0
 80076cc:	6818      	ldr	r0, [r3, #0]
 80076ce:	f7ff bfa5 	b.w	800761c <_puts_r>
 80076d2:	bf00      	nop
 80076d4:	20040018 	.word	0x20040018

080076d8 <__sread>:
 80076d8:	b510      	push	{r4, lr}
 80076da:	460c      	mov	r4, r1
 80076dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80076e0:	f000 f900 	bl	80078e4 <_read_r>
 80076e4:	2800      	cmp	r0, #0
 80076e6:	bfab      	itete	ge
 80076e8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80076ea:	89a3      	ldrhlt	r3, [r4, #12]
 80076ec:	181b      	addge	r3, r3, r0
 80076ee:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80076f2:	bfac      	ite	ge
 80076f4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80076f6:	81a3      	strhlt	r3, [r4, #12]
 80076f8:	bd10      	pop	{r4, pc}

080076fa <__swrite>:
 80076fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80076fe:	461f      	mov	r7, r3
 8007700:	898b      	ldrh	r3, [r1, #12]
 8007702:	05db      	lsls	r3, r3, #23
 8007704:	4605      	mov	r5, r0
 8007706:	460c      	mov	r4, r1
 8007708:	4616      	mov	r6, r2
 800770a:	d505      	bpl.n	8007718 <__swrite+0x1e>
 800770c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007710:	2302      	movs	r3, #2
 8007712:	2200      	movs	r2, #0
 8007714:	f000 f8d4 	bl	80078c0 <_lseek_r>
 8007718:	89a3      	ldrh	r3, [r4, #12]
 800771a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800771e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007722:	81a3      	strh	r3, [r4, #12]
 8007724:	4632      	mov	r2, r6
 8007726:	463b      	mov	r3, r7
 8007728:	4628      	mov	r0, r5
 800772a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800772e:	f000 b8eb 	b.w	8007908 <_write_r>

08007732 <__sseek>:
 8007732:	b510      	push	{r4, lr}
 8007734:	460c      	mov	r4, r1
 8007736:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800773a:	f000 f8c1 	bl	80078c0 <_lseek_r>
 800773e:	1c43      	adds	r3, r0, #1
 8007740:	89a3      	ldrh	r3, [r4, #12]
 8007742:	bf15      	itete	ne
 8007744:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007746:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800774a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800774e:	81a3      	strheq	r3, [r4, #12]
 8007750:	bf18      	it	ne
 8007752:	81a3      	strhne	r3, [r4, #12]
 8007754:	bd10      	pop	{r4, pc}

08007756 <__sclose>:
 8007756:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800775a:	f000 b8a1 	b.w	80078a0 <_close_r>

0800775e <__swbuf_r>:
 800775e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007760:	460e      	mov	r6, r1
 8007762:	4614      	mov	r4, r2
 8007764:	4605      	mov	r5, r0
 8007766:	b118      	cbz	r0, 8007770 <__swbuf_r+0x12>
 8007768:	6a03      	ldr	r3, [r0, #32]
 800776a:	b90b      	cbnz	r3, 8007770 <__swbuf_r+0x12>
 800776c:	f7ff ff20 	bl	80075b0 <__sinit>
 8007770:	69a3      	ldr	r3, [r4, #24]
 8007772:	60a3      	str	r3, [r4, #8]
 8007774:	89a3      	ldrh	r3, [r4, #12]
 8007776:	071a      	lsls	r2, r3, #28
 8007778:	d501      	bpl.n	800777e <__swbuf_r+0x20>
 800777a:	6923      	ldr	r3, [r4, #16]
 800777c:	b943      	cbnz	r3, 8007790 <__swbuf_r+0x32>
 800777e:	4621      	mov	r1, r4
 8007780:	4628      	mov	r0, r5
 8007782:	f000 f82b 	bl	80077dc <__swsetup_r>
 8007786:	b118      	cbz	r0, 8007790 <__swbuf_r+0x32>
 8007788:	f04f 37ff 	mov.w	r7, #4294967295
 800778c:	4638      	mov	r0, r7
 800778e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007790:	6823      	ldr	r3, [r4, #0]
 8007792:	6922      	ldr	r2, [r4, #16]
 8007794:	1a98      	subs	r0, r3, r2
 8007796:	6963      	ldr	r3, [r4, #20]
 8007798:	b2f6      	uxtb	r6, r6
 800779a:	4283      	cmp	r3, r0
 800779c:	4637      	mov	r7, r6
 800779e:	dc05      	bgt.n	80077ac <__swbuf_r+0x4e>
 80077a0:	4621      	mov	r1, r4
 80077a2:	4628      	mov	r0, r5
 80077a4:	f001 fc46 	bl	8009034 <_fflush_r>
 80077a8:	2800      	cmp	r0, #0
 80077aa:	d1ed      	bne.n	8007788 <__swbuf_r+0x2a>
 80077ac:	68a3      	ldr	r3, [r4, #8]
 80077ae:	3b01      	subs	r3, #1
 80077b0:	60a3      	str	r3, [r4, #8]
 80077b2:	6823      	ldr	r3, [r4, #0]
 80077b4:	1c5a      	adds	r2, r3, #1
 80077b6:	6022      	str	r2, [r4, #0]
 80077b8:	701e      	strb	r6, [r3, #0]
 80077ba:	6962      	ldr	r2, [r4, #20]
 80077bc:	1c43      	adds	r3, r0, #1
 80077be:	429a      	cmp	r2, r3
 80077c0:	d004      	beq.n	80077cc <__swbuf_r+0x6e>
 80077c2:	89a3      	ldrh	r3, [r4, #12]
 80077c4:	07db      	lsls	r3, r3, #31
 80077c6:	d5e1      	bpl.n	800778c <__swbuf_r+0x2e>
 80077c8:	2e0a      	cmp	r6, #10
 80077ca:	d1df      	bne.n	800778c <__swbuf_r+0x2e>
 80077cc:	4621      	mov	r1, r4
 80077ce:	4628      	mov	r0, r5
 80077d0:	f001 fc30 	bl	8009034 <_fflush_r>
 80077d4:	2800      	cmp	r0, #0
 80077d6:	d0d9      	beq.n	800778c <__swbuf_r+0x2e>
 80077d8:	e7d6      	b.n	8007788 <__swbuf_r+0x2a>
	...

080077dc <__swsetup_r>:
 80077dc:	b538      	push	{r3, r4, r5, lr}
 80077de:	4b29      	ldr	r3, [pc, #164]	@ (8007884 <__swsetup_r+0xa8>)
 80077e0:	4605      	mov	r5, r0
 80077e2:	6818      	ldr	r0, [r3, #0]
 80077e4:	460c      	mov	r4, r1
 80077e6:	b118      	cbz	r0, 80077f0 <__swsetup_r+0x14>
 80077e8:	6a03      	ldr	r3, [r0, #32]
 80077ea:	b90b      	cbnz	r3, 80077f0 <__swsetup_r+0x14>
 80077ec:	f7ff fee0 	bl	80075b0 <__sinit>
 80077f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80077f4:	0719      	lsls	r1, r3, #28
 80077f6:	d422      	bmi.n	800783e <__swsetup_r+0x62>
 80077f8:	06da      	lsls	r2, r3, #27
 80077fa:	d407      	bmi.n	800780c <__swsetup_r+0x30>
 80077fc:	2209      	movs	r2, #9
 80077fe:	602a      	str	r2, [r5, #0]
 8007800:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007804:	81a3      	strh	r3, [r4, #12]
 8007806:	f04f 30ff 	mov.w	r0, #4294967295
 800780a:	e033      	b.n	8007874 <__swsetup_r+0x98>
 800780c:	0758      	lsls	r0, r3, #29
 800780e:	d512      	bpl.n	8007836 <__swsetup_r+0x5a>
 8007810:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007812:	b141      	cbz	r1, 8007826 <__swsetup_r+0x4a>
 8007814:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007818:	4299      	cmp	r1, r3
 800781a:	d002      	beq.n	8007822 <__swsetup_r+0x46>
 800781c:	4628      	mov	r0, r5
 800781e:	f000 ff0b 	bl	8008638 <_free_r>
 8007822:	2300      	movs	r3, #0
 8007824:	6363      	str	r3, [r4, #52]	@ 0x34
 8007826:	89a3      	ldrh	r3, [r4, #12]
 8007828:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800782c:	81a3      	strh	r3, [r4, #12]
 800782e:	2300      	movs	r3, #0
 8007830:	6063      	str	r3, [r4, #4]
 8007832:	6923      	ldr	r3, [r4, #16]
 8007834:	6023      	str	r3, [r4, #0]
 8007836:	89a3      	ldrh	r3, [r4, #12]
 8007838:	f043 0308 	orr.w	r3, r3, #8
 800783c:	81a3      	strh	r3, [r4, #12]
 800783e:	6923      	ldr	r3, [r4, #16]
 8007840:	b94b      	cbnz	r3, 8007856 <__swsetup_r+0x7a>
 8007842:	89a3      	ldrh	r3, [r4, #12]
 8007844:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007848:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800784c:	d003      	beq.n	8007856 <__swsetup_r+0x7a>
 800784e:	4621      	mov	r1, r4
 8007850:	4628      	mov	r0, r5
 8007852:	f001 fc3d 	bl	80090d0 <__smakebuf_r>
 8007856:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800785a:	f013 0201 	ands.w	r2, r3, #1
 800785e:	d00a      	beq.n	8007876 <__swsetup_r+0x9a>
 8007860:	2200      	movs	r2, #0
 8007862:	60a2      	str	r2, [r4, #8]
 8007864:	6962      	ldr	r2, [r4, #20]
 8007866:	4252      	negs	r2, r2
 8007868:	61a2      	str	r2, [r4, #24]
 800786a:	6922      	ldr	r2, [r4, #16]
 800786c:	b942      	cbnz	r2, 8007880 <__swsetup_r+0xa4>
 800786e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007872:	d1c5      	bne.n	8007800 <__swsetup_r+0x24>
 8007874:	bd38      	pop	{r3, r4, r5, pc}
 8007876:	0799      	lsls	r1, r3, #30
 8007878:	bf58      	it	pl
 800787a:	6962      	ldrpl	r2, [r4, #20]
 800787c:	60a2      	str	r2, [r4, #8]
 800787e:	e7f4      	b.n	800786a <__swsetup_r+0x8e>
 8007880:	2000      	movs	r0, #0
 8007882:	e7f7      	b.n	8007874 <__swsetup_r+0x98>
 8007884:	20040018 	.word	0x20040018

08007888 <memset>:
 8007888:	4402      	add	r2, r0
 800788a:	4603      	mov	r3, r0
 800788c:	4293      	cmp	r3, r2
 800788e:	d100      	bne.n	8007892 <memset+0xa>
 8007890:	4770      	bx	lr
 8007892:	f803 1b01 	strb.w	r1, [r3], #1
 8007896:	e7f9      	b.n	800788c <memset+0x4>

08007898 <_localeconv_r>:
 8007898:	4800      	ldr	r0, [pc, #0]	@ (800789c <_localeconv_r+0x4>)
 800789a:	4770      	bx	lr
 800789c:	20040158 	.word	0x20040158

080078a0 <_close_r>:
 80078a0:	b538      	push	{r3, r4, r5, lr}
 80078a2:	4d06      	ldr	r5, [pc, #24]	@ (80078bc <_close_r+0x1c>)
 80078a4:	2300      	movs	r3, #0
 80078a6:	4604      	mov	r4, r0
 80078a8:	4608      	mov	r0, r1
 80078aa:	602b      	str	r3, [r5, #0]
 80078ac:	f7fa f8ee 	bl	8001a8c <_close>
 80078b0:	1c43      	adds	r3, r0, #1
 80078b2:	d102      	bne.n	80078ba <_close_r+0x1a>
 80078b4:	682b      	ldr	r3, [r5, #0]
 80078b6:	b103      	cbz	r3, 80078ba <_close_r+0x1a>
 80078b8:	6023      	str	r3, [r4, #0]
 80078ba:	bd38      	pop	{r3, r4, r5, pc}
 80078bc:	200404f0 	.word	0x200404f0

080078c0 <_lseek_r>:
 80078c0:	b538      	push	{r3, r4, r5, lr}
 80078c2:	4d07      	ldr	r5, [pc, #28]	@ (80078e0 <_lseek_r+0x20>)
 80078c4:	4604      	mov	r4, r0
 80078c6:	4608      	mov	r0, r1
 80078c8:	4611      	mov	r1, r2
 80078ca:	2200      	movs	r2, #0
 80078cc:	602a      	str	r2, [r5, #0]
 80078ce:	461a      	mov	r2, r3
 80078d0:	f7fa f903 	bl	8001ada <_lseek>
 80078d4:	1c43      	adds	r3, r0, #1
 80078d6:	d102      	bne.n	80078de <_lseek_r+0x1e>
 80078d8:	682b      	ldr	r3, [r5, #0]
 80078da:	b103      	cbz	r3, 80078de <_lseek_r+0x1e>
 80078dc:	6023      	str	r3, [r4, #0]
 80078de:	bd38      	pop	{r3, r4, r5, pc}
 80078e0:	200404f0 	.word	0x200404f0

080078e4 <_read_r>:
 80078e4:	b538      	push	{r3, r4, r5, lr}
 80078e6:	4d07      	ldr	r5, [pc, #28]	@ (8007904 <_read_r+0x20>)
 80078e8:	4604      	mov	r4, r0
 80078ea:	4608      	mov	r0, r1
 80078ec:	4611      	mov	r1, r2
 80078ee:	2200      	movs	r2, #0
 80078f0:	602a      	str	r2, [r5, #0]
 80078f2:	461a      	mov	r2, r3
 80078f4:	f7fa f891 	bl	8001a1a <_read>
 80078f8:	1c43      	adds	r3, r0, #1
 80078fa:	d102      	bne.n	8007902 <_read_r+0x1e>
 80078fc:	682b      	ldr	r3, [r5, #0]
 80078fe:	b103      	cbz	r3, 8007902 <_read_r+0x1e>
 8007900:	6023      	str	r3, [r4, #0]
 8007902:	bd38      	pop	{r3, r4, r5, pc}
 8007904:	200404f0 	.word	0x200404f0

08007908 <_write_r>:
 8007908:	b538      	push	{r3, r4, r5, lr}
 800790a:	4d07      	ldr	r5, [pc, #28]	@ (8007928 <_write_r+0x20>)
 800790c:	4604      	mov	r4, r0
 800790e:	4608      	mov	r0, r1
 8007910:	4611      	mov	r1, r2
 8007912:	2200      	movs	r2, #0
 8007914:	602a      	str	r2, [r5, #0]
 8007916:	461a      	mov	r2, r3
 8007918:	f7fa f89c 	bl	8001a54 <_write>
 800791c:	1c43      	adds	r3, r0, #1
 800791e:	d102      	bne.n	8007926 <_write_r+0x1e>
 8007920:	682b      	ldr	r3, [r5, #0]
 8007922:	b103      	cbz	r3, 8007926 <_write_r+0x1e>
 8007924:	6023      	str	r3, [r4, #0]
 8007926:	bd38      	pop	{r3, r4, r5, pc}
 8007928:	200404f0 	.word	0x200404f0

0800792c <__errno>:
 800792c:	4b01      	ldr	r3, [pc, #4]	@ (8007934 <__errno+0x8>)
 800792e:	6818      	ldr	r0, [r3, #0]
 8007930:	4770      	bx	lr
 8007932:	bf00      	nop
 8007934:	20040018 	.word	0x20040018

08007938 <__libc_init_array>:
 8007938:	b570      	push	{r4, r5, r6, lr}
 800793a:	4d0d      	ldr	r5, [pc, #52]	@ (8007970 <__libc_init_array+0x38>)
 800793c:	4c0d      	ldr	r4, [pc, #52]	@ (8007974 <__libc_init_array+0x3c>)
 800793e:	1b64      	subs	r4, r4, r5
 8007940:	10a4      	asrs	r4, r4, #2
 8007942:	2600      	movs	r6, #0
 8007944:	42a6      	cmp	r6, r4
 8007946:	d109      	bne.n	800795c <__libc_init_array+0x24>
 8007948:	4d0b      	ldr	r5, [pc, #44]	@ (8007978 <__libc_init_array+0x40>)
 800794a:	4c0c      	ldr	r4, [pc, #48]	@ (800797c <__libc_init_array+0x44>)
 800794c:	f001 fe2c 	bl	80095a8 <_init>
 8007950:	1b64      	subs	r4, r4, r5
 8007952:	10a4      	asrs	r4, r4, #2
 8007954:	2600      	movs	r6, #0
 8007956:	42a6      	cmp	r6, r4
 8007958:	d105      	bne.n	8007966 <__libc_init_array+0x2e>
 800795a:	bd70      	pop	{r4, r5, r6, pc}
 800795c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007960:	4798      	blx	r3
 8007962:	3601      	adds	r6, #1
 8007964:	e7ee      	b.n	8007944 <__libc_init_array+0xc>
 8007966:	f855 3b04 	ldr.w	r3, [r5], #4
 800796a:	4798      	blx	r3
 800796c:	3601      	adds	r6, #1
 800796e:	e7f2      	b.n	8007956 <__libc_init_array+0x1e>
 8007970:	08009acc 	.word	0x08009acc
 8007974:	08009acc 	.word	0x08009acc
 8007978:	08009acc 	.word	0x08009acc
 800797c:	08009ad0 	.word	0x08009ad0

08007980 <__retarget_lock_init_recursive>:
 8007980:	4770      	bx	lr

08007982 <__retarget_lock_acquire_recursive>:
 8007982:	4770      	bx	lr

08007984 <__retarget_lock_release_recursive>:
 8007984:	4770      	bx	lr

08007986 <quorem>:
 8007986:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800798a:	6903      	ldr	r3, [r0, #16]
 800798c:	690c      	ldr	r4, [r1, #16]
 800798e:	42a3      	cmp	r3, r4
 8007990:	4607      	mov	r7, r0
 8007992:	db7e      	blt.n	8007a92 <quorem+0x10c>
 8007994:	3c01      	subs	r4, #1
 8007996:	f101 0814 	add.w	r8, r1, #20
 800799a:	00a3      	lsls	r3, r4, #2
 800799c:	f100 0514 	add.w	r5, r0, #20
 80079a0:	9300      	str	r3, [sp, #0]
 80079a2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80079a6:	9301      	str	r3, [sp, #4]
 80079a8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80079ac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80079b0:	3301      	adds	r3, #1
 80079b2:	429a      	cmp	r2, r3
 80079b4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80079b8:	fbb2 f6f3 	udiv	r6, r2, r3
 80079bc:	d32e      	bcc.n	8007a1c <quorem+0x96>
 80079be:	f04f 0a00 	mov.w	sl, #0
 80079c2:	46c4      	mov	ip, r8
 80079c4:	46ae      	mov	lr, r5
 80079c6:	46d3      	mov	fp, sl
 80079c8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80079cc:	b298      	uxth	r0, r3
 80079ce:	fb06 a000 	mla	r0, r6, r0, sl
 80079d2:	0c02      	lsrs	r2, r0, #16
 80079d4:	0c1b      	lsrs	r3, r3, #16
 80079d6:	fb06 2303 	mla	r3, r6, r3, r2
 80079da:	f8de 2000 	ldr.w	r2, [lr]
 80079de:	b280      	uxth	r0, r0
 80079e0:	b292      	uxth	r2, r2
 80079e2:	1a12      	subs	r2, r2, r0
 80079e4:	445a      	add	r2, fp
 80079e6:	f8de 0000 	ldr.w	r0, [lr]
 80079ea:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80079ee:	b29b      	uxth	r3, r3
 80079f0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80079f4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80079f8:	b292      	uxth	r2, r2
 80079fa:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80079fe:	45e1      	cmp	r9, ip
 8007a00:	f84e 2b04 	str.w	r2, [lr], #4
 8007a04:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007a08:	d2de      	bcs.n	80079c8 <quorem+0x42>
 8007a0a:	9b00      	ldr	r3, [sp, #0]
 8007a0c:	58eb      	ldr	r3, [r5, r3]
 8007a0e:	b92b      	cbnz	r3, 8007a1c <quorem+0x96>
 8007a10:	9b01      	ldr	r3, [sp, #4]
 8007a12:	3b04      	subs	r3, #4
 8007a14:	429d      	cmp	r5, r3
 8007a16:	461a      	mov	r2, r3
 8007a18:	d32f      	bcc.n	8007a7a <quorem+0xf4>
 8007a1a:	613c      	str	r4, [r7, #16]
 8007a1c:	4638      	mov	r0, r7
 8007a1e:	f001 f97d 	bl	8008d1c <__mcmp>
 8007a22:	2800      	cmp	r0, #0
 8007a24:	db25      	blt.n	8007a72 <quorem+0xec>
 8007a26:	4629      	mov	r1, r5
 8007a28:	2000      	movs	r0, #0
 8007a2a:	f858 2b04 	ldr.w	r2, [r8], #4
 8007a2e:	f8d1 c000 	ldr.w	ip, [r1]
 8007a32:	fa1f fe82 	uxth.w	lr, r2
 8007a36:	fa1f f38c 	uxth.w	r3, ip
 8007a3a:	eba3 030e 	sub.w	r3, r3, lr
 8007a3e:	4403      	add	r3, r0
 8007a40:	0c12      	lsrs	r2, r2, #16
 8007a42:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007a46:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007a4a:	b29b      	uxth	r3, r3
 8007a4c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007a50:	45c1      	cmp	r9, r8
 8007a52:	f841 3b04 	str.w	r3, [r1], #4
 8007a56:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007a5a:	d2e6      	bcs.n	8007a2a <quorem+0xa4>
 8007a5c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007a60:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007a64:	b922      	cbnz	r2, 8007a70 <quorem+0xea>
 8007a66:	3b04      	subs	r3, #4
 8007a68:	429d      	cmp	r5, r3
 8007a6a:	461a      	mov	r2, r3
 8007a6c:	d30b      	bcc.n	8007a86 <quorem+0x100>
 8007a6e:	613c      	str	r4, [r7, #16]
 8007a70:	3601      	adds	r6, #1
 8007a72:	4630      	mov	r0, r6
 8007a74:	b003      	add	sp, #12
 8007a76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a7a:	6812      	ldr	r2, [r2, #0]
 8007a7c:	3b04      	subs	r3, #4
 8007a7e:	2a00      	cmp	r2, #0
 8007a80:	d1cb      	bne.n	8007a1a <quorem+0x94>
 8007a82:	3c01      	subs	r4, #1
 8007a84:	e7c6      	b.n	8007a14 <quorem+0x8e>
 8007a86:	6812      	ldr	r2, [r2, #0]
 8007a88:	3b04      	subs	r3, #4
 8007a8a:	2a00      	cmp	r2, #0
 8007a8c:	d1ef      	bne.n	8007a6e <quorem+0xe8>
 8007a8e:	3c01      	subs	r4, #1
 8007a90:	e7ea      	b.n	8007a68 <quorem+0xe2>
 8007a92:	2000      	movs	r0, #0
 8007a94:	e7ee      	b.n	8007a74 <quorem+0xee>
	...

08007a98 <_dtoa_r>:
 8007a98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a9c:	69c7      	ldr	r7, [r0, #28]
 8007a9e:	b097      	sub	sp, #92	@ 0x5c
 8007aa0:	ed8d 0b04 	vstr	d0, [sp, #16]
 8007aa4:	ec55 4b10 	vmov	r4, r5, d0
 8007aa8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8007aaa:	9107      	str	r1, [sp, #28]
 8007aac:	4681      	mov	r9, r0
 8007aae:	920c      	str	r2, [sp, #48]	@ 0x30
 8007ab0:	9311      	str	r3, [sp, #68]	@ 0x44
 8007ab2:	b97f      	cbnz	r7, 8007ad4 <_dtoa_r+0x3c>
 8007ab4:	2010      	movs	r0, #16
 8007ab6:	f000 fe09 	bl	80086cc <malloc>
 8007aba:	4602      	mov	r2, r0
 8007abc:	f8c9 001c 	str.w	r0, [r9, #28]
 8007ac0:	b920      	cbnz	r0, 8007acc <_dtoa_r+0x34>
 8007ac2:	4ba9      	ldr	r3, [pc, #676]	@ (8007d68 <_dtoa_r+0x2d0>)
 8007ac4:	21ef      	movs	r1, #239	@ 0xef
 8007ac6:	48a9      	ldr	r0, [pc, #676]	@ (8007d6c <_dtoa_r+0x2d4>)
 8007ac8:	f001 fb7e 	bl	80091c8 <__assert_func>
 8007acc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007ad0:	6007      	str	r7, [r0, #0]
 8007ad2:	60c7      	str	r7, [r0, #12]
 8007ad4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007ad8:	6819      	ldr	r1, [r3, #0]
 8007ada:	b159      	cbz	r1, 8007af4 <_dtoa_r+0x5c>
 8007adc:	685a      	ldr	r2, [r3, #4]
 8007ade:	604a      	str	r2, [r1, #4]
 8007ae0:	2301      	movs	r3, #1
 8007ae2:	4093      	lsls	r3, r2
 8007ae4:	608b      	str	r3, [r1, #8]
 8007ae6:	4648      	mov	r0, r9
 8007ae8:	f000 fee6 	bl	80088b8 <_Bfree>
 8007aec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007af0:	2200      	movs	r2, #0
 8007af2:	601a      	str	r2, [r3, #0]
 8007af4:	1e2b      	subs	r3, r5, #0
 8007af6:	bfb9      	ittee	lt
 8007af8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007afc:	9305      	strlt	r3, [sp, #20]
 8007afe:	2300      	movge	r3, #0
 8007b00:	6033      	strge	r3, [r6, #0]
 8007b02:	9f05      	ldr	r7, [sp, #20]
 8007b04:	4b9a      	ldr	r3, [pc, #616]	@ (8007d70 <_dtoa_r+0x2d8>)
 8007b06:	bfbc      	itt	lt
 8007b08:	2201      	movlt	r2, #1
 8007b0a:	6032      	strlt	r2, [r6, #0]
 8007b0c:	43bb      	bics	r3, r7
 8007b0e:	d112      	bne.n	8007b36 <_dtoa_r+0x9e>
 8007b10:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007b12:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007b16:	6013      	str	r3, [r2, #0]
 8007b18:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007b1c:	4323      	orrs	r3, r4
 8007b1e:	f000 855a 	beq.w	80085d6 <_dtoa_r+0xb3e>
 8007b22:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007b24:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8007d84 <_dtoa_r+0x2ec>
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	f000 855c 	beq.w	80085e6 <_dtoa_r+0xb4e>
 8007b2e:	f10a 0303 	add.w	r3, sl, #3
 8007b32:	f000 bd56 	b.w	80085e2 <_dtoa_r+0xb4a>
 8007b36:	ed9d 7b04 	vldr	d7, [sp, #16]
 8007b3a:	2200      	movs	r2, #0
 8007b3c:	ec51 0b17 	vmov	r0, r1, d7
 8007b40:	2300      	movs	r3, #0
 8007b42:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8007b46:	f7f8 ffd7 	bl	8000af8 <__aeabi_dcmpeq>
 8007b4a:	4680      	mov	r8, r0
 8007b4c:	b158      	cbz	r0, 8007b66 <_dtoa_r+0xce>
 8007b4e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007b50:	2301      	movs	r3, #1
 8007b52:	6013      	str	r3, [r2, #0]
 8007b54:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007b56:	b113      	cbz	r3, 8007b5e <_dtoa_r+0xc6>
 8007b58:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007b5a:	4b86      	ldr	r3, [pc, #536]	@ (8007d74 <_dtoa_r+0x2dc>)
 8007b5c:	6013      	str	r3, [r2, #0]
 8007b5e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8007d88 <_dtoa_r+0x2f0>
 8007b62:	f000 bd40 	b.w	80085e6 <_dtoa_r+0xb4e>
 8007b66:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8007b6a:	aa14      	add	r2, sp, #80	@ 0x50
 8007b6c:	a915      	add	r1, sp, #84	@ 0x54
 8007b6e:	4648      	mov	r0, r9
 8007b70:	f001 f984 	bl	8008e7c <__d2b>
 8007b74:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007b78:	9002      	str	r0, [sp, #8]
 8007b7a:	2e00      	cmp	r6, #0
 8007b7c:	d078      	beq.n	8007c70 <_dtoa_r+0x1d8>
 8007b7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007b80:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8007b84:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007b88:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007b8c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007b90:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007b94:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007b98:	4619      	mov	r1, r3
 8007b9a:	2200      	movs	r2, #0
 8007b9c:	4b76      	ldr	r3, [pc, #472]	@ (8007d78 <_dtoa_r+0x2e0>)
 8007b9e:	f7f8 fb8b 	bl	80002b8 <__aeabi_dsub>
 8007ba2:	a36b      	add	r3, pc, #428	@ (adr r3, 8007d50 <_dtoa_r+0x2b8>)
 8007ba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ba8:	f7f8 fd3e 	bl	8000628 <__aeabi_dmul>
 8007bac:	a36a      	add	r3, pc, #424	@ (adr r3, 8007d58 <_dtoa_r+0x2c0>)
 8007bae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bb2:	f7f8 fb83 	bl	80002bc <__adddf3>
 8007bb6:	4604      	mov	r4, r0
 8007bb8:	4630      	mov	r0, r6
 8007bba:	460d      	mov	r5, r1
 8007bbc:	f7f8 fcca 	bl	8000554 <__aeabi_i2d>
 8007bc0:	a367      	add	r3, pc, #412	@ (adr r3, 8007d60 <_dtoa_r+0x2c8>)
 8007bc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bc6:	f7f8 fd2f 	bl	8000628 <__aeabi_dmul>
 8007bca:	4602      	mov	r2, r0
 8007bcc:	460b      	mov	r3, r1
 8007bce:	4620      	mov	r0, r4
 8007bd0:	4629      	mov	r1, r5
 8007bd2:	f7f8 fb73 	bl	80002bc <__adddf3>
 8007bd6:	4604      	mov	r4, r0
 8007bd8:	460d      	mov	r5, r1
 8007bda:	f7f8 ffd5 	bl	8000b88 <__aeabi_d2iz>
 8007bde:	2200      	movs	r2, #0
 8007be0:	4607      	mov	r7, r0
 8007be2:	2300      	movs	r3, #0
 8007be4:	4620      	mov	r0, r4
 8007be6:	4629      	mov	r1, r5
 8007be8:	f7f8 ff90 	bl	8000b0c <__aeabi_dcmplt>
 8007bec:	b140      	cbz	r0, 8007c00 <_dtoa_r+0x168>
 8007bee:	4638      	mov	r0, r7
 8007bf0:	f7f8 fcb0 	bl	8000554 <__aeabi_i2d>
 8007bf4:	4622      	mov	r2, r4
 8007bf6:	462b      	mov	r3, r5
 8007bf8:	f7f8 ff7e 	bl	8000af8 <__aeabi_dcmpeq>
 8007bfc:	b900      	cbnz	r0, 8007c00 <_dtoa_r+0x168>
 8007bfe:	3f01      	subs	r7, #1
 8007c00:	2f16      	cmp	r7, #22
 8007c02:	d852      	bhi.n	8007caa <_dtoa_r+0x212>
 8007c04:	4b5d      	ldr	r3, [pc, #372]	@ (8007d7c <_dtoa_r+0x2e4>)
 8007c06:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007c0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c0e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007c12:	f7f8 ff7b 	bl	8000b0c <__aeabi_dcmplt>
 8007c16:	2800      	cmp	r0, #0
 8007c18:	d049      	beq.n	8007cae <_dtoa_r+0x216>
 8007c1a:	3f01      	subs	r7, #1
 8007c1c:	2300      	movs	r3, #0
 8007c1e:	9310      	str	r3, [sp, #64]	@ 0x40
 8007c20:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007c22:	1b9b      	subs	r3, r3, r6
 8007c24:	1e5a      	subs	r2, r3, #1
 8007c26:	bf45      	ittet	mi
 8007c28:	f1c3 0301 	rsbmi	r3, r3, #1
 8007c2c:	9300      	strmi	r3, [sp, #0]
 8007c2e:	2300      	movpl	r3, #0
 8007c30:	2300      	movmi	r3, #0
 8007c32:	9206      	str	r2, [sp, #24]
 8007c34:	bf54      	ite	pl
 8007c36:	9300      	strpl	r3, [sp, #0]
 8007c38:	9306      	strmi	r3, [sp, #24]
 8007c3a:	2f00      	cmp	r7, #0
 8007c3c:	db39      	blt.n	8007cb2 <_dtoa_r+0x21a>
 8007c3e:	9b06      	ldr	r3, [sp, #24]
 8007c40:	970d      	str	r7, [sp, #52]	@ 0x34
 8007c42:	443b      	add	r3, r7
 8007c44:	9306      	str	r3, [sp, #24]
 8007c46:	2300      	movs	r3, #0
 8007c48:	9308      	str	r3, [sp, #32]
 8007c4a:	9b07      	ldr	r3, [sp, #28]
 8007c4c:	2b09      	cmp	r3, #9
 8007c4e:	d863      	bhi.n	8007d18 <_dtoa_r+0x280>
 8007c50:	2b05      	cmp	r3, #5
 8007c52:	bfc4      	itt	gt
 8007c54:	3b04      	subgt	r3, #4
 8007c56:	9307      	strgt	r3, [sp, #28]
 8007c58:	9b07      	ldr	r3, [sp, #28]
 8007c5a:	f1a3 0302 	sub.w	r3, r3, #2
 8007c5e:	bfcc      	ite	gt
 8007c60:	2400      	movgt	r4, #0
 8007c62:	2401      	movle	r4, #1
 8007c64:	2b03      	cmp	r3, #3
 8007c66:	d863      	bhi.n	8007d30 <_dtoa_r+0x298>
 8007c68:	e8df f003 	tbb	[pc, r3]
 8007c6c:	2b375452 	.word	0x2b375452
 8007c70:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007c74:	441e      	add	r6, r3
 8007c76:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007c7a:	2b20      	cmp	r3, #32
 8007c7c:	bfc1      	itttt	gt
 8007c7e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007c82:	409f      	lslgt	r7, r3
 8007c84:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007c88:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007c8c:	bfd6      	itet	le
 8007c8e:	f1c3 0320 	rsble	r3, r3, #32
 8007c92:	ea47 0003 	orrgt.w	r0, r7, r3
 8007c96:	fa04 f003 	lslle.w	r0, r4, r3
 8007c9a:	f7f8 fc4b 	bl	8000534 <__aeabi_ui2d>
 8007c9e:	2201      	movs	r2, #1
 8007ca0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007ca4:	3e01      	subs	r6, #1
 8007ca6:	9212      	str	r2, [sp, #72]	@ 0x48
 8007ca8:	e776      	b.n	8007b98 <_dtoa_r+0x100>
 8007caa:	2301      	movs	r3, #1
 8007cac:	e7b7      	b.n	8007c1e <_dtoa_r+0x186>
 8007cae:	9010      	str	r0, [sp, #64]	@ 0x40
 8007cb0:	e7b6      	b.n	8007c20 <_dtoa_r+0x188>
 8007cb2:	9b00      	ldr	r3, [sp, #0]
 8007cb4:	1bdb      	subs	r3, r3, r7
 8007cb6:	9300      	str	r3, [sp, #0]
 8007cb8:	427b      	negs	r3, r7
 8007cba:	9308      	str	r3, [sp, #32]
 8007cbc:	2300      	movs	r3, #0
 8007cbe:	930d      	str	r3, [sp, #52]	@ 0x34
 8007cc0:	e7c3      	b.n	8007c4a <_dtoa_r+0x1b2>
 8007cc2:	2301      	movs	r3, #1
 8007cc4:	9309      	str	r3, [sp, #36]	@ 0x24
 8007cc6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007cc8:	eb07 0b03 	add.w	fp, r7, r3
 8007ccc:	f10b 0301 	add.w	r3, fp, #1
 8007cd0:	2b01      	cmp	r3, #1
 8007cd2:	9303      	str	r3, [sp, #12]
 8007cd4:	bfb8      	it	lt
 8007cd6:	2301      	movlt	r3, #1
 8007cd8:	e006      	b.n	8007ce8 <_dtoa_r+0x250>
 8007cda:	2301      	movs	r3, #1
 8007cdc:	9309      	str	r3, [sp, #36]	@ 0x24
 8007cde:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	dd28      	ble.n	8007d36 <_dtoa_r+0x29e>
 8007ce4:	469b      	mov	fp, r3
 8007ce6:	9303      	str	r3, [sp, #12]
 8007ce8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8007cec:	2100      	movs	r1, #0
 8007cee:	2204      	movs	r2, #4
 8007cf0:	f102 0514 	add.w	r5, r2, #20
 8007cf4:	429d      	cmp	r5, r3
 8007cf6:	d926      	bls.n	8007d46 <_dtoa_r+0x2ae>
 8007cf8:	6041      	str	r1, [r0, #4]
 8007cfa:	4648      	mov	r0, r9
 8007cfc:	f000 fd9c 	bl	8008838 <_Balloc>
 8007d00:	4682      	mov	sl, r0
 8007d02:	2800      	cmp	r0, #0
 8007d04:	d142      	bne.n	8007d8c <_dtoa_r+0x2f4>
 8007d06:	4b1e      	ldr	r3, [pc, #120]	@ (8007d80 <_dtoa_r+0x2e8>)
 8007d08:	4602      	mov	r2, r0
 8007d0a:	f240 11af 	movw	r1, #431	@ 0x1af
 8007d0e:	e6da      	b.n	8007ac6 <_dtoa_r+0x2e>
 8007d10:	2300      	movs	r3, #0
 8007d12:	e7e3      	b.n	8007cdc <_dtoa_r+0x244>
 8007d14:	2300      	movs	r3, #0
 8007d16:	e7d5      	b.n	8007cc4 <_dtoa_r+0x22c>
 8007d18:	2401      	movs	r4, #1
 8007d1a:	2300      	movs	r3, #0
 8007d1c:	9307      	str	r3, [sp, #28]
 8007d1e:	9409      	str	r4, [sp, #36]	@ 0x24
 8007d20:	f04f 3bff 	mov.w	fp, #4294967295
 8007d24:	2200      	movs	r2, #0
 8007d26:	f8cd b00c 	str.w	fp, [sp, #12]
 8007d2a:	2312      	movs	r3, #18
 8007d2c:	920c      	str	r2, [sp, #48]	@ 0x30
 8007d2e:	e7db      	b.n	8007ce8 <_dtoa_r+0x250>
 8007d30:	2301      	movs	r3, #1
 8007d32:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d34:	e7f4      	b.n	8007d20 <_dtoa_r+0x288>
 8007d36:	f04f 0b01 	mov.w	fp, #1
 8007d3a:	f8cd b00c 	str.w	fp, [sp, #12]
 8007d3e:	465b      	mov	r3, fp
 8007d40:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8007d44:	e7d0      	b.n	8007ce8 <_dtoa_r+0x250>
 8007d46:	3101      	adds	r1, #1
 8007d48:	0052      	lsls	r2, r2, #1
 8007d4a:	e7d1      	b.n	8007cf0 <_dtoa_r+0x258>
 8007d4c:	f3af 8000 	nop.w
 8007d50:	636f4361 	.word	0x636f4361
 8007d54:	3fd287a7 	.word	0x3fd287a7
 8007d58:	8b60c8b3 	.word	0x8b60c8b3
 8007d5c:	3fc68a28 	.word	0x3fc68a28
 8007d60:	509f79fb 	.word	0x509f79fb
 8007d64:	3fd34413 	.word	0x3fd34413
 8007d68:	08009791 	.word	0x08009791
 8007d6c:	080097a8 	.word	0x080097a8
 8007d70:	7ff00000 	.word	0x7ff00000
 8007d74:	08009761 	.word	0x08009761
 8007d78:	3ff80000 	.word	0x3ff80000
 8007d7c:	080098f8 	.word	0x080098f8
 8007d80:	08009800 	.word	0x08009800
 8007d84:	0800978d 	.word	0x0800978d
 8007d88:	08009760 	.word	0x08009760
 8007d8c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007d90:	6018      	str	r0, [r3, #0]
 8007d92:	9b03      	ldr	r3, [sp, #12]
 8007d94:	2b0e      	cmp	r3, #14
 8007d96:	f200 80a1 	bhi.w	8007edc <_dtoa_r+0x444>
 8007d9a:	2c00      	cmp	r4, #0
 8007d9c:	f000 809e 	beq.w	8007edc <_dtoa_r+0x444>
 8007da0:	2f00      	cmp	r7, #0
 8007da2:	dd33      	ble.n	8007e0c <_dtoa_r+0x374>
 8007da4:	4b9c      	ldr	r3, [pc, #624]	@ (8008018 <_dtoa_r+0x580>)
 8007da6:	f007 020f 	and.w	r2, r7, #15
 8007daa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007dae:	ed93 7b00 	vldr	d7, [r3]
 8007db2:	05f8      	lsls	r0, r7, #23
 8007db4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8007db8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007dbc:	d516      	bpl.n	8007dec <_dtoa_r+0x354>
 8007dbe:	4b97      	ldr	r3, [pc, #604]	@ (800801c <_dtoa_r+0x584>)
 8007dc0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007dc4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007dc8:	f7f8 fd58 	bl	800087c <__aeabi_ddiv>
 8007dcc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007dd0:	f004 040f 	and.w	r4, r4, #15
 8007dd4:	2603      	movs	r6, #3
 8007dd6:	4d91      	ldr	r5, [pc, #580]	@ (800801c <_dtoa_r+0x584>)
 8007dd8:	b954      	cbnz	r4, 8007df0 <_dtoa_r+0x358>
 8007dda:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007dde:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007de2:	f7f8 fd4b 	bl	800087c <__aeabi_ddiv>
 8007de6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007dea:	e028      	b.n	8007e3e <_dtoa_r+0x3a6>
 8007dec:	2602      	movs	r6, #2
 8007dee:	e7f2      	b.n	8007dd6 <_dtoa_r+0x33e>
 8007df0:	07e1      	lsls	r1, r4, #31
 8007df2:	d508      	bpl.n	8007e06 <_dtoa_r+0x36e>
 8007df4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007df8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007dfc:	f7f8 fc14 	bl	8000628 <__aeabi_dmul>
 8007e00:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007e04:	3601      	adds	r6, #1
 8007e06:	1064      	asrs	r4, r4, #1
 8007e08:	3508      	adds	r5, #8
 8007e0a:	e7e5      	b.n	8007dd8 <_dtoa_r+0x340>
 8007e0c:	f000 80af 	beq.w	8007f6e <_dtoa_r+0x4d6>
 8007e10:	427c      	negs	r4, r7
 8007e12:	4b81      	ldr	r3, [pc, #516]	@ (8008018 <_dtoa_r+0x580>)
 8007e14:	4d81      	ldr	r5, [pc, #516]	@ (800801c <_dtoa_r+0x584>)
 8007e16:	f004 020f 	and.w	r2, r4, #15
 8007e1a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007e1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e22:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007e26:	f7f8 fbff 	bl	8000628 <__aeabi_dmul>
 8007e2a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007e2e:	1124      	asrs	r4, r4, #4
 8007e30:	2300      	movs	r3, #0
 8007e32:	2602      	movs	r6, #2
 8007e34:	2c00      	cmp	r4, #0
 8007e36:	f040 808f 	bne.w	8007f58 <_dtoa_r+0x4c0>
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d1d3      	bne.n	8007de6 <_dtoa_r+0x34e>
 8007e3e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007e40:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	f000 8094 	beq.w	8007f72 <_dtoa_r+0x4da>
 8007e4a:	4b75      	ldr	r3, [pc, #468]	@ (8008020 <_dtoa_r+0x588>)
 8007e4c:	2200      	movs	r2, #0
 8007e4e:	4620      	mov	r0, r4
 8007e50:	4629      	mov	r1, r5
 8007e52:	f7f8 fe5b 	bl	8000b0c <__aeabi_dcmplt>
 8007e56:	2800      	cmp	r0, #0
 8007e58:	f000 808b 	beq.w	8007f72 <_dtoa_r+0x4da>
 8007e5c:	9b03      	ldr	r3, [sp, #12]
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	f000 8087 	beq.w	8007f72 <_dtoa_r+0x4da>
 8007e64:	f1bb 0f00 	cmp.w	fp, #0
 8007e68:	dd34      	ble.n	8007ed4 <_dtoa_r+0x43c>
 8007e6a:	4620      	mov	r0, r4
 8007e6c:	4b6d      	ldr	r3, [pc, #436]	@ (8008024 <_dtoa_r+0x58c>)
 8007e6e:	2200      	movs	r2, #0
 8007e70:	4629      	mov	r1, r5
 8007e72:	f7f8 fbd9 	bl	8000628 <__aeabi_dmul>
 8007e76:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007e7a:	f107 38ff 	add.w	r8, r7, #4294967295
 8007e7e:	3601      	adds	r6, #1
 8007e80:	465c      	mov	r4, fp
 8007e82:	4630      	mov	r0, r6
 8007e84:	f7f8 fb66 	bl	8000554 <__aeabi_i2d>
 8007e88:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007e8c:	f7f8 fbcc 	bl	8000628 <__aeabi_dmul>
 8007e90:	4b65      	ldr	r3, [pc, #404]	@ (8008028 <_dtoa_r+0x590>)
 8007e92:	2200      	movs	r2, #0
 8007e94:	f7f8 fa12 	bl	80002bc <__adddf3>
 8007e98:	4605      	mov	r5, r0
 8007e9a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007e9e:	2c00      	cmp	r4, #0
 8007ea0:	d16a      	bne.n	8007f78 <_dtoa_r+0x4e0>
 8007ea2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007ea6:	4b61      	ldr	r3, [pc, #388]	@ (800802c <_dtoa_r+0x594>)
 8007ea8:	2200      	movs	r2, #0
 8007eaa:	f7f8 fa05 	bl	80002b8 <__aeabi_dsub>
 8007eae:	4602      	mov	r2, r0
 8007eb0:	460b      	mov	r3, r1
 8007eb2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007eb6:	462a      	mov	r2, r5
 8007eb8:	4633      	mov	r3, r6
 8007eba:	f7f8 fe45 	bl	8000b48 <__aeabi_dcmpgt>
 8007ebe:	2800      	cmp	r0, #0
 8007ec0:	f040 8298 	bne.w	80083f4 <_dtoa_r+0x95c>
 8007ec4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007ec8:	462a      	mov	r2, r5
 8007eca:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007ece:	f7f8 fe1d 	bl	8000b0c <__aeabi_dcmplt>
 8007ed2:	bb38      	cbnz	r0, 8007f24 <_dtoa_r+0x48c>
 8007ed4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8007ed8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007edc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	f2c0 8157 	blt.w	8008192 <_dtoa_r+0x6fa>
 8007ee4:	2f0e      	cmp	r7, #14
 8007ee6:	f300 8154 	bgt.w	8008192 <_dtoa_r+0x6fa>
 8007eea:	4b4b      	ldr	r3, [pc, #300]	@ (8008018 <_dtoa_r+0x580>)
 8007eec:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007ef0:	ed93 7b00 	vldr	d7, [r3]
 8007ef4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	ed8d 7b00 	vstr	d7, [sp]
 8007efc:	f280 80e5 	bge.w	80080ca <_dtoa_r+0x632>
 8007f00:	9b03      	ldr	r3, [sp, #12]
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	f300 80e1 	bgt.w	80080ca <_dtoa_r+0x632>
 8007f08:	d10c      	bne.n	8007f24 <_dtoa_r+0x48c>
 8007f0a:	4b48      	ldr	r3, [pc, #288]	@ (800802c <_dtoa_r+0x594>)
 8007f0c:	2200      	movs	r2, #0
 8007f0e:	ec51 0b17 	vmov	r0, r1, d7
 8007f12:	f7f8 fb89 	bl	8000628 <__aeabi_dmul>
 8007f16:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007f1a:	f7f8 fe0b 	bl	8000b34 <__aeabi_dcmpge>
 8007f1e:	2800      	cmp	r0, #0
 8007f20:	f000 8266 	beq.w	80083f0 <_dtoa_r+0x958>
 8007f24:	2400      	movs	r4, #0
 8007f26:	4625      	mov	r5, r4
 8007f28:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007f2a:	4656      	mov	r6, sl
 8007f2c:	ea6f 0803 	mvn.w	r8, r3
 8007f30:	2700      	movs	r7, #0
 8007f32:	4621      	mov	r1, r4
 8007f34:	4648      	mov	r0, r9
 8007f36:	f000 fcbf 	bl	80088b8 <_Bfree>
 8007f3a:	2d00      	cmp	r5, #0
 8007f3c:	f000 80bd 	beq.w	80080ba <_dtoa_r+0x622>
 8007f40:	b12f      	cbz	r7, 8007f4e <_dtoa_r+0x4b6>
 8007f42:	42af      	cmp	r7, r5
 8007f44:	d003      	beq.n	8007f4e <_dtoa_r+0x4b6>
 8007f46:	4639      	mov	r1, r7
 8007f48:	4648      	mov	r0, r9
 8007f4a:	f000 fcb5 	bl	80088b8 <_Bfree>
 8007f4e:	4629      	mov	r1, r5
 8007f50:	4648      	mov	r0, r9
 8007f52:	f000 fcb1 	bl	80088b8 <_Bfree>
 8007f56:	e0b0      	b.n	80080ba <_dtoa_r+0x622>
 8007f58:	07e2      	lsls	r2, r4, #31
 8007f5a:	d505      	bpl.n	8007f68 <_dtoa_r+0x4d0>
 8007f5c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007f60:	f7f8 fb62 	bl	8000628 <__aeabi_dmul>
 8007f64:	3601      	adds	r6, #1
 8007f66:	2301      	movs	r3, #1
 8007f68:	1064      	asrs	r4, r4, #1
 8007f6a:	3508      	adds	r5, #8
 8007f6c:	e762      	b.n	8007e34 <_dtoa_r+0x39c>
 8007f6e:	2602      	movs	r6, #2
 8007f70:	e765      	b.n	8007e3e <_dtoa_r+0x3a6>
 8007f72:	9c03      	ldr	r4, [sp, #12]
 8007f74:	46b8      	mov	r8, r7
 8007f76:	e784      	b.n	8007e82 <_dtoa_r+0x3ea>
 8007f78:	4b27      	ldr	r3, [pc, #156]	@ (8008018 <_dtoa_r+0x580>)
 8007f7a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007f7c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007f80:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007f84:	4454      	add	r4, sl
 8007f86:	2900      	cmp	r1, #0
 8007f88:	d054      	beq.n	8008034 <_dtoa_r+0x59c>
 8007f8a:	4929      	ldr	r1, [pc, #164]	@ (8008030 <_dtoa_r+0x598>)
 8007f8c:	2000      	movs	r0, #0
 8007f8e:	f7f8 fc75 	bl	800087c <__aeabi_ddiv>
 8007f92:	4633      	mov	r3, r6
 8007f94:	462a      	mov	r2, r5
 8007f96:	f7f8 f98f 	bl	80002b8 <__aeabi_dsub>
 8007f9a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007f9e:	4656      	mov	r6, sl
 8007fa0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007fa4:	f7f8 fdf0 	bl	8000b88 <__aeabi_d2iz>
 8007fa8:	4605      	mov	r5, r0
 8007faa:	f7f8 fad3 	bl	8000554 <__aeabi_i2d>
 8007fae:	4602      	mov	r2, r0
 8007fb0:	460b      	mov	r3, r1
 8007fb2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007fb6:	f7f8 f97f 	bl	80002b8 <__aeabi_dsub>
 8007fba:	3530      	adds	r5, #48	@ 0x30
 8007fbc:	4602      	mov	r2, r0
 8007fbe:	460b      	mov	r3, r1
 8007fc0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007fc4:	f806 5b01 	strb.w	r5, [r6], #1
 8007fc8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007fcc:	f7f8 fd9e 	bl	8000b0c <__aeabi_dcmplt>
 8007fd0:	2800      	cmp	r0, #0
 8007fd2:	d172      	bne.n	80080ba <_dtoa_r+0x622>
 8007fd4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007fd8:	4911      	ldr	r1, [pc, #68]	@ (8008020 <_dtoa_r+0x588>)
 8007fda:	2000      	movs	r0, #0
 8007fdc:	f7f8 f96c 	bl	80002b8 <__aeabi_dsub>
 8007fe0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007fe4:	f7f8 fd92 	bl	8000b0c <__aeabi_dcmplt>
 8007fe8:	2800      	cmp	r0, #0
 8007fea:	f040 80b4 	bne.w	8008156 <_dtoa_r+0x6be>
 8007fee:	42a6      	cmp	r6, r4
 8007ff0:	f43f af70 	beq.w	8007ed4 <_dtoa_r+0x43c>
 8007ff4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007ff8:	4b0a      	ldr	r3, [pc, #40]	@ (8008024 <_dtoa_r+0x58c>)
 8007ffa:	2200      	movs	r2, #0
 8007ffc:	f7f8 fb14 	bl	8000628 <__aeabi_dmul>
 8008000:	4b08      	ldr	r3, [pc, #32]	@ (8008024 <_dtoa_r+0x58c>)
 8008002:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008006:	2200      	movs	r2, #0
 8008008:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800800c:	f7f8 fb0c 	bl	8000628 <__aeabi_dmul>
 8008010:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008014:	e7c4      	b.n	8007fa0 <_dtoa_r+0x508>
 8008016:	bf00      	nop
 8008018:	080098f8 	.word	0x080098f8
 800801c:	080098d0 	.word	0x080098d0
 8008020:	3ff00000 	.word	0x3ff00000
 8008024:	40240000 	.word	0x40240000
 8008028:	401c0000 	.word	0x401c0000
 800802c:	40140000 	.word	0x40140000
 8008030:	3fe00000 	.word	0x3fe00000
 8008034:	4631      	mov	r1, r6
 8008036:	4628      	mov	r0, r5
 8008038:	f7f8 faf6 	bl	8000628 <__aeabi_dmul>
 800803c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008040:	9413      	str	r4, [sp, #76]	@ 0x4c
 8008042:	4656      	mov	r6, sl
 8008044:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008048:	f7f8 fd9e 	bl	8000b88 <__aeabi_d2iz>
 800804c:	4605      	mov	r5, r0
 800804e:	f7f8 fa81 	bl	8000554 <__aeabi_i2d>
 8008052:	4602      	mov	r2, r0
 8008054:	460b      	mov	r3, r1
 8008056:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800805a:	f7f8 f92d 	bl	80002b8 <__aeabi_dsub>
 800805e:	3530      	adds	r5, #48	@ 0x30
 8008060:	f806 5b01 	strb.w	r5, [r6], #1
 8008064:	4602      	mov	r2, r0
 8008066:	460b      	mov	r3, r1
 8008068:	42a6      	cmp	r6, r4
 800806a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800806e:	f04f 0200 	mov.w	r2, #0
 8008072:	d124      	bne.n	80080be <_dtoa_r+0x626>
 8008074:	4baf      	ldr	r3, [pc, #700]	@ (8008334 <_dtoa_r+0x89c>)
 8008076:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800807a:	f7f8 f91f 	bl	80002bc <__adddf3>
 800807e:	4602      	mov	r2, r0
 8008080:	460b      	mov	r3, r1
 8008082:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008086:	f7f8 fd5f 	bl	8000b48 <__aeabi_dcmpgt>
 800808a:	2800      	cmp	r0, #0
 800808c:	d163      	bne.n	8008156 <_dtoa_r+0x6be>
 800808e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008092:	49a8      	ldr	r1, [pc, #672]	@ (8008334 <_dtoa_r+0x89c>)
 8008094:	2000      	movs	r0, #0
 8008096:	f7f8 f90f 	bl	80002b8 <__aeabi_dsub>
 800809a:	4602      	mov	r2, r0
 800809c:	460b      	mov	r3, r1
 800809e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80080a2:	f7f8 fd33 	bl	8000b0c <__aeabi_dcmplt>
 80080a6:	2800      	cmp	r0, #0
 80080a8:	f43f af14 	beq.w	8007ed4 <_dtoa_r+0x43c>
 80080ac:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80080ae:	1e73      	subs	r3, r6, #1
 80080b0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80080b2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80080b6:	2b30      	cmp	r3, #48	@ 0x30
 80080b8:	d0f8      	beq.n	80080ac <_dtoa_r+0x614>
 80080ba:	4647      	mov	r7, r8
 80080bc:	e03b      	b.n	8008136 <_dtoa_r+0x69e>
 80080be:	4b9e      	ldr	r3, [pc, #632]	@ (8008338 <_dtoa_r+0x8a0>)
 80080c0:	f7f8 fab2 	bl	8000628 <__aeabi_dmul>
 80080c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80080c8:	e7bc      	b.n	8008044 <_dtoa_r+0x5ac>
 80080ca:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80080ce:	4656      	mov	r6, sl
 80080d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80080d4:	4620      	mov	r0, r4
 80080d6:	4629      	mov	r1, r5
 80080d8:	f7f8 fbd0 	bl	800087c <__aeabi_ddiv>
 80080dc:	f7f8 fd54 	bl	8000b88 <__aeabi_d2iz>
 80080e0:	4680      	mov	r8, r0
 80080e2:	f7f8 fa37 	bl	8000554 <__aeabi_i2d>
 80080e6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80080ea:	f7f8 fa9d 	bl	8000628 <__aeabi_dmul>
 80080ee:	4602      	mov	r2, r0
 80080f0:	460b      	mov	r3, r1
 80080f2:	4620      	mov	r0, r4
 80080f4:	4629      	mov	r1, r5
 80080f6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80080fa:	f7f8 f8dd 	bl	80002b8 <__aeabi_dsub>
 80080fe:	f806 4b01 	strb.w	r4, [r6], #1
 8008102:	9d03      	ldr	r5, [sp, #12]
 8008104:	eba6 040a 	sub.w	r4, r6, sl
 8008108:	42a5      	cmp	r5, r4
 800810a:	4602      	mov	r2, r0
 800810c:	460b      	mov	r3, r1
 800810e:	d133      	bne.n	8008178 <_dtoa_r+0x6e0>
 8008110:	f7f8 f8d4 	bl	80002bc <__adddf3>
 8008114:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008118:	4604      	mov	r4, r0
 800811a:	460d      	mov	r5, r1
 800811c:	f7f8 fd14 	bl	8000b48 <__aeabi_dcmpgt>
 8008120:	b9c0      	cbnz	r0, 8008154 <_dtoa_r+0x6bc>
 8008122:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008126:	4620      	mov	r0, r4
 8008128:	4629      	mov	r1, r5
 800812a:	f7f8 fce5 	bl	8000af8 <__aeabi_dcmpeq>
 800812e:	b110      	cbz	r0, 8008136 <_dtoa_r+0x69e>
 8008130:	f018 0f01 	tst.w	r8, #1
 8008134:	d10e      	bne.n	8008154 <_dtoa_r+0x6bc>
 8008136:	9902      	ldr	r1, [sp, #8]
 8008138:	4648      	mov	r0, r9
 800813a:	f000 fbbd 	bl	80088b8 <_Bfree>
 800813e:	2300      	movs	r3, #0
 8008140:	7033      	strb	r3, [r6, #0]
 8008142:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008144:	3701      	adds	r7, #1
 8008146:	601f      	str	r7, [r3, #0]
 8008148:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800814a:	2b00      	cmp	r3, #0
 800814c:	f000 824b 	beq.w	80085e6 <_dtoa_r+0xb4e>
 8008150:	601e      	str	r6, [r3, #0]
 8008152:	e248      	b.n	80085e6 <_dtoa_r+0xb4e>
 8008154:	46b8      	mov	r8, r7
 8008156:	4633      	mov	r3, r6
 8008158:	461e      	mov	r6, r3
 800815a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800815e:	2a39      	cmp	r2, #57	@ 0x39
 8008160:	d106      	bne.n	8008170 <_dtoa_r+0x6d8>
 8008162:	459a      	cmp	sl, r3
 8008164:	d1f8      	bne.n	8008158 <_dtoa_r+0x6c0>
 8008166:	2230      	movs	r2, #48	@ 0x30
 8008168:	f108 0801 	add.w	r8, r8, #1
 800816c:	f88a 2000 	strb.w	r2, [sl]
 8008170:	781a      	ldrb	r2, [r3, #0]
 8008172:	3201      	adds	r2, #1
 8008174:	701a      	strb	r2, [r3, #0]
 8008176:	e7a0      	b.n	80080ba <_dtoa_r+0x622>
 8008178:	4b6f      	ldr	r3, [pc, #444]	@ (8008338 <_dtoa_r+0x8a0>)
 800817a:	2200      	movs	r2, #0
 800817c:	f7f8 fa54 	bl	8000628 <__aeabi_dmul>
 8008180:	2200      	movs	r2, #0
 8008182:	2300      	movs	r3, #0
 8008184:	4604      	mov	r4, r0
 8008186:	460d      	mov	r5, r1
 8008188:	f7f8 fcb6 	bl	8000af8 <__aeabi_dcmpeq>
 800818c:	2800      	cmp	r0, #0
 800818e:	d09f      	beq.n	80080d0 <_dtoa_r+0x638>
 8008190:	e7d1      	b.n	8008136 <_dtoa_r+0x69e>
 8008192:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008194:	2a00      	cmp	r2, #0
 8008196:	f000 80ea 	beq.w	800836e <_dtoa_r+0x8d6>
 800819a:	9a07      	ldr	r2, [sp, #28]
 800819c:	2a01      	cmp	r2, #1
 800819e:	f300 80cd 	bgt.w	800833c <_dtoa_r+0x8a4>
 80081a2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80081a4:	2a00      	cmp	r2, #0
 80081a6:	f000 80c1 	beq.w	800832c <_dtoa_r+0x894>
 80081aa:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80081ae:	9c08      	ldr	r4, [sp, #32]
 80081b0:	9e00      	ldr	r6, [sp, #0]
 80081b2:	9a00      	ldr	r2, [sp, #0]
 80081b4:	441a      	add	r2, r3
 80081b6:	9200      	str	r2, [sp, #0]
 80081b8:	9a06      	ldr	r2, [sp, #24]
 80081ba:	2101      	movs	r1, #1
 80081bc:	441a      	add	r2, r3
 80081be:	4648      	mov	r0, r9
 80081c0:	9206      	str	r2, [sp, #24]
 80081c2:	f000 fc2d 	bl	8008a20 <__i2b>
 80081c6:	4605      	mov	r5, r0
 80081c8:	b166      	cbz	r6, 80081e4 <_dtoa_r+0x74c>
 80081ca:	9b06      	ldr	r3, [sp, #24]
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	dd09      	ble.n	80081e4 <_dtoa_r+0x74c>
 80081d0:	42b3      	cmp	r3, r6
 80081d2:	9a00      	ldr	r2, [sp, #0]
 80081d4:	bfa8      	it	ge
 80081d6:	4633      	movge	r3, r6
 80081d8:	1ad2      	subs	r2, r2, r3
 80081da:	9200      	str	r2, [sp, #0]
 80081dc:	9a06      	ldr	r2, [sp, #24]
 80081de:	1af6      	subs	r6, r6, r3
 80081e0:	1ad3      	subs	r3, r2, r3
 80081e2:	9306      	str	r3, [sp, #24]
 80081e4:	9b08      	ldr	r3, [sp, #32]
 80081e6:	b30b      	cbz	r3, 800822c <_dtoa_r+0x794>
 80081e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	f000 80c6 	beq.w	800837c <_dtoa_r+0x8e4>
 80081f0:	2c00      	cmp	r4, #0
 80081f2:	f000 80c0 	beq.w	8008376 <_dtoa_r+0x8de>
 80081f6:	4629      	mov	r1, r5
 80081f8:	4622      	mov	r2, r4
 80081fa:	4648      	mov	r0, r9
 80081fc:	f000 fcc8 	bl	8008b90 <__pow5mult>
 8008200:	9a02      	ldr	r2, [sp, #8]
 8008202:	4601      	mov	r1, r0
 8008204:	4605      	mov	r5, r0
 8008206:	4648      	mov	r0, r9
 8008208:	f000 fc20 	bl	8008a4c <__multiply>
 800820c:	9902      	ldr	r1, [sp, #8]
 800820e:	4680      	mov	r8, r0
 8008210:	4648      	mov	r0, r9
 8008212:	f000 fb51 	bl	80088b8 <_Bfree>
 8008216:	9b08      	ldr	r3, [sp, #32]
 8008218:	1b1b      	subs	r3, r3, r4
 800821a:	9308      	str	r3, [sp, #32]
 800821c:	f000 80b1 	beq.w	8008382 <_dtoa_r+0x8ea>
 8008220:	9a08      	ldr	r2, [sp, #32]
 8008222:	4641      	mov	r1, r8
 8008224:	4648      	mov	r0, r9
 8008226:	f000 fcb3 	bl	8008b90 <__pow5mult>
 800822a:	9002      	str	r0, [sp, #8]
 800822c:	2101      	movs	r1, #1
 800822e:	4648      	mov	r0, r9
 8008230:	f000 fbf6 	bl	8008a20 <__i2b>
 8008234:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008236:	4604      	mov	r4, r0
 8008238:	2b00      	cmp	r3, #0
 800823a:	f000 81d8 	beq.w	80085ee <_dtoa_r+0xb56>
 800823e:	461a      	mov	r2, r3
 8008240:	4601      	mov	r1, r0
 8008242:	4648      	mov	r0, r9
 8008244:	f000 fca4 	bl	8008b90 <__pow5mult>
 8008248:	9b07      	ldr	r3, [sp, #28]
 800824a:	2b01      	cmp	r3, #1
 800824c:	4604      	mov	r4, r0
 800824e:	f300 809f 	bgt.w	8008390 <_dtoa_r+0x8f8>
 8008252:	9b04      	ldr	r3, [sp, #16]
 8008254:	2b00      	cmp	r3, #0
 8008256:	f040 8097 	bne.w	8008388 <_dtoa_r+0x8f0>
 800825a:	9b05      	ldr	r3, [sp, #20]
 800825c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008260:	2b00      	cmp	r3, #0
 8008262:	f040 8093 	bne.w	800838c <_dtoa_r+0x8f4>
 8008266:	9b05      	ldr	r3, [sp, #20]
 8008268:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800826c:	0d1b      	lsrs	r3, r3, #20
 800826e:	051b      	lsls	r3, r3, #20
 8008270:	b133      	cbz	r3, 8008280 <_dtoa_r+0x7e8>
 8008272:	9b00      	ldr	r3, [sp, #0]
 8008274:	3301      	adds	r3, #1
 8008276:	9300      	str	r3, [sp, #0]
 8008278:	9b06      	ldr	r3, [sp, #24]
 800827a:	3301      	adds	r3, #1
 800827c:	9306      	str	r3, [sp, #24]
 800827e:	2301      	movs	r3, #1
 8008280:	9308      	str	r3, [sp, #32]
 8008282:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008284:	2b00      	cmp	r3, #0
 8008286:	f000 81b8 	beq.w	80085fa <_dtoa_r+0xb62>
 800828a:	6923      	ldr	r3, [r4, #16]
 800828c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008290:	6918      	ldr	r0, [r3, #16]
 8008292:	f000 fb79 	bl	8008988 <__hi0bits>
 8008296:	f1c0 0020 	rsb	r0, r0, #32
 800829a:	9b06      	ldr	r3, [sp, #24]
 800829c:	4418      	add	r0, r3
 800829e:	f010 001f 	ands.w	r0, r0, #31
 80082a2:	f000 8082 	beq.w	80083aa <_dtoa_r+0x912>
 80082a6:	f1c0 0320 	rsb	r3, r0, #32
 80082aa:	2b04      	cmp	r3, #4
 80082ac:	dd73      	ble.n	8008396 <_dtoa_r+0x8fe>
 80082ae:	9b00      	ldr	r3, [sp, #0]
 80082b0:	f1c0 001c 	rsb	r0, r0, #28
 80082b4:	4403      	add	r3, r0
 80082b6:	9300      	str	r3, [sp, #0]
 80082b8:	9b06      	ldr	r3, [sp, #24]
 80082ba:	4403      	add	r3, r0
 80082bc:	4406      	add	r6, r0
 80082be:	9306      	str	r3, [sp, #24]
 80082c0:	9b00      	ldr	r3, [sp, #0]
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	dd05      	ble.n	80082d2 <_dtoa_r+0x83a>
 80082c6:	9902      	ldr	r1, [sp, #8]
 80082c8:	461a      	mov	r2, r3
 80082ca:	4648      	mov	r0, r9
 80082cc:	f000 fcba 	bl	8008c44 <__lshift>
 80082d0:	9002      	str	r0, [sp, #8]
 80082d2:	9b06      	ldr	r3, [sp, #24]
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	dd05      	ble.n	80082e4 <_dtoa_r+0x84c>
 80082d8:	4621      	mov	r1, r4
 80082da:	461a      	mov	r2, r3
 80082dc:	4648      	mov	r0, r9
 80082de:	f000 fcb1 	bl	8008c44 <__lshift>
 80082e2:	4604      	mov	r4, r0
 80082e4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d061      	beq.n	80083ae <_dtoa_r+0x916>
 80082ea:	9802      	ldr	r0, [sp, #8]
 80082ec:	4621      	mov	r1, r4
 80082ee:	f000 fd15 	bl	8008d1c <__mcmp>
 80082f2:	2800      	cmp	r0, #0
 80082f4:	da5b      	bge.n	80083ae <_dtoa_r+0x916>
 80082f6:	2300      	movs	r3, #0
 80082f8:	9902      	ldr	r1, [sp, #8]
 80082fa:	220a      	movs	r2, #10
 80082fc:	4648      	mov	r0, r9
 80082fe:	f000 fafd 	bl	80088fc <__multadd>
 8008302:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008304:	9002      	str	r0, [sp, #8]
 8008306:	f107 38ff 	add.w	r8, r7, #4294967295
 800830a:	2b00      	cmp	r3, #0
 800830c:	f000 8177 	beq.w	80085fe <_dtoa_r+0xb66>
 8008310:	4629      	mov	r1, r5
 8008312:	2300      	movs	r3, #0
 8008314:	220a      	movs	r2, #10
 8008316:	4648      	mov	r0, r9
 8008318:	f000 faf0 	bl	80088fc <__multadd>
 800831c:	f1bb 0f00 	cmp.w	fp, #0
 8008320:	4605      	mov	r5, r0
 8008322:	dc6f      	bgt.n	8008404 <_dtoa_r+0x96c>
 8008324:	9b07      	ldr	r3, [sp, #28]
 8008326:	2b02      	cmp	r3, #2
 8008328:	dc49      	bgt.n	80083be <_dtoa_r+0x926>
 800832a:	e06b      	b.n	8008404 <_dtoa_r+0x96c>
 800832c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800832e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008332:	e73c      	b.n	80081ae <_dtoa_r+0x716>
 8008334:	3fe00000 	.word	0x3fe00000
 8008338:	40240000 	.word	0x40240000
 800833c:	9b03      	ldr	r3, [sp, #12]
 800833e:	1e5c      	subs	r4, r3, #1
 8008340:	9b08      	ldr	r3, [sp, #32]
 8008342:	42a3      	cmp	r3, r4
 8008344:	db09      	blt.n	800835a <_dtoa_r+0x8c2>
 8008346:	1b1c      	subs	r4, r3, r4
 8008348:	9b03      	ldr	r3, [sp, #12]
 800834a:	2b00      	cmp	r3, #0
 800834c:	f6bf af30 	bge.w	80081b0 <_dtoa_r+0x718>
 8008350:	9b00      	ldr	r3, [sp, #0]
 8008352:	9a03      	ldr	r2, [sp, #12]
 8008354:	1a9e      	subs	r6, r3, r2
 8008356:	2300      	movs	r3, #0
 8008358:	e72b      	b.n	80081b2 <_dtoa_r+0x71a>
 800835a:	9b08      	ldr	r3, [sp, #32]
 800835c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800835e:	9408      	str	r4, [sp, #32]
 8008360:	1ae3      	subs	r3, r4, r3
 8008362:	441a      	add	r2, r3
 8008364:	9e00      	ldr	r6, [sp, #0]
 8008366:	9b03      	ldr	r3, [sp, #12]
 8008368:	920d      	str	r2, [sp, #52]	@ 0x34
 800836a:	2400      	movs	r4, #0
 800836c:	e721      	b.n	80081b2 <_dtoa_r+0x71a>
 800836e:	9c08      	ldr	r4, [sp, #32]
 8008370:	9e00      	ldr	r6, [sp, #0]
 8008372:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8008374:	e728      	b.n	80081c8 <_dtoa_r+0x730>
 8008376:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800837a:	e751      	b.n	8008220 <_dtoa_r+0x788>
 800837c:	9a08      	ldr	r2, [sp, #32]
 800837e:	9902      	ldr	r1, [sp, #8]
 8008380:	e750      	b.n	8008224 <_dtoa_r+0x78c>
 8008382:	f8cd 8008 	str.w	r8, [sp, #8]
 8008386:	e751      	b.n	800822c <_dtoa_r+0x794>
 8008388:	2300      	movs	r3, #0
 800838a:	e779      	b.n	8008280 <_dtoa_r+0x7e8>
 800838c:	9b04      	ldr	r3, [sp, #16]
 800838e:	e777      	b.n	8008280 <_dtoa_r+0x7e8>
 8008390:	2300      	movs	r3, #0
 8008392:	9308      	str	r3, [sp, #32]
 8008394:	e779      	b.n	800828a <_dtoa_r+0x7f2>
 8008396:	d093      	beq.n	80082c0 <_dtoa_r+0x828>
 8008398:	9a00      	ldr	r2, [sp, #0]
 800839a:	331c      	adds	r3, #28
 800839c:	441a      	add	r2, r3
 800839e:	9200      	str	r2, [sp, #0]
 80083a0:	9a06      	ldr	r2, [sp, #24]
 80083a2:	441a      	add	r2, r3
 80083a4:	441e      	add	r6, r3
 80083a6:	9206      	str	r2, [sp, #24]
 80083a8:	e78a      	b.n	80082c0 <_dtoa_r+0x828>
 80083aa:	4603      	mov	r3, r0
 80083ac:	e7f4      	b.n	8008398 <_dtoa_r+0x900>
 80083ae:	9b03      	ldr	r3, [sp, #12]
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	46b8      	mov	r8, r7
 80083b4:	dc20      	bgt.n	80083f8 <_dtoa_r+0x960>
 80083b6:	469b      	mov	fp, r3
 80083b8:	9b07      	ldr	r3, [sp, #28]
 80083ba:	2b02      	cmp	r3, #2
 80083bc:	dd1e      	ble.n	80083fc <_dtoa_r+0x964>
 80083be:	f1bb 0f00 	cmp.w	fp, #0
 80083c2:	f47f adb1 	bne.w	8007f28 <_dtoa_r+0x490>
 80083c6:	4621      	mov	r1, r4
 80083c8:	465b      	mov	r3, fp
 80083ca:	2205      	movs	r2, #5
 80083cc:	4648      	mov	r0, r9
 80083ce:	f000 fa95 	bl	80088fc <__multadd>
 80083d2:	4601      	mov	r1, r0
 80083d4:	4604      	mov	r4, r0
 80083d6:	9802      	ldr	r0, [sp, #8]
 80083d8:	f000 fca0 	bl	8008d1c <__mcmp>
 80083dc:	2800      	cmp	r0, #0
 80083de:	f77f ada3 	ble.w	8007f28 <_dtoa_r+0x490>
 80083e2:	4656      	mov	r6, sl
 80083e4:	2331      	movs	r3, #49	@ 0x31
 80083e6:	f806 3b01 	strb.w	r3, [r6], #1
 80083ea:	f108 0801 	add.w	r8, r8, #1
 80083ee:	e59f      	b.n	8007f30 <_dtoa_r+0x498>
 80083f0:	9c03      	ldr	r4, [sp, #12]
 80083f2:	46b8      	mov	r8, r7
 80083f4:	4625      	mov	r5, r4
 80083f6:	e7f4      	b.n	80083e2 <_dtoa_r+0x94a>
 80083f8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80083fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083fe:	2b00      	cmp	r3, #0
 8008400:	f000 8101 	beq.w	8008606 <_dtoa_r+0xb6e>
 8008404:	2e00      	cmp	r6, #0
 8008406:	dd05      	ble.n	8008414 <_dtoa_r+0x97c>
 8008408:	4629      	mov	r1, r5
 800840a:	4632      	mov	r2, r6
 800840c:	4648      	mov	r0, r9
 800840e:	f000 fc19 	bl	8008c44 <__lshift>
 8008412:	4605      	mov	r5, r0
 8008414:	9b08      	ldr	r3, [sp, #32]
 8008416:	2b00      	cmp	r3, #0
 8008418:	d05c      	beq.n	80084d4 <_dtoa_r+0xa3c>
 800841a:	6869      	ldr	r1, [r5, #4]
 800841c:	4648      	mov	r0, r9
 800841e:	f000 fa0b 	bl	8008838 <_Balloc>
 8008422:	4606      	mov	r6, r0
 8008424:	b928      	cbnz	r0, 8008432 <_dtoa_r+0x99a>
 8008426:	4b82      	ldr	r3, [pc, #520]	@ (8008630 <_dtoa_r+0xb98>)
 8008428:	4602      	mov	r2, r0
 800842a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800842e:	f7ff bb4a 	b.w	8007ac6 <_dtoa_r+0x2e>
 8008432:	692a      	ldr	r2, [r5, #16]
 8008434:	3202      	adds	r2, #2
 8008436:	0092      	lsls	r2, r2, #2
 8008438:	f105 010c 	add.w	r1, r5, #12
 800843c:	300c      	adds	r0, #12
 800843e:	f000 feb5 	bl	80091ac <memcpy>
 8008442:	2201      	movs	r2, #1
 8008444:	4631      	mov	r1, r6
 8008446:	4648      	mov	r0, r9
 8008448:	f000 fbfc 	bl	8008c44 <__lshift>
 800844c:	f10a 0301 	add.w	r3, sl, #1
 8008450:	9300      	str	r3, [sp, #0]
 8008452:	eb0a 030b 	add.w	r3, sl, fp
 8008456:	9308      	str	r3, [sp, #32]
 8008458:	9b04      	ldr	r3, [sp, #16]
 800845a:	f003 0301 	and.w	r3, r3, #1
 800845e:	462f      	mov	r7, r5
 8008460:	9306      	str	r3, [sp, #24]
 8008462:	4605      	mov	r5, r0
 8008464:	9b00      	ldr	r3, [sp, #0]
 8008466:	9802      	ldr	r0, [sp, #8]
 8008468:	4621      	mov	r1, r4
 800846a:	f103 3bff 	add.w	fp, r3, #4294967295
 800846e:	f7ff fa8a 	bl	8007986 <quorem>
 8008472:	4603      	mov	r3, r0
 8008474:	3330      	adds	r3, #48	@ 0x30
 8008476:	9003      	str	r0, [sp, #12]
 8008478:	4639      	mov	r1, r7
 800847a:	9802      	ldr	r0, [sp, #8]
 800847c:	9309      	str	r3, [sp, #36]	@ 0x24
 800847e:	f000 fc4d 	bl	8008d1c <__mcmp>
 8008482:	462a      	mov	r2, r5
 8008484:	9004      	str	r0, [sp, #16]
 8008486:	4621      	mov	r1, r4
 8008488:	4648      	mov	r0, r9
 800848a:	f000 fc63 	bl	8008d54 <__mdiff>
 800848e:	68c2      	ldr	r2, [r0, #12]
 8008490:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008492:	4606      	mov	r6, r0
 8008494:	bb02      	cbnz	r2, 80084d8 <_dtoa_r+0xa40>
 8008496:	4601      	mov	r1, r0
 8008498:	9802      	ldr	r0, [sp, #8]
 800849a:	f000 fc3f 	bl	8008d1c <__mcmp>
 800849e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084a0:	4602      	mov	r2, r0
 80084a2:	4631      	mov	r1, r6
 80084a4:	4648      	mov	r0, r9
 80084a6:	920c      	str	r2, [sp, #48]	@ 0x30
 80084a8:	9309      	str	r3, [sp, #36]	@ 0x24
 80084aa:	f000 fa05 	bl	80088b8 <_Bfree>
 80084ae:	9b07      	ldr	r3, [sp, #28]
 80084b0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80084b2:	9e00      	ldr	r6, [sp, #0]
 80084b4:	ea42 0103 	orr.w	r1, r2, r3
 80084b8:	9b06      	ldr	r3, [sp, #24]
 80084ba:	4319      	orrs	r1, r3
 80084bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084be:	d10d      	bne.n	80084dc <_dtoa_r+0xa44>
 80084c0:	2b39      	cmp	r3, #57	@ 0x39
 80084c2:	d027      	beq.n	8008514 <_dtoa_r+0xa7c>
 80084c4:	9a04      	ldr	r2, [sp, #16]
 80084c6:	2a00      	cmp	r2, #0
 80084c8:	dd01      	ble.n	80084ce <_dtoa_r+0xa36>
 80084ca:	9b03      	ldr	r3, [sp, #12]
 80084cc:	3331      	adds	r3, #49	@ 0x31
 80084ce:	f88b 3000 	strb.w	r3, [fp]
 80084d2:	e52e      	b.n	8007f32 <_dtoa_r+0x49a>
 80084d4:	4628      	mov	r0, r5
 80084d6:	e7b9      	b.n	800844c <_dtoa_r+0x9b4>
 80084d8:	2201      	movs	r2, #1
 80084da:	e7e2      	b.n	80084a2 <_dtoa_r+0xa0a>
 80084dc:	9904      	ldr	r1, [sp, #16]
 80084de:	2900      	cmp	r1, #0
 80084e0:	db04      	blt.n	80084ec <_dtoa_r+0xa54>
 80084e2:	9807      	ldr	r0, [sp, #28]
 80084e4:	4301      	orrs	r1, r0
 80084e6:	9806      	ldr	r0, [sp, #24]
 80084e8:	4301      	orrs	r1, r0
 80084ea:	d120      	bne.n	800852e <_dtoa_r+0xa96>
 80084ec:	2a00      	cmp	r2, #0
 80084ee:	ddee      	ble.n	80084ce <_dtoa_r+0xa36>
 80084f0:	9902      	ldr	r1, [sp, #8]
 80084f2:	9300      	str	r3, [sp, #0]
 80084f4:	2201      	movs	r2, #1
 80084f6:	4648      	mov	r0, r9
 80084f8:	f000 fba4 	bl	8008c44 <__lshift>
 80084fc:	4621      	mov	r1, r4
 80084fe:	9002      	str	r0, [sp, #8]
 8008500:	f000 fc0c 	bl	8008d1c <__mcmp>
 8008504:	2800      	cmp	r0, #0
 8008506:	9b00      	ldr	r3, [sp, #0]
 8008508:	dc02      	bgt.n	8008510 <_dtoa_r+0xa78>
 800850a:	d1e0      	bne.n	80084ce <_dtoa_r+0xa36>
 800850c:	07da      	lsls	r2, r3, #31
 800850e:	d5de      	bpl.n	80084ce <_dtoa_r+0xa36>
 8008510:	2b39      	cmp	r3, #57	@ 0x39
 8008512:	d1da      	bne.n	80084ca <_dtoa_r+0xa32>
 8008514:	2339      	movs	r3, #57	@ 0x39
 8008516:	f88b 3000 	strb.w	r3, [fp]
 800851a:	4633      	mov	r3, r6
 800851c:	461e      	mov	r6, r3
 800851e:	3b01      	subs	r3, #1
 8008520:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008524:	2a39      	cmp	r2, #57	@ 0x39
 8008526:	d04e      	beq.n	80085c6 <_dtoa_r+0xb2e>
 8008528:	3201      	adds	r2, #1
 800852a:	701a      	strb	r2, [r3, #0]
 800852c:	e501      	b.n	8007f32 <_dtoa_r+0x49a>
 800852e:	2a00      	cmp	r2, #0
 8008530:	dd03      	ble.n	800853a <_dtoa_r+0xaa2>
 8008532:	2b39      	cmp	r3, #57	@ 0x39
 8008534:	d0ee      	beq.n	8008514 <_dtoa_r+0xa7c>
 8008536:	3301      	adds	r3, #1
 8008538:	e7c9      	b.n	80084ce <_dtoa_r+0xa36>
 800853a:	9a00      	ldr	r2, [sp, #0]
 800853c:	9908      	ldr	r1, [sp, #32]
 800853e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008542:	428a      	cmp	r2, r1
 8008544:	d028      	beq.n	8008598 <_dtoa_r+0xb00>
 8008546:	9902      	ldr	r1, [sp, #8]
 8008548:	2300      	movs	r3, #0
 800854a:	220a      	movs	r2, #10
 800854c:	4648      	mov	r0, r9
 800854e:	f000 f9d5 	bl	80088fc <__multadd>
 8008552:	42af      	cmp	r7, r5
 8008554:	9002      	str	r0, [sp, #8]
 8008556:	f04f 0300 	mov.w	r3, #0
 800855a:	f04f 020a 	mov.w	r2, #10
 800855e:	4639      	mov	r1, r7
 8008560:	4648      	mov	r0, r9
 8008562:	d107      	bne.n	8008574 <_dtoa_r+0xadc>
 8008564:	f000 f9ca 	bl	80088fc <__multadd>
 8008568:	4607      	mov	r7, r0
 800856a:	4605      	mov	r5, r0
 800856c:	9b00      	ldr	r3, [sp, #0]
 800856e:	3301      	adds	r3, #1
 8008570:	9300      	str	r3, [sp, #0]
 8008572:	e777      	b.n	8008464 <_dtoa_r+0x9cc>
 8008574:	f000 f9c2 	bl	80088fc <__multadd>
 8008578:	4629      	mov	r1, r5
 800857a:	4607      	mov	r7, r0
 800857c:	2300      	movs	r3, #0
 800857e:	220a      	movs	r2, #10
 8008580:	4648      	mov	r0, r9
 8008582:	f000 f9bb 	bl	80088fc <__multadd>
 8008586:	4605      	mov	r5, r0
 8008588:	e7f0      	b.n	800856c <_dtoa_r+0xad4>
 800858a:	f1bb 0f00 	cmp.w	fp, #0
 800858e:	bfcc      	ite	gt
 8008590:	465e      	movgt	r6, fp
 8008592:	2601      	movle	r6, #1
 8008594:	4456      	add	r6, sl
 8008596:	2700      	movs	r7, #0
 8008598:	9902      	ldr	r1, [sp, #8]
 800859a:	9300      	str	r3, [sp, #0]
 800859c:	2201      	movs	r2, #1
 800859e:	4648      	mov	r0, r9
 80085a0:	f000 fb50 	bl	8008c44 <__lshift>
 80085a4:	4621      	mov	r1, r4
 80085a6:	9002      	str	r0, [sp, #8]
 80085a8:	f000 fbb8 	bl	8008d1c <__mcmp>
 80085ac:	2800      	cmp	r0, #0
 80085ae:	dcb4      	bgt.n	800851a <_dtoa_r+0xa82>
 80085b0:	d102      	bne.n	80085b8 <_dtoa_r+0xb20>
 80085b2:	9b00      	ldr	r3, [sp, #0]
 80085b4:	07db      	lsls	r3, r3, #31
 80085b6:	d4b0      	bmi.n	800851a <_dtoa_r+0xa82>
 80085b8:	4633      	mov	r3, r6
 80085ba:	461e      	mov	r6, r3
 80085bc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80085c0:	2a30      	cmp	r2, #48	@ 0x30
 80085c2:	d0fa      	beq.n	80085ba <_dtoa_r+0xb22>
 80085c4:	e4b5      	b.n	8007f32 <_dtoa_r+0x49a>
 80085c6:	459a      	cmp	sl, r3
 80085c8:	d1a8      	bne.n	800851c <_dtoa_r+0xa84>
 80085ca:	2331      	movs	r3, #49	@ 0x31
 80085cc:	f108 0801 	add.w	r8, r8, #1
 80085d0:	f88a 3000 	strb.w	r3, [sl]
 80085d4:	e4ad      	b.n	8007f32 <_dtoa_r+0x49a>
 80085d6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80085d8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8008634 <_dtoa_r+0xb9c>
 80085dc:	b11b      	cbz	r3, 80085e6 <_dtoa_r+0xb4e>
 80085de:	f10a 0308 	add.w	r3, sl, #8
 80085e2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80085e4:	6013      	str	r3, [r2, #0]
 80085e6:	4650      	mov	r0, sl
 80085e8:	b017      	add	sp, #92	@ 0x5c
 80085ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085ee:	9b07      	ldr	r3, [sp, #28]
 80085f0:	2b01      	cmp	r3, #1
 80085f2:	f77f ae2e 	ble.w	8008252 <_dtoa_r+0x7ba>
 80085f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80085f8:	9308      	str	r3, [sp, #32]
 80085fa:	2001      	movs	r0, #1
 80085fc:	e64d      	b.n	800829a <_dtoa_r+0x802>
 80085fe:	f1bb 0f00 	cmp.w	fp, #0
 8008602:	f77f aed9 	ble.w	80083b8 <_dtoa_r+0x920>
 8008606:	4656      	mov	r6, sl
 8008608:	9802      	ldr	r0, [sp, #8]
 800860a:	4621      	mov	r1, r4
 800860c:	f7ff f9bb 	bl	8007986 <quorem>
 8008610:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8008614:	f806 3b01 	strb.w	r3, [r6], #1
 8008618:	eba6 020a 	sub.w	r2, r6, sl
 800861c:	4593      	cmp	fp, r2
 800861e:	ddb4      	ble.n	800858a <_dtoa_r+0xaf2>
 8008620:	9902      	ldr	r1, [sp, #8]
 8008622:	2300      	movs	r3, #0
 8008624:	220a      	movs	r2, #10
 8008626:	4648      	mov	r0, r9
 8008628:	f000 f968 	bl	80088fc <__multadd>
 800862c:	9002      	str	r0, [sp, #8]
 800862e:	e7eb      	b.n	8008608 <_dtoa_r+0xb70>
 8008630:	08009800 	.word	0x08009800
 8008634:	08009784 	.word	0x08009784

08008638 <_free_r>:
 8008638:	b538      	push	{r3, r4, r5, lr}
 800863a:	4605      	mov	r5, r0
 800863c:	2900      	cmp	r1, #0
 800863e:	d041      	beq.n	80086c4 <_free_r+0x8c>
 8008640:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008644:	1f0c      	subs	r4, r1, #4
 8008646:	2b00      	cmp	r3, #0
 8008648:	bfb8      	it	lt
 800864a:	18e4      	addlt	r4, r4, r3
 800864c:	f000 f8e8 	bl	8008820 <__malloc_lock>
 8008650:	4a1d      	ldr	r2, [pc, #116]	@ (80086c8 <_free_r+0x90>)
 8008652:	6813      	ldr	r3, [r2, #0]
 8008654:	b933      	cbnz	r3, 8008664 <_free_r+0x2c>
 8008656:	6063      	str	r3, [r4, #4]
 8008658:	6014      	str	r4, [r2, #0]
 800865a:	4628      	mov	r0, r5
 800865c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008660:	f000 b8e4 	b.w	800882c <__malloc_unlock>
 8008664:	42a3      	cmp	r3, r4
 8008666:	d908      	bls.n	800867a <_free_r+0x42>
 8008668:	6820      	ldr	r0, [r4, #0]
 800866a:	1821      	adds	r1, r4, r0
 800866c:	428b      	cmp	r3, r1
 800866e:	bf01      	itttt	eq
 8008670:	6819      	ldreq	r1, [r3, #0]
 8008672:	685b      	ldreq	r3, [r3, #4]
 8008674:	1809      	addeq	r1, r1, r0
 8008676:	6021      	streq	r1, [r4, #0]
 8008678:	e7ed      	b.n	8008656 <_free_r+0x1e>
 800867a:	461a      	mov	r2, r3
 800867c:	685b      	ldr	r3, [r3, #4]
 800867e:	b10b      	cbz	r3, 8008684 <_free_r+0x4c>
 8008680:	42a3      	cmp	r3, r4
 8008682:	d9fa      	bls.n	800867a <_free_r+0x42>
 8008684:	6811      	ldr	r1, [r2, #0]
 8008686:	1850      	adds	r0, r2, r1
 8008688:	42a0      	cmp	r0, r4
 800868a:	d10b      	bne.n	80086a4 <_free_r+0x6c>
 800868c:	6820      	ldr	r0, [r4, #0]
 800868e:	4401      	add	r1, r0
 8008690:	1850      	adds	r0, r2, r1
 8008692:	4283      	cmp	r3, r0
 8008694:	6011      	str	r1, [r2, #0]
 8008696:	d1e0      	bne.n	800865a <_free_r+0x22>
 8008698:	6818      	ldr	r0, [r3, #0]
 800869a:	685b      	ldr	r3, [r3, #4]
 800869c:	6053      	str	r3, [r2, #4]
 800869e:	4408      	add	r0, r1
 80086a0:	6010      	str	r0, [r2, #0]
 80086a2:	e7da      	b.n	800865a <_free_r+0x22>
 80086a4:	d902      	bls.n	80086ac <_free_r+0x74>
 80086a6:	230c      	movs	r3, #12
 80086a8:	602b      	str	r3, [r5, #0]
 80086aa:	e7d6      	b.n	800865a <_free_r+0x22>
 80086ac:	6820      	ldr	r0, [r4, #0]
 80086ae:	1821      	adds	r1, r4, r0
 80086b0:	428b      	cmp	r3, r1
 80086b2:	bf04      	itt	eq
 80086b4:	6819      	ldreq	r1, [r3, #0]
 80086b6:	685b      	ldreq	r3, [r3, #4]
 80086b8:	6063      	str	r3, [r4, #4]
 80086ba:	bf04      	itt	eq
 80086bc:	1809      	addeq	r1, r1, r0
 80086be:	6021      	streq	r1, [r4, #0]
 80086c0:	6054      	str	r4, [r2, #4]
 80086c2:	e7ca      	b.n	800865a <_free_r+0x22>
 80086c4:	bd38      	pop	{r3, r4, r5, pc}
 80086c6:	bf00      	nop
 80086c8:	200404fc 	.word	0x200404fc

080086cc <malloc>:
 80086cc:	4b02      	ldr	r3, [pc, #8]	@ (80086d8 <malloc+0xc>)
 80086ce:	4601      	mov	r1, r0
 80086d0:	6818      	ldr	r0, [r3, #0]
 80086d2:	f000 b825 	b.w	8008720 <_malloc_r>
 80086d6:	bf00      	nop
 80086d8:	20040018 	.word	0x20040018

080086dc <sbrk_aligned>:
 80086dc:	b570      	push	{r4, r5, r6, lr}
 80086de:	4e0f      	ldr	r6, [pc, #60]	@ (800871c <sbrk_aligned+0x40>)
 80086e0:	460c      	mov	r4, r1
 80086e2:	6831      	ldr	r1, [r6, #0]
 80086e4:	4605      	mov	r5, r0
 80086e6:	b911      	cbnz	r1, 80086ee <sbrk_aligned+0x12>
 80086e8:	f000 fd50 	bl	800918c <_sbrk_r>
 80086ec:	6030      	str	r0, [r6, #0]
 80086ee:	4621      	mov	r1, r4
 80086f0:	4628      	mov	r0, r5
 80086f2:	f000 fd4b 	bl	800918c <_sbrk_r>
 80086f6:	1c43      	adds	r3, r0, #1
 80086f8:	d103      	bne.n	8008702 <sbrk_aligned+0x26>
 80086fa:	f04f 34ff 	mov.w	r4, #4294967295
 80086fe:	4620      	mov	r0, r4
 8008700:	bd70      	pop	{r4, r5, r6, pc}
 8008702:	1cc4      	adds	r4, r0, #3
 8008704:	f024 0403 	bic.w	r4, r4, #3
 8008708:	42a0      	cmp	r0, r4
 800870a:	d0f8      	beq.n	80086fe <sbrk_aligned+0x22>
 800870c:	1a21      	subs	r1, r4, r0
 800870e:	4628      	mov	r0, r5
 8008710:	f000 fd3c 	bl	800918c <_sbrk_r>
 8008714:	3001      	adds	r0, #1
 8008716:	d1f2      	bne.n	80086fe <sbrk_aligned+0x22>
 8008718:	e7ef      	b.n	80086fa <sbrk_aligned+0x1e>
 800871a:	bf00      	nop
 800871c:	200404f8 	.word	0x200404f8

08008720 <_malloc_r>:
 8008720:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008724:	1ccd      	adds	r5, r1, #3
 8008726:	f025 0503 	bic.w	r5, r5, #3
 800872a:	3508      	adds	r5, #8
 800872c:	2d0c      	cmp	r5, #12
 800872e:	bf38      	it	cc
 8008730:	250c      	movcc	r5, #12
 8008732:	2d00      	cmp	r5, #0
 8008734:	4606      	mov	r6, r0
 8008736:	db01      	blt.n	800873c <_malloc_r+0x1c>
 8008738:	42a9      	cmp	r1, r5
 800873a:	d904      	bls.n	8008746 <_malloc_r+0x26>
 800873c:	230c      	movs	r3, #12
 800873e:	6033      	str	r3, [r6, #0]
 8008740:	2000      	movs	r0, #0
 8008742:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008746:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800881c <_malloc_r+0xfc>
 800874a:	f000 f869 	bl	8008820 <__malloc_lock>
 800874e:	f8d8 3000 	ldr.w	r3, [r8]
 8008752:	461c      	mov	r4, r3
 8008754:	bb44      	cbnz	r4, 80087a8 <_malloc_r+0x88>
 8008756:	4629      	mov	r1, r5
 8008758:	4630      	mov	r0, r6
 800875a:	f7ff ffbf 	bl	80086dc <sbrk_aligned>
 800875e:	1c43      	adds	r3, r0, #1
 8008760:	4604      	mov	r4, r0
 8008762:	d158      	bne.n	8008816 <_malloc_r+0xf6>
 8008764:	f8d8 4000 	ldr.w	r4, [r8]
 8008768:	4627      	mov	r7, r4
 800876a:	2f00      	cmp	r7, #0
 800876c:	d143      	bne.n	80087f6 <_malloc_r+0xd6>
 800876e:	2c00      	cmp	r4, #0
 8008770:	d04b      	beq.n	800880a <_malloc_r+0xea>
 8008772:	6823      	ldr	r3, [r4, #0]
 8008774:	4639      	mov	r1, r7
 8008776:	4630      	mov	r0, r6
 8008778:	eb04 0903 	add.w	r9, r4, r3
 800877c:	f000 fd06 	bl	800918c <_sbrk_r>
 8008780:	4581      	cmp	r9, r0
 8008782:	d142      	bne.n	800880a <_malloc_r+0xea>
 8008784:	6821      	ldr	r1, [r4, #0]
 8008786:	1a6d      	subs	r5, r5, r1
 8008788:	4629      	mov	r1, r5
 800878a:	4630      	mov	r0, r6
 800878c:	f7ff ffa6 	bl	80086dc <sbrk_aligned>
 8008790:	3001      	adds	r0, #1
 8008792:	d03a      	beq.n	800880a <_malloc_r+0xea>
 8008794:	6823      	ldr	r3, [r4, #0]
 8008796:	442b      	add	r3, r5
 8008798:	6023      	str	r3, [r4, #0]
 800879a:	f8d8 3000 	ldr.w	r3, [r8]
 800879e:	685a      	ldr	r2, [r3, #4]
 80087a0:	bb62      	cbnz	r2, 80087fc <_malloc_r+0xdc>
 80087a2:	f8c8 7000 	str.w	r7, [r8]
 80087a6:	e00f      	b.n	80087c8 <_malloc_r+0xa8>
 80087a8:	6822      	ldr	r2, [r4, #0]
 80087aa:	1b52      	subs	r2, r2, r5
 80087ac:	d420      	bmi.n	80087f0 <_malloc_r+0xd0>
 80087ae:	2a0b      	cmp	r2, #11
 80087b0:	d917      	bls.n	80087e2 <_malloc_r+0xc2>
 80087b2:	1961      	adds	r1, r4, r5
 80087b4:	42a3      	cmp	r3, r4
 80087b6:	6025      	str	r5, [r4, #0]
 80087b8:	bf18      	it	ne
 80087ba:	6059      	strne	r1, [r3, #4]
 80087bc:	6863      	ldr	r3, [r4, #4]
 80087be:	bf08      	it	eq
 80087c0:	f8c8 1000 	streq.w	r1, [r8]
 80087c4:	5162      	str	r2, [r4, r5]
 80087c6:	604b      	str	r3, [r1, #4]
 80087c8:	4630      	mov	r0, r6
 80087ca:	f000 f82f 	bl	800882c <__malloc_unlock>
 80087ce:	f104 000b 	add.w	r0, r4, #11
 80087d2:	1d23      	adds	r3, r4, #4
 80087d4:	f020 0007 	bic.w	r0, r0, #7
 80087d8:	1ac2      	subs	r2, r0, r3
 80087da:	bf1c      	itt	ne
 80087dc:	1a1b      	subne	r3, r3, r0
 80087de:	50a3      	strne	r3, [r4, r2]
 80087e0:	e7af      	b.n	8008742 <_malloc_r+0x22>
 80087e2:	6862      	ldr	r2, [r4, #4]
 80087e4:	42a3      	cmp	r3, r4
 80087e6:	bf0c      	ite	eq
 80087e8:	f8c8 2000 	streq.w	r2, [r8]
 80087ec:	605a      	strne	r2, [r3, #4]
 80087ee:	e7eb      	b.n	80087c8 <_malloc_r+0xa8>
 80087f0:	4623      	mov	r3, r4
 80087f2:	6864      	ldr	r4, [r4, #4]
 80087f4:	e7ae      	b.n	8008754 <_malloc_r+0x34>
 80087f6:	463c      	mov	r4, r7
 80087f8:	687f      	ldr	r7, [r7, #4]
 80087fa:	e7b6      	b.n	800876a <_malloc_r+0x4a>
 80087fc:	461a      	mov	r2, r3
 80087fe:	685b      	ldr	r3, [r3, #4]
 8008800:	42a3      	cmp	r3, r4
 8008802:	d1fb      	bne.n	80087fc <_malloc_r+0xdc>
 8008804:	2300      	movs	r3, #0
 8008806:	6053      	str	r3, [r2, #4]
 8008808:	e7de      	b.n	80087c8 <_malloc_r+0xa8>
 800880a:	230c      	movs	r3, #12
 800880c:	6033      	str	r3, [r6, #0]
 800880e:	4630      	mov	r0, r6
 8008810:	f000 f80c 	bl	800882c <__malloc_unlock>
 8008814:	e794      	b.n	8008740 <_malloc_r+0x20>
 8008816:	6005      	str	r5, [r0, #0]
 8008818:	e7d6      	b.n	80087c8 <_malloc_r+0xa8>
 800881a:	bf00      	nop
 800881c:	200404fc 	.word	0x200404fc

08008820 <__malloc_lock>:
 8008820:	4801      	ldr	r0, [pc, #4]	@ (8008828 <__malloc_lock+0x8>)
 8008822:	f7ff b8ae 	b.w	8007982 <__retarget_lock_acquire_recursive>
 8008826:	bf00      	nop
 8008828:	200404f4 	.word	0x200404f4

0800882c <__malloc_unlock>:
 800882c:	4801      	ldr	r0, [pc, #4]	@ (8008834 <__malloc_unlock+0x8>)
 800882e:	f7ff b8a9 	b.w	8007984 <__retarget_lock_release_recursive>
 8008832:	bf00      	nop
 8008834:	200404f4 	.word	0x200404f4

08008838 <_Balloc>:
 8008838:	b570      	push	{r4, r5, r6, lr}
 800883a:	69c6      	ldr	r6, [r0, #28]
 800883c:	4604      	mov	r4, r0
 800883e:	460d      	mov	r5, r1
 8008840:	b976      	cbnz	r6, 8008860 <_Balloc+0x28>
 8008842:	2010      	movs	r0, #16
 8008844:	f7ff ff42 	bl	80086cc <malloc>
 8008848:	4602      	mov	r2, r0
 800884a:	61e0      	str	r0, [r4, #28]
 800884c:	b920      	cbnz	r0, 8008858 <_Balloc+0x20>
 800884e:	4b18      	ldr	r3, [pc, #96]	@ (80088b0 <_Balloc+0x78>)
 8008850:	4818      	ldr	r0, [pc, #96]	@ (80088b4 <_Balloc+0x7c>)
 8008852:	216b      	movs	r1, #107	@ 0x6b
 8008854:	f000 fcb8 	bl	80091c8 <__assert_func>
 8008858:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800885c:	6006      	str	r6, [r0, #0]
 800885e:	60c6      	str	r6, [r0, #12]
 8008860:	69e6      	ldr	r6, [r4, #28]
 8008862:	68f3      	ldr	r3, [r6, #12]
 8008864:	b183      	cbz	r3, 8008888 <_Balloc+0x50>
 8008866:	69e3      	ldr	r3, [r4, #28]
 8008868:	68db      	ldr	r3, [r3, #12]
 800886a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800886e:	b9b8      	cbnz	r0, 80088a0 <_Balloc+0x68>
 8008870:	2101      	movs	r1, #1
 8008872:	fa01 f605 	lsl.w	r6, r1, r5
 8008876:	1d72      	adds	r2, r6, #5
 8008878:	0092      	lsls	r2, r2, #2
 800887a:	4620      	mov	r0, r4
 800887c:	f000 fcc2 	bl	8009204 <_calloc_r>
 8008880:	b160      	cbz	r0, 800889c <_Balloc+0x64>
 8008882:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008886:	e00e      	b.n	80088a6 <_Balloc+0x6e>
 8008888:	2221      	movs	r2, #33	@ 0x21
 800888a:	2104      	movs	r1, #4
 800888c:	4620      	mov	r0, r4
 800888e:	f000 fcb9 	bl	8009204 <_calloc_r>
 8008892:	69e3      	ldr	r3, [r4, #28]
 8008894:	60f0      	str	r0, [r6, #12]
 8008896:	68db      	ldr	r3, [r3, #12]
 8008898:	2b00      	cmp	r3, #0
 800889a:	d1e4      	bne.n	8008866 <_Balloc+0x2e>
 800889c:	2000      	movs	r0, #0
 800889e:	bd70      	pop	{r4, r5, r6, pc}
 80088a0:	6802      	ldr	r2, [r0, #0]
 80088a2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80088a6:	2300      	movs	r3, #0
 80088a8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80088ac:	e7f7      	b.n	800889e <_Balloc+0x66>
 80088ae:	bf00      	nop
 80088b0:	08009791 	.word	0x08009791
 80088b4:	08009811 	.word	0x08009811

080088b8 <_Bfree>:
 80088b8:	b570      	push	{r4, r5, r6, lr}
 80088ba:	69c6      	ldr	r6, [r0, #28]
 80088bc:	4605      	mov	r5, r0
 80088be:	460c      	mov	r4, r1
 80088c0:	b976      	cbnz	r6, 80088e0 <_Bfree+0x28>
 80088c2:	2010      	movs	r0, #16
 80088c4:	f7ff ff02 	bl	80086cc <malloc>
 80088c8:	4602      	mov	r2, r0
 80088ca:	61e8      	str	r0, [r5, #28]
 80088cc:	b920      	cbnz	r0, 80088d8 <_Bfree+0x20>
 80088ce:	4b09      	ldr	r3, [pc, #36]	@ (80088f4 <_Bfree+0x3c>)
 80088d0:	4809      	ldr	r0, [pc, #36]	@ (80088f8 <_Bfree+0x40>)
 80088d2:	218f      	movs	r1, #143	@ 0x8f
 80088d4:	f000 fc78 	bl	80091c8 <__assert_func>
 80088d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80088dc:	6006      	str	r6, [r0, #0]
 80088de:	60c6      	str	r6, [r0, #12]
 80088e0:	b13c      	cbz	r4, 80088f2 <_Bfree+0x3a>
 80088e2:	69eb      	ldr	r3, [r5, #28]
 80088e4:	6862      	ldr	r2, [r4, #4]
 80088e6:	68db      	ldr	r3, [r3, #12]
 80088e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80088ec:	6021      	str	r1, [r4, #0]
 80088ee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80088f2:	bd70      	pop	{r4, r5, r6, pc}
 80088f4:	08009791 	.word	0x08009791
 80088f8:	08009811 	.word	0x08009811

080088fc <__multadd>:
 80088fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008900:	690d      	ldr	r5, [r1, #16]
 8008902:	4607      	mov	r7, r0
 8008904:	460c      	mov	r4, r1
 8008906:	461e      	mov	r6, r3
 8008908:	f101 0c14 	add.w	ip, r1, #20
 800890c:	2000      	movs	r0, #0
 800890e:	f8dc 3000 	ldr.w	r3, [ip]
 8008912:	b299      	uxth	r1, r3
 8008914:	fb02 6101 	mla	r1, r2, r1, r6
 8008918:	0c1e      	lsrs	r6, r3, #16
 800891a:	0c0b      	lsrs	r3, r1, #16
 800891c:	fb02 3306 	mla	r3, r2, r6, r3
 8008920:	b289      	uxth	r1, r1
 8008922:	3001      	adds	r0, #1
 8008924:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008928:	4285      	cmp	r5, r0
 800892a:	f84c 1b04 	str.w	r1, [ip], #4
 800892e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008932:	dcec      	bgt.n	800890e <__multadd+0x12>
 8008934:	b30e      	cbz	r6, 800897a <__multadd+0x7e>
 8008936:	68a3      	ldr	r3, [r4, #8]
 8008938:	42ab      	cmp	r3, r5
 800893a:	dc19      	bgt.n	8008970 <__multadd+0x74>
 800893c:	6861      	ldr	r1, [r4, #4]
 800893e:	4638      	mov	r0, r7
 8008940:	3101      	adds	r1, #1
 8008942:	f7ff ff79 	bl	8008838 <_Balloc>
 8008946:	4680      	mov	r8, r0
 8008948:	b928      	cbnz	r0, 8008956 <__multadd+0x5a>
 800894a:	4602      	mov	r2, r0
 800894c:	4b0c      	ldr	r3, [pc, #48]	@ (8008980 <__multadd+0x84>)
 800894e:	480d      	ldr	r0, [pc, #52]	@ (8008984 <__multadd+0x88>)
 8008950:	21ba      	movs	r1, #186	@ 0xba
 8008952:	f000 fc39 	bl	80091c8 <__assert_func>
 8008956:	6922      	ldr	r2, [r4, #16]
 8008958:	3202      	adds	r2, #2
 800895a:	f104 010c 	add.w	r1, r4, #12
 800895e:	0092      	lsls	r2, r2, #2
 8008960:	300c      	adds	r0, #12
 8008962:	f000 fc23 	bl	80091ac <memcpy>
 8008966:	4621      	mov	r1, r4
 8008968:	4638      	mov	r0, r7
 800896a:	f7ff ffa5 	bl	80088b8 <_Bfree>
 800896e:	4644      	mov	r4, r8
 8008970:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008974:	3501      	adds	r5, #1
 8008976:	615e      	str	r6, [r3, #20]
 8008978:	6125      	str	r5, [r4, #16]
 800897a:	4620      	mov	r0, r4
 800897c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008980:	08009800 	.word	0x08009800
 8008984:	08009811 	.word	0x08009811

08008988 <__hi0bits>:
 8008988:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800898c:	4603      	mov	r3, r0
 800898e:	bf36      	itet	cc
 8008990:	0403      	lslcc	r3, r0, #16
 8008992:	2000      	movcs	r0, #0
 8008994:	2010      	movcc	r0, #16
 8008996:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800899a:	bf3c      	itt	cc
 800899c:	021b      	lslcc	r3, r3, #8
 800899e:	3008      	addcc	r0, #8
 80089a0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80089a4:	bf3c      	itt	cc
 80089a6:	011b      	lslcc	r3, r3, #4
 80089a8:	3004      	addcc	r0, #4
 80089aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80089ae:	bf3c      	itt	cc
 80089b0:	009b      	lslcc	r3, r3, #2
 80089b2:	3002      	addcc	r0, #2
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	db05      	blt.n	80089c4 <__hi0bits+0x3c>
 80089b8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80089bc:	f100 0001 	add.w	r0, r0, #1
 80089c0:	bf08      	it	eq
 80089c2:	2020      	moveq	r0, #32
 80089c4:	4770      	bx	lr

080089c6 <__lo0bits>:
 80089c6:	6803      	ldr	r3, [r0, #0]
 80089c8:	4602      	mov	r2, r0
 80089ca:	f013 0007 	ands.w	r0, r3, #7
 80089ce:	d00b      	beq.n	80089e8 <__lo0bits+0x22>
 80089d0:	07d9      	lsls	r1, r3, #31
 80089d2:	d421      	bmi.n	8008a18 <__lo0bits+0x52>
 80089d4:	0798      	lsls	r0, r3, #30
 80089d6:	bf49      	itett	mi
 80089d8:	085b      	lsrmi	r3, r3, #1
 80089da:	089b      	lsrpl	r3, r3, #2
 80089dc:	2001      	movmi	r0, #1
 80089de:	6013      	strmi	r3, [r2, #0]
 80089e0:	bf5c      	itt	pl
 80089e2:	6013      	strpl	r3, [r2, #0]
 80089e4:	2002      	movpl	r0, #2
 80089e6:	4770      	bx	lr
 80089e8:	b299      	uxth	r1, r3
 80089ea:	b909      	cbnz	r1, 80089f0 <__lo0bits+0x2a>
 80089ec:	0c1b      	lsrs	r3, r3, #16
 80089ee:	2010      	movs	r0, #16
 80089f0:	b2d9      	uxtb	r1, r3
 80089f2:	b909      	cbnz	r1, 80089f8 <__lo0bits+0x32>
 80089f4:	3008      	adds	r0, #8
 80089f6:	0a1b      	lsrs	r3, r3, #8
 80089f8:	0719      	lsls	r1, r3, #28
 80089fa:	bf04      	itt	eq
 80089fc:	091b      	lsreq	r3, r3, #4
 80089fe:	3004      	addeq	r0, #4
 8008a00:	0799      	lsls	r1, r3, #30
 8008a02:	bf04      	itt	eq
 8008a04:	089b      	lsreq	r3, r3, #2
 8008a06:	3002      	addeq	r0, #2
 8008a08:	07d9      	lsls	r1, r3, #31
 8008a0a:	d403      	bmi.n	8008a14 <__lo0bits+0x4e>
 8008a0c:	085b      	lsrs	r3, r3, #1
 8008a0e:	f100 0001 	add.w	r0, r0, #1
 8008a12:	d003      	beq.n	8008a1c <__lo0bits+0x56>
 8008a14:	6013      	str	r3, [r2, #0]
 8008a16:	4770      	bx	lr
 8008a18:	2000      	movs	r0, #0
 8008a1a:	4770      	bx	lr
 8008a1c:	2020      	movs	r0, #32
 8008a1e:	4770      	bx	lr

08008a20 <__i2b>:
 8008a20:	b510      	push	{r4, lr}
 8008a22:	460c      	mov	r4, r1
 8008a24:	2101      	movs	r1, #1
 8008a26:	f7ff ff07 	bl	8008838 <_Balloc>
 8008a2a:	4602      	mov	r2, r0
 8008a2c:	b928      	cbnz	r0, 8008a3a <__i2b+0x1a>
 8008a2e:	4b05      	ldr	r3, [pc, #20]	@ (8008a44 <__i2b+0x24>)
 8008a30:	4805      	ldr	r0, [pc, #20]	@ (8008a48 <__i2b+0x28>)
 8008a32:	f240 1145 	movw	r1, #325	@ 0x145
 8008a36:	f000 fbc7 	bl	80091c8 <__assert_func>
 8008a3a:	2301      	movs	r3, #1
 8008a3c:	6144      	str	r4, [r0, #20]
 8008a3e:	6103      	str	r3, [r0, #16]
 8008a40:	bd10      	pop	{r4, pc}
 8008a42:	bf00      	nop
 8008a44:	08009800 	.word	0x08009800
 8008a48:	08009811 	.word	0x08009811

08008a4c <__multiply>:
 8008a4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a50:	4617      	mov	r7, r2
 8008a52:	690a      	ldr	r2, [r1, #16]
 8008a54:	693b      	ldr	r3, [r7, #16]
 8008a56:	429a      	cmp	r2, r3
 8008a58:	bfa8      	it	ge
 8008a5a:	463b      	movge	r3, r7
 8008a5c:	4689      	mov	r9, r1
 8008a5e:	bfa4      	itt	ge
 8008a60:	460f      	movge	r7, r1
 8008a62:	4699      	movge	r9, r3
 8008a64:	693d      	ldr	r5, [r7, #16]
 8008a66:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008a6a:	68bb      	ldr	r3, [r7, #8]
 8008a6c:	6879      	ldr	r1, [r7, #4]
 8008a6e:	eb05 060a 	add.w	r6, r5, sl
 8008a72:	42b3      	cmp	r3, r6
 8008a74:	b085      	sub	sp, #20
 8008a76:	bfb8      	it	lt
 8008a78:	3101      	addlt	r1, #1
 8008a7a:	f7ff fedd 	bl	8008838 <_Balloc>
 8008a7e:	b930      	cbnz	r0, 8008a8e <__multiply+0x42>
 8008a80:	4602      	mov	r2, r0
 8008a82:	4b41      	ldr	r3, [pc, #260]	@ (8008b88 <__multiply+0x13c>)
 8008a84:	4841      	ldr	r0, [pc, #260]	@ (8008b8c <__multiply+0x140>)
 8008a86:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008a8a:	f000 fb9d 	bl	80091c8 <__assert_func>
 8008a8e:	f100 0414 	add.w	r4, r0, #20
 8008a92:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008a96:	4623      	mov	r3, r4
 8008a98:	2200      	movs	r2, #0
 8008a9a:	4573      	cmp	r3, lr
 8008a9c:	d320      	bcc.n	8008ae0 <__multiply+0x94>
 8008a9e:	f107 0814 	add.w	r8, r7, #20
 8008aa2:	f109 0114 	add.w	r1, r9, #20
 8008aa6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008aaa:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008aae:	9302      	str	r3, [sp, #8]
 8008ab0:	1beb      	subs	r3, r5, r7
 8008ab2:	3b15      	subs	r3, #21
 8008ab4:	f023 0303 	bic.w	r3, r3, #3
 8008ab8:	3304      	adds	r3, #4
 8008aba:	3715      	adds	r7, #21
 8008abc:	42bd      	cmp	r5, r7
 8008abe:	bf38      	it	cc
 8008ac0:	2304      	movcc	r3, #4
 8008ac2:	9301      	str	r3, [sp, #4]
 8008ac4:	9b02      	ldr	r3, [sp, #8]
 8008ac6:	9103      	str	r1, [sp, #12]
 8008ac8:	428b      	cmp	r3, r1
 8008aca:	d80c      	bhi.n	8008ae6 <__multiply+0x9a>
 8008acc:	2e00      	cmp	r6, #0
 8008ace:	dd03      	ble.n	8008ad8 <__multiply+0x8c>
 8008ad0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d055      	beq.n	8008b84 <__multiply+0x138>
 8008ad8:	6106      	str	r6, [r0, #16]
 8008ada:	b005      	add	sp, #20
 8008adc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ae0:	f843 2b04 	str.w	r2, [r3], #4
 8008ae4:	e7d9      	b.n	8008a9a <__multiply+0x4e>
 8008ae6:	f8b1 a000 	ldrh.w	sl, [r1]
 8008aea:	f1ba 0f00 	cmp.w	sl, #0
 8008aee:	d01f      	beq.n	8008b30 <__multiply+0xe4>
 8008af0:	46c4      	mov	ip, r8
 8008af2:	46a1      	mov	r9, r4
 8008af4:	2700      	movs	r7, #0
 8008af6:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008afa:	f8d9 3000 	ldr.w	r3, [r9]
 8008afe:	fa1f fb82 	uxth.w	fp, r2
 8008b02:	b29b      	uxth	r3, r3
 8008b04:	fb0a 330b 	mla	r3, sl, fp, r3
 8008b08:	443b      	add	r3, r7
 8008b0a:	f8d9 7000 	ldr.w	r7, [r9]
 8008b0e:	0c12      	lsrs	r2, r2, #16
 8008b10:	0c3f      	lsrs	r7, r7, #16
 8008b12:	fb0a 7202 	mla	r2, sl, r2, r7
 8008b16:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008b1a:	b29b      	uxth	r3, r3
 8008b1c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008b20:	4565      	cmp	r5, ip
 8008b22:	f849 3b04 	str.w	r3, [r9], #4
 8008b26:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008b2a:	d8e4      	bhi.n	8008af6 <__multiply+0xaa>
 8008b2c:	9b01      	ldr	r3, [sp, #4]
 8008b2e:	50e7      	str	r7, [r4, r3]
 8008b30:	9b03      	ldr	r3, [sp, #12]
 8008b32:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008b36:	3104      	adds	r1, #4
 8008b38:	f1b9 0f00 	cmp.w	r9, #0
 8008b3c:	d020      	beq.n	8008b80 <__multiply+0x134>
 8008b3e:	6823      	ldr	r3, [r4, #0]
 8008b40:	4647      	mov	r7, r8
 8008b42:	46a4      	mov	ip, r4
 8008b44:	f04f 0a00 	mov.w	sl, #0
 8008b48:	f8b7 b000 	ldrh.w	fp, [r7]
 8008b4c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008b50:	fb09 220b 	mla	r2, r9, fp, r2
 8008b54:	4452      	add	r2, sl
 8008b56:	b29b      	uxth	r3, r3
 8008b58:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008b5c:	f84c 3b04 	str.w	r3, [ip], #4
 8008b60:	f857 3b04 	ldr.w	r3, [r7], #4
 8008b64:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008b68:	f8bc 3000 	ldrh.w	r3, [ip]
 8008b6c:	fb09 330a 	mla	r3, r9, sl, r3
 8008b70:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008b74:	42bd      	cmp	r5, r7
 8008b76:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008b7a:	d8e5      	bhi.n	8008b48 <__multiply+0xfc>
 8008b7c:	9a01      	ldr	r2, [sp, #4]
 8008b7e:	50a3      	str	r3, [r4, r2]
 8008b80:	3404      	adds	r4, #4
 8008b82:	e79f      	b.n	8008ac4 <__multiply+0x78>
 8008b84:	3e01      	subs	r6, #1
 8008b86:	e7a1      	b.n	8008acc <__multiply+0x80>
 8008b88:	08009800 	.word	0x08009800
 8008b8c:	08009811 	.word	0x08009811

08008b90 <__pow5mult>:
 8008b90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b94:	4615      	mov	r5, r2
 8008b96:	f012 0203 	ands.w	r2, r2, #3
 8008b9a:	4607      	mov	r7, r0
 8008b9c:	460e      	mov	r6, r1
 8008b9e:	d007      	beq.n	8008bb0 <__pow5mult+0x20>
 8008ba0:	4c25      	ldr	r4, [pc, #148]	@ (8008c38 <__pow5mult+0xa8>)
 8008ba2:	3a01      	subs	r2, #1
 8008ba4:	2300      	movs	r3, #0
 8008ba6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008baa:	f7ff fea7 	bl	80088fc <__multadd>
 8008bae:	4606      	mov	r6, r0
 8008bb0:	10ad      	asrs	r5, r5, #2
 8008bb2:	d03d      	beq.n	8008c30 <__pow5mult+0xa0>
 8008bb4:	69fc      	ldr	r4, [r7, #28]
 8008bb6:	b97c      	cbnz	r4, 8008bd8 <__pow5mult+0x48>
 8008bb8:	2010      	movs	r0, #16
 8008bba:	f7ff fd87 	bl	80086cc <malloc>
 8008bbe:	4602      	mov	r2, r0
 8008bc0:	61f8      	str	r0, [r7, #28]
 8008bc2:	b928      	cbnz	r0, 8008bd0 <__pow5mult+0x40>
 8008bc4:	4b1d      	ldr	r3, [pc, #116]	@ (8008c3c <__pow5mult+0xac>)
 8008bc6:	481e      	ldr	r0, [pc, #120]	@ (8008c40 <__pow5mult+0xb0>)
 8008bc8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008bcc:	f000 fafc 	bl	80091c8 <__assert_func>
 8008bd0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008bd4:	6004      	str	r4, [r0, #0]
 8008bd6:	60c4      	str	r4, [r0, #12]
 8008bd8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008bdc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008be0:	b94c      	cbnz	r4, 8008bf6 <__pow5mult+0x66>
 8008be2:	f240 2171 	movw	r1, #625	@ 0x271
 8008be6:	4638      	mov	r0, r7
 8008be8:	f7ff ff1a 	bl	8008a20 <__i2b>
 8008bec:	2300      	movs	r3, #0
 8008bee:	f8c8 0008 	str.w	r0, [r8, #8]
 8008bf2:	4604      	mov	r4, r0
 8008bf4:	6003      	str	r3, [r0, #0]
 8008bf6:	f04f 0900 	mov.w	r9, #0
 8008bfa:	07eb      	lsls	r3, r5, #31
 8008bfc:	d50a      	bpl.n	8008c14 <__pow5mult+0x84>
 8008bfe:	4631      	mov	r1, r6
 8008c00:	4622      	mov	r2, r4
 8008c02:	4638      	mov	r0, r7
 8008c04:	f7ff ff22 	bl	8008a4c <__multiply>
 8008c08:	4631      	mov	r1, r6
 8008c0a:	4680      	mov	r8, r0
 8008c0c:	4638      	mov	r0, r7
 8008c0e:	f7ff fe53 	bl	80088b8 <_Bfree>
 8008c12:	4646      	mov	r6, r8
 8008c14:	106d      	asrs	r5, r5, #1
 8008c16:	d00b      	beq.n	8008c30 <__pow5mult+0xa0>
 8008c18:	6820      	ldr	r0, [r4, #0]
 8008c1a:	b938      	cbnz	r0, 8008c2c <__pow5mult+0x9c>
 8008c1c:	4622      	mov	r2, r4
 8008c1e:	4621      	mov	r1, r4
 8008c20:	4638      	mov	r0, r7
 8008c22:	f7ff ff13 	bl	8008a4c <__multiply>
 8008c26:	6020      	str	r0, [r4, #0]
 8008c28:	f8c0 9000 	str.w	r9, [r0]
 8008c2c:	4604      	mov	r4, r0
 8008c2e:	e7e4      	b.n	8008bfa <__pow5mult+0x6a>
 8008c30:	4630      	mov	r0, r6
 8008c32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008c36:	bf00      	nop
 8008c38:	080098c4 	.word	0x080098c4
 8008c3c:	08009791 	.word	0x08009791
 8008c40:	08009811 	.word	0x08009811

08008c44 <__lshift>:
 8008c44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c48:	460c      	mov	r4, r1
 8008c4a:	6849      	ldr	r1, [r1, #4]
 8008c4c:	6923      	ldr	r3, [r4, #16]
 8008c4e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008c52:	68a3      	ldr	r3, [r4, #8]
 8008c54:	4607      	mov	r7, r0
 8008c56:	4691      	mov	r9, r2
 8008c58:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008c5c:	f108 0601 	add.w	r6, r8, #1
 8008c60:	42b3      	cmp	r3, r6
 8008c62:	db0b      	blt.n	8008c7c <__lshift+0x38>
 8008c64:	4638      	mov	r0, r7
 8008c66:	f7ff fde7 	bl	8008838 <_Balloc>
 8008c6a:	4605      	mov	r5, r0
 8008c6c:	b948      	cbnz	r0, 8008c82 <__lshift+0x3e>
 8008c6e:	4602      	mov	r2, r0
 8008c70:	4b28      	ldr	r3, [pc, #160]	@ (8008d14 <__lshift+0xd0>)
 8008c72:	4829      	ldr	r0, [pc, #164]	@ (8008d18 <__lshift+0xd4>)
 8008c74:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008c78:	f000 faa6 	bl	80091c8 <__assert_func>
 8008c7c:	3101      	adds	r1, #1
 8008c7e:	005b      	lsls	r3, r3, #1
 8008c80:	e7ee      	b.n	8008c60 <__lshift+0x1c>
 8008c82:	2300      	movs	r3, #0
 8008c84:	f100 0114 	add.w	r1, r0, #20
 8008c88:	f100 0210 	add.w	r2, r0, #16
 8008c8c:	4618      	mov	r0, r3
 8008c8e:	4553      	cmp	r3, sl
 8008c90:	db33      	blt.n	8008cfa <__lshift+0xb6>
 8008c92:	6920      	ldr	r0, [r4, #16]
 8008c94:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008c98:	f104 0314 	add.w	r3, r4, #20
 8008c9c:	f019 091f 	ands.w	r9, r9, #31
 8008ca0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008ca4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008ca8:	d02b      	beq.n	8008d02 <__lshift+0xbe>
 8008caa:	f1c9 0e20 	rsb	lr, r9, #32
 8008cae:	468a      	mov	sl, r1
 8008cb0:	2200      	movs	r2, #0
 8008cb2:	6818      	ldr	r0, [r3, #0]
 8008cb4:	fa00 f009 	lsl.w	r0, r0, r9
 8008cb8:	4310      	orrs	r0, r2
 8008cba:	f84a 0b04 	str.w	r0, [sl], #4
 8008cbe:	f853 2b04 	ldr.w	r2, [r3], #4
 8008cc2:	459c      	cmp	ip, r3
 8008cc4:	fa22 f20e 	lsr.w	r2, r2, lr
 8008cc8:	d8f3      	bhi.n	8008cb2 <__lshift+0x6e>
 8008cca:	ebac 0304 	sub.w	r3, ip, r4
 8008cce:	3b15      	subs	r3, #21
 8008cd0:	f023 0303 	bic.w	r3, r3, #3
 8008cd4:	3304      	adds	r3, #4
 8008cd6:	f104 0015 	add.w	r0, r4, #21
 8008cda:	4560      	cmp	r0, ip
 8008cdc:	bf88      	it	hi
 8008cde:	2304      	movhi	r3, #4
 8008ce0:	50ca      	str	r2, [r1, r3]
 8008ce2:	b10a      	cbz	r2, 8008ce8 <__lshift+0xa4>
 8008ce4:	f108 0602 	add.w	r6, r8, #2
 8008ce8:	3e01      	subs	r6, #1
 8008cea:	4638      	mov	r0, r7
 8008cec:	612e      	str	r6, [r5, #16]
 8008cee:	4621      	mov	r1, r4
 8008cf0:	f7ff fde2 	bl	80088b8 <_Bfree>
 8008cf4:	4628      	mov	r0, r5
 8008cf6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008cfa:	f842 0f04 	str.w	r0, [r2, #4]!
 8008cfe:	3301      	adds	r3, #1
 8008d00:	e7c5      	b.n	8008c8e <__lshift+0x4a>
 8008d02:	3904      	subs	r1, #4
 8008d04:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d08:	f841 2f04 	str.w	r2, [r1, #4]!
 8008d0c:	459c      	cmp	ip, r3
 8008d0e:	d8f9      	bhi.n	8008d04 <__lshift+0xc0>
 8008d10:	e7ea      	b.n	8008ce8 <__lshift+0xa4>
 8008d12:	bf00      	nop
 8008d14:	08009800 	.word	0x08009800
 8008d18:	08009811 	.word	0x08009811

08008d1c <__mcmp>:
 8008d1c:	690a      	ldr	r2, [r1, #16]
 8008d1e:	4603      	mov	r3, r0
 8008d20:	6900      	ldr	r0, [r0, #16]
 8008d22:	1a80      	subs	r0, r0, r2
 8008d24:	b530      	push	{r4, r5, lr}
 8008d26:	d10e      	bne.n	8008d46 <__mcmp+0x2a>
 8008d28:	3314      	adds	r3, #20
 8008d2a:	3114      	adds	r1, #20
 8008d2c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008d30:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008d34:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008d38:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008d3c:	4295      	cmp	r5, r2
 8008d3e:	d003      	beq.n	8008d48 <__mcmp+0x2c>
 8008d40:	d205      	bcs.n	8008d4e <__mcmp+0x32>
 8008d42:	f04f 30ff 	mov.w	r0, #4294967295
 8008d46:	bd30      	pop	{r4, r5, pc}
 8008d48:	42a3      	cmp	r3, r4
 8008d4a:	d3f3      	bcc.n	8008d34 <__mcmp+0x18>
 8008d4c:	e7fb      	b.n	8008d46 <__mcmp+0x2a>
 8008d4e:	2001      	movs	r0, #1
 8008d50:	e7f9      	b.n	8008d46 <__mcmp+0x2a>
	...

08008d54 <__mdiff>:
 8008d54:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d58:	4689      	mov	r9, r1
 8008d5a:	4606      	mov	r6, r0
 8008d5c:	4611      	mov	r1, r2
 8008d5e:	4648      	mov	r0, r9
 8008d60:	4614      	mov	r4, r2
 8008d62:	f7ff ffdb 	bl	8008d1c <__mcmp>
 8008d66:	1e05      	subs	r5, r0, #0
 8008d68:	d112      	bne.n	8008d90 <__mdiff+0x3c>
 8008d6a:	4629      	mov	r1, r5
 8008d6c:	4630      	mov	r0, r6
 8008d6e:	f7ff fd63 	bl	8008838 <_Balloc>
 8008d72:	4602      	mov	r2, r0
 8008d74:	b928      	cbnz	r0, 8008d82 <__mdiff+0x2e>
 8008d76:	4b3f      	ldr	r3, [pc, #252]	@ (8008e74 <__mdiff+0x120>)
 8008d78:	f240 2137 	movw	r1, #567	@ 0x237
 8008d7c:	483e      	ldr	r0, [pc, #248]	@ (8008e78 <__mdiff+0x124>)
 8008d7e:	f000 fa23 	bl	80091c8 <__assert_func>
 8008d82:	2301      	movs	r3, #1
 8008d84:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008d88:	4610      	mov	r0, r2
 8008d8a:	b003      	add	sp, #12
 8008d8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d90:	bfbc      	itt	lt
 8008d92:	464b      	movlt	r3, r9
 8008d94:	46a1      	movlt	r9, r4
 8008d96:	4630      	mov	r0, r6
 8008d98:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008d9c:	bfba      	itte	lt
 8008d9e:	461c      	movlt	r4, r3
 8008da0:	2501      	movlt	r5, #1
 8008da2:	2500      	movge	r5, #0
 8008da4:	f7ff fd48 	bl	8008838 <_Balloc>
 8008da8:	4602      	mov	r2, r0
 8008daa:	b918      	cbnz	r0, 8008db4 <__mdiff+0x60>
 8008dac:	4b31      	ldr	r3, [pc, #196]	@ (8008e74 <__mdiff+0x120>)
 8008dae:	f240 2145 	movw	r1, #581	@ 0x245
 8008db2:	e7e3      	b.n	8008d7c <__mdiff+0x28>
 8008db4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008db8:	6926      	ldr	r6, [r4, #16]
 8008dba:	60c5      	str	r5, [r0, #12]
 8008dbc:	f109 0310 	add.w	r3, r9, #16
 8008dc0:	f109 0514 	add.w	r5, r9, #20
 8008dc4:	f104 0e14 	add.w	lr, r4, #20
 8008dc8:	f100 0b14 	add.w	fp, r0, #20
 8008dcc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008dd0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008dd4:	9301      	str	r3, [sp, #4]
 8008dd6:	46d9      	mov	r9, fp
 8008dd8:	f04f 0c00 	mov.w	ip, #0
 8008ddc:	9b01      	ldr	r3, [sp, #4]
 8008dde:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008de2:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008de6:	9301      	str	r3, [sp, #4]
 8008de8:	fa1f f38a 	uxth.w	r3, sl
 8008dec:	4619      	mov	r1, r3
 8008dee:	b283      	uxth	r3, r0
 8008df0:	1acb      	subs	r3, r1, r3
 8008df2:	0c00      	lsrs	r0, r0, #16
 8008df4:	4463      	add	r3, ip
 8008df6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008dfa:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008dfe:	b29b      	uxth	r3, r3
 8008e00:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008e04:	4576      	cmp	r6, lr
 8008e06:	f849 3b04 	str.w	r3, [r9], #4
 8008e0a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008e0e:	d8e5      	bhi.n	8008ddc <__mdiff+0x88>
 8008e10:	1b33      	subs	r3, r6, r4
 8008e12:	3b15      	subs	r3, #21
 8008e14:	f023 0303 	bic.w	r3, r3, #3
 8008e18:	3415      	adds	r4, #21
 8008e1a:	3304      	adds	r3, #4
 8008e1c:	42a6      	cmp	r6, r4
 8008e1e:	bf38      	it	cc
 8008e20:	2304      	movcc	r3, #4
 8008e22:	441d      	add	r5, r3
 8008e24:	445b      	add	r3, fp
 8008e26:	461e      	mov	r6, r3
 8008e28:	462c      	mov	r4, r5
 8008e2a:	4544      	cmp	r4, r8
 8008e2c:	d30e      	bcc.n	8008e4c <__mdiff+0xf8>
 8008e2e:	f108 0103 	add.w	r1, r8, #3
 8008e32:	1b49      	subs	r1, r1, r5
 8008e34:	f021 0103 	bic.w	r1, r1, #3
 8008e38:	3d03      	subs	r5, #3
 8008e3a:	45a8      	cmp	r8, r5
 8008e3c:	bf38      	it	cc
 8008e3e:	2100      	movcc	r1, #0
 8008e40:	440b      	add	r3, r1
 8008e42:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008e46:	b191      	cbz	r1, 8008e6e <__mdiff+0x11a>
 8008e48:	6117      	str	r7, [r2, #16]
 8008e4a:	e79d      	b.n	8008d88 <__mdiff+0x34>
 8008e4c:	f854 1b04 	ldr.w	r1, [r4], #4
 8008e50:	46e6      	mov	lr, ip
 8008e52:	0c08      	lsrs	r0, r1, #16
 8008e54:	fa1c fc81 	uxtah	ip, ip, r1
 8008e58:	4471      	add	r1, lr
 8008e5a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008e5e:	b289      	uxth	r1, r1
 8008e60:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008e64:	f846 1b04 	str.w	r1, [r6], #4
 8008e68:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008e6c:	e7dd      	b.n	8008e2a <__mdiff+0xd6>
 8008e6e:	3f01      	subs	r7, #1
 8008e70:	e7e7      	b.n	8008e42 <__mdiff+0xee>
 8008e72:	bf00      	nop
 8008e74:	08009800 	.word	0x08009800
 8008e78:	08009811 	.word	0x08009811

08008e7c <__d2b>:
 8008e7c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008e80:	460f      	mov	r7, r1
 8008e82:	2101      	movs	r1, #1
 8008e84:	ec59 8b10 	vmov	r8, r9, d0
 8008e88:	4616      	mov	r6, r2
 8008e8a:	f7ff fcd5 	bl	8008838 <_Balloc>
 8008e8e:	4604      	mov	r4, r0
 8008e90:	b930      	cbnz	r0, 8008ea0 <__d2b+0x24>
 8008e92:	4602      	mov	r2, r0
 8008e94:	4b23      	ldr	r3, [pc, #140]	@ (8008f24 <__d2b+0xa8>)
 8008e96:	4824      	ldr	r0, [pc, #144]	@ (8008f28 <__d2b+0xac>)
 8008e98:	f240 310f 	movw	r1, #783	@ 0x30f
 8008e9c:	f000 f994 	bl	80091c8 <__assert_func>
 8008ea0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008ea4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008ea8:	b10d      	cbz	r5, 8008eae <__d2b+0x32>
 8008eaa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008eae:	9301      	str	r3, [sp, #4]
 8008eb0:	f1b8 0300 	subs.w	r3, r8, #0
 8008eb4:	d023      	beq.n	8008efe <__d2b+0x82>
 8008eb6:	4668      	mov	r0, sp
 8008eb8:	9300      	str	r3, [sp, #0]
 8008eba:	f7ff fd84 	bl	80089c6 <__lo0bits>
 8008ebe:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008ec2:	b1d0      	cbz	r0, 8008efa <__d2b+0x7e>
 8008ec4:	f1c0 0320 	rsb	r3, r0, #32
 8008ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8008ecc:	430b      	orrs	r3, r1
 8008ece:	40c2      	lsrs	r2, r0
 8008ed0:	6163      	str	r3, [r4, #20]
 8008ed2:	9201      	str	r2, [sp, #4]
 8008ed4:	9b01      	ldr	r3, [sp, #4]
 8008ed6:	61a3      	str	r3, [r4, #24]
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	bf0c      	ite	eq
 8008edc:	2201      	moveq	r2, #1
 8008ede:	2202      	movne	r2, #2
 8008ee0:	6122      	str	r2, [r4, #16]
 8008ee2:	b1a5      	cbz	r5, 8008f0e <__d2b+0x92>
 8008ee4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008ee8:	4405      	add	r5, r0
 8008eea:	603d      	str	r5, [r7, #0]
 8008eec:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008ef0:	6030      	str	r0, [r6, #0]
 8008ef2:	4620      	mov	r0, r4
 8008ef4:	b003      	add	sp, #12
 8008ef6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008efa:	6161      	str	r1, [r4, #20]
 8008efc:	e7ea      	b.n	8008ed4 <__d2b+0x58>
 8008efe:	a801      	add	r0, sp, #4
 8008f00:	f7ff fd61 	bl	80089c6 <__lo0bits>
 8008f04:	9b01      	ldr	r3, [sp, #4]
 8008f06:	6163      	str	r3, [r4, #20]
 8008f08:	3020      	adds	r0, #32
 8008f0a:	2201      	movs	r2, #1
 8008f0c:	e7e8      	b.n	8008ee0 <__d2b+0x64>
 8008f0e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008f12:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008f16:	6038      	str	r0, [r7, #0]
 8008f18:	6918      	ldr	r0, [r3, #16]
 8008f1a:	f7ff fd35 	bl	8008988 <__hi0bits>
 8008f1e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008f22:	e7e5      	b.n	8008ef0 <__d2b+0x74>
 8008f24:	08009800 	.word	0x08009800
 8008f28:	08009811 	.word	0x08009811

08008f2c <__sflush_r>:
 8008f2c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008f30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f34:	0716      	lsls	r6, r2, #28
 8008f36:	4605      	mov	r5, r0
 8008f38:	460c      	mov	r4, r1
 8008f3a:	d454      	bmi.n	8008fe6 <__sflush_r+0xba>
 8008f3c:	684b      	ldr	r3, [r1, #4]
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	dc02      	bgt.n	8008f48 <__sflush_r+0x1c>
 8008f42:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	dd48      	ble.n	8008fda <__sflush_r+0xae>
 8008f48:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008f4a:	2e00      	cmp	r6, #0
 8008f4c:	d045      	beq.n	8008fda <__sflush_r+0xae>
 8008f4e:	2300      	movs	r3, #0
 8008f50:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008f54:	682f      	ldr	r7, [r5, #0]
 8008f56:	6a21      	ldr	r1, [r4, #32]
 8008f58:	602b      	str	r3, [r5, #0]
 8008f5a:	d030      	beq.n	8008fbe <__sflush_r+0x92>
 8008f5c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008f5e:	89a3      	ldrh	r3, [r4, #12]
 8008f60:	0759      	lsls	r1, r3, #29
 8008f62:	d505      	bpl.n	8008f70 <__sflush_r+0x44>
 8008f64:	6863      	ldr	r3, [r4, #4]
 8008f66:	1ad2      	subs	r2, r2, r3
 8008f68:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008f6a:	b10b      	cbz	r3, 8008f70 <__sflush_r+0x44>
 8008f6c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008f6e:	1ad2      	subs	r2, r2, r3
 8008f70:	2300      	movs	r3, #0
 8008f72:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008f74:	6a21      	ldr	r1, [r4, #32]
 8008f76:	4628      	mov	r0, r5
 8008f78:	47b0      	blx	r6
 8008f7a:	1c43      	adds	r3, r0, #1
 8008f7c:	89a3      	ldrh	r3, [r4, #12]
 8008f7e:	d106      	bne.n	8008f8e <__sflush_r+0x62>
 8008f80:	6829      	ldr	r1, [r5, #0]
 8008f82:	291d      	cmp	r1, #29
 8008f84:	d82b      	bhi.n	8008fde <__sflush_r+0xb2>
 8008f86:	4a2a      	ldr	r2, [pc, #168]	@ (8009030 <__sflush_r+0x104>)
 8008f88:	40ca      	lsrs	r2, r1
 8008f8a:	07d6      	lsls	r6, r2, #31
 8008f8c:	d527      	bpl.n	8008fde <__sflush_r+0xb2>
 8008f8e:	2200      	movs	r2, #0
 8008f90:	6062      	str	r2, [r4, #4]
 8008f92:	04d9      	lsls	r1, r3, #19
 8008f94:	6922      	ldr	r2, [r4, #16]
 8008f96:	6022      	str	r2, [r4, #0]
 8008f98:	d504      	bpl.n	8008fa4 <__sflush_r+0x78>
 8008f9a:	1c42      	adds	r2, r0, #1
 8008f9c:	d101      	bne.n	8008fa2 <__sflush_r+0x76>
 8008f9e:	682b      	ldr	r3, [r5, #0]
 8008fa0:	b903      	cbnz	r3, 8008fa4 <__sflush_r+0x78>
 8008fa2:	6560      	str	r0, [r4, #84]	@ 0x54
 8008fa4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008fa6:	602f      	str	r7, [r5, #0]
 8008fa8:	b1b9      	cbz	r1, 8008fda <__sflush_r+0xae>
 8008faa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008fae:	4299      	cmp	r1, r3
 8008fb0:	d002      	beq.n	8008fb8 <__sflush_r+0x8c>
 8008fb2:	4628      	mov	r0, r5
 8008fb4:	f7ff fb40 	bl	8008638 <_free_r>
 8008fb8:	2300      	movs	r3, #0
 8008fba:	6363      	str	r3, [r4, #52]	@ 0x34
 8008fbc:	e00d      	b.n	8008fda <__sflush_r+0xae>
 8008fbe:	2301      	movs	r3, #1
 8008fc0:	4628      	mov	r0, r5
 8008fc2:	47b0      	blx	r6
 8008fc4:	4602      	mov	r2, r0
 8008fc6:	1c50      	adds	r0, r2, #1
 8008fc8:	d1c9      	bne.n	8008f5e <__sflush_r+0x32>
 8008fca:	682b      	ldr	r3, [r5, #0]
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d0c6      	beq.n	8008f5e <__sflush_r+0x32>
 8008fd0:	2b1d      	cmp	r3, #29
 8008fd2:	d001      	beq.n	8008fd8 <__sflush_r+0xac>
 8008fd4:	2b16      	cmp	r3, #22
 8008fd6:	d11e      	bne.n	8009016 <__sflush_r+0xea>
 8008fd8:	602f      	str	r7, [r5, #0]
 8008fda:	2000      	movs	r0, #0
 8008fdc:	e022      	b.n	8009024 <__sflush_r+0xf8>
 8008fde:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008fe2:	b21b      	sxth	r3, r3
 8008fe4:	e01b      	b.n	800901e <__sflush_r+0xf2>
 8008fe6:	690f      	ldr	r7, [r1, #16]
 8008fe8:	2f00      	cmp	r7, #0
 8008fea:	d0f6      	beq.n	8008fda <__sflush_r+0xae>
 8008fec:	0793      	lsls	r3, r2, #30
 8008fee:	680e      	ldr	r6, [r1, #0]
 8008ff0:	bf08      	it	eq
 8008ff2:	694b      	ldreq	r3, [r1, #20]
 8008ff4:	600f      	str	r7, [r1, #0]
 8008ff6:	bf18      	it	ne
 8008ff8:	2300      	movne	r3, #0
 8008ffa:	eba6 0807 	sub.w	r8, r6, r7
 8008ffe:	608b      	str	r3, [r1, #8]
 8009000:	f1b8 0f00 	cmp.w	r8, #0
 8009004:	dde9      	ble.n	8008fda <__sflush_r+0xae>
 8009006:	6a21      	ldr	r1, [r4, #32]
 8009008:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800900a:	4643      	mov	r3, r8
 800900c:	463a      	mov	r2, r7
 800900e:	4628      	mov	r0, r5
 8009010:	47b0      	blx	r6
 8009012:	2800      	cmp	r0, #0
 8009014:	dc08      	bgt.n	8009028 <__sflush_r+0xfc>
 8009016:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800901a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800901e:	81a3      	strh	r3, [r4, #12]
 8009020:	f04f 30ff 	mov.w	r0, #4294967295
 8009024:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009028:	4407      	add	r7, r0
 800902a:	eba8 0800 	sub.w	r8, r8, r0
 800902e:	e7e7      	b.n	8009000 <__sflush_r+0xd4>
 8009030:	20400001 	.word	0x20400001

08009034 <_fflush_r>:
 8009034:	b538      	push	{r3, r4, r5, lr}
 8009036:	690b      	ldr	r3, [r1, #16]
 8009038:	4605      	mov	r5, r0
 800903a:	460c      	mov	r4, r1
 800903c:	b913      	cbnz	r3, 8009044 <_fflush_r+0x10>
 800903e:	2500      	movs	r5, #0
 8009040:	4628      	mov	r0, r5
 8009042:	bd38      	pop	{r3, r4, r5, pc}
 8009044:	b118      	cbz	r0, 800904e <_fflush_r+0x1a>
 8009046:	6a03      	ldr	r3, [r0, #32]
 8009048:	b90b      	cbnz	r3, 800904e <_fflush_r+0x1a>
 800904a:	f7fe fab1 	bl	80075b0 <__sinit>
 800904e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009052:	2b00      	cmp	r3, #0
 8009054:	d0f3      	beq.n	800903e <_fflush_r+0xa>
 8009056:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009058:	07d0      	lsls	r0, r2, #31
 800905a:	d404      	bmi.n	8009066 <_fflush_r+0x32>
 800905c:	0599      	lsls	r1, r3, #22
 800905e:	d402      	bmi.n	8009066 <_fflush_r+0x32>
 8009060:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009062:	f7fe fc8e 	bl	8007982 <__retarget_lock_acquire_recursive>
 8009066:	4628      	mov	r0, r5
 8009068:	4621      	mov	r1, r4
 800906a:	f7ff ff5f 	bl	8008f2c <__sflush_r>
 800906e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009070:	07da      	lsls	r2, r3, #31
 8009072:	4605      	mov	r5, r0
 8009074:	d4e4      	bmi.n	8009040 <_fflush_r+0xc>
 8009076:	89a3      	ldrh	r3, [r4, #12]
 8009078:	059b      	lsls	r3, r3, #22
 800907a:	d4e1      	bmi.n	8009040 <_fflush_r+0xc>
 800907c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800907e:	f7fe fc81 	bl	8007984 <__retarget_lock_release_recursive>
 8009082:	e7dd      	b.n	8009040 <_fflush_r+0xc>

08009084 <__swhatbuf_r>:
 8009084:	b570      	push	{r4, r5, r6, lr}
 8009086:	460c      	mov	r4, r1
 8009088:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800908c:	2900      	cmp	r1, #0
 800908e:	b096      	sub	sp, #88	@ 0x58
 8009090:	4615      	mov	r5, r2
 8009092:	461e      	mov	r6, r3
 8009094:	da0d      	bge.n	80090b2 <__swhatbuf_r+0x2e>
 8009096:	89a3      	ldrh	r3, [r4, #12]
 8009098:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800909c:	f04f 0100 	mov.w	r1, #0
 80090a0:	bf14      	ite	ne
 80090a2:	2340      	movne	r3, #64	@ 0x40
 80090a4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80090a8:	2000      	movs	r0, #0
 80090aa:	6031      	str	r1, [r6, #0]
 80090ac:	602b      	str	r3, [r5, #0]
 80090ae:	b016      	add	sp, #88	@ 0x58
 80090b0:	bd70      	pop	{r4, r5, r6, pc}
 80090b2:	466a      	mov	r2, sp
 80090b4:	f000 f848 	bl	8009148 <_fstat_r>
 80090b8:	2800      	cmp	r0, #0
 80090ba:	dbec      	blt.n	8009096 <__swhatbuf_r+0x12>
 80090bc:	9901      	ldr	r1, [sp, #4]
 80090be:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80090c2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80090c6:	4259      	negs	r1, r3
 80090c8:	4159      	adcs	r1, r3
 80090ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80090ce:	e7eb      	b.n	80090a8 <__swhatbuf_r+0x24>

080090d0 <__smakebuf_r>:
 80090d0:	898b      	ldrh	r3, [r1, #12]
 80090d2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80090d4:	079d      	lsls	r5, r3, #30
 80090d6:	4606      	mov	r6, r0
 80090d8:	460c      	mov	r4, r1
 80090da:	d507      	bpl.n	80090ec <__smakebuf_r+0x1c>
 80090dc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80090e0:	6023      	str	r3, [r4, #0]
 80090e2:	6123      	str	r3, [r4, #16]
 80090e4:	2301      	movs	r3, #1
 80090e6:	6163      	str	r3, [r4, #20]
 80090e8:	b003      	add	sp, #12
 80090ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80090ec:	ab01      	add	r3, sp, #4
 80090ee:	466a      	mov	r2, sp
 80090f0:	f7ff ffc8 	bl	8009084 <__swhatbuf_r>
 80090f4:	9f00      	ldr	r7, [sp, #0]
 80090f6:	4605      	mov	r5, r0
 80090f8:	4639      	mov	r1, r7
 80090fa:	4630      	mov	r0, r6
 80090fc:	f7ff fb10 	bl	8008720 <_malloc_r>
 8009100:	b948      	cbnz	r0, 8009116 <__smakebuf_r+0x46>
 8009102:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009106:	059a      	lsls	r2, r3, #22
 8009108:	d4ee      	bmi.n	80090e8 <__smakebuf_r+0x18>
 800910a:	f023 0303 	bic.w	r3, r3, #3
 800910e:	f043 0302 	orr.w	r3, r3, #2
 8009112:	81a3      	strh	r3, [r4, #12]
 8009114:	e7e2      	b.n	80090dc <__smakebuf_r+0xc>
 8009116:	89a3      	ldrh	r3, [r4, #12]
 8009118:	6020      	str	r0, [r4, #0]
 800911a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800911e:	81a3      	strh	r3, [r4, #12]
 8009120:	9b01      	ldr	r3, [sp, #4]
 8009122:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009126:	b15b      	cbz	r3, 8009140 <__smakebuf_r+0x70>
 8009128:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800912c:	4630      	mov	r0, r6
 800912e:	f000 f81d 	bl	800916c <_isatty_r>
 8009132:	b128      	cbz	r0, 8009140 <__smakebuf_r+0x70>
 8009134:	89a3      	ldrh	r3, [r4, #12]
 8009136:	f023 0303 	bic.w	r3, r3, #3
 800913a:	f043 0301 	orr.w	r3, r3, #1
 800913e:	81a3      	strh	r3, [r4, #12]
 8009140:	89a3      	ldrh	r3, [r4, #12]
 8009142:	431d      	orrs	r5, r3
 8009144:	81a5      	strh	r5, [r4, #12]
 8009146:	e7cf      	b.n	80090e8 <__smakebuf_r+0x18>

08009148 <_fstat_r>:
 8009148:	b538      	push	{r3, r4, r5, lr}
 800914a:	4d07      	ldr	r5, [pc, #28]	@ (8009168 <_fstat_r+0x20>)
 800914c:	2300      	movs	r3, #0
 800914e:	4604      	mov	r4, r0
 8009150:	4608      	mov	r0, r1
 8009152:	4611      	mov	r1, r2
 8009154:	602b      	str	r3, [r5, #0]
 8009156:	f7f8 fca5 	bl	8001aa4 <_fstat>
 800915a:	1c43      	adds	r3, r0, #1
 800915c:	d102      	bne.n	8009164 <_fstat_r+0x1c>
 800915e:	682b      	ldr	r3, [r5, #0]
 8009160:	b103      	cbz	r3, 8009164 <_fstat_r+0x1c>
 8009162:	6023      	str	r3, [r4, #0]
 8009164:	bd38      	pop	{r3, r4, r5, pc}
 8009166:	bf00      	nop
 8009168:	200404f0 	.word	0x200404f0

0800916c <_isatty_r>:
 800916c:	b538      	push	{r3, r4, r5, lr}
 800916e:	4d06      	ldr	r5, [pc, #24]	@ (8009188 <_isatty_r+0x1c>)
 8009170:	2300      	movs	r3, #0
 8009172:	4604      	mov	r4, r0
 8009174:	4608      	mov	r0, r1
 8009176:	602b      	str	r3, [r5, #0]
 8009178:	f7f8 fca4 	bl	8001ac4 <_isatty>
 800917c:	1c43      	adds	r3, r0, #1
 800917e:	d102      	bne.n	8009186 <_isatty_r+0x1a>
 8009180:	682b      	ldr	r3, [r5, #0]
 8009182:	b103      	cbz	r3, 8009186 <_isatty_r+0x1a>
 8009184:	6023      	str	r3, [r4, #0]
 8009186:	bd38      	pop	{r3, r4, r5, pc}
 8009188:	200404f0 	.word	0x200404f0

0800918c <_sbrk_r>:
 800918c:	b538      	push	{r3, r4, r5, lr}
 800918e:	4d06      	ldr	r5, [pc, #24]	@ (80091a8 <_sbrk_r+0x1c>)
 8009190:	2300      	movs	r3, #0
 8009192:	4604      	mov	r4, r0
 8009194:	4608      	mov	r0, r1
 8009196:	602b      	str	r3, [r5, #0]
 8009198:	f7f8 fcac 	bl	8001af4 <_sbrk>
 800919c:	1c43      	adds	r3, r0, #1
 800919e:	d102      	bne.n	80091a6 <_sbrk_r+0x1a>
 80091a0:	682b      	ldr	r3, [r5, #0]
 80091a2:	b103      	cbz	r3, 80091a6 <_sbrk_r+0x1a>
 80091a4:	6023      	str	r3, [r4, #0]
 80091a6:	bd38      	pop	{r3, r4, r5, pc}
 80091a8:	200404f0 	.word	0x200404f0

080091ac <memcpy>:
 80091ac:	440a      	add	r2, r1
 80091ae:	4291      	cmp	r1, r2
 80091b0:	f100 33ff 	add.w	r3, r0, #4294967295
 80091b4:	d100      	bne.n	80091b8 <memcpy+0xc>
 80091b6:	4770      	bx	lr
 80091b8:	b510      	push	{r4, lr}
 80091ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80091be:	f803 4f01 	strb.w	r4, [r3, #1]!
 80091c2:	4291      	cmp	r1, r2
 80091c4:	d1f9      	bne.n	80091ba <memcpy+0xe>
 80091c6:	bd10      	pop	{r4, pc}

080091c8 <__assert_func>:
 80091c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80091ca:	4614      	mov	r4, r2
 80091cc:	461a      	mov	r2, r3
 80091ce:	4b09      	ldr	r3, [pc, #36]	@ (80091f4 <__assert_func+0x2c>)
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	4605      	mov	r5, r0
 80091d4:	68d8      	ldr	r0, [r3, #12]
 80091d6:	b14c      	cbz	r4, 80091ec <__assert_func+0x24>
 80091d8:	4b07      	ldr	r3, [pc, #28]	@ (80091f8 <__assert_func+0x30>)
 80091da:	9100      	str	r1, [sp, #0]
 80091dc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80091e0:	4906      	ldr	r1, [pc, #24]	@ (80091fc <__assert_func+0x34>)
 80091e2:	462b      	mov	r3, r5
 80091e4:	f000 f842 	bl	800926c <fiprintf>
 80091e8:	f000 f852 	bl	8009290 <abort>
 80091ec:	4b04      	ldr	r3, [pc, #16]	@ (8009200 <__assert_func+0x38>)
 80091ee:	461c      	mov	r4, r3
 80091f0:	e7f3      	b.n	80091da <__assert_func+0x12>
 80091f2:	bf00      	nop
 80091f4:	20040018 	.word	0x20040018
 80091f8:	08009874 	.word	0x08009874
 80091fc:	08009881 	.word	0x08009881
 8009200:	080098af 	.word	0x080098af

08009204 <_calloc_r>:
 8009204:	b570      	push	{r4, r5, r6, lr}
 8009206:	fba1 5402 	umull	r5, r4, r1, r2
 800920a:	b934      	cbnz	r4, 800921a <_calloc_r+0x16>
 800920c:	4629      	mov	r1, r5
 800920e:	f7ff fa87 	bl	8008720 <_malloc_r>
 8009212:	4606      	mov	r6, r0
 8009214:	b928      	cbnz	r0, 8009222 <_calloc_r+0x1e>
 8009216:	4630      	mov	r0, r6
 8009218:	bd70      	pop	{r4, r5, r6, pc}
 800921a:	220c      	movs	r2, #12
 800921c:	6002      	str	r2, [r0, #0]
 800921e:	2600      	movs	r6, #0
 8009220:	e7f9      	b.n	8009216 <_calloc_r+0x12>
 8009222:	462a      	mov	r2, r5
 8009224:	4621      	mov	r1, r4
 8009226:	f7fe fb2f 	bl	8007888 <memset>
 800922a:	e7f4      	b.n	8009216 <_calloc_r+0x12>

0800922c <__ascii_mbtowc>:
 800922c:	b082      	sub	sp, #8
 800922e:	b901      	cbnz	r1, 8009232 <__ascii_mbtowc+0x6>
 8009230:	a901      	add	r1, sp, #4
 8009232:	b142      	cbz	r2, 8009246 <__ascii_mbtowc+0x1a>
 8009234:	b14b      	cbz	r3, 800924a <__ascii_mbtowc+0x1e>
 8009236:	7813      	ldrb	r3, [r2, #0]
 8009238:	600b      	str	r3, [r1, #0]
 800923a:	7812      	ldrb	r2, [r2, #0]
 800923c:	1e10      	subs	r0, r2, #0
 800923e:	bf18      	it	ne
 8009240:	2001      	movne	r0, #1
 8009242:	b002      	add	sp, #8
 8009244:	4770      	bx	lr
 8009246:	4610      	mov	r0, r2
 8009248:	e7fb      	b.n	8009242 <__ascii_mbtowc+0x16>
 800924a:	f06f 0001 	mvn.w	r0, #1
 800924e:	e7f8      	b.n	8009242 <__ascii_mbtowc+0x16>

08009250 <__ascii_wctomb>:
 8009250:	4603      	mov	r3, r0
 8009252:	4608      	mov	r0, r1
 8009254:	b141      	cbz	r1, 8009268 <__ascii_wctomb+0x18>
 8009256:	2aff      	cmp	r2, #255	@ 0xff
 8009258:	d904      	bls.n	8009264 <__ascii_wctomb+0x14>
 800925a:	228a      	movs	r2, #138	@ 0x8a
 800925c:	601a      	str	r2, [r3, #0]
 800925e:	f04f 30ff 	mov.w	r0, #4294967295
 8009262:	4770      	bx	lr
 8009264:	700a      	strb	r2, [r1, #0]
 8009266:	2001      	movs	r0, #1
 8009268:	4770      	bx	lr
	...

0800926c <fiprintf>:
 800926c:	b40e      	push	{r1, r2, r3}
 800926e:	b503      	push	{r0, r1, lr}
 8009270:	4601      	mov	r1, r0
 8009272:	ab03      	add	r3, sp, #12
 8009274:	4805      	ldr	r0, [pc, #20]	@ (800928c <fiprintf+0x20>)
 8009276:	f853 2b04 	ldr.w	r2, [r3], #4
 800927a:	6800      	ldr	r0, [r0, #0]
 800927c:	9301      	str	r3, [sp, #4]
 800927e:	f000 f837 	bl	80092f0 <_vfiprintf_r>
 8009282:	b002      	add	sp, #8
 8009284:	f85d eb04 	ldr.w	lr, [sp], #4
 8009288:	b003      	add	sp, #12
 800928a:	4770      	bx	lr
 800928c:	20040018 	.word	0x20040018

08009290 <abort>:
 8009290:	b508      	push	{r3, lr}
 8009292:	2006      	movs	r0, #6
 8009294:	f000 f96c 	bl	8009570 <raise>
 8009298:	2001      	movs	r0, #1
 800929a:	f7f8 fbb3 	bl	8001a04 <_exit>

0800929e <__sfputc_r>:
 800929e:	6893      	ldr	r3, [r2, #8]
 80092a0:	3b01      	subs	r3, #1
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	b410      	push	{r4}
 80092a6:	6093      	str	r3, [r2, #8]
 80092a8:	da08      	bge.n	80092bc <__sfputc_r+0x1e>
 80092aa:	6994      	ldr	r4, [r2, #24]
 80092ac:	42a3      	cmp	r3, r4
 80092ae:	db01      	blt.n	80092b4 <__sfputc_r+0x16>
 80092b0:	290a      	cmp	r1, #10
 80092b2:	d103      	bne.n	80092bc <__sfputc_r+0x1e>
 80092b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80092b8:	f7fe ba51 	b.w	800775e <__swbuf_r>
 80092bc:	6813      	ldr	r3, [r2, #0]
 80092be:	1c58      	adds	r0, r3, #1
 80092c0:	6010      	str	r0, [r2, #0]
 80092c2:	7019      	strb	r1, [r3, #0]
 80092c4:	4608      	mov	r0, r1
 80092c6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80092ca:	4770      	bx	lr

080092cc <__sfputs_r>:
 80092cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092ce:	4606      	mov	r6, r0
 80092d0:	460f      	mov	r7, r1
 80092d2:	4614      	mov	r4, r2
 80092d4:	18d5      	adds	r5, r2, r3
 80092d6:	42ac      	cmp	r4, r5
 80092d8:	d101      	bne.n	80092de <__sfputs_r+0x12>
 80092da:	2000      	movs	r0, #0
 80092dc:	e007      	b.n	80092ee <__sfputs_r+0x22>
 80092de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80092e2:	463a      	mov	r2, r7
 80092e4:	4630      	mov	r0, r6
 80092e6:	f7ff ffda 	bl	800929e <__sfputc_r>
 80092ea:	1c43      	adds	r3, r0, #1
 80092ec:	d1f3      	bne.n	80092d6 <__sfputs_r+0xa>
 80092ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080092f0 <_vfiprintf_r>:
 80092f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092f4:	460d      	mov	r5, r1
 80092f6:	b09d      	sub	sp, #116	@ 0x74
 80092f8:	4614      	mov	r4, r2
 80092fa:	4698      	mov	r8, r3
 80092fc:	4606      	mov	r6, r0
 80092fe:	b118      	cbz	r0, 8009308 <_vfiprintf_r+0x18>
 8009300:	6a03      	ldr	r3, [r0, #32]
 8009302:	b90b      	cbnz	r3, 8009308 <_vfiprintf_r+0x18>
 8009304:	f7fe f954 	bl	80075b0 <__sinit>
 8009308:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800930a:	07d9      	lsls	r1, r3, #31
 800930c:	d405      	bmi.n	800931a <_vfiprintf_r+0x2a>
 800930e:	89ab      	ldrh	r3, [r5, #12]
 8009310:	059a      	lsls	r2, r3, #22
 8009312:	d402      	bmi.n	800931a <_vfiprintf_r+0x2a>
 8009314:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009316:	f7fe fb34 	bl	8007982 <__retarget_lock_acquire_recursive>
 800931a:	89ab      	ldrh	r3, [r5, #12]
 800931c:	071b      	lsls	r3, r3, #28
 800931e:	d501      	bpl.n	8009324 <_vfiprintf_r+0x34>
 8009320:	692b      	ldr	r3, [r5, #16]
 8009322:	b99b      	cbnz	r3, 800934c <_vfiprintf_r+0x5c>
 8009324:	4629      	mov	r1, r5
 8009326:	4630      	mov	r0, r6
 8009328:	f7fe fa58 	bl	80077dc <__swsetup_r>
 800932c:	b170      	cbz	r0, 800934c <_vfiprintf_r+0x5c>
 800932e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009330:	07dc      	lsls	r4, r3, #31
 8009332:	d504      	bpl.n	800933e <_vfiprintf_r+0x4e>
 8009334:	f04f 30ff 	mov.w	r0, #4294967295
 8009338:	b01d      	add	sp, #116	@ 0x74
 800933a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800933e:	89ab      	ldrh	r3, [r5, #12]
 8009340:	0598      	lsls	r0, r3, #22
 8009342:	d4f7      	bmi.n	8009334 <_vfiprintf_r+0x44>
 8009344:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009346:	f7fe fb1d 	bl	8007984 <__retarget_lock_release_recursive>
 800934a:	e7f3      	b.n	8009334 <_vfiprintf_r+0x44>
 800934c:	2300      	movs	r3, #0
 800934e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009350:	2320      	movs	r3, #32
 8009352:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009356:	f8cd 800c 	str.w	r8, [sp, #12]
 800935a:	2330      	movs	r3, #48	@ 0x30
 800935c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800950c <_vfiprintf_r+0x21c>
 8009360:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009364:	f04f 0901 	mov.w	r9, #1
 8009368:	4623      	mov	r3, r4
 800936a:	469a      	mov	sl, r3
 800936c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009370:	b10a      	cbz	r2, 8009376 <_vfiprintf_r+0x86>
 8009372:	2a25      	cmp	r2, #37	@ 0x25
 8009374:	d1f9      	bne.n	800936a <_vfiprintf_r+0x7a>
 8009376:	ebba 0b04 	subs.w	fp, sl, r4
 800937a:	d00b      	beq.n	8009394 <_vfiprintf_r+0xa4>
 800937c:	465b      	mov	r3, fp
 800937e:	4622      	mov	r2, r4
 8009380:	4629      	mov	r1, r5
 8009382:	4630      	mov	r0, r6
 8009384:	f7ff ffa2 	bl	80092cc <__sfputs_r>
 8009388:	3001      	adds	r0, #1
 800938a:	f000 80a7 	beq.w	80094dc <_vfiprintf_r+0x1ec>
 800938e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009390:	445a      	add	r2, fp
 8009392:	9209      	str	r2, [sp, #36]	@ 0x24
 8009394:	f89a 3000 	ldrb.w	r3, [sl]
 8009398:	2b00      	cmp	r3, #0
 800939a:	f000 809f 	beq.w	80094dc <_vfiprintf_r+0x1ec>
 800939e:	2300      	movs	r3, #0
 80093a0:	f04f 32ff 	mov.w	r2, #4294967295
 80093a4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80093a8:	f10a 0a01 	add.w	sl, sl, #1
 80093ac:	9304      	str	r3, [sp, #16]
 80093ae:	9307      	str	r3, [sp, #28]
 80093b0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80093b4:	931a      	str	r3, [sp, #104]	@ 0x68
 80093b6:	4654      	mov	r4, sl
 80093b8:	2205      	movs	r2, #5
 80093ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80093be:	4853      	ldr	r0, [pc, #332]	@ (800950c <_vfiprintf_r+0x21c>)
 80093c0:	f7f6 ff1e 	bl	8000200 <memchr>
 80093c4:	9a04      	ldr	r2, [sp, #16]
 80093c6:	b9d8      	cbnz	r0, 8009400 <_vfiprintf_r+0x110>
 80093c8:	06d1      	lsls	r1, r2, #27
 80093ca:	bf44      	itt	mi
 80093cc:	2320      	movmi	r3, #32
 80093ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80093d2:	0713      	lsls	r3, r2, #28
 80093d4:	bf44      	itt	mi
 80093d6:	232b      	movmi	r3, #43	@ 0x2b
 80093d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80093dc:	f89a 3000 	ldrb.w	r3, [sl]
 80093e0:	2b2a      	cmp	r3, #42	@ 0x2a
 80093e2:	d015      	beq.n	8009410 <_vfiprintf_r+0x120>
 80093e4:	9a07      	ldr	r2, [sp, #28]
 80093e6:	4654      	mov	r4, sl
 80093e8:	2000      	movs	r0, #0
 80093ea:	f04f 0c0a 	mov.w	ip, #10
 80093ee:	4621      	mov	r1, r4
 80093f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80093f4:	3b30      	subs	r3, #48	@ 0x30
 80093f6:	2b09      	cmp	r3, #9
 80093f8:	d94b      	bls.n	8009492 <_vfiprintf_r+0x1a2>
 80093fa:	b1b0      	cbz	r0, 800942a <_vfiprintf_r+0x13a>
 80093fc:	9207      	str	r2, [sp, #28]
 80093fe:	e014      	b.n	800942a <_vfiprintf_r+0x13a>
 8009400:	eba0 0308 	sub.w	r3, r0, r8
 8009404:	fa09 f303 	lsl.w	r3, r9, r3
 8009408:	4313      	orrs	r3, r2
 800940a:	9304      	str	r3, [sp, #16]
 800940c:	46a2      	mov	sl, r4
 800940e:	e7d2      	b.n	80093b6 <_vfiprintf_r+0xc6>
 8009410:	9b03      	ldr	r3, [sp, #12]
 8009412:	1d19      	adds	r1, r3, #4
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	9103      	str	r1, [sp, #12]
 8009418:	2b00      	cmp	r3, #0
 800941a:	bfbb      	ittet	lt
 800941c:	425b      	neglt	r3, r3
 800941e:	f042 0202 	orrlt.w	r2, r2, #2
 8009422:	9307      	strge	r3, [sp, #28]
 8009424:	9307      	strlt	r3, [sp, #28]
 8009426:	bfb8      	it	lt
 8009428:	9204      	strlt	r2, [sp, #16]
 800942a:	7823      	ldrb	r3, [r4, #0]
 800942c:	2b2e      	cmp	r3, #46	@ 0x2e
 800942e:	d10a      	bne.n	8009446 <_vfiprintf_r+0x156>
 8009430:	7863      	ldrb	r3, [r4, #1]
 8009432:	2b2a      	cmp	r3, #42	@ 0x2a
 8009434:	d132      	bne.n	800949c <_vfiprintf_r+0x1ac>
 8009436:	9b03      	ldr	r3, [sp, #12]
 8009438:	1d1a      	adds	r2, r3, #4
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	9203      	str	r2, [sp, #12]
 800943e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009442:	3402      	adds	r4, #2
 8009444:	9305      	str	r3, [sp, #20]
 8009446:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800951c <_vfiprintf_r+0x22c>
 800944a:	7821      	ldrb	r1, [r4, #0]
 800944c:	2203      	movs	r2, #3
 800944e:	4650      	mov	r0, sl
 8009450:	f7f6 fed6 	bl	8000200 <memchr>
 8009454:	b138      	cbz	r0, 8009466 <_vfiprintf_r+0x176>
 8009456:	9b04      	ldr	r3, [sp, #16]
 8009458:	eba0 000a 	sub.w	r0, r0, sl
 800945c:	2240      	movs	r2, #64	@ 0x40
 800945e:	4082      	lsls	r2, r0
 8009460:	4313      	orrs	r3, r2
 8009462:	3401      	adds	r4, #1
 8009464:	9304      	str	r3, [sp, #16]
 8009466:	f814 1b01 	ldrb.w	r1, [r4], #1
 800946a:	4829      	ldr	r0, [pc, #164]	@ (8009510 <_vfiprintf_r+0x220>)
 800946c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009470:	2206      	movs	r2, #6
 8009472:	f7f6 fec5 	bl	8000200 <memchr>
 8009476:	2800      	cmp	r0, #0
 8009478:	d03f      	beq.n	80094fa <_vfiprintf_r+0x20a>
 800947a:	4b26      	ldr	r3, [pc, #152]	@ (8009514 <_vfiprintf_r+0x224>)
 800947c:	bb1b      	cbnz	r3, 80094c6 <_vfiprintf_r+0x1d6>
 800947e:	9b03      	ldr	r3, [sp, #12]
 8009480:	3307      	adds	r3, #7
 8009482:	f023 0307 	bic.w	r3, r3, #7
 8009486:	3308      	adds	r3, #8
 8009488:	9303      	str	r3, [sp, #12]
 800948a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800948c:	443b      	add	r3, r7
 800948e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009490:	e76a      	b.n	8009368 <_vfiprintf_r+0x78>
 8009492:	fb0c 3202 	mla	r2, ip, r2, r3
 8009496:	460c      	mov	r4, r1
 8009498:	2001      	movs	r0, #1
 800949a:	e7a8      	b.n	80093ee <_vfiprintf_r+0xfe>
 800949c:	2300      	movs	r3, #0
 800949e:	3401      	adds	r4, #1
 80094a0:	9305      	str	r3, [sp, #20]
 80094a2:	4619      	mov	r1, r3
 80094a4:	f04f 0c0a 	mov.w	ip, #10
 80094a8:	4620      	mov	r0, r4
 80094aa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80094ae:	3a30      	subs	r2, #48	@ 0x30
 80094b0:	2a09      	cmp	r2, #9
 80094b2:	d903      	bls.n	80094bc <_vfiprintf_r+0x1cc>
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d0c6      	beq.n	8009446 <_vfiprintf_r+0x156>
 80094b8:	9105      	str	r1, [sp, #20]
 80094ba:	e7c4      	b.n	8009446 <_vfiprintf_r+0x156>
 80094bc:	fb0c 2101 	mla	r1, ip, r1, r2
 80094c0:	4604      	mov	r4, r0
 80094c2:	2301      	movs	r3, #1
 80094c4:	e7f0      	b.n	80094a8 <_vfiprintf_r+0x1b8>
 80094c6:	ab03      	add	r3, sp, #12
 80094c8:	9300      	str	r3, [sp, #0]
 80094ca:	462a      	mov	r2, r5
 80094cc:	4b12      	ldr	r3, [pc, #72]	@ (8009518 <_vfiprintf_r+0x228>)
 80094ce:	a904      	add	r1, sp, #16
 80094d0:	4630      	mov	r0, r6
 80094d2:	f7fd fc2b 	bl	8006d2c <_printf_float>
 80094d6:	4607      	mov	r7, r0
 80094d8:	1c78      	adds	r0, r7, #1
 80094da:	d1d6      	bne.n	800948a <_vfiprintf_r+0x19a>
 80094dc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80094de:	07d9      	lsls	r1, r3, #31
 80094e0:	d405      	bmi.n	80094ee <_vfiprintf_r+0x1fe>
 80094e2:	89ab      	ldrh	r3, [r5, #12]
 80094e4:	059a      	lsls	r2, r3, #22
 80094e6:	d402      	bmi.n	80094ee <_vfiprintf_r+0x1fe>
 80094e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80094ea:	f7fe fa4b 	bl	8007984 <__retarget_lock_release_recursive>
 80094ee:	89ab      	ldrh	r3, [r5, #12]
 80094f0:	065b      	lsls	r3, r3, #25
 80094f2:	f53f af1f 	bmi.w	8009334 <_vfiprintf_r+0x44>
 80094f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80094f8:	e71e      	b.n	8009338 <_vfiprintf_r+0x48>
 80094fa:	ab03      	add	r3, sp, #12
 80094fc:	9300      	str	r3, [sp, #0]
 80094fe:	462a      	mov	r2, r5
 8009500:	4b05      	ldr	r3, [pc, #20]	@ (8009518 <_vfiprintf_r+0x228>)
 8009502:	a904      	add	r1, sp, #16
 8009504:	4630      	mov	r0, r6
 8009506:	f7fd fea9 	bl	800725c <_printf_i>
 800950a:	e7e4      	b.n	80094d6 <_vfiprintf_r+0x1e6>
 800950c:	080098b0 	.word	0x080098b0
 8009510:	080098ba 	.word	0x080098ba
 8009514:	08006d2d 	.word	0x08006d2d
 8009518:	080092cd 	.word	0x080092cd
 800951c:	080098b6 	.word	0x080098b6

08009520 <_raise_r>:
 8009520:	291f      	cmp	r1, #31
 8009522:	b538      	push	{r3, r4, r5, lr}
 8009524:	4605      	mov	r5, r0
 8009526:	460c      	mov	r4, r1
 8009528:	d904      	bls.n	8009534 <_raise_r+0x14>
 800952a:	2316      	movs	r3, #22
 800952c:	6003      	str	r3, [r0, #0]
 800952e:	f04f 30ff 	mov.w	r0, #4294967295
 8009532:	bd38      	pop	{r3, r4, r5, pc}
 8009534:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009536:	b112      	cbz	r2, 800953e <_raise_r+0x1e>
 8009538:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800953c:	b94b      	cbnz	r3, 8009552 <_raise_r+0x32>
 800953e:	4628      	mov	r0, r5
 8009540:	f000 f830 	bl	80095a4 <_getpid_r>
 8009544:	4622      	mov	r2, r4
 8009546:	4601      	mov	r1, r0
 8009548:	4628      	mov	r0, r5
 800954a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800954e:	f000 b817 	b.w	8009580 <_kill_r>
 8009552:	2b01      	cmp	r3, #1
 8009554:	d00a      	beq.n	800956c <_raise_r+0x4c>
 8009556:	1c59      	adds	r1, r3, #1
 8009558:	d103      	bne.n	8009562 <_raise_r+0x42>
 800955a:	2316      	movs	r3, #22
 800955c:	6003      	str	r3, [r0, #0]
 800955e:	2001      	movs	r0, #1
 8009560:	e7e7      	b.n	8009532 <_raise_r+0x12>
 8009562:	2100      	movs	r1, #0
 8009564:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009568:	4620      	mov	r0, r4
 800956a:	4798      	blx	r3
 800956c:	2000      	movs	r0, #0
 800956e:	e7e0      	b.n	8009532 <_raise_r+0x12>

08009570 <raise>:
 8009570:	4b02      	ldr	r3, [pc, #8]	@ (800957c <raise+0xc>)
 8009572:	4601      	mov	r1, r0
 8009574:	6818      	ldr	r0, [r3, #0]
 8009576:	f7ff bfd3 	b.w	8009520 <_raise_r>
 800957a:	bf00      	nop
 800957c:	20040018 	.word	0x20040018

08009580 <_kill_r>:
 8009580:	b538      	push	{r3, r4, r5, lr}
 8009582:	4d07      	ldr	r5, [pc, #28]	@ (80095a0 <_kill_r+0x20>)
 8009584:	2300      	movs	r3, #0
 8009586:	4604      	mov	r4, r0
 8009588:	4608      	mov	r0, r1
 800958a:	4611      	mov	r1, r2
 800958c:	602b      	str	r3, [r5, #0]
 800958e:	f7f8 fa29 	bl	80019e4 <_kill>
 8009592:	1c43      	adds	r3, r0, #1
 8009594:	d102      	bne.n	800959c <_kill_r+0x1c>
 8009596:	682b      	ldr	r3, [r5, #0]
 8009598:	b103      	cbz	r3, 800959c <_kill_r+0x1c>
 800959a:	6023      	str	r3, [r4, #0]
 800959c:	bd38      	pop	{r3, r4, r5, pc}
 800959e:	bf00      	nop
 80095a0:	200404f0 	.word	0x200404f0

080095a4 <_getpid_r>:
 80095a4:	f7f8 ba16 	b.w	80019d4 <_getpid>

080095a8 <_init>:
 80095a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095aa:	bf00      	nop
 80095ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80095ae:	bc08      	pop	{r3}
 80095b0:	469e      	mov	lr, r3
 80095b2:	4770      	bx	lr

080095b4 <_fini>:
 80095b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095b6:	bf00      	nop
 80095b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80095ba:	bc08      	pop	{r3}
 80095bc:	469e      	mov	lr, r3
 80095be:	4770      	bx	lr
