{
  "/models/linkdemo_toplevel/": {
    "title": null,
    "subtitle": null,
    "body": ""
  },
  "/models/linkdemo_toplevel/arm_debug/": {
    "title": null,
    "subtitle": "Registers of OrigenARMDebug::Driver (arm_debug)",
    "body": "Registers of OrigenARMDebug::Driver (arm_debug) back to top 0x0 - arm_debug.buffer ‘buffer’ register to bridge the actual memory-mapped register to the internal DAP transactions\n(also used to support case on non-register based calls) 31 30 29 28 27 26 25 24 R data[31:0] W Reset 0 23 22 21 20 19 18 17 16 R data[31:0] W Reset 0 15 14 13 12 11 10 9 8 R data[31:0] W Reset 0 7 6 5 4 3 2 1 0 R data[31:0] W Reset 0"
  },
  "/models/linkdemo_toplevel/arm_debug/swj_dp/": {
    "title": null,
    "subtitle": "Registers of OrigenARMDebug::SWJ_DP (swj_dp)",
    "body": "Registers of OrigenARMDebug::SWJ_DP (swj_dp) back to top 0x0 - arm_debug.swj_dp.ir 3 2 1 0 R data[3:0] W Reset 0 back to top 0x0 - arm_debug.swj_dp.swd_dp 31 30 29 28 27 26 25 24 R data[31:0] W Reset 0 23 22 21 20 19 18 17 16 R data[31:0] W Reset 0 15 14 13 12 11 10 9 8 R data[31:0] W Reset 0 7 6 5 4 3 2 1 0 R data[31:0] W Reset 0 back to top 0x0 - arm_debug.swj_dp.dpacc jtag-dp only 34 33 32 R data[31:0] W Reset 0 31 30 29 28 27 26 25 24 R data[31:0] W Reset 0 23 22 21 20 19 18 17 16 R data[31:0] W Reset 0 15 14 13 12 11 10 9 8 R data[31:0] W Reset 0 7 6 5 4 3 2 1 0 R data[31:0] a[1:0] rnw W Reset 0 0 0 back to top 0x0 - arm_debug.swj_dp.apacc 34 33 32 R data[31:0] W Reset 0 31 30 29 28 27 26 25 24 R data[31:0] W Reset 0 23 22 21 20 19 18 17 16 R data[31:0] W Reset 0 15 14 13 12 11 10 9 8 R data[31:0] W Reset 0 7 6 5 4 3 2 1 0 R data[31:0] a[1:0] rnw W Reset 0 0 0 back to top 0x0 - arm_debug.swj_dp.idcode 31 30 29 28 27 26 25 24 R data[31:0] W Reset 0 23 22 21 20 19 18 17 16 R data[31:0] W Reset 0 15 14 13 12 11 10 9 8 R data[31:0] W Reset 0 7 6 5 4 3 2 1 0 R data[31:0] W Reset 0 back to top 0x0 - arm_debug.swj_dp.dpidr DP Registers 31 30 29 28 27 26 25 24 R data[31:0] W Reset 0 23 22 21 20 19 18 17 16 R data[31:0] W Reset 0 15 14 13 12 11 10 9 8 R data[31:0] W Reset 0 7 6 5 4 3 2 1 0 R data[31:0] W Reset 0 back to top 0x0 - arm_debug.swj_dp.abort 34 33 32 R data[31:0] W Reset 0 31 30 29 28 27 26 25 24 R data[31:0] W Reset 0 23 22 21 20 19 18 17 16 R data[31:0] W Reset 0 15 14 13 12 11 10 9 8 R data[31:0] W Reset 0 7 6 5 4 3 2 1 0 R data[31:0] a[1:0] rnw W Reset 0 0 0 back to top 0x4 - arm_debug.swj_dp.ctrl_stat 31 30 29 28 27 26 25 24 R data[31:0] W Reset 0 23 22 21 20 19 18 17 16 R data[31:0] W Reset 0 15 14 13 12 11 10 9 8 R data[31:0] W Reset 0 7 6 5 4 3 2 1 0 R data[31:0] W Reset 0 back to top 0x8 - arm_debug.swj_dp.select 31 30 29 28 27 26 25 24 R data[31:0] W Reset 0 23 22 21 20 19 18 17 16 R data[31:0] W Reset 0 15 14 13 12 11 10 9 8 R data[31:0] W Reset 0 7 6 5 4 3 2 1 0 R data[31:0] W Reset 0 back to top 0xC - arm_debug.swj_dp.rdbuff 31 30 29 28 27 26 25 24 R data[31:0] W Reset 0 23 22 21 20 19 18 17 16 R data[31:0] W Reset 0 15 14 13 12 11 10 9 8 R data[31:0] W Reset 0 7 6 5 4 3 2 1 0 R data[31:0] W Reset 0"
  },
  "/models/linkdemo_toplevel/arm_debug/mem_ap/": {
    "title": null,
    "subtitle": "Registers of OrigenARMDebug::MemAP (mem_ap)",
    "body": "Registers of OrigenARMDebug::MemAP (mem_ap) back to top 0x0 - arm_debug.mem_ap.csw ARM Debug Interface v5.1 31 30 29 28 27 26 25 24 R dbg_sw_enable prot[6:0] W Reset 0 0 23 22 21 20 19 18 17 16 R spiden 0 0 0 0 0 0 0 W Reset 0 15 14 13 12 11 10 9 8 R 0 0 0 0 mode[3:0] W Reset 0 7 6 5 4 3 2 1 0 R tr_in_prog device_en addr_inc[1:0] 0 size[2:0] W Reset 0 0 0 0 0 back to top 0x4 - arm_debug.mem_ap.tar 31 30 29 28 27 26 25 24 R data[31:0] W Reset FF 23 22 21 20 19 18 17 16 R data[31:0] W Reset FF 15 14 13 12 11 10 9 8 R data[31:0] W Reset FF 7 6 5 4 3 2 1 0 R data[31:0] W Reset FF back to top 0xC - arm_debug.mem_ap.drw 31 30 29 28 27 26 25 24 R data[31:0] W Reset 0 23 22 21 20 19 18 17 16 R data[31:0] W Reset 0 15 14 13 12 11 10 9 8 R data[31:0] W Reset 0 7 6 5 4 3 2 1 0 R data[31:0] W Reset 0"
  },
  "/models/linkdemo_toplevel/arm_debug/mdmap/": {
    "title": null,
    "subtitle": "Registers of OrigenARMDebug::MemAP (mdmap)",
    "body": "Registers of OrigenARMDebug::MemAP (mdmap) back to top 0x1000000 - arm_debug.mdmap.csw ARM Debug Interface v5.1 31 30 29 28 27 26 25 24 R dbg_sw_enable prot[6:0] W Reset 0 0 23 22 21 20 19 18 17 16 R spiden 0 0 0 0 0 0 0 W Reset 0 15 14 13 12 11 10 9 8 R 0 0 0 0 mode[3:0] W Reset 0 7 6 5 4 3 2 1 0 R tr_in_prog device_en addr_inc[1:0] 0 size[2:0] W Reset 0 0 0 0 0 back to top 0x1000004 - arm_debug.mdmap.tar 31 30 29 28 27 26 25 24 R data[31:0] W Reset FF 23 22 21 20 19 18 17 16 R data[31:0] W Reset FF 15 14 13 12 11 10 9 8 R data[31:0] W Reset FF 7 6 5 4 3 2 1 0 R data[31:0] W Reset FF back to top 0x100000C - arm_debug.mdmap.drw 31 30 29 28 27 26 25 24 R data[31:0] W Reset 0 23 22 21 20 19 18 17 16 R data[31:0] W Reset 0 15 14 13 12 11 10 9 8 R data[31:0] W Reset 0 7 6 5 4 3 2 1 0 R data[31:0] W Reset 0"
  },
  "/models/linkdemo_toplevel/flash/": {
    "title": null,
    "subtitle": "Registers of LinkDemo::Flash (flash)",
    "body": "Registers of LinkDemo::Flash (flash) back to top 0x40020000 - flash.fstat 31 30 29 28 27 26 25 24 R fopt[7:0] W Reset M 23 22 21 20 19 18 17 16 R keyen[1:0] meen[1:0] fslacc[1:0] sec[1:0] W Reset M M M M 15 14 13 12 11 10 9 8 R ccie rdcollie ersareq erssusp 0 0 0 0 W Reset 0 0 0 0 7 6 5 4 3 2 1 0 R ccif rdcolerr accerr fpviol 0 0 0 mgstat0 W Reset 0 0 0 0 0 back to top 0x40020004 - flash.fccob0 31 30 29 28 27 26 25 24 R d[31:0] W Reset 0 23 22 21 20 19 18 17 16 R d[31:0] W Reset 0 15 14 13 12 11 10 9 8 R d[31:0] W Reset 0 7 6 5 4 3 2 1 0 R d[31:0] W Reset 0 back to top 0x40020008 - flash.fccob1 31 30 29 28 27 26 25 24 R d[31:0] W Reset 0 23 22 21 20 19 18 17 16 R d[31:0] W Reset 0 15 14 13 12 11 10 9 8 R d[31:0] W Reset 0 7 6 5 4 3 2 1 0 R d[31:0] W Reset 0 back to top 0x4002000C - flash.fccob2 31 30 29 28 27 26 25 24 R d[31:0] W Reset 0 23 22 21 20 19 18 17 16 R d[31:0] W Reset 0 15 14 13 12 11 10 9 8 R d[31:0] W Reset 0 7 6 5 4 3 2 1 0 R d[31:0] W Reset 0"
  },
  "/models/linkdemo_toplevel/adc/": {
    "title": null,
    "subtitle": "Registers of LinkDemo::ADC (adc)",
    "body": "Registers of LinkDemo::ADC (adc) back to top 0x40027000 - adc.sc1 ADC Status and Control Registers 1 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 0 W Reset 23 22 21 20 19 18 17 16 R 0 0 0 0 0 0 0 0 W Reset 15 14 13 12 11 10 9 8 R 0 0 0 0 0 0 0 0 W Reset 7 6 5 4 3 2 1 0 R coco aien diff adch[4:0] W Reset 0 0 0 1F Bit Description 7 coco Conversion Complete Flag 0 Conversion is not completed. 1 Conversion is completed. 6 aien Interrupt Enable 0 Conversion complete interrupt is disabled. 1 Conversion complete interrupt is enabled. 5 diff Differential Mode Enable 0 Single-ended conversions and input channels are selected. 1 Differential conversions and input channels are selected. 4-0 adch[4:0] Input channel select 0 When DIFF=0, DADP0 is selected as input; when DIFF=1, DAD0 is selected as input. AD0 is selected as input. 1 When DIFF=0, DADP1 is selected as input; when DIFF=1, DAD1 is selected as input. AD1 is selected as input. 1010 When DIFF=0, DADP2 is selected as input; when DIFF=1, DAD2 is selected as input. AD2 is selected as input. 1011 When DIFF=0, DADP3 is selected as input; when DIFF=1, DAD3 is selected as input. AD3 is selected as input. 1100100 When DIFF=0, AD4 is selected as input; when DIFF=1, it is reserved. 1100101 When DIFF=0, AD5 is selected as input; when DIFF=1, it is reserved. 1101110 When DIFF=0, AD6 is selected as input; when DIFF=1, it is reserved. 1101111 When DIFF=0, AD7 is selected as input; when DIFF=1, it is reserved. 1111101000 When DIFF=0, AD8 is selected as input; when DIFF=1, it is reserved. 1111101001 When DIFF=0, AD9 is selected as input; when DIFF=1, it is reserved. 1111110010 When DIFF=0, AD10 is selected as input; when DIFF=1, it is reserved. 1111110011 When DIFF=0, AD11 is selected as input; when DIFF=1, it is reserved. 10001001100 When DIFF=0, AD12 is selected as input; when DIFF=1, it is reserved. 10001001101 When DIFF=0, AD13 is selected as input; when DIFF=1, it is reserved. 10001010110 When DIFF=0, AD14 is selected as input; when DIFF=1, it is reserved. 10001010111 When DIFF=0, AD15 is selected as input; when DIFF=1, it is reserved. 10011100010000 When DIFF=0, AD16 is selected as input; when DIFF=1, it is reserved. 10011100010001 When DIFF=0, AD17 is selected as input; when DIFF=1, it is reserved. 10011100011010 When DIFF=0, AD18 is selected as input; when DIFF=1, it is reserved. 10011100011011 When DIFF=0, AD19 is selected as input; when DIFF=1, it is reserved. 10011101110100 When DIFF=0, AD20 is selected as input; when DIFF=1, it is reserved. 10011101110101 When DIFF=0, AD21 is selected as input; when DIFF=1, it is reserved. 10011101111110 When DIFF=0, AD22 is selected as input; when DIFF=1, it is reserved. 10011101111111 When DIFF=0, AD23 is selected as input; when DIFF=1, it is reserved. 10101011111000 Reserved. 10101011111001 Reserved. 10101100000010 When DIFF=0, Temp Sensor (single-ended) is selected as input; when DIFF=1, Temp Sensor (differential) is selected as input. 10101100000011 When DIFF=0, Bandgap VREF_OUT (single-ended) is selected as input; when DIFF=1, Bandgap VREF_OUT (differential) is selected as input. 10101101011100 Reserved. 10101101011101 When DIFF=0,VREFSH is selected as input; when DIFF=1, -VREFSH (differential) is selected as input. Voltage reference selected is determined by SC2[REFSEL]. 10101101100110 When DIFF=0,VREFSL is selected as input; when DIFF=1, it is reserved. Voltage reference selected is determined by SC2[REFSEL]. 10101101100111 Module is disabled. back to top 0x40027008 - adc.cfg1 ADC Configuration Register 1 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 0 W Reset 23 22 21 20 19 18 17 16 R 0 0 0 0 0 0 0 0 W Reset 15 14 13 12 11 10 9 8 R 0 0 0 0 0 0 0 0 W Reset 7 6 5 4 3 2 1 0 R adlpc adiv[1:0] adlsmp mode[1:0] adiclk[1:0] W Reset 0 0 0 0 0 Bit Description 7 adlpc Low-Power Configuration 0 Normal power configuration. 1 Low-power configuration. The power is reduced at the expense of maximum clock speed. 6-5 adiv[1:0] Clock Divide Select 0 The divide ratio is 1 and the clock rate is input clock. 1 The divide ratio is 2 and the clock rate is (input clock)/2. 1010 The divide ratio is 4 and the clock rate is (input clock)/4. 1011 The divide ratio is 8 and the clock rate is (input clock)/8. 4 adlsmp Sample Time Configuration 0 Short sample time. 1 Long sample time. 3-2 mode[1:0] Conversion mode selection 0 When DIFF=0:It is single-ended 8-bit conversion; when DIFF=1, it is differential 9-bit conversion with 2’s complement output. 1 When DIFF=0:It is single-ended 12-bit conversion ; when DIFF=1, it is differential 13-bit conversion with 2’s complement output. 1010 When DIFF=0:It is single-ended 10-bit conversion. ; when DIFF=1, it is differential 11-bit conversion with 2’s complement output 1011 When DIFF=0:It is single-ended 16-bit conversion..; when DIFF=1, it is differential 16-bit conversion with 2’s complement output Reserved. Do not set the field to this value. 1-0 adiclk[1:0] Input Clock Select 0 Bus clock 1 Alternate clock 2 (ALTCLK2) Bus clock divided by 2(BUSCLK/2) 1010 Alternate clock (ALTCLK) 1011 Asynchronous clock (ADACK) back to top 0x4002700C - adc.cfg2 ADC Configuration Register 2 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 0 W Reset 23 22 21 20 19 18 17 16 R 0 0 0 0 0 0 0 0 W Reset 15 14 13 12 11 10 9 8 R 0 0 0 0 0 0 0 0 W Reset 7 6 5 4 3 2 1 0 R 0 0 0 muxsel adacken adhsc adlsts[1:0] W Reset 0 0 0 0 Bit Description 4 muxsel ADC Mux Select 0 ADxxa channels are selected. 1 ADxxb channels are selected. 3 adacken Asynchronous Clock Output\n\t\t\t\t\t\tEnable 0 Asynchronous clock output disabled; Asynchronous clock is enabled only if selected by ADICLK and a conversion is active. 1 Asynchronous clock and clock output is enabled regardless of the state of the ADC. 2 adhsc High-Speed Configuration 0 Normal conversion sequence selected. 1 High-speed conversion sequence selected with 2 additional ADCK cycles to total conversion time. 1-0 adlsts[1:0] Long Sample Time Select 0 Default longest sample time; 20 extra ADCK cycles; 24 ADCK cycles total. 1 12 extra ADCK cycles; 16 ADCK cycles total sample time. 1010 6 extra ADCK cycles; 10 ADCK cycles total sample time. 1011 2 extra ADCK cycles; 6 ADCK cycles total sample time. back to top 0x40027010 - adc.r ADC Data Result Register 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 0 W Reset 23 22 21 20 19 18 17 16 R 0 0 0 0 0 0 0 0 W Reset 15 14 13 12 11 10 9 8 R d[15:0] W Reset 0 7 6 5 4 3 2 1 0 R d[15:0] W Reset 0 Bit Description 15-0 d[15:0] Data result back to top 0x40027018 - adc.cv Compare Value Registers 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 0 W Reset 23 22 21 20 19 18 17 16 R 0 0 0 0 0 0 0 0 W Reset 15 14 13 12 11 10 9 8 R cv[15:0] W Reset 0 7 6 5 4 3 2 1 0 R cv[15:0] W Reset 0 Bit Description 15-0 cv[15:0] Compare Value. back to top 0x40027020 - adc.sc2 Status and Control Register 2 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 0 W Reset 23 22 21 20 19 18 17 16 R 0 0 0 0 0 0 0 0 W Reset 15 14 13 12 11 10 9 8 R 0 0 0 0 0 0 0 0 W Reset 7 6 5 4 3 2 1 0 R adact adtrg acfe acfgt acren dmaen refsel[1:0] W Reset 0 0 0 0 0 0 0 Bit Description 7 adact Conversion Active 0 Conversion not in progress. 1 Conversion in progress. 6 adtrg Conversion Trigger Select 0 Software trigger selected. 1 Hardware trigger selected. 5 acfe Compare Function Enable 0 Compare function disabled. 1 Compare function enabled. 4 acfgt Compare Function Greater Than\n\t\t\t\t\t\tEnable 0 Configures less than threshold, outside range not inclusive and inside range not inclusive; functionality based on the values placed in CV1 and CV2. 1 Configures greater than or equal to threshold, outside and inside ranges inclusive; functionality based on the values placed in CV1 and CV2. 3 acren Compare Function Range\n\t\t\t\t\t\tEnable 0 Range function disabled. Only CV1 is compared. {27} 1 Range function enabled. Both CV1 and CV2 are compared. {27} 2 dmaen DMA Enable 0 DMA is disabled. 1 DMA is enabled and will assert the ADC DMA request during an ADC conversion complete event noted when any of the SC1n[COCO] flags is asserted. 1-0 refsel[1:0] Voltage Reference Selection 0 Default voltage reference pin pair, that is, external pins VREFH and VREFL 1 Alternate reference pair, that is, VALTH and VALTL . This pair may be additional external pins or internal sources depending on the MCU configuration. See the chip configuration information for details specific to this MCU 1010 Internal bandgap reference and associated ground reference (V BGH and V BGL ). Consult the Chip Configuration information for details specific to this MCU. Reserved 1011 Reserved - Selects default voltage reference (V REFH and V REFL ) pin pair. back to top 0x40027024 - adc.sc3 Status and Control Register 3 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 0 W Reset 23 22 21 20 19 18 17 16 R 0 0 0 0 0 0 0 0 W Reset 15 14 13 12 11 10 9 8 R 0 0 0 0 0 0 0 0 W Reset 7 6 5 4 3 2 1 0 R cal calf 0 assitrgen adco avge avgs[1:0] W Reset 0 0 0 0 0 0 0 Bit Description 7 cal Calibration 6 calf Calibration Failed Flag 0 Calibration completed normally. 1 Calibration failed. ADC accuracy specifications are not guaranteed. 4 assitrgen Assist Trigger Enable 0 Writes to ADCSC1 COCO bit don’t have an affect on ADTRG. 1 Writes to ADCSC1 COCO bit will be reflected into ADTRG register. Note: When ASSITRGEN is set, writes to ADCSC1 are delayed by 1/2 bus cycle to allow ADCSC1 COCO write to be updated in ADTRG register so conversion type can be correctly generated (software if coco write is 1’b0 causing ADTRG to clear or hardware type if coco write is 1’b1.). Note: User must ensure no hardware trigger is generated between the time ADCSC1 COCO bit is written if value of ADTRG will change to guarantee correct conversion type is generated. 3 adco Continuous Conversion\n\t\t\t\t\t\tEnable 0 One conversion or one set of conversions if the hardware average function is enabled, that is, AVGE=1, after initiating a conversion. 1 Continuous conversions or sets of conversions if the hardware average function is enabled, that is, AVGE=1, after initiating a conversion. 2 avge Hardware Average Enable 0 Hardware average function disabled. 1 Hardware average function enabled. 1-0 avgs[1:0] Hardware Average Select 0 4 samples averaged. 1 8 samples averaged. 1010 16 samples averaged. 1011 32 samples averaged. back to top 0x40027028 - adc.ofs ADC Offset Correction Register 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 0 W Reset 23 22 21 20 19 18 17 16 R 0 0 0 0 0 0 0 0 W Reset 15 14 13 12 11 10 9 8 R ofs[15:0] W Reset 0 7 6 5 4 3 2 1 0 R ofs[15:0] W Reset 4 Bit Description 15-0 ofs[15:0] Offset Error Correction\n\t\t\t\t\t\tValue back to top 0x4002702C - adc.pg ADC Plus-Side Gain Register 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 0 W Reset 23 22 21 20 19 18 17 16 R 0 0 0 0 0 0 0 0 W Reset 15 14 13 12 11 10 9 8 R pg[15:0] W Reset 82 7 6 5 4 3 2 1 0 R pg[15:0] W Reset 0 Bit Description 15-0 pg[15:0] Plus-Side Gain back to top 0x40027030 - adc.mg ADC Minus-Side Gain Register 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 0 W Reset 23 22 21 20 19 18 17 16 R 0 0 0 0 0 0 0 0 W Reset 15 14 13 12 11 10 9 8 R mg[15:0] W Reset 82 7 6 5 4 3 2 1 0 R mg[15:0] W Reset 0 Bit Description 15-0 mg[15:0] Minus-Side Gain back to top 0x40027034 - adc.clpd ADC Plus-Side General Calibration Value \t\t\t\t\t\tRegister 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 0 W Reset 23 22 21 20 19 18 17 16 R 0 0 0 0 0 0 0 0 W Reset 15 14 13 12 11 10 9 8 R 0 0 0 0 0 0 0 0 W Reset 7 6 5 4 3 2 1 0 R 0 0 clpd[5:0] W Reset A Bit Description 5-0 clpd[5:0] Calibration Value back to top 0x40027038 - adc.clps ADC Plus-Side General Calibration Value \t\t\t\t\t\tRegister 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 0 W Reset 23 22 21 20 19 18 17 16 R 0 0 0 0 0 0 0 0 W Reset 15 14 13 12 11 10 9 8 R 0 0 0 0 0 0 0 0 W Reset 7 6 5 4 3 2 1 0 R 0 0 clps[5:0] W Reset 20 Bit Description 5-0 clps[5:0] Calibration Value back to top 0x4002703C - adc.clp4 ADC Plus-Side General Calibration Value \t\t\t\t\t\tRegister 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 0 W Reset 23 22 21 20 19 18 17 16 R 0 0 0 0 0 0 0 0 W Reset 15 14 13 12 11 10 9 8 R 0 0 0 0 0 0 clp4[9:0] W Reset 2 7 6 5 4 3 2 1 0 R clp4[9:0] W Reset 0 Bit Description 9-0 clp4[9:0] Calibration Value back to top 0x40027040 - adc.clp3 ADC Plus-Side General Calibration Value \t\t\t\t\t\tRegister 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 0 W Reset 23 22 21 20 19 18 17 16 R 0 0 0 0 0 0 0 0 W Reset 15 14 13 12 11 10 9 8 R 0 0 0 0 0 0 0 clp3[8:0] W Reset 1 7 6 5 4 3 2 1 0 R clp3[8:0] W Reset 0 Bit Description 8-0 clp3[8:0] Calibration Value back to top 0x40027044 - adc.clp2 ADC Plus-Side General Calibration Value \t\t\t\t\t\tRegister 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 0 W Reset 23 22 21 20 19 18 17 16 R 0 0 0 0 0 0 0 0 W Reset 15 14 13 12 11 10 9 8 R 0 0 0 0 0 0 0 0 W Reset 7 6 5 4 3 2 1 0 R clp2[7:0] W Reset 80 Bit Description 7-0 clp2[7:0] Calibration Value back to top 0x40027048 - adc.clp1 ADC Plus-Side General Calibration Value \t\t\t\t\t\tRegister 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 0 W Reset 23 22 21 20 19 18 17 16 R 0 0 0 0 0 0 0 0 W Reset 15 14 13 12 11 10 9 8 R 0 0 0 0 0 0 0 0 W Reset 7 6 5 4 3 2 1 0 R 0 clp1[6:0] W Reset 40 Bit Description 6-0 clp1[6:0] Calibration Value back to top 0x4002704C - adc.clp0 ADC Plus-Side General Calibration Value \t\t\t\t\t\tRegister 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 0 W Reset 23 22 21 20 19 18 17 16 R 0 0 0 0 0 0 0 0 W Reset 15 14 13 12 11 10 9 8 R 0 0 0 0 0 0 0 0 W Reset 7 6 5 4 3 2 1 0 R 0 0 clp0[5:0] W Reset 20 Bit Description 5-0 clp0[5:0] Calibration Value back to top 0x40027054 - adc.clmd ADC Minus-Side General Calibration Value \t\t\t\t\t\tRegister 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 0 W Reset 23 22 21 20 19 18 17 16 R 0 0 0 0 0 0 0 0 W Reset 15 14 13 12 11 10 9 8 R 0 0 0 0 0 0 0 0 W Reset 7 6 5 4 3 2 1 0 R 0 0 clmd[5:0] W Reset A Bit Description 5-0 clmd[5:0] Calibration Value back to top 0x40027058 - adc.clms ADC Minus-Side General Calibration Value \t\t\t\t\t\tRegister 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 0 W Reset 23 22 21 20 19 18 17 16 R 0 0 0 0 0 0 0 0 W Reset 15 14 13 12 11 10 9 8 R 0 0 0 0 0 0 0 0 W Reset 7 6 5 4 3 2 1 0 R 0 0 clms[5:0] W Reset 20 Bit Description 5-0 clms[5:0] Calibration Value back to top 0x4002705C - adc.clm4 ADC Minus-Side General Calibration Value \t\t\t\t\t\tRegister 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 0 W Reset 23 22 21 20 19 18 17 16 R 0 0 0 0 0 0 0 0 W Reset 15 14 13 12 11 10 9 8 R 0 0 0 0 0 0 clm4[9:0] W Reset 2 7 6 5 4 3 2 1 0 R clm4[9:0] W Reset 0 Bit Description 9-0 clm4[9:0] Calibration Value back to top 0x40027060 - adc.clm3 ADC Minus-Side General Calibration Value \t\t\t\t\t\tRegister 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 0 W Reset 23 22 21 20 19 18 17 16 R 0 0 0 0 0 0 0 0 W Reset 15 14 13 12 11 10 9 8 R 0 0 0 0 0 0 0 clm3[8:0] W Reset 1 7 6 5 4 3 2 1 0 R clm3[8:0] W Reset 0 Bit Description 8-0 clm3[8:0] Calibration Value back to top 0x40027064 - adc.clm2 ADC Minus-Side General Calibration Value \t\t\t\t\t\tRegister 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 0 W Reset 23 22 21 20 19 18 17 16 R 0 0 0 0 0 0 0 0 W Reset 15 14 13 12 11 10 9 8 R 0 0 0 0 0 0 0 0 W Reset 7 6 5 4 3 2 1 0 R clm2[7:0] W Reset 80 Bit Description 7-0 clm2[7:0] Calibration Value back to top 0x40027068 - adc.clm1 ADC Minus-Side General Calibration Value \t\t\t\t\t\tRegister 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 0 W Reset 23 22 21 20 19 18 17 16 R 0 0 0 0 0 0 0 0 W Reset 15 14 13 12 11 10 9 8 R 0 0 0 0 0 0 0 0 W Reset 7 6 5 4 3 2 1 0 R 0 clm1[6:0] W Reset 40 Bit Description 6-0 clm1[6:0] Calibration Value back to top 0x4002706C - adc.clm0 ADC Minus-Side General Calibration Value \t\t\t\t\t\tRegister 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 0 W Reset 23 22 21 20 19 18 17 16 R 0 0 0 0 0 0 0 0 W Reset 15 14 13 12 11 10 9 8 R 0 0 0 0 0 0 0 0 W Reset 7 6 5 4 3 2 1 0 R 0 0 clm0[5:0] W Reset 20 Bit Description 5-0 clm0[5:0] Calibration Value"
  },
  "/models/linkdemo_toplevel/portb/": {
    "title": null,
    "subtitle": "Registers of LinkDemo::Port (portb)",
    "body": "Registers of LinkDemo::Port (portb) back to top 0x4004A000 - portb.pcr0 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004A004 - portb.pcr1 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004A008 - portb.pcr2 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004A00C - portb.pcr3 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004A010 - portb.pcr4 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004A014 - portb.pcr5 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004A018 - portb.pcr6 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004A01C - portb.pcr7 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004A020 - portb.pcr8 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004A024 - portb.pcr9 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004A028 - portb.pcr10 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004A02C - portb.pcr11 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004A030 - portb.pcr12 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004A034 - portb.pcr13 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004A038 - portb.pcr14 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004A03C - portb.pcr15 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004A040 - portb.pcr16 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004A044 - portb.pcr17 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004A048 - portb.pcr18 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004A04C - portb.pcr19 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004A050 - portb.pcr20 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004A054 - portb.pcr21 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004A058 - portb.pcr22 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004A05C - portb.pcr23 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004A060 - portb.pcr24 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004A064 - portb.pcr25 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004A068 - portb.pcr26 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004A06C - portb.pcr27 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004A070 - portb.pcr28 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004A074 - portb.pcr29 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004A078 - portb.pcr30 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004A07C - portb.pcr31 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0"
  },
  "/models/linkdemo_toplevel/portc/": {
    "title": null,
    "subtitle": "Registers of LinkDemo::Port (portc)",
    "body": "Registers of LinkDemo::Port (portc) back to top 0x4004B000 - portc.pcr0 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004B004 - portc.pcr1 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004B008 - portc.pcr2 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004B00C - portc.pcr3 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004B010 - portc.pcr4 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004B014 - portc.pcr5 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004B018 - portc.pcr6 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004B01C - portc.pcr7 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004B020 - portc.pcr8 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004B024 - portc.pcr9 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004B028 - portc.pcr10 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004B02C - portc.pcr11 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004B030 - portc.pcr12 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004B034 - portc.pcr13 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004B038 - portc.pcr14 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004B03C - portc.pcr15 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004B040 - portc.pcr16 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004B044 - portc.pcr17 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004B048 - portc.pcr18 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004B04C - portc.pcr19 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004B050 - portc.pcr20 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004B054 - portc.pcr21 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004B058 - portc.pcr22 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004B05C - portc.pcr23 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004B060 - portc.pcr24 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004B064 - portc.pcr25 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004B068 - portc.pcr26 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004B06C - portc.pcr27 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004B070 - portc.pcr28 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004B074 - portc.pcr29 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004B078 - portc.pcr30 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004B07C - portc.pcr31 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0"
  },
  "/models/linkdemo_toplevel/portd/": {
    "title": null,
    "subtitle": "Registers of LinkDemo::Port (portd)",
    "body": "Registers of LinkDemo::Port (portd) back to top 0x4004C000 - portd.pcr0 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004C004 - portd.pcr1 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004C008 - portd.pcr2 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004C00C - portd.pcr3 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004C010 - portd.pcr4 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004C014 - portd.pcr5 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004C018 - portd.pcr6 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004C01C - portd.pcr7 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004C020 - portd.pcr8 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004C024 - portd.pcr9 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004C028 - portd.pcr10 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004C02C - portd.pcr11 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004C030 - portd.pcr12 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004C034 - portd.pcr13 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004C038 - portd.pcr14 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004C03C - portd.pcr15 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004C040 - portd.pcr16 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004C044 - portd.pcr17 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004C048 - portd.pcr18 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004C04C - portd.pcr19 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004C050 - portd.pcr20 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004C054 - portd.pcr21 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004C058 - portd.pcr22 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004C05C - portd.pcr23 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004C060 - portd.pcr24 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004C064 - portd.pcr25 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004C068 - portd.pcr26 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004C06C - portd.pcr27 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004C070 - portd.pcr28 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004C074 - portd.pcr29 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004C078 - portd.pcr30 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0 back to top 0x4004C07C - portd.pcr31 31 30 29 28 27 26 25 24 R 0 0 0 0 0 0 0 isf W Reset 0 23 22 21 20 19 18 17 16 R 0 0 0 0 irqc[3:0] W Reset 0 15 14 13 12 11 10 9 8 R lk 0 0 0 0 mux[2:0] W Reset 0 0 7 6 5 4 3 2 1 0 R 0 dse ode pfe 0 sre pe ps W Reset 0 0 0 0 0 0 0 0"
  },
  "/models/linkdemo_toplevel/gpiob/": {
    "title": null,
    "subtitle": "Registers of LinkDemo::GPIO (gpiob)",
    "body": "Registers of LinkDemo::GPIO (gpiob) back to top 0x400FF040 - gpiob.pdor Data output register 31 30 29 28 27 26 25 24 R d[31:0] W Reset 0 23 22 21 20 19 18 17 16 R d[31:0] W Reset 0 15 14 13 12 11 10 9 8 R d[31:0] W Reset 0 7 6 5 4 3 2 1 0 R d[31:0] W Reset 0 back to top 0x400FF050 - gpiob.pdir Data input register 31 30 29 28 27 26 25 24 R d[31:0] W Reset 0 23 22 21 20 19 18 17 16 R d[31:0] W Reset 0 15 14 13 12 11 10 9 8 R d[31:0] W Reset 0 7 6 5 4 3 2 1 0 R d[31:0] W Reset 0 back to top 0x400FF054 - gpiob.pddr Data direction register 31 30 29 28 27 26 25 24 R d[31:0] W Reset 0 23 22 21 20 19 18 17 16 R d[31:0] W Reset 0 15 14 13 12 11 10 9 8 R d[31:0] W Reset 0 7 6 5 4 3 2 1 0 R d[31:0] W Reset 0"
  },
  "/models/linkdemo_toplevel/gpioc/": {
    "title": null,
    "subtitle": "Registers of LinkDemo::GPIO (gpioc)",
    "body": "Registers of LinkDemo::GPIO (gpioc) back to top 0x400FF080 - gpioc.pdor Data output register 31 30 29 28 27 26 25 24 R d[31:0] W Reset 0 23 22 21 20 19 18 17 16 R d[31:0] W Reset 0 15 14 13 12 11 10 9 8 R d[31:0] W Reset 0 7 6 5 4 3 2 1 0 R d[31:0] W Reset 0 back to top 0x400FF090 - gpioc.pdir Data input register 31 30 29 28 27 26 25 24 R d[31:0] W Reset 0 23 22 21 20 19 18 17 16 R d[31:0] W Reset 0 15 14 13 12 11 10 9 8 R d[31:0] W Reset 0 7 6 5 4 3 2 1 0 R d[31:0] W Reset 0 back to top 0x400FF094 - gpioc.pddr Data direction register 31 30 29 28 27 26 25 24 R d[31:0] W Reset 0 23 22 21 20 19 18 17 16 R d[31:0] W Reset 0 15 14 13 12 11 10 9 8 R d[31:0] W Reset 0 7 6 5 4 3 2 1 0 R d[31:0] W Reset 0"
  },
  "/models/linkdemo_toplevel/gpiod/": {
    "title": null,
    "subtitle": "Registers of LinkDemo::GPIO (gpiod)",
    "body": "Registers of LinkDemo::GPIO (gpiod) back to top 0x400FF0C0 - gpiod.pdor Data output register 31 30 29 28 27 26 25 24 R d[31:0] W Reset 0 23 22 21 20 19 18 17 16 R d[31:0] W Reset 0 15 14 13 12 11 10 9 8 R d[31:0] W Reset 0 7 6 5 4 3 2 1 0 R d[31:0] W Reset 0 back to top 0x400FF0D0 - gpiod.pdir Data input register 31 30 29 28 27 26 25 24 R d[31:0] W Reset 0 23 22 21 20 19 18 17 16 R d[31:0] W Reset 0 15 14 13 12 11 10 9 8 R d[31:0] W Reset 0 7 6 5 4 3 2 1 0 R d[31:0] W Reset 0 back to top 0x400FF0D4 - gpiod.pddr Data direction register 31 30 29 28 27 26 25 24 R d[31:0] W Reset 0 23 22 21 20 19 18 17 16 R d[31:0] W Reset 0 15 14 13 12 11 10 9 8 R d[31:0] W Reset 0 7 6 5 4 3 2 1 0 R d[31:0] W Reset 0"
  }
}