# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../hdmi_vga_zybo.srcs/sources_1/ip/add_pos/sim/add_pos.vhd" \
"../../../../hdmi_vga_zybo.srcs/sources_1/ip/mult_pos/sim/mult_pos.vhd" \
"../../../../hdmi_vga_zybo.srcs/sources_1/ip/divider/src/mult_32_20_lm/sim/mult_32_20_lm.vhd" \
"../../../../hdmi_vga_zybo.srcs/sources_1/ip/add/sim/add.vhd" \
"../../../../hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_najnow/src/mult_gen_0/sim/mult_gen_0.vhd" \
"../../../../hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_najnow/src/c_addsub_0/sim/c_addsub_0.vhd" \

# Do not sort compile order
nosort
