## GATE NOT
## RAILS
VCC 1 ; GND 4
## INPUTS
2 
## OUTPUTS
3
## NETLIST
U1 PMOS 2 1 3
U2 NMOS 2 3 4
## END_GATE

## GATE NOR_2
## RAILS
VCC 1 ; GND 6
## INPUTS
2 ; 3
## OUTPUTS
5
## NETLIST
U1 PMOS 2 1 4
U2 PMOS 3 4 5
U3 NMOS 2 5 6
U4 NMOS 3 5 6
## END_GATE

##END LIBRARY


## GATE NAND_2
## RAILS
VCC 1 ; GND 6
## INPUTS
2 ; 3
## OUTPUTS
4
## NETLIST
U1 PMOS 2 1 4
U2 PMOS 3 1 4
U3 NMOS 2 4 5
U4 NMOS 3 5 6
## END_GATE

## GATE XOR_2
## RAILS
VCC 1 ; GND 6
## INPUTS
2 ; 3
## OUTPUTS
5
## NETLIST
U1 PMOS 2 1 4
U2 NMOS 2 4 6
U3 NMOS 3 4 5
U4 PMOS 3 5 2
## END_GATE
##END LIBRARY
