// Seed: 2635181658
module module_0 (
    output tri1 id_0,
    output tri id_1#(.id_7(1)),
    input wand id_2,
    output tri1 id_3,
    output wire id_4,
    output supply1 id_5
);
  wire id_8;
endmodule
module module_1 (
    input tri id_0,
    input wire id_1,
    output wire id_2,
    output supply1 id_3,
    output logic id_4,
    output supply0 id_5,
    inout supply0 id_6,
    output supply0 id_7,
    output tri1 id_8,
    input supply1 id_9
    , id_20,
    input tri1 id_10,
    output supply1 id_11,
    input uwire id_12,
    input wire id_13,
    output uwire id_14,
    input uwire id_15,
    input wor id_16,
    output wand id_17,
    input tri1 id_18
);
  always begin
    id_4 <= 1;
  end
  module_0(
      id_5, id_11, id_6, id_11, id_6, id_6
  );
endmodule
