#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Feb 27 16:44:44 2018
# Process ID: 3481
# Current directory: /users/students/data/eagle4/tutorials
# Command line: vivado
# Log file: /users/students/data/eagle4/tutorials/vivado.log
# Journal file: /users/students/data/eagle4/tutorials/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_tut2 /users/students/data/eagle4/tutorials/project_tut2 -part xc7z010clg400-1
set_property board_part digilentinc.com:zybo:part0:1.0 [current_project]
file mkdir /users/students/data/eagle4/tutorials/project_tut2/project_tut2.srcs/sources_1/new
close [ open /users/students/data/eagle4/tutorials/project_tut2/project_tut2.srcs/sources_1/new/switch_led.vhd w ]
add_files /users/students/data/eagle4/tutorials/project_tut2/project_tut2.srcs/sources_1/new/switch_led.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
synth_design -rtl -name rtl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list led]]
set_property IOSTANDARD LVCMOS33 [get_ports [list switch]]
file mkdir /users/students/data/eagle4/tutorials/project_tut2/project_tut2.srcs/constrs_1/new
close [ open /users/students/data/eagle4/tutorials/project_tut2/project_tut2.srcs/constrs_1/new/constraints_1.xdc w ]
add_files -fileset constrs_1 /users/students/data/eagle4/tutorials/project_tut2/project_tut2.srcs/constrs_1/new/constraints_1.xdc
set_property target_constrs_file /users/students/data/eagle4/tutorials/project_tut2/project_tut2.srcs/constrs_1/new/constraints_1.xdc [current_fileset -constrset]
save_constraints -force
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
place_ports led M14
place_ports switch G15
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_hw
create_bd_design "ARM_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property -dict [list CONFIG.C_IS_DUAL {1}] [get_bd_cells axi_gpio_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
endgroup
set_property -dict [list CONFIG.C_DOUT_DEFAULT {0x0000000F}] [get_bd_cells axi_gpio_1]
