Warnings in file C:\Users\Razer\Desktop\sigma-master\source\au_top.luc:
    Line 57, Column 18 : The signal "sigma.ia" is wider than "inst_mem.ia" and the most significant bits will be dropped
Warnings in file C:\Users\Razer\Desktop\sigma-master\source\sigma.luc:
    Line 111, Column 12 : The signal "regfile.rd1" is wider than "alu_a" and the most significant bits will be dropped
    Line 71, Column 16 : The signal "regfile.rd2" is wider than "alu_b" and the most significant bits will be dropped
    Line 74, Column 16 : The signal "id[15:0]" is wider than "alu_b" and the most significant bits will be dropped
    Line 76, Column 16 : The signal "regfile.rd2" is wider than "alu_b" and the most significant bits will be dropped
    Line 88, Column 20 : The signal "pc_unit.pc_4[15:0]" is wider than "wdsel_out" and the most significant bits will be dropped
    Line 91, Column 20 : The signal "alu.out" is wider than "wdsel_out" and the most significant bits will be dropped
    Line 95, Column 20 : The signal "md[15:0]" is wider than "wdsel_out" and the most significant bits will be dropped
Warnings in file C:\Users\Razer\Desktop\sigma-master\source\matrix_ram.luc:
    Line 8, Column 4 : "rst" was never used
Warnings in file C:\Users\Razer\Desktop\sigma-master\source\matrix_ram_writer.luc:
    Line 80, Column 26 : The signal "MAPPING[bitloader.q][1]" is wider than "row_address_top" and the most significant bits will be dropped
    Line 61, Column 4 : "ram_writer_address" was never used
Starting Vivado...

****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source {C:\Users\Razer\Desktop\sigma-master\work\project.tcl}
# set projDir "C:/Users/Razer/Desktop/sigma-master/work/vivado"
# set projName "sigma"
# set topName top
# set device xc7a35tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "C:/Users/Razer/Desktop/sigma-master/work/verilog/au_top_0.v" "C:/Users/Razer/Desktop/sigma-master/work/verilog/inst_mem_1.v" "C:/Users/Razer/Desktop/sigma-master/work/verilog/data_rom_2.v" "C:/Users/Razer/Desktop/sigma-master/work/verilog/seven_seg_3.v" "C:/Users/Razer/Desktop/sigma-master/work/verilog/decoder_4.v" "C:/Users/Razer/Desktop/sigma-master/work/verilog/button_conditioner_5.v" "C:/Users/Razer/Desktop/sigma-master/work/verilog/edge_detector_6.v" "C:/Users/Razer/Desktop/sigma-master/work/verilog/reset_conditioner_7.v" "C:/Users/Razer/Desktop/sigma-master/work/verilog/edge_detector_8.v" "C:/Users/Razer/Desktop/sigma-master/work/verilog/data_mem_9.v" "C:/Users/Razer/Desktop/sigma-master/work/verilog/sigma_10.v" "C:/Users/Razer/Desktop/sigma-master/work/verilog/counter_11.v" "C:/Users/Razer/Desktop/sigma-master/work/verilog/pipeline_12.v" "C:/Users/Razer/Desktop/sigma-master/work/verilog/simple_ram_13.v" "C:/Users/Razer/Desktop/sigma-master/work/verilog/cu_14.v" "C:/Users/Razer/Desktop/sigma-master/work/verilog/alu_15.v" "C:/Users/Razer/Desktop/sigma-master/work/verilog/regfile_16.v" "C:/Users/Razer/Desktop/sigma-master/work/verilog/pc_unit_17.v" "C:/Users/Razer/Desktop/sigma-master/work/verilog/pn_gen_18.v" "C:/Users/Razer/Desktop/sigma-master/work/verilog/adder_19.v" "C:/Users/Razer/Desktop/sigma-master/work/verilog/bool_20.v" "C:/Users/Razer/Desktop/sigma-master/work/verilog/bitshift_21.v" "C:/Users/Razer/Desktop/sigma-master/work/verilog/compare_22.v" "C:/Users/Razer/Desktop/sigma-master/work/verilog/alex_encoder_23.v" ]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set xdcSources [list "C:/Users/Razer/Desktop/sigma-master/work/constraint/custom.xdc" "C:/Program\ Files/Alchitry/Alchitry\ Labs/library/components/au.xdc" ]
# read_xdc $xdcSources
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1 -jobs 12
[Mon Apr 18 18:39:13 2022] Launched synth_1...
Run output will be captured here: C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.runs/synth_1/runme.log
# wait_on_run synth_1
[Mon Apr 18 18:39:13 2022] Waiting for synth_1 to finish...

*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24412 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 672.668 ; gain = 178.348
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/au_top_0.v:7]
	Parameter NUM_DATA bound to: 7'b1010100 
	Parameter LOAD_ram_writer bound to: 2'b00 
	Parameter WAIT_ram_writer bound to: 2'b01 
	Parameter GO_ram_writer bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_5' [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/button_conditioner_5.v:13]
	Parameter CLK_FREQ bound to: 27'b101111101011110000100000000 
	Parameter MIN_DELAY bound to: 6'b101000 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_12' [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/pipeline_12.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_12' (1#1) [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/pipeline_12.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_5' (2#1) [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/button_conditioner_5.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_6' [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/edge_detector_6.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_6' (3#1) [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/edge_detector_6.v:12]
INFO: [Synth 8-6157] synthesizing module 'inst_mem_1' [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/inst_mem_1.v:7]
	Parameter INSTRUCTION bound to: 12448'b01101111111111100000000000000000100000101101111111111000000000001000000000010110111110000000000001110111111101101111111111111111100000101101111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001101111111111100000000000000000011110111110000011111111111111011100010000000000000000000000000101111100000000000000000000000000110000000001111100000001010111100110111111111110000000000000000001111011111000000000000000000010110001000000000000000000000000010111110000000000000000000000000011000000000111110000000000110010011101111111111111111111000110110111011111011111000000000000011010000011001111111111100000000000011101111101111100000000000010001000001100011111111110000000000010000010111111111111100000000000110000110011111111111111111111110111011111111111111111110010001001110111110111110000000000001101100000110011111111111000000000000111011111011111000000000000111110000011000111111111100000000000100000101111111111111000000000001100001100111111111111111111111101110111111111111111111100101001011101111101111100000000000101001000001100111111111110000000000001110111110111110000000000010110100000110001111111111000000000001000001011111111111110000000000011000011001111111111111111111111011101111101111100000000000110101000001100011111111110000000000001110111110111110000000000011100100000110011111111111000000000001000001011111111111110000000000011000011000111111111111111111111011101111101111100000000001000001000001100011111111110000000000001110111110111110000000000100010100000110011111111111000000000001000001011111111111110000000000011000011000111111111111111111111011101111101111100000000001001101000001100011111111110000000000001110111110111110000000000101000100000110011111111111000000000001000001011111111111110000000000011000011000111111111111111111111011110111111100111111111111111010111011111011111000000000010100011110111001110010000000000000001100000110001111111111000000000001000001011111111111110000000000011000011001111111111111111111111011110111111100011111111111111010111011111011111000000000010111011110111000110000000000000000001100000110011111111111000000000001000001011111111111110000000000011000011000111111111111111111111100000110001111111111000000000001000001011111111111110000000000001110111111000011111111111111011110100000011011100000000000011111111001100011000000000000000000101110111110111110000000000111000110000101111011100000000000000011000001100111111111110000000000011000011000111110000000000000001100000101111111111111000000000000111011111111111111111110110100001111011111110011111111111111101011101111101111100000000001111111111011100111001000000000000000111000011001111111111111111111111011101111111111111111111011011010111101111111000111111111111110101110111110111110000000001000100111101110001100000000000000000011100001100011111111111111111111101111011111000001111111101110010110100000001101000000000000001000111101111100000000000000000011111010000000110100000000000000011100000110011111111111000000000001000001100011111111110000000000010000010111111111111100000000000110000110101101000000000000000010111011111100000111111111001111011010000000000000000000000000001011110111110000111111111111110111111010000100001000000000000000111000000000000000000000000000001011101111110001100000000000000011010000001100001000100000000000011000000010111110000000000000001100000000001111111111000000000001000000000111000111110000000000001110111111001011111111111111000110100001010000100000000000011111100000000100001000000000000000101100100011001000000000010001000011001000110010000000000100010001111000010000001000000
0... (message truncated)
INFO: [Synth 8-6155] done synthesizing module 'inst_mem_1' (4#1) [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/inst_mem_1.v:7]
INFO: [Synth 8-6157] synthesizing module 'data_rom_2' [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/data_rom_2.v:7]
	Parameter DATA bound to: 1344'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010010100100110011001001110001000111101101000000001010111010010000000001001001000010000100100001100000100000000000000000011100000000000000000000000000000000000000110100001110000001100000101000000000000000000000000000000000000011000000110100000101000010010000111100001110000010110000110000000110000010010000010000001000000000000000000000000000000000000000111000001101000001010000100000000000000000000000000000000000000011010000110000000100000001110000000000000000000000000000000000001000000010010000001100000110000000000000000000000000000000000000011100001000000000100000010100000000000000000000000000000000000010100000100100000011000001010000000000000000000000000000000000001001000010000000001000000100000011110000101000001101000010010000010000000101000000010000001100000000000000000000000000000000000011100000100100001100000010000000110100001000000010110000011100000110000001010000000100000010000000000000000000000000000000000000101000000110000010000000010100000000000000000000000000000000000010010000010100000111000001000000000000000000000000000000000000000110000000110000010000000010 
INFO: [Synth 8-6155] done synthesizing module 'data_rom_2' (5#1) [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/data_rom_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_3' [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/seven_seg_3.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_3' (6#1) [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/seven_seg_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_4' [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/decoder_4.v:11]
	Parameter WIDTH bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'decoder_4' (7#1) [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/decoder_4.v:11]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_7' [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/reset_conditioner_7.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_7' (8#1) [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/reset_conditioner_7.v:11]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_8' [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/edge_detector_8.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_8' (9#1) [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/edge_detector_8.v:12]
INFO: [Synth 8-6157] synthesizing module 'data_mem_9' [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/data_mem_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'simple_ram_13' [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/simple_ram_13.v:50]
	Parameter SIZE bound to: 5'b10000 
	Parameter DEPTH bound to: 9'b100000000 
INFO: [Synth 8-6155] done synthesizing module 'simple_ram_13' (10#1) [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/simple_ram_13.v:50]
INFO: [Synth 8-6155] done synthesizing module 'data_mem_9' (11#1) [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/data_mem_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'sigma_10' [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/sigma_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'cu_14' [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/cu_14.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/cu_14.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/cu_14.v:114]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/cu_14.v:162]
INFO: [Synth 8-6155] done synthesizing module 'cu_14' (12#1) [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/cu_14.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_15' [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/alu_15.v:7]
INFO: [Synth 8-6157] synthesizing module 'pn_gen_18' [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/pn_gen_18.v:11]
	Parameter SEED bound to: 128'b10000100001100100011001101010010001110100110000100111001011001100100001000111011011000100010010101100010010110010010110001100010 
INFO: [Synth 8-6155] done synthesizing module 'pn_gen_18' (13#1) [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/pn_gen_18.v:11]
INFO: [Synth 8-6157] synthesizing module 'adder_19' [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/adder_19.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/adder_19.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adder_19' (14#1) [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/adder_19.v:7]
INFO: [Synth 8-6157] synthesizing module 'bool_20' [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/bool_20.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bool_20' (15#1) [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/bool_20.v:7]
INFO: [Synth 8-6157] synthesizing module 'bitshift_21' [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/bitshift_21.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bitshift_21' (16#1) [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/bitshift_21.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_22' [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/compare_22.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compare_22' (17#1) [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/compare_22.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_15' (18#1) [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/alu_15.v:7]
INFO: [Synth 8-6157] synthesizing module 'regfile_16' [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/regfile_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'alex_encoder_23' [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/alex_encoder_23.v:11]
	Parameter WIDTH bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'alex_encoder_23' (19#1) [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/alex_encoder_23.v:11]
INFO: [Synth 8-6155] done synthesizing module 'regfile_16' (20#1) [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/regfile_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'pc_unit_17' [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/pc_unit_17.v:7]
INFO: [Synth 8-6155] done synthesizing module 'pc_unit_17' (21#1) [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/pc_unit_17.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/sigma_10.v:140]
INFO: [Synth 8-226] default block is never used [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/sigma_10.v:153]
INFO: [Synth 8-226] default block is never used [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/sigma_10.v:172]
INFO: [Synth 8-6155] done synthesizing module 'sigma_10' (22#1) [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/sigma_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_11' [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/counter_11.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 17'b01111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_11' (23#1) [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/counter_11.v:14]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/au_top_0.v:190]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (24#1) [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/au_top_0.v:7]
WARNING: [Synth 8-3917] design au_top_0 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design bitshift_21 has unconnected port b[15]
WARNING: [Synth 8-3331] design bitshift_21 has unconnected port b[14]
WARNING: [Synth 8-3331] design bitshift_21 has unconnected port b[13]
WARNING: [Synth 8-3331] design bitshift_21 has unconnected port b[12]
WARNING: [Synth 8-3331] design bitshift_21 has unconnected port b[11]
WARNING: [Synth 8-3331] design bitshift_21 has unconnected port b[10]
WARNING: [Synth 8-3331] design bitshift_21 has unconnected port b[9]
WARNING: [Synth 8-3331] design bitshift_21 has unconnected port b[8]
WARNING: [Synth 8-3331] design bitshift_21 has unconnected port b[7]
WARNING: [Synth 8-3331] design bitshift_21 has unconnected port b[6]
WARNING: [Synth 8-3331] design bitshift_21 has unconnected port b[5]
WARNING: [Synth 8-3331] design bitshift_21 has unconnected port b[4]
WARNING: [Synth 8-3331] design data_rom_2 has unconnected port address[15]
WARNING: [Synth 8-3331] design data_rom_2 has unconnected port address[14]
WARNING: [Synth 8-3331] design data_rom_2 has unconnected port address[13]
WARNING: [Synth 8-3331] design data_rom_2 has unconnected port address[12]
WARNING: [Synth 8-3331] design data_rom_2 has unconnected port address[11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 738.164 ; gain = 243.844
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 738.164 ; gain = 243.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 738.164 ; gain = 243.844
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Razer/Desktop/sigma-master/work/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/Razer/Desktop/sigma-master/work/constraint/custom.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Razer/Desktop/sigma-master/work/constraint/custom.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 858.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 858.387 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 858.387 ; gain = 364.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 858.387 ; gain = 364.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 858.387 ; gain = 364.066
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "wdsel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.srcs/sources_1/imports/verilog/adder_19.v:23]
INFO: [Synth 8-802] inferred FSM for state register 'M_ram_writer_q_reg' in module 'au_top_0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         LOAD_ram_writer |                              001 |                               00
         WAIT_ram_writer |                              010 |                               01
           GO_ram_writer |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_ram_writer_q_reg' using encoding 'one-hot' in module 'au_top_0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 858.387 ; gain = 364.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |case_inst_mem_1__GD |           1|    102437|
|2     |au_top_0__GC0       |           1|     18394|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   4 Input     32 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 17    
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 5     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	  11 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module au_top_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
Module reset_conditioner_7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module edge_detector_8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module simple_ram_13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module cu_14 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 4     
Module pn_gen_18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   4 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module adder_19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module bool_20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
Module bitshift_21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
Module compare_22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module alu_15 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
Module regfile_16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
Module pc_unit_17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module sigma_10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
Module pipeline_12__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pipeline_12__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pipeline_12__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pipeline_12__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pipeline_12__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pipeline_12__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pipeline_12__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pipeline_12__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pipeline_12__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pipeline_12__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pipeline_12__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pipeline_12__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pipeline_12__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pipeline_12__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pipeline_12__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pipeline_12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module edge_detector_6__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_detector_6__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_detector_6__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_detector_6__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_detector_6__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_detector_6__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_detector_6__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_detector_6__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_detector_6__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_detector_6__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_detector_6__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_detector_6__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_detector_6__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_detector_6__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_detector_6__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_detector_6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design au_top_0 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port bank_io[31] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 858.387 ; gain = 364.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name    | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|simple_ram_13: | ram_reg    | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+---------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/i_3/data_mem/ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |case_inst_mem_1__GD |           1|      1213|
|2     |au_top_0__GC0       |           1|      5158|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:00:53 . Memory (MB): peak = 858.387 ; gain = 364.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 1035.438 ; gain = 541.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name    | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|simple_ram_13: | ram_reg    | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+---------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |au_top_0_GT0  |           1|      6371|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance data_mem/ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:13 ; elapsed = 00:01:13 . Memory (MB): peak = 1035.438 ; gain = 541.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:14 ; elapsed = 00:01:15 . Memory (MB): peak = 1035.438 ; gain = 541.117
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:14 ; elapsed = 00:01:15 . Memory (MB): peak = 1035.438 ; gain = 541.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:15 ; elapsed = 00:01:15 . Memory (MB): peak = 1035.438 ; gain = 541.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:15 ; elapsed = 00:01:15 . Memory (MB): peak = 1035.438 ; gain = 541.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:15 ; elapsed = 00:01:15 . Memory (MB): peak = 1035.438 ; gain = 541.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:15 ; elapsed = 00:01:15 . Memory (MB): peak = 1035.438 ; gain = 541.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |   113|
|3     |LUT1     |    43|
|4     |LUT2     |    39|
|5     |LUT3     |    69|
|6     |LUT4     |   140|
|7     |LUT5     |   191|
|8     |LUT6     |   715|
|9     |MUXF7    |   219|
|10    |MUXF8    |    16|
|11    |RAMB18E1 |     1|
|12    |FDRE     |  1011|
|13    |FDSE     |    62|
|14    |IBUF     |    19|
|15    |OBUF     |    61|
+------+---------+------+

Report Instance Areas: 
+------+--------------------------------------+------------------------+------+
|      |Instance                              |Module                  |Cells |
+------+--------------------------------------+------------------------+------+
|1     |top                                   |                        |  2700|
|2     |  sel_peg_dec                         |decoder_4               |    15|
|3     |  \button_cond_gen_0[0].button_cond   |button_conditioner_5    |    39|
|4     |    sync                              |pipeline_12_44          |     3|
|5     |  \button_cond_gen_0[10].button_cond  |button_conditioner_5_0  |    41|
|6     |    sync                              |pipeline_12_43          |     3|
|7     |  \button_cond_gen_0[11].button_cond  |button_conditioner_5_1  |    39|
|8     |    sync                              |pipeline_12_42          |     3|
|9     |  \button_cond_gen_0[12].button_cond  |button_conditioner_5_2  |    40|
|10    |    sync                              |pipeline_12_41          |     3|
|11    |  \button_cond_gen_0[13].button_cond  |button_conditioner_5_3  |    39|
|12    |    sync                              |pipeline_12_40          |     3|
|13    |  \button_cond_gen_0[14].button_cond  |button_conditioner_5_4  |    41|
|14    |    sync                              |pipeline_12_39          |     3|
|15    |  \button_cond_gen_0[15].button_cond  |button_conditioner_5_5  |    44|
|16    |    sync                              |pipeline_12_38          |     3|
|17    |  \button_cond_gen_0[1].button_cond   |button_conditioner_5_6  |    40|
|18    |    sync                              |pipeline_12_37          |     3|
|19    |  \button_cond_gen_0[2].button_cond   |button_conditioner_5_7  |    40|
|20    |    sync                              |pipeline_12_36          |     3|
|21    |  \button_cond_gen_0[3].button_cond   |button_conditioner_5_8  |    40|
|22    |    sync                              |pipeline_12_35          |     3|
|23    |  \button_cond_gen_0[4].button_cond   |button_conditioner_5_9  |    40|
|24    |    sync                              |pipeline_12_34          |     3|
|25    |  \button_cond_gen_0[5].button_cond   |button_conditioner_5_10 |    39|
|26    |    sync                              |pipeline_12_33          |     3|
|27    |  \button_cond_gen_0[6].button_cond   |button_conditioner_5_11 |    41|
|28    |    sync                              |pipeline_12_32          |     3|
|29    |  \button_cond_gen_0[7].button_cond   |button_conditioner_5_12 |    40|
|30    |    sync                              |pipeline_12_31          |     3|
|31    |  \button_cond_gen_0[8].button_cond   |button_conditioner_5_13 |    40|
|32    |    sync                              |pipeline_12_30          |     3|
|33    |  \button_cond_gen_0[9].button_cond   |button_conditioner_5_14 |    40|
|34    |    sync                              |pipeline_12             |     3|
|35    |  cnt                                 |counter_11              |    25|
|36    |  data_mem                            |data_mem_9              |    36|
|37    |    ram                               |simple_ram_13           |    36|
|38    |  \edge_det_gen_0[0].edge_det         |edge_detector_6         |     1|
|39    |  \edge_det_gen_0[10].edge_det        |edge_detector_6_15      |     1|
|40    |  \edge_det_gen_0[11].edge_det        |edge_detector_6_16      |     1|
|41    |  \edge_det_gen_0[12].edge_det        |edge_detector_6_17      |     1|
|42    |  \edge_det_gen_0[13].edge_det        |edge_detector_6_18      |     1|
|43    |  \edge_det_gen_0[14].edge_det        |edge_detector_6_19      |     1|
|44    |  \edge_det_gen_0[15].edge_det        |edge_detector_6_20      |     1|
|45    |  \edge_det_gen_0[1].edge_det         |edge_detector_6_21      |     1|
|46    |  \edge_det_gen_0[2].edge_det         |edge_detector_6_22      |     1|
|47    |  \edge_det_gen_0[3].edge_det         |edge_detector_6_23      |     1|
|48    |  \edge_det_gen_0[4].edge_det         |edge_detector_6_24      |     1|
|49    |  \edge_det_gen_0[5].edge_det         |edge_detector_6_25      |     1|
|50    |  \edge_det_gen_0[6].edge_det         |edge_detector_6_26      |     1|
|51    |  \edge_det_gen_0[7].edge_det         |edge_detector_6_27      |     1|
|52    |  \edge_det_gen_0[8].edge_det         |edge_detector_6_28      |     1|
|53    |  \edge_det_gen_0[9].edge_det         |edge_detector_6_29      |     1|
|54    |  reset_cond                          |reset_conditioner_7     |     5|
|55    |  sigma                               |sigma_10                |  1852|
|56    |    alu                               |alu_15                  |   162|
|57    |      rand                            |pn_gen_18               |   162|
|58    |    pc_unit                           |pc_unit_17              |   668|
|59    |    regfile                           |regfile_16              |  1022|
|60    |      button_encoder                  |alex_encoder_23         |     7|
|61    |  slow_clock_edge_detector            |edge_detector_8         |     2|
+------+--------------------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:15 ; elapsed = 00:01:15 . Memory (MB): peak = 1035.438 ; gain = 541.117
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:08 ; elapsed = 00:01:13 . Memory (MB): peak = 1035.438 ; gain = 420.895
Synthesis Optimization Complete : Time (s): cpu = 00:01:15 ; elapsed = 00:01:15 . Memory (MB): peak = 1035.438 ; gain = 541.117
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 349 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1035.438 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:20 ; elapsed = 00:01:21 . Memory (MB): peak = 1035.438 ; gain = 747.160
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1035.438 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 18 18:40:40 2022...
[Mon Apr 18 18:40:43 2022] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:31 . Memory (MB): peak = 290.738 ; gain = 0.000
# launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Apr 18 18:40:43 2022] Launched impl_1...
Run output will be captured here: C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.runs/impl_1/runme.log
# wait_on_run impl_1
[Mon Apr 18 18:40:43 2022] Waiting for impl_1 to finish...

*** Running vivado
    with args -log au_top_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source au_top_0.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: link_design -top au_top_0 -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Netlist 29-17] Analyzing 349 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Razer/Desktop/sigma-master/work/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/Razer/Desktop/sigma-master/work/constraint/custom.xdc]
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 627.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 631.500 ; gain = 340.219
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.543 . Memory (MB): peak = 648.438 ; gain = 16.938

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 21ea23805

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1193.211 ; gain = 544.773

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 21ea23805

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1335.129 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1a89a9992

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.125 . Memory (MB): peak = 1335.129 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1c1ebf9bc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.175 . Memory (MB): peak = 1335.129 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 17 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1c1ebf9bc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.211 . Memory (MB): peak = 1335.129 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1c1ebf9bc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.238 . Memory (MB): peak = 1335.129 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1ab047e65

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.249 . Memory (MB): peak = 1335.129 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              17  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1335.129 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1e7a5e58b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.323 . Memory (MB): peak = 1335.129 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.266 | TNS=-652.910 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 1e7a5e58b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1474.371 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1e7a5e58b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.883 . Memory (MB): peak = 1474.371 ; gain = 139.242

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1e7a5e58b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1474.371 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1474.371 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1e7a5e58b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1474.371 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1474.371 ; gain = 842.871
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1474.371 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1474.371 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.runs/impl_1/au_top_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
Command: report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.runs/impl_1/au_top_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1474.371 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11a6aec90

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1474.371 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1474.371 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f292543b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.940 . Memory (MB): peak = 1474.371 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1f051cf8b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1474.371 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1f051cf8b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1474.371 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1f051cf8b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1474.371 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 155c629ac

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1474.371 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1474.371 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 13cd17cb8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1474.371 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 101ad9a74

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1474.371 ; gain = 0.000
Phase 2 Global Placement | Checksum: 101ad9a74

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1474.371 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e02aaa74

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1474.371 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: bb97b708

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1474.371 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 155841961

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1474.371 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 141175a73

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1474.371 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1452a66e6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1474.371 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1d01e87f2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1474.371 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1b815f638

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1474.371 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1a37383fe

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1474.371 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 180aaa658

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1474.371 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 180aaa658

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1474.371 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2690a1533

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 2690a1533

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1474.371 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.465. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: a265f9f7

Time (s): cpu = 00:01:03 ; elapsed = 00:00:59 . Memory (MB): peak = 1474.371 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: a265f9f7

Time (s): cpu = 00:01:03 ; elapsed = 00:00:59 . Memory (MB): peak = 1474.371 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: a265f9f7

Time (s): cpu = 00:01:03 ; elapsed = 00:00:59 . Memory (MB): peak = 1474.371 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: a265f9f7

Time (s): cpu = 00:01:03 ; elapsed = 00:00:59 . Memory (MB): peak = 1474.371 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1474.371 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: c2d5d293

Time (s): cpu = 00:01:03 ; elapsed = 00:00:59 . Memory (MB): peak = 1474.371 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: c2d5d293

Time (s): cpu = 00:01:03 ; elapsed = 00:00:59 . Memory (MB): peak = 1474.371 ; gain = 0.000
Ending Placer Task | Checksum: b1086f69

Time (s): cpu = 00:01:03 ; elapsed = 00:00:59 . Memory (MB): peak = 1474.371 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:00 . Memory (MB): peak = 1474.371 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1474.371 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.203 . Memory (MB): peak = 1474.371 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.runs/impl_1/au_top_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file au_top_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1474.371 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_placed.rpt -pb au_top_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1474.371 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 194cc94b ConstDB: 0 ShapeSum: 97bba61e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 9be5aa0d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1474.371 ; gain = 0.000
Post Restoration Checksum: NetGraph: 5f82cf2a NumContArr: 3c62dae3 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 9be5aa0d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1489.949 ; gain = 15.578

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 9be5aa0d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1495.965 ; gain = 21.594

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 9be5aa0d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1495.965 ; gain = 21.594
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 19ee6efde

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1504.000 ; gain = 29.629
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.142 | TNS=-725.724| WHS=-0.146 | THS=-7.404 |

Phase 2 Router Initialization | Checksum: 15a238e9e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1504.000 ; gain = 29.629

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2142
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2142
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1d081d69c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1506.949 ; gain = 32.578
INFO: [Route 35-580] Design has 1 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                    clk_0 |                    clk_0 |                                                                             sigma/pc_unit/M_pc_q_reg[0]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1176
 Number of Nodes with overlaps = 486
 Number of Nodes with overlaps = 231
 Number of Nodes with overlaps = 108
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.080 | TNS=-1563.331| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 154b049a8

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 1506.992 ; gain = 32.621

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 492
 Number of Nodes with overlaps = 301
 Number of Nodes with overlaps = 169
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.530 | TNS=-1443.820| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 165a1cb64

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 1510.977 ; gain = 36.605

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 689
 Number of Nodes with overlaps = 284
 Number of Nodes with overlaps = 134
 Number of Nodes with overlaps = 70
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.649 | TNS=-1472.914| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 11efe5713

Time (s): cpu = 00:00:50 ; elapsed = 00:00:38 . Memory (MB): peak = 1510.977 ; gain = 36.605
Phase 4 Rip-up And Reroute | Checksum: 11efe5713

Time (s): cpu = 00:00:50 ; elapsed = 00:00:38 . Memory (MB): peak = 1510.977 ; gain = 36.605

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 177dfb580

Time (s): cpu = 00:00:50 ; elapsed = 00:00:39 . Memory (MB): peak = 1510.977 ; gain = 36.605
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.451 | TNS=-1393.376| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 2178cefff

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 1510.977 ; gain = 36.605

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2178cefff

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 1510.977 ; gain = 36.605
Phase 5 Delay and Skew Optimization | Checksum: 2178cefff

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 1510.977 ; gain = 36.605

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 20a6a5dbe

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 1510.977 ; gain = 36.605
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.449 | TNS=-1374.987| WHS=0.099  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 20a6a5dbe

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 1510.977 ; gain = 36.605
Phase 6 Post Hold Fix | Checksum: 20a6a5dbe

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 1510.977 ; gain = 36.605

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.14829 %
  Global Horizontal Routing Utilization  = 1.48035 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 61.2613%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 68.4685%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 75%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 66.1765%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 26c4622bc

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 1510.977 ; gain = 36.605

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 26c4622bc

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 1510.977 ; gain = 36.605

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 22dc94e42

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 1510.977 ; gain = 36.605

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.449 | TNS=-1374.987| WHS=0.099  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 22dc94e42

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 1510.977 ; gain = 36.605
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 1510.977 ; gain = 36.605

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 1510.977 ; gain = 36.605
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1510.977 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.241 . Memory (MB): peak = 1516.891 ; gain = 5.914
INFO: [Common 17-1381] The checkpoint 'C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.runs/impl_1/au_top_0_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
Command: report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.runs/impl_1/au_top_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
Command: report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.runs/impl_1/au_top_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
Command: report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
94 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file au_top_0_route_status.rpt -pb au_top_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file au_top_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file au_top_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file au_top_0_bus_skew_routed.rpt -pb au_top_0_bus_skew_routed.pb -rpx au_top_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force au_top_0.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 12871936 bits.
Writing bitstream ./au_top_0.bit...
Writing bitstream ./au_top_0.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/Razer/Desktop/sigma-master/work/vivado/sigma/sigma.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Apr 18 18:43:13 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
114 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1967.645 ; gain = 427.789
INFO: [Common 17-206] Exiting Vivado at Mon Apr 18 18:43:13 2022...
[Mon Apr 18 18:43:14 2022] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:02:31 . Memory (MB): peak = 290.738 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr 18 18:43:14 2022...
Vivado exited.

Finished building project.
