//
// Written by Synplify Pro 
// Product Version "V-2023.09M"
// Program "Synplify Pro", Mapper "map202309act, Build 044R"
// Tue Apr  8 15:28:46 2025
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\generic\smartfusion2.v "
// file 1 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\hypermods.v "
// file 2 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\umr_capim.v "
// file 3 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\scemi_objects.v "
// file 4 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\scemi_pipes.svh "
// file 5 "\c:\users\lucas\documents\nascerr\in_system_programming_fpga\testeisp\hdl\ram_interface.v "
// file 6 "\c:\users\lucas\documents\nascerr\in_system_programming_fpga\testeisp\component\actel\sgcore\tamper\2.1.300\tamper_comps.v "
// file 7 "\c:\users\lucas\documents\nascerr\in_system_programming_fpga\testeisp\component\work\tamper_c0\tamper_c0_0\tamper_c0_tamper_c0_0_tamper.v "
// file 8 "\c:\users\lucas\documents\nascerr\in_system_programming_fpga\testeisp\component\work\tamper_c0\tamper_c0.v "
// file 9 "\c:\users\lucas\documents\nascerr\in_system_programming_fpga\testeisp\component\work\tpsram_c0\tpsram_c0_0\tpsram_c0_tpsram_c0_0_tpsram.v "
// file 10 "\c:\users\lucas\documents\nascerr\in_system_programming_fpga\testeisp\component\work\tpsram_c0\tpsram_c0.v "
// file 11 "\c:\users\lucas\documents\nascerr\in_system_programming_fpga\testeisp\component\work\dev_restart_after_isp_blk\dev_restart_after_isp_blk.v "
// file 12 "\c:\users\lucas\documents\nascerr\in_system_programming_fpga\testeisp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v "
// file 13 "\c:\users\lucas\documents\nascerr\in_system_programming_fpga\testeisp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v "
// file 14 "\c:\users\lucas\documents\nascerr\in_system_programming_fpga\testeisp\component\work\testeisp_sb\ccc_0\testeisp_sb_ccc_0_fccc.v "
// file 15 "\c:\users\lucas\documents\nascerr\in_system_programming_fpga\testeisp\component\actel\sgcore\osc\2.0.101\osc_comps.v "
// file 16 "\c:\users\lucas\documents\nascerr\in_system_programming_fpga\testeisp\component\work\testeisp_sb\fabosc_0\testeisp_sb_fabosc_0_osc.v "
// file 17 "\c:\users\lucas\documents\nascerr\in_system_programming_fpga\testeisp\component\work\testeisp_sb_mss\testeisp_sb_mss_syn.v "
// file 18 "\c:\users\lucas\documents\nascerr\in_system_programming_fpga\testeisp\component\work\testeisp_sb_mss\testeisp_sb_mss.v "
// file 19 "\c:\users\lucas\documents\nascerr\in_system_programming_fpga\testeisp\component\work\testeisp_sb\testeisp_sb.v "
// file 20 "\c:\users\lucas\documents\nascerr\in_system_programming_fpga\testeisp\component\work\testeisp\testeisp.v "
// file 21 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\nlconst.dat "
// file 22 "\c:\users\lucas\documents\nascerr\in_system_programming_fpga\testeisp\designer\testeisp\synthesis.fdc "

`timescale 100 ps/100 ps
module testeISP_sb_CCC_0_FCCC (
  FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC,
  LOCK,
  testeISP_sb_0_FAB_CCC_GL0
)
;
input FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
output LOCK ;
output testeISP_sb_0_FAB_CCC_GL0 ;
wire FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire LOCK ;
wire testeISP_sb_0_FAB_CCC_GL0 ;
wire [7:0] PRDATA;
wire GL0_net ;
wire Y0 ;
wire Y1 ;
wire Y2 ;
wire Y3 ;
wire BUSY ;
wire VCC ;
wire GND ;
wire GL1 ;
wire GL2 ;
wire GL3 ;
// @14:18
  CLKINT GL0_INST (
	.Y(testeISP_sb_0_FAB_CCC_GL0),
	.A(GL0_net)
);
//@19:113
// @14:20
  CCC CCC_INST (
	.Y0(Y0),
	.Y1(Y1),
	.Y2(Y2),
	.Y3(Y3),
	.PRDATA(PRDATA[7:0]),
	.LOCK(LOCK),
	.BUSY(BUSY),
	.CLK0(VCC),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(GND),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1),
	.GL2(GL2),
	.GL3(GL3),
	.RCOSC_25_50MHZ(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=210'h0000007FB8000044D74000318C6318C1F18C61EC0404040400301;
defparam CCC_INST.VCOFREQUENCY=800.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* testeISP_sb_CCC_0_FCCC */

module testeISP_sb_FABOSC_0_OSC (
  FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
)
;
output FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire GND ;
wire VCC ;
//@19:217
// @16:26
  RCOSC_25_50MHZ I_RCOSC_25_50MHZ (
	.CLKOUT(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
defparam I_RCOSC_25_50MHZ.FREQUENCY=50.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* testeISP_sb_FABOSC_0_OSC */

module testeISP_sb_MSS (
  testeISP_sb_0_FAB_CCC_GL0,
  MMUART_1_RXD_F2M_c,
  MMUART_0_RXD_F2M_c,
  LOCK,
  MMUART_1_TXD_M2F_c,
  MMUART_0_TXD_M2F_c
)
;
input testeISP_sb_0_FAB_CCC_GL0 ;
input MMUART_1_RXD_F2M_c ;
input MMUART_0_RXD_F2M_c ;
input LOCK ;
output MMUART_1_TXD_M2F_c ;
output MMUART_0_TXD_M2F_c ;
wire testeISP_sb_0_FAB_CCC_GL0 ;
wire MMUART_1_RXD_F2M_c ;
wire MMUART_0_RXD_F2M_c ;
wire LOCK ;
wire MMUART_1_TXD_M2F_c ;
wire MMUART_0_TXD_M2F_c ;
wire [7:0] EDAC_ERROR;
wire [31:0] F_FM0_RDATA;
wire [31:0] F_HM0_ADDR;
wire [1:0] F_HM0_SIZE;
wire [31:0] F_HM0_WDATA;
wire [1:0] FAB_OPMODE;
wire [3:0] FAB_VCONTROL;
wire [1:0] FAB_XCVRSEL;
wire [7:0] FAB_XDATAOUT;
wire [1:0] FIC32_0_MASTER;
wire [1:0] FIC32_1_MASTER;
wire [15:0] H2F_INTERRUPT;
wire [15:2] FIC_2_APB_M_PADDR;
wire [31:0] FIC_2_APB_M_PWDATA;
wire [9:0] TCGF;
wire [3:0] TRACEDATA;
wire [3:0] TXD_RIF;
wire [7:0] TXDF;
wire [3:0] F_BID;
wire [1:0] F_BRESP_HRESP0;
wire [63:0] F_RDATA_HRDATA01;
wire [3:0] F_RID;
wire [1:0] F_RRESP_HRESP1;
wire [15:0] MDDR_FABRIC_PRDATA;
wire [15:0] DRAM_ADDR;
wire [2:0] DRAM_BA;
wire [2:0] DRAM_DM_RDQS_OUT;
wire [17:0] DRAM_DQ_OUT;
wire [2:0] DRAM_DQS_OUT;
wire [1:0] DRAM_FIFO_WE_OUT;
wire [2:0] DM_OE;
wire [17:0] DRAM_DQ_OE;
wire [2:0] DRAM_DQS_OE;
wire CAN_RXBUS_MGPIO3A_H2F_A ;
wire CAN_RXBUS_MGPIO3A_H2F_B ;
wire CAN_TX_EBL_MGPIO4A_H2F_A ;
wire CAN_TX_EBL_MGPIO4A_H2F_B ;
wire CAN_TXBUS_MGPIO2A_H2F_A ;
wire CAN_TXBUS_MGPIO2A_H2F_B ;
wire FIC_2_APB_M_PCLK ;
wire COMMS_INT ;
wire FIC_2_APB_M_PRESET_N ;
wire F_FM0_READYOUT ;
wire F_FM0_RESP ;
wire F_HM0_ENABLE ;
wire F_HM0_SEL ;
wire F_HM0_TRANS1 ;
wire F_HM0_WRITE ;
wire FAB_CHRGVBUS ;
wire FAB_DISCHRGVBUS ;
wire FAB_DMPULLDOWN ;
wire FAB_DPPULLDOWN ;
wire FAB_DRVVBUS ;
wire FAB_IDPULLUP ;
wire FAB_SUSPENDM ;
wire FAB_TERMSEL ;
wire FAB_TXVALID ;
wire FAB_VCONTROLLOADM ;
wire FACC_GLMUX_SEL ;
wire MSS_RESET_N_M2F ;
wire GTX_CLK ;
wire H2F_NMI ;
wire H2FCALIB ;
wire I2C0_SCL_MGPIO31B_H2F_A ;
wire I2C0_SCL_MGPIO31B_H2F_B ;
wire I2C0_SDA_MGPIO30B_H2F_A ;
wire I2C0_SDA_MGPIO30B_H2F_B ;
wire I2C1_SCL_MGPIO1A_H2F_A ;
wire I2C1_SCL_MGPIO1A_H2F_B ;
wire I2C1_SDA_MGPIO0A_H2F_A ;
wire I2C1_SDA_MGPIO0A_H2F_B ;
wire MDCF ;
wire MDOENF ;
wire MDOF ;
wire MMUART0_CTS_MGPIO19B_H2F_A ;
wire MMUART0_CTS_MGPIO19B_H2F_B ;
wire MMUART0_DCD_MGPIO22B_H2F_A ;
wire MMUART0_DCD_MGPIO22B_H2F_B ;
wire MMUART0_DSR_MGPIO20B_H2F_A ;
wire MMUART0_DSR_MGPIO20B_H2F_B ;
wire MMUART0_DTR_MGPIO18B_H2F_A ;
wire MMUART0_DTR_MGPIO18B_H2F_B ;
wire MMUART0_RI_MGPIO21B_H2F_A ;
wire MMUART0_RI_MGPIO21B_H2F_B ;
wire MMUART0_RTS_MGPIO17B_H2F_A ;
wire MMUART0_RTS_MGPIO17B_H2F_B ;
wire MMUART0_RXD_MGPIO28B_H2F_A ;
wire MMUART0_RXD_MGPIO28B_H2F_B ;
wire MMUART0_SCK_MGPIO29B_H2F_A ;
wire MMUART0_SCK_MGPIO29B_H2F_B ;
wire MMUART0_TXD_MGPIO27B_H2F_B ;
wire MMUART1_DTR_MGPIO12B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_B ;
wire MMUART1_RXD_MGPIO26B_H2F_A ;
wire MMUART1_RXD_MGPIO26B_H2F_B ;
wire MMUART1_SCK_MGPIO25B_H2F_A ;
wire MMUART1_SCK_MGPIO25B_H2F_B ;
wire MMUART1_TXD_MGPIO24B_H2F_B ;
wire MPLL_LOCK ;
wire FIC_2_APB_M_PENABLE ;
wire FIC_2_APB_M_PSEL ;
wire FIC_2_APB_M_PWRITE ;
wire RTC_MATCH ;
wire SLEEPDEEP ;
wire SLEEPHOLDACK ;
wire SLEEPING ;
wire SMBALERT_NO0 ;
wire SMBALERT_NO1 ;
wire SMBSUS_NO0 ;
wire SMBSUS_NO1 ;
wire SPI0_CLK_OUT ;
wire SPI0_SDI_MGPIO5A_H2F_A ;
wire SPI0_SDI_MGPIO5A_H2F_B ;
wire SPI0_SDO_MGPIO6A_H2F_A ;
wire SPI0_SDO_MGPIO6A_H2F_B ;
wire SPI0_SS0_MGPIO7A_H2F_A ;
wire SPI0_SS0_MGPIO7A_H2F_B ;
wire SPI0_SS1_MGPIO8A_H2F_A ;
wire SPI0_SS1_MGPIO8A_H2F_B ;
wire SPI0_SS2_MGPIO9A_H2F_A ;
wire SPI0_SS2_MGPIO9A_H2F_B ;
wire SPI0_SS3_MGPIO10A_H2F_A ;
wire SPI0_SS3_MGPIO10A_H2F_B ;
wire SPI0_SS4_MGPIO19A_H2F_A ;
wire SPI0_SS5_MGPIO20A_H2F_A ;
wire SPI0_SS6_MGPIO21A_H2F_A ;
wire SPI0_SS7_MGPIO22A_H2F_A ;
wire SPI1_CLK_OUT ;
wire SPI1_SDI_MGPIO11A_H2F_A ;
wire SPI1_SDI_MGPIO11A_H2F_B ;
wire SPI1_SDO_MGPIO12A_H2F_A ;
wire SPI1_SDO_MGPIO12A_H2F_B ;
wire SPI1_SS0_MGPIO13A_H2F_A ;
wire SPI1_SS0_MGPIO13A_H2F_B ;
wire SPI1_SS1_MGPIO14A_H2F_A ;
wire SPI1_SS1_MGPIO14A_H2F_B ;
wire SPI1_SS2_MGPIO15A_H2F_A ;
wire SPI1_SS2_MGPIO15A_H2F_B ;
wire SPI1_SS3_MGPIO16A_H2F_A ;
wire SPI1_SS3_MGPIO16A_H2F_B ;
wire SPI1_SS4_MGPIO17A_H2F_A ;
wire SPI1_SS5_MGPIO18A_H2F_A ;
wire SPI1_SS6_MGPIO23A_H2F_A ;
wire SPI1_SS7_MGPIO24A_H2F_A ;
wire TRACECLK ;
wire TX_CLK ;
wire TX_ENF ;
wire TX_ERRF ;
wire TXCTL_EN_RIF ;
wire TXEV ;
wire WDOGTIMEOUT ;
wire F_ARREADY_HREADYOUT1 ;
wire F_AWREADY_HREADYOUT0 ;
wire F_BVALID ;
wire F_RLAST ;
wire F_RVALID ;
wire F_WREADY ;
wire MDDR_FABRIC_PREADY ;
wire MDDR_FABRIC_PSLVERR ;
wire VCC ;
wire GND ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT ;
wire DRAM_CASN ;
wire DRAM_CKE ;
wire DRAM_CLK ;
wire DRAM_CSN ;
wire DRAM_ODT ;
wire DRAM_RASN ;
wire DRAM_RSTN ;
wire DRAM_WEN ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OUT ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OUT ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OUT ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OUT ;
wire MGPIO25A_OUT ;
wire MGPIO26A_OUT ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT ;
wire MMUART0_DCD_MGPIO22B_OUT ;
wire MMUART0_DSR_MGPIO20B_OUT ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT ;
wire MMUART0_RI_MGPIO21B_OUT ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OUT ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OUT ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OUT ;
wire MMUART1_CTS_MGPIO13B_OUT ;
wire MMUART1_DCD_MGPIO16B_OUT ;
wire MMUART1_DSR_MGPIO14B_OUT ;
wire MMUART1_DTR_MGPIO12B_OUT ;
wire MMUART1_RI_MGPIO15B_OUT ;
wire MMUART1_RTS_MGPIO11B_OUT ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT ;
wire RGMII_MDC_RMII_MDC_OUT ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT ;
wire RGMII_RX_CLK_OUT ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT ;
wire RGMII_RXD3_USBB_DATA4_OUT ;
wire RGMII_TX_CLK_OUT ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OUT ;
wire RGMII_TXD2_USBB_DATA5_OUT ;
wire RGMII_TXD3_USBB_DATA6_OUT ;
wire SPI0_SCK_USBA_XCLK_OUT ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OUT ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OUT ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OUT ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OUT ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OUT ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OUT ;
wire SPI0_SS4_MGPIO19A_OUT ;
wire SPI0_SS5_MGPIO20A_OUT ;
wire SPI0_SS6_MGPIO21A_OUT ;
wire SPI0_SS7_MGPIO22A_OUT ;
wire SPI1_SCK_OUT ;
wire SPI1_SDI_MGPIO11A_OUT ;
wire SPI1_SDO_MGPIO12A_OUT ;
wire SPI1_SS0_MGPIO13A_OUT ;
wire SPI1_SS1_MGPIO14A_OUT ;
wire SPI1_SS2_MGPIO15A_OUT ;
wire SPI1_SS3_MGPIO16A_OUT ;
wire SPI1_SS4_MGPIO17A_OUT ;
wire SPI1_SS5_MGPIO18A_OUT ;
wire SPI1_SS6_MGPIO23A_OUT ;
wire SPI1_SS7_MGPIO24A_OUT ;
wire USBC_XCLK_OUT ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OE ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OE ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OE ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OE ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OE ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OE ;
wire MGPIO25A_OE ;
wire MGPIO26A_OE ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OE ;
wire MMUART0_DCD_MGPIO22B_OE ;
wire MMUART0_DSR_MGPIO20B_OE ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OE ;
wire MMUART0_RI_MGPIO21B_OE ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OE ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OE ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OE ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OE ;
wire MMUART1_CTS_MGPIO13B_OE ;
wire MMUART1_DCD_MGPIO16B_OE ;
wire MMUART1_DSR_MGPIO14B_OE ;
wire MMUART1_DTR_MGPIO12B_OE ;
wire MMUART1_RI_MGPIO15B_OE ;
wire MMUART1_RTS_MGPIO11B_OE ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OE ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OE ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OE ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE ;
wire RGMII_MDC_RMII_MDC_OE ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE ;
wire RGMII_RX_CLK_OE ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE ;
wire RGMII_RXD3_USBB_DATA4_OE ;
wire RGMII_TX_CLK_OE ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OE ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OE ;
wire RGMII_TXD2_USBB_DATA5_OE ;
wire RGMII_TXD3_USBB_DATA6_OE ;
wire SPI0_SCK_USBA_XCLK_OE ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OE ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OE ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OE ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OE ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OE ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OE ;
wire SPI0_SS4_MGPIO19A_OE ;
wire SPI0_SS5_MGPIO20A_OE ;
wire SPI0_SS6_MGPIO21A_OE ;
wire SPI0_SS7_MGPIO22A_OE ;
wire SPI1_SCK_OE ;
wire SPI1_SDI_MGPIO11A_OE ;
wire SPI1_SDO_MGPIO12A_OE ;
wire SPI1_SS0_MGPIO13A_OE ;
wire SPI1_SS1_MGPIO14A_OE ;
wire SPI1_SS2_MGPIO15A_OE ;
wire SPI1_SS3_MGPIO16A_OE ;
wire SPI1_SS4_MGPIO17A_OE ;
wire SPI1_SS5_MGPIO18A_OE ;
wire SPI1_SS6_MGPIO23A_OE ;
wire SPI1_SS7_MGPIO24A_OE ;
wire USBC_XCLK_OE ;
// @18:197
  MSS_025 MSS_ADLIB_INST (
	.CAN_RXBUS_MGPIO3A_H2F_A(CAN_RXBUS_MGPIO3A_H2F_A),
	.CAN_RXBUS_MGPIO3A_H2F_B(CAN_RXBUS_MGPIO3A_H2F_B),
	.CAN_TX_EBL_MGPIO4A_H2F_A(CAN_TX_EBL_MGPIO4A_H2F_A),
	.CAN_TX_EBL_MGPIO4A_H2F_B(CAN_TX_EBL_MGPIO4A_H2F_B),
	.CAN_TXBUS_MGPIO2A_H2F_A(CAN_TXBUS_MGPIO2A_H2F_A),
	.CAN_TXBUS_MGPIO2A_H2F_B(CAN_TXBUS_MGPIO2A_H2F_B),
	.CLK_CONFIG_APB(FIC_2_APB_M_PCLK),
	.COMMS_INT(COMMS_INT),
	.CONFIG_PRESET_N(FIC_2_APB_M_PRESET_N),
	.EDAC_ERROR(EDAC_ERROR[7:0]),
	.F_FM0_RDATA(F_FM0_RDATA[31:0]),
	.F_FM0_READYOUT(F_FM0_READYOUT),
	.F_FM0_RESP(F_FM0_RESP),
	.F_HM0_ADDR(F_HM0_ADDR[31:0]),
	.F_HM0_ENABLE(F_HM0_ENABLE),
	.F_HM0_SEL(F_HM0_SEL),
	.F_HM0_SIZE(F_HM0_SIZE[1:0]),
	.F_HM0_TRANS1(F_HM0_TRANS1),
	.F_HM0_WDATA(F_HM0_WDATA[31:0]),
	.F_HM0_WRITE(F_HM0_WRITE),
	.FAB_CHRGVBUS(FAB_CHRGVBUS),
	.FAB_DISCHRGVBUS(FAB_DISCHRGVBUS),
	.FAB_DMPULLDOWN(FAB_DMPULLDOWN),
	.FAB_DPPULLDOWN(FAB_DPPULLDOWN),
	.FAB_DRVVBUS(FAB_DRVVBUS),
	.FAB_IDPULLUP(FAB_IDPULLUP),
	.FAB_OPMODE(FAB_OPMODE[1:0]),
	.FAB_SUSPENDM(FAB_SUSPENDM),
	.FAB_TERMSEL(FAB_TERMSEL),
	.FAB_TXVALID(FAB_TXVALID),
	.FAB_VCONTROL(FAB_VCONTROL[3:0]),
	.FAB_VCONTROLLOADM(FAB_VCONTROLLOADM),
	.FAB_XCVRSEL(FAB_XCVRSEL[1:0]),
	.FAB_XDATAOUT(FAB_XDATAOUT[7:0]),
	.FACC_GLMUX_SEL(FACC_GLMUX_SEL),
	.FIC32_0_MASTER(FIC32_0_MASTER[1:0]),
	.FIC32_1_MASTER(FIC32_1_MASTER[1:0]),
	.FPGA_RESET_N(MSS_RESET_N_M2F),
	.GTX_CLK(GTX_CLK),
	.H2F_INTERRUPT(H2F_INTERRUPT[15:0]),
	.H2F_NMI(H2F_NMI),
	.H2FCALIB(H2FCALIB),
	.I2C0_SCL_MGPIO31B_H2F_A(I2C0_SCL_MGPIO31B_H2F_A),
	.I2C0_SCL_MGPIO31B_H2F_B(I2C0_SCL_MGPIO31B_H2F_B),
	.I2C0_SDA_MGPIO30B_H2F_A(I2C0_SDA_MGPIO30B_H2F_A),
	.I2C0_SDA_MGPIO30B_H2F_B(I2C0_SDA_MGPIO30B_H2F_B),
	.I2C1_SCL_MGPIO1A_H2F_A(I2C1_SCL_MGPIO1A_H2F_A),
	.I2C1_SCL_MGPIO1A_H2F_B(I2C1_SCL_MGPIO1A_H2F_B),
	.I2C1_SDA_MGPIO0A_H2F_A(I2C1_SDA_MGPIO0A_H2F_A),
	.I2C1_SDA_MGPIO0A_H2F_B(I2C1_SDA_MGPIO0A_H2F_B),
	.MDCF(MDCF),
	.MDOENF(MDOENF),
	.MDOF(MDOF),
	.MMUART0_CTS_MGPIO19B_H2F_A(MMUART0_CTS_MGPIO19B_H2F_A),
	.MMUART0_CTS_MGPIO19B_H2F_B(MMUART0_CTS_MGPIO19B_H2F_B),
	.MMUART0_DCD_MGPIO22B_H2F_A(MMUART0_DCD_MGPIO22B_H2F_A),
	.MMUART0_DCD_MGPIO22B_H2F_B(MMUART0_DCD_MGPIO22B_H2F_B),
	.MMUART0_DSR_MGPIO20B_H2F_A(MMUART0_DSR_MGPIO20B_H2F_A),
	.MMUART0_DSR_MGPIO20B_H2F_B(MMUART0_DSR_MGPIO20B_H2F_B),
	.MMUART0_DTR_MGPIO18B_H2F_A(MMUART0_DTR_MGPIO18B_H2F_A),
	.MMUART0_DTR_MGPIO18B_H2F_B(MMUART0_DTR_MGPIO18B_H2F_B),
	.MMUART0_RI_MGPIO21B_H2F_A(MMUART0_RI_MGPIO21B_H2F_A),
	.MMUART0_RI_MGPIO21B_H2F_B(MMUART0_RI_MGPIO21B_H2F_B),
	.MMUART0_RTS_MGPIO17B_H2F_A(MMUART0_RTS_MGPIO17B_H2F_A),
	.MMUART0_RTS_MGPIO17B_H2F_B(MMUART0_RTS_MGPIO17B_H2F_B),
	.MMUART0_RXD_MGPIO28B_H2F_A(MMUART0_RXD_MGPIO28B_H2F_A),
	.MMUART0_RXD_MGPIO28B_H2F_B(MMUART0_RXD_MGPIO28B_H2F_B),
	.MMUART0_SCK_MGPIO29B_H2F_A(MMUART0_SCK_MGPIO29B_H2F_A),
	.MMUART0_SCK_MGPIO29B_H2F_B(MMUART0_SCK_MGPIO29B_H2F_B),
	.MMUART0_TXD_MGPIO27B_H2F_A(MMUART_0_TXD_M2F_c),
	.MMUART0_TXD_MGPIO27B_H2F_B(MMUART0_TXD_MGPIO27B_H2F_B),
	.MMUART1_DTR_MGPIO12B_H2F_A(MMUART1_DTR_MGPIO12B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_A(MMUART1_RTS_MGPIO11B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_B(MMUART1_RTS_MGPIO11B_H2F_B),
	.MMUART1_RXD_MGPIO26B_H2F_A(MMUART1_RXD_MGPIO26B_H2F_A),
	.MMUART1_RXD_MGPIO26B_H2F_B(MMUART1_RXD_MGPIO26B_H2F_B),
	.MMUART1_SCK_MGPIO25B_H2F_A(MMUART1_SCK_MGPIO25B_H2F_A),
	.MMUART1_SCK_MGPIO25B_H2F_B(MMUART1_SCK_MGPIO25B_H2F_B),
	.MMUART1_TXD_MGPIO24B_H2F_A(MMUART_1_TXD_M2F_c),
	.MMUART1_TXD_MGPIO24B_H2F_B(MMUART1_TXD_MGPIO24B_H2F_B),
	.MPLL_LOCK(MPLL_LOCK),
	.PER2_FABRIC_PADDR(FIC_2_APB_M_PADDR[15:2]),
	.PER2_FABRIC_PENABLE(FIC_2_APB_M_PENABLE),
	.PER2_FABRIC_PSEL(FIC_2_APB_M_PSEL),
	.PER2_FABRIC_PWDATA(FIC_2_APB_M_PWDATA[31:0]),
	.PER2_FABRIC_PWRITE(FIC_2_APB_M_PWRITE),
	.RTC_MATCH(RTC_MATCH),
	.SLEEPDEEP(SLEEPDEEP),
	.SLEEPHOLDACK(SLEEPHOLDACK),
	.SLEEPING(SLEEPING),
	.SMBALERT_NO0(SMBALERT_NO0),
	.SMBALERT_NO1(SMBALERT_NO1),
	.SMBSUS_NO0(SMBSUS_NO0),
	.SMBSUS_NO1(SMBSUS_NO1),
	.SPI0_CLK_OUT(SPI0_CLK_OUT),
	.SPI0_SDI_MGPIO5A_H2F_A(SPI0_SDI_MGPIO5A_H2F_A),
	.SPI0_SDI_MGPIO5A_H2F_B(SPI0_SDI_MGPIO5A_H2F_B),
	.SPI0_SDO_MGPIO6A_H2F_A(SPI0_SDO_MGPIO6A_H2F_A),
	.SPI0_SDO_MGPIO6A_H2F_B(SPI0_SDO_MGPIO6A_H2F_B),
	.SPI0_SS0_MGPIO7A_H2F_A(SPI0_SS0_MGPIO7A_H2F_A),
	.SPI0_SS0_MGPIO7A_H2F_B(SPI0_SS0_MGPIO7A_H2F_B),
	.SPI0_SS1_MGPIO8A_H2F_A(SPI0_SS1_MGPIO8A_H2F_A),
	.SPI0_SS1_MGPIO8A_H2F_B(SPI0_SS1_MGPIO8A_H2F_B),
	.SPI0_SS2_MGPIO9A_H2F_A(SPI0_SS2_MGPIO9A_H2F_A),
	.SPI0_SS2_MGPIO9A_H2F_B(SPI0_SS2_MGPIO9A_H2F_B),
	.SPI0_SS3_MGPIO10A_H2F_A(SPI0_SS3_MGPIO10A_H2F_A),
	.SPI0_SS3_MGPIO10A_H2F_B(SPI0_SS3_MGPIO10A_H2F_B),
	.SPI0_SS4_MGPIO19A_H2F_A(SPI0_SS4_MGPIO19A_H2F_A),
	.SPI0_SS5_MGPIO20A_H2F_A(SPI0_SS5_MGPIO20A_H2F_A),
	.SPI0_SS6_MGPIO21A_H2F_A(SPI0_SS6_MGPIO21A_H2F_A),
	.SPI0_SS7_MGPIO22A_H2F_A(SPI0_SS7_MGPIO22A_H2F_A),
	.SPI1_CLK_OUT(SPI1_CLK_OUT),
	.SPI1_SDI_MGPIO11A_H2F_A(SPI1_SDI_MGPIO11A_H2F_A),
	.SPI1_SDI_MGPIO11A_H2F_B(SPI1_SDI_MGPIO11A_H2F_B),
	.SPI1_SDO_MGPIO12A_H2F_A(SPI1_SDO_MGPIO12A_H2F_A),
	.SPI1_SDO_MGPIO12A_H2F_B(SPI1_SDO_MGPIO12A_H2F_B),
	.SPI1_SS0_MGPIO13A_H2F_A(SPI1_SS0_MGPIO13A_H2F_A),
	.SPI1_SS0_MGPIO13A_H2F_B(SPI1_SS0_MGPIO13A_H2F_B),
	.SPI1_SS1_MGPIO14A_H2F_A(SPI1_SS1_MGPIO14A_H2F_A),
	.SPI1_SS1_MGPIO14A_H2F_B(SPI1_SS1_MGPIO14A_H2F_B),
	.SPI1_SS2_MGPIO15A_H2F_A(SPI1_SS2_MGPIO15A_H2F_A),
	.SPI1_SS2_MGPIO15A_H2F_B(SPI1_SS2_MGPIO15A_H2F_B),
	.SPI1_SS3_MGPIO16A_H2F_A(SPI1_SS3_MGPIO16A_H2F_A),
	.SPI1_SS3_MGPIO16A_H2F_B(SPI1_SS3_MGPIO16A_H2F_B),
	.SPI1_SS4_MGPIO17A_H2F_A(SPI1_SS4_MGPIO17A_H2F_A),
	.SPI1_SS5_MGPIO18A_H2F_A(SPI1_SS5_MGPIO18A_H2F_A),
	.SPI1_SS6_MGPIO23A_H2F_A(SPI1_SS6_MGPIO23A_H2F_A),
	.SPI1_SS7_MGPIO24A_H2F_A(SPI1_SS7_MGPIO24A_H2F_A),
	.TCGF(TCGF[9:0]),
	.TRACECLK(TRACECLK),
	.TRACEDATA(TRACEDATA[3:0]),
	.TX_CLK(TX_CLK),
	.TX_ENF(TX_ENF),
	.TX_ERRF(TX_ERRF),
	.TXCTL_EN_RIF(TXCTL_EN_RIF),
	.TXD_RIF(TXD_RIF[3:0]),
	.TXDF(TXDF[7:0]),
	.TXEV(TXEV),
	.WDOGTIMEOUT(WDOGTIMEOUT),
	.F_ARREADY_HREADYOUT1(F_ARREADY_HREADYOUT1),
	.F_AWREADY_HREADYOUT0(F_AWREADY_HREADYOUT0),
	.F_BID(F_BID[3:0]),
	.F_BRESP_HRESP0(F_BRESP_HRESP0[1:0]),
	.F_BVALID(F_BVALID),
	.F_RDATA_HRDATA01(F_RDATA_HRDATA01[63:0]),
	.F_RID(F_RID[3:0]),
	.F_RLAST(F_RLAST),
	.F_RRESP_HRESP1(F_RRESP_HRESP1[1:0]),
	.F_RVALID(F_RVALID),
	.F_WREADY(F_WREADY),
	.MDDR_FABRIC_PRDATA(MDDR_FABRIC_PRDATA[15:0]),
	.MDDR_FABRIC_PREADY(MDDR_FABRIC_PREADY),
	.MDDR_FABRIC_PSLVERR(MDDR_FABRIC_PSLVERR),
	.CAN_RXBUS_F2H_SCP(VCC),
	.CAN_TX_EBL_F2H_SCP(VCC),
	.CAN_TXBUS_F2H_SCP(VCC),
	.COLF(VCC),
	.CRSF(VCC),
	.F2_DMAREADY({VCC, VCC}),
	.F2H_INTERRUPT({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F2HCALIB(VCC),
	.F_DMAREADY({VCC, VCC}),
	.F_FM0_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_ENABLE(GND),
	.F_FM0_MASTLOCK(GND),
	.F_FM0_READY(VCC),
	.F_FM0_SEL(GND),
	.F_FM0_SIZE({GND, GND}),
	.F_FM0_TRANS1(GND),
	.F_FM0_WDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_WRITE(GND),
	.F_HM0_RDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_HM0_READY(VCC),
	.F_HM0_RESP(GND),
	.FAB_AVALID(VCC),
	.FAB_HOSTDISCON(VCC),
	.FAB_IDDIG(VCC),
	.FAB_LINESTATE({VCC, VCC}),
	.FAB_M3_RESET_N(VCC),
	.FAB_PLL_LOCK(LOCK),
	.FAB_RXACTIVE(VCC),
	.FAB_RXERROR(VCC),
	.FAB_RXVALID(VCC),
	.FAB_RXVALIDH(GND),
	.FAB_SESSEND(VCC),
	.FAB_TXREADY(VCC),
	.FAB_VBUSVALID(VCC),
	.FAB_VSTATUS({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.FAB_XDATAIN({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.GTX_CLKPF(VCC),
	.I2C0_BCLK(VCC),
	.I2C0_SCL_F2H_SCP(VCC),
	.I2C0_SDA_F2H_SCP(VCC),
	.I2C1_BCLK(VCC),
	.I2C1_SCL_F2H_SCP(VCC),
	.I2C1_SDA_F2H_SCP(VCC),
	.MDIF(VCC),
	.MGPIO0A_F2H_GPIN(VCC),
	.MGPIO10A_F2H_GPIN(VCC),
	.MGPIO11A_F2H_GPIN(VCC),
	.MGPIO11B_F2H_GPIN(VCC),
	.MGPIO12A_F2H_GPIN(VCC),
	.MGPIO13A_F2H_GPIN(VCC),
	.MGPIO14A_F2H_GPIN(VCC),
	.MGPIO15A_F2H_GPIN(VCC),
	.MGPIO16A_F2H_GPIN(VCC),
	.MGPIO17B_F2H_GPIN(VCC),
	.MGPIO18B_F2H_GPIN(VCC),
	.MGPIO19B_F2H_GPIN(VCC),
	.MGPIO1A_F2H_GPIN(VCC),
	.MGPIO20B_F2H_GPIN(VCC),
	.MGPIO21B_F2H_GPIN(VCC),
	.MGPIO22B_F2H_GPIN(VCC),
	.MGPIO24B_F2H_GPIN(VCC),
	.MGPIO25B_F2H_GPIN(VCC),
	.MGPIO26B_F2H_GPIN(VCC),
	.MGPIO27B_F2H_GPIN(VCC),
	.MGPIO28B_F2H_GPIN(VCC),
	.MGPIO29B_F2H_GPIN(VCC),
	.MGPIO2A_F2H_GPIN(VCC),
	.MGPIO30B_F2H_GPIN(VCC),
	.MGPIO31B_F2H_GPIN(VCC),
	.MGPIO3A_F2H_GPIN(VCC),
	.MGPIO4A_F2H_GPIN(VCC),
	.MGPIO5A_F2H_GPIN(VCC),
	.MGPIO6A_F2H_GPIN(VCC),
	.MGPIO7A_F2H_GPIN(VCC),
	.MGPIO8A_F2H_GPIN(VCC),
	.MGPIO9A_F2H_GPIN(VCC),
	.MMUART0_CTS_F2H_SCP(VCC),
	.MMUART0_DCD_F2H_SCP(VCC),
	.MMUART0_DSR_F2H_SCP(VCC),
	.MMUART0_DTR_F2H_SCP(VCC),
	.MMUART0_RI_F2H_SCP(VCC),
	.MMUART0_RTS_F2H_SCP(VCC),
	.MMUART0_RXD_F2H_SCP(MMUART_0_RXD_F2M_c),
	.MMUART0_SCK_F2H_SCP(VCC),
	.MMUART0_TXD_F2H_SCP(VCC),
	.MMUART1_CTS_F2H_SCP(VCC),
	.MMUART1_DCD_F2H_SCP(VCC),
	.MMUART1_DSR_F2H_SCP(VCC),
	.MMUART1_RI_F2H_SCP(VCC),
	.MMUART1_RTS_F2H_SCP(VCC),
	.MMUART1_RXD_F2H_SCP(MMUART_1_RXD_F2M_c),
	.MMUART1_SCK_F2H_SCP(VCC),
	.MMUART1_TXD_F2H_SCP(VCC),
	.PER2_FABRIC_PRDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.PER2_FABRIC_PREADY(VCC),
	.PER2_FABRIC_PSLVERR(GND),
	.RCGF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.RX_CLKPF(VCC),
	.RX_DVF(VCC),
	.RX_ERRF(VCC),
	.RX_EV(VCC),
	.RXDF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.SLEEPHOLDREQ(GND),
	.SMBALERT_NI0(VCC),
	.SMBALERT_NI1(VCC),
	.SMBSUS_NI0(VCC),
	.SMBSUS_NI1(VCC),
	.SPI0_CLK_IN(VCC),
	.SPI0_SDI_F2H_SCP(VCC),
	.SPI0_SDO_F2H_SCP(VCC),
	.SPI0_SS0_F2H_SCP(VCC),
	.SPI0_SS1_F2H_SCP(VCC),
	.SPI0_SS2_F2H_SCP(VCC),
	.SPI0_SS3_F2H_SCP(VCC),
	.SPI1_CLK_IN(VCC),
	.SPI1_SDI_F2H_SCP(VCC),
	.SPI1_SDO_F2H_SCP(VCC),
	.SPI1_SS0_F2H_SCP(VCC),
	.SPI1_SS1_F2H_SCP(VCC),
	.SPI1_SS2_F2H_SCP(VCC),
	.SPI1_SS3_F2H_SCP(VCC),
	.TX_CLKPF(VCC),
	.USER_MSS_GPIO_RESET_N(VCC),
	.USER_MSS_RESET_N(VCC),
	.XCLK_FAB(VCC),
	.CLK_BASE(testeISP_sb_0_FAB_CCC_GL0),
	.CLK_MDDR_APB(VCC),
	.F_ARADDR_HADDR1({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_ARBURST_HTRANS1({GND, GND}),
	.F_ARID_HSEL1({GND, GND, GND, GND}),
	.F_ARLEN_HBURST1({GND, GND, GND, GND}),
	.F_ARLOCK_HMASTLOCK1({GND, GND}),
	.F_ARSIZE_HSIZE1({GND, GND}),
	.F_ARVALID_HWRITE1(GND),
	.F_AWADDR_HADDR0({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_AWBURST_HTRANS0({GND, GND}),
	.F_AWID_HSEL0({GND, GND, GND, GND}),
	.F_AWLEN_HBURST0({GND, GND, GND, GND}),
	.F_AWLOCK_HMASTLOCK0({GND, GND}),
	.F_AWSIZE_HSIZE0({GND, GND}),
	.F_AWVALID_HWRITE0(GND),
	.F_BREADY(GND),
	.F_RMW_AXI(GND),
	.F_RREADY(GND),
	.F_WDATA_HWDATA01({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_WID_HREADY01({GND, GND, GND, GND}),
	.F_WLAST(GND),
	.F_WSTRB({GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_WVALID(GND),
	.FPGA_MDDR_ARESET_N(VCC),
	.MDDR_FABRIC_PADDR({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PENABLE(VCC),
	.MDDR_FABRIC_PSEL(VCC),
	.MDDR_FABRIC_PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PWRITE(VCC),
	.PRESET_N(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_IN(GND),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_IN(GND),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_IN(GND),
	.DM_IN({GND, GND, GND}),
	.DRAM_DQ_IN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DRAM_DQS_IN({GND, GND, GND}),
	.DRAM_FIFO_WE_IN({GND, GND}),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_IN(GND),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_IN(GND),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_IN(GND),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_IN(GND),
	.MGPIO25A_IN(GND),
	.MGPIO26A_IN(GND),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_IN(GND),
	.MMUART0_DCD_MGPIO22B_IN(GND),
	.MMUART0_DSR_MGPIO20B_IN(GND),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_IN(GND),
	.MMUART0_RI_MGPIO21B_IN(GND),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_IN(GND),
	.MMUART0_RXD_USBC_STP_MGPIO28B_IN(GND),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_IN(GND),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_IN(GND),
	.MMUART1_CTS_MGPIO13B_IN(GND),
	.MMUART1_DCD_MGPIO16B_IN(GND),
	.MMUART1_DSR_MGPIO14B_IN(GND),
	.MMUART1_DTR_MGPIO12B_IN(GND),
	.MMUART1_RI_MGPIO15B_IN(GND),
	.MMUART1_RTS_MGPIO11B_IN(GND),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_IN(GND),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_IN(GND),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_IN(GND),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_IN(GND),
	.RGMII_MDC_RMII_MDC_IN(GND),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_IN(GND),
	.RGMII_RX_CLK_IN(GND),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_IN(GND),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_IN(GND),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_IN(GND),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_IN(GND),
	.RGMII_RXD3_USBB_DATA4_IN(GND),
	.RGMII_TX_CLK_IN(GND),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_IN(GND),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_IN(GND),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_IN(GND),
	.RGMII_TXD2_USBB_DATA5_IN(GND),
	.RGMII_TXD3_USBB_DATA6_IN(GND),
	.SPI0_SCK_USBA_XCLK_IN(GND),
	.SPI0_SDI_USBA_DIR_MGPIO5A_IN(GND),
	.SPI0_SDO_USBA_STP_MGPIO6A_IN(GND),
	.SPI0_SS0_USBA_NXT_MGPIO7A_IN(GND),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_IN(GND),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_IN(GND),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_IN(GND),
	.SPI0_SS4_MGPIO19A_IN(GND),
	.SPI0_SS5_MGPIO20A_IN(GND),
	.SPI0_SS6_MGPIO21A_IN(GND),
	.SPI0_SS7_MGPIO22A_IN(GND),
	.SPI1_SCK_IN(GND),
	.SPI1_SDI_MGPIO11A_IN(GND),
	.SPI1_SDO_MGPIO12A_IN(GND),
	.SPI1_SS0_MGPIO13A_IN(GND),
	.SPI1_SS1_MGPIO14A_IN(GND),
	.SPI1_SS2_MGPIO15A_IN(GND),
	.SPI1_SS3_MGPIO16A_IN(GND),
	.SPI1_SS4_MGPIO17A_IN(GND),
	.SPI1_SS5_MGPIO18A_IN(GND),
	.SPI1_SS6_MGPIO23A_IN(GND),
	.SPI1_SS7_MGPIO24A_IN(GND),
	.USBC_XCLK_IN(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT(CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT(CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT),
	.DRAM_ADDR(DRAM_ADDR[15:0]),
	.DRAM_BA(DRAM_BA[2:0]),
	.DRAM_CASN(DRAM_CASN),
	.DRAM_CKE(DRAM_CKE),
	.DRAM_CLK(DRAM_CLK),
	.DRAM_CSN(DRAM_CSN),
	.DRAM_DM_RDQS_OUT(DRAM_DM_RDQS_OUT[2:0]),
	.DRAM_DQ_OUT(DRAM_DQ_OUT[17:0]),
	.DRAM_DQS_OUT(DRAM_DQS_OUT[2:0]),
	.DRAM_FIFO_WE_OUT(DRAM_FIFO_WE_OUT[1:0]),
	.DRAM_ODT(DRAM_ODT),
	.DRAM_RASN(DRAM_RASN),
	.DRAM_RSTN(DRAM_RSTN),
	.DRAM_WEN(DRAM_WEN),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OUT(I2C0_SCL_USBC_DATA1_MGPIO31B_OUT),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OUT(I2C0_SDA_USBC_DATA0_MGPIO30B_OUT),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OUT(I2C1_SCL_USBA_DATA4_MGPIO1A_OUT),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OUT(I2C1_SDA_USBA_DATA3_MGPIO0A_OUT),
	.MGPIO25A_OUT(MGPIO25A_OUT),
	.MGPIO26A_OUT(MGPIO26A_OUT),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT(MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT),
	.MMUART0_DCD_MGPIO22B_OUT(MMUART0_DCD_MGPIO22B_OUT),
	.MMUART0_DSR_MGPIO20B_OUT(MMUART0_DSR_MGPIO20B_OUT),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT(MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT),
	.MMUART0_RI_MGPIO21B_OUT(MMUART0_RI_MGPIO21B_OUT),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT(MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OUT(MMUART0_RXD_USBC_STP_MGPIO28B_OUT),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OUT(MMUART0_SCK_USBC_NXT_MGPIO29B_OUT),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OUT(MMUART0_TXD_USBC_DIR_MGPIO27B_OUT),
	.MMUART1_CTS_MGPIO13B_OUT(MMUART1_CTS_MGPIO13B_OUT),
	.MMUART1_DCD_MGPIO16B_OUT(MMUART1_DCD_MGPIO16B_OUT),
	.MMUART1_DSR_MGPIO14B_OUT(MMUART1_DSR_MGPIO14B_OUT),
	.MMUART1_DTR_MGPIO12B_OUT(MMUART1_DTR_MGPIO12B_OUT),
	.MMUART1_RI_MGPIO15B_OUT(MMUART1_RI_MGPIO15B_OUT),
	.MMUART1_RTS_MGPIO11B_OUT(MMUART1_RTS_MGPIO11B_OUT),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT(MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT(MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT(MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT),
	.RGMII_MDC_RMII_MDC_OUT(RGMII_MDC_RMII_MDC_OUT),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT),
	.RGMII_RX_CLK_OUT(RGMII_RX_CLK_OUT),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT),
	.RGMII_RXD3_USBB_DATA4_OUT(RGMII_RXD3_USBB_DATA4_OUT),
	.RGMII_TX_CLK_OUT(RGMII_TX_CLK_OUT),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT(RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OUT(RGMII_TXD1_RMII_TXD1_USBB_STP_OUT),
	.RGMII_TXD2_USBB_DATA5_OUT(RGMII_TXD2_USBB_DATA5_OUT),
	.RGMII_TXD3_USBB_DATA6_OUT(RGMII_TXD3_USBB_DATA6_OUT),
	.SPI0_SCK_USBA_XCLK_OUT(SPI0_SCK_USBA_XCLK_OUT),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OUT(SPI0_SDI_USBA_DIR_MGPIO5A_OUT),
	.SPI0_SDO_USBA_STP_MGPIO6A_OUT(SPI0_SDO_USBA_STP_MGPIO6A_OUT),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OUT(SPI0_SS0_USBA_NXT_MGPIO7A_OUT),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OUT(SPI0_SS1_USBA_DATA5_MGPIO8A_OUT),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OUT(SPI0_SS2_USBA_DATA6_MGPIO9A_OUT),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OUT(SPI0_SS3_USBA_DATA7_MGPIO10A_OUT),
	.SPI0_SS4_MGPIO19A_OUT(SPI0_SS4_MGPIO19A_OUT),
	.SPI0_SS5_MGPIO20A_OUT(SPI0_SS5_MGPIO20A_OUT),
	.SPI0_SS6_MGPIO21A_OUT(SPI0_SS6_MGPIO21A_OUT),
	.SPI0_SS7_MGPIO22A_OUT(SPI0_SS7_MGPIO22A_OUT),
	.SPI1_SCK_OUT(SPI1_SCK_OUT),
	.SPI1_SDI_MGPIO11A_OUT(SPI1_SDI_MGPIO11A_OUT),
	.SPI1_SDO_MGPIO12A_OUT(SPI1_SDO_MGPIO12A_OUT),
	.SPI1_SS0_MGPIO13A_OUT(SPI1_SS0_MGPIO13A_OUT),
	.SPI1_SS1_MGPIO14A_OUT(SPI1_SS1_MGPIO14A_OUT),
	.SPI1_SS2_MGPIO15A_OUT(SPI1_SS2_MGPIO15A_OUT),
	.SPI1_SS3_MGPIO16A_OUT(SPI1_SS3_MGPIO16A_OUT),
	.SPI1_SS4_MGPIO17A_OUT(SPI1_SS4_MGPIO17A_OUT),
	.SPI1_SS5_MGPIO18A_OUT(SPI1_SS5_MGPIO18A_OUT),
	.SPI1_SS6_MGPIO23A_OUT(SPI1_SS6_MGPIO23A_OUT),
	.SPI1_SS7_MGPIO24A_OUT(SPI1_SS7_MGPIO24A_OUT),
	.USBC_XCLK_OUT(USBC_XCLK_OUT),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OE(CAN_RXBUS_USBA_DATA1_MGPIO3A_OE),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OE(CAN_TXBUS_USBA_DATA0_MGPIO2A_OE),
	.DM_OE(DM_OE[2:0]),
	.DRAM_DQ_OE(DRAM_DQ_OE[17:0]),
	.DRAM_DQS_OE(DRAM_DQS_OE[2:0]),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OE(I2C0_SCL_USBC_DATA1_MGPIO31B_OE),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OE(I2C0_SDA_USBC_DATA0_MGPIO30B_OE),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OE(I2C1_SCL_USBA_DATA4_MGPIO1A_OE),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OE(I2C1_SDA_USBA_DATA3_MGPIO0A_OE),
	.MGPIO25A_OE(MGPIO25A_OE),
	.MGPIO26A_OE(MGPIO26A_OE),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OE(MMUART0_CTS_USBC_DATA7_MGPIO19B_OE),
	.MMUART0_DCD_MGPIO22B_OE(MMUART0_DCD_MGPIO22B_OE),
	.MMUART0_DSR_MGPIO20B_OE(MMUART0_DSR_MGPIO20B_OE),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OE(MMUART0_DTR_USBC_DATA6_MGPIO18B_OE),
	.MMUART0_RI_MGPIO21B_OE(MMUART0_RI_MGPIO21B_OE),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OE(MMUART0_RTS_USBC_DATA5_MGPIO17B_OE),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OE(MMUART0_RXD_USBC_STP_MGPIO28B_OE),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OE(MMUART0_SCK_USBC_NXT_MGPIO29B_OE),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OE(MMUART0_TXD_USBC_DIR_MGPIO27B_OE),
	.MMUART1_CTS_MGPIO13B_OE(MMUART1_CTS_MGPIO13B_OE),
	.MMUART1_DCD_MGPIO16B_OE(MMUART1_DCD_MGPIO16B_OE),
	.MMUART1_DSR_MGPIO14B_OE(MMUART1_DSR_MGPIO14B_OE),
	.MMUART1_DTR_MGPIO12B_OE(MMUART1_DTR_MGPIO12B_OE),
	.MMUART1_RI_MGPIO15B_OE(MMUART1_RI_MGPIO15B_OE),
	.MMUART1_RTS_MGPIO11B_OE(MMUART1_RTS_MGPIO11B_OE),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OE(MMUART1_RXD_USBC_DATA3_MGPIO26B_OE),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OE(MMUART1_SCK_USBC_DATA4_MGPIO25B_OE),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OE(MMUART1_TXD_USBC_DATA2_MGPIO24B_OE),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE),
	.RGMII_MDC_RMII_MDC_OE(RGMII_MDC_RMII_MDC_OE),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE),
	.RGMII_RX_CLK_OE(RGMII_RX_CLK_OE),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE),
	.RGMII_RXD3_USBB_DATA4_OE(RGMII_RXD3_USBB_DATA4_OE),
	.RGMII_TX_CLK_OE(RGMII_TX_CLK_OE),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OE(RGMII_TXD0_RMII_TXD0_USBB_DIR_OE),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OE(RGMII_TXD1_RMII_TXD1_USBB_STP_OE),
	.RGMII_TXD2_USBB_DATA5_OE(RGMII_TXD2_USBB_DATA5_OE),
	.RGMII_TXD3_USBB_DATA6_OE(RGMII_TXD3_USBB_DATA6_OE),
	.SPI0_SCK_USBA_XCLK_OE(SPI0_SCK_USBA_XCLK_OE),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OE(SPI0_SDI_USBA_DIR_MGPIO5A_OE),
	.SPI0_SDO_USBA_STP_MGPIO6A_OE(SPI0_SDO_USBA_STP_MGPIO6A_OE),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OE(SPI0_SS0_USBA_NXT_MGPIO7A_OE),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OE(SPI0_SS1_USBA_DATA5_MGPIO8A_OE),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OE(SPI0_SS2_USBA_DATA6_MGPIO9A_OE),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OE(SPI0_SS3_USBA_DATA7_MGPIO10A_OE),
	.SPI0_SS4_MGPIO19A_OE(SPI0_SS4_MGPIO19A_OE),
	.SPI0_SS5_MGPIO20A_OE(SPI0_SS5_MGPIO20A_OE),
	.SPI0_SS6_MGPIO21A_OE(SPI0_SS6_MGPIO21A_OE),
	.SPI0_SS7_MGPIO22A_OE(SPI0_SS7_MGPIO22A_OE),
	.SPI1_SCK_OE(SPI1_SCK_OE),
	.SPI1_SDI_MGPIO11A_OE(SPI1_SDI_MGPIO11A_OE),
	.SPI1_SDO_MGPIO12A_OE(SPI1_SDO_MGPIO12A_OE),
	.SPI1_SS0_MGPIO13A_OE(SPI1_SS0_MGPIO13A_OE),
	.SPI1_SS1_MGPIO14A_OE(SPI1_SS1_MGPIO14A_OE),
	.SPI1_SS2_MGPIO15A_OE(SPI1_SS2_MGPIO15A_OE),
	.SPI1_SS3_MGPIO16A_OE(SPI1_SS3_MGPIO16A_OE),
	.SPI1_SS4_MGPIO17A_OE(SPI1_SS4_MGPIO17A_OE),
	.SPI1_SS5_MGPIO18A_OE(SPI1_SS5_MGPIO18A_OE),
	.SPI1_SS6_MGPIO23A_OE(SPI1_SS6_MGPIO23A_OE),
	.SPI1_SS7_MGPIO24A_OE(SPI1_SS7_MGPIO24A_OE),
	.USBC_XCLK_OE(USBC_XCLK_OE)
);
defparam MSS_ADLIB_INST.INIT=1438'h0000000000000030000000000000000000000C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F00000000F000000000000000000000000000000007FFFFFFFB000001007C33F00000000E09500700003FFFFE400000000000010000000000F01C000001FE5F84010842108421000001FE34001FF8000000400000000020051007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.ACT_UBITS=56'hFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.MEMORYFILE="ENVM_init.mem";
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_FREQ=0.0;
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_MODE="";
defparam MSS_ADLIB_INST.DDR_CLK_FREQ=50.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* testeISP_sb_MSS */

module testeISP_sb (
  MMUART_0_TXD_M2F_c,
  MMUART_1_TXD_M2F_c,
  MMUART_0_RXD_F2M_c,
  MMUART_1_RXD_F2M_c,
  testeISP_sb_0_FAB_CCC_GL0,
  DEVRST_N,
  POWER_ON_RESET_N
)
;
output MMUART_0_TXD_M2F_c ;
output MMUART_1_TXD_M2F_c ;
input MMUART_0_RXD_F2M_c ;
input MMUART_1_RXD_F2M_c ;
output testeISP_sb_0_FAB_CCC_GL0 ;
input DEVRST_N ;
output POWER_ON_RESET_N ;
wire MMUART_0_TXD_M2F_c ;
wire MMUART_1_TXD_M2F_c ;
wire MMUART_0_RXD_F2M_c ;
wire MMUART_1_RXD_F2M_c ;
wire testeISP_sb_0_FAB_CCC_GL0 ;
wire DEVRST_N ;
wire POWER_ON_RESET_N ;
wire SYSRESET_POR_Z ;
wire FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire LOCK ;
wire GND ;
wire VCC ;
  CLKINT SYSRESET_POR_RNIKS781 (
	.Y(POWER_ON_RESET_N),
	.A(SYSRESET_POR_Z)
);
// @19:230
  SYSRESET SYSRESET_POR (
	.POWER_ON_RESET_N(SYSRESET_POR_Z),
	.DEVRST_N(DEVRST_N)
);
// @19:113
  testeISP_sb_CCC_0_FCCC CCC_0 (
	.FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.LOCK(LOCK),
	.testeISP_sb_0_FAB_CCC_GL0(testeISP_sb_0_FAB_CCC_GL0)
);
// @19:217
  testeISP_sb_FABOSC_0_OSC FABOSC_0 (
	.FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
// @19:238
  testeISP_sb_MSS testeISP_sb_MSS_0 (
	.testeISP_sb_0_FAB_CCC_GL0(testeISP_sb_0_FAB_CCC_GL0),
	.MMUART_1_RXD_F2M_c(MMUART_1_RXD_F2M_c),
	.MMUART_0_RXD_F2M_c(MMUART_0_RXD_F2M_c),
	.LOCK(LOCK),
	.MMUART_1_TXD_M2F_c(MMUART_1_TXD_M2F_c),
	.MMUART_0_TXD_M2F_c(MMUART_0_TXD_M2F_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* testeISP_sb */

module TAMPER_C0_TAMPER_C0_0_TAMPER (
  Ram_intferface_0_o_reset_n
)
;
input Ram_intferface_0_o_reset_n ;
wire Ram_intferface_0_o_reset_n ;
wire [3:0] DETECT_CATEGORY;
wire JTAG_ACTIVE ;
wire LOCK_TAMPER_DETECT ;
wire MESH_SHORT_ERROR ;
wire CLK_ERROR ;
wire DETECT_ATTEMPT ;
wire DETECT_FAIL ;
wire DIGEST_ERROR ;
wire POWERUP_DIGEST_ERROR ;
wire SC_ROM_DIGEST_ERROR ;
wire TAMPER_CHANGE_STROBE ;
wire VCC ;
wire GND ;
// @7:31
  TAMPER TAMPER_INST (
	.JTAG_ACTIVE(JTAG_ACTIVE),
	.LOCK_TAMPER_DETECT(LOCK_TAMPER_DETECT),
	.MESH_SHORT_ERROR(MESH_SHORT_ERROR),
	.CLK_ERROR(CLK_ERROR),
	.DETECT_CATEGORY(DETECT_CATEGORY[3:0]),
	.DETECT_ATTEMPT(DETECT_ATTEMPT),
	.DETECT_FAIL(DETECT_FAIL),
	.DIGEST_ERROR(DIGEST_ERROR),
	.POWERUP_DIGEST_ERROR(POWERUP_DIGEST_ERROR),
	.SC_ROM_DIGEST_ERROR(SC_ROM_DIGEST_ERROR),
	.TAMPER_CHANGE_STROBE(TAMPER_CHANGE_STROBE),
	.LOCKDOWN_ALL_N(VCC),
	.DISABLE_ALL_IOS_N(VCC),
	.RESET_N(Ram_intferface_0_o_reset_n),
	.ZEROIZE_N(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* TAMPER_C0_TAMPER_C0_0_TAMPER */

module TAMPER_C0 (
  Ram_intferface_0_o_reset_n
)
;
input Ram_intferface_0_o_reset_n ;
wire Ram_intferface_0_o_reset_n ;
wire GND ;
wire VCC ;
// @8:117
  TAMPER_C0_TAMPER_C0_0_TAMPER TAMPER_C0_0 (
	.Ram_intferface_0_o_reset_n(Ram_intferface_0_o_reset_n)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* TAMPER_C0 */

module TPSRAM_C0_TPSRAM_C0_0_TPSRAM (
  Ram_intferface_0_o_TPSRAM_WADDR_sv,
  Ram_intferface_0_o_TPSRAM_WD,
  Ram_intferface_0_o_TPSRAM_RADDR_sv,
  TPSRAM_C0_0_RD,
  Ram_intferface_0_o_TPSRAM_WEN,
  Ram_intferface_0_o_TPSRAM_REN,
  testeISP_sb_0_FAB_CCC_GL0
)
;
input [5:0] Ram_intferface_0_o_TPSRAM_WADDR_sv ;
input [7:0] Ram_intferface_0_o_TPSRAM_WD ;
input [5:0] Ram_intferface_0_o_TPSRAM_RADDR_sv ;
output [7:0] TPSRAM_C0_0_RD ;
input Ram_intferface_0_o_TPSRAM_WEN ;
input Ram_intferface_0_o_TPSRAM_REN ;
input testeISP_sb_0_FAB_CCC_GL0 ;
wire Ram_intferface_0_o_TPSRAM_WEN ;
wire Ram_intferface_0_o_TPSRAM_REN ;
wire testeISP_sb_0_FAB_CCC_GL0 ;
wire [17:8] TPSRAM_C0_TPSRAM_C0_0_TPSRAM_R0C0_A_DOUT;
wire [17:0] TPSRAM_C0_TPSRAM_C0_0_TPSRAM_R0C0_B_DOUT;
wire TPSRAM_C0_TPSRAM_C0_0_TPSRAM_R0C0_BUSY ;
wire VCC ;
wire GND ;
// @9:29
  RAM1K18 TPSRAM_C0_TPSRAM_C0_0_TPSRAM_R0C0 (
	.A_DOUT({TPSRAM_C0_TPSRAM_C0_0_TPSRAM_R0C0_A_DOUT[17:8], TPSRAM_C0_0_RD[7:0]}),
	.B_DOUT(TPSRAM_C0_TPSRAM_C0_0_TPSRAM_R0C0_B_DOUT[17:0]),
	.BUSY(TPSRAM_C0_TPSRAM_C0_0_TPSRAM_R0C0_BUSY),
	.A_CLK(testeISP_sb_0_FAB_CCC_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({Ram_intferface_0_o_TPSRAM_REN, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, GND, GND, GND, GND, Ram_intferface_0_o_TPSRAM_RADDR_sv[5:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(testeISP_sb_0_FAB_CCC_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({Ram_intferface_0_o_TPSRAM_WEN, VCC, VCC}),
	.B_DOUT_ARST_N(GND),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Ram_intferface_0_o_TPSRAM_WD[7:0]}),
	.B_ADDR({GND, GND, GND, GND, GND, Ram_intferface_0_o_TPSRAM_WADDR_sv[5:0], GND, GND, GND}),
	.B_WEN({GND, VCC}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* TPSRAM_C0_TPSRAM_C0_0_TPSRAM */

module TPSRAM_C0 (
  TPSRAM_C0_0_RD,
  Ram_intferface_0_o_TPSRAM_RADDR_sv,
  Ram_intferface_0_o_TPSRAM_WD,
  Ram_intferface_0_o_TPSRAM_WADDR_sv,
  testeISP_sb_0_FAB_CCC_GL0,
  Ram_intferface_0_o_TPSRAM_REN,
  Ram_intferface_0_o_TPSRAM_WEN
)
;
output [7:0] TPSRAM_C0_0_RD ;
input [5:0] Ram_intferface_0_o_TPSRAM_RADDR_sv ;
input [7:0] Ram_intferface_0_o_TPSRAM_WD ;
input [5:0] Ram_intferface_0_o_TPSRAM_WADDR_sv ;
input testeISP_sb_0_FAB_CCC_GL0 ;
input Ram_intferface_0_o_TPSRAM_REN ;
input Ram_intferface_0_o_TPSRAM_WEN ;
wire testeISP_sb_0_FAB_CCC_GL0 ;
wire Ram_intferface_0_o_TPSRAM_REN ;
wire Ram_intferface_0_o_TPSRAM_WEN ;
wire GND ;
wire VCC ;
// @10:106
  TPSRAM_C0_TPSRAM_C0_0_TPSRAM TPSRAM_C0_0 (
	.Ram_intferface_0_o_TPSRAM_WADDR_sv(Ram_intferface_0_o_TPSRAM_WADDR_sv[5:0]),
	.Ram_intferface_0_o_TPSRAM_WD(Ram_intferface_0_o_TPSRAM_WD[7:0]),
	.Ram_intferface_0_o_TPSRAM_RADDR_sv(Ram_intferface_0_o_TPSRAM_RADDR_sv[5:0]),
	.TPSRAM_C0_0_RD(TPSRAM_C0_0_RD[7:0]),
	.Ram_intferface_0_o_TPSRAM_WEN(Ram_intferface_0_o_TPSRAM_WEN),
	.Ram_intferface_0_o_TPSRAM_REN(Ram_intferface_0_o_TPSRAM_REN),
	.testeISP_sb_0_FAB_CCC_GL0(testeISP_sb_0_FAB_CCC_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* TPSRAM_C0 */

module Ram_intferface (
  TPSRAM_C0_0_RD,
  Ram_intferface_0_o_TPSRAM_RADDR_sv,
  Ram_intferface_0_o_TPSRAM_WADDR_sv,
  Ram_intferface_0_o_TPSRAM_WD,
  Ram_intferface_0_o_reset_n,
  Ram_intferface_0_o_TPSRAM_REN,
  Ram_intferface_0_o_TPSRAM_WEN,
  testeISP_sb_0_FAB_CCC_GL0,
  POWER_ON_RESET_N
)
;
input [7:0] TPSRAM_C0_0_RD ;
output [5:0] Ram_intferface_0_o_TPSRAM_RADDR_sv ;
output [5:0] Ram_intferface_0_o_TPSRAM_WADDR_sv ;
output [7:0] Ram_intferface_0_o_TPSRAM_WD ;
output Ram_intferface_0_o_reset_n ;
output Ram_intferface_0_o_TPSRAM_REN ;
output Ram_intferface_0_o_TPSRAM_WEN ;
input testeISP_sb_0_FAB_CCC_GL0 ;
input POWER_ON_RESET_N ;
wire Ram_intferface_0_o_reset_n ;
wire Ram_intferface_0_o_TPSRAM_REN ;
wire Ram_intferface_0_o_TPSRAM_WEN ;
wire testeISP_sb_0_FAB_CCC_GL0 ;
wire POWER_ON_RESET_N ;
wire [15:0] counter_Z;
wire [15:15] counter_s_Z;
wire [14:0] counter_s;
wire [7:0] expected_data_Z;
wire [7:7] expected_data_s_Z;
wire [6:0] expected_data_s;
wire [7:0] next_data_Z;
wire [7:7] next_data_s_Z;
wire [6:0] next_data_s;
wire [5:1] next_addr_Z;
wire [5:0] o_TPSRAM_RADDR_sv_6_Z;
wire [1:0] state_tpsram_access_6;
wire [5:0] next_addr_6_Z;
wire [14:0] counter_cry_Z;
wire [14:0] counter_cry_Y;
wire [15:15] counter_s_FCO;
wire [15:15] counter_s_Y;
wire [6:0] expected_data_cry_Z;
wire [6:0] expected_data_cry_Y;
wire [7:7] expected_data_s_FCO;
wire [7:7] expected_data_s_Y;
wire [6:0] next_data_cry_Z;
wire [6:0] next_data_cry_Y;
wire [7:7] next_data_s_FCO;
wire [7:7] next_data_s_Y;
wire [1:1] state_tpsram_access_6_0_a2_0_13_Z;
wire [1:1] state_tpsram_access_6_0_a2_0_12_Z;
wire [1:1] state_tpsram_access_6_0_a2_0_11_Z;
wire [1:1] state_tpsram_access_6_0_a2_0_10_Z;
wire [1:1] state_tpsram_access_6_0_a2_0_14_Z;
wire VCC ;
wire N_41_i ;
wire GND ;
wire expected_datae ;
wire N_6_i ;
wire N_133_i ;
wire N_62_i ;
wire N_145_i ;
wire N_17 ;
wire state_tpsram_access30_i ;
wire N_45 ;
wire N_13_i ;
wire N_343_i ;
wire N_20_i ;
wire expected_data ;
wire N_56_i ;
wire N_65_i ;
wire next_data ;
wire counter ;
wire un1_state_tpsram_access27_i ;
wire counter_s_68_FCO ;
wire counter_s_68_S ;
wire counter_s_68_Y ;
wire expected_data_s_69_FCO ;
wire expected_data_s_69_S ;
wire expected_data_s_69_Y ;
wire next_data_s_70_FCO ;
wire next_data_s_70_S ;
wire next_data_s_70_Y ;
wire N_67 ;
wire state_tpsram_access_6_m5s4_1_0_Z ;
wire N_51 ;
wire un1_state_tpsram_access26_6_0_Z ;
wire N_82 ;
wire un9_next_addr_c2 ;
wire N_80 ;
wire un1_i_TPSRAM_RD_sv_NE_3_Z ;
wire un1_i_TPSRAM_RD_sv_NE_2_Z ;
wire un1_i_TPSRAM_RD_sv_NE_1_Z ;
wire un1_i_TPSRAM_RD_sv_NE_0_Z ;
wire un1_state_tpsram_access26_5_i_o2_3_Z ;
wire un9_next_addr_c4 ;
wire tpsram_test_complete7 ;
wire N_72 ;
wire N_73 ;
// @5:61
  SLE \counter[15]  (
	.Q(counter_Z[15]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(counter_s_Z[15]),
	.EN(N_41_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:61
  SLE \counter[14]  (
	.Q(counter_Z[14]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(counter_s[14]),
	.EN(N_41_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:61
  SLE \counter[13]  (
	.Q(counter_Z[13]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(counter_s[13]),
	.EN(N_41_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:61
  SLE \counter[12]  (
	.Q(counter_Z[12]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(counter_s[12]),
	.EN(N_41_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:61
  SLE \counter[11]  (
	.Q(counter_Z[11]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(counter_s[11]),
	.EN(N_41_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:61
  SLE \counter[10]  (
	.Q(counter_Z[10]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(counter_s[10]),
	.EN(N_41_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:61
  SLE \counter[9]  (
	.Q(counter_Z[9]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(counter_s[9]),
	.EN(N_41_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:61
  SLE \counter[8]  (
	.Q(counter_Z[8]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(counter_s[8]),
	.EN(N_41_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:61
  SLE \counter[7]  (
	.Q(counter_Z[7]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(counter_s[7]),
	.EN(N_41_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:61
  SLE \counter[6]  (
	.Q(counter_Z[6]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(counter_s[6]),
	.EN(N_41_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:61
  SLE \counter[5]  (
	.Q(counter_Z[5]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(counter_s[5]),
	.EN(N_41_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:61
  SLE \counter[4]  (
	.Q(counter_Z[4]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(counter_s[4]),
	.EN(N_41_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:61
  SLE \counter[3]  (
	.Q(counter_Z[3]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(counter_s[3]),
	.EN(N_41_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:61
  SLE \counter[2]  (
	.Q(counter_Z[2]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(counter_s[2]),
	.EN(N_41_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:61
  SLE \counter[1]  (
	.Q(counter_Z[1]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(counter_s[1]),
	.EN(N_41_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:61
  SLE \counter[0]  (
	.Q(counter_Z[0]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(counter_s[0]),
	.EN(N_41_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:61
  SLE \expected_data[7]  (
	.Q(expected_data_Z[7]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(expected_data_s_Z[7]),
	.EN(expected_datae),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:61
  SLE \expected_data[6]  (
	.Q(expected_data_Z[6]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(expected_data_s[6]),
	.EN(expected_datae),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:61
  SLE \expected_data[5]  (
	.Q(expected_data_Z[5]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(expected_data_s[5]),
	.EN(expected_datae),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:61
  SLE \expected_data[4]  (
	.Q(expected_data_Z[4]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(expected_data_s[4]),
	.EN(expected_datae),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:61
  SLE \expected_data[3]  (
	.Q(expected_data_Z[3]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(expected_data_s[3]),
	.EN(expected_datae),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:61
  SLE \expected_data[2]  (
	.Q(expected_data_Z[2]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(expected_data_s[2]),
	.EN(expected_datae),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:61
  SLE \expected_data[1]  (
	.Q(expected_data_Z[1]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(expected_data_s[1]),
	.EN(expected_datae),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:61
  SLE \expected_data[0]  (
	.Q(expected_data_Z[0]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(expected_data_s[0]),
	.EN(expected_datae),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:61
  SLE \next_data[7]  (
	.Q(next_data_Z[7]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(next_data_s_Z[7]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:61
  SLE \next_data[6]  (
	.Q(next_data_Z[6]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(next_data_s[6]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:61
  SLE \next_data[5]  (
	.Q(next_data_Z[5]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(next_data_s[5]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:61
  SLE \next_data[4]  (
	.Q(next_data_Z[4]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(next_data_s[4]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:61
  SLE \next_data[3]  (
	.Q(next_data_Z[3]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(next_data_s[3]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:61
  SLE \next_data[2]  (
	.Q(next_data_Z[2]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(next_data_s[2]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:61
  SLE \next_data[1]  (
	.Q(next_data_Z[1]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(next_data_s[1]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:61
  SLE \next_data[0]  (
	.Q(next_data_Z[0]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(next_data_s[0]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:61
  SLE o_TPSRAM_WEN (
	.Q(Ram_intferface_0_o_TPSRAM_WEN),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(N_133_i),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:61
  SLE o_TPSRAM_REN (
	.Q(Ram_intferface_0_o_TPSRAM_REN),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(N_145_i),
	.EN(N_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:61
  SLE o_reset_n (
	.Q(Ram_intferface_0_o_reset_n),
	.ADn(GND),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(state_tpsram_access30_i),
	.EN(N_45),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:61
  SLE \o_TPSRAM_WADDR_sv[3]  (
	.Q(Ram_intferface_0_o_TPSRAM_WADDR_sv[3]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(next_addr_Z[3]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_13_i)
);
// @5:61
  SLE \o_TPSRAM_WADDR_sv[2]  (
	.Q(Ram_intferface_0_o_TPSRAM_WADDR_sv[2]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(next_addr_Z[2]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_13_i)
);
// @5:61
  SLE \o_TPSRAM_WADDR_sv[1]  (
	.Q(Ram_intferface_0_o_TPSRAM_WADDR_sv[1]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(next_addr_Z[1]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_13_i)
);
// @5:61
  SLE \o_TPSRAM_WADDR_sv[0]  (
	.Q(Ram_intferface_0_o_TPSRAM_WADDR_sv[0]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(N_343_i),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_13_i)
);
// @5:61
  SLE \o_TPSRAM_WD[7]  (
	.Q(Ram_intferface_0_o_TPSRAM_WD[7]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(next_data_Z[7]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_13_i)
);
// @5:61
  SLE \o_TPSRAM_WD[6]  (
	.Q(Ram_intferface_0_o_TPSRAM_WD[6]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(next_data_Z[6]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_13_i)
);
// @5:61
  SLE \o_TPSRAM_WD[5]  (
	.Q(Ram_intferface_0_o_TPSRAM_WD[5]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(next_data_Z[5]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_13_i)
);
// @5:61
  SLE \o_TPSRAM_WD[4]  (
	.Q(Ram_intferface_0_o_TPSRAM_WD[4]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(next_data_Z[4]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_13_i)
);
// @5:61
  SLE \o_TPSRAM_WD[3]  (
	.Q(Ram_intferface_0_o_TPSRAM_WD[3]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(next_data_Z[3]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_13_i)
);
// @5:61
  SLE \o_TPSRAM_WD[2]  (
	.Q(Ram_intferface_0_o_TPSRAM_WD[2]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(next_data_Z[2]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_13_i)
);
// @5:61
  SLE \o_TPSRAM_WD[1]  (
	.Q(Ram_intferface_0_o_TPSRAM_WD[1]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(next_data_Z[1]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_13_i)
);
// @5:61
  SLE \o_TPSRAM_WD[0]  (
	.Q(Ram_intferface_0_o_TPSRAM_WD[0]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(next_data_Z[0]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_13_i)
);
// @5:61
  SLE \o_TPSRAM_RADDR_sv[3]  (
	.Q(Ram_intferface_0_o_TPSRAM_RADDR_sv[3]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(o_TPSRAM_RADDR_sv_6_Z[3]),
	.EN(N_20_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:61
  SLE \o_TPSRAM_RADDR_sv[2]  (
	.Q(Ram_intferface_0_o_TPSRAM_RADDR_sv[2]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(o_TPSRAM_RADDR_sv_6_Z[2]),
	.EN(N_20_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:61
  SLE \o_TPSRAM_RADDR_sv[1]  (
	.Q(Ram_intferface_0_o_TPSRAM_RADDR_sv[1]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(o_TPSRAM_RADDR_sv_6_Z[1]),
	.EN(N_20_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:61
  SLE \o_TPSRAM_RADDR_sv[0]  (
	.Q(Ram_intferface_0_o_TPSRAM_RADDR_sv[0]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(o_TPSRAM_RADDR_sv_6_Z[0]),
	.EN(N_20_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:61
  SLE \state_tpsram_access[2]  (
	.Q(expected_data),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(N_56_i),
	.EN(N_65_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:61
  SLE \state_tpsram_access[1]  (
	.Q(next_data),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(state_tpsram_access_6[1]),
	.EN(N_65_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:61
  SLE \state_tpsram_access[0]  (
	.Q(counter),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(state_tpsram_access_6[0]),
	.EN(N_65_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:61
  SLE \next_addr[5]  (
	.Q(next_addr_Z[5]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(next_addr_6_Z[5]),
	.EN(un1_state_tpsram_access27_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:61
  SLE \next_addr[4]  (
	.Q(next_addr_Z[4]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(next_addr_6_Z[4]),
	.EN(un1_state_tpsram_access27_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:61
  SLE \next_addr[3]  (
	.Q(next_addr_Z[3]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(next_addr_6_Z[3]),
	.EN(un1_state_tpsram_access27_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:61
  SLE \next_addr[2]  (
	.Q(next_addr_Z[2]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(next_addr_6_Z[2]),
	.EN(un1_state_tpsram_access27_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:61
  SLE \next_addr[1]  (
	.Q(next_addr_Z[1]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(next_addr_6_Z[1]),
	.EN(un1_state_tpsram_access27_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:61
  SLE \next_addr[0]  (
	.Q(N_343_i),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(next_addr_6_Z[0]),
	.EN(un1_state_tpsram_access27_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:61
  SLE \o_TPSRAM_WADDR_sv[5]  (
	.Q(Ram_intferface_0_o_TPSRAM_WADDR_sv[5]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(next_addr_Z[5]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_13_i)
);
// @5:61
  SLE \o_TPSRAM_WADDR_sv[4]  (
	.Q(Ram_intferface_0_o_TPSRAM_WADDR_sv[4]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(next_addr_Z[4]),
	.EN(N_62_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_13_i)
);
// @5:61
  SLE \o_TPSRAM_RADDR_sv[5]  (
	.Q(Ram_intferface_0_o_TPSRAM_RADDR_sv[5]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(o_TPSRAM_RADDR_sv_6_Z[5]),
	.EN(N_20_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:61
  SLE \o_TPSRAM_RADDR_sv[4]  (
	.Q(Ram_intferface_0_o_TPSRAM_RADDR_sv[4]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(testeISP_sb_0_FAB_CCC_GL0),
	.D(o_TPSRAM_RADDR_sv_6_Z[4]),
	.EN(N_20_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:61
  ARI1 counter_s_68 (
	.FCO(counter_s_68_FCO),
	.S(counter_s_68_S),
	.Y(counter_s_68_Y),
	.B(counter),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam counter_s_68.INIT=20'h4AA00;
// @5:61
  ARI1 \counter_cry[0]  (
	.FCO(counter_cry_Z[0]),
	.S(counter_s[0]),
	.Y(counter_cry_Y[0]),
	.B(counter),
	.C(counter_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(counter_s_68_FCO)
);
defparam \counter_cry[0] .INIT=20'h48800;
// @5:61
  ARI1 \counter_cry[1]  (
	.FCO(counter_cry_Z[1]),
	.S(counter_s[1]),
	.Y(counter_cry_Y[1]),
	.B(counter),
	.C(counter_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[0])
);
defparam \counter_cry[1] .INIT=20'h48800;
// @5:61
  ARI1 \counter_cry[2]  (
	.FCO(counter_cry_Z[2]),
	.S(counter_s[2]),
	.Y(counter_cry_Y[2]),
	.B(counter),
	.C(counter_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[1])
);
defparam \counter_cry[2] .INIT=20'h48800;
// @5:61
  ARI1 \counter_cry[3]  (
	.FCO(counter_cry_Z[3]),
	.S(counter_s[3]),
	.Y(counter_cry_Y[3]),
	.B(counter),
	.C(counter_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[2])
);
defparam \counter_cry[3] .INIT=20'h48800;
// @5:61
  ARI1 \counter_cry[4]  (
	.FCO(counter_cry_Z[4]),
	.S(counter_s[4]),
	.Y(counter_cry_Y[4]),
	.B(counter),
	.C(counter_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[3])
);
defparam \counter_cry[4] .INIT=20'h48800;
// @5:61
  ARI1 \counter_cry[5]  (
	.FCO(counter_cry_Z[5]),
	.S(counter_s[5]),
	.Y(counter_cry_Y[5]),
	.B(counter),
	.C(counter_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[4])
);
defparam \counter_cry[5] .INIT=20'h48800;
// @5:61
  ARI1 \counter_cry[6]  (
	.FCO(counter_cry_Z[6]),
	.S(counter_s[6]),
	.Y(counter_cry_Y[6]),
	.B(counter),
	.C(counter_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[5])
);
defparam \counter_cry[6] .INIT=20'h48800;
// @5:61
  ARI1 \counter_cry[7]  (
	.FCO(counter_cry_Z[7]),
	.S(counter_s[7]),
	.Y(counter_cry_Y[7]),
	.B(counter),
	.C(counter_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[6])
);
defparam \counter_cry[7] .INIT=20'h48800;
// @5:61
  ARI1 \counter_cry[8]  (
	.FCO(counter_cry_Z[8]),
	.S(counter_s[8]),
	.Y(counter_cry_Y[8]),
	.B(counter),
	.C(counter_Z[8]),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[7])
);
defparam \counter_cry[8] .INIT=20'h48800;
// @5:61
  ARI1 \counter_cry[9]  (
	.FCO(counter_cry_Z[9]),
	.S(counter_s[9]),
	.Y(counter_cry_Y[9]),
	.B(counter),
	.C(counter_Z[9]),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[8])
);
defparam \counter_cry[9] .INIT=20'h48800;
// @5:61
  ARI1 \counter_cry[10]  (
	.FCO(counter_cry_Z[10]),
	.S(counter_s[10]),
	.Y(counter_cry_Y[10]),
	.B(counter),
	.C(counter_Z[10]),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[9])
);
defparam \counter_cry[10] .INIT=20'h48800;
// @5:61
  ARI1 \counter_cry[11]  (
	.FCO(counter_cry_Z[11]),
	.S(counter_s[11]),
	.Y(counter_cry_Y[11]),
	.B(counter),
	.C(counter_Z[11]),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[10])
);
defparam \counter_cry[11] .INIT=20'h48800;
// @5:61
  ARI1 \counter_cry[12]  (
	.FCO(counter_cry_Z[12]),
	.S(counter_s[12]),
	.Y(counter_cry_Y[12]),
	.B(counter),
	.C(counter_Z[12]),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[11])
);
defparam \counter_cry[12] .INIT=20'h48800;
// @5:61
  ARI1 \counter_cry[13]  (
	.FCO(counter_cry_Z[13]),
	.S(counter_s[13]),
	.Y(counter_cry_Y[13]),
	.B(counter),
	.C(counter_Z[13]),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[12])
);
defparam \counter_cry[13] .INIT=20'h48800;
// @5:61
  ARI1 \counter_s[15]  (
	.FCO(counter_s_FCO[15]),
	.S(counter_s_Z[15]),
	.Y(counter_s_Y[15]),
	.B(counter),
	.C(counter_Z[15]),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[14])
);
defparam \counter_s[15] .INIT=20'h48800;
// @5:61
  ARI1 \counter_cry[14]  (
	.FCO(counter_cry_Z[14]),
	.S(counter_s[14]),
	.Y(counter_cry_Y[14]),
	.B(counter),
	.C(counter_Z[14]),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[13])
);
defparam \counter_cry[14] .INIT=20'h48800;
// @5:61
  ARI1 expected_data_s_69 (
	.FCO(expected_data_s_69_FCO),
	.S(expected_data_s_69_S),
	.Y(expected_data_s_69_Y),
	.B(expected_data),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam expected_data_s_69.INIT=20'h4AA00;
// @5:61
  ARI1 \expected_data_cry[0]  (
	.FCO(expected_data_cry_Z[0]),
	.S(expected_data_s[0]),
	.Y(expected_data_cry_Y[0]),
	.B(expected_data),
	.C(expected_data_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(expected_data_s_69_FCO)
);
defparam \expected_data_cry[0] .INIT=20'h48800;
// @5:61
  ARI1 \expected_data_cry[1]  (
	.FCO(expected_data_cry_Z[1]),
	.S(expected_data_s[1]),
	.Y(expected_data_cry_Y[1]),
	.B(expected_data),
	.C(expected_data_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(expected_data_cry_Z[0])
);
defparam \expected_data_cry[1] .INIT=20'h48800;
// @5:61
  ARI1 \expected_data_cry[2]  (
	.FCO(expected_data_cry_Z[2]),
	.S(expected_data_s[2]),
	.Y(expected_data_cry_Y[2]),
	.B(expected_data),
	.C(expected_data_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(expected_data_cry_Z[1])
);
defparam \expected_data_cry[2] .INIT=20'h48800;
// @5:61
  ARI1 \expected_data_cry[3]  (
	.FCO(expected_data_cry_Z[3]),
	.S(expected_data_s[3]),
	.Y(expected_data_cry_Y[3]),
	.B(expected_data),
	.C(expected_data_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(expected_data_cry_Z[2])
);
defparam \expected_data_cry[3] .INIT=20'h48800;
// @5:61
  ARI1 \expected_data_cry[4]  (
	.FCO(expected_data_cry_Z[4]),
	.S(expected_data_s[4]),
	.Y(expected_data_cry_Y[4]),
	.B(expected_data),
	.C(expected_data_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(expected_data_cry_Z[3])
);
defparam \expected_data_cry[4] .INIT=20'h48800;
// @5:61
  ARI1 \expected_data_cry[5]  (
	.FCO(expected_data_cry_Z[5]),
	.S(expected_data_s[5]),
	.Y(expected_data_cry_Y[5]),
	.B(expected_data),
	.C(expected_data_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(expected_data_cry_Z[4])
);
defparam \expected_data_cry[5] .INIT=20'h48800;
// @5:61
  ARI1 \expected_data_s[7]  (
	.FCO(expected_data_s_FCO[7]),
	.S(expected_data_s_Z[7]),
	.Y(expected_data_s_Y[7]),
	.B(expected_data),
	.C(expected_data_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(expected_data_cry_Z[6])
);
defparam \expected_data_s[7] .INIT=20'h48800;
// @5:61
  ARI1 \expected_data_cry[6]  (
	.FCO(expected_data_cry_Z[6]),
	.S(expected_data_s[6]),
	.Y(expected_data_cry_Y[6]),
	.B(expected_data),
	.C(expected_data_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(expected_data_cry_Z[5])
);
defparam \expected_data_cry[6] .INIT=20'h48800;
// @5:61
  ARI1 next_data_s_70 (
	.FCO(next_data_s_70_FCO),
	.S(next_data_s_70_S),
	.Y(next_data_s_70_Y),
	.B(next_data),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam next_data_s_70.INIT=20'h4AA00;
// @5:61
  ARI1 \next_data_cry[0]  (
	.FCO(next_data_cry_Z[0]),
	.S(next_data_s[0]),
	.Y(next_data_cry_Y[0]),
	.B(next_data),
	.C(next_data_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(next_data_s_70_FCO)
);
defparam \next_data_cry[0] .INIT=20'h48800;
// @5:61
  ARI1 \next_data_cry[1]  (
	.FCO(next_data_cry_Z[1]),
	.S(next_data_s[1]),
	.Y(next_data_cry_Y[1]),
	.B(next_data),
	.C(next_data_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(next_data_cry_Z[0])
);
defparam \next_data_cry[1] .INIT=20'h48800;
// @5:61
  ARI1 \next_data_cry[2]  (
	.FCO(next_data_cry_Z[2]),
	.S(next_data_s[2]),
	.Y(next_data_cry_Y[2]),
	.B(next_data),
	.C(next_data_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(next_data_cry_Z[1])
);
defparam \next_data_cry[2] .INIT=20'h48800;
// @5:61
  ARI1 \next_data_cry[3]  (
	.FCO(next_data_cry_Z[3]),
	.S(next_data_s[3]),
	.Y(next_data_cry_Y[3]),
	.B(next_data),
	.C(next_data_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(next_data_cry_Z[2])
);
defparam \next_data_cry[3] .INIT=20'h48800;
// @5:61
  ARI1 \next_data_cry[4]  (
	.FCO(next_data_cry_Z[4]),
	.S(next_data_s[4]),
	.Y(next_data_cry_Y[4]),
	.B(next_data),
	.C(next_data_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(next_data_cry_Z[3])
);
defparam \next_data_cry[4] .INIT=20'h48800;
// @5:61
  ARI1 \next_data_cry[5]  (
	.FCO(next_data_cry_Z[5]),
	.S(next_data_s[5]),
	.Y(next_data_cry_Y[5]),
	.B(next_data),
	.C(next_data_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(next_data_cry_Z[4])
);
defparam \next_data_cry[5] .INIT=20'h48800;
// @5:61
  ARI1 \next_data_s[7]  (
	.FCO(next_data_s_FCO[7]),
	.S(next_data_s_Z[7]),
	.Y(next_data_s_Y[7]),
	.B(next_data),
	.C(next_data_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(next_data_cry_Z[6])
);
defparam \next_data_s[7] .INIT=20'h48800;
// @5:61
  ARI1 \next_data_cry[6]  (
	.FCO(next_data_cry_Z[6]),
	.S(next_data_s[6]),
	.Y(next_data_cry_Y[6]),
	.B(next_data),
	.C(next_data_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(next_data_cry_Z[5])
);
defparam \next_data_cry[6] .INIT=20'h48800;
// @5:80
  CFG4 state_tpsram_access_6_m5s4_1_0 (
	.A(expected_data),
	.B(next_data),
	.C(counter),
	.D(N_67),
	.Y(state_tpsram_access_6_m5s4_1_0_Z)
);
defparam state_tpsram_access_6_m5s4_1_0.INIT=16'hFF01;
// @5:80
  CFG4 un1_state_tpsram_access26_6_0 (
	.A(expected_data),
	.B(next_data),
	.C(counter),
	.D(N_51),
	.Y(un1_state_tpsram_access26_6_0_Z)
);
defparam un1_state_tpsram_access26_6_0.INIT=16'h010F;
// @5:80
  CFG3 state_tpsram_access_6_m5s4_1_0_a2 (
	.A(expected_data),
	.B(next_data),
	.C(counter),
	.Y(N_13_i)
);
defparam state_tpsram_access_6_m5s4_1_0_a2.INIT=8'hFE;
// @5:80
  CFG2 \state_tpsram_access_6_0_a2_0_8[1]  (
	.A(next_data),
	.B(expected_data),
	.Y(N_82)
);
defparam \state_tpsram_access_6_0_a2_0_8[1] .INIT=4'h1;
// @5:117
  CFG2 un9_next_addr_ac0_1 (
	.A(N_343_i),
	.B(next_addr_Z[1]),
	.Y(un9_next_addr_c2)
);
defparam un9_next_addr_ac0_1.INIT=4'h8;
// @5:80
  CFG2 \o_TPSRAM_RADDR_sv_6[0]  (
	.A(state_tpsram_access_6_m5s4_1_0_Z),
	.B(N_343_i),
	.Y(o_TPSRAM_RADDR_sv_6_Z[0])
);
defparam \o_TPSRAM_RADDR_sv_6[0] .INIT=4'h1;
// @5:80
  CFG2 \next_addr_6[0]  (
	.A(un1_state_tpsram_access26_6_0_Z),
	.B(N_343_i),
	.Y(next_addr_6_Z[0])
);
defparam \next_addr_6[0] .INIT=4'h1;
// @5:80
  CFG2 un1_state_tpsram_access_10_i_a2 (
	.A(counter),
	.B(next_data),
	.Y(N_80)
);
defparam un1_state_tpsram_access_10_i_a2.INIT=4'h1;
// @5:128
  CFG4 un1_i_TPSRAM_RD_sv_NE_3 (
	.A(expected_data_Z[3]),
	.B(expected_data_Z[2]),
	.C(TPSRAM_C0_0_RD[3]),
	.D(TPSRAM_C0_0_RD[2]),
	.Y(un1_i_TPSRAM_RD_sv_NE_3_Z)
);
defparam un1_i_TPSRAM_RD_sv_NE_3.INIT=16'h7BDE;
// @5:128
  CFG4 un1_i_TPSRAM_RD_sv_NE_2 (
	.A(expected_data_Z[1]),
	.B(expected_data_Z[0]),
	.C(TPSRAM_C0_0_RD[1]),
	.D(TPSRAM_C0_0_RD[0]),
	.Y(un1_i_TPSRAM_RD_sv_NE_2_Z)
);
defparam un1_i_TPSRAM_RD_sv_NE_2.INIT=16'h7BDE;
// @5:128
  CFG4 un1_i_TPSRAM_RD_sv_NE_1 (
	.A(expected_data_Z[7]),
	.B(expected_data_Z[6]),
	.C(TPSRAM_C0_0_RD[7]),
	.D(TPSRAM_C0_0_RD[6]),
	.Y(un1_i_TPSRAM_RD_sv_NE_1_Z)
);
defparam un1_i_TPSRAM_RD_sv_NE_1.INIT=16'h7BDE;
// @5:128
  CFG4 un1_i_TPSRAM_RD_sv_NE_0 (
	.A(expected_data_Z[5]),
	.B(expected_data_Z[4]),
	.C(TPSRAM_C0_0_RD[5]),
	.D(TPSRAM_C0_0_RD[4]),
	.Y(un1_i_TPSRAM_RD_sv_NE_0_Z)
);
defparam un1_i_TPSRAM_RD_sv_NE_0.INIT=16'h7BDE;
// @5:80
  CFG3 \state_tpsram_access_6_0_a2_0_13[1]  (
	.A(counter_Z[12]),
	.B(N_82),
	.C(counter_Z[15]),
	.Y(state_tpsram_access_6_0_a2_0_13_Z[1])
);
defparam \state_tpsram_access_6_0_a2_0_13[1] .INIT=8'h04;
// @5:80
  CFG4 \state_tpsram_access_6_0_a2_0_12[1]  (
	.A(counter_Z[11]),
	.B(counter_Z[10]),
	.C(counter_Z[9]),
	.D(counter_Z[6]),
	.Y(state_tpsram_access_6_0_a2_0_12_Z[1])
);
defparam \state_tpsram_access_6_0_a2_0_12[1] .INIT=16'h0001;
// @5:80
  CFG4 \state_tpsram_access_6_0_a2_0_11[1]  (
	.A(counter_Z[4]),
	.B(counter_Z[2]),
	.C(counter_Z[1]),
	.D(counter_Z[0]),
	.Y(state_tpsram_access_6_0_a2_0_11_Z[1])
);
defparam \state_tpsram_access_6_0_a2_0_11[1] .INIT=16'h0001;
// @5:80
  CFG4 \state_tpsram_access_6_0_a2_0_10[1]  (
	.A(counter_Z[14]),
	.B(counter_Z[13]),
	.C(counter_Z[8]),
	.D(counter_Z[7]),
	.Y(state_tpsram_access_6_0_a2_0_10_Z[1])
);
defparam \state_tpsram_access_6_0_a2_0_10[1] .INIT=16'h8000;
// @5:80
  CFG4 un1_state_tpsram_access26_5_i_o2_3 (
	.A(next_addr_Z[4]),
	.B(next_addr_Z[2]),
	.C(next_addr_Z[5]),
	.D(next_addr_Z[1]),
	.Y(un1_state_tpsram_access26_5_i_o2_3_Z)
);
defparam un1_state_tpsram_access26_5_i_o2_3.INIT=16'hFEFF;
// @5:80
  CFG2 \state_tpsram_access_RNIGRPGE[2]  (
	.A(counter),
	.B(expected_data),
	.Y(N_62_i)
);
defparam \state_tpsram_access_RNIGRPGE[2] .INIT=4'h1;
// @5:80
  CFG3 \o_TPSRAM_RADDR_sv_6[1]  (
	.A(N_343_i),
	.B(state_tpsram_access_6_m5s4_1_0_Z),
	.C(next_addr_Z[1]),
	.Y(o_TPSRAM_RADDR_sv_6_Z[1])
);
defparam \o_TPSRAM_RADDR_sv_6[1] .INIT=8'h12;
// @5:80
  CFG3 \next_addr_6[1]  (
	.A(N_343_i),
	.B(un1_state_tpsram_access26_6_0_Z),
	.C(next_addr_Z[1]),
	.Y(next_addr_6_Z[1])
);
defparam \next_addr_6[1] .INIT=8'h12;
// @5:61
  CFG2 o_reset_n_RNO (
	.A(next_data),
	.B(expected_data),
	.Y(state_tpsram_access30_i)
);
defparam o_reset_n_RNO.INIT=4'hB;
// @5:61
  CFG2 \state_tpsram_access_RNIHSPGE[2]  (
	.A(next_data),
	.B(expected_data),
	.Y(N_65_i)
);
defparam \state_tpsram_access_RNIHSPGE[2] .INIT=4'h7;
// @5:61
  CFG3 \state_tpsram_access_RNI8P6PL[2]  (
	.A(next_data),
	.B(counter),
	.C(expected_data),
	.Y(un1_state_tpsram_access27_i)
);
defparam \state_tpsram_access_RNI8P6PL[2] .INIT=8'h1B;
// @5:80
  CFG4 \state_tpsram_access_6_0_a2_0_14[1]  (
	.A(state_tpsram_access_6_0_a2_0_10_Z[1]),
	.B(counter),
	.C(counter_Z[5]),
	.D(counter_Z[3]),
	.Y(state_tpsram_access_6_0_a2_0_14_Z[1])
);
defparam \state_tpsram_access_6_0_a2_0_14[1] .INIT=16'h8000;
// @5:80
  CFG3 un1_state_tpsram_access26_5_i_o2 (
	.A(un1_state_tpsram_access26_5_i_o2_3_Z),
	.B(next_addr_Z[3]),
	.C(N_343_i),
	.Y(N_51)
);
defparam un1_state_tpsram_access26_5_i_o2.INIT=8'hEF;
// @5:117
  CFG3 un9_next_addr_ac0_5 (
	.A(next_addr_Z[2]),
	.B(un9_next_addr_c2),
	.C(next_addr_Z[3]),
	.Y(un9_next_addr_c4)
);
defparam un9_next_addr_ac0_5.INIT=8'h80;
// @5:80
  CFG3 \o_TPSRAM_RADDR_sv_6[2]  (
	.A(un9_next_addr_c2),
	.B(state_tpsram_access_6_m5s4_1_0_Z),
	.C(next_addr_Z[2]),
	.Y(o_TPSRAM_RADDR_sv_6_Z[2])
);
defparam \o_TPSRAM_RADDR_sv_6[2] .INIT=8'h12;
// @5:80
  CFG3 \next_addr_6[2]  (
	.A(un9_next_addr_c2),
	.B(un1_state_tpsram_access26_6_0_Z),
	.C(next_addr_Z[2]),
	.Y(next_addr_6_Z[2])
);
defparam \next_addr_6[2] .INIT=8'h12;
// @5:61
  CFG3 \state_tpsram_access_RNO[2]  (
	.A(counter),
	.B(N_82),
	.C(next_data),
	.Y(N_56_i)
);
defparam \state_tpsram_access_RNO[2] .INIT=8'h23;
// @5:128
  CFG4 un1_i_TPSRAM_RD_sv_NE (
	.A(un1_i_TPSRAM_RD_sv_NE_3_Z),
	.B(un1_i_TPSRAM_RD_sv_NE_2_Z),
	.C(un1_i_TPSRAM_RD_sv_NE_1_Z),
	.D(un1_i_TPSRAM_RD_sv_NE_0_Z),
	.Y(tpsram_test_complete7)
);
defparam un1_i_TPSRAM_RD_sv_NE.INIT=16'hFFFE;
// @5:61
  CFG3 \state_tpsram_access_RNI8P6PL_0[2]  (
	.A(next_data),
	.B(counter),
	.C(expected_data),
	.Y(N_41_i)
);
defparam \state_tpsram_access_RNI8P6PL_0[2] .INIT=8'h06;
// @5:80
  CFG3 state_tpsram_access_6_m5s4_1_0_a2_0 (
	.A(counter),
	.B(N_51),
	.C(expected_data),
	.Y(N_67)
);
defparam state_tpsram_access_6_m5s4_1_0_a2_0.INIT=8'h01;
// @5:80
  CFG4 \o_TPSRAM_RADDR_sv_6[3]  (
	.A(un9_next_addr_c2),
	.B(state_tpsram_access_6_m5s4_1_0_Z),
	.C(next_addr_Z[3]),
	.D(next_addr_Z[2]),
	.Y(o_TPSRAM_RADDR_sv_6_Z[3])
);
defparam \o_TPSRAM_RADDR_sv_6[3] .INIT=16'h1230;
// @5:80
  CFG4 \next_addr_6[3]  (
	.A(un9_next_addr_c2),
	.B(un1_state_tpsram_access26_6_0_Z),
	.C(next_addr_Z[3]),
	.D(next_addr_Z[2]),
	.Y(next_addr_6_Z[3])
);
defparam \next_addr_6[3] .INIT=16'h1230;
// @5:80
  CFG4 \state_tpsram_access_6_0_a2_0[1]  (
	.A(state_tpsram_access_6_0_a2_0_12_Z[1]),
	.B(state_tpsram_access_6_0_a2_0_11_Z[1]),
	.C(state_tpsram_access_6_0_a2_0_14_Z[1]),
	.D(state_tpsram_access_6_0_a2_0_13_Z[1]),
	.Y(N_72)
);
defparam \state_tpsram_access_6_0_a2_0[1] .INIT=16'h8000;
// @5:80
  CFG2 un1_state_tpsram_access_10_i_0 (
	.A(N_67),
	.B(N_80),
	.Y(N_17)
);
defparam un1_state_tpsram_access_10_i_0.INIT=4'hE;
// @5:80
  CFG3 \o_TPSRAM_RADDR_sv_6[4]  (
	.A(un9_next_addr_c4),
	.B(state_tpsram_access_6_m5s4_1_0_Z),
	.C(next_addr_Z[4]),
	.Y(o_TPSRAM_RADDR_sv_6_Z[4])
);
defparam \o_TPSRAM_RADDR_sv_6[4] .INIT=8'h12;
// @5:80
  CFG3 \next_addr_6[4]  (
	.A(un9_next_addr_c4),
	.B(un1_state_tpsram_access26_6_0_Z),
	.C(next_addr_Z[4]),
	.Y(next_addr_6_Z[4])
);
defparam \next_addr_6[4] .INIT=8'h12;
// @5:61
  CFG2 o_TPSRAM_WEN_RNO (
	.A(N_51),
	.B(next_data),
	.Y(N_133_i)
);
defparam o_TPSRAM_WEN_RNO.INIT=4'h8;
// @5:61
  CFG4 un1_state_tpsram_access26_5_i_o2_RNIEH8GN_0 (
	.A(counter),
	.B(N_51),
	.C(expected_data),
	.D(next_data),
	.Y(N_6_i)
);
defparam un1_state_tpsram_access26_5_i_o2_RNIEH8GN_0.INIT=16'h0405;
// @5:80
  CFG3 \state_tpsram_access_6_0[1]  (
	.A(counter),
	.B(N_72),
	.C(next_data),
	.Y(state_tpsram_access_6[1])
);
defparam \state_tpsram_access_6_0[1] .INIT=8'hDC;
// @5:80
  CFG4 \o_TPSRAM_RADDR_sv_6[5]  (
	.A(un9_next_addr_c4),
	.B(state_tpsram_access_6_m5s4_1_0_Z),
	.C(next_addr_Z[5]),
	.D(next_addr_Z[4]),
	.Y(o_TPSRAM_RADDR_sv_6_Z[5])
);
defparam \o_TPSRAM_RADDR_sv_6[5] .INIT=16'h1230;
// @5:80
  CFG4 \next_addr_6[5]  (
	.A(un9_next_addr_c4),
	.B(un1_state_tpsram_access26_6_0_Z),
	.C(next_addr_Z[5]),
	.D(next_addr_Z[4]),
	.Y(next_addr_6_Z[5])
);
defparam \next_addr_6[5] .INIT=16'h1230;
// @5:80
  CFG4 \state_tpsram_access_6_0_a2[0]  (
	.A(expected_data),
	.B(counter),
	.C(N_51),
	.D(tpsram_test_complete7),
	.Y(N_73)
);
defparam \state_tpsram_access_6_0_a2[0] .INIT=16'hAA8A;
// @5:61
  CFG3 o_TPSRAM_REN_RNO (
	.A(N_51),
	.B(next_data),
	.C(N_82),
	.Y(N_145_i)
);
defparam o_TPSRAM_REN_RNO.INIT=8'h0E;
  CFG4 un1_state_tpsram_access_10_i_a2_RNI9402O (
	.A(N_67),
	.B(tpsram_test_complete7),
	.C(expected_data),
	.D(N_80),
	.Y(expected_datae)
);
defparam un1_state_tpsram_access_10_i_a2_RNI9402O.INIT=16'hBFAA;
// @5:80
  CFG4 un1_state_tpsram_access26_3_i_0 (
	.A(next_data),
	.B(expected_data),
	.C(tpsram_test_complete7),
	.D(N_80),
	.Y(N_45)
);
defparam un1_state_tpsram_access26_3_i_0.INIT=16'hFB88;
// @5:61
  CFG4 un1_state_tpsram_access26_5_i_o2_RNIEH8GN (
	.A(counter),
	.B(N_51),
	.C(expected_data),
	.D(next_data),
	.Y(N_20_i)
);
defparam un1_state_tpsram_access26_5_i_o2_RNIEH8GN.INIT=16'h0B45;
// @5:80
  CFG4 \state_tpsram_access_6_0[0]  (
	.A(N_72),
	.B(N_82),
	.C(N_73),
	.D(N_67),
	.Y(state_tpsram_access_6[0])
);
defparam \state_tpsram_access_6_0[0] .INIT=16'hFFF4;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Ram_intferface */

module Dev_Restart_after_ISP_blk (
  POWER_ON_RESET_N,
  testeISP_sb_0_FAB_CCC_GL0
)
;
input POWER_ON_RESET_N ;
input testeISP_sb_0_FAB_CCC_GL0 ;
wire POWER_ON_RESET_N ;
wire testeISP_sb_0_FAB_CCC_GL0 ;
wire [7:0] TPSRAM_C0_0_RD;
wire [5:0] Ram_intferface_0_o_TPSRAM_RADDR_sv;
wire [7:0] Ram_intferface_0_o_TPSRAM_WD;
wire [5:0] Ram_intferface_0_o_TPSRAM_WADDR_sv;
wire Ram_intferface_0_o_reset_n ;
wire Ram_intferface_0_o_TPSRAM_REN ;
wire Ram_intferface_0_o_TPSRAM_WEN ;
wire GND ;
wire VCC ;
// @11:51
  TAMPER_C0 TAMPER_C0_0 (
	.Ram_intferface_0_o_reset_n(Ram_intferface_0_o_reset_n)
);
// @11:67
  TPSRAM_C0 TPSRAM_C0_0 (
	.TPSRAM_C0_0_RD(TPSRAM_C0_0_RD[7:0]),
	.Ram_intferface_0_o_TPSRAM_RADDR_sv(Ram_intferface_0_o_TPSRAM_RADDR_sv[5:0]),
	.Ram_intferface_0_o_TPSRAM_WD(Ram_intferface_0_o_TPSRAM_WD[7:0]),
	.Ram_intferface_0_o_TPSRAM_WADDR_sv(Ram_intferface_0_o_TPSRAM_WADDR_sv[5:0]),
	.testeISP_sb_0_FAB_CCC_GL0(testeISP_sb_0_FAB_CCC_GL0),
	.Ram_intferface_0_o_TPSRAM_REN(Ram_intferface_0_o_TPSRAM_REN),
	.Ram_intferface_0_o_TPSRAM_WEN(Ram_intferface_0_o_TPSRAM_WEN)
);
  Ram_intferface Ram_intferface_0 (
	.TPSRAM_C0_0_RD(TPSRAM_C0_0_RD[7:0]),
	.Ram_intferface_0_o_TPSRAM_RADDR_sv(Ram_intferface_0_o_TPSRAM_RADDR_sv[5:0]),
	.Ram_intferface_0_o_TPSRAM_WADDR_sv(Ram_intferface_0_o_TPSRAM_WADDR_sv[5:0]),
	.Ram_intferface_0_o_TPSRAM_WD(Ram_intferface_0_o_TPSRAM_WD[7:0]),
	.Ram_intferface_0_o_reset_n(Ram_intferface_0_o_reset_n),
	.Ram_intferface_0_o_TPSRAM_REN(Ram_intferface_0_o_TPSRAM_REN),
	.Ram_intferface_0_o_TPSRAM_WEN(Ram_intferface_0_o_TPSRAM_WEN),
	.testeISP_sb_0_FAB_CCC_GL0(testeISP_sb_0_FAB_CCC_GL0),
	.POWER_ON_RESET_N(POWER_ON_RESET_N)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Dev_Restart_after_ISP_blk */

module testeISP (
  DEVRST_N,
  MMUART_0_RXD_F2M,
  MMUART_1_RXD_F2M,
  MMUART_0_TXD_M2F,
  MMUART_1_TXD_M2F
)
;
input DEVRST_N ;
input MMUART_0_RXD_F2M ;
input MMUART_1_RXD_F2M ;
output MMUART_0_TXD_M2F ;
output MMUART_1_TXD_M2F ;
wire DEVRST_N ;
wire MMUART_0_RXD_F2M ;
wire MMUART_1_RXD_F2M ;
wire MMUART_0_TXD_M2F ;
wire MMUART_1_TXD_M2F ;
wire testeISP_sb_0_FAB_CCC_GL0 ;
wire VCC ;
wire GND ;
wire testeISP_sb_0_POWER_ON_RESET_N ;
wire MMUART_0_RXD_F2M_c ;
wire MMUART_1_RXD_F2M_c ;
wire MMUART_0_TXD_M2F_c ;
wire MMUART_1_TXD_M2F_c ;
// @20:23
  INBUF MMUART_0_RXD_F2M_ibuf (
	.Y(MMUART_0_RXD_F2M_c),
	.PAD(MMUART_0_RXD_F2M)
);
// @20:24
  INBUF MMUART_1_RXD_F2M_ibuf (
	.Y(MMUART_1_RXD_F2M_c),
	.PAD(MMUART_1_RXD_F2M)
);
// @20:28
  OUTBUF MMUART_0_TXD_M2F_obuf (
	.PAD(MMUART_0_TXD_M2F),
	.D(MMUART_0_TXD_M2F_c)
);
// @20:29
  OUTBUF MMUART_1_TXD_M2F_obuf (
	.PAD(MMUART_1_TXD_M2F),
	.D(MMUART_1_TXD_M2F_c)
);
// @20:68
  testeISP_sb testeISP_sb_0 (
	.MMUART_0_TXD_M2F_c(MMUART_0_TXD_M2F_c),
	.MMUART_1_TXD_M2F_c(MMUART_1_TXD_M2F_c),
	.MMUART_0_RXD_F2M_c(MMUART_0_RXD_F2M_c),
	.MMUART_1_RXD_F2M_c(MMUART_1_RXD_F2M_c),
	.testeISP_sb_0_FAB_CCC_GL0(testeISP_sb_0_FAB_CCC_GL0),
	.DEVRST_N(DEVRST_N),
	.POWER_ON_RESET_N(testeISP_sb_0_POWER_ON_RESET_N)
);
  Dev_Restart_after_ISP_blk Dev_Restart_after_ISP_blk_0 (
	.POWER_ON_RESET_N(testeISP_sb_0_POWER_ON_RESET_N),
	.testeISP_sb_0_FAB_CCC_GL0(testeISP_sb_0_FAB_CCC_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* testeISP */

