<div class="announce instapaper_body md" data-path="README.md" id="readme">
 <article class="markdown-body entry-content" itemprop="text">
  <h1><a id="user-content-about-spinalhdl" class="anchor" href="https://github.com/spinalhdl/spinalhdl#about-spinalhdl" aria-hidden="true" target="_blank">
    <svg aria-hidden="true" class="octicon octicon-link" height="16" version="1.1" viewbox="0 0 16 16" width="16">
     <path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path>
    </svg></a>About SpinalHDL</h1> 
  <p>SpinalHDL is a programming language to describe digital hardware and then generate the corresponding VHDL/Verilog file.</p> 
  <h2><a id="user-content-advantages-over-vhdlverilog" class="anchor" href="https://github.com/spinalhdl/spinalhdl#advantages-over-vhdlverilog" aria-hidden="true" target="_blank">
    <svg aria-hidden="true" class="octicon octicon-link" height="16" version="1.1" viewbox="0 0 16 16" width="16">
     <path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path>
    </svg></a>Advantages over VHDL/Verilog</h2> 
  <ul> 
   <li>No restriction to the genericity of your hardware description by using Scala constructs</li> 
   <li>No more endless wiring. Create and connect complex buses like AXI in one line.</li> 
   <li>Evolving capabilities. Create your own buses definition and abstraction layer.</li> 
   <li>Reduce code size by a high factor, especially for wiring. Allowing you to have a better visibility, more productivity and fewer headaches.</li> 
   <li>Free and user friendly IDE. Thanks to scala world for auto-completion, error highlight, navigation shortcut and many others</li> 
   <li>Extract information from your digital design and then generate files that contain information about some latency and addresses</li> 
   <li>Bidirectional translation between any data type and bits. Useful to load a complex data structure from a CPU interface.</li> 
   <li>Check for you that there is no combinational loop / latch</li> 
   <li>Check that there is no unintentional cross clock domain</li> 
  </ul> 
  <h1><a id="user-content-getting-started" class="anchor" href="https://github.com/spinalhdl/spinalhdl#getting-started" aria-hidden="true" target="_blank">
    <svg aria-hidden="true" class="octicon octicon-link" height="16" version="1.1" viewbox="0 0 16 16" width="16">
     <path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path>
    </svg></a>Getting started</h1> 
  <h2><a id="user-content-links" class="anchor" href="https://github.com/spinalhdl/spinalhdl#links" aria-hidden="true" target="_blank">
    <svg aria-hidden="true" class="octicon octicon-link" height="16" version="1.1" viewbox="0 0 16 16" width="16">
     <path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path>
    </svg></a>Links</h2> 
  <ul> 
   <li>Documentation <br> <a href="http://spinalhdl.github.io/SpinalDoc/" target="_blank">http://spinalhdl.github.io/SpinalDoc/</a></li> 
   <li>Presentation of the language <br> <a href="http://spinalhdl.github.io/SpinalDoc/presentation/" target="_blank">http://spinalhdl.github.io/SpinalDoc/presentation/</a></li> 
   <li>SBT base project <br> <a href="https://github.com/SpinalHDL/SpinalBaseProject" target="_blank">https://github.com/SpinalHDL/SpinalBaseProject</a></li> 
   <li>Workshop <br> <a href="https://github.com/SpinalHDL/SpinalBaseProject/tree/workshop" target="_blank">https://github.com/SpinalHDL/SpinalBaseProject/tree/workshop</a></li> 
   <li>Google group <br> <a href="https://groups.google.com/forum/#!forum/spinalhdl-hardware-description-language" target="_blank">https://groups.google.com/forum/#!forum/spinalhdl-hardware-description-language</a></li> 
  </ul> 
  <p><a href="https://gitter.im/SpinalHDL/SpinalHDL?utm_source=badge&amp;utm_medium=badge&amp;utm_campaign=pr-badge&amp;utm_content=badge" target="_blank"><img src="https://camo.githubusercontent.com/17a3517e604e93a15c085681282377646aed9b87/68747470733a2f2f6261646765732e6769747465722e696d2f5370696e616c48444c2f5370696e616c48444c2e737667" alt="Join the chat at https://gitter.im/SpinalHDL/SpinalHDL" data-canonical-src="https://badges.gitter.im/SpinalHDL/SpinalHDL.svg" style="max-width:100%;"></a></p> 
  <p><a href="https://travis-ci.org/SpinalHDL/SpinalHDL" target="_blank"><img src="https://camo.githubusercontent.com/9e10316e84393b5e00d2743967e56f6b41a2a0ae/68747470733a2f2f7472617669732d63692e6f72672f5370696e616c48444c2f5370696e616c48444c2e7376673f6272616e63683d6d6173746572" alt="Build Status" data-canonical-src="https://travis-ci.org/SpinalHDL/SpinalHDL.svg?branch=master" style="max-width:100%;"></a></p> 
  <h2><a id="user-content-sbt" class="anchor" href="https://github.com/spinalhdl/spinalhdl#sbt" aria-hidden="true" target="_blank">
    <svg aria-hidden="true" class="octicon octicon-link" height="16" version="1.1" viewbox="0 0 16 16" width="16">
     <path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path>
    </svg></a>SBT</h2> 
  <div class="highlight highlight-source-scala">
   <pre>scalaVersion <span class="pl-k">:</span><span class="pl-k">=</span> <span class="pl-s"><span class="pl-pds">"</span>2.11.6<span class="pl-pds">"</span></span>

libraryDependencies <span class="pl-k">++</span><span class="pl-k">=</span> <span class="pl-en">Seq</span>(
  <span class="pl-s"><span class="pl-pds">"</span>com.github.spinalhdl<span class="pl-pds">"</span></span> <span class="pl-k">%</span> <span class="pl-s"><span class="pl-pds">"</span>spinalhdl-core_2.11<span class="pl-pds">"</span></span> <span class="pl-k">%</span> <span class="pl-s"><span class="pl-pds">"</span>latest.release<span class="pl-pds">"</span></span>,
  <span class="pl-s"><span class="pl-pds">"</span>com.github.spinalhdl<span class="pl-pds">"</span></span> <span class="pl-k">%</span> <span class="pl-s"><span class="pl-pds">"</span>spinalhdl-lib_2.11<span class="pl-pds">"</span></span> <span class="pl-k">%</span> <span class="pl-s"><span class="pl-pds">"</span>latest.release<span class="pl-pds">"</span></span>
)</pre>
  </div> 
  <h2><a id="user-content-jar" class="anchor" href="https://github.com/spinalhdl/spinalhdl#jar" aria-hidden="true" target="_blank">
    <svg aria-hidden="true" class="octicon octicon-link" height="16" version="1.1" viewbox="0 0 16 16" width="16">
     <path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path>
    </svg></a>JAR</h2> 
  <pre><code>https://oss.sonatype.org/content/groups/public/com/github/spinalhdl/spinalhdl-core_2.11/
https://oss.sonatype.org/content/groups/public/com/github/spinalhdl/spinalhdl-lib_2.11/
</code></pre> 
  <h1><a id="user-content-examples" class="anchor" href="https://github.com/spinalhdl/spinalhdl#examples" aria-hidden="true" target="_blank">
    <svg aria-hidden="true" class="octicon octicon-link" height="16" version="1.1" viewbox="0 0 16 16" width="16">
     <path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path>
    </svg></a>Examples</h1> 
  <h2><a id="user-content-basics" class="anchor" href="https://github.com/spinalhdl/spinalhdl#basics" aria-hidden="true" target="_blank">
    <svg aria-hidden="true" class="octicon octicon-link" height="16" version="1.1" viewbox="0 0 16 16" width="16">
     <path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path>
    </svg></a>Basics</h2> 
  <ul> 
   <li>Base Types : Bool, Bits, UInt, SInt, Enumeration</li> 
   <li>Bundle : That allow you to describe a data structure with the possibility for each element to specify the direction (in,out). That is useful to describe bus</li> 
   <li>Reg : Create a register</li> 
   <li>Vec : That allow you to create an array of data</li> 
   <li>Mem : Give the possibility to instantiate memory</li> 
   <li>BlackBox : Allow you to instantiate a third party HDL component</li> 
  </ul> 
  <h2><a id="user-content-simple-component" class="anchor" href="https://github.com/spinalhdl/spinalhdl#simple-component" aria-hidden="true" target="_blank">
    <svg aria-hidden="true" class="octicon octicon-link" height="16" version="1.1" viewbox="0 0 16 16" width="16">
     <path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path>
    </svg></a>Simple component</h2> 
  <div class="highlight highlight-source-scala">
   <pre><span class="pl-c"><span class="pl-c">//</span> spinal.core contain all basics (Bool, UInt, Bundle, Reg, Component, ..)</span>
<span class="pl-k">import</span> <span class="pl-v">spinal.core.</span><span class="pl-v">_  </span>

<span class="pl-c"><span class="pl-c">//</span>A simple component definition</span>
<span class="pl-k">class</span> <span class="pl-en">MyTopLevel</span> <span class="pl-k">extends</span> <span class="pl-e">Component</span> {
  <span class="pl-c"><span class="pl-c">//</span>Define some input/output. Bundle like a VHDL record or a verilog struct.</span>
  <span class="pl-k">val</span> <span class="pl-en">io</span> <span class="pl-k">=</span> <span class="pl-k">new</span> <span class="pl-en">Bundle</span> {
    <span class="pl-k">val</span> <span class="pl-en">a</span> <span class="pl-k">=</span> in <span class="pl-en">Bool</span>
    <span class="pl-k">val</span> <span class="pl-en">b</span> <span class="pl-k">=</span> in <span class="pl-en">Bool</span>
    <span class="pl-k">val</span> <span class="pl-en">c</span> <span class="pl-k">=</span> out <span class="pl-en">Bool</span>
  }
  
  <span class="pl-c"><span class="pl-c">//</span>Define some asynchronous logic</span>
  io.c <span class="pl-k">:</span><span class="pl-k">=</span> io.a &amp; io.b
}

<span class="pl-c"><span class="pl-c">//</span>This is the main of the project. It create a instance of MyTopLevel and </span>
<span class="pl-c"><span class="pl-c">//</span>call the SpinalHDL library to flush it into a VHDL file.</span>
<span class="pl-k">object</span> <span class="pl-en">MyMain</span> {
  <span class="pl-k">def</span> <span class="pl-en">main</span>(<span class="pl-v">args</span>: <span class="pl-en">Array</span>[<span class="pl-k">String</span>]) {
    <span class="pl-en">SpinalVhdl</span>(<span class="pl-k">new</span> <span class="pl-en">MyTopLevel)</span>
  }
}</pre>
  </div> 
  <h2><a id="user-content-carry-adder" class="anchor" href="https://github.com/spinalhdl/spinalhdl#carry-adder" aria-hidden="true" target="_blank">
    <svg aria-hidden="true" class="octicon octicon-link" height="16" version="1.1" viewbox="0 0 16 16" width="16">
     <path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path>
    </svg></a>Carry adder</h2> 
  <div class="highlight highlight-source-scala">
   <pre><span class="pl-k">import</span> <span class="pl-v">spinal.core.</span><span class="pl-v">_</span>

<span class="pl-k">class</span> <span class="pl-en">CarryAdder</span>(<span class="pl-v">size</span> : <span class="pl-k">Int</span>) <span class="pl-k">extends</span> <span class="pl-e">Component</span>{
  <span class="pl-k">val</span> <span class="pl-en">io</span> <span class="pl-k">=</span> <span class="pl-k">new</span> <span class="pl-en">Bundle</span>{
    <span class="pl-k">val</span> <span class="pl-en">a</span> <span class="pl-k">=</span> in <span class="pl-en">UInt</span>(size bit)
    <span class="pl-k">val</span> <span class="pl-en">b</span> <span class="pl-k">=</span> in <span class="pl-en">UInt</span>(size bit)
    <span class="pl-k">val</span> <span class="pl-en">result</span> <span class="pl-k">=</span> out <span class="pl-en">UInt</span>(size bit)      <span class="pl-c"><span class="pl-c">//</span>result = a + b</span>
  }

  <span class="pl-k">var</span> <span class="pl-en">c</span> <span class="pl-k">=</span> <span class="pl-en">False</span>                   <span class="pl-c"><span class="pl-c">//</span>Carry, like a VHDL variable</span>
  <span class="pl-k">for</span> (i <span class="pl-k">&lt;</span><span class="pl-k">-</span> <span class="pl-c1">0</span> until size) {
	<span class="pl-c"><span class="pl-c">//</span>Create some intermediate value in the loop scope.</span>
    <span class="pl-k">val</span> <span class="pl-en">a</span> <span class="pl-k">=</span> io.a(i)	 
    <span class="pl-k">val</span> <span class="pl-en">b</span> <span class="pl-k">=</span> io.b(i)  
	
	<span class="pl-c"><span class="pl-c">//</span>The carry adder's asynchronous logic</span>
    io.result(i) <span class="pl-k">:</span><span class="pl-k">=</span> a ^ b ^ c
    c <span class="pl-k">=</span> (a &amp; b) <span class="pl-k">|</span> (a &amp; c) <span class="pl-k">|</span> (b &amp; c);    <span class="pl-c"><span class="pl-c">//</span>variable assignment</span>
  }
}


<span class="pl-k">object</span> <span class="pl-en">CarryAdderProject</span> {
  <span class="pl-k">def</span> <span class="pl-en">main</span>(<span class="pl-v">args</span>: <span class="pl-en">Array</span>[<span class="pl-k">String</span>]) {
    <span class="pl-en">SpinalVhdl</span>(<span class="pl-k">new</span> <span class="pl-en">CarryAdder</span>(<span class="pl-c1">4</span>))
  }
}</pre>
  </div> 
  <h2><a id="user-content-counter-with-parity" class="anchor" href="https://github.com/spinalhdl/spinalhdl#counter-with-parity" aria-hidden="true" target="_blank">
    <svg aria-hidden="true" class="octicon octicon-link" height="16" version="1.1" viewbox="0 0 16 16" width="16">
     <path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path>
    </svg></a>Counter with parity</h2> 
  <div class="highlight highlight-source-scala">
   <pre><span class="pl-k">class</span> <span class="pl-en">CounterWithParity</span>(<span class="pl-v">size</span> : <span class="pl-k">Int</span>) <span class="pl-k">extends</span> <span class="pl-e">Component</span>{
  <span class="pl-k">val</span> <span class="pl-en">io</span> <span class="pl-k">=</span> <span class="pl-k">new</span> <span class="pl-en">Bundle</span>{
    <span class="pl-k">val</span> <span class="pl-en">increment</span> <span class="pl-k">=</span> in <span class="pl-en">Bool</span>
    <span class="pl-k">val</span> <span class="pl-en">value</span> <span class="pl-k">=</span> out <span class="pl-en">UInt</span>(size bit)
    <span class="pl-k">val</span> <span class="pl-en">evenParity</span> <span class="pl-k">=</span> out <span class="pl-en">Bool</span>
  }

  <span class="pl-c"><span class="pl-c">//</span>Create a register of UInt(size-1 downto 0) </span>
  <span class="pl-c"><span class="pl-c">//</span>init(0) force it to zero when a reset occur</span>
  <span class="pl-c"><span class="pl-c">//</span>In Spinal, you don't have to play with clock and reset signals each time</span>
  <span class="pl-c"><span class="pl-c">//</span>  you create register. You define a clock domain area and this is done.</span>
  <span class="pl-k">val</span> <span class="pl-en">counter</span> <span class="pl-k">=</span> <span class="pl-en">Reg</span>(<span class="pl-en">UInt</span>(size bit)) init(<span class="pl-c1">0</span>)
  when(io.increment){
    counter <span class="pl-k">:</span><span class="pl-k">=</span> counter <span class="pl-k">+</span> <span class="pl-c1">1</span>
  }
  
  <span class="pl-c"><span class="pl-c">//</span>Get all bit of counter and then xor them together</span>
  <span class="pl-c"><span class="pl-c">//</span>toBools create a vector of Bool from each bit of counter</span>
  <span class="pl-c"><span class="pl-c">//</span>reduceLeft is a scala function that mix all bit together </span>
  <span class="pl-c"><span class="pl-c">//</span>  from the left to the right</span>
  io.evenParity <span class="pl-k">:</span><span class="pl-k">=</span> counter.toBools.reduceLeft(_ ^ _)   

  io.value <span class="pl-k">:</span><span class="pl-k">=</span> counter
}</pre>
  </div> 
  <h2><a id="user-content-why-not-chisel-" class="anchor" href="https://github.com/spinalhdl/spinalhdl#why-not-chisel-" aria-hidden="true" target="_blank">
    <svg aria-hidden="true" class="octicon octicon-link" height="16" version="1.1" viewbox="0 0 16 16" width="16">
     <path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path>
    </svg></a>Why not Chisel ?</h2> 
  <p>For many reason : <a href="http://spinalhdl.github.io/SpinalDoc/chisel/" target="_blank">http://spinalhdl.github.io/SpinalDoc/chisel/</a></p> 
  <h1><a id="user-content-other-consideration" class="anchor" href="https://github.com/spinalhdl/spinalhdl#other-consideration" aria-hidden="true" target="_blank">
    <svg aria-hidden="true" class="octicon octicon-link" height="16" version="1.1" viewbox="0 0 16 16" width="16">
     <path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path>
    </svg></a>Other consideration</h1> 
  <p>Intellij scala plugin has some syntax highlight bug. As far i know, Intellij 14.1 is the best version.</p> 
 </article>
</div>