Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jan 12 13:32:32 2026
| Host         : DESKTOP-VSR4OFT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.549        0.000                      0                  151        0.170        0.000                      0                  151        4.500        0.000                       0                   117  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.549        0.000                      0                  151        0.170        0.000                      0                  151        4.500        0.000                       0                   117  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.549ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/rx_shift_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 1.112ns (27.912%)  route 2.872ns (72.088%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.725     5.328    uart_rx_inst/CLK
    SLICE_X2Y96          FDCE                                         r  uart_rx_inst/baud_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  uart_rx_inst/baud_cnt_reg[0]/Q
                         net (fo=7, routed)           0.842     6.688    uart_rx_inst/baud_cnt_reg_n_0_[0]
    SLICE_X2Y95          LUT5 (Prop_lut5_I3_O)        0.124     6.812 f  uart_rx_inst/o_Rx_DV_i_2/O
                         net (fo=3, routed)           0.663     7.475    uart_rx_inst/o_Rx_DV_i_2_n_0
    SLICE_X3Y95          LUT4 (Prop_lut4_I1_O)        0.150     7.625 r  uart_rx_inst/FSM_onehot_rx_state[4]_i_2/O
                         net (fo=12, routed)          0.722     8.347    uart_rx_inst/FSM_onehot_rx_state[4]_i_2_n_0
    SLICE_X1Y94          LUT4 (Prop_lut4_I3_O)        0.320     8.667 r  uart_rx_inst/rx_shift_reg[4]_i_1/O
                         net (fo=1, routed)           0.645     9.312    uart_rx_inst/rx_shift_reg[4]_i_1_n_0
    SLICE_X1Y95          FDCE                                         r  uart_rx_inst/rx_shift_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.605    15.028    uart_rx_inst/CLK
    SLICE_X1Y95          FDCE                                         r  uart_rx_inst/rx_shift_reg_reg[4]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y95          FDCE (Setup_fdce_C_CE)      -0.407    14.860    uart_rx_inst/rx_shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                  5.549    

Slack (MET) :             5.826ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/rx_shift_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 1.118ns (28.603%)  route 2.791ns (71.397%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.725     5.328    uart_rx_inst/CLK
    SLICE_X2Y96          FDCE                                         r  uart_rx_inst/baud_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  uart_rx_inst/baud_cnt_reg[0]/Q
                         net (fo=7, routed)           0.842     6.688    uart_rx_inst/baud_cnt_reg_n_0_[0]
    SLICE_X2Y95          LUT5 (Prop_lut5_I3_O)        0.124     6.812 f  uart_rx_inst/o_Rx_DV_i_2/O
                         net (fo=3, routed)           0.663     7.475    uart_rx_inst/o_Rx_DV_i_2_n_0
    SLICE_X3Y95          LUT4 (Prop_lut4_I1_O)        0.150     7.625 r  uart_rx_inst/FSM_onehot_rx_state[4]_i_2/O
                         net (fo=12, routed)          0.766     8.391    uart_rx_inst/FSM_onehot_rx_state[4]_i_2_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I3_O)        0.326     8.717 r  uart_rx_inst/rx_shift_reg[2]_i_1/O
                         net (fo=1, routed)           0.519     9.236    uart_rx_inst/rx_shift_reg[2]_i_1_n_0
    SLICE_X1Y93          FDCE                                         r  uart_rx_inst/rx_shift_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.605    15.028    uart_rx_inst/CLK
    SLICE_X1Y93          FDCE                                         r  uart_rx_inst/rx_shift_reg_reg[2]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y93          FDCE (Setup_fdce_C_CE)      -0.205    15.062    uart_rx_inst/rx_shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                          -9.236    
  -------------------------------------------------------------------
                         slack                                  5.826    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/rx_shift_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 1.118ns (28.929%)  route 2.747ns (71.071%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.725     5.328    uart_rx_inst/CLK
    SLICE_X2Y96          FDCE                                         r  uart_rx_inst/baud_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  uart_rx_inst/baud_cnt_reg[0]/Q
                         net (fo=7, routed)           0.842     6.688    uart_rx_inst/baud_cnt_reg_n_0_[0]
    SLICE_X2Y95          LUT5 (Prop_lut5_I3_O)        0.124     6.812 f  uart_rx_inst/o_Rx_DV_i_2/O
                         net (fo=3, routed)           0.663     7.475    uart_rx_inst/o_Rx_DV_i_2_n_0
    SLICE_X3Y95          LUT4 (Prop_lut4_I1_O)        0.150     7.625 r  uart_rx_inst/FSM_onehot_rx_state[4]_i_2/O
                         net (fo=12, routed)          0.722     8.347    uart_rx_inst/FSM_onehot_rx_state[4]_i_2_n_0
    SLICE_X1Y94          LUT4 (Prop_lut4_I3_O)        0.326     8.673 r  uart_rx_inst/rx_shift_reg[1]_i_1/O
                         net (fo=1, routed)           0.519     9.192    uart_rx_inst/rx_shift_reg[1]_i_1_n_0
    SLICE_X1Y94          FDCE                                         r  uart_rx_inst/rx_shift_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.605    15.028    uart_rx_inst/CLK
    SLICE_X1Y94          FDCE                                         r  uart_rx_inst/rx_shift_reg_reg[1]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y94          FDCE (Setup_fdce_C_CE)      -0.205    15.062    uart_rx_inst/rx_shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                          -9.192    
  -------------------------------------------------------------------
                         slack                                  5.870    

Slack (MET) :             5.924ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/rx_shift_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.608ns  (logic 1.144ns (31.704%)  route 2.464ns (68.296%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.725     5.328    uart_rx_inst/CLK
    SLICE_X2Y96          FDCE                                         r  uart_rx_inst/baud_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  uart_rx_inst/baud_cnt_reg[0]/Q
                         net (fo=7, routed)           0.842     6.688    uart_rx_inst/baud_cnt_reg_n_0_[0]
    SLICE_X2Y95          LUT5 (Prop_lut5_I3_O)        0.124     6.812 f  uart_rx_inst/o_Rx_DV_i_2/O
                         net (fo=3, routed)           0.663     7.475    uart_rx_inst/o_Rx_DV_i_2_n_0
    SLICE_X3Y95          LUT4 (Prop_lut4_I1_O)        0.150     7.625 r  uart_rx_inst/FSM_onehot_rx_state[4]_i_2/O
                         net (fo=12, routed)          0.766     8.391    uart_rx_inst/FSM_onehot_rx_state[4]_i_2_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I3_O)        0.352     8.743 r  uart_rx_inst/rx_shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.193     8.936    uart_rx_inst/rx_shift_reg[0]_i_1_n_0
    SLICE_X0Y93          FDCE                                         r  uart_rx_inst/rx_shift_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.605    15.028    uart_rx_inst/CLK
    SLICE_X0Y93          FDCE                                         r  uart_rx_inst/rx_shift_reg_reg[0]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y93          FDCE (Setup_fdce_C_CE)      -0.407    14.860    uart_rx_inst/rx_shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                  5.924    

Slack (MET) :             5.925ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/rx_shift_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.608ns  (logic 1.144ns (31.708%)  route 2.464ns (68.292%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.725     5.328    uart_rx_inst/CLK
    SLICE_X2Y96          FDCE                                         r  uart_rx_inst/baud_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  uart_rx_inst/baud_cnt_reg[0]/Q
                         net (fo=7, routed)           0.842     6.688    uart_rx_inst/baud_cnt_reg_n_0_[0]
    SLICE_X2Y95          LUT5 (Prop_lut5_I3_O)        0.124     6.812 f  uart_rx_inst/o_Rx_DV_i_2/O
                         net (fo=3, routed)           0.663     7.475    uart_rx_inst/o_Rx_DV_i_2_n_0
    SLICE_X3Y95          LUT4 (Prop_lut4_I1_O)        0.150     7.625 r  uart_rx_inst/FSM_onehot_rx_state[4]_i_2/O
                         net (fo=12, routed)          0.766     8.390    uart_rx_inst/FSM_onehot_rx_state[4]_i_2_n_0
    SLICE_X0Y94          LUT4 (Prop_lut4_I3_O)        0.352     8.742 r  uart_rx_inst/rx_shift_reg[5]_i_1/O
                         net (fo=1, routed)           0.193     8.936    uart_rx_inst/rx_shift_reg[5]_i_1_n_0
    SLICE_X0Y94          FDCE                                         r  uart_rx_inst/rx_shift_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.605    15.028    uart_rx_inst/CLK
    SLICE_X0Y94          FDCE                                         r  uart_rx_inst/rx_shift_reg_reg[5]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y94          FDCE (Setup_fdce_C_CE)      -0.407    14.860    uart_rx_inst/rx_shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                  5.925    

Slack (MET) :             5.979ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/rx_shift_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.738ns  (logic 1.118ns (29.909%)  route 2.620ns (70.091%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.725     5.328    uart_rx_inst/CLK
    SLICE_X2Y96          FDCE                                         r  uart_rx_inst/baud_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  uart_rx_inst/baud_cnt_reg[0]/Q
                         net (fo=7, routed)           0.842     6.688    uart_rx_inst/baud_cnt_reg_n_0_[0]
    SLICE_X2Y95          LUT5 (Prop_lut5_I3_O)        0.124     6.812 f  uart_rx_inst/o_Rx_DV_i_2/O
                         net (fo=3, routed)           0.663     7.475    uart_rx_inst/o_Rx_DV_i_2_n_0
    SLICE_X3Y95          LUT4 (Prop_lut4_I1_O)        0.150     7.625 r  uart_rx_inst/FSM_onehot_rx_state[4]_i_2/O
                         net (fo=12, routed)          0.619     8.244    uart_rx_inst/FSM_onehot_rx_state[4]_i_2_n_0
    SLICE_X3Y94          LUT4 (Prop_lut4_I0_O)        0.326     8.570 r  uart_rx_inst/rx_shift_reg[7]_i_1/O
                         net (fo=1, routed)           0.495     9.066    uart_rx_inst/rx_shift_reg[7]_i_1_n_0
    SLICE_X4Y94          FDCE                                         r  uart_rx_inst/rx_shift_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.603    15.026    uart_rx_inst/CLK
    SLICE_X4Y94          FDCE                                         r  uart_rx_inst/rx_shift_reg_reg[7]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X4Y94          FDCE (Setup_fdce_C_CE)      -0.205    15.044    uart_rx_inst/rx_shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                  5.979    

Slack (MET) :             6.059ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/rx_shift_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 1.118ns (30.120%)  route 2.594ns (69.880%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.725     5.328    uart_rx_inst/CLK
    SLICE_X2Y96          FDCE                                         r  uart_rx_inst/baud_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  uart_rx_inst/baud_cnt_reg[0]/Q
                         net (fo=7, routed)           0.842     6.688    uart_rx_inst/baud_cnt_reg_n_0_[0]
    SLICE_X2Y95          LUT5 (Prop_lut5_I3_O)        0.124     6.812 f  uart_rx_inst/o_Rx_DV_i_2/O
                         net (fo=3, routed)           0.663     7.475    uart_rx_inst/o_Rx_DV_i_2_n_0
    SLICE_X3Y95          LUT4 (Prop_lut4_I1_O)        0.150     7.625 r  uart_rx_inst/FSM_onehot_rx_state[4]_i_2/O
                         net (fo=12, routed)          0.766     8.390    uart_rx_inst/FSM_onehot_rx_state[4]_i_2_n_0
    SLICE_X0Y94          LUT4 (Prop_lut4_I3_O)        0.326     8.716 r  uart_rx_inst/rx_shift_reg[3]_i_1/O
                         net (fo=1, routed)           0.323     9.040    uart_rx_inst/rx_shift_reg[3]_i_1_n_0
    SLICE_X2Y94          FDCE                                         r  uart_rx_inst/rx_shift_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.605    15.028    uart_rx_inst/CLK
    SLICE_X2Y94          FDCE                                         r  uart_rx_inst/rx_shift_reg_reg[3]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y94          FDCE (Setup_fdce_C_CE)      -0.169    15.098    uart_rx_inst/rx_shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                  6.059    

Slack (MET) :             6.110ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/FSM_onehot_rx_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 1.118ns (30.845%)  route 2.507ns (69.156%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.725     5.328    uart_rx_inst/CLK
    SLICE_X2Y96          FDCE                                         r  uart_rx_inst/baud_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  uart_rx_inst/baud_cnt_reg[0]/Q
                         net (fo=7, routed)           0.842     6.688    uart_rx_inst/baud_cnt_reg_n_0_[0]
    SLICE_X2Y95          LUT5 (Prop_lut5_I3_O)        0.124     6.812 f  uart_rx_inst/o_Rx_DV_i_2/O
                         net (fo=3, routed)           0.663     7.475    uart_rx_inst/o_Rx_DV_i_2_n_0
    SLICE_X3Y95          LUT4 (Prop_lut4_I1_O)        0.150     7.625 r  uart_rx_inst/FSM_onehot_rx_state[4]_i_2/O
                         net (fo=12, routed)          0.622     8.247    uart_rx_inst/FSM_onehot_rx_state[4]_i_2_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I0_O)        0.326     8.573 r  uart_rx_inst/FSM_onehot_rx_state[4]_i_1/O
                         net (fo=5, routed)           0.379     8.952    uart_rx_inst/FSM_onehot_rx_state[4]_i_1_n_0
    SLICE_X3Y94          FDPE                                         r  uart_rx_inst/FSM_onehot_rx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.605    15.028    uart_rx_inst/CLK
    SLICE_X3Y94          FDPE                                         r  uart_rx_inst/FSM_onehot_rx_state_reg[0]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y94          FDPE (Setup_fdpe_C_CE)      -0.205    15.062    uart_rx_inst/FSM_onehot_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                          -8.952    
  -------------------------------------------------------------------
                         slack                                  6.110    

Slack (MET) :             6.110ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/FSM_onehot_rx_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 1.118ns (30.845%)  route 2.507ns (69.156%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.725     5.328    uart_rx_inst/CLK
    SLICE_X2Y96          FDCE                                         r  uart_rx_inst/baud_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  uart_rx_inst/baud_cnt_reg[0]/Q
                         net (fo=7, routed)           0.842     6.688    uart_rx_inst/baud_cnt_reg_n_0_[0]
    SLICE_X2Y95          LUT5 (Prop_lut5_I3_O)        0.124     6.812 f  uart_rx_inst/o_Rx_DV_i_2/O
                         net (fo=3, routed)           0.663     7.475    uart_rx_inst/o_Rx_DV_i_2_n_0
    SLICE_X3Y95          LUT4 (Prop_lut4_I1_O)        0.150     7.625 r  uart_rx_inst/FSM_onehot_rx_state[4]_i_2/O
                         net (fo=12, routed)          0.622     8.247    uart_rx_inst/FSM_onehot_rx_state[4]_i_2_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I0_O)        0.326     8.573 r  uart_rx_inst/FSM_onehot_rx_state[4]_i_1/O
                         net (fo=5, routed)           0.379     8.952    uart_rx_inst/FSM_onehot_rx_state[4]_i_1_n_0
    SLICE_X3Y94          FDCE                                         r  uart_rx_inst/FSM_onehot_rx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.605    15.028    uart_rx_inst/CLK
    SLICE_X3Y94          FDCE                                         r  uart_rx_inst/FSM_onehot_rx_state_reg[1]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y94          FDCE (Setup_fdce_C_CE)      -0.205    15.062    uart_rx_inst/FSM_onehot_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                          -8.952    
  -------------------------------------------------------------------
                         slack                                  6.110    

Slack (MET) :             6.110ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/FSM_onehot_rx_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 1.118ns (30.845%)  route 2.507ns (69.156%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.725     5.328    uart_rx_inst/CLK
    SLICE_X2Y96          FDCE                                         r  uart_rx_inst/baud_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  uart_rx_inst/baud_cnt_reg[0]/Q
                         net (fo=7, routed)           0.842     6.688    uart_rx_inst/baud_cnt_reg_n_0_[0]
    SLICE_X2Y95          LUT5 (Prop_lut5_I3_O)        0.124     6.812 f  uart_rx_inst/o_Rx_DV_i_2/O
                         net (fo=3, routed)           0.663     7.475    uart_rx_inst/o_Rx_DV_i_2_n_0
    SLICE_X3Y95          LUT4 (Prop_lut4_I1_O)        0.150     7.625 r  uart_rx_inst/FSM_onehot_rx_state[4]_i_2/O
                         net (fo=12, routed)          0.622     8.247    uart_rx_inst/FSM_onehot_rx_state[4]_i_2_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I0_O)        0.326     8.573 r  uart_rx_inst/FSM_onehot_rx_state[4]_i_1/O
                         net (fo=5, routed)           0.379     8.952    uart_rx_inst/FSM_onehot_rx_state[4]_i_1_n_0
    SLICE_X3Y94          FDCE                                         r  uart_rx_inst/FSM_onehot_rx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.605    15.028    uart_rx_inst/CLK
    SLICE_X3Y94          FDCE                                         r  uart_rx_inst/FSM_onehot_rx_state_reg[2]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y94          FDCE (Setup_fdce_C_CE)      -0.205    15.062    uart_rx_inst/FSM_onehot_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                          -8.952    
  -------------------------------------------------------------------
                         slack                                  6.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 uart_rx_inst/o_Rx_Byte_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_led_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.109%)  route 0.115ns (44.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.604     1.523    uart_rx_inst/CLK
    SLICE_X0Y95          FDCE                                         r  uart_rx_inst/o_Rx_Byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  uart_rx_inst/o_Rx_Byte_reg[2]/Q
                         net (fo=1, routed)           0.115     1.779    o_Rx_Byte[2]
    SLICE_X0Y96          FDCE                                         r  debug_led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.877     2.042    clock_IBUF_BUFG
    SLICE_X0Y96          FDCE                                         r  debug_led_reg[2]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X0Y96          FDCE (Hold_fdce_C_D)         0.070     1.609    debug_led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 uart_rx_inst/o_Rx_Byte_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_led_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.331%)  route 0.114ns (44.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.604     1.523    uart_rx_inst/CLK
    SLICE_X0Y95          FDCE                                         r  uart_rx_inst/o_Rx_Byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  uart_rx_inst/o_Rx_Byte_reg[1]/Q
                         net (fo=1, routed)           0.114     1.778    o_Rx_Byte[1]
    SLICE_X0Y96          FDCE                                         r  debug_led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.877     2.042    clock_IBUF_BUFG
    SLICE_X0Y96          FDCE                                         r  debug_led_reg[1]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X0Y96          FDCE (Hold_fdce_C_D)         0.066     1.605    debug_led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 uart_rx_inst/o_Rx_Byte_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_led_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.604     1.523    uart_rx_inst/CLK
    SLICE_X0Y95          FDCE                                         r  uart_rx_inst/o_Rx_Byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  uart_rx_inst/o_Rx_Byte_reg[0]/Q
                         net (fo=1, routed)           0.121     1.786    o_Rx_Byte[0]
    SLICE_X0Y96          FDCE                                         r  debug_led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.877     2.042    clock_IBUF_BUFG
    SLICE_X0Y96          FDCE                                         r  debug_led_reg[0]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X0Y96          FDCE (Hold_fdce_C_D)         0.070     1.609    debug_led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 uart_tx_inst/baud_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/baud_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.982%)  route 0.129ns (41.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.603     1.522    uart_tx_inst/CLK
    SLICE_X1Y91          FDCE                                         r  uart_tx_inst/baud_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  uart_tx_inst/baud_cnt_reg[0]/Q
                         net (fo=7, routed)           0.129     1.793    uart_tx_inst/baud_cnt_reg_n_0_[0]
    SLICE_X2Y91          LUT6 (Prop_lut6_I3_O)        0.045     1.838 r  uart_tx_inst/baud_cnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.838    uart_tx_inst/baud_cnt[2]
    SLICE_X2Y91          FDCE                                         r  uart_tx_inst/baud_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.876     2.041    uart_tx_inst/CLK
    SLICE_X2Y91          FDCE                                         r  uart_tx_inst/baud_cnt_reg[2]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y91          FDCE (Hold_fdce_C_D)         0.121     1.659    uart_tx_inst/baud_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 uart_rx_inst/rx_shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/o_Rx_Byte_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.837%)  route 0.148ns (51.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.604     1.523    uart_rx_inst/CLK
    SLICE_X0Y94          FDCE                                         r  uart_rx_inst/rx_shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  uart_rx_inst/rx_shift_reg_reg[5]/Q
                         net (fo=1, routed)           0.148     1.812    uart_rx_inst/rx_shift_reg[5]
    SLICE_X0Y95          FDCE                                         r  uart_rx_inst/o_Rx_Byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.877     2.042    uart_rx_inst/CLK
    SLICE_X0Y95          FDCE                                         r  uart_rx_inst/o_Rx_Byte_reg[5]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X0Y95          FDCE (Hold_fdce_C_D)         0.071     1.610    uart_rx_inst/o_Rx_Byte_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 uart_rx_inst/FSM_onehot_rx_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/FSM_onehot_rx_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.199%)  route 0.152ns (51.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.604     1.523    uart_rx_inst/CLK
    SLICE_X3Y94          FDPE                                         r  uart_rx_inst/FSM_onehot_rx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDPE (Prop_fdpe_C_Q)         0.141     1.664 r  uart_rx_inst/FSM_onehot_rx_state_reg[0]/Q
                         net (fo=6, routed)           0.152     1.816    uart_rx_inst/FSM_onehot_rx_state_reg_n_0_[0]
    SLICE_X3Y94          FDCE                                         r  uart_rx_inst/FSM_onehot_rx_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.877     2.042    uart_rx_inst/CLK
    SLICE_X3Y94          FDCE                                         r  uart_rx_inst/FSM_onehot_rx_state_reg[1]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y94          FDCE (Hold_fdce_C_D)         0.071     1.594    uart_rx_inst/FSM_onehot_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 uart_rx_inst/FSM_onehot_rx_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/FSM_onehot_rx_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.189ns (57.768%)  route 0.138ns (42.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.604     1.523    uart_rx_inst/CLK
    SLICE_X3Y94          FDCE                                         r  uart_rx_inst/FSM_onehot_rx_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  uart_rx_inst/FSM_onehot_rx_state_reg[4]/Q
                         net (fo=2, routed)           0.138     1.803    uart_rx_inst/FSM_onehot_rx_state_reg_n_0_[4]
    SLICE_X3Y94          LUT3 (Prop_lut3_I2_O)        0.048     1.851 r  uart_rx_inst/FSM_onehot_rx_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.851    uart_rx_inst/FSM_onehot_rx_state[0]_i_1_n_0
    SLICE_X3Y94          FDPE                                         r  uart_rx_inst/FSM_onehot_rx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.877     2.042    uart_rx_inst/CLK
    SLICE_X3Y94          FDPE                                         r  uart_rx_inst/FSM_onehot_rx_state_reg[0]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y94          FDPE (Hold_fdpe_C_D)         0.105     1.628    uart_rx_inst/FSM_onehot_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 uart_rx_inst/rx_shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/o_Rx_Byte_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.461%)  route 0.176ns (55.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.604     1.523    uart_rx_inst/CLK
    SLICE_X1Y95          FDCE                                         r  uart_rx_inst/rx_shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  uart_rx_inst/rx_shift_reg_reg[4]/Q
                         net (fo=1, routed)           0.176     1.840    uart_rx_inst/rx_shift_reg[4]
    SLICE_X0Y95          FDCE                                         r  uart_rx_inst/o_Rx_Byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.877     2.042    uart_rx_inst/CLK
    SLICE_X0Y95          FDCE                                         r  uart_rx_inst/o_Rx_Byte_reg[4]/C
                         clock pessimism             -0.505     1.536    
    SLICE_X0Y95          FDCE (Hold_fdce_C_D)         0.075     1.611    uart_rx_inst/o_Rx_Byte_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 uart_tx_inst/bit_idx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/bit_idx_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.227ns (68.355%)  route 0.105ns (31.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.603     1.522    uart_tx_inst/CLK
    SLICE_X0Y91          FDCE                                         r  uart_tx_inst/bit_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.128     1.650 r  uart_tx_inst/bit_idx_reg[0]/Q
                         net (fo=6, routed)           0.105     1.755    uart_tx_inst/bit_idx_reg_n_0_[0]
    SLICE_X0Y91          LUT6 (Prop_lut6_I0_O)        0.099     1.854 r  uart_tx_inst/bit_idx[1]_i_1/O
                         net (fo=1, routed)           0.000     1.854    uart_tx_inst/bit_idx[1]_i_1_n_0
    SLICE_X0Y91          FDCE                                         r  uart_tx_inst/bit_idx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.876     2.041    uart_tx_inst/CLK
    SLICE_X0Y91          FDCE                                         r  uart_tx_inst/bit_idx_reg[1]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y91          FDCE (Hold_fdce_C_D)         0.092     1.614    uart_tx_inst/bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 uart_tx_inst/bit_idx_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/o_Tx_Serial_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.423%)  route 0.162ns (46.577%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.603     1.522    uart_tx_inst/CLK
    SLICE_X0Y91          FDCE                                         r  uart_tx_inst/bit_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  uart_tx_inst/bit_idx_reg[2]/Q
                         net (fo=3, routed)           0.162     1.825    uart_tx_inst/bit_idx_reg_n_0_[2]
    SLICE_X1Y91          LUT5 (Prop_lut5_I2_O)        0.045     1.870 r  uart_tx_inst/o_Tx_Serial_i_1/O
                         net (fo=1, routed)           0.000     1.870    uart_tx_inst/o_Tx_Serial_i_1_n_0
    SLICE_X1Y91          FDPE                                         r  uart_tx_inst/o_Tx_Serial_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.876     2.041    uart_tx_inst/CLK
    SLICE_X1Y91          FDPE                                         r  uart_tx_inst/o_Tx_Serial_reg/C
                         clock pessimism             -0.505     1.535    
    SLICE_X1Y91          FDPE (Hold_fdpe_C_D)         0.092     1.627    uart_tx_inst/o_Tx_Serial_reg
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y91     debounce_cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y92     debounce_cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y93     debounce_cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y93     debounce_cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y93     debounce_cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y93     debounce_cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y93     debounce_cnt_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y93     debounce_cnt_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y93     debounce_cnt_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y93     debounce_cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y93     debounce_cnt_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y93     debounce_cnt_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y93     debounce_cnt_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y93     debounce_cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y93     debounce_cnt_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y93     debounce_cnt_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y93     debounce_cnt_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     debug_led_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     debug_led_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     hb_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     hb_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     hb_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     hb_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     hb_cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     hb_cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     hb_cnt_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     hb_cnt_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y91     debounce_cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y91     debounce_cnt_reg[11]/C



