	component my_sys_pcie_pio_av_mm_0 is
		port (
			pcie_clk                    : in  std_logic                      := 'X';             -- clk
			pcie_rst                    : in  std_logic                      := 'X';             -- reset
			avalon_slave_address        : out std_logic_vector(63 downto 0);                     -- address
			avalon_slave_read           : out std_logic;                                         -- read
			avalon_slave_readdatavalid  : in  std_logic                      := 'X';             -- readdatavalid
			avalon_slave_write          : out std_logic;                                         -- write
			avalon_slave_writedata      : out std_logic_vector(511 downto 0);                    -- writedata
			avalon_slave_waitrequest    : in  std_logic                      := 'X';             -- waitrequest
			avalon_slave_byteenable     : out std_logic_vector(63 downto 0);                     -- byteenable
			avalon_slave_burstcount     : out std_logic_vector(3 downto 0);                      -- burstcount
			avalon_slave_readdata       : in  std_logic_vector(511 downto 0) := (others => 'X'); -- readdata
			reset_sink_reset            : out std_logic;                                         -- reset
			avalon_master_address       : in  std_logic_vector(63 downto 0)  := (others => 'X'); -- address
			avalon_master_read          : in  std_logic                      := 'X';             -- read
			avalon_master_readdatavalid : out std_logic;                                         -- readdatavalid
			avalon_master_write         : in  std_logic                      := 'X';             -- write
			avalon_master_writedata     : in  std_logic_vector(511 downto 0) := (others => 'X'); -- writedata
			avalon_master_waitrequest   : out std_logic;                                         -- waitrequest
			avalon_master_byteenable    : in  std_logic_vector(63 downto 0)  := (others => 'X'); -- byteenable
			avalon_master_burstcount    : in  std_logic_vector(3 downto 0)   := (others => 'X'); -- burstcount
			avalon_master_readdata      : out std_logic_vector(511 downto 0)                     -- readdata
		);
	end component my_sys_pcie_pio_av_mm_0;

