Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Sep  1 19:25:50 2024
| Host         : AdamJensen running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file soc_lite_top_timing_summary_routed.rpt -pb soc_lite_top_timing_summary_routed.pb -rpx soc_lite_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_lite_top
| Device       : 7a200t-fbg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 71 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.114    -1919.605                   1358               139964        0.056        0.000                      0               139964        3.000        0.000                       0                 18452  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk                  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_pll   {0.000 5.000}      10.000          100.000         
  cpu_clk_clk_pll    {0.000 10.000}     20.000          50.000          
  timer_clk_clk_pll  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_clk_pll                                                                                                                                                     7.845        0.000                       0                     3  
  cpu_clk_clk_pll         -3.114    -1919.605                   1358               139898        0.056        0.000                      0               139898        8.750        0.000                       0                 18347  
  timer_clk_clk_pll        5.875        0.000                      0                   66        0.119        0.000                      0                   66        4.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   pll.clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :         1358  Failing Endpoints,  Worst Slack       -3.114ns,  Total Violation    -1919.605ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.114ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_28/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        22.659ns  (logic 5.543ns (24.462%)  route 17.116ns (75.538%))
  Logic Levels:           25  (CARRY4=3 LUT4=1 LUT5=2 LUT6=12 MUXF7=3 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.915ns = ( 18.085 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.295ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=18345, routed)       1.673    -2.295    cpu/cpu_clk
    SLICE_X45Y100        FDSE                                         r  cpu/pc_reg[2]_replica_28/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDSE (Prop_fdse_C_Q)         0.419    -1.876 r  cpu/pc_reg[2]_replica_28/Q
                         net (fo=168, routed)         1.628    -0.247    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/A0
    SLICE_X44Y94         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.296     0.049 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.049    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/OD
    SLICE_X44Y94         MUXF7 (Prop_muxf7_I0_O)      0.241     0.290 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/F7.B/O
                         net (fo=1, routed)           0.000     0.290    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/O0
    SLICE_X44Y94         MUXF8 (Prop_muxf8_I0_O)      0.098     0.388 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/F8/O
                         net (fo=1, routed)           2.420     2.807    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31_n_0
    SLICE_X86Y115        LUT6 (Prop_lut6_I5_O)        0.319     3.126 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_38/O
                         net (fo=1, routed)           0.000     3.126    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_38_n_0
    SLICE_X86Y115        MUXF7 (Prop_muxf7_I1_O)      0.217     3.343 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     3.343    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_16_n_0
    SLICE_X86Y115        MUXF8 (Prop_muxf8_I1_O)      0.094     3.437 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_5/O
                         net (fo=1, routed)           1.397     4.834    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_5_n_0
    SLICE_X113Y122       LUT6 (Prop_lut6_I3_O)        0.316     5.150 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.150    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_1_n_0
    SLICE_X113Y122       MUXF7 (Prop_muxf7_I0_O)      0.238     5.388 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=7, routed)           0.943     6.330    cpu/u_regfile/spo[31]
    SLICE_X113Y125       LUT4 (Prop_lut4_I0_O)        0.298     6.628 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=50, routed)          1.128     7.756    u_confreg/led_data_reg[0]_0
    SLICE_X113Y128       LUT6 (Prop_lut6_I1_O)        0.124     7.880 r  u_confreg/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=56, routed)          1.255     9.135    cpu/u_regfile/rf_reg_r2_0_31_12_17/ADDRC0
    SLICE_X104Y133       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     9.288 r  cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMC/O
                         net (fo=3, routed)           0.780    10.068    cpu/u_regfile/rdata20[16]
    SLICE_X114Y130       LUT6 (Prop_lut6_I0_O)        0.331    10.399 r  cpu/u_regfile/data_ram_i_26/O
                         net (fo=32, routed)          0.292    10.691    cpu/u_regfile/D[0]
    SLICE_X114Y130       LUT6 (Prop_lut6_I0_O)        0.124    10.815 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_134/O
                         net (fo=3, routed)           0.734    11.549    cpu/u_alu/rf_reg_r1_0_31_12_17_i_123
    SLICE_X113Y133       LUT6 (Prop_lut6_I5_O)        0.124    11.673 r  cpu/u_alu/rf_reg_r1_0_31_12_17_i_148/O
                         net (fo=1, routed)           0.000    11.673    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_133[0]
    SLICE_X113Y133       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.205 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_123/CO[3]
                         net (fo=1, routed)           0.000    12.205    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_123_n_0
    SLICE_X113Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.319 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_165/CO[3]
                         net (fo=1, routed)           0.000    12.319    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_165_n_0
    SLICE_X113Y135       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.653 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_145/O[1]
                         net (fo=1, routed)           0.288    12.941    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_145_n_6
    SLICE_X115Y135       LUT5 (Prop_lut5_I0_O)        0.303    13.244 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_107/O
                         net (fo=1, routed)           0.433    13.677    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_107_n_0
    SLICE_X115Y135       LUT6 (Prop_lut6_I2_O)        0.124    13.801 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_55/O
                         net (fo=1, routed)           0.418    14.219    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_55_n_0
    SLICE_X111Y135       LUT6 (Prop_lut6_I0_O)        0.124    14.343 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_19/O
                         net (fo=1, routed)           0.830    15.173    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_19_n_0
    SLICE_X110Y138       LUT6 (Prop_lut6_I0_O)        0.124    15.297 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_7/O
                         net (fo=3, routed)           0.812    16.109    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_7_n_0
    SLICE_X107Y138       LUT6 (Prop_lut6_I1_O)        0.124    16.233 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_35/O
                         net (fo=1, routed)           0.945    17.178    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_35_n_0
    SLICE_X105Y138       LUT5 (Prop_lut5_I4_O)        0.124    17.302 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_17/O
                         net (fo=32, routed)          1.013    18.315    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_35_0
    SLICE_X103Y138       LUT6 (Prop_lut6_I2_O)        0.124    18.439 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_16_comp/O
                         net (fo=1, routed)           0.729    19.168    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_16_n_0
    SLICE_X105Y138       LUT6 (Prop_lut6_I1_O)        0.124    19.292 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           1.072    20.364    cpu/u_regfile/rf_reg_r1_0_31_0_5/DIA1
    SLICE_X112Y129       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=18345, routed)       1.555    18.085    cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X112Y129       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.490    17.595    
                         clock uncertainty           -0.087    17.508    
    SLICE_X112Y129       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    17.250    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         17.250    
                         arrival time                         -20.364    
  -------------------------------------------------------------------
                         slack                                 -3.114    

Slack (VIOLATED) :        -2.872ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_28/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        22.513ns  (logic 4.670ns (20.743%)  route 17.843ns (79.257%))
  Logic Levels:           22  (LUT2=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=4 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.915ns = ( 18.085 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.295ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=18345, routed)       1.673    -2.295    cpu/cpu_clk
    SLICE_X45Y100        FDSE                                         r  cpu/pc_reg[2]_replica_28/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDSE (Prop_fdse_C_Q)         0.419    -1.876 r  cpu/pc_reg[2]_replica_28/Q
                         net (fo=168, routed)         1.628    -0.247    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/A0
    SLICE_X44Y94         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.296     0.049 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.049    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/OD
    SLICE_X44Y94         MUXF7 (Prop_muxf7_I0_O)      0.241     0.290 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/F7.B/O
                         net (fo=1, routed)           0.000     0.290    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/O0
    SLICE_X44Y94         MUXF8 (Prop_muxf8_I0_O)      0.098     0.388 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/F8/O
                         net (fo=1, routed)           2.420     2.807    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31_n_0
    SLICE_X86Y115        LUT6 (Prop_lut6_I5_O)        0.319     3.126 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_38/O
                         net (fo=1, routed)           0.000     3.126    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_38_n_0
    SLICE_X86Y115        MUXF7 (Prop_muxf7_I1_O)      0.217     3.343 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     3.343    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_16_n_0
    SLICE_X86Y115        MUXF8 (Prop_muxf8_I1_O)      0.094     3.437 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_5/O
                         net (fo=1, routed)           1.397     4.834    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_5_n_0
    SLICE_X113Y122       LUT6 (Prop_lut6_I3_O)        0.316     5.150 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.150    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_1_n_0
    SLICE_X113Y122       MUXF7 (Prop_muxf7_I0_O)      0.238     5.388 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=7, routed)           0.943     6.330    cpu/u_regfile/spo[31]
    SLICE_X113Y125       LUT4 (Prop_lut4_I0_O)        0.298     6.628 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=50, routed)          1.128     7.756    u_confreg/led_data_reg[0]_0
    SLICE_X113Y128       LUT6 (Prop_lut6_I1_O)        0.124     7.880 r  u_confreg/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=56, routed)          1.209     9.089    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRC0
    SLICE_X108Y131       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     9.242 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=24, routed)          0.939    10.180    cpu/u_regfile/rdata20[4]
    SLICE_X109Y139       LUT6 (Prop_lut6_I0_O)        0.331    10.511 r  cpu/u_regfile/data_ram_i_38/O
                         net (fo=51, routed)          1.069    11.580    cpu/u_regfile/D[20]
    SLICE_X114Y142       LUT6 (Prop_lut6_I1_O)        0.124    11.704 f  cpu/u_regfile/data_ram_i_146/O
                         net (fo=1, routed)           0.623    12.327    cpu/u_regfile/data_ram_i_146_n_0
    SLICE_X115Y142       LUT5 (Prop_lut5_I0_O)        0.124    12.451 f  cpu/u_regfile/data_ram_i_86/O
                         net (fo=5, routed)           0.868    13.319    cpu/u_regfile/data_ram_i_86_n_0
    SLICE_X110Y145       LUT6 (Prop_lut6_I3_O)        0.124    13.443 f  cpu/u_regfile/data_ram_i_64/O
                         net (fo=2, routed)           0.744    14.187    cpu/u_regfile/data_ram_i_64_n_0
    SLICE_X113Y147       LUT6 (Prop_lut6_I1_O)        0.124    14.311 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_35_comp/O
                         net (fo=678, routed)         1.722    16.033    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/A3
    SLICE_X96Y150        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    16.157 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.157    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/OD
    SLICE_X96Y150        MUXF7 (Prop_muxf7_I0_O)      0.241    16.398 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/F7.B/O
                         net (fo=1, routed)           0.000    16.398    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/O0
    SLICE_X96Y150        MUXF8 (Prop_muxf8_I0_O)      0.098    16.496 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/F8/O
                         net (fo=1, routed)           1.000    17.495    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0_n_0
    SLICE_X101Y142       LUT6 (Prop_lut6_I1_O)        0.319    17.814 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0/O
                         net (fo=1, routed)           0.697    18.511    cpu/u_regfile/rf_reg_r2_0_31_30_31_0[0]
    SLICE_X106Y138       LUT2 (Prop_lut2_I0_O)        0.124    18.635 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_22/O
                         net (fo=1, routed)           0.601    19.236    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_22_n_0
    SLICE_X106Y137       LUT6 (Prop_lut6_I1_O)        0.124    19.360 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.859    20.218    cpu/u_regfile/rf_reg_r1_0_31_0_5/DIA0
    SLICE_X112Y129       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=18345, routed)       1.555    18.085    cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X112Y129       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.490    17.595    
                         clock uncertainty           -0.087    17.508    
    SLICE_X112Y129       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    17.347    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         17.347    
                         arrival time                         -20.218    
  -------------------------------------------------------------------
                         slack                                 -2.872    

Slack (VIOLATED) :        -2.864ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_28/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        22.408ns  (logic 5.543ns (24.737%)  route 16.865ns (75.263%))
  Logic Levels:           25  (CARRY4=3 LUT4=1 LUT5=2 LUT6=12 MUXF7=3 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 18.084 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.295ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=18345, routed)       1.673    -2.295    cpu/cpu_clk
    SLICE_X45Y100        FDSE                                         r  cpu/pc_reg[2]_replica_28/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDSE (Prop_fdse_C_Q)         0.419    -1.876 r  cpu/pc_reg[2]_replica_28/Q
                         net (fo=168, routed)         1.628    -0.247    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/A0
    SLICE_X44Y94         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.296     0.049 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.049    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/OD
    SLICE_X44Y94         MUXF7 (Prop_muxf7_I0_O)      0.241     0.290 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/F7.B/O
                         net (fo=1, routed)           0.000     0.290    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/O0
    SLICE_X44Y94         MUXF8 (Prop_muxf8_I0_O)      0.098     0.388 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/F8/O
                         net (fo=1, routed)           2.420     2.807    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31_n_0
    SLICE_X86Y115        LUT6 (Prop_lut6_I5_O)        0.319     3.126 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_38/O
                         net (fo=1, routed)           0.000     3.126    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_38_n_0
    SLICE_X86Y115        MUXF7 (Prop_muxf7_I1_O)      0.217     3.343 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     3.343    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_16_n_0
    SLICE_X86Y115        MUXF8 (Prop_muxf8_I1_O)      0.094     3.437 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_5/O
                         net (fo=1, routed)           1.397     4.834    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_5_n_0
    SLICE_X113Y122       LUT6 (Prop_lut6_I3_O)        0.316     5.150 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.150    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_1_n_0
    SLICE_X113Y122       MUXF7 (Prop_muxf7_I0_O)      0.238     5.388 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=7, routed)           0.943     6.330    cpu/u_regfile/spo[31]
    SLICE_X113Y125       LUT4 (Prop_lut4_I0_O)        0.298     6.628 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=50, routed)          1.128     7.756    u_confreg/led_data_reg[0]_0
    SLICE_X113Y128       LUT6 (Prop_lut6_I1_O)        0.124     7.880 r  u_confreg/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=56, routed)          1.255     9.135    cpu/u_regfile/rf_reg_r2_0_31_12_17/ADDRC0
    SLICE_X104Y133       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     9.288 r  cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMC/O
                         net (fo=3, routed)           0.780    10.068    cpu/u_regfile/rdata20[16]
    SLICE_X114Y130       LUT6 (Prop_lut6_I0_O)        0.331    10.399 r  cpu/u_regfile/data_ram_i_26/O
                         net (fo=32, routed)          0.292    10.691    cpu/u_regfile/D[0]
    SLICE_X114Y130       LUT6 (Prop_lut6_I0_O)        0.124    10.815 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_134/O
                         net (fo=3, routed)           0.734    11.549    cpu/u_alu/rf_reg_r1_0_31_12_17_i_123
    SLICE_X113Y133       LUT6 (Prop_lut6_I5_O)        0.124    11.673 r  cpu/u_alu/rf_reg_r1_0_31_12_17_i_148/O
                         net (fo=1, routed)           0.000    11.673    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_133[0]
    SLICE_X113Y133       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.205 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_123/CO[3]
                         net (fo=1, routed)           0.000    12.205    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_123_n_0
    SLICE_X113Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.319 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_165/CO[3]
                         net (fo=1, routed)           0.000    12.319    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_165_n_0
    SLICE_X113Y135       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.653 f  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_145/O[1]
                         net (fo=1, routed)           0.288    12.941    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_145_n_6
    SLICE_X115Y135       LUT5 (Prop_lut5_I0_O)        0.303    13.244 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_107/O
                         net (fo=1, routed)           0.433    13.677    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_107_n_0
    SLICE_X115Y135       LUT6 (Prop_lut6_I2_O)        0.124    13.801 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_55/O
                         net (fo=1, routed)           0.418    14.219    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_55_n_0
    SLICE_X111Y135       LUT6 (Prop_lut6_I0_O)        0.124    14.343 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_19/O
                         net (fo=1, routed)           0.830    15.173    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_19_n_0
    SLICE_X110Y138       LUT6 (Prop_lut6_I0_O)        0.124    15.297 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_7/O
                         net (fo=3, routed)           0.812    16.109    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_7_n_0
    SLICE_X107Y138       LUT6 (Prop_lut6_I1_O)        0.124    16.233 r  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_35/O
                         net (fo=1, routed)           0.945    17.178    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_35_n_0
    SLICE_X105Y138       LUT5 (Prop_lut5_I4_O)        0.124    17.302 f  cpu/u_regfile/rf_reg_r1_0_31_6_11_i_17/O
                         net (fo=32, routed)          1.013    18.315    cpu/u_regfile/rf_reg_r1_0_31_6_11_i_35_0
    SLICE_X103Y138       LUT6 (Prop_lut6_I2_O)        0.124    18.439 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_16_comp/O
                         net (fo=1, routed)           0.729    19.168    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_16_n_0
    SLICE_X105Y138       LUT6 (Prop_lut6_I1_O)        0.124    19.292 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.821    20.113    cpu/u_regfile/rf_reg_r2_0_31_0_5/DIA1
    SLICE_X108Y131       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=18345, routed)       1.554    18.084    cpu/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X108Y131       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.490    17.594    
                         clock uncertainty           -0.087    17.507    
    SLICE_X108Y131       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    17.249    cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         17.249    
                         arrival time                         -20.113    
  -------------------------------------------------------------------
                         slack                                 -2.864    

Slack (VIOLATED) :        -2.713ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_28/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        22.292ns  (logic 5.199ns (23.322%)  route 17.093ns (76.678%))
  Logic Levels:           25  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=10 MUXF7=3 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 18.089 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.295ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=18345, routed)       1.673    -2.295    cpu/cpu_clk
    SLICE_X45Y100        FDSE                                         r  cpu/pc_reg[2]_replica_28/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDSE (Prop_fdse_C_Q)         0.419    -1.876 r  cpu/pc_reg[2]_replica_28/Q
                         net (fo=168, routed)         1.628    -0.247    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/A0
    SLICE_X44Y94         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.296     0.049 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.049    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/OD
    SLICE_X44Y94         MUXF7 (Prop_muxf7_I0_O)      0.241     0.290 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/F7.B/O
                         net (fo=1, routed)           0.000     0.290    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/O0
    SLICE_X44Y94         MUXF8 (Prop_muxf8_I0_O)      0.098     0.388 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/F8/O
                         net (fo=1, routed)           2.420     2.807    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31_n_0
    SLICE_X86Y115        LUT6 (Prop_lut6_I5_O)        0.319     3.126 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_38/O
                         net (fo=1, routed)           0.000     3.126    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_38_n_0
    SLICE_X86Y115        MUXF7 (Prop_muxf7_I1_O)      0.217     3.343 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     3.343    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_16_n_0
    SLICE_X86Y115        MUXF8 (Prop_muxf8_I1_O)      0.094     3.437 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_5/O
                         net (fo=1, routed)           1.397     4.834    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_5_n_0
    SLICE_X113Y122       LUT6 (Prop_lut6_I3_O)        0.316     5.150 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.150    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_1_n_0
    SLICE_X113Y122       MUXF7 (Prop_muxf7_I0_O)      0.238     5.388 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=7, routed)           0.943     6.330    cpu/u_regfile/spo[31]
    SLICE_X113Y125       LUT4 (Prop_lut4_I0_O)        0.298     6.628 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=50, routed)          1.128     7.756    u_confreg/led_data_reg[0]_0
    SLICE_X113Y128       LUT6 (Prop_lut6_I1_O)        0.124     7.880 r  u_confreg/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=56, routed)          1.216     9.096    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X108Y131       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     9.220 f  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=4, routed)           0.788    10.008    cpu/u_regfile/rdata20[1]
    SLICE_X111Y131       LUT6 (Prop_lut6_I0_O)        0.124    10.132 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_42/O
                         net (fo=102, routed)         0.818    10.950    cpu/u_alu/data_ram_i_170_0
    SLICE_X113Y129       LUT6 (Prop_lut6_I5_O)        0.124    11.074 r  cpu/u_alu/data_ram_i_186/O
                         net (fo=1, routed)           0.000    11.074    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_143[1]
    SLICE_X113Y129       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.624 r  cpu/u_regfile/data_ram_i_170/CO[3]
                         net (fo=1, routed)           0.000    11.624    cpu/u_regfile/data_ram_i_170_n_0
    SLICE_X113Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.738 r  cpu/u_regfile/data_ram_i_162/CO[3]
                         net (fo=1, routed)           0.000    11.738    cpu/u_regfile/data_ram_i_162_n_0
    SLICE_X113Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  cpu/u_regfile/data_ram_i_119/CO[3]
                         net (fo=1, routed)           0.000    11.852    cpu/u_regfile/data_ram_i_119_n_0
    SLICE_X113Y132       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.074 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_142/O[0]
                         net (fo=1, routed)           0.796    12.870    u_confreg/cr1[31]_i_12[0]
    SLICE_X113Y140       LUT2 (Prop_lut2_I0_O)        0.299    13.169 r  u_confreg/rf_reg_r1_0_31_12_17_i_113/O
                         net (fo=1, routed)           0.441    13.610    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_26_1
    SLICE_X111Y141       LUT6 (Prop_lut6_I5_O)        0.124    13.734 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_60/O
                         net (fo=1, routed)           0.554    14.288    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_60_n_0
    SLICE_X109Y143       LUT6 (Prop_lut6_I0_O)        0.124    14.412 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_26/O
                         net (fo=1, routed)           0.433    14.845    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_26_n_0
    SLICE_X109Y143       LUT6 (Prop_lut6_I0_O)        0.124    14.969 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_11/O
                         net (fo=7, routed)           0.926    15.895    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_11_n_0
    SLICE_X106Y147       LUT3 (Prop_lut3_I1_O)        0.124    16.019 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_94/O
                         net (fo=32, routed)          1.212    17.230    u_confreg/rf_reg_r1_0_31_30_31_i_4_0
    SLICE_X114Y146       LUT4 (Prop_lut4_I1_O)        0.124    17.354 f  u_confreg/rf_reg_r1_0_31_24_29_i_34/O
                         net (fo=1, routed)           0.667    18.021    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_3_0
    SLICE_X114Y146       LUT6 (Prop_lut6_I0_O)        0.124    18.145 f  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_12/O
                         net (fo=1, routed)           0.779    18.925    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_12_n_0
    SLICE_X114Y141       LUT6 (Prop_lut6_I5_O)        0.124    19.049 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_3/O
                         net (fo=2, routed)           0.948    19.997    cpu/u_regfile/rf_reg_r2_0_31_24_29/DIB1
    SLICE_X104Y137       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=18345, routed)       1.559    18.089    cpu/u_regfile/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X104Y137       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMB_D1/CLK
                         clock pessimism             -0.490    17.599    
                         clock uncertainty           -0.087    17.512    
    SLICE_X104Y137       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    17.284    cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         17.284    
                         arrival time                         -19.997    
  -------------------------------------------------------------------
                         slack                                 -2.713    

Slack (VIOLATED) :        -2.695ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_28/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        22.336ns  (logic 4.670ns (20.908%)  route 17.666ns (79.092%))
  Logic Levels:           22  (LUT2=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=4 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 18.084 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.295ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=18345, routed)       1.673    -2.295    cpu/cpu_clk
    SLICE_X45Y100        FDSE                                         r  cpu/pc_reg[2]_replica_28/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDSE (Prop_fdse_C_Q)         0.419    -1.876 r  cpu/pc_reg[2]_replica_28/Q
                         net (fo=168, routed)         1.628    -0.247    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/A0
    SLICE_X44Y94         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.296     0.049 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.049    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/OD
    SLICE_X44Y94         MUXF7 (Prop_muxf7_I0_O)      0.241     0.290 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/F7.B/O
                         net (fo=1, routed)           0.000     0.290    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/O0
    SLICE_X44Y94         MUXF8 (Prop_muxf8_I0_O)      0.098     0.388 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/F8/O
                         net (fo=1, routed)           2.420     2.807    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31_n_0
    SLICE_X86Y115        LUT6 (Prop_lut6_I5_O)        0.319     3.126 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_38/O
                         net (fo=1, routed)           0.000     3.126    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_38_n_0
    SLICE_X86Y115        MUXF7 (Prop_muxf7_I1_O)      0.217     3.343 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     3.343    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_16_n_0
    SLICE_X86Y115        MUXF8 (Prop_muxf8_I1_O)      0.094     3.437 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_5/O
                         net (fo=1, routed)           1.397     4.834    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_5_n_0
    SLICE_X113Y122       LUT6 (Prop_lut6_I3_O)        0.316     5.150 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.150    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_1_n_0
    SLICE_X113Y122       MUXF7 (Prop_muxf7_I0_O)      0.238     5.388 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=7, routed)           0.943     6.330    cpu/u_regfile/spo[31]
    SLICE_X113Y125       LUT4 (Prop_lut4_I0_O)        0.298     6.628 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=50, routed)          1.128     7.756    u_confreg/led_data_reg[0]_0
    SLICE_X113Y128       LUT6 (Prop_lut6_I1_O)        0.124     7.880 r  u_confreg/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=56, routed)          1.209     9.089    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRC0
    SLICE_X108Y131       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     9.242 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=24, routed)          0.939    10.180    cpu/u_regfile/rdata20[4]
    SLICE_X109Y139       LUT6 (Prop_lut6_I0_O)        0.331    10.511 r  cpu/u_regfile/data_ram_i_38/O
                         net (fo=51, routed)          1.069    11.580    cpu/u_regfile/D[20]
    SLICE_X114Y142       LUT6 (Prop_lut6_I1_O)        0.124    11.704 f  cpu/u_regfile/data_ram_i_146/O
                         net (fo=1, routed)           0.623    12.327    cpu/u_regfile/data_ram_i_146_n_0
    SLICE_X115Y142       LUT5 (Prop_lut5_I0_O)        0.124    12.451 f  cpu/u_regfile/data_ram_i_86/O
                         net (fo=5, routed)           0.868    13.319    cpu/u_regfile/data_ram_i_86_n_0
    SLICE_X110Y145       LUT6 (Prop_lut6_I3_O)        0.124    13.443 f  cpu/u_regfile/data_ram_i_64/O
                         net (fo=2, routed)           0.744    14.187    cpu/u_regfile/data_ram_i_64_n_0
    SLICE_X113Y147       LUT6 (Prop_lut6_I1_O)        0.124    14.311 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_35_comp/O
                         net (fo=678, routed)         1.722    16.033    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/A3
    SLICE_X96Y150        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    16.157 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.157    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/OD
    SLICE_X96Y150        MUXF7 (Prop_muxf7_I0_O)      0.241    16.398 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/F7.B/O
                         net (fo=1, routed)           0.000    16.398    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/O0
    SLICE_X96Y150        MUXF8 (Prop_muxf8_I0_O)      0.098    16.496 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/F8/O
                         net (fo=1, routed)           1.000    17.495    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0_n_0
    SLICE_X101Y142       LUT6 (Prop_lut6_I1_O)        0.319    17.814 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0/O
                         net (fo=1, routed)           0.697    18.511    cpu/u_regfile/rf_reg_r2_0_31_30_31_0[0]
    SLICE_X106Y138       LUT2 (Prop_lut2_I0_O)        0.124    18.635 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_22/O
                         net (fo=1, routed)           0.601    19.236    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_22_n_0
    SLICE_X106Y137       LUT6 (Prop_lut6_I1_O)        0.124    19.360 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.681    20.041    cpu/u_regfile/rf_reg_r2_0_31_0_5/DIA0
    SLICE_X108Y131       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=18345, routed)       1.554    18.084    cpu/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X108Y131       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.490    17.594    
                         clock uncertainty           -0.087    17.507    
    SLICE_X108Y131       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    17.346    cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         17.346    
                         arrival time                         -20.041    
  -------------------------------------------------------------------
                         slack                                 -2.695    

Slack (VIOLATED) :        -2.635ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_28/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        22.278ns  (logic 4.546ns (20.406%)  route 17.732ns (79.594%))
  Logic Levels:           21  (LUT4=1 LUT5=2 LUT6=8 MUXF7=4 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 18.086 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.295ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=18345, routed)       1.673    -2.295    cpu/cpu_clk
    SLICE_X45Y100        FDSE                                         r  cpu/pc_reg[2]_replica_28/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDSE (Prop_fdse_C_Q)         0.419    -1.876 r  cpu/pc_reg[2]_replica_28/Q
                         net (fo=168, routed)         1.628    -0.247    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/A0
    SLICE_X44Y94         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.296     0.049 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.049    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/OD
    SLICE_X44Y94         MUXF7 (Prop_muxf7_I0_O)      0.241     0.290 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/F7.B/O
                         net (fo=1, routed)           0.000     0.290    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/O0
    SLICE_X44Y94         MUXF8 (Prop_muxf8_I0_O)      0.098     0.388 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/F8/O
                         net (fo=1, routed)           2.420     2.807    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31_n_0
    SLICE_X86Y115        LUT6 (Prop_lut6_I5_O)        0.319     3.126 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_38/O
                         net (fo=1, routed)           0.000     3.126    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_38_n_0
    SLICE_X86Y115        MUXF7 (Prop_muxf7_I1_O)      0.217     3.343 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     3.343    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_16_n_0
    SLICE_X86Y115        MUXF8 (Prop_muxf8_I1_O)      0.094     3.437 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_5/O
                         net (fo=1, routed)           1.397     4.834    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_5_n_0
    SLICE_X113Y122       LUT6 (Prop_lut6_I3_O)        0.316     5.150 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.150    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_1_n_0
    SLICE_X113Y122       MUXF7 (Prop_muxf7_I0_O)      0.238     5.388 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=7, routed)           0.943     6.330    cpu/u_regfile/spo[31]
    SLICE_X113Y125       LUT4 (Prop_lut4_I0_O)        0.298     6.628 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=50, routed)          1.128     7.756    u_confreg/led_data_reg[0]_0
    SLICE_X113Y128       LUT6 (Prop_lut6_I1_O)        0.124     7.880 r  u_confreg/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=56, routed)          1.209     9.089    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRC0
    SLICE_X108Y131       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     9.242 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=24, routed)          0.939    10.180    cpu/u_regfile/rdata20[4]
    SLICE_X109Y139       LUT6 (Prop_lut6_I0_O)        0.331    10.511 r  cpu/u_regfile/data_ram_i_38/O
                         net (fo=51, routed)          1.069    11.580    cpu/u_regfile/D[20]
    SLICE_X114Y142       LUT6 (Prop_lut6_I1_O)        0.124    11.704 f  cpu/u_regfile/data_ram_i_146/O
                         net (fo=1, routed)           0.623    12.327    cpu/u_regfile/data_ram_i_146_n_0
    SLICE_X115Y142       LUT5 (Prop_lut5_I0_O)        0.124    12.451 f  cpu/u_regfile/data_ram_i_86/O
                         net (fo=5, routed)           0.868    13.319    cpu/u_regfile/data_ram_i_86_n_0
    SLICE_X110Y145       LUT6 (Prop_lut6_I3_O)        0.124    13.443 f  cpu/u_regfile/data_ram_i_64/O
                         net (fo=2, routed)           0.744    14.187    cpu/u_regfile/data_ram_i_64_n_0
    SLICE_X113Y147       LUT6 (Prop_lut6_I1_O)        0.124    14.311 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_35_comp/O
                         net (fo=678, routed)         1.493    15.804    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/A3
    SLICE_X116Y157       RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    15.928 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.928    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/OD
    SLICE_X116Y157       MUXF7 (Prop_muxf7_I0_O)      0.241    16.169 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/F7.B/O
                         net (fo=1, routed)           0.000    16.169    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/O0
    SLICE_X116Y157       MUXF8 (Prop_muxf8_I0_O)      0.098    16.267 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/F8/O
                         net (fo=1, routed)           1.508    17.775    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12_n_0
    SLICE_X107Y140       LUT6 (Prop_lut6_I3_O)        0.319    18.094 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[12]_INST_0/O
                         net (fo=1, routed)           0.741    18.835    cpu/u_regfile/rf_reg_r2_0_31_30_31_0[12]
    SLICE_X105Y137       LUT5 (Prop_lut5_I2_O)        0.124    18.959 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_2/O
                         net (fo=2, routed)           1.024    19.983    cpu/u_regfile/rf_reg_r2_0_31_12_17/DIA0
    SLICE_X104Y133       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=18345, routed)       1.556    18.086    cpu/u_regfile/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X104Y133       RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.490    17.596    
                         clock uncertainty           -0.087    17.509    
    SLICE_X104Y133       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    17.348    cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         17.348    
                         arrival time                         -19.983    
  -------------------------------------------------------------------
                         slack                                 -2.635    

Slack (VIOLATED) :        -2.635ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_28/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        22.209ns  (logic 4.670ns (21.027%)  route 17.539ns (78.973%))
  Logic Levels:           22  (LUT2=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=4 MUXF8=3 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.915ns = ( 18.085 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.295ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=18345, routed)       1.673    -2.295    cpu/cpu_clk
    SLICE_X45Y100        FDSE                                         r  cpu/pc_reg[2]_replica_28/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDSE (Prop_fdse_C_Q)         0.419    -1.876 r  cpu/pc_reg[2]_replica_28/Q
                         net (fo=168, routed)         1.628    -0.247    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/A0
    SLICE_X44Y94         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.296     0.049 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.049    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/OD
    SLICE_X44Y94         MUXF7 (Prop_muxf7_I0_O)      0.241     0.290 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/F7.B/O
                         net (fo=1, routed)           0.000     0.290    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/O0
    SLICE_X44Y94         MUXF8 (Prop_muxf8_I0_O)      0.098     0.388 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/F8/O
                         net (fo=1, routed)           2.420     2.807    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31_n_0
    SLICE_X86Y115        LUT6 (Prop_lut6_I5_O)        0.319     3.126 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_38/O
                         net (fo=1, routed)           0.000     3.126    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_38_n_0
    SLICE_X86Y115        MUXF7 (Prop_muxf7_I1_O)      0.217     3.343 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     3.343    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_16_n_0
    SLICE_X86Y115        MUXF8 (Prop_muxf8_I1_O)      0.094     3.437 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_5/O
                         net (fo=1, routed)           1.397     4.834    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_5_n_0
    SLICE_X113Y122       LUT6 (Prop_lut6_I3_O)        0.316     5.150 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.150    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_1_n_0
    SLICE_X113Y122       MUXF7 (Prop_muxf7_I0_O)      0.238     5.388 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=7, routed)           0.943     6.330    cpu/u_regfile/spo[31]
    SLICE_X113Y125       LUT4 (Prop_lut4_I0_O)        0.298     6.628 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=50, routed)          1.128     7.756    u_confreg/led_data_reg[0]_0
    SLICE_X113Y128       LUT6 (Prop_lut6_I1_O)        0.124     7.880 r  u_confreg/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=56, routed)          1.209     9.089    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRC0
    SLICE_X108Y131       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     9.242 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=24, routed)          0.939    10.180    cpu/u_regfile/rdata20[4]
    SLICE_X109Y139       LUT6 (Prop_lut6_I0_O)        0.331    10.511 r  cpu/u_regfile/data_ram_i_38/O
                         net (fo=51, routed)          1.069    11.580    cpu/u_regfile/D[20]
    SLICE_X114Y142       LUT6 (Prop_lut6_I1_O)        0.124    11.704 f  cpu/u_regfile/data_ram_i_146/O
                         net (fo=1, routed)           0.623    12.327    cpu/u_regfile/data_ram_i_146_n_0
    SLICE_X115Y142       LUT5 (Prop_lut5_I0_O)        0.124    12.451 f  cpu/u_regfile/data_ram_i_86/O
                         net (fo=5, routed)           0.868    13.319    cpu/u_regfile/data_ram_i_86_n_0
    SLICE_X110Y145       LUT6 (Prop_lut6_I3_O)        0.124    13.443 f  cpu/u_regfile/data_ram_i_64/O
                         net (fo=2, routed)           0.744    14.187    cpu/u_regfile/data_ram_i_64_n_0
    SLICE_X113Y147       LUT6 (Prop_lut6_I1_O)        0.124    14.311 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_35_comp/O
                         net (fo=678, routed)         1.499    15.810    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_3_3/A3
    SLICE_X112Y159       RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    15.934 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_3_3/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.934    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_3_3/OD
    SLICE_X112Y159       MUXF7 (Prop_muxf7_I0_O)      0.241    16.175 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_3_3/F7.B/O
                         net (fo=1, routed)           0.000    16.175    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_3_3/O0
    SLICE_X112Y159       MUXF8 (Prop_muxf8_I0_O)      0.098    16.273 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_3_3/F8/O
                         net (fo=1, routed)           0.977    17.251    data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_3_3_n_0
    SLICE_X117Y153       LUT6 (Prop_lut6_I1_O)        0.319    17.570 r  data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0/O
                         net (fo=1, routed)           0.814    18.383    cpu/u_regfile/rf_reg_r2_0_31_30_31_0[3]
    SLICE_X111Y142       LUT2 (Prop_lut2_I0_O)        0.124    18.507 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.295    18.803    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_27_n_0
    SLICE_X111Y141       LUT6 (Prop_lut6_I1_O)        0.124    18.927 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.988    19.915    cpu/u_regfile/rf_reg_r1_0_31_0_5/DIB1
    SLICE_X112Y129       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=18345, routed)       1.555    18.085    cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X112Y129       RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.490    17.595    
                         clock uncertainty           -0.087    17.508    
    SLICE_X112Y129       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    17.280    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         17.280    
                         arrival time                         -19.915    
  -------------------------------------------------------------------
                         slack                                 -2.635    

Slack (VIOLATED) :        -2.618ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_28/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/cr1_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        22.212ns  (logic 5.315ns (23.929%)  route 16.897ns (76.071%))
  Logic Levels:           25  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=3 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.919ns = ( 18.081 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.295ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=18345, routed)       1.673    -2.295    cpu/cpu_clk
    SLICE_X45Y100        FDSE                                         r  cpu/pc_reg[2]_replica_28/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDSE (Prop_fdse_C_Q)         0.419    -1.876 r  cpu/pc_reg[2]_replica_28/Q
                         net (fo=168, routed)         1.628    -0.247    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/A0
    SLICE_X44Y94         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.296     0.049 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.049    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/OD
    SLICE_X44Y94         MUXF7 (Prop_muxf7_I0_O)      0.241     0.290 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/F7.B/O
                         net (fo=1, routed)           0.000     0.290    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/O0
    SLICE_X44Y94         MUXF8 (Prop_muxf8_I0_O)      0.098     0.388 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/F8/O
                         net (fo=1, routed)           2.420     2.807    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31_n_0
    SLICE_X86Y115        LUT6 (Prop_lut6_I5_O)        0.319     3.126 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_38/O
                         net (fo=1, routed)           0.000     3.126    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_38_n_0
    SLICE_X86Y115        MUXF7 (Prop_muxf7_I1_O)      0.217     3.343 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     3.343    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_16_n_0
    SLICE_X86Y115        MUXF8 (Prop_muxf8_I1_O)      0.094     3.437 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_5/O
                         net (fo=1, routed)           1.397     4.834    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_5_n_0
    SLICE_X113Y122       LUT6 (Prop_lut6_I3_O)        0.316     5.150 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.150    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_1_n_0
    SLICE_X113Y122       MUXF7 (Prop_muxf7_I0_O)      0.238     5.388 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=7, routed)           0.943     6.330    cpu/u_regfile/spo[31]
    SLICE_X113Y125       LUT4 (Prop_lut4_I0_O)        0.298     6.628 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=50, routed)          1.128     7.756    u_confreg/led_data_reg[0]_0
    SLICE_X113Y128       LUT6 (Prop_lut6_I1_O)        0.124     7.880 r  u_confreg/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=56, routed)          1.216     9.096    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X108Y131       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     9.220 f  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=4, routed)           0.788    10.008    cpu/u_regfile/rdata20[1]
    SLICE_X111Y131       LUT6 (Prop_lut6_I0_O)        0.124    10.132 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_42/O
                         net (fo=102, routed)         0.818    10.950    cpu/u_alu/data_ram_i_170_0
    SLICE_X113Y129       LUT6 (Prop_lut6_I5_O)        0.124    11.074 r  cpu/u_alu/data_ram_i_186/O
                         net (fo=1, routed)           0.000    11.074    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_143[1]
    SLICE_X113Y129       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.624 r  cpu/u_regfile/data_ram_i_170/CO[3]
                         net (fo=1, routed)           0.000    11.624    cpu/u_regfile/data_ram_i_170_n_0
    SLICE_X113Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.738 r  cpu/u_regfile/data_ram_i_162/CO[3]
                         net (fo=1, routed)           0.000    11.738    cpu/u_regfile/data_ram_i_162_n_0
    SLICE_X113Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  cpu/u_regfile/data_ram_i_119/CO[3]
                         net (fo=1, routed)           0.000    11.852    cpu/u_regfile/data_ram_i_119_n_0
    SLICE_X113Y132       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.186 f  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_142/O[1]
                         net (fo=1, routed)           0.486    12.672    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_142_n_6
    SLICE_X114Y133       LUT5 (Prop_lut5_I0_O)        0.303    12.975 f  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_140/O
                         net (fo=1, routed)           0.647    13.622    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_140_n_0
    SLICE_X111Y140       LUT6 (Prop_lut6_I2_O)        0.124    13.746 f  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_108/O
                         net (fo=1, routed)           0.573    14.319    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_108_n_0
    SLICE_X106Y140       LUT6 (Prop_lut6_I0_O)        0.124    14.443 f  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_53/O
                         net (fo=1, routed)           0.514    14.957    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_53_n_0
    SLICE_X106Y142       LUT6 (Prop_lut6_I0_O)        0.124    15.081 f  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_23/O
                         net (fo=7, routed)           0.764    15.846    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_23_n_0
    SLICE_X106Y143       LUT3 (Prop_lut3_I2_O)        0.124    15.970 f  cpu/u_regfile/cr0[31]_i_3/O
                         net (fo=33, routed)          1.249    17.219    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_23_1
    SLICE_X101Y150       LUT2 (Prop_lut2_I1_O)        0.124    17.343 f  cpu/u_regfile/cr0[31]_i_2/O
                         net (fo=5, routed)           0.436    17.779    cpu/u_regfile/cr0[31]_i_2_n_0
    SLICE_X101Y150       LUT2 (Prop_lut2_I1_O)        0.124    17.903 f  cpu/u_regfile/cr1[31]_i_6/O
                         net (fo=3, routed)           0.985    18.888    cpu/u_regfile/cr1[31]_i_6_n_0
    SLICE_X99Y149        LUT6 (Prop_lut6_I5_O)        0.124    19.012 r  cpu/u_regfile/cr1[31]_i_1/O
                         net (fo=32, routed)          0.905    19.917    u_confreg/cr1_reg[31]_0[0]
    SLICE_X99Y145        FDRE                                         r  u_confreg/cr1_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=18345, routed)       1.551    18.081    u_confreg/cpu_clk
    SLICE_X99Y145        FDRE                                         r  u_confreg/cr1_reg[12]/C
                         clock pessimism             -0.490    17.591    
                         clock uncertainty           -0.087    17.504    
    SLICE_X99Y145        FDRE (Setup_fdre_C_CE)      -0.205    17.299    u_confreg/cr1_reg[12]
  -------------------------------------------------------------------
                         required time                         17.299    
                         arrival time                         -19.917    
  -------------------------------------------------------------------
                         slack                                 -2.618    

Slack (VIOLATED) :        -2.618ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_28/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/cr1_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        22.212ns  (logic 5.315ns (23.929%)  route 16.897ns (76.071%))
  Logic Levels:           25  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=3 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.919ns = ( 18.081 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.295ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=18345, routed)       1.673    -2.295    cpu/cpu_clk
    SLICE_X45Y100        FDSE                                         r  cpu/pc_reg[2]_replica_28/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDSE (Prop_fdse_C_Q)         0.419    -1.876 r  cpu/pc_reg[2]_replica_28/Q
                         net (fo=168, routed)         1.628    -0.247    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/A0
    SLICE_X44Y94         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.296     0.049 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.049    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/OD
    SLICE_X44Y94         MUXF7 (Prop_muxf7_I0_O)      0.241     0.290 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/F7.B/O
                         net (fo=1, routed)           0.000     0.290    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/O0
    SLICE_X44Y94         MUXF8 (Prop_muxf8_I0_O)      0.098     0.388 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/F8/O
                         net (fo=1, routed)           2.420     2.807    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31_n_0
    SLICE_X86Y115        LUT6 (Prop_lut6_I5_O)        0.319     3.126 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_38/O
                         net (fo=1, routed)           0.000     3.126    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_38_n_0
    SLICE_X86Y115        MUXF7 (Prop_muxf7_I1_O)      0.217     3.343 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     3.343    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_16_n_0
    SLICE_X86Y115        MUXF8 (Prop_muxf8_I1_O)      0.094     3.437 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_5/O
                         net (fo=1, routed)           1.397     4.834    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_5_n_0
    SLICE_X113Y122       LUT6 (Prop_lut6_I3_O)        0.316     5.150 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.150    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_1_n_0
    SLICE_X113Y122       MUXF7 (Prop_muxf7_I0_O)      0.238     5.388 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=7, routed)           0.943     6.330    cpu/u_regfile/spo[31]
    SLICE_X113Y125       LUT4 (Prop_lut4_I0_O)        0.298     6.628 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=50, routed)          1.128     7.756    u_confreg/led_data_reg[0]_0
    SLICE_X113Y128       LUT6 (Prop_lut6_I1_O)        0.124     7.880 r  u_confreg/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=56, routed)          1.216     9.096    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X108Y131       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     9.220 f  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=4, routed)           0.788    10.008    cpu/u_regfile/rdata20[1]
    SLICE_X111Y131       LUT6 (Prop_lut6_I0_O)        0.124    10.132 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_42/O
                         net (fo=102, routed)         0.818    10.950    cpu/u_alu/data_ram_i_170_0
    SLICE_X113Y129       LUT6 (Prop_lut6_I5_O)        0.124    11.074 r  cpu/u_alu/data_ram_i_186/O
                         net (fo=1, routed)           0.000    11.074    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_143[1]
    SLICE_X113Y129       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.624 r  cpu/u_regfile/data_ram_i_170/CO[3]
                         net (fo=1, routed)           0.000    11.624    cpu/u_regfile/data_ram_i_170_n_0
    SLICE_X113Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.738 r  cpu/u_regfile/data_ram_i_162/CO[3]
                         net (fo=1, routed)           0.000    11.738    cpu/u_regfile/data_ram_i_162_n_0
    SLICE_X113Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  cpu/u_regfile/data_ram_i_119/CO[3]
                         net (fo=1, routed)           0.000    11.852    cpu/u_regfile/data_ram_i_119_n_0
    SLICE_X113Y132       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.186 f  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_142/O[1]
                         net (fo=1, routed)           0.486    12.672    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_142_n_6
    SLICE_X114Y133       LUT5 (Prop_lut5_I0_O)        0.303    12.975 f  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_140/O
                         net (fo=1, routed)           0.647    13.622    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_140_n_0
    SLICE_X111Y140       LUT6 (Prop_lut6_I2_O)        0.124    13.746 f  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_108/O
                         net (fo=1, routed)           0.573    14.319    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_108_n_0
    SLICE_X106Y140       LUT6 (Prop_lut6_I0_O)        0.124    14.443 f  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_53/O
                         net (fo=1, routed)           0.514    14.957    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_53_n_0
    SLICE_X106Y142       LUT6 (Prop_lut6_I0_O)        0.124    15.081 f  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_23/O
                         net (fo=7, routed)           0.764    15.846    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_23_n_0
    SLICE_X106Y143       LUT3 (Prop_lut3_I2_O)        0.124    15.970 f  cpu/u_regfile/cr0[31]_i_3/O
                         net (fo=33, routed)          1.249    17.219    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_23_1
    SLICE_X101Y150       LUT2 (Prop_lut2_I1_O)        0.124    17.343 f  cpu/u_regfile/cr0[31]_i_2/O
                         net (fo=5, routed)           0.436    17.779    cpu/u_regfile/cr0[31]_i_2_n_0
    SLICE_X101Y150       LUT2 (Prop_lut2_I1_O)        0.124    17.903 f  cpu/u_regfile/cr1[31]_i_6/O
                         net (fo=3, routed)           0.985    18.888    cpu/u_regfile/cr1[31]_i_6_n_0
    SLICE_X99Y149        LUT6 (Prop_lut6_I5_O)        0.124    19.012 r  cpu/u_regfile/cr1[31]_i_1/O
                         net (fo=32, routed)          0.905    19.917    u_confreg/cr1_reg[31]_0[0]
    SLICE_X99Y145        FDRE                                         r  u_confreg/cr1_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=18345, routed)       1.551    18.081    u_confreg/cpu_clk
    SLICE_X99Y145        FDRE                                         r  u_confreg/cr1_reg[18]/C
                         clock pessimism             -0.490    17.591    
                         clock uncertainty           -0.087    17.504    
    SLICE_X99Y145        FDRE (Setup_fdre_C_CE)      -0.205    17.299    u_confreg/cr1_reg[18]
  -------------------------------------------------------------------
                         required time                         17.299    
                         arrival time                         -19.917    
  -------------------------------------------------------------------
                         slack                                 -2.618    

Slack (VIOLATED) :        -2.618ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_28/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/cr1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        22.212ns  (logic 5.315ns (23.929%)  route 16.897ns (76.071%))
  Logic Levels:           25  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=3 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.919ns = ( 18.081 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.295ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=18345, routed)       1.673    -2.295    cpu/cpu_clk
    SLICE_X45Y100        FDSE                                         r  cpu/pc_reg[2]_replica_28/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDSE (Prop_fdse_C_Q)         0.419    -1.876 r  cpu/pc_reg[2]_replica_28/Q
                         net (fo=168, routed)         1.628    -0.247    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/A0
    SLICE_X44Y94         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.296     0.049 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.049    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/OD
    SLICE_X44Y94         MUXF7 (Prop_muxf7_I0_O)      0.241     0.290 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/F7.B/O
                         net (fo=1, routed)           0.000     0.290    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/O0
    SLICE_X44Y94         MUXF8 (Prop_muxf8_I0_O)      0.098     0.388 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31/F8/O
                         net (fo=1, routed)           2.420     2.807    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_31_31_n_0
    SLICE_X86Y115        LUT6 (Prop_lut6_I5_O)        0.319     3.126 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_38/O
                         net (fo=1, routed)           0.000     3.126    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_38_n_0
    SLICE_X86Y115        MUXF7 (Prop_muxf7_I1_O)      0.217     3.343 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     3.343    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_16_n_0
    SLICE_X86Y115        MUXF8 (Prop_muxf8_I1_O)      0.094     3.437 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_5/O
                         net (fo=1, routed)           1.397     4.834    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_5_n_0
    SLICE_X113Y122       LUT6 (Prop_lut6_I3_O)        0.316     5.150 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.150    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0_i_1_n_0
    SLICE_X113Y122       MUXF7 (Prop_muxf7_I0_O)      0.238     5.388 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=7, routed)           0.943     6.330    cpu/u_regfile/spo[31]
    SLICE_X113Y125       LUT4 (Prop_lut4_I0_O)        0.298     6.628 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=50, routed)          1.128     7.756    u_confreg/led_data_reg[0]_0
    SLICE_X113Y128       LUT6 (Prop_lut6_I1_O)        0.124     7.880 r  u_confreg/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=56, routed)          1.216     9.096    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X108Y131       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     9.220 f  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=4, routed)           0.788    10.008    cpu/u_regfile/rdata20[1]
    SLICE_X111Y131       LUT6 (Prop_lut6_I0_O)        0.124    10.132 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_42/O
                         net (fo=102, routed)         0.818    10.950    cpu/u_alu/data_ram_i_170_0
    SLICE_X113Y129       LUT6 (Prop_lut6_I5_O)        0.124    11.074 r  cpu/u_alu/data_ram_i_186/O
                         net (fo=1, routed)           0.000    11.074    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_143[1]
    SLICE_X113Y129       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.624 r  cpu/u_regfile/data_ram_i_170/CO[3]
                         net (fo=1, routed)           0.000    11.624    cpu/u_regfile/data_ram_i_170_n_0
    SLICE_X113Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.738 r  cpu/u_regfile/data_ram_i_162/CO[3]
                         net (fo=1, routed)           0.000    11.738    cpu/u_regfile/data_ram_i_162_n_0
    SLICE_X113Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.852 r  cpu/u_regfile/data_ram_i_119/CO[3]
                         net (fo=1, routed)           0.000    11.852    cpu/u_regfile/data_ram_i_119_n_0
    SLICE_X113Y132       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.186 f  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_142/O[1]
                         net (fo=1, routed)           0.486    12.672    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_142_n_6
    SLICE_X114Y133       LUT5 (Prop_lut5_I0_O)        0.303    12.975 f  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_140/O
                         net (fo=1, routed)           0.647    13.622    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_140_n_0
    SLICE_X111Y140       LUT6 (Prop_lut6_I2_O)        0.124    13.746 f  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_108/O
                         net (fo=1, routed)           0.573    14.319    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_108_n_0
    SLICE_X106Y140       LUT6 (Prop_lut6_I0_O)        0.124    14.443 f  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_53/O
                         net (fo=1, routed)           0.514    14.957    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_53_n_0
    SLICE_X106Y142       LUT6 (Prop_lut6_I0_O)        0.124    15.081 f  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_23/O
                         net (fo=7, routed)           0.764    15.846    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_23_n_0
    SLICE_X106Y143       LUT3 (Prop_lut3_I2_O)        0.124    15.970 f  cpu/u_regfile/cr0[31]_i_3/O
                         net (fo=33, routed)          1.249    17.219    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_23_1
    SLICE_X101Y150       LUT2 (Prop_lut2_I1_O)        0.124    17.343 f  cpu/u_regfile/cr0[31]_i_2/O
                         net (fo=5, routed)           0.436    17.779    cpu/u_regfile/cr0[31]_i_2_n_0
    SLICE_X101Y150       LUT2 (Prop_lut2_I1_O)        0.124    17.903 f  cpu/u_regfile/cr1[31]_i_6/O
                         net (fo=3, routed)           0.985    18.888    cpu/u_regfile/cr1[31]_i_6_n_0
    SLICE_X99Y149        LUT6 (Prop_lut6_I5_O)        0.124    19.012 r  cpu/u_regfile/cr1[31]_i_1/O
                         net (fo=32, routed)          0.905    19.917    u_confreg/cr1_reg[31]_0[0]
    SLICE_X99Y145        FDRE                                         r  u_confreg/cr1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=18345, routed)       1.551    18.081    u_confreg/cpu_clk
    SLICE_X99Y145        FDRE                                         r  u_confreg/cr1_reg[1]/C
                         clock pessimism             -0.490    17.591    
                         clock uncertainty           -0.087    17.504    
    SLICE_X99Y145        FDRE (Setup_fdre_C_CE)      -0.205    17.299    u_confreg/cr1_reg[1]
  -------------------------------------------------------------------
                         required time                         17.299    
                         arrival time                         -19.917    
  -------------------------------------------------------------------
                         slack                                 -2.618    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 cpu/pc_reg[2]_replica_98/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_13_13/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.141ns (19.998%)  route 0.564ns (80.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=18345, routed)       0.561    -0.559    cpu/cpu_clk
    SLICE_X83Y115        FDSE                                         r  cpu/pc_reg[2]_replica_98/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y115        FDSE (Prop_fdse_C_Q)         0.141    -0.418 r  cpu/pc_reg[2]_replica_98/Q
                         net (fo=16, routed)          0.564     0.146    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_13_13/A0
    SLICE_X84Y92         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_13_13/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=18345, routed)       0.905    -0.246    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_13_13/WCLK
    SLICE_X84Y92         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_13_13/RAMS64E_A/CLK
                         clock pessimism              0.026    -0.220    
    SLICE_X84Y92         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     0.090    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_13_13/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 cpu/pc_reg[2]_replica_98/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_13_13/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.141ns (19.998%)  route 0.564ns (80.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=18345, routed)       0.561    -0.559    cpu/cpu_clk
    SLICE_X83Y115        FDSE                                         r  cpu/pc_reg[2]_replica_98/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y115        FDSE (Prop_fdse_C_Q)         0.141    -0.418 r  cpu/pc_reg[2]_replica_98/Q
                         net (fo=16, routed)          0.564     0.146    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_13_13/A0
    SLICE_X84Y92         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_13_13/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=18345, routed)       0.905    -0.246    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_13_13/WCLK
    SLICE_X84Y92         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_13_13/RAMS64E_B/CLK
                         clock pessimism              0.026    -0.220    
    SLICE_X84Y92         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     0.090    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_13_13/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 cpu/pc_reg[2]_replica_98/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_13_13/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.141ns (19.998%)  route 0.564ns (80.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=18345, routed)       0.561    -0.559    cpu/cpu_clk
    SLICE_X83Y115        FDSE                                         r  cpu/pc_reg[2]_replica_98/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y115        FDSE (Prop_fdse_C_Q)         0.141    -0.418 r  cpu/pc_reg[2]_replica_98/Q
                         net (fo=16, routed)          0.564     0.146    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_13_13/A0
    SLICE_X84Y92         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_13_13/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=18345, routed)       0.905    -0.246    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_13_13/WCLK
    SLICE_X84Y92         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_13_13/RAMS64E_C/CLK
                         clock pessimism              0.026    -0.220    
    SLICE_X84Y92         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     0.090    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_13_13/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 cpu/pc_reg[2]_replica_98/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_13_13/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.141ns (19.998%)  route 0.564ns (80.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=18345, routed)       0.561    -0.559    cpu/cpu_clk
    SLICE_X83Y115        FDSE                                         r  cpu/pc_reg[2]_replica_98/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y115        FDSE (Prop_fdse_C_Q)         0.141    -0.418 r  cpu/pc_reg[2]_replica_98/Q
                         net (fo=16, routed)          0.564     0.146    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_13_13/A0
    SLICE_X84Y92         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_13_13/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=18345, routed)       0.905    -0.246    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_13_13/WCLK
    SLICE_X84Y92         RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_13_13/RAMS64E_D/CLK
                         clock pessimism              0.026    -0.220    
    SLICE_X84Y92         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     0.090    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_13_13/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 cpu/pc_reg[2]_replica_87/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_0_0/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.128ns (22.198%)  route 0.449ns (77.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=18345, routed)       0.564    -0.556    cpu/cpu_clk
    SLICE_X82Y152        FDSE                                         r  cpu/pc_reg[2]_replica_87/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y152        FDSE (Prop_fdse_C_Q)         0.128    -0.428 r  cpu/pc_reg[2]_replica_87/Q
                         net (fo=20, routed)          0.449     0.021    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_0_0/A0
    SLICE_X84Y160        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_0_0/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=18345, routed)       0.831    -0.319    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_0_0/WCLK
    SLICE_X84Y160        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_0_0/RAMS64E_A/CLK
                         clock pessimism              0.026    -0.293    
    SLICE_X84Y160        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.257    -0.036    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.036    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 cpu/pc_reg[2]_replica_87/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_0_0/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.128ns (22.198%)  route 0.449ns (77.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=18345, routed)       0.564    -0.556    cpu/cpu_clk
    SLICE_X82Y152        FDSE                                         r  cpu/pc_reg[2]_replica_87/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y152        FDSE (Prop_fdse_C_Q)         0.128    -0.428 r  cpu/pc_reg[2]_replica_87/Q
                         net (fo=20, routed)          0.449     0.021    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_0_0/A0
    SLICE_X84Y160        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_0_0/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=18345, routed)       0.831    -0.319    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_0_0/WCLK
    SLICE_X84Y160        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_0_0/RAMS64E_B/CLK
                         clock pessimism              0.026    -0.293    
    SLICE_X84Y160        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.257    -0.036    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.036    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 cpu/pc_reg[2]_replica_87/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_0_0/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.128ns (22.198%)  route 0.449ns (77.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=18345, routed)       0.564    -0.556    cpu/cpu_clk
    SLICE_X82Y152        FDSE                                         r  cpu/pc_reg[2]_replica_87/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y152        FDSE (Prop_fdse_C_Q)         0.128    -0.428 r  cpu/pc_reg[2]_replica_87/Q
                         net (fo=20, routed)          0.449     0.021    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_0_0/A0
    SLICE_X84Y160        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_0_0/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=18345, routed)       0.831    -0.319    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_0_0/WCLK
    SLICE_X84Y160        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_0_0/RAMS64E_C/CLK
                         clock pessimism              0.026    -0.293    
    SLICE_X84Y160        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.257    -0.036    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_0_0/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.036    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 cpu/pc_reg[2]_replica_87/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_0_0/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.128ns (22.198%)  route 0.449ns (77.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=18345, routed)       0.564    -0.556    cpu/cpu_clk
    SLICE_X82Y152        FDSE                                         r  cpu/pc_reg[2]_replica_87/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y152        FDSE (Prop_fdse_C_Q)         0.128    -0.428 r  cpu/pc_reg[2]_replica_87/Q
                         net (fo=20, routed)          0.449     0.021    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_0_0/A0
    SLICE_X84Y160        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_0_0/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=18345, routed)       0.831    -0.319    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_0_0/WCLK
    SLICE_X84Y160        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_0_0/RAMS64E_D/CLK
                         clock pessimism              0.026    -0.293    
    SLICE_X84Y160        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.257    -0.036    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_0_0/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.036    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 cpu/pc_reg[2]_replica_85/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_22016_22271_11_11/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.128ns (22.358%)  route 0.444ns (77.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.328ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=18345, routed)       0.562    -0.558    cpu/cpu_clk
    SLICE_X83Y158        FDSE                                         r  cpu/pc_reg[2]_replica_85/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y158        FDSE (Prop_fdse_C_Q)         0.128    -0.430 r  cpu/pc_reg[2]_replica_85/Q
                         net (fo=4, routed)           0.444     0.015    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_22016_22271_11_11/A0
    SLICE_X84Y170        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_22016_22271_11_11/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=18345, routed)       0.822    -0.328    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_22016_22271_11_11/WCLK
    SLICE_X84Y170        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_22016_22271_11_11/RAMS64E_A/CLK
                         clock pessimism              0.026    -0.302    
    SLICE_X84Y170        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.257    -0.045    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_22016_22271_11_11/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 cpu/pc_reg[2]_replica_85/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_22016_22271_11_11/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.128ns (22.358%)  route 0.444ns (77.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.328ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=18345, routed)       0.562    -0.558    cpu/cpu_clk
    SLICE_X83Y158        FDSE                                         r  cpu/pc_reg[2]_replica_85/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y158        FDSE (Prop_fdse_C_Q)         0.128    -0.430 r  cpu/pc_reg[2]_replica_85/Q
                         net (fo=4, routed)           0.444     0.015    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_22016_22271_11_11/A0
    SLICE_X84Y170        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_22016_22271_11_11/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=18345, routed)       0.822    -0.328    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_22016_22271_11_11/WCLK
    SLICE_X84Y170        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_22016_22271_11_11/RAMS64E_B/CLK
                         clock pessimism              0.026    -0.302    
    SLICE_X84Y170        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.257    -0.045    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_22016_22271_11_11/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   pll.clk_pll/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X114Y128  cpu/pc_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X113Y118  cpu/pc_reg[10]/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X106Y108  cpu/pc_reg[10]_replica/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X107Y118  cpu/pc_reg[10]_replica_1/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X110Y114  cpu/pc_reg[10]_replica_2/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X111Y114  cpu/pc_reg[10]_replica_3/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X113Y103  cpu/pc_reg[10]_replica_4/C
Min Period        n/a     FDSE/C             n/a            1.000         20.000      19.000     SLICE_X105Y125  cpu/pc_reg[10]_replica_5/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X92Y101   inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_15_15/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X96Y99    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_17_17/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X80Y92    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_7_7/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X80Y92    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_7_7/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X80Y92    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_7_7/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X146Y117  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_8_8/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X146Y117  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_8_8/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X146Y117  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_8_8/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X146Y117  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_8_8/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X92Y137   inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_27_27/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X92Y101   inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_15_15/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X68Y117   inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_16_16/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X68Y117   inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_16_16/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X68Y117   inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_16_16/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X68Y117   inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_16_16/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X96Y99    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_17_17/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X80Y92    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_7_7/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X80Y92    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_7_7/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X80Y92    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_7_7/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X146Y117  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_8_8/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        5.875ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.875ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 2.134ns (52.506%)  route 1.930ns (47.494%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 8.067 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.308ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.660    -2.308    u_confreg/timer_clk
    SLICE_X101Y160       FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y160       FDRE (Prop_fdre_C_Q)         0.419    -1.889 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.930     0.041    u_confreg/write_timer_begin_r2
    SLICE_X99Y155        LUT4 (Prop_lut4_I2_O)        0.299     0.340 r  u_confreg/timer[0]_i_4/O
                         net (fo=1, routed)           0.000     0.340    u_confreg/timer[0]_i_4_n_0
    SLICE_X99Y155        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.738 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.738    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X99Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.852 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.852    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X99Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.966 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.966    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X99Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.080 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.080    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X99Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.194 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.194    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X99Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.308 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.308    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X99Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.422 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.422    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X99Y162        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.756 r  u_confreg/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.756    u_confreg/timer_reg[28]_i_1_n_6
    SLICE_X99Y162        FDRE                                         r  u_confreg/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.537     8.067    u_confreg/timer_clk
    SLICE_X99Y162        FDRE                                         r  u_confreg/timer_reg[29]/C
                         clock pessimism             -0.420     7.647    
                         clock uncertainty           -0.077     7.569    
    SLICE_X99Y162        FDRE (Setup_fdre_C_D)        0.062     7.631    u_confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          7.631    
                         arrival time                          -1.756    
  -------------------------------------------------------------------
                         slack                                  5.875    

Slack (MET) :             5.896ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 2.113ns (52.260%)  route 1.930ns (47.740%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 8.067 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.308ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.660    -2.308    u_confreg/timer_clk
    SLICE_X101Y160       FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y160       FDRE (Prop_fdre_C_Q)         0.419    -1.889 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.930     0.041    u_confreg/write_timer_begin_r2
    SLICE_X99Y155        LUT4 (Prop_lut4_I2_O)        0.299     0.340 r  u_confreg/timer[0]_i_4/O
                         net (fo=1, routed)           0.000     0.340    u_confreg/timer[0]_i_4_n_0
    SLICE_X99Y155        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.738 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.738    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X99Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.852 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.852    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X99Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.966 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.966    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X99Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.080 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.080    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X99Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.194 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.194    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X99Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.308 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.308    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X99Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.422 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.422    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X99Y162        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.735 r  u_confreg/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.735    u_confreg/timer_reg[28]_i_1_n_4
    SLICE_X99Y162        FDRE                                         r  u_confreg/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.537     8.067    u_confreg/timer_clk
    SLICE_X99Y162        FDRE                                         r  u_confreg/timer_reg[31]/C
                         clock pessimism             -0.420     7.647    
                         clock uncertainty           -0.077     7.569    
    SLICE_X99Y162        FDRE (Setup_fdre_C_D)        0.062     7.631    u_confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                          7.631    
                         arrival time                          -1.735    
  -------------------------------------------------------------------
                         slack                                  5.896    

Slack (MET) :             5.970ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.969ns  (logic 2.039ns (51.370%)  route 1.930ns (48.630%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 8.067 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.308ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.660    -2.308    u_confreg/timer_clk
    SLICE_X101Y160       FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y160       FDRE (Prop_fdre_C_Q)         0.419    -1.889 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.930     0.041    u_confreg/write_timer_begin_r2
    SLICE_X99Y155        LUT4 (Prop_lut4_I2_O)        0.299     0.340 r  u_confreg/timer[0]_i_4/O
                         net (fo=1, routed)           0.000     0.340    u_confreg/timer[0]_i_4_n_0
    SLICE_X99Y155        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.738 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.738    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X99Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.852 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.852    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X99Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.966 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.966    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X99Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.080 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.080    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X99Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.194 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.194    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X99Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.308 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.308    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X99Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.422 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.422    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X99Y162        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.661 r  u_confreg/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.661    u_confreg/timer_reg[28]_i_1_n_5
    SLICE_X99Y162        FDRE                                         r  u_confreg/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.537     8.067    u_confreg/timer_clk
    SLICE_X99Y162        FDRE                                         r  u_confreg/timer_reg[30]/C
                         clock pessimism             -0.420     7.647    
                         clock uncertainty           -0.077     7.569    
    SLICE_X99Y162        FDRE (Setup_fdre_C_D)        0.062     7.631    u_confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                          7.631    
                         arrival time                          -1.661    
  -------------------------------------------------------------------
                         slack                                  5.970    

Slack (MET) :             5.986ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 2.023ns (51.173%)  route 1.930ns (48.827%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 8.067 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.308ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.660    -2.308    u_confreg/timer_clk
    SLICE_X101Y160       FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y160       FDRE (Prop_fdre_C_Q)         0.419    -1.889 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.930     0.041    u_confreg/write_timer_begin_r2
    SLICE_X99Y155        LUT4 (Prop_lut4_I2_O)        0.299     0.340 r  u_confreg/timer[0]_i_4/O
                         net (fo=1, routed)           0.000     0.340    u_confreg/timer[0]_i_4_n_0
    SLICE_X99Y155        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.738 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.738    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X99Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.852 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.852    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X99Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.966 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.966    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X99Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.080 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.080    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X99Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.194 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.194    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X99Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.308 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.308    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X99Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.422 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.422    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X99Y162        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.645 r  u_confreg/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.645    u_confreg/timer_reg[28]_i_1_n_7
    SLICE_X99Y162        FDRE                                         r  u_confreg/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.537     8.067    u_confreg/timer_clk
    SLICE_X99Y162        FDRE                                         r  u_confreg/timer_reg[28]/C
                         clock pessimism             -0.420     7.647    
                         clock uncertainty           -0.077     7.569    
    SLICE_X99Y162        FDRE (Setup_fdre_C_D)        0.062     7.631    u_confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                          7.631    
                         arrival time                          -1.645    
  -------------------------------------------------------------------
                         slack                                  5.986    

Slack (MET) :             5.990ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 2.020ns (51.136%)  route 1.930ns (48.864%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 8.068 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.308ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.660    -2.308    u_confreg/timer_clk
    SLICE_X101Y160       FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y160       FDRE (Prop_fdre_C_Q)         0.419    -1.889 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.930     0.041    u_confreg/write_timer_begin_r2
    SLICE_X99Y155        LUT4 (Prop_lut4_I2_O)        0.299     0.340 r  u_confreg/timer[0]_i_4/O
                         net (fo=1, routed)           0.000     0.340    u_confreg/timer[0]_i_4_n_0
    SLICE_X99Y155        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.738 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.738    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X99Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.852 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.852    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X99Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.966 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.966    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X99Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.080 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.080    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X99Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.194 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.194    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X99Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.308 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.308    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X99Y161        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.642 r  u_confreg/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.642    u_confreg/timer_reg[24]_i_1_n_6
    SLICE_X99Y161        FDRE                                         r  u_confreg/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.538     8.068    u_confreg/timer_clk
    SLICE_X99Y161        FDRE                                         r  u_confreg/timer_reg[25]/C
                         clock pessimism             -0.420     7.648    
                         clock uncertainty           -0.077     7.570    
    SLICE_X99Y161        FDRE (Setup_fdre_C_D)        0.062     7.632    u_confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                          7.632    
                         arrival time                          -1.642    
  -------------------------------------------------------------------
                         slack                                  5.990    

Slack (MET) :             6.011ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 1.999ns (50.875%)  route 1.930ns (49.125%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 8.068 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.308ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.660    -2.308    u_confreg/timer_clk
    SLICE_X101Y160       FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y160       FDRE (Prop_fdre_C_Q)         0.419    -1.889 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.930     0.041    u_confreg/write_timer_begin_r2
    SLICE_X99Y155        LUT4 (Prop_lut4_I2_O)        0.299     0.340 r  u_confreg/timer[0]_i_4/O
                         net (fo=1, routed)           0.000     0.340    u_confreg/timer[0]_i_4_n_0
    SLICE_X99Y155        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.738 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.738    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X99Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.852 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.852    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X99Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.966 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.966    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X99Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.080 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.080    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X99Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.194 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.194    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X99Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.308 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.308    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X99Y161        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.621 r  u_confreg/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.621    u_confreg/timer_reg[24]_i_1_n_4
    SLICE_X99Y161        FDRE                                         r  u_confreg/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.538     8.068    u_confreg/timer_clk
    SLICE_X99Y161        FDRE                                         r  u_confreg/timer_reg[27]/C
                         clock pessimism             -0.420     7.648    
                         clock uncertainty           -0.077     7.570    
    SLICE_X99Y161        FDRE (Setup_fdre_C_D)        0.062     7.632    u_confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                          7.632    
                         arrival time                          -1.621    
  -------------------------------------------------------------------
                         slack                                  6.011    

Slack (MET) :             6.085ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 1.925ns (49.932%)  route 1.930ns (50.068%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 8.068 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.308ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.660    -2.308    u_confreg/timer_clk
    SLICE_X101Y160       FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y160       FDRE (Prop_fdre_C_Q)         0.419    -1.889 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.930     0.041    u_confreg/write_timer_begin_r2
    SLICE_X99Y155        LUT4 (Prop_lut4_I2_O)        0.299     0.340 r  u_confreg/timer[0]_i_4/O
                         net (fo=1, routed)           0.000     0.340    u_confreg/timer[0]_i_4_n_0
    SLICE_X99Y155        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.738 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.738    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X99Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.852 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.852    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X99Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.966 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.966    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X99Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.080 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.080    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X99Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.194 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.194    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X99Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.308 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.308    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X99Y161        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.547 r  u_confreg/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.547    u_confreg/timer_reg[24]_i_1_n_5
    SLICE_X99Y161        FDRE                                         r  u_confreg/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.538     8.068    u_confreg/timer_clk
    SLICE_X99Y161        FDRE                                         r  u_confreg/timer_reg[26]/C
                         clock pessimism             -0.420     7.648    
                         clock uncertainty           -0.077     7.570    
    SLICE_X99Y161        FDRE (Setup_fdre_C_D)        0.062     7.632    u_confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                          7.632    
                         arrival time                          -1.547    
  -------------------------------------------------------------------
                         slack                                  6.085    

Slack (MET) :             6.101ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 1.909ns (49.723%)  route 1.930ns (50.277%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.932ns = ( 8.068 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.308ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.660    -2.308    u_confreg/timer_clk
    SLICE_X101Y160       FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y160       FDRE (Prop_fdre_C_Q)         0.419    -1.889 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.930     0.041    u_confreg/write_timer_begin_r2
    SLICE_X99Y155        LUT4 (Prop_lut4_I2_O)        0.299     0.340 r  u_confreg/timer[0]_i_4/O
                         net (fo=1, routed)           0.000     0.340    u_confreg/timer[0]_i_4_n_0
    SLICE_X99Y155        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.738 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.738    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X99Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.852 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.852    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X99Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.966 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.966    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X99Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.080 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.080    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X99Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.194 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.194    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X99Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.308 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.308    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X99Y161        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.531 r  u_confreg/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.531    u_confreg/timer_reg[24]_i_1_n_7
    SLICE_X99Y161        FDRE                                         r  u_confreg/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.538     8.068    u_confreg/timer_clk
    SLICE_X99Y161        FDRE                                         r  u_confreg/timer_reg[24]/C
                         clock pessimism             -0.420     7.648    
                         clock uncertainty           -0.077     7.570    
    SLICE_X99Y161        FDRE (Setup_fdre_C_D)        0.062     7.632    u_confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          7.632    
                         arrival time                          -1.531    
  -------------------------------------------------------------------
                         slack                                  6.101    

Slack (MET) :             6.105ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 1.906ns (49.684%)  route 1.930ns (50.316%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.931ns = ( 8.069 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.308ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.660    -2.308    u_confreg/timer_clk
    SLICE_X101Y160       FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y160       FDRE (Prop_fdre_C_Q)         0.419    -1.889 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.930     0.041    u_confreg/write_timer_begin_r2
    SLICE_X99Y155        LUT4 (Prop_lut4_I2_O)        0.299     0.340 r  u_confreg/timer[0]_i_4/O
                         net (fo=1, routed)           0.000     0.340    u_confreg/timer[0]_i_4_n_0
    SLICE_X99Y155        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.738 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.738    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X99Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.852 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.852    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X99Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.966 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.966    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X99Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.080 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.080    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X99Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.194 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.194    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X99Y160        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.528 r  u_confreg/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.528    u_confreg/timer_reg[20]_i_1_n_6
    SLICE_X99Y160        FDRE                                         r  u_confreg/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.539     8.069    u_confreg/timer_clk
    SLICE_X99Y160        FDRE                                         r  u_confreg/timer_reg[21]/C
                         clock pessimism             -0.420     7.649    
                         clock uncertainty           -0.077     7.571    
    SLICE_X99Y160        FDRE (Setup_fdre_C_D)        0.062     7.633    u_confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          7.633    
                         arrival time                          -1.528    
  -------------------------------------------------------------------
                         slack                                  6.105    

Slack (MET) :             6.126ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 1.885ns (49.407%)  route 1.930ns (50.593%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.931ns = ( 8.069 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.308ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.660    -2.308    u_confreg/timer_clk
    SLICE_X101Y160       FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y160       FDRE (Prop_fdre_C_Q)         0.419    -1.889 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.930     0.041    u_confreg/write_timer_begin_r2
    SLICE_X99Y155        LUT4 (Prop_lut4_I2_O)        0.299     0.340 r  u_confreg/timer[0]_i_4/O
                         net (fo=1, routed)           0.000     0.340    u_confreg/timer[0]_i_4_n_0
    SLICE_X99Y155        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.738 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.738    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X99Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.852 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.852    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X99Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.966 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.966    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X99Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.080 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.080    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X99Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.194 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.194    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X99Y160        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.507 r  u_confreg/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.507    u_confreg/timer_reg[20]_i_1_n_4
    SLICE_X99Y160        FDRE                                         r  u_confreg/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.539     8.069    u_confreg/timer_clk
    SLICE_X99Y160        FDRE                                         r  u_confreg/timer_reg[23]/C
                         clock pessimism             -0.420     7.649    
                         clock uncertainty           -0.077     7.571    
    SLICE_X99Y160        FDRE (Setup_fdre_C_D)        0.062     7.633    u_confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                          7.633    
                         arrival time                          -1.507    
  -------------------------------------------------------------------
                         slack                                  6.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.580    -0.540    u_confreg/timer_clk
    SLICE_X101Y158       FDRE                                         r  u_confreg/conf_wdata_r1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y158       FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u_confreg/conf_wdata_r1_reg[18]/Q
                         net (fo=1, routed)           0.056    -0.343    u_confreg/conf_wdata_r1[18]
    SLICE_X101Y158       FDRE                                         r  u_confreg/conf_wdata_r2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.850    -0.300    u_confreg/timer_clk
    SLICE_X101Y158       FDRE                                         r  u_confreg/conf_wdata_r2_reg[18]/C
                         clock pessimism             -0.240    -0.540    
    SLICE_X101Y158       FDRE (Hold_fdre_C_D)         0.078    -0.462    u_confreg/conf_wdata_r2_reg[18]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.579    -0.541    u_confreg/timer_clk
    SLICE_X101Y161       FDRE                                         r  u_confreg/conf_wdata_r1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y161       FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  u_confreg/conf_wdata_r1_reg[26]/Q
                         net (fo=1, routed)           0.056    -0.344    u_confreg/conf_wdata_r1[26]
    SLICE_X101Y161       FDRE                                         r  u_confreg/conf_wdata_r2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.850    -0.301    u_confreg/timer_clk
    SLICE_X101Y161       FDRE                                         r  u_confreg/conf_wdata_r2_reg[26]/C
                         clock pessimism             -0.240    -0.541    
    SLICE_X101Y161       FDRE (Hold_fdre_C_D)         0.078    -0.463    u_confreg/conf_wdata_r2_reg[26]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.584    -0.536    u_confreg/timer_clk
    SLICE_X103Y153       FDRE                                         r  u_confreg/conf_wdata_r1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y153       FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  u_confreg/conf_wdata_r1_reg[5]/Q
                         net (fo=1, routed)           0.056    -0.339    u_confreg/conf_wdata_r1[5]
    SLICE_X103Y153       FDRE                                         r  u_confreg/conf_wdata_r2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.853    -0.297    u_confreg/timer_clk
    SLICE_X103Y153       FDRE                                         r  u_confreg/conf_wdata_r2_reg[5]/C
                         clock pessimism             -0.239    -0.536    
    SLICE_X103Y153       FDRE (Hold_fdre_C_D)         0.078    -0.458    u_confreg/conf_wdata_r2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.587    -0.533    u_confreg/timer_clk
    SLICE_X107Y154       FDRE                                         r  u_confreg/conf_wdata_r1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y154       FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  u_confreg/conf_wdata_r1_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.336    u_confreg/conf_wdata_r1[7]
    SLICE_X107Y154       FDRE                                         r  u_confreg/conf_wdata_r2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.857    -0.293    u_confreg/timer_clk
    SLICE_X107Y154       FDRE                                         r  u_confreg/conf_wdata_r2_reg[7]/C
                         clock pessimism             -0.240    -0.533    
    SLICE_X107Y154       FDRE (Hold_fdre_C_D)         0.078    -0.455    u_confreg/conf_wdata_r2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.580    -0.540    u_confreg/timer_clk
    SLICE_X101Y158       FDRE                                         r  u_confreg/conf_wdata_r1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y158       FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u_confreg/conf_wdata_r1_reg[16]/Q
                         net (fo=1, routed)           0.056    -0.343    u_confreg/conf_wdata_r1[16]
    SLICE_X101Y158       FDRE                                         r  u_confreg/conf_wdata_r2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.850    -0.300    u_confreg/timer_clk
    SLICE_X101Y158       FDRE                                         r  u_confreg/conf_wdata_r2_reg[16]/C
                         clock pessimism             -0.240    -0.540    
    SLICE_X101Y158       FDRE (Hold_fdre_C_D)         0.076    -0.464    u_confreg/conf_wdata_r2_reg[16]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.577    -0.543    u_confreg/timer_clk
    SLICE_X97Y160        FDRE                                         r  u_confreg/conf_wdata_r1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y160        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  u_confreg/conf_wdata_r1_reg[29]/Q
                         net (fo=1, routed)           0.056    -0.346    u_confreg/conf_wdata_r1[29]
    SLICE_X97Y160        FDRE                                         r  u_confreg/conf_wdata_r2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.847    -0.303    u_confreg/timer_clk
    SLICE_X97Y160        FDRE                                         r  u_confreg/conf_wdata_r2_reg[29]/C
                         clock pessimism             -0.240    -0.543    
    SLICE_X97Y160        FDRE (Hold_fdre_C_D)         0.076    -0.467    u_confreg/conf_wdata_r2_reg[29]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.587    -0.533    u_confreg/timer_clk
    SLICE_X107Y154       FDRE                                         r  u_confreg/conf_wdata_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y154       FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  u_confreg/conf_wdata_r1_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.336    u_confreg/conf_wdata_r1[2]
    SLICE_X107Y154       FDRE                                         r  u_confreg/conf_wdata_r2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.857    -0.293    u_confreg/timer_clk
    SLICE_X107Y154       FDRE                                         r  u_confreg/conf_wdata_r2_reg[2]/C
                         clock pessimism             -0.240    -0.533    
    SLICE_X107Y154       FDRE (Hold_fdre_C_D)         0.076    -0.457    u_confreg/conf_wdata_r2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.584    -0.536    u_confreg/timer_clk
    SLICE_X103Y153       FDRE                                         r  u_confreg/conf_wdata_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y153       FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  u_confreg/conf_wdata_r1_reg[4]/Q
                         net (fo=1, routed)           0.056    -0.339    u_confreg/conf_wdata_r1[4]
    SLICE_X103Y153       FDRE                                         r  u_confreg/conf_wdata_r2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.853    -0.297    u_confreg/timer_clk
    SLICE_X103Y153       FDRE                                         r  u_confreg/conf_wdata_r2_reg[4]/C
                         clock pessimism             -0.239    -0.536    
    SLICE_X103Y153       FDRE (Hold_fdre_C_D)         0.076    -0.460    u_confreg/conf_wdata_r2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.578    -0.542    u_confreg/timer_clk
    SLICE_X101Y162       FDRE                                         r  u_confreg/conf_wdata_r1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y162       FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  u_confreg/conf_wdata_r1_reg[6]/Q
                         net (fo=1, routed)           0.056    -0.345    u_confreg/conf_wdata_r1[6]
    SLICE_X101Y162       FDRE                                         r  u_confreg/conf_wdata_r2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.848    -0.303    u_confreg/timer_clk
    SLICE_X101Y162       FDRE                                         r  u_confreg/conf_wdata_r2_reg[6]/C
                         clock pessimism             -0.239    -0.542    
    SLICE_X101Y162       FDRE (Hold_fdre_C_D)         0.076    -0.466    u_confreg/conf_wdata_r2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.587    -0.533    u_confreg/timer_clk
    SLICE_X107Y154       FDRE                                         r  u_confreg/conf_wdata_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y154       FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  u_confreg/conf_wdata_r1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.336    u_confreg/conf_wdata_r1[0]
    SLICE_X107Y154       FDRE                                         r  u_confreg/conf_wdata_r2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.857    -0.293    u_confreg/timer_clk
    SLICE_X107Y154       FDRE                                         r  u_confreg/conf_wdata_r2_reg[0]/C
                         clock pessimism             -0.240    -0.533    
    SLICE_X107Y154       FDRE (Hold_fdre_C_D)         0.075    -0.458    u_confreg/conf_wdata_r2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         timer_clk_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   pll.clk_pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X107Y154  u_confreg/conf_wdata_r1_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X101Y158  u_confreg/conf_wdata_r1_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X111Y156  u_confreg/conf_wdata_r1_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X101Y158  u_confreg/conf_wdata_r1_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X101Y162  u_confreg/conf_wdata_r1_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X101Y160  u_confreg/conf_wdata_r1_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X103Y153  u_confreg/conf_wdata_r1_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X101Y158  u_confreg/conf_wdata_r1_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X111Y156  u_confreg/conf_wdata_r1_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X110Y156  u_confreg/conf_wdata_r1_reg[8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X111Y156  u_confreg/conf_wdata_r2_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X97Y161   u_confreg/conf_wdata_r2_reg[24]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X97Y162   u_confreg/conf_wdata_r2_reg[31]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X97Y162   u_confreg/conf_wdata_r2_reg[31]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X110Y156  u_confreg/conf_wdata_r2_reg[8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X99Y161   u_confreg/timer_reg[24]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X99Y161   u_confreg/timer_reg[25]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X99Y161   u_confreg/timer_reg[26]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X107Y154  u_confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X107Y154  u_confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X101Y158  u_confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X111Y156  u_confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X101Y158  u_confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X101Y162  u_confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X101Y162  u_confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X103Y153  u_confreg/conf_wdata_r1_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X101Y158  u_confreg/conf_wdata_r1_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X101Y162  u_confreg/conf_wdata_r1_reg[17]/C



