Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,3
design__inferred_latch__count,0
design__instance__count,13913
design__instance__area,128237
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,218
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,125
design__max_cap_violation__count__corner:nom_tt_025C_1v80,75
power__internal__total,0.006755863782018423
power__switching__total,0.0055018020793795586
power__leakage__total,1.5137307229906583E-7
power__total,0.012257817201316357
clock__skew__worst_hold__corner:nom_tt_025C_1v80,4.084692255605766
clock__skew__worst_setup__corner:nom_tt_025C_1v80,4.084692255605766
timing__hold__ws__corner:nom_tt_025C_1v80,0.324494662547147
timing__setup__ws__corner:nom_tt_025C_1v80,10.880333386661048
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,1933
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,125
design__max_cap_violation__count__corner:nom_ss_100C_1v60,76
clock__skew__worst_hold__corner:nom_ss_100C_1v60,4.158028705705292
clock__skew__worst_setup__corner:nom_ss_100C_1v60,4.158028705705292
timing__hold__ws__corner:nom_ss_100C_1v60,-0.008216982882247856
timing__setup__ws__corner:nom_ss_100C_1v60,6.174049002359113
timing__hold__tns__corner:nom_ss_100C_1v60,-0.01639177728836678
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,-0.008216982882247856
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,2
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,125
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,76
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,4.069931173942088
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,4.069931173942088
timing__hold__ws__corner:nom_ff_n40C_1v95,0.12011791901122647
timing__setup__ws__corner:nom_ff_n40C_1v95,12.622090396803712
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,2346
design__max_fanout_violation__count,125
design__max_cap_violation__count,114
clock__skew__worst_hold,4.158028705705292
clock__skew__worst_setup,4.0660729267777915
timing__hold__ws,-0.242821769564545
timing__setup__ws,5.8652808714451625
timing__hold__tns,-0.4855977979391818
timing__setup__tns,0.0
timing__hold__wns,-0.242821769564545
timing__setup__wns,0.0
timing__hold_vio__count,4
timing__hold_r2r__ws,inf
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 1378.16 225.76
design__core__bbox,2.76 2.72 1375.4 223.04
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,311133
design__core__area,302420
design__instance__count__stdcell,13913
design__instance__area__stdcell,128237
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.424035
design__instance__utilization__stdcell,0.424035
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,690305
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,371
antenna__violating__nets,113
antenna__violating__pins,141
route__antenna_violation__count,113
route__net,9431
route__net__special,2
route__drc_errors__iter:1,21634
route__wirelength__iter:1,862559
route__drc_errors__iter:2,8178
route__wirelength__iter:2,853291
route__drc_errors__iter:3,7503
route__wirelength__iter:3,849071
route__drc_errors__iter:4,2253
route__wirelength__iter:4,849633
route__drc_errors__iter:5,806
route__wirelength__iter:5,849509
route__drc_errors__iter:6,457
route__wirelength__iter:6,849376
route__drc_errors__iter:7,353
route__wirelength__iter:7,849445
route__drc_errors__iter:8,318
route__wirelength__iter:8,849401
route__drc_errors__iter:9,172
route__wirelength__iter:9,849367
route__drc_errors__iter:10,116
route__wirelength__iter:10,849287
route__drc_errors__iter:11,48
route__wirelength__iter:11,849389
route__drc_errors__iter:12,20
route__wirelength__iter:12,849397
route__drc_errors__iter:13,3
route__wirelength__iter:13,849440
route__drc_errors__iter:14,3
route__wirelength__iter:14,849440
route__drc_errors__iter:15,3
route__wirelength__iter:15,849440
route__drc_errors__iter:16,0
route__wirelength__iter:16,849430
route__drc_errors,0
route__wirelength,849430
route__vias,108390
route__vias__singlecut,108390
route__vias__multicut,0
design__disconnected_pin__count,4
design__critical_disconnected_pin__count,0
route__wirelength__max,1369.51
timing__unannotated_net__count__corner:nom_tt_025C_1v80,121
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,121
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,121
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,85
design__max_fanout_violation__count__corner:min_tt_025C_1v80,125
design__max_cap_violation__count__corner:min_tt_025C_1v80,36
clock__skew__worst_hold__corner:min_tt_025C_1v80,4.080451647620976
clock__skew__worst_setup__corner:min_tt_025C_1v80,4.080451647620976
timing__hold__ws__corner:min_tt_025C_1v80,0.3195812593904054
timing__setup__ws__corner:min_tt_025C_1v80,11.0882044462435
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,121
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,1386
design__max_fanout_violation__count__corner:min_ss_100C_1v60,125
design__max_cap_violation__count__corner:min_ss_100C_1v60,36
clock__skew__worst_hold__corner:min_ss_100C_1v60,4.156938910753499
clock__skew__worst_setup__corner:min_ss_100C_1v60,4.156938910753499
timing__hold__ws__corner:min_ss_100C_1v60,0.2790887600018607
timing__setup__ws__corner:min_ss_100C_1v60,6.548407335066096
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,121
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,125
design__max_cap_violation__count__corner:min_ff_n40C_1v95,36
clock__skew__worst_hold__corner:min_ff_n40C_1v95,4.0660729267777915
clock__skew__worst_setup__corner:min_ff_n40C_1v95,4.0660729267777915
timing__hold__ws__corner:min_ff_n40C_1v95,0.11650447603078382
timing__setup__ws__corner:min_ff_n40C_1v95,12.768863661167028
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,121
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,390
design__max_fanout_violation__count__corner:max_tt_025C_1v80,125
design__max_cap_violation__count__corner:max_tt_025C_1v80,112
clock__skew__worst_hold__corner:max_tt_025C_1v80,4.097864830120884
clock__skew__worst_setup__corner:max_tt_025C_1v80,4.097864830120884
timing__hold__ws__corner:max_tt_025C_1v80,0.3294562493845201
timing__setup__ws__corner:max_tt_025C_1v80,10.692376175989894
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,121
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,2346
design__max_fanout_violation__count__corner:max_ss_100C_1v60,125
design__max_cap_violation__count__corner:max_ss_100C_1v60,114
clock__skew__worst_hold__corner:max_ss_100C_1v60,4.132438064263929
clock__skew__worst_setup__corner:max_ss_100C_1v60,4.132438064263929
timing__hold__ws__corner:max_ss_100C_1v60,-0.242821769564545
timing__setup__ws__corner:max_ss_100C_1v60,5.8652808714451625
timing__hold__tns__corner:max_ss_100C_1v60,-0.4855977979391818
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,-0.242821769564545
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,2
timing__hold_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,121
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,34
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,125
design__max_cap_violation__count__corner:max_ff_n40C_1v95,112
clock__skew__worst_hold__corner:max_ff_n40C_1v95,4.0851980732300905
clock__skew__worst_setup__corner:max_ff_n40C_1v95,4.0851980732300905
timing__hold__ws__corner:max_ff_n40C_1v95,0.12350942840276984
timing__setup__ws__corner:max_ff_n40C_1v95,12.48807226308645
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,121
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,121
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79989
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000109611
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000953447
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000109158
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000953447
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000010799999999999999934796081346721763338791788555681705474853515625
ir__drop__worst,0.000110000000000000003916138247017642015634919516742229461669921875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
