// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module cnn_convolution (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        pad_img_address0,
        pad_img_ce0,
        pad_img_q0,
        pad_img_address1,
        pad_img_ce1,
        pad_img_q1,
        filter,
        conv_to_pool_streams_0_din,
        conv_to_pool_streams_0_full_n,
        conv_to_pool_streams_0_write
);

parameter    ap_ST_fsm_pp0_stage0 = 25'd1;
parameter    ap_ST_fsm_pp0_stage1 = 25'd2;
parameter    ap_ST_fsm_pp0_stage2 = 25'd4;
parameter    ap_ST_fsm_pp0_stage3 = 25'd8;
parameter    ap_ST_fsm_pp0_stage4 = 25'd16;
parameter    ap_ST_fsm_pp0_stage5 = 25'd32;
parameter    ap_ST_fsm_pp0_stage6 = 25'd64;
parameter    ap_ST_fsm_pp0_stage7 = 25'd128;
parameter    ap_ST_fsm_pp0_stage8 = 25'd256;
parameter    ap_ST_fsm_pp0_stage9 = 25'd512;
parameter    ap_ST_fsm_pp0_stage10 = 25'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 25'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 25'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 25'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 25'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 25'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 25'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 25'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 25'd262144;
parameter    ap_ST_fsm_pp0_stage19 = 25'd524288;
parameter    ap_ST_fsm_pp0_stage20 = 25'd1048576;
parameter    ap_ST_fsm_pp0_stage21 = 25'd2097152;
parameter    ap_ST_fsm_pp0_stage22 = 25'd4194304;
parameter    ap_ST_fsm_pp0_stage23 = 25'd8388608;
parameter    ap_ST_fsm_pp0_stage24 = 25'd16777216;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [10:0] pad_img_address0;
output   pad_img_ce0;
input  [31:0] pad_img_q0;
output  [10:0] pad_img_address1;
output   pad_img_ce1;
input  [31:0] pad_img_q1;
input  [1:0] filter;
output  [31:0] conv_to_pool_streams_0_din;
input   conv_to_pool_streams_0_full_n;
output   conv_to_pool_streams_0_write;

reg ap_idle;
reg[10:0] pad_img_address0;
reg pad_img_ce0;
reg[10:0] pad_img_address1;
reg pad_img_ce1;
reg conv_to_pool_streams_0_write;

(* fsm_encoding = "none" *) reg   [24:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage24;
wire    ap_block_pp0_stage24_subdone;
reg   [0:0] icmp_ln25_reg_3030;
reg    ap_condition_exit_pp0_iter0_stage24;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    conv_to_pool_streams_0_blk_n;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6_11001;
reg    ap_block_state210_pp0_stage9_iter8;
reg    ap_block_pp0_stage9_11001;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12_11001;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_pp0_stage15_11001;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_pp0_stage18_11001;
wire    ap_CS_fsm_pp0_stage21;
wire    ap_block_pp0_stage21_11001;
wire    ap_block_pp0_stage24_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10_11001;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13_11001;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_pp0_stage16_11001;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_pp0_stage19_11001;
wire    ap_CS_fsm_pp0_stage22;
wire    ap_block_pp0_stage22_11001;
wire    ap_block_pp0_stage0_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8_11001;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11_11001;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14_11001;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_pp0_stage17_11001;
wire    ap_CS_fsm_pp0_stage20;
wire    ap_block_pp0_stage20_11001;
wire    ap_CS_fsm_pp0_stage23;
wire    ap_block_pp0_stage23_11001;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_11001;
wire   [31:0] grp_fu_844_p2;
reg   [31:0] reg_902;
reg   [31:0] reg_907;
reg   [31:0] reg_912;
reg   [31:0] reg_917;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_11001;
wire   [31:0] grp_fu_849_p2;
reg   [31:0] reg_922;
reg   [31:0] reg_927;
reg   [31:0] reg_932;
reg   [31:0] reg_937;
wire   [31:0] tmp_fu_942_p6;
reg   [31:0] tmp_reg_2780;
wire   [31:0] w_fu_956_p6;
reg   [31:0] w_reg_2785;
wire   [31:0] w_1_fu_970_p6;
reg   [31:0] w_1_reg_2790;
wire   [31:0] w_2_fu_984_p6;
reg   [31:0] w_2_reg_2795;
wire   [31:0] w_3_fu_998_p6;
reg   [31:0] w_3_reg_2800;
wire   [31:0] w_4_fu_1012_p6;
reg   [31:0] w_4_reg_2805;
wire   [31:0] w_5_fu_1026_p6;
reg   [31:0] w_5_reg_2810;
wire   [31:0] w_6_fu_1040_p6;
reg   [31:0] w_6_reg_2815;
wire   [31:0] w_7_fu_1054_p6;
reg   [31:0] w_7_reg_2820;
wire   [31:0] w_8_fu_1068_p6;
reg   [31:0] w_8_reg_2825;
wire   [31:0] w_9_fu_1082_p6;
reg   [31:0] w_9_reg_2830;
wire   [31:0] w_48_fu_1096_p6;
reg   [31:0] w_48_reg_2835;
wire   [31:0] w_10_fu_1110_p6;
reg   [31:0] w_10_reg_2840;
wire   [31:0] w_11_fu_1124_p6;
reg   [31:0] w_11_reg_2845;
wire   [31:0] w_12_fu_1138_p6;
reg   [31:0] w_12_reg_2850;
wire   [31:0] w_13_fu_1152_p6;
reg   [31:0] w_13_reg_2855;
wire   [31:0] w_14_fu_1166_p6;
reg   [31:0] w_14_reg_2860;
wire   [31:0] w_15_fu_1180_p6;
reg   [31:0] w_15_reg_2865;
wire   [31:0] w_16_fu_1194_p6;
reg   [31:0] w_16_reg_2870;
wire   [31:0] w_17_fu_1208_p6;
reg   [31:0] w_17_reg_2875;
wire   [31:0] w_18_fu_1222_p6;
reg   [31:0] w_18_reg_2880;
wire   [31:0] w_19_fu_1236_p6;
reg   [31:0] w_19_reg_2885;
wire   [31:0] w_20_fu_1250_p6;
reg   [31:0] w_20_reg_2890;
wire   [31:0] w_21_fu_1264_p6;
reg   [31:0] w_21_reg_2895;
wire   [31:0] w_22_fu_1278_p6;
reg   [31:0] w_22_reg_2900;
wire   [31:0] w_23_fu_1292_p6;
reg   [31:0] w_23_reg_2905;
wire   [31:0] w_24_fu_1306_p6;
reg   [31:0] w_24_reg_2910;
wire   [31:0] w_25_fu_1320_p6;
reg   [31:0] w_25_reg_2915;
wire   [31:0] w_26_fu_1334_p6;
reg   [31:0] w_26_reg_2920;
wire   [31:0] w_27_fu_1348_p6;
reg   [31:0] w_27_reg_2925;
wire   [31:0] w_28_fu_1362_p6;
reg   [31:0] w_28_reg_2930;
wire   [31:0] w_29_fu_1376_p6;
reg   [31:0] w_29_reg_2935;
wire   [31:0] w_30_fu_1390_p6;
reg   [31:0] w_30_reg_2940;
wire   [31:0] w_31_fu_1404_p6;
reg   [31:0] w_31_reg_2945;
wire   [31:0] w_32_fu_1418_p6;
reg   [31:0] w_32_reg_2950;
wire   [31:0] w_33_fu_1432_p6;
reg   [31:0] w_33_reg_2955;
wire   [31:0] w_34_fu_1446_p6;
reg   [31:0] w_34_reg_2960;
wire   [31:0] w_35_fu_1460_p6;
reg   [31:0] w_35_reg_2965;
wire   [31:0] w_36_fu_1474_p6;
reg   [31:0] w_36_reg_2970;
wire   [31:0] w_37_fu_1488_p6;
reg   [31:0] w_37_reg_2975;
wire   [31:0] w_38_fu_1502_p6;
reg   [31:0] w_38_reg_2980;
wire   [31:0] w_39_fu_1516_p6;
reg   [31:0] w_39_reg_2985;
wire   [31:0] w_40_fu_1530_p6;
reg   [31:0] w_40_reg_2990;
wire   [31:0] w_41_fu_1544_p6;
reg   [31:0] w_41_reg_2995;
wire   [31:0] w_42_fu_1558_p6;
reg   [31:0] w_42_reg_3000;
wire   [31:0] w_43_fu_1572_p6;
reg   [31:0] w_43_reg_3005;
wire   [31:0] w_44_fu_1586_p6;
reg   [31:0] w_44_reg_3010;
wire   [31:0] w_45_fu_1600_p6;
reg   [31:0] w_45_reg_3015;
wire   [31:0] w_46_fu_1614_p6;
reg   [31:0] w_46_reg_3020;
wire   [31:0] w_47_fu_1628_p6;
reg   [31:0] w_47_reg_3025;
wire   [0:0] icmp_ln25_fu_1680_p2;
reg   [0:0] icmp_ln25_reg_3030_pp0_iter1_reg;
reg   [0:0] icmp_ln25_reg_3030_pp0_iter2_reg;
reg   [0:0] icmp_ln25_reg_3030_pp0_iter3_reg;
reg   [0:0] icmp_ln25_reg_3030_pp0_iter4_reg;
reg   [0:0] icmp_ln25_reg_3030_pp0_iter5_reg;
reg   [0:0] icmp_ln25_reg_3030_pp0_iter6_reg;
reg   [0:0] icmp_ln25_reg_3030_pp0_iter7_reg;
reg   [3:0] indvar_flatten_load_reg_3034;
reg   [6:0] indvar_flatten11_load_reg_3039;
wire   [0:0] icmp_ln28_fu_1716_p2;
reg   [0:0] icmp_ln28_reg_3044;
wire   [4:0] select_ln25_2_fu_1754_p3;
reg   [4:0] select_ln25_2_reg_3049;
wire   [0:0] or_ln28_fu_1768_p2;
reg   [0:0] or_ln28_reg_3054;
wire   [4:0] select_ln28_3_fu_1806_p3;
reg   [4:0] select_ln28_3_reg_3059;
wire   [1:0] select_ln33_fu_1832_p3;
reg   [1:0] select_ln33_reg_3064;
wire   [1:0] select_ln33_3_fu_1840_p3;
reg   [1:0] select_ln33_3_reg_3070;
wire   [4:0] empty_fu_1866_p2;
reg   [4:0] empty_reg_3076;
wire   [10:0] add_ln49_56_fu_1895_p2;
reg   [10:0] add_ln49_56_reg_3085;
wire   [4:0] empty_45_fu_1904_p2;
reg   [4:0] empty_45_reg_3094;
wire   [10:0] zext_ln49_65_fu_1909_p1;
reg   [10:0] zext_ln49_65_reg_3101;
wire   [10:0] zext_ln49_67_fu_1930_p1;
reg   [10:0] zext_ln49_67_reg_3116;
wire   [10:0] zext_ln49_69_fu_1954_p1;
reg   [10:0] zext_ln49_69_reg_3131;
wire   [10:0] zext_ln49_71_fu_1973_p1;
reg   [10:0] zext_ln49_71_reg_3146;
wire   [10:0] zext_ln49_73_fu_1996_p1;
reg   [10:0] zext_ln49_73_reg_3161;
wire   [10:0] zext_ln49_75_fu_2016_p1;
reg   [10:0] zext_ln49_75_reg_3176;
wire   [5:0] add_ln49_5_fu_2030_p2;
reg   [5:0] add_ln49_5_reg_3191;
wire   [10:0] zext_ln49_77_fu_2046_p1;
reg   [10:0] zext_ln49_77_reg_3196;
wire   [10:0] add_ln49_64_fu_2088_p2;
reg   [10:0] add_ln49_64_reg_3211;
wire   [31:0] grp_fu_853_p2;
reg   [31:0] mul_reg_3226;
wire   [31:0] grp_fu_858_p2;
reg   [31:0] mul_s_reg_3231;
reg   [31:0] mul_12_reg_3246;
reg   [31:0] mul_13_reg_3251;
reg   [31:0] mul_14_reg_3266;
reg   [31:0] mul_15_reg_3271;
reg   [31:0] mul_16_reg_3286;
reg   [31:0] mul_1_reg_3291;
reg   [31:0] mul_1_reg_3291_pp0_iter1_reg;
wire   [10:0] add_ln49_72_fu_2187_p2;
reg   [10:0] add_ln49_72_reg_3296;
reg   [31:0] mul_1_1_reg_3315;
reg   [31:0] mul_1_1_reg_3315_pp0_iter1_reg;
reg   [31:0] mul_1_2_reg_3320;
reg   [31:0] mul_1_2_reg_3320_pp0_iter1_reg;
reg   [31:0] mul_1_3_reg_3335;
reg   [31:0] mul_1_3_reg_3335_pp0_iter1_reg;
reg   [31:0] mul_1_4_reg_3340;
reg   [31:0] mul_1_4_reg_3340_pp0_iter1_reg;
reg   [31:0] mul_1_5_reg_3355;
reg   [31:0] mul_1_5_reg_3355_pp0_iter1_reg;
reg   [31:0] mul_1_6_reg_3360;
reg   [31:0] mul_1_6_reg_3360_pp0_iter1_reg;
wire   [10:0] add_ln49_80_fu_2287_p2;
reg   [10:0] add_ln49_80_reg_3370;
reg   [31:0] mul_2_reg_3385;
reg   [31:0] mul_2_reg_3385_pp0_iter1_reg;
reg   [31:0] mul_2_1_reg_3390;
reg   [31:0] mul_2_1_reg_3390_pp0_iter1_reg;
reg   [31:0] mul_2_1_reg_3390_pp0_iter2_reg;
reg   [31:0] mul_2_2_reg_3405;
reg   [31:0] mul_2_2_reg_3405_pp0_iter1_reg;
reg   [31:0] mul_2_2_reg_3405_pp0_iter2_reg;
reg   [31:0] mul_2_3_reg_3410;
reg   [31:0] mul_2_3_reg_3410_pp0_iter1_reg;
reg   [31:0] mul_2_3_reg_3410_pp0_iter2_reg;
reg   [31:0] mul_2_4_reg_3425;
reg   [31:0] mul_2_4_reg_3425_pp0_iter1_reg;
reg   [31:0] mul_2_4_reg_3425_pp0_iter2_reg;
reg   [31:0] mul_2_5_reg_3430;
reg   [31:0] mul_2_5_reg_3430_pp0_iter1_reg;
reg   [31:0] mul_2_5_reg_3430_pp0_iter2_reg;
reg   [31:0] mul_2_6_reg_3445;
reg   [31:0] mul_2_6_reg_3445_pp0_iter1_reg;
reg   [31:0] mul_2_6_reg_3445_pp0_iter2_reg;
reg   [31:0] mul_3_reg_3450;
reg   [31:0] mul_3_reg_3450_pp0_iter1_reg;
reg   [31:0] mul_3_reg_3450_pp0_iter2_reg;
wire   [10:0] add_ln49_88_fu_2386_p2;
reg   [10:0] add_ln49_88_reg_3455;
reg   [31:0] mul_3_1_reg_3474;
reg   [31:0] mul_3_1_reg_3474_pp0_iter1_reg;
reg   [31:0] mul_3_1_reg_3474_pp0_iter2_reg;
reg   [31:0] mul_3_1_reg_3474_pp0_iter3_reg;
reg   [31:0] mul_3_2_reg_3479;
reg   [31:0] mul_3_2_reg_3479_pp0_iter1_reg;
reg   [31:0] mul_3_2_reg_3479_pp0_iter2_reg;
reg   [31:0] mul_3_2_reg_3479_pp0_iter3_reg;
reg   [31:0] mul_3_3_reg_3494;
reg   [31:0] mul_3_3_reg_3494_pp0_iter1_reg;
reg   [31:0] mul_3_3_reg_3494_pp0_iter2_reg;
reg   [31:0] mul_3_3_reg_3494_pp0_iter3_reg;
reg   [31:0] mul_3_4_reg_3499;
reg   [31:0] mul_3_4_reg_3499_pp0_iter1_reg;
reg   [31:0] mul_3_4_reg_3499_pp0_iter2_reg;
reg   [31:0] mul_3_4_reg_3499_pp0_iter3_reg;
wire   [5:0] zext_ln36_fu_2448_p1;
reg   [5:0] zext_ln36_reg_3514;
reg   [31:0] mul_3_5_reg_3519;
reg   [31:0] mul_3_5_reg_3519_pp0_iter1_reg;
reg   [31:0] mul_3_5_reg_3519_pp0_iter2_reg;
reg   [31:0] mul_3_5_reg_3519_pp0_iter3_reg;
reg   [31:0] mul_3_6_reg_3524;
reg   [31:0] mul_3_6_reg_3524_pp0_iter1_reg;
reg   [31:0] mul_3_6_reg_3524_pp0_iter2_reg;
reg   [31:0] mul_3_6_reg_3524_pp0_iter3_reg;
wire   [10:0] add_ln49_96_fu_2486_p2;
reg   [10:0] add_ln49_96_reg_3534;
reg   [31:0] mul_4_reg_3549;
reg   [31:0] mul_4_reg_3549_pp0_iter1_reg;
reg   [31:0] mul_4_reg_3549_pp0_iter2_reg;
reg   [31:0] mul_4_reg_3549_pp0_iter3_reg;
reg   [31:0] mul_4_1_reg_3554;
reg   [31:0] mul_4_1_reg_3554_pp0_iter1_reg;
reg   [31:0] mul_4_1_reg_3554_pp0_iter2_reg;
reg   [31:0] mul_4_1_reg_3554_pp0_iter3_reg;
reg   [31:0] mul_4_1_reg_3554_pp0_iter4_reg;
reg   [31:0] mul_4_2_reg_3569;
reg   [31:0] mul_4_2_reg_3569_pp0_iter1_reg;
reg   [31:0] mul_4_2_reg_3569_pp0_iter2_reg;
reg   [31:0] mul_4_2_reg_3569_pp0_iter3_reg;
reg   [31:0] mul_4_2_reg_3569_pp0_iter4_reg;
reg   [31:0] mul_4_3_reg_3574;
reg   [31:0] mul_4_3_reg_3574_pp0_iter1_reg;
reg   [31:0] mul_4_3_reg_3574_pp0_iter2_reg;
reg   [31:0] mul_4_3_reg_3574_pp0_iter3_reg;
reg   [31:0] mul_4_3_reg_3574_pp0_iter4_reg;
wire   [10:0] add_ln49_102_fu_2538_p2;
reg   [10:0] add_ln49_102_reg_3589;
wire   [10:0] add_ln49_103_fu_2542_p2;
reg   [10:0] add_ln49_103_reg_3594;
wire   [10:0] add_ln49_105_fu_2577_p2;
reg   [10:0] add_ln49_105_reg_3599;
wire   [10:0] add_ln49_106_fu_2582_p2;
reg   [10:0] add_ln49_106_reg_3604;
wire   [10:0] add_ln49_107_fu_2587_p2;
reg   [10:0] add_ln49_107_reg_3609;
wire   [10:0] add_ln49_108_fu_2592_p2;
reg   [10:0] add_ln49_108_reg_3614;
wire   [10:0] add_ln49_109_fu_2597_p2;
reg   [10:0] add_ln49_109_reg_3619;
wire   [10:0] add_ln49_110_fu_2602_p2;
reg   [10:0] add_ln49_110_reg_3624;
wire   [10:0] add_ln49_111_fu_2607_p2;
reg   [10:0] add_ln49_111_reg_3629;
reg   [31:0] mul_4_4_reg_3634;
reg   [31:0] mul_4_4_reg_3634_pp0_iter1_reg;
reg   [31:0] mul_4_4_reg_3634_pp0_iter2_reg;
reg   [31:0] mul_4_4_reg_3634_pp0_iter3_reg;
reg   [31:0] mul_4_4_reg_3634_pp0_iter4_reg;
reg   [31:0] mul_4_5_reg_3639;
reg   [31:0] mul_4_5_reg_3639_pp0_iter1_reg;
reg   [31:0] mul_4_5_reg_3639_pp0_iter2_reg;
reg   [31:0] mul_4_5_reg_3639_pp0_iter3_reg;
reg   [31:0] mul_4_5_reg_3639_pp0_iter4_reg;
reg   [31:0] mul_4_6_reg_3654;
reg   [31:0] mul_4_6_reg_3654_pp0_iter1_reg;
reg   [31:0] mul_4_6_reg_3654_pp0_iter2_reg;
reg   [31:0] mul_4_6_reg_3654_pp0_iter3_reg;
reg   [31:0] mul_4_6_reg_3654_pp0_iter4_reg;
reg   [31:0] mul_5_reg_3659;
reg   [31:0] mul_5_reg_3659_pp0_iter1_reg;
reg   [31:0] mul_5_reg_3659_pp0_iter2_reg;
reg   [31:0] mul_5_reg_3659_pp0_iter3_reg;
reg   [31:0] mul_5_reg_3659_pp0_iter4_reg;
reg   [31:0] mul_5_1_reg_3674;
reg   [31:0] mul_5_1_reg_3674_pp0_iter1_reg;
reg   [31:0] mul_5_1_reg_3674_pp0_iter2_reg;
reg   [31:0] mul_5_1_reg_3674_pp0_iter3_reg;
reg   [31:0] mul_5_1_reg_3674_pp0_iter4_reg;
reg   [31:0] mul_5_1_reg_3674_pp0_iter5_reg;
reg   [31:0] mul_5_2_reg_3679;
reg   [31:0] mul_5_2_reg_3679_pp0_iter1_reg;
reg   [31:0] mul_5_2_reg_3679_pp0_iter2_reg;
reg   [31:0] mul_5_2_reg_3679_pp0_iter3_reg;
reg   [31:0] mul_5_2_reg_3679_pp0_iter4_reg;
reg   [31:0] mul_5_2_reg_3679_pp0_iter5_reg;
reg   [31:0] mul_5_3_reg_3694;
reg   [31:0] mul_5_3_reg_3694_pp0_iter2_reg;
reg   [31:0] mul_5_3_reg_3694_pp0_iter3_reg;
reg   [31:0] mul_5_3_reg_3694_pp0_iter4_reg;
reg   [31:0] mul_5_3_reg_3694_pp0_iter5_reg;
reg   [31:0] mul_5_3_reg_3694_pp0_iter6_reg;
reg   [31:0] mul_5_4_reg_3699;
reg   [31:0] mul_5_4_reg_3699_pp0_iter2_reg;
reg   [31:0] mul_5_4_reg_3699_pp0_iter3_reg;
reg   [31:0] mul_5_4_reg_3699_pp0_iter4_reg;
reg   [31:0] mul_5_4_reg_3699_pp0_iter5_reg;
reg   [31:0] mul_5_4_reg_3699_pp0_iter6_reg;
reg   [31:0] mul_5_5_reg_3714;
reg   [31:0] mul_5_5_reg_3714_pp0_iter2_reg;
reg   [31:0] mul_5_5_reg_3714_pp0_iter3_reg;
reg   [31:0] mul_5_5_reg_3714_pp0_iter4_reg;
reg   [31:0] mul_5_5_reg_3714_pp0_iter5_reg;
reg   [31:0] mul_5_5_reg_3714_pp0_iter6_reg;
reg   [31:0] mul_5_6_reg_3719;
reg   [31:0] mul_5_6_reg_3719_pp0_iter2_reg;
reg   [31:0] mul_5_6_reg_3719_pp0_iter3_reg;
reg   [31:0] mul_5_6_reg_3719_pp0_iter4_reg;
reg   [31:0] mul_5_6_reg_3719_pp0_iter5_reg;
reg   [31:0] mul_5_6_reg_3719_pp0_iter6_reg;
reg   [31:0] mul_6_reg_3729;
reg   [31:0] mul_6_reg_3729_pp0_iter2_reg;
reg   [31:0] mul_6_reg_3729_pp0_iter3_reg;
reg   [31:0] mul_6_reg_3729_pp0_iter4_reg;
reg   [31:0] mul_6_reg_3729_pp0_iter5_reg;
reg   [31:0] mul_6_reg_3729_pp0_iter6_reg;
reg   [31:0] mul_6_1_reg_3734;
reg   [31:0] mul_6_1_reg_3734_pp0_iter2_reg;
reg   [31:0] mul_6_1_reg_3734_pp0_iter3_reg;
reg   [31:0] mul_6_1_reg_3734_pp0_iter4_reg;
reg   [31:0] mul_6_1_reg_3734_pp0_iter5_reg;
reg   [31:0] mul_6_1_reg_3734_pp0_iter6_reg;
reg   [31:0] mul_6_1_reg_3734_pp0_iter7_reg;
reg   [31:0] mul_6_2_reg_3744;
reg   [31:0] mul_6_2_reg_3744_pp0_iter2_reg;
reg   [31:0] mul_6_2_reg_3744_pp0_iter3_reg;
reg   [31:0] mul_6_2_reg_3744_pp0_iter4_reg;
reg   [31:0] mul_6_2_reg_3744_pp0_iter5_reg;
reg   [31:0] mul_6_2_reg_3744_pp0_iter6_reg;
reg   [31:0] mul_6_2_reg_3744_pp0_iter7_reg;
reg   [31:0] mul_6_3_reg_3749;
reg   [31:0] mul_6_3_reg_3749_pp0_iter2_reg;
reg   [31:0] mul_6_3_reg_3749_pp0_iter3_reg;
reg   [31:0] mul_6_3_reg_3749_pp0_iter4_reg;
reg   [31:0] mul_6_3_reg_3749_pp0_iter5_reg;
reg   [31:0] mul_6_3_reg_3749_pp0_iter6_reg;
reg   [31:0] mul_6_3_reg_3749_pp0_iter7_reg;
reg   [31:0] mul_6_4_reg_3754;
reg   [31:0] mul_6_4_reg_3754_pp0_iter2_reg;
reg   [31:0] mul_6_4_reg_3754_pp0_iter3_reg;
reg   [31:0] mul_6_4_reg_3754_pp0_iter4_reg;
reg   [31:0] mul_6_4_reg_3754_pp0_iter5_reg;
reg   [31:0] mul_6_4_reg_3754_pp0_iter6_reg;
reg   [31:0] mul_6_4_reg_3754_pp0_iter7_reg;
reg   [31:0] mul_6_5_reg_3759;
reg   [31:0] mul_6_5_reg_3759_pp0_iter2_reg;
reg   [31:0] mul_6_5_reg_3759_pp0_iter3_reg;
reg   [31:0] mul_6_5_reg_3759_pp0_iter4_reg;
reg   [31:0] mul_6_5_reg_3759_pp0_iter5_reg;
reg   [31:0] mul_6_5_reg_3759_pp0_iter6_reg;
reg   [31:0] mul_6_5_reg_3759_pp0_iter7_reg;
reg   [31:0] mul_6_6_reg_3764;
reg   [31:0] mul_6_6_reg_3764_pp0_iter2_reg;
reg   [31:0] mul_6_6_reg_3764_pp0_iter3_reg;
reg   [31:0] mul_6_6_reg_3764_pp0_iter4_reg;
reg   [31:0] mul_6_6_reg_3764_pp0_iter5_reg;
reg   [31:0] mul_6_6_reg_3764_pp0_iter6_reg;
reg   [31:0] mul_6_6_reg_3764_pp0_iter7_reg;
reg   [31:0] w_sum_72_reg_3769;
reg   [31:0] x_assign_reg_3774;
wire   [31:0] select_ln54_fu_2723_p3;
reg   [31:0] select_ln54_reg_3780;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage9_subdone;
wire   [63:0] zext_ln49_66_fu_1919_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln49_68_fu_1940_p1;
wire   [63:0] zext_ln49_70_fu_1963_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln49_72_fu_1982_p1;
wire   [63:0] zext_ln49_74_fu_2005_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln49_76_fu_2025_p1;
wire   [63:0] zext_ln49_78_fu_2054_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln49_81_fu_2099_p1;
wire   [63:0] zext_ln49_82_fu_2108_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln49_83_fu_2117_p1;
wire   [63:0] zext_ln49_84_fu_2126_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln49_85_fu_2135_p1;
wire   [63:0] zext_ln49_86_fu_2144_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] zext_ln49_87_fu_2153_p1;
wire   [63:0] zext_ln49_90_fu_2198_p1;
wire   [63:0] zext_ln49_91_fu_2208_p1;
wire   [63:0] zext_ln49_92_fu_2217_p1;
wire    ap_block_pp0_stage10;
wire   [63:0] zext_ln49_93_fu_2226_p1;
wire   [63:0] zext_ln49_94_fu_2235_p1;
wire    ap_block_pp0_stage11;
wire   [63:0] zext_ln49_95_fu_2244_p1;
wire   [63:0] zext_ln49_96_fu_2253_p1;
wire    ap_block_pp0_stage12;
wire   [63:0] zext_ln49_99_fu_2298_p1;
wire   [63:0] zext_ln49_100_fu_2307_p1;
wire    ap_block_pp0_stage13;
wire   [63:0] zext_ln49_101_fu_2316_p1;
wire   [63:0] zext_ln49_102_fu_2325_p1;
wire    ap_block_pp0_stage14;
wire   [63:0] zext_ln49_103_fu_2334_p1;
wire   [63:0] zext_ln49_104_fu_2343_p1;
wire    ap_block_pp0_stage15;
wire   [63:0] zext_ln49_105_fu_2352_p1;
wire   [63:0] zext_ln49_108_fu_2397_p1;
wire    ap_block_pp0_stage16;
wire   [63:0] zext_ln49_109_fu_2407_p1;
wire   [63:0] zext_ln49_110_fu_2416_p1;
wire    ap_block_pp0_stage17;
wire   [63:0] zext_ln49_111_fu_2425_p1;
wire   [63:0] zext_ln49_112_fu_2434_p1;
wire    ap_block_pp0_stage18;
wire   [63:0] zext_ln49_113_fu_2443_p1;
wire   [63:0] zext_ln49_114_fu_2455_p1;
wire    ap_block_pp0_stage19;
wire   [63:0] zext_ln49_116_fu_2497_p1;
wire   [63:0] zext_ln49_117_fu_2506_p1;
wire    ap_block_pp0_stage20;
wire   [63:0] zext_ln49_118_fu_2515_p1;
wire   [63:0] zext_ln49_119_fu_2524_p1;
wire    ap_block_pp0_stage21;
wire   [63:0] zext_ln49_120_fu_2533_p1;
wire   [63:0] zext_ln49_121_fu_2612_p1;
wire    ap_block_pp0_stage22;
wire   [63:0] zext_ln49_122_fu_2616_p1;
wire   [63:0] zext_ln49_124_fu_2620_p1;
wire    ap_block_pp0_stage23;
wire   [63:0] zext_ln49_125_fu_2624_p1;
wire   [63:0] zext_ln49_126_fu_2628_p1;
wire    ap_block_pp0_stage24;
wire   [63:0] zext_ln49_127_fu_2632_p1;
wire   [63:0] zext_ln49_128_fu_2636_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln49_129_fu_2640_p1;
wire   [63:0] zext_ln49_130_fu_2678_p1;
wire    ap_block_pp0_stage1;
reg   [1:0] pc_fu_402;
wire   [1:0] add_ln36_fu_2036_p2;
wire    ap_loop_init;
reg   [1:0] pr_fu_406;
reg   [3:0] indvar_flatten_fu_410;
wire   [3:0] select_ln33_4_fu_2649_p3;
reg   [4:0] c_fu_414;
reg   [6:0] indvar_flatten11_fu_418;
wire   [6:0] select_ln28_4_fu_2661_p3;
reg   [4:0] r_fu_422;
reg   [9:0] indvar_flatten31_fu_426;
wire   [9:0] add_ln25_2_fu_1686_p2;
reg    ap_block_pp0_stage9_01001;
reg   [31:0] grp_fu_844_p0;
reg   [31:0] grp_fu_844_p1;
reg   [31:0] grp_fu_849_p0;
reg   [31:0] grp_fu_849_p1;
reg   [31:0] grp_fu_853_p0;
reg   [31:0] grp_fu_853_p1;
reg   [31:0] grp_fu_858_p0;
reg   [31:0] grp_fu_858_p1;
wire   [31:0] tmp_fu_942_p4;
wire   [31:0] w_fu_956_p4;
wire   [31:0] w_1_fu_970_p4;
wire   [31:0] w_2_fu_984_p4;
wire   [31:0] w_3_fu_998_p4;
wire   [31:0] w_4_fu_1012_p4;
wire   [31:0] w_5_fu_1026_p4;
wire   [31:0] w_6_fu_1040_p4;
wire   [31:0] w_7_fu_1054_p4;
wire   [31:0] w_8_fu_1068_p4;
wire   [31:0] w_9_fu_1082_p4;
wire   [31:0] w_48_fu_1096_p4;
wire   [31:0] w_10_fu_1110_p4;
wire   [31:0] w_11_fu_1124_p4;
wire   [31:0] w_12_fu_1138_p4;
wire   [31:0] w_13_fu_1152_p4;
wire   [31:0] w_14_fu_1166_p4;
wire   [31:0] w_15_fu_1180_p4;
wire   [31:0] w_16_fu_1194_p4;
wire   [31:0] w_17_fu_1208_p4;
wire   [31:0] w_18_fu_1222_p4;
wire   [31:0] w_19_fu_1236_p4;
wire   [31:0] w_20_fu_1250_p4;
wire   [31:0] w_21_fu_1264_p4;
wire   [31:0] w_22_fu_1278_p4;
wire   [31:0] w_23_fu_1292_p4;
wire   [31:0] w_24_fu_1306_p4;
wire   [31:0] w_25_fu_1320_p4;
wire   [31:0] w_26_fu_1334_p4;
wire   [31:0] w_27_fu_1348_p4;
wire   [31:0] w_28_fu_1362_p4;
wire   [31:0] w_29_fu_1376_p4;
wire   [31:0] w_30_fu_1390_p4;
wire   [31:0] w_31_fu_1404_p4;
wire   [31:0] w_32_fu_1418_p4;
wire   [31:0] w_33_fu_1432_p4;
wire   [31:0] w_34_fu_1446_p4;
wire   [31:0] w_35_fu_1460_p4;
wire   [31:0] w_36_fu_1474_p4;
wire   [31:0] w_37_fu_1488_p4;
wire   [31:0] w_38_fu_1502_p4;
wire   [31:0] w_39_fu_1516_p4;
wire   [31:0] w_40_fu_1530_p4;
wire   [31:0] w_41_fu_1544_p4;
wire   [31:0] w_42_fu_1558_p4;
wire   [31:0] w_43_fu_1572_p4;
wire   [31:0] w_44_fu_1586_p4;
wire   [31:0] w_45_fu_1600_p4;
wire   [31:0] w_46_fu_1614_p4;
wire   [31:0] w_47_fu_1628_p4;
wire   [0:0] icmp_ln33_fu_1742_p2;
wire   [0:0] xor_ln25_fu_1730_p2;
wire   [4:0] add_ln25_fu_1710_p2;
wire   [4:0] select_ln25_fu_1722_p3;
wire   [0:0] and_ln25_2_fu_1748_p2;
wire   [0:0] xor_ln28_fu_1782_p2;
wire   [0:0] or_ln28_2_fu_1788_p2;
wire   [0:0] and_ln25_fu_1794_p2;
wire   [0:0] icmp_ln36_fu_1736_p2;
wire   [4:0] add_ln28_fu_1762_p2;
wire   [1:0] select_ln28_fu_1774_p3;
wire   [0:0] and_ln28_fu_1800_p2;
wire   [0:0] or_ln33_fu_1820_p2;
wire   [0:0] or_ln33_2_fu_1826_p2;
wire   [1:0] add_ln33_fu_1814_p2;
wire   [4:0] zext_ln33_fu_1863_p1;
wire   [9:0] tmp_358_fu_1871_p3;
wire   [5:0] tmp_359_fu_1883_p3;
wire   [10:0] zext_ln49_fu_1879_p1;
wire   [10:0] zext_ln49_64_fu_1891_p1;
wire   [4:0] zext_ln36_1_fu_1901_p1;
wire   [10:0] add_ln49_57_fu_1913_p2;
wire   [4:0] add_ln49_fu_1924_p2;
wire   [10:0] add_ln49_58_fu_1934_p2;
wire   [4:0] add_ln49_1_fu_1949_p2;
wire   [10:0] add_ln49_59_fu_1958_p2;
wire   [4:0] add_ln49_2_fu_1968_p2;
wire   [10:0] add_ln49_60_fu_1977_p2;
wire   [5:0] zext_ln48_4_fu_1987_p1;
wire   [5:0] add_ln49_3_fu_1990_p2;
wire   [10:0] add_ln49_61_fu_2000_p2;
wire   [5:0] add_ln49_4_fu_2010_p2;
wire   [10:0] add_ln49_62_fu_2020_p2;
wire   [10:0] add_ln49_63_fu_2049_p2;
wire   [4:0] empty_46_fu_2059_p2;
wire   [9:0] tmp_360_fu_2064_p3;
wire   [5:0] tmp_361_fu_2076_p3;
wire   [10:0] zext_ln49_79_fu_2072_p1;
wire   [10:0] zext_ln49_80_fu_2084_p1;
wire   [10:0] add_ln49_65_fu_2094_p2;
wire   [10:0] add_ln49_66_fu_2104_p2;
wire   [10:0] add_ln49_67_fu_2113_p2;
wire   [10:0] add_ln49_68_fu_2122_p2;
wire   [10:0] add_ln49_69_fu_2131_p2;
wire   [10:0] add_ln49_70_fu_2140_p2;
wire   [10:0] add_ln49_71_fu_2149_p2;
wire   [4:0] empty_47_fu_2158_p2;
wire   [9:0] tmp_362_fu_2163_p3;
wire   [5:0] tmp_363_fu_2175_p3;
wire   [10:0] zext_ln49_88_fu_2171_p1;
wire   [10:0] zext_ln49_89_fu_2183_p1;
wire   [10:0] add_ln49_73_fu_2193_p2;
wire   [10:0] add_ln49_74_fu_2203_p2;
wire   [10:0] add_ln49_75_fu_2213_p2;
wire   [10:0] add_ln49_76_fu_2222_p2;
wire   [10:0] add_ln49_77_fu_2231_p2;
wire   [10:0] add_ln49_78_fu_2240_p2;
wire   [10:0] add_ln49_79_fu_2249_p2;
wire   [4:0] empty_48_fu_2258_p2;
wire   [9:0] tmp_364_fu_2263_p3;
wire   [5:0] tmp_365_fu_2275_p3;
wire   [10:0] zext_ln49_97_fu_2271_p1;
wire   [10:0] zext_ln49_98_fu_2283_p1;
wire   [10:0] add_ln49_81_fu_2293_p2;
wire   [10:0] add_ln49_82_fu_2303_p2;
wire   [10:0] add_ln49_83_fu_2312_p2;
wire   [10:0] add_ln49_84_fu_2321_p2;
wire   [10:0] add_ln49_85_fu_2330_p2;
wire   [10:0] add_ln49_86_fu_2339_p2;
wire   [10:0] add_ln49_87_fu_2348_p2;
wire   [4:0] empty_49_fu_2357_p2;
wire   [9:0] tmp_366_fu_2362_p3;
wire   [5:0] tmp_367_fu_2374_p3;
wire   [10:0] zext_ln49_106_fu_2370_p1;
wire   [10:0] zext_ln49_107_fu_2382_p1;
wire   [10:0] add_ln49_89_fu_2392_p2;
wire   [10:0] add_ln49_90_fu_2402_p2;
wire   [10:0] add_ln49_91_fu_2412_p2;
wire   [10:0] add_ln49_92_fu_2421_p2;
wire   [10:0] add_ln49_93_fu_2430_p2;
wire   [10:0] add_ln49_94_fu_2439_p2;
wire   [10:0] add_ln49_95_fu_2451_p2;
wire   [5:0] empty_50_fu_2460_p2;
wire   [6:0] tmp_369_fu_2474_p3;
wire   [10:0] tmp_368_fu_2466_p3;
wire   [10:0] zext_ln49_115_fu_2482_p1;
wire   [10:0] add_ln49_97_fu_2492_p2;
wire   [10:0] add_ln49_98_fu_2502_p2;
wire   [10:0] add_ln49_99_fu_2511_p2;
wire   [10:0] add_ln49_100_fu_2520_p2;
wire   [10:0] add_ln49_101_fu_2529_p2;
wire   [5:0] empty_51_fu_2546_p2;
wire   [6:0] tmp_371_fu_2559_p3;
wire   [10:0] tmp_370_fu_2551_p3;
wire   [10:0] zext_ln49_123_fu_2567_p1;
wire   [10:0] add_ln49_104_fu_2571_p2;
wire   [3:0] add_ln33_2_fu_2644_p2;
wire   [6:0] add_ln28_2_fu_2656_p2;
wire   [31:0] bitcast_ln7_fu_2682_p1;
wire   [7:0] tmp_s_fu_2685_p4;
wire   [22:0] trunc_ln7_fu_2695_p1;
wire   [0:0] icmp_ln7_2_fu_2705_p2;
wire   [0:0] icmp_ln7_fu_2699_p2;
wire   [0:0] or_ln7_fu_2711_p2;
wire   [0:0] grp_fu_865_p2;
wire   [0:0] and_ln7_fu_2717_p2;
reg    grp_fu_844_ce;
reg    grp_fu_849_ce;
reg    grp_fu_853_ce;
reg    grp_fu_858_ce;
reg    grp_fu_865_ce;
wire    ap_block_pp0_stage7_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter7_stage9;
reg    ap_idle_pp0_0to6;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg   [24:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to8;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_pp0_stage15_subdone;
wire    ap_block_pp0_stage16_subdone;
wire    ap_block_pp0_stage17_subdone;
wire    ap_block_pp0_stage18_subdone;
wire    ap_block_pp0_stage19_subdone;
wire    ap_block_pp0_stage20_subdone;
wire    ap_block_pp0_stage21_subdone;
wire    ap_block_pp0_stage22_subdone;
wire    ap_block_pp0_stage23_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 25'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 pc_fu_402 = 2'd0;
#0 pr_fu_406 = 2'd0;
#0 indvar_flatten_fu_410 = 4'd0;
#0 c_fu_414 = 5'd0;
#0 indvar_flatten11_fu_418 = 7'd0;
#0 r_fu_422 = 5'd0;
#0 indvar_flatten31_fu_426 = 10'd0;
#0 ap_done_reg = 1'b0;
end

cnn_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U63(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_844_p0),
    .din1(grp_fu_844_p1),
    .ce(grp_fu_844_ce),
    .dout(grp_fu_844_p2)
);

cnn_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U64(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_849_p0),
    .din1(grp_fu_849_p1),
    .ce(grp_fu_849_ce),
    .dout(grp_fu_849_p2)
);

cnn_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U65(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_853_p0),
    .din1(grp_fu_853_p1),
    .ce(grp_fu_853_ce),
    .dout(grp_fu_853_p2)
);

cnn_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U66(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_858_p0),
    .din1(grp_fu_858_p1),
    .ce(grp_fu_858_ce),
    .dout(grp_fu_858_p2)
);

cnn_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U67(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_assign_reg_3774),
    .din1(32'd0),
    .ce(grp_fu_865_ce),
    .opcode(5'd2),
    .dout(grp_fu_865_p2)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U68(
    .din0(32'd3140477106),
    .din1(32'd3201061192),
    .din2(32'd3178866846),
    .din3(tmp_fu_942_p4),
    .din4(filter),
    .dout(tmp_fu_942_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U69(
    .din0(32'd3215101731),
    .din1(32'd1044775474),
    .din2(32'd3193150704),
    .din3(w_fu_956_p4),
    .din4(filter),
    .dout(w_fu_956_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U70(
    .din0(32'd3207667077),
    .din1(32'd1049868496),
    .din2(32'd1013453459),
    .din3(w_1_fu_970_p4),
    .din4(filter),
    .dout(w_1_fu_970_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U71(
    .din0(32'd3180830686),
    .din1(32'd1031933837),
    .din2(32'd3184915394),
    .din3(w_2_fu_984_p4),
    .din4(filter),
    .dout(w_2_fu_984_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U72(
    .din0(32'd1048023966),
    .din1(32'd1023441228),
    .din2(32'd3182232229),
    .din3(w_3_fu_998_p4),
    .din4(filter),
    .dout(w_3_fu_998_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U73(
    .din0(32'd1052668640),
    .din1(32'd1047806451),
    .din2(32'd1042130312),
    .din3(w_4_fu_1012_p4),
    .din4(filter),
    .dout(w_4_fu_1012_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U74(
    .din0(32'd1046311769),
    .din1(32'd1029397320),
    .din2(32'd3166903299),
    .din3(w_5_fu_1026_p4),
    .din4(filter),
    .dout(w_5_fu_1026_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U75(
    .din0(32'd3197542918),
    .din1(32'd1040340906),
    .din2(32'd3165793186),
    .din3(w_6_fu_1040_p4),
    .din4(filter),
    .dout(w_6_fu_1040_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U76(
    .din0(32'd3215179741),
    .din1(32'd3196647402),
    .din2(32'd3191332159),
    .din3(w_7_fu_1054_p4),
    .din4(filter),
    .dout(w_7_fu_1054_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U77(
    .din0(32'd3204939169),
    .din1(32'd3194013172),
    .din2(32'd1051293478),
    .din3(w_8_fu_1068_p4),
    .din4(filter),
    .dout(w_8_fu_1068_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U78(
    .din0(32'd1049128277),
    .din1(32'd1026810300),
    .din2(32'd3196896374),
    .din3(w_9_fu_1082_p4),
    .din4(filter),
    .dout(w_9_fu_1082_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U79(
    .din0(32'd3163696645),
    .din1(32'd3198304991),
    .din2(32'd3186515664),
    .din3(w_48_fu_1096_p4),
    .din4(filter),
    .dout(w_48_fu_1096_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U80(
    .din0(32'd3189238664),
    .din1(32'd3191978784),
    .din2(32'd3187730386),
    .din3(w_10_fu_1110_p4),
    .din4(filter),
    .dout(w_10_fu_1110_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U81(
    .din0(32'd3194311387),
    .din1(32'd1052292209),
    .din2(32'd1050894318),
    .din3(w_11_fu_1124_p4),
    .din4(filter),
    .dout(w_11_fu_1124_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U82(
    .din0(32'd3196219702),
    .din1(32'd1030557281),
    .din2(32'd3200441366),
    .din3(w_12_fu_1138_p4),
    .din4(filter),
    .dout(w_12_fu_1138_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U83(
    .din0(32'd3216717186),
    .din1(32'd3201255786),
    .din2(32'd3192595157),
    .din3(w_13_fu_1152_p4),
    .din4(filter),
    .dout(w_13_fu_1152_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U84(
    .din0(32'd3192477848),
    .din1(32'd3206492091),
    .din2(32'd1050290758),
    .din3(w_14_fu_1166_p4),
    .din4(filter),
    .dout(w_14_fu_1166_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U85(
    .din0(32'd1040046842),
    .din1(32'd3110645754),
    .din2(32'd1046601956),
    .din3(w_15_fu_1180_p4),
    .din4(filter),
    .dout(w_15_fu_1180_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U86(
    .din0(32'd1031538811),
    .din1(32'd1055452642),
    .din2(32'd3189970841),
    .din3(w_16_fu_1194_p4),
    .din4(filter),
    .dout(w_16_fu_1194_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U87(
    .din0(32'd1048586954),
    .din1(32'd1049108135),
    .din2(32'd3158938735),
    .din3(w_17_fu_1208_p4),
    .din4(filter),
    .dout(w_17_fu_1208_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U88(
    .din0(32'd3189669715),
    .din1(32'd1044316314),
    .din2(32'd3193515380),
    .din3(w_18_fu_1222_p4),
    .din4(filter),
    .dout(w_18_fu_1222_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U89(
    .din0(32'd3196555104),
    .din1(32'd3163937748),
    .din2(32'd3186599382),
    .din3(w_19_fu_1236_p4),
    .din4(filter),
    .dout(w_19_fu_1236_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U90(
    .din0(32'd3214631494),
    .din1(32'd3208319757),
    .din2(32'd1051330252),
    .din3(w_20_fu_1250_p4),
    .din4(filter),
    .dout(w_20_fu_1250_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U91(
    .din0(32'd1024427012),
    .din1(32'd3196880563),
    .din2(32'd1057041275),
    .din3(w_21_fu_1264_p4),
    .din4(filter),
    .dout(w_21_fu_1264_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U92(
    .din0(32'd1052932397),
    .din1(32'd1057551954),
    .din2(32'd3174348561),
    .din3(w_22_fu_1278_p4),
    .din4(filter),
    .dout(w_22_fu_1278_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U93(
    .din0(32'd1042646479),
    .din1(32'd1057447787),
    .din2(32'd3200101551),
    .din3(w_23_fu_1292_p4),
    .din4(filter),
    .dout(w_23_fu_1292_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U94(
    .din0(32'd1044243138),
    .din1(32'd1058248024),
    .din2(32'd3206113173),
    .din3(w_24_fu_1306_p4),
    .din4(filter),
    .dout(w_24_fu_1306_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U95(
    .din0(32'd3194408926),
    .din1(32'd3165913128),
    .din2(32'd3206760156),
    .din3(w_25_fu_1320_p4),
    .din4(filter),
    .dout(w_25_fu_1320_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U96(
    .din0(32'd3199684925),
    .din1(32'd3171960190),
    .din2(32'd3208256364),
    .din3(w_26_fu_1334_p4),
    .din4(filter),
    .dout(w_26_fu_1334_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U97(
    .din0(32'd3208053598),
    .din1(32'd3205910357),
    .din2(32'd1054996784),
    .din3(w_27_fu_1348_p4),
    .din4(filter),
    .dout(w_27_fu_1348_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U98(
    .din0(32'd3191435420),
    .din1(32'd1051696422),
    .din2(32'd1050506529),
    .din3(w_28_fu_1362_p4),
    .din4(filter),
    .dout(w_28_fu_1362_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U99(
    .din0(32'd1052907364),
    .din1(32'd1061566943),
    .din2(32'd1022849244),
    .din3(w_29_fu_1376_p4),
    .din4(filter),
    .dout(w_29_fu_1376_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U100(
    .din0(32'd3163349688),
    .din1(32'd1060464200),
    .din2(32'd3161308578),
    .din3(w_30_fu_1390_p4),
    .din4(filter),
    .dout(w_30_fu_1390_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U101(
    .din0(32'd3188012939),
    .din1(32'd3193629044),
    .din2(32'd3205131210),
    .din3(w_31_fu_1404_p4),
    .din4(filter),
    .dout(w_31_fu_1404_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U102(
    .din0(32'd3184512937),
    .din1(32'd3200781739),
    .din2(32'd3206426539),
    .din3(w_32_fu_1418_p4),
    .din4(filter),
    .dout(w_32_fu_1418_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U103(
    .din0(32'd1044416334),
    .din1(32'd3199326471),
    .din2(32'd3193577522),
    .din3(w_33_fu_1432_p4),
    .din4(filter),
    .dout(w_33_fu_1432_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U104(
    .din0(32'd3203426255),
    .din1(32'd3189837606),
    .din2(32'd3191593065),
    .din3(w_34_fu_1446_p4),
    .din4(filter),
    .dout(w_34_fu_1446_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U105(
    .din0(32'd1052282362),
    .din1(32'd1060817718),
    .din2(32'd1036939584),
    .din3(w_35_fu_1460_p4),
    .din4(filter),
    .dout(w_35_fu_1460_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U106(
    .din0(32'd1052662748),
    .din1(32'd1060526714),
    .din2(32'd1050045485),
    .din3(w_36_fu_1474_p4),
    .din4(filter),
    .dout(w_36_fu_1474_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U107(
    .din0(32'd1051417790),
    .din1(32'd3190160335),
    .din2(32'd1055829543),
    .din3(w_37_fu_1488_p4),
    .din4(filter),
    .dout(w_37_fu_1488_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U108(
    .din0(32'd1044165862),
    .din1(32'd3195882252),
    .din2(32'd1055985951),
    .din3(w_38_fu_1502_p4),
    .din4(filter),
    .dout(w_38_fu_1502_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U109(
    .din0(32'd1016208825),
    .din1(32'd3203352862),
    .din2(32'd1054420139),
    .din3(w_39_fu_1516_p4),
    .din4(filter),
    .dout(w_39_fu_1516_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U110(
    .din0(32'd1056360012),
    .din1(32'd3204806806),
    .din2(32'd3181071598),
    .din3(w_40_fu_1530_p4),
    .din4(filter),
    .dout(w_40_fu_1530_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U111(
    .din0(32'd1043023170),
    .din1(32'd1052610675),
    .din2(32'd1036650257),
    .din3(w_41_fu_1544_p4),
    .din4(filter),
    .dout(w_41_fu_1544_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U112(
    .din0(32'd1056966645),
    .din1(32'd1047499097),
    .din2(32'd3182156874),
    .din3(w_42_fu_1558_p4),
    .din4(filter),
    .dout(w_42_fu_1558_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U113(
    .din0(32'd1043735324),
    .din1(32'd3190116671),
    .din2(32'd1029616919),
    .din3(w_43_fu_1572_p4),
    .din4(filter),
    .dout(w_43_fu_1572_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U114(
    .din0(32'd1043279377),
    .din1(32'd3206161092),
    .din2(32'd1051165843),
    .din3(w_44_fu_1586_p4),
    .din4(filter),
    .dout(w_44_fu_1586_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U115(
    .din0(32'd1052063110),
    .din1(32'd3200239046),
    .din2(32'd1059498847),
    .din3(w_45_fu_1600_p4),
    .din4(filter),
    .dout(w_45_fu_1600_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U116(
    .din0(32'd1031914626),
    .din1(32'd3206328125),
    .din2(32'd1055585926),
    .din3(w_46_fu_1614_p4),
    .din4(filter),
    .dout(w_46_fu_1614_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U117(
    .din0(32'd3185281792),
    .din1(32'd3191922642),
    .din2(32'd1055846981),
    .din3(w_47_fu_1628_p4),
    .din4(filter),
    .dout(w_47_fu_1628_p6)
);

cnn_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage24),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage9_subdone) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage24)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage9_subdone) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            ap_enable_reg_pp0_iter8 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to6 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter7_stage9))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to6 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter7_stage9))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to6 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter7_stage9))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to6 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter7_stage9))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to6 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter7_stage9))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to6 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter7_stage9))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to6 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter7_stage9))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        c_fu_414 <= 5'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln25_fu_1680_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        c_fu_414 <= select_ln28_3_fu_1806_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten11_fu_418 <= 7'd0;
        end else if (((icmp_ln25_reg_3030 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            indvar_flatten11_fu_418 <= select_ln28_4_fu_2661_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        indvar_flatten31_fu_426 <= 10'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln25_fu_1680_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        indvar_flatten31_fu_426 <= add_ln25_2_fu_1686_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_410 <= 4'd0;
        end else if (((icmp_ln25_reg_3030 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            indvar_flatten_fu_410 <= select_ln33_4_fu_2649_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        pc_fu_402 <= 2'd0;
    end else if (((icmp_ln25_reg_3030 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        pc_fu_402 <= add_ln36_fu_2036_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        pr_fu_406 <= 2'd0;
    end else if (((icmp_ln25_reg_3030 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        pr_fu_406 <= select_ln33_3_reg_3070;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        r_fu_422 <= 5'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln25_fu_1680_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        r_fu_422 <= select_ln25_2_fu_1754_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        add_ln49_102_reg_3589 <= add_ln49_102_fu_2538_p2;
        add_ln49_103_reg_3594 <= add_ln49_103_fu_2542_p2;
        add_ln49_105_reg_3599 <= add_ln49_105_fu_2577_p2;
        add_ln49_106_reg_3604 <= add_ln49_106_fu_2582_p2;
        add_ln49_107_reg_3609 <= add_ln49_107_fu_2587_p2;
        add_ln49_108_reg_3614 <= add_ln49_108_fu_2592_p2;
        add_ln49_109_reg_3619 <= add_ln49_109_fu_2597_p2;
        add_ln49_110_reg_3624 <= add_ln49_110_fu_2602_p2;
        add_ln49_111_reg_3629 <= add_ln49_111_fu_2607_p2;
        mul_4_2_reg_3569_pp0_iter1_reg <= mul_4_2_reg_3569;
        mul_4_2_reg_3569_pp0_iter2_reg <= mul_4_2_reg_3569_pp0_iter1_reg;
        mul_4_2_reg_3569_pp0_iter3_reg <= mul_4_2_reg_3569_pp0_iter2_reg;
        mul_4_2_reg_3569_pp0_iter4_reg <= mul_4_2_reg_3569_pp0_iter3_reg;
        mul_4_3_reg_3574_pp0_iter1_reg <= mul_4_3_reg_3574;
        mul_4_3_reg_3574_pp0_iter2_reg <= mul_4_3_reg_3574_pp0_iter1_reg;
        mul_4_3_reg_3574_pp0_iter3_reg <= mul_4_3_reg_3574_pp0_iter2_reg;
        mul_4_3_reg_3574_pp0_iter4_reg <= mul_4_3_reg_3574_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln49_56_reg_3085[10 : 1] <= add_ln49_56_fu_1895_p2[10 : 1];
        empty_45_reg_3094 <= empty_45_fu_1904_p2;
        empty_reg_3076 <= empty_fu_1866_p2;
        mul_6_1_reg_3734_pp0_iter2_reg <= mul_6_1_reg_3734;
        mul_6_1_reg_3734_pp0_iter3_reg <= mul_6_1_reg_3734_pp0_iter2_reg;
        mul_6_1_reg_3734_pp0_iter4_reg <= mul_6_1_reg_3734_pp0_iter3_reg;
        mul_6_1_reg_3734_pp0_iter5_reg <= mul_6_1_reg_3734_pp0_iter4_reg;
        mul_6_1_reg_3734_pp0_iter6_reg <= mul_6_1_reg_3734_pp0_iter5_reg;
        mul_6_1_reg_3734_pp0_iter7_reg <= mul_6_1_reg_3734_pp0_iter6_reg;
        mul_6_reg_3729_pp0_iter2_reg <= mul_6_reg_3729;
        mul_6_reg_3729_pp0_iter3_reg <= mul_6_reg_3729_pp0_iter2_reg;
        mul_6_reg_3729_pp0_iter4_reg <= mul_6_reg_3729_pp0_iter3_reg;
        mul_6_reg_3729_pp0_iter5_reg <= mul_6_reg_3729_pp0_iter4_reg;
        mul_6_reg_3729_pp0_iter6_reg <= mul_6_reg_3729_pp0_iter5_reg;
        zext_ln49_65_reg_3101[4 : 0] <= zext_ln49_65_fu_1909_p1[4 : 0];
        zext_ln49_67_reg_3116[4 : 0] <= zext_ln49_67_fu_1930_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add_ln49_5_reg_3191 <= add_ln49_5_fu_2030_p2;
        mul_6_4_reg_3754_pp0_iter2_reg <= mul_6_4_reg_3754;
        mul_6_4_reg_3754_pp0_iter3_reg <= mul_6_4_reg_3754_pp0_iter2_reg;
        mul_6_4_reg_3754_pp0_iter4_reg <= mul_6_4_reg_3754_pp0_iter3_reg;
        mul_6_4_reg_3754_pp0_iter5_reg <= mul_6_4_reg_3754_pp0_iter4_reg;
        mul_6_4_reg_3754_pp0_iter6_reg <= mul_6_4_reg_3754_pp0_iter5_reg;
        mul_6_4_reg_3754_pp0_iter7_reg <= mul_6_4_reg_3754_pp0_iter6_reg;
        mul_6_5_reg_3759_pp0_iter2_reg <= mul_6_5_reg_3759;
        mul_6_5_reg_3759_pp0_iter3_reg <= mul_6_5_reg_3759_pp0_iter2_reg;
        mul_6_5_reg_3759_pp0_iter4_reg <= mul_6_5_reg_3759_pp0_iter3_reg;
        mul_6_5_reg_3759_pp0_iter5_reg <= mul_6_5_reg_3759_pp0_iter4_reg;
        mul_6_5_reg_3759_pp0_iter6_reg <= mul_6_5_reg_3759_pp0_iter5_reg;
        mul_6_5_reg_3759_pp0_iter7_reg <= mul_6_5_reg_3759_pp0_iter6_reg;
        zext_ln49_73_reg_3161[5 : 0] <= zext_ln49_73_fu_1996_p1[5 : 0];
        zext_ln49_75_reg_3176[5 : 0] <= zext_ln49_75_fu_2016_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add_ln49_64_reg_3211[10 : 1] <= add_ln49_64_fu_2088_p2[10 : 1];
        mul_6_6_reg_3764_pp0_iter2_reg <= mul_6_6_reg_3764;
        mul_6_6_reg_3764_pp0_iter3_reg <= mul_6_6_reg_3764_pp0_iter2_reg;
        mul_6_6_reg_3764_pp0_iter4_reg <= mul_6_6_reg_3764_pp0_iter3_reg;
        mul_6_6_reg_3764_pp0_iter5_reg <= mul_6_6_reg_3764_pp0_iter4_reg;
        mul_6_6_reg_3764_pp0_iter6_reg <= mul_6_6_reg_3764_pp0_iter5_reg;
        mul_6_6_reg_3764_pp0_iter7_reg <= mul_6_6_reg_3764_pp0_iter6_reg;
        zext_ln49_77_reg_3196[5 : 0] <= zext_ln49_77_fu_2046_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        add_ln49_72_reg_3296[10 : 1] <= add_ln49_72_fu_2187_p2[10 : 1];
        mul_1_reg_3291_pp0_iter1_reg <= mul_1_reg_3291;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        add_ln49_80_reg_3370[10 : 1] <= add_ln49_80_fu_2287_p2[10 : 1];
        mul_1_5_reg_3355_pp0_iter1_reg <= mul_1_5_reg_3355;
        mul_1_6_reg_3360_pp0_iter1_reg <= mul_1_6_reg_3360;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        add_ln49_88_reg_3455[10 : 1] <= add_ln49_88_fu_2386_p2[10 : 1];
        mul_2_6_reg_3445_pp0_iter1_reg <= mul_2_6_reg_3445;
        mul_2_6_reg_3445_pp0_iter2_reg <= mul_2_6_reg_3445_pp0_iter1_reg;
        mul_3_reg_3450_pp0_iter1_reg <= mul_3_reg_3450;
        mul_3_reg_3450_pp0_iter2_reg <= mul_3_reg_3450_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        add_ln49_96_reg_3534[10 : 1] <= add_ln49_96_fu_2486_p2[10 : 1];
        mul_3_5_reg_3519_pp0_iter1_reg <= mul_3_5_reg_3519;
        mul_3_5_reg_3519_pp0_iter2_reg <= mul_3_5_reg_3519_pp0_iter1_reg;
        mul_3_5_reg_3519_pp0_iter3_reg <= mul_3_5_reg_3519_pp0_iter2_reg;
        mul_3_6_reg_3524_pp0_iter1_reg <= mul_3_6_reg_3524;
        mul_3_6_reg_3524_pp0_iter2_reg <= mul_3_6_reg_3524_pp0_iter1_reg;
        mul_3_6_reg_3524_pp0_iter3_reg <= mul_3_6_reg_3524_pp0_iter2_reg;
        zext_ln36_reg_3514[4 : 0] <= zext_ln36_fu_2448_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        icmp_ln25_reg_3030 <= icmp_ln25_fu_1680_p2;
        icmp_ln25_reg_3030_pp0_iter1_reg <= icmp_ln25_reg_3030;
        icmp_ln25_reg_3030_pp0_iter2_reg <= icmp_ln25_reg_3030_pp0_iter1_reg;
        icmp_ln25_reg_3030_pp0_iter3_reg <= icmp_ln25_reg_3030_pp0_iter2_reg;
        icmp_ln25_reg_3030_pp0_iter4_reg <= icmp_ln25_reg_3030_pp0_iter3_reg;
        icmp_ln25_reg_3030_pp0_iter5_reg <= icmp_ln25_reg_3030_pp0_iter4_reg;
        icmp_ln25_reg_3030_pp0_iter6_reg <= icmp_ln25_reg_3030_pp0_iter5_reg;
        icmp_ln25_reg_3030_pp0_iter7_reg <= icmp_ln25_reg_3030_pp0_iter6_reg;
        icmp_ln28_reg_3044 <= icmp_ln28_fu_1716_p2;
        indvar_flatten11_load_reg_3039 <= indvar_flatten11_fu_418;
        indvar_flatten_load_reg_3034 <= indvar_flatten_fu_410;
        mul_5_5_reg_3714_pp0_iter2_reg <= mul_5_5_reg_3714;
        mul_5_5_reg_3714_pp0_iter3_reg <= mul_5_5_reg_3714_pp0_iter2_reg;
        mul_5_5_reg_3714_pp0_iter4_reg <= mul_5_5_reg_3714_pp0_iter3_reg;
        mul_5_5_reg_3714_pp0_iter5_reg <= mul_5_5_reg_3714_pp0_iter4_reg;
        mul_5_5_reg_3714_pp0_iter6_reg <= mul_5_5_reg_3714_pp0_iter5_reg;
        mul_5_6_reg_3719_pp0_iter2_reg <= mul_5_6_reg_3719;
        mul_5_6_reg_3719_pp0_iter3_reg <= mul_5_6_reg_3719_pp0_iter2_reg;
        mul_5_6_reg_3719_pp0_iter4_reg <= mul_5_6_reg_3719_pp0_iter3_reg;
        mul_5_6_reg_3719_pp0_iter5_reg <= mul_5_6_reg_3719_pp0_iter4_reg;
        mul_5_6_reg_3719_pp0_iter6_reg <= mul_5_6_reg_3719_pp0_iter5_reg;
        or_ln28_reg_3054 <= or_ln28_fu_1768_p2;
        select_ln25_2_reg_3049 <= select_ln25_2_fu_1754_p3;
        select_ln28_3_reg_3059 <= select_ln28_3_fu_1806_p3;
        select_ln33_3_reg_3070 <= select_ln33_3_fu_1840_p3;
        select_ln33_reg_3064 <= select_ln33_fu_1832_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        mul_12_reg_3246 <= grp_fu_853_p2;
        mul_13_reg_3251 <= grp_fu_858_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        mul_14_reg_3266 <= grp_fu_853_p2;
        mul_15_reg_3271 <= grp_fu_858_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        mul_16_reg_3286 <= grp_fu_853_p2;
        mul_1_reg_3291 <= grp_fu_858_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        mul_1_1_reg_3315 <= grp_fu_853_p2;
        mul_1_2_reg_3320 <= grp_fu_858_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        mul_1_1_reg_3315_pp0_iter1_reg <= mul_1_1_reg_3315;
        mul_1_2_reg_3320_pp0_iter1_reg <= mul_1_2_reg_3320;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        mul_1_3_reg_3335 <= grp_fu_853_p2;
        mul_1_4_reg_3340 <= grp_fu_858_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        mul_1_3_reg_3335_pp0_iter1_reg <= mul_1_3_reg_3335;
        mul_1_4_reg_3340_pp0_iter1_reg <= mul_1_4_reg_3340;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        mul_1_5_reg_3355 <= grp_fu_853_p2;
        mul_1_6_reg_3360 <= grp_fu_858_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        mul_2_1_reg_3390 <= grp_fu_858_p2;
        mul_2_reg_3385 <= grp_fu_853_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        mul_2_1_reg_3390_pp0_iter1_reg <= mul_2_1_reg_3390;
        mul_2_1_reg_3390_pp0_iter2_reg <= mul_2_1_reg_3390_pp0_iter1_reg;
        mul_2_reg_3385_pp0_iter1_reg <= mul_2_reg_3385;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        mul_2_2_reg_3405 <= grp_fu_853_p2;
        mul_2_3_reg_3410 <= grp_fu_858_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        mul_2_2_reg_3405_pp0_iter1_reg <= mul_2_2_reg_3405;
        mul_2_2_reg_3405_pp0_iter2_reg <= mul_2_2_reg_3405_pp0_iter1_reg;
        mul_2_3_reg_3410_pp0_iter1_reg <= mul_2_3_reg_3410;
        mul_2_3_reg_3410_pp0_iter2_reg <= mul_2_3_reg_3410_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        mul_2_4_reg_3425 <= grp_fu_853_p2;
        mul_2_5_reg_3430 <= grp_fu_858_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        mul_2_4_reg_3425_pp0_iter1_reg <= mul_2_4_reg_3425;
        mul_2_4_reg_3425_pp0_iter2_reg <= mul_2_4_reg_3425_pp0_iter1_reg;
        mul_2_5_reg_3430_pp0_iter1_reg <= mul_2_5_reg_3430;
        mul_2_5_reg_3430_pp0_iter2_reg <= mul_2_5_reg_3430_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        mul_2_6_reg_3445 <= grp_fu_853_p2;
        mul_3_reg_3450 <= grp_fu_858_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        mul_3_1_reg_3474 <= grp_fu_853_p2;
        mul_3_2_reg_3479 <= grp_fu_858_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        mul_3_1_reg_3474_pp0_iter1_reg <= mul_3_1_reg_3474;
        mul_3_1_reg_3474_pp0_iter2_reg <= mul_3_1_reg_3474_pp0_iter1_reg;
        mul_3_1_reg_3474_pp0_iter3_reg <= mul_3_1_reg_3474_pp0_iter2_reg;
        mul_3_2_reg_3479_pp0_iter1_reg <= mul_3_2_reg_3479;
        mul_3_2_reg_3479_pp0_iter2_reg <= mul_3_2_reg_3479_pp0_iter1_reg;
        mul_3_2_reg_3479_pp0_iter3_reg <= mul_3_2_reg_3479_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        mul_3_3_reg_3494 <= grp_fu_853_p2;
        mul_3_4_reg_3499 <= grp_fu_858_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        mul_3_3_reg_3494_pp0_iter1_reg <= mul_3_3_reg_3494;
        mul_3_3_reg_3494_pp0_iter2_reg <= mul_3_3_reg_3494_pp0_iter1_reg;
        mul_3_3_reg_3494_pp0_iter3_reg <= mul_3_3_reg_3494_pp0_iter2_reg;
        mul_3_4_reg_3499_pp0_iter1_reg <= mul_3_4_reg_3499;
        mul_3_4_reg_3499_pp0_iter2_reg <= mul_3_4_reg_3499_pp0_iter1_reg;
        mul_3_4_reg_3499_pp0_iter3_reg <= mul_3_4_reg_3499_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        mul_3_5_reg_3519 <= grp_fu_853_p2;
        mul_3_6_reg_3524 <= grp_fu_858_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        mul_4_1_reg_3554 <= grp_fu_858_p2;
        mul_4_reg_3549 <= grp_fu_853_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        mul_4_1_reg_3554_pp0_iter1_reg <= mul_4_1_reg_3554;
        mul_4_1_reg_3554_pp0_iter2_reg <= mul_4_1_reg_3554_pp0_iter1_reg;
        mul_4_1_reg_3554_pp0_iter3_reg <= mul_4_1_reg_3554_pp0_iter2_reg;
        mul_4_1_reg_3554_pp0_iter4_reg <= mul_4_1_reg_3554_pp0_iter3_reg;
        mul_4_reg_3549_pp0_iter1_reg <= mul_4_reg_3549;
        mul_4_reg_3549_pp0_iter2_reg <= mul_4_reg_3549_pp0_iter1_reg;
        mul_4_reg_3549_pp0_iter3_reg <= mul_4_reg_3549_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        mul_4_2_reg_3569 <= grp_fu_853_p2;
        mul_4_3_reg_3574 <= grp_fu_858_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        mul_4_4_reg_3634 <= grp_fu_853_p2;
        mul_4_5_reg_3639 <= grp_fu_858_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        mul_4_4_reg_3634_pp0_iter1_reg <= mul_4_4_reg_3634;
        mul_4_4_reg_3634_pp0_iter2_reg <= mul_4_4_reg_3634_pp0_iter1_reg;
        mul_4_4_reg_3634_pp0_iter3_reg <= mul_4_4_reg_3634_pp0_iter2_reg;
        mul_4_4_reg_3634_pp0_iter4_reg <= mul_4_4_reg_3634_pp0_iter3_reg;
        mul_4_5_reg_3639_pp0_iter1_reg <= mul_4_5_reg_3639;
        mul_4_5_reg_3639_pp0_iter2_reg <= mul_4_5_reg_3639_pp0_iter1_reg;
        mul_4_5_reg_3639_pp0_iter3_reg <= mul_4_5_reg_3639_pp0_iter2_reg;
        mul_4_5_reg_3639_pp0_iter4_reg <= mul_4_5_reg_3639_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        mul_4_6_reg_3654 <= grp_fu_853_p2;
        mul_5_reg_3659 <= grp_fu_858_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        mul_4_6_reg_3654_pp0_iter1_reg <= mul_4_6_reg_3654;
        mul_4_6_reg_3654_pp0_iter2_reg <= mul_4_6_reg_3654_pp0_iter1_reg;
        mul_4_6_reg_3654_pp0_iter3_reg <= mul_4_6_reg_3654_pp0_iter2_reg;
        mul_4_6_reg_3654_pp0_iter4_reg <= mul_4_6_reg_3654_pp0_iter3_reg;
        mul_5_reg_3659_pp0_iter1_reg <= mul_5_reg_3659;
        mul_5_reg_3659_pp0_iter2_reg <= mul_5_reg_3659_pp0_iter1_reg;
        mul_5_reg_3659_pp0_iter3_reg <= mul_5_reg_3659_pp0_iter2_reg;
        mul_5_reg_3659_pp0_iter4_reg <= mul_5_reg_3659_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        mul_5_1_reg_3674 <= grp_fu_853_p2;
        mul_5_2_reg_3679 <= grp_fu_858_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        mul_5_1_reg_3674_pp0_iter1_reg <= mul_5_1_reg_3674;
        mul_5_1_reg_3674_pp0_iter2_reg <= mul_5_1_reg_3674_pp0_iter1_reg;
        mul_5_1_reg_3674_pp0_iter3_reg <= mul_5_1_reg_3674_pp0_iter2_reg;
        mul_5_1_reg_3674_pp0_iter4_reg <= mul_5_1_reg_3674_pp0_iter3_reg;
        mul_5_1_reg_3674_pp0_iter5_reg <= mul_5_1_reg_3674_pp0_iter4_reg;
        mul_5_2_reg_3679_pp0_iter1_reg <= mul_5_2_reg_3679;
        mul_5_2_reg_3679_pp0_iter2_reg <= mul_5_2_reg_3679_pp0_iter1_reg;
        mul_5_2_reg_3679_pp0_iter3_reg <= mul_5_2_reg_3679_pp0_iter2_reg;
        mul_5_2_reg_3679_pp0_iter4_reg <= mul_5_2_reg_3679_pp0_iter3_reg;
        mul_5_2_reg_3679_pp0_iter5_reg <= mul_5_2_reg_3679_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_5_3_reg_3694 <= grp_fu_853_p2;
        mul_5_4_reg_3699 <= grp_fu_858_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_5_3_reg_3694_pp0_iter2_reg <= mul_5_3_reg_3694;
        mul_5_3_reg_3694_pp0_iter3_reg <= mul_5_3_reg_3694_pp0_iter2_reg;
        mul_5_3_reg_3694_pp0_iter4_reg <= mul_5_3_reg_3694_pp0_iter3_reg;
        mul_5_3_reg_3694_pp0_iter5_reg <= mul_5_3_reg_3694_pp0_iter4_reg;
        mul_5_3_reg_3694_pp0_iter6_reg <= mul_5_3_reg_3694_pp0_iter5_reg;
        mul_5_4_reg_3699_pp0_iter2_reg <= mul_5_4_reg_3699;
        mul_5_4_reg_3699_pp0_iter3_reg <= mul_5_4_reg_3699_pp0_iter2_reg;
        mul_5_4_reg_3699_pp0_iter4_reg <= mul_5_4_reg_3699_pp0_iter3_reg;
        mul_5_4_reg_3699_pp0_iter5_reg <= mul_5_4_reg_3699_pp0_iter4_reg;
        mul_5_4_reg_3699_pp0_iter6_reg <= mul_5_4_reg_3699_pp0_iter5_reg;
        tmp_reg_2780 <= tmp_fu_942_p6;
        w_10_reg_2840 <= w_10_fu_1110_p6;
        w_11_reg_2845 <= w_11_fu_1124_p6;
        w_12_reg_2850 <= w_12_fu_1138_p6;
        w_13_reg_2855 <= w_13_fu_1152_p6;
        w_14_reg_2860 <= w_14_fu_1166_p6;
        w_15_reg_2865 <= w_15_fu_1180_p6;
        w_16_reg_2870 <= w_16_fu_1194_p6;
        w_17_reg_2875 <= w_17_fu_1208_p6;
        w_18_reg_2880 <= w_18_fu_1222_p6;
        w_19_reg_2885 <= w_19_fu_1236_p6;
        w_1_reg_2790 <= w_1_fu_970_p6;
        w_20_reg_2890 <= w_20_fu_1250_p6;
        w_21_reg_2895 <= w_21_fu_1264_p6;
        w_22_reg_2900 <= w_22_fu_1278_p6;
        w_23_reg_2905 <= w_23_fu_1292_p6;
        w_24_reg_2910 <= w_24_fu_1306_p6;
        w_25_reg_2915 <= w_25_fu_1320_p6;
        w_26_reg_2920 <= w_26_fu_1334_p6;
        w_27_reg_2925 <= w_27_fu_1348_p6;
        w_28_reg_2930 <= w_28_fu_1362_p6;
        w_29_reg_2935 <= w_29_fu_1376_p6;
        w_2_reg_2795 <= w_2_fu_984_p6;
        w_30_reg_2940 <= w_30_fu_1390_p6;
        w_31_reg_2945 <= w_31_fu_1404_p6;
        w_32_reg_2950 <= w_32_fu_1418_p6;
        w_33_reg_2955 <= w_33_fu_1432_p6;
        w_34_reg_2960 <= w_34_fu_1446_p6;
        w_35_reg_2965 <= w_35_fu_1460_p6;
        w_36_reg_2970 <= w_36_fu_1474_p6;
        w_37_reg_2975 <= w_37_fu_1488_p6;
        w_38_reg_2980 <= w_38_fu_1502_p6;
        w_39_reg_2985 <= w_39_fu_1516_p6;
        w_3_reg_2800 <= w_3_fu_998_p6;
        w_40_reg_2990 <= w_40_fu_1530_p6;
        w_41_reg_2995 <= w_41_fu_1544_p6;
        w_42_reg_3000 <= w_42_fu_1558_p6;
        w_43_reg_3005 <= w_43_fu_1572_p6;
        w_44_reg_3010 <= w_44_fu_1586_p6;
        w_45_reg_3015 <= w_45_fu_1600_p6;
        w_46_reg_3020 <= w_46_fu_1614_p6;
        w_47_reg_3025 <= w_47_fu_1628_p6;
        w_48_reg_2835 <= w_48_fu_1096_p6;
        w_4_reg_2805 <= w_4_fu_1012_p6;
        w_5_reg_2810 <= w_5_fu_1026_p6;
        w_6_reg_2815 <= w_6_fu_1040_p6;
        w_7_reg_2820 <= w_7_fu_1054_p6;
        w_8_reg_2825 <= w_8_fu_1068_p6;
        w_9_reg_2830 <= w_9_fu_1082_p6;
        w_reg_2785 <= w_fu_956_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_5_5_reg_3714 <= grp_fu_853_p2;
        mul_5_6_reg_3719 <= grp_fu_858_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_6_1_reg_3734 <= grp_fu_858_p2;
        mul_6_reg_3729 <= grp_fu_853_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul_6_2_reg_3744 <= grp_fu_853_p2;
        mul_6_3_reg_3749 <= grp_fu_858_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul_6_2_reg_3744_pp0_iter2_reg <= mul_6_2_reg_3744;
        mul_6_2_reg_3744_pp0_iter3_reg <= mul_6_2_reg_3744_pp0_iter2_reg;
        mul_6_2_reg_3744_pp0_iter4_reg <= mul_6_2_reg_3744_pp0_iter3_reg;
        mul_6_2_reg_3744_pp0_iter5_reg <= mul_6_2_reg_3744_pp0_iter4_reg;
        mul_6_2_reg_3744_pp0_iter6_reg <= mul_6_2_reg_3744_pp0_iter5_reg;
        mul_6_2_reg_3744_pp0_iter7_reg <= mul_6_2_reg_3744_pp0_iter6_reg;
        mul_6_3_reg_3749_pp0_iter2_reg <= mul_6_3_reg_3749;
        mul_6_3_reg_3749_pp0_iter3_reg <= mul_6_3_reg_3749_pp0_iter2_reg;
        mul_6_3_reg_3749_pp0_iter4_reg <= mul_6_3_reg_3749_pp0_iter3_reg;
        mul_6_3_reg_3749_pp0_iter5_reg <= mul_6_3_reg_3749_pp0_iter4_reg;
        mul_6_3_reg_3749_pp0_iter6_reg <= mul_6_3_reg_3749_pp0_iter5_reg;
        mul_6_3_reg_3749_pp0_iter7_reg <= mul_6_3_reg_3749_pp0_iter6_reg;
        zext_ln49_69_reg_3131[4 : 0] <= zext_ln49_69_fu_1954_p1[4 : 0];
        zext_ln49_71_reg_3146[4 : 0] <= zext_ln49_71_fu_1973_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        mul_6_4_reg_3754 <= grp_fu_853_p2;
        mul_6_5_reg_3759 <= grp_fu_858_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        mul_6_6_reg_3764 <= grp_fu_853_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        mul_reg_3226 <= grp_fu_853_p2;
        mul_s_reg_3231 <= grp_fu_858_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)))) begin
        reg_902 <= grp_fu_844_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        reg_907 <= grp_fu_844_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_912 <= grp_fu_844_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        reg_917 <= grp_fu_844_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)))) begin
        reg_922 <= grp_fu_849_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        reg_927 <= grp_fu_849_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_932 <= grp_fu_849_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        reg_937 <= grp_fu_849_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        select_ln54_reg_3780 <= select_ln54_fu_2723_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        w_sum_72_reg_3769 <= grp_fu_844_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        x_assign_reg_3774 <= grp_fu_849_p2;
    end
end

always @ (*) begin
    if (((icmp_ln25_reg_3030 == 1'd1) & (1'b0 == ap_block_pp0_stage24_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        ap_condition_exit_pp0_iter0_stage24 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage24 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9_subdone) & (icmp_ln25_reg_3030_pp0_iter7_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        ap_condition_exit_pp0_iter7_stage9 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter7_stage9 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9_subdone) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to6 = 1'b1;
    end else begin
        ap_idle_pp0_0to6 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to8 = 1'b1;
    end else begin
        ap_idle_pp0_1to8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage24_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        conv_to_pool_streams_0_blk_n = conv_to_pool_streams_0_full_n;
    end else begin
        conv_to_pool_streams_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        conv_to_pool_streams_0_write = 1'b1;
    end else begin
        conv_to_pool_streams_0_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) 
    | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_844_ce = 1'b1;
    end else begin
        grp_fu_844_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_844_p0 = reg_917;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_844_p0 = reg_912;
    end else if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_844_p0 = reg_907;
    end else if ((((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_844_p0 = reg_902;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_844_p0 = mul_reg_3226;
    end else begin
        grp_fu_844_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_844_p1 = mul_3_3_reg_3494_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_fu_844_p1 = mul_3_2_reg_3479_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_fu_844_p1 = mul_3_1_reg_3474_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_844_p1 = mul_3_reg_3450_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_844_p1 = mul_2_6_reg_3445_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_844_p1 = mul_2_5_reg_3430_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_844_p1 = mul_2_4_reg_3425_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_844_p1 = mul_2_3_reg_3410_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        grp_fu_844_p1 = mul_2_2_reg_3405_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_844_p1 = mul_2_1_reg_3390_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_844_p1 = mul_2_reg_3385_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_844_p1 = mul_1_6_reg_3360_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_844_p1 = mul_1_5_reg_3355_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_844_p1 = mul_1_4_reg_3340_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_fu_844_p1 = mul_1_3_reg_3335_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_844_p1 = mul_1_2_reg_3320_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_844_p1 = mul_1_1_reg_3315_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_844_p1 = mul_1_reg_3291_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_844_p1 = mul_16_reg_3286;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_844_p1 = mul_15_reg_3271;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        grp_fu_844_p1 = mul_14_reg_3266;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_844_p1 = mul_13_reg_3251;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_844_p1 = mul_12_reg_3246;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_844_p1 = mul_s_reg_3231;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_844_p1 = 32'd0;
    end else begin
        grp_fu_844_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) 
    | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_849_ce = 1'b1;
    end else begin
        grp_fu_849_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_849_p0 = reg_937;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_849_p0 = reg_932;
    end else if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_849_p0 = reg_927;
    end else if ((((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_849_p0 = reg_922;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_849_p0 = w_sum_72_reg_3769;
    end else begin
        grp_fu_849_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_849_p1 = tmp_reg_2780;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_fu_849_p1 = mul_6_6_reg_3764_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_fu_849_p1 = mul_6_5_reg_3759_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_849_p1 = mul_6_4_reg_3754_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_849_p1 = mul_6_3_reg_3749_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_849_p1 = mul_6_2_reg_3744_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_849_p1 = mul_6_1_reg_3734_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_849_p1 = mul_6_reg_3729_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        grp_fu_849_p1 = mul_5_6_reg_3719_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_849_p1 = mul_5_5_reg_3714_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_849_p1 = mul_5_4_reg_3699_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_849_p1 = mul_5_3_reg_3694_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_849_p1 = mul_5_2_reg_3679_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_849_p1 = mul_5_1_reg_3674_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_fu_849_p1 = mul_5_reg_3659_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_849_p1 = mul_4_6_reg_3654_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_849_p1 = mul_4_5_reg_3639_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_849_p1 = mul_4_4_reg_3634_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_849_p1 = mul_4_3_reg_3574_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_849_p1 = mul_4_2_reg_3569_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        grp_fu_849_p1 = mul_4_1_reg_3554_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_849_p1 = mul_4_reg_3549_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_849_p1 = mul_3_6_reg_3524_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_849_p1 = mul_3_5_reg_3519_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_849_p1 = mul_3_4_reg_3499_pp0_iter3_reg;
    end else begin
        grp_fu_849_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) 
    | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_853_ce = 1'b1;
    end else begin
        grp_fu_853_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_853_p0 = w_47_reg_3025;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_853_p0 = w_45_reg_3015;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_853_p0 = w_43_reg_3005;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_fu_853_p0 = w_41_reg_2995;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        grp_fu_853_p0 = w_39_reg_2985;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_fu_853_p0 = w_37_reg_2975;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        grp_fu_853_p0 = w_35_reg_2965;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_fu_853_p0 = w_33_reg_2955;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_853_p0 = w_31_reg_2945;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_853_p0 = w_29_reg_2935;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_853_p0 = w_27_reg_2925;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_853_p0 = w_25_reg_2915;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_853_p0 = w_23_reg_2905;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_853_p0 = w_21_reg_2895;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_853_p0 = w_19_reg_2885;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_853_p0 = w_17_reg_2875;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_853_p0 = w_15_reg_2865;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_853_p0 = w_13_reg_2855;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_853_p0 = w_11_reg_2845;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_853_p0 = w_48_reg_2835;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_853_p0 = w_8_reg_2825;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_853_p0 = w_6_reg_2815;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_853_p0 = w_4_reg_2805;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_853_p0 = w_2_reg_2795;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_853_p0 = w_reg_2785;
    end else begin
        grp_fu_853_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_853_p1 = pad_img_q1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) 
    | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) 
    | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_853_p1 = pad_img_q0;
    end else begin
        grp_fu_853_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) 
    | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_858_ce = 1'b1;
    end else begin
        grp_fu_858_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_858_p0 = w_46_reg_3020;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_858_p0 = w_44_reg_3010;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_fu_858_p0 = w_42_reg_3000;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        grp_fu_858_p0 = w_40_reg_2990;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_fu_858_p0 = w_38_reg_2980;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        grp_fu_858_p0 = w_36_reg_2970;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_fu_858_p0 = w_34_reg_2960;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_858_p0 = w_32_reg_2950;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_858_p0 = w_30_reg_2940;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_858_p0 = w_28_reg_2930;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_858_p0 = w_26_reg_2920;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_858_p0 = w_24_reg_2910;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_858_p0 = w_22_reg_2900;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_858_p0 = w_20_reg_2890;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_858_p0 = w_18_reg_2880;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_858_p0 = w_16_reg_2870;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_858_p0 = w_14_reg_2860;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_858_p0 = w_12_reg_2850;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_858_p0 = w_10_reg_2840;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_858_p0 = w_9_reg_2830;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_858_p0 = w_7_reg_2820;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_858_p0 = w_5_reg_2810;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_858_p0 = w_3_reg_2800;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_858_p0 = w_1_reg_2790;
    end else begin
        grp_fu_858_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_858_p1 = pad_img_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) 
    | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) 
    | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_858_p1 = pad_img_q1;
    end else begin
        grp_fu_858_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        grp_fu_865_ce = 1'b1;
    end else begin
        grp_fu_865_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        pad_img_address0 = zext_ln49_130_fu_2678_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pad_img_address0 = zext_ln49_129_fu_2640_p1;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        pad_img_address0 = zext_ln49_126_fu_2628_p1;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        pad_img_address0 = zext_ln49_124_fu_2620_p1;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        pad_img_address0 = zext_ln49_121_fu_2612_p1;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        pad_img_address0 = zext_ln49_119_fu_2524_p1;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        pad_img_address0 = zext_ln49_117_fu_2506_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        pad_img_address0 = zext_ln49_114_fu_2455_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        pad_img_address0 = zext_ln49_112_fu_2434_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        pad_img_address0 = zext_ln49_110_fu_2416_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        pad_img_address0 = zext_ln49_108_fu_2397_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        pad_img_address0 = zext_ln49_104_fu_2343_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        pad_img_address0 = zext_ln49_102_fu_2325_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        pad_img_address0 = zext_ln49_100_fu_2307_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        pad_img_address0 = zext_ln49_96_fu_2253_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        pad_img_address0 = zext_ln49_94_fu_2235_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        pad_img_address0 = zext_ln49_92_fu_2217_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        pad_img_address0 = zext_ln49_90_fu_2198_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        pad_img_address0 = zext_ln49_86_fu_2144_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        pad_img_address0 = zext_ln49_84_fu_2126_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        pad_img_address0 = zext_ln49_82_fu_2108_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        pad_img_address0 = zext_ln49_78_fu_2054_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        pad_img_address0 = zext_ln49_74_fu_2005_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        pad_img_address0 = zext_ln49_70_fu_1963_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        pad_img_address0 = zext_ln49_66_fu_1919_p1;
    end else begin
        pad_img_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pad_img_address1 = zext_ln49_128_fu_2636_p1;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        pad_img_address1 = zext_ln49_127_fu_2632_p1;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        pad_img_address1 = zext_ln49_125_fu_2624_p1;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        pad_img_address1 = zext_ln49_122_fu_2616_p1;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        pad_img_address1 = zext_ln49_120_fu_2533_p1;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        pad_img_address1 = zext_ln49_118_fu_2515_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        pad_img_address1 = zext_ln49_116_fu_2497_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        pad_img_address1 = zext_ln49_113_fu_2443_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        pad_img_address1 = zext_ln49_111_fu_2425_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        pad_img_address1 = zext_ln49_109_fu_2407_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        pad_img_address1 = zext_ln49_105_fu_2352_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        pad_img_address1 = zext_ln49_103_fu_2334_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        pad_img_address1 = zext_ln49_101_fu_2316_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        pad_img_address1 = zext_ln49_99_fu_2298_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        pad_img_address1 = zext_ln49_95_fu_2244_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        pad_img_address1 = zext_ln49_93_fu_2226_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        pad_img_address1 = zext_ln49_91_fu_2208_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        pad_img_address1 = zext_ln49_87_fu_2153_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        pad_img_address1 = zext_ln49_85_fu_2135_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        pad_img_address1 = zext_ln49_83_fu_2117_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        pad_img_address1 = zext_ln49_81_fu_2099_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        pad_img_address1 = zext_ln49_76_fu_2025_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        pad_img_address1 = zext_ln49_72_fu_1982_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        pad_img_address1 = zext_ln49_68_fu_1940_p1;
    end else begin
        pad_img_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) 
    & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) 
    & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        pad_img_ce0 = 1'b1;
    end else begin
        pad_img_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage22_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 
    1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        pad_img_ce1 = 1'b1;
    end else begin
        pad_img_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to8 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if (((ap_idle_pp0_0to6 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter7_stage9))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((1'b0 == ap_block_pp0_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        ap_ST_fsm_pp0_stage21 : begin
            if ((1'b0 == ap_block_pp0_stage21_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end
        end
        ap_ST_fsm_pp0_stage22 : begin
            if ((1'b0 == ap_block_pp0_stage22_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end
        end
        ap_ST_fsm_pp0_stage23 : begin
            if ((1'b0 == ap_block_pp0_stage23_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end
        end
        ap_ST_fsm_pp0_stage24 : begin
            if ((1'b0 == ap_block_pp0_stage24_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln25_2_fu_1686_p2 = (indvar_flatten31_fu_426 + 10'd1);

assign add_ln25_fu_1710_p2 = (r_fu_422 + 5'd2);

assign add_ln28_2_fu_2656_p2 = (indvar_flatten11_load_reg_3039 + 7'd1);

assign add_ln28_fu_1762_p2 = (select_ln25_fu_1722_p3 + 5'd2);

assign add_ln33_2_fu_2644_p2 = (indvar_flatten_load_reg_3034 + 4'd1);

assign add_ln33_fu_1814_p2 = (select_ln28_fu_1774_p3 + 2'd1);

assign add_ln36_fu_2036_p2 = (select_ln33_reg_3064 + 2'd1);

assign add_ln49_100_fu_2520_p2 = (add_ln49_96_reg_3534 + zext_ln49_71_reg_3146);

assign add_ln49_101_fu_2529_p2 = (add_ln49_96_reg_3534 + zext_ln49_73_reg_3161);

assign add_ln49_102_fu_2538_p2 = (add_ln49_96_reg_3534 + zext_ln49_75_reg_3176);

assign add_ln49_103_fu_2542_p2 = (add_ln49_96_reg_3534 + zext_ln49_77_reg_3196);

assign add_ln49_104_fu_2571_p2 = (tmp_370_fu_2551_p3 + zext_ln49_123_fu_2567_p1);

assign add_ln49_105_fu_2577_p2 = (add_ln49_104_fu_2571_p2 + zext_ln49_65_reg_3101);

assign add_ln49_106_fu_2582_p2 = (add_ln49_104_fu_2571_p2 + zext_ln49_67_reg_3116);

assign add_ln49_107_fu_2587_p2 = (add_ln49_104_fu_2571_p2 + zext_ln49_69_reg_3131);

assign add_ln49_108_fu_2592_p2 = (add_ln49_104_fu_2571_p2 + zext_ln49_71_reg_3146);

assign add_ln49_109_fu_2597_p2 = (add_ln49_104_fu_2571_p2 + zext_ln49_73_reg_3161);

assign add_ln49_110_fu_2602_p2 = (add_ln49_104_fu_2571_p2 + zext_ln49_75_reg_3176);

assign add_ln49_111_fu_2607_p2 = (add_ln49_104_fu_2571_p2 + zext_ln49_77_reg_3196);

assign add_ln49_1_fu_1949_p2 = (empty_45_reg_3094 + 5'd2);

assign add_ln49_2_fu_1968_p2 = (empty_45_reg_3094 + 5'd3);

assign add_ln49_3_fu_1990_p2 = (zext_ln48_4_fu_1987_p1 + 6'd4);

assign add_ln49_4_fu_2010_p2 = (zext_ln48_4_fu_1987_p1 + 6'd5);

assign add_ln49_56_fu_1895_p2 = (zext_ln49_fu_1879_p1 + zext_ln49_64_fu_1891_p1);

assign add_ln49_57_fu_1913_p2 = (add_ln49_56_fu_1895_p2 + zext_ln49_65_fu_1909_p1);

assign add_ln49_58_fu_1934_p2 = (add_ln49_56_fu_1895_p2 + zext_ln49_67_fu_1930_p1);

assign add_ln49_59_fu_1958_p2 = (add_ln49_56_reg_3085 + zext_ln49_69_fu_1954_p1);

assign add_ln49_5_fu_2030_p2 = (zext_ln48_4_fu_1987_p1 + 6'd6);

assign add_ln49_60_fu_1977_p2 = (add_ln49_56_reg_3085 + zext_ln49_71_fu_1973_p1);

assign add_ln49_61_fu_2000_p2 = (add_ln49_56_reg_3085 + zext_ln49_73_fu_1996_p1);

assign add_ln49_62_fu_2020_p2 = (add_ln49_56_reg_3085 + zext_ln49_75_fu_2016_p1);

assign add_ln49_63_fu_2049_p2 = (add_ln49_56_reg_3085 + zext_ln49_77_fu_2046_p1);

assign add_ln49_64_fu_2088_p2 = (zext_ln49_79_fu_2072_p1 + zext_ln49_80_fu_2084_p1);

assign add_ln49_65_fu_2094_p2 = (add_ln49_64_fu_2088_p2 + zext_ln49_65_reg_3101);

assign add_ln49_66_fu_2104_p2 = (add_ln49_64_reg_3211 + zext_ln49_67_reg_3116);

assign add_ln49_67_fu_2113_p2 = (add_ln49_64_reg_3211 + zext_ln49_69_reg_3131);

assign add_ln49_68_fu_2122_p2 = (add_ln49_64_reg_3211 + zext_ln49_71_reg_3146);

assign add_ln49_69_fu_2131_p2 = (add_ln49_64_reg_3211 + zext_ln49_73_reg_3161);

assign add_ln49_70_fu_2140_p2 = (add_ln49_64_reg_3211 + zext_ln49_75_reg_3176);

assign add_ln49_71_fu_2149_p2 = (add_ln49_64_reg_3211 + zext_ln49_77_reg_3196);

assign add_ln49_72_fu_2187_p2 = (zext_ln49_88_fu_2171_p1 + zext_ln49_89_fu_2183_p1);

assign add_ln49_73_fu_2193_p2 = (add_ln49_72_fu_2187_p2 + zext_ln49_65_reg_3101);

assign add_ln49_74_fu_2203_p2 = (add_ln49_72_fu_2187_p2 + zext_ln49_67_reg_3116);

assign add_ln49_75_fu_2213_p2 = (add_ln49_72_reg_3296 + zext_ln49_69_reg_3131);

assign add_ln49_76_fu_2222_p2 = (add_ln49_72_reg_3296 + zext_ln49_71_reg_3146);

assign add_ln49_77_fu_2231_p2 = (add_ln49_72_reg_3296 + zext_ln49_73_reg_3161);

assign add_ln49_78_fu_2240_p2 = (add_ln49_72_reg_3296 + zext_ln49_75_reg_3176);

assign add_ln49_79_fu_2249_p2 = (add_ln49_72_reg_3296 + zext_ln49_77_reg_3196);

assign add_ln49_80_fu_2287_p2 = (zext_ln49_97_fu_2271_p1 + zext_ln49_98_fu_2283_p1);

assign add_ln49_81_fu_2293_p2 = (add_ln49_80_fu_2287_p2 + zext_ln49_65_reg_3101);

assign add_ln49_82_fu_2303_p2 = (add_ln49_80_reg_3370 + zext_ln49_67_reg_3116);

assign add_ln49_83_fu_2312_p2 = (add_ln49_80_reg_3370 + zext_ln49_69_reg_3131);

assign add_ln49_84_fu_2321_p2 = (add_ln49_80_reg_3370 + zext_ln49_71_reg_3146);

assign add_ln49_85_fu_2330_p2 = (add_ln49_80_reg_3370 + zext_ln49_73_reg_3161);

assign add_ln49_86_fu_2339_p2 = (add_ln49_80_reg_3370 + zext_ln49_75_reg_3176);

assign add_ln49_87_fu_2348_p2 = (add_ln49_80_reg_3370 + zext_ln49_77_reg_3196);

assign add_ln49_88_fu_2386_p2 = (zext_ln49_106_fu_2370_p1 + zext_ln49_107_fu_2382_p1);

assign add_ln49_89_fu_2392_p2 = (add_ln49_88_fu_2386_p2 + zext_ln49_65_reg_3101);

assign add_ln49_90_fu_2402_p2 = (add_ln49_88_fu_2386_p2 + zext_ln49_67_reg_3116);

assign add_ln49_91_fu_2412_p2 = (add_ln49_88_reg_3455 + zext_ln49_69_reg_3131);

assign add_ln49_92_fu_2421_p2 = (add_ln49_88_reg_3455 + zext_ln49_71_reg_3146);

assign add_ln49_93_fu_2430_p2 = (add_ln49_88_reg_3455 + zext_ln49_73_reg_3161);

assign add_ln49_94_fu_2439_p2 = (add_ln49_88_reg_3455 + zext_ln49_75_reg_3176);

assign add_ln49_95_fu_2451_p2 = (add_ln49_88_reg_3455 + zext_ln49_77_reg_3196);

assign add_ln49_96_fu_2486_p2 = (tmp_368_fu_2466_p3 + zext_ln49_115_fu_2482_p1);

assign add_ln49_97_fu_2492_p2 = (add_ln49_96_fu_2486_p2 + zext_ln49_65_reg_3101);

assign add_ln49_98_fu_2502_p2 = (add_ln49_96_reg_3534 + zext_ln49_67_reg_3116);

assign add_ln49_99_fu_2511_p2 = (add_ln49_96_reg_3534 + zext_ln49_69_reg_3131);

assign add_ln49_fu_1924_p2 = (empty_45_fu_1904_p2 + 5'd1);

assign and_ln25_2_fu_1748_p2 = (xor_ln25_fu_1730_p2 & icmp_ln33_fu_1742_p2);

assign and_ln25_fu_1794_p2 = (xor_ln25_fu_1730_p2 & or_ln28_2_fu_1788_p2);

assign and_ln28_fu_1800_p2 = (icmp_ln36_fu_1736_p2 & and_ln25_fu_1794_p2);

assign and_ln7_fu_2717_p2 = (or_ln7_fu_2711_p2 & grp_fu_865_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp0_stage22 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp0_stage23 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp0_stage24 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_01001 = ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_block_state210_pp0_stage9_iter8));
end

always @ (*) begin
    ap_block_pp0_stage9_11001 = ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_block_state210_pp0_stage9_iter8));
end

always @ (*) begin
    ap_block_pp0_stage9_subdone = ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_block_state210_pp0_stage9_iter8));
end

always @ (*) begin
    ap_block_state210_pp0_stage9_iter8 = (conv_to_pool_streams_0_full_n == 1'b0);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage24;

assign bitcast_ln7_fu_2682_p1 = x_assign_reg_3774;

assign conv_to_pool_streams_0_din = select_ln54_reg_3780;

assign empty_45_fu_1904_p2 = (zext_ln36_1_fu_1901_p1 + select_ln28_3_reg_3059);

assign empty_46_fu_2059_p2 = (empty_reg_3076 + 5'd1);

assign empty_47_fu_2158_p2 = (empty_reg_3076 + 5'd2);

assign empty_48_fu_2258_p2 = (empty_reg_3076 + 5'd3);

assign empty_49_fu_2357_p2 = (empty_reg_3076 + 5'd4);

assign empty_50_fu_2460_p2 = (zext_ln36_fu_2448_p1 + 6'd5);

assign empty_51_fu_2546_p2 = (zext_ln36_reg_3514 + 6'd6);

assign empty_fu_1866_p2 = (zext_ln33_fu_1863_p1 + select_ln25_2_reg_3049);

assign icmp_ln25_fu_1680_p2 = ((indvar_flatten31_fu_426 == 10'd784) ? 1'b1 : 1'b0);

assign icmp_ln28_fu_1716_p2 = ((indvar_flatten11_fu_418 == 7'd56) ? 1'b1 : 1'b0);

assign icmp_ln33_fu_1742_p2 = ((indvar_flatten_fu_410 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln36_fu_1736_p2 = ((pc_fu_402 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln7_2_fu_2705_p2 = ((trunc_ln7_fu_2695_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln7_fu_2699_p2 = ((tmp_s_fu_2685_p4 != 8'd255) ? 1'b1 : 1'b0);

assign or_ln28_2_fu_1788_p2 = (xor_ln28_fu_1782_p2 | icmp_ln28_fu_1716_p2);

assign or_ln28_fu_1768_p2 = (icmp_ln28_fu_1716_p2 | and_ln25_2_fu_1748_p2);

assign or_ln33_2_fu_1826_p2 = (or_ln33_fu_1820_p2 | icmp_ln28_fu_1716_p2);

assign or_ln33_fu_1820_p2 = (and_ln28_fu_1800_p2 | and_ln25_2_fu_1748_p2);

assign or_ln7_fu_2711_p2 = (icmp_ln7_fu_2699_p2 | icmp_ln7_2_fu_2705_p2);

assign select_ln25_2_fu_1754_p3 = ((icmp_ln28_fu_1716_p2[0:0] == 1'b1) ? add_ln25_fu_1710_p2 : r_fu_422);

assign select_ln25_fu_1722_p3 = ((icmp_ln28_fu_1716_p2[0:0] == 1'b1) ? 5'd0 : c_fu_414);

assign select_ln28_3_fu_1806_p3 = ((and_ln25_2_fu_1748_p2[0:0] == 1'b1) ? add_ln28_fu_1762_p2 : select_ln25_fu_1722_p3);

assign select_ln28_4_fu_2661_p3 = ((icmp_ln28_reg_3044[0:0] == 1'b1) ? 7'd1 : add_ln28_2_fu_2656_p2);

assign select_ln28_fu_1774_p3 = ((or_ln28_fu_1768_p2[0:0] == 1'b1) ? 2'd0 : pr_fu_406);

assign select_ln33_3_fu_1840_p3 = ((and_ln28_fu_1800_p2[0:0] == 1'b1) ? add_ln33_fu_1814_p2 : select_ln28_fu_1774_p3);

assign select_ln33_4_fu_2649_p3 = ((or_ln28_reg_3054[0:0] == 1'b1) ? 4'd1 : add_ln33_2_fu_2644_p2);

assign select_ln33_fu_1832_p3 = ((or_ln33_2_fu_1826_p2[0:0] == 1'b1) ? 2'd0 : pc_fu_402);

assign select_ln54_fu_2723_p3 = ((and_ln7_fu_2717_p2[0:0] == 1'b1) ? bitcast_ln7_fu_2682_p1 : 32'd0);

assign tmp_358_fu_1871_p3 = {{empty_fu_1866_p2}, {5'd0}};

assign tmp_359_fu_1883_p3 = {{empty_fu_1866_p2}, {1'd0}};

assign tmp_360_fu_2064_p3 = {{empty_46_fu_2059_p2}, {5'd0}};

assign tmp_361_fu_2076_p3 = {{empty_46_fu_2059_p2}, {1'd0}};

assign tmp_362_fu_2163_p3 = {{empty_47_fu_2158_p2}, {5'd0}};

assign tmp_363_fu_2175_p3 = {{empty_47_fu_2158_p2}, {1'd0}};

assign tmp_364_fu_2263_p3 = {{empty_48_fu_2258_p2}, {5'd0}};

assign tmp_365_fu_2275_p3 = {{empty_48_fu_2258_p2}, {1'd0}};

assign tmp_366_fu_2362_p3 = {{empty_49_fu_2357_p2}, {5'd0}};

assign tmp_367_fu_2374_p3 = {{empty_49_fu_2357_p2}, {1'd0}};

assign tmp_368_fu_2466_p3 = {{empty_50_fu_2460_p2}, {5'd0}};

assign tmp_369_fu_2474_p3 = {{empty_50_fu_2460_p2}, {1'd0}};

assign tmp_370_fu_2551_p3 = {{empty_51_fu_2546_p2}, {5'd0}};

assign tmp_371_fu_2559_p3 = {{empty_51_fu_2546_p2}, {1'd0}};

assign tmp_fu_942_p4 = 'bx;

assign tmp_s_fu_2685_p4 = {{bitcast_ln7_fu_2682_p1[30:23]}};

assign trunc_ln7_fu_2695_p1 = bitcast_ln7_fu_2682_p1[22:0];

assign w_10_fu_1110_p4 = 'bx;

assign w_11_fu_1124_p4 = 'bx;

assign w_12_fu_1138_p4 = 'bx;

assign w_13_fu_1152_p4 = 'bx;

assign w_14_fu_1166_p4 = 'bx;

assign w_15_fu_1180_p4 = 'bx;

assign w_16_fu_1194_p4 = 'bx;

assign w_17_fu_1208_p4 = 'bx;

assign w_18_fu_1222_p4 = 'bx;

assign w_19_fu_1236_p4 = 'bx;

assign w_1_fu_970_p4 = 'bx;

assign w_20_fu_1250_p4 = 'bx;

assign w_21_fu_1264_p4 = 'bx;

assign w_22_fu_1278_p4 = 'bx;

assign w_23_fu_1292_p4 = 'bx;

assign w_24_fu_1306_p4 = 'bx;

assign w_25_fu_1320_p4 = 'bx;

assign w_26_fu_1334_p4 = 'bx;

assign w_27_fu_1348_p4 = 'bx;

assign w_28_fu_1362_p4 = 'bx;

assign w_29_fu_1376_p4 = 'bx;

assign w_2_fu_984_p4 = 'bx;

assign w_30_fu_1390_p4 = 'bx;

assign w_31_fu_1404_p4 = 'bx;

assign w_32_fu_1418_p4 = 'bx;

assign w_33_fu_1432_p4 = 'bx;

assign w_34_fu_1446_p4 = 'bx;

assign w_35_fu_1460_p4 = 'bx;

assign w_36_fu_1474_p4 = 'bx;

assign w_37_fu_1488_p4 = 'bx;

assign w_38_fu_1502_p4 = 'bx;

assign w_39_fu_1516_p4 = 'bx;

assign w_3_fu_998_p4 = 'bx;

assign w_40_fu_1530_p4 = 'bx;

assign w_41_fu_1544_p4 = 'bx;

assign w_42_fu_1558_p4 = 'bx;

assign w_43_fu_1572_p4 = 'bx;

assign w_44_fu_1586_p4 = 'bx;

assign w_45_fu_1600_p4 = 'bx;

assign w_46_fu_1614_p4 = 'bx;

assign w_47_fu_1628_p4 = 'bx;

assign w_48_fu_1096_p4 = 'bx;

assign w_4_fu_1012_p4 = 'bx;

assign w_5_fu_1026_p4 = 'bx;

assign w_6_fu_1040_p4 = 'bx;

assign w_7_fu_1054_p4 = 'bx;

assign w_8_fu_1068_p4 = 'bx;

assign w_9_fu_1082_p4 = 'bx;

assign w_fu_956_p4 = 'bx;

assign xor_ln25_fu_1730_p2 = (icmp_ln28_fu_1716_p2 ^ 1'd1);

assign xor_ln28_fu_1782_p2 = (icmp_ln33_fu_1742_p2 ^ 1'd1);

assign zext_ln33_fu_1863_p1 = select_ln33_3_reg_3070;

assign zext_ln36_1_fu_1901_p1 = select_ln33_reg_3064;

assign zext_ln36_fu_2448_p1 = empty_reg_3076;

assign zext_ln48_4_fu_1987_p1 = empty_45_reg_3094;

assign zext_ln49_100_fu_2307_p1 = add_ln49_82_fu_2303_p2;

assign zext_ln49_101_fu_2316_p1 = add_ln49_83_fu_2312_p2;

assign zext_ln49_102_fu_2325_p1 = add_ln49_84_fu_2321_p2;

assign zext_ln49_103_fu_2334_p1 = add_ln49_85_fu_2330_p2;

assign zext_ln49_104_fu_2343_p1 = add_ln49_86_fu_2339_p2;

assign zext_ln49_105_fu_2352_p1 = add_ln49_87_fu_2348_p2;

assign zext_ln49_106_fu_2370_p1 = tmp_366_fu_2362_p3;

assign zext_ln49_107_fu_2382_p1 = tmp_367_fu_2374_p3;

assign zext_ln49_108_fu_2397_p1 = add_ln49_89_fu_2392_p2;

assign zext_ln49_109_fu_2407_p1 = add_ln49_90_fu_2402_p2;

assign zext_ln49_110_fu_2416_p1 = add_ln49_91_fu_2412_p2;

assign zext_ln49_111_fu_2425_p1 = add_ln49_92_fu_2421_p2;

assign zext_ln49_112_fu_2434_p1 = add_ln49_93_fu_2430_p2;

assign zext_ln49_113_fu_2443_p1 = add_ln49_94_fu_2439_p2;

assign zext_ln49_114_fu_2455_p1 = add_ln49_95_fu_2451_p2;

assign zext_ln49_115_fu_2482_p1 = tmp_369_fu_2474_p3;

assign zext_ln49_116_fu_2497_p1 = add_ln49_97_fu_2492_p2;

assign zext_ln49_117_fu_2506_p1 = add_ln49_98_fu_2502_p2;

assign zext_ln49_118_fu_2515_p1 = add_ln49_99_fu_2511_p2;

assign zext_ln49_119_fu_2524_p1 = add_ln49_100_fu_2520_p2;

assign zext_ln49_120_fu_2533_p1 = add_ln49_101_fu_2529_p2;

assign zext_ln49_121_fu_2612_p1 = add_ln49_102_reg_3589;

assign zext_ln49_122_fu_2616_p1 = add_ln49_103_reg_3594;

assign zext_ln49_123_fu_2567_p1 = tmp_371_fu_2559_p3;

assign zext_ln49_124_fu_2620_p1 = add_ln49_105_reg_3599;

assign zext_ln49_125_fu_2624_p1 = add_ln49_106_reg_3604;

assign zext_ln49_126_fu_2628_p1 = add_ln49_107_reg_3609;

assign zext_ln49_127_fu_2632_p1 = add_ln49_108_reg_3614;

assign zext_ln49_128_fu_2636_p1 = add_ln49_109_reg_3619;

assign zext_ln49_129_fu_2640_p1 = add_ln49_110_reg_3624;

assign zext_ln49_130_fu_2678_p1 = add_ln49_111_reg_3629;

assign zext_ln49_64_fu_1891_p1 = tmp_359_fu_1883_p3;

assign zext_ln49_65_fu_1909_p1 = empty_45_fu_1904_p2;

assign zext_ln49_66_fu_1919_p1 = add_ln49_57_fu_1913_p2;

assign zext_ln49_67_fu_1930_p1 = add_ln49_fu_1924_p2;

assign zext_ln49_68_fu_1940_p1 = add_ln49_58_fu_1934_p2;

assign zext_ln49_69_fu_1954_p1 = add_ln49_1_fu_1949_p2;

assign zext_ln49_70_fu_1963_p1 = add_ln49_59_fu_1958_p2;

assign zext_ln49_71_fu_1973_p1 = add_ln49_2_fu_1968_p2;

assign zext_ln49_72_fu_1982_p1 = add_ln49_60_fu_1977_p2;

assign zext_ln49_73_fu_1996_p1 = add_ln49_3_fu_1990_p2;

assign zext_ln49_74_fu_2005_p1 = add_ln49_61_fu_2000_p2;

assign zext_ln49_75_fu_2016_p1 = add_ln49_4_fu_2010_p2;

assign zext_ln49_76_fu_2025_p1 = add_ln49_62_fu_2020_p2;

assign zext_ln49_77_fu_2046_p1 = add_ln49_5_reg_3191;

assign zext_ln49_78_fu_2054_p1 = add_ln49_63_fu_2049_p2;

assign zext_ln49_79_fu_2072_p1 = tmp_360_fu_2064_p3;

assign zext_ln49_80_fu_2084_p1 = tmp_361_fu_2076_p3;

assign zext_ln49_81_fu_2099_p1 = add_ln49_65_fu_2094_p2;

assign zext_ln49_82_fu_2108_p1 = add_ln49_66_fu_2104_p2;

assign zext_ln49_83_fu_2117_p1 = add_ln49_67_fu_2113_p2;

assign zext_ln49_84_fu_2126_p1 = add_ln49_68_fu_2122_p2;

assign zext_ln49_85_fu_2135_p1 = add_ln49_69_fu_2131_p2;

assign zext_ln49_86_fu_2144_p1 = add_ln49_70_fu_2140_p2;

assign zext_ln49_87_fu_2153_p1 = add_ln49_71_fu_2149_p2;

assign zext_ln49_88_fu_2171_p1 = tmp_362_fu_2163_p3;

assign zext_ln49_89_fu_2183_p1 = tmp_363_fu_2175_p3;

assign zext_ln49_90_fu_2198_p1 = add_ln49_73_fu_2193_p2;

assign zext_ln49_91_fu_2208_p1 = add_ln49_74_fu_2203_p2;

assign zext_ln49_92_fu_2217_p1 = add_ln49_75_fu_2213_p2;

assign zext_ln49_93_fu_2226_p1 = add_ln49_76_fu_2222_p2;

assign zext_ln49_94_fu_2235_p1 = add_ln49_77_fu_2231_p2;

assign zext_ln49_95_fu_2244_p1 = add_ln49_78_fu_2240_p2;

assign zext_ln49_96_fu_2253_p1 = add_ln49_79_fu_2249_p2;

assign zext_ln49_97_fu_2271_p1 = tmp_364_fu_2263_p3;

assign zext_ln49_98_fu_2283_p1 = tmp_365_fu_2275_p3;

assign zext_ln49_99_fu_2298_p1 = add_ln49_81_fu_2293_p2;

assign zext_ln49_fu_1879_p1 = tmp_358_fu_1871_p3;

always @ (posedge ap_clk) begin
    add_ln49_56_reg_3085[0] <= 1'b0;
    zext_ln49_65_reg_3101[10:5] <= 6'b000000;
    zext_ln49_67_reg_3116[10:5] <= 6'b000000;
    zext_ln49_69_reg_3131[10:5] <= 6'b000000;
    zext_ln49_71_reg_3146[10:5] <= 6'b000000;
    zext_ln49_73_reg_3161[10:6] <= 5'b00000;
    zext_ln49_75_reg_3176[10:6] <= 5'b00000;
    zext_ln49_77_reg_3196[10:6] <= 5'b00000;
    add_ln49_64_reg_3211[0] <= 1'b0;
    add_ln49_72_reg_3296[0] <= 1'b0;
    add_ln49_80_reg_3370[0] <= 1'b0;
    add_ln49_88_reg_3455[0] <= 1'b0;
    zext_ln36_reg_3514[5] <= 1'b0;
    add_ln49_96_reg_3534[0] <= 1'b0;
end

endmodule //cnn_convolution
