
State Machine - |Dyna_test|state
Name state.S7 state.S6 state.S5 state.S4 state.S3 state.S2 state.S1 state.S0 
state.S0 0 0 0 0 0 0 0 0 
state.S1 0 0 0 0 0 0 1 1 
state.S2 0 0 0 0 0 1 0 1 
state.S3 0 0 0 0 1 0 0 1 
state.S4 0 0 0 1 0 0 0 1 
state.S5 0 0 1 0 0 0 0 1 
state.S6 0 1 0 0 0 0 0 1 
state.S7 1 0 0 0 0 0 0 1 

State Machine - |Dyna_test|UART_Dynamixel:Thierry|UART_Dynamixel_RXD:rxd|state
Name state.S3 state.S2 state.S1 state.S0 
state.S0 0 0 0 0 
state.S1 0 0 1 1 
state.S2 0 1 0 1 
state.S3 1 0 0 1 

State Machine - |Dyna_test|UART_Dynamixel:Thierry|UART_Dynamixel_TXD:txd|state
Name state.End state.Sent state.Transmit state.Prepare state.Init state.Wait 
state.Wait 0 0 0 0 0 0 
state.Init 0 0 0 0 1 1 
state.Prepare 0 0 0 1 0 1 
state.Transmit 0 0 1 0 0 1 
state.Sent 0 1 0 0 0 1 
state.End 1 0 0 0 0 1 

State Machine - |Dyna_test|UART_Dynamixel:Thierry|UART_Dynamixel_TXD:txd|UART_TX_BYTE:ubyte|state
Name state.sent state.transmit state.init state.idle 
state.idle 0 0 0 0 
state.init 0 0 1 1 
state.transmit 0 1 0 1 
state.sent 1 0 0 1 
