ARM GAS  /tmp/cccRbWbV.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1	@ Tag_ABI_FP_denormal
   3              		.eabi_attribute 21, 1	@ Tag_ABI_FP_exceptions
   4              		.eabi_attribute 23, 3	@ Tag_ABI_FP_number_model
   5              		.eabi_attribute 24, 1	@ Tag_ABI_align8_needed
   6              		.eabi_attribute 25, 1	@ Tag_ABI_align8_preserved
   7              		.eabi_attribute 26, 1	@ Tag_ABI_enum_size
   8              		.eabi_attribute 30, 4	@ Tag_ABI_optimization_goals
   9              		.eabi_attribute 34, 1	@ Tag_CPU_unaligned_access
  10              		.eabi_attribute 18, 4	@ Tag_ABI_PCS_wchar_t
  11              		.file	"system_stm32f10x.c"
  12              	@ GNU C17 (GNU Tools for Arm Embedded Processors 9-2019-q4-major) version 9.2.1 20191025 (release) 
  13              	@	compiled by GNU C version 4.8.4, GMP version 6.1.0, MPFR version 3.1.4, MPC version 1.0.3, isl ve
  14              	
  15              	@ GGC heuristics: --param ggc-min-expand=97 --param ggc-min-heapsize=126131
  16              	@ options passed:  -I . -I ./user
  17              	@ -I ./stm32f10x_lib/STM32F10x_StdPeriph_Driver
  18              	@ -I ./stm32f10x_lib/CMSIS/CM3/CoreSupport
  19              	@ -I ./stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x
  20              	@ -I ./stm32f10x_lib/STM32F10x_StdPeriph_Driver/inc
  21              	@ -I ./stm32f10x_lib/STM32F10x_StdPeriph_Driver -imultilib thumb/v7-m/nofp
  22              	@ -iprefix /root/gcc-arm-none-eabi-9-2019-q4-major/bin/../lib/gcc/arm-none-eabi/9.2.1/
  23              	@ -isysroot /root/gcc-arm-none-eabi-9-2019-q4-major/bin/../arm-none-eabi
  24              	@ -D__USES_INITFINI__ -D STM32F10X_MD_VL -D USE_STDPERIPH_DRIVER
  25              	@ -D HSE_VALUE=8000000 -D RUN_FROM_FLASH=1
  26              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c
  27              	@ -mcpu=cortex-m3 -mthumb -mfloat-abi=soft -march=armv7-m
  28              	@ -auxbase-strip stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.o
  29              	@ -g -gdwarf-2 -Os -Wall -fomit-frame-pointer -fverbose-asm
  30              	@ options enabled:  -faggressive-loop-optimizations -fassume-phsa
  31              	@ -fauto-inc-dec -fbranch-count-reg -fcaller-saves -fcode-hoisting
  32              	@ -fcombine-stack-adjustments -fcommon -fcompare-elim -fcprop-registers
  33              	@ -fcrossjumping -fcse-follow-jumps -fdefer-pop
  34              	@ -fdelete-null-pointer-checks -fdevirtualize -fdevirtualize-speculatively
  35              	@ -fdwarf2-cfi-asm -fearly-inlining -feliminate-unused-debug-types
  36              	@ -fexpensive-optimizations -fforward-propagate -ffp-int-builtin-inexact
  37              	@ -ffunction-cse -fgcse -fgcse-lm -fgnu-runtime -fgnu-unique
  38              	@ -fguess-branch-probability -fhoist-adjacent-loads -fident -fif-conversion
  39              	@ -fif-conversion2 -findirect-inlining -finline -finline-atomics
  40              	@ -finline-functions -finline-functions-called-once
  41              	@ -finline-small-functions -fipa-bit-cp -fipa-cp -fipa-icf
  42              	@ -fipa-icf-functions -fipa-icf-variables -fipa-profile -fipa-pure-const
  43              	@ -fipa-ra -fipa-reference -fipa-reference-addressable -fipa-sra
  44              	@ -fipa-stack-alignment -fipa-vrp -fira-hoist-pressure
  45              	@ -fira-share-save-slots -fira-share-spill-slots
  46              	@ -fisolate-erroneous-paths-dereference -fivopts -fkeep-static-consts
  47              	@ -fleading-underscore -flifetime-dse -flra-remat -flto-odr-type-merging
  48              	@ -fmath-errno -fmerge-constants -fmerge-debug-strings
  49              	@ -fmove-loop-invariants -fomit-frame-pointer -foptimize-sibling-calls
  50              	@ -fpartial-inlining -fpeephole -fpeephole2 -fplt -fprefetch-loop-arrays
  51              	@ -freg-struct-return -freorder-blocks -freorder-functions
  52              	@ -frerun-cse-after-loop -fsched-critical-path-heuristic
  53              	@ -fsched-dep-count-heuristic -fsched-group-heuristic -fsched-interblock
  54              	@ -fsched-last-insn-heuristic -fsched-pressure -fsched-rank-heuristic
  55              	@ -fsched-spec -fsched-spec-insn-heuristic -fsched-stalled-insns-dep
  56              	@ -fschedule-insns2 -fsection-anchors -fsemantic-interposition
  57              	@ -fshow-column -fshrink-wrap-separate -fsigned-zeros
ARM GAS  /tmp/cccRbWbV.s 			page 2


  58              	@ -fsplit-ivs-in-unroller -fsplit-wide-types -fssa-backprop -fssa-phiopt
  59              	@ -fstdarg-opt -fstore-merging -fstrict-aliasing
  60              	@ -fstrict-volatile-bitfields -fsync-libcalls -fthread-jumps
  61              	@ -ftoplevel-reorder -ftrapping-math -ftree-bit-ccp -ftree-builtin-call-dce
  62              	@ -ftree-ccp -ftree-ch -ftree-coalesce-vars -ftree-copy-prop -ftree-cselim
  63              	@ -ftree-dce -ftree-dominator-opts -ftree-dse -ftree-forwprop -ftree-fre
  64              	@ -ftree-loop-if-convert -ftree-loop-im -ftree-loop-ivcanon
  65              	@ -ftree-loop-optimize -ftree-parallelize-loops= -ftree-phiprop -ftree-pre
  66              	@ -ftree-pta -ftree-reassoc -ftree-scev-cprop -ftree-sink -ftree-slsr
  67              	@ -ftree-sra -ftree-switch-conversion -ftree-tail-merge -ftree-ter
  68              	@ -ftree-vrp -funit-at-a-time -fvar-tracking -fvar-tracking-assignments
  69              	@ -fverbose-asm -fzero-initialized-in-bss -masm-syntax-unified -mbe32
  70              	@ -mfix-cortex-m3-ldrd -mlittle-endian -mpic-data-is-text-relative
  71              	@ -msched-prolog -mthumb -munaligned-access -mvectorize-with-neon-quad
  72              	
  73              		.text
  74              	.Ltext0:
  75              		.cfi_sections	.debug_frame
  76              		.align	1
  77              		.global	SystemInit
  78              		.arch armv7-m
  79              		.syntax unified
  80              		.thumb
  81              		.thumb_func
  82              		.fpu softvfp
  83              		.type	SystemInit, %function
  84              	SystemInit:
  85              	.LFB29:
  86              		.file 1 "stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c"
   1:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
   2:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   ******************************************************************************
   3:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @file    system_stm32f10x.c
   4:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @author  MCD Application Team
   5:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @version V3.5.0
   6:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @date    11-March-2011
   7:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief   CMSIS Cortex-M3 Device Peripheral Access Layer System Source File.
   8:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * 
   9:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * 1.  This file provides two functions and one global variable to be called from 
  10:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *     user application:
  11:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *      - SystemInit(): Setups the system clock (System clock source, PLL Multiplier
  12:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                      factors, AHB/APBx prescalers and Flash settings). 
  13:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                      This function is called at startup just after reset and 
  14:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                      before branch to main program. This call is made inside
  15:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                      the "startup_stm32f10x_xx.s" file.
  16:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *
  17:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  18:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                                  by the user application to setup the SysTick 
  19:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                                  timer or configure other parameters.
  20:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                                     
  21:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  22:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                                 be called whenever the core clock is changed
  23:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                                 during program execution.
  24:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *
  25:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * 2. After each device reset the HSI (8 MHz) is used as system clock source.
  26:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    Then SystemInit() function is called, in "startup_stm32f10x_xx.s" file, to
  27:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    configure the system clock before to branch to main program.
  28:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *
ARM GAS  /tmp/cccRbWbV.s 			page 3


  29:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * 3. If the system clock source selected by user fails to startup, the SystemInit()
  30:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    function will do nothing and HSI still used as system clock source. User can 
  31:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    add some code to deal with this issue inside the SetSysClock() function.
  32:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *
  33:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * 4. The default value of HSE crystal is set to 8 MHz (or 25 MHz, depedning on
  34:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    the product used), refer to "HSE_VALUE" define in "stm32f10x.h" file. 
  35:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    When HSE is used as system clock source, directly or through PLL, and you
  36:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    are using different crystal you have to adapt the HSE value to your own
  37:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    configuration.
  38:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *        
  39:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   ******************************************************************************
  40:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @attention
  41:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *
  42:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  43:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  44:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  45:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  46:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  47:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  48:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *
  49:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  50:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   ******************************************************************************
  51:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  52:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  53:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup CMSIS
  54:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
  55:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  56:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  57:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup stm32f10x_system
  58:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
  59:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */  
  60:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
  61:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Includes
  62:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
  63:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  64:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  65:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #include "stm32f10x.h"
  66:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  67:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
  68:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @}
  69:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  70:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  71:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_TypesDefinitions
  72:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
  73:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  74:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  75:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
  76:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @}
  77:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  78:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  79:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Defines
  80:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
  81:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  82:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  83:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*!< Uncomment the line corresponding to the desired System clock (SYSCLK)
  84:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    frequency (after reset the HSI is used as SYSCLK source)
  85:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    
ARM GAS  /tmp/cccRbWbV.s 			page 4


  86:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    IMPORTANT NOTE:
  87:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    ============== 
  88:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    1. After each device reset the HSI is used as System clock source.
  89:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  90:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    2. Please make sure that the selected System clock doesn't exceed your device's
  91:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       maximum frequency.
  92:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
  93:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    3. If none of the define below is enabled, the HSI is used as System clock
  94:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     source.
  95:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  96:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    4. The System clock configuration functions provided within this file assume that:
  97:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         - For Low, Medium and High density Value line devices an external 8MHz 
  98:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           crystal is used to drive the System clock.
  99:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         - For Low, Medium and High density devices an external 8MHz crystal is
 100:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           used to drive the System clock.
 101:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         - For Connectivity line devices an external 25MHz crystal is used to drive
 102:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           the System clock.
 103:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****      If you are using different crystal you have to adapt those functions accordingly.
 104:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     */
 105:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 106:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #if defined (STM32F10X_LD_VL) || (defined STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
 107:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_HSE    HSE_VALUE */
 108:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  #define SYSCLK_FREQ_24MHz  24000000
 109:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else
 110:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_HSE    HSE_VALUE */
 111:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_24MHz  24000000 */ 
 112:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_36MHz  36000000 */
 113:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_48MHz  48000000 */
 114:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_56MHz  56000000 */
 115:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #define SYSCLK_FREQ_72MHz  72000000
 116:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
 117:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 118:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*!< Uncomment the following line if you need to use external SRAM mounted
 119:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****      on STM3210E-EVAL board (STM32 High density and XL-density devices) or on 
 120:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****      STM32100E-EVAL board (STM32 High-density value line devices) as data memory */ 
 121:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #if defined (STM32F10X_HD) || (defined STM32F10X_XL) || (defined STM32F10X_HD_VL)
 122:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define DATA_IN_ExtSRAM */
 123:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
 124:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 125:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*!< Uncomment the following line if you need to relocate your vector Table in
 126:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****      Internal SRAM. */ 
 127:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define VECT_TAB_SRAM */
 128:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #define VECT_TAB_OFFSET  0x0 /*!< Vector Table base offset field. 
 129:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                                   This value must be a multiple of 0x200. */
 130:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 131:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 132:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 133:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @}
 134:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 135:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 136:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Macros
 137:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
 138:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 139:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 140:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 141:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @}
 142:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
ARM GAS  /tmp/cccRbWbV.s 			page 5


 143:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 144:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Variables
 145:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
 146:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 147:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 148:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*******************************************************************************
 149:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** *  Clock Definitions
 150:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** *******************************************************************************/
 151:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 152:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_HSE;        /*!< System Clock Frequency (Core Cloc
 153:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 154:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_24MHz;        /*!< System Clock Frequency (Core Cl
 155:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 156:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_36MHz;        /*!< System Clock Frequency (Core Cl
 157:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_48MHz
 158:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_48MHz;        /*!< System Clock Frequency (Core Cl
 159:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_56MHz
 160:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_56MHz;        /*!< System Clock Frequency (Core Cl
 161:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_72MHz
 162:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_72MHz;        /*!< System Clock Frequency (Core Cl
 163:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else /*!< HSI Selected as System Clock source */
 164:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = HSI_VALUE;        /*!< System Clock Frequency (Core Clock) */
 165:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
 166:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 167:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** __I uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 168:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 169:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @}
 170:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 171:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 172:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_FunctionPrototypes
 173:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
 174:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 175:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 176:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** static void SetSysClock(void);
 177:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 178:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 179:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SetSysClockToHSE(void);
 180:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 181:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SetSysClockTo24(void);
 182:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 183:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SetSysClockTo36(void);
 184:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_48MHz
 185:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SetSysClockTo48(void);
 186:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_56MHz
 187:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SetSysClockTo56(void);  
 188:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_72MHz
 189:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SetSysClockTo72(void);
 190:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
 191:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 192:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef DATA_IN_ExtSRAM
 193:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SystemInit_ExtMemCtl(void); 
 194:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* DATA_IN_ExtSRAM */
 195:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 196:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 197:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @}
 198:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 199:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
ARM GAS  /tmp/cccRbWbV.s 			page 6


 200:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Functions
 201:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
 202:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 203:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 204:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 205:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Setup the microcontroller system
 206:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         Initialize the Embedded Flash Interface, the PLL and update the 
 207:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         SystemCoreClock variable.
 208:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 209:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 210:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 211:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 212:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** void SystemInit (void)
 213:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
  87              		.loc 1 213 1 view -0
  88              		.cfi_startproc
  89              		@ args = 0, pretend = 0, frame = 8
  90              		@ frame_needed = 0, uses_anonymous_args = 0
  91              		@ link register save eliminated.
 214:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
 215:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Set HSION bit */
 216:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR |= (uint32_t)0x00000001;
  92              		.loc 1 216 3 view .LVU1
  93              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:216:   RCC->CR |= (uint32_t
  94              		.loc 1 216 11 is_stmt 0 view .LVU2
  95 0000 304B     		ldr	r3, .L13	@ tmp148,
  96              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:213: {
 213:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  97              		.loc 1 213 1 view .LVU3
  98 0002 82B0     		sub	sp, sp, #8	@,,
  99              	.LCFI0:
 100              		.cfi_def_cfa_offset 8
 101              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:216:   RCC->CR |= (uint32_t
 102              		.loc 1 216 11 view .LVU4
 103 0004 1A68     		ldr	r2, [r3]	@ _1, MEM[(struct RCC_TypeDef *)1073876992B].CR
 104 0006 42F00102 		orr	r2, r2, #1	@ _2, _1,
 105 000a 1A60     		str	r2, [r3]	@ _2, MEM[(struct RCC_TypeDef *)1073876992B].CR
 217:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 218:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
 219:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifndef STM32F10X_CL
 220:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CFGR &= (uint32_t)0xF8FF0000;
 106              		.loc 1 220 3 is_stmt 1 view .LVU5
 107              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:220:   RCC->CFGR &= (uint32
 108              		.loc 1 220 13 is_stmt 0 view .LVU6
 109 000c 5968     		ldr	r1, [r3, #4]	@ _3, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 110 000e 2E4A     		ldr	r2, .L13+4	@ _4,
 111 0010 0A40     		ands	r2, r2, r1	@, _4, _4, _3
 112 0012 5A60     		str	r2, [r3, #4]	@ _4, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 221:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else
 222:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CFGR &= (uint32_t)0xF0FF0000;
 223:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */   
 224:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 225:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset HSEON, CSSON and PLLON bits */
 226:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
 113              		.loc 1 226 3 is_stmt 1 view .LVU7
 114              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:226:   RCC->CR &= (uint32_t
 115              		.loc 1 226 11 is_stmt 0 view .LVU8
ARM GAS  /tmp/cccRbWbV.s 			page 7


 116 0014 1A68     		ldr	r2, [r3]	@ _5, MEM[(struct RCC_TypeDef *)1073876992B].CR
 117 0016 22F08472 		bic	r2, r2, #17301504	@ _6, _5,
 118 001a 22F48032 		bic	r2, r2, #65536	@ _6, _6,
 119 001e 1A60     		str	r2, [r3]	@ _6, MEM[(struct RCC_TypeDef *)1073876992B].CR
 227:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 228:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset HSEBYP bit */
 229:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
 120              		.loc 1 229 3 is_stmt 1 view .LVU9
 121              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:229:   RCC->CR &= (uint32_t
 122              		.loc 1 229 11 is_stmt 0 view .LVU10
 123 0020 1A68     		ldr	r2, [r3]	@ _7, MEM[(struct RCC_TypeDef *)1073876992B].CR
 124 0022 22F48022 		bic	r2, r2, #262144	@ _8, _7,
 125 0026 1A60     		str	r2, [r3]	@ _8, MEM[(struct RCC_TypeDef *)1073876992B].CR
 230:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 231:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
 232:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CFGR &= (uint32_t)0xFF80FFFF;
 126              		.loc 1 232 3 is_stmt 1 view .LVU11
 127              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:232:   RCC->CFGR &= (uint32
 128              		.loc 1 232 13 is_stmt 0 view .LVU12
 129 0028 5A68     		ldr	r2, [r3, #4]	@ _9, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 130 002a 22F4FE02 		bic	r2, r2, #8323072	@ _10, _9,
 131 002e 5A60     		str	r2, [r3, #4]	@ _10, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 233:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 234:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef STM32F10X_CL
 235:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset PLL2ON and PLL3ON bits */
 236:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR &= (uint32_t)0xEBFFFFFF;
 237:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 238:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Disable all interrupts and clear pending bits  */
 239:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CIR = 0x00FF0000;
 240:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 241:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset CFGR2 register */
 242:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CFGR2 = 0x00000000;
 243:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
 244:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Disable all interrupts and clear pending bits  */
 245:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CIR = 0x009F0000;
 132              		.loc 1 245 3 is_stmt 1 view .LVU13
 133              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:245:   RCC->CIR = 0x009F000
 134              		.loc 1 245 12 is_stmt 0 view .LVU14
 135 0030 4FF41F02 		mov	r2, #10420224	@ tmp161,
 136 0034 9A60     		str	r2, [r3, #8]	@ tmp161, MEM[(struct RCC_TypeDef *)1073876992B].CIR
 246:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 247:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset CFGR2 register */
 248:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CFGR2 = 0x00000000;      
 137              		.loc 1 248 3 is_stmt 1 view .LVU15
 138              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:248:   RCC->CFGR2 = 0x00000
 139              		.loc 1 248 14 is_stmt 0 view .LVU16
 140 0036 0022     		movs	r2, #0	@ tmp163,
 141 0038 DA62     		str	r2, [r3, #44]	@ tmp163, MEM[(struct RCC_TypeDef *)1073876992B].CFGR2
 249:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else
 250:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Disable all interrupts and clear pending bits  */
 251:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CIR = 0x009F0000;
 252:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 253:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 254:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #if defined (STM32F10X_HD) || (defined STM32F10X_XL) || (defined STM32F10X_HD_VL)
 255:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   #ifdef DATA_IN_ExtSRAM
 256:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     SystemInit_ExtMemCtl(); 
 257:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   #endif /* DATA_IN_ExtSRAM */
ARM GAS  /tmp/cccRbWbV.s 			page 8


 258:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif 
 259:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 260:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
 261:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Configure the Flash Latency cycles and enable prefetch buffer */
 262:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClock();
 142              		.loc 1 262 3 is_stmt 1 view .LVU17
 143              	.LBB8:
 144              	.LBI8:
 263:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 264:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef VECT_TAB_SRAM
 265:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
 266:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else
 267:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 268:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif 
 269:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 270:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 271:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 272:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Update SystemCoreClock variable according to Clock Register Values.
 273:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 274:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         be used by the user application to setup the SysTick timer or configure
 275:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         other parameters.
 276:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           
 277:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 278:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 279:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         based on this variable will be incorrect.         
 280:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *     
 281:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   - The system frequency computed by this function is not the real 
 282:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           frequency in the chip. It is calculated based on the predefined 
 283:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           constant and the selected clock source:
 284:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *             
 285:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 286:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                                              
 287:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 288:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                          
 289:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
 290:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *             or HSI_VALUE(*) multiplied by the PLL factors.
 291:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         
 292:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         (*) HSI_VALUE is a constant defined in stm32f1xx.h file (default value
 293:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *             8 MHz) but the real value may vary depending on the variations
 294:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *             in voltage and temperature.   
 295:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    
 296:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         (**) HSE_VALUE is a constant defined in stm32f1xx.h file (default value
 297:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *              8 MHz or 25 MHz, depedning on the product used), user has to ensure
 298:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *              that HSE_VALUE is same as the real frequency of the crystal used.
 299:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *              Otherwise, this function may have wrong result.
 300:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                
 301:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         - The result of this function could be not correct when using fractional
 302:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           value for HSE crystal.
 303:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 304:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 305:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 306:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** void SystemCoreClockUpdate (void)
 307:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 308:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 309:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 310:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef  STM32F10X_CL
 311:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t prediv1source = 0, prediv1factor = 0, prediv2factor = 0, pll2mull = 0;
ARM GAS  /tmp/cccRbWbV.s 			page 9


 312:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 313:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 314:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
 315:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t prediv1factor = 0;
 316:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_LD_VL or STM32F10X_MD_VL or STM32F10X_HD_VL */
 317:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 318:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 319:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 320:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 321:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   switch (tmp)
 322:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 323:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     case 0x00:  /* HSI used as system clock */
 324:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       SystemCoreClock = HSI_VALUE;
 325:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       break;
 326:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     case 0x04:  /* HSE used as system clock */
 327:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       SystemCoreClock = HSE_VALUE;
 328:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       break;
 329:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     case 0x08:  /* PLL used as system clock */
 330:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 331:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       /* Get PLL clock source and multiplication factor ----------------------*/
 332:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 333:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 334:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 335:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifndef STM32F10X_CL      
 336:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       pllmull = ( pllmull >> 18) + 2;
 337:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 338:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       if (pllsource == 0x00)
 339:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {
 340:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         /* HSI oscillator clock divided by 2 selected as PLL clock entry */
 341:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 342:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       }
 343:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       else
 344:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {
 345:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
 346:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 347:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****        /* HSE oscillator clock selected as PREDIV1 clock entry */
 348:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****        SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull; 
 349:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  #else
 350:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         /* HSE selected as PLL clock entry */
 351:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 352:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         {/* HSE oscillator clock divided by 2 */
 353:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 354:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         }
 355:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         else
 356:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         {
 357:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           SystemCoreClock = HSE_VALUE * pllmull;
 358:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         }
 359:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  #endif
 360:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       }
 361:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else
 362:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       pllmull = pllmull >> 18;
 363:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 364:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       if (pllmull != 0x0D)
 365:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {
 366:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****          pllmull += 2;
 367:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       }
 368:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       else
ARM GAS  /tmp/cccRbWbV.s 			page 10


 369:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       { /* PLL multiplication factor = PLL input clock * 6.5 */
 370:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         pllmull = 13 / 2; 
 371:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       }
 372:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****             
 373:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       if (pllsource == 0x00)
 374:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {
 375:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         /* HSI oscillator clock divided by 2 selected as PLL clock entry */
 376:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 377:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       }
 378:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       else
 379:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {/* PREDIV1 selected as PLL clock entry */
 380:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         
 381:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         /* Get PREDIV1 clock source and division factor */
 382:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         prediv1source = RCC->CFGR2 & RCC_CFGR2_PREDIV1SRC;
 383:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 384:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         
 385:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         if (prediv1source == 0)
 386:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         { 
 387:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           /* HSE oscillator clock selected as PREDIV1 clock entry */
 388:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull;          
 389:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         }
 390:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         else
 391:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         {/* PLL2 clock selected as PREDIV1 clock entry */
 392:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           
 393:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           /* Get PREDIV2 division factor and PLL2 multiplication factor */
 394:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           prediv2factor = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> 4) + 1;
 395:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
 396:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;  
 397:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         }
 398:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       }
 399:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */ 
 400:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       break;
 401:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 402:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     default:
 403:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       SystemCoreClock = HSI_VALUE;
 404:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       break;
 405:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 406:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 407:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Compute HCLK clock frequency ----------------*/
 408:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Get HCLK prescaler */
 409:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 410:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* HCLK clock frequency */
 411:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SystemCoreClock >>= tmp;  
 412:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 413:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 414:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 415:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
 416:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 417:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 418:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 419:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** static void SetSysClock(void)
 145              		.loc 1 419 13 view .LVU18
 146              	.LBE8:
 420:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 421:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 422:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClockToHSE();
 423:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
ARM GAS  /tmp/cccRbWbV.s 			page 11


 424:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClockTo24();
 147              		.loc 1 424 3 view .LVU19
 148              	.LBB11:
 149              	.LBB9:
 150              	.LBI9:
 425:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 426:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClockTo36();
 427:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_48MHz
 428:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClockTo48();
 429:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_56MHz
 430:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClockTo56();  
 431:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_72MHz
 432:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClockTo72();
 433:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
 434:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 435:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  /* If none of the define above is enabled, the HSI is used as System clock
 436:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     source (default after reset) */ 
 437:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 438:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 439:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 440:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Setup the external memory controller. Called in startup_stm32f10x.s 
 441:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *          before jump to __main
 442:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 443:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 444:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */ 
 445:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef DATA_IN_ExtSRAM
 446:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 447:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Setup the external memory controller. 
 448:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         Called in startup_stm32f10x_xx.s/.c before jump to main.
 449:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * 	      This function configures the external SRAM mounted on STM3210E-EVAL
 450:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         board (STM32 High density devices). This SRAM will be used as program
 451:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         data memory (including heap and stack).
 452:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 453:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 454:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */ 
 455:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** void SystemInit_ExtMemCtl(void) 
 456:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 457:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*!< FSMC Bank1 NOR/SRAM3 is used for the STM3210E-EVAL, if another Bank is 
 458:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   required, then adjust the Register Addresses */
 459:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 460:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Enable FSMC clock */
 461:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->AHBENR = 0x00000114;
 462:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 463:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Enable GPIOD, GPIOE, GPIOF and GPIOG clocks */  
 464:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->APB2ENR = 0x000001E0;
 465:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 466:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* ---------------  SRAM Data lines, NOE and NWE configuration ---------------*/
 467:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*----------------  SRAM Address lines configuration -------------------------*/
 468:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*----------------  NOE and NWE configuration --------------------------------*/  
 469:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*----------------  NE3 configuration ----------------------------------------*/
 470:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*----------------  NBL0, NBL1 configuration ---------------------------------*/
 471:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 472:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOD->CRL = 0x44BB44BB;  
 473:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOD->CRH = 0xBBBBBBBB;
 474:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 475:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOE->CRL = 0xB44444BB;  
 476:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOE->CRH = 0xBBBBBBBB;
ARM GAS  /tmp/cccRbWbV.s 			page 12


 477:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 478:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOF->CRL = 0x44BBBBBB;  
 479:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOF->CRH = 0xBBBB4444;
 480:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 481:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOG->CRL = 0x44BBBBBB;  
 482:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOG->CRH = 0x44444B44;
 483:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    
 484:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*----------------  FSMC Configuration ---------------------------------------*/  
 485:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*----------------  Enable FSMC Bank1_SRAM Bank ------------------------------*/
 486:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 487:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   FSMC_Bank1->BTCR[4] = 0x00001011;
 488:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   FSMC_Bank1->BTCR[5] = 0x00000200;
 489:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 490:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* DATA_IN_ExtSRAM */
 491:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 492:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 493:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 494:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Selects HSE as System clock source and configure HCLK, PCLK2
 495:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         and PCLK1 prescalers.
 496:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 497:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 498:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 499:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 500:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** static void SetSysClockToHSE(void)
 501:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 502:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 503:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 504:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 505:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Enable HSE */    
 506:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 507:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 508:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 509:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   do
 510:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 511:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 512:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     StartUpCounter++;  
 513:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 514:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 515:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 516:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 517:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 518:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 519:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 520:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 521:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 522:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }  
 523:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 524:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 525:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 526:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 527:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #if !defined STM32F10X_LD_VL && !defined STM32F10X_MD_VL && !defined STM32F10X_HD_VL
 528:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 529:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 530:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 531:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Flash 0 wait state */
 532:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 533:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
ARM GAS  /tmp/cccRbWbV.s 			page 13


 534:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifndef STM32F10X_CL
 535:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;
 536:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else
 537:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     if (HSE_VALUE <= 24000000)
 538:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 	{
 539:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;
 540:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 	}
 541:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 	else
 542:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 	{
 543:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_1;
 544:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 	}
 545:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 546:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
 547:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 548:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 549:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 550:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 551:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 552:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 553:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 554:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK1 = HCLK */
 555:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 556:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 557:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Select HSE as system clock source */
 558:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 559:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_HSE;    
 560:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 561:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till HSE is used as system clock source */
 562:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x04)
 563:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 564:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 565:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 566:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 567:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
 568:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
 569:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }  
 570:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 571:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 572:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 573:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Sets System clock frequency to 24MHz and configure HCLK, PCLK2 
 574:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         and PCLK1 prescalers.
 575:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 576:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 577:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 578:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 579:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** static void SetSysClockTo24(void)
 151              		.loc 1 579 13 view .LVU20
 152              	.LBB10:
 580:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 581:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 153              		.loc 1 581 3 view .LVU21
 154              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:581:   __IO uint32_t StartU
 155              		.loc 1 581 17 is_stmt 0 view .LVU22
 156 003a 0092     		str	r2, [sp]	@ tmp163, StartUpCounter
 157              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:581:   __IO uint32_t StartU
 158              		.loc 1 581 37 view .LVU23
 159 003c 0192     		str	r2, [sp, #4]	@ tmp163, HSEStatus
ARM GAS  /tmp/cccRbWbV.s 			page 14


 582:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 583:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 584:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Enable HSE */    
 585:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 160              		.loc 1 585 3 is_stmt 1 view .LVU24
 161              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:585:   RCC->CR |= ((uint32_
 162              		.loc 1 585 11 is_stmt 0 view .LVU25
 163 003e 1A68     		ldr	r2, [r3]	@ _21, MEM[(struct RCC_TypeDef *)1073876992B].CR
 164 0040 42F48032 		orr	r2, r2, #65536	@ _22, _21,
 165 0044 1A60     		str	r2, [r3]	@ _22, MEM[(struct RCC_TypeDef *)1073876992B].CR
 166              	.L3:
 586:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 587:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 588:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   do
 167              		.loc 1 588 3 is_stmt 1 view .LVU26
 589:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 590:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 168              		.loc 1 590 5 view .LVU27
 169              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:590:     HSEStatus = RCC->C
 170              		.loc 1 590 20 is_stmt 0 view .LVU28
 171 0046 1A68     		ldr	r2, [r3]	@ _23, MEM[(struct RCC_TypeDef *)1073876992B].CR
 172              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:590:     HSEStatus = RCC->C
 173              		.loc 1 590 25 view .LVU29
 174 0048 02F40032 		and	r2, r2, #131072	@ _24, _23,
 175              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:590:     HSEStatus = RCC->C
 176              		.loc 1 590 15 view .LVU30
 177 004c 0192     		str	r2, [sp, #4]	@ _24, HSEStatus
 591:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     StartUpCounter++;  
 178              		.loc 1 591 5 is_stmt 1 view .LVU31
 179              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:591:     StartUpCounter++; 
 180              		.loc 1 591 19 is_stmt 0 view .LVU32
 181 004e 009A     		ldr	r2, [sp]	@ StartUpCounter.0_25, StartUpCounter
 182 0050 0132     		adds	r2, r2, #1	@ _26, StartUpCounter.0_25,
 183 0052 0092     		str	r2, [sp]	@ _26, StartUpCounter
 592:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 184              		.loc 1 592 10 is_stmt 1 view .LVU33
 185              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:592:   } while((HSEStatus =
 186              		.loc 1 592 22 is_stmt 0 view .LVU34
 187 0054 019A     		ldr	r2, [sp, #4]	@ HSEStatus.1_27, HSEStatus
 188              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:592:   } while((HSEStatus =
 189              		.loc 1 592 3 view .LVU35
 190 0056 1AB9     		cbnz	r2, .L2	@ HSEStatus.1_27,
 191              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:592:   } while((HSEStatus =
 192              		.loc 1 592 47 view .LVU36
 193 0058 009A     		ldr	r2, [sp]	@ StartUpCounter.2_28, StartUpCounter
 194              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:592:   } while((HSEStatus =
 195              		.loc 1 592 28 view .LVU37
 196 005a B2F5A06F 		cmp	r2, #1280	@ StartUpCounter.2_28,
 197 005e F2D1     		bne	.L3		@,
 198              	.L2:
 593:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 594:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 199              		.loc 1 594 3 is_stmt 1 view .LVU38
 200              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:594:   if ((RCC->CR & RCC_C
 201              		.loc 1 594 11 is_stmt 0 view .LVU39
 202 0060 1A68     		ldr	r2, [r3]	@ _29, MEM[(struct RCC_TypeDef *)1073876992B].CR
 203              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:594:   if ((RCC->CR & RCC_C
ARM GAS  /tmp/cccRbWbV.s 			page 15


 204              		.loc 1 594 6 view .LVU40
 205 0062 12F40032 		ands	r2, r2, #131072	@ tmp170, _29,
 595:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 596:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 206              		.loc 1 596 5 is_stmt 1 view .LVU41
 207              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:596:     HSEStatus = (uint3
 208              		.loc 1 596 15 is_stmt 0 view .LVU42
 209 0066 18BF     		it	ne
 210 0068 0122     		movne	r2, #1	@ tmp171,
 597:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 598:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 599:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 600:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 211              		.loc 1 600 5 is_stmt 1 view .LVU43
 212              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:600:     HSEStatus = (uint3
 213              		.loc 1 600 15 is_stmt 0 view .LVU44
 214 006a 0192     		str	r2, [sp, #4]	@ tmp170, HSEStatus
 601:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }  
 602:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 603:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 215              		.loc 1 603 3 is_stmt 1 view .LVU45
 216              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:603:   if (HSEStatus == (ui
 217              		.loc 1 603 17 is_stmt 0 view .LVU46
 218 006c 019A     		ldr	r2, [sp, #4]	@ HSEStatus.3_31, HSEStatus
 219              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:603:   if (HSEStatus == (ui
 220              		.loc 1 603 6 view .LVU47
 221 006e 012A     		cmp	r2, #1	@ HSEStatus.3_31,
 222 0070 21D1     		bne	.L6		@,
 604:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 605:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #if !defined STM32F10X_LD_VL && !defined STM32F10X_MD_VL && !defined STM32F10X_HD_VL 
 606:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 607:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 608:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 609:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Flash 0 wait state */
 610:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 611:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;    
 612:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
 613:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 614:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 615:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 223              		.loc 1 615 5 is_stmt 1 view .LVU48
 224              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:615:     RCC->CFGR |= (uint
 225              		.loc 1 615 15 is_stmt 0 view .LVU49
 226 0072 5A68     		ldr	r2, [r3, #4]	@ _32, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 227 0074 5A60     		str	r2, [r3, #4]	@ _32, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 616:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 617:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 618:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 228              		.loc 1 618 5 is_stmt 1 view .LVU50
 229              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:618:     RCC->CFGR |= (uint
 230              		.loc 1 618 15 is_stmt 0 view .LVU51
 231 0076 5A68     		ldr	r2, [r3, #4]	@ _33, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 232 0078 5A60     		str	r2, [r3, #4]	@ _33, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 619:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 620:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK1 = HCLK */
 621:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 233              		.loc 1 621 5 is_stmt 1 view .LVU52
ARM GAS  /tmp/cccRbWbV.s 			page 16


 234              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:621:     RCC->CFGR |= (uint
 235              		.loc 1 621 15 is_stmt 0 view .LVU53
 236 007a 5A68     		ldr	r2, [r3, #4]	@ _34, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 237 007c 5A60     		str	r2, [r3, #4]	@ _34, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 622:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 623:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef STM32F10X_CL
 624:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Configure PLLs ------------------------------------------------------*/
 625:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = PREDIV1 * 6 = 24 MHz */ 
 626:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
 627:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
 628:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                             RCC_CFGR_PLLMULL6); 
 629:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 630:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
 631:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 10 = 4 MHz */       
 632:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
 633:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                               RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
 634:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
 635:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                              RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV10);
 636:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 637:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable PLL2 */
 638:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLL2ON;
 639:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL2 is ready */
 640:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLL2RDY) == 0)
 641:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 642:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }   
 643:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
 644:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /*  PLL configuration:  = (HSE / 2) * 6 = 24 MHz */
 645:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 238              		.loc 1 645 5 is_stmt 1 view .LVU54
 239              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:645:     RCC->CFGR &= (uint
 240              		.loc 1 645 15 is_stmt 0 view .LVU55
 241 007e 5A68     		ldr	r2, [r3, #4]	@ _35, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 242 0080 22F47C12 		bic	r2, r2, #4128768	@ _36, _35,
 243 0084 5A60     		str	r2, [r3, #4]	@ _36, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 646:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_PREDIV1 | RCC_CFGR_PLLXTPRE_PREDIV1_Div2 | RCC_CFGR_PLL
 244              		.loc 1 646 5 is_stmt 1 view .LVU56
 245              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:646:     RCC->CFGR |= (uint
 246              		.loc 1 646 15 is_stmt 0 view .LVU57
 247 0086 5A68     		ldr	r2, [r3, #4]	@ _37, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 248 0088 42F49812 		orr	r2, r2, #1245184	@ _38, _37,
 249 008c 5A60     		str	r2, [r3, #4]	@ _38, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 647:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else    
 648:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /*  PLL configuration:  = (HSE / 2) * 6 = 24 MHz */
 649:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 650:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLXTPRE_HSE_Div2 | RCC_CFGR_PLLMULL6);
 651:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 652:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 653:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable PLL */
 654:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLLON;
 250              		.loc 1 654 5 is_stmt 1 view .LVU58
 251              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:654:     RCC->CR |= RCC_CR_
 252              		.loc 1 654 13 is_stmt 0 view .LVU59
 253 008e 1A68     		ldr	r2, [r3]	@ _39, MEM[(struct RCC_TypeDef *)1073876992B].CR
 254 0090 42F08072 		orr	r2, r2, #16777216	@ _40, _39,
 255 0094 1A60     		str	r2, [r3]	@ _40, MEM[(struct RCC_TypeDef *)1073876992B].CR
 655:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 656:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is ready */
ARM GAS  /tmp/cccRbWbV.s 			page 17


 657:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 256              		.loc 1 657 5 is_stmt 1 view .LVU60
 257              	.L7:
 658:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 659:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 258              		.loc 1 659 5 view .LVU61
 657:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 259              		.loc 1 657 10 view .LVU62
 260              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:657:     while((RCC->CR & R
 657:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 261              		.loc 1 657 15 is_stmt 0 view .LVU63
 262 0096 1A68     		ldr	r2, [r3]	@ _41, MEM[(struct RCC_TypeDef *)1073876992B].CR
 263              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:657:     while((RCC->CR & R
 657:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 264              		.loc 1 657 10 view .LVU64
 265 0098 9201     		lsls	r2, r2, #6	@, _41,
 266 009a FCD5     		bpl	.L7		@,
 660:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 661:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Select PLL as system clock source */
 662:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 267              		.loc 1 662 5 is_stmt 1 view .LVU65
 268              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:662:     RCC->CFGR &= (uint
 269              		.loc 1 662 15 is_stmt 0 view .LVU66
 270 009c 5A68     		ldr	r2, [r3, #4]	@ _43, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 271 009e 22F00302 		bic	r2, r2, #3	@ _44, _43,
 272 00a2 5A60     		str	r2, [r3, #4]	@ _44, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 663:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 273              		.loc 1 663 5 is_stmt 1 view .LVU67
 274              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:663:     RCC->CFGR |= (uint
 275              		.loc 1 663 15 is_stmt 0 view .LVU68
 276 00a4 5A68     		ldr	r2, [r3, #4]	@ _45, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 277 00a6 42F00202 		orr	r2, r2, #2	@ _46, _45,
 278 00aa 5A60     		str	r2, [r3, #4]	@ _46, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 664:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 665:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is used as system clock source */
 666:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 279              		.loc 1 666 5 is_stmt 1 view .LVU69
 280              	.L8:
 667:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 668:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 281              		.loc 1 668 5 view .LVU70
 666:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 282              		.loc 1 666 11 view .LVU71
 283              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:666:     while ((RCC->CFGR 
 666:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 284              		.loc 1 666 16 is_stmt 0 view .LVU72
 285 00ac 5A68     		ldr	r2, [r3, #4]	@ _47, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 286              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:666:     while ((RCC->CFGR 
 666:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 287              		.loc 1 666 23 view .LVU73
 288 00ae 02F00C02 		and	r2, r2, #12	@ tmp192, _47,
 289              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:666:     while ((RCC->CFGR 
 666:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 290              		.loc 1 666 11 view .LVU74
 291 00b2 082A     		cmp	r2, #8	@ tmp192,
 292 00b4 FAD1     		bne	.L8		@,
 293              	.L6:
ARM GAS  /tmp/cccRbWbV.s 			page 18


 669:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 670:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 671:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
 672:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
 673:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   } 
 294              		.loc 1 673 3 is_stmt 1 view .LVU75
 295              	.LBE10:
 296              	.LBE9:
 297              	.LBE11:
 267:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif 
 298              		.loc 1 267 3 view .LVU76
 299              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:267:   SCB->VTOR = FLASH_BA
 267:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif 
 300              		.loc 1 267 13 is_stmt 0 view .LVU77
 301 00b6 4FF00062 		mov	r2, #134217728	@ tmp194,
 302 00ba 044B     		ldr	r3, .L13+8	@ tmp193,
 303 00bc 9A60     		str	r2, [r3, #8]	@ tmp194, MEM[(struct SCB_Type *)3758157056B].VTOR
 304              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:269: }
 269:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 305              		.loc 1 269 1 view .LVU78
 306 00be 02B0     		add	sp, sp, #8	@,,
 307              	.LCFI1:
 308              		.cfi_def_cfa_offset 0
 309              		@ sp needed	@
 310 00c0 7047     		bx	lr	@
 311              	.L14:
 312 00c2 00BF     		.align	2
 313              	.L13:
 314 00c4 00100240 		.word	1073876992
 315 00c8 0000FFF8 		.word	-117506048
 316 00cc 00ED00E0 		.word	-536810240
 317              		.cfi_endproc
 318              	.LFE29:
 319              		.size	SystemInit, .-SystemInit
 320              		.align	1
 321              		.global	SystemCoreClockUpdate
 322              		.syntax unified
 323              		.thumb
 324              		.thumb_func
 325              		.fpu softvfp
 326              		.type	SystemCoreClockUpdate, %function
 327              	SystemCoreClockUpdate:
 328              	.LFB30:
 307:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 329              		.loc 1 307 1 is_stmt 1 view -0
 330              		.cfi_startproc
 331              		@ args = 0, pretend = 0, frame = 0
 332              		@ frame_needed = 0, uses_anonymous_args = 0
 308:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 333              		.loc 1 308 3 view .LVU80
 334              	.LVL0:
 315:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_LD_VL or STM32F10X_MD_VL or STM32F10X_HD_VL */
 335              		.loc 1 315 3 view .LVU81
 319:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 336              		.loc 1 319 3 view .LVU82
 337              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:319:   tmp = RCC->CFGR & RC
 319:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
ARM GAS  /tmp/cccRbWbV.s 			page 19


 338              		.loc 1 319 12 is_stmt 0 view .LVU83
 339 00d0 124A     		ldr	r2, .L21	@ tmp131,
 340              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:307: {
 307:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 341              		.loc 1 307 1 view .LVU84
 342 00d2 10B5     		push	{r4, lr}	@
 343              	.LCFI2:
 344              		.cfi_def_cfa_offset 8
 345              		.cfi_offset 4, -8
 346              		.cfi_offset 14, -4
 347              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:319:   tmp = RCC->CFGR & RC
 319:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 348              		.loc 1 319 12 view .LVU85
 349 00d4 5368     		ldr	r3, [r2, #4]	@ _1, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 350              	.LVL1:
 321:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 351              		.loc 1 321 3 is_stmt 1 view .LVU86
 352 00d6 1249     		ldr	r1, .L21+4	@ tmp166,
 353              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:319:   tmp = RCC->CFGR & RC
 319:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 354              		.loc 1 319 7 is_stmt 0 view .LVU87
 355 00d8 03F00C03 		and	r3, r3, #12	@ tmp, _1,
 356              	.LVL2:
 357              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:321:   switch (tmp)
 321:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 358              		.loc 1 321 3 view .LVU88
 359 00dc 082B     		cmp	r3, #8	@ tmp,
 360 00de 0AD0     		beq	.L16		@,
 324:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       break;
 361              		.loc 1 324 7 is_stmt 1 view .LVU89
 362              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:324:       SystemCoreClock 
 324:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       break;
 363              		.loc 1 324 23 is_stmt 0 view .LVU90
 364 00e0 104B     		ldr	r3, .L21+8	@ tmp134,
 365              	.LVL3:
 366              	.L19:
 367              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:348:        SystemCoreClock
 348:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  #else
 368              		.loc 1 348 24 view .LVU91
 369 00e2 0B60     		str	r3, [r1]	@ tmp153, SystemCoreClock
 409:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* HCLK clock frequency */
 370              		.loc 1 409 3 is_stmt 1 view .LVU92
 371              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:409:   tmp = AHBPrescTable[
 409:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* HCLK clock frequency */
 372              		.loc 1 409 28 is_stmt 0 view .LVU93
 373 00e4 5368     		ldr	r3, [r2, #4]	@ _10, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 374              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:409:   tmp = AHBPrescTable[
 409:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* HCLK clock frequency */
 375              		.loc 1 409 52 view .LVU94
 376 00e6 C3F30313 		ubfx	r3, r3, #4, #4	@ _12, _10,,
 377              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:409:   tmp = AHBPrescTable[
 409:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* HCLK clock frequency */
 378              		.loc 1 409 22 view .LVU95
 379 00ea 0B44     		add	r3, r3, r1	@ tmp157, tmp166
 380 00ec 1A79     		ldrb	r2, [r3, #4]	@ zero_extendqisi2	@ tmp160, AHBPrescTable
 381              	.LVL4:
 411:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
ARM GAS  /tmp/cccRbWbV.s 			page 20


 382              		.loc 1 411 3 is_stmt 1 view .LVU96
 383              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:411:   SystemCoreClock >>= 
 411:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 384              		.loc 1 411 19 is_stmt 0 view .LVU97
 385 00ee 0B68     		ldr	r3, [r1]	@ SystemCoreClock, SystemCoreClock
 386 00f0 D340     		lsrs	r3, r3, r2	@ tmp163, SystemCoreClock, tmp160
 387 00f2 0B60     		str	r3, [r1]	@ tmp163, SystemCoreClock
 388              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:412: }
 412:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 389              		.loc 1 412 1 view .LVU98
 390 00f4 10BD     		pop	{r4, pc}	@
 391              	.LVL5:
 392              	.L16:
 332:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 393              		.loc 1 332 7 is_stmt 1 view .LVU99
 394              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:332:       pllmull = RCC->C
 332:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 395              		.loc 1 332 20 is_stmt 0 view .LVU100
 396 00f6 5368     		ldr	r3, [r2, #4]	@ _2, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 397              	.LVL6:
 333:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 398              		.loc 1 333 7 is_stmt 1 view .LVU101
 399              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:333:       pllsource = RCC-
 333:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 400              		.loc 1 333 22 is_stmt 0 view .LVU102
 401 00f8 5068     		ldr	r0, [r2, #4]	@ _3, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 402              	.LVL7:
 336:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 403              		.loc 1 336 7 is_stmt 1 view .LVU103
 404              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:336:       pllmull = ( pllm
 336:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 405              		.loc 1 336 27 is_stmt 0 view .LVU104
 406 00fa C3F38343 		ubfx	r3, r3, #18, #4	@ tmp138, _2,,
 407              	.LVL8:
 408              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:338:       if (pllsource ==
 338:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {
 409              		.loc 1 338 10 view .LVU105
 410 00fe C003     		lsls	r0, r0, #15	@, _3,
 411              	.LVL9:
 412              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:346:        prediv1factor =
 346:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****        /* HSE oscillator clock selected as PREDIV1 clock entry */
 413              		.loc 1 346 28 view .LVU106
 414 0100 41BF     		itttt	mi
 415 0102 D06A     		ldrmi	r0, [r2, #44]	@ _6, MEM[(struct RCC_TypeDef *)1073876992B].CFGR2
 416              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:348:        SystemCoreClock
 348:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  #else
 417              		.loc 1 348 37 view .LVU107
 418 0104 074C     		ldrmi	r4, .L21+8	@ tmp149,
 419              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:346:        prediv1factor =
 346:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****        /* HSE oscillator clock selected as PREDIV1 clock entry */
 420              		.loc 1 346 36 view .LVU108
 421 0106 00F00F00 		andmi	r0, r0, #15	@ tmp145, _6,
 422              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:346:        prediv1factor =
 346:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****        /* HSE oscillator clock selected as PREDIV1 clock entry */
 423              		.loc 1 346 22 view .LVU109
 424 010a 0130     		addmi	r0, r0, #1	@ prediv1factor, tmp145,
 425              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:348:        SystemCoreClock
ARM GAS  /tmp/cccRbWbV.s 			page 21


 348:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  #else
 426              		.loc 1 348 37 view .LVU110
 427 010c 4CBF     		ite	mi
 428 010e B4FBF0F0 		udivmi	r0, r4, r0	@ tmp148, tmp149, prediv1factor
 429              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:341:         SystemCoreCloc
 341:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       }
 430              		.loc 1 341 44 view .LVU111
 431 0112 0548     		ldrpl	r0, .L21+12	@ tmp142,
 432              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:336:       pllmull = ( pllm
 336:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 433              		.loc 1 336 15 view .LVU112
 434 0114 0233     		adds	r3, r3, #2	@ pllmull, tmp138,
 435              	.LVL10:
 338:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {
 436              		.loc 1 338 7 is_stmt 1 view .LVU113
 341:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       }
 437              		.loc 1 341 9 view .LVU114
 346:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****        /* HSE oscillator clock selected as PREDIV1 clock entry */
 438              		.loc 1 346 8 view .LVU115
 348:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  #else
 439              		.loc 1 348 8 view .LVU116
 440              	@ stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c:348:        SystemCoreClock
 348:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  #else
 441              		.loc 1 348 54 is_stmt 0 view .LVU117
 442 0116 4343     		muls	r3, r0, r3	@ tmp153, tmp148
 443              	.LVL11:
 348:stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  #else
 444              		.loc 1 348 54 view .LVU118
 445 0118 E3E7     		b	.L19		@
 446              	.L22:
 447 011a 00BF     		.align	2
 448              	.L21:
 449 011c 00100240 		.word	1073876992
 450 0120 00000000 		.word	.LANCHOR0
 451 0124 00127A00 		.word	8000000
 452 0128 00093D00 		.word	4000000
 453              		.cfi_endproc
 454              	.LFE30:
 455              		.size	SystemCoreClockUpdate, .-SystemCoreClockUpdate
 456              		.global	AHBPrescTable
 457              		.global	SystemCoreClock
 458              		.data
 459              		.align	2
 460              		.set	.LANCHOR0,. + 0
 461              		.type	SystemCoreClock, %object
 462              		.size	SystemCoreClock, 4
 463              	SystemCoreClock:
 464 0000 00366E01 		.word	24000000
 465              		.type	AHBPrescTable, %object
 466              		.size	AHBPrescTable, 16
 467              	AHBPrescTable:
 468 0004 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
 468      00000000 
 468      01020304 
 468      06
 469 0011 070809   		.ascii	"\007\010\011"
 470              		.text
ARM GAS  /tmp/cccRbWbV.s 			page 22


 471              	.Letext0:
 472              		.file 2 "/root/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/machine/_default_types.h"
 473              		.file 3 "/root/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/_stdint.h"
 474              		.file 4 "./stm32f10x_lib/CMSIS/CM3/CoreSupport/core_cm3.h"
 475              		.file 5 "stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.h"
 476              		.file 6 "stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/stm32f10x.h"
 477              		.section	.debug_info,"",%progbits
 478              	.Ldebug_info0:
 479 0000 A2040000 		.4byte	0x4a2
 480 0004 0200     		.2byte	0x2
 481 0006 00000000 		.4byte	.Ldebug_abbrev0
 482 000a 04       		.byte	0x4
 483 000b 01       		.uleb128 0x1
 484 000c 30000000 		.4byte	.LASF48
 485 0010 0C       		.byte	0xc
 486 0011 D2000000 		.4byte	.LASF49
 487 0015 DD010000 		.4byte	.LASF50
 488 0019 00000000 		.4byte	.Ltext0
 489 001d 2C010000 		.4byte	.Letext0
 490 0021 00000000 		.4byte	.Ldebug_line0
 491 0025 02       		.uleb128 0x2
 492 0026 01       		.byte	0x1
 493 0027 06       		.byte	0x6
 494 0028 2A020000 		.4byte	.LASF0
 495 002c 03       		.uleb128 0x3
 496 002d C4010000 		.4byte	.LASF3
 497 0031 02       		.byte	0x2
 498 0032 2B       		.byte	0x2b
 499 0033 18       		.byte	0x18
 500 0034 38000000 		.4byte	0x38
 501 0038 02       		.uleb128 0x2
 502 0039 01       		.byte	0x1
 503 003a 08       		.byte	0x8
 504 003b 05020000 		.4byte	.LASF1
 505 003f 02       		.uleb128 0x2
 506 0040 02       		.byte	0x2
 507 0041 05       		.byte	0x5
 508 0042 73010000 		.4byte	.LASF2
 509 0046 03       		.uleb128 0x3
 510 0047 23010000 		.4byte	.LASF4
 511 004b 02       		.byte	0x2
 512 004c 39       		.byte	0x39
 513 004d 19       		.byte	0x19
 514 004e 52000000 		.4byte	0x52
 515 0052 02       		.uleb128 0x2
 516 0053 02       		.byte	0x2
 517 0054 07       		.byte	0x7
 518 0055 7A020000 		.4byte	.LASF5
 519 0059 02       		.uleb128 0x2
 520 005a 04       		.byte	0x4
 521 005b 05       		.byte	0x5
 522 005c 95010000 		.4byte	.LASF6
 523 0060 03       		.uleb128 0x3
 524 0061 18010000 		.4byte	.LASF7
 525 0065 02       		.byte	0x2
 526 0066 4F       		.byte	0x4f
 527 0067 19       		.byte	0x19
ARM GAS  /tmp/cccRbWbV.s 			page 23


 528 0068 6C000000 		.4byte	0x6c
 529 006c 02       		.uleb128 0x2
 530 006d 04       		.byte	0x4
 531 006e 07       		.byte	0x7
 532 006f E2020000 		.4byte	.LASF8
 533 0073 02       		.uleb128 0x2
 534 0074 08       		.byte	0x8
 535 0075 05       		.byte	0x5
 536 0076 82010000 		.4byte	.LASF9
 537 007a 02       		.uleb128 0x2
 538 007b 08       		.byte	0x8
 539 007c 07       		.byte	0x7
 540 007d 36020000 		.4byte	.LASF10
 541 0081 04       		.uleb128 0x4
 542 0082 04       		.byte	0x4
 543 0083 05       		.byte	0x5
 544 0084 696E7400 		.ascii	"int\000"
 545 0088 05       		.uleb128 0x5
 546 0089 81000000 		.4byte	0x81
 547 008d 02       		.uleb128 0x2
 548 008e 04       		.byte	0x4
 549 008f 07       		.byte	0x7
 550 0090 53020000 		.4byte	.LASF11
 551 0094 03       		.uleb128 0x3
 552 0095 43010000 		.4byte	.LASF12
 553 0099 03       		.byte	0x3
 554 009a 18       		.byte	0x18
 555 009b 13       		.byte	0x13
 556 009c 2C000000 		.4byte	0x2c
 557 00a0 05       		.uleb128 0x5
 558 00a1 94000000 		.4byte	0x94
 559 00a5 06       		.uleb128 0x6
 560 00a6 A0000000 		.4byte	0xa0
 561 00aa 03       		.uleb128 0x3
 562 00ab 60020000 		.4byte	.LASF13
 563 00af 03       		.byte	0x3
 564 00b0 24       		.byte	0x24
 565 00b1 14       		.byte	0x14
 566 00b2 46000000 		.4byte	0x46
 567 00b6 03       		.uleb128 0x3
 568 00b7 6A010000 		.4byte	.LASF14
 569 00bb 03       		.byte	0x3
 570 00bc 30       		.byte	0x30
 571 00bd 14       		.byte	0x14
 572 00be 60000000 		.4byte	0x60
 573 00c2 05       		.uleb128 0x5
 574 00c3 B6000000 		.4byte	0xb6
 575 00c7 06       		.uleb128 0x6
 576 00c8 C2000000 		.4byte	0xc2
 577 00cc 07       		.uleb128 0x7
 578 00cd 74       		.byte	0x74
 579 00ce 04       		.byte	0x4
 580 00cf 9B       		.byte	0x9b
 581 00d0 09       		.byte	0x9
 582 00d1 F3010000 		.4byte	0x1f3
 583 00d5 08       		.uleb128 0x8
 584 00d6 38010000 		.4byte	.LASF15
ARM GAS  /tmp/cccRbWbV.s 			page 24


 585 00da 04       		.byte	0x4
 586 00db 9D       		.byte	0x9d
 587 00dc 11       		.byte	0x11
 588 00dd C7000000 		.4byte	0xc7
 589 00e1 02       		.byte	0x2
 590 00e2 23       		.byte	0x23
 591 00e3 00       		.uleb128 0
 592 00e4 08       		.uleb128 0x8
 593 00e5 7D010000 		.4byte	.LASF16
 594 00e9 04       		.byte	0x4
 595 00ea 9E       		.byte	0x9e
 596 00eb 11       		.byte	0x11
 597 00ec C2000000 		.4byte	0xc2
 598 00f0 02       		.byte	0x2
 599 00f1 23       		.byte	0x23
 600 00f2 04       		.uleb128 0x4
 601 00f3 08       		.uleb128 0x8
 602 00f4 8D020000 		.4byte	.LASF17
 603 00f8 04       		.byte	0x4
 604 00f9 9F       		.byte	0x9f
 605 00fa 11       		.byte	0x11
 606 00fb C2000000 		.4byte	0xc2
 607 00ff 02       		.byte	0x2
 608 0100 23       		.byte	0x23
 609 0101 08       		.uleb128 0x8
 610 0102 08       		.uleb128 0x8
 611 0103 FF010000 		.4byte	.LASF18
 612 0107 04       		.byte	0x4
 613 0108 A0       		.byte	0xa0
 614 0109 11       		.byte	0x11
 615 010a C2000000 		.4byte	0xc2
 616 010e 02       		.byte	0x2
 617 010f 23       		.byte	0x23
 618 0110 0C       		.uleb128 0xc
 619 0111 09       		.uleb128 0x9
 620 0112 53435200 		.ascii	"SCR\000"
 621 0116 04       		.byte	0x4
 622 0117 A1       		.byte	0xa1
 623 0118 11       		.byte	0x11
 624 0119 C2000000 		.4byte	0xc2
 625 011d 02       		.byte	0x2
 626 011e 23       		.byte	0x23
 627 011f 10       		.uleb128 0x10
 628 0120 09       		.uleb128 0x9
 629 0121 43435200 		.ascii	"CCR\000"
 630 0125 04       		.byte	0x4
 631 0126 A2       		.byte	0xa2
 632 0127 11       		.byte	0x11
 633 0128 C2000000 		.4byte	0xc2
 634 012c 02       		.byte	0x2
 635 012d 23       		.byte	0x23
 636 012e 14       		.uleb128 0x14
 637 012f 09       		.uleb128 0x9
 638 0130 53485000 		.ascii	"SHP\000"
 639 0134 04       		.byte	0x4
 640 0135 A3       		.byte	0xa3
 641 0136 11       		.byte	0x11
ARM GAS  /tmp/cccRbWbV.s 			page 25


 642 0137 03020000 		.4byte	0x203
 643 013b 02       		.byte	0x2
 644 013c 23       		.byte	0x23
 645 013d 18       		.uleb128 0x18
 646 013e 08       		.uleb128 0x8
 647 013f 4D020000 		.4byte	.LASF19
 648 0143 04       		.byte	0x4
 649 0144 A4       		.byte	0xa4
 650 0145 11       		.byte	0x11
 651 0146 C2000000 		.4byte	0xc2
 652 014a 02       		.byte	0x2
 653 014b 23       		.byte	0x23
 654 014c 24       		.uleb128 0x24
 655 014d 08       		.uleb128 0x8
 656 014e CE010000 		.4byte	.LASF20
 657 0152 04       		.byte	0x4
 658 0153 A5       		.byte	0xa5
 659 0154 11       		.byte	0x11
 660 0155 C2000000 		.4byte	0xc2
 661 0159 02       		.byte	0x2
 662 015a 23       		.byte	0x23
 663 015b 28       		.uleb128 0x28
 664 015c 08       		.uleb128 0x8
 665 015d C2020000 		.4byte	.LASF21
 666 0161 04       		.byte	0x4
 667 0162 A6       		.byte	0xa6
 668 0163 11       		.byte	0x11
 669 0164 C2000000 		.4byte	0xc2
 670 0168 02       		.byte	0x2
 671 0169 23       		.byte	0x23
 672 016a 2C       		.uleb128 0x2c
 673 016b 08       		.uleb128 0x8
 674 016c AD020000 		.4byte	.LASF22
 675 0170 04       		.byte	0x4
 676 0171 A7       		.byte	0xa7
 677 0172 11       		.byte	0x11
 678 0173 C2000000 		.4byte	0xc2
 679 0177 02       		.byte	0x2
 680 0178 23       		.byte	0x23
 681 0179 30       		.uleb128 0x30
 682 017a 08       		.uleb128 0x8
 683 017b 69020000 		.4byte	.LASF23
 684 017f 04       		.byte	0x4
 685 0180 A8       		.byte	0xa8
 686 0181 11       		.byte	0x11
 687 0182 C2000000 		.4byte	0xc2
 688 0186 02       		.byte	0x2
 689 0187 23       		.byte	0x23
 690 0188 34       		.uleb128 0x34
 691 0189 08       		.uleb128 0x8
 692 018a 90010000 		.4byte	.LASF24
 693 018e 04       		.byte	0x4
 694 018f A9       		.byte	0xa9
 695 0190 11       		.byte	0x11
 696 0191 C2000000 		.4byte	0xc2
 697 0195 02       		.byte	0x2
 698 0196 23       		.byte	0x23
ARM GAS  /tmp/cccRbWbV.s 			page 26


 699 0197 38       		.uleb128 0x38
 700 0198 08       		.uleb128 0x8
 701 0199 FA020000 		.4byte	.LASF25
 702 019d 04       		.byte	0x4
 703 019e AA       		.byte	0xaa
 704 019f 11       		.byte	0x11
 705 01a0 C2000000 		.4byte	0xc2
 706 01a4 02       		.byte	0x2
 707 01a5 23       		.byte	0x23
 708 01a6 3C       		.uleb128 0x3c
 709 01a7 09       		.uleb128 0x9
 710 01a8 50465200 		.ascii	"PFR\000"
 711 01ac 04       		.byte	0x4
 712 01ad AB       		.byte	0xab
 713 01ae 11       		.byte	0x11
 714 01af 1D020000 		.4byte	0x21d
 715 01b3 02       		.byte	0x2
 716 01b4 23       		.byte	0x23
 717 01b5 40       		.uleb128 0x40
 718 01b6 09       		.uleb128 0x9
 719 01b7 44465200 		.ascii	"DFR\000"
 720 01bb 04       		.byte	0x4
 721 01bc AC       		.byte	0xac
 722 01bd 11       		.byte	0x11
 723 01be C7000000 		.4byte	0xc7
 724 01c2 02       		.byte	0x2
 725 01c3 23       		.byte	0x23
 726 01c4 48       		.uleb128 0x48
 727 01c5 09       		.uleb128 0x9
 728 01c6 41445200 		.ascii	"ADR\000"
 729 01ca 04       		.byte	0x4
 730 01cb AD       		.byte	0xad
 731 01cc 11       		.byte	0x11
 732 01cd C7000000 		.4byte	0xc7
 733 01d1 02       		.byte	0x2
 734 01d2 23       		.byte	0x23
 735 01d3 4C       		.uleb128 0x4c
 736 01d4 08       		.uleb128 0x8
 737 01d5 C7020000 		.4byte	.LASF26
 738 01d9 04       		.byte	0x4
 739 01da AE       		.byte	0xae
 740 01db 11       		.byte	0x11
 741 01dc 37020000 		.4byte	0x237
 742 01e0 02       		.byte	0x2
 743 01e1 23       		.byte	0x23
 744 01e2 50       		.uleb128 0x50
 745 01e3 08       		.uleb128 0x8
 746 01e4 A8020000 		.4byte	.LASF27
 747 01e8 04       		.byte	0x4
 748 01e9 AF       		.byte	0xaf
 749 01ea 11       		.byte	0x11
 750 01eb 51020000 		.4byte	0x251
 751 01ef 02       		.byte	0x2
 752 01f0 23       		.byte	0x23
 753 01f1 60       		.uleb128 0x60
 754 01f2 00       		.byte	0
 755 01f3 0A       		.uleb128 0xa
ARM GAS  /tmp/cccRbWbV.s 			page 27


 756 01f4 A0000000 		.4byte	0xa0
 757 01f8 03020000 		.4byte	0x203
 758 01fc 0B       		.uleb128 0xb
 759 01fd 8D000000 		.4byte	0x8d
 760 0201 0B       		.byte	0xb
 761 0202 00       		.byte	0
 762 0203 05       		.uleb128 0x5
 763 0204 F3010000 		.4byte	0x1f3
 764 0208 0A       		.uleb128 0xa
 765 0209 C7000000 		.4byte	0xc7
 766 020d 18020000 		.4byte	0x218
 767 0211 0B       		.uleb128 0xb
 768 0212 8D000000 		.4byte	0x8d
 769 0216 01       		.byte	0x1
 770 0217 00       		.byte	0
 771 0218 06       		.uleb128 0x6
 772 0219 08020000 		.4byte	0x208
 773 021d 05       		.uleb128 0x5
 774 021e 18020000 		.4byte	0x218
 775 0222 0A       		.uleb128 0xa
 776 0223 C7000000 		.4byte	0xc7
 777 0227 32020000 		.4byte	0x232
 778 022b 0B       		.uleb128 0xb
 779 022c 8D000000 		.4byte	0x8d
 780 0230 03       		.byte	0x3
 781 0231 00       		.byte	0
 782 0232 06       		.uleb128 0x6
 783 0233 22020000 		.4byte	0x222
 784 0237 05       		.uleb128 0x5
 785 0238 32020000 		.4byte	0x232
 786 023c 0A       		.uleb128 0xa
 787 023d C7000000 		.4byte	0xc7
 788 0241 4C020000 		.4byte	0x24c
 789 0245 0B       		.uleb128 0xb
 790 0246 8D000000 		.4byte	0x8d
 791 024a 04       		.byte	0x4
 792 024b 00       		.byte	0
 793 024c 06       		.uleb128 0x6
 794 024d 3C020000 		.4byte	0x23c
 795 0251 05       		.uleb128 0x5
 796 0252 4C020000 		.4byte	0x24c
 797 0256 03       		.uleb128 0x3
 798 0257 4B010000 		.4byte	.LASF28
 799 025b 04       		.byte	0x4
 800 025c B0       		.byte	0xb0
 801 025d 03       		.byte	0x3
 802 025e CC000000 		.4byte	0xcc
 803 0262 0C       		.uleb128 0xc
 804 0263 FF020000 		.4byte	.LASF29
 805 0267 04       		.byte	0x4
 806 0268 CE06     		.2byte	0x6ce
 807 026a 15       		.byte	0x15
 808 026b 88000000 		.4byte	0x88
 809 026f 01       		.byte	0x1
 810 0270 01       		.byte	0x1
 811 0271 0D       		.uleb128 0xd
 812 0272 B2020000 		.4byte	.LASF30
ARM GAS  /tmp/cccRbWbV.s 			page 28


 813 0276 05       		.byte	0x5
 814 0277 35       		.byte	0x35
 815 0278 11       		.byte	0x11
 816 0279 B6000000 		.4byte	0xb6
 817 027d 01       		.byte	0x1
 818 027e 01       		.byte	0x1
 819 027f 0E       		.uleb128 0xe
 820 0280 07       		.byte	0x7
 821 0281 01       		.byte	0x1
 822 0282 38000000 		.4byte	0x38
 823 0286 06       		.byte	0x6
 824 0287 0702     		.2byte	0x207
 825 0289 0E       		.byte	0xe
 826 028a 9B020000 		.4byte	0x29b
 827 028e 0F       		.uleb128 0xf
 828 028f F4020000 		.4byte	.LASF31
 829 0293 00       		.byte	0
 830 0294 10       		.uleb128 0x10
 831 0295 53455400 		.ascii	"SET\000"
 832 0299 01       		.byte	0x1
 833 029a 00       		.byte	0
 834 029b 11       		.uleb128 0x11
 835 029c 30       		.byte	0x30
 836 029d 06       		.byte	0x6
 837 029e 3404     		.2byte	0x434
 838 02a0 09       		.byte	0x9
 839 02a1 65030000 		.4byte	0x365
 840 02a5 12       		.uleb128 0x12
 841 02a6 435200   		.ascii	"CR\000"
 842 02a9 06       		.byte	0x6
 843 02aa 3604     		.2byte	0x436
 844 02ac 11       		.byte	0x11
 845 02ad C2000000 		.4byte	0xc2
 846 02b1 02       		.byte	0x2
 847 02b2 23       		.byte	0x23
 848 02b3 00       		.uleb128 0
 849 02b4 13       		.uleb128 0x13
 850 02b5 3E010000 		.4byte	.LASF32
 851 02b9 06       		.byte	0x6
 852 02ba 3704     		.2byte	0x437
 853 02bc 11       		.byte	0x11
 854 02bd C2000000 		.4byte	0xc2
 855 02c1 02       		.byte	0x2
 856 02c2 23       		.byte	0x23
 857 02c3 04       		.uleb128 0x4
 858 02c4 12       		.uleb128 0x12
 859 02c5 43495200 		.ascii	"CIR\000"
 860 02c9 06       		.byte	0x6
 861 02ca 3804     		.2byte	0x438
 862 02cc 11       		.byte	0x11
 863 02cd C2000000 		.4byte	0xc2
 864 02d1 02       		.byte	0x2
 865 02d2 23       		.byte	0x23
 866 02d3 08       		.uleb128 0x8
 867 02d4 13       		.uleb128 0x13
 868 02d5 BB010000 		.4byte	.LASF33
 869 02d9 06       		.byte	0x6
ARM GAS  /tmp/cccRbWbV.s 			page 29


 870 02da 3904     		.2byte	0x439
 871 02dc 11       		.byte	0x11
 872 02dd C2000000 		.4byte	0xc2
 873 02e1 02       		.byte	0x2
 874 02e2 23       		.byte	0x23
 875 02e3 0C       		.uleb128 0xc
 876 02e4 13       		.uleb128 0x13
 877 02e5 12000000 		.4byte	.LASF34
 878 02e9 06       		.byte	0x6
 879 02ea 3A04     		.2byte	0x43a
 880 02ec 11       		.byte	0x11
 881 02ed C2000000 		.4byte	0xc2
 882 02f1 02       		.byte	0x2
 883 02f2 23       		.byte	0x23
 884 02f3 10       		.uleb128 0x10
 885 02f4 13       		.uleb128 0x13
 886 02f5 B4010000 		.4byte	.LASF35
 887 02f9 06       		.byte	0x6
 888 02fa 3B04     		.2byte	0x43b
 889 02fc 11       		.byte	0x11
 890 02fd C2000000 		.4byte	0xc2
 891 0301 02       		.byte	0x2
 892 0302 23       		.byte	0x23
 893 0303 14       		.uleb128 0x14
 894 0304 13       		.uleb128 0x13
 895 0305 13020000 		.4byte	.LASF36
 896 0309 06       		.byte	0x6
 897 030a 3C04     		.2byte	0x43c
 898 030c 11       		.byte	0x11
 899 030d C2000000 		.4byte	0xc2
 900 0311 02       		.byte	0x2
 901 0312 23       		.byte	0x23
 902 0313 18       		.uleb128 0x18
 903 0314 13       		.uleb128 0x13
 904 0315 54010000 		.4byte	.LASF37
 905 0319 06       		.byte	0x6
 906 031a 3D04     		.2byte	0x43d
 907 031c 11       		.byte	0x11
 908 031d C2000000 		.4byte	0xc2
 909 0321 02       		.byte	0x2
 910 0322 23       		.byte	0x23
 911 0323 1C       		.uleb128 0x1c
 912 0324 13       		.uleb128 0x13
 913 0325 2B000000 		.4byte	.LASF38
 914 0329 06       		.byte	0x6
 915 032a 3E04     		.2byte	0x43e
 916 032c 11       		.byte	0x11
 917 032d C2000000 		.4byte	0xc2
 918 0331 02       		.byte	0x2
 919 0332 23       		.byte	0x23
 920 0333 20       		.uleb128 0x20
 921 0334 12       		.uleb128 0x12
 922 0335 43535200 		.ascii	"CSR\000"
 923 0339 06       		.byte	0x6
 924 033a 3F04     		.2byte	0x43f
 925 033c 11       		.byte	0x11
 926 033d C2000000 		.4byte	0xc2
ARM GAS  /tmp/cccRbWbV.s 			page 30


 927 0341 02       		.byte	0x2
 928 0342 23       		.byte	0x23
 929 0343 24       		.uleb128 0x24
 930 0344 13       		.uleb128 0x13
 931 0345 CC020000 		.4byte	.LASF39
 932 0349 06       		.byte	0x6
 933 034a 4704     		.2byte	0x447
 934 034c 0C       		.byte	0xc
 935 034d B6000000 		.4byte	0xb6
 936 0351 02       		.byte	0x2
 937 0352 23       		.byte	0x23
 938 0353 28       		.uleb128 0x28
 939 0354 13       		.uleb128 0x13
 940 0355 00000000 		.4byte	.LASF40
 941 0359 06       		.byte	0x6
 942 035a 4804     		.2byte	0x448
 943 035c 11       		.byte	0x11
 944 035d C2000000 		.4byte	0xc2
 945 0361 02       		.byte	0x2
 946 0362 23       		.byte	0x23
 947 0363 2C       		.uleb128 0x2c
 948 0364 00       		.byte	0
 949 0365 14       		.uleb128 0x14
 950 0366 06000000 		.4byte	.LASF41
 951 036a 06       		.byte	0x6
 952 036b 4A04     		.2byte	0x44a
 953 036d 03       		.byte	0x3
 954 036e 9B020000 		.4byte	0x29b
 955 0372 15       		.uleb128 0x15
 956 0373 71020000 		.4byte	0x271
 957 0377 01       		.byte	0x1
 958 0378 9A       		.byte	0x9a
 959 0379 0C       		.byte	0xc
 960 037a 05       		.byte	0x5
 961 037b 03       		.byte	0x3
 962 037c 00000000 		.4byte	SystemCoreClock
 963 0380 0A       		.uleb128 0xa
 964 0381 A5000000 		.4byte	0xa5
 965 0385 90030000 		.4byte	0x390
 966 0389 0B       		.uleb128 0xb
 967 038a 8D000000 		.4byte	0x8d
 968 038e 0F       		.byte	0xf
 969 038f 00       		.byte	0
 970 0390 06       		.uleb128 0x6
 971 0391 80030000 		.4byte	0x380
 972 0395 05       		.uleb128 0x5
 973 0396 90030000 		.4byte	0x390
 974 039a 16       		.uleb128 0x16
 975 039b 5C010000 		.4byte	.LASF42
 976 039f 01       		.byte	0x1
 977 03a0 A7       		.byte	0xa7
 978 03a1 0D       		.byte	0xd
 979 03a2 95030000 		.4byte	0x395
 980 03a6 01       		.byte	0x1
 981 03a7 05       		.byte	0x5
 982 03a8 03       		.byte	0x3
 983 03a9 00000000 		.4byte	AHBPrescTable
ARM GAS  /tmp/cccRbWbV.s 			page 31


 984 03ad 17       		.uleb128 0x17
 985 03ae 1B000000 		.4byte	.LASF51
 986 03b2 01       		.byte	0x1
 987 03b3 4302     		.2byte	0x243
 988 03b5 0D       		.byte	0xd
 989 03b6 01       		.byte	0x1
 990 03b7 01       		.byte	0x1
 991 03b8 D7030000 		.4byte	0x3d7
 992 03bc 18       		.uleb128 0x18
 993 03bd 1B020000 		.4byte	.LASF43
 994 03c1 01       		.byte	0x1
 995 03c2 4502     		.2byte	0x245
 996 03c4 11       		.byte	0x11
 997 03c5 C2000000 		.4byte	0xc2
 998 03c9 18       		.uleb128 0x18
 999 03ca 2E010000 		.4byte	.LASF44
 1000 03ce 01       		.byte	0x1
 1001 03cf 4502     		.2byte	0x245
 1002 03d1 25       		.byte	0x25
 1003 03d2 C2000000 		.4byte	0xc2
 1004 03d6 00       		.byte	0
 1005 03d7 19       		.uleb128 0x19
 1006 03d8 D6020000 		.4byte	.LASF52
 1007 03dc 01       		.byte	0x1
 1008 03dd A301     		.2byte	0x1a3
 1009 03df 0D       		.byte	0xd
 1010 03e0 01       		.byte	0x1
 1011 03e1 01       		.byte	0x1
 1012 03e2 1A       		.uleb128 0x1a
 1013 03e3 01       		.byte	0x1
 1014 03e4 92020000 		.4byte	.LASF53
 1015 03e8 01       		.byte	0x1
 1016 03e9 3201     		.2byte	0x132
 1017 03eb 06       		.byte	0x6
 1018 03ec 01       		.byte	0x1
 1019 03ed D0000000 		.4byte	.LFB30
 1020 03f1 2C010000 		.4byte	.LFE30
 1021 03f5 00000000 		.4byte	.LLST1
 1022 03f9 01       		.byte	0x1
 1023 03fa 53040000 		.4byte	0x453
 1024 03fe 1B       		.uleb128 0x1b
 1025 03ff 746D7000 		.ascii	"tmp\000"
 1026 0403 01       		.byte	0x1
 1027 0404 3401     		.2byte	0x134
 1028 0406 0C       		.byte	0xc
 1029 0407 B6000000 		.4byte	0xb6
 1030 040b 2A000000 		.4byte	.LLST2
 1031 040f 20000000 		.4byte	.LVUS2
 1032 0413 1C       		.uleb128 0x1c
 1033 0414 AC010000 		.4byte	.LASF45
 1034 0418 01       		.byte	0x1
 1035 0419 3401     		.2byte	0x134
 1036 041b 15       		.byte	0x15
 1037 041c B6000000 		.4byte	0xb6
 1038 0420 76000000 		.4byte	.LLST3
 1039 0424 6E000000 		.4byte	.LVUS3
 1040 0428 1C       		.uleb128 0x1c
ARM GAS  /tmp/cccRbWbV.s 			page 32


 1041 0429 D3010000 		.4byte	.LASF46
 1042 042d 01       		.byte	0x1
 1043 042e 3401     		.2byte	0x134
 1044 0430 22       		.byte	0x22
 1045 0431 B6000000 		.4byte	0xb6
 1046 0435 B8000000 		.4byte	.LLST4
 1047 0439 B2000000 		.4byte	.LVUS4
 1048 043d 1C       		.uleb128 0x1c
 1049 043e 9E010000 		.4byte	.LASF47
 1050 0442 01       		.byte	0x1
 1051 0443 3B01     		.2byte	0x13b
 1052 0445 0C       		.byte	0xc
 1053 0446 B6000000 		.4byte	0xb6
 1054 044a ED000000 		.4byte	.LLST5
 1055 044e E9000000 		.4byte	.LVUS5
 1056 0452 00       		.byte	0
 1057 0453 1D       		.uleb128 0x1d
 1058 0454 01       		.byte	0x1
 1059 0455 6F020000 		.4byte	.LASF54
 1060 0459 01       		.byte	0x1
 1061 045a D4       		.byte	0xd4
 1062 045b 06       		.byte	0x6
 1063 045c 01       		.byte	0x1
 1064 045d 00000000 		.4byte	.LFB29
 1065 0461 D0000000 		.4byte	.LFE29
 1066 0465 0D010000 		.4byte	.LLST0
 1067 0469 01       		.byte	0x1
 1068 046a 1E       		.uleb128 0x1e
 1069 046b D7030000 		.4byte	0x3d7
 1070 046f 3A000000 		.4byte	.LBI8
 1071 0473 01       		.byte	.LVU18
 1072 0474 00000000 		.4byte	.Ldebug_ranges0+0
 1073 0478 01       		.byte	0x1
 1074 0479 0601     		.2byte	0x106
 1075 047b 03       		.byte	0x3
 1076 047c 1F       		.uleb128 0x1f
 1077 047d AD030000 		.4byte	0x3ad
 1078 0481 3A000000 		.4byte	.LBI9
 1079 0485 03       		.byte	.LVU20
 1080 0486 3A000000 		.4byte	.LBB9
 1081 048a B6000000 		.4byte	.LBE9
 1082 048e 01       		.byte	0x1
 1083 048f A801     		.2byte	0x1a8
 1084 0491 03       		.byte	0x3
 1085 0492 20       		.uleb128 0x20
 1086 0493 BC030000 		.4byte	0x3bc
 1087 0497 02       		.byte	0x2
 1088 0498 91       		.byte	0x91
 1089 0499 78       		.sleb128 -8
 1090 049a 20       		.uleb128 0x20
 1091 049b C9030000 		.4byte	0x3c9
 1092 049f 02       		.byte	0x2
 1093 04a0 91       		.byte	0x91
 1094 04a1 7C       		.sleb128 -4
 1095 04a2 00       		.byte	0
 1096 04a3 00       		.byte	0
 1097 04a4 00       		.byte	0
ARM GAS  /tmp/cccRbWbV.s 			page 33


 1098 04a5 00       		.byte	0
 1099              		.section	.debug_abbrev,"",%progbits
 1100              	.Ldebug_abbrev0:
 1101 0000 01       		.uleb128 0x1
 1102 0001 11       		.uleb128 0x11
 1103 0002 01       		.byte	0x1
 1104 0003 25       		.uleb128 0x25
 1105 0004 0E       		.uleb128 0xe
 1106 0005 13       		.uleb128 0x13
 1107 0006 0B       		.uleb128 0xb
 1108 0007 03       		.uleb128 0x3
 1109 0008 0E       		.uleb128 0xe
 1110 0009 1B       		.uleb128 0x1b
 1111 000a 0E       		.uleb128 0xe
 1112 000b 11       		.uleb128 0x11
 1113 000c 01       		.uleb128 0x1
 1114 000d 12       		.uleb128 0x12
 1115 000e 01       		.uleb128 0x1
 1116 000f 10       		.uleb128 0x10
 1117 0010 06       		.uleb128 0x6
 1118 0011 00       		.byte	0
 1119 0012 00       		.byte	0
 1120 0013 02       		.uleb128 0x2
 1121 0014 24       		.uleb128 0x24
 1122 0015 00       		.byte	0
 1123 0016 0B       		.uleb128 0xb
 1124 0017 0B       		.uleb128 0xb
 1125 0018 3E       		.uleb128 0x3e
 1126 0019 0B       		.uleb128 0xb
 1127 001a 03       		.uleb128 0x3
 1128 001b 0E       		.uleb128 0xe
 1129 001c 00       		.byte	0
 1130 001d 00       		.byte	0
 1131 001e 03       		.uleb128 0x3
 1132 001f 16       		.uleb128 0x16
 1133 0020 00       		.byte	0
 1134 0021 03       		.uleb128 0x3
 1135 0022 0E       		.uleb128 0xe
 1136 0023 3A       		.uleb128 0x3a
 1137 0024 0B       		.uleb128 0xb
 1138 0025 3B       		.uleb128 0x3b
 1139 0026 0B       		.uleb128 0xb
 1140 0027 39       		.uleb128 0x39
 1141 0028 0B       		.uleb128 0xb
 1142 0029 49       		.uleb128 0x49
 1143 002a 13       		.uleb128 0x13
 1144 002b 00       		.byte	0
 1145 002c 00       		.byte	0
 1146 002d 04       		.uleb128 0x4
 1147 002e 24       		.uleb128 0x24
 1148 002f 00       		.byte	0
 1149 0030 0B       		.uleb128 0xb
 1150 0031 0B       		.uleb128 0xb
 1151 0032 3E       		.uleb128 0x3e
 1152 0033 0B       		.uleb128 0xb
 1153 0034 03       		.uleb128 0x3
 1154 0035 08       		.uleb128 0x8
ARM GAS  /tmp/cccRbWbV.s 			page 34


 1155 0036 00       		.byte	0
 1156 0037 00       		.byte	0
 1157 0038 05       		.uleb128 0x5
 1158 0039 35       		.uleb128 0x35
 1159 003a 00       		.byte	0
 1160 003b 49       		.uleb128 0x49
 1161 003c 13       		.uleb128 0x13
 1162 003d 00       		.byte	0
 1163 003e 00       		.byte	0
 1164 003f 06       		.uleb128 0x6
 1165 0040 26       		.uleb128 0x26
 1166 0041 00       		.byte	0
 1167 0042 49       		.uleb128 0x49
 1168 0043 13       		.uleb128 0x13
 1169 0044 00       		.byte	0
 1170 0045 00       		.byte	0
 1171 0046 07       		.uleb128 0x7
 1172 0047 13       		.uleb128 0x13
 1173 0048 01       		.byte	0x1
 1174 0049 0B       		.uleb128 0xb
 1175 004a 0B       		.uleb128 0xb
 1176 004b 3A       		.uleb128 0x3a
 1177 004c 0B       		.uleb128 0xb
 1178 004d 3B       		.uleb128 0x3b
 1179 004e 0B       		.uleb128 0xb
 1180 004f 39       		.uleb128 0x39
 1181 0050 0B       		.uleb128 0xb
 1182 0051 01       		.uleb128 0x1
 1183 0052 13       		.uleb128 0x13
 1184 0053 00       		.byte	0
 1185 0054 00       		.byte	0
 1186 0055 08       		.uleb128 0x8
 1187 0056 0D       		.uleb128 0xd
 1188 0057 00       		.byte	0
 1189 0058 03       		.uleb128 0x3
 1190 0059 0E       		.uleb128 0xe
 1191 005a 3A       		.uleb128 0x3a
 1192 005b 0B       		.uleb128 0xb
 1193 005c 3B       		.uleb128 0x3b
 1194 005d 0B       		.uleb128 0xb
 1195 005e 39       		.uleb128 0x39
 1196 005f 0B       		.uleb128 0xb
 1197 0060 49       		.uleb128 0x49
 1198 0061 13       		.uleb128 0x13
 1199 0062 38       		.uleb128 0x38
 1200 0063 0A       		.uleb128 0xa
 1201 0064 00       		.byte	0
 1202 0065 00       		.byte	0
 1203 0066 09       		.uleb128 0x9
 1204 0067 0D       		.uleb128 0xd
 1205 0068 00       		.byte	0
 1206 0069 03       		.uleb128 0x3
 1207 006a 08       		.uleb128 0x8
 1208 006b 3A       		.uleb128 0x3a
 1209 006c 0B       		.uleb128 0xb
 1210 006d 3B       		.uleb128 0x3b
 1211 006e 0B       		.uleb128 0xb
ARM GAS  /tmp/cccRbWbV.s 			page 35


 1212 006f 39       		.uleb128 0x39
 1213 0070 0B       		.uleb128 0xb
 1214 0071 49       		.uleb128 0x49
 1215 0072 13       		.uleb128 0x13
 1216 0073 38       		.uleb128 0x38
 1217 0074 0A       		.uleb128 0xa
 1218 0075 00       		.byte	0
 1219 0076 00       		.byte	0
 1220 0077 0A       		.uleb128 0xa
 1221 0078 01       		.uleb128 0x1
 1222 0079 01       		.byte	0x1
 1223 007a 49       		.uleb128 0x49
 1224 007b 13       		.uleb128 0x13
 1225 007c 01       		.uleb128 0x1
 1226 007d 13       		.uleb128 0x13
 1227 007e 00       		.byte	0
 1228 007f 00       		.byte	0
 1229 0080 0B       		.uleb128 0xb
 1230 0081 21       		.uleb128 0x21
 1231 0082 00       		.byte	0
 1232 0083 49       		.uleb128 0x49
 1233 0084 13       		.uleb128 0x13
 1234 0085 2F       		.uleb128 0x2f
 1235 0086 0B       		.uleb128 0xb
 1236 0087 00       		.byte	0
 1237 0088 00       		.byte	0
 1238 0089 0C       		.uleb128 0xc
 1239 008a 34       		.uleb128 0x34
 1240 008b 00       		.byte	0
 1241 008c 03       		.uleb128 0x3
 1242 008d 0E       		.uleb128 0xe
 1243 008e 3A       		.uleb128 0x3a
 1244 008f 0B       		.uleb128 0xb
 1245 0090 3B       		.uleb128 0x3b
 1246 0091 05       		.uleb128 0x5
 1247 0092 39       		.uleb128 0x39
 1248 0093 0B       		.uleb128 0xb
 1249 0094 49       		.uleb128 0x49
 1250 0095 13       		.uleb128 0x13
 1251 0096 3F       		.uleb128 0x3f
 1252 0097 0C       		.uleb128 0xc
 1253 0098 3C       		.uleb128 0x3c
 1254 0099 0C       		.uleb128 0xc
 1255 009a 00       		.byte	0
 1256 009b 00       		.byte	0
 1257 009c 0D       		.uleb128 0xd
 1258 009d 34       		.uleb128 0x34
 1259 009e 00       		.byte	0
 1260 009f 03       		.uleb128 0x3
 1261 00a0 0E       		.uleb128 0xe
 1262 00a1 3A       		.uleb128 0x3a
 1263 00a2 0B       		.uleb128 0xb
 1264 00a3 3B       		.uleb128 0x3b
 1265 00a4 0B       		.uleb128 0xb
 1266 00a5 39       		.uleb128 0x39
 1267 00a6 0B       		.uleb128 0xb
 1268 00a7 49       		.uleb128 0x49
ARM GAS  /tmp/cccRbWbV.s 			page 36


 1269 00a8 13       		.uleb128 0x13
 1270 00a9 3F       		.uleb128 0x3f
 1271 00aa 0C       		.uleb128 0xc
 1272 00ab 3C       		.uleb128 0x3c
 1273 00ac 0C       		.uleb128 0xc
 1274 00ad 00       		.byte	0
 1275 00ae 00       		.byte	0
 1276 00af 0E       		.uleb128 0xe
 1277 00b0 04       		.uleb128 0x4
 1278 00b1 01       		.byte	0x1
 1279 00b2 3E       		.uleb128 0x3e
 1280 00b3 0B       		.uleb128 0xb
 1281 00b4 0B       		.uleb128 0xb
 1282 00b5 0B       		.uleb128 0xb
 1283 00b6 49       		.uleb128 0x49
 1284 00b7 13       		.uleb128 0x13
 1285 00b8 3A       		.uleb128 0x3a
 1286 00b9 0B       		.uleb128 0xb
 1287 00ba 3B       		.uleb128 0x3b
 1288 00bb 05       		.uleb128 0x5
 1289 00bc 39       		.uleb128 0x39
 1290 00bd 0B       		.uleb128 0xb
 1291 00be 01       		.uleb128 0x1
 1292 00bf 13       		.uleb128 0x13
 1293 00c0 00       		.byte	0
 1294 00c1 00       		.byte	0
 1295 00c2 0F       		.uleb128 0xf
 1296 00c3 28       		.uleb128 0x28
 1297 00c4 00       		.byte	0
 1298 00c5 03       		.uleb128 0x3
 1299 00c6 0E       		.uleb128 0xe
 1300 00c7 1C       		.uleb128 0x1c
 1301 00c8 0B       		.uleb128 0xb
 1302 00c9 00       		.byte	0
 1303 00ca 00       		.byte	0
 1304 00cb 10       		.uleb128 0x10
 1305 00cc 28       		.uleb128 0x28
 1306 00cd 00       		.byte	0
 1307 00ce 03       		.uleb128 0x3
 1308 00cf 08       		.uleb128 0x8
 1309 00d0 1C       		.uleb128 0x1c
 1310 00d1 0B       		.uleb128 0xb
 1311 00d2 00       		.byte	0
 1312 00d3 00       		.byte	0
 1313 00d4 11       		.uleb128 0x11
 1314 00d5 13       		.uleb128 0x13
 1315 00d6 01       		.byte	0x1
 1316 00d7 0B       		.uleb128 0xb
 1317 00d8 0B       		.uleb128 0xb
 1318 00d9 3A       		.uleb128 0x3a
 1319 00da 0B       		.uleb128 0xb
 1320 00db 3B       		.uleb128 0x3b
 1321 00dc 05       		.uleb128 0x5
 1322 00dd 39       		.uleb128 0x39
 1323 00de 0B       		.uleb128 0xb
 1324 00df 01       		.uleb128 0x1
 1325 00e0 13       		.uleb128 0x13
ARM GAS  /tmp/cccRbWbV.s 			page 37


 1326 00e1 00       		.byte	0
 1327 00e2 00       		.byte	0
 1328 00e3 12       		.uleb128 0x12
 1329 00e4 0D       		.uleb128 0xd
 1330 00e5 00       		.byte	0
 1331 00e6 03       		.uleb128 0x3
 1332 00e7 08       		.uleb128 0x8
 1333 00e8 3A       		.uleb128 0x3a
 1334 00e9 0B       		.uleb128 0xb
 1335 00ea 3B       		.uleb128 0x3b
 1336 00eb 05       		.uleb128 0x5
 1337 00ec 39       		.uleb128 0x39
 1338 00ed 0B       		.uleb128 0xb
 1339 00ee 49       		.uleb128 0x49
 1340 00ef 13       		.uleb128 0x13
 1341 00f0 38       		.uleb128 0x38
 1342 00f1 0A       		.uleb128 0xa
 1343 00f2 00       		.byte	0
 1344 00f3 00       		.byte	0
 1345 00f4 13       		.uleb128 0x13
 1346 00f5 0D       		.uleb128 0xd
 1347 00f6 00       		.byte	0
 1348 00f7 03       		.uleb128 0x3
 1349 00f8 0E       		.uleb128 0xe
 1350 00f9 3A       		.uleb128 0x3a
 1351 00fa 0B       		.uleb128 0xb
 1352 00fb 3B       		.uleb128 0x3b
 1353 00fc 05       		.uleb128 0x5
 1354 00fd 39       		.uleb128 0x39
 1355 00fe 0B       		.uleb128 0xb
 1356 00ff 49       		.uleb128 0x49
 1357 0100 13       		.uleb128 0x13
 1358 0101 38       		.uleb128 0x38
 1359 0102 0A       		.uleb128 0xa
 1360 0103 00       		.byte	0
 1361 0104 00       		.byte	0
 1362 0105 14       		.uleb128 0x14
 1363 0106 16       		.uleb128 0x16
 1364 0107 00       		.byte	0
 1365 0108 03       		.uleb128 0x3
 1366 0109 0E       		.uleb128 0xe
 1367 010a 3A       		.uleb128 0x3a
 1368 010b 0B       		.uleb128 0xb
 1369 010c 3B       		.uleb128 0x3b
 1370 010d 05       		.uleb128 0x5
 1371 010e 39       		.uleb128 0x39
 1372 010f 0B       		.uleb128 0xb
 1373 0110 49       		.uleb128 0x49
 1374 0111 13       		.uleb128 0x13
 1375 0112 00       		.byte	0
 1376 0113 00       		.byte	0
 1377 0114 15       		.uleb128 0x15
 1378 0115 34       		.uleb128 0x34
 1379 0116 00       		.byte	0
 1380 0117 47       		.uleb128 0x47
 1381 0118 13       		.uleb128 0x13
 1382 0119 3A       		.uleb128 0x3a
ARM GAS  /tmp/cccRbWbV.s 			page 38


 1383 011a 0B       		.uleb128 0xb
 1384 011b 3B       		.uleb128 0x3b
 1385 011c 0B       		.uleb128 0xb
 1386 011d 39       		.uleb128 0x39
 1387 011e 0B       		.uleb128 0xb
 1388 011f 02       		.uleb128 0x2
 1389 0120 0A       		.uleb128 0xa
 1390 0121 00       		.byte	0
 1391 0122 00       		.byte	0
 1392 0123 16       		.uleb128 0x16
 1393 0124 34       		.uleb128 0x34
 1394 0125 00       		.byte	0
 1395 0126 03       		.uleb128 0x3
 1396 0127 0E       		.uleb128 0xe
 1397 0128 3A       		.uleb128 0x3a
 1398 0129 0B       		.uleb128 0xb
 1399 012a 3B       		.uleb128 0x3b
 1400 012b 0B       		.uleb128 0xb
 1401 012c 39       		.uleb128 0x39
 1402 012d 0B       		.uleb128 0xb
 1403 012e 49       		.uleb128 0x49
 1404 012f 13       		.uleb128 0x13
 1405 0130 3F       		.uleb128 0x3f
 1406 0131 0C       		.uleb128 0xc
 1407 0132 02       		.uleb128 0x2
 1408 0133 0A       		.uleb128 0xa
 1409 0134 00       		.byte	0
 1410 0135 00       		.byte	0
 1411 0136 17       		.uleb128 0x17
 1412 0137 2E       		.uleb128 0x2e
 1413 0138 01       		.byte	0x1
 1414 0139 03       		.uleb128 0x3
 1415 013a 0E       		.uleb128 0xe
 1416 013b 3A       		.uleb128 0x3a
 1417 013c 0B       		.uleb128 0xb
 1418 013d 3B       		.uleb128 0x3b
 1419 013e 05       		.uleb128 0x5
 1420 013f 39       		.uleb128 0x39
 1421 0140 0B       		.uleb128 0xb
 1422 0141 27       		.uleb128 0x27
 1423 0142 0C       		.uleb128 0xc
 1424 0143 20       		.uleb128 0x20
 1425 0144 0B       		.uleb128 0xb
 1426 0145 01       		.uleb128 0x1
 1427 0146 13       		.uleb128 0x13
 1428 0147 00       		.byte	0
 1429 0148 00       		.byte	0
 1430 0149 18       		.uleb128 0x18
 1431 014a 34       		.uleb128 0x34
 1432 014b 00       		.byte	0
 1433 014c 03       		.uleb128 0x3
 1434 014d 0E       		.uleb128 0xe
 1435 014e 3A       		.uleb128 0x3a
 1436 014f 0B       		.uleb128 0xb
 1437 0150 3B       		.uleb128 0x3b
 1438 0151 05       		.uleb128 0x5
 1439 0152 39       		.uleb128 0x39
ARM GAS  /tmp/cccRbWbV.s 			page 39


 1440 0153 0B       		.uleb128 0xb
 1441 0154 49       		.uleb128 0x49
 1442 0155 13       		.uleb128 0x13
 1443 0156 00       		.byte	0
 1444 0157 00       		.byte	0
 1445 0158 19       		.uleb128 0x19
 1446 0159 2E       		.uleb128 0x2e
 1447 015a 00       		.byte	0
 1448 015b 03       		.uleb128 0x3
 1449 015c 0E       		.uleb128 0xe
 1450 015d 3A       		.uleb128 0x3a
 1451 015e 0B       		.uleb128 0xb
 1452 015f 3B       		.uleb128 0x3b
 1453 0160 05       		.uleb128 0x5
 1454 0161 39       		.uleb128 0x39
 1455 0162 0B       		.uleb128 0xb
 1456 0163 27       		.uleb128 0x27
 1457 0164 0C       		.uleb128 0xc
 1458 0165 20       		.uleb128 0x20
 1459 0166 0B       		.uleb128 0xb
 1460 0167 00       		.byte	0
 1461 0168 00       		.byte	0
 1462 0169 1A       		.uleb128 0x1a
 1463 016a 2E       		.uleb128 0x2e
 1464 016b 01       		.byte	0x1
 1465 016c 3F       		.uleb128 0x3f
 1466 016d 0C       		.uleb128 0xc
 1467 016e 03       		.uleb128 0x3
 1468 016f 0E       		.uleb128 0xe
 1469 0170 3A       		.uleb128 0x3a
 1470 0171 0B       		.uleb128 0xb
 1471 0172 3B       		.uleb128 0x3b
 1472 0173 05       		.uleb128 0x5
 1473 0174 39       		.uleb128 0x39
 1474 0175 0B       		.uleb128 0xb
 1475 0176 27       		.uleb128 0x27
 1476 0177 0C       		.uleb128 0xc
 1477 0178 11       		.uleb128 0x11
 1478 0179 01       		.uleb128 0x1
 1479 017a 12       		.uleb128 0x12
 1480 017b 01       		.uleb128 0x1
 1481 017c 40       		.uleb128 0x40
 1482 017d 06       		.uleb128 0x6
 1483 017e 9742     		.uleb128 0x2117
 1484 0180 0C       		.uleb128 0xc
 1485 0181 01       		.uleb128 0x1
 1486 0182 13       		.uleb128 0x13
 1487 0183 00       		.byte	0
 1488 0184 00       		.byte	0
 1489 0185 1B       		.uleb128 0x1b
 1490 0186 34       		.uleb128 0x34
 1491 0187 00       		.byte	0
 1492 0188 03       		.uleb128 0x3
 1493 0189 08       		.uleb128 0x8
 1494 018a 3A       		.uleb128 0x3a
 1495 018b 0B       		.uleb128 0xb
 1496 018c 3B       		.uleb128 0x3b
ARM GAS  /tmp/cccRbWbV.s 			page 40


 1497 018d 05       		.uleb128 0x5
 1498 018e 39       		.uleb128 0x39
 1499 018f 0B       		.uleb128 0xb
 1500 0190 49       		.uleb128 0x49
 1501 0191 13       		.uleb128 0x13
 1502 0192 02       		.uleb128 0x2
 1503 0193 06       		.uleb128 0x6
 1504 0194 B742     		.uleb128 0x2137
 1505 0196 06       		.uleb128 0x6
 1506 0197 00       		.byte	0
 1507 0198 00       		.byte	0
 1508 0199 1C       		.uleb128 0x1c
 1509 019a 34       		.uleb128 0x34
 1510 019b 00       		.byte	0
 1511 019c 03       		.uleb128 0x3
 1512 019d 0E       		.uleb128 0xe
 1513 019e 3A       		.uleb128 0x3a
 1514 019f 0B       		.uleb128 0xb
 1515 01a0 3B       		.uleb128 0x3b
 1516 01a1 05       		.uleb128 0x5
 1517 01a2 39       		.uleb128 0x39
 1518 01a3 0B       		.uleb128 0xb
 1519 01a4 49       		.uleb128 0x49
 1520 01a5 13       		.uleb128 0x13
 1521 01a6 02       		.uleb128 0x2
 1522 01a7 06       		.uleb128 0x6
 1523 01a8 B742     		.uleb128 0x2137
 1524 01aa 06       		.uleb128 0x6
 1525 01ab 00       		.byte	0
 1526 01ac 00       		.byte	0
 1527 01ad 1D       		.uleb128 0x1d
 1528 01ae 2E       		.uleb128 0x2e
 1529 01af 01       		.byte	0x1
 1530 01b0 3F       		.uleb128 0x3f
 1531 01b1 0C       		.uleb128 0xc
 1532 01b2 03       		.uleb128 0x3
 1533 01b3 0E       		.uleb128 0xe
 1534 01b4 3A       		.uleb128 0x3a
 1535 01b5 0B       		.uleb128 0xb
 1536 01b6 3B       		.uleb128 0x3b
 1537 01b7 0B       		.uleb128 0xb
 1538 01b8 39       		.uleb128 0x39
 1539 01b9 0B       		.uleb128 0xb
 1540 01ba 27       		.uleb128 0x27
 1541 01bb 0C       		.uleb128 0xc
 1542 01bc 11       		.uleb128 0x11
 1543 01bd 01       		.uleb128 0x1
 1544 01be 12       		.uleb128 0x12
 1545 01bf 01       		.uleb128 0x1
 1546 01c0 40       		.uleb128 0x40
 1547 01c1 06       		.uleb128 0x6
 1548 01c2 9742     		.uleb128 0x2117
 1549 01c4 0C       		.uleb128 0xc
 1550 01c5 00       		.byte	0
 1551 01c6 00       		.byte	0
 1552 01c7 1E       		.uleb128 0x1e
 1553 01c8 1D       		.uleb128 0x1d
ARM GAS  /tmp/cccRbWbV.s 			page 41


 1554 01c9 01       		.byte	0x1
 1555 01ca 31       		.uleb128 0x31
 1556 01cb 13       		.uleb128 0x13
 1557 01cc 52       		.uleb128 0x52
 1558 01cd 01       		.uleb128 0x1
 1559 01ce B842     		.uleb128 0x2138
 1560 01d0 0B       		.uleb128 0xb
 1561 01d1 55       		.uleb128 0x55
 1562 01d2 06       		.uleb128 0x6
 1563 01d3 58       		.uleb128 0x58
 1564 01d4 0B       		.uleb128 0xb
 1565 01d5 59       		.uleb128 0x59
 1566 01d6 05       		.uleb128 0x5
 1567 01d7 57       		.uleb128 0x57
 1568 01d8 0B       		.uleb128 0xb
 1569 01d9 00       		.byte	0
 1570 01da 00       		.byte	0
 1571 01db 1F       		.uleb128 0x1f
 1572 01dc 1D       		.uleb128 0x1d
 1573 01dd 01       		.byte	0x1
 1574 01de 31       		.uleb128 0x31
 1575 01df 13       		.uleb128 0x13
 1576 01e0 52       		.uleb128 0x52
 1577 01e1 01       		.uleb128 0x1
 1578 01e2 B842     		.uleb128 0x2138
 1579 01e4 0B       		.uleb128 0xb
 1580 01e5 11       		.uleb128 0x11
 1581 01e6 01       		.uleb128 0x1
 1582 01e7 12       		.uleb128 0x12
 1583 01e8 01       		.uleb128 0x1
 1584 01e9 58       		.uleb128 0x58
 1585 01ea 0B       		.uleb128 0xb
 1586 01eb 59       		.uleb128 0x59
 1587 01ec 05       		.uleb128 0x5
 1588 01ed 57       		.uleb128 0x57
 1589 01ee 0B       		.uleb128 0xb
 1590 01ef 00       		.byte	0
 1591 01f0 00       		.byte	0
 1592 01f1 20       		.uleb128 0x20
 1593 01f2 34       		.uleb128 0x34
 1594 01f3 00       		.byte	0
 1595 01f4 31       		.uleb128 0x31
 1596 01f5 13       		.uleb128 0x13
 1597 01f6 02       		.uleb128 0x2
 1598 01f7 0A       		.uleb128 0xa
 1599 01f8 00       		.byte	0
 1600 01f9 00       		.byte	0
 1601 01fa 00       		.byte	0
 1602              		.section	.debug_loc,"",%progbits
 1603              	.Ldebug_loc0:
 1604              	.LLST1:
 1605 0000 D0000000 		.4byte	.LFB30-.Ltext0
 1606 0004 D4000000 		.4byte	.LCFI2-.Ltext0
 1607 0008 0200     		.2byte	0x2
 1608 000a 7D       		.byte	0x7d
 1609 000b 00       		.sleb128 0
 1610 000c D4000000 		.4byte	.LCFI2-.Ltext0
ARM GAS  /tmp/cccRbWbV.s 			page 42


 1611 0010 2C010000 		.4byte	.LFE30-.Ltext0
 1612 0014 0200     		.2byte	0x2
 1613 0016 7D       		.byte	0x7d
 1614 0017 08       		.sleb128 8
 1615 0018 00000000 		.4byte	0
 1616 001c 00000000 		.4byte	0
 1617              	.LVUS2:
 1618 0020 02       		.uleb128 .LVU81
 1619 0021 00       		.uleb128 .LVU86
 1620 0022 00       		.uleb128 .LVU86
 1621 0023 00       		.uleb128 .LVU88
 1622 0024 00       		.uleb128 .LVU88
 1623 0025 00       		.uleb128 .LVU91
 1624 0026 00       		.uleb128 .LVU96
 1625 0027 00       		.uleb128 .LVU99
 1626 0028 00       		.uleb128 .LVU99
 1627 0029 00       		.uleb128 .LVU101
 1628              	.LLST2:
 1629 002a D0000000 		.4byte	.LVL0-.Ltext0
 1630 002e D6000000 		.4byte	.LVL1-.Ltext0
 1631 0032 0200     		.2byte	0x2
 1632 0034 30       		.byte	0x30
 1633 0035 9F       		.byte	0x9f
 1634 0036 D6000000 		.4byte	.LVL1-.Ltext0
 1635 003a DC000000 		.4byte	.LVL2-.Ltext0
 1636 003e 0500     		.2byte	0x5
 1637 0040 73       		.byte	0x73
 1638 0041 00       		.sleb128 0
 1639 0042 3C       		.byte	0x3c
 1640 0043 1A       		.byte	0x1a
 1641 0044 9F       		.byte	0x9f
 1642 0045 DC000000 		.4byte	.LVL2-.Ltext0
 1643 0049 E2000000 		.4byte	.LVL3-.Ltext0
 1644 004d 0100     		.2byte	0x1
 1645 004f 53       		.byte	0x53
 1646 0050 EE000000 		.4byte	.LVL4-.Ltext0
 1647 0054 F6000000 		.4byte	.LVL5-.Ltext0
 1648 0058 0100     		.2byte	0x1
 1649 005a 52       		.byte	0x52
 1650 005b F6000000 		.4byte	.LVL5-.Ltext0
 1651 005f F8000000 		.4byte	.LVL6-.Ltext0
 1652 0063 0100     		.2byte	0x1
 1653 0065 53       		.byte	0x53
 1654 0066 00000000 		.4byte	0
 1655 006a 00000000 		.4byte	0
 1656              	.LVUS3:
 1657 006e 02       		.uleb128 .LVU81
 1658 006f 00       		.uleb128 .LVU91
 1659 0070 00       		.uleb128 .LVU99
 1660 0071 00       		.uleb128 .LVU101
 1661 0072 00       		.uleb128 .LVU101
 1662 0073 00       		.uleb128 .LVU105
 1663 0074 00       		.uleb128 .LVU113
 1664 0075 00       		.uleb128 .LVU118
 1665              	.LLST3:
 1666 0076 D0000000 		.4byte	.LVL0-.Ltext0
 1667 007a E2000000 		.4byte	.LVL3-.Ltext0
ARM GAS  /tmp/cccRbWbV.s 			page 43


 1668 007e 0200     		.2byte	0x2
 1669 0080 30       		.byte	0x30
 1670 0081 9F       		.byte	0x9f
 1671 0082 F6000000 		.4byte	.LVL5-.Ltext0
 1672 0086 F8000000 		.4byte	.LVL6-.Ltext0
 1673 008a 0200     		.2byte	0x2
 1674 008c 30       		.byte	0x30
 1675 008d 9F       		.byte	0x9f
 1676 008e F8000000 		.4byte	.LVL6-.Ltext0
 1677 0092 FE000000 		.4byte	.LVL8-.Ltext0
 1678 0096 0700     		.2byte	0x7
 1679 0098 73       		.byte	0x73
 1680 0099 00       		.sleb128 0
 1681 009a 4E       		.byte	0x4e
 1682 009b 41       		.byte	0x41
 1683 009c 24       		.byte	0x24
 1684 009d 1A       		.byte	0x1a
 1685 009e 9F       		.byte	0x9f
 1686 009f 16010000 		.4byte	.LVL10-.Ltext0
 1687 00a3 18010000 		.4byte	.LVL11-.Ltext0
 1688 00a7 0100     		.2byte	0x1
 1689 00a9 53       		.byte	0x53
 1690 00aa 00000000 		.4byte	0
 1691 00ae 00000000 		.4byte	0
 1692              	.LVUS4:
 1693 00b2 02       		.uleb128 .LVU81
 1694 00b3 00       		.uleb128 .LVU91
 1695 00b4 00       		.uleb128 .LVU99
 1696 00b5 00       		.uleb128 .LVU103
 1697 00b6 00       		.uleb128 .LVU103
 1698 00b7 00       		.uleb128 .LVU106
 1699              	.LLST4:
 1700 00b8 D0000000 		.4byte	.LVL0-.Ltext0
 1701 00bc E2000000 		.4byte	.LVL3-.Ltext0
 1702 00c0 0200     		.2byte	0x2
 1703 00c2 30       		.byte	0x30
 1704 00c3 9F       		.byte	0x9f
 1705 00c4 F6000000 		.4byte	.LVL5-.Ltext0
 1706 00c8 FA000000 		.4byte	.LVL7-.Ltext0
 1707 00cc 0200     		.2byte	0x2
 1708 00ce 30       		.byte	0x30
 1709 00cf 9F       		.byte	0x9f
 1710 00d0 FA000000 		.4byte	.LVL7-.Ltext0
 1711 00d4 00010000 		.4byte	.LVL9-.Ltext0
 1712 00d8 0700     		.2byte	0x7
 1713 00da 70       		.byte	0x70
 1714 00db 00       		.sleb128 0
 1715 00dc 40       		.byte	0x40
 1716 00dd 3C       		.byte	0x3c
 1717 00de 24       		.byte	0x24
 1718 00df 1A       		.byte	0x1a
 1719 00e0 9F       		.byte	0x9f
 1720 00e1 00000000 		.4byte	0
 1721 00e5 00000000 		.4byte	0
 1722              	.LVUS5:
 1723 00e9 03       		.uleb128 .LVU82
 1724 00ea 00       		.uleb128 .LVU91
ARM GAS  /tmp/cccRbWbV.s 			page 44


 1725 00eb 00       		.uleb128 .LVU99
 1726 00ec 03       		.uleb128 .LVU116
 1727              	.LLST5:
 1728 00ed D0000000 		.4byte	.LVL0-.Ltext0
 1729 00f1 E2000000 		.4byte	.LVL3-.Ltext0
 1730 00f5 0200     		.2byte	0x2
 1731 00f7 30       		.byte	0x30
 1732 00f8 9F       		.byte	0x9f
 1733 00f9 F6000000 		.4byte	.LVL5-.Ltext0
 1734 00fd 16010000 		.4byte	.LVL10-.Ltext0
 1735 0101 0200     		.2byte	0x2
 1736 0103 30       		.byte	0x30
 1737 0104 9F       		.byte	0x9f
 1738 0105 00000000 		.4byte	0
 1739 0109 00000000 		.4byte	0
 1740              	.LLST0:
 1741 010d 00000000 		.4byte	.LFB29-.Ltext0
 1742 0111 04000000 		.4byte	.LCFI0-.Ltext0
 1743 0115 0200     		.2byte	0x2
 1744 0117 7D       		.byte	0x7d
 1745 0118 00       		.sleb128 0
 1746 0119 04000000 		.4byte	.LCFI0-.Ltext0
 1747 011d C0000000 		.4byte	.LCFI1-.Ltext0
 1748 0121 0200     		.2byte	0x2
 1749 0123 7D       		.byte	0x7d
 1750 0124 08       		.sleb128 8
 1751 0125 C0000000 		.4byte	.LCFI1-.Ltext0
 1752 0129 D0000000 		.4byte	.LFE29-.Ltext0
 1753 012d 0200     		.2byte	0x2
 1754 012f 7D       		.byte	0x7d
 1755 0130 00       		.sleb128 0
 1756 0131 00000000 		.4byte	0
 1757 0135 00000000 		.4byte	0
 1758              		.section	.debug_aranges,"",%progbits
 1759 0000 1C000000 		.4byte	0x1c
 1760 0004 0200     		.2byte	0x2
 1761 0006 00000000 		.4byte	.Ldebug_info0
 1762 000a 04       		.byte	0x4
 1763 000b 00       		.byte	0
 1764 000c 0000     		.2byte	0
 1765 000e 0000     		.2byte	0
 1766 0010 00000000 		.4byte	.Ltext0
 1767 0014 2C010000 		.4byte	.Letext0-.Ltext0
 1768 0018 00000000 		.4byte	0
 1769 001c 00000000 		.4byte	0
 1770              		.section	.debug_ranges,"",%progbits
 1771              	.Ldebug_ranges0:
 1772 0000 3A000000 		.4byte	.LBB8-.Ltext0
 1773 0004 3A000000 		.4byte	.LBE8-.Ltext0
 1774 0008 3A000000 		.4byte	.LBB11-.Ltext0
 1775 000c B6000000 		.4byte	.LBE11-.Ltext0
 1776 0010 00000000 		.4byte	0
 1777 0014 00000000 		.4byte	0
 1778              		.section	.debug_line,"",%progbits
 1779              	.Ldebug_line0:
 1780 0000 36030000 		.section	.debug_str,"MS",%progbits,1
 1780      03005E01 
ARM GAS  /tmp/cccRbWbV.s 			page 45


 1780      00000201 
 1780      FB0E0D00 
 1780      01010101 
 1781              	.LASF40:
 1782 0000 43464752 		.ascii	"CFGR2\000"
 1782      3200
 1783              	.LASF41:
 1784 0006 5243435F 		.ascii	"RCC_TypeDef\000"
 1784      54797065 
 1784      44656600 
 1785              	.LASF34:
 1786 0012 41504231 		.ascii	"APB1RSTR\000"
 1786      52535452 
 1786      00
 1787              	.LASF51:
 1788 001b 53657453 		.ascii	"SetSysClockTo24\000"
 1788      7973436C 
 1788      6F636B54 
 1788      6F323400 
 1789              	.LASF38:
 1790 002b 42444352 		.ascii	"BDCR\000"
 1790      00
 1791              	.LASF48:
 1792 0030 474E5520 		.ascii	"GNU C17 9.2.1 20191025 (release) [ARM/arm-9-branch "
 1792      43313720 
 1792      392E322E 
 1792      31203230 
 1792      31393130 
 1793 0063 72657669 		.ascii	"revision 277599] -mcpu=cortex-m3 -mthumb -mfloat-ab"
 1793      73696F6E 
 1793      20323737 
 1793      3539395D 
 1793      202D6D63 
 1794 0096 693D736F 		.ascii	"i=soft -march=armv7-m -g -gdwarf-2 -Os -fomit-frame"
 1794      6674202D 
 1794      6D617263 
 1794      683D6172 
 1794      6D76372D 
 1795 00c9 2D706F69 		.ascii	"-pointer\000"
 1795      6E746572 
 1795      00
 1796              	.LASF49:
 1797 00d2 73746D33 		.ascii	"stm32f10x_lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/"
 1797      32663130 
 1797      785F6C69 
 1797      622F434D 
 1797      5349532F 
 1798 0105 73797374 		.ascii	"system_stm32f10x.c\000"
 1798      656D5F73 
 1798      746D3332 
 1798      66313078 
 1798      2E6300
 1799              	.LASF7:
 1800 0118 5F5F7569 		.ascii	"__uint32_t\000"
 1800      6E743332 
 1800      5F7400
 1801              	.LASF4:
ARM GAS  /tmp/cccRbWbV.s 			page 46


 1802 0123 5F5F7569 		.ascii	"__uint16_t\000"
 1802      6E743136 
 1802      5F7400
 1803              	.LASF44:
 1804 012e 48534553 		.ascii	"HSEStatus\000"
 1804      74617475 
 1804      7300
 1805              	.LASF15:
 1806 0138 43505549 		.ascii	"CPUID\000"
 1806      4400
 1807              	.LASF32:
 1808 013e 43464752 		.ascii	"CFGR\000"
 1808      00
 1809              	.LASF12:
 1810 0143 75696E74 		.ascii	"uint8_t\000"
 1810      385F7400 
 1811              	.LASF28:
 1812 014b 5343425F 		.ascii	"SCB_Type\000"
 1812      54797065 
 1812      00
 1813              	.LASF37:
 1814 0154 41504231 		.ascii	"APB1ENR\000"
 1814      454E5200 
 1815              	.LASF42:
 1816 015c 41484250 		.ascii	"AHBPrescTable\000"
 1816      72657363 
 1816      5461626C 
 1816      6500
 1817              	.LASF14:
 1818 016a 75696E74 		.ascii	"uint32_t\000"
 1818      33325F74 
 1818      00
 1819              	.LASF2:
 1820 0173 73686F72 		.ascii	"short int\000"
 1820      7420696E 
 1820      7400
 1821              	.LASF16:
 1822 017d 49435352 		.ascii	"ICSR\000"
 1822      00
 1823              	.LASF9:
 1824 0182 6C6F6E67 		.ascii	"long long int\000"
 1824      206C6F6E 
 1824      6720696E 
 1824      7400
 1825              	.LASF24:
 1826 0190 42464152 		.ascii	"BFAR\000"
 1826      00
 1827              	.LASF6:
 1828 0195 6C6F6E67 		.ascii	"long int\000"
 1828      20696E74 
 1828      00
 1829              	.LASF47:
 1830 019e 70726564 		.ascii	"prediv1factor\000"
 1830      69763166 
 1830      6163746F 
 1830      7200
 1831              	.LASF45:
ARM GAS  /tmp/cccRbWbV.s 			page 47


 1832 01ac 706C6C6D 		.ascii	"pllmull\000"
 1832      756C6C00 
 1833              	.LASF35:
 1834 01b4 41484245 		.ascii	"AHBENR\000"
 1834      4E5200
 1835              	.LASF33:
 1836 01bb 41504232 		.ascii	"APB2RSTR\000"
 1836      52535452 
 1836      00
 1837              	.LASF3:
 1838 01c4 5F5F7569 		.ascii	"__uint8_t\000"
 1838      6E74385F 
 1838      7400
 1839              	.LASF20:
 1840 01ce 43465352 		.ascii	"CFSR\000"
 1840      00
 1841              	.LASF46:
 1842 01d3 706C6C73 		.ascii	"pllsource\000"
 1842      6F757263 
 1842      6500
 1843              	.LASF50:
 1844 01dd 2F726F6F 		.ascii	"/root/stm32f10x_makefile_template\000"
 1844      742F7374 
 1844      6D333266 
 1844      3130785F 
 1844      6D616B65 
 1845              	.LASF18:
 1846 01ff 41495243 		.ascii	"AIRCR\000"
 1846      5200
 1847              	.LASF1:
 1848 0205 756E7369 		.ascii	"unsigned char\000"
 1848      676E6564 
 1848      20636861 
 1848      7200
 1849              	.LASF36:
 1850 0213 41504232 		.ascii	"APB2ENR\000"
 1850      454E5200 
 1851              	.LASF43:
 1852 021b 53746172 		.ascii	"StartUpCounter\000"
 1852      74557043 
 1852      6F756E74 
 1852      657200
 1853              	.LASF0:
 1854 022a 7369676E 		.ascii	"signed char\000"
 1854      65642063 
 1854      68617200 
 1855              	.LASF10:
 1856 0236 6C6F6E67 		.ascii	"long long unsigned int\000"
 1856      206C6F6E 
 1856      6720756E 
 1856      7369676E 
 1856      65642069 
 1857              	.LASF19:
 1858 024d 53484353 		.ascii	"SHCSR\000"
 1858      5200
 1859              	.LASF11:
 1860 0253 756E7369 		.ascii	"unsigned int\000"
ARM GAS  /tmp/cccRbWbV.s 			page 48


 1860      676E6564 
 1860      20696E74 
 1860      00
 1861              	.LASF13:
 1862 0260 75696E74 		.ascii	"uint16_t\000"
 1862      31365F74 
 1862      00
 1863              	.LASF23:
 1864 0269 4D4D4641 		.ascii	"MMFAR\000"
 1864      5200
 1865              	.LASF54:
 1866 026f 53797374 		.ascii	"SystemInit\000"
 1866      656D496E 
 1866      697400
 1867              	.LASF5:
 1868 027a 73686F72 		.ascii	"short unsigned int\000"
 1868      7420756E 
 1868      7369676E 
 1868      65642069 
 1868      6E7400
 1869              	.LASF17:
 1870 028d 56544F52 		.ascii	"VTOR\000"
 1870      00
 1871              	.LASF53:
 1872 0292 53797374 		.ascii	"SystemCoreClockUpdate\000"
 1872      656D436F 
 1872      7265436C 
 1872      6F636B55 
 1872      70646174 
 1873              	.LASF27:
 1874 02a8 49534152 		.ascii	"ISAR\000"
 1874      00
 1875              	.LASF22:
 1876 02ad 44465352 		.ascii	"DFSR\000"
 1876      00
 1877              	.LASF30:
 1878 02b2 53797374 		.ascii	"SystemCoreClock\000"
 1878      656D436F 
 1878      7265436C 
 1878      6F636B00 
 1879              	.LASF21:
 1880 02c2 48465352 		.ascii	"HFSR\000"
 1880      00
 1881              	.LASF26:
 1882 02c7 4D4D4652 		.ascii	"MMFR\000"
 1882      00
 1883              	.LASF39:
 1884 02cc 52455345 		.ascii	"RESERVED0\000"
 1884      52564544 
 1884      3000
 1885              	.LASF52:
 1886 02d6 53657453 		.ascii	"SetSysClock\000"
 1886      7973436C 
 1886      6F636B00 
 1887              	.LASF8:
 1888 02e2 6C6F6E67 		.ascii	"long unsigned int\000"
 1888      20756E73 
ARM GAS  /tmp/cccRbWbV.s 			page 49


 1888      69676E65 
 1888      6420696E 
 1888      7400
 1889              	.LASF31:
 1890 02f4 52455345 		.ascii	"RESET\000"
 1890      5400
 1891              	.LASF25:
 1892 02fa 41465352 		.ascii	"AFSR\000"
 1892      00
 1893              	.LASF29:
 1894 02ff 49544D5F 		.ascii	"ITM_RxBuffer\000"
 1894      52784275 
 1894      66666572 
 1894      00
 1895              		.ident	"GCC: (GNU Tools for Arm Embedded Processors 9-2019-q4-major) 9.2.1 20191025 (release) [ARM
ARM GAS  /tmp/cccRbWbV.s 			page 50


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_stm32f10x.c
     /tmp/cccRbWbV.s:76     .text:0000000000000000 $t
     /tmp/cccRbWbV.s:84     .text:0000000000000000 SystemInit
     /tmp/cccRbWbV.s:314    .text:00000000000000c4 $d
     /tmp/cccRbWbV.s:320    .text:00000000000000d0 $t
     /tmp/cccRbWbV.s:327    .text:00000000000000d0 SystemCoreClockUpdate
     /tmp/cccRbWbV.s:449    .text:000000000000011c $d
     /tmp/cccRbWbV.s:467    .data:0000000000000004 AHBPrescTable
     /tmp/cccRbWbV.s:463    .data:0000000000000000 SystemCoreClock
     /tmp/cccRbWbV.s:459    .data:0000000000000000 $d

NO UNDEFINED SYMBOLS
