<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="ip/fir/testbench/fir_tb_gen_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_verbosity_pkg" />
 <file
   path="ip/fir/testbench/fir_tb_gen_tb/simulation/submodules/avalon_utilities_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_avalon_utilities_pkg" />
 <file
   path="ip/fir/testbench/fir_tb_gen_tb/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="ip/fir/testbench/fir_tb_gen_tb/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="ip/fir/testbench/fir_tb_gen_tb/simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="ip/fir/testbench/fir_tb_gen_tb/simulation/submodules/dspba_library_package.vhd"
   type="VHDL"
   library="fir_compiler_ii_0" />
 <file
   path="ip/fir/testbench/fir_tb_gen_tb/simulation/submodules/dspba_library.vhd"
   type="VHDL"
   library="fir_compiler_ii_0" />
 <file
   path="ip/fir/testbench/fir_tb_gen_tb/simulation/submodules/auk_dspip_math_pkg_hpfir.vhd"
   type="VHDL"
   library="fir_compiler_ii_0" />
 <file
   path="ip/fir/testbench/fir_tb_gen_tb/simulation/submodules/auk_dspip_lib_pkg_hpfir.vhd"
   type="VHDL"
   library="fir_compiler_ii_0" />
 <file
   path="ip/fir/testbench/fir_tb_gen_tb/simulation/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd"
   type="VHDL"
   library="fir_compiler_ii_0" />
 <file
   path="ip/fir/testbench/fir_tb_gen_tb/simulation/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd"
   type="VHDL"
   library="fir_compiler_ii_0" />
 <file
   path="ip/fir/testbench/fir_tb_gen_tb/simulation/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd"
   type="VHDL"
   library="fir_compiler_ii_0" />
 <file
   path="ip/fir/testbench/fir_tb_gen_tb/simulation/submodules/auk_dspip_roundsat_hpfir.vhd"
   type="VHDL"
   library="fir_compiler_ii_0" />
 <file
   path="ip/fir/testbench/fir_tb_gen_tb/simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="fir_compiler_ii_0" />
 <file
   path="ip/fir/testbench/fir_tb_gen_tb/simulation/submodules/fir_tb_gen_fir_compiler_ii_0_rtl_core.vhd"
   type="VHDL"
   library="fir_compiler_ii_0" />
 <file
   path="ip/fir/testbench/fir_tb_gen_tb/simulation/submodules/fir_tb_gen_fir_compiler_ii_0_ast.vhd"
   type="VHDL"
   library="fir_compiler_ii_0" />
 <file
   path="ip/fir/testbench/fir_tb_gen_tb/simulation/submodules/fir_tb_gen_fir_compiler_ii_0.vhd"
   type="VHDL"
   library="fir_compiler_ii_0" />
 <file
   path="ip/fir/testbench/fir_tb_gen_tb/simulation/submodules/fir_tb_gen_fir_compiler_ii_0_nativelink.tcl"
   type="OTHER"
   library="fir_compiler_ii_0" />
 <file
   path="ip/fir/testbench/fir_tb_gen_tb/simulation/submodules/fir_tb_gen_fir_compiler_ii_0_msim.tcl"
   type="OTHER"
   library="fir_compiler_ii_0" />
 <file
   path="ip/fir/testbench/fir_tb_gen_tb/simulation/submodules/fir_tb_gen_fir_compiler_ii_0_tb.vhd"
   type="VHDL"
   library="fir_compiler_ii_0" />
 <file
   path="ip/fir/testbench/fir_tb_gen_tb/simulation/submodules/fir_tb_gen_fir_compiler_ii_0_mlab.m"
   type="OTHER"
   library="fir_compiler_ii_0" />
 <file
   path="ip/fir/testbench/fir_tb_gen_tb/simulation/submodules/fir_tb_gen_fir_compiler_ii_0_model.m"
   type="OTHER"
   library="fir_compiler_ii_0" />
 <file
   path="ip/fir/testbench/fir_tb_gen_tb/simulation/submodules/fir_tb_gen_fir_compiler_ii_0_coef_int.txt"
   type="OTHER"
   library="fir_compiler_ii_0" />
 <file
   path="ip/fir/testbench/fir_tb_gen_tb/simulation/submodules/fir_tb_gen_fir_compiler_ii_0_input.txt"
   type="OTHER"
   library="fir_compiler_ii_0" />
 <file
   path="ip/fir/testbench/fir_tb_gen_tb/simulation/submodules/fir_tb_gen_fir_compiler_ii_0_param.txt"
   type="OTHER"
   library="fir_compiler_ii_0" />
 <file
   path="ip/fir/testbench/fir_tb_gen_tb/simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="fir_tb_gen_inst_reset_bfm" />
 <file
   path="ip/fir/testbench/fir_tb_gen_tb/simulation/submodules/altera_avalon_st_sink_bfm.sv"
   type="SYSTEM_VERILOG"
   library="fir_tb_gen_inst_fir_compiler_ii_0_avalon_streaming_source_bfm" />
 <file
   path="ip/fir/testbench/fir_tb_gen_tb/simulation/submodules/altera_avalon_st_source_bfm.sv"
   type="SYSTEM_VERILOG"
   library="fir_tb_gen_inst_fir_compiler_ii_0_avalon_streaming_sink_bfm" />
 <file
   path="ip/fir/testbench/fir_tb_gen_tb/simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="fir_tb_gen_inst_clk_bfm" />
 <file
   path="ip/fir/testbench/fir_tb_gen_tb/simulation/submodules/fir_tb_gen.v"
   type="VERILOG"
   library="fir_tb_gen_inst" />
 <file
   path="ip/fir/testbench/fir_tb_gen_tb/simulation/fir_tb_gen_tb.v"
   type="VERILOG" />
 <topLevel name="fir_tb_gen_tb" />
 <deviceFamily name="max10" />
</simPackage>
