-- Info: Starting: Create HDL design files for synthesis
-- Info: qsys-generate /home/alex/workspace/projects/r10/arria_10/bel_projects/ip_cores/general-cores/platform/altera/networks/arria10gx/dual_region.qsys --synthesis=VHDL --output-directory=/home/alex/workspace/projects/r10/arria_10/bel_projects/ip_cores/general-cores/platform/altera/networks/arria10gx/dual_region --family="Arria 10" --part=10AX066H4F34I3SG
-- Progress: Loading arria10gx/dual_region.qsys
-- Progress: Reading input file
-- Progress: Adding altclkctrl_0 [altclkctrl 16.0]
-- Progress: Parameterizing module altclkctrl_0
-- Progress: Building connections
-- Progress: Parameterizing connections
-- Progress: Validating
-- Progress: Done reading input file
-- : dual_region.altclkctrl_0: Targeting device family: Arria 10.
-- : dual_region.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
-- : dual_region.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added.
-- Info: dual_region: "Transforming system: dual_region"
-- Info: dual_region: Running transform generation_view_transform
-- Info: dual_region: Running transform generation_view_transform took 0.000s
-- Info: altclkctrl_0: Running transform generation_view_transform
-- Info: altclkctrl_0: Running transform generation_view_transform took 0.000s
-- Info: dual_region: Running transform merlin_avalon_transform
-- Info: dual_region: Running transform merlin_avalon_transform took 0.057s
-- Info: dual_region: "Naming system components in system: dual_region"
-- Info: dual_region: "Processing generation queue"
-- Info: dual_region: "Generating: dual_region"
-- Info: dual_region: "Generating: dual_region_altclkctrl_160_7uwhdry"
-- Info: altclkctrl_0: Generating top-level entity dual_region_altclkctrl_160_7uwhdry.
-- Info: dual_region: Done "dual_region" with 2 modules, 3 files
-- Info: qsys-generate succeeded.
-- Info: Finished: Create HDL design files for synthesis
