<root><simulation><result_generated_time />2023-05-16 18:17:26<layer><layer_spec />{'B': 1, 'K': 128, 'C': 128, 'OY': 75, 'OX': 75, 'IY': 75, 'IX': 75, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />92160000<total_data_size_element />{'W': 16384, 'I': 720000, 'O': 720000}<total_data_reuse />{'W': 5625, 'I': 128.0, 'O': 128}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />13/48</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [32, 1, 1], 'I': [800, 1, 1], 'O': [25, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 25)], []], [[], [('C', 32)]], [], []]<I />[[], [[('OY', 25)], [('C', 32)]], [], []]<O />[[[], [('C', 32)]], [[('OY', 25)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 16), ('C', 2), ('OY', 3), ('C', 2), ('OX', 5)], [('K', 8), ('OX', 3), ('OX', 5)], []]<I />[[('K', 16), ('C', 2), ('OY', 3), ('C', 2), ('OX', 5), ('K', 8)], [('OX', 3), ('OX', 5)], []]<O />[[('K', 16), ('C', 2), ('OY', 3), ('C', 2)], [('OX', 5), ('K', 8), ('OX', 3), ('OX', 5)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [25.0, 15, 15, 1], 'I': [1.0, 128.0, 1.0, 1.0], 'O': [32.0, 4, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [512, 131072, 131072], 'I': [480, 5760000, 5760000], 'O': [384, 5760000, 5760000], 'O_partial': [384, 0, 0], 'O_final': [0, 5760000, 5760000]}<actual_mem_utilization_individual />{'W': [1.0, 0.0, 0.0], 'I': [0.94, 0.17, 0.0], 'O': [0.75, 0.17, 0.0]}<actual_mem_utilization_shared />{'W': [1.0, 0.35, 0.0], 'I': [0.94, 0.35, 0.0], 'O': [0.75, 0.35, 0.0]}<effective_mem_size_bit />{'W': [512, 131072, 131072], 'I': [480, 5760000, 5760000], 'O': [384, 1152000, 5760000], 'O_partial': [384, 0, 0], 'O_final': [0, 1152000, 5760000]}<total_unit_count />{'W': [800, 32, 1, 1], 'I': [800, 800, 1, 1], 'O': [800, 25, 1, 1]}<unique_unit_count />{'W': [32, 32, 1, 1], 'I': [800, 800, 1, 1], 'O': [25, 25, 1, 1]}<duplicate_unit_count />{'W': [25.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [32.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[3686400, 245760], [245760, 16384], [16384, 0]]<I />[[5760000, 720000], [720000, 720000], [720000, 0]]<O />[[(2160000, 2880000), (720000, 0)], [(0, 720000), (720000, 0)], [(0, 720000), (0, 0)]]<O_partial />[[(2160000, 2880000), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (720000, 0)], [(0, 720000), (720000, 0)], [(0, 720000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[460800, 30720], [3840, 256], [64, 0]]<I />[[720000, 90000], [11250, 11250], [2812, 0]]<O />[[(270000, 360000), (90000, 0)], [(0, 11250), (11250, 0)], [(0, 2812), (0, 0)]]<O_partial />[([270000, 360000], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [90000, 0]), ([0, 11250], [11250, 0]), ([0, 2812], [0, 0])]</mem_access_count_word><mac_count><active />92160000<idle />25804800</mac_count></basic_info><energy><total_energy />202765157.2<mem_energy_breakdown><W />[166.0, 428.1, 85.2]<I />[274.7, 2229.6, 3745.8]<O />[252.2, 2229.6, 3745.8]</mem_energy_breakdown><MAC_energy><active_MAC />201461760.0<idle_MAC />1290240.0<total />202752000.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.7101<utilization_without_data_loading />0.7812<utilization_spatial />0.7812<utilization_temporal_with_data_loading />0.909<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />126738<latency_cycle_without_data_loading />115200<ideal_computing_cycle />115200<data_loading><load_cycle_total />11538<load_cycle_individual />{'W': [32, 256, 0], 'I': [750, 11250, 0]}<load_cycle_combined />{'W': 256, 'I': 11250}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-115199], [-21896, -19040], [-115200, -115200]], 'I': [[-115199], [-13328, -2940], [-115200, -115200]], 'O': [[-115200], [-54000, -46200], [-103950, -112388]]}<mem_stall_cycle_shared />{'W': [[-115199], [-21896, 0], [0, 0]], 'I': [[-115199], [-13328, 0], [0, 0]], 'O': [[-115200], [-54000, -46200], [-103950, -112388]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [512, 131072, 131072], 'I': [480, 5760000, 5760000], 'O': [384, 5760000, 5760000], 'O_partial': [384, 0, 0], 'O_final': [0, 5760000, 5760000]}<data_size_each_level_total />{'W': [16384, 131072, 131072], 'I': [384000, 5760000, 5760000], 'O': [9600, 5760000, 5760000]}<loop_cycles_each_level />{'W': [960, 115200, 115200], 'I': [7680, 115200, 115200], 'O': [192, 115200, 115200]}<top_ir_loop_size />{'W': [5, 15, 1], 'I': [8, 1, 1], 'O': [2, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.5], [17.1, 1.1], [1.1, 1.1]], 'I': [[8.0, 0.1], [50.0, 50.0], [50.0, 50.0]], 'O': [[8.0, 2.0], [50.0, 50.0], [50.0, 50.0]]}<req_inst_mem_bw />{'W': [[8.0, 2.7], [85.3, 17.1], [17.1, 1.1]], 'I': [[8.0, 0.5], [400.0, 50.0], [50.0, 50.0]], 'O': [[8.0, 4.0], [100.0, 50.0], [50.0, 50.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 2.7], [85.3, 1.1], [1.1, 0]], 'I': [[8.0, 0.5], [400.0, 50.0], [50.0, 0]], 'O': [[8.0, 4.0], [100.0, 50.0], [50.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 2.7], [535.3, 151.1], [51.1, 50.0]], 'I': [[8.0, 0.5], [535.3, 151.1], [51.1, 50.0]], 'O': [[8.0, 4.0], [535.3, 151.1], [51.1, 50.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 115200], [192, 960, 120], [115200, 115200, 1]], 'I': [[1, 1, 115200], [960, 7680, 15], [115200, 115200, 1]], 'O': [[1, 1, 115200], [96, 192, 600], [115200, 115200, 1]]}<trans_time_real />{'W': [[0, 1, 115200], [[8, 960, 120], [32, 960, 120]], [[256, 115200, 1], [64, 115200, 1]]], 'I': [[0, 1, 115200], [[8, 7680, 15], [750, 7680, 15]], [[11250, 115200, 1], [2812, 115200, 1]]], 'O': [[0, 1, 115200], [[6, 192, 600], [19, 192, 600]], [[11250, 115200, 1], [2812, 115200, 1]]]}<single_stall_cycle />{'W': [[-1], [-184, -160], [-114944, -115136]], 'I': [[-1], [-952, -210], [-103950, -112388]], 'O': [[-1], [-90, -77], [-103950, -112388]]}<single_stall_count />{'W': [115199, 119, 0], 'I': [115199, 14, 0], 'O': [115200, 600, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [11250, 0]}, 1: {'W': [3808, 0], 'I': [10500, 0], 'O': [11400, 11250]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-115200, -115200], [-103950, -115200]], 1: [[-100892, -115200], [-103800, -103950]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.9<mem_area_percentage />99.9 %</area></results><elapsed_time_second />1</simulation></root>