AMD_IS_APU,VAR_0
CC_HARVEST_FUSES__UVD_DISABLE_MASK,VAR_1
ENOENT,VAR_2
RREG32_SMC,FUNC_0
ixCC_HARVEST_FUSES,VAR_3
uvd_v6_0_enc_support,FUNC_1
uvd_v6_0_set_enc_ring_funcs,FUNC_2
uvd_v6_0_set_irq_funcs,FUNC_3
uvd_v6_0_set_ring_funcs,FUNC_4
uvd_v6_0_early_init,FUNC_5
handle,VAR_4
adev,VAR_5
