\hypertarget{stm32f1xx__hal__rcc__ex_8h}{}\doxysection{STM32\+F1xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32f1xx\+\_\+hal\+\_\+rcc\+\_\+ex.h File Reference}
\label{stm32f1xx__hal__rcc__ex_8h}\index{STM32F1xx\_HAL\_Driver/Inc/stm32f1xx\_hal\_rcc\_ex.h@{STM32F1xx\_HAL\_Driver/Inc/stm32f1xx\_hal\_rcc\_ex.h}}


Header file of RCC HAL Extension module.  


{\ttfamily \#include \char`\"{}stm32f1xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
Include dependency graph for stm32f1xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h\+:
% FIG 0
This graph shows which files directly or indirectly include this file\+:
% FIG 1
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\+\_\+\+Osc\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em RCC Internal/\+External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def}{RCC\+\_\+\+Periph\+CLKInit\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em RCC extended clocks structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries CR\+\_\+\+REG\+\_\+\+INDEX}~((uint8\+\_\+t)1)
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+HSE\+\_\+\+PREDIV}(\+\_\+\+\_\+\+DIV\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+DIV\+\_\+\+\_\+) == RCC\+\_\+\+HSE\+\_\+\+PREDIV\+\_\+\+DIV1)  $\vert$$\vert$ ((\+\_\+\+\_\+\+DIV\+\_\+\+\_\+) == RCC\+\_\+\+HSE\+\_\+\+PREDIV\+\_\+\+DIV2))
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+MUL}(\+\_\+\+\_\+\+MUL\+\_\+\+\_\+)
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+MCO1\+SOURCE}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+ADCPLLCLK\+\_\+\+DIV}(\+\_\+\+\_\+\+ADCCLK\+\_\+\+\_\+)
\item 
\#define {\bfseries IS\+\_\+\+RCC\+\_\+\+PERIPHCLOCK}(\+\_\+\+\_\+\+SELECTION\+\_\+\+\_\+)
\item 
\#define {\bfseries RCC\+\_\+\+PERIPHCLK\+\_\+\+RTC}~0x00000001U
\item 
\#define {\bfseries RCC\+\_\+\+PERIPHCLK\+\_\+\+ADC}~0x00000002U
\item 
\#define {\bfseries RCC\+\_\+\+ADCPCLK2\+\_\+\+DIV2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9514a85f55de77d1c7d7be1f2f1f9665}{RCC\+\_\+\+CFGR\+\_\+\+ADCPRE\+\_\+\+DIV2}}
\item 
\#define {\bfseries RCC\+\_\+\+ADCPCLK2\+\_\+\+DIV4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga748ba0a0bbb1ad1fe7e4e00f40695402}{RCC\+\_\+\+CFGR\+\_\+\+ADCPRE\+\_\+\+DIV4}}
\item 
\#define {\bfseries RCC\+\_\+\+ADCPCLK2\+\_\+\+DIV6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8337d95f8480d74072e817540a333b6c}{RCC\+\_\+\+CFGR\+\_\+\+ADCPRE\+\_\+\+DIV6}}
\item 
\#define {\bfseries RCC\+\_\+\+ADCPCLK2\+\_\+\+DIV8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7898d2e86664877dc43fbc2421a16347}{RCC\+\_\+\+CFGR\+\_\+\+ADCPRE\+\_\+\+DIV8}}
\item 
\#define {\bfseries RCC\+\_\+\+HSE\+\_\+\+PREDIV\+\_\+\+DIV1}~0x00000000U
\item 
\#define {\bfseries RCC\+\_\+\+HSE\+\_\+\+PREDIV\+\_\+\+DIV2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39cb6bd06fb93eed1e2fe9da0297810a}{RCC\+\_\+\+CFGR\+\_\+\+PLLXTPRE}}
\item 
\#define {\bfseries RCC\+\_\+\+PLL\+\_\+\+MUL2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa19a3c7d27836012150a86fd9c950cdf}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL2}}
\item 
\#define {\bfseries RCC\+\_\+\+PLL\+\_\+\+MUL3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb4c410e818f5a68d58a723e7355e6e8}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL3}}
\item 
\#define {\bfseries RCC\+\_\+\+PLL\+\_\+\+MUL4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6066f758a13c7686d1dc709ac0a7d976}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL4}}
\item 
\#define {\bfseries RCC\+\_\+\+PLL\+\_\+\+MUL5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2290e27c9c1b64d2dd076652db40a68}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL5}}
\item 
\#define {\bfseries RCC\+\_\+\+PLL\+\_\+\+MUL6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ea3b717fd226bc6ff5a78b711c051eb}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL6}}
\item 
\#define {\bfseries RCC\+\_\+\+PLL\+\_\+\+MUL7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ff8d8dcf3876d1c85657680a64c1696}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL7}}
\item 
\#define {\bfseries RCC\+\_\+\+PLL\+\_\+\+MUL8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95d6580b1595ff2d5c3383218370cfca}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL8}}
\item 
\#define {\bfseries RCC\+\_\+\+PLL\+\_\+\+MUL9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga384c396ec051b958c9a5781c13faf7e5}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL9}}
\item 
\#define {\bfseries RCC\+\_\+\+PLL\+\_\+\+MUL10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae07bb87d09d30874a5eebb32510f647f}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL10}}
\item 
\#define {\bfseries RCC\+\_\+\+PLL\+\_\+\+MUL11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad338c178459b97d617398dca92b2a699}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL11}}
\item 
\#define {\bfseries RCC\+\_\+\+PLL\+\_\+\+MUL12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79000f4e48edc56ee6ff315b64dcbfa5}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL12}}
\item 
\#define {\bfseries RCC\+\_\+\+PLL\+\_\+\+MUL13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga647a6f3d6de31737ca95de9db3925274}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL13}}
\item 
\#define {\bfseries RCC\+\_\+\+PLL\+\_\+\+MUL14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ffe33153aa4ffd2fe43439a6d2eaf5c}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL14}}
\item 
\#define {\bfseries RCC\+\_\+\+PLL\+\_\+\+MUL15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9afaf1b82cb9c1e9c8b34c5b77b3f17}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL15}}
\item 
\#define {\bfseries RCC\+\_\+\+PLL\+\_\+\+MUL16}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecd78b92c36f3a3aafc6cc8fbf90a7e7}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL16}}
\item 
\#define {\bfseries RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+NOCLOCK}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab345908eef02b3029dd78be58baa0c8d}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+NOCLOCK}})
\item 
\#define {\bfseries RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+SYSCLK}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecf3b078108fdaf7e66d15ae71ec4181}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+SYSCLK}})
\item 
\#define {\bfseries RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+HSI}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91f0ac507b8c4e5d443c107d934cfdb1}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+HSI}})
\item 
\#define {\bfseries RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+HSE}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga183179f1b1763f38ae88f2d8d90acd70}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+HSE}})
\item 
\#define {\bfseries RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+PLLCLK}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf501b78192ef13a7016e1f2089c9f8a3}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+PLLCLK\+\_\+\+DIV2}})
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___h_s_e___configuration_gafc6bfe4fd172ea49871172fa137b60e0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSE\+\_\+\+PREDIV\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+HSE\+\_\+\+PREDIV\+\_\+\+VALUE\+\_\+\+\_\+)~                  MODIFY\+\_\+\+REG(RCC-\/$>$CFGR,\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39cb6bd06fb93eed1e2fe9da0297810a}{RCC\+\_\+\+CFGR\+\_\+\+PLLXTPRE}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+HSE\+\_\+\+PREDIV\+\_\+\+VALUE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the External High Speed oscillator (HSE) Predivision factor for PLL. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___h_s_e___configuration_ga33799456f6dcbcdb9e66374277083d4c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSE\+\_\+\+GET\+\_\+\+PREDIV}}()~READ\+\_\+\+BIT(RCC-\/$>$CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39cb6bd06fb93eed1e2fe9da0297810a}{RCC\+\_\+\+CFGR\+\_\+\+PLLXTPRE}})
\begin{DoxyCompactList}\small\item\em Macro to get prediv1 factor for PLL. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___configuration_ga4c75b81d1b7d65cda934c9f1350ea97b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+ADCCLKSOURCE\+\_\+\+\_\+)~                  MODIFY\+\_\+\+REG(RCC-\/$>$CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga970436533d6ba9f1cb8ac840476093fb}{RCC\+\_\+\+CFGR\+\_\+\+ADCPRE}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+ADCCLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the ADCx clock (x=1 to 3 depending on devices). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___configuration_ga2ee9f1838a8450f949b548a06ed3bc58}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+ADC\+\_\+\+SOURCE}}()~((uint32\+\_\+t)(READ\+\_\+\+BIT(RCC-\/$>$CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga970436533d6ba9f1cb8ac840476093fb}{RCC\+\_\+\+CFGR\+\_\+\+ADCPRE}})))
\begin{DoxyCompactList}\small\item\em Macro to get the ADC clock (ADCx\+CLK, x=1 to 3 depending on devices). \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+RCCEx\+\_\+\+Periph\+CLKConfig} (\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def}{RCC\+\_\+\+Periph\+CLKInit\+Type\+Def}} $\ast$Periph\+Clk\+Init)
\item 
void {\bfseries HAL\+\_\+\+RCCEx\+\_\+\+Get\+Periph\+CLKConfig} (\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def}{RCC\+\_\+\+Periph\+CLKInit\+Type\+Def}} $\ast$Periph\+Clk\+Init)
\item 
uint32\+\_\+t {\bfseries HAL\+\_\+\+RCCEx\+\_\+\+Get\+Periph\+CLKFreq} (uint32\+\_\+t Periph\+Clk)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of RCC HAL Extension module. 

\begin{DoxyAuthor}{Author}
MCD Application Team
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} Copyright (c) 2016 STMicroelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under BSD 3-\/Clause license, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: opensource.\+org/licenses/\+BSD-\/3-\/\+Clause 