# //  Questa Sim-64
# //  Version 2023.2 linux_x86_64 Apr 11 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -debugDB -voptargs=""+acc"" top_module_tb 
# Start time: 21:44:21 on Feb 27,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.top_module_tb(fast)
# Loading work.top_module(fast)
# Loading work.NAND2X1(fast)
# Loading work.NOR2X1(fast)
# Loading work.NAND3X1(fast)
# Loading work.OAI21X1(fast)
# Loading work.AOI21X1(fast)
# Loading work.XNOR2X1(fast)
# Loading work.OR2X1(fast)
# Loading work.DFFNEGX1(fast)
# Loading work.NOR3X1(fast)
# Loading work.AOI22X1(fast)
# Loading work.OAI22X1(fast)
# Loading work.HAX1(fast)
# Loading work.AND2X2(fast)
# Loading work.OR2X2(fast)
# Loading work.INVX1(fast)
# Loading work.INVX2(fast)
# Loading work.BUFX2(fast)
# Loading work.XOR2X1(fast)
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\main/display_reg  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\main/display_reg  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\main/decode_reg  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\main/decode_reg  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\main/alu_reg  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\main/alu_reg  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\main/start_reg  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\main/start_reg  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\main/load_reg  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\main/load_reg  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\main/next_state_reg[0]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\main/next_state_reg[0]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\main/state_reg[1]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\main/state_reg[1]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\main/next_state_reg[1]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\main/next_state_reg[1]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\main/state_reg[2]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\main/state_reg[2]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\main/next_state_reg[2]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\main/next_state_reg[2]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\main/state_reg[3]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\main/state_reg[3]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\main/next_state_reg[3]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\main/next_state_reg[3]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\main/state_reg[0]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\main/state_reg[0]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/alu_done_reg  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/alu_done_reg  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/decode_done_reg  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/decode_done_reg  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/place_done_reg  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/place_done_reg  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/display_done_reg  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/display_done_reg  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/gameover_reg  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/gameover_reg  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[30]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[30]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[29]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[29]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[28]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[28]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[27]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[27]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[26]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[26]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[25]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[25]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[24]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[24]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[23]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[23]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[22]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[22]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[21]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[21]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[20]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[20]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[19]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[19]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[18]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[18]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[17]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[17]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[16]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[16]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[15]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[15]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[14]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[14]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[13]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[13]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[12]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[12]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[11]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[11]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[10]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[10]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[9]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[9]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[8]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[8]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[7]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[7]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[6]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[6]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[5]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[5]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[4]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[4]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[3]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[3]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[2]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[2]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[1]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[1]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[0]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[0]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[31]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/global_score_reg[31]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/win_reg  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/win_reg  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_cleared_reg[0]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_cleared_reg[0]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_decoded_reg[0]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_decoded_reg[0]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_cleared_reg[1]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_cleared_reg[1]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_decoded_reg[1]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_decoded_reg[1]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_cleared_reg[2]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_cleared_reg[2]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_decoded_reg[2]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_decoded_reg[2]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_cleared_reg[3]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_cleared_reg[3]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_decoded_reg[3]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_decoded_reg[3]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_cleared_reg[4]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_cleared_reg[4]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_decoded_reg[4]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_decoded_reg[4]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_cleared_reg[5]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_cleared_reg[5]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_decoded_reg[5]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_decoded_reg[5]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_cleared_reg[6]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_cleared_reg[6]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_decoded_reg[6]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_decoded_reg[6]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_cleared_reg[7]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_cleared_reg[7]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_decoded_reg[7]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_decoded_reg[7]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_cleared_reg[8]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_cleared_reg[8]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_decoded_reg[8]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_decoded_reg[8]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_cleared_reg[9]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_cleared_reg[9]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_decoded_reg[9]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_decoded_reg[9]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_cleared_reg[10]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_cleared_reg[10]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_decoded_reg[10]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_decoded_reg[10]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_cleared_reg[11]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_cleared_reg[11]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_decoded_reg[11]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_decoded_reg[11]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_cleared_reg[12]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_cleared_reg[12]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_decoded_reg[12]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_decoded_reg[12]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_cleared_reg[13]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_cleared_reg[13]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_decoded_reg[13]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_decoded_reg[13]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_cleared_reg[14]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_cleared_reg[14]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_decoded_reg[14]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_decoded_reg[14]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_cleared_reg[15]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_cleared_reg[15]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_decoded_reg[15]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_decoded_reg[15]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_cleared_reg[16]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_cleared_reg[16]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_decoded_reg[16]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_decoded_reg[16]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_cleared_reg[17]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_cleared_reg[17]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_decoded_reg[17]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_decoded_reg[17]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_cleared_reg[18]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_cleared_reg[18]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_decoded_reg[18]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_decoded_reg[18]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_cleared_reg[19]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_cleared_reg[19]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_decoded_reg[19]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_decoded_reg[19]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_cleared_reg[20]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_cleared_reg[20]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_decoded_reg[20]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_decoded_reg[20]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_cleared_reg[21]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_cleared_reg[21]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_decoded_reg[21]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_decoded_reg[21]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_cleared_reg[22]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_cleared_reg[22]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_decoded_reg[22]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_decoded_reg[22]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_cleared_reg[23]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_cleared_reg[23]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_decoded_reg[23]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_decoded_reg[23]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_cleared_reg[24]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_cleared_reg[24]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_decoded_reg[24]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_decoded_reg[24]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_data_in_reg[0]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_data_in_reg[0]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_data_in_reg[1]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_data_in_reg[1]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_data_in_reg[2]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_data_in_reg[2]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_data_in_reg[3]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_data_in_reg[3]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_data_in_reg[4]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/temp_data_in_reg[4]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/mines_reg[5]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/mines_reg[5]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/mines_reg[15]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/mines_reg[15]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/mines_reg[19]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/mines_reg[19]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/mines_reg[21]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/mines_reg[21]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(260): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/n_nearby_reg[0]  File: osu05_stdcells.v
# ** Warning: (vsim-3448) osu05_stdcells.v(262): Timing check limit can not be negative. Setting negative check constraint (-90 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /top_module_tb/top/\dp_ALU/n_nearby_reg[0]  File: osu05_stdcells.v
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
add wave sim:/top_module_tb/*
run -all
# ** Note: $stop    : testbench_top.v(236)
#    Time: 840 ns  Iteration: 0  Instance: /top_module_tb
# Break in Module top_module_tb at testbench_top.v line 236
