library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;


entity MISO is
generic(
period_max: integer := 50000000 -- max counting number for clock period
);
port(
clk: in std_logic; -- clock input;

clk_slow: out std_logic  -- clock output which gonna be slow when it will be devided

);
end MISO;