{
  "module_name": "sge_defs.h",
  "hash_id": "f94b99105e71abbc4614a6aeb909515c33f1c595bfa64eadb6b0ac22e7ae2bb5",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/chelsio/cxgb3/sge_defs.h",
  "human_readable_source": " \n \n\n#ifndef _SGE_DEFS_H\n#define _SGE_DEFS_H\n\n#define S_EC_CREDITS    0\n#define M_EC_CREDITS    0x7FFF\n#define V_EC_CREDITS(x) ((x) << S_EC_CREDITS)\n#define G_EC_CREDITS(x) (((x) >> S_EC_CREDITS) & M_EC_CREDITS)\n\n#define S_EC_GTS    15\n#define V_EC_GTS(x) ((x) << S_EC_GTS)\n#define F_EC_GTS    V_EC_GTS(1U)\n\n#define S_EC_INDEX    16\n#define M_EC_INDEX    0xFFFF\n#define V_EC_INDEX(x) ((x) << S_EC_INDEX)\n#define G_EC_INDEX(x) (((x) >> S_EC_INDEX) & M_EC_INDEX)\n\n#define S_EC_SIZE    0\n#define M_EC_SIZE    0xFFFF\n#define V_EC_SIZE(x) ((x) << S_EC_SIZE)\n#define G_EC_SIZE(x) (((x) >> S_EC_SIZE) & M_EC_SIZE)\n\n#define S_EC_BASE_LO    16\n#define M_EC_BASE_LO    0xFFFF\n#define V_EC_BASE_LO(x) ((x) << S_EC_BASE_LO)\n#define G_EC_BASE_LO(x) (((x) >> S_EC_BASE_LO) & M_EC_BASE_LO)\n\n#define S_EC_BASE_HI    0\n#define M_EC_BASE_HI    0xF\n#define V_EC_BASE_HI(x) ((x) << S_EC_BASE_HI)\n#define G_EC_BASE_HI(x) (((x) >> S_EC_BASE_HI) & M_EC_BASE_HI)\n\n#define S_EC_RESPQ    4\n#define M_EC_RESPQ    0x7\n#define V_EC_RESPQ(x) ((x) << S_EC_RESPQ)\n#define G_EC_RESPQ(x) (((x) >> S_EC_RESPQ) & M_EC_RESPQ)\n\n#define S_EC_TYPE    7\n#define M_EC_TYPE    0x7\n#define V_EC_TYPE(x) ((x) << S_EC_TYPE)\n#define G_EC_TYPE(x) (((x) >> S_EC_TYPE) & M_EC_TYPE)\n\n#define S_EC_GEN    10\n#define V_EC_GEN(x) ((x) << S_EC_GEN)\n#define F_EC_GEN    V_EC_GEN(1U)\n\n#define S_EC_UP_TOKEN    11\n#define M_EC_UP_TOKEN    0xFFFFF\n#define V_EC_UP_TOKEN(x) ((x) << S_EC_UP_TOKEN)\n#define G_EC_UP_TOKEN(x) (((x) >> S_EC_UP_TOKEN) & M_EC_UP_TOKEN)\n\n#define S_EC_VALID    31\n#define V_EC_VALID(x) ((x) << S_EC_VALID)\n#define F_EC_VALID    V_EC_VALID(1U)\n\n#define S_RQ_MSI_VEC    20\n#define M_RQ_MSI_VEC    0x3F\n#define V_RQ_MSI_VEC(x) ((x) << S_RQ_MSI_VEC)\n#define G_RQ_MSI_VEC(x) (((x) >> S_RQ_MSI_VEC) & M_RQ_MSI_VEC)\n\n#define S_RQ_INTR_EN    26\n#define V_RQ_INTR_EN(x) ((x) << S_RQ_INTR_EN)\n#define F_RQ_INTR_EN    V_RQ_INTR_EN(1U)\n\n#define S_RQ_GEN    28\n#define V_RQ_GEN(x) ((x) << S_RQ_GEN)\n#define F_RQ_GEN    V_RQ_GEN(1U)\n\n#define S_CQ_INDEX    0\n#define M_CQ_INDEX    0xFFFF\n#define V_CQ_INDEX(x) ((x) << S_CQ_INDEX)\n#define G_CQ_INDEX(x) (((x) >> S_CQ_INDEX) & M_CQ_INDEX)\n\n#define S_CQ_SIZE    16\n#define M_CQ_SIZE    0xFFFF\n#define V_CQ_SIZE(x) ((x) << S_CQ_SIZE)\n#define G_CQ_SIZE(x) (((x) >> S_CQ_SIZE) & M_CQ_SIZE)\n\n#define S_CQ_BASE_HI    0\n#define M_CQ_BASE_HI    0xFFFFF\n#define V_CQ_BASE_HI(x) ((x) << S_CQ_BASE_HI)\n#define G_CQ_BASE_HI(x) (((x) >> S_CQ_BASE_HI) & M_CQ_BASE_HI)\n\n#define S_CQ_RSPQ    20\n#define M_CQ_RSPQ    0x3F\n#define V_CQ_RSPQ(x) ((x) << S_CQ_RSPQ)\n#define G_CQ_RSPQ(x) (((x) >> S_CQ_RSPQ) & M_CQ_RSPQ)\n\n#define S_CQ_ASYNC_NOTIF    26\n#define V_CQ_ASYNC_NOTIF(x) ((x) << S_CQ_ASYNC_NOTIF)\n#define F_CQ_ASYNC_NOTIF    V_CQ_ASYNC_NOTIF(1U)\n\n#define S_CQ_ARMED    27\n#define V_CQ_ARMED(x) ((x) << S_CQ_ARMED)\n#define F_CQ_ARMED    V_CQ_ARMED(1U)\n\n#define S_CQ_ASYNC_NOTIF_SOL    28\n#define V_CQ_ASYNC_NOTIF_SOL(x) ((x) << S_CQ_ASYNC_NOTIF_SOL)\n#define F_CQ_ASYNC_NOTIF_SOL    V_CQ_ASYNC_NOTIF_SOL(1U)\n\n#define S_CQ_GEN    29\n#define V_CQ_GEN(x) ((x) << S_CQ_GEN)\n#define F_CQ_GEN    V_CQ_GEN(1U)\n\n#define S_CQ_ERR    30\n#define V_CQ_ERR(x) ((x) << S_CQ_ERR)\n#define F_CQ_ERR    V_CQ_ERR(1U)\n\n#define S_CQ_OVERFLOW_MODE    31\n#define V_CQ_OVERFLOW_MODE(x) ((x) << S_CQ_OVERFLOW_MODE)\n#define F_CQ_OVERFLOW_MODE    V_CQ_OVERFLOW_MODE(1U)\n\n#define S_CQ_CREDITS    0\n#define M_CQ_CREDITS    0xFFFF\n#define V_CQ_CREDITS(x) ((x) << S_CQ_CREDITS)\n#define G_CQ_CREDITS(x) (((x) >> S_CQ_CREDITS) & M_CQ_CREDITS)\n\n#define S_CQ_CREDIT_THRES    16\n#define M_CQ_CREDIT_THRES    0x1FFF\n#define V_CQ_CREDIT_THRES(x) ((x) << S_CQ_CREDIT_THRES)\n#define G_CQ_CREDIT_THRES(x) (((x) >> S_CQ_CREDIT_THRES) & M_CQ_CREDIT_THRES)\n\n#define S_FL_BASE_HI    0\n#define M_FL_BASE_HI    0xFFFFF\n#define V_FL_BASE_HI(x) ((x) << S_FL_BASE_HI)\n#define G_FL_BASE_HI(x) (((x) >> S_FL_BASE_HI) & M_FL_BASE_HI)\n\n#define S_FL_INDEX_LO    20\n#define M_FL_INDEX_LO    0xFFF\n#define V_FL_INDEX_LO(x) ((x) << S_FL_INDEX_LO)\n#define G_FL_INDEX_LO(x) (((x) >> S_FL_INDEX_LO) & M_FL_INDEX_LO)\n\n#define S_FL_INDEX_HI    0\n#define M_FL_INDEX_HI    0xF\n#define V_FL_INDEX_HI(x) ((x) << S_FL_INDEX_HI)\n#define G_FL_INDEX_HI(x) (((x) >> S_FL_INDEX_HI) & M_FL_INDEX_HI)\n\n#define S_FL_SIZE    4\n#define M_FL_SIZE    0xFFFF\n#define V_FL_SIZE(x) ((x) << S_FL_SIZE)\n#define G_FL_SIZE(x) (((x) >> S_FL_SIZE) & M_FL_SIZE)\n\n#define S_FL_GEN    20\n#define V_FL_GEN(x) ((x) << S_FL_GEN)\n#define F_FL_GEN    V_FL_GEN(1U)\n\n#define S_FL_ENTRY_SIZE_LO    21\n#define M_FL_ENTRY_SIZE_LO    0x7FF\n#define V_FL_ENTRY_SIZE_LO(x) ((x) << S_FL_ENTRY_SIZE_LO)\n#define G_FL_ENTRY_SIZE_LO(x) (((x) >> S_FL_ENTRY_SIZE_LO) & M_FL_ENTRY_SIZE_LO)\n\n#define S_FL_ENTRY_SIZE_HI    0\n#define M_FL_ENTRY_SIZE_HI    0x1FFFFF\n#define V_FL_ENTRY_SIZE_HI(x) ((x) << S_FL_ENTRY_SIZE_HI)\n#define G_FL_ENTRY_SIZE_HI(x) (((x) >> S_FL_ENTRY_SIZE_HI) & M_FL_ENTRY_SIZE_HI)\n\n#define S_FL_CONG_THRES    21\n#define M_FL_CONG_THRES    0x3FF\n#define V_FL_CONG_THRES(x) ((x) << S_FL_CONG_THRES)\n#define G_FL_CONG_THRES(x) (((x) >> S_FL_CONG_THRES) & M_FL_CONG_THRES)\n\n#define S_FL_GTS    31\n#define V_FL_GTS(x) ((x) << S_FL_GTS)\n#define F_FL_GTS    V_FL_GTS(1U)\n\n#define S_FLD_GEN1    31\n#define V_FLD_GEN1(x) ((x) << S_FLD_GEN1)\n#define F_FLD_GEN1    V_FLD_GEN1(1U)\n\n#define S_FLD_GEN2    0\n#define V_FLD_GEN2(x) ((x) << S_FLD_GEN2)\n#define F_FLD_GEN2    V_FLD_GEN2(1U)\n\n#define S_RSPD_TXQ1_CR    0\n#define M_RSPD_TXQ1_CR    0x7F\n#define V_RSPD_TXQ1_CR(x) ((x) << S_RSPD_TXQ1_CR)\n#define G_RSPD_TXQ1_CR(x) (((x) >> S_RSPD_TXQ1_CR) & M_RSPD_TXQ1_CR)\n\n#define S_RSPD_TXQ1_GTS    7\n#define V_RSPD_TXQ1_GTS(x) ((x) << S_RSPD_TXQ1_GTS)\n#define F_RSPD_TXQ1_GTS    V_RSPD_TXQ1_GTS(1U)\n\n#define S_RSPD_TXQ2_CR    8\n#define M_RSPD_TXQ2_CR    0x7F\n#define V_RSPD_TXQ2_CR(x) ((x) << S_RSPD_TXQ2_CR)\n#define G_RSPD_TXQ2_CR(x) (((x) >> S_RSPD_TXQ2_CR) & M_RSPD_TXQ2_CR)\n\n#define S_RSPD_TXQ2_GTS    15\n#define V_RSPD_TXQ2_GTS(x) ((x) << S_RSPD_TXQ2_GTS)\n#define F_RSPD_TXQ2_GTS    V_RSPD_TXQ2_GTS(1U)\n\n#define S_RSPD_TXQ0_CR    16\n#define M_RSPD_TXQ0_CR    0x7F\n#define V_RSPD_TXQ0_CR(x) ((x) << S_RSPD_TXQ0_CR)\n#define G_RSPD_TXQ0_CR(x) (((x) >> S_RSPD_TXQ0_CR) & M_RSPD_TXQ0_CR)\n\n#define S_RSPD_TXQ0_GTS    23\n#define V_RSPD_TXQ0_GTS(x) ((x) << S_RSPD_TXQ0_GTS)\n#define F_RSPD_TXQ0_GTS    V_RSPD_TXQ0_GTS(1U)\n\n#define S_RSPD_EOP    24\n#define V_RSPD_EOP(x) ((x) << S_RSPD_EOP)\n#define F_RSPD_EOP    V_RSPD_EOP(1U)\n\n#define S_RSPD_SOP    25\n#define V_RSPD_SOP(x) ((x) << S_RSPD_SOP)\n#define F_RSPD_SOP    V_RSPD_SOP(1U)\n\n#define S_RSPD_ASYNC_NOTIF    26\n#define V_RSPD_ASYNC_NOTIF(x) ((x) << S_RSPD_ASYNC_NOTIF)\n#define F_RSPD_ASYNC_NOTIF    V_RSPD_ASYNC_NOTIF(1U)\n\n#define S_RSPD_FL0_GTS    27\n#define V_RSPD_FL0_GTS(x) ((x) << S_RSPD_FL0_GTS)\n#define F_RSPD_FL0_GTS    V_RSPD_FL0_GTS(1U)\n\n#define S_RSPD_FL1_GTS    28\n#define V_RSPD_FL1_GTS(x) ((x) << S_RSPD_FL1_GTS)\n#define F_RSPD_FL1_GTS    V_RSPD_FL1_GTS(1U)\n\n#define S_RSPD_IMM_DATA_VALID    29\n#define V_RSPD_IMM_DATA_VALID(x) ((x) << S_RSPD_IMM_DATA_VALID)\n#define F_RSPD_IMM_DATA_VALID    V_RSPD_IMM_DATA_VALID(1U)\n\n#define S_RSPD_OFFLOAD    30\n#define V_RSPD_OFFLOAD(x) ((x) << S_RSPD_OFFLOAD)\n#define F_RSPD_OFFLOAD    V_RSPD_OFFLOAD(1U)\n\n#define S_RSPD_GEN1    31\n#define V_RSPD_GEN1(x) ((x) << S_RSPD_GEN1)\n#define F_RSPD_GEN1    V_RSPD_GEN1(1U)\n\n#define S_RSPD_LEN    0\n#define M_RSPD_LEN    0x7FFFFFFF\n#define V_RSPD_LEN(x) ((x) << S_RSPD_LEN)\n#define G_RSPD_LEN(x) (((x) >> S_RSPD_LEN) & M_RSPD_LEN)\n\n#define S_RSPD_FLQ    31\n#define V_RSPD_FLQ(x) ((x) << S_RSPD_FLQ)\n#define F_RSPD_FLQ    V_RSPD_FLQ(1U)\n\n#define S_RSPD_GEN2    0\n#define V_RSPD_GEN2(x) ((x) << S_RSPD_GEN2)\n#define F_RSPD_GEN2    V_RSPD_GEN2(1U)\n\n#define S_RSPD_INR_VEC    1\n#define M_RSPD_INR_VEC    0x7F\n#define V_RSPD_INR_VEC(x) ((x) << S_RSPD_INR_VEC)\n#define G_RSPD_INR_VEC(x) (((x) >> S_RSPD_INR_VEC) & M_RSPD_INR_VEC)\n\n#endif\t\t\t\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}