
LIDAR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003908  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08003a90  08003a90  00013a90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003ac8  08003ac8  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08003ac8  08003ac8  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003ac8  08003ac8  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003ac8  08003ac8  00013ac8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003acc  08003acc  00013acc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003ad0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
 10 .bss          000000fc  2000000c  2000000c  0002000c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000108  20000108  0002000c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000afb8  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001a56  00000000  00000000  0002aff4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000768  00000000  00000000  0002ca50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000006d0  00000000  00000000  0002d1b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001cb66  00000000  00000000  0002d888  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000a51c  00000000  00000000  0004a3ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ac3bc  00000000  00000000  0005490a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00100cc6  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001ccc  00000000  00000000  00100d18  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08003a78 	.word	0x08003a78

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08003a78 	.word	0x08003a78

080001c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b082      	sub	sp, #8
 80001cc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001ce:	f000 fa57 	bl	8000680 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d2:	f000 f83b 	bl	800024c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001d6:	f000 f8e1 	bl	800039c <MX_GPIO_Init>
  MX_DMA_Init();
 80001da:	f000 f8c1 	bl	8000360 <MX_DMA_Init>
  MX_USART1_UART_Init();
 80001de:	f000 f88f 	bl	8000300 <MX_USART1_UART_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {


	  HAL_UART_Receive(&huart1, buf, sizeof(buf), 10);
 80001e2:	230a      	movs	r3, #10
 80001e4:	2209      	movs	r2, #9
 80001e6:	4915      	ldr	r1, [pc, #84]	; (800023c <main+0x74>)
 80001e8:	4815      	ldr	r0, [pc, #84]	; (8000240 <main+0x78>)
 80001ea:	f002 fc29 	bl	8002a40 <HAL_UART_Receive>

	  if((buf[0]== 0x59) && (buf[1]== 0x59)){
 80001ee:	4b13      	ldr	r3, [pc, #76]	; (800023c <main+0x74>)
 80001f0:	781b      	ldrb	r3, [r3, #0]
 80001f2:	2b59      	cmp	r3, #89	; 0x59
 80001f4:	d117      	bne.n	8000226 <main+0x5e>
 80001f6:	4b11      	ldr	r3, [pc, #68]	; (800023c <main+0x74>)
 80001f8:	785b      	ldrb	r3, [r3, #1]
 80001fa:	2b59      	cmp	r3, #89	; 0x59
 80001fc:	d113      	bne.n	8000226 <main+0x5e>
	  int d = (buf[2] + buf[3])*256;
 80001fe:	4b0f      	ldr	r3, [pc, #60]	; (800023c <main+0x74>)
 8000200:	789b      	ldrb	r3, [r3, #2]
 8000202:	461a      	mov	r2, r3
 8000204:	4b0d      	ldr	r3, [pc, #52]	; (800023c <main+0x74>)
 8000206:	78db      	ldrb	r3, [r3, #3]
 8000208:	4413      	add	r3, r2
 800020a:	021b      	lsls	r3, r3, #8
 800020c:	607b      	str	r3, [r7, #4]

		  HAL_Delay(200);
 800020e:	20c8      	movs	r0, #200	; 0xc8
 8000210:	f000 fa9c 	bl	800074c <HAL_Delay>
		  HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_10);
 8000214:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000218:	480a      	ldr	r0, [pc, #40]	; (8000244 <main+0x7c>)
 800021a:	f000 fefb 	bl	8001014 <HAL_GPIO_TogglePin>
		  HAL_Delay(500);
 800021e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000222:	f000 fa93 	bl	800074c <HAL_Delay>
	  }
	  HAL_UART_Transmit(&huart1, d, sizeof(d), 10);
 8000226:	230a      	movs	r3, #10
 8000228:	2202      	movs	r2, #2
 800022a:	4907      	ldr	r1, [pc, #28]	; (8000248 <main+0x80>)
 800022c:	4804      	ldr	r0, [pc, #16]	; (8000240 <main+0x78>)
 800022e:	f002 fb7d 	bl	800292c <HAL_UART_Transmit>
	  HAL_Delay(500);
 8000232:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000236:	f000 fa89 	bl	800074c <HAL_Delay>
	  HAL_UART_Receive(&huart1, buf, sizeof(buf), 10);
 800023a:	e7d2      	b.n	80001e2 <main+0x1a>
 800023c:	200000f4 	.word	0x200000f4
 8000240:	20000028 	.word	0x20000028
 8000244:	48001000 	.word	0x48001000
 8000248:	20000100 	.word	0x20000100

0800024c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800024c:	b580      	push	{r7, lr}
 800024e:	b09e      	sub	sp, #120	; 0x78
 8000250:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000252:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000256:	2228      	movs	r2, #40	; 0x28
 8000258:	2100      	movs	r1, #0
 800025a:	4618      	mov	r0, r3
 800025c:	f003 fc04 	bl	8003a68 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000260:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000264:	2200      	movs	r2, #0
 8000266:	601a      	str	r2, [r3, #0]
 8000268:	605a      	str	r2, [r3, #4]
 800026a:	609a      	str	r2, [r3, #8]
 800026c:	60da      	str	r2, [r3, #12]
 800026e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000270:	463b      	mov	r3, r7
 8000272:	223c      	movs	r2, #60	; 0x3c
 8000274:	2100      	movs	r1, #0
 8000276:	4618      	mov	r0, r3
 8000278:	f003 fbf6 	bl	8003a68 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800027c:	2301      	movs	r3, #1
 800027e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000280:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000284:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000286:	2300      	movs	r3, #0
 8000288:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800028a:	2301      	movs	r3, #1
 800028c:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800028e:	2302      	movs	r3, #2
 8000290:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000292:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000296:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000298:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800029c:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800029e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80002a2:	4618      	mov	r0, r3
 80002a4:	f000 fed0 	bl	8001048 <HAL_RCC_OscConfig>
 80002a8:	4603      	mov	r3, r0
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d001      	beq.n	80002b2 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80002ae:	f000 f8cd 	bl	800044c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002b2:	230f      	movs	r3, #15
 80002b4:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002b6:	2302      	movs	r3, #2
 80002b8:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002ba:	2300      	movs	r3, #0
 80002bc:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80002c2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002c4:	2300      	movs	r3, #0
 80002c6:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80002c8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80002cc:	2102      	movs	r1, #2
 80002ce:	4618      	mov	r0, r3
 80002d0:	f001 fef8 	bl	80020c4 <HAL_RCC_ClockConfig>
 80002d4:	4603      	mov	r3, r0
 80002d6:	2b00      	cmp	r3, #0
 80002d8:	d001      	beq.n	80002de <SystemClock_Config+0x92>
  {
    Error_Handler();
 80002da:	f000 f8b7 	bl	800044c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80002de:	2301      	movs	r3, #1
 80002e0:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80002e2:	2300      	movs	r3, #0
 80002e4:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80002e6:	463b      	mov	r3, r7
 80002e8:	4618      	mov	r0, r3
 80002ea:	f002 f921 	bl	8002530 <HAL_RCCEx_PeriphCLKConfig>
 80002ee:	4603      	mov	r3, r0
 80002f0:	2b00      	cmp	r3, #0
 80002f2:	d001      	beq.n	80002f8 <SystemClock_Config+0xac>
  {
    Error_Handler();
 80002f4:	f000 f8aa 	bl	800044c <Error_Handler>
  }
}
 80002f8:	bf00      	nop
 80002fa:	3778      	adds	r7, #120	; 0x78
 80002fc:	46bd      	mov	sp, r7
 80002fe:	bd80      	pop	{r7, pc}

08000300 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000300:	b580      	push	{r7, lr}
 8000302:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000304:	4b14      	ldr	r3, [pc, #80]	; (8000358 <MX_USART1_UART_Init+0x58>)
 8000306:	4a15      	ldr	r2, [pc, #84]	; (800035c <MX_USART1_UART_Init+0x5c>)
 8000308:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800030a:	4b13      	ldr	r3, [pc, #76]	; (8000358 <MX_USART1_UART_Init+0x58>)
 800030c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000310:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000312:	4b11      	ldr	r3, [pc, #68]	; (8000358 <MX_USART1_UART_Init+0x58>)
 8000314:	2200      	movs	r2, #0
 8000316:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000318:	4b0f      	ldr	r3, [pc, #60]	; (8000358 <MX_USART1_UART_Init+0x58>)
 800031a:	2200      	movs	r2, #0
 800031c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800031e:	4b0e      	ldr	r3, [pc, #56]	; (8000358 <MX_USART1_UART_Init+0x58>)
 8000320:	2200      	movs	r2, #0
 8000322:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000324:	4b0c      	ldr	r3, [pc, #48]	; (8000358 <MX_USART1_UART_Init+0x58>)
 8000326:	220c      	movs	r2, #12
 8000328:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800032a:	4b0b      	ldr	r3, [pc, #44]	; (8000358 <MX_USART1_UART_Init+0x58>)
 800032c:	2200      	movs	r2, #0
 800032e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000330:	4b09      	ldr	r3, [pc, #36]	; (8000358 <MX_USART1_UART_Init+0x58>)
 8000332:	2200      	movs	r2, #0
 8000334:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000336:	4b08      	ldr	r3, [pc, #32]	; (8000358 <MX_USART1_UART_Init+0x58>)
 8000338:	2200      	movs	r2, #0
 800033a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800033c:	4b06      	ldr	r3, [pc, #24]	; (8000358 <MX_USART1_UART_Init+0x58>)
 800033e:	2200      	movs	r2, #0
 8000340:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000342:	4805      	ldr	r0, [pc, #20]	; (8000358 <MX_USART1_UART_Init+0x58>)
 8000344:	f002 faa4 	bl	8002890 <HAL_UART_Init>
 8000348:	4603      	mov	r3, r0
 800034a:	2b00      	cmp	r3, #0
 800034c:	d001      	beq.n	8000352 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800034e:	f000 f87d 	bl	800044c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000352:	bf00      	nop
 8000354:	bd80      	pop	{r7, pc}
 8000356:	bf00      	nop
 8000358:	20000028 	.word	0x20000028
 800035c:	40013800 	.word	0x40013800

08000360 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000360:	b580      	push	{r7, lr}
 8000362:	b082      	sub	sp, #8
 8000364:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000366:	4b0c      	ldr	r3, [pc, #48]	; (8000398 <MX_DMA_Init+0x38>)
 8000368:	695b      	ldr	r3, [r3, #20]
 800036a:	4a0b      	ldr	r2, [pc, #44]	; (8000398 <MX_DMA_Init+0x38>)
 800036c:	f043 0301 	orr.w	r3, r3, #1
 8000370:	6153      	str	r3, [r2, #20]
 8000372:	4b09      	ldr	r3, [pc, #36]	; (8000398 <MX_DMA_Init+0x38>)
 8000374:	695b      	ldr	r3, [r3, #20]
 8000376:	f003 0301 	and.w	r3, r3, #1
 800037a:	607b      	str	r3, [r7, #4]
 800037c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 800037e:	2200      	movs	r2, #0
 8000380:	2100      	movs	r1, #0
 8000382:	200f      	movs	r0, #15
 8000384:	f000 fae1 	bl	800094a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000388:	200f      	movs	r0, #15
 800038a:	f000 fafa 	bl	8000982 <HAL_NVIC_EnableIRQ>

}
 800038e:	bf00      	nop
 8000390:	3708      	adds	r7, #8
 8000392:	46bd      	mov	sp, r7
 8000394:	bd80      	pop	{r7, pc}
 8000396:	bf00      	nop
 8000398:	40021000 	.word	0x40021000

0800039c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800039c:	b580      	push	{r7, lr}
 800039e:	b08a      	sub	sp, #40	; 0x28
 80003a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003a2:	f107 0314 	add.w	r3, r7, #20
 80003a6:	2200      	movs	r2, #0
 80003a8:	601a      	str	r2, [r3, #0]
 80003aa:	605a      	str	r2, [r3, #4]
 80003ac:	609a      	str	r2, [r3, #8]
 80003ae:	60da      	str	r2, [r3, #12]
 80003b0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80003b2:	4b24      	ldr	r3, [pc, #144]	; (8000444 <MX_GPIO_Init+0xa8>)
 80003b4:	695b      	ldr	r3, [r3, #20]
 80003b6:	4a23      	ldr	r2, [pc, #140]	; (8000444 <MX_GPIO_Init+0xa8>)
 80003b8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80003bc:	6153      	str	r3, [r2, #20]
 80003be:	4b21      	ldr	r3, [pc, #132]	; (8000444 <MX_GPIO_Init+0xa8>)
 80003c0:	695b      	ldr	r3, [r3, #20]
 80003c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80003c6:	613b      	str	r3, [r7, #16]
 80003c8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003ca:	4b1e      	ldr	r3, [pc, #120]	; (8000444 <MX_GPIO_Init+0xa8>)
 80003cc:	695b      	ldr	r3, [r3, #20]
 80003ce:	4a1d      	ldr	r2, [pc, #116]	; (8000444 <MX_GPIO_Init+0xa8>)
 80003d0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80003d4:	6153      	str	r3, [r2, #20]
 80003d6:	4b1b      	ldr	r3, [pc, #108]	; (8000444 <MX_GPIO_Init+0xa8>)
 80003d8:	695b      	ldr	r3, [r3, #20]
 80003da:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80003de:	60fb      	str	r3, [r7, #12]
 80003e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80003e2:	4b18      	ldr	r3, [pc, #96]	; (8000444 <MX_GPIO_Init+0xa8>)
 80003e4:	695b      	ldr	r3, [r3, #20]
 80003e6:	4a17      	ldr	r2, [pc, #92]	; (8000444 <MX_GPIO_Init+0xa8>)
 80003e8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80003ec:	6153      	str	r3, [r2, #20]
 80003ee:	4b15      	ldr	r3, [pc, #84]	; (8000444 <MX_GPIO_Init+0xa8>)
 80003f0:	695b      	ldr	r3, [r3, #20]
 80003f2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80003f6:	60bb      	str	r3, [r7, #8]
 80003f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003fa:	4b12      	ldr	r3, [pc, #72]	; (8000444 <MX_GPIO_Init+0xa8>)
 80003fc:	695b      	ldr	r3, [r3, #20]
 80003fe:	4a11      	ldr	r2, [pc, #68]	; (8000444 <MX_GPIO_Init+0xa8>)
 8000400:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000404:	6153      	str	r3, [r2, #20]
 8000406:	4b0f      	ldr	r3, [pc, #60]	; (8000444 <MX_GPIO_Init+0xa8>)
 8000408:	695b      	ldr	r3, [r3, #20]
 800040a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800040e:	607b      	str	r3, [r7, #4]
 8000410:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, GPIO_PIN_RESET);
 8000412:	2200      	movs	r2, #0
 8000414:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000418:	480b      	ldr	r0, [pc, #44]	; (8000448 <MX_GPIO_Init+0xac>)
 800041a:	f000 fde3 	bl	8000fe4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 800041e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000422:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000424:	2301      	movs	r3, #1
 8000426:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000428:	2300      	movs	r3, #0
 800042a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800042c:	2300      	movs	r3, #0
 800042e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000430:	f107 0314 	add.w	r3, r7, #20
 8000434:	4619      	mov	r1, r3
 8000436:	4804      	ldr	r0, [pc, #16]	; (8000448 <MX_GPIO_Init+0xac>)
 8000438:	f000 fc5a 	bl	8000cf0 <HAL_GPIO_Init>

}
 800043c:	bf00      	nop
 800043e:	3728      	adds	r7, #40	; 0x28
 8000440:	46bd      	mov	sp, r7
 8000442:	bd80      	pop	{r7, pc}
 8000444:	40021000 	.word	0x40021000
 8000448:	48001000 	.word	0x48001000

0800044c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800044c:	b480      	push	{r7}
 800044e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000450:	b672      	cpsid	i
}
 8000452:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000454:	e7fe      	b.n	8000454 <Error_Handler+0x8>
	...

08000458 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000458:	b580      	push	{r7, lr}
 800045a:	b082      	sub	sp, #8
 800045c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800045e:	4b0f      	ldr	r3, [pc, #60]	; (800049c <HAL_MspInit+0x44>)
 8000460:	699b      	ldr	r3, [r3, #24]
 8000462:	4a0e      	ldr	r2, [pc, #56]	; (800049c <HAL_MspInit+0x44>)
 8000464:	f043 0301 	orr.w	r3, r3, #1
 8000468:	6193      	str	r3, [r2, #24]
 800046a:	4b0c      	ldr	r3, [pc, #48]	; (800049c <HAL_MspInit+0x44>)
 800046c:	699b      	ldr	r3, [r3, #24]
 800046e:	f003 0301 	and.w	r3, r3, #1
 8000472:	607b      	str	r3, [r7, #4]
 8000474:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000476:	4b09      	ldr	r3, [pc, #36]	; (800049c <HAL_MspInit+0x44>)
 8000478:	69db      	ldr	r3, [r3, #28]
 800047a:	4a08      	ldr	r2, [pc, #32]	; (800049c <HAL_MspInit+0x44>)
 800047c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000480:	61d3      	str	r3, [r2, #28]
 8000482:	4b06      	ldr	r3, [pc, #24]	; (800049c <HAL_MspInit+0x44>)
 8000484:	69db      	ldr	r3, [r3, #28]
 8000486:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800048a:	603b      	str	r3, [r7, #0]
 800048c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800048e:	2007      	movs	r0, #7
 8000490:	f000 fa50 	bl	8000934 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000494:	bf00      	nop
 8000496:	3708      	adds	r7, #8
 8000498:	46bd      	mov	sp, r7
 800049a:	bd80      	pop	{r7, pc}
 800049c:	40021000 	.word	0x40021000

080004a0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80004a0:	b580      	push	{r7, lr}
 80004a2:	b08a      	sub	sp, #40	; 0x28
 80004a4:	af00      	add	r7, sp, #0
 80004a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004a8:	f107 0314 	add.w	r3, r7, #20
 80004ac:	2200      	movs	r2, #0
 80004ae:	601a      	str	r2, [r3, #0]
 80004b0:	605a      	str	r2, [r3, #4]
 80004b2:	609a      	str	r2, [r3, #8]
 80004b4:	60da      	str	r2, [r3, #12]
 80004b6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	681b      	ldr	r3, [r3, #0]
 80004bc:	4a2e      	ldr	r2, [pc, #184]	; (8000578 <HAL_UART_MspInit+0xd8>)
 80004be:	4293      	cmp	r3, r2
 80004c0:	d155      	bne.n	800056e <HAL_UART_MspInit+0xce>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80004c2:	4b2e      	ldr	r3, [pc, #184]	; (800057c <HAL_UART_MspInit+0xdc>)
 80004c4:	699b      	ldr	r3, [r3, #24]
 80004c6:	4a2d      	ldr	r2, [pc, #180]	; (800057c <HAL_UART_MspInit+0xdc>)
 80004c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80004cc:	6193      	str	r3, [r2, #24]
 80004ce:	4b2b      	ldr	r3, [pc, #172]	; (800057c <HAL_UART_MspInit+0xdc>)
 80004d0:	699b      	ldr	r3, [r3, #24]
 80004d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80004d6:	613b      	str	r3, [r7, #16]
 80004d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80004da:	4b28      	ldr	r3, [pc, #160]	; (800057c <HAL_UART_MspInit+0xdc>)
 80004dc:	695b      	ldr	r3, [r3, #20]
 80004de:	4a27      	ldr	r2, [pc, #156]	; (800057c <HAL_UART_MspInit+0xdc>)
 80004e0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80004e4:	6153      	str	r3, [r2, #20]
 80004e6:	4b25      	ldr	r3, [pc, #148]	; (800057c <HAL_UART_MspInit+0xdc>)
 80004e8:	695b      	ldr	r3, [r3, #20]
 80004ea:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80004ee:	60fb      	str	r3, [r7, #12]
 80004f0:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80004f2:	2330      	movs	r3, #48	; 0x30
 80004f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80004f6:	2302      	movs	r3, #2
 80004f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004fa:	2300      	movs	r3, #0
 80004fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80004fe:	2303      	movs	r3, #3
 8000500:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000502:	2307      	movs	r3, #7
 8000504:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000506:	f107 0314 	add.w	r3, r7, #20
 800050a:	4619      	mov	r1, r3
 800050c:	481c      	ldr	r0, [pc, #112]	; (8000580 <HAL_UART_MspInit+0xe0>)
 800050e:	f000 fbef 	bl	8000cf0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8000512:	4b1c      	ldr	r3, [pc, #112]	; (8000584 <HAL_UART_MspInit+0xe4>)
 8000514:	4a1c      	ldr	r2, [pc, #112]	; (8000588 <HAL_UART_MspInit+0xe8>)
 8000516:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000518:	4b1a      	ldr	r3, [pc, #104]	; (8000584 <HAL_UART_MspInit+0xe4>)
 800051a:	2200      	movs	r2, #0
 800051c:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800051e:	4b19      	ldr	r3, [pc, #100]	; (8000584 <HAL_UART_MspInit+0xe4>)
 8000520:	2200      	movs	r2, #0
 8000522:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000524:	4b17      	ldr	r3, [pc, #92]	; (8000584 <HAL_UART_MspInit+0xe4>)
 8000526:	2280      	movs	r2, #128	; 0x80
 8000528:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800052a:	4b16      	ldr	r3, [pc, #88]	; (8000584 <HAL_UART_MspInit+0xe4>)
 800052c:	2200      	movs	r2, #0
 800052e:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000530:	4b14      	ldr	r3, [pc, #80]	; (8000584 <HAL_UART_MspInit+0xe4>)
 8000532:	2200      	movs	r2, #0
 8000534:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8000536:	4b13      	ldr	r3, [pc, #76]	; (8000584 <HAL_UART_MspInit+0xe4>)
 8000538:	2200      	movs	r2, #0
 800053a:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800053c:	4b11      	ldr	r3, [pc, #68]	; (8000584 <HAL_UART_MspInit+0xe4>)
 800053e:	2200      	movs	r2, #0
 8000540:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8000542:	4810      	ldr	r0, [pc, #64]	; (8000584 <HAL_UART_MspInit+0xe4>)
 8000544:	f000 fa37 	bl	80009b6 <HAL_DMA_Init>
 8000548:	4603      	mov	r3, r0
 800054a:	2b00      	cmp	r3, #0
 800054c:	d001      	beq.n	8000552 <HAL_UART_MspInit+0xb2>
    {
      Error_Handler();
 800054e:	f7ff ff7d 	bl	800044c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	4a0b      	ldr	r2, [pc, #44]	; (8000584 <HAL_UART_MspInit+0xe4>)
 8000556:	675a      	str	r2, [r3, #116]	; 0x74
 8000558:	4a0a      	ldr	r2, [pc, #40]	; (8000584 <HAL_UART_MspInit+0xe4>)
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800055e:	2200      	movs	r2, #0
 8000560:	2100      	movs	r1, #0
 8000562:	2025      	movs	r0, #37	; 0x25
 8000564:	f000 f9f1 	bl	800094a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000568:	2025      	movs	r0, #37	; 0x25
 800056a:	f000 fa0a 	bl	8000982 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800056e:	bf00      	nop
 8000570:	3728      	adds	r7, #40	; 0x28
 8000572:	46bd      	mov	sp, r7
 8000574:	bd80      	pop	{r7, pc}
 8000576:	bf00      	nop
 8000578:	40013800 	.word	0x40013800
 800057c:	40021000 	.word	0x40021000
 8000580:	48000800 	.word	0x48000800
 8000584:	200000b0 	.word	0x200000b0
 8000588:	40020058 	.word	0x40020058

0800058c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800058c:	b480      	push	{r7}
 800058e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000590:	e7fe      	b.n	8000590 <NMI_Handler+0x4>

08000592 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000592:	b480      	push	{r7}
 8000594:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000596:	e7fe      	b.n	8000596 <HardFault_Handler+0x4>

08000598 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000598:	b480      	push	{r7}
 800059a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800059c:	e7fe      	b.n	800059c <MemManage_Handler+0x4>

0800059e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800059e:	b480      	push	{r7}
 80005a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80005a2:	e7fe      	b.n	80005a2 <BusFault_Handler+0x4>

080005a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80005a4:	b480      	push	{r7}
 80005a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80005a8:	e7fe      	b.n	80005a8 <UsageFault_Handler+0x4>

080005aa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80005aa:	b480      	push	{r7}
 80005ac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80005ae:	bf00      	nop
 80005b0:	46bd      	mov	sp, r7
 80005b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b6:	4770      	bx	lr

080005b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80005b8:	b480      	push	{r7}
 80005ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005bc:	bf00      	nop
 80005be:	46bd      	mov	sp, r7
 80005c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c4:	4770      	bx	lr

080005c6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005c6:	b480      	push	{r7}
 80005c8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005ca:	bf00      	nop
 80005cc:	46bd      	mov	sp, r7
 80005ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d2:	4770      	bx	lr

080005d4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005d8:	f000 f898 	bl	800070c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005dc:	bf00      	nop
 80005de:	bd80      	pop	{r7, pc}

080005e0 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80005e4:	4802      	ldr	r0, [pc, #8]	; (80005f0 <DMA1_Channel5_IRQHandler+0x10>)
 80005e6:	f000 faa4 	bl	8000b32 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80005ea:	bf00      	nop
 80005ec:	bd80      	pop	{r7, pc}
 80005ee:	bf00      	nop
 80005f0:	200000b0 	.word	0x200000b0

080005f4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80005f8:	4802      	ldr	r0, [pc, #8]	; (8000604 <USART1_IRQHandler+0x10>)
 80005fa:	f002 fad7 	bl	8002bac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80005fe:	bf00      	nop
 8000600:	bd80      	pop	{r7, pc}
 8000602:	bf00      	nop
 8000604:	20000028 	.word	0x20000028

08000608 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000608:	b480      	push	{r7}
 800060a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800060c:	4b06      	ldr	r3, [pc, #24]	; (8000628 <SystemInit+0x20>)
 800060e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000612:	4a05      	ldr	r2, [pc, #20]	; (8000628 <SystemInit+0x20>)
 8000614:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000618:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800061c:	bf00      	nop
 800061e:	46bd      	mov	sp, r7
 8000620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000624:	4770      	bx	lr
 8000626:	bf00      	nop
 8000628:	e000ed00 	.word	0xe000ed00

0800062c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800062c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000664 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000630:	f7ff ffea 	bl	8000608 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000634:	480c      	ldr	r0, [pc, #48]	; (8000668 <LoopForever+0x6>)
  ldr r1, =_edata
 8000636:	490d      	ldr	r1, [pc, #52]	; (800066c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000638:	4a0d      	ldr	r2, [pc, #52]	; (8000670 <LoopForever+0xe>)
  movs r3, #0
 800063a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800063c:	e002      	b.n	8000644 <LoopCopyDataInit>

0800063e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800063e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000640:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000642:	3304      	adds	r3, #4

08000644 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000644:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000646:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000648:	d3f9      	bcc.n	800063e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800064a:	4a0a      	ldr	r2, [pc, #40]	; (8000674 <LoopForever+0x12>)
  ldr r4, =_ebss
 800064c:	4c0a      	ldr	r4, [pc, #40]	; (8000678 <LoopForever+0x16>)
  movs r3, #0
 800064e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000650:	e001      	b.n	8000656 <LoopFillZerobss>

08000652 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000652:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000654:	3204      	adds	r2, #4

08000656 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000656:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000658:	d3fb      	bcc.n	8000652 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800065a:	f003 f9e1 	bl	8003a20 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800065e:	f7ff fdb3 	bl	80001c8 <main>

08000662 <LoopForever>:

LoopForever:
    b LoopForever
 8000662:	e7fe      	b.n	8000662 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000664:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8000668:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800066c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000670:	08003ad0 	.word	0x08003ad0
  ldr r2, =_sbss
 8000674:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000678:	20000108 	.word	0x20000108

0800067c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800067c:	e7fe      	b.n	800067c <ADC1_2_IRQHandler>
	...

08000680 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000684:	4b08      	ldr	r3, [pc, #32]	; (80006a8 <HAL_Init+0x28>)
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	4a07      	ldr	r2, [pc, #28]	; (80006a8 <HAL_Init+0x28>)
 800068a:	f043 0310 	orr.w	r3, r3, #16
 800068e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000690:	2003      	movs	r0, #3
 8000692:	f000 f94f 	bl	8000934 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000696:	2000      	movs	r0, #0
 8000698:	f000 f808 	bl	80006ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800069c:	f7ff fedc 	bl	8000458 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80006a0:	2300      	movs	r3, #0
}
 80006a2:	4618      	mov	r0, r3
 80006a4:	bd80      	pop	{r7, pc}
 80006a6:	bf00      	nop
 80006a8:	40022000 	.word	0x40022000

080006ac <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b082      	sub	sp, #8
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80006b4:	4b12      	ldr	r3, [pc, #72]	; (8000700 <HAL_InitTick+0x54>)
 80006b6:	681a      	ldr	r2, [r3, #0]
 80006b8:	4b12      	ldr	r3, [pc, #72]	; (8000704 <HAL_InitTick+0x58>)
 80006ba:	781b      	ldrb	r3, [r3, #0]
 80006bc:	4619      	mov	r1, r3
 80006be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80006c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80006ca:	4618      	mov	r0, r3
 80006cc:	f000 f967 	bl	800099e <HAL_SYSTICK_Config>
 80006d0:	4603      	mov	r3, r0
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d001      	beq.n	80006da <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80006d6:	2301      	movs	r3, #1
 80006d8:	e00e      	b.n	80006f8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	2b0f      	cmp	r3, #15
 80006de:	d80a      	bhi.n	80006f6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006e0:	2200      	movs	r2, #0
 80006e2:	6879      	ldr	r1, [r7, #4]
 80006e4:	f04f 30ff 	mov.w	r0, #4294967295
 80006e8:	f000 f92f 	bl	800094a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80006ec:	4a06      	ldr	r2, [pc, #24]	; (8000708 <HAL_InitTick+0x5c>)
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80006f2:	2300      	movs	r3, #0
 80006f4:	e000      	b.n	80006f8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80006f6:	2301      	movs	r3, #1
}
 80006f8:	4618      	mov	r0, r3
 80006fa:	3708      	adds	r7, #8
 80006fc:	46bd      	mov	sp, r7
 80006fe:	bd80      	pop	{r7, pc}
 8000700:	20000000 	.word	0x20000000
 8000704:	20000008 	.word	0x20000008
 8000708:	20000004 	.word	0x20000004

0800070c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800070c:	b480      	push	{r7}
 800070e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000710:	4b06      	ldr	r3, [pc, #24]	; (800072c <HAL_IncTick+0x20>)
 8000712:	781b      	ldrb	r3, [r3, #0]
 8000714:	461a      	mov	r2, r3
 8000716:	4b06      	ldr	r3, [pc, #24]	; (8000730 <HAL_IncTick+0x24>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	4413      	add	r3, r2
 800071c:	4a04      	ldr	r2, [pc, #16]	; (8000730 <HAL_IncTick+0x24>)
 800071e:	6013      	str	r3, [r2, #0]
}
 8000720:	bf00      	nop
 8000722:	46bd      	mov	sp, r7
 8000724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000728:	4770      	bx	lr
 800072a:	bf00      	nop
 800072c:	20000008 	.word	0x20000008
 8000730:	20000104 	.word	0x20000104

08000734 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000734:	b480      	push	{r7}
 8000736:	af00      	add	r7, sp, #0
  return uwTick;  
 8000738:	4b03      	ldr	r3, [pc, #12]	; (8000748 <HAL_GetTick+0x14>)
 800073a:	681b      	ldr	r3, [r3, #0]
}
 800073c:	4618      	mov	r0, r3
 800073e:	46bd      	mov	sp, r7
 8000740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000744:	4770      	bx	lr
 8000746:	bf00      	nop
 8000748:	20000104 	.word	0x20000104

0800074c <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b084      	sub	sp, #16
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000754:	f7ff ffee 	bl	8000734 <HAL_GetTick>
 8000758:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800075e:	68fb      	ldr	r3, [r7, #12]
 8000760:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000764:	d005      	beq.n	8000772 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000766:	4b0a      	ldr	r3, [pc, #40]	; (8000790 <HAL_Delay+0x44>)
 8000768:	781b      	ldrb	r3, [r3, #0]
 800076a:	461a      	mov	r2, r3
 800076c:	68fb      	ldr	r3, [r7, #12]
 800076e:	4413      	add	r3, r2
 8000770:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000772:	bf00      	nop
 8000774:	f7ff ffde 	bl	8000734 <HAL_GetTick>
 8000778:	4602      	mov	r2, r0
 800077a:	68bb      	ldr	r3, [r7, #8]
 800077c:	1ad3      	subs	r3, r2, r3
 800077e:	68fa      	ldr	r2, [r7, #12]
 8000780:	429a      	cmp	r2, r3
 8000782:	d8f7      	bhi.n	8000774 <HAL_Delay+0x28>
  {
  }
}
 8000784:	bf00      	nop
 8000786:	bf00      	nop
 8000788:	3710      	adds	r7, #16
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}
 800078e:	bf00      	nop
 8000790:	20000008 	.word	0x20000008

08000794 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000794:	b480      	push	{r7}
 8000796:	b085      	sub	sp, #20
 8000798:	af00      	add	r7, sp, #0
 800079a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	f003 0307 	and.w	r3, r3, #7
 80007a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007a4:	4b0c      	ldr	r3, [pc, #48]	; (80007d8 <__NVIC_SetPriorityGrouping+0x44>)
 80007a6:	68db      	ldr	r3, [r3, #12]
 80007a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80007aa:	68ba      	ldr	r2, [r7, #8]
 80007ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80007b0:	4013      	ands	r3, r2
 80007b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80007b4:	68fb      	ldr	r3, [r7, #12]
 80007b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80007b8:	68bb      	ldr	r3, [r7, #8]
 80007ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80007bc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80007c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80007c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80007c6:	4a04      	ldr	r2, [pc, #16]	; (80007d8 <__NVIC_SetPriorityGrouping+0x44>)
 80007c8:	68bb      	ldr	r3, [r7, #8]
 80007ca:	60d3      	str	r3, [r2, #12]
}
 80007cc:	bf00      	nop
 80007ce:	3714      	adds	r7, #20
 80007d0:	46bd      	mov	sp, r7
 80007d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d6:	4770      	bx	lr
 80007d8:	e000ed00 	.word	0xe000ed00

080007dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80007dc:	b480      	push	{r7}
 80007de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007e0:	4b04      	ldr	r3, [pc, #16]	; (80007f4 <__NVIC_GetPriorityGrouping+0x18>)
 80007e2:	68db      	ldr	r3, [r3, #12]
 80007e4:	0a1b      	lsrs	r3, r3, #8
 80007e6:	f003 0307 	and.w	r3, r3, #7
}
 80007ea:	4618      	mov	r0, r3
 80007ec:	46bd      	mov	sp, r7
 80007ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f2:	4770      	bx	lr
 80007f4:	e000ed00 	.word	0xe000ed00

080007f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007f8:	b480      	push	{r7}
 80007fa:	b083      	sub	sp, #12
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	4603      	mov	r3, r0
 8000800:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000802:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000806:	2b00      	cmp	r3, #0
 8000808:	db0b      	blt.n	8000822 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800080a:	79fb      	ldrb	r3, [r7, #7]
 800080c:	f003 021f 	and.w	r2, r3, #31
 8000810:	4907      	ldr	r1, [pc, #28]	; (8000830 <__NVIC_EnableIRQ+0x38>)
 8000812:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000816:	095b      	lsrs	r3, r3, #5
 8000818:	2001      	movs	r0, #1
 800081a:	fa00 f202 	lsl.w	r2, r0, r2
 800081e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000822:	bf00      	nop
 8000824:	370c      	adds	r7, #12
 8000826:	46bd      	mov	sp, r7
 8000828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082c:	4770      	bx	lr
 800082e:	bf00      	nop
 8000830:	e000e100 	.word	0xe000e100

08000834 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000834:	b480      	push	{r7}
 8000836:	b083      	sub	sp, #12
 8000838:	af00      	add	r7, sp, #0
 800083a:	4603      	mov	r3, r0
 800083c:	6039      	str	r1, [r7, #0]
 800083e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000840:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000844:	2b00      	cmp	r3, #0
 8000846:	db0a      	blt.n	800085e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000848:	683b      	ldr	r3, [r7, #0]
 800084a:	b2da      	uxtb	r2, r3
 800084c:	490c      	ldr	r1, [pc, #48]	; (8000880 <__NVIC_SetPriority+0x4c>)
 800084e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000852:	0112      	lsls	r2, r2, #4
 8000854:	b2d2      	uxtb	r2, r2
 8000856:	440b      	add	r3, r1
 8000858:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800085c:	e00a      	b.n	8000874 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800085e:	683b      	ldr	r3, [r7, #0]
 8000860:	b2da      	uxtb	r2, r3
 8000862:	4908      	ldr	r1, [pc, #32]	; (8000884 <__NVIC_SetPriority+0x50>)
 8000864:	79fb      	ldrb	r3, [r7, #7]
 8000866:	f003 030f 	and.w	r3, r3, #15
 800086a:	3b04      	subs	r3, #4
 800086c:	0112      	lsls	r2, r2, #4
 800086e:	b2d2      	uxtb	r2, r2
 8000870:	440b      	add	r3, r1
 8000872:	761a      	strb	r2, [r3, #24]
}
 8000874:	bf00      	nop
 8000876:	370c      	adds	r7, #12
 8000878:	46bd      	mov	sp, r7
 800087a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087e:	4770      	bx	lr
 8000880:	e000e100 	.word	0xe000e100
 8000884:	e000ed00 	.word	0xe000ed00

08000888 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000888:	b480      	push	{r7}
 800088a:	b089      	sub	sp, #36	; 0x24
 800088c:	af00      	add	r7, sp, #0
 800088e:	60f8      	str	r0, [r7, #12]
 8000890:	60b9      	str	r1, [r7, #8]
 8000892:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000894:	68fb      	ldr	r3, [r7, #12]
 8000896:	f003 0307 	and.w	r3, r3, #7
 800089a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800089c:	69fb      	ldr	r3, [r7, #28]
 800089e:	f1c3 0307 	rsb	r3, r3, #7
 80008a2:	2b04      	cmp	r3, #4
 80008a4:	bf28      	it	cs
 80008a6:	2304      	movcs	r3, #4
 80008a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80008aa:	69fb      	ldr	r3, [r7, #28]
 80008ac:	3304      	adds	r3, #4
 80008ae:	2b06      	cmp	r3, #6
 80008b0:	d902      	bls.n	80008b8 <NVIC_EncodePriority+0x30>
 80008b2:	69fb      	ldr	r3, [r7, #28]
 80008b4:	3b03      	subs	r3, #3
 80008b6:	e000      	b.n	80008ba <NVIC_EncodePriority+0x32>
 80008b8:	2300      	movs	r3, #0
 80008ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008bc:	f04f 32ff 	mov.w	r2, #4294967295
 80008c0:	69bb      	ldr	r3, [r7, #24]
 80008c2:	fa02 f303 	lsl.w	r3, r2, r3
 80008c6:	43da      	mvns	r2, r3
 80008c8:	68bb      	ldr	r3, [r7, #8]
 80008ca:	401a      	ands	r2, r3
 80008cc:	697b      	ldr	r3, [r7, #20]
 80008ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80008d0:	f04f 31ff 	mov.w	r1, #4294967295
 80008d4:	697b      	ldr	r3, [r7, #20]
 80008d6:	fa01 f303 	lsl.w	r3, r1, r3
 80008da:	43d9      	mvns	r1, r3
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008e0:	4313      	orrs	r3, r2
         );
}
 80008e2:	4618      	mov	r0, r3
 80008e4:	3724      	adds	r7, #36	; 0x24
 80008e6:	46bd      	mov	sp, r7
 80008e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ec:	4770      	bx	lr
	...

080008f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b082      	sub	sp, #8
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	3b01      	subs	r3, #1
 80008fc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000900:	d301      	bcc.n	8000906 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000902:	2301      	movs	r3, #1
 8000904:	e00f      	b.n	8000926 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000906:	4a0a      	ldr	r2, [pc, #40]	; (8000930 <SysTick_Config+0x40>)
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	3b01      	subs	r3, #1
 800090c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800090e:	210f      	movs	r1, #15
 8000910:	f04f 30ff 	mov.w	r0, #4294967295
 8000914:	f7ff ff8e 	bl	8000834 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000918:	4b05      	ldr	r3, [pc, #20]	; (8000930 <SysTick_Config+0x40>)
 800091a:	2200      	movs	r2, #0
 800091c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800091e:	4b04      	ldr	r3, [pc, #16]	; (8000930 <SysTick_Config+0x40>)
 8000920:	2207      	movs	r2, #7
 8000922:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000924:	2300      	movs	r3, #0
}
 8000926:	4618      	mov	r0, r3
 8000928:	3708      	adds	r7, #8
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	e000e010 	.word	0xe000e010

08000934 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b082      	sub	sp, #8
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800093c:	6878      	ldr	r0, [r7, #4]
 800093e:	f7ff ff29 	bl	8000794 <__NVIC_SetPriorityGrouping>
}
 8000942:	bf00      	nop
 8000944:	3708      	adds	r7, #8
 8000946:	46bd      	mov	sp, r7
 8000948:	bd80      	pop	{r7, pc}

0800094a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800094a:	b580      	push	{r7, lr}
 800094c:	b086      	sub	sp, #24
 800094e:	af00      	add	r7, sp, #0
 8000950:	4603      	mov	r3, r0
 8000952:	60b9      	str	r1, [r7, #8]
 8000954:	607a      	str	r2, [r7, #4]
 8000956:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000958:	2300      	movs	r3, #0
 800095a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800095c:	f7ff ff3e 	bl	80007dc <__NVIC_GetPriorityGrouping>
 8000960:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000962:	687a      	ldr	r2, [r7, #4]
 8000964:	68b9      	ldr	r1, [r7, #8]
 8000966:	6978      	ldr	r0, [r7, #20]
 8000968:	f7ff ff8e 	bl	8000888 <NVIC_EncodePriority>
 800096c:	4602      	mov	r2, r0
 800096e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000972:	4611      	mov	r1, r2
 8000974:	4618      	mov	r0, r3
 8000976:	f7ff ff5d 	bl	8000834 <__NVIC_SetPriority>
}
 800097a:	bf00      	nop
 800097c:	3718      	adds	r7, #24
 800097e:	46bd      	mov	sp, r7
 8000980:	bd80      	pop	{r7, pc}

08000982 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000982:	b580      	push	{r7, lr}
 8000984:	b082      	sub	sp, #8
 8000986:	af00      	add	r7, sp, #0
 8000988:	4603      	mov	r3, r0
 800098a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800098c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000990:	4618      	mov	r0, r3
 8000992:	f7ff ff31 	bl	80007f8 <__NVIC_EnableIRQ>
}
 8000996:	bf00      	nop
 8000998:	3708      	adds	r7, #8
 800099a:	46bd      	mov	sp, r7
 800099c:	bd80      	pop	{r7, pc}

0800099e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800099e:	b580      	push	{r7, lr}
 80009a0:	b082      	sub	sp, #8
 80009a2:	af00      	add	r7, sp, #0
 80009a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80009a6:	6878      	ldr	r0, [r7, #4]
 80009a8:	f7ff ffa2 	bl	80008f0 <SysTick_Config>
 80009ac:	4603      	mov	r3, r0
}
 80009ae:	4618      	mov	r0, r3
 80009b0:	3708      	adds	r7, #8
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bd80      	pop	{r7, pc}

080009b6 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 80009b6:	b580      	push	{r7, lr}
 80009b8:	b084      	sub	sp, #16
 80009ba:	af00      	add	r7, sp, #0
 80009bc:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80009be:	2300      	movs	r3, #0
 80009c0:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d101      	bne.n	80009cc <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80009c8:	2301      	movs	r3, #1
 80009ca:	e037      	b.n	8000a3c <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	2202      	movs	r2, #2
 80009d0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80009dc:	68fb      	ldr	r3, [r7, #12]
 80009de:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80009e2:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80009e6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80009f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	68db      	ldr	r3, [r3, #12]
 80009f6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80009fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	695b      	ldr	r3, [r3, #20]
 8000a02:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000a08:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	69db      	ldr	r3, [r3, #28]
 8000a0e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000a10:	68fa      	ldr	r2, [r7, #12]
 8000a12:	4313      	orrs	r3, r2
 8000a14:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	68fa      	ldr	r2, [r7, #12]
 8000a1c:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8000a1e:	6878      	ldr	r0, [r7, #4]
 8000a20:	f000 f92a 	bl	8000c78 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	2200      	movs	r2, #0
 8000a28:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	2201      	movs	r2, #1
 8000a2e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	2200      	movs	r2, #0
 8000a36:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8000a3a:	2300      	movs	r3, #0
}  
 8000a3c:	4618      	mov	r0, r3
 8000a3e:	3710      	adds	r7, #16
 8000a40:	46bd      	mov	sp, r7
 8000a42:	bd80      	pop	{r7, pc}

08000a44 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000a44:	b480      	push	{r7}
 8000a46:	b083      	sub	sp, #12
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000a52:	2b02      	cmp	r3, #2
 8000a54:	d008      	beq.n	8000a68 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	2204      	movs	r2, #4
 8000a5a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	2200      	movs	r2, #0
 8000a60:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000a64:	2301      	movs	r3, #1
 8000a66:	e020      	b.n	8000aaa <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	681a      	ldr	r2, [r3, #0]
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	f022 020e 	bic.w	r2, r2, #14
 8000a76:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	681a      	ldr	r2, [r3, #0]
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	f022 0201 	bic.w	r2, r2, #1
 8000a86:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000a90:	2101      	movs	r1, #1
 8000a92:	fa01 f202 	lsl.w	r2, r1, r2
 8000a96:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	2201      	movs	r2, #1
 8000a9c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8000aa8:	2300      	movs	r3, #0
}
 8000aaa:	4618      	mov	r0, r3
 8000aac:	370c      	adds	r7, #12
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab4:	4770      	bx	lr

08000ab6 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000ab6:	b580      	push	{r7, lr}
 8000ab8:	b084      	sub	sp, #16
 8000aba:	af00      	add	r7, sp, #0
 8000abc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000abe:	2300      	movs	r3, #0
 8000ac0:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000ac8:	2b02      	cmp	r3, #2
 8000aca:	d005      	beq.n	8000ad8 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	2204      	movs	r2, #4
 8000ad0:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000ad2:	2301      	movs	r3, #1
 8000ad4:	73fb      	strb	r3, [r7, #15]
 8000ad6:	e027      	b.n	8000b28 <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	681a      	ldr	r2, [r3, #0]
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	f022 020e 	bic.w	r2, r2, #14
 8000ae6:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	681a      	ldr	r2, [r3, #0]
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	f022 0201 	bic.w	r2, r2, #1
 8000af6:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000b00:	2101      	movs	r1, #1
 8000b02:	fa01 f202 	lsl.w	r2, r1, r2
 8000b06:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	2201      	movs	r2, #1
 8000b0c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	2200      	movs	r2, #0
 8000b14:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d003      	beq.n	8000b28 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b24:	6878      	ldr	r0, [r7, #4]
 8000b26:	4798      	blx	r3
    } 
  }
  return status;
 8000b28:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	3710      	adds	r7, #16
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bd80      	pop	{r7, pc}

08000b32 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000b32:	b580      	push	{r7, lr}
 8000b34:	b084      	sub	sp, #16
 8000b36:	af00      	add	r7, sp, #0
 8000b38:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b4e:	2204      	movs	r2, #4
 8000b50:	409a      	lsls	r2, r3
 8000b52:	68fb      	ldr	r3, [r7, #12]
 8000b54:	4013      	ands	r3, r2
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d024      	beq.n	8000ba4 <HAL_DMA_IRQHandler+0x72>
 8000b5a:	68bb      	ldr	r3, [r7, #8]
 8000b5c:	f003 0304 	and.w	r3, r3, #4
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d01f      	beq.n	8000ba4 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	f003 0320 	and.w	r3, r3, #32
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d107      	bne.n	8000b82 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	681a      	ldr	r2, [r3, #0]
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	f022 0204 	bic.w	r2, r2, #4
 8000b80:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000b8a:	2104      	movs	r1, #4
 8000b8c:	fa01 f202 	lsl.w	r2, r1, r2
 8000b90:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d06a      	beq.n	8000c70 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b9e:	6878      	ldr	r0, [r7, #4]
 8000ba0:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8000ba2:	e065      	b.n	8000c70 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ba8:	2202      	movs	r2, #2
 8000baa:	409a      	lsls	r2, r3
 8000bac:	68fb      	ldr	r3, [r7, #12]
 8000bae:	4013      	ands	r3, r2
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d02c      	beq.n	8000c0e <HAL_DMA_IRQHandler+0xdc>
 8000bb4:	68bb      	ldr	r3, [r7, #8]
 8000bb6:	f003 0302 	and.w	r3, r3, #2
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d027      	beq.n	8000c0e <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	f003 0320 	and.w	r3, r3, #32
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d10b      	bne.n	8000be4 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	681a      	ldr	r2, [r3, #0]
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	f022 020a 	bic.w	r2, r2, #10
 8000bda:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	2201      	movs	r2, #1
 8000be0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000bec:	2102      	movs	r1, #2
 8000bee:	fa01 f202 	lsl.w	r2, r1, r2
 8000bf2:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d035      	beq.n	8000c70 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c08:	6878      	ldr	r0, [r7, #4]
 8000c0a:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8000c0c:	e030      	b.n	8000c70 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c12:	2208      	movs	r2, #8
 8000c14:	409a      	lsls	r2, r3
 8000c16:	68fb      	ldr	r3, [r7, #12]
 8000c18:	4013      	ands	r3, r2
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d028      	beq.n	8000c70 <HAL_DMA_IRQHandler+0x13e>
 8000c1e:	68bb      	ldr	r3, [r7, #8]
 8000c20:	f003 0308 	and.w	r3, r3, #8
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d023      	beq.n	8000c70 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	681a      	ldr	r2, [r3, #0]
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	f022 020e 	bic.w	r2, r2, #14
 8000c36:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000c40:	2101      	movs	r1, #1
 8000c42:	fa01 f202 	lsl.w	r2, r1, r2
 8000c46:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	2201      	movs	r2, #1
 8000c4c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	2201      	movs	r2, #1
 8000c52:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	2200      	movs	r2, #0
 8000c5a:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d004      	beq.n	8000c70 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c6a:	6878      	ldr	r0, [r7, #4]
 8000c6c:	4798      	blx	r3
    }
  }
}  
 8000c6e:	e7ff      	b.n	8000c70 <HAL_DMA_IRQHandler+0x13e>
 8000c70:	bf00      	nop
 8000c72:	3710      	adds	r7, #16
 8000c74:	46bd      	mov	sp, r7
 8000c76:	bd80      	pop	{r7, pc}

08000c78 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	b083      	sub	sp, #12
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	461a      	mov	r2, r3
 8000c86:	4b14      	ldr	r3, [pc, #80]	; (8000cd8 <DMA_CalcBaseAndBitshift+0x60>)
 8000c88:	429a      	cmp	r2, r3
 8000c8a:	d80f      	bhi.n	8000cac <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	461a      	mov	r2, r3
 8000c92:	4b12      	ldr	r3, [pc, #72]	; (8000cdc <DMA_CalcBaseAndBitshift+0x64>)
 8000c94:	4413      	add	r3, r2
 8000c96:	4a12      	ldr	r2, [pc, #72]	; (8000ce0 <DMA_CalcBaseAndBitshift+0x68>)
 8000c98:	fba2 2303 	umull	r2, r3, r2, r3
 8000c9c:	091b      	lsrs	r3, r3, #4
 8000c9e:	009a      	lsls	r2, r3, #2
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	4a0f      	ldr	r2, [pc, #60]	; (8000ce4 <DMA_CalcBaseAndBitshift+0x6c>)
 8000ca8:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 8000caa:	e00e      	b.n	8000cca <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	461a      	mov	r2, r3
 8000cb2:	4b0d      	ldr	r3, [pc, #52]	; (8000ce8 <DMA_CalcBaseAndBitshift+0x70>)
 8000cb4:	4413      	add	r3, r2
 8000cb6:	4a0a      	ldr	r2, [pc, #40]	; (8000ce0 <DMA_CalcBaseAndBitshift+0x68>)
 8000cb8:	fba2 2303 	umull	r2, r3, r2, r3
 8000cbc:	091b      	lsrs	r3, r3, #4
 8000cbe:	009a      	lsls	r2, r3, #2
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	4a09      	ldr	r2, [pc, #36]	; (8000cec <DMA_CalcBaseAndBitshift+0x74>)
 8000cc8:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8000cca:	bf00      	nop
 8000ccc:	370c      	adds	r7, #12
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop
 8000cd8:	40020407 	.word	0x40020407
 8000cdc:	bffdfff8 	.word	0xbffdfff8
 8000ce0:	cccccccd 	.word	0xcccccccd
 8000ce4:	40020000 	.word	0x40020000
 8000ce8:	bffdfbf8 	.word	0xbffdfbf8
 8000cec:	40020400 	.word	0x40020400

08000cf0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	b087      	sub	sp, #28
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
 8000cf8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000cfe:	e154      	b.n	8000faa <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000d00:	683b      	ldr	r3, [r7, #0]
 8000d02:	681a      	ldr	r2, [r3, #0]
 8000d04:	2101      	movs	r1, #1
 8000d06:	697b      	ldr	r3, [r7, #20]
 8000d08:	fa01 f303 	lsl.w	r3, r1, r3
 8000d0c:	4013      	ands	r3, r2
 8000d0e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000d10:	68fb      	ldr	r3, [r7, #12]
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	f000 8146 	beq.w	8000fa4 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000d18:	683b      	ldr	r3, [r7, #0]
 8000d1a:	685b      	ldr	r3, [r3, #4]
 8000d1c:	f003 0303 	and.w	r3, r3, #3
 8000d20:	2b01      	cmp	r3, #1
 8000d22:	d005      	beq.n	8000d30 <HAL_GPIO_Init+0x40>
 8000d24:	683b      	ldr	r3, [r7, #0]
 8000d26:	685b      	ldr	r3, [r3, #4]
 8000d28:	f003 0303 	and.w	r3, r3, #3
 8000d2c:	2b02      	cmp	r3, #2
 8000d2e:	d130      	bne.n	8000d92 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	689b      	ldr	r3, [r3, #8]
 8000d34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000d36:	697b      	ldr	r3, [r7, #20]
 8000d38:	005b      	lsls	r3, r3, #1
 8000d3a:	2203      	movs	r2, #3
 8000d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d40:	43db      	mvns	r3, r3
 8000d42:	693a      	ldr	r2, [r7, #16]
 8000d44:	4013      	ands	r3, r2
 8000d46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000d48:	683b      	ldr	r3, [r7, #0]
 8000d4a:	68da      	ldr	r2, [r3, #12]
 8000d4c:	697b      	ldr	r3, [r7, #20]
 8000d4e:	005b      	lsls	r3, r3, #1
 8000d50:	fa02 f303 	lsl.w	r3, r2, r3
 8000d54:	693a      	ldr	r2, [r7, #16]
 8000d56:	4313      	orrs	r3, r2
 8000d58:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	693a      	ldr	r2, [r7, #16]
 8000d5e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	685b      	ldr	r3, [r3, #4]
 8000d64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000d66:	2201      	movs	r2, #1
 8000d68:	697b      	ldr	r3, [r7, #20]
 8000d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d6e:	43db      	mvns	r3, r3
 8000d70:	693a      	ldr	r2, [r7, #16]
 8000d72:	4013      	ands	r3, r2
 8000d74:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000d76:	683b      	ldr	r3, [r7, #0]
 8000d78:	685b      	ldr	r3, [r3, #4]
 8000d7a:	091b      	lsrs	r3, r3, #4
 8000d7c:	f003 0201 	and.w	r2, r3, #1
 8000d80:	697b      	ldr	r3, [r7, #20]
 8000d82:	fa02 f303 	lsl.w	r3, r2, r3
 8000d86:	693a      	ldr	r2, [r7, #16]
 8000d88:	4313      	orrs	r3, r2
 8000d8a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	693a      	ldr	r2, [r7, #16]
 8000d90:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000d92:	683b      	ldr	r3, [r7, #0]
 8000d94:	685b      	ldr	r3, [r3, #4]
 8000d96:	f003 0303 	and.w	r3, r3, #3
 8000d9a:	2b03      	cmp	r3, #3
 8000d9c:	d017      	beq.n	8000dce <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	68db      	ldr	r3, [r3, #12]
 8000da2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000da4:	697b      	ldr	r3, [r7, #20]
 8000da6:	005b      	lsls	r3, r3, #1
 8000da8:	2203      	movs	r2, #3
 8000daa:	fa02 f303 	lsl.w	r3, r2, r3
 8000dae:	43db      	mvns	r3, r3
 8000db0:	693a      	ldr	r2, [r7, #16]
 8000db2:	4013      	ands	r3, r2
 8000db4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000db6:	683b      	ldr	r3, [r7, #0]
 8000db8:	689a      	ldr	r2, [r3, #8]
 8000dba:	697b      	ldr	r3, [r7, #20]
 8000dbc:	005b      	lsls	r3, r3, #1
 8000dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8000dc2:	693a      	ldr	r2, [r7, #16]
 8000dc4:	4313      	orrs	r3, r2
 8000dc6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	693a      	ldr	r2, [r7, #16]
 8000dcc:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000dce:	683b      	ldr	r3, [r7, #0]
 8000dd0:	685b      	ldr	r3, [r3, #4]
 8000dd2:	f003 0303 	and.w	r3, r3, #3
 8000dd6:	2b02      	cmp	r3, #2
 8000dd8:	d123      	bne.n	8000e22 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000dda:	697b      	ldr	r3, [r7, #20]
 8000ddc:	08da      	lsrs	r2, r3, #3
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	3208      	adds	r2, #8
 8000de2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000de6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000de8:	697b      	ldr	r3, [r7, #20]
 8000dea:	f003 0307 	and.w	r3, r3, #7
 8000dee:	009b      	lsls	r3, r3, #2
 8000df0:	220f      	movs	r2, #15
 8000df2:	fa02 f303 	lsl.w	r3, r2, r3
 8000df6:	43db      	mvns	r3, r3
 8000df8:	693a      	ldr	r2, [r7, #16]
 8000dfa:	4013      	ands	r3, r2
 8000dfc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000dfe:	683b      	ldr	r3, [r7, #0]
 8000e00:	691a      	ldr	r2, [r3, #16]
 8000e02:	697b      	ldr	r3, [r7, #20]
 8000e04:	f003 0307 	and.w	r3, r3, #7
 8000e08:	009b      	lsls	r3, r3, #2
 8000e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e0e:	693a      	ldr	r2, [r7, #16]
 8000e10:	4313      	orrs	r3, r2
 8000e12:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000e14:	697b      	ldr	r3, [r7, #20]
 8000e16:	08da      	lsrs	r2, r3, #3
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	3208      	adds	r2, #8
 8000e1c:	6939      	ldr	r1, [r7, #16]
 8000e1e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000e28:	697b      	ldr	r3, [r7, #20]
 8000e2a:	005b      	lsls	r3, r3, #1
 8000e2c:	2203      	movs	r2, #3
 8000e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e32:	43db      	mvns	r3, r3
 8000e34:	693a      	ldr	r2, [r7, #16]
 8000e36:	4013      	ands	r3, r2
 8000e38:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000e3a:	683b      	ldr	r3, [r7, #0]
 8000e3c:	685b      	ldr	r3, [r3, #4]
 8000e3e:	f003 0203 	and.w	r2, r3, #3
 8000e42:	697b      	ldr	r3, [r7, #20]
 8000e44:	005b      	lsls	r3, r3, #1
 8000e46:	fa02 f303 	lsl.w	r3, r2, r3
 8000e4a:	693a      	ldr	r2, [r7, #16]
 8000e4c:	4313      	orrs	r3, r2
 8000e4e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	693a      	ldr	r2, [r7, #16]
 8000e54:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000e56:	683b      	ldr	r3, [r7, #0]
 8000e58:	685b      	ldr	r3, [r3, #4]
 8000e5a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	f000 80a0 	beq.w	8000fa4 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e64:	4b58      	ldr	r3, [pc, #352]	; (8000fc8 <HAL_GPIO_Init+0x2d8>)
 8000e66:	699b      	ldr	r3, [r3, #24]
 8000e68:	4a57      	ldr	r2, [pc, #348]	; (8000fc8 <HAL_GPIO_Init+0x2d8>)
 8000e6a:	f043 0301 	orr.w	r3, r3, #1
 8000e6e:	6193      	str	r3, [r2, #24]
 8000e70:	4b55      	ldr	r3, [pc, #340]	; (8000fc8 <HAL_GPIO_Init+0x2d8>)
 8000e72:	699b      	ldr	r3, [r3, #24]
 8000e74:	f003 0301 	and.w	r3, r3, #1
 8000e78:	60bb      	str	r3, [r7, #8]
 8000e7a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000e7c:	4a53      	ldr	r2, [pc, #332]	; (8000fcc <HAL_GPIO_Init+0x2dc>)
 8000e7e:	697b      	ldr	r3, [r7, #20]
 8000e80:	089b      	lsrs	r3, r3, #2
 8000e82:	3302      	adds	r3, #2
 8000e84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e88:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000e8a:	697b      	ldr	r3, [r7, #20]
 8000e8c:	f003 0303 	and.w	r3, r3, #3
 8000e90:	009b      	lsls	r3, r3, #2
 8000e92:	220f      	movs	r2, #15
 8000e94:	fa02 f303 	lsl.w	r3, r2, r3
 8000e98:	43db      	mvns	r3, r3
 8000e9a:	693a      	ldr	r2, [r7, #16]
 8000e9c:	4013      	ands	r3, r2
 8000e9e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000ea6:	d019      	beq.n	8000edc <HAL_GPIO_Init+0x1ec>
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	4a49      	ldr	r2, [pc, #292]	; (8000fd0 <HAL_GPIO_Init+0x2e0>)
 8000eac:	4293      	cmp	r3, r2
 8000eae:	d013      	beq.n	8000ed8 <HAL_GPIO_Init+0x1e8>
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	4a48      	ldr	r2, [pc, #288]	; (8000fd4 <HAL_GPIO_Init+0x2e4>)
 8000eb4:	4293      	cmp	r3, r2
 8000eb6:	d00d      	beq.n	8000ed4 <HAL_GPIO_Init+0x1e4>
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	4a47      	ldr	r2, [pc, #284]	; (8000fd8 <HAL_GPIO_Init+0x2e8>)
 8000ebc:	4293      	cmp	r3, r2
 8000ebe:	d007      	beq.n	8000ed0 <HAL_GPIO_Init+0x1e0>
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	4a46      	ldr	r2, [pc, #280]	; (8000fdc <HAL_GPIO_Init+0x2ec>)
 8000ec4:	4293      	cmp	r3, r2
 8000ec6:	d101      	bne.n	8000ecc <HAL_GPIO_Init+0x1dc>
 8000ec8:	2304      	movs	r3, #4
 8000eca:	e008      	b.n	8000ede <HAL_GPIO_Init+0x1ee>
 8000ecc:	2305      	movs	r3, #5
 8000ece:	e006      	b.n	8000ede <HAL_GPIO_Init+0x1ee>
 8000ed0:	2303      	movs	r3, #3
 8000ed2:	e004      	b.n	8000ede <HAL_GPIO_Init+0x1ee>
 8000ed4:	2302      	movs	r3, #2
 8000ed6:	e002      	b.n	8000ede <HAL_GPIO_Init+0x1ee>
 8000ed8:	2301      	movs	r3, #1
 8000eda:	e000      	b.n	8000ede <HAL_GPIO_Init+0x1ee>
 8000edc:	2300      	movs	r3, #0
 8000ede:	697a      	ldr	r2, [r7, #20]
 8000ee0:	f002 0203 	and.w	r2, r2, #3
 8000ee4:	0092      	lsls	r2, r2, #2
 8000ee6:	4093      	lsls	r3, r2
 8000ee8:	693a      	ldr	r2, [r7, #16]
 8000eea:	4313      	orrs	r3, r2
 8000eec:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000eee:	4937      	ldr	r1, [pc, #220]	; (8000fcc <HAL_GPIO_Init+0x2dc>)
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	089b      	lsrs	r3, r3, #2
 8000ef4:	3302      	adds	r3, #2
 8000ef6:	693a      	ldr	r2, [r7, #16]
 8000ef8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000efc:	4b38      	ldr	r3, [pc, #224]	; (8000fe0 <HAL_GPIO_Init+0x2f0>)
 8000efe:	689b      	ldr	r3, [r3, #8]
 8000f00:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f02:	68fb      	ldr	r3, [r7, #12]
 8000f04:	43db      	mvns	r3, r3
 8000f06:	693a      	ldr	r2, [r7, #16]
 8000f08:	4013      	ands	r3, r2
 8000f0a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000f0c:	683b      	ldr	r3, [r7, #0]
 8000f0e:	685b      	ldr	r3, [r3, #4]
 8000f10:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d003      	beq.n	8000f20 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8000f18:	693a      	ldr	r2, [r7, #16]
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	4313      	orrs	r3, r2
 8000f1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000f20:	4a2f      	ldr	r2, [pc, #188]	; (8000fe0 <HAL_GPIO_Init+0x2f0>)
 8000f22:	693b      	ldr	r3, [r7, #16]
 8000f24:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000f26:	4b2e      	ldr	r3, [pc, #184]	; (8000fe0 <HAL_GPIO_Init+0x2f0>)
 8000f28:	68db      	ldr	r3, [r3, #12]
 8000f2a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	43db      	mvns	r3, r3
 8000f30:	693a      	ldr	r2, [r7, #16]
 8000f32:	4013      	ands	r3, r2
 8000f34:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000f36:	683b      	ldr	r3, [r7, #0]
 8000f38:	685b      	ldr	r3, [r3, #4]
 8000f3a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d003      	beq.n	8000f4a <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8000f42:	693a      	ldr	r2, [r7, #16]
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	4313      	orrs	r3, r2
 8000f48:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000f4a:	4a25      	ldr	r2, [pc, #148]	; (8000fe0 <HAL_GPIO_Init+0x2f0>)
 8000f4c:	693b      	ldr	r3, [r7, #16]
 8000f4e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000f50:	4b23      	ldr	r3, [pc, #140]	; (8000fe0 <HAL_GPIO_Init+0x2f0>)
 8000f52:	685b      	ldr	r3, [r3, #4]
 8000f54:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f56:	68fb      	ldr	r3, [r7, #12]
 8000f58:	43db      	mvns	r3, r3
 8000f5a:	693a      	ldr	r2, [r7, #16]
 8000f5c:	4013      	ands	r3, r2
 8000f5e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000f60:	683b      	ldr	r3, [r7, #0]
 8000f62:	685b      	ldr	r3, [r3, #4]
 8000f64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d003      	beq.n	8000f74 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8000f6c:	693a      	ldr	r2, [r7, #16]
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	4313      	orrs	r3, r2
 8000f72:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000f74:	4a1a      	ldr	r2, [pc, #104]	; (8000fe0 <HAL_GPIO_Init+0x2f0>)
 8000f76:	693b      	ldr	r3, [r7, #16]
 8000f78:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000f7a:	4b19      	ldr	r3, [pc, #100]	; (8000fe0 <HAL_GPIO_Init+0x2f0>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	43db      	mvns	r3, r3
 8000f84:	693a      	ldr	r2, [r7, #16]
 8000f86:	4013      	ands	r3, r2
 8000f88:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	685b      	ldr	r3, [r3, #4]
 8000f8e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d003      	beq.n	8000f9e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8000f96:	693a      	ldr	r2, [r7, #16]
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	4313      	orrs	r3, r2
 8000f9c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000f9e:	4a10      	ldr	r2, [pc, #64]	; (8000fe0 <HAL_GPIO_Init+0x2f0>)
 8000fa0:	693b      	ldr	r3, [r7, #16]
 8000fa2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	3301      	adds	r3, #1
 8000fa8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000faa:	683b      	ldr	r3, [r7, #0]
 8000fac:	681a      	ldr	r2, [r3, #0]
 8000fae:	697b      	ldr	r3, [r7, #20]
 8000fb0:	fa22 f303 	lsr.w	r3, r2, r3
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	f47f aea3 	bne.w	8000d00 <HAL_GPIO_Init+0x10>
  }
}
 8000fba:	bf00      	nop
 8000fbc:	bf00      	nop
 8000fbe:	371c      	adds	r7, #28
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc6:	4770      	bx	lr
 8000fc8:	40021000 	.word	0x40021000
 8000fcc:	40010000 	.word	0x40010000
 8000fd0:	48000400 	.word	0x48000400
 8000fd4:	48000800 	.word	0x48000800
 8000fd8:	48000c00 	.word	0x48000c00
 8000fdc:	48001000 	.word	0x48001000
 8000fe0:	40010400 	.word	0x40010400

08000fe4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	b083      	sub	sp, #12
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
 8000fec:	460b      	mov	r3, r1
 8000fee:	807b      	strh	r3, [r7, #2]
 8000ff0:	4613      	mov	r3, r2
 8000ff2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000ff4:	787b      	ldrb	r3, [r7, #1]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d003      	beq.n	8001002 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000ffa:	887a      	ldrh	r2, [r7, #2]
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001000:	e002      	b.n	8001008 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001002:	887a      	ldrh	r2, [r7, #2]
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001008:	bf00      	nop
 800100a:	370c      	adds	r7, #12
 800100c:	46bd      	mov	sp, r7
 800100e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001012:	4770      	bx	lr

08001014 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001014:	b480      	push	{r7}
 8001016:	b085      	sub	sp, #20
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
 800101c:	460b      	mov	r3, r1
 800101e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	695b      	ldr	r3, [r3, #20]
 8001024:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001026:	887a      	ldrh	r2, [r7, #2]
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	4013      	ands	r3, r2
 800102c:	041a      	lsls	r2, r3, #16
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	43d9      	mvns	r1, r3
 8001032:	887b      	ldrh	r3, [r7, #2]
 8001034:	400b      	ands	r3, r1
 8001036:	431a      	orrs	r2, r3
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	619a      	str	r2, [r3, #24]
}
 800103c:	bf00      	nop
 800103e:	3714      	adds	r7, #20
 8001040:	46bd      	mov	sp, r7
 8001042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001046:	4770      	bx	lr

08001048 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 800104e:	af00      	add	r7, sp, #0
 8001050:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001054:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001058:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800105a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800105e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	2b00      	cmp	r3, #0
 8001066:	d102      	bne.n	800106e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001068:	2301      	movs	r3, #1
 800106a:	f001 b823 	b.w	80020b4 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800106e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001072:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	f003 0301 	and.w	r3, r3, #1
 800107e:	2b00      	cmp	r3, #0
 8001080:	f000 817d 	beq.w	800137e <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001084:	4bbc      	ldr	r3, [pc, #752]	; (8001378 <HAL_RCC_OscConfig+0x330>)
 8001086:	685b      	ldr	r3, [r3, #4]
 8001088:	f003 030c 	and.w	r3, r3, #12
 800108c:	2b04      	cmp	r3, #4
 800108e:	d00c      	beq.n	80010aa <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001090:	4bb9      	ldr	r3, [pc, #740]	; (8001378 <HAL_RCC_OscConfig+0x330>)
 8001092:	685b      	ldr	r3, [r3, #4]
 8001094:	f003 030c 	and.w	r3, r3, #12
 8001098:	2b08      	cmp	r3, #8
 800109a:	d15c      	bne.n	8001156 <HAL_RCC_OscConfig+0x10e>
 800109c:	4bb6      	ldr	r3, [pc, #728]	; (8001378 <HAL_RCC_OscConfig+0x330>)
 800109e:	685b      	ldr	r3, [r3, #4]
 80010a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010a8:	d155      	bne.n	8001156 <HAL_RCC_OscConfig+0x10e>
 80010aa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80010ae:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010b2:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80010b6:	fa93 f3a3 	rbit	r3, r3
 80010ba:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80010be:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010c2:	fab3 f383 	clz	r3, r3
 80010c6:	b2db      	uxtb	r3, r3
 80010c8:	095b      	lsrs	r3, r3, #5
 80010ca:	b2db      	uxtb	r3, r3
 80010cc:	f043 0301 	orr.w	r3, r3, #1
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	2b01      	cmp	r3, #1
 80010d4:	d102      	bne.n	80010dc <HAL_RCC_OscConfig+0x94>
 80010d6:	4ba8      	ldr	r3, [pc, #672]	; (8001378 <HAL_RCC_OscConfig+0x330>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	e015      	b.n	8001108 <HAL_RCC_OscConfig+0xc0>
 80010dc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80010e0:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010e4:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 80010e8:	fa93 f3a3 	rbit	r3, r3
 80010ec:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80010f0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80010f4:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80010f8:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 80010fc:	fa93 f3a3 	rbit	r3, r3
 8001100:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8001104:	4b9c      	ldr	r3, [pc, #624]	; (8001378 <HAL_RCC_OscConfig+0x330>)
 8001106:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001108:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800110c:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8001110:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8001114:	fa92 f2a2 	rbit	r2, r2
 8001118:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 800111c:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8001120:	fab2 f282 	clz	r2, r2
 8001124:	b2d2      	uxtb	r2, r2
 8001126:	f042 0220 	orr.w	r2, r2, #32
 800112a:	b2d2      	uxtb	r2, r2
 800112c:	f002 021f 	and.w	r2, r2, #31
 8001130:	2101      	movs	r1, #1
 8001132:	fa01 f202 	lsl.w	r2, r1, r2
 8001136:	4013      	ands	r3, r2
 8001138:	2b00      	cmp	r3, #0
 800113a:	f000 811f 	beq.w	800137c <HAL_RCC_OscConfig+0x334>
 800113e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001142:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	685b      	ldr	r3, [r3, #4]
 800114a:	2b00      	cmp	r3, #0
 800114c:	f040 8116 	bne.w	800137c <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8001150:	2301      	movs	r3, #1
 8001152:	f000 bfaf 	b.w	80020b4 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001156:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800115a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	685b      	ldr	r3, [r3, #4]
 8001162:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001166:	d106      	bne.n	8001176 <HAL_RCC_OscConfig+0x12e>
 8001168:	4b83      	ldr	r3, [pc, #524]	; (8001378 <HAL_RCC_OscConfig+0x330>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	4a82      	ldr	r2, [pc, #520]	; (8001378 <HAL_RCC_OscConfig+0x330>)
 800116e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001172:	6013      	str	r3, [r2, #0]
 8001174:	e036      	b.n	80011e4 <HAL_RCC_OscConfig+0x19c>
 8001176:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800117a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	685b      	ldr	r3, [r3, #4]
 8001182:	2b00      	cmp	r3, #0
 8001184:	d10c      	bne.n	80011a0 <HAL_RCC_OscConfig+0x158>
 8001186:	4b7c      	ldr	r3, [pc, #496]	; (8001378 <HAL_RCC_OscConfig+0x330>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	4a7b      	ldr	r2, [pc, #492]	; (8001378 <HAL_RCC_OscConfig+0x330>)
 800118c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001190:	6013      	str	r3, [r2, #0]
 8001192:	4b79      	ldr	r3, [pc, #484]	; (8001378 <HAL_RCC_OscConfig+0x330>)
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	4a78      	ldr	r2, [pc, #480]	; (8001378 <HAL_RCC_OscConfig+0x330>)
 8001198:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800119c:	6013      	str	r3, [r2, #0]
 800119e:	e021      	b.n	80011e4 <HAL_RCC_OscConfig+0x19c>
 80011a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80011a4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	685b      	ldr	r3, [r3, #4]
 80011ac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80011b0:	d10c      	bne.n	80011cc <HAL_RCC_OscConfig+0x184>
 80011b2:	4b71      	ldr	r3, [pc, #452]	; (8001378 <HAL_RCC_OscConfig+0x330>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	4a70      	ldr	r2, [pc, #448]	; (8001378 <HAL_RCC_OscConfig+0x330>)
 80011b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80011bc:	6013      	str	r3, [r2, #0]
 80011be:	4b6e      	ldr	r3, [pc, #440]	; (8001378 <HAL_RCC_OscConfig+0x330>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	4a6d      	ldr	r2, [pc, #436]	; (8001378 <HAL_RCC_OscConfig+0x330>)
 80011c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011c8:	6013      	str	r3, [r2, #0]
 80011ca:	e00b      	b.n	80011e4 <HAL_RCC_OscConfig+0x19c>
 80011cc:	4b6a      	ldr	r3, [pc, #424]	; (8001378 <HAL_RCC_OscConfig+0x330>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	4a69      	ldr	r2, [pc, #420]	; (8001378 <HAL_RCC_OscConfig+0x330>)
 80011d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011d6:	6013      	str	r3, [r2, #0]
 80011d8:	4b67      	ldr	r3, [pc, #412]	; (8001378 <HAL_RCC_OscConfig+0x330>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	4a66      	ldr	r2, [pc, #408]	; (8001378 <HAL_RCC_OscConfig+0x330>)
 80011de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011e2:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80011e4:	4b64      	ldr	r3, [pc, #400]	; (8001378 <HAL_RCC_OscConfig+0x330>)
 80011e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011e8:	f023 020f 	bic.w	r2, r3, #15
 80011ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80011f0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	689b      	ldr	r3, [r3, #8]
 80011f8:	495f      	ldr	r1, [pc, #380]	; (8001378 <HAL_RCC_OscConfig+0x330>)
 80011fa:	4313      	orrs	r3, r2
 80011fc:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80011fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001202:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	685b      	ldr	r3, [r3, #4]
 800120a:	2b00      	cmp	r3, #0
 800120c:	d059      	beq.n	80012c2 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800120e:	f7ff fa91 	bl	8000734 <HAL_GetTick>
 8001212:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001216:	e00a      	b.n	800122e <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001218:	f7ff fa8c 	bl	8000734 <HAL_GetTick>
 800121c:	4602      	mov	r2, r0
 800121e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001222:	1ad3      	subs	r3, r2, r3
 8001224:	2b64      	cmp	r3, #100	; 0x64
 8001226:	d902      	bls.n	800122e <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8001228:	2303      	movs	r3, #3
 800122a:	f000 bf43 	b.w	80020b4 <HAL_RCC_OscConfig+0x106c>
 800122e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001232:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001236:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 800123a:	fa93 f3a3 	rbit	r3, r3
 800123e:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8001242:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001246:	fab3 f383 	clz	r3, r3
 800124a:	b2db      	uxtb	r3, r3
 800124c:	095b      	lsrs	r3, r3, #5
 800124e:	b2db      	uxtb	r3, r3
 8001250:	f043 0301 	orr.w	r3, r3, #1
 8001254:	b2db      	uxtb	r3, r3
 8001256:	2b01      	cmp	r3, #1
 8001258:	d102      	bne.n	8001260 <HAL_RCC_OscConfig+0x218>
 800125a:	4b47      	ldr	r3, [pc, #284]	; (8001378 <HAL_RCC_OscConfig+0x330>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	e015      	b.n	800128c <HAL_RCC_OscConfig+0x244>
 8001260:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001264:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001268:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 800126c:	fa93 f3a3 	rbit	r3, r3
 8001270:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8001274:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001278:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 800127c:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8001280:	fa93 f3a3 	rbit	r3, r3
 8001284:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8001288:	4b3b      	ldr	r3, [pc, #236]	; (8001378 <HAL_RCC_OscConfig+0x330>)
 800128a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800128c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001290:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8001294:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8001298:	fa92 f2a2 	rbit	r2, r2
 800129c:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 80012a0:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80012a4:	fab2 f282 	clz	r2, r2
 80012a8:	b2d2      	uxtb	r2, r2
 80012aa:	f042 0220 	orr.w	r2, r2, #32
 80012ae:	b2d2      	uxtb	r2, r2
 80012b0:	f002 021f 	and.w	r2, r2, #31
 80012b4:	2101      	movs	r1, #1
 80012b6:	fa01 f202 	lsl.w	r2, r1, r2
 80012ba:	4013      	ands	r3, r2
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d0ab      	beq.n	8001218 <HAL_RCC_OscConfig+0x1d0>
 80012c0:	e05d      	b.n	800137e <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012c2:	f7ff fa37 	bl	8000734 <HAL_GetTick>
 80012c6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012ca:	e00a      	b.n	80012e2 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80012cc:	f7ff fa32 	bl	8000734 <HAL_GetTick>
 80012d0:	4602      	mov	r2, r0
 80012d2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80012d6:	1ad3      	subs	r3, r2, r3
 80012d8:	2b64      	cmp	r3, #100	; 0x64
 80012da:	d902      	bls.n	80012e2 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 80012dc:	2303      	movs	r3, #3
 80012de:	f000 bee9 	b.w	80020b4 <HAL_RCC_OscConfig+0x106c>
 80012e2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80012e6:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012ea:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 80012ee:	fa93 f3a3 	rbit	r3, r3
 80012f2:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 80012f6:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012fa:	fab3 f383 	clz	r3, r3
 80012fe:	b2db      	uxtb	r3, r3
 8001300:	095b      	lsrs	r3, r3, #5
 8001302:	b2db      	uxtb	r3, r3
 8001304:	f043 0301 	orr.w	r3, r3, #1
 8001308:	b2db      	uxtb	r3, r3
 800130a:	2b01      	cmp	r3, #1
 800130c:	d102      	bne.n	8001314 <HAL_RCC_OscConfig+0x2cc>
 800130e:	4b1a      	ldr	r3, [pc, #104]	; (8001378 <HAL_RCC_OscConfig+0x330>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	e015      	b.n	8001340 <HAL_RCC_OscConfig+0x2f8>
 8001314:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001318:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800131c:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8001320:	fa93 f3a3 	rbit	r3, r3
 8001324:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8001328:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800132c:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8001330:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8001334:	fa93 f3a3 	rbit	r3, r3
 8001338:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 800133c:	4b0e      	ldr	r3, [pc, #56]	; (8001378 <HAL_RCC_OscConfig+0x330>)
 800133e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001340:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001344:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8001348:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 800134c:	fa92 f2a2 	rbit	r2, r2
 8001350:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8001354:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8001358:	fab2 f282 	clz	r2, r2
 800135c:	b2d2      	uxtb	r2, r2
 800135e:	f042 0220 	orr.w	r2, r2, #32
 8001362:	b2d2      	uxtb	r2, r2
 8001364:	f002 021f 	and.w	r2, r2, #31
 8001368:	2101      	movs	r1, #1
 800136a:	fa01 f202 	lsl.w	r2, r1, r2
 800136e:	4013      	ands	r3, r2
 8001370:	2b00      	cmp	r3, #0
 8001372:	d1ab      	bne.n	80012cc <HAL_RCC_OscConfig+0x284>
 8001374:	e003      	b.n	800137e <HAL_RCC_OscConfig+0x336>
 8001376:	bf00      	nop
 8001378:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800137c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800137e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001382:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	f003 0302 	and.w	r3, r3, #2
 800138e:	2b00      	cmp	r3, #0
 8001390:	f000 817d 	beq.w	800168e <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001394:	4ba6      	ldr	r3, [pc, #664]	; (8001630 <HAL_RCC_OscConfig+0x5e8>)
 8001396:	685b      	ldr	r3, [r3, #4]
 8001398:	f003 030c 	and.w	r3, r3, #12
 800139c:	2b00      	cmp	r3, #0
 800139e:	d00b      	beq.n	80013b8 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80013a0:	4ba3      	ldr	r3, [pc, #652]	; (8001630 <HAL_RCC_OscConfig+0x5e8>)
 80013a2:	685b      	ldr	r3, [r3, #4]
 80013a4:	f003 030c 	and.w	r3, r3, #12
 80013a8:	2b08      	cmp	r3, #8
 80013aa:	d172      	bne.n	8001492 <HAL_RCC_OscConfig+0x44a>
 80013ac:	4ba0      	ldr	r3, [pc, #640]	; (8001630 <HAL_RCC_OscConfig+0x5e8>)
 80013ae:	685b      	ldr	r3, [r3, #4]
 80013b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d16c      	bne.n	8001492 <HAL_RCC_OscConfig+0x44a>
 80013b8:	2302      	movs	r3, #2
 80013ba:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013be:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80013c2:	fa93 f3a3 	rbit	r3, r3
 80013c6:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 80013ca:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013ce:	fab3 f383 	clz	r3, r3
 80013d2:	b2db      	uxtb	r3, r3
 80013d4:	095b      	lsrs	r3, r3, #5
 80013d6:	b2db      	uxtb	r3, r3
 80013d8:	f043 0301 	orr.w	r3, r3, #1
 80013dc:	b2db      	uxtb	r3, r3
 80013de:	2b01      	cmp	r3, #1
 80013e0:	d102      	bne.n	80013e8 <HAL_RCC_OscConfig+0x3a0>
 80013e2:	4b93      	ldr	r3, [pc, #588]	; (8001630 <HAL_RCC_OscConfig+0x5e8>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	e013      	b.n	8001410 <HAL_RCC_OscConfig+0x3c8>
 80013e8:	2302      	movs	r3, #2
 80013ea:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013ee:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 80013f2:	fa93 f3a3 	rbit	r3, r3
 80013f6:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80013fa:	2302      	movs	r3, #2
 80013fc:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8001400:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8001404:	fa93 f3a3 	rbit	r3, r3
 8001408:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 800140c:	4b88      	ldr	r3, [pc, #544]	; (8001630 <HAL_RCC_OscConfig+0x5e8>)
 800140e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001410:	2202      	movs	r2, #2
 8001412:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8001416:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 800141a:	fa92 f2a2 	rbit	r2, r2
 800141e:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8001422:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8001426:	fab2 f282 	clz	r2, r2
 800142a:	b2d2      	uxtb	r2, r2
 800142c:	f042 0220 	orr.w	r2, r2, #32
 8001430:	b2d2      	uxtb	r2, r2
 8001432:	f002 021f 	and.w	r2, r2, #31
 8001436:	2101      	movs	r1, #1
 8001438:	fa01 f202 	lsl.w	r2, r1, r2
 800143c:	4013      	ands	r3, r2
 800143e:	2b00      	cmp	r3, #0
 8001440:	d00a      	beq.n	8001458 <HAL_RCC_OscConfig+0x410>
 8001442:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001446:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	691b      	ldr	r3, [r3, #16]
 800144e:	2b01      	cmp	r3, #1
 8001450:	d002      	beq.n	8001458 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8001452:	2301      	movs	r3, #1
 8001454:	f000 be2e 	b.w	80020b4 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001458:	4b75      	ldr	r3, [pc, #468]	; (8001630 <HAL_RCC_OscConfig+0x5e8>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001460:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001464:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	695b      	ldr	r3, [r3, #20]
 800146c:	21f8      	movs	r1, #248	; 0xf8
 800146e:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001472:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8001476:	fa91 f1a1 	rbit	r1, r1
 800147a:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 800147e:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8001482:	fab1 f181 	clz	r1, r1
 8001486:	b2c9      	uxtb	r1, r1
 8001488:	408b      	lsls	r3, r1
 800148a:	4969      	ldr	r1, [pc, #420]	; (8001630 <HAL_RCC_OscConfig+0x5e8>)
 800148c:	4313      	orrs	r3, r2
 800148e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001490:	e0fd      	b.n	800168e <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001492:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001496:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	691b      	ldr	r3, [r3, #16]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	f000 8088 	beq.w	80015b4 <HAL_RCC_OscConfig+0x56c>
 80014a4:	2301      	movs	r3, #1
 80014a6:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014aa:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80014ae:	fa93 f3a3 	rbit	r3, r3
 80014b2:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 80014b6:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80014ba:	fab3 f383 	clz	r3, r3
 80014be:	b2db      	uxtb	r3, r3
 80014c0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80014c4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80014c8:	009b      	lsls	r3, r3, #2
 80014ca:	461a      	mov	r2, r3
 80014cc:	2301      	movs	r3, #1
 80014ce:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014d0:	f7ff f930 	bl	8000734 <HAL_GetTick>
 80014d4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014d8:	e00a      	b.n	80014f0 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014da:	f7ff f92b 	bl	8000734 <HAL_GetTick>
 80014de:	4602      	mov	r2, r0
 80014e0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80014e4:	1ad3      	subs	r3, r2, r3
 80014e6:	2b02      	cmp	r3, #2
 80014e8:	d902      	bls.n	80014f0 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 80014ea:	2303      	movs	r3, #3
 80014ec:	f000 bde2 	b.w	80020b4 <HAL_RCC_OscConfig+0x106c>
 80014f0:	2302      	movs	r3, #2
 80014f2:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014f6:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 80014fa:	fa93 f3a3 	rbit	r3, r3
 80014fe:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8001502:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001506:	fab3 f383 	clz	r3, r3
 800150a:	b2db      	uxtb	r3, r3
 800150c:	095b      	lsrs	r3, r3, #5
 800150e:	b2db      	uxtb	r3, r3
 8001510:	f043 0301 	orr.w	r3, r3, #1
 8001514:	b2db      	uxtb	r3, r3
 8001516:	2b01      	cmp	r3, #1
 8001518:	d102      	bne.n	8001520 <HAL_RCC_OscConfig+0x4d8>
 800151a:	4b45      	ldr	r3, [pc, #276]	; (8001630 <HAL_RCC_OscConfig+0x5e8>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	e013      	b.n	8001548 <HAL_RCC_OscConfig+0x500>
 8001520:	2302      	movs	r3, #2
 8001522:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001526:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 800152a:	fa93 f3a3 	rbit	r3, r3
 800152e:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8001532:	2302      	movs	r3, #2
 8001534:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8001538:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 800153c:	fa93 f3a3 	rbit	r3, r3
 8001540:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8001544:	4b3a      	ldr	r3, [pc, #232]	; (8001630 <HAL_RCC_OscConfig+0x5e8>)
 8001546:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001548:	2202      	movs	r2, #2
 800154a:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 800154e:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8001552:	fa92 f2a2 	rbit	r2, r2
 8001556:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 800155a:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 800155e:	fab2 f282 	clz	r2, r2
 8001562:	b2d2      	uxtb	r2, r2
 8001564:	f042 0220 	orr.w	r2, r2, #32
 8001568:	b2d2      	uxtb	r2, r2
 800156a:	f002 021f 	and.w	r2, r2, #31
 800156e:	2101      	movs	r1, #1
 8001570:	fa01 f202 	lsl.w	r2, r1, r2
 8001574:	4013      	ands	r3, r2
 8001576:	2b00      	cmp	r3, #0
 8001578:	d0af      	beq.n	80014da <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800157a:	4b2d      	ldr	r3, [pc, #180]	; (8001630 <HAL_RCC_OscConfig+0x5e8>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001582:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001586:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	695b      	ldr	r3, [r3, #20]
 800158e:	21f8      	movs	r1, #248	; 0xf8
 8001590:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001594:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8001598:	fa91 f1a1 	rbit	r1, r1
 800159c:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 80015a0:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 80015a4:	fab1 f181 	clz	r1, r1
 80015a8:	b2c9      	uxtb	r1, r1
 80015aa:	408b      	lsls	r3, r1
 80015ac:	4920      	ldr	r1, [pc, #128]	; (8001630 <HAL_RCC_OscConfig+0x5e8>)
 80015ae:	4313      	orrs	r3, r2
 80015b0:	600b      	str	r3, [r1, #0]
 80015b2:	e06c      	b.n	800168e <HAL_RCC_OscConfig+0x646>
 80015b4:	2301      	movs	r3, #1
 80015b6:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015ba:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80015be:	fa93 f3a3 	rbit	r3, r3
 80015c2:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 80015c6:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80015ca:	fab3 f383 	clz	r3, r3
 80015ce:	b2db      	uxtb	r3, r3
 80015d0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80015d4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80015d8:	009b      	lsls	r3, r3, #2
 80015da:	461a      	mov	r2, r3
 80015dc:	2300      	movs	r3, #0
 80015de:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015e0:	f7ff f8a8 	bl	8000734 <HAL_GetTick>
 80015e4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015e8:	e00a      	b.n	8001600 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80015ea:	f7ff f8a3 	bl	8000734 <HAL_GetTick>
 80015ee:	4602      	mov	r2, r0
 80015f0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80015f4:	1ad3      	subs	r3, r2, r3
 80015f6:	2b02      	cmp	r3, #2
 80015f8:	d902      	bls.n	8001600 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 80015fa:	2303      	movs	r3, #3
 80015fc:	f000 bd5a 	b.w	80020b4 <HAL_RCC_OscConfig+0x106c>
 8001600:	2302      	movs	r3, #2
 8001602:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001606:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800160a:	fa93 f3a3 	rbit	r3, r3
 800160e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8001612:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001616:	fab3 f383 	clz	r3, r3
 800161a:	b2db      	uxtb	r3, r3
 800161c:	095b      	lsrs	r3, r3, #5
 800161e:	b2db      	uxtb	r3, r3
 8001620:	f043 0301 	orr.w	r3, r3, #1
 8001624:	b2db      	uxtb	r3, r3
 8001626:	2b01      	cmp	r3, #1
 8001628:	d104      	bne.n	8001634 <HAL_RCC_OscConfig+0x5ec>
 800162a:	4b01      	ldr	r3, [pc, #4]	; (8001630 <HAL_RCC_OscConfig+0x5e8>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	e015      	b.n	800165c <HAL_RCC_OscConfig+0x614>
 8001630:	40021000 	.word	0x40021000
 8001634:	2302      	movs	r3, #2
 8001636:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800163a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800163e:	fa93 f3a3 	rbit	r3, r3
 8001642:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001646:	2302      	movs	r3, #2
 8001648:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800164c:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001650:	fa93 f3a3 	rbit	r3, r3
 8001654:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8001658:	4bc8      	ldr	r3, [pc, #800]	; (800197c <HAL_RCC_OscConfig+0x934>)
 800165a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800165c:	2202      	movs	r2, #2
 800165e:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8001662:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001666:	fa92 f2a2 	rbit	r2, r2
 800166a:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 800166e:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8001672:	fab2 f282 	clz	r2, r2
 8001676:	b2d2      	uxtb	r2, r2
 8001678:	f042 0220 	orr.w	r2, r2, #32
 800167c:	b2d2      	uxtb	r2, r2
 800167e:	f002 021f 	and.w	r2, r2, #31
 8001682:	2101      	movs	r1, #1
 8001684:	fa01 f202 	lsl.w	r2, r1, r2
 8001688:	4013      	ands	r3, r2
 800168a:	2b00      	cmp	r3, #0
 800168c:	d1ad      	bne.n	80015ea <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800168e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001692:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f003 0308 	and.w	r3, r3, #8
 800169e:	2b00      	cmp	r3, #0
 80016a0:	f000 8110 	beq.w	80018c4 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80016a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016a8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	699b      	ldr	r3, [r3, #24]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d079      	beq.n	80017a8 <HAL_RCC_OscConfig+0x760>
 80016b4:	2301      	movs	r3, #1
 80016b6:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016ba:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80016be:	fa93 f3a3 	rbit	r3, r3
 80016c2:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 80016c6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80016ca:	fab3 f383 	clz	r3, r3
 80016ce:	b2db      	uxtb	r3, r3
 80016d0:	461a      	mov	r2, r3
 80016d2:	4bab      	ldr	r3, [pc, #684]	; (8001980 <HAL_RCC_OscConfig+0x938>)
 80016d4:	4413      	add	r3, r2
 80016d6:	009b      	lsls	r3, r3, #2
 80016d8:	461a      	mov	r2, r3
 80016da:	2301      	movs	r3, #1
 80016dc:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016de:	f7ff f829 	bl	8000734 <HAL_GetTick>
 80016e2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016e6:	e00a      	b.n	80016fe <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80016e8:	f7ff f824 	bl	8000734 <HAL_GetTick>
 80016ec:	4602      	mov	r2, r0
 80016ee:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80016f2:	1ad3      	subs	r3, r2, r3
 80016f4:	2b02      	cmp	r3, #2
 80016f6:	d902      	bls.n	80016fe <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 80016f8:	2303      	movs	r3, #3
 80016fa:	f000 bcdb 	b.w	80020b4 <HAL_RCC_OscConfig+0x106c>
 80016fe:	2302      	movs	r3, #2
 8001700:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001704:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001708:	fa93 f3a3 	rbit	r3, r3
 800170c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8001710:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001714:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001718:	2202      	movs	r2, #2
 800171a:	601a      	str	r2, [r3, #0]
 800171c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001720:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	fa93 f2a3 	rbit	r2, r3
 800172a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800172e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8001732:	601a      	str	r2, [r3, #0]
 8001734:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001738:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800173c:	2202      	movs	r2, #2
 800173e:	601a      	str	r2, [r3, #0]
 8001740:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001744:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	fa93 f2a3 	rbit	r2, r3
 800174e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001752:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001756:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001758:	4b88      	ldr	r3, [pc, #544]	; (800197c <HAL_RCC_OscConfig+0x934>)
 800175a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800175c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001760:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001764:	2102      	movs	r1, #2
 8001766:	6019      	str	r1, [r3, #0]
 8001768:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800176c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	fa93 f1a3 	rbit	r1, r3
 8001776:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800177a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800177e:	6019      	str	r1, [r3, #0]
  return result;
 8001780:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001784:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	fab3 f383 	clz	r3, r3
 800178e:	b2db      	uxtb	r3, r3
 8001790:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001794:	b2db      	uxtb	r3, r3
 8001796:	f003 031f 	and.w	r3, r3, #31
 800179a:	2101      	movs	r1, #1
 800179c:	fa01 f303 	lsl.w	r3, r1, r3
 80017a0:	4013      	ands	r3, r2
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d0a0      	beq.n	80016e8 <HAL_RCC_OscConfig+0x6a0>
 80017a6:	e08d      	b.n	80018c4 <HAL_RCC_OscConfig+0x87c>
 80017a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017ac:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80017b0:	2201      	movs	r2, #1
 80017b2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017b8:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	fa93 f2a3 	rbit	r2, r3
 80017c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017c6:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80017ca:	601a      	str	r2, [r3, #0]
  return result;
 80017cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017d0:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80017d4:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80017d6:	fab3 f383 	clz	r3, r3
 80017da:	b2db      	uxtb	r3, r3
 80017dc:	461a      	mov	r2, r3
 80017de:	4b68      	ldr	r3, [pc, #416]	; (8001980 <HAL_RCC_OscConfig+0x938>)
 80017e0:	4413      	add	r3, r2
 80017e2:	009b      	lsls	r3, r3, #2
 80017e4:	461a      	mov	r2, r3
 80017e6:	2300      	movs	r3, #0
 80017e8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017ea:	f7fe ffa3 	bl	8000734 <HAL_GetTick>
 80017ee:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017f2:	e00a      	b.n	800180a <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017f4:	f7fe ff9e 	bl	8000734 <HAL_GetTick>
 80017f8:	4602      	mov	r2, r0
 80017fa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80017fe:	1ad3      	subs	r3, r2, r3
 8001800:	2b02      	cmp	r3, #2
 8001802:	d902      	bls.n	800180a <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8001804:	2303      	movs	r3, #3
 8001806:	f000 bc55 	b.w	80020b4 <HAL_RCC_OscConfig+0x106c>
 800180a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800180e:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8001812:	2202      	movs	r2, #2
 8001814:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001816:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800181a:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	fa93 f2a3 	rbit	r2, r3
 8001824:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001828:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 800182c:	601a      	str	r2, [r3, #0]
 800182e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001832:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8001836:	2202      	movs	r2, #2
 8001838:	601a      	str	r2, [r3, #0]
 800183a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800183e:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	fa93 f2a3 	rbit	r2, r3
 8001848:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800184c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8001850:	601a      	str	r2, [r3, #0]
 8001852:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001856:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800185a:	2202      	movs	r2, #2
 800185c:	601a      	str	r2, [r3, #0]
 800185e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001862:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	fa93 f2a3 	rbit	r2, r3
 800186c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001870:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8001874:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001876:	4b41      	ldr	r3, [pc, #260]	; (800197c <HAL_RCC_OscConfig+0x934>)
 8001878:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800187a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800187e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8001882:	2102      	movs	r1, #2
 8001884:	6019      	str	r1, [r3, #0]
 8001886:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800188a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	fa93 f1a3 	rbit	r1, r3
 8001894:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001898:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800189c:	6019      	str	r1, [r3, #0]
  return result;
 800189e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018a2:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	fab3 f383 	clz	r3, r3
 80018ac:	b2db      	uxtb	r3, r3
 80018ae:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80018b2:	b2db      	uxtb	r3, r3
 80018b4:	f003 031f 	and.w	r3, r3, #31
 80018b8:	2101      	movs	r1, #1
 80018ba:	fa01 f303 	lsl.w	r3, r1, r3
 80018be:	4013      	ands	r3, r2
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d197      	bne.n	80017f4 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80018c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018c8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	f003 0304 	and.w	r3, r3, #4
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	f000 81a1 	beq.w	8001c1c <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80018da:	2300      	movs	r3, #0
 80018dc:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018e0:	4b26      	ldr	r3, [pc, #152]	; (800197c <HAL_RCC_OscConfig+0x934>)
 80018e2:	69db      	ldr	r3, [r3, #28]
 80018e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d116      	bne.n	800191a <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80018ec:	4b23      	ldr	r3, [pc, #140]	; (800197c <HAL_RCC_OscConfig+0x934>)
 80018ee:	69db      	ldr	r3, [r3, #28]
 80018f0:	4a22      	ldr	r2, [pc, #136]	; (800197c <HAL_RCC_OscConfig+0x934>)
 80018f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018f6:	61d3      	str	r3, [r2, #28]
 80018f8:	4b20      	ldr	r3, [pc, #128]	; (800197c <HAL_RCC_OscConfig+0x934>)
 80018fa:	69db      	ldr	r3, [r3, #28]
 80018fc:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8001900:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001904:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8001908:	601a      	str	r2, [r3, #0]
 800190a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800190e:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8001912:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001914:	2301      	movs	r3, #1
 8001916:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800191a:	4b1a      	ldr	r3, [pc, #104]	; (8001984 <HAL_RCC_OscConfig+0x93c>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001922:	2b00      	cmp	r3, #0
 8001924:	d11a      	bne.n	800195c <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001926:	4b17      	ldr	r3, [pc, #92]	; (8001984 <HAL_RCC_OscConfig+0x93c>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	4a16      	ldr	r2, [pc, #88]	; (8001984 <HAL_RCC_OscConfig+0x93c>)
 800192c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001930:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001932:	f7fe feff 	bl	8000734 <HAL_GetTick>
 8001936:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800193a:	e009      	b.n	8001950 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800193c:	f7fe fefa 	bl	8000734 <HAL_GetTick>
 8001940:	4602      	mov	r2, r0
 8001942:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001946:	1ad3      	subs	r3, r2, r3
 8001948:	2b64      	cmp	r3, #100	; 0x64
 800194a:	d901      	bls.n	8001950 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 800194c:	2303      	movs	r3, #3
 800194e:	e3b1      	b.n	80020b4 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001950:	4b0c      	ldr	r3, [pc, #48]	; (8001984 <HAL_RCC_OscConfig+0x93c>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001958:	2b00      	cmp	r3, #0
 800195a:	d0ef      	beq.n	800193c <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800195c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001960:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	68db      	ldr	r3, [r3, #12]
 8001968:	2b01      	cmp	r3, #1
 800196a:	d10d      	bne.n	8001988 <HAL_RCC_OscConfig+0x940>
 800196c:	4b03      	ldr	r3, [pc, #12]	; (800197c <HAL_RCC_OscConfig+0x934>)
 800196e:	6a1b      	ldr	r3, [r3, #32]
 8001970:	4a02      	ldr	r2, [pc, #8]	; (800197c <HAL_RCC_OscConfig+0x934>)
 8001972:	f043 0301 	orr.w	r3, r3, #1
 8001976:	6213      	str	r3, [r2, #32]
 8001978:	e03c      	b.n	80019f4 <HAL_RCC_OscConfig+0x9ac>
 800197a:	bf00      	nop
 800197c:	40021000 	.word	0x40021000
 8001980:	10908120 	.word	0x10908120
 8001984:	40007000 	.word	0x40007000
 8001988:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800198c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	68db      	ldr	r3, [r3, #12]
 8001994:	2b00      	cmp	r3, #0
 8001996:	d10c      	bne.n	80019b2 <HAL_RCC_OscConfig+0x96a>
 8001998:	4bc1      	ldr	r3, [pc, #772]	; (8001ca0 <HAL_RCC_OscConfig+0xc58>)
 800199a:	6a1b      	ldr	r3, [r3, #32]
 800199c:	4ac0      	ldr	r2, [pc, #768]	; (8001ca0 <HAL_RCC_OscConfig+0xc58>)
 800199e:	f023 0301 	bic.w	r3, r3, #1
 80019a2:	6213      	str	r3, [r2, #32]
 80019a4:	4bbe      	ldr	r3, [pc, #760]	; (8001ca0 <HAL_RCC_OscConfig+0xc58>)
 80019a6:	6a1b      	ldr	r3, [r3, #32]
 80019a8:	4abd      	ldr	r2, [pc, #756]	; (8001ca0 <HAL_RCC_OscConfig+0xc58>)
 80019aa:	f023 0304 	bic.w	r3, r3, #4
 80019ae:	6213      	str	r3, [r2, #32]
 80019b0:	e020      	b.n	80019f4 <HAL_RCC_OscConfig+0x9ac>
 80019b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019b6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	68db      	ldr	r3, [r3, #12]
 80019be:	2b05      	cmp	r3, #5
 80019c0:	d10c      	bne.n	80019dc <HAL_RCC_OscConfig+0x994>
 80019c2:	4bb7      	ldr	r3, [pc, #732]	; (8001ca0 <HAL_RCC_OscConfig+0xc58>)
 80019c4:	6a1b      	ldr	r3, [r3, #32]
 80019c6:	4ab6      	ldr	r2, [pc, #728]	; (8001ca0 <HAL_RCC_OscConfig+0xc58>)
 80019c8:	f043 0304 	orr.w	r3, r3, #4
 80019cc:	6213      	str	r3, [r2, #32]
 80019ce:	4bb4      	ldr	r3, [pc, #720]	; (8001ca0 <HAL_RCC_OscConfig+0xc58>)
 80019d0:	6a1b      	ldr	r3, [r3, #32]
 80019d2:	4ab3      	ldr	r2, [pc, #716]	; (8001ca0 <HAL_RCC_OscConfig+0xc58>)
 80019d4:	f043 0301 	orr.w	r3, r3, #1
 80019d8:	6213      	str	r3, [r2, #32]
 80019da:	e00b      	b.n	80019f4 <HAL_RCC_OscConfig+0x9ac>
 80019dc:	4bb0      	ldr	r3, [pc, #704]	; (8001ca0 <HAL_RCC_OscConfig+0xc58>)
 80019de:	6a1b      	ldr	r3, [r3, #32]
 80019e0:	4aaf      	ldr	r2, [pc, #700]	; (8001ca0 <HAL_RCC_OscConfig+0xc58>)
 80019e2:	f023 0301 	bic.w	r3, r3, #1
 80019e6:	6213      	str	r3, [r2, #32]
 80019e8:	4bad      	ldr	r3, [pc, #692]	; (8001ca0 <HAL_RCC_OscConfig+0xc58>)
 80019ea:	6a1b      	ldr	r3, [r3, #32]
 80019ec:	4aac      	ldr	r2, [pc, #688]	; (8001ca0 <HAL_RCC_OscConfig+0xc58>)
 80019ee:	f023 0304 	bic.w	r3, r3, #4
 80019f2:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80019f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019f8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	68db      	ldr	r3, [r3, #12]
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	f000 8081 	beq.w	8001b08 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a06:	f7fe fe95 	bl	8000734 <HAL_GetTick>
 8001a0a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a0e:	e00b      	b.n	8001a28 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a10:	f7fe fe90 	bl	8000734 <HAL_GetTick>
 8001a14:	4602      	mov	r2, r0
 8001a16:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001a1a:	1ad3      	subs	r3, r2, r3
 8001a1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a20:	4293      	cmp	r3, r2
 8001a22:	d901      	bls.n	8001a28 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8001a24:	2303      	movs	r3, #3
 8001a26:	e345      	b.n	80020b4 <HAL_RCC_OscConfig+0x106c>
 8001a28:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a2c:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8001a30:	2202      	movs	r2, #2
 8001a32:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a34:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a38:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	fa93 f2a3 	rbit	r2, r3
 8001a42:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a46:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8001a4a:	601a      	str	r2, [r3, #0]
 8001a4c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a50:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8001a54:	2202      	movs	r2, #2
 8001a56:	601a      	str	r2, [r3, #0]
 8001a58:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a5c:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	fa93 f2a3 	rbit	r2, r3
 8001a66:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a6a:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8001a6e:	601a      	str	r2, [r3, #0]
  return result;
 8001a70:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a74:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8001a78:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a7a:	fab3 f383 	clz	r3, r3
 8001a7e:	b2db      	uxtb	r3, r3
 8001a80:	095b      	lsrs	r3, r3, #5
 8001a82:	b2db      	uxtb	r3, r3
 8001a84:	f043 0302 	orr.w	r3, r3, #2
 8001a88:	b2db      	uxtb	r3, r3
 8001a8a:	2b02      	cmp	r3, #2
 8001a8c:	d102      	bne.n	8001a94 <HAL_RCC_OscConfig+0xa4c>
 8001a8e:	4b84      	ldr	r3, [pc, #528]	; (8001ca0 <HAL_RCC_OscConfig+0xc58>)
 8001a90:	6a1b      	ldr	r3, [r3, #32]
 8001a92:	e013      	b.n	8001abc <HAL_RCC_OscConfig+0xa74>
 8001a94:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a98:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8001a9c:	2202      	movs	r2, #2
 8001a9e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aa0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001aa4:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	fa93 f2a3 	rbit	r2, r3
 8001aae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ab2:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8001ab6:	601a      	str	r2, [r3, #0]
 8001ab8:	4b79      	ldr	r3, [pc, #484]	; (8001ca0 <HAL_RCC_OscConfig+0xc58>)
 8001aba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001abc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001ac0:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8001ac4:	2102      	movs	r1, #2
 8001ac6:	6011      	str	r1, [r2, #0]
 8001ac8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001acc:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8001ad0:	6812      	ldr	r2, [r2, #0]
 8001ad2:	fa92 f1a2 	rbit	r1, r2
 8001ad6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001ada:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8001ade:	6011      	str	r1, [r2, #0]
  return result;
 8001ae0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001ae4:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8001ae8:	6812      	ldr	r2, [r2, #0]
 8001aea:	fab2 f282 	clz	r2, r2
 8001aee:	b2d2      	uxtb	r2, r2
 8001af0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001af4:	b2d2      	uxtb	r2, r2
 8001af6:	f002 021f 	and.w	r2, r2, #31
 8001afa:	2101      	movs	r1, #1
 8001afc:	fa01 f202 	lsl.w	r2, r1, r2
 8001b00:	4013      	ands	r3, r2
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d084      	beq.n	8001a10 <HAL_RCC_OscConfig+0x9c8>
 8001b06:	e07f      	b.n	8001c08 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b08:	f7fe fe14 	bl	8000734 <HAL_GetTick>
 8001b0c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b10:	e00b      	b.n	8001b2a <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b12:	f7fe fe0f 	bl	8000734 <HAL_GetTick>
 8001b16:	4602      	mov	r2, r0
 8001b18:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001b1c:	1ad3      	subs	r3, r2, r3
 8001b1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b22:	4293      	cmp	r3, r2
 8001b24:	d901      	bls.n	8001b2a <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8001b26:	2303      	movs	r3, #3
 8001b28:	e2c4      	b.n	80020b4 <HAL_RCC_OscConfig+0x106c>
 8001b2a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b2e:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8001b32:	2202      	movs	r2, #2
 8001b34:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b36:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b3a:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	fa93 f2a3 	rbit	r2, r3
 8001b44:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b48:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8001b4c:	601a      	str	r2, [r3, #0]
 8001b4e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b52:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8001b56:	2202      	movs	r2, #2
 8001b58:	601a      	str	r2, [r3, #0]
 8001b5a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b5e:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	fa93 f2a3 	rbit	r2, r3
 8001b68:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b6c:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8001b70:	601a      	str	r2, [r3, #0]
  return result;
 8001b72:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b76:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8001b7a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b7c:	fab3 f383 	clz	r3, r3
 8001b80:	b2db      	uxtb	r3, r3
 8001b82:	095b      	lsrs	r3, r3, #5
 8001b84:	b2db      	uxtb	r3, r3
 8001b86:	f043 0302 	orr.w	r3, r3, #2
 8001b8a:	b2db      	uxtb	r3, r3
 8001b8c:	2b02      	cmp	r3, #2
 8001b8e:	d102      	bne.n	8001b96 <HAL_RCC_OscConfig+0xb4e>
 8001b90:	4b43      	ldr	r3, [pc, #268]	; (8001ca0 <HAL_RCC_OscConfig+0xc58>)
 8001b92:	6a1b      	ldr	r3, [r3, #32]
 8001b94:	e013      	b.n	8001bbe <HAL_RCC_OscConfig+0xb76>
 8001b96:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b9a:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8001b9e:	2202      	movs	r2, #2
 8001ba0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ba2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ba6:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	fa93 f2a3 	rbit	r2, r3
 8001bb0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001bb4:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8001bb8:	601a      	str	r2, [r3, #0]
 8001bba:	4b39      	ldr	r3, [pc, #228]	; (8001ca0 <HAL_RCC_OscConfig+0xc58>)
 8001bbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bbe:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001bc2:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8001bc6:	2102      	movs	r1, #2
 8001bc8:	6011      	str	r1, [r2, #0]
 8001bca:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001bce:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8001bd2:	6812      	ldr	r2, [r2, #0]
 8001bd4:	fa92 f1a2 	rbit	r1, r2
 8001bd8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001bdc:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8001be0:	6011      	str	r1, [r2, #0]
  return result;
 8001be2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001be6:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8001bea:	6812      	ldr	r2, [r2, #0]
 8001bec:	fab2 f282 	clz	r2, r2
 8001bf0:	b2d2      	uxtb	r2, r2
 8001bf2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001bf6:	b2d2      	uxtb	r2, r2
 8001bf8:	f002 021f 	and.w	r2, r2, #31
 8001bfc:	2101      	movs	r1, #1
 8001bfe:	fa01 f202 	lsl.w	r2, r1, r2
 8001c02:	4013      	ands	r3, r2
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d184      	bne.n	8001b12 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001c08:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8001c0c:	2b01      	cmp	r3, #1
 8001c0e:	d105      	bne.n	8001c1c <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c10:	4b23      	ldr	r3, [pc, #140]	; (8001ca0 <HAL_RCC_OscConfig+0xc58>)
 8001c12:	69db      	ldr	r3, [r3, #28]
 8001c14:	4a22      	ldr	r2, [pc, #136]	; (8001ca0 <HAL_RCC_OscConfig+0xc58>)
 8001c16:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001c1a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c1c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c20:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	69db      	ldr	r3, [r3, #28]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	f000 8242 	beq.w	80020b2 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c2e:	4b1c      	ldr	r3, [pc, #112]	; (8001ca0 <HAL_RCC_OscConfig+0xc58>)
 8001c30:	685b      	ldr	r3, [r3, #4]
 8001c32:	f003 030c 	and.w	r3, r3, #12
 8001c36:	2b08      	cmp	r3, #8
 8001c38:	f000 8213 	beq.w	8002062 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c3c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c40:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	69db      	ldr	r3, [r3, #28]
 8001c48:	2b02      	cmp	r3, #2
 8001c4a:	f040 8162 	bne.w	8001f12 <HAL_RCC_OscConfig+0xeca>
 8001c4e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c52:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8001c56:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001c5a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c5c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c60:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	fa93 f2a3 	rbit	r2, r3
 8001c6a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c6e:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8001c72:	601a      	str	r2, [r3, #0]
  return result;
 8001c74:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c78:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8001c7c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c7e:	fab3 f383 	clz	r3, r3
 8001c82:	b2db      	uxtb	r3, r3
 8001c84:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001c88:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001c8c:	009b      	lsls	r3, r3, #2
 8001c8e:	461a      	mov	r2, r3
 8001c90:	2300      	movs	r3, #0
 8001c92:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c94:	f7fe fd4e 	bl	8000734 <HAL_GetTick>
 8001c98:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c9c:	e00c      	b.n	8001cb8 <HAL_RCC_OscConfig+0xc70>
 8001c9e:	bf00      	nop
 8001ca0:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ca4:	f7fe fd46 	bl	8000734 <HAL_GetTick>
 8001ca8:	4602      	mov	r2, r0
 8001caa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001cae:	1ad3      	subs	r3, r2, r3
 8001cb0:	2b02      	cmp	r3, #2
 8001cb2:	d901      	bls.n	8001cb8 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8001cb4:	2303      	movs	r3, #3
 8001cb6:	e1fd      	b.n	80020b4 <HAL_RCC_OscConfig+0x106c>
 8001cb8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001cbc:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8001cc0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001cc4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cc6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001cca:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	fa93 f2a3 	rbit	r2, r3
 8001cd4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001cd8:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001cdc:	601a      	str	r2, [r3, #0]
  return result;
 8001cde:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ce2:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001ce6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ce8:	fab3 f383 	clz	r3, r3
 8001cec:	b2db      	uxtb	r3, r3
 8001cee:	095b      	lsrs	r3, r3, #5
 8001cf0:	b2db      	uxtb	r3, r3
 8001cf2:	f043 0301 	orr.w	r3, r3, #1
 8001cf6:	b2db      	uxtb	r3, r3
 8001cf8:	2b01      	cmp	r3, #1
 8001cfa:	d102      	bne.n	8001d02 <HAL_RCC_OscConfig+0xcba>
 8001cfc:	4bb0      	ldr	r3, [pc, #704]	; (8001fc0 <HAL_RCC_OscConfig+0xf78>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	e027      	b.n	8001d52 <HAL_RCC_OscConfig+0xd0a>
 8001d02:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d06:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8001d0a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001d0e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d10:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d14:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	fa93 f2a3 	rbit	r2, r3
 8001d1e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d22:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8001d26:	601a      	str	r2, [r3, #0]
 8001d28:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d2c:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001d30:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001d34:	601a      	str	r2, [r3, #0]
 8001d36:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d3a:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	fa93 f2a3 	rbit	r2, r3
 8001d44:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d48:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001d4c:	601a      	str	r2, [r3, #0]
 8001d4e:	4b9c      	ldr	r3, [pc, #624]	; (8001fc0 <HAL_RCC_OscConfig+0xf78>)
 8001d50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d52:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001d56:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8001d5a:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001d5e:	6011      	str	r1, [r2, #0]
 8001d60:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001d64:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8001d68:	6812      	ldr	r2, [r2, #0]
 8001d6a:	fa92 f1a2 	rbit	r1, r2
 8001d6e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001d72:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8001d76:	6011      	str	r1, [r2, #0]
  return result;
 8001d78:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001d7c:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8001d80:	6812      	ldr	r2, [r2, #0]
 8001d82:	fab2 f282 	clz	r2, r2
 8001d86:	b2d2      	uxtb	r2, r2
 8001d88:	f042 0220 	orr.w	r2, r2, #32
 8001d8c:	b2d2      	uxtb	r2, r2
 8001d8e:	f002 021f 	and.w	r2, r2, #31
 8001d92:	2101      	movs	r1, #1
 8001d94:	fa01 f202 	lsl.w	r2, r1, r2
 8001d98:	4013      	ands	r3, r2
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d182      	bne.n	8001ca4 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d9e:	4b88      	ldr	r3, [pc, #544]	; (8001fc0 <HAL_RCC_OscConfig+0xf78>)
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001da6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001daa:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001db2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001db6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	6a1b      	ldr	r3, [r3, #32]
 8001dbe:	430b      	orrs	r3, r1
 8001dc0:	497f      	ldr	r1, [pc, #508]	; (8001fc0 <HAL_RCC_OscConfig+0xf78>)
 8001dc2:	4313      	orrs	r3, r2
 8001dc4:	604b      	str	r3, [r1, #4]
 8001dc6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001dca:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8001dce:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001dd2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dd4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001dd8:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	fa93 f2a3 	rbit	r2, r3
 8001de2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001de6:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001dea:	601a      	str	r2, [r3, #0]
  return result;
 8001dec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001df0:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001df4:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001df6:	fab3 f383 	clz	r3, r3
 8001dfa:	b2db      	uxtb	r3, r3
 8001dfc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001e00:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001e04:	009b      	lsls	r3, r3, #2
 8001e06:	461a      	mov	r2, r3
 8001e08:	2301      	movs	r3, #1
 8001e0a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e0c:	f7fe fc92 	bl	8000734 <HAL_GetTick>
 8001e10:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e14:	e009      	b.n	8001e2a <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e16:	f7fe fc8d 	bl	8000734 <HAL_GetTick>
 8001e1a:	4602      	mov	r2, r0
 8001e1c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001e20:	1ad3      	subs	r3, r2, r3
 8001e22:	2b02      	cmp	r3, #2
 8001e24:	d901      	bls.n	8001e2a <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8001e26:	2303      	movs	r3, #3
 8001e28:	e144      	b.n	80020b4 <HAL_RCC_OscConfig+0x106c>
 8001e2a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e2e:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8001e32:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001e36:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e38:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e3c:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	fa93 f2a3 	rbit	r2, r3
 8001e46:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e4a:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8001e4e:	601a      	str	r2, [r3, #0]
  return result;
 8001e50:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e54:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8001e58:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e5a:	fab3 f383 	clz	r3, r3
 8001e5e:	b2db      	uxtb	r3, r3
 8001e60:	095b      	lsrs	r3, r3, #5
 8001e62:	b2db      	uxtb	r3, r3
 8001e64:	f043 0301 	orr.w	r3, r3, #1
 8001e68:	b2db      	uxtb	r3, r3
 8001e6a:	2b01      	cmp	r3, #1
 8001e6c:	d102      	bne.n	8001e74 <HAL_RCC_OscConfig+0xe2c>
 8001e6e:	4b54      	ldr	r3, [pc, #336]	; (8001fc0 <HAL_RCC_OscConfig+0xf78>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	e027      	b.n	8001ec4 <HAL_RCC_OscConfig+0xe7c>
 8001e74:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e78:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8001e7c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001e80:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e82:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e86:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	fa93 f2a3 	rbit	r2, r3
 8001e90:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e94:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8001e98:	601a      	str	r2, [r3, #0]
 8001e9a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e9e:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8001ea2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001ea6:	601a      	str	r2, [r3, #0]
 8001ea8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001eac:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	fa93 f2a3 	rbit	r2, r3
 8001eb6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001eba:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8001ebe:	601a      	str	r2, [r3, #0]
 8001ec0:	4b3f      	ldr	r3, [pc, #252]	; (8001fc0 <HAL_RCC_OscConfig+0xf78>)
 8001ec2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ec4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001ec8:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8001ecc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001ed0:	6011      	str	r1, [r2, #0]
 8001ed2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001ed6:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8001eda:	6812      	ldr	r2, [r2, #0]
 8001edc:	fa92 f1a2 	rbit	r1, r2
 8001ee0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001ee4:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8001ee8:	6011      	str	r1, [r2, #0]
  return result;
 8001eea:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001eee:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8001ef2:	6812      	ldr	r2, [r2, #0]
 8001ef4:	fab2 f282 	clz	r2, r2
 8001ef8:	b2d2      	uxtb	r2, r2
 8001efa:	f042 0220 	orr.w	r2, r2, #32
 8001efe:	b2d2      	uxtb	r2, r2
 8001f00:	f002 021f 	and.w	r2, r2, #31
 8001f04:	2101      	movs	r1, #1
 8001f06:	fa01 f202 	lsl.w	r2, r1, r2
 8001f0a:	4013      	ands	r3, r2
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d082      	beq.n	8001e16 <HAL_RCC_OscConfig+0xdce>
 8001f10:	e0cf      	b.n	80020b2 <HAL_RCC_OscConfig+0x106a>
 8001f12:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f16:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8001f1a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001f1e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f20:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f24:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	fa93 f2a3 	rbit	r2, r3
 8001f2e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f32:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8001f36:	601a      	str	r2, [r3, #0]
  return result;
 8001f38:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f3c:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8001f40:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f42:	fab3 f383 	clz	r3, r3
 8001f46:	b2db      	uxtb	r3, r3
 8001f48:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001f4c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001f50:	009b      	lsls	r3, r3, #2
 8001f52:	461a      	mov	r2, r3
 8001f54:	2300      	movs	r3, #0
 8001f56:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f58:	f7fe fbec 	bl	8000734 <HAL_GetTick>
 8001f5c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f60:	e009      	b.n	8001f76 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f62:	f7fe fbe7 	bl	8000734 <HAL_GetTick>
 8001f66:	4602      	mov	r2, r0
 8001f68:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001f6c:	1ad3      	subs	r3, r2, r3
 8001f6e:	2b02      	cmp	r3, #2
 8001f70:	d901      	bls.n	8001f76 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8001f72:	2303      	movs	r3, #3
 8001f74:	e09e      	b.n	80020b4 <HAL_RCC_OscConfig+0x106c>
 8001f76:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f7a:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8001f7e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001f82:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f84:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f88:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	fa93 f2a3 	rbit	r2, r3
 8001f92:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f96:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8001f9a:	601a      	str	r2, [r3, #0]
  return result;
 8001f9c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001fa0:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8001fa4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fa6:	fab3 f383 	clz	r3, r3
 8001faa:	b2db      	uxtb	r3, r3
 8001fac:	095b      	lsrs	r3, r3, #5
 8001fae:	b2db      	uxtb	r3, r3
 8001fb0:	f043 0301 	orr.w	r3, r3, #1
 8001fb4:	b2db      	uxtb	r3, r3
 8001fb6:	2b01      	cmp	r3, #1
 8001fb8:	d104      	bne.n	8001fc4 <HAL_RCC_OscConfig+0xf7c>
 8001fba:	4b01      	ldr	r3, [pc, #4]	; (8001fc0 <HAL_RCC_OscConfig+0xf78>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	e029      	b.n	8002014 <HAL_RCC_OscConfig+0xfcc>
 8001fc0:	40021000 	.word	0x40021000
 8001fc4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001fc8:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8001fcc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001fd0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fd2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001fd6:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	fa93 f2a3 	rbit	r2, r3
 8001fe0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001fe4:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8001fe8:	601a      	str	r2, [r3, #0]
 8001fea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001fee:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8001ff2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001ff6:	601a      	str	r2, [r3, #0]
 8001ff8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ffc:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	fa93 f2a3 	rbit	r2, r3
 8002006:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800200a:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 800200e:	601a      	str	r2, [r3, #0]
 8002010:	4b2b      	ldr	r3, [pc, #172]	; (80020c0 <HAL_RCC_OscConfig+0x1078>)
 8002012:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002014:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002018:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 800201c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002020:	6011      	str	r1, [r2, #0]
 8002022:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002026:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 800202a:	6812      	ldr	r2, [r2, #0]
 800202c:	fa92 f1a2 	rbit	r1, r2
 8002030:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002034:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8002038:	6011      	str	r1, [r2, #0]
  return result;
 800203a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800203e:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8002042:	6812      	ldr	r2, [r2, #0]
 8002044:	fab2 f282 	clz	r2, r2
 8002048:	b2d2      	uxtb	r2, r2
 800204a:	f042 0220 	orr.w	r2, r2, #32
 800204e:	b2d2      	uxtb	r2, r2
 8002050:	f002 021f 	and.w	r2, r2, #31
 8002054:	2101      	movs	r1, #1
 8002056:	fa01 f202 	lsl.w	r2, r1, r2
 800205a:	4013      	ands	r3, r2
 800205c:	2b00      	cmp	r3, #0
 800205e:	d180      	bne.n	8001f62 <HAL_RCC_OscConfig+0xf1a>
 8002060:	e027      	b.n	80020b2 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002062:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002066:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	69db      	ldr	r3, [r3, #28]
 800206e:	2b01      	cmp	r3, #1
 8002070:	d101      	bne.n	8002076 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8002072:	2301      	movs	r3, #1
 8002074:	e01e      	b.n	80020b4 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002076:	4b12      	ldr	r3, [pc, #72]	; (80020c0 <HAL_RCC_OscConfig+0x1078>)
 8002078:	685b      	ldr	r3, [r3, #4]
 800207a:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800207e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002082:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002086:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800208a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	6a1b      	ldr	r3, [r3, #32]
 8002092:	429a      	cmp	r2, r3
 8002094:	d10b      	bne.n	80020ae <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8002096:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800209a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800209e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020a2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80020aa:	429a      	cmp	r2, r3
 80020ac:	d001      	beq.n	80020b2 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 80020ae:	2301      	movs	r3, #1
 80020b0:	e000      	b.n	80020b4 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 80020b2:	2300      	movs	r3, #0
}
 80020b4:	4618      	mov	r0, r3
 80020b6:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}
 80020be:	bf00      	nop
 80020c0:	40021000 	.word	0x40021000

080020c4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b09e      	sub	sp, #120	; 0x78
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
 80020cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80020ce:	2300      	movs	r3, #0
 80020d0:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d101      	bne.n	80020dc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80020d8:	2301      	movs	r3, #1
 80020da:	e162      	b.n	80023a2 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80020dc:	4b90      	ldr	r3, [pc, #576]	; (8002320 <HAL_RCC_ClockConfig+0x25c>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f003 0307 	and.w	r3, r3, #7
 80020e4:	683a      	ldr	r2, [r7, #0]
 80020e6:	429a      	cmp	r2, r3
 80020e8:	d910      	bls.n	800210c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020ea:	4b8d      	ldr	r3, [pc, #564]	; (8002320 <HAL_RCC_ClockConfig+0x25c>)
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f023 0207 	bic.w	r2, r3, #7
 80020f2:	498b      	ldr	r1, [pc, #556]	; (8002320 <HAL_RCC_ClockConfig+0x25c>)
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	4313      	orrs	r3, r2
 80020f8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80020fa:	4b89      	ldr	r3, [pc, #548]	; (8002320 <HAL_RCC_ClockConfig+0x25c>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f003 0307 	and.w	r3, r3, #7
 8002102:	683a      	ldr	r2, [r7, #0]
 8002104:	429a      	cmp	r2, r3
 8002106:	d001      	beq.n	800210c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002108:	2301      	movs	r3, #1
 800210a:	e14a      	b.n	80023a2 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f003 0302 	and.w	r3, r3, #2
 8002114:	2b00      	cmp	r3, #0
 8002116:	d008      	beq.n	800212a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002118:	4b82      	ldr	r3, [pc, #520]	; (8002324 <HAL_RCC_ClockConfig+0x260>)
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	689b      	ldr	r3, [r3, #8]
 8002124:	497f      	ldr	r1, [pc, #508]	; (8002324 <HAL_RCC_ClockConfig+0x260>)
 8002126:	4313      	orrs	r3, r2
 8002128:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f003 0301 	and.w	r3, r3, #1
 8002132:	2b00      	cmp	r3, #0
 8002134:	f000 80dc 	beq.w	80022f0 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	685b      	ldr	r3, [r3, #4]
 800213c:	2b01      	cmp	r3, #1
 800213e:	d13c      	bne.n	80021ba <HAL_RCC_ClockConfig+0xf6>
 8002140:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002144:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002146:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002148:	fa93 f3a3 	rbit	r3, r3
 800214c:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800214e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002150:	fab3 f383 	clz	r3, r3
 8002154:	b2db      	uxtb	r3, r3
 8002156:	095b      	lsrs	r3, r3, #5
 8002158:	b2db      	uxtb	r3, r3
 800215a:	f043 0301 	orr.w	r3, r3, #1
 800215e:	b2db      	uxtb	r3, r3
 8002160:	2b01      	cmp	r3, #1
 8002162:	d102      	bne.n	800216a <HAL_RCC_ClockConfig+0xa6>
 8002164:	4b6f      	ldr	r3, [pc, #444]	; (8002324 <HAL_RCC_ClockConfig+0x260>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	e00f      	b.n	800218a <HAL_RCC_ClockConfig+0xc6>
 800216a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800216e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002170:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002172:	fa93 f3a3 	rbit	r3, r3
 8002176:	667b      	str	r3, [r7, #100]	; 0x64
 8002178:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800217c:	663b      	str	r3, [r7, #96]	; 0x60
 800217e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002180:	fa93 f3a3 	rbit	r3, r3
 8002184:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002186:	4b67      	ldr	r3, [pc, #412]	; (8002324 <HAL_RCC_ClockConfig+0x260>)
 8002188:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800218a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800218e:	65ba      	str	r2, [r7, #88]	; 0x58
 8002190:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002192:	fa92 f2a2 	rbit	r2, r2
 8002196:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8002198:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800219a:	fab2 f282 	clz	r2, r2
 800219e:	b2d2      	uxtb	r2, r2
 80021a0:	f042 0220 	orr.w	r2, r2, #32
 80021a4:	b2d2      	uxtb	r2, r2
 80021a6:	f002 021f 	and.w	r2, r2, #31
 80021aa:	2101      	movs	r1, #1
 80021ac:	fa01 f202 	lsl.w	r2, r1, r2
 80021b0:	4013      	ands	r3, r2
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d17b      	bne.n	80022ae <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80021b6:	2301      	movs	r3, #1
 80021b8:	e0f3      	b.n	80023a2 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	685b      	ldr	r3, [r3, #4]
 80021be:	2b02      	cmp	r3, #2
 80021c0:	d13c      	bne.n	800223c <HAL_RCC_ClockConfig+0x178>
 80021c2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80021c6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021c8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80021ca:	fa93 f3a3 	rbit	r3, r3
 80021ce:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80021d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021d2:	fab3 f383 	clz	r3, r3
 80021d6:	b2db      	uxtb	r3, r3
 80021d8:	095b      	lsrs	r3, r3, #5
 80021da:	b2db      	uxtb	r3, r3
 80021dc:	f043 0301 	orr.w	r3, r3, #1
 80021e0:	b2db      	uxtb	r3, r3
 80021e2:	2b01      	cmp	r3, #1
 80021e4:	d102      	bne.n	80021ec <HAL_RCC_ClockConfig+0x128>
 80021e6:	4b4f      	ldr	r3, [pc, #316]	; (8002324 <HAL_RCC_ClockConfig+0x260>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	e00f      	b.n	800220c <HAL_RCC_ClockConfig+0x148>
 80021ec:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80021f0:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80021f4:	fa93 f3a3 	rbit	r3, r3
 80021f8:	647b      	str	r3, [r7, #68]	; 0x44
 80021fa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80021fe:	643b      	str	r3, [r7, #64]	; 0x40
 8002200:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002202:	fa93 f3a3 	rbit	r3, r3
 8002206:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002208:	4b46      	ldr	r3, [pc, #280]	; (8002324 <HAL_RCC_ClockConfig+0x260>)
 800220a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800220c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002210:	63ba      	str	r2, [r7, #56]	; 0x38
 8002212:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002214:	fa92 f2a2 	rbit	r2, r2
 8002218:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800221a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800221c:	fab2 f282 	clz	r2, r2
 8002220:	b2d2      	uxtb	r2, r2
 8002222:	f042 0220 	orr.w	r2, r2, #32
 8002226:	b2d2      	uxtb	r2, r2
 8002228:	f002 021f 	and.w	r2, r2, #31
 800222c:	2101      	movs	r1, #1
 800222e:	fa01 f202 	lsl.w	r2, r1, r2
 8002232:	4013      	ands	r3, r2
 8002234:	2b00      	cmp	r3, #0
 8002236:	d13a      	bne.n	80022ae <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002238:	2301      	movs	r3, #1
 800223a:	e0b2      	b.n	80023a2 <HAL_RCC_ClockConfig+0x2de>
 800223c:	2302      	movs	r3, #2
 800223e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002240:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002242:	fa93 f3a3 	rbit	r3, r3
 8002246:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002248:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800224a:	fab3 f383 	clz	r3, r3
 800224e:	b2db      	uxtb	r3, r3
 8002250:	095b      	lsrs	r3, r3, #5
 8002252:	b2db      	uxtb	r3, r3
 8002254:	f043 0301 	orr.w	r3, r3, #1
 8002258:	b2db      	uxtb	r3, r3
 800225a:	2b01      	cmp	r3, #1
 800225c:	d102      	bne.n	8002264 <HAL_RCC_ClockConfig+0x1a0>
 800225e:	4b31      	ldr	r3, [pc, #196]	; (8002324 <HAL_RCC_ClockConfig+0x260>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	e00d      	b.n	8002280 <HAL_RCC_ClockConfig+0x1bc>
 8002264:	2302      	movs	r3, #2
 8002266:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002268:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800226a:	fa93 f3a3 	rbit	r3, r3
 800226e:	627b      	str	r3, [r7, #36]	; 0x24
 8002270:	2302      	movs	r3, #2
 8002272:	623b      	str	r3, [r7, #32]
 8002274:	6a3b      	ldr	r3, [r7, #32]
 8002276:	fa93 f3a3 	rbit	r3, r3
 800227a:	61fb      	str	r3, [r7, #28]
 800227c:	4b29      	ldr	r3, [pc, #164]	; (8002324 <HAL_RCC_ClockConfig+0x260>)
 800227e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002280:	2202      	movs	r2, #2
 8002282:	61ba      	str	r2, [r7, #24]
 8002284:	69ba      	ldr	r2, [r7, #24]
 8002286:	fa92 f2a2 	rbit	r2, r2
 800228a:	617a      	str	r2, [r7, #20]
  return result;
 800228c:	697a      	ldr	r2, [r7, #20]
 800228e:	fab2 f282 	clz	r2, r2
 8002292:	b2d2      	uxtb	r2, r2
 8002294:	f042 0220 	orr.w	r2, r2, #32
 8002298:	b2d2      	uxtb	r2, r2
 800229a:	f002 021f 	and.w	r2, r2, #31
 800229e:	2101      	movs	r1, #1
 80022a0:	fa01 f202 	lsl.w	r2, r1, r2
 80022a4:	4013      	ands	r3, r2
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d101      	bne.n	80022ae <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80022aa:	2301      	movs	r3, #1
 80022ac:	e079      	b.n	80023a2 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80022ae:	4b1d      	ldr	r3, [pc, #116]	; (8002324 <HAL_RCC_ClockConfig+0x260>)
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	f023 0203 	bic.w	r2, r3, #3
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	491a      	ldr	r1, [pc, #104]	; (8002324 <HAL_RCC_ClockConfig+0x260>)
 80022bc:	4313      	orrs	r3, r2
 80022be:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80022c0:	f7fe fa38 	bl	8000734 <HAL_GetTick>
 80022c4:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022c6:	e00a      	b.n	80022de <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022c8:	f7fe fa34 	bl	8000734 <HAL_GetTick>
 80022cc:	4602      	mov	r2, r0
 80022ce:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80022d0:	1ad3      	subs	r3, r2, r3
 80022d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d901      	bls.n	80022de <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80022da:	2303      	movs	r3, #3
 80022dc:	e061      	b.n	80023a2 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022de:	4b11      	ldr	r3, [pc, #68]	; (8002324 <HAL_RCC_ClockConfig+0x260>)
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	f003 020c 	and.w	r2, r3, #12
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	009b      	lsls	r3, r3, #2
 80022ec:	429a      	cmp	r2, r3
 80022ee:	d1eb      	bne.n	80022c8 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80022f0:	4b0b      	ldr	r3, [pc, #44]	; (8002320 <HAL_RCC_ClockConfig+0x25c>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f003 0307 	and.w	r3, r3, #7
 80022f8:	683a      	ldr	r2, [r7, #0]
 80022fa:	429a      	cmp	r2, r3
 80022fc:	d214      	bcs.n	8002328 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022fe:	4b08      	ldr	r3, [pc, #32]	; (8002320 <HAL_RCC_ClockConfig+0x25c>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f023 0207 	bic.w	r2, r3, #7
 8002306:	4906      	ldr	r1, [pc, #24]	; (8002320 <HAL_RCC_ClockConfig+0x25c>)
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	4313      	orrs	r3, r2
 800230c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800230e:	4b04      	ldr	r3, [pc, #16]	; (8002320 <HAL_RCC_ClockConfig+0x25c>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f003 0307 	and.w	r3, r3, #7
 8002316:	683a      	ldr	r2, [r7, #0]
 8002318:	429a      	cmp	r2, r3
 800231a:	d005      	beq.n	8002328 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 800231c:	2301      	movs	r3, #1
 800231e:	e040      	b.n	80023a2 <HAL_RCC_ClockConfig+0x2de>
 8002320:	40022000 	.word	0x40022000
 8002324:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f003 0304 	and.w	r3, r3, #4
 8002330:	2b00      	cmp	r3, #0
 8002332:	d008      	beq.n	8002346 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002334:	4b1d      	ldr	r3, [pc, #116]	; (80023ac <HAL_RCC_ClockConfig+0x2e8>)
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	68db      	ldr	r3, [r3, #12]
 8002340:	491a      	ldr	r1, [pc, #104]	; (80023ac <HAL_RCC_ClockConfig+0x2e8>)
 8002342:	4313      	orrs	r3, r2
 8002344:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f003 0308 	and.w	r3, r3, #8
 800234e:	2b00      	cmp	r3, #0
 8002350:	d009      	beq.n	8002366 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002352:	4b16      	ldr	r3, [pc, #88]	; (80023ac <HAL_RCC_ClockConfig+0x2e8>)
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	691b      	ldr	r3, [r3, #16]
 800235e:	00db      	lsls	r3, r3, #3
 8002360:	4912      	ldr	r1, [pc, #72]	; (80023ac <HAL_RCC_ClockConfig+0x2e8>)
 8002362:	4313      	orrs	r3, r2
 8002364:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002366:	f000 f829 	bl	80023bc <HAL_RCC_GetSysClockFreq>
 800236a:	4601      	mov	r1, r0
 800236c:	4b0f      	ldr	r3, [pc, #60]	; (80023ac <HAL_RCC_ClockConfig+0x2e8>)
 800236e:	685b      	ldr	r3, [r3, #4]
 8002370:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002374:	22f0      	movs	r2, #240	; 0xf0
 8002376:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002378:	693a      	ldr	r2, [r7, #16]
 800237a:	fa92 f2a2 	rbit	r2, r2
 800237e:	60fa      	str	r2, [r7, #12]
  return result;
 8002380:	68fa      	ldr	r2, [r7, #12]
 8002382:	fab2 f282 	clz	r2, r2
 8002386:	b2d2      	uxtb	r2, r2
 8002388:	40d3      	lsrs	r3, r2
 800238a:	4a09      	ldr	r2, [pc, #36]	; (80023b0 <HAL_RCC_ClockConfig+0x2ec>)
 800238c:	5cd3      	ldrb	r3, [r2, r3]
 800238e:	fa21 f303 	lsr.w	r3, r1, r3
 8002392:	4a08      	ldr	r2, [pc, #32]	; (80023b4 <HAL_RCC_ClockConfig+0x2f0>)
 8002394:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002396:	4b08      	ldr	r3, [pc, #32]	; (80023b8 <HAL_RCC_ClockConfig+0x2f4>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	4618      	mov	r0, r3
 800239c:	f7fe f986 	bl	80006ac <HAL_InitTick>
  
  return HAL_OK;
 80023a0:	2300      	movs	r3, #0
}
 80023a2:	4618      	mov	r0, r3
 80023a4:	3778      	adds	r7, #120	; 0x78
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bd80      	pop	{r7, pc}
 80023aa:	bf00      	nop
 80023ac:	40021000 	.word	0x40021000
 80023b0:	08003a90 	.word	0x08003a90
 80023b4:	20000000 	.word	0x20000000
 80023b8:	20000004 	.word	0x20000004

080023bc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80023bc:	b480      	push	{r7}
 80023be:	b08b      	sub	sp, #44	; 0x2c
 80023c0:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80023c2:	2300      	movs	r3, #0
 80023c4:	61fb      	str	r3, [r7, #28]
 80023c6:	2300      	movs	r3, #0
 80023c8:	61bb      	str	r3, [r7, #24]
 80023ca:	2300      	movs	r3, #0
 80023cc:	627b      	str	r3, [r7, #36]	; 0x24
 80023ce:	2300      	movs	r3, #0
 80023d0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80023d2:	2300      	movs	r3, #0
 80023d4:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80023d6:	4b29      	ldr	r3, [pc, #164]	; (800247c <HAL_RCC_GetSysClockFreq+0xc0>)
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80023dc:	69fb      	ldr	r3, [r7, #28]
 80023de:	f003 030c 	and.w	r3, r3, #12
 80023e2:	2b04      	cmp	r3, #4
 80023e4:	d002      	beq.n	80023ec <HAL_RCC_GetSysClockFreq+0x30>
 80023e6:	2b08      	cmp	r3, #8
 80023e8:	d003      	beq.n	80023f2 <HAL_RCC_GetSysClockFreq+0x36>
 80023ea:	e03c      	b.n	8002466 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80023ec:	4b24      	ldr	r3, [pc, #144]	; (8002480 <HAL_RCC_GetSysClockFreq+0xc4>)
 80023ee:	623b      	str	r3, [r7, #32]
      break;
 80023f0:	e03c      	b.n	800246c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80023f2:	69fb      	ldr	r3, [r7, #28]
 80023f4:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80023f8:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80023fc:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023fe:	68ba      	ldr	r2, [r7, #8]
 8002400:	fa92 f2a2 	rbit	r2, r2
 8002404:	607a      	str	r2, [r7, #4]
  return result;
 8002406:	687a      	ldr	r2, [r7, #4]
 8002408:	fab2 f282 	clz	r2, r2
 800240c:	b2d2      	uxtb	r2, r2
 800240e:	40d3      	lsrs	r3, r2
 8002410:	4a1c      	ldr	r2, [pc, #112]	; (8002484 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002412:	5cd3      	ldrb	r3, [r2, r3]
 8002414:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002416:	4b19      	ldr	r3, [pc, #100]	; (800247c <HAL_RCC_GetSysClockFreq+0xc0>)
 8002418:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800241a:	f003 030f 	and.w	r3, r3, #15
 800241e:	220f      	movs	r2, #15
 8002420:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002422:	693a      	ldr	r2, [r7, #16]
 8002424:	fa92 f2a2 	rbit	r2, r2
 8002428:	60fa      	str	r2, [r7, #12]
  return result;
 800242a:	68fa      	ldr	r2, [r7, #12]
 800242c:	fab2 f282 	clz	r2, r2
 8002430:	b2d2      	uxtb	r2, r2
 8002432:	40d3      	lsrs	r3, r2
 8002434:	4a14      	ldr	r2, [pc, #80]	; (8002488 <HAL_RCC_GetSysClockFreq+0xcc>)
 8002436:	5cd3      	ldrb	r3, [r2, r3]
 8002438:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800243a:	69fb      	ldr	r3, [r7, #28]
 800243c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002440:	2b00      	cmp	r3, #0
 8002442:	d008      	beq.n	8002456 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002444:	4a0e      	ldr	r2, [pc, #56]	; (8002480 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002446:	69bb      	ldr	r3, [r7, #24]
 8002448:	fbb2 f2f3 	udiv	r2, r2, r3
 800244c:	697b      	ldr	r3, [r7, #20]
 800244e:	fb02 f303 	mul.w	r3, r2, r3
 8002452:	627b      	str	r3, [r7, #36]	; 0x24
 8002454:	e004      	b.n	8002460 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002456:	697b      	ldr	r3, [r7, #20]
 8002458:	4a0c      	ldr	r2, [pc, #48]	; (800248c <HAL_RCC_GetSysClockFreq+0xd0>)
 800245a:	fb02 f303 	mul.w	r3, r2, r3
 800245e:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002462:	623b      	str	r3, [r7, #32]
      break;
 8002464:	e002      	b.n	800246c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002466:	4b06      	ldr	r3, [pc, #24]	; (8002480 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002468:	623b      	str	r3, [r7, #32]
      break;
 800246a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800246c:	6a3b      	ldr	r3, [r7, #32]
}
 800246e:	4618      	mov	r0, r3
 8002470:	372c      	adds	r7, #44	; 0x2c
 8002472:	46bd      	mov	sp, r7
 8002474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002478:	4770      	bx	lr
 800247a:	bf00      	nop
 800247c:	40021000 	.word	0x40021000
 8002480:	007a1200 	.word	0x007a1200
 8002484:	08003aa8 	.word	0x08003aa8
 8002488:	08003ab8 	.word	0x08003ab8
 800248c:	003d0900 	.word	0x003d0900

08002490 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002490:	b480      	push	{r7}
 8002492:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002494:	4b03      	ldr	r3, [pc, #12]	; (80024a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8002496:	681b      	ldr	r3, [r3, #0]
}
 8002498:	4618      	mov	r0, r3
 800249a:	46bd      	mov	sp, r7
 800249c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a0:	4770      	bx	lr
 80024a2:	bf00      	nop
 80024a4:	20000000 	.word	0x20000000

080024a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b082      	sub	sp, #8
 80024ac:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80024ae:	f7ff ffef 	bl	8002490 <HAL_RCC_GetHCLKFreq>
 80024b2:	4601      	mov	r1, r0
 80024b4:	4b0b      	ldr	r3, [pc, #44]	; (80024e4 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80024bc:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80024c0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024c2:	687a      	ldr	r2, [r7, #4]
 80024c4:	fa92 f2a2 	rbit	r2, r2
 80024c8:	603a      	str	r2, [r7, #0]
  return result;
 80024ca:	683a      	ldr	r2, [r7, #0]
 80024cc:	fab2 f282 	clz	r2, r2
 80024d0:	b2d2      	uxtb	r2, r2
 80024d2:	40d3      	lsrs	r3, r2
 80024d4:	4a04      	ldr	r2, [pc, #16]	; (80024e8 <HAL_RCC_GetPCLK1Freq+0x40>)
 80024d6:	5cd3      	ldrb	r3, [r2, r3]
 80024d8:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80024dc:	4618      	mov	r0, r3
 80024de:	3708      	adds	r7, #8
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bd80      	pop	{r7, pc}
 80024e4:	40021000 	.word	0x40021000
 80024e8:	08003aa0 	.word	0x08003aa0

080024ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b082      	sub	sp, #8
 80024f0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80024f2:	f7ff ffcd 	bl	8002490 <HAL_RCC_GetHCLKFreq>
 80024f6:	4601      	mov	r1, r0
 80024f8:	4b0b      	ldr	r3, [pc, #44]	; (8002528 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80024fa:	685b      	ldr	r3, [r3, #4]
 80024fc:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8002500:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8002504:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002506:	687a      	ldr	r2, [r7, #4]
 8002508:	fa92 f2a2 	rbit	r2, r2
 800250c:	603a      	str	r2, [r7, #0]
  return result;
 800250e:	683a      	ldr	r2, [r7, #0]
 8002510:	fab2 f282 	clz	r2, r2
 8002514:	b2d2      	uxtb	r2, r2
 8002516:	40d3      	lsrs	r3, r2
 8002518:	4a04      	ldr	r2, [pc, #16]	; (800252c <HAL_RCC_GetPCLK2Freq+0x40>)
 800251a:	5cd3      	ldrb	r3, [r2, r3]
 800251c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002520:	4618      	mov	r0, r3
 8002522:	3708      	adds	r7, #8
 8002524:	46bd      	mov	sp, r7
 8002526:	bd80      	pop	{r7, pc}
 8002528:	40021000 	.word	0x40021000
 800252c:	08003aa0 	.word	0x08003aa0

08002530 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b092      	sub	sp, #72	; 0x48
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002538:	2300      	movs	r3, #0
 800253a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 800253c:	2300      	movs	r3, #0
 800253e:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8002540:	2300      	movs	r3, #0
 8002542:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800254e:	2b00      	cmp	r3, #0
 8002550:	f000 80d4 	beq.w	80026fc <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002554:	4b4e      	ldr	r3, [pc, #312]	; (8002690 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002556:	69db      	ldr	r3, [r3, #28]
 8002558:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800255c:	2b00      	cmp	r3, #0
 800255e:	d10e      	bne.n	800257e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002560:	4b4b      	ldr	r3, [pc, #300]	; (8002690 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002562:	69db      	ldr	r3, [r3, #28]
 8002564:	4a4a      	ldr	r2, [pc, #296]	; (8002690 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002566:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800256a:	61d3      	str	r3, [r2, #28]
 800256c:	4b48      	ldr	r3, [pc, #288]	; (8002690 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800256e:	69db      	ldr	r3, [r3, #28]
 8002570:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002574:	60bb      	str	r3, [r7, #8]
 8002576:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002578:	2301      	movs	r3, #1
 800257a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800257e:	4b45      	ldr	r3, [pc, #276]	; (8002694 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002586:	2b00      	cmp	r3, #0
 8002588:	d118      	bne.n	80025bc <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800258a:	4b42      	ldr	r3, [pc, #264]	; (8002694 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	4a41      	ldr	r2, [pc, #260]	; (8002694 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002590:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002594:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002596:	f7fe f8cd 	bl	8000734 <HAL_GetTick>
 800259a:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800259c:	e008      	b.n	80025b0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800259e:	f7fe f8c9 	bl	8000734 <HAL_GetTick>
 80025a2:	4602      	mov	r2, r0
 80025a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80025a6:	1ad3      	subs	r3, r2, r3
 80025a8:	2b64      	cmp	r3, #100	; 0x64
 80025aa:	d901      	bls.n	80025b0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80025ac:	2303      	movs	r3, #3
 80025ae:	e169      	b.n	8002884 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025b0:	4b38      	ldr	r3, [pc, #224]	; (8002694 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d0f0      	beq.n	800259e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80025bc:	4b34      	ldr	r3, [pc, #208]	; (8002690 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80025be:	6a1b      	ldr	r3, [r3, #32]
 80025c0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80025c4:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80025c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	f000 8084 	beq.w	80026d6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	685b      	ldr	r3, [r3, #4]
 80025d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80025d6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80025d8:	429a      	cmp	r2, r3
 80025da:	d07c      	beq.n	80026d6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80025dc:	4b2c      	ldr	r3, [pc, #176]	; (8002690 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80025de:	6a1b      	ldr	r3, [r3, #32]
 80025e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80025e4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80025e6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80025ea:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025ee:	fa93 f3a3 	rbit	r3, r3
 80025f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80025f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80025f6:	fab3 f383 	clz	r3, r3
 80025fa:	b2db      	uxtb	r3, r3
 80025fc:	461a      	mov	r2, r3
 80025fe:	4b26      	ldr	r3, [pc, #152]	; (8002698 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002600:	4413      	add	r3, r2
 8002602:	009b      	lsls	r3, r3, #2
 8002604:	461a      	mov	r2, r3
 8002606:	2301      	movs	r3, #1
 8002608:	6013      	str	r3, [r2, #0]
 800260a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800260e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002610:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002612:	fa93 f3a3 	rbit	r3, r3
 8002616:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002618:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800261a:	fab3 f383 	clz	r3, r3
 800261e:	b2db      	uxtb	r3, r3
 8002620:	461a      	mov	r2, r3
 8002622:	4b1d      	ldr	r3, [pc, #116]	; (8002698 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002624:	4413      	add	r3, r2
 8002626:	009b      	lsls	r3, r3, #2
 8002628:	461a      	mov	r2, r3
 800262a:	2300      	movs	r3, #0
 800262c:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800262e:	4a18      	ldr	r2, [pc, #96]	; (8002690 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002630:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002632:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002634:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002636:	f003 0301 	and.w	r3, r3, #1
 800263a:	2b00      	cmp	r3, #0
 800263c:	d04b      	beq.n	80026d6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800263e:	f7fe f879 	bl	8000734 <HAL_GetTick>
 8002642:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002644:	e00a      	b.n	800265c <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002646:	f7fe f875 	bl	8000734 <HAL_GetTick>
 800264a:	4602      	mov	r2, r0
 800264c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800264e:	1ad3      	subs	r3, r2, r3
 8002650:	f241 3288 	movw	r2, #5000	; 0x1388
 8002654:	4293      	cmp	r3, r2
 8002656:	d901      	bls.n	800265c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8002658:	2303      	movs	r3, #3
 800265a:	e113      	b.n	8002884 <HAL_RCCEx_PeriphCLKConfig+0x354>
 800265c:	2302      	movs	r3, #2
 800265e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002660:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002662:	fa93 f3a3 	rbit	r3, r3
 8002666:	627b      	str	r3, [r7, #36]	; 0x24
 8002668:	2302      	movs	r3, #2
 800266a:	623b      	str	r3, [r7, #32]
 800266c:	6a3b      	ldr	r3, [r7, #32]
 800266e:	fa93 f3a3 	rbit	r3, r3
 8002672:	61fb      	str	r3, [r7, #28]
  return result;
 8002674:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002676:	fab3 f383 	clz	r3, r3
 800267a:	b2db      	uxtb	r3, r3
 800267c:	095b      	lsrs	r3, r3, #5
 800267e:	b2db      	uxtb	r3, r3
 8002680:	f043 0302 	orr.w	r3, r3, #2
 8002684:	b2db      	uxtb	r3, r3
 8002686:	2b02      	cmp	r3, #2
 8002688:	d108      	bne.n	800269c <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800268a:	4b01      	ldr	r3, [pc, #4]	; (8002690 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800268c:	6a1b      	ldr	r3, [r3, #32]
 800268e:	e00d      	b.n	80026ac <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8002690:	40021000 	.word	0x40021000
 8002694:	40007000 	.word	0x40007000
 8002698:	10908100 	.word	0x10908100
 800269c:	2302      	movs	r3, #2
 800269e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026a0:	69bb      	ldr	r3, [r7, #24]
 80026a2:	fa93 f3a3 	rbit	r3, r3
 80026a6:	617b      	str	r3, [r7, #20]
 80026a8:	4b78      	ldr	r3, [pc, #480]	; (800288c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80026aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026ac:	2202      	movs	r2, #2
 80026ae:	613a      	str	r2, [r7, #16]
 80026b0:	693a      	ldr	r2, [r7, #16]
 80026b2:	fa92 f2a2 	rbit	r2, r2
 80026b6:	60fa      	str	r2, [r7, #12]
  return result;
 80026b8:	68fa      	ldr	r2, [r7, #12]
 80026ba:	fab2 f282 	clz	r2, r2
 80026be:	b2d2      	uxtb	r2, r2
 80026c0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80026c4:	b2d2      	uxtb	r2, r2
 80026c6:	f002 021f 	and.w	r2, r2, #31
 80026ca:	2101      	movs	r1, #1
 80026cc:	fa01 f202 	lsl.w	r2, r1, r2
 80026d0:	4013      	ands	r3, r2
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d0b7      	beq.n	8002646 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80026d6:	4b6d      	ldr	r3, [pc, #436]	; (800288c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80026d8:	6a1b      	ldr	r3, [r3, #32]
 80026da:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	496a      	ldr	r1, [pc, #424]	; (800288c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80026e4:	4313      	orrs	r3, r2
 80026e6:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80026e8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80026ec:	2b01      	cmp	r3, #1
 80026ee:	d105      	bne.n	80026fc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80026f0:	4b66      	ldr	r3, [pc, #408]	; (800288c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80026f2:	69db      	ldr	r3, [r3, #28]
 80026f4:	4a65      	ldr	r2, [pc, #404]	; (800288c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80026f6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80026fa:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f003 0301 	and.w	r3, r3, #1
 8002704:	2b00      	cmp	r3, #0
 8002706:	d008      	beq.n	800271a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002708:	4b60      	ldr	r3, [pc, #384]	; (800288c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800270a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800270c:	f023 0203 	bic.w	r2, r3, #3
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	689b      	ldr	r3, [r3, #8]
 8002714:	495d      	ldr	r1, [pc, #372]	; (800288c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002716:	4313      	orrs	r3, r2
 8002718:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f003 0302 	and.w	r3, r3, #2
 8002722:	2b00      	cmp	r3, #0
 8002724:	d008      	beq.n	8002738 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002726:	4b59      	ldr	r3, [pc, #356]	; (800288c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800272a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	68db      	ldr	r3, [r3, #12]
 8002732:	4956      	ldr	r1, [pc, #344]	; (800288c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002734:	4313      	orrs	r3, r2
 8002736:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f003 0304 	and.w	r3, r3, #4
 8002740:	2b00      	cmp	r3, #0
 8002742:	d008      	beq.n	8002756 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002744:	4b51      	ldr	r3, [pc, #324]	; (800288c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002746:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002748:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	691b      	ldr	r3, [r3, #16]
 8002750:	494e      	ldr	r1, [pc, #312]	; (800288c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002752:	4313      	orrs	r3, r2
 8002754:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f003 0320 	and.w	r3, r3, #32
 800275e:	2b00      	cmp	r3, #0
 8002760:	d008      	beq.n	8002774 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002762:	4b4a      	ldr	r3, [pc, #296]	; (800288c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002766:	f023 0210 	bic.w	r2, r3, #16
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	69db      	ldr	r3, [r3, #28]
 800276e:	4947      	ldr	r1, [pc, #284]	; (800288c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002770:	4313      	orrs	r3, r2
 8002772:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800277c:	2b00      	cmp	r3, #0
 800277e:	d008      	beq.n	8002792 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8002780:	4b42      	ldr	r3, [pc, #264]	; (800288c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002782:	685b      	ldr	r3, [r3, #4]
 8002784:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800278c:	493f      	ldr	r1, [pc, #252]	; (800288c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800278e:	4313      	orrs	r3, r2
 8002790:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800279a:	2b00      	cmp	r3, #0
 800279c:	d008      	beq.n	80027b0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800279e:	4b3b      	ldr	r3, [pc, #236]	; (800288c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80027a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027a2:	f023 0220 	bic.w	r2, r3, #32
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6a1b      	ldr	r3, [r3, #32]
 80027aa:	4938      	ldr	r1, [pc, #224]	; (800288c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80027ac:	4313      	orrs	r3, r2
 80027ae:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f003 0308 	and.w	r3, r3, #8
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d008      	beq.n	80027ce <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80027bc:	4b33      	ldr	r3, [pc, #204]	; (800288c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80027be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027c0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	695b      	ldr	r3, [r3, #20]
 80027c8:	4930      	ldr	r1, [pc, #192]	; (800288c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80027ca:	4313      	orrs	r3, r2
 80027cc:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f003 0310 	and.w	r3, r3, #16
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d008      	beq.n	80027ec <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80027da:	4b2c      	ldr	r3, [pc, #176]	; (800288c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80027dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027de:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	699b      	ldr	r3, [r3, #24]
 80027e6:	4929      	ldr	r1, [pc, #164]	; (800288c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80027e8:	4313      	orrs	r3, r2
 80027ea:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d008      	beq.n	800280a <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80027f8:	4b24      	ldr	r3, [pc, #144]	; (800288c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002804:	4921      	ldr	r1, [pc, #132]	; (800288c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002806:	4313      	orrs	r3, r2
 8002808:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002812:	2b00      	cmp	r3, #0
 8002814:	d008      	beq.n	8002828 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002816:	4b1d      	ldr	r3, [pc, #116]	; (800288c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002818:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800281a:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002822:	491a      	ldr	r1, [pc, #104]	; (800288c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002824:	4313      	orrs	r3, r2
 8002826:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002830:	2b00      	cmp	r3, #0
 8002832:	d008      	beq.n	8002846 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8002834:	4b15      	ldr	r3, [pc, #84]	; (800288c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002836:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002838:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002840:	4912      	ldr	r1, [pc, #72]	; (800288c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002842:	4313      	orrs	r3, r2
 8002844:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800284e:	2b00      	cmp	r3, #0
 8002850:	d008      	beq.n	8002864 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002852:	4b0e      	ldr	r3, [pc, #56]	; (800288c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002856:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800285e:	490b      	ldr	r1, [pc, #44]	; (800288c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002860:	4313      	orrs	r3, r2
 8002862:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800286c:	2b00      	cmp	r3, #0
 800286e:	d008      	beq.n	8002882 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8002870:	4b06      	ldr	r3, [pc, #24]	; (800288c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002872:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002874:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800287c:	4903      	ldr	r1, [pc, #12]	; (800288c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800287e:	4313      	orrs	r3, r2
 8002880:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002882:	2300      	movs	r3, #0
}
 8002884:	4618      	mov	r0, r3
 8002886:	3748      	adds	r7, #72	; 0x48
 8002888:	46bd      	mov	sp, r7
 800288a:	bd80      	pop	{r7, pc}
 800288c:	40021000 	.word	0x40021000

08002890 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b082      	sub	sp, #8
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2b00      	cmp	r3, #0
 800289c:	d101      	bne.n	80028a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800289e:	2301      	movs	r3, #1
 80028a0:	e040      	b.n	8002924 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d106      	bne.n	80028b8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	2200      	movs	r2, #0
 80028ae:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80028b2:	6878      	ldr	r0, [r7, #4]
 80028b4:	f7fd fdf4 	bl	80004a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2224      	movs	r2, #36	; 0x24
 80028bc:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	681a      	ldr	r2, [r3, #0]
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f022 0201 	bic.w	r2, r2, #1
 80028cc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80028ce:	6878      	ldr	r0, [r7, #4]
 80028d0:	f000 fc72 	bl	80031b8 <UART_SetConfig>
 80028d4:	4603      	mov	r3, r0
 80028d6:	2b01      	cmp	r3, #1
 80028d8:	d101      	bne.n	80028de <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80028da:	2301      	movs	r3, #1
 80028dc:	e022      	b.n	8002924 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d002      	beq.n	80028ec <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80028e6:	6878      	ldr	r0, [r7, #4]
 80028e8:	f000 fe3a 	bl	8003560 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	685a      	ldr	r2, [r3, #4]
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80028fa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	689a      	ldr	r2, [r3, #8]
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800290a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	681a      	ldr	r2, [r3, #0]
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f042 0201 	orr.w	r2, r2, #1
 800291a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800291c:	6878      	ldr	r0, [r7, #4]
 800291e:	f000 fec1 	bl	80036a4 <UART_CheckIdleState>
 8002922:	4603      	mov	r3, r0
}
 8002924:	4618      	mov	r0, r3
 8002926:	3708      	adds	r7, #8
 8002928:	46bd      	mov	sp, r7
 800292a:	bd80      	pop	{r7, pc}

0800292c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b08a      	sub	sp, #40	; 0x28
 8002930:	af02      	add	r7, sp, #8
 8002932:	60f8      	str	r0, [r7, #12]
 8002934:	60b9      	str	r1, [r7, #8]
 8002936:	603b      	str	r3, [r7, #0]
 8002938:	4613      	mov	r3, r2
 800293a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002940:	2b20      	cmp	r3, #32
 8002942:	d178      	bne.n	8002a36 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002944:	68bb      	ldr	r3, [r7, #8]
 8002946:	2b00      	cmp	r3, #0
 8002948:	d002      	beq.n	8002950 <HAL_UART_Transmit+0x24>
 800294a:	88fb      	ldrh	r3, [r7, #6]
 800294c:	2b00      	cmp	r3, #0
 800294e:	d101      	bne.n	8002954 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8002950:	2301      	movs	r3, #1
 8002952:	e071      	b.n	8002a38 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	2200      	movs	r2, #0
 8002958:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	2221      	movs	r2, #33	; 0x21
 8002960:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002962:	f7fd fee7 	bl	8000734 <HAL_GetTick>
 8002966:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	88fa      	ldrh	r2, [r7, #6]
 800296c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	88fa      	ldrh	r2, [r7, #6]
 8002974:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	689b      	ldr	r3, [r3, #8]
 800297c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002980:	d108      	bne.n	8002994 <HAL_UART_Transmit+0x68>
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	691b      	ldr	r3, [r3, #16]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d104      	bne.n	8002994 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800298a:	2300      	movs	r3, #0
 800298c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800298e:	68bb      	ldr	r3, [r7, #8]
 8002990:	61bb      	str	r3, [r7, #24]
 8002992:	e003      	b.n	800299c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8002994:	68bb      	ldr	r3, [r7, #8]
 8002996:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002998:	2300      	movs	r3, #0
 800299a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800299c:	e030      	b.n	8002a00 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	9300      	str	r3, [sp, #0]
 80029a2:	697b      	ldr	r3, [r7, #20]
 80029a4:	2200      	movs	r2, #0
 80029a6:	2180      	movs	r1, #128	; 0x80
 80029a8:	68f8      	ldr	r0, [r7, #12]
 80029aa:	f000 ff23 	bl	80037f4 <UART_WaitOnFlagUntilTimeout>
 80029ae:	4603      	mov	r3, r0
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d004      	beq.n	80029be <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	2220      	movs	r2, #32
 80029b8:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80029ba:	2303      	movs	r3, #3
 80029bc:	e03c      	b.n	8002a38 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 80029be:	69fb      	ldr	r3, [r7, #28]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d10b      	bne.n	80029dc <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80029c4:	69bb      	ldr	r3, [r7, #24]
 80029c6:	881a      	ldrh	r2, [r3, #0]
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80029d0:	b292      	uxth	r2, r2
 80029d2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80029d4:	69bb      	ldr	r3, [r7, #24]
 80029d6:	3302      	adds	r3, #2
 80029d8:	61bb      	str	r3, [r7, #24]
 80029da:	e008      	b.n	80029ee <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80029dc:	69fb      	ldr	r3, [r7, #28]
 80029de:	781a      	ldrb	r2, [r3, #0]
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	b292      	uxth	r2, r2
 80029e6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80029e8:	69fb      	ldr	r3, [r7, #28]
 80029ea:	3301      	adds	r3, #1
 80029ec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80029f4:	b29b      	uxth	r3, r3
 80029f6:	3b01      	subs	r3, #1
 80029f8:	b29a      	uxth	r2, r3
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002a06:	b29b      	uxth	r3, r3
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d1c8      	bne.n	800299e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	9300      	str	r3, [sp, #0]
 8002a10:	697b      	ldr	r3, [r7, #20]
 8002a12:	2200      	movs	r2, #0
 8002a14:	2140      	movs	r1, #64	; 0x40
 8002a16:	68f8      	ldr	r0, [r7, #12]
 8002a18:	f000 feec 	bl	80037f4 <UART_WaitOnFlagUntilTimeout>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d004      	beq.n	8002a2c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	2220      	movs	r2, #32
 8002a26:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8002a28:	2303      	movs	r3, #3
 8002a2a:	e005      	b.n	8002a38 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	2220      	movs	r2, #32
 8002a30:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8002a32:	2300      	movs	r3, #0
 8002a34:	e000      	b.n	8002a38 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8002a36:	2302      	movs	r3, #2
  }
}
 8002a38:	4618      	mov	r0, r3
 8002a3a:	3720      	adds	r7, #32
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	bd80      	pop	{r7, pc}

08002a40 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b08a      	sub	sp, #40	; 0x28
 8002a44:	af02      	add	r7, sp, #8
 8002a46:	60f8      	str	r0, [r7, #12]
 8002a48:	60b9      	str	r1, [r7, #8]
 8002a4a:	603b      	str	r3, [r7, #0]
 8002a4c:	4613      	mov	r3, r2
 8002a4e:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002a56:	2b20      	cmp	r3, #32
 8002a58:	f040 80a3 	bne.w	8002ba2 <HAL_UART_Receive+0x162>
  {
    if ((pData == NULL) || (Size == 0U))
 8002a5c:	68bb      	ldr	r3, [r7, #8]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d002      	beq.n	8002a68 <HAL_UART_Receive+0x28>
 8002a62:	88fb      	ldrh	r3, [r7, #6]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d101      	bne.n	8002a6c <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8002a68:	2301      	movs	r3, #1
 8002a6a:	e09b      	b.n	8002ba4 <HAL_UART_Receive+0x164>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	2200      	movs	r2, #0
 8002a70:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	2222      	movs	r2, #34	; 0x22
 8002a78:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	2200      	movs	r2, #0
 8002a80:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002a82:	f7fd fe57 	bl	8000734 <HAL_GetTick>
 8002a86:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	88fa      	ldrh	r2, [r7, #6]
 8002a8c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	88fa      	ldrh	r2, [r7, #6]
 8002a94:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	689b      	ldr	r3, [r3, #8]
 8002a9c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002aa0:	d10e      	bne.n	8002ac0 <HAL_UART_Receive+0x80>
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	691b      	ldr	r3, [r3, #16]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d105      	bne.n	8002ab6 <HAL_UART_Receive+0x76>
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	f240 12ff 	movw	r2, #511	; 0x1ff
 8002ab0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002ab4:	e01a      	b.n	8002aec <HAL_UART_Receive+0xac>
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	22ff      	movs	r2, #255	; 0xff
 8002aba:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002abe:	e015      	b.n	8002aec <HAL_UART_Receive+0xac>
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	689b      	ldr	r3, [r3, #8]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d10d      	bne.n	8002ae4 <HAL_UART_Receive+0xa4>
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	691b      	ldr	r3, [r3, #16]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d104      	bne.n	8002ada <HAL_UART_Receive+0x9a>
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	22ff      	movs	r2, #255	; 0xff
 8002ad4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002ad8:	e008      	b.n	8002aec <HAL_UART_Receive+0xac>
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	227f      	movs	r2, #127	; 0x7f
 8002ade:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002ae2:	e003      	b.n	8002aec <HAL_UART_Receive+0xac>
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8002af2:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	689b      	ldr	r3, [r3, #8]
 8002af8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002afc:	d108      	bne.n	8002b10 <HAL_UART_Receive+0xd0>
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	691b      	ldr	r3, [r3, #16]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d104      	bne.n	8002b10 <HAL_UART_Receive+0xd0>
    {
      pdata8bits  = NULL;
 8002b06:	2300      	movs	r3, #0
 8002b08:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002b0a:	68bb      	ldr	r3, [r7, #8]
 8002b0c:	61bb      	str	r3, [r7, #24]
 8002b0e:	e003      	b.n	8002b18 <HAL_UART_Receive+0xd8>
    }
    else
    {
      pdata8bits  = pData;
 8002b10:	68bb      	ldr	r3, [r7, #8]
 8002b12:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002b14:	2300      	movs	r3, #0
 8002b16:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8002b18:	e037      	b.n	8002b8a <HAL_UART_Receive+0x14a>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	9300      	str	r3, [sp, #0]
 8002b1e:	697b      	ldr	r3, [r7, #20]
 8002b20:	2200      	movs	r2, #0
 8002b22:	2120      	movs	r1, #32
 8002b24:	68f8      	ldr	r0, [r7, #12]
 8002b26:	f000 fe65 	bl	80037f4 <UART_WaitOnFlagUntilTimeout>
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d005      	beq.n	8002b3c <HAL_UART_Receive+0xfc>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	2220      	movs	r2, #32
 8002b34:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8002b38:	2303      	movs	r3, #3
 8002b3a:	e033      	b.n	8002ba4 <HAL_UART_Receive+0x164>
      }
      if (pdata8bits == NULL)
 8002b3c:	69fb      	ldr	r3, [r7, #28]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d10c      	bne.n	8002b5c <HAL_UART_Receive+0x11c>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8002b48:	b29a      	uxth	r2, r3
 8002b4a:	8a7b      	ldrh	r3, [r7, #18]
 8002b4c:	4013      	ands	r3, r2
 8002b4e:	b29a      	uxth	r2, r3
 8002b50:	69bb      	ldr	r3, [r7, #24]
 8002b52:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002b54:	69bb      	ldr	r3, [r7, #24]
 8002b56:	3302      	adds	r3, #2
 8002b58:	61bb      	str	r3, [r7, #24]
 8002b5a:	e00d      	b.n	8002b78 <HAL_UART_Receive+0x138>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8002b62:	b29b      	uxth	r3, r3
 8002b64:	b2da      	uxtb	r2, r3
 8002b66:	8a7b      	ldrh	r3, [r7, #18]
 8002b68:	b2db      	uxtb	r3, r3
 8002b6a:	4013      	ands	r3, r2
 8002b6c:	b2da      	uxtb	r2, r3
 8002b6e:	69fb      	ldr	r3, [r7, #28]
 8002b70:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8002b72:	69fb      	ldr	r3, [r7, #28]
 8002b74:	3301      	adds	r3, #1
 8002b76:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8002b7e:	b29b      	uxth	r3, r3
 8002b80:	3b01      	subs	r3, #1
 8002b82:	b29a      	uxth	r2, r3
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8002b90:	b29b      	uxth	r3, r3
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d1c1      	bne.n	8002b1a <HAL_UART_Receive+0xda>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	2220      	movs	r2, #32
 8002b9a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	e000      	b.n	8002ba4 <HAL_UART_Receive+0x164>
  }
  else
  {
    return HAL_BUSY;
 8002ba2:	2302      	movs	r3, #2
  }
}
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	3720      	adds	r7, #32
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bd80      	pop	{r7, pc}

08002bac <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b0ba      	sub	sp, #232	; 0xe8
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	69db      	ldr	r3, [r3, #28]
 8002bba:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	689b      	ldr	r3, [r3, #8]
 8002bce:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002bd2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8002bd6:	f640 030f 	movw	r3, #2063	; 0x80f
 8002bda:	4013      	ands	r3, r2
 8002bdc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8002be0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d115      	bne.n	8002c14 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002be8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002bec:	f003 0320 	and.w	r3, r3, #32
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d00f      	beq.n	8002c14 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002bf4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002bf8:	f003 0320 	and.w	r3, r3, #32
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d009      	beq.n	8002c14 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	f000 82ab 	beq.w	8003160 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002c0e:	6878      	ldr	r0, [r7, #4]
 8002c10:	4798      	blx	r3
      }
      return;
 8002c12:	e2a5      	b.n	8003160 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8002c14:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	f000 8117 	beq.w	8002e4c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002c1e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002c22:	f003 0301 	and.w	r3, r3, #1
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d106      	bne.n	8002c38 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002c2a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8002c2e:	4b85      	ldr	r3, [pc, #532]	; (8002e44 <HAL_UART_IRQHandler+0x298>)
 8002c30:	4013      	ands	r3, r2
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	f000 810a 	beq.w	8002e4c <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002c38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002c3c:	f003 0301 	and.w	r3, r3, #1
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d011      	beq.n	8002c68 <HAL_UART_IRQHandler+0xbc>
 8002c44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002c48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d00b      	beq.n	8002c68 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	2201      	movs	r2, #1
 8002c56:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002c5e:	f043 0201 	orr.w	r2, r3, #1
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002c68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002c6c:	f003 0302 	and.w	r3, r3, #2
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d011      	beq.n	8002c98 <HAL_UART_IRQHandler+0xec>
 8002c74:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002c78:	f003 0301 	and.w	r3, r3, #1
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d00b      	beq.n	8002c98 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	2202      	movs	r2, #2
 8002c86:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002c8e:	f043 0204 	orr.w	r2, r3, #4
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002c98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002c9c:	f003 0304 	and.w	r3, r3, #4
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d011      	beq.n	8002cc8 <HAL_UART_IRQHandler+0x11c>
 8002ca4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002ca8:	f003 0301 	and.w	r3, r3, #1
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d00b      	beq.n	8002cc8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	2204      	movs	r2, #4
 8002cb6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002cbe:	f043 0202 	orr.w	r2, r3, #2
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002cc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002ccc:	f003 0308 	and.w	r3, r3, #8
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d017      	beq.n	8002d04 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002cd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002cd8:	f003 0320 	and.w	r3, r3, #32
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d105      	bne.n	8002cec <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8002ce0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002ce4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d00b      	beq.n	8002d04 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	2208      	movs	r2, #8
 8002cf2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002cfa:	f043 0208 	orr.w	r2, r3, #8
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002d04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002d08:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d012      	beq.n	8002d36 <HAL_UART_IRQHandler+0x18a>
 8002d10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002d14:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d00c      	beq.n	8002d36 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002d24:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002d2c:	f043 0220 	orr.w	r2, r3, #32
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	f000 8211 	beq.w	8003164 <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002d42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002d46:	f003 0320 	and.w	r3, r3, #32
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d00d      	beq.n	8002d6a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002d4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002d52:	f003 0320 	and.w	r3, r3, #32
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d007      	beq.n	8002d6a <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d003      	beq.n	8002d6a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002d66:	6878      	ldr	r0, [r7, #4]
 8002d68:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002d70:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	689b      	ldr	r3, [r3, #8]
 8002d7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d7e:	2b40      	cmp	r3, #64	; 0x40
 8002d80:	d005      	beq.n	8002d8e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002d82:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002d86:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d04f      	beq.n	8002e2e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002d8e:	6878      	ldr	r0, [r7, #4]
 8002d90:	f000 fd97 	bl	80038c2 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	689b      	ldr	r3, [r3, #8]
 8002d9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d9e:	2b40      	cmp	r3, #64	; 0x40
 8002da0:	d141      	bne.n	8002e26 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	3308      	adds	r3, #8
 8002da8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002dac:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002db0:	e853 3f00 	ldrex	r3, [r3]
 8002db4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8002db8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002dbc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002dc0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	3308      	adds	r3, #8
 8002dca:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8002dce:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8002dd2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002dd6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8002dda:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8002dde:	e841 2300 	strex	r3, r2, [r1]
 8002de2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8002de6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d1d9      	bne.n	8002da2 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d013      	beq.n	8002e1e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002dfa:	4a13      	ldr	r2, [pc, #76]	; (8002e48 <HAL_UART_IRQHandler+0x29c>)
 8002dfc:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e02:	4618      	mov	r0, r3
 8002e04:	f7fd fe57 	bl	8000ab6 <HAL_DMA_Abort_IT>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d017      	beq.n	8002e3e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e14:	687a      	ldr	r2, [r7, #4]
 8002e16:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8002e18:	4610      	mov	r0, r2
 8002e1a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e1c:	e00f      	b.n	8002e3e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002e1e:	6878      	ldr	r0, [r7, #4]
 8002e20:	f000 f9b4 	bl	800318c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e24:	e00b      	b.n	8002e3e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002e26:	6878      	ldr	r0, [r7, #4]
 8002e28:	f000 f9b0 	bl	800318c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e2c:	e007      	b.n	8002e3e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002e2e:	6878      	ldr	r0, [r7, #4]
 8002e30:	f000 f9ac 	bl	800318c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2200      	movs	r2, #0
 8002e38:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8002e3c:	e192      	b.n	8003164 <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e3e:	bf00      	nop
    return;
 8002e40:	e190      	b.n	8003164 <HAL_UART_IRQHandler+0x5b8>
 8002e42:	bf00      	nop
 8002e44:	04000120 	.word	0x04000120
 8002e48:	0800398b 	.word	0x0800398b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e50:	2b01      	cmp	r3, #1
 8002e52:	f040 814b 	bne.w	80030ec <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8002e56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002e5a:	f003 0310 	and.w	r3, r3, #16
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	f000 8144 	beq.w	80030ec <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002e64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002e68:	f003 0310 	and.w	r3, r3, #16
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	f000 813d 	beq.w	80030ec <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	2210      	movs	r2, #16
 8002e78:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	689b      	ldr	r3, [r3, #8]
 8002e80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e84:	2b40      	cmp	r3, #64	; 0x40
 8002e86:	f040 80b5 	bne.w	8002ff4 <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	685b      	ldr	r3, [r3, #4]
 8002e92:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002e96:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	f000 8164 	beq.w	8003168 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8002ea6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002eaa:	429a      	cmp	r2, r3
 8002eac:	f080 815c 	bcs.w	8003168 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002eb6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ebe:	699b      	ldr	r3, [r3, #24]
 8002ec0:	2b20      	cmp	r3, #32
 8002ec2:	f000 8086 	beq.w	8002fd2 <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ece:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002ed2:	e853 3f00 	ldrex	r3, [r3]
 8002ed6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8002eda:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002ede:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002ee2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	461a      	mov	r2, r3
 8002eec:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002ef0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8002ef4:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ef8:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8002efc:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002f00:	e841 2300 	strex	r3, r2, [r1]
 8002f04:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8002f08:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d1da      	bne.n	8002ec6 <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	3308      	adds	r3, #8
 8002f16:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f18:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002f1a:	e853 3f00 	ldrex	r3, [r3]
 8002f1e:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002f20:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002f22:	f023 0301 	bic.w	r3, r3, #1
 8002f26:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	3308      	adds	r3, #8
 8002f30:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002f34:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002f38:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f3a:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002f3c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002f40:	e841 2300 	strex	r3, r2, [r1]
 8002f44:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8002f46:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d1e1      	bne.n	8002f10 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	3308      	adds	r3, #8
 8002f52:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f54:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002f56:	e853 3f00 	ldrex	r3, [r3]
 8002f5a:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8002f5c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002f5e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002f62:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	3308      	adds	r3, #8
 8002f6c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8002f70:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002f72:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f74:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002f76:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002f78:	e841 2300 	strex	r3, r2, [r1]
 8002f7c:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8002f7e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d1e3      	bne.n	8002f4c <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2220      	movs	r2, #32
 8002f88:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2200      	movs	r2, #0
 8002f90:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f98:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002f9a:	e853 3f00 	ldrex	r3, [r3]
 8002f9e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002fa0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002fa2:	f023 0310 	bic.w	r3, r3, #16
 8002fa6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	461a      	mov	r2, r3
 8002fb0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002fb4:	65bb      	str	r3, [r7, #88]	; 0x58
 8002fb6:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fb8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002fba:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002fbc:	e841 2300 	strex	r3, r2, [r1]
 8002fc0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002fc2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d1e4      	bne.n	8002f92 <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002fcc:	4618      	mov	r0, r3
 8002fce:	f7fd fd39 	bl	8000a44 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2202      	movs	r2, #2
 8002fd6:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8002fe4:	b29b      	uxth	r3, r3
 8002fe6:	1ad3      	subs	r3, r2, r3
 8002fe8:	b29b      	uxth	r3, r3
 8002fea:	4619      	mov	r1, r3
 8002fec:	6878      	ldr	r0, [r7, #4]
 8002fee:	f000 f8d7 	bl	80031a0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002ff2:	e0b9      	b.n	8003168 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003000:	b29b      	uxth	r3, r3
 8003002:	1ad3      	subs	r3, r2, r3
 8003004:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800300e:	b29b      	uxth	r3, r3
 8003010:	2b00      	cmp	r3, #0
 8003012:	f000 80ab 	beq.w	800316c <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 8003016:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800301a:	2b00      	cmp	r3, #0
 800301c:	f000 80a6 	beq.w	800316c <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003026:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003028:	e853 3f00 	ldrex	r3, [r3]
 800302c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800302e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003030:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003034:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	461a      	mov	r2, r3
 800303e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003042:	647b      	str	r3, [r7, #68]	; 0x44
 8003044:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003046:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003048:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800304a:	e841 2300 	strex	r3, r2, [r1]
 800304e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003050:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003052:	2b00      	cmp	r3, #0
 8003054:	d1e4      	bne.n	8003020 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	3308      	adds	r3, #8
 800305c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800305e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003060:	e853 3f00 	ldrex	r3, [r3]
 8003064:	623b      	str	r3, [r7, #32]
   return(result);
 8003066:	6a3b      	ldr	r3, [r7, #32]
 8003068:	f023 0301 	bic.w	r3, r3, #1
 800306c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	3308      	adds	r3, #8
 8003076:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800307a:	633a      	str	r2, [r7, #48]	; 0x30
 800307c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800307e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003080:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003082:	e841 2300 	strex	r3, r2, [r1]
 8003086:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003088:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800308a:	2b00      	cmp	r3, #0
 800308c:	d1e3      	bne.n	8003056 <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	2220      	movs	r2, #32
 8003092:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	2200      	movs	r2, #0
 800309a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2200      	movs	r2, #0
 80030a0:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030a8:	693b      	ldr	r3, [r7, #16]
 80030aa:	e853 3f00 	ldrex	r3, [r3]
 80030ae:	60fb      	str	r3, [r7, #12]
   return(result);
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	f023 0310 	bic.w	r3, r3, #16
 80030b6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	461a      	mov	r2, r3
 80030c0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80030c4:	61fb      	str	r3, [r7, #28]
 80030c6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030c8:	69b9      	ldr	r1, [r7, #24]
 80030ca:	69fa      	ldr	r2, [r7, #28]
 80030cc:	e841 2300 	strex	r3, r2, [r1]
 80030d0:	617b      	str	r3, [r7, #20]
   return(result);
 80030d2:	697b      	ldr	r3, [r7, #20]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d1e4      	bne.n	80030a2 <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2202      	movs	r2, #2
 80030dc:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80030de:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80030e2:	4619      	mov	r1, r3
 80030e4:	6878      	ldr	r0, [r7, #4]
 80030e6:	f000 f85b 	bl	80031a0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80030ea:	e03f      	b.n	800316c <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80030ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80030f0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d00e      	beq.n	8003116 <HAL_UART_IRQHandler+0x56a>
 80030f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80030fc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003100:	2b00      	cmp	r3, #0
 8003102:	d008      	beq.n	8003116 <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800310c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800310e:	6878      	ldr	r0, [r7, #4]
 8003110:	f000 fc7b 	bl	8003a0a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003114:	e02d      	b.n	8003172 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003116:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800311a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800311e:	2b00      	cmp	r3, #0
 8003120:	d00e      	beq.n	8003140 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003122:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003126:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800312a:	2b00      	cmp	r3, #0
 800312c:	d008      	beq.n	8003140 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003132:	2b00      	cmp	r3, #0
 8003134:	d01c      	beq.n	8003170 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800313a:	6878      	ldr	r0, [r7, #4]
 800313c:	4798      	blx	r3
    }
    return;
 800313e:	e017      	b.n	8003170 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003140:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003144:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003148:	2b00      	cmp	r3, #0
 800314a:	d012      	beq.n	8003172 <HAL_UART_IRQHandler+0x5c6>
 800314c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003150:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003154:	2b00      	cmp	r3, #0
 8003156:	d00c      	beq.n	8003172 <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8003158:	6878      	ldr	r0, [r7, #4]
 800315a:	f000 fc2c 	bl	80039b6 <UART_EndTransmit_IT>
    return;
 800315e:	e008      	b.n	8003172 <HAL_UART_IRQHandler+0x5c6>
      return;
 8003160:	bf00      	nop
 8003162:	e006      	b.n	8003172 <HAL_UART_IRQHandler+0x5c6>
    return;
 8003164:	bf00      	nop
 8003166:	e004      	b.n	8003172 <HAL_UART_IRQHandler+0x5c6>
      return;
 8003168:	bf00      	nop
 800316a:	e002      	b.n	8003172 <HAL_UART_IRQHandler+0x5c6>
      return;
 800316c:	bf00      	nop
 800316e:	e000      	b.n	8003172 <HAL_UART_IRQHandler+0x5c6>
    return;
 8003170:	bf00      	nop
  }

}
 8003172:	37e8      	adds	r7, #232	; 0xe8
 8003174:	46bd      	mov	sp, r7
 8003176:	bd80      	pop	{r7, pc}

08003178 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003178:	b480      	push	{r7}
 800317a:	b083      	sub	sp, #12
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003180:	bf00      	nop
 8003182:	370c      	adds	r7, #12
 8003184:	46bd      	mov	sp, r7
 8003186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318a:	4770      	bx	lr

0800318c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800318c:	b480      	push	{r7}
 800318e:	b083      	sub	sp, #12
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003194:	bf00      	nop
 8003196:	370c      	adds	r7, #12
 8003198:	46bd      	mov	sp, r7
 800319a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319e:	4770      	bx	lr

080031a0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80031a0:	b480      	push	{r7}
 80031a2:	b083      	sub	sp, #12
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
 80031a8:	460b      	mov	r3, r1
 80031aa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80031ac:	bf00      	nop
 80031ae:	370c      	adds	r7, #12
 80031b0:	46bd      	mov	sp, r7
 80031b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b6:	4770      	bx	lr

080031b8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b088      	sub	sp, #32
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80031c0:	2300      	movs	r3, #0
 80031c2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	689a      	ldr	r2, [r3, #8]
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	691b      	ldr	r3, [r3, #16]
 80031cc:	431a      	orrs	r2, r3
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	695b      	ldr	r3, [r3, #20]
 80031d2:	431a      	orrs	r2, r3
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	69db      	ldr	r3, [r3, #28]
 80031d8:	4313      	orrs	r3, r2
 80031da:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80031e6:	f023 030c 	bic.w	r3, r3, #12
 80031ea:	687a      	ldr	r2, [r7, #4]
 80031ec:	6812      	ldr	r2, [r2, #0]
 80031ee:	6979      	ldr	r1, [r7, #20]
 80031f0:	430b      	orrs	r3, r1
 80031f2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	685b      	ldr	r3, [r3, #4]
 80031fa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	68da      	ldr	r2, [r3, #12]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	430a      	orrs	r2, r1
 8003208:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	699b      	ldr	r3, [r3, #24]
 800320e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6a1b      	ldr	r3, [r3, #32]
 8003214:	697a      	ldr	r2, [r7, #20]
 8003216:	4313      	orrs	r3, r2
 8003218:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	689b      	ldr	r3, [r3, #8]
 8003220:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	697a      	ldr	r2, [r7, #20]
 800322a:	430a      	orrs	r2, r1
 800322c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	4aa7      	ldr	r2, [pc, #668]	; (80034d0 <UART_SetConfig+0x318>)
 8003234:	4293      	cmp	r3, r2
 8003236:	d120      	bne.n	800327a <UART_SetConfig+0xc2>
 8003238:	4ba6      	ldr	r3, [pc, #664]	; (80034d4 <UART_SetConfig+0x31c>)
 800323a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800323c:	f003 0303 	and.w	r3, r3, #3
 8003240:	2b03      	cmp	r3, #3
 8003242:	d817      	bhi.n	8003274 <UART_SetConfig+0xbc>
 8003244:	a201      	add	r2, pc, #4	; (adr r2, 800324c <UART_SetConfig+0x94>)
 8003246:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800324a:	bf00      	nop
 800324c:	0800325d 	.word	0x0800325d
 8003250:	08003269 	.word	0x08003269
 8003254:	0800326f 	.word	0x0800326f
 8003258:	08003263 	.word	0x08003263
 800325c:	2301      	movs	r3, #1
 800325e:	77fb      	strb	r3, [r7, #31]
 8003260:	e0b5      	b.n	80033ce <UART_SetConfig+0x216>
 8003262:	2302      	movs	r3, #2
 8003264:	77fb      	strb	r3, [r7, #31]
 8003266:	e0b2      	b.n	80033ce <UART_SetConfig+0x216>
 8003268:	2304      	movs	r3, #4
 800326a:	77fb      	strb	r3, [r7, #31]
 800326c:	e0af      	b.n	80033ce <UART_SetConfig+0x216>
 800326e:	2308      	movs	r3, #8
 8003270:	77fb      	strb	r3, [r7, #31]
 8003272:	e0ac      	b.n	80033ce <UART_SetConfig+0x216>
 8003274:	2310      	movs	r3, #16
 8003276:	77fb      	strb	r3, [r7, #31]
 8003278:	e0a9      	b.n	80033ce <UART_SetConfig+0x216>
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	4a96      	ldr	r2, [pc, #600]	; (80034d8 <UART_SetConfig+0x320>)
 8003280:	4293      	cmp	r3, r2
 8003282:	d124      	bne.n	80032ce <UART_SetConfig+0x116>
 8003284:	4b93      	ldr	r3, [pc, #588]	; (80034d4 <UART_SetConfig+0x31c>)
 8003286:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003288:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800328c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003290:	d011      	beq.n	80032b6 <UART_SetConfig+0xfe>
 8003292:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003296:	d817      	bhi.n	80032c8 <UART_SetConfig+0x110>
 8003298:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800329c:	d011      	beq.n	80032c2 <UART_SetConfig+0x10a>
 800329e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80032a2:	d811      	bhi.n	80032c8 <UART_SetConfig+0x110>
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d003      	beq.n	80032b0 <UART_SetConfig+0xf8>
 80032a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032ac:	d006      	beq.n	80032bc <UART_SetConfig+0x104>
 80032ae:	e00b      	b.n	80032c8 <UART_SetConfig+0x110>
 80032b0:	2300      	movs	r3, #0
 80032b2:	77fb      	strb	r3, [r7, #31]
 80032b4:	e08b      	b.n	80033ce <UART_SetConfig+0x216>
 80032b6:	2302      	movs	r3, #2
 80032b8:	77fb      	strb	r3, [r7, #31]
 80032ba:	e088      	b.n	80033ce <UART_SetConfig+0x216>
 80032bc:	2304      	movs	r3, #4
 80032be:	77fb      	strb	r3, [r7, #31]
 80032c0:	e085      	b.n	80033ce <UART_SetConfig+0x216>
 80032c2:	2308      	movs	r3, #8
 80032c4:	77fb      	strb	r3, [r7, #31]
 80032c6:	e082      	b.n	80033ce <UART_SetConfig+0x216>
 80032c8:	2310      	movs	r3, #16
 80032ca:	77fb      	strb	r3, [r7, #31]
 80032cc:	e07f      	b.n	80033ce <UART_SetConfig+0x216>
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	4a82      	ldr	r2, [pc, #520]	; (80034dc <UART_SetConfig+0x324>)
 80032d4:	4293      	cmp	r3, r2
 80032d6:	d124      	bne.n	8003322 <UART_SetConfig+0x16a>
 80032d8:	4b7e      	ldr	r3, [pc, #504]	; (80034d4 <UART_SetConfig+0x31c>)
 80032da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032dc:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80032e0:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80032e4:	d011      	beq.n	800330a <UART_SetConfig+0x152>
 80032e6:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80032ea:	d817      	bhi.n	800331c <UART_SetConfig+0x164>
 80032ec:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80032f0:	d011      	beq.n	8003316 <UART_SetConfig+0x15e>
 80032f2:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80032f6:	d811      	bhi.n	800331c <UART_SetConfig+0x164>
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d003      	beq.n	8003304 <UART_SetConfig+0x14c>
 80032fc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003300:	d006      	beq.n	8003310 <UART_SetConfig+0x158>
 8003302:	e00b      	b.n	800331c <UART_SetConfig+0x164>
 8003304:	2300      	movs	r3, #0
 8003306:	77fb      	strb	r3, [r7, #31]
 8003308:	e061      	b.n	80033ce <UART_SetConfig+0x216>
 800330a:	2302      	movs	r3, #2
 800330c:	77fb      	strb	r3, [r7, #31]
 800330e:	e05e      	b.n	80033ce <UART_SetConfig+0x216>
 8003310:	2304      	movs	r3, #4
 8003312:	77fb      	strb	r3, [r7, #31]
 8003314:	e05b      	b.n	80033ce <UART_SetConfig+0x216>
 8003316:	2308      	movs	r3, #8
 8003318:	77fb      	strb	r3, [r7, #31]
 800331a:	e058      	b.n	80033ce <UART_SetConfig+0x216>
 800331c:	2310      	movs	r3, #16
 800331e:	77fb      	strb	r3, [r7, #31]
 8003320:	e055      	b.n	80033ce <UART_SetConfig+0x216>
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4a6e      	ldr	r2, [pc, #440]	; (80034e0 <UART_SetConfig+0x328>)
 8003328:	4293      	cmp	r3, r2
 800332a:	d124      	bne.n	8003376 <UART_SetConfig+0x1be>
 800332c:	4b69      	ldr	r3, [pc, #420]	; (80034d4 <UART_SetConfig+0x31c>)
 800332e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003330:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8003334:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003338:	d011      	beq.n	800335e <UART_SetConfig+0x1a6>
 800333a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800333e:	d817      	bhi.n	8003370 <UART_SetConfig+0x1b8>
 8003340:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003344:	d011      	beq.n	800336a <UART_SetConfig+0x1b2>
 8003346:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800334a:	d811      	bhi.n	8003370 <UART_SetConfig+0x1b8>
 800334c:	2b00      	cmp	r3, #0
 800334e:	d003      	beq.n	8003358 <UART_SetConfig+0x1a0>
 8003350:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003354:	d006      	beq.n	8003364 <UART_SetConfig+0x1ac>
 8003356:	e00b      	b.n	8003370 <UART_SetConfig+0x1b8>
 8003358:	2300      	movs	r3, #0
 800335a:	77fb      	strb	r3, [r7, #31]
 800335c:	e037      	b.n	80033ce <UART_SetConfig+0x216>
 800335e:	2302      	movs	r3, #2
 8003360:	77fb      	strb	r3, [r7, #31]
 8003362:	e034      	b.n	80033ce <UART_SetConfig+0x216>
 8003364:	2304      	movs	r3, #4
 8003366:	77fb      	strb	r3, [r7, #31]
 8003368:	e031      	b.n	80033ce <UART_SetConfig+0x216>
 800336a:	2308      	movs	r3, #8
 800336c:	77fb      	strb	r3, [r7, #31]
 800336e:	e02e      	b.n	80033ce <UART_SetConfig+0x216>
 8003370:	2310      	movs	r3, #16
 8003372:	77fb      	strb	r3, [r7, #31]
 8003374:	e02b      	b.n	80033ce <UART_SetConfig+0x216>
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	4a5a      	ldr	r2, [pc, #360]	; (80034e4 <UART_SetConfig+0x32c>)
 800337c:	4293      	cmp	r3, r2
 800337e:	d124      	bne.n	80033ca <UART_SetConfig+0x212>
 8003380:	4b54      	ldr	r3, [pc, #336]	; (80034d4 <UART_SetConfig+0x31c>)
 8003382:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003384:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8003388:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800338c:	d011      	beq.n	80033b2 <UART_SetConfig+0x1fa>
 800338e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003392:	d817      	bhi.n	80033c4 <UART_SetConfig+0x20c>
 8003394:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003398:	d011      	beq.n	80033be <UART_SetConfig+0x206>
 800339a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800339e:	d811      	bhi.n	80033c4 <UART_SetConfig+0x20c>
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d003      	beq.n	80033ac <UART_SetConfig+0x1f4>
 80033a4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80033a8:	d006      	beq.n	80033b8 <UART_SetConfig+0x200>
 80033aa:	e00b      	b.n	80033c4 <UART_SetConfig+0x20c>
 80033ac:	2300      	movs	r3, #0
 80033ae:	77fb      	strb	r3, [r7, #31]
 80033b0:	e00d      	b.n	80033ce <UART_SetConfig+0x216>
 80033b2:	2302      	movs	r3, #2
 80033b4:	77fb      	strb	r3, [r7, #31]
 80033b6:	e00a      	b.n	80033ce <UART_SetConfig+0x216>
 80033b8:	2304      	movs	r3, #4
 80033ba:	77fb      	strb	r3, [r7, #31]
 80033bc:	e007      	b.n	80033ce <UART_SetConfig+0x216>
 80033be:	2308      	movs	r3, #8
 80033c0:	77fb      	strb	r3, [r7, #31]
 80033c2:	e004      	b.n	80033ce <UART_SetConfig+0x216>
 80033c4:	2310      	movs	r3, #16
 80033c6:	77fb      	strb	r3, [r7, #31]
 80033c8:	e001      	b.n	80033ce <UART_SetConfig+0x216>
 80033ca:	2310      	movs	r3, #16
 80033cc:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	69db      	ldr	r3, [r3, #28]
 80033d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80033d6:	d15b      	bne.n	8003490 <UART_SetConfig+0x2d8>
  {
    switch (clocksource)
 80033d8:	7ffb      	ldrb	r3, [r7, #31]
 80033da:	2b08      	cmp	r3, #8
 80033dc:	d827      	bhi.n	800342e <UART_SetConfig+0x276>
 80033de:	a201      	add	r2, pc, #4	; (adr r2, 80033e4 <UART_SetConfig+0x22c>)
 80033e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033e4:	08003409 	.word	0x08003409
 80033e8:	08003411 	.word	0x08003411
 80033ec:	08003419 	.word	0x08003419
 80033f0:	0800342f 	.word	0x0800342f
 80033f4:	0800341f 	.word	0x0800341f
 80033f8:	0800342f 	.word	0x0800342f
 80033fc:	0800342f 	.word	0x0800342f
 8003400:	0800342f 	.word	0x0800342f
 8003404:	08003427 	.word	0x08003427
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003408:	f7ff f84e 	bl	80024a8 <HAL_RCC_GetPCLK1Freq>
 800340c:	61b8      	str	r0, [r7, #24]
        break;
 800340e:	e013      	b.n	8003438 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003410:	f7ff f86c 	bl	80024ec <HAL_RCC_GetPCLK2Freq>
 8003414:	61b8      	str	r0, [r7, #24]
        break;
 8003416:	e00f      	b.n	8003438 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003418:	4b33      	ldr	r3, [pc, #204]	; (80034e8 <UART_SetConfig+0x330>)
 800341a:	61bb      	str	r3, [r7, #24]
        break;
 800341c:	e00c      	b.n	8003438 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800341e:	f7fe ffcd 	bl	80023bc <HAL_RCC_GetSysClockFreq>
 8003422:	61b8      	str	r0, [r7, #24]
        break;
 8003424:	e008      	b.n	8003438 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003426:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800342a:	61bb      	str	r3, [r7, #24]
        break;
 800342c:	e004      	b.n	8003438 <UART_SetConfig+0x280>
      default:
        pclk = 0U;
 800342e:	2300      	movs	r3, #0
 8003430:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003432:	2301      	movs	r3, #1
 8003434:	77bb      	strb	r3, [r7, #30]
        break;
 8003436:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003438:	69bb      	ldr	r3, [r7, #24]
 800343a:	2b00      	cmp	r3, #0
 800343c:	f000 8082 	beq.w	8003544 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003440:	69bb      	ldr	r3, [r7, #24]
 8003442:	005a      	lsls	r2, r3, #1
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	685b      	ldr	r3, [r3, #4]
 8003448:	085b      	lsrs	r3, r3, #1
 800344a:	441a      	add	r2, r3
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	fbb2 f3f3 	udiv	r3, r2, r3
 8003454:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003456:	693b      	ldr	r3, [r7, #16]
 8003458:	2b0f      	cmp	r3, #15
 800345a:	d916      	bls.n	800348a <UART_SetConfig+0x2d2>
 800345c:	693b      	ldr	r3, [r7, #16]
 800345e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003462:	d212      	bcs.n	800348a <UART_SetConfig+0x2d2>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003464:	693b      	ldr	r3, [r7, #16]
 8003466:	b29b      	uxth	r3, r3
 8003468:	f023 030f 	bic.w	r3, r3, #15
 800346c:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800346e:	693b      	ldr	r3, [r7, #16]
 8003470:	085b      	lsrs	r3, r3, #1
 8003472:	b29b      	uxth	r3, r3
 8003474:	f003 0307 	and.w	r3, r3, #7
 8003478:	b29a      	uxth	r2, r3
 800347a:	89fb      	ldrh	r3, [r7, #14]
 800347c:	4313      	orrs	r3, r2
 800347e:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	89fa      	ldrh	r2, [r7, #14]
 8003486:	60da      	str	r2, [r3, #12]
 8003488:	e05c      	b.n	8003544 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 800348a:	2301      	movs	r3, #1
 800348c:	77bb      	strb	r3, [r7, #30]
 800348e:	e059      	b.n	8003544 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003490:	7ffb      	ldrb	r3, [r7, #31]
 8003492:	2b08      	cmp	r3, #8
 8003494:	d835      	bhi.n	8003502 <UART_SetConfig+0x34a>
 8003496:	a201      	add	r2, pc, #4	; (adr r2, 800349c <UART_SetConfig+0x2e4>)
 8003498:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800349c:	080034c1 	.word	0x080034c1
 80034a0:	080034c9 	.word	0x080034c9
 80034a4:	080034ed 	.word	0x080034ed
 80034a8:	08003503 	.word	0x08003503
 80034ac:	080034f3 	.word	0x080034f3
 80034b0:	08003503 	.word	0x08003503
 80034b4:	08003503 	.word	0x08003503
 80034b8:	08003503 	.word	0x08003503
 80034bc:	080034fb 	.word	0x080034fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80034c0:	f7fe fff2 	bl	80024a8 <HAL_RCC_GetPCLK1Freq>
 80034c4:	61b8      	str	r0, [r7, #24]
        break;
 80034c6:	e021      	b.n	800350c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80034c8:	f7ff f810 	bl	80024ec <HAL_RCC_GetPCLK2Freq>
 80034cc:	61b8      	str	r0, [r7, #24]
        break;
 80034ce:	e01d      	b.n	800350c <UART_SetConfig+0x354>
 80034d0:	40013800 	.word	0x40013800
 80034d4:	40021000 	.word	0x40021000
 80034d8:	40004400 	.word	0x40004400
 80034dc:	40004800 	.word	0x40004800
 80034e0:	40004c00 	.word	0x40004c00
 80034e4:	40005000 	.word	0x40005000
 80034e8:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80034ec:	4b1b      	ldr	r3, [pc, #108]	; (800355c <UART_SetConfig+0x3a4>)
 80034ee:	61bb      	str	r3, [r7, #24]
        break;
 80034f0:	e00c      	b.n	800350c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80034f2:	f7fe ff63 	bl	80023bc <HAL_RCC_GetSysClockFreq>
 80034f6:	61b8      	str	r0, [r7, #24]
        break;
 80034f8:	e008      	b.n	800350c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80034fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80034fe:	61bb      	str	r3, [r7, #24]
        break;
 8003500:	e004      	b.n	800350c <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 8003502:	2300      	movs	r3, #0
 8003504:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003506:	2301      	movs	r3, #1
 8003508:	77bb      	strb	r3, [r7, #30]
        break;
 800350a:	bf00      	nop
    }

    if (pclk != 0U)
 800350c:	69bb      	ldr	r3, [r7, #24]
 800350e:	2b00      	cmp	r3, #0
 8003510:	d018      	beq.n	8003544 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	085a      	lsrs	r2, r3, #1
 8003518:	69bb      	ldr	r3, [r7, #24]
 800351a:	441a      	add	r2, r3
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	fbb2 f3f3 	udiv	r3, r2, r3
 8003524:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003526:	693b      	ldr	r3, [r7, #16]
 8003528:	2b0f      	cmp	r3, #15
 800352a:	d909      	bls.n	8003540 <UART_SetConfig+0x388>
 800352c:	693b      	ldr	r3, [r7, #16]
 800352e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003532:	d205      	bcs.n	8003540 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003534:	693b      	ldr	r3, [r7, #16]
 8003536:	b29a      	uxth	r2, r3
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	60da      	str	r2, [r3, #12]
 800353e:	e001      	b.n	8003544 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8003540:	2301      	movs	r3, #1
 8003542:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	2200      	movs	r2, #0
 8003548:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2200      	movs	r2, #0
 800354e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8003550:	7fbb      	ldrb	r3, [r7, #30]
}
 8003552:	4618      	mov	r0, r3
 8003554:	3720      	adds	r7, #32
 8003556:	46bd      	mov	sp, r7
 8003558:	bd80      	pop	{r7, pc}
 800355a:	bf00      	nop
 800355c:	007a1200 	.word	0x007a1200

08003560 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003560:	b480      	push	{r7}
 8003562:	b083      	sub	sp, #12
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800356c:	f003 0301 	and.w	r3, r3, #1
 8003570:	2b00      	cmp	r3, #0
 8003572:	d00a      	beq.n	800358a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	685b      	ldr	r3, [r3, #4]
 800357a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	430a      	orrs	r2, r1
 8003588:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800358e:	f003 0302 	and.w	r3, r3, #2
 8003592:	2b00      	cmp	r3, #0
 8003594:	d00a      	beq.n	80035ac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	685b      	ldr	r3, [r3, #4]
 800359c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	430a      	orrs	r2, r1
 80035aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035b0:	f003 0304 	and.w	r3, r3, #4
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d00a      	beq.n	80035ce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	685b      	ldr	r3, [r3, #4]
 80035be:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	430a      	orrs	r2, r1
 80035cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035d2:	f003 0308 	and.w	r3, r3, #8
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d00a      	beq.n	80035f0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	685b      	ldr	r3, [r3, #4]
 80035e0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	430a      	orrs	r2, r1
 80035ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035f4:	f003 0310 	and.w	r3, r3, #16
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d00a      	beq.n	8003612 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	689b      	ldr	r3, [r3, #8]
 8003602:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	430a      	orrs	r2, r1
 8003610:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003616:	f003 0320 	and.w	r3, r3, #32
 800361a:	2b00      	cmp	r3, #0
 800361c:	d00a      	beq.n	8003634 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	689b      	ldr	r3, [r3, #8]
 8003624:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	430a      	orrs	r2, r1
 8003632:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003638:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800363c:	2b00      	cmp	r3, #0
 800363e:	d01a      	beq.n	8003676 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	685b      	ldr	r3, [r3, #4]
 8003646:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	430a      	orrs	r2, r1
 8003654:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800365a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800365e:	d10a      	bne.n	8003676 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	430a      	orrs	r2, r1
 8003674:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800367a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800367e:	2b00      	cmp	r3, #0
 8003680:	d00a      	beq.n	8003698 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	685b      	ldr	r3, [r3, #4]
 8003688:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	430a      	orrs	r2, r1
 8003696:	605a      	str	r2, [r3, #4]
  }
}
 8003698:	bf00      	nop
 800369a:	370c      	adds	r7, #12
 800369c:	46bd      	mov	sp, r7
 800369e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a2:	4770      	bx	lr

080036a4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b098      	sub	sp, #96	; 0x60
 80036a8:	af02      	add	r7, sp, #8
 80036aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2200      	movs	r2, #0
 80036b0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80036b4:	f7fd f83e 	bl	8000734 <HAL_GetTick>
 80036b8:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f003 0308 	and.w	r3, r3, #8
 80036c4:	2b08      	cmp	r3, #8
 80036c6:	d12e      	bne.n	8003726 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80036c8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80036cc:	9300      	str	r3, [sp, #0]
 80036ce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80036d0:	2200      	movs	r2, #0
 80036d2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80036d6:	6878      	ldr	r0, [r7, #4]
 80036d8:	f000 f88c 	bl	80037f4 <UART_WaitOnFlagUntilTimeout>
 80036dc:	4603      	mov	r3, r0
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d021      	beq.n	8003726 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036ea:	e853 3f00 	ldrex	r3, [r3]
 80036ee:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80036f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80036f2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80036f6:	653b      	str	r3, [r7, #80]	; 0x50
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	461a      	mov	r2, r3
 80036fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003700:	647b      	str	r3, [r7, #68]	; 0x44
 8003702:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003704:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003706:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003708:	e841 2300 	strex	r3, r2, [r1]
 800370c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800370e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003710:	2b00      	cmp	r3, #0
 8003712:	d1e6      	bne.n	80036e2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2220      	movs	r2, #32
 8003718:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2200      	movs	r2, #0
 800371e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003722:	2303      	movs	r3, #3
 8003724:	e062      	b.n	80037ec <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f003 0304 	and.w	r3, r3, #4
 8003730:	2b04      	cmp	r3, #4
 8003732:	d149      	bne.n	80037c8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003734:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003738:	9300      	str	r3, [sp, #0]
 800373a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800373c:	2200      	movs	r2, #0
 800373e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003742:	6878      	ldr	r0, [r7, #4]
 8003744:	f000 f856 	bl	80037f4 <UART_WaitOnFlagUntilTimeout>
 8003748:	4603      	mov	r3, r0
 800374a:	2b00      	cmp	r3, #0
 800374c:	d03c      	beq.n	80037c8 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003756:	e853 3f00 	ldrex	r3, [r3]
 800375a:	623b      	str	r3, [r7, #32]
   return(result);
 800375c:	6a3b      	ldr	r3, [r7, #32]
 800375e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003762:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	461a      	mov	r2, r3
 800376a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800376c:	633b      	str	r3, [r7, #48]	; 0x30
 800376e:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003770:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003772:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003774:	e841 2300 	strex	r3, r2, [r1]
 8003778:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800377a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800377c:	2b00      	cmp	r3, #0
 800377e:	d1e6      	bne.n	800374e <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	3308      	adds	r3, #8
 8003786:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003788:	693b      	ldr	r3, [r7, #16]
 800378a:	e853 3f00 	ldrex	r3, [r3]
 800378e:	60fb      	str	r3, [r7, #12]
   return(result);
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	f023 0301 	bic.w	r3, r3, #1
 8003796:	64bb      	str	r3, [r7, #72]	; 0x48
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	3308      	adds	r3, #8
 800379e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80037a0:	61fa      	str	r2, [r7, #28]
 80037a2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037a4:	69b9      	ldr	r1, [r7, #24]
 80037a6:	69fa      	ldr	r2, [r7, #28]
 80037a8:	e841 2300 	strex	r3, r2, [r1]
 80037ac:	617b      	str	r3, [r7, #20]
   return(result);
 80037ae:	697b      	ldr	r3, [r7, #20]
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d1e5      	bne.n	8003780 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2220      	movs	r2, #32
 80037b8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2200      	movs	r2, #0
 80037c0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80037c4:	2303      	movs	r3, #3
 80037c6:	e011      	b.n	80037ec <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2220      	movs	r2, #32
 80037cc:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2220      	movs	r2, #32
 80037d2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2200      	movs	r2, #0
 80037da:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2200      	movs	r2, #0
 80037e0:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2200      	movs	r2, #0
 80037e6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80037ea:	2300      	movs	r3, #0
}
 80037ec:	4618      	mov	r0, r3
 80037ee:	3758      	adds	r7, #88	; 0x58
 80037f0:	46bd      	mov	sp, r7
 80037f2:	bd80      	pop	{r7, pc}

080037f4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b084      	sub	sp, #16
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	60f8      	str	r0, [r7, #12]
 80037fc:	60b9      	str	r1, [r7, #8]
 80037fe:	603b      	str	r3, [r7, #0]
 8003800:	4613      	mov	r3, r2
 8003802:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003804:	e049      	b.n	800389a <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003806:	69bb      	ldr	r3, [r7, #24]
 8003808:	f1b3 3fff 	cmp.w	r3, #4294967295
 800380c:	d045      	beq.n	800389a <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800380e:	f7fc ff91 	bl	8000734 <HAL_GetTick>
 8003812:	4602      	mov	r2, r0
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	1ad3      	subs	r3, r2, r3
 8003818:	69ba      	ldr	r2, [r7, #24]
 800381a:	429a      	cmp	r2, r3
 800381c:	d302      	bcc.n	8003824 <UART_WaitOnFlagUntilTimeout+0x30>
 800381e:	69bb      	ldr	r3, [r7, #24]
 8003820:	2b00      	cmp	r3, #0
 8003822:	d101      	bne.n	8003828 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003824:	2303      	movs	r3, #3
 8003826:	e048      	b.n	80038ba <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f003 0304 	and.w	r3, r3, #4
 8003832:	2b00      	cmp	r3, #0
 8003834:	d031      	beq.n	800389a <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	69db      	ldr	r3, [r3, #28]
 800383c:	f003 0308 	and.w	r3, r3, #8
 8003840:	2b08      	cmp	r3, #8
 8003842:	d110      	bne.n	8003866 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	2208      	movs	r2, #8
 800384a:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 800384c:	68f8      	ldr	r0, [r7, #12]
 800384e:	f000 f838 	bl	80038c2 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	2208      	movs	r2, #8
 8003856:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	2200      	movs	r2, #0
 800385e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 8003862:	2301      	movs	r3, #1
 8003864:	e029      	b.n	80038ba <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	69db      	ldr	r3, [r3, #28]
 800386c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003870:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003874:	d111      	bne.n	800389a <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800387e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003880:	68f8      	ldr	r0, [r7, #12]
 8003882:	f000 f81e 	bl	80038c2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	2220      	movs	r2, #32
 800388a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	2200      	movs	r2, #0
 8003892:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8003896:	2303      	movs	r3, #3
 8003898:	e00f      	b.n	80038ba <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	69da      	ldr	r2, [r3, #28]
 80038a0:	68bb      	ldr	r3, [r7, #8]
 80038a2:	4013      	ands	r3, r2
 80038a4:	68ba      	ldr	r2, [r7, #8]
 80038a6:	429a      	cmp	r2, r3
 80038a8:	bf0c      	ite	eq
 80038aa:	2301      	moveq	r3, #1
 80038ac:	2300      	movne	r3, #0
 80038ae:	b2db      	uxtb	r3, r3
 80038b0:	461a      	mov	r2, r3
 80038b2:	79fb      	ldrb	r3, [r7, #7]
 80038b4:	429a      	cmp	r2, r3
 80038b6:	d0a6      	beq.n	8003806 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80038b8:	2300      	movs	r3, #0
}
 80038ba:	4618      	mov	r0, r3
 80038bc:	3710      	adds	r7, #16
 80038be:	46bd      	mov	sp, r7
 80038c0:	bd80      	pop	{r7, pc}

080038c2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80038c2:	b480      	push	{r7}
 80038c4:	b095      	sub	sp, #84	; 0x54
 80038c6:	af00      	add	r7, sp, #0
 80038c8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80038d2:	e853 3f00 	ldrex	r3, [r3]
 80038d6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80038d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038da:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80038de:	64fb      	str	r3, [r7, #76]	; 0x4c
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	461a      	mov	r2, r3
 80038e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80038e8:	643b      	str	r3, [r7, #64]	; 0x40
 80038ea:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038ec:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80038ee:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80038f0:	e841 2300 	strex	r3, r2, [r1]
 80038f4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80038f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d1e6      	bne.n	80038ca <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	3308      	adds	r3, #8
 8003902:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003904:	6a3b      	ldr	r3, [r7, #32]
 8003906:	e853 3f00 	ldrex	r3, [r3]
 800390a:	61fb      	str	r3, [r7, #28]
   return(result);
 800390c:	69fb      	ldr	r3, [r7, #28]
 800390e:	f023 0301 	bic.w	r3, r3, #1
 8003912:	64bb      	str	r3, [r7, #72]	; 0x48
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	3308      	adds	r3, #8
 800391a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800391c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800391e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003920:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003922:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003924:	e841 2300 	strex	r3, r2, [r1]
 8003928:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800392a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800392c:	2b00      	cmp	r3, #0
 800392e:	d1e5      	bne.n	80038fc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003934:	2b01      	cmp	r3, #1
 8003936:	d118      	bne.n	800396a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	e853 3f00 	ldrex	r3, [r3]
 8003944:	60bb      	str	r3, [r7, #8]
   return(result);
 8003946:	68bb      	ldr	r3, [r7, #8]
 8003948:	f023 0310 	bic.w	r3, r3, #16
 800394c:	647b      	str	r3, [r7, #68]	; 0x44
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	461a      	mov	r2, r3
 8003954:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003956:	61bb      	str	r3, [r7, #24]
 8003958:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800395a:	6979      	ldr	r1, [r7, #20]
 800395c:	69ba      	ldr	r2, [r7, #24]
 800395e:	e841 2300 	strex	r3, r2, [r1]
 8003962:	613b      	str	r3, [r7, #16]
   return(result);
 8003964:	693b      	ldr	r3, [r7, #16]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d1e6      	bne.n	8003938 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2220      	movs	r2, #32
 800396e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	2200      	movs	r2, #0
 8003976:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2200      	movs	r2, #0
 800397c:	669a      	str	r2, [r3, #104]	; 0x68
}
 800397e:	bf00      	nop
 8003980:	3754      	adds	r7, #84	; 0x54
 8003982:	46bd      	mov	sp, r7
 8003984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003988:	4770      	bx	lr

0800398a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800398a:	b580      	push	{r7, lr}
 800398c:	b084      	sub	sp, #16
 800398e:	af00      	add	r7, sp, #0
 8003990:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003996:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	2200      	movs	r2, #0
 800399c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	2200      	movs	r2, #0
 80039a4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80039a8:	68f8      	ldr	r0, [r7, #12]
 80039aa:	f7ff fbef 	bl	800318c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80039ae:	bf00      	nop
 80039b0:	3710      	adds	r7, #16
 80039b2:	46bd      	mov	sp, r7
 80039b4:	bd80      	pop	{r7, pc}

080039b6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80039b6:	b580      	push	{r7, lr}
 80039b8:	b088      	sub	sp, #32
 80039ba:	af00      	add	r7, sp, #0
 80039bc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	e853 3f00 	ldrex	r3, [r3]
 80039ca:	60bb      	str	r3, [r7, #8]
   return(result);
 80039cc:	68bb      	ldr	r3, [r7, #8]
 80039ce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80039d2:	61fb      	str	r3, [r7, #28]
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	461a      	mov	r2, r3
 80039da:	69fb      	ldr	r3, [r7, #28]
 80039dc:	61bb      	str	r3, [r7, #24]
 80039de:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039e0:	6979      	ldr	r1, [r7, #20]
 80039e2:	69ba      	ldr	r2, [r7, #24]
 80039e4:	e841 2300 	strex	r3, r2, [r1]
 80039e8:	613b      	str	r3, [r7, #16]
   return(result);
 80039ea:	693b      	ldr	r3, [r7, #16]
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d1e6      	bne.n	80039be <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2220      	movs	r2, #32
 80039f4:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	2200      	movs	r2, #0
 80039fa:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80039fc:	6878      	ldr	r0, [r7, #4]
 80039fe:	f7ff fbbb 	bl	8003178 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003a02:	bf00      	nop
 8003a04:	3720      	adds	r7, #32
 8003a06:	46bd      	mov	sp, r7
 8003a08:	bd80      	pop	{r7, pc}

08003a0a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8003a0a:	b480      	push	{r7}
 8003a0c:	b083      	sub	sp, #12
 8003a0e:	af00      	add	r7, sp, #0
 8003a10:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003a12:	bf00      	nop
 8003a14:	370c      	adds	r7, #12
 8003a16:	46bd      	mov	sp, r7
 8003a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1c:	4770      	bx	lr
	...

08003a20 <__libc_init_array>:
 8003a20:	b570      	push	{r4, r5, r6, lr}
 8003a22:	4d0d      	ldr	r5, [pc, #52]	; (8003a58 <__libc_init_array+0x38>)
 8003a24:	4c0d      	ldr	r4, [pc, #52]	; (8003a5c <__libc_init_array+0x3c>)
 8003a26:	1b64      	subs	r4, r4, r5
 8003a28:	10a4      	asrs	r4, r4, #2
 8003a2a:	2600      	movs	r6, #0
 8003a2c:	42a6      	cmp	r6, r4
 8003a2e:	d109      	bne.n	8003a44 <__libc_init_array+0x24>
 8003a30:	4d0b      	ldr	r5, [pc, #44]	; (8003a60 <__libc_init_array+0x40>)
 8003a32:	4c0c      	ldr	r4, [pc, #48]	; (8003a64 <__libc_init_array+0x44>)
 8003a34:	f000 f820 	bl	8003a78 <_init>
 8003a38:	1b64      	subs	r4, r4, r5
 8003a3a:	10a4      	asrs	r4, r4, #2
 8003a3c:	2600      	movs	r6, #0
 8003a3e:	42a6      	cmp	r6, r4
 8003a40:	d105      	bne.n	8003a4e <__libc_init_array+0x2e>
 8003a42:	bd70      	pop	{r4, r5, r6, pc}
 8003a44:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a48:	4798      	blx	r3
 8003a4a:	3601      	adds	r6, #1
 8003a4c:	e7ee      	b.n	8003a2c <__libc_init_array+0xc>
 8003a4e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a52:	4798      	blx	r3
 8003a54:	3601      	adds	r6, #1
 8003a56:	e7f2      	b.n	8003a3e <__libc_init_array+0x1e>
 8003a58:	08003ac8 	.word	0x08003ac8
 8003a5c:	08003ac8 	.word	0x08003ac8
 8003a60:	08003ac8 	.word	0x08003ac8
 8003a64:	08003acc 	.word	0x08003acc

08003a68 <memset>:
 8003a68:	4402      	add	r2, r0
 8003a6a:	4603      	mov	r3, r0
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d100      	bne.n	8003a72 <memset+0xa>
 8003a70:	4770      	bx	lr
 8003a72:	f803 1b01 	strb.w	r1, [r3], #1
 8003a76:	e7f9      	b.n	8003a6c <memset+0x4>

08003a78 <_init>:
 8003a78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a7a:	bf00      	nop
 8003a7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a7e:	bc08      	pop	{r3}
 8003a80:	469e      	mov	lr, r3
 8003a82:	4770      	bx	lr

08003a84 <_fini>:
 8003a84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a86:	bf00      	nop
 8003a88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a8a:	bc08      	pop	{r3}
 8003a8c:	469e      	mov	lr, r3
 8003a8e:	4770      	bx	lr
