<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="alt_pll_reconfig_sim/altera_pll_reconfig/altera_pll_reconfig_top.v"
   type="VERILOG"
   library="alt_pll_reconfig" />
 <file
   path="alt_pll_reconfig_sim/altera_pll_reconfig/altera_pll_reconfig_core.v"
   type="VERILOG"
   library="alt_pll_reconfig" />
 <file
   path="alt_pll_reconfig_sim/altera_pll_reconfig/altera_std_synchronizer.v"
   type="VERILOG"
   library="alt_pll_reconfig" />
 <file path="alt_pll_reconfig_sim/alt_pll_reconfig.vhd" type="VHDL" />
 <topLevel name="alt_pll_reconfig" />
 <deviceFamily name="arriav" />
</simPackage>
