// Seed: 702895891
module module_0;
  wire id_1, id_2;
  assign module_2.id_0 = 0;
  assign id_2 = !id_1;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    module_1,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  module_0 modCall_1 ();
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  initial if ("" && 1 == 1'd0) $clog2(28);
  ;
endmodule
module module_2 (
    input wor id_0
    , id_15,
    input tri1 id_1,
    input tri id_2,
    output wire id_3,
    input wor id_4
    , id_16,
    input tri id_5,
    output tri0 id_6,
    output wand id_7,
    input tri0 id_8
    , id_17,
    input wand id_9
    , id_18,
    input wor id_10,
    output wor id_11,
    output wor id_12,
    input supply1 id_13
);
  assign id_17 = -1'b0 ? id_13 : id_15;
  module_0 modCall_1 ();
endmodule
