AVX instructions with different register size or type for input and output



Throughput: vextractf128 xmm,ymm,1

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     87986     100339     102011     101011          0          0          0 
     87682      99992     102011     101011          0          0          0 
     87683      99994     102011     101011          0          0          0 
     87682      99993     102011     101011          0          0          0 
     87681      99992     102011     101011          0          0          0 
     87682      99993     102011     101011          0          0          0 
     87683      99992     102011     101011          0          0          0 
     87680      99991     102011     101011          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     87992     100350     102011     101011          0          0     100001 
     87681      99994     102011     101011          0          0     100001 
     87679      99992     102011     101011          0          0     100001 
     87679      99992     102011     101011          0          0     100001 
     87679      99991     102011     101011          0          0     100001 
     87683      99991     102011     101011          0          0     100001 
     87681      99990     102011     101011          0          0     100001 
     87677      99990     102011     101011          0          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     90923     100335     102011     101011       1005          0     101029 
     90607      99992     102011     101011       1010          0     101044 
     90612      99991     102011     101011       1010          0     101042 
     90606      99990     102011     101011       1000          0     101016 
     90602      99990     102011     101011       1000          0     101016 
     90600      99992     102011     101011       1000          0     101016 
     90602      99993     102011     101011       1000          0     101016 
     90601      99994     102011     101011       1000          0     101016 


Latency: vextractf128 xmm,ymm,0

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    272108     300322     102011     101020     101011          0          0 
    271824     299989     102011     101026     101011          0          0 
    271839     299989     102011     101011     101011          0          0 
    301500     302333     102011     101537     101378         57          0 
    263038     299990     102011     101016     101011          0          0 
    263405     300423     102011     101181     101061          7          0 
    265818     303266     102011     101805     101285         37          0 
    268295     306206     102011     102556     101491         71          0 


Latency: vextractf128 xmm,ymm,1

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    281471     300314     102011     101028     101011          0          0 
    281173     299990     102011     101023     101011          0          0 
    281226     299991     102011     101026     101011          0          0 
    281214     299991     102011     101028     101011          0          0 
    281164     299991     102011     101012     101011          0          0 
    281180     299991     102011     101012     101011          0          0 
    281229     299991     102011     101012     101011          0          0 
    281211     299991     102011     101012     101011          0          0 


Latency: vextractf128 xmm,ymm,0 + vinserti128 y,y,x,1

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    526431     600339     202011     201028     201011          0          0 
    545566     602350     202011     201543     201378         57          0 
    509661     599988     202011     201029     201011          0          0 
    509648     599989     202011     201030     201011          0          0 
    509651     599989     202011     201012     201011          0          0 
    550548     600802     202012     201292     201212         55          0 
    509661     599988     202011     201012     201011          0          0 
    509646     599989     202011     201012     201011          0          0 


Latency: vextractf128 xmm,ymm,1 + vinserti128 y,y,x,1

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    544019     600353     202011     201028     201011          0          0 
    613743     600642     202012     201313     201212         60          0 
    543641     599989     202011     201012     201011          0          0 
    576122     602385     202011     201560     201384         58          0 
    593710     600634     202012     201295     201214         57          0 
    558580     600589     202012     201296     201212         51          0 
    526101     599990     202011     201012     201011          0          0 
    526098     599988     202011     201012     201011          0          0 


Latency: vextractf128 xmm,ymm,0 + vinsertf128 y,y,x,1

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    510007     600349     202011     201020     201011          0          0 
    509694     599987     202011     201018     201011          0          0 
    509681     599987     202011     201026     201011          0          0 
    509668     599987     202011     201011     201011          0          0 
    509656     599987     202011     201011     201011          0          0 
    509664     599987     202011     201011     201011          0          0 
    531116     602443     202011     201572     201387         64          0 
    494207     599987     202011     201013     201011          0          0 


Latency: vextractf128 xmm,ymm,1 + vinsertf128 y,y,x,1

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    543984     600464     202011     201015     201011          0          0 
    543614     599987     202011     201018     201011          0          0 
    543670     599988     202011     201021     201011          0          0 
    543687     599989     202011     201027     201011          0          0 
    543627     599988     202011     201011     201011          0          0 
    569207     602324     202011     201537     201378         57          0 
    526116     599988     202011     201012     201011          0          0 
    526112     599988     202011     201012     201011          0          0 


Throughput with memory destination: vextractf128 [m128],ymm,1

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     90951     100366     102011     201011          0          0      50051 
     90620     100004     102011     201011          0          0      50032 
     90615     100004     102011     201011          0          0      50032 
     90612     100003     102011     201011          0          0      50026 
     90612     100003     102011     201011          0          0      50026 
     90610     100005     102011     201011          0          0      50026 
     90605     100003     102011     201011          0          0      50026 
     90602     100003     102011     201011          0          0      50026 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     90947     100368     102011     201011      49821     100000          1 
     90619     100005     102011     201011      49973     100000          1 
     90619     100001     102011     201011      49979     100000          1 
     90620     100001     102011     201011      49979     100000          1 
     90618     100003     102011     201011      49979     100000          1 
     90618     100001     102011     201011      49979     100000          1 
     90616     100004     102011     201011      49979     100000          1 
     90615     100004     102011     201011      49979     100000          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     99273     117072     102011     201011        999          0     201029 
    101737     119842     102011     201019       1005          0     201029 
    112793     132850     102011     201013       1020          0     201040 
    112506     132434     102011     201019       1027         -2     201041 
    125230     119044     102012     201221       1085          2     201290 
     99733     117410     102011     201013       1027         -1     201026 
    105070     123689     102011     201015       1008          0     201038 
    104410     122973     102011     201015       1011         -2     201022 


Latency with memory destination: vextractf128 [m128],ymm,0 + vmovdqa x,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    619766     683881     202011     301378         57         63     100519 
    637512     750499     202011     301011          0          0     100443 
    625513     736392     202011     301011          0          0     100484 
    509900     600249     202011     301011          0          0     100309 
    509707     600005     202011     301011          0          0     100531 
    637490     750498     202011     301011          0          0     100681 
    509680     600002     202011     301011          0          0     100531 
    509704     600014     202011     301011          0          0     100222 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    645682     736850     202011     301983     100185     405462        325 
    665996     759522     202011     304179     102098     402576       1051 
    660049     752825     202011     303639     101360     406536        867 
    654559     746655     202011     302777     101100     404821        583 
    641854     732223     202011     301809     100703     400122        243 
    638757     728447     202011     301217     100629     385534         62 
    636289     725863     202011     301273     100169     397079         80 
    640926     731187     202011     301395      99903     391416        121 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    606276     646792     202011     301075       1043          0     301343 
    578094     616762     202011     301139       1065          0     301622 
    623131     664748     202011     301363       1181          0     302650 
    595205     635001     202011     301171       1084          0     301751 
    620404     652933     202012     301499       1223          1     302569 
    635022     660633     202011     301730       1317          2     303224 
    565011     623544     202011     301491       1250          0     303275 
    550296     607723     202011     301363       1186          0     302662 


Latency with memory destination: vextractf128 [m128],ymm,1 + vmovdqa x,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    680304     750829     202011     301011          1          0     100736 
    679996     750486     202011     301011          1          0     100624 
    543713     600010     202011     301011          1          0     100533 
    667088     736259     202011     301011          1          0     100424 
    543719     600016     202011     301011          1          0     100531 
    543710     600046     202011     301011          1          0     100222 
    588750     618003     202012     301304         69         73     100663 
    543697     600050     202011     301011          0          0     100598 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    658380     750778     202011     301011      99357     287166          1 
    526156     600046     202011     301011      99350     598442          1 
    656683     748883     202011     301011      99550     252687          1 
    669456     751076     202011     301385      99632     291063         94 
    625559     736391     202011     301011      99545     210843          1 
    637550     750507     202011     301011      99340     279968          1 
    637449     750467     202011     301011      99315     220778          1 
    637558     750499     202011     301011      99352     245783          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    684968     742289     202012     301212       1096          2     301376 
    539383     615154     202011     301011       1010          0     301045 
    587901     647687     202011     301378       1137          2     301640 
    538388     633830     202011     301011       1000          0     301012 
    637533     750479     202011     301011       1000          0     301014 
    509688     600034     202011     301011       1000          0     301013 
    509700     600037     202011     301011       1000          0     301018 
    616021     703805     202011     301378       1129          2     301598 


Throughput: vextracti128 xmm,ymm,1

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     87993     100534     102011     101011          0          0          0 
     87686      99994     102011     101011          0          0          0 
     87685      99993     102011     101011          0          0          0 
     87684      99993     102011     101011          0          0          0 
     87684      99993     102011     101011          0          0          0 
     87684      99993     102011     101011          0          0          0 
     87684      99993     102011     101011          0          0          0 
     87684      99993     102011     101011          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     87814     100150     102011     101011          0          0     100001 
     87678      99992     102011     101011          0          0     100001 
     87677      99993     102011     101011          0          0     100001 
     87678      99990     102011     101011          0          0     100001 
     87677      99990     102011     101011          0          0     100001 
     87675      99990     102011     101011          0          0     100001 
     87681      99990     102011     101011          0          0     100001 
     87679      99992     102011     101011          0          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     88013     100371     102011     101011       1009          0     101042 
     87686      99993     102011     101011       1010          0     101040 
     87680      99994     102011     101011       1010          0     101042 
     87682      99994     102011     101011       1000          0     101020 
     87682      99993     102011     101011       1000          0     101020 
     87680      99991     102011     101011       1000          0     101020 
     87682      99993     102011     101011       1000          0     101020 
     87677      99992     102011     101011       1000          0     101020 


Latency: vextracti128 xmm,ymm,0

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    272126     300327     102011     101020     101011          0          0 
    282460     301982     102012     101578     101301         68          0 
    336570     305147     102011     102064     101745        119          0 
    254827     299989     102011     101026     101011          0          0 
    254827     299989     102011     101030     101011          0          0 
    254825     299990     102011     101012     101011          0          0 
    254823     299990     102011     101012     101011          0          0 
    254817     299990     102011     101012     101011          0          0 


Latency: vextracti128 xmm,ymm,1

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    255166     300377     102011     101022     101011          0          0 
    254831     299989     102011     101011     101011          0          0 
    254829     299990     102011     101021     101011          0          0 
    254827     299989     102011     101026     101011          0          0 
    254825     299989     102011     101011     101011          0          0 
    254821     299989     102011     101011     101011          0          0 
    254819     299989     102011     101011     101011          0          0 
    254823     299989     102011     101011     101011          0          0 


Latency: vextracti128 xmm,ymm,0 + vinserti128 y,y,x,1

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    526439     600340     202011     201020     201011          0          0 
    548815     602352     202011     201544     201378         57          0 
    509674     599988     202011     201025     201011          0          0 
    509662     599988     202011     201030     201011          0          0 
    509654     599986     202011     201033     201011          0          0 
    509644     599986     202011     201012     201011          0          0 
    509656     599987     202011     201012     201011          0          0 
    509672     599988     202011     201012     201011          0          0 


Latency: vextracti128 xmm,ymm,1 + vinserti128 y,y,x,1

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    510011     600383     202011     201019     201011          0          0 
    509660     599987     202011     201026     201011          0          0 
    509650     599987     202011     201011     201011          0          0 
    509666     599987     202011     201011     201011          0          0 
    509676     599987     202011     201011     201011          0          0 
    509685     599987     202011     201011     201011          0          0 
    538047     602351     202011     201542     201378         57          0 
    494251     599988     202011     201012     201011          0          0 


Latency: vextracti128 xmm,ymm,0 + vinsertf128 y,y,x,1

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    561828     602718     202011     201551     201381         58          0 
    526110     599986     202011     201029     201011          0          0 
    526102     599987     202011     201025     201011          0          0 
    526102     599986     202011     201030     201011          0          0 
    536520     601915     202012     201562     201306         67          0 
    547073     602335     202011     201536     201378         57          0 
    509650     599988     202011     201012     201011          0          0 
    509663     599988     202011     201012     201011          0          0 


Latency: vextracti128 xmm,ymm,1 + vinsertf128 y,y,x,1

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    604749     617539     202012     204963     202398        231          0 
    547234     603901     202011     203153     201683         80          0 
    544750     601099     202011     201648     201203         26          0 
    548005     604749     202011     203769     201875        105          0 
    558370     616424     202011     210630     204083        374          0 
    561815     619945     202011     213360     204915        469          0 
    617544     621174     202012     211610     204693        486          0 
    604990     607013     202014     203545     202364        248          0 


Throughput with memory destination: vextracti128 [m128],ymm,1

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     88850     101334     102011     201011          0          0      50064 
     87686     100005     102011     201011          0          0      50030 
     87691     100005     102011     201011          0          0      50032 
     87686     100002     102011     201011          0          0      50026 
     87688     100002     102011     201011          0          0      50026 
     87688     100002     102011     201011          0          0      50026 
     87684     100002     102011     201011          0          0      50026 
     87688     100002     102011     201011          0          0      50026 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     90933     100369     102011     201011      49866     100000          1 
     90602     100003     102011     201011      49979     100000          1 
     95206     105086     102011     201122      49435     100062         23 
     90612     100006     102011     201011      49972     100000          1 
     90612     100005     102011     201011      49973     100000          1 
     90616     100003     102011     201011      49979     100000          1 
     90620     100005     102011     201011      49973     100000          1 
     90620     100004     102011     201011      49979     100000          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     85355     100479     102011     201014       1005          0     201033 
     84951     100006     102011     201011       1010          0     201051 
     84945     100002     102011     201011       1000          0     201026 
     84949     100003     102011     201011       1000          0     201026 
     84945     100003     102011     201011       1000          0     201026 
     84947     100004     102011     201011       1000          0     201026 
     84949     100004     102011     201011       1000          0     201026 
     84949     100004     102011     201011       1000          0     201026 


Latency with memory destination: vextracti128 [m128],ymm,0 + vmovdqa x,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    658374     750789     202011     301011          0          0     100311 
    658082     750477     202011     301011          0          0     100637 
    645833     736528     202011     301011          0          0     100658 
    526160     600050     202011     301011          0          0     100598 
    526124     600004     202011     301011          0          0     100531 
    526227     600119     202011     301011          0          0     100319 
    526132     600005     202011     301011          0          0     100531 
    526235     600119     202011     301011          0          0     100319 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    510255     600672     202011     301011      99549     599242          1 
    633934     746230     202011     301011      99358     183273          1 
    509708     600051     202011     301011      99466     598688          1 
    509708     600042     202011     301011      99692     589245          1 
    509687     600001     202011     301011      99463     599928          1 
    637549     750483     202011     301011      99352     292930          1 
    509695     600039     202011     301011      99486     599869          1 
    637551     750483     202011     301011      99352     292930          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    563486     615642     202012     301287       1134          2     301616 
    636634     695431     202011     301378       1139          2     301643 
    509697     599997     202011     301011       1000          0     301013 
    509725     600037     202011     301011       1000          0     301018 
    509691     600005     202011     301011       1000          0     301012 
    637453     750469     202011     301011       1000          0     301013 
    578310     638650     202012     301674       1253          4     302327 
    601172     730061     202011     302114       1533          0     305045 


Latency with memory destination: vextracti128 [m128],ymm,1 + vmovdqa x,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    658294     750699     202011     301011          0          0     100278 
    526158     600050     202011     301011          0          0     100540 
    658120     750490     202011     301011          0          0     100671 
    640018     699925     202011     301378         62         66     100562 
    509760     600073     202011     301011          0          0     100529 
    600720     707163     202011     301011          0          0     100616 
    547334     607948     202012     301320         72         78     100573 
    509900     600247     202011     301011          0          0     100248 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    689611     729218     202011     301379      99376     305725         88 
    657985     750437     202011     301011      99309     220666          1 
    658116     750479     202011     301011      99373     282912          1 
    575983     618008     202012     301212      99502     559741         43 
    658019     750446     202011     301011      99382     282794          1 
    575755     637355     202011     301528      99864     550204        131 
    525314     618473     202011     301176      99786     573201         38 
    509763     600107     202011     301011      99401     569511          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    639540     752823     202011     301011       1005          0     301027 
    636505     749347     202011     301011       1010          0     301044 
    637381     750295     202011     301011       1010          0     301041 
    509757     600108     202011     301011       1000          0     301018 
    509675     600001     202011     301011       1000          0     301012 
    509733     600053     202011     301011       1000          0     301018 
    637552     750489     202011     301011       1000          0     301013 
    509755     600108     202011     301011       1000          0     301018 


Throughput: vinsertf128 ymm,ymm,xmm,1

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     87975     100332     102011     101011          0          0          0 
     87680      99993     102011     101011          0          0          0 
     87678      99990     102011     101011          0          0          0 
     87682      99994     102011     101011          0          0          0 
     87676      99993     102011     101011          0          0          0 
     87676      99991     102011     101011          0          0          0 
     87678      99992     102011     101011          0          0          0 
     87676      99991     102011     101011          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     87984     100341     102011     101011          0          0     100001 
     87680      99991     102011     101011          0          0     100001 
     87680      99991     102011     101011          0          0     100001 
     87679      99993     102011     101011          0          0     100001 
     87682      99991     102011     101011          0          0     100001 
     87681      99992     102011     101011          0          0     100001 
     87680      99992     102011     101011          0          0     100001 
     87682      99993     102011     101011          0          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     87960     100314     102011     101011       1007          0     101038 
     87674      99991     102011     101011       1009          0     101037 
     87680      99991     102011     101011       1009          0     101039 
     87676      99991     102011     101011       1010          0     101044 
     87679      99994     102011     101011       1000          0     101019 
     87678      99992     102011     101011       1000          0     101019 
     87681      99992     102011     101011       1000          0     101019 
     87680      99994     102011     101011       1000          0     101019 


Latency: vinsertf128 ymm,ymm,xmm,0

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    255126     300347     102011     101048     101011          0          0 
    254817     299989     102011     101021     101011          0          0 
    254825     299989     102011     101027     101011          0          0 
    254827     299989     102011     101026     101011          0          0 
    254826     299989     102011     101011     101011          0          0 
    254835     299989     102011     101011     101011          0          0 
    254835     299989     102011     101011     101011          0          0 
    254839     299989     102011     101011     101011          0          0 


Latency: vinsertf128 ymm,ymm,xmm,1

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    255137     300348     102011     101022     101011          0          0 
    254833     299989     102011     101035     101011          0          0 
    254831     299989     102011     101012     101011          0          0 
    254827     299990     102011     101012     101011          0          0 
    254827     299990     102011     101012     101011          0          0 
    254817     299987     102011     101012     101011          0          0 
    254820     299991     102011     101012     101011          0          0 
    254821     299991     102011     101012     101011          0          0 


Latency: vinsertf128 ymm,ymm,xmm,0 + vextracti128 xmm,ymm,1

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    509977     600349     202011     201020     201011          0          0 
    509658     599987     202011     201021     201011          0          0 
    509650     599987     202011     201026     201011          0          0 
    540981     602351     202011     201532     201378         57          0 
    494177     599987     202011     201012     201011          0          0 
    494227     599988     202011     201012     201011          0          0 
    494262     599988     202011     201012     201011          0          0 
    494192     599988     202011     201012     201011          0          0 


Latency: vinsertf128 ymm,ymm,xmm,1 + vextracti128 xmm,ymm,1

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    480048     600366     202011     201020     201011          0          0 
    479647     599987     202011     201028     201011          0          0 
    479737     599987     202011     201023     201011          0          0 
    479662     599987     202011     201013     201011          0          0 
    479715     599987     202011     201013     201011          0          0 
    479683     599987     202011     201013     201011          0          0 
    518200     604369     202012     202080     201666        126          0 
    466005     599987     202011     201012     201011          0          0 


Latency: vinsertf128 ymm,ymm,xmm,0 + vextractf128 xmm,ymm,1

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    510139     600552     202011     201019     201011          0          0 
    509653     599986     202011     201027     201011          0          0 
    509659     599986     202011     201023     201011          0          0 
    530643     602350     202011     201540     201378         59          0 
    494210     599987     202011     201012     201011          0          0 
    494265     599987     202011     201012     201011          0          0 
    494216     599986     202011     201012     201011          0          0 
    494182     599987     202011     201012     201011          0          0 


Latency: vinsertf128 ymm,ymm,xmm,1 + vextractf128 xmm,ymm,1

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    531496     606185     202011     202468     201532         88          0 
    528253     602493     202011     201621     201227         31          0 
    561827     602306     202012     201642     201328         75          0 
    537139     601902     202012     201560     201300         66          0 
    548203     602368     202011     201546     201381         58          0 
    509667     599988     202011     201012     201011          0          0 
    509657     599988     202011     201012     201011          0          0 
    509645     599988     202011     201012     201011          0          0 


Throughput with memory operand: vinsertf128 ymm,ymm,[m128],0

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     44510      50808     102011     201011      34145      34709      50006 
     44201      50361     102011     201011      34131      34675      50005 
     44112      50362     102011     201011      34125      34623      50006 
     44181      50329     102011     201011      34031      34069      50006 
     44082      50329     102011     201011      34031      34069      50006 
     44183      50329     102011     201011      34031      34069      50006 
     44080      50329     102011     201011      34031      34069      50006 
     44181      50329     102011     201011      34031      34069      50006 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     43283      50893     102011     201011      50005          0      31849 
     42732      50358     102011     201011      50006          0      31193 
     42825      50359     102011     201011      50006          0      31204 
     42732      50359     102011     201011      50006          0      31253 
     75817      53168     102011     201378      50048          8      32035 
     41501      50330     102011     201011      50006          0      31901 
     41402      50331     102011     201011      50006          0      31901 
     51239      51589     102012     201214      50028          2      32074 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     44895      51225     102011     201011       1002          0     201040 
     64608      73705     102011     201087       1048          0     201260 
     62128      70813     102011     201186       1086          0     201532 
     44153      50377     102011     201011       1000          0     201038 
     44136      50327     102011     201011       1000          0     201038 
     44130      50327     102011     201011       1000          0     201038 
     44122      50327     102011     201011       1000          0     201038 
     44147      50327     102011     201011       1000          0     201038 


Throughput with memory operand: vinsertf128 ymm,ymm,[m128],1

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     72719      50807     102011     201011      34067      34125      50006 
     72066      50361     102011     201011      34125      34623      50006 
     71995      50327     102011     201011      34031      34069      50006 
     71973      50327     102011     201011      34031      34069      50006 
     71985      50327     102011     201011      34031      34069      50006 
     72002      50327     102011     201011      34031      34069      50006 
     72022      50327     102011     201011      34031      34069      50006 
     72030      50327     102011     201011      34031      34069      50006 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     44774      51008     102011     201011      50005          0      31849 
     44108      50360     102011     201011      50006          0      31253 
     44179      50328     102011     201011      50006          0      31901 
     44076      50329     102011     201011      50006          0      31901 
     44177      50329     102011     201011      50006          0      31901 
     44082      50329     102011     201011      50006          0      31901 
     44173      50329     102011     201011      50006          0      31901 
     44086      50329     102011     201011      50006          0      31901 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     45235      51538     102011     201011       1002          0     201040 
     44091      50331     102011     201011       1000          0     201038 
     44197      50362     102011     201011       1004          0     201044 
     44128      50361     102011     201011       1003          0     201045 
     44156      50329     102011     201011       1000          0     201038 
     44116      50330     102011     201011       1000          0     201038 
     44134      50328     102011     201011       1000          0     201038 
     44132      50328     102011     201011       1000          0     201038 


Latency with memory operand: vinsertf128 ymm,ymm,[m128],0 + vmovdqa [m128],xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    658968     775744     202011     401011     272598     272480      75073 
    658609     775352     202011     401011     277811     277786      75169 
    672695     791854     202011     401011     274699     279026      75549 
    659811     776748     202011     401011     277435     284608      75242 
    661431     778671     202011     401011     276329     275319      75126 
    676800     782025     202011     401378     275572     286147      78116 
    639981     776974     202011     401011     271917     283716      78609 
    639368     776138     202011     401011     272890     284962      77989 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    703713     778806     202011     401384      92584     100013     293261 
    660334     777298     202011     401011      91431     100000     291834 
    658322     775025     202011     401011      91157     100000     292224 
    668912     777569     202012     401212      91348     100004     294399 
    658401     775025     202011     401011      91157     100000     292216 
    659882     776877     202011     401011      91407     100000     292094 
    657293     773741     202011     401011      91157     100000     295003 
    693913     780750     202012     401306      91201     100010     292600 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    658951     775663     202011     401011       1003      31333     301019 
    658618     775351     202011     401011       1005      30700     301024 
    658932     775705     202011     401011       1003      31509     301024 
    668427     778278     202012     401212       1091      31082     301335 
    694538     781918     202011     401378       1130      31576     301600 
    641370     778679     202011     401011       1000      31447     301013 
    641460     778680     202011     401011       1000      31252     301013 
    641391     778679     202011     401011       1000      31447     301013 


Latency with memory operand: vinsertf128 ymm,ymm,[m128],1 + vmovdqa [m128],xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    692280     783495     202012     401364     273617     279614      77480 
    659799     776665     202011     401011     275054     284095      78337 
    658926     775747     202011     401011     276150     286004      78855 
    659815     776692     202011     401011     274581     285629      78405 
    662687     780114     202011     401011     276467     287445      78402 
    690986     783269     202011     401378     275902     286986      78160 
    640015     776974     202011     401011     271919     283723      78609 
    639286     776137     202011     401011     272924     284997      77989 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    684515     781011     202013     401413      91005     100009     293106 
    639467     776268     202011     401011      91383     100000     295736 
    668302     805979     202012     401815      90221     100041     286883 
    657161     797778     202011     401583      90731     100038     289333 
    638363     775025     202011     401011      91157     100000     292682 
    671368     778715     202011     401378      91400     100013     293233 
    620914     776663     202011     401011      91139     100000     295200 
    623687     780104     202011     401011      91438     100000     297189 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    694317     792236     202011     402515       1781      31736     307043 
    901764     828094     202012     407069       4096      34745     324811 
    679851     775294     202011     401107       1054      30383     301421 
    706313     776427     202011     401378       1128      30433     301592 
    656207     772438     202011     401011       1004      30477     301028 
    660513     777620     202011     401011       1000      30289     301012 
    660582     777624     202011     401011       1000      30442     301012 
    660583     777620     202011     401011       1000      30289     301012 


Throughput: vinserti128 ymm,ymm,xmm,1

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     82658     100355     102011     101011          0          0          0 
     82361      99990     102011     101011          0          0          0 
     82363      99991     102011     101011          0          0          0 
     82366      99991     102011     101011          0          0          0 
     82364      99993     102011     101011          0          0          0 
     82369      99993     102011     101011          0          0          0 
     82371      99992     102011     101011          0          0          0 
     82371      99992     102011     101011          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     82658     100357     102011     101011          0          0     100001 
     82360      99991     102011     101011          0          0     100001 
     82356      99990     102011     101011          0          0     100001 
     82361      99992     102011     101011          0          0     100001 
     82361      99992     102011     101011          0          0     100001 
     82365      99993     102011     101011          0          0     100001 
     82365      99993     102011     101011          0          0     100001 
     82367      99992     102011     101011          0          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     87963     100310     102011     101011       1005          0     101033 
     87682      99990     102011     101011       1010          0     101043 
     87682      99992     102011     101011       1010          0     101046 
     87682      99992     102011     101011       1000          0     101016 
     87682      99991     102011     101011       1000          0     101016 
     87682      99991     102011     101011       1000          0     101016 
     87680      99990     102011     101011       1000          0     101016 
     87682      99990     102011     101011       1000          0     101016 


Latency: vinserti128 ymm,ymm,xmm,0

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    255144     300351     102011     101022     101011          0          0 
    254837     299989     102011     101045     101011          0          0 
    254841     299989     102011     101032     101011          0          0 
    254841     299989     102011     101026     101011          0          0 
    254843     299989     102011     101011     101011          0          0 
    254843     299989     102011     101011     101011          0          0 
    254841     299989     102011     101011     101011          0          0 
    254837     299989     102011     101011     101011          0          0 


Latency: vinserti128 ymm,ymm,xmm,1

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    255142     300345     102011     101022     101011          0          0 
    254843     299991     102011     101041     101011          0          0 
    254839     299991     102011     101026     101011          0          0 
    254833     299988     102011     101030     101011          0          0 
    254835     299989     102011     101012     101011          0          0 
    254829     299989     102011     101012     101011          0          0 
    254825     299988     102011     101012     101011          0          0 
    254827     299989     102011     101012     101011          0          0 


Latency: vinserti128 ymm,ymm,xmm,0 + vextracti128 xmm,ymm,1

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    498528     605567     202011     202779     201931        159          0 
    498840     605778     202011     202773     201802        139          0 
    495164     601740     202011     201362     201183         46          0 
    494351     600122     202011     201103     201073         20          0 
    494274     600229     202011     201048     201013          4          0 
    494220     600071     202011     201166     201155         17          0 
    494311     600118     202011     201106     201095         30          0 
    526838     601633     202012     201361     201275         59          0 


Latency: vinserti128 ymm,ymm,xmm,1 + vextracti128 xmm,ymm,1

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    526392     600304     202011     201023     201011          0          0 
    526118     599987     202011     201021     201011          0          0 
    526124     599987     202011     201026     201011          0          0 
    526126     599987     202011     201011     201011          0          0 
    545251     602350     202011     201540     201378         57          0 
    509670     599988     202011     201012     201011          0          0 
    509662     599988     202011     201012     201011          0          0 
    538401     602087     202012     201560     201303         67          0 


Latency: vinserti128 ymm,ymm,xmm,0 + vextractf128 xmm,ymm,1

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    510001     600343     202011     201020     201011          0          0 
    509691     599989     202011     201018     201011          0          0 
    509672     599986     202011     201027     201011          0          0 
    509664     599987     202011     201011     201011          0          0 
    509652     599986     202011     201011     201011          0          0 
    509660     599986     202011     201011     201011          0          0 
    540441     602363     202011     201530     201378         57          0 
    494185     599987     202011     201012     201011          0          0 


Latency: vinserti128 ymm,ymm,xmm,1 + vextractf128 xmm,ymm,1

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    509960     600348     202011     201020     201011          0          0 
    509669     599987     202011     201018     201011          0          0 
    516172     607689     202011     203008     201709        108          0 
    509684     599986     202011     201012     201011          0          0 
    509696     599988     202011     201012     201011          0          0 
    509689     599986     202011     201012     201011          0          0 
    509683     599989     202011     201012     201011          0          0 
    529159     602369     202011     201529     201378         57          0 


Throughput with memory operand: vinserti128 ymm,ymm,[m128],0

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     43303      50916     102011     201011      34058      34123      50005 
     42706      50330     102011     201011      34031      34069      50006 
     42802      50329     102011     201011      34031      34069      50006 
     42703      50331     102011     201011      34031      34069      50006 
     42802      50329     102011     201011      34031      34069      50006 
     42707      50329     102011     201011      34031      34069      50006 
     42803      50329     102011     201011      34031      34069      50006 
     42708      50330     102011     201011      34031      34069      50006 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     44705      50986     102011     201011      50005          0      32093 
     44177      50370     102011     201011      50006          0      31253 
     44120      50337     102011     201011      50006          0      31901 
     44160      50336     102011     201011      50006          0      31901 
     44104      50335     102011     201011      50006          0      31901 
     44169      50334     102011     201011      50006          0      31901 
     44097      50333     102011     201011      50006          0      31901 
     44177      50333     102011     201011      50006          0      31901 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     42056      51009     102011     201011       1002          0     201040 
     41446      50357     102011     201011       1004          0     201044 
     41513      50357     102011     201011       1004          0     201044 
     41452      50358     102011     201011       1003          0     201045 
     41485      50326     102011     201011       1000          0     201038 
     41430      50326     102011     201011       1000          0     201038 
     41479      50326     102011     201011       1000          0     201038 
     41435      50328     102011     201011       1000          0     201038 


Throughput with memory operand: vinserti128 ymm,ymm,[m128],1

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     44325      50610     102011     201011      34053      34103      50005 
     44178      50330     102011     201011      33936      33969      50006 
     44113      50362     102011     201011      34135      34662      50006 
     44201      50361     102011     201011      34125      34623      50006 
     44090      50327     102011     201011      34031      34069      50006 
     44162      50327     102011     201011      34031      34069      50006 
     77304      53187     102011     201378      34152      34203      50046 
     42696      50330     102011     201011      34031      34069      50006 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     44783      51019     102011     201011      50006          0      31139 
     44112      50365     102011     201011      50005          0      31193 
     44212      50361     102011     201011      50006          0      31204 
     44111      50360     102011     201011      50006          0      31253 
     44182      50328     102011     201011      50006          0      31901 
     44081      50328     102011     201011      50006          0      31901 
     44180      50328     102011     201011      50006          0      31901 
     44083      50328     102011     201011      50006          0      31901 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     44786      51018     102011     201011       1003          0     201040 
     44116      50370     102011     201011       1004          0     201045 
     44219      50368     102011     201011       1004          0     201045 
     44086      50334     102011     201011       1001          0     201038 
     44185      50334     102011     201011       1001          0     201038 
     44090      50333     102011     201011       1001          0     201038 
     44177      50333     102011     201011       1001          0     201038 
     44097      50333     102011     201011       1001          0     201038 


Latency with memory operand: vinserti128 ymm,ymm,[m128],0 + vmovdqa [m128],xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    680091     775609     202011     401011     273059     286586      78506 
    677750     772913     202011     401011     272062     287373      78213 
    681134     776753     202011     401011     272176     286350      78544 
    680786     776347     202011     401011     275108     288368      78414 
    681410     777078     202011     401011     274265     288488      78559 
    681870     777624     202011     401011     273582     287270      78304 
    681376     777078     202011     401011     274265     288488      78559 
    681862     777624     202011     401011     273582     287270      78304 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    681410     777115     202011     401011      91010     100000     298475 
    680143     775655     202011     401011      91359     100000     291421 
    712229     778734     202011     401378      91035     100011     293111 
    656385     772713     202011     401011      91441     100000     292298 
    651165     766528     202011     401011      90899     100000     287017 
    694004     779594     202012     401310      91082     100012     290671 
    656338     772687     202011     401011      91459     100000     291005 
    653339     769057     202011     401011      90971     100000     291817 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    766990     846858     202011     401200       1148      48419     301460 
    767333     846886     202011     401493       1347      49165     301993 
    768547     848378     202011     401429       1309      48555     301927 
    768628     848998     202011     401546       1346      45382     302231 
    780175     861205     202011     402685       1809      49385     305748 
    796022     878672     202011     404393       2526      51259     311214 
    789079     871275     202011     403437       2180      45300     308759 
    780735     820119     202012     402153       1582      34700     304863 


Latency with memory operand: vinserti128 ymm,ymm,[m128],1 + vmovdqa [m128],xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    658925     775705     202011     401011     274377     287508      78606 
    659633     776475     202011     401011     275212     286839      78652 
    658015     774675     202011     401011     271940     282403      78480 
    657870     774396     202011     401011     272446     287771      78636 
    656290     772615     202011     401011     270217     285485      78019 
    655573     771742     202011     401011     269856     285224      78379 
    656338     772615     202011     401011     270217     285485      78019 
    666052     773239     202012     401304     268015     283270      78447 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    680165     775694     202011     401011      94160     100000     283983 
    714846     779918     202012     401330      93301     100014     283245 
    691642     779254     202012     401298      91400     100010     294185 
    703205     781189     202011     401378      91293     100012     292252 
    659055     775885     202011     401011      90926     100000     292394 
    658961     775737     202011     401011      91181     100000     295450 
    655519     771649     202011     401011      91008     100000     293806 
    659131     775990     202011     401011      91358     100000     293305 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    658516     775150     202011     401011       1005      30356     301020 
    670304     779035     202012     401304       1134      30455     301685 
    713684     778269     202011     401378       1120      30679     301597 
    683668     779662     202011     401011       1003      31679     301024 
    681096     776750     202011     401011       1003      31002     301024 
    679917     775394     202011     401011       1000      31009     301013 
    679937     775394     202011     401011       1000      30741     301013 
    679957     775394     202011     401011       1000      31009     301013 


Throughput: vpmovsxbw xmm,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    126259     102526     102012     101310         69         81          3 
     87674      99987     102011     101011          0          0          0 
     87678      99988     102011     101015          0          0          0 
     87680      99988     102011     101015          0          0          0 
     87680      99989     102011     101015          0          0          0 
     87680      99989     102011     101015          0          0          0 
     87680      99988     102011     101015          0          0          0 
     87682      99989     102011     101015          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     87846     100176     102011     101011          0          0     100001 
     87680      99988     102011     101015          0          0     100001 
     87680      99988     102011     101015          0          0     100001 
     87680      99989     102011     101015          0          0     100001 
     87678      99988     102011     101015          0          0     100001 
     87677      99986     102011     101015          0          0     100001 
     87680      99988     102011     101015          0          0     100001 
     87679      99988     102011     101015          0          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     93934     100203     102011     101011       1010          0     101042 
     93739      99991     102011     101015       1001          0     101040 
     93740      99989     102011     101015       1007          0     101047 
     93736      99989     102011     101015       1000          0     101019 
     93731      99989     102011     101015       1000          0     101023 
     93722      99989     102011     101015       1000          0     101019 
     93717      99989     102011     101015       1000          0     101019 
     93710      99989     102011     101015       1000          0     101023 


Latency: vpmovsxbw xmm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     87839     100176     102011     101051     101011          0          0 
     87673      99989     102011     101053     101015          0          0 
     87676      99988     102011     101045     101015          0          0 
     87678      99989     102011     101050     101015          0          0 
     87672      99989     102011     101045     101015          0          0 
     87676      99988     102011     101025     101015          0          0 
     87674      99988     102011     101025     101015          0          0 
     87674      99989     102011     101025     101015          0          0 


Throughput with memory operand: vpmovsxbw xmm,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     87878     100222     102011     201011          0          0      50002 
     87676      99993     102011     201015          0          0      50004 
     87678      99994     102011     201015          0          0      50003 
     87678      99995     102011     201015          0          0      50003 
     87678      99993     102011     201015          0          0      50002 
     87676      99992     102011     201015          0          0      50003 
     87676      99991     102011     201015          0          0      50002 
     87678      99993     102011     201015          0          0      50003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     87863     100195     102011     201011      50003          0     100005 
     87686      99993     102011     201015      50003          0     100001 
     87684      99993     102011     201015      50004          0     100001 
     87899     100249     102011     201034      50034          0     100015 
     89203     101753     102011     201109      50030          1     100026 
     90771     103577     102011     201237      50112          2     100096 
     87679      99991     102011     201015      50003          0     100001 
    119679     102361     102011     201378      50063          8     100114 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     85120     100205     102011     201011       1008          0     101035 
     84949      99996     102011     201015       1009          0     101053 
     84946      99998     102011     201015       1009          0     101056 
     84944      99997     102011     201015       1009          0     101056 
     84946      99997     102011     201015       1001          0     101021 
     84946      99997     102011     201015       1001          0     101024 
     84944      99995     102011     201015       1001          0     101020 
     84944      99997     102011     201015       1001          0     101021 


Throughput: vpmovsxbw ymm,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     87973     100328     102011     101011          0          0          0 
     87680      99991     102011     101015          0          0          0 
     87678      99990     102011     101015          0          0          0 
     87680      99991     102011     101015          0          0          0 
     87678      99991     102011     101015          0          0          0 
     87680      99992     102011     101015          0          0          0 
     87682      99990     102011     101015          0          0          0 
     87677      99990     102011     101015          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     87981     100336     102011     101011          0          0     100001 
     87682      99991     102011     101015          0          0     100001 
     87679      99991     102011     101015          0          0     100001 
     87678      99990     102011     101015          0          0     100001 
     87681      99991     102011     101015          0          0     100001 
     87684      99992     102011     101015          0          0     100001 
     87680      99991     102011     101015          0          0     100001 
     87680      99991     102011     101015          0          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     85246     100345     102011     101011       1003          0     101028 
     84942      99990     102011     101015       1005          0     101048 
     84946      99991     102011     101015       1006          0     101052 
     84944      99989     102011     101015       1004          0     101042 
     84944      99991     102011     101015       1004          0     101044 
     84944      99991     102011     101015       1000          0     101022 
     84946      99992     102011     101015       1000          0     101022 
     84944      99992     102011     101015       1001          0     101023 


Latency: vpmovsxbw ymm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    263342     300310     102011     101034     101015          0          0 
    263056     299988     102011     101020     101015          0          0 
    263058     299988     102011     101029     101015          0          0 
    263054     299988     102011     101017     101015          0          0 
    263052     299988     102011     101017     101015          0          0 
    263054     299988     102011     101017     101015          0          0 
    263052     299988     102011     101017     101015          0          0 
    263052     299988     102011     101017     101015          0          0 


Latency: vpmovsxbw ymm,xmm / vinserti128 ymm,xmm,xmm,1

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    526412     600334     202011     201022     201011          0          0 
    526114     599987     202011     201018     201011          0          0 
    526118     599986     202011     201032     201011          0          0 
    526120     599987     202011     201011     201011          0          0 
    526126     599987     202011     201011     201011          0          0 
    564240     604134     202012     202077     201676        126          0 
    509686     599987     202011     201013     201011          0          0 
    509678     599986     202011     201013     201011          0          0 


Throughput with memory operand: vpmovsxbw ymm,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     88014     100376     102011     201011          0          0      50004 
     87680      99995     102011     201015          0          0      50003 
     87680      99996     102011     201015          0          0      50004 
     87680      99996     102011     201015          0          0      50004 
     87678      99996     102011     201015          0          0      50004 
     87682      99996     102011     201015          0          0      50004 
     87678      99996     102011     201015          0          0      50004 
     87682      99996     102011     201015          0          0      50004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     85282     100396     102011     201011      50003          0     100007 
     84942      99995     102011     201015      50004          0     100001 
     84941      99995     102011     201015      50003          0     100001 
     84942      99995     102011     201015      50003          0     100001 
     84944      99996     102011     201015      50004          0     100001 
     84942      99997     102011     201015      50004          0     100001 
     84944      99997     102011     201015      50004          0     100001 
     84940      99996     102011     201015      50004          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     87982     100338     102011     201011       1002          0     201031 
     87678      99995     102011     201015       1008          0     201054 
     87680      99997     102011     201015       1000          0     201030 
     87682      99997     102011     201015       1000          0     201030 
     87682      99996     102011     201015       1000          0     201030 
     87684      99996     102011     201015       1000          0     201030 
     87684      99996     102011     201015       1000          0     201030 
     99852     102889     102012     201304       1127          1     201675 


Throughput: vpmovsxbd xmm,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     87847     100179     102011     101011          0          0          0 
     87679      99988     102011     101015          0          0          0 
     87681      99989     102011     101015          0          0          0 
     87679      99988     102011     101015          0          0          0 
     87681      99990     102011     101015          0          0          0 
     87681      99990     102011     101015          0          0          0 
     87679      99990     102011     101015          0          0          0 
     87679      99990     102011     101015          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     87851     100181     102011     101011          0          0     100001 
     87678      99988     102011     101015          0          0     100001 
     87676      99988     102011     101015          0          0     100001 
     87680      99988     102011     101015          0          0     100001 
     87680      99989     102011     101015          0          0     100001 
     87679      99988     102011     101015          0          0     100001 
     87678      99987     102011     101015          0          0     100001 
     87678      99987     102011     101015          0          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     85103     100183     102011     101011       1015          0     101057 
     84939      99989     102011     101015       1009          0     101053 
     84937      99988     102011     101015       1005          0     101050 
     84937      99989     102011     101015       1004          0     101044 
     84933      99988     102011     101015       1000          0     101021 
     84935      99989     102011     101015       1000          0     101021 
     84935      99989     102011     101015       1000          0     101021 
     84936      99988     102011     101015       1000          0     101021 


Latency: vpmovsxbd xmm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     87848     100181     102011     101047     101011          0          0 
     87678      99989     102011     101038     101015          0          0 
     87677      99988     102011     101039     101015          0          0 
     87680      99988     102011     101023     101015          0          0 
     87678      99986     102011     101025     101015          0          0 
     87680      99988     102011     101023     101015          0          0 
     87684      99989     102011     101023     101015          0          0 
     87682      99988     102011     101023     101015          0          0 


Throughput with memory operand: vpmovsxbd xmm,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     87877     100215     102011     201011          0          0      50002 
     87682      99993     102011     201015          0          0      50002 
     87684      99993     102011     201015          0          0      50003 
     87682      99992     102011     201015          0          0      50002 
     87682      99992     102011     201015          0          0      50003 
     87684      99992     102011     201015          0          0      50002 
     87684      99992     102011     201015          0          0      50003 
     87684      99992     102011     201015          0          0      50002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     93927     100197     102011     201011      50002          0     100011 
     93726      99991     102011     201015      50003          0     100001 
     93721      99992     102011     201015      50001          0     100001 
     93718      99992     102011     201015      50003          0     100001 
     93715      99993     102011     201015      50002          0     100001 
     93721      99992     102011     201015      50003          0     100001 
    125358     102338     102011     201378      50061          8     100114 
     90600      99990     102011     201015      50003          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     90801     100216     102011     201011       1016          0     101056 
     90600     100000     102011     201015       1006          0     101045 
     90601      99998     102011     201015       1009          0     101053 
     90604      99999     102011     201015       1001          0     101025 
     90606      99999     102011     201015       1002          0     101042 
     90605      99999     102011     201015       1001          0     101025 
     90612      99998     102011     201015       1009          0     101052 
     90612      99998     102011     201015       1001          0     101025 


Throughput: vpmovsxbd ymm,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     87999     100353     102011     101011          0          0          0 
     87682      99992     102011     101015          0          0          0 
     87682      99990     102011     101015          0          0          0 
     87678      99990     102011     101015          0          0          0 
     87680      99990     102011     101015          0          0          0 
     87680      99990     102011     101015          0          0          0 
     87680      99990     102011     101015          0          0          0 
     87680      99990     102011     101015          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     88023     100381     102011     101011          0          0     100001 
     87686      99992     102011     101015          0          0     100001 
     87684      99990     102011     101015          0          0     100001 
     87687      99992     102011     101015          0          0     100001 
     87684      99992     102011     101015          0          0     100001 
     87683      99991     102011     101015          0          0     100001 
     87684      99991     102011     101015          0          0     100001 
     87687      99992     102011     101015          0          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     82643     100337     102011     101011       1003          0     101025 
     82361      99990     102011     101015       1004          0     101048 
     82363      99991     102011     101015       1003          0     101040 
     82362      99990     102011     101015       1003          0     101042 
     82364      99991     102011     101015       1000          0     101026 
     82367      99991     102011     101015       1000          0     101026 
     82369      99991     102011     101015       1000          0     101026 
     82369      99991     102011     101015       1000          0     101026 


Latency: vpmovsxbd ymm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    263365     300336     102011     101019     101011          0          0 
    263060     299989     102011     101033     101015          0          0 
    263059     299991     102011     101027     101015          0          0 
    263054     299990     102011     101017     101015          0          0 
    263057     299989     102011     101017     101015          0          0 
    263052     299989     102011     101017     101015          0          0 
    263050     299989     102011     101017     101015          0          0 
    301998     302004     102012     101580     101336         76          0 


Latency: vpmovsxbd ymm,xmm / vinserti128 ymm,xmm,xmm,1

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    562716     600323     202011     201026     201011          0          0 
    562393     599987     202011     201027     201011          0          0 
    562401     599987     202011     201022     201011          0          0 
    562399     599986     202011     201011     201011          0          0 
    562395     599988     202011     201013     201011          0          0 
    562401     599987     202011     201013     201011          0          0 
    562391     599987     202011     201013     201011          0          0 
    562413     599986     202011     201011     201011          0          0 


Throughput with memory operand: vpmovsxbd ymm,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     90941     100364     102011     201011          0          0      50004 
     90610      99998     102011     201015          0          0      50004 
     90609      99995     102011     201015          0          0      50004 
     90610      99995     102011     201015          0          0      50003 
     90612      99995     102011     201015          0          0      50003 
     90618      99997     102011     201015          0          0      50004 
     90618      99995     102011     201015          0          0      50002 
     90612      99995     102011     201015          0          0      50002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     88915     101397     102011     201011      50004          0     100007 
     87686      99996     102011     201015      50004          0     100001 
     89988     102627     102011     201042      50036          0     100022 
     99258     113244     102011     201316      50125          1     100167 
     87682     100179     102011     201011      50003          0     100001 
     95303     108716     102011     201207      50123          0     100129 
     89004     101546     102011     201099      50044          0     100053 
     87680      99997     102011     201011      50003          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     88049     100410     102011     201011       1002          0     201030 
     87688      99995     102011     201015       1009          0     201057 
     87684      99995     102011     201015       1000          0     201042 
     87686      99995     102011     201015       1000          0     201026 
     87686      99997     102011     201015       1000          0     201030 
     87686      99995     102011     201015       1000          0     201026 
     87687      99995     102011     201015       1000          0     201026 
     87688      99997     102011     201015       1000          0     201030 


Throughput: vpmovsxbq xmm,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    125710     100755     102012     101212         55         58          3 
    113231      99990     102011     101015          0          0          0 
    113220      99988     102011     101015          0          0          0 
    113291      99988     102011     101015          0          0          0 
    113238      99989     102011     101015          0          0          0 
    113217      99990     102011     101015          0          0          0 
    113292      99988     102011     101015          0          0          0 
    113248      99988     102011     101015          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     82560     100219     102011     101011          0          0     100001 
     82373      99991     102011     101015          0          0     100001 
     82373      99989     102011     101015          0          0     100001 
     82367      99988     102011     101015          0          0     100001 
     82369      99987     102011     101015          0          0     100001 
     82369      99989     102011     101015          0          0     100001 
     82367      99989     102011     101015          0          0     100001 
     82366      99988     102011     101015          0          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     93874     100143     102011     101011       1010          0     101039 
     93720      99988     102011     101015       1003          0     101044 
     93713      99988     102011     101015       1005          0     101045 
     93710      99989     102011     101015       1000          0     101023 
     93715      99989     102011     101015       1000          0     101023 
     93718      99989     102011     101015       1000          0     101023 
     93723      99989     102011     101015       1000          0     101023 
     93725      99989     102011     101015       1000          0     101023 


Latency: vpmovsxbq xmm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     87851     100182     102011     101057     101011          0          0 
     87677      99989     102011     101042     101015          0          0 
     87678      99988     102011     101045     101015          0          0 
     87680      99989     102011     101046     101015          0          0 
     87680      99989     102011     101023     101015          0          0 
     87680      99988     102011     101023     101015          0          0 
     87676      99988     102011     101024     101015          0          0 
     87676      99988     102011     101023     101015          0          0 


Throughput with memory operand: vpmovsxbq xmm,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     85117     100193     102011     201011          0          0      50002 
     84944      99992     102011     201015          0          0      50004 
     84944      99991     102011     201015          0          0      50002 
     84942      99990     102011     201015          0          0      50003 
     84942      99991     102011     201015          0          0      50002 
     84944      99991     102011     201015          0          0      50003 
     84942      99992     102011     201015          0          0      50002 
     84940      99991     102011     201015          0          0      50003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     88536     100970     102011     201011      50002          0     100011 
     87680      99993     102011     201015      50004          0     100001 
     87684      99992     102011     201015      50002          0     100001 
     87680      99991     102011     201015      50003          0     100001 
     87676      99992     102011     201015      50003          0     100001 
     87678      99991     102011     201015      50003          0     100001 
     87684      99991     102011     201015      50003          0     100001 
     87681      99991     102011     201015      50003          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     90913     100337     102011     201011       1008          0     101038 
     90606      99998     102011     201015       1003          0     101038 
     90602      99998     102011     201015       1001          0     101024 
     90603      99998     102011     201015       1003          0     101042 
     90596      99997     102011     201015       1001          0     101020 
     90600      99999     102011     201015       1001          0     101025 
     90600     100000     102011     201015       1001          0     101025 
     90604     100000     102011     201015       1001          0     101025 


Throughput: vpmovsxbq ymm,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     87992     100342     102011     101011          0          0          0 
     87681      99990     102011     101011          0          0          0 
     87682      99991     102011     101015          0          0          0 
     87682      99991     102011     101015          0          0          0 
     87682      99992     102011     101015          0          0          0 
     87682      99992     102011     101015          0          0          0 
     87682      99991     102011     101015          0          0          0 
     87682      99991     102011     101015          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     94035     100310     102011     101011          0          0     100001 
     93727      99990     102011     101015          0          0     100001 
     93720      99990     102011     101015          0          0     100001 
     93715      99991     102011     101015          0          0     100001 
     93710      99991     102011     101015          0          0     100001 
     93713      99991     102011     101015          0          0     100001 
     93716      99992     102011     101015          0          0     100001 
     93724      99991     102011     101015          0          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     90900     100326     102011     101011       1002          0     101022 
     90595      99991     102011     101015       1007          0     101048 
     90598      99990     102011     101015       1005          0     101046 
     90598      99990     102011     101015       1006          0     101046 
     90602      99990     102011     101015       1000          0     101022 
     90604      99990     102011     101015       1000          0     101022 
     90608      99990     102011     101015       1000          0     101026 
     90610      99990     102011     101015       1000          0     101022 


Latency: vpmovsxbq ymm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    263358     300339     102011     101026     101011          0          0 
    263050     299988     102011     101034     101015          0          0 
    263050     299988     102011     101031     101015          0          0 
    263046     299987     102011     101017     101015          0          0 
    263049     299988     102011     101017     101015          0          0 
    263052     299987     102011     101017     101015          0          0 
    263050     299989     102011     101017     101015          0          0 
    272998     301912     102012     101565     101308         68          0 


Latency: vpmovsxbq ymm,xmm / vinserti128 ymm,xmm,xmm,1

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    526781     600743     202011     201014     201011          0          0 
    526122     599987     202011     201021     201011          0          0 
    526126     599988     202011     201033     201011          0          0 
    526130     599986     202011     201011     201011          0          0 
    526126     599986     202011     201011     201011          0          0 
    526120     599987     202011     201011     201011          0          0 
    526118     599986     202011     201011     201011          0          0 
    526113     599987     202011     201011     201011          0          0 


Throughput with memory operand: vpmovsxbq ymm,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     88013     100377     102011     201011          0          0      50004 
     87682      99996     102011     201015          0          0      50003 
     87681      99995     102011     201015          0          0      50004 
     87682      99997     102011     201015          0          0      50004 
     87681      99995     102011     201015          0          0      50004 
     87684      99995     102011     201015          0          0      50002 
     87679      99997     102011     201015          0          0      50004 
     87680      99996     102011     201015          0          0      50002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     91319     100928     102011     201011      50005          0     100009 
     90604      99996     102011     201015      50004          0     100001 
     90599      99997     102011     201015      50004          0     100001 
     90596      99995     102011     201015      50004          0     100001 
     90600      99995     102011     201015      50002          0     100001 
     90603      99997     102011     201015      50004          0     100001 
     90604      99996     102011     201015      50002          0     100001 
     90608      99997     102011     201015      50004          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     94083     100357     102011     201011       1002          0     201030 
     93741      99997     102011     201015       1007          0     201052 
     93732      99995     102011     201015       1003          0     201050 
     93731      99995     102011     201015       1000          0     201026 
     93719      99996     102011     201015       1000          0     201030 
     93714      99996     102011     201015       1000          0     201026 
     93719      99998     102011     201015       1000          0     201030 
     93726      99995     102011     201015       1000          0     201026 


Throughput: vpmovsxwd xmm,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     85248     100353     102011     101011          0          0          0 
     84937      99989     102011     101015          0          0          0 
     84933      99987     102011     101015          0          0          0 
     84936      99989     102011     101015          0          0          0 
     84938      99988     102011     101015          0          0          0 
     84940      99989     102011     101015          0          0          0 
     84938      99989     102011     101015          0          0          0 
     84938      99987     102011     101015          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     88445     100868     102011     101011          0          0     100001 
     87674      99988     102011     101015          0          0     100001 
     87676      99989     102011     101015          0          0     100001 
     87678      99990     102011     101015          0          0     100001 
     87676      99990     102011     101015          0          0     100001 
     87676      99989     102011     101015          0          0     100001 
     87677      99989     102011     101015          0          0     100001 
     87678      99989     102011     101015          0          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     87846     100183     102011     101011       1015          0     101057 
     87678      99989     102011     101015       1007          0     101053 
     87680      99989     102011     101015       1001          0     101036 
     87680      99988     102011     101015       1000          0     101021 
     87678      99988     102011     101015       1000          0     101021 
     87678      99988     102011     101015       1000          0     101021 
     87678      99988     102011     101015       1000          0     101021 
     87678      99988     102011     101015       1000          0     101021 


Latency: vpmovsxwd xmm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     87868     100204     102011     101051     101011          0          0 
     87678      99989     102011     101049     101015          0          0 
    135376     102161     102012     101614     101302         69          0 
     87674      99990     102011     101044     101015          0          0 
     87672      99990     102011     101023     101015          0          0 
     87672      99989     102011     101023     101015          0          0 
     87676      99989     102011     101023     101015          0          0 
     87677      99989     102011     101025     101015          0          0 


Throughput with memory operand: vpmovsxwd xmm,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     90781     100184     102011     201011          0          0      50003 
     90607      99993     102011     201015          0          0      50004 
     90602      99993     102011     201015          0          0      50002 
     90602      99993     102011     201015          0          0      50004 
     90599      99992     102011     201015          0          0      50002 
     90592      99991     102011     201015          0          0      50003 
     90590      99992     102011     201015          0          0      50003 
     90593      99992     102011     201015          0          0      50003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     90936     100357     102011     201011      50003          0     100010 
     90608      99995     102011     201015      50003          0     100001 
     90602      99993     102011     201015      50003          0     100001 
     90749     100159     102011     201047      50036          0     100022 
     90749     100160     102011     201047      50038          0     100024 
     90595      99992     102011     201015      50003          0     100001 
     90594      99992     102011     201015      50003          0     100001 
     90591      99992     102011     201015      50003          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     87886     100222     102011     201011       1016          0     101056 
     87692      99998     102011     201015       1009          0     101053 
     87690      99998     102011     201015       1008          0     101049 
     87694     100001     102011     201015       1004          0     101040 
     87692     100000     102011     201015       1002          0     101042 
     87688      99998     102011     201015       1001          0     101021 
     87688      99998     102011     201015       1001          0     101024 
     87689      99997     102011     201015       1001          0     101021 


Throughput: vpmovsxwd ymm,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     85261     100363     102011     101011          0          0          0 
     84947      99989     102011     101015          0          0          0 
     84943      99990     102011     101015          0          0          0 
     84947      99990     102011     101015          0          0          0 
     84944      99990     102011     101015          0          0          0 
    117264     102380     102011     101378         57         63          1 
     82361      99992     102011     101015          0          0          0 
     82363      99991     102011     101015          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     87989     100341     102011     101011          0          0     100001 
     87682      99991     102011     101015          0          0     100001 
     87680      99991     102011     101015          0          0     100001 
     87680      99991     102011     101015          0          0     100001 
     87680      99991     102011     101015          0          0     100001 
     87680      99991     102011     101015          0          0     100001 
     87680      99991     102011     101015          0          0     100001 
     87682      99991     102011     101015          0          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     88271     100666     102011     101011       1003          0     101023 
     87681      99990     102011     101015       1006          0     101050 
     87680      99991     102011     101015       1004          0     101044 
     87677      99991     102011     101015       1000          0     101022 
     87678      99991     102011     101015       1000          0     101022 
     87674      99992     102011     101015       1000          0     101022 
     87678      99992     102011     101015       1000          0     101022 
     87680      99992     102011     101015       1001          0     101023 


Latency: vpmovsxwd ymm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    263349     300335     102011     101019     101011          0          0 
    263050     299988     102011     101033     101015          0          0 
    263051     299989     102011     101034     101015          0          0 
    263053     299990     102011     101029     101015          0          0 
    263055     299989     102011     101017     101015          0          0 
    263058     299988     102011     101017     101015          0          0 
    263061     299989     102011     101018     101015          0          0 
    263063     299990     102011     101018     101015          0          0 


Latency: vpmovsxwd ymm,xmm / vinserti128 ymm,xmm,xmm,1

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    521029     602084     202012     201496     201280         67          0 
    571138     614894     202011     203643     202091        158          0 
    532518     607387     202011     202971     201639        104          0 
    528267     602729     202011     201449     201207         37          0 
    535428     610734     202011     203523     201803        131          0 
    533557     608720     202011     203168     201738        112          0 
    526128     599986     202011     201018     201011          0          0 
    526123     599987     202011     201031     201011          0          0 


Throughput with memory operand: vpmovsxwd ymm,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     87999     100356     102011     201011          0          0      50004 
     87684      99995     102011     201015          0          0      50002 
     87685      99994     102011     201015          0          0      50004 
     87686      99996     102011     201015          0          0      50003 
     87687      99996     102011     201015          0          0      50003 
     87684      99997     102011     201015          0          0      50003 
     87686      99997     102011     201015          0          0      50003 
     87684      99996     102011     201015          0          0      50003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     85278     100390     102011     201011      50003          0     100007 
     84947     100002     102011     201015      50004          0     100001 
     84948     100002     102011     201015      50004          0     100001 
     84948     100002     102011     201015      50004          0     100001 
     84948     100003     102011     201015      50004          0     100001 
     84946     100003     102011     201015      50004          0     100001 
     84948     100002     102011     201015      50004          0     100001 
     84948     100002     102011     201015      50004          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     88027     100380     102011     201011       1002          0     201031 
     87688      99995     102011     201015       1006          0     201048 
     87688      99995     102011     201015       1000          0     201030 
    152306     104814     102011     201745       1259          4     202258 
     82359      99995     102011     201011       1000          0     201022 
     82361      99994     102011     201011       1000          0     201033 
     82363      99995     102011     201011       1000          0     201022 
     82363      99994     102011     201011       1000          0     201033 


Throughput: vpmovsxwq xmm,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     87841     100172     102011     101011          0          0          0 
     99172     102482     102012     101304         66         74          3 
     87682      99989     102011     101015          0          0          0 
     87682      99988     102011     101015          0          0          0 
     87680      99988     102011     101015          0          0          0 
    118920     102346     102011     101378         57         63          1 
     84932      99988     102011     101015          0          0          0 
     84936      99988     102011     101015          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     85070     100146     102011     101011          0          0     100001 
     84935      99987     102011     101015          0          0     100001 
     84940      99989     102011     101015          0          0     100001 
     84938      99989     102011     101015          0          0     100001 
     84938      99990     102011     101015          0          0     100001 
     84940      99989     102011     101015          0          0     100001 
     84938      99988     102011     101015          0          0     100001 
     84935      99987     102011     101015          0          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     85108     100188     102011     101011       1014          0     101050 
     84937      99988     102011     101015       1005          0     101049 
     84937      99988     102011     101015       1004          0     101046 
     84939      99989     102011     101015       1004          0     101048 
     84939      99988     102011     101015       1000          0     101021 
     84937      99988     102011     101015       1000          0     101021 
     84938      99988     102011     101015       1000          0     101021 
     84936      99988     102011     101015       1000          0     101021 


Latency: vpmovsxwq xmm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     85099     100182     102011     101051     101011          0          0 
     84933      99988     102011     101039     101015          0          0 
     84933      99986     102011     101048     101015          0          0 
     84935      99987     102011     101055     101015          0          0 
     84935      99989     102011     101019     101015          0          0 
     84935      99988     102011     101025     101015          0          0 
     84932      99987     102011     101025     101015          0          0 
     84932      99987     102011     101025     101015          0          0 


Throughput with memory operand: vpmovsxwq xmm,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     87886     100222     102011     201011          0          0      50002 
     87686      99994     102011     201015          0          0      50003 
     87684      99994     102011     201015          0          0      50004 
     87686      99993     102011     201015          0          0      50002 
     87684      99993     102011     201015          0          0      50003 
     87680      99992     102011     201015          0          0      50002 
     87682      99991     102011     201015          0          0      50002 
     87680      99993     102011     201015          0          0      50003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     87859     100191     102011     201011      50002          0     100005 
     87682      99991     102011     201015      50003          0     100001 
     87684      99993     102011     201015      50002          0     100001 
     87682      99993     102011     201015      50003          0     100001 
     87682      99992     102011     201015      50002          0     100001 
     87684      99994     102011     201015      50003          0     100001 
     87678      99991     102011     201015      50002          0     100001 
     87678      99991     102011     201015      50002          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     87857     100190     102011     201011       1012          0     101046 
     87686      99993     102011     201015       1006          0     101046 
     87686      99993     102011     201015       1002          0     101044 
     87684      99991     102011     201015       1000          0     101024 
     87682      99991     102011     201015       1000          0     101025 
     87680      99992     102011     201015       1000          0     101025 
     87680      99991     102011     201015       1000          0     101024 
     87680      99992     102011     201015       1000          0     101025 


Throughput: vpmovsxwq ymm,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     88156     100530     102011     101011          0          0          0 
     87682      99990     102011     101015          0          0          0 
     87684      99990     102011     101015          0          0          0 
     87682      99990     102011     101015          0          0          0 
     87684      99990     102011     101015          0          0          0 
     87686      99990     102011     101015          0          0          0 
     87684      99991     102011     101015          0          0          0 
     87684      99991     102011     101015          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     87984     100341     102011     101011          0          0     100001 
     87676      99990     102011     101015          0          0     100001 
     87678      99989     102011     101015          0          0     100001 
     87676      99990     102011     101015          0          0     100001 
     87677      99990     102011     101015          0          0     100001 
     87678      99990     102011     101015          0          0     100001 
     87674      99991     102011     101015          0          0     100001 
     87674      99991     102011     101015          0          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     91094     100547     102011     101011       1001          0     101017 
     90596      99990     102011     101015       1009          0     101047 
     90599      99991     102011     101015       1008          0     101056 
     90598      99990     102011     101015       1005          0     101046 
     90600      99990     102011     101015       1005          0     101044 
     90602      99992     102011     101015       1000          0     101026 
     90606      99992     102011     101015       1000          0     101026 
     90610      99991     102011     101015       1000          0     101026 


Latency: vpmovsxwq ymm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    255126     300348     102011     101031     101011          0          0 
    296344     301842     102012     101595     101338         78          0 
    254835     299988     102011     101022     101015          0          0 
    254833     299988     102011     101017     101015          0          0 
    254829     299988     102011     101017     101015          0          0 
    265521     301758     102012     101528     101299         64          0 
    292377     302324     102011     101525     101378         57          0 
    263059     299987     102011     101017     101015          0          0 


Latency: vpmovsxwq ymm,xmm / vinserti128 ymm,xmm,xmm,1

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    526400     601560     202011     201019     201011          0          0 
    526126     599984     202011     201021     201011          0          0 
    526124     599985     202011     201027     201011          0          0 
    526120     599986     202011     201032     201011          0          0 
    526118     599984     202011     201011     201011          0          0 
    526114     599984     202011     201011     201011          0          0 
    553742     602383     202011     201541     201382         58          0 
    509677     599987     202011     201011     201011          0          0 


Throughput with memory operand: vpmovsxwq ymm,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     85301     100417     102011     201011          1          0      50002 
     84946     100002     102011     201015          1          0      50002 
     84948     100002     102011     201015          1          0      50003 
     84948     100002     102011     201015          1          0      50003 
    130692     106950     102012     201320         66         82      50072 
     84944      99995     102011     201011          0          0      50004 
     84940      99995     102011     201011          0          0      50004 
     84940      99994     102011     201011          0          0      50003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     85265     100372     102011     201011      50004          0     100005 
     84941      99996     102011     201015      50003          0     100001 
     84941      99996     102011     201015      50003          0     100001 
     84939      99996     102011     201015      50004          0     100001 
     84943      99995     102011     201015      50002          0     100001 
     84943      99997     102011     201015      50004          0     100001 
     84943      99995     102011     201015      50002          0     100001 
     84943      99995     102011     201015      50002          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     85273     100388     102011     201011       1002          0     201030 
     88578     104285     102011     201079       1047          0     201300 
     93231     109807     102011     201200       1080          0     201569 
     84945      99997     102011     201015       1008          0     201062 
     84943      99995     102011     201015       1006          0     201058 
     84945      99996     102011     201015       1000          0     201026 
     84943      99996     102011     201015       1000          0     201026 
     84948      99997     102011     201015       1000          0     201026 


Throughput: vpmovsxdq xmm,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     87850     100183     102011     101011          0          0          0 
     87680      99989     102011     101015          0          0          0 
     87681      99988     102011     101015          0          0          0 
     87676      99988     102011     101015          0          0          0 
     87679      99988     102011     101015          0          0          0 
     87678      99987     102011     101015          0          0          0 
     87677      99988     102011     101015          0          0          0 
    112409     101040     102012     101221         59         58          3 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     87848     100178     102011     101011          0          0     100001 
     87676      99987     102011     101015          0          0     100001 
     87682      99990     102011     101015          0          0     100001 
     87680      99989     102011     101015          0          0     100001 
     87676      99989     102011     101015          0          0     100001 
     87680      99989     102011     101015          0          0     100001 
     87680      99989     102011     101015          0          0     100001 
     87681      99989     102011     101015          0          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     87845     100177     102011     101011       1009          0     101035 
     87684      99989     102011     101015       1008          0     101051 
     87684      99989     102011     101015       1005          0     101045 
     87678      99988     102011     101015       1000          0     101019 
     87680      99988     102011     101015       1004          0     101046 
     87678      99990     102011     101015       1000          0     101019 
     87682      99988     102011     101015       1000          0     101025 
     87676      99988     102011     101015       1000          0     101019 


Latency: vpmovsxdq xmm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     87843     100178     102011     101036     101011          0          0 
     87680      99988     102011     101053     101015          0          0 
     87678      99988     102011     101049     101015          0          0 
     87679      99989     102011     101049     101015          0          0 
     87678      99990     102011     101019     101015          0          0 
     87680      99988     102011     101025     101015          0          0 
     87680      99988     102011     101025     101015          0          0 
     87680      99988     102011     101025     101015          0          0 


Throughput with memory operand: vpmovsxdq xmm,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     85163     100251     102011     201011          0          0      50003 
     84942      99994     102011     201015          0          0      50003 
     84942      99993     102011     201015          0          0      50004 
     84940      99991     102011     201015          0          0      50002 
     84944      99993     102011     201015          0          0      50003 
     84940      99993     102011     201015          0          0      50003 
     84941      99992     102011     201015          0          0      50003 
     84941      99993     102011     201015          0          0      50003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     87880     100216     102011     201011      50002          0     100010 
    103191     104831     102012     201401      50136          3     100160 
     87680      99993     102011     201015      50003          0     100001 
     87684      99993     102011     201015      50004          0     100001 
     87686      99993     102011     201015      50003          0     100001 
     87680      99991     102011     201015      50003          0     100001 
     87680      99992     102011     201015      50002          0     100001 
     87680      99991     102011     201015      50003          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     87872     100212     102011     201011       1015          0     101056 
     87678      99992     102011     201015       1008          0     101053 
     87680      99992     102011     201015       1001          0     101036 
     87682      99993     102011     201015       1002          0     101042 
     87680      99993     102011     201015       1000          0     101024 
     87678      99992     102011     201015       1000          0     101025 
     87682      99991     102011     201015       1000          0     101024 
     87680      99991     102011     201015       1000          0     101025 


Throughput: vpmovsxdq ymm,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     87992     100351     102011     101011          0          0          0 
     87680      99990     102011     101015          0          0          0 
     87680      99992     102011     101015          0          0          0 
     87678      99993     102011     101015          0          0          0 
     87681      99991     102011     101015          0          0          0 
     87678      99991     102011     101015          0          0          0 
     87678      99991     102011     101015          0          0          0 
     87678      99991     102011     101015          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     87981     100337     102011     101011          0          0     100001 
     87676      99990     102011     101015          0          0     100001 
     87679      99990     102011     101015          0          0     100001 
    126849     104142     102012     101315          4          3     100116 
     87680      99991     102011     101015          0          0     100001 
     87678      99990     102011     101015          0          0     100001 
     87679      99990     102011     101015          0          0     100001 
     87678      99991     102011     101015          0          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     87996     100355     102011     101011       1003          0     101021 
     87677      99990     102011     101015       1005          0     101044 
     87678      99992     102011     101015       1000          0     101026 
     87678      99992     102011     101015       1000          0     101026 
     87678      99991     102011     101015       1000          0     101026 
     87680      99991     102011     101015       1000          0     101026 
     87678      99991     102011     101015       1000          0     101026 
     87679      99991     102011     101015       1000          0     101026 


Latency: vpmovsxdq ymm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    263453     300450     102011     101014     101011          0          0 
    273018     301831     102012     101496     101277         64          0 
    292094     302337     102011     101535     101378         57          0 
    254821     299989     102011     101035     101015          0          0 
    254819     299987     102011     101017     101015          0          0 
    254815     299989     102011     101018     101015          0          0 
    280256     301569     102012     101483     101287         74          0 
    254823     299988     102011     101017     101015          0          0 


Latency: vpmovsxdq ymm,xmm / vinserti128 ymm,xmm,xmm,1

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    526386     600306     202011     201030     201011          0          0 
    526102     599987     202011     201018     201011          0          0 
    526106     599987     202011     201032     201011          0          0 
    526110     599987     202011     201011     201011          0          0 
    537029     602131     202012     201553     201302         69          0 
    548405     602377     202011     201532     201378         57          0 
    509656     599987     202011     201011     201011          0          0 
    509646     599988     202011     201013     201011          0          0 


Throughput with memory operand: vpmovsxdq ymm,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     88013     100374     102011     201011          0          0      50004 
     87680      99994     102011     201015          0          0      50002 
     87684      99995     102011     201015          0          0      50003 
     87679      99994     102011     201015          0          0      50001 
     87680      99995     102011     201015          0          0      50003 
     87683      99995     102011     201015          0          0      50003 
     87680      99995     102011     201015          0          0      50003 
     87684      99996     102011     201015          0          0      50003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     85284     100397     102011     201011      50002          0     100007 
     84946      99997     102011     201015      50003          0     100001 
     84942      99997     102011     201015      50003          0     100001 
     84942      99996     102011     201015      50003          0     100001 
     84946      99996     102011     201015      50003          0     100001 
     84944      99996     102011     201015      50003          0     100001 
     84944      99996     102011     201015      50003          0     100001 
     84941      99996     102011     201015      50003          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     85293     100407     102011     201011       1002          0     201026 
     84942      99995     102011     201015       1005          0     201047 
     84946      99996     102011     201015       1002          0     201048 
     84942      99996     102011     201015       1006          0     201050 
     84944      99996     102011     201015       1000          0     201026 
     84944      99996     102011     201015       1000          0     201026 
     84948      99996     102011     201015       1000          0     201026 
     84942      99996     102011     201015       1000          0     201026 


Throughput: vpmovzxbw xmm,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     85103     100187     102011     101011          0          0          0 
     84935      99989     102011     101015          0          0          0 
     84937      99988     102011     101015          0          0          0 
     84937      99989     102011     101015          0          0          0 
     84935      99989     102011     101015          0          0          0 
     84936      99989     102011     101015          0          0          0 
     84940      99989     102011     101015          0          0          0 
     84936      99989     102011     101015          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     87922     100268     102011     101011          0          0     100001 
     87679      99989     102011     101015          0          0     100001 
     87678      99990     102011     101015          0          0     100001 
     87674      99990     102011     101015          0          0     100001 
     87678      99989     102011     101015          0          0     100001 
     87678      99989     102011     101015          0          0     100001 
     87679      99989     102011     101015          0          0     100001 
     87676      99989     102011     101015          0          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     82523     100188     102011     101011       1010          0     101039 
     82357      99988     102011     101015       1006          0     101049 
     82350      99988     102011     101015       1005          0     101045 
     82356      99989     102011     101015       1000          0     101023 
     82354      99989     102011     101015       1000          0     101023 
     82357      99989     102011     101015       1000          0     101023 
     82359      99989     102011     101015       1000          0     101023 
     82362      99989     102011     101015       1000          0     101023 


Latency: vpmovzxbw xmm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     87845     100181     102011     101042     101011          0          0 
     87678      99988     102011     101035     101015          0          0 
     87676      99987     102011     101025     101015          0          0 
     87678      99988     102011     101025     101015          0          0 
     87678      99987     102011     101025     101015          0          0 
     87676      99987     102011     101025     101015          0          0 
     87676      99987     102011     101025     101015          0          0 
     87678      99988     102011     101025     101015          0          0 


Throughput with memory operand: vpmovzxbw xmm,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     85132     100223     102011     201011          0          0      50002 
     84935      99993     102011     201015          0          0      50002 
     84937      99993     102011     201015          0          0      50003 
     84935      99991     102011     201015          0          0      50003 
     84936      99992     102011     201015          0          0      50003 
     84936      99993     102011     201015          0          0      50002 
     84940      99993     102011     201015          0          0      50003 
     84934      99992     102011     201015          0          0      50002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     87852     100189     102011     201011      50002          0     100011 
     87688      99999     102011     201015      50003          0     100001 
     87686      99999     102011     201015      50003          0     100001 
     87686      99999     102011     201015      50003          0     100001 
     87688      99998     102011     201015      50002          0     100001 
     87684      99997     102011     201015      50003          0     100001 
     87686      99998     102011     201015      50003          0     100001 
     87686      99999     102011     201015      50003          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     85541     100701     102011     201011       1010          0     101043 
     84936      99992     102011     201015       1006          0     101045 
     84940      99992     102011     201015       1003          0     101046 
     84942      99993     102011     201015       1000          0     101025 
     84940      99993     102011     201015       1000          0     101025 
     84940      99993     102011     201015       1000          0     101025 
     84940      99993     102011     201015       1000          0     101025 
     84941      99992     102011     201015       1000          0     101025 


Throughput: vpmovzxbw ymm,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     85245     100346     102011     101011          0          0          0 
     84947      99991     102011     101015          0          0          0 
     84945      99990     102011     101015          0          0          0 
     84945      99991     102011     101015          0          0          0 
     84943      99991     102011     101015          0          0          0 
     84944      99992     102011     101015          0          0          0 
     84942      99992     102011     101015          0          0          0 
     84946      99991     102011     101015          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     87992     100348     102011     101011          0          0     100001 
     87678      99990     102011     101015          0          0     100001 
     87680      99990     102011     101015          0          0     100001 
     87675      99990     102011     101015          0          0     100001 
     87676      99991     102011     101015          0          0     100001 
     87677      99991     102011     101015          0          0     100001 
     87676      99992     102011     101015          0          0     100001 
     87678      99992     102011     101015          0          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     94024     100322     102011     101011       1002          0     101025 
     93711      99990     102011     101015       1006          0     101052 
     93716      99990     102011     101015       1006          0     101050 
     93723      99991     102011     101015       1000          0     101022 
     93730      99990     102011     101015       1000          0     101022 
     93738      99990     102011     101015       1000          0     101022 
     93741      99990     102011     101015       1000          0     101022 
     93733      99990     102011     101015       1000          0     101022 


Latency: vpmovzxbw ymm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    263351     300333     102011     101023     101011          0          0 
    263048     299988     102011     101020     101015          0          0 
    295808     302342     102011     101540     101378         57          0 
    254818     299988     102011     101018     101015          0          0 
    254823     299988     102011     101029     101015          0          0 
    254825     299986     102011     101033     101015          0          0 
    254825     299987     102011     101017     101015          0          0 
    254829     299987     102011     101017     101015          0          0 


Latency: vpmovzxbw ymm,xmm / vinserti128 ymm,xmm,xmm,1

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    509978     600352     202011     201020     201011          0          0 
    510724     601274     202011     201372     201139         21          0 
    515107     606447     202011     202622     201557         82          0 
    540458     602363     202011     201545     201378         57          0 
    494188     599988     202011     201011     201011          0          0 
    494228     599988     202011     201011     201011          0          0 
    494269     599988     202011     201011     201011          0          0 
    494203     599988     202011     201011     201011          0          0 


Throughput with memory operand: vpmovzxbw ymm,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     85162     100253     102011     201011          0          0      50004 
     84943      99996     102011     201015          0          0      50004 
     84943      99994     102011     201015          0          0      50003 
     84941      99996     102011     201015          0          0      50004 
     84947      99997     102011     201015          0          0      50004 
     84943      99997     102011     201015          0          0      50004 
     84943      99996     102011     201015          0          0      50004 
     84944      99996     102011     201015          0          0      50004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     83174     101256     102011     201011      50002          0     100007 
     82371      99996     102011     201015      50003          0     100001 
     82367      99996     102011     201015      50003          0     100001 
     82367      99996     102011     201015      50003          0     100001 
     82366      99996     102011     201015      50003          0     100001 
     82362      99996     102011     201015      50003          0     100001 
     82361      99996     102011     201015      50003          0     100001 
     82361      99996     102011     201015      50003          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     88017     100376     102011     201011       1002          0     201034 
     87684      99995     102011     201015       1006          0     201049 
     87684      99994     102011     201015       1006          0     201054 
     87684      99996     102011     201015       1000          0     201026 
     87684      99996     102011     201015       1000          0     201026 
     87686      99997     102011     201015       1000          0     201026 
     87682      99997     102011     201015       1000          0     201026 
     87684      99996     102011     201015       1000          0     201026 


Throughput: vpmovzxbd xmm,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     87853     100182     102011     101011          0          0          0 
     87680      99988     102011     101015          0          0          0 
     87682      99989     102011     101015          0          0          0 
     87680      99989     102011     101015          0          0          0 
     87684      99989     102011     101015          0          0          0 
     87682      99988     102011     101015          0          0          0 
     87680      99988     102011     101015          0          0          0 
     87680      99988     102011     101015          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     85101     100184     102011     101011          0          0     100001 
     84936      99989     102011     101015          0          0     100001 
     84933      99989     102011     101015          0          0     100001 
     84931      99990     102011     101015          0          0     100001 
     84933      99989     102011     101015          0          0     100001 
     84935      99989     102011     101015          0          0     100001 
    110750     102328     102012     101307          4          3     100105 
     84936      99987     102011     101011          0          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     87883     100221     102011     101011       1010          0     101045 
     87678      99988     102011     101015       1007          0     101046 
     87678      99988     102011     101015       1004          0     101044 
     87679      99988     102011     101015       1005          0     101044 
     87674      99988     102011     101015       1000          0     101024 
     87679      99988     102011     101015       1000          0     101024 
     87682      99989     102011     101015       1000          0     101024 
     87679      99990     102011     101015       1000          0     101025 


Latency: vpmovzxbd xmm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     85107     100189     102011     101034     101011          0          0 
     84937      99989     102011     101053     101015          0          0 
     84935      99988     102011     101042     101015          0          0 
     84937      99988     102011     101025     101015          0          0 
     84937      99989     102011     101023     101015          0          0 
     84939      99989     102011     101023     101015          0          0 
     96337     102299     102012     101589     101305         70          0 
     84936      99988     102011     101015     101011          0          0 


Throughput with memory operand: vpmovzxbd xmm,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     90959     100386     102011     201011          0          0      50003 
     90602      99991     102011     201015          0          0      50002 
     90604      99990     102011     201015          0          0      50003 
     90604      99991     102011     201015          0          0      50003 
     90612      99992     102011     201015          0          0      50003 
     90612      99992     102011     201015          0          0      50003 
     90608      99991     102011     201015          0          0      50003 
     90608      99990     102011     201015          0          0      50002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     90943     100376     102011     201011      50002          0     100010 
     90601      99992     102011     201015      50002          0     100001 
     90909     100332     102011     201079      50066          0     100046 
     90755     100158     102011     201047      50034          0     100021 
     90602      99992     102011     201015      50003          0     100001 
     90608     100153     102011     201015      50003          0     100001 
     90610      99993     102011     201015      50003          0     100001 
     90977     100396     102011     201049      50067          0     100036 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     97566     100496     102011     201011       1006          0     101033 
     97065      99997     102011     201015       1001          0     101024 
     97061      99997     102011     201015       1001          0     101021 
     97072      99998     102011     201015       1001          0     101024 
     97085      99997     102011     201015       1001          0     101021 
     97097      99997     102011     201015       1001          0     101021 
     97099      99997     102011     201015       1001          0     101021 
     97087      99997     102011     201015       1001          0     101021 


Throughput: vpmovzxbd ymm,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     87997     100352     102011     101011          0          0          0 
     87682      99989     102011     101015          0          0          0 
     87678      99990     102011     101015          0          0          0 
     87676      99990     102011     101015          0          0          0 
     87678      99992     102011     101015          0          0          0 
     87676      99991     102011     101015          0          0          0 
     87682      99991     102011     101015          0          0          0 
     87676      99990     102011     101015          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     87950     100301     102011     101015          0          0     100001 
     87678      99990     102011     101015          0          0     100001 
     87679      99990     102011     101015          0          0     100001 
     87680      99991     102011     101015          0          0     100001 
     87675      99992     102011     101015          0          0     100001 
     87680      99992     102011     101015          0          0     100001 
     87674      99992     102011     101015          0          0     100001 
     87676      99991     102011     101015          0          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     87981     100336     102011     101011       1002          0     101026 
     87682      99989     102011     101015       1008          0     101050 
     87677      99989     102011     101015       1003          0     101044 
     87678      99989     102011     101015       1004          0     101046 
     87681      99991     102011     101015       1000          0     101022 
     87684      99991     102011     101015       1000          0     101026 
     87680      99989     102011     101015       1000          0     101026 
     87680      99989     102011     101015       1000          0     101026 


Latency: vpmovzxbd ymm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    255134     300342     102011     101026     101011          0          0 
    254833     299987     102011     101036     101015          0          0 
    254837     299986     102011     101029     101015          0          0 
    254839     299988     102011     101029     101015          0          0 
    254839     299987     102011     101017     101015          0          0 
    254845     299988     102011     101017     101015          0          0 
    254846     299986     102011     101017     101015          0          0 
    254841     299988     102011     101017     101015          0          0 


Latency: vpmovzxbd ymm,xmm / vinserti128 ymm,xmm,xmm,1

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    544002     600330     202011     201023     201011          0          0 
    543649     599987     202011     201024     201011          0          0 
    543615     599988     202011     201024     201011          0          0 
    543667     599988     202011     201023     201011          0          0 
    543685     599987     202011     201014     201011          0          0 
    543627     599987     202011     201014     201011          0          0 
    570269     602356     202011     201542     201379         57          0 
    526118     599988     202011     201011     201011          0          0 


Throughput with memory operand: vpmovzxbd ymm,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     85670     100853     102011     201011          0          0      50003 
     84939      99995     102011     201015          0          0      50003 
     84940      99995     102011     201015          0          0      50003 
     84942      99995     102011     201015          0          0      50002 
     84944      99996     102011     201015          0          0      50003 
     84940      99996     102011     201015          0          0      50003 
     84944      99996     102011     201015          0          0      50003 
     84944      99997     102011     201015          0          0      50003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     88049     100415     102011     201011      50004          0     100007 
     87686     100002     102011     201015      50003          0     100001 
     87690     100000     102011     201015      50003          0     100001 
     87688     100000     102011     201015      50004          0     100001 
    121049     102404     102011     201382      50061          8     100115 
     84938     100002     102011     201015      50003          0     100001 
     84940     100002     102011     201015      50003          0     100001 
     84942     100002     102011     201015      50003          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     88026     100382     102011     201011       1003          0     201030 
     87692     100002     102011     201015       1010          0     201059 
     87688     100000     102011     201015       1002          0     201044 
     87690     100002     102011     201015       1006          0     201054 
     87696     100001     102011     201015       1001          0     201030 
     87696     100003     102011     201015       1001          0     201030 
     87694     100002     102011     201015       1001          0     201030 
     87692     100004     102011     201015       1001          0     201030 


Throughput: vpmovzxbq xmm,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     88096     100466     102011     101011          0          0          0 
     87676      99987     102011     101015          0          0          0 
     87678      99987     102011     101015          0          0          0 
     87680      99988     102011     101015          0          0          0 
    120339     102346     102011     101378         57         63          1 
     84934      99989     102011     101015          0          0          0 
     84937      99990     102011     101015          0          0          0 
     84935      99990     102011     101015          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     87848     100183     102011     101011          0          0     100001 
     87678      99989     102011     101015          0          0     100001 
    120365     102909     102011     101420          4          8     100136 
     87041     102550     102011     101180         -1          1     100073 
     90664     106832     102011     101463          0          2     100246 
     87406     102986     102011     101209          0          2     100108 
     84930      99989     102011     101015          0          0     100001 
     84932      99989     102011     101015          0          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     90782     100179     102011     101011       1010          0     101039 
     90606      99989     102011     101015       1002          0     101044 
     90602      99988     102011     101015       1006          0     101049 
     90602      99988     102011     101015       1005          0     101047 
     90600      99989     102011     101015       1000          0     101023 
     90597      99989     102011     101015       1000          0     101023 
     90598      99990     102011     101015       1000          0     101023 
     90594      99990     102011     101015       1000          0     101023 


Latency: vpmovzxbq xmm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     85100     100181     102011     101048     101011          0          0 
    120127     102413     102011     101592     101381         59          0 
     87680      99989     102011     101051     101015          0          0 
     87681      99988     102011     101052     101015          0          0 
     87684      99988     102011     101025     101015          0          0 
     87682      99990     102011     101019     101015          0          0 
     87682      99990     102011     101019     101015          0          0 
     87682      99989     102011     101019     101015          0          0 


Throughput with memory operand: vpmovzxbq xmm,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     88067     100437     102011     201011          0          0      50003 
     87682      99993     102011     201015          0          0      50002 
     87682      99992     102011     201015          0          0      50004 
     87677      99991     102011     201015          0          0      50003 
     87678      99990     102011     201015          0          0      50002 
     87680      99992     102011     201015          0          0      50003 
     87676      99991     102011     201015          0          0      50003 
     87678      99991     102011     201015          0          0      50002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     85136     100224     102011     201011      50004          0     100009 
     84935      99992     102011     201015      50002          0     100001 
     84939      99992     102011     201015      50003          0     100001 
     84935      99993     102011     201015      50002          0     100001 
     84939      99992     102011     201015      50003          0     100001 
     84935      99992     102011     201015      50003          0     100001 
     95179     101753     102012     201262      50062          2     100072 
     85254     100372     102011     201053      50027          0     100026 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     87880     100216     102011     201011       1012          0     101046 
     87684      99998     102011     201015       1007          0     101050 
     87688      99999     102011     201015       1003          0     101044 
     87686      99999     102011     201015       1009          0     101056 
     87688      99998     102011     201015       1001          0     101024 
     87687      99997     102011     201015       1001          0     101021 
     87686      99999     102011     201015       1001          0     101020 
     87688     100000     102011     201015       1001          0     101020 


Throughput: vpmovzxbq ymm,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     87968     100317     102011     101011          0          0          0 
     87675      99990     102011     101015          0          0          0 
     87678      99991     102011     101015          0          0          0 
     87677      99991     102011     101015          0          0          0 
     87676      99992     102011     101015          0          0          0 
     87678      99991     102011     101015          0          0          0 
     87676      99993     102011     101015          0          0          0 
     87674      99992     102011     101015          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     92081     101622     102011     101011          0          0     100001 
     90600      99991     102011     101015          0          0     100001 
     90595      99990     102011     101015          0          0     100001 
     90596      99990     102011     101015          0          0     100001 
     90596      99991     102011     101015          0          0     100001 
     90594      99992     102011     101015          0          0     100001 
     90600      99992     102011     101015          0          0     100001 
     90601      99991     102011     101015          0          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     91070     100505     102011     101011       1001          0     101021 
     90600      99990     102011     101015       1003          0     101044 
     90600      99988     102011     101015       1003          0     101040 
     90599      99989     102011     101015       1000          0     101026 
     90596      99989     102011     101015       1000          0     101026 
     90596      99990     102011     101015       1000          0     101026 
     90589      99989     102011     101015       1000          0     101026 
     90588      99989     102011     101015       1000          0     101026 


Latency: vpmovzxbq ymm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    272157     300335     102011     101023     101011          0          0 
    271826     299988     102011     101035     101015          0          0 
    271811     299989     102011     101027     101015          0          0 
    271797     299988     102011     101017     101015          0          0 
    271800     299988     102011     101017     101015          0          0 
    271818     299989     102011     101017     101015          0          0 
    271835     299990     102011     101017     101015          0          0 
    271846     299989     102011     101017     101015          0          0 


Latency: vpmovzxbq ymm,xmm / vinserti128 ymm,xmm,xmm,1

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    543950     600321     202011     201015     201011          0          0 
    543694     599986     202011     201021     201011          0          0 
    543647     599987     202011     201032     201011          0          0 
    543614     599986     202011     201011     201011          0          0 
    543667     599986     202011     201011     201011          0          0 
    543683     599986     202011     201011     201011          0          0 
    543625     599988     202011     201011     201011          0          0 
    543635     599988     202011     201011     201011          0          0 


Throughput with memory operand: vpmovzxbq ymm,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     90947     101169     102011     201011          0          0      50003 
     90608      99996     102011     201015          0          0      50004 
     90606      99996     102011     201015          0          0      50003 
     90610      99995     102011     201015          0          0      50003 
     90614      99996     102011     201015          0          0      50003 
     90616      99996     102011     201015          0          0      50003 
     90616      99996     102011     201015          0          0      50003 
     90620      99996     102011     201015          0          0      50003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     88021     100379     102011     201011      50004          0     100007 
     87684      99999     102011     201015      50003          0     100001 
     87687      99997     102011     201015      50002          0     100001 
     87684      99995     102011     201015      50004          0     100001 
     87685      99997     102011     201015      50004          0     100001 
     87684      99995     102011     201015      50004          0     100001 
     87682      99997     102011     201015      50004          0     100001 
     87682      99995     102011     201015      50004          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     88022     100380     102011     201011       1002          0     201029 
     87680      99995     102011     201015       1009          0     201055 
     87682      99995     102011     201015       1006          0     201050 
     87684      99995     102011     201015       1000          0     201026 
    100267     103098     102012     201303       1122          2     201661 
     87686      99994     102011     201011       1000          0     201022 
     87685      99993     102011     201011       1000          0     201033 
    120387     102411     102011     201381       1138          2     201651 


Throughput: vpmovzxwd xmm,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     88553     101001     102011     101072         10         11          1 
     90639     103444     102011     101257         40         46          0 
     90197     102856     102011     101211         25         34          0 
     87824     100151     102011     101043          4          7          0 
     87683      99988     102011     101015          0          0          0 
     87681      99988     102011     101015          0          0          0 
     87683      99988     102011     101015          0          0          0 
     87681      99989     102011     101015          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     90779     100179     102011     101011          0          0     100001 
     90610      99988     102011     101015          0          0     100001 
     90608      99988     102011     101015          0          0     100001 
     90608      99989     102011     101015          0          0     100001 
     90604      99989     102011     101015          0          0     100001 
     90602      99989     102011     101015          0          0     100001 
     90598      99989     102011     101015          0          0     100001 
     90600      99989     102011     101015          0          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     87849     100179     102011     101011       1009          0     101035 
     87678      99988     102011     101015       1005          0     101049 
     87678      99990     102011     101015       1006          0     101045 
     87675      99988     102011     101015       1000          0     101025 
     87680      99988     102011     101015       1000          0     101025 
     87678      99988     102011     101015       1000          0     101025 
     87676      99989     102011     101015       1000          0     101019 
     87678      99988     102011     101015       1000          0     101025 


Latency: vpmovzxwd xmm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     87851     100188     102011     101035     101011          0          0 
     87676      99990     102011     101047     101015          0          0 
     87674      99989     102011     101038     101015          0          0 
     87675      99988     102011     101025     101015          0          0 
     87676      99988     102011     101025     101015          0          0 
     87674      99988     102011     101025     101015          0          0 
     87674      99988     102011     101025     101015          0          0 
     87670      99988     102011     101019     101015          0          0 


Throughput with memory operand: vpmovzxwd xmm,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     87877     100216     102011     201011          0          0      50004 
     87680      99993     102011     201015          0          0      50003 
     87679      99992     102011     201015          0          0      50003 
     87684      99991     102011     201015          0          0      50002 
     87677      99992     102011     201015          0          0      50003 
     87684      99993     102011     201015          0          0      50003 
     87680      99992     102011     201015          0          0      50003 
     87680      99991     102011     201015          0          0      50003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     90783     100186     102011     201011      50003          0     100004 
     90604      99991     102011     201015      50001          0     100001 
     90604      99993     102011     201015      50004          0     100001 
     90602      99992     102011     201015      50002          0     100001 
     90600      99993     102011     201015      50003          0     100001 
     90598      99992     102011     201015      50002          0     100001 
     90595      99991     102011     201015      50003          0     100001 
     90596      99991     102011     201015      50003          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     87882     100221     102011     201011       1006          0     101037 
     87678      99992     102011     201015       1002          0     101038 
     87682      99992     102011     201015       1000          0     101021 
     87680      99994     102011     201015       1003          0     101040 
     87680      99994     102011     201015       1000          0     101020 
     87682      99994     102011     201015       1000          0     101020 
     87678      99991     102011     201015       1000          0     101021 
     87680      99993     102011     201015       1000          0     101025 


Throughput: vpmovzxwd ymm,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     87985     100341     102011     101011          0          0          0 
     87674      99990     102011     101015          0          0          0 
     87680      99990     102011     101015          0          0          0 
     87680      99991     102011     101015          0          0          0 
     87677      99992     102011     101015          0          0          0 
     87680      99993     102011     101015          0          0          0 
     87679      99992     102011     101015          0          0          0 
     87682      99991     102011     101015          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     85238     100345     102011     101011          0          0     100001 
     84938      99990     102011     101015          0          0     100001 
     84934      99990     102011     101015          0          0     100001 
     84934      99992     102011     101015          0          0     100001 
     84940      99992     102011     101015          0          0     100001 
     84935      99991     102011     101015          0          0     100001 
     84935      99991     102011     101015          0          0     100001 
     84937      99991     102011     101015          0          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     90885     100295     102011     101015       1009          0     101046 
     90606      99991     102011     101015       1000          0     101026 
     90608      99991     102011     101015       1000          0     101026 
     90607      99992     102011     101015       1000          0     101026 
     90606      99992     102011     101015       1000          0     101026 
     90602      99991     102011     101015       1000          0     101026 
     90602      99991     102011     101015       1000          0     101026 
     90600      99991     102011     101015       1000          0     101026 


Latency: vpmovzxwd ymm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    263362     300335     102011     101021     101011          0          0 
    263058     299989     102011     101027     101015          0          0 
    289070     302330     102011     101543     101378         57          0 
    254837     299988     102011     101017     101015          0          0 
    254837     299988     102011     101017     101015          0          0 
    254837     299988     102011     101017     101015          0          0 
    254835     299988     102011     101017     101015          0          0 
    254829     299988     102011     101017     101015          0          0 


Latency: vpmovzxwd ymm,xmm / vinserti128 ymm,xmm,xmm,1

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    526388     600304     202011     201024     201011          0          0 
    526108     599987     202011     201021     201011          0          0 
    526104     599988     202011     201021     201011          0          0 
    526108     599989     202011     201030     201011          0          0 
    526112     599989     202011     201011     201011          0          0 
    561020     602122     202012     201555     201300         70          0 
    526118     599987     202011     201031     201011          0          0 
    526112     599988     202011     201030     201011          0          0 


Throughput with memory operand: vpmovzxwd ymm,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     88109     100476     102011     201011          0          0      50004 
     87687      99995     102011     201015          0          0      50002 
     87690      99996     102011     201015          0          0      50004 
     87688      99997     102011     201015          0          0      50003 
     87682      99996     102011     201015          0          0      50004 
     87684      99996     102011     201015          0          0      50002 
     87684      99998     102011     201015          0          0      50004 
     87688      99995     102011     201015          0          0      50002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     87999     100362     102011     201011      50003          0     100007 
     87686     100003     102011     201015      50004          0     100001 
     87683     100001     102011     201015      50003          0     100001 
     87686     100001     102011     201015      50003          0     100001 
     87683     100002     102011     201015      50004          0     100001 
     87682     100002     102011     201015      50004          0     100001 
     87688     100003     102011     201015      50004          0     100001 
     87688     100003     102011     201015      50004          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     90955     100382     102011     201011       1002          0     201028 
     90602      99997     102011     201015       1008          0     201050 
     90600      99997     102011     201015       1000          0     201026 
     90599      99995     102011     201015       1006          0     201050 
     90602      99997     102011     201015       1000          0     201026 
     90605      99997     102011     201015       1000          0     201026 
     90606      99996     102011     201015       1000          0     201026 
     90610      99996     102011     201015       1000          0     201026 


Throughput: vpmovzxwq xmm,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     87902     100248     102011     101015          0          0          0 
     87676      99988     102011     101015          0          0          0 
     87674      99988     102011     101015          0          0          0 
     87676      99987     102011     101015          0          0          0 
     87673      99988     102011     101015          0          0          0 
     87674      99989     102011     101015          0          0          0 
     87672      99989     102011     101015          0          0          0 
     87678      99988     102011     101015          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     87826     100157     102011     101011          0          0     100001 
     87677      99988     102011     101015          0          0     100001 
     87677      99988     102011     101015          0          0     100001 
     87679      99989     102011     101015          0          0     100001 
     87683      99988     102011     101015          0          0     100001 
     87677      99988     102011     101015          0          0     100001 
     87681      99988     102011     101015          0          0     100001 
     87681      99988     102011     101015          0          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     93891     100168     102011     101011       1015          0     101059 
     93728      99988     102011     101015       1008          0     101048 
     93735      99990     102011     101015       1003          0     101046 
     93740      99989     102011     101015       1005          0     101045 
     93736      99990     102011     101015       1000          0     101023 
     93732      99989     102011     101015       1000          0     101023 
     93725      99989     102011     101015       1000          0     101023 
     93720      99989     102011     101015       1000          0     101023 


Latency: vpmovzxwq xmm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     85112     100193     102011     101058     101011          0          0 
     84938      99989     102011     101043     101015          0          0 
     84938      99989     102011     101042     101015          0          0 
     84940      99990     102011     101025     101015          0          0 
     84942      99990     102011     101025     101015          0          0 
     84939      99988     102011     101026     101015          0          0 
    123337     100994     102012     101328     101242         74          0 
     86345     101671     102011     101319     101121         17          0 


Throughput with memory operand: vpmovzxwq xmm,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     87881     100220     102011     201011          0          0      50002 
     87678      99993     102011     201015          0          0      50003 
     87678      99993     102011     201015          0          0      50002 
     87677      99993     102011     201015          0          0      50003 
     87678      99992     102011     201015          0          0      50003 
     87675      99991     102011     201015          0          0      50003 
     87674      99991     102011     201015          0          0      50003 
     99152     102171     102012     201300         63         73      50092 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     85137     100225     102011     201011      50002          0     100011 
     84944      99993     102011     201015      50004          0     100001 
     84944      99993     102011     201015      50003          0     100001 
     84941      99991     102011     201015      50003          0     100001 
     84943      99992     102011     201015      50003          0     100001 
     84943      99993     102011     201015      50003          0     100001 
     84943      99992     102011     201015      50003          0     100001 
     84943      99992     102011     201015      50003          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     85319     100434     102011     201011       1013          0     101049 
     84944      99994     102011     201015       1005          0     101050 
     84942      99992     102011     201015       1006          0     101050 
     84944      99991     102011     201015       1000          0     101025 
     84944      99991     102011     201015       1000          0     101024 
     84943      99991     102011     201015       1000          0     101025 
     84945      99990     102011     201015       1000          0     101024 
     84943      99991     102011     201015       1000          0     101025 


Throughput: vpmovzxwq ymm,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     85242     100346     102011     101011          0          0          0 
     84942      99993     102011     101015          0          0          0 
     84946      99991     102011     101015          0          0          0 
     84944      99991     102011     101015          0          0          0 
     84946      99991     102011     101015          0          0          0 
     84945      99991     102011     101015          0          0          0 
     84945      99991     102011     101015          0          0          0 
     84945      99991     102011     101015          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     94266     100559     102011     101011          0          0     100001 
     93744      99992     102011     101015          0          0     100001 
     93741      99990     102011     101015          0          0     100001 
     93737      99991     102011     101015          0          0     100001 
     93730      99991     102011     101015          0          0     100001 
     93723      99991     102011     101015          0          0     100001 
     93719      99991     102011     101015          0          0     100001 
     93713      99991     102011     101015          0          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     85235     100346     102011     101011       1002          0     101024 
     84940      99992     102011     101015       1005          0     101050 
     84938      99990     102011     101015       1006          0     101050 
     84938      99991     102011     101015       1000          0     101022 
     84938      99991     102011     101015       1000          0     101022 
     93477     100767     102012     101212       1088          2     101311 
     84937      99991     102011     101011       1000          0     101018 
     84939      99991     102011     101015       1000          0     101022 


Latency: vpmovzxwq ymm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    263352     300334     102011     101026     101011          0          0 
    263050     299988     102011     101033     101015          0          0 
    263056     299989     102011     101036     101015          0          0 
    263054     299988     102011     101035     101015          0          0 
    263056     299990     102011     101017     101015          0          0 
    263058     299990     102011     101017     101015          0          0 
    263058     299989     102011     101017     101015          0          0 
    263061     299988     102011     101017     101015          0          0 


Latency: vpmovzxwq ymm,xmm / vinserti128 ymm,xmm,xmm,1

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    526422     600339     202011     201017     201011          0          0 
    526108     599989     202011     201021     201011          0          0 
    526103     599989     202011     201030     201011          0          0 
    526102     599988     202011     201011     201011          0          0 
    526108     599989     202011     201011     201011          0          0 
    526112     599989     202011     201011     201011          0          0 
    563943     601818     202012     201567     201311         71          0 
    526112     599986     202011     201011     201011          0          0 


Throughput with memory operand: vpmovzxwq ymm,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     87987     100340     102011     201011          0          0      50003 
     87684      99994     102011     201015          0          0      50004 
     87683      99995     102011     201015          0          0      50004 
     87686      99996     102011     201015          0          0      50003 
     87683      99997     102011     201015          0          0      50003 
     87682      99997     102011     201015          0          0      50003 
     87685      99996     102011     201015          0          0      50003 
     87682      99996     102011     201015          0          0      50003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     88019     100381     102011     201011      50004          0     100007 
     87680      99996     102011     201015      50004          0     100001 
     87680      99996     102011     201015      50004          0     100001 
     87682      99997     102011     201015      50004          0     100001 
     87682      99997     102011     201015      50004          0     100001 
     87678      99996     102011     201015      50004          0     100001 
     87682      99996     102011     201015      50004          0     100001 
     87680      99996     102011     201015      50004          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     88039     100406     102011     201011       1003          0     201031 
     87682      99995     102011     201015       1008          0     201052 
     87686      99996     102011     201015       1000          0     201030 
     87680      99996     102011     201015       1000          0     201030 
     87684      99996     102011     201015       1000          0     201030 
     87682      99997     102011     201015       1000          0     201030 
     87682      99997     102011     201015       1000          0     201030 
     87680      99996     102011     201015       1000          0     201030 


Throughput: vpmovzxdq xmm,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     93903     100167     102011     101011          0          0          0 
     93729      99989     102011     101015          0          0          0 
     93725      99988     102011     101015          0          0          0 
     96637     103110     102011     101219         26         38          0 
     93709      99987     102011     101011          0          0          0 
     93711      99988     102011     101015          0          0          0 
     93717      99988     102011     101015          0          0          0 
     93728      99988     102011     101015          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     85101     100182     102011     101011          0          0     100001 
     84940      99987     102011     101015          0          0     100001 
     84940      99989     102011     101015          0          0     100001 
     84942      99989     102011     101015          0          0     100001 
     84938      99987     102011     101015          0          0     100001 
     84940      99988     102011     101015          0          0     100001 
     84940      99989     102011     101015          0          0     100001 
     84941      99989     102011     101015          0          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     85094     100174     102011     101011       1006          0     101036 
     84935      99990     102011     101015       1004          0     101048 
     84936      99989     102011     101015       1002          0     101044 
     84936      99990     102011     101015       1007          0     101047 
     84938      99989     102011     101015       1000          0     101019 
     84938      99989     102011     101015       1000          0     101023 
     84942      99990     102011     101015       1000          0     101019 
     84939      99990     102011     101015       1000          0     101023 


Latency: vpmovzxdq xmm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     87840     100173     102011     101048     101011          0          0 
     87676      99989     102011     101042     101015          0          0 
     89129     101648     102011     101402     101124         15          0 
     87680      99989     102011     101025     101015          0          0 
     87678      99988     102011     101025     101015          0          0 
     87677      99988     102011     101025     101015          0          0 
     87680      99988     102011     101025     101015          0          0 
     87679      99988     102011     101025     101015          0          0 


Throughput with memory operand: vpmovzxdq xmm,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     88040     100404     102011     201011          0          0      50003 
     87683      99993     102011     201015          0          0      50002 
     87679      99992     102011     201015          0          0      50003 
     87677      99992     102011     201015          0          0      50002 
     87681      99991     102011     201015          0          0      50003 
     87681      99993     102011     201015          0          0      50003 
     87683      99993     102011     201015          0          0      50003 
     87679      99992     102011     201015          0          0      50003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     88130     100501     102011     201011      50002          0     100010 
     87686      99992     102011     201015      50003          0     100001 
     87688      99994     102011     201015      50003          0     100001 
     87684      99993     102011     201015      50002          0     100001 
     88850     101365     102011     201101      50056          0     100050 
     87682      99992     102011     201015      50003          0     100001 
     87684      99991     102011     201015      50003          0     100001 
    118934     102359     102011     201378      50061          8     100111 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     85116     100199     102011     201011       1011          0     101042 
     84944      99999     102011     201015       1004          0     101046 
     84940      99997     102011     201015       1004          0     101046 
     84941      99997     102011     201015       1001          0     101025 
     84943      99998     102011     201015       1001          0     101025 
     84941      99997     102011     201015       1001          0     101024 
     84943      99996     102011     201015       1001          0     101025 
     84941      99998     102011     201015       1001          0     101025 


Throughput: vpmovzxdq ymm,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     88774     101240     102011     101011          0          0          0 
     87678      99991     102011     101015          0          0          0 
     87676      99990     102011     101015          0          0          0 
     87682      99991     102011     101015          0          0          0 
     87679      99991     102011     101015          0          0          0 
     87680      99991     102011     101015          0          0          0 
     87676      99992     102011     101015          0          0          0 
     87680      99992     102011     101015          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     87988     100340     102011     101011          0          0     100001 
     87683      99991     102011     101015          0          0     100001 
     87682      99991     102011     101015          0          0     100001 
     87683      99990     102011     101015          0          0     100001 
     87686      99992     102011     101015          0          0     100001 
     87685      99992     102011     101015          0          0     100001 
     87682      99991     102011     101015          0          0     100001 
    121109     104527     102012     101313          4          4     100115 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     85240     100347     102011     101011       1002          0     101023 
     95085     111997     102011     101208       1102          0     101541 
     85584     100783     102011     101039       1033         -2     101052 
     90178     106206     102011     101162       1090          0     101312 
     84942      99991     102011     101015       1007          0     101042 
     84942      99990     102011     101015       1000          0     101022 
     84942      99990     102011     101015       1000          0     101022 
     84943      99990     102011     101015       1000          0     101022 


Latency: vpmovzxdq ymm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    255131     300348     102011     101023     101011          0          0 
    254821     299988     102011     101035     101015          0          0 
    254819     299988     102011     101023     101015          0          0 
    254823     299988     102011     101017     101015          0          0 
    254823     299988     102011     101017     101015          0          0 
    254829     299988     102011     101017     101015          0          0 
    254831     299990     102011     101017     101015          0          0 
    254837     299990     102011     101017     101015          0          0 


Latency: vpmovzxdq ymm,xmm / vinserti128 ymm,xmm,xmm,1

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    526410     600335     202011     201017     201011          0          0 
    526106     599988     202011     201021     201011          0          0 
    536623     602006     202012     201493     201280         65          0 
    552288     602331     202011     201527     201378         57          0 
    509654     599989     202011     201013     201011          0          0 
    509646     599989     202011     201011     201011          0          0 
    509660     599989     202011     201013     201011          0          0 
    509668     599989     202011     201011     201011          0          0 


Throughput with memory operand: vpmovzxdq ymm,[m]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     87995     100345     102011     201011          0          0      50004 
     87686      99996     102011     201015          0          0      50003 
     87686      99996     102011     201015          0          0      50003 
     87684      99995     102011     201015          0          0      50003 
     87685      99995     102011     201015          0          0      50003 
     87684      99996     102011     201015          0          0      50003 
     87681      99995     102011     201015          0          0      50003 
     87686      99996     102011     201015          0          0      50003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     80458     100629     102011     201011      50003          0     100005 
     79948      99995     102011     201015      50004          0     100001 
     79943      99995     102011     201015      50004          0     100001 
     79941      99994     102011     201015      50003          0     100001 
     79939      99996     102011     201015      50003          0     100001 
     79935      99997     102011     201015      50004          0     100001 
     79937      99995     102011     201015      50004          0     100001 
     79942      99994     102011     201015      50003          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     85252     100357     102011     201011       1002          0     201030 
     84944      99996     102011     201015       1009          0     201057 
     84942      99995     102011     201015       1006          0     201054 
     84947      99996     102011     201015       1000          0     201030 
     84947      99996     102011     201015       1000          0     201030 
     84945      99996     102011     201015       1000          0     201030 
     84943      99996     102011     201015       1000          0     201030 
     84947      99997     102011     201015       1000          0     201030 


Throughput: vbroadcastss xmm,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     85267     100370     102011     101011          0          0          0 
     84941      99988     102011     101015          0          0          0 
     84943      99991     102011     101015          0          0          0 
     84943      99990     102011     101015          0          0          0 
     84944      99989     102011     101015          0          0          0 
     84940      99989     102011     101015          0          0          0 
     84944      99989     102011     101015          0          0          0 
     84940      99989     102011     101015          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     87846     100178     102011     101011          0          0     100001 
     87678      99991     102011     101015          0          0     100001 
     87679      99989     102011     101015          0          0     100001 
     87678      99989     102011     101015          0          0     100001 
     87677      99989     102011     101015          0          0     100001 
     87678      99989     102011     101015          0          0     100001 
     87680      99989     102011     101015          0          0     100001 
     87680      99988     102011     101015          0          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     87852     100189     102011     101011       1014          0     101074 
     87676      99990     102011     101015       1008          0     101075 
     87678      99989     102011     101015       1007          0     101077 
     87676      99989     102011     101015       1010          0     101080 
     87676      99988     102011     101015       1009          0     101076 
     87676      99989     102011     101015       1004          0     101054 
     87678      99989     102011     101015       1004          0     101054 
     87676      99989     102011     101015       1004          0     101054 


Latency: vbroadcastss xmm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     90775     100177     102011     101051     101011          0          0 
     90600      99987     102011     101047     101015          0          0 
     90600      99989     102011     101047     101015          0          0 
     90596      99988     102011     101040     101015          0          0 
     90594      99988     102011     101025     101015          0          0 
     90591      99988     102011     101025     101015          0          0 
     90592      99988     102011     101025     101015          0          0 
     90591      99989     102011     101019     101015          0          0 


Throughput: vbroadcastss ymm,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     87996     100356     102011     101011          0          0          0 
    129098     102193     102012     101311         73         75          3 
     87706     100018     102011     101015          0          0          0 
     87678      99991     102011     101015          0          0          0 
     87678      99992     102011     101015          0          0          0 
     87680      99992     102011     101015          0          0          0 
     87682      99991     102011     101015          0          0          0 
     87682      99991     102011     101015          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     85247     100345     102011     101011          0          0     100001 
     84941      99991     102011     101015          0          0     100001 
     84945      99991     102011     101015          0          0     100001 
     84945      99991     102011     101015          0          0     100001 
     84944      99991     102011     101015          0          0     100001 
     84940      99991     102011     101015          0          0     100001 
     84938      99990     102011     101015          0          0     100001 
     84942      99990     102011     101015          0          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     91666     104557     102011     101277       1166          1     101854 
     89828     102481     102011     101196       1140          1     101678 
     88492     100953     102011     101119       1108          1     101266 
     87835     100142     102011     101079       1090          1     101122 
     87751     100128     102011     101077       1074          1     101093 
     91557     104434     102011     101355       1190          1     102092 
     93717     106948     102011     101476       1257          1     102646 
     87657      99935     102011     101011       1032          1     101033 


Latency: vbroadcastss ymm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    263366     300336     102011     101031     101011          0          0 
    263060     299990     102011     101035     101015          0          0 
    263058     299991     102011     101035     101015          0          0 
    288715     302336     102011     101536     101378         57          0 
    254837     299989     102011     101016     101015          0          0 
    254837     299989     102011     101016     101015          0          0 
    254835     299989     102011     101016     101015          0          0 
    254835     299990     102011     101016     101015          0          0 


Latency: vbroadcastss ymm,xmm / vextractf128 xmm,ymm,1

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    509985     600342     202011     201019     201011          0          0 
    509694     599986     202011     201024     201011          0          0 
    530036     602365     202011     201543     201378         57          0 
    494266     599987     202011     201026     201011          0          0 
    494209     599986     202011     201012     201011          0          0 
    494190     599986     202011     201012     201011          0          0 
    494260     599986     202011     201012     201011          0          0 
    494237     599986     202011     201012     201011          0          0 


Throughput: vbroadcastss xmm,m32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     44118      50340     102011     101011          0          0      50000 
     43822      50027     102011     101015          0          0      50000 
     43912      50027     102011     101015          0          0      50000 
     43821      50026     102011     101015          0          0      50002 
     43903      50023     102011     101015          0          0      50001 
     43826      50016     102011     101015          0          0      50001 
     43890      50022     102011     101015          0          0      50001 
     43843      50027     102011     101015          0          0      50001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     44090      50275     102011     101011      50000          0          1 
     43850      50030     102011     101015      50000          0          1 
     43888      50029     102011     101015      50000          0          1 
     43842      50031     102011     101015      50000          0          1 
     43886      50014     102011     101015      50000          0          1 
     43817      50013     102011     101015      50000          0          1 
     43898      50014     102011     101015      50000          0          1 
     43814      50015     102011     101015      50000          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     42708      50247     102011     101011       1010          0     101051 
     42479      50033     102011     101015       1010          0     101061 
     42516      50028     102011     101015       1009          0     101060 
     42468      50021     102011     101015       1004          0     101042 
     42502      50011     102011     101015       1000          0     101029 
     42462      50011     102011     101015       1000          0     101025 
     42502      50013     102011     101015       1000          0     101028 
     42462      50011     102011     101015       1000          0     101029 


Throughput: vbroadcastss ymm,m32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     41652      50585     102011     101011          0          0      50000 
     41229      50032     102011     101015          0          0      50000 
     41200      50030     102011     101015          0          0      50000 
     41205      50014     102011     101015          0          0      50000 
     41200      50014     102011     101015          0          0      50000 
     41194      50014     102011     101015          0          0      50000 
     41209      50014     102011     101015          0          0      50000 
     41182      50015     102011     101015          0          0      50000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     44187      50407     102011     101011      50000          0          1 
     43885      50033     102011     101015      50000          0          1 
     43866      50031     102011     101015      50000          0          1 
     43872      50033     102011     101015      50000          0          1 
     43870      50016     102011     101015      50000          0          1 
     43843      50016     102011     101015      50000          0          1 
     43886      50016     102011     101015      50000          0          1 
     43830      50013     102011     101015      50000          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     44171      50430     102011     101011       1015          0     101055 
     43915      50031     102011     101015       1010          0     101060 
     43822      50027     102011     101015       1008          0     101058 
     43896      50011     102011     101015       1000          0     101025 
     43811      50011     102011     101015       1000          0     101025 
     43892      50011     102011     101015       1000          0     101025 
     43822      50011     102011     101015       1000          0     101025 
     43881      50011     102011     101015       1000          0     101025 


Throughput: vbroadcastsd ymm,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     94064     100353     102011     101011          0          0          0 
     93732      99991     102011     101015          0          0          0 
     93739      99992     102011     101015          0          0          0 
     93739      99991     102011     101015          0          0          0 
     93734      99992     102011     101015          0          0          0 
     93728      99991     102011     101015          0          0          0 
     93725      99991     102011     101015          0          0          0 
     93720      99992     102011     101015          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     88200     100899     102011     101055          1          2     100031 
     87811     100174     102011     101023          0          1     100009 
     88043     100423     102011     101049          2          1     100028 
     88348     100814     102011     101087          1          0     100055 
     87755     100095     102011     101017          2          1     100012 
     88136     100565     102011     101076          2          1     100040 
     88404     100858     102011     101089          1          1     100061 
     88247     100677     102011     101057          2          1     100039 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     97396     100576     102011     101011       1009          2     101027 
     97106     100029     102011     101015       1005          6     101038 
     97104     100044     102011     101013       1001          2     101029 
     97122     100010     102011     101015       1012          1     101059 
     97116      99999     102011     101015       1008          5     101024 
     97092      99976     102011     101015       1002          3     101033 
     97088      99987     102011     101015        999          4     101035 
     97079     100002     102011     101015       1000          3     101038 


Latency: vbroadcastsd ymm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    255144     300347     102011     101031     101011          0          0 
    265970     301770     102012     101587     101306         71          0 
    292805     302336     102011     101557     101378         57          0 
    263062     299987     102011     101035     101015          0          0 
    263061     299987     102011     101015     101015          0          0 
    263066     299987     102011     101015     101015          0          0 
    263067     299987     102011     101015     101015          0          0 
    263066     299987     102011     101015     101015          0          0 


Latency: vbroadcastsd ymm,xmm / vextractf128 xmm,ymm,1

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    494573     600352     202011     201019     201011          0          0 
    494218     599987     202011     201024     201011          0          0 
    494195     599986     202011     201023     201011          0          0 
    494264     599986     202011     201023     201011          0          0 
    523216     602375     202011     201539     201378         57          0 
    479693     599987     202011     201018     201011          0          0 
    479667     599987     202011     201018     201011          0          0 
    479717     599987     202011     201018     201011          0          0 


Throughput: vbroadcastsd ymm,m64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     44161      50415     102011     101011          0          0      50000 
     43918      50030     102011     101015          0          0      50000 
     43822      50030     102011     101015          0          0      50000 
     43919      50030     102011     101015          0          0      50000 
     43805      50014     102011     101015          0          0      50000 
     43910      50014     102011     101015          0          0      50000 
     43805      50014     102011     101015          0          0      50000 
     43905      50016     102011     101015          0          0      50000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     42867      50410     102011     101011      50000          0          1 
     42448      50031     102011     101015      50000          0          1 
     42529      50012     102011     101015      50000          0          1 
     42431      50012     102011     101015      50000          0          1 
     42526      50012     102011     101015      50000          0          1 
     42434      50012     102011     101015      50000          0          1 
     42530      50012     102011     101015      50000          0          1 
     42429      50013     102011     101015      50000          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     43620      51385     102011     101011       1010          0     101047 
     42532      50035     102011     101015       1010          0     101061 
     42472      50030     102011     101015       1008          0     101060 
     42522      50030     102011     101015       1008          0     101058 
     42472      50027     102011     101015       1008          0     101058 
     42510      50014     102011     101015       1000          0     101028 
     42460      50012     102011     101015       1000          0     101025 
     42508      50014     102011     101015       1000          0     101028 


Throughput: vbroadcastf128 ymm,m128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     44237      50427     102011     101011          0          0      50000 
     43840      50029     102011     101015          0          0      50000 
     43904      50031     102011     101015          0          0      50000 
     43834      50031     102011     101015          0          0      50000 
     43894      50014     102011     101015          0          0      50000 
     43813      50013     102011     101015          0          0      50000 
     43900      50014     102011     101015          0          0      50000 
     43805      50015     102011     101015          0          0      50000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     42833      50435     102011     101011      50000          0          1 
     42510      50029     102011     101015      50000          0          1 
     42489      50033     102011     101015      50000          0          1 
     42496      50012     102011     101015      50000          0          1 
     42474      50012     102011     101015      50000          0          1 
     42492      50013     102011     101015      50000          0          1 
     42479      50014     102011     101015      50000          0          1 
     42494      50013     102011     101015      50000          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     41598      50449     102011     101011       1015          0     101059 
     41166      50032     102011     101015       1009          0     101060 
     41259      50030     102011     101015       1009          0     101060 
     41162      50029     102011     101015       1009          0     101060 
     41247      50014     102011     101015       1000          0     101029 
     41146      50014     102011     101015       1000          0     101028 
     41249      50014     102011     101015       1000          0     101028 
     41146      50012     102011     101015       1000          0     101029 


Latency: vbroadcastf128 ymm,m128 + vmovdqa m128,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    729413     747718     202011     201621     301380         58          0 
    721445     749174     202012     201595     301302         69          0 
    678692     749060     202011     201042     301011          0          0 
    551509     600776     202012     201291     301216         50          0 
    589852     616943     202011     202180     301583         83          0 
    653905     745789     202011     201041     301011          0          0 
    526143     600038     202011     201017     301011          0          0 
    526213     600117     202011     201017     301011          0          0 


Throughput: vbroadcasti128 ymm,m128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     44249      50407     102011     101011          0          0      50000 
     43821      50029     102011     101015          0          0      50000 
     43916      50030     102011     101015          0          0      50000 
     43810      50012     102011     101015          0          0      50000 
     43895      50012     102011     101015          0          0      50000 
     43816      50012     102011     101015          0          0      50000 
     57864      52821     102012     101305         65         72      50059 
     43885      50016     102011     101011          0          0      50000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     44306      50585     102011     101011      50000          0          1 
     43917      50030     102011     101015      50000          0          1 
     43820      50030     102011     101015      50000          0          1 
     43902      50016     102011     101015      50000          0          1 
     43817      50017     102011     101015      50000          0          1 
     43896      50015     102011     101015      50000          0          1 
     43824      50015     102011     101015      50000          0          1 
     43883      50015     102011     101015      50000          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     44258      50422     102011     101011       1010          0     101046 
     43832      50034     102011     101015       1010          0     101059 
     43903      50030     102011     101015       1008          0     101060 
     43841      50034     102011     101015       1010          0     101064 
     43880      50014     102011     101015       1000          0     101029 
     43832      50013     102011     101015       1000          0     101025 
     43871      50013     102011     101015       1000          0     101029 
     43848      50016     102011     101015       1000          0     101025 


Latency: vbroadcasti128 ymm,m128 + vmovdqa m128,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    555927     602882     202011     201548     301378         57          0 
    625198     736023     202011     201041     301011          0          0 
    509885     600221     202011     201012     301011          0          0 
    509687     600002     202011     201012     301011          0          0 
    509779     600124     202011     201012     301011          0          0 
    540522     602538     202011     201539     301378         57          0 
    494233     600002     202011     201012     301011          0          0 
    494193     600013     202011     201012     301011          0          0 


Throughput: vpbroadcastb xmm,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     87844     100178     102011     101011          0          0          0 
     87678      99989     102011     101015          0          0          0 
     87679      99990     102011     101015          0          0          0 
    100088     102097     102012     101298         69         77          3 
     87674      99987     102011     101011          0          0          0 
     87674      99988     102011     101015          0          0          0 
     87671      99988     102011     101015          0          0          0 
     87674      99988     102011     101015          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     90771     100177     102011     101011          0          0     100001 
     90598      99989     102011     101015          0          0     100001 
     90601      99990     102011     101015          0          0     100001 
     90594      99987     102011     101015          0          0     100001 
     90594      99988     102011     101015          0          0     100001 
     90594      99989     102011     101015          0          0     100001 
     90592      99989     102011     101015          0          0     100001 
     90594      99990     102011     101015          0          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     87920     100262     102011     101011       1000          0     101025 
     87680      99990     102011     101015       1005          0     101048 
     87679      99990     102011     101015       1002          0     101042 
     87678      99988     102011     101015       1006          0     101045 
     87679      99988     102011     101015       1000          0     101025 
     87678      99988     102011     101015       1000          0     101025 
     87680      99988     102011     101015       1000          0     101025 
     87678      99988     102011     101015       1000          0     101019 


Throughput: vpbroadcastb xmm,m8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     85134     100220     102011     201011          0          0      50002 
     84937      99994     102011     201015          0          0      50003 
     84940      99994     102011     201015          0          0      50003 
     84938      99992     102011     201015          0          0      50002 
     84940      99993     102011     201015          0          0      50003 
     84940      99992     102011     201015          0          0      50003 
     84942      99992     102011     201015          0          0      50003 
     84938      99992     102011     201015          0          0      50003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     88039     100398     102011     201011      50002          0     100009 
     87679      99991     102011     201015      50003          0     100001 
     87680      99990     102011     201015      50003          0     100001 
     87682      99991     102011     201015      50003          0     100001 
     87682      99992     102011     201015      50002          0     100001 
     87682      99992     102011     201015      50003          0     100001 
     87686      99990     102011     201015      50003          0     100001 
     87682      99990     102011     201015      50003          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     87888     100225     102011     201011       1014          0     101050 
     87676      99990     102011     201015       1009          0     101053 
     87680      99993     102011     201015       1005          0     101044 
     87678      99993     102011     201015       1002          0     101044 
     87682      99991     102011     201015       1006          0     101052 
     87678      99991     102011     201015       1000          0     101020 
     87682      99991     102011     201015       1000          0     101021 
     87682      99991     102011     201015       1000          0     101021 


Latency: vpbroadcastb xmm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     87843     100177     102011     101051     101011          0          0 
     87680      99988     102011     101040     101015          0          0 
     99303     100799     102012     101329     101212         59          0 
     89102     101627     102011     101293     101103         11          0 
     87680      99988     102011     101053     101015          0          0 
     87680      99989     102011     101053     101015          0          0 
     87676      99989     102011     101023     101015          0          0 
     87678      99987     102011     101025     101015          0          0 


Latency: vpbroadcastb xmm,m8 + mov.. m8,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    790255     901231     302011     301019     501011     258567          0 
    789874     900794     302011     301024     501011     247826          0 
    810789     903725     302011     301545     501378     246717          0 
    765228     900861     302011     301018     501011     247346          0 
    765280     900890     302011     301018     501011     247745          0 
    765276     900859     302011     301018     501011     247191          0 
    765274     900860     302011     301018     501011     247189          0 
    765246     900860     302011     301018     501011     247258          0 


Throughput: vpbroadcastb ymm,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     87954     100307     102011     101011          0          0          0 
     87682      99992     102011     101015          0          0          0 
     87678      99991     102011     101015          0          0          0 
     87681      99991     102011     101015          0          0          0 
     87676      99990     102011     101015          0          0          0 
     87675      99990     102011     101015          0          0          0 
     87674      99990     102011     101015          0          0          0 
     87680      99990     102011     101015          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     87977     100332     102011     101011          0          0     100001 
     87678      99992     102011     101015          0          0     100001 
     87678      99991     102011     101015          0          0     100001 
     87674      99991     102011     101015          0          0     100001 
     87676      99991     102011     101015          0          0     100001 
     87678      99991     102011     101015          0          0     100001 
     87681      99991     102011     101015          0          0     100001 
     87678      99991     102011     101015          0          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     90912     100327     102011     101011       1012          0     101051 
     90606      99991     102011     101015       1004          0     101044 
     90604      99990     102011     101015       1006          0     101049 
    123614     102777     102011     101378       1126          2     101586 
     87670      99991     102011     101015       1000          0     101019 
     87668      99991     102011     101015       1000          0     101019 
     87668      99992     102011     101015       1000          0     101023 
     87668      99992     102011     101015       1000          0     101019 


Throughput: vpbroadcastb ymm,m8

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     88021     100380     102011     201011          1          0      50002 
     87692     100002     102011     201015          1          0      50002 
     87686     100000     102011     201015          1          0      50003 
     87688      99999     102011     201015          1          0      50002 
     87686      99999     102011     201015          1          0      50003 
     87690      99998     102011     201015          1          0      50002 
     87690      99999     102011     201015          1          0      50003 
     87684      99999     102011     201015          1          0      50003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     87992     100348     102011     201011      50002          0     100006 
     87679      99994     102011     201015      50004          0     100001 
     87680      99992     102011     201015      50002          0     100001 
     87679      99992     102011     201015      50003          0     100001 
     87680      99994     102011     201015      50003          0     100001 
     87683      99992     102011     201015      50003          0     100001 
     87684      99992     102011     201015      50003          0     100001 
     87684      99992     102011     201015      50003          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     90963     100397     102011     201011       1010          0     101036 
     90602     100000     102011     201015       1006          0     101049 
     90602      99999     102011     201015       1009          0     101051 
     90601     100001     102011     201015       1006          0     101048 
     90602     100000     102011     201015       1009          0     101050 
     90604     100000     102011     201015       1001          0     101025 
     90607      99998     102011     201015       1001          0     101025 
     90614     100000     102011     201015       1001          0     101025 


Latency: vpbroadcastb ymm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    255132     300347     102011     101032     101011          0          0 
    254825     299988     102011     101026     101015          0          0 
    254825     299988     102011     101037     101015          0          0 
    254831     299988     102011     101035     101015          0          0 
    254829     299988     102011     101015     101015          0          0 
    254835     299988     102011     101015     101015          0          0 
    254839     299988     102011     101015     101015          0          0 
    254841     299989     102011     101015     101015          0          0 


Latency: vpbroadcastb ymm,m8 + mov.. m8,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    961879    1097478     302011     309289     503760     100376          0 
    980049    1004329     302013     301796     501483     100120          0 
    877046    1000139     302011     301035     501011     100001          0 
    886358    1002256     302012     301509     501277     100067          0 
    886758    1003094     302011     301554     501378     100060          0 
    849641    1000142     302011     301025     501011     100001          0 
    849639    1000176     302011     301025     501011     100001          0 
    849578    1000142     302011     301025     501011     100001          0 


Throughput: vpbroadcastw xmm,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     85111     100188     102011     101011          0          0          0 
     84940      99987     102011     101015          0          0          0 
     84944      99988     102011     101015          0          0          0 
     84942      99989     102011     101015          0          0          0 
     84940      99989     102011     101015          0          0          0 
     84940      99988     102011     101015          0          0          0 
     84942      99989     102011     101015          0          0          0 
     84939      99988     102011     101015          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     90795     100203     102011     101011          0          0     100001 
     90593      99987     102011     101015          0          0     100001 
     90595      99989     102011     101015          0          0     100001 
     90592      99989     102011     101015          0          0     100001 
     90595      99990     102011     101015          0          0     100001 
     90598      99990     102011     101015          0          0     100001 
     90595      99988     102011     101015          0          0     100001 
     90598      99988     102011     101015          0          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     85105     100184     102011     101011       1015          0     101056 
     84939      99988     102011     101015       1005          0     101050 
     84938      99988     102011     101015       1000          0     101021 
     84941      99989     102011     101015       1004          0     101044 
     84937      99988     102011     101015       1000          0     101021 
    109402     101151     102012     101243       1096          2     101369 
     85811     101076     102011     101076       1019         -2     101216 
     84940      99988     102011     101015       1000          0     101019 


Throughput: vpbroadcastw xmm,m16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     90799     100212     102011     201011          0          0      50002 
     90597      99993     102011     201015          0          0      50003 
     90597      99993     102011     201015          0          0      50004 
     90596      99992     102011     201015          0          0      50003 
     90601      99993     102011     201015          0          0      50003 
     90599      99992     102011     201015          0          0      50003 
     90604      99992     102011     201015          0          0      50003 
     90605      99991     102011     201015          0          0      50003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    119741     102618     102011     201378      50063          8     100127 
     84936      99994     102011     201015      50004          0     100001 
     84932      99991     102011     201015      50003          0     100001 
     84932      99993     102011     201015      50004          0     100001 
     84931      99991     102011     201015      50002          0     100001 
    120177     101790     102012     201260      50064          8     100106 
     86917     102339     102011     201187      50108          0     100093 
     84938      99992     102011     201015      50003          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     89282     101810     102011     201011       1014          0     101054 
     87682      99994     102011     201015       1004          0     101047 
     87684      99992     102011     201015       1006          0     101052 
     87682      99993     102011     201015       1005          0     101046 
     87684      99993     102011     201015       1008          0     101054 
     87680      99992     102011     201015       1000          0     101021 
     87682      99992     102011     201015       1000          0     101021 
     87680      99992     102011     201015       1000          0     101020 


Latency: vpbroadcastw xmm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     87843     100176     102011     101054     101011          0          0 
     87672      99987     102011     101048     101015          0          0 
     87675      99987     102011     101047     101015          0          0 
     87674      99987     102011     101045     101015          0          0 
     87672      99987     102011     101023     101015          0          0 
    127064     101675     102012     101510     101286         65          0 
     87676      99986     102011     101021     101011          0          0 
     87676      99988     102011     101025     101015          0          0 


Latency: vpbroadcastw xmm,m16 + mov.. m16,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    861544     902145     302012     301306     501214     246803          0 
    789997     900922     302011     301024     501011     244021          0 
    800545     903593     302012     301571     501302     245963          0 
    802133     903369     302011     301543     501378     243838          0 
    765337     900959     302011     301014     501011     243959          0 
    765345     900938     302011     301014     501011     244250          0 
    765336     900938     302011     301014     501011     244212          0 
    765310     900938     302011     301014     501011     244250          0 


Throughput: vpbroadcastw ymm,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     87985     100336     102011     101011          0          0          0 
     87680      99989     102011     101015          0          0          0 
     87684      99991     102011     101015          0          0          0 
     87684      99992     102011     101015          0          0          0 
     87684      99992     102011     101015          0          0          0 
     87684      99992     102011     101015          0          0          0 
     87682      99993     102011     101015          0          0          0 
     87680      99991     102011     101015          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     87962     100307     102011     101011          0          0     100001 
     87679      99991     102011     101015          0          0     100001 
     87681      99990     102011     101015          0          0     100001 
     87679      99990     102011     101015          0          0     100001 
     87675      99990     102011     101015          0          0     100001 
     87683      99992     102011     101015          0          0     100001 
     87683      99991     102011     101015          0          0     100001 
     87679      99991     102011     101015          0          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     87978     100337     102011     101011       1013          0     101052 
     87677      99991     102011     101015       1007          0     101047 
     87678      99992     102011     101015       1005          0     101044 
     87675      99992     102011     101015       1000          0     101024 
     87676      99993     102011     101015       1002          0     101038 
     87680      99990     102011     101015       1000          0     101024 
     87678      99991     102011     101015       1000          0     101025 
     87674      99990     102011     101015       1000          0     101024 


Throughput: vpbroadcastw ymm,m16

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     88015     100378     102011     201011          0          0      50002 
     87682      99994     102011     201015          0          0      50002 
     87680      99994     102011     201015          0          0      50002 
     87678      99991     102011     201015          0          0      50003 
     87680      99993     102011     201015          0          0      50003 
     87680      99993     102011     201015          0          0      50003 
     87678      99992     102011     201015          0          0      50002 
     87680      99994     102011     201015          0          0      50003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     90951     100364     102011     201011      50003          0     100006 
     90620      99994     102011     201015      50004          0     100001 
     90616      99993     102011     201015      50002          0     100001 
     90614      99994     102011     201015      50003          0     100001 
     90614      99994     102011     201015      50003          0     100001 
     90611      99995     102011     201015      50003          0     100001 
     90612      99996     102011     201015      50003          0     100001 
     90606      99995     102011     201015      50002          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     85281     100388     102011     201011       1009          0     101042 
     84946      99993     102011     201015       1003          0     101046 
     84945      99993     102011     201015       1005          0     101049 
     84945      99994     102011     201015       1005          0     101044 
     84945      99992     102011     201015       1006          0     101050 
     84943      99991     102011     201015       1000          0     101025 
     84943      99991     102011     201015       1000          0     101025 
     84945      99992     102011     201015       1000          0     101025 


Latency: vpbroadcastw ymm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    247363     300322     102011     101021     101011          0          0 
    247106     299988     102011     101026     101015          0          0 
    247121     299988     102011     101029     101015          0          0 
    247135     299988     102011     101031     101015          0          0 
    247117     299988     102011     101015     101015          0          0 
    247101     299988     102011     101015     101015          0          0 
    247086     299988     102011     101015     101015          0          0 
    247087     299988     102011     101015     101015          0          0 


Latency: vpbroadcastw ymm,m16 + mov.. m16,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    853114    1004268     302011     301025     501011     100000          0 
    861441    1014113     302011     301792     501278     100039          0 
    852201    1003234     302011     301027     501011     100000          0 
    852205    1003247     302011     301014     501011     100000          0 
    852195    1003212     302011     301014     501011     100000          0 
    863180    1006977     302012     301566     501298     100069          0 
    864660    1005749     302011     301574     501387     100068          0 
    826431    1003231     302011     301014     501011     100000          0 


Throughput: vpbroadcastd xmm,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     85105     100187     102011     101011          0          0          0 
     84939      99989     102011     101015          0          0          0 
     84941      99989     102011     101015          0          0          0 
     84937      99987     102011     101015          0          0          0 
     84941      99988     102011     101015          0          0          0 
     84941      99989     102011     101015          0          0          0 
     84939      99989     102011     101015          0          0          0 
     84942      99990     102011     101015          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     87813     100143     102011     101011          0          0     100001 
     87679      99988     102011     101015          0          0     100001 
     87678      99989     102011     101015          0          0     100001 
     87683      99990     102011     101015          0          0     100001 
     87680      99990     102011     101015          0          0     100001 
     87681      99991     102011     101015          0          0     100001 
     87682      99991     102011     101015          0          0     100001 
     87683      99989     102011     101015          0          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     85107     100193     102011     101011       1015          0     101057 
     84936      99989     102011     101015       1003          0     101046 
     84930      99988     102011     101015       1005          0     101045 
     84933      99989     102011     101015       1000          0     101023 
     84933      99990     102011     101015       1000          0     101023 
     84933      99990     102011     101015       1000          0     101023 
     84935      99990     102011     101015       1000          0     101023 
     84931      99989     102011     101015       1000          0     101023 


Throughput: vpbroadcastd xmm,m32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     41371      50274     102011     101011          0          0      50000 
     41253      50030     102011     101015          0          0      50000 
     41175      50029     102011     101015          0          0      50000 
     41234      50014     102011     101015          0          0      50000 
     41169      50015     102011     101015          0          0      50000 
     41224      50013     102011     101015          0          0      50000 
     41175      50013     102011     101015          0          0      50000 
     41220      50015     102011     101015          0          0      50000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     42741      50257     102011     101011      50000          0          1 
     42453      50032     102011     101015      50000          0          1 
     42552      50032     102011     101015      50000          0          1 
     42442      50016     102011     101015      50000          0          1 
     42537      50015     102011     101015      50000          0          1 
     42439      50014     102011     101015      50000          0          1 
     42535      50015     102011     101015      50000          0          1 
     42440      50013     102011     101015      50000          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     45539      50237     102011     101011       1015          0     101062 
     45303      50033     102011     101015       1009          0     101059 
     45372      50032     102011     101015       1009          0     101061 
     45286      50029     102011     101015       1008          0     101058 
     45378      50029     102011     101015       1008          0     101058 
     45266      50016     102011     101015       1000          0     101028 
     45368      50013     102011     101015       1000          0     101028 
     45266      50014     102011     101015       1000          0     101029 


Latency: vpbroadcastd xmm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     85104     100181     102011     101055     101011          0          0 
     84939      99988     102011     101049     101015          0          0 
     84937      99988     102011     101046     101015          0          0 
     84937      99988     102011     101049     101015          0          0 
     84937      99989     102011     101024     101015          0          0 
     84939      99989     102011     101023     101015          0          0 
     84938      99988     102011     101024     101015          0          0 
     84940      99988     102011     101023     101015          0          0 


Latency: vpbroadcastd xmm,m32 + mov.. m32,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    425170     500500     202011     201027     301011          1          0 
    424757     500018     202011     201048     301011          1          0 
    424750     500022     202011     201040     301011          1          0 
    424738     500016     202011     201041     301011          1          0 
    424730     500014     202011     201013     301011          1          0 
    424734     500014     202011     201025     301011          1          0 
    424752     500027     202011     201025     301011          1          0 
    424748     500013     202011     201025     301011          1          0 


Throughput: vpbroadcastd ymm,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     85241     100346     102011     101011          0          0          0 
     84939      99990     102011     101015          0          0          0 
     84941      99991     102011     101015          0          0          0 
     84943      99991     102011     101015          0          0          0 
     84941      99991     102011     101015          0          0          0 
     84942      99991     102011     101015          0          0          0 
    117660     102386     102011     101378         57         63          1 
     82348      99990     102011     101015          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     82674     100360     102011     101011          0          0     100001 
     82366      99990     102011     101015          0          0     100001 
     82368      99991     102011     101015          0          0     100001 
     82365      99991     102011     101015          0          0     100001 
     82365      99992     102011     101015          0          0     100001 
     82361      99990     102011     101015          0          0     100001 
     82361      99990     102011     101015          0          0     100001 
     82362      99991     102011     101015          0          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     87989     100341     102011     101011       1011          0     101046 
     87680      99990     102011     101015       1004          0     101046 
     87680      99991     102011     101015       1003          0     101046 
     87684      99991     102011     101015       1005          0     101047 
     87684      99993     102011     101015       1000          0     101023 
     87684      99991     102011     101015       1000          0     101023 
     87682      99991     102011     101015       1000          0     101023 
     87682      99991     102011     101015       1000          0     101023 


Throughput: vpbroadcastd ymm,m32

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     47337      50446     102011     101011          0          0      50000 
     77318      53793     102012     101226         60         67      50017 
     47950      51473     102011     101095         13         10      50020 
     46946      50031     102011     101015          0          0      50000 
     46849      50031     102011     101015          0          0      50000 
     46921      50015     102011     101015          0          0      50000 
     46853      50013     102011     101015          0          0      50000 
     46887      50013     102011     101015          0          0      50000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     42801      50433     102011     101011      50000          0          1 
     42544      50030     102011     101015      50000          0          1 
     42459      50031     102011     101015      50000          0          1 
     42530      50014     102011     101015      50000          0          1 
     42448      50015     102011     101015      50000          0          1 
     42530      50014     102011     101015      50000          0          1 
     42445      50014     102011     101015      50000          0          1 
     42528      50014     102011     101015      50000          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     44224      50422     102011     101011       1010          0     101048 
     43852      50031     102011     101015       1009          0     101061 
     43892      50029     102011     101015       1008          0     101058 
     43842      50030     102011     101015       1009          0     101060 
     43887      50016     102011     101015       1000          0     101028 
     43820      50014     102011     101015       1000          0     101028 
     43892      50013     102011     101015       1000          0     101029 
     43811      50014     102011     101015       1000          0     101028 


Latency: vpbroadcastd ymm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    263355     300340     102011     101031     101011          0          0 
    263048     299990     102011     101037     101015          0          0 
    263050     299990     102011     101035     101015          0          0 
    263052     299991     102011     101015     101015          0          0 
    263053     299991     102011     101015     101015          0          0 
    263054     299989     102011     101015     101015          0          0 
    263056     299989     102011     101015     101015          0          0 
    263056     299989     102011     101015     101015          0          0 


Latency: vpbroadcastd ymm,m32 + mov.. m32,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    658118     750563     202011     201027     301011          0          0 
    657039     749240     202011     201040     301011          0          0 
    655400     747478     202011     201041     301011          0          0 
    666482     750091     202012     201710     301306         66          0 
    544721     602481     202011     201539     301378         57          0 
    636489     749227     202011     201013     301011          0          0 
    509709     600058     202011     201013     301011          0          0 
    509699     600049     202011     201013     301011          0          0 


Throughput: vpbroadcastq xmm,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     85097     100182     102011     101011          0          0          0 
     84934      99989     102011     101015          0          0          0 
     84934      99989     102011     101015          0          0          0 
     84932      99988     102011     101015          0          0          0 
     84935      99988     102011     101015          0          0          0 
     84931      99988     102011     101015          0          0          0 
     84935      99988     102011     101015          0          0          0 
     84937      99988     102011     101015          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     93885     100168     102011     101011          0          0     100001 
     93727      99989     102011     101015          0          0     100001 
     93730      99988     102011     101015          0          0     100001 
     93737      99988     102011     101015          0          0     100001 
     93741      99989     102011     101015          0          0     100001 
     93736      99989     102011     101015          0          0     100001 
     93730      99988     102011     101015          0          0     100001 
     93721      99988     102011     101015          0          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     87846     100177     102011     101011       1015          0     101052 
     87677      99988     102011     101015       1004          0     101046 
     87679      99989     102011     101015       1001          0     101036 
     87676      99988     102011     101015       1000          0     101021 
     87677      99988     102011     101015       1000          0     101021 
     87679      99988     102011     101015       1000          0     101021 
     87675      99988     102011     101015       1000          0     101021 
     87679      99988     102011     101015       1000          0     101021 


Throughput: vpbroadcastq xmm,m64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     42651      50253     102011     101011          0          0      50001 
     42536      50030     102011     101015          0          0      50000 
     42463      50032     102011     101015          0          0      50000 
     42534      50033     102011     101015          0          0      50000 
     76998      52408     102011     101378         59         62      50034 
     46146      52674     102011     101122         14         17      50052 
     43912      50016     102011     101011          0          0      50000 
     43820      50013     102011     101015          0          0      50000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     44141      50287     102011     101011      50000          0          1 
     43836      50038     102011     101015      50000          0          1 
     43918      50040     102011     101015      50000          0          1 
     43840      50037     102011     101015      50000          0          1 
     43915      50039     102011     101015      50000          0          1 
     43836      50021     102011     101015      50000          0          1 
     43886      50019     102011     101015      50000          0          1 
     43842      50020     102011     101015      50000          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     44136      50377     102011     101011       1006          0     101039 
     43908      50036     102011     101015       1011          0     101061 
     43848      50038     102011     101015       1010          0     101062 
     43899      50037     102011     101015       1010          0     101060 
     43841      50021     102011     101015       1001          0     101028 
     43876      50023     102011     101015       1001          0     101029 
     43858      50021     102011     101015       1001          0     101028 
     43860      50022     102011     101015       1001          0     101028 


Latency: vpbroadcastq xmm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     88049     100416     102011     101027     101011          0          0 
     87678      99989     102011     101025     101015          0          0 
     87676      99987     102011     101025     101015          0          0 
     87678      99987     102011     101025     101015          0          0 
     87676      99986     102011     101025     101015          0          0 
     87676      99988     102011     101023     101015          0          0 
     87678      99988     102011     101023     101015          0          0 
     87674      99988     102011     101023     101015          0          0 


Latency: vpbroadcastq xmm,m64 + mov.. m64,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    491799     502504     202013     201583     301413        103          0 
    453183     500154     202011     201040     301011          0          0 
    453095     500010     202011     201046     301011          0          0 
    477357     502417     202011     201538     301378         57          0 
    438424     500005     202011     201025     301011          0          0 
    438436     500010     202011     201012     301011          0          0 
    438430     499999     202011     201013     301011          0          0 
    438442     500014     202011     201025     301011          0          0 


Throughput: vpbroadcastq ymm,xmm

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     82671     100359     102011     101011          0          0          0 
     82363      99991     102011     101015          0          0          0 
     82364      99991     102011     101015          0          0          0 
     82360      99991     102011     101015          0          0          0 
     82361      99991     102011     101015          0          0          0 
     82357      99992     102011     101015          0          0          0 
     82355      99992     102011     101015          0          0          0 
     82359      99991     102011     101015          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
    113648     102929     102012     101311          3          4     100112 
     84941      99990     102011     101015          0          0     100001 
     84942      99991     102011     101015          0          0     100001 
     84940      99992     102011     101015          0          0     100001 
     84940      99990     102011     101015          0          0     100001 
     84940      99990     102011     101015          0          0     100001 
     84940      99990     102011     101015          0          0     100001 
     84938      99990     102011     101015          0          0     100001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     85435     100576     102011     101011       1006          0     101031 
     84942      99993     102011     101015       1005          0     101050 
     84940      99991     102011     101015       1006          0     101045 
     84938      99990     102011     101015       1007          0     101047 
     84938      99990     102011     101015       1000          0     101019 
     84938      99990     102011     101015       1000          0     101019 
     84940      99990     102011     101015       1000          0     101023 
     84939      99990     102011     101015       1000          0     101019 


Throughput: vpbroadcastq ymm,m64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     44171      50419     102011     101011          0          0      50000 
     43907      50030     102011     101015          0          0      50000 
     43838      50028     102011     101015          0          0      50000 
     43884      50012     102011     101015          0          0      50000 
     43837      50013     102011     101015          0          0      50000 
     43874      50015     102011     101015          0          0      50000 
     43848      50012     102011     101015          0          0      50000 
     43861      50013     102011     101015          0          0      50000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     43285      50911     102011     101011      50000          0          1 
     42467      50032     102011     101015      50000          0          1 
     42530      50028     102011     101015      50000          0          1 
     42466      50028     102011     101015      50000          0          1 
     42518      50013     102011     101015      50000          0          1 
     42453      50012     102011     101015      50000          0          1 
     42514      50012     102011     101015      50000          0          1 
     42450      50012     102011     101015      50000          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     53954      63734     102011     101334       1175          0     101780 
     47099      55525     102011     101215       1110          0     101485 
     42690      50172     102011     101047       1042          0     101149 
     42585      50160     102011     101047       1034          0     101128 
     42537      49992     102011     101015       1016          0     101034 
     42447      49996     102011     101015       1016          0     101038 
     42687      50166     102011     101047       1034          0     101127 
     42734      50334     102011     101079       1051          0     101210 


Latency: vpbroadcastq ymm,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    263350     300330     102011     101030     101011          0          0 
    263054     299988     102011     101021     101015          0          0 
    263058     299989     102011     101015     101015          0          0 
    263056     299989     102011     101015     101015          0          0 
    263056     299988     102011     101015     101015          0          0 
    263056     299988     102011     101015     101015          0          0 
    263058     299988     102011     101015     101015          0          0 
    263060     299988     102011     101015     101015          0          0 


Latency: vpbroadcastq ymm,m64 + mov.. m64,xmm

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    510050     600425     202011     201027     301011          0          0 
    615559     662639     202012     202138     301676        128          0 
    498689     605380     202011     201041     301011          0          0 
    494294     600040     202011     201017     301011          0          0 
    494205     600013     202011     201012     301011          0          0 
    494229     600001     202011     201012     301011          0          0 
    617981     750233     202011     201013     301011          0          0 
    494266     600002     202011     201012     301011          0          0 


Throughput: vmovmskps r32,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     82538     100194     102011     101011     100000          0          0 
     82367      99989     102011     101011     100000          0          0 
     82366      99989     102011     101011     100000          0          0 
     82364      99988     102011     101011     100000          0          0 
     82365      99990     102011     101011     100000          0          0 
     82361      99989     102011     101011     100000          0          0 
     82363      99990     102011     101011     100000          0          0 
     82360      99990     102011     101011     100000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     85077     100154     102011     101011          0          0          1 
     84940      99990     102011     101011          0          0          1 
     84938      99990     102011     101011          0          0          1 
     84936      99988     102011     101011          0          0          1 
     84941      99989     102011     101011          0          0          1 
     84937      99989     102011     101011          0          0          1 
     84939      99989     102011     101011          0          0          1 
     84939      99989     102011     101011          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     87837     100176     102011     101011       1010          0     101043 
     87670      99987     102011     101011       1009          0     101041 
     87678      99989     102011     101011       1010          0     101046 
     87673      99988     102011     101011       1000          0     101019 
     87676      99989     102011     101011       1000          0     101019 
     87677      99989     102011     101011       1000          0     101019 
     87676      99990     102011     101011       1000          0     101019 
     87676      99990     102011     101011       1000          0     101019 


Latency: vmovmskps r32,r128 + movd r128,r21

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    339932     400182     202011     201020     201011     100000          0 
    339766     399988     202011     201027     201011     100000          0 
    339774     399987     202011     201032     201011     100000          0 
    350753     401874     202012     201597     201309     100077          0 
    339775     399988     202011     201011     201011     100000          0 
    339781     399988     202011     201011     201011     100000          0 
    339787     399988     202011     201011     201011     100000          0 
    339787     399988     202011     201011     201011     100000          0 


Throughput: vmovmskps r32,r256

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     87978     100333     102011     101011     100000          0          0 
     87682      99991     102011     101011     100000          0          0 
     87682      99991     102011     101011     100000          0          0 
     87684      99993     102011     101011     100000          0          0 
     87678      99991     102011     101011     100000          0          0 
     87681      99990     102011     101011     100000          0          0 
     87680      99991     102011     101011     100000          0          0 
     87681      99991     102011     101011     100000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     85236     100342     102011     101011          0          0          1 
     84939      99993     102011     101011          0          0          1 
     84941      99991     102011     101011          0          0          1 
     84941      99991     102011     101011          0          0          1 
     84941      99991     102011     101011          0          0          1 
     84941      99991     102011     101011          0          0          1 
     84939      99992     102011     101011          0          0          1 
     84935      99991     102011     101011          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
    100391     102110     102012     101302       1139          1     101615 
     87676      99990     102011     101011       1009          0     101039 
     87676      99991     102011     101011       1009          0     101041 
     87678      99990     102011     101011       1010          0     101044 
     87683      99994     102011     101011       1010          0     101042 
     87678      99992     102011     101011       1000          0     101019 
     87677      99992     102011     101011       1000          0     101019 
     87676      99992     102011     101011       1000          0     101019 


Latency: vmovmskps r32,r256 + movd r128,r21

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    543951     600321     202011     201018     201011     100000          0 
    543611     599988     202011     201027     201011     100000          0 
    583501     602035     202012     201588     201312     100075          0 
    543615     599988     202011     201011     201011     100000          0 
    543673     599988     202011     201011     201011     100000          0 
    543681     599988     202011     201011     201011     100000          0 
    585180     604286     202012     202084     201668     100133          0 
    526118     599988     202011     201011     201011     100000          0 


Throughput: vmovmskpd r32,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     87852     100181     102011     101011     100000          0          0 
     87681      99988     102011     101011     100000          0          0 
     87681      99988     102011     101011     100000          0          0 
     87681      99989     102011     101011     100000          0          0 
     87683      99988     102011     101011     100000          0          0 
     87685      99990     102011     101011     100000          0          0 
     87683      99992     102011     101011     100000          0          0 
     87683      99990     102011     101011     100000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     87873     100207     102011     101011          0          0          1 
     87682      99990     102011     101011          0          0          1 
     87678      99988     102011     101011          0          0          1 
     87680      99989     102011     101011          0          0          1 
     87684      99989     102011     101011          0          0          1 
     87680      99989     102011     101011          0          0          1 
     87680      99989     102011     101011          0          0          1 
     87680      99989     102011     101011          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     87845     100179     102011     101011       1015          0     101052 
     87680      99990     102011     101011       1009          0     101036 
     87682      99990     102011     101011       1010          0     101046 
     87678      99987     102011     101011       1010          0     101042 
     87679      99989     102011     101011       1000          0     101019 
     87680      99989     102011     101011       1000          0     101019 
     87682      99990     102011     101011       1000          0     101019 
     87678      99990     102011     101011       1000          0     101019 


Latency: vmovmskpd r32,r128 + movd r128,r21

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    350939     400209     202011     201029     201011     100000          0 
    350744     399988     202011     201031     201011     100000          0 
    350740     399987     202011     201034     201011     100000          0 
    350742     399987     202011     201011     201011     100000          0 
    350739     399987     202011     201011     201011     100000          0 
    350734     399987     202011     201011     201011     100000          0 
    350734     399987     202011     201011     201011     100000          0 
    350736     399987     202011     201011     201011     100000          0 


Throughput: vmovmskpd r32,r256

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     91007     100433     102011     101011     100000          0          0 
     90608      99992     102011     101011     100000          0          0 
     90608      99989     102011     101011     100000          0          0 
     90608      99990     102011     101011     100000          0          0 
     90612      99991     102011     101011     100000          0          0 
     90610      99991     102011     101011     100000          0          0 
     90605      99991     102011     101011     100000          0          0 
     90606      99991     102011     101011     100000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     87992     100343     102011     101011          0          0          1 
     87684      99991     102011     101011          0          0          1 
     87680      99991     102011     101011          0          0          1 
     87682      99992     102011     101011          0          0          1 
     87680      99991     102011     101011          0          0          1 
     87680      99991     102011     101011          0          0          1 
     87682      99991     102011     101011          0          0          1 
     87684      99991     102011     101011          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     90913     100330     102011     101011       1015          0     101054 
     90610      99992     102011     101011       1010          0     101046 
     90608      99990     102011     101011       1010          0     101046 
     90604      99991     102011     101011       1000          0     101019 
     90606      99991     102011     101011       1000          0     101019 
     90600      99991     102011     101011       1000          0     101019 
     90600      99991     102011     101011       1000          0     101019 
     90594      99991     102011     101011       1000          0     101019 


Latency: vmovmskpd r32,r256 + movd r128,r21

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    526382     600306     202011     201018     201011     100000          0 
    526107     599989     202011     201018     201011     100000          0 
    526112     599988     202011     201033     201011     100000          0 
    526113     599988     202011     201030     201011     100000          0 
    526118     599989     202011     201011     201011     100000          0 
    526121     599989     202011     201011     201011     100000          0 
    526126     599989     202011     201011     201011     100000          0 
    526128     599989     202011     201011     201011     100000          0 


Throughput: vpmovmskb r32,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     87845     100369     102011     101011     100000          0          0 
     87676      99988     102011     101011     100000          0          0 
     87678      99990     102011     101011     100000          0          0 
     87676      99989     102011     101011     100000          0          0 
     87680      99989     102011     101011     100000          0          0 
     87678      99989     102011     101011     100000          0          0 
     87675      99989     102011     101011     100000          0          0 
     87676      99989     102011     101011     100000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     85099     100182     102011     101011          0          0          1 
     84937      99987     102011     101011          0          0          1 
     84935      99987     102011     101011          0          0          1 
     84937      99989     102011     101011          0          0          1 
     84935      99989     102011     101011          0          0          1 
     84937      99989     102011     101011          0          0          1 
     84937      99989     102011     101011          0          0          1 
     84936      99989     102011     101011          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     85103     100184     102011     101011       1010          0     101045 
     84936      99989     102011     101011       1009          0     101040 
     84940      99990     102011     101011       1010          0     101044 
     84935      99990     102011     101011       1010          0     101046 
     84939      99988     102011     101011       1000          0     101019 
     84933      99989     102011     101011       1000          0     101019 
     84937      99989     102011     101011       1000          0     101019 
     84933      99990     102011     101011       1000          0     101019 


Latency: vpmovmskb r32,r128 + movd r128,r21

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    350883     400158     202011     201018     201011     100000          0 
    350734     399988     202011     201024     201011     100000          0 
    350733     399989     202011     201023     201011     100000          0 
    350736     399990     202011     201032     201011     100000          0 
    350740     399989     202011     201032     201011     100000          0 
    359739     400594     202012     201301     201212     100056          0 
    350744     399988     202011     201011     201011     100000          0 
    356459     406540     202011     202498     201536     100097          0 


Throughput: vpmovmskb r32,r256

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     90909     100329     102011     101011     100000          0          0 
     90602      99989     102011     101011     100000          0          0 
     90600      99991     102011     101011     100000          0          0 
     90599      99993     102011     101011     100000          0          0 
     90596      99991     102011     101011     100000          0          0 
     90596      99990     102011     101011     100000          0          0 
     90596      99991     102011     101011     100000          0          0 
     90600      99991     102011     101011     100000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     88419     100832     102011     101011          0          0          1 
     87682      99990     102011     101011          0          0          1 
     87682      99991     102011     101011          0          0          1 
     87686      99993     102011     101011          0          0          1 
     87684      99992     102011     101011          0          0          1 
     87684      99992     102011     101011          0          0          1 
     87684      99992     102011     101011          0          0          1 
     87684      99991     102011     101011          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     96908     101983     102012     101212       1099          2     101327 
     87684      99989     102011     101011       1008          0     101038 
     87680      99989     102011     101011       1010          0     101036 
     87682      99990     102011     101011       1010          0     101043 
     87680      99990     102011     101011       1000          0     101019 
     87686      99993     102011     101011       1000          0     101019 
     87680      99990     102011     101011       1000          0     101019 
     87680      99990     102011     101011       1000          0     101019 


Latency: vpmovmskb r32,r256 + movd r128,r21

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    425037     500355     202011     201018     201011     100000          0 
    424721     499989     202011     201023     201011     100000          0 
    424711     499989     202011     201028     201011     100000          0 
    424710     499990     202011     201030     201011     100000          0 
    467874     501856     202012     201497     201291     100077          0 
    424728     499990     202011     201011     201011     100000          0 
    424722     499989     202011     201011     201011     100000          0 
    424714     499989     202011     201011     201011     100000          0 


