/*
*------------------------------------------------------------------------------
*                                                                              
*  INTEL CONFIDENTIAL                                                          
*                                                                              
*  Copyright 2018 Intel Corporation All Rights Reserved.                 
*                                                                              
*  The source code contained or described herein and all documents related     
*  to the source code ("Material") are owned by Intel Corporation or its    
*  suppliers or licensors. Title to the Material remains with Intel            
*  Corporation or its suppliers and licensors. The Material contains trade     
*  secrets and proprietary and confidential information of Intel or its        
*  suppliers and licensors. The Material is protected by worldwide copyright   
*  and trade secret laws and treaty provisions. No part of the Material may    
*  be used, copied, reproduced, modified, published, uploaded, posted,         
*  transmitted, distributed, or disclosed in any way without Intel's prior     
*  express written permission.                                                 
*                                                                              
*  No license under any patent, copyright, trade secret or other intellectual  
*  property right is granted to or conferred upon you by disclosure or         
*  delivery of the Materials, either expressly, by implication, inducement,    
*  estoppel or otherwise. Any license under such intellectual property rights  
*  must be express and approved by Intel in writing.                           
*                                                                              
*------------------------------------------------------------------------------
*  Auto-generated by /p/hdk/rtl/proj_tools/sl2_tools/sl2_tools-srvr10nm-18ww26b/scripts/i_csrs/i_csrs.pl
*  i_csrs.pl Version 1.5 last modified on Thursday 6/28/18 12:45:58
*  /p/hdk/rtl/proj_tools/sl2_tools/sl2_tools-srvr10nm-18ww26b/scripts/i_csrs/i_csrs.pl -C -RVREGS -ST fxr_linkmux -o /nfs/sc/disks/slx_0108/pvesv/fxr_autogen/fxr /nfs/sc/disks/slx_0108/pvesv/fxr_autogen/repo_xml/300_Memory_Map.xml /nfs/sc/disks/slx_0108/pvesv/fxr_autogen/repo_xml/356_Memory_Map_LinkMux.xml
*------------------------------------------------------------------------------
*/

#ifndef DEF_FXR_LINKMUX_SW_DEF
#define DEF_FXR_LINKMUX_SW_DEF

#ifndef FXR_LM_CSRS
#define FXR_LM_CSRS						0x000000000000
#endif
#define FXR_NUM_CONTEXTS					256
#define FXR_NUM_PIDS						4096
#define FXR_MAX_CONTEXT						255
#define FXR_TX_CONTEXT_ENTRIES					128
#define FXR_TX_CONTEXT_MAX					127
#define FXR_RX_CONTEXT_ENTRIES					32
#define FXR_RX_CONTEXT_MAX					31
#define FXR_NUM_SL						32
#define FXR_MAX_SL						31
#define LM_OFFSET_PORT0						32768
#define LM_SC_TO_SL_OFFSET					12288
/*
* Table #4 of fxr_top - LM_CFG_CONFIG
* This register provides general configuration for the Link Mux.
*/
#define FXR_LM_CFG_CONFIG					(FXR_LM_CSRS + 0x000000000000)
#define FXR_LM_CFG_CONFIG_RESETCSR				0x0000000000000000ull
#define FXR_LM_CFG_CONFIG_RESERVED_63_3_SHIFT			3
#define FXR_LM_CFG_CONFIG_RESERVED_63_3_MASK			0x1FFFFFFFFFFFFFFFull
#define FXR_LM_CFG_CONFIG_RESERVED_63_3_SMASK			0xFFFFFFFFFFFFFFF8ull
#define FXR_LM_CFG_CONFIG_DRAIN_ALL_INCOMING_SHIFT		2
#define FXR_LM_CFG_CONFIG_DRAIN_ALL_INCOMING_MASK		0x1ull
#define FXR_LM_CFG_CONFIG_DRAIN_ALL_INCOMING_SMASK		0x4ull
#define FXR_LM_CFG_CONFIG_FORCE_LOOPBACK_SHIFT			1
#define FXR_LM_CFG_CONFIG_FORCE_LOOPBACK_MASK			0x1ull
#define FXR_LM_CFG_CONFIG_FORCE_LOOPBACK_SMASK			0x2ull
#define FXR_LM_CFG_CONFIG_NEAR_LOOPBACK_DISABLE_SHIFT		0
#define FXR_LM_CFG_CONFIG_NEAR_LOOPBACK_DISABLE_MASK		0x1ull
#define FXR_LM_CFG_CONFIG_NEAR_LOOPBACK_DISABLE_SMASK		0x1ull
/*
* Table #5 of fxr_top - LM_CFG_PERFMON_CTRL
* This register provides configuration for the Performance Monitor of the Link 
* Mux.
*/
#define FXR_LM_CFG_PERFMON_CTRL					(FXR_LM_CSRS + 0x000000000008)
#define FXR_LM_CFG_PERFMON_CTRL_RESETCSR			0x0000000A40A40A40ull
#define FXR_LM_CFG_PERFMON_CTRL_RESERVED_63_36_SHIFT		36
#define FXR_LM_CFG_PERFMON_CTRL_RESERVED_63_36_MASK		0xFFFFFFFull
#define FXR_LM_CFG_PERFMON_CTRL_RESERVED_63_36_SMASK		0xFFFFFFF000000000ull
#define FXR_LM_CFG_PERFMON_CTRL_PM_LM_BYP_WAIT_Z_SHIFT		32
#define FXR_LM_CFG_PERFMON_CTRL_PM_LM_BYP_WAIT_Z_MASK		0xFull
#define FXR_LM_CFG_PERFMON_CTRL_PM_LM_BYP_WAIT_Z_SMASK		0xF00000000ull
#define FXR_LM_CFG_PERFMON_CTRL_PM_LM_BYP_WAIT_Y_SHIFT		28
#define FXR_LM_CFG_PERFMON_CTRL_PM_LM_BYP_WAIT_Y_MASK		0xFull
#define FXR_LM_CFG_PERFMON_CTRL_PM_LM_BYP_WAIT_Y_SMASK		0xF0000000ull
#define FXR_LM_CFG_PERFMON_CTRL_PM_LM_BYP_WAIT_X_SHIFT		24
#define FXR_LM_CFG_PERFMON_CTRL_PM_LM_BYP_WAIT_X_MASK		0xFull
#define FXR_LM_CFG_PERFMON_CTRL_PM_LM_BYP_WAIT_X_SMASK		0xF000000ull
#define FXR_LM_CFG_PERFMON_CTRL_PM_LM_BYP_QFLITS_Z_SHIFT	20
#define FXR_LM_CFG_PERFMON_CTRL_PM_LM_BYP_QFLITS_Z_MASK		0xFull
#define FXR_LM_CFG_PERFMON_CTRL_PM_LM_BYP_QFLITS_Z_SMASK	0xF00000ull
#define FXR_LM_CFG_PERFMON_CTRL_PM_LM_BYP_QFLITS_Y_SHIFT	16
#define FXR_LM_CFG_PERFMON_CTRL_PM_LM_BYP_QFLITS_Y_MASK		0xFull
#define FXR_LM_CFG_PERFMON_CTRL_PM_LM_BYP_QFLITS_Y_SMASK	0xF0000ull
#define FXR_LM_CFG_PERFMON_CTRL_PM_LM_BYP_QFLITS_X_SHIFT	12
#define FXR_LM_CFG_PERFMON_CTRL_PM_LM_BYP_QFLITS_X_MASK		0xFull
#define FXR_LM_CFG_PERFMON_CTRL_PM_LM_BYP_QFLITS_X_SMASK	0xF000ull
#define FXR_LM_CFG_PERFMON_CTRL_PM_LM_BYP_PKT_Z_SHIFT		8
#define FXR_LM_CFG_PERFMON_CTRL_PM_LM_BYP_PKT_Z_MASK		0xFull
#define FXR_LM_CFG_PERFMON_CTRL_PM_LM_BYP_PKT_Z_SMASK		0xF00ull
#define FXR_LM_CFG_PERFMON_CTRL_PM_LM_BYP_PKT_Y_SHIFT		4
#define FXR_LM_CFG_PERFMON_CTRL_PM_LM_BYP_PKT_Y_MASK		0xFull
#define FXR_LM_CFG_PERFMON_CTRL_PM_LM_BYP_PKT_Y_SMASK		0xF0ull
#define FXR_LM_CFG_PERFMON_CTRL_PM_LM_BYP_PKT_X_SHIFT		0
#define FXR_LM_CFG_PERFMON_CTRL_PM_LM_BYP_PKT_X_MASK		0xFull
#define FXR_LM_CFG_PERFMON_CTRL_PM_LM_BYP_PKT_X_SMASK		0xFull
/*
* Table #6 of fxr_top - LM_FXR_SCRATCH
* These are Scratch Registers for Drivers and BIOS. It is required that they are 
* persistent across warm reset.
*/
#define FXR_LM_FXR_SCRATCH					(FXR_LM_CSRS + 0x000000000100)
#define FXR_LM_FXR_SCRATCH_RESETCSR				0x0000000000000000ull
#define FXR_LM_FXR_SCRATCH_SCRATCH_SHIFT			0
#define FXR_LM_FXR_SCRATCH_SCRATCH_MASK				0xFFFFFFFFFFFFFFFFull
#define FXR_LM_FXR_SCRATCH_SCRATCH_SMASK			0xFFFFFFFFFFFFFFFFull
/*
* Table #7 of fxr_top - LM_CFG_PORT0
* This register holds general configuration information for a port.
*/
#define FXR_LM_CFG_PORT0					(FXR_LM_CSRS + 0x000000008000)
#define FXR_LM_CFG_PORT0_RESETCSR				0x0000000000000000ull
#define FXR_LM_CFG_PORT0_RESERVED_63_48_SHIFT			48
#define FXR_LM_CFG_PORT0_RESERVED_63_48_MASK			0xFFFFull
#define FXR_LM_CFG_PORT0_RESERVED_63_48_SMASK			0xFFFF000000000000ull
#define FXR_LM_CFG_PORT0_RESERVED_47_44_SHIFT			44
#define FXR_LM_CFG_PORT0_RESERVED_47_44_MASK			0xFull
#define FXR_LM_CFG_PORT0_RESERVED_47_44_SMASK			0xF00000000000ull
#define FXR_LM_CFG_PORT0_RESERVED_43_32_SHIFT			32
#define FXR_LM_CFG_PORT0_RESERVED_43_32_MASK			0xFFFull
#define FXR_LM_CFG_PORT0_RESERVED_43_32_SMASK			0xFFF00000000ull
#define FXR_LM_CFG_PORT0_DLID_SHIFT				8
#define FXR_LM_CFG_PORT0_DLID_MASK				0xFFFFFFull
#define FXR_LM_CFG_PORT0_DLID_SMASK				0xFFFFFF00ull
#define FXR_LM_CFG_PORT0_LMC_WIDTH_SHIFT			4
#define FXR_LM_CFG_PORT0_LMC_WIDTH_MASK				0xFull
#define FXR_LM_CFG_PORT0_LMC_WIDTH_SMASK			0xF0ull
#define FXR_LM_CFG_PORT0_RESERVED_3_SHIFT			3
#define FXR_LM_CFG_PORT0_RESERVED_3_MASK			0x1ull
#define FXR_LM_CFG_PORT0_RESERVED_3_SMASK			0x8ull
#define FXR_LM_CFG_PORT0_RESERVED_2_SHIFT			2
#define FXR_LM_CFG_PORT0_RESERVED_2_MASK			0x1ull
#define FXR_LM_CFG_PORT0_RESERVED_2_SMASK			0x4ull
#define FXR_LM_CFG_PORT0_LMC_ENABLE_SHIFT			1
#define FXR_LM_CFG_PORT0_LMC_ENABLE_MASK			0x1ull
#define FXR_LM_CFG_PORT0_LMC_ENABLE_SMASK			0x2ull
#define FXR_LM_CFG_PORT0_RESERVED_0_SHIFT			0
#define FXR_LM_CFG_PORT0_RESERVED_0_MASK			0x1ull
#define FXR_LM_CFG_PORT0_RESERVED_0_SMASK			0x1ull
/*
* Table #8 of fxr_top - LM_CFG_FP_TIMER_PORT0
* This register holds the forward progress timeout value.
*/
#define FXR_LM_CFG_FP_TIMER_PORT0				(FXR_LM_CSRS + 0x000000008008)
#define FXR_LM_CFG_FP_TIMER_PORT0_RESETCSR			0x0000000000000000ull
#define FXR_LM_CFG_FP_TIMER_PORT0_RESERVED_63_58_SHIFT		58
#define FXR_LM_CFG_FP_TIMER_PORT0_RESERVED_63_58_MASK		0x3Full
#define FXR_LM_CFG_FP_TIMER_PORT0_RESERVED_63_58_SMASK		0xFC00000000000000ull
#define FXR_LM_CFG_FP_TIMER_PORT0_CLEAR_TIMEOUT_SHIFT		48
#define FXR_LM_CFG_FP_TIMER_PORT0_CLEAR_TIMEOUT_MASK		0x3FFull
#define FXR_LM_CFG_FP_TIMER_PORT0_CLEAR_TIMEOUT_SMASK		0x3FF000000000000ull
#define FXR_LM_CFG_FP_TIMER_PORT0_TIMEOUT_SHIFT			0
#define FXR_LM_CFG_FP_TIMER_PORT0_TIMEOUT_MASK			0xFFFFFFFFFFFFull
#define FXR_LM_CFG_FP_TIMER_PORT0_TIMEOUT_SMASK			0xFFFFFFFFFFFFull
/*
* Table #9 of fxr_top - LM_CFG_PORT0_SL2SC0
* This register is one of 4 registers holding the mapping from SL to SC for Port 
* 0.
*/
#define FXR_LM_CFG_PORT0_SL2SC0					(FXR_LM_CSRS + 0x000000008010)
#define FXR_LM_CFG_PORT0_SL2SC0_RESETCSR			0x0F0F0F0F0F0F0F0Full
#define FXR_LM_CFG_PORT0_SL2SC0_RESERVED_63_61_SHIFT		61
#define FXR_LM_CFG_PORT0_SL2SC0_RESERVED_63_61_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SL2SC0_RESERVED_63_61_SMASK		0xE000000000000000ull
#define FXR_LM_CFG_PORT0_SL2SC0_SL7_TO_SC_SHIFT			56
#define FXR_LM_CFG_PORT0_SL2SC0_SL7_TO_SC_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SL2SC0_SL7_TO_SC_SMASK			0x1F00000000000000ull
#define FXR_LM_CFG_PORT0_SL2SC0_RESERVED_55_53_SHIFT		53
#define FXR_LM_CFG_PORT0_SL2SC0_RESERVED_55_53_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SL2SC0_RESERVED_55_53_SMASK		0xE0000000000000ull
#define FXR_LM_CFG_PORT0_SL2SC0_SL6_TO_SC_SHIFT			48
#define FXR_LM_CFG_PORT0_SL2SC0_SL6_TO_SC_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SL2SC0_SL6_TO_SC_SMASK			0x1F000000000000ull
#define FXR_LM_CFG_PORT0_SL2SC0_RESERVED_47_45_SHIFT		45
#define FXR_LM_CFG_PORT0_SL2SC0_RESERVED_47_45_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SL2SC0_RESERVED_47_45_SMASK		0xE00000000000ull
#define FXR_LM_CFG_PORT0_SL2SC0_SL5_TO_SC_SHIFT			40
#define FXR_LM_CFG_PORT0_SL2SC0_SL5_TO_SC_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SL2SC0_SL5_TO_SC_SMASK			0x1F0000000000ull
#define FXR_LM_CFG_PORT0_SL2SC0_RESERVED_39_37_SHIFT		37
#define FXR_LM_CFG_PORT0_SL2SC0_RESERVED_39_37_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SL2SC0_RESERVED_39_37_SMASK		0xE000000000ull
#define FXR_LM_CFG_PORT0_SL2SC0_SL4_TO_SC_SHIFT			32
#define FXR_LM_CFG_PORT0_SL2SC0_SL4_TO_SC_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SL2SC0_SL4_TO_SC_SMASK			0x1F00000000ull
#define FXR_LM_CFG_PORT0_SL2SC0_RESERVED_31_29_SHIFT		29
#define FXR_LM_CFG_PORT0_SL2SC0_RESERVED_31_29_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SL2SC0_RESERVED_31_29_SMASK		0xE0000000ull
#define FXR_LM_CFG_PORT0_SL2SC0_SL3_TO_SC_SHIFT			24
#define FXR_LM_CFG_PORT0_SL2SC0_SL3_TO_SC_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SL2SC0_SL3_TO_SC_SMASK			0x1F000000ull
#define FXR_LM_CFG_PORT0_SL2SC0_RESERVED_23_21_SHIFT		21
#define FXR_LM_CFG_PORT0_SL2SC0_RESERVED_23_21_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SL2SC0_RESERVED_23_21_SMASK		0xE00000ull
#define FXR_LM_CFG_PORT0_SL2SC0_SL2_TO_SC_SHIFT			16
#define FXR_LM_CFG_PORT0_SL2SC0_SL2_TO_SC_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SL2SC0_SL2_TO_SC_SMASK			0x1F0000ull
#define FXR_LM_CFG_PORT0_SL2SC0_RESERVED_15_13_SHIFT		13
#define FXR_LM_CFG_PORT0_SL2SC0_RESERVED_15_13_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SL2SC0_RESERVED_15_13_SMASK		0xE000ull
#define FXR_LM_CFG_PORT0_SL2SC0_SL1_TO_SC_SHIFT			8
#define FXR_LM_CFG_PORT0_SL2SC0_SL1_TO_SC_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SL2SC0_SL1_TO_SC_SMASK			0x1F00ull
#define FXR_LM_CFG_PORT0_SL2SC0_RESERVED_7_5_SHIFT		5
#define FXR_LM_CFG_PORT0_SL2SC0_RESERVED_7_5_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SL2SC0_RESERVED_7_5_SMASK		0xE0ull
#define FXR_LM_CFG_PORT0_SL2SC0_SL0_TO_SC_SHIFT			0
#define FXR_LM_CFG_PORT0_SL2SC0_SL0_TO_SC_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SL2SC0_SL0_TO_SC_SMASK			0x1Full
/*
* Table #10 of fxr_top - LM_CFG_PORT0_SL2SC1
* This register is one of 4 registers holding the mapping from SL to SC for Port 
* 0.
*/
#define FXR_LM_CFG_PORT0_SL2SC1					(FXR_LM_CSRS + 0x000000008018)
#define FXR_LM_CFG_PORT0_SL2SC1_RESETCSR			0x0F0F0F0F0F0F0F0Full
#define FXR_LM_CFG_PORT0_SL2SC1_RESERVED_63_61_SHIFT		61
#define FXR_LM_CFG_PORT0_SL2SC1_RESERVED_63_61_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SL2SC1_RESERVED_63_61_SMASK		0xE000000000000000ull
#define FXR_LM_CFG_PORT0_SL2SC1_SL15_TO_SC_SHIFT		56
#define FXR_LM_CFG_PORT0_SL2SC1_SL15_TO_SC_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SL2SC1_SL15_TO_SC_SMASK		0x1F00000000000000ull
#define FXR_LM_CFG_PORT0_SL2SC1_RESERVED_55_53_SHIFT		53
#define FXR_LM_CFG_PORT0_SL2SC1_RESERVED_55_53_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SL2SC1_RESERVED_55_53_SMASK		0xE0000000000000ull
#define FXR_LM_CFG_PORT0_SL2SC1_SL14_TO_SC_SHIFT		48
#define FXR_LM_CFG_PORT0_SL2SC1_SL14_TO_SC_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SL2SC1_SL14_TO_SC_SMASK		0x1F000000000000ull
#define FXR_LM_CFG_PORT0_SL2SC1_RESERVED_47_45_SHIFT		45
#define FXR_LM_CFG_PORT0_SL2SC1_RESERVED_47_45_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SL2SC1_RESERVED_47_45_SMASK		0xE00000000000ull
#define FXR_LM_CFG_PORT0_SL2SC1_SL13_TO_SC_SHIFT		40
#define FXR_LM_CFG_PORT0_SL2SC1_SL13_TO_SC_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SL2SC1_SL13_TO_SC_SMASK		0x1F0000000000ull
#define FXR_LM_CFG_PORT0_SL2SC1_RESERVED_39_37_SHIFT		37
#define FXR_LM_CFG_PORT0_SL2SC1_RESERVED_39_37_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SL2SC1_RESERVED_39_37_SMASK		0xE000000000ull
#define FXR_LM_CFG_PORT0_SL2SC1_SL12_TO_SC_SHIFT		32
#define FXR_LM_CFG_PORT0_SL2SC1_SL12_TO_SC_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SL2SC1_SL12_TO_SC_SMASK		0x1F00000000ull
#define FXR_LM_CFG_PORT0_SL2SC1_RESERVED_31_29_SHIFT		29
#define FXR_LM_CFG_PORT0_SL2SC1_RESERVED_31_29_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SL2SC1_RESERVED_31_29_SMASK		0xE0000000ull
#define FXR_LM_CFG_PORT0_SL2SC1_SL11_TO_SC_SHIFT		24
#define FXR_LM_CFG_PORT0_SL2SC1_SL11_TO_SC_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SL2SC1_SL11_TO_SC_SMASK		0x1F000000ull
#define FXR_LM_CFG_PORT0_SL2SC1_RESERVED_23_21_SHIFT		21
#define FXR_LM_CFG_PORT0_SL2SC1_RESERVED_23_21_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SL2SC1_RESERVED_23_21_SMASK		0xE00000ull
#define FXR_LM_CFG_PORT0_SL2SC1_SL10_TO_SC_SHIFT		16
#define FXR_LM_CFG_PORT0_SL2SC1_SL10_TO_SC_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SL2SC1_SL10_TO_SC_SMASK		0x1F0000ull
#define FXR_LM_CFG_PORT0_SL2SC1_RESERVED_15_13_SHIFT		13
#define FXR_LM_CFG_PORT0_SL2SC1_RESERVED_15_13_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SL2SC1_RESERVED_15_13_SMASK		0xE000ull
#define FXR_LM_CFG_PORT0_SL2SC1_SL9_TO_SC_SHIFT			8
#define FXR_LM_CFG_PORT0_SL2SC1_SL9_TO_SC_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SL2SC1_SL9_TO_SC_SMASK			0x1F00ull
#define FXR_LM_CFG_PORT0_SL2SC1_RESERVED_7_5_SHIFT		5
#define FXR_LM_CFG_PORT0_SL2SC1_RESERVED_7_5_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SL2SC1_RESERVED_7_5_SMASK		0xE0ull
#define FXR_LM_CFG_PORT0_SL2SC1_SL8_TO_SC_SHIFT			0
#define FXR_LM_CFG_PORT0_SL2SC1_SL8_TO_SC_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SL2SC1_SL8_TO_SC_SMASK			0x1Full
/*
* Table #11 of fxr_top - LM_CFG_PORT0_SL2SC2
* This register is one of 4 registers holding the mapping from SL to SC for Port 
* 0.
*/
#define FXR_LM_CFG_PORT0_SL2SC2					(FXR_LM_CSRS + 0x000000008020)
#define FXR_LM_CFG_PORT0_SL2SC2_RESETCSR			0x0F0F0F0F0F0F0F0Full
#define FXR_LM_CFG_PORT0_SL2SC2_RESERVED_63_61_SHIFT		61
#define FXR_LM_CFG_PORT0_SL2SC2_RESERVED_63_61_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SL2SC2_RESERVED_63_61_SMASK		0xE000000000000000ull
#define FXR_LM_CFG_PORT0_SL2SC2_SL23_TO_SC_SHIFT		56
#define FXR_LM_CFG_PORT0_SL2SC2_SL23_TO_SC_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SL2SC2_SL23_TO_SC_SMASK		0x1F00000000000000ull
#define FXR_LM_CFG_PORT0_SL2SC2_RESERVED_55_53_SHIFT		53
#define FXR_LM_CFG_PORT0_SL2SC2_RESERVED_55_53_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SL2SC2_RESERVED_55_53_SMASK		0xE0000000000000ull
#define FXR_LM_CFG_PORT0_SL2SC2_SL22_TO_SC_SHIFT		48
#define FXR_LM_CFG_PORT0_SL2SC2_SL22_TO_SC_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SL2SC2_SL22_TO_SC_SMASK		0x1F000000000000ull
#define FXR_LM_CFG_PORT0_SL2SC2_RESERVED_47_45_SHIFT		45
#define FXR_LM_CFG_PORT0_SL2SC2_RESERVED_47_45_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SL2SC2_RESERVED_47_45_SMASK		0xE00000000000ull
#define FXR_LM_CFG_PORT0_SL2SC2_SL21_TO_SC_SHIFT		40
#define FXR_LM_CFG_PORT0_SL2SC2_SL21_TO_SC_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SL2SC2_SL21_TO_SC_SMASK		0x1F0000000000ull
#define FXR_LM_CFG_PORT0_SL2SC2_RESERVED_39_37_SHIFT		37
#define FXR_LM_CFG_PORT0_SL2SC2_RESERVED_39_37_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SL2SC2_RESERVED_39_37_SMASK		0xE000000000ull
#define FXR_LM_CFG_PORT0_SL2SC2_SL20_TO_SC_SHIFT		32
#define FXR_LM_CFG_PORT0_SL2SC2_SL20_TO_SC_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SL2SC2_SL20_TO_SC_SMASK		0x1F00000000ull
#define FXR_LM_CFG_PORT0_SL2SC2_RESERVED_31_29_SHIFT		29
#define FXR_LM_CFG_PORT0_SL2SC2_RESERVED_31_29_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SL2SC2_RESERVED_31_29_SMASK		0xE0000000ull
#define FXR_LM_CFG_PORT0_SL2SC2_SL19_TO_SC_SHIFT		24
#define FXR_LM_CFG_PORT0_SL2SC2_SL19_TO_SC_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SL2SC2_SL19_TO_SC_SMASK		0x1F000000ull
#define FXR_LM_CFG_PORT0_SL2SC2_RESERVED_23_21_SHIFT		21
#define FXR_LM_CFG_PORT0_SL2SC2_RESERVED_23_21_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SL2SC2_RESERVED_23_21_SMASK		0xE00000ull
#define FXR_LM_CFG_PORT0_SL2SC2_SL18_TO_SC_SHIFT		16
#define FXR_LM_CFG_PORT0_SL2SC2_SL18_TO_SC_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SL2SC2_SL18_TO_SC_SMASK		0x1F0000ull
#define FXR_LM_CFG_PORT0_SL2SC2_RESERVED_15_13_SHIFT		13
#define FXR_LM_CFG_PORT0_SL2SC2_RESERVED_15_13_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SL2SC2_RESERVED_15_13_SMASK		0xE000ull
#define FXR_LM_CFG_PORT0_SL2SC2_SL17_TO_SC_SHIFT		8
#define FXR_LM_CFG_PORT0_SL2SC2_SL17_TO_SC_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SL2SC2_SL17_TO_SC_SMASK		0x1F00ull
#define FXR_LM_CFG_PORT0_SL2SC2_RESERVED_7_5_SHIFT		5
#define FXR_LM_CFG_PORT0_SL2SC2_RESERVED_7_5_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SL2SC2_RESERVED_7_5_SMASK		0xE0ull
#define FXR_LM_CFG_PORT0_SL2SC2_SL16_TO_SC_SHIFT		0
#define FXR_LM_CFG_PORT0_SL2SC2_SL16_TO_SC_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SL2SC2_SL16_TO_SC_SMASK		0x1Full
/*
* Table #12 of fxr_top - LM_CFG_PORT0_SL2SC3
* This register is one of 4 registers holding the mapping from SL to SC for Port 
* 0.
*/
#define FXR_LM_CFG_PORT0_SL2SC3					(FXR_LM_CSRS + 0x000000008028)
#define FXR_LM_CFG_PORT0_SL2SC3_RESETCSR			0x0F0F0F0F0F0F0F0Full
#define FXR_LM_CFG_PORT0_SL2SC3_RESERVED_63_61_SHIFT		61
#define FXR_LM_CFG_PORT0_SL2SC3_RESERVED_63_61_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SL2SC3_RESERVED_63_61_SMASK		0xE000000000000000ull
#define FXR_LM_CFG_PORT0_SL2SC3_SL31_TO_SC_SHIFT		56
#define FXR_LM_CFG_PORT0_SL2SC3_SL31_TO_SC_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SL2SC3_SL31_TO_SC_SMASK		0x1F00000000000000ull
#define FXR_LM_CFG_PORT0_SL2SC3_RESERVED_55_53_SHIFT		53
#define FXR_LM_CFG_PORT0_SL2SC3_RESERVED_55_53_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SL2SC3_RESERVED_55_53_SMASK		0xE0000000000000ull
#define FXR_LM_CFG_PORT0_SL2SC3_SL30_TO_SC_SHIFT		48
#define FXR_LM_CFG_PORT0_SL2SC3_SL30_TO_SC_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SL2SC3_SL30_TO_SC_SMASK		0x1F000000000000ull
#define FXR_LM_CFG_PORT0_SL2SC3_RESERVED_47_45_SHIFT		45
#define FXR_LM_CFG_PORT0_SL2SC3_RESERVED_47_45_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SL2SC3_RESERVED_47_45_SMASK		0xE00000000000ull
#define FXR_LM_CFG_PORT0_SL2SC3_SL29_TO_SC_SHIFT		40
#define FXR_LM_CFG_PORT0_SL2SC3_SL29_TO_SC_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SL2SC3_SL29_TO_SC_SMASK		0x1F0000000000ull
#define FXR_LM_CFG_PORT0_SL2SC3_RESERVED_39_37_SHIFT		37
#define FXR_LM_CFG_PORT0_SL2SC3_RESERVED_39_37_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SL2SC3_RESERVED_39_37_SMASK		0xE000000000ull
#define FXR_LM_CFG_PORT0_SL2SC3_SL28_TO_SC_SHIFT		32
#define FXR_LM_CFG_PORT0_SL2SC3_SL28_TO_SC_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SL2SC3_SL28_TO_SC_SMASK		0x1F00000000ull
#define FXR_LM_CFG_PORT0_SL2SC3_RESERVED_31_29_SHIFT		29
#define FXR_LM_CFG_PORT0_SL2SC3_RESERVED_31_29_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SL2SC3_RESERVED_31_29_SMASK		0xE0000000ull
#define FXR_LM_CFG_PORT0_SL2SC3_SL27_TO_SC_SHIFT		24
#define FXR_LM_CFG_PORT0_SL2SC3_SL27_TO_SC_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SL2SC3_SL27_TO_SC_SMASK		0x1F000000ull
#define FXR_LM_CFG_PORT0_SL2SC3_RESERVED_23_21_SHIFT		21
#define FXR_LM_CFG_PORT0_SL2SC3_RESERVED_23_21_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SL2SC3_RESERVED_23_21_SMASK		0xE00000ull
#define FXR_LM_CFG_PORT0_SL2SC3_SL26_TO_SC_SHIFT		16
#define FXR_LM_CFG_PORT0_SL2SC3_SL26_TO_SC_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SL2SC3_SL26_TO_SC_SMASK		0x1F0000ull
#define FXR_LM_CFG_PORT0_SL2SC3_RESERVED_15_13_SHIFT		13
#define FXR_LM_CFG_PORT0_SL2SC3_RESERVED_15_13_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SL2SC3_RESERVED_15_13_SMASK		0xE000ull
#define FXR_LM_CFG_PORT0_SL2SC3_SL25_TO_SC_SHIFT		8
#define FXR_LM_CFG_PORT0_SL2SC3_SL25_TO_SC_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SL2SC3_SL25_TO_SC_SMASK		0x1F00ull
#define FXR_LM_CFG_PORT0_SL2SC3_RESERVED_7_5_SHIFT		5
#define FXR_LM_CFG_PORT0_SL2SC3_RESERVED_7_5_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SL2SC3_RESERVED_7_5_SMASK		0xE0ull
#define FXR_LM_CFG_PORT0_SL2SC3_SL24_TO_SC_SHIFT		0
#define FXR_LM_CFG_PORT0_SL2SC3_SL24_TO_SC_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SL2SC3_SL24_TO_SC_SMASK		0x1Full
/*
* Table #13 of fxr_top - LM_CFG_PORT0_SC2SL0
* This register is one of 4 registers holding the mapping from SC to SL for Port 
* 0.
*/
#define FXR_LM_CFG_PORT0_SC2SL0					(FXR_LM_CSRS + 0x000000008030)
#define FXR_LM_CFG_PORT0_SC2SL0_RESETCSR			0x0F0F0F0F0F0F0F0Full
#define FXR_LM_CFG_PORT0_SC2SL0_RESERVED_63_61_SHIFT		61
#define FXR_LM_CFG_PORT0_SC2SL0_RESERVED_63_61_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2SL0_RESERVED_63_61_SMASK		0xE000000000000000ull
#define FXR_LM_CFG_PORT0_SC2SL0_SC7_TO_SL_SHIFT			56
#define FXR_LM_CFG_PORT0_SC2SL0_SC7_TO_SL_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SC2SL0_SC7_TO_SL_SMASK			0x1F00000000000000ull
#define FXR_LM_CFG_PORT0_SC2SL0_RESERVED_55_53_SHIFT		53
#define FXR_LM_CFG_PORT0_SC2SL0_RESERVED_55_53_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2SL0_RESERVED_55_53_SMASK		0xE0000000000000ull
#define FXR_LM_CFG_PORT0_SC2SL0_SC6_TO_SL_SHIFT			48
#define FXR_LM_CFG_PORT0_SC2SL0_SC6_TO_SL_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SC2SL0_SC6_TO_SL_SMASK			0x1F000000000000ull
#define FXR_LM_CFG_PORT0_SC2SL0_RESERVED_47_45_SHIFT		45
#define FXR_LM_CFG_PORT0_SC2SL0_RESERVED_47_45_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2SL0_RESERVED_47_45_SMASK		0xE00000000000ull
#define FXR_LM_CFG_PORT0_SC2SL0_SC5_TO_SL_SHIFT			40
#define FXR_LM_CFG_PORT0_SC2SL0_SC5_TO_SL_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SC2SL0_SC5_TO_SL_SMASK			0x1F0000000000ull
#define FXR_LM_CFG_PORT0_SC2SL0_RESERVED_39_37_SHIFT		37
#define FXR_LM_CFG_PORT0_SC2SL0_RESERVED_39_37_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2SL0_RESERVED_39_37_SMASK		0xE000000000ull
#define FXR_LM_CFG_PORT0_SC2SL0_SC4_TO_SL_SHIFT			32
#define FXR_LM_CFG_PORT0_SC2SL0_SC4_TO_SL_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SC2SL0_SC4_TO_SL_SMASK			0x1F00000000ull
#define FXR_LM_CFG_PORT0_SC2SL0_RESERVED_31_29_SHIFT		29
#define FXR_LM_CFG_PORT0_SC2SL0_RESERVED_31_29_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2SL0_RESERVED_31_29_SMASK		0xE0000000ull
#define FXR_LM_CFG_PORT0_SC2SL0_SC3_TO_SL_SHIFT			24
#define FXR_LM_CFG_PORT0_SC2SL0_SC3_TO_SL_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SC2SL0_SC3_TO_SL_SMASK			0x1F000000ull
#define FXR_LM_CFG_PORT0_SC2SL0_RESERVED_23_21_SHIFT		21
#define FXR_LM_CFG_PORT0_SC2SL0_RESERVED_23_21_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2SL0_RESERVED_23_21_SMASK		0xE00000ull
#define FXR_LM_CFG_PORT0_SC2SL0_SC2_TO_SL_SHIFT			16
#define FXR_LM_CFG_PORT0_SC2SL0_SC2_TO_SL_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SC2SL0_SC2_TO_SL_SMASK			0x1F0000ull
#define FXR_LM_CFG_PORT0_SC2SL0_RESERVED_15_13_SHIFT		13
#define FXR_LM_CFG_PORT0_SC2SL0_RESERVED_15_13_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2SL0_RESERVED_15_13_SMASK		0xE000ull
#define FXR_LM_CFG_PORT0_SC2SL0_SC1_TO_SL_SHIFT			8
#define FXR_LM_CFG_PORT0_SC2SL0_SC1_TO_SL_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SC2SL0_SC1_TO_SL_SMASK			0x1F00ull
#define FXR_LM_CFG_PORT0_SC2SL0_RESERVED_7_5_SHIFT		5
#define FXR_LM_CFG_PORT0_SC2SL0_RESERVED_7_5_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2SL0_RESERVED_7_5_SMASK		0xE0ull
#define FXR_LM_CFG_PORT0_SC2SL0_SC0_TO_SL_SHIFT			0
#define FXR_LM_CFG_PORT0_SC2SL0_SC0_TO_SL_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SC2SL0_SC0_TO_SL_SMASK			0x1Full
/*
* Table #14 of fxr_top - LM_CFG_PORT0_SC2SL1
* This register is one of 4 registers holding the mapping from SC to SL for Port 
* 0.
*/
#define FXR_LM_CFG_PORT0_SC2SL1					(FXR_LM_CSRS + 0x000000008038)
#define FXR_LM_CFG_PORT0_SC2SL1_RESETCSR			0x0F0F0F0F0F0F0F0Full
#define FXR_LM_CFG_PORT0_SC2SL1_RESERVED_63_61_SHIFT		61
#define FXR_LM_CFG_PORT0_SC2SL1_RESERVED_63_61_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2SL1_RESERVED_63_61_SMASK		0xE000000000000000ull
#define FXR_LM_CFG_PORT0_SC2SL1_SC15_TO_SL_SHIFT		56
#define FXR_LM_CFG_PORT0_SC2SL1_SC15_TO_SL_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SC2SL1_SC15_TO_SL_SMASK		0x1F00000000000000ull
#define FXR_LM_CFG_PORT0_SC2SL1_RESERVED_55_53_SHIFT		53
#define FXR_LM_CFG_PORT0_SC2SL1_RESERVED_55_53_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2SL1_RESERVED_55_53_SMASK		0xE0000000000000ull
#define FXR_LM_CFG_PORT0_SC2SL1_SC14_TO_SL_SHIFT		48
#define FXR_LM_CFG_PORT0_SC2SL1_SC14_TO_SL_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SC2SL1_SC14_TO_SL_SMASK		0x1F000000000000ull
#define FXR_LM_CFG_PORT0_SC2SL1_RESERVED_47_45_SHIFT		45
#define FXR_LM_CFG_PORT0_SC2SL1_RESERVED_47_45_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2SL1_RESERVED_47_45_SMASK		0xE00000000000ull
#define FXR_LM_CFG_PORT0_SC2SL1_SC13_TO_SL_SHIFT		40
#define FXR_LM_CFG_PORT0_SC2SL1_SC13_TO_SL_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SC2SL1_SC13_TO_SL_SMASK		0x1F0000000000ull
#define FXR_LM_CFG_PORT0_SC2SL1_RESERVED_39_37_SHIFT		37
#define FXR_LM_CFG_PORT0_SC2SL1_RESERVED_39_37_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2SL1_RESERVED_39_37_SMASK		0xE000000000ull
#define FXR_LM_CFG_PORT0_SC2SL1_SC12_TO_SL_SHIFT		32
#define FXR_LM_CFG_PORT0_SC2SL1_SC12_TO_SL_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SC2SL1_SC12_TO_SL_SMASK		0x1F00000000ull
#define FXR_LM_CFG_PORT0_SC2SL1_RESERVED_31_29_SHIFT		29
#define FXR_LM_CFG_PORT0_SC2SL1_RESERVED_31_29_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2SL1_RESERVED_31_29_SMASK		0xE0000000ull
#define FXR_LM_CFG_PORT0_SC2SL1_SC11_TO_SL_SHIFT		24
#define FXR_LM_CFG_PORT0_SC2SL1_SC11_TO_SL_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SC2SL1_SC11_TO_SL_SMASK		0x1F000000ull
#define FXR_LM_CFG_PORT0_SC2SL1_RESERVED_23_21_SHIFT		21
#define FXR_LM_CFG_PORT0_SC2SL1_RESERVED_23_21_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2SL1_RESERVED_23_21_SMASK		0xE00000ull
#define FXR_LM_CFG_PORT0_SC2SL1_SC10_TO_SL_SHIFT		16
#define FXR_LM_CFG_PORT0_SC2SL1_SC10_TO_SL_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SC2SL1_SC10_TO_SL_SMASK		0x1F0000ull
#define FXR_LM_CFG_PORT0_SC2SL1_RESERVED_15_13_SHIFT		13
#define FXR_LM_CFG_PORT0_SC2SL1_RESERVED_15_13_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2SL1_RESERVED_15_13_SMASK		0xE000ull
#define FXR_LM_CFG_PORT0_SC2SL1_SC9_TO_SL_SHIFT			8
#define FXR_LM_CFG_PORT0_SC2SL1_SC9_TO_SL_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SC2SL1_SC9_TO_SL_SMASK			0x1F00ull
#define FXR_LM_CFG_PORT0_SC2SL1_RESERVED_7_5_SHIFT		5
#define FXR_LM_CFG_PORT0_SC2SL1_RESERVED_7_5_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2SL1_RESERVED_7_5_SMASK		0xE0ull
#define FXR_LM_CFG_PORT0_SC2SL1_SC8_TO_SL_SHIFT			0
#define FXR_LM_CFG_PORT0_SC2SL1_SC8_TO_SL_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SC2SL1_SC8_TO_SL_SMASK			0x1Full
/*
* Table #15 of fxr_top - LM_CFG_PORT0_SC2SL2
* This register is one of 4 registers holding the mapping from SC to SL for Port 
* 0.
*/
#define FXR_LM_CFG_PORT0_SC2SL2					(FXR_LM_CSRS + 0x000000008040)
#define FXR_LM_CFG_PORT0_SC2SL2_RESETCSR			0x0F0F0F0F0F0F0F0Full
#define FXR_LM_CFG_PORT0_SC2SL2_RESERVED_63_61_SHIFT		61
#define FXR_LM_CFG_PORT0_SC2SL2_RESERVED_63_61_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2SL2_RESERVED_63_61_SMASK		0xE000000000000000ull
#define FXR_LM_CFG_PORT0_SC2SL2_SC23_TO_SL_SHIFT		56
#define FXR_LM_CFG_PORT0_SC2SL2_SC23_TO_SL_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SC2SL2_SC23_TO_SL_SMASK		0x1F00000000000000ull
#define FXR_LM_CFG_PORT0_SC2SL2_RESERVED_55_53_SHIFT		53
#define FXR_LM_CFG_PORT0_SC2SL2_RESERVED_55_53_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2SL2_RESERVED_55_53_SMASK		0xE0000000000000ull
#define FXR_LM_CFG_PORT0_SC2SL2_SC22_TO_SL_SHIFT		48
#define FXR_LM_CFG_PORT0_SC2SL2_SC22_TO_SL_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SC2SL2_SC22_TO_SL_SMASK		0x1F000000000000ull
#define FXR_LM_CFG_PORT0_SC2SL2_RESERVED_47_45_SHIFT		45
#define FXR_LM_CFG_PORT0_SC2SL2_RESERVED_47_45_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2SL2_RESERVED_47_45_SMASK		0xE00000000000ull
#define FXR_LM_CFG_PORT0_SC2SL2_SC21_TO_SL_SHIFT		40
#define FXR_LM_CFG_PORT0_SC2SL2_SC21_TO_SL_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SC2SL2_SC21_TO_SL_SMASK		0x1F0000000000ull
#define FXR_LM_CFG_PORT0_SC2SL2_RESERVED_39_37_SHIFT		37
#define FXR_LM_CFG_PORT0_SC2SL2_RESERVED_39_37_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2SL2_RESERVED_39_37_SMASK		0xE000000000ull
#define FXR_LM_CFG_PORT0_SC2SL2_SC20_TO_SL_SHIFT		32
#define FXR_LM_CFG_PORT0_SC2SL2_SC20_TO_SL_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SC2SL2_SC20_TO_SL_SMASK		0x1F00000000ull
#define FXR_LM_CFG_PORT0_SC2SL2_RESERVED_31_29_SHIFT		29
#define FXR_LM_CFG_PORT0_SC2SL2_RESERVED_31_29_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2SL2_RESERVED_31_29_SMASK		0xE0000000ull
#define FXR_LM_CFG_PORT0_SC2SL2_SC19_TO_SL_SHIFT		24
#define FXR_LM_CFG_PORT0_SC2SL2_SC19_TO_SL_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SC2SL2_SC19_TO_SL_SMASK		0x1F000000ull
#define FXR_LM_CFG_PORT0_SC2SL2_RESERVED_23_21_SHIFT		21
#define FXR_LM_CFG_PORT0_SC2SL2_RESERVED_23_21_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2SL2_RESERVED_23_21_SMASK		0xE00000ull
#define FXR_LM_CFG_PORT0_SC2SL2_SC18_TO_SL_SHIFT		16
#define FXR_LM_CFG_PORT0_SC2SL2_SC18_TO_SL_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SC2SL2_SC18_TO_SL_SMASK		0x1F0000ull
#define FXR_LM_CFG_PORT0_SC2SL2_RESERVED_15_13_SHIFT		13
#define FXR_LM_CFG_PORT0_SC2SL2_RESERVED_15_13_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2SL2_RESERVED_15_13_SMASK		0xE000ull
#define FXR_LM_CFG_PORT0_SC2SL2_SC17_TO_SL_SHIFT		8
#define FXR_LM_CFG_PORT0_SC2SL2_SC17_TO_SL_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SC2SL2_SC17_TO_SL_SMASK		0x1F00ull
#define FXR_LM_CFG_PORT0_SC2SL2_RESERVED_7_5_SHIFT		5
#define FXR_LM_CFG_PORT0_SC2SL2_RESERVED_7_5_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2SL2_RESERVED_7_5_SMASK		0xE0ull
#define FXR_LM_CFG_PORT0_SC2SL2_SC16_TO_SL_SHIFT		0
#define FXR_LM_CFG_PORT0_SC2SL2_SC16_TO_SL_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SC2SL2_SC16_TO_SL_SMASK		0x1Full
/*
* Table #16 of fxr_top - LM_CFG_PORT0_SC2SL3
* This register is one of 4 registers holding the mapping from SC to SL for Port 
* 0.
*/
#define FXR_LM_CFG_PORT0_SC2SL3					(FXR_LM_CSRS + 0x000000008048)
#define FXR_LM_CFG_PORT0_SC2SL3_RESETCSR			0x0F0F0F0F0F0F0F0Full
#define FXR_LM_CFG_PORT0_SC2SL3_RESERVED_63_61_SHIFT		61
#define FXR_LM_CFG_PORT0_SC2SL3_RESERVED_63_61_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2SL3_RESERVED_63_61_SMASK		0xE000000000000000ull
#define FXR_LM_CFG_PORT0_SC2SL3_SC31_TO_SL_SHIFT		56
#define FXR_LM_CFG_PORT0_SC2SL3_SC31_TO_SL_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SC2SL3_SC31_TO_SL_SMASK		0x1F00000000000000ull
#define FXR_LM_CFG_PORT0_SC2SL3_RESERVED_55_53_SHIFT		53
#define FXR_LM_CFG_PORT0_SC2SL3_RESERVED_55_53_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2SL3_RESERVED_55_53_SMASK		0xE0000000000000ull
#define FXR_LM_CFG_PORT0_SC2SL3_SC30_TO_SL_SHIFT		48
#define FXR_LM_CFG_PORT0_SC2SL3_SC30_TO_SL_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SC2SL3_SC30_TO_SL_SMASK		0x1F000000000000ull
#define FXR_LM_CFG_PORT0_SC2SL3_RESERVED_47_45_SHIFT		45
#define FXR_LM_CFG_PORT0_SC2SL3_RESERVED_47_45_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2SL3_RESERVED_47_45_SMASK		0xE00000000000ull
#define FXR_LM_CFG_PORT0_SC2SL3_SC29_TO_SL_SHIFT		40
#define FXR_LM_CFG_PORT0_SC2SL3_SC29_TO_SL_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SC2SL3_SC29_TO_SL_SMASK		0x1F0000000000ull
#define FXR_LM_CFG_PORT0_SC2SL3_RESERVED_39_37_SHIFT		37
#define FXR_LM_CFG_PORT0_SC2SL3_RESERVED_39_37_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2SL3_RESERVED_39_37_SMASK		0xE000000000ull
#define FXR_LM_CFG_PORT0_SC2SL3_SC28_TO_SL_SHIFT		32
#define FXR_LM_CFG_PORT0_SC2SL3_SC28_TO_SL_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SC2SL3_SC28_TO_SL_SMASK		0x1F00000000ull
#define FXR_LM_CFG_PORT0_SC2SL3_RESERVED_31_29_SHIFT		29
#define FXR_LM_CFG_PORT0_SC2SL3_RESERVED_31_29_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2SL3_RESERVED_31_29_SMASK		0xE0000000ull
#define FXR_LM_CFG_PORT0_SC2SL3_SC27_TO_SL_SHIFT		24
#define FXR_LM_CFG_PORT0_SC2SL3_SC27_TO_SL_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SC2SL3_SC27_TO_SL_SMASK		0x1F000000ull
#define FXR_LM_CFG_PORT0_SC2SL3_RESERVED_23_21_SHIFT		21
#define FXR_LM_CFG_PORT0_SC2SL3_RESERVED_23_21_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2SL3_RESERVED_23_21_SMASK		0xE00000ull
#define FXR_LM_CFG_PORT0_SC2SL3_SC26_TO_SL_SHIFT		16
#define FXR_LM_CFG_PORT0_SC2SL3_SC26_TO_SL_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SC2SL3_SC26_TO_SL_SMASK		0x1F0000ull
#define FXR_LM_CFG_PORT0_SC2SL3_RESERVED_15_13_SHIFT		13
#define FXR_LM_CFG_PORT0_SC2SL3_RESERVED_15_13_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2SL3_RESERVED_15_13_SMASK		0xE000ull
#define FXR_LM_CFG_PORT0_SC2SL3_SC25_TO_SL_SHIFT		8
#define FXR_LM_CFG_PORT0_SC2SL3_SC25_TO_SL_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SC2SL3_SC25_TO_SL_SMASK		0x1F00ull
#define FXR_LM_CFG_PORT0_SC2SL3_RESERVED_7_5_SHIFT		5
#define FXR_LM_CFG_PORT0_SC2SL3_RESERVED_7_5_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2SL3_RESERVED_7_5_SMASK		0xE0ull
#define FXR_LM_CFG_PORT0_SC2SL3_SC24_TO_SL_SHIFT		0
#define FXR_LM_CFG_PORT0_SC2SL3_SC24_TO_SL_MASK			0x1Full
#define FXR_LM_CFG_PORT0_SC2SL3_SC24_TO_SL_SMASK		0x1Full
/*
* Table #17 of fxr_top - LM_CFG_PORT0_SC2MCTC0
* This register is one of 2 registers holding the mapping from SC to MCTC for 
* Port 0.
*/
#define FXR_LM_CFG_PORT0_SC2MCTC0				(FXR_LM_CSRS + 0x000000008050)
#define FXR_LM_CFG_PORT0_SC2MCTC0_RESETCSR			0x0000000000000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_RESERVED_63_SHIFT		63
#define FXR_LM_CFG_PORT0_SC2MCTC0_RESERVED_63_MASK		0x1ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_RESERVED_63_SMASK		0x8000000000000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC15_TO_MCTC_SHIFT		60
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC15_TO_MCTC_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC15_TO_MCTC_SMASK		0x7000000000000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_RESERVED_59_SHIFT		59
#define FXR_LM_CFG_PORT0_SC2MCTC0_RESERVED_59_MASK		0x1ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_RESERVED_59_SMASK		0x800000000000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC14_TO_MCTC_SHIFT		56
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC14_TO_MCTC_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC14_TO_MCTC_SMASK		0x700000000000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_RESERVED_55_SHIFT		55
#define FXR_LM_CFG_PORT0_SC2MCTC0_RESERVED_55_MASK		0x1ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_RESERVED_55_SMASK		0x80000000000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC13_TO_MCTC_SHIFT		52
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC13_TO_MCTC_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC13_TO_MCTC_SMASK		0x70000000000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_RESERVED_51_SHIFT		51
#define FXR_LM_CFG_PORT0_SC2MCTC0_RESERVED_51_MASK		0x1ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_RESERVED_51_SMASK		0x8000000000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC12_TO_MCTC_SHIFT		48
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC12_TO_MCTC_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC12_TO_MCTC_SMASK		0x7000000000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_RESERVED_47_SHIFT		47
#define FXR_LM_CFG_PORT0_SC2MCTC0_RESERVED_47_MASK		0x1ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_RESERVED_47_SMASK		0x800000000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC11_TO_MCTC_SHIFT		44
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC11_TO_MCTC_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC11_TO_MCTC_SMASK		0x700000000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_RESERVED_43_SHIFT		43
#define FXR_LM_CFG_PORT0_SC2MCTC0_RESERVED_43_MASK		0x1ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_RESERVED_43_SMASK		0x80000000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC10_TO_MCTC_SHIFT		40
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC10_TO_MCTC_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC10_TO_MCTC_SMASK		0x70000000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_RESERVED_39_SHIFT		39
#define FXR_LM_CFG_PORT0_SC2MCTC0_RESERVED_39_MASK		0x1ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_RESERVED_39_SMASK		0x8000000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC9_TO_MCTC_SHIFT		36
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC9_TO_MCTC_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC9_TO_MCTC_SMASK		0x7000000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_RESERVED_35_SHIFT		35
#define FXR_LM_CFG_PORT0_SC2MCTC0_RESERVED_35_MASK		0x1ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_RESERVED_35_SMASK		0x800000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC8_TO_MCTC_SHIFT		32
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC8_TO_MCTC_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC8_TO_MCTC_SMASK		0x700000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_RESERVED_31_SHIFT		31
#define FXR_LM_CFG_PORT0_SC2MCTC0_RESERVED_31_MASK		0x1ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_RESERVED_31_SMASK		0x80000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC7_TO_MCTC_SHIFT		28
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC7_TO_MCTC_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC7_TO_MCTC_SMASK		0x70000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_RESERVED_27_SHIFT		27
#define FXR_LM_CFG_PORT0_SC2MCTC0_RESERVED_27_MASK		0x1ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_RESERVED_27_SMASK		0x8000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC6_TO_MCTC_SHIFT		24
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC6_TO_MCTC_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC6_TO_MCTC_SMASK		0x7000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_RESERVED_23_SHIFT		23
#define FXR_LM_CFG_PORT0_SC2MCTC0_RESERVED_23_MASK		0x1ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_RESERVED_23_SMASK		0x800000ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC5_TO_MCTC_SHIFT		20
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC5_TO_MCTC_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC5_TO_MCTC_SMASK		0x700000ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_RESERVED_19_SHIFT		19
#define FXR_LM_CFG_PORT0_SC2MCTC0_RESERVED_19_MASK		0x1ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_RESERVED_19_SMASK		0x80000ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC4_TO_MCTC_SHIFT		16
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC4_TO_MCTC_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC4_TO_MCTC_SMASK		0x70000ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_RESERVED_15_SHIFT		15
#define FXR_LM_CFG_PORT0_SC2MCTC0_RESERVED_15_MASK		0x1ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_RESERVED_15_SMASK		0x8000ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC3_TO_MCTC_SHIFT		12
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC3_TO_MCTC_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC3_TO_MCTC_SMASK		0x7000ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_RESERVED_11_SHIFT		11
#define FXR_LM_CFG_PORT0_SC2MCTC0_RESERVED_11_MASK		0x1ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_RESERVED_11_SMASK		0x800ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC2_TO_MCTC_SHIFT		8
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC2_TO_MCTC_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC2_TO_MCTC_SMASK		0x700ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_RESERVED_7_SHIFT		7
#define FXR_LM_CFG_PORT0_SC2MCTC0_RESERVED_7_MASK		0x1ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_RESERVED_7_SMASK		0x80ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC1_TO_MCTC_SHIFT		4
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC1_TO_MCTC_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC1_TO_MCTC_SMASK		0x70ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_RESERVED_3_SHIFT		3
#define FXR_LM_CFG_PORT0_SC2MCTC0_RESERVED_3_MASK		0x1ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_RESERVED_3_SMASK		0x8ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC0_TO_MCTC_SHIFT		0
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC0_TO_MCTC_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC0_TO_MCTC_SMASK		0x7ull
/*
* Table #18 of fxr_top - LM_CFG_PORT0_SC2MCTC1
* This register is one of 2 registers holding the mapping from SC to MCTC for 
* Port 0.
*/
#define FXR_LM_CFG_PORT0_SC2MCTC1				(FXR_LM_CSRS + 0x000000008058)
#define FXR_LM_CFG_PORT0_SC2MCTC1_RESETCSR			0x0000000000000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_RESERVED_63_SHIFT		63
#define FXR_LM_CFG_PORT0_SC2MCTC1_RESERVED_63_MASK		0x1ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_RESERVED_63_SMASK		0x8000000000000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC31_TO_MCTC_SHIFT		60
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC31_TO_MCTC_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC31_TO_MCTC_SMASK		0x7000000000000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_RESERVED_59_SHIFT		59
#define FXR_LM_CFG_PORT0_SC2MCTC1_RESERVED_59_MASK		0x1ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_RESERVED_59_SMASK		0x800000000000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC30_TO_MCTC_SHIFT		56
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC30_TO_MCTC_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC30_TO_MCTC_SMASK		0x700000000000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_RESERVED_55_SHIFT		55
#define FXR_LM_CFG_PORT0_SC2MCTC1_RESERVED_55_MASK		0x1ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_RESERVED_55_SMASK		0x80000000000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC29_TO_MCTC_SHIFT		52
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC29_TO_MCTC_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC29_TO_MCTC_SMASK		0x70000000000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_RESERVED_51_SHIFT		51
#define FXR_LM_CFG_PORT0_SC2MCTC1_RESERVED_51_MASK		0x1ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_RESERVED_51_SMASK		0x8000000000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC28_TO_MCTC_SHIFT		48
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC28_TO_MCTC_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC28_TO_MCTC_SMASK		0x7000000000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_RESERVED_47_SHIFT		47
#define FXR_LM_CFG_PORT0_SC2MCTC1_RESERVED_47_MASK		0x1ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_RESERVED_47_SMASK		0x800000000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC27_TO_MCTC_SHIFT		44
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC27_TO_MCTC_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC27_TO_MCTC_SMASK		0x700000000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_RESERVED_43_SHIFT		43
#define FXR_LM_CFG_PORT0_SC2MCTC1_RESERVED_43_MASK		0x1ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_RESERVED_43_SMASK		0x80000000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC26_TO_MCTC_SHIFT		40
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC26_TO_MCTC_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC26_TO_MCTC_SMASK		0x70000000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_RESERVED_39_SHIFT		39
#define FXR_LM_CFG_PORT0_SC2MCTC1_RESERVED_39_MASK		0x1ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_RESERVED_39_SMASK		0x8000000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC25_TO_MCTC_SHIFT		36
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC25_TO_MCTC_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC25_TO_MCTC_SMASK		0x7000000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_RESERVED_35_SHIFT		35
#define FXR_LM_CFG_PORT0_SC2MCTC1_RESERVED_35_MASK		0x1ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_RESERVED_35_SMASK		0x800000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC24_TO_MCTC_SHIFT		32
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC24_TO_MCTC_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC24_TO_MCTC_SMASK		0x700000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_RESERVED_31_SHIFT		31
#define FXR_LM_CFG_PORT0_SC2MCTC1_RESERVED_31_MASK		0x1ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_RESERVED_31_SMASK		0x80000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC23_TO_MCTC_SHIFT		28
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC23_TO_MCTC_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC23_TO_MCTC_SMASK		0x70000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_RESERVED_27_SHIFT		27
#define FXR_LM_CFG_PORT0_SC2MCTC1_RESERVED_27_MASK		0x1ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_RESERVED_27_SMASK		0x8000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC22_TO_MCTC_SHIFT		24
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC22_TO_MCTC_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC22_TO_MCTC_SMASK		0x7000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_RESERVED_23_SHIFT		23
#define FXR_LM_CFG_PORT0_SC2MCTC1_RESERVED_23_MASK		0x1ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_RESERVED_23_SMASK		0x800000ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC21_TO_MCTC_SHIFT		20
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC21_TO_MCTC_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC21_TO_MCTC_SMASK		0x700000ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_RESERVED_19_SHIFT		19
#define FXR_LM_CFG_PORT0_SC2MCTC1_RESERVED_19_MASK		0x1ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_RESERVED_19_SMASK		0x80000ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC20_TO_MCTC_SHIFT		16
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC20_TO_MCTC_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC20_TO_MCTC_SMASK		0x70000ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_RESERVED_15_SHIFT		15
#define FXR_LM_CFG_PORT0_SC2MCTC1_RESERVED_15_MASK		0x1ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_RESERVED_15_SMASK		0x8000ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC19_TO_MCTC_SHIFT		12
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC19_TO_MCTC_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC19_TO_MCTC_SMASK		0x7000ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_RESERVED_11_SHIFT		11
#define FXR_LM_CFG_PORT0_SC2MCTC1_RESERVED_11_MASK		0x1ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_RESERVED_11_SMASK		0x800ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC18_TO_MCTC_SHIFT		8
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC18_TO_MCTC_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC18_TO_MCTC_SMASK		0x700ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_RESERVED_7_SHIFT		7
#define FXR_LM_CFG_PORT0_SC2MCTC1_RESERVED_7_MASK		0x1ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_RESERVED_7_SMASK		0x80ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC17_TO_MCTC_SHIFT		4
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC17_TO_MCTC_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC17_TO_MCTC_SMASK		0x70ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_RESERVED_3_SHIFT		3
#define FXR_LM_CFG_PORT0_SC2MCTC1_RESERVED_3_MASK		0x1ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_RESERVED_3_SMASK		0x8ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC16_TO_MCTC_SHIFT		0
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC16_TO_MCTC_MASK		0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC16_TO_MCTC_SMASK		0x7ull
/*
* Table #19 of fxr_top - LM_STS_INQ_EMPTY
* Indicates the link status and the status of the INQ buffers for each 
* VL.
*/
#define FXR_LM_STS_INQ_EMPTY					(FXR_LM_CSRS + 0x000000008060)
#define FXR_LM_STS_INQ_EMPTY_RESETCSR				0x0000000000000000ull
#define FXR_LM_STS_INQ_EMPTY_RESERVED_63_16_SHIFT		16
#define FXR_LM_STS_INQ_EMPTY_RESERVED_63_16_MASK		0xFFFFFFFFFFFFull
#define FXR_LM_STS_INQ_EMPTY_RESERVED_63_16_SMASK		0xFFFFFFFFFFFF0000ull
#define FXR_LM_STS_INQ_EMPTY_ALL_VLS_EMPTY_SHIFT		15
#define FXR_LM_STS_INQ_EMPTY_ALL_VLS_EMPTY_MASK			0x1ull
#define FXR_LM_STS_INQ_EMPTY_ALL_VLS_EMPTY_SMASK		0x8000ull
#define FXR_LM_STS_INQ_EMPTY_RESERVED_14_SHIFT			14
#define FXR_LM_STS_INQ_EMPTY_RESERVED_14_MASK			0x1ull
#define FXR_LM_STS_INQ_EMPTY_RESERVED_14_SMASK			0x4000ull
#define FXR_LM_STS_INQ_EMPTY_VL_EMPTY_SHIFT			4
#define FXR_LM_STS_INQ_EMPTY_VL_EMPTY_MASK			0x3FFull
#define FXR_LM_STS_INQ_EMPTY_VL_EMPTY_SMASK			0x3FF0ull
#define FXR_LM_STS_INQ_EMPTY_RESERVED_3_SHIFT			3
#define FXR_LM_STS_INQ_EMPTY_RESERVED_3_MASK			0x1ull
#define FXR_LM_STS_INQ_EMPTY_RESERVED_3_SMASK			0x8ull
#define FXR_LM_STS_INQ_EMPTY_LINK_STATE_SHIFT			0
#define FXR_LM_STS_INQ_EMPTY_LINK_STATE_MASK			0x7ull
#define FXR_LM_STS_INQ_EMPTY_LINK_STATE_SMASK			0x7ull
/*
* Table #20 of fxr_top - LM_DBG_LMON_SELECT
* Select information for the Logic Monitor
*/
#define FXR_LM_DBG_LMON_SELECT					(FXR_LM_CSRS + 0x000000009000)
#define FXR_LM_DBG_LMON_SELECT_RESETCSR				0x0000000000000000ull
#define FXR_LM_DBG_LMON_SELECT_RESERVED_63_32_SHIFT		32
#define FXR_LM_DBG_LMON_SELECT_RESERVED_63_32_MASK		0xFFFFFFFFull
#define FXR_LM_DBG_LMON_SELECT_RESERVED_63_32_SMASK		0xFFFFFFFF00000000ull
#define FXR_LM_DBG_LMON_SELECT_RESERVED_31_27_SHIFT		27
#define FXR_LM_DBG_LMON_SELECT_RESERVED_31_27_MASK		0x1Full
#define FXR_LM_DBG_LMON_SELECT_RESERVED_31_27_SMASK		0xF8000000ull
#define FXR_LM_DBG_LMON_SELECT_SEL_RX_TX_VECTOR_SHIFT		26
#define FXR_LM_DBG_LMON_SELECT_SEL_RX_TX_VECTOR_MASK		0x1ull
#define FXR_LM_DBG_LMON_SELECT_SEL_RX_TX_VECTOR_SMASK		0x4000000ull
#define FXR_LM_DBG_LMON_SELECT_LMON_EN_SHIFT			25
#define FXR_LM_DBG_LMON_SELECT_LMON_EN_MASK			0x1ull
#define FXR_LM_DBG_LMON_SELECT_LMON_EN_SMASK			0x2000000ull
#define FXR_LM_DBG_LMON_SELECT_SEL_CREDIT_LMON_SHIFT		23
#define FXR_LM_DBG_LMON_SELECT_SEL_CREDIT_LMON_MASK		0x3ull
#define FXR_LM_DBG_LMON_SELECT_SEL_CREDIT_LMON_SMASK		0x1800000ull
#define FXR_LM_DBG_LMON_SELECT_MON_MC_SHIFT			22
#define FXR_LM_DBG_LMON_SELECT_MON_MC_MASK			0x1ull
#define FXR_LM_DBG_LMON_SELECT_MON_MC_SMASK			0x400000ull
#define FXR_LM_DBG_LMON_SELECT_MON_TC_SHIFT			20
#define FXR_LM_DBG_LMON_SELECT_MON_TC_MASK			0x3ull
#define FXR_LM_DBG_LMON_SELECT_MON_TC_SMASK			0x300000ull
#define FXR_LM_DBG_LMON_SELECT_SEL_64_4_SHIFT			16
#define FXR_LM_DBG_LMON_SELECT_SEL_64_4_MASK			0xFull
#define FXR_LM_DBG_LMON_SELECT_SEL_64_4_SMASK			0xF0000ull
#define FXR_LM_DBG_LMON_SELECT_SEL_64_3_SHIFT			12
#define FXR_LM_DBG_LMON_SELECT_SEL_64_3_MASK			0xFull
#define FXR_LM_DBG_LMON_SELECT_SEL_64_3_SMASK			0xF000ull
#define FXR_LM_DBG_LMON_SELECT_SEL_64_2_SHIFT			8
#define FXR_LM_DBG_LMON_SELECT_SEL_64_2_MASK			0xFull
#define FXR_LM_DBG_LMON_SELECT_SEL_64_2_SMASK			0xF00ull
#define FXR_LM_DBG_LMON_SELECT_SEL_64_1_SHIFT			4
#define FXR_LM_DBG_LMON_SELECT_SEL_64_1_MASK			0xFull
#define FXR_LM_DBG_LMON_SELECT_SEL_64_1_SMASK			0xF0ull
#define FXR_LM_DBG_LMON_SELECT_SEL_64_0_SHIFT			0
#define FXR_LM_DBG_LMON_SELECT_SEL_64_0_MASK			0xFull
#define FXR_LM_DBG_LMON_SELECT_SEL_64_0_SMASK			0xFull
/*
* Table #21 of fxr_top - LM_DBG_PORT_MIRROR
* Turn on Port Mirroring, and select which SC's should be allowed when in port 
* mirroring mode.
*/
#define FXR_LM_DBG_PORT_MIRROR					(FXR_LM_CSRS + 0x000000009008)
#define FXR_LM_DBG_PORT_MIRROR_RESETCSR				0x0000000000000000ull
#define FXR_LM_DBG_PORT_MIRROR_RESERVED_63_33_SHIFT		33
#define FXR_LM_DBG_PORT_MIRROR_RESERVED_63_33_MASK		0x7FFFFFFFull
#define FXR_LM_DBG_PORT_MIRROR_RESERVED_63_33_SMASK		0xFFFFFFFE00000000ull
#define FXR_LM_DBG_PORT_MIRROR_PORT_MIRROR_SHIFT		32
#define FXR_LM_DBG_PORT_MIRROR_PORT_MIRROR_MASK			0x1ull
#define FXR_LM_DBG_PORT_MIRROR_PORT_MIRROR_SMASK		0x100000000ull
#define FXR_LM_DBG_PORT_MIRROR_ALLOW_SC_SHIFT			0
#define FXR_LM_DBG_PORT_MIRROR_ALLOW_SC_MASK			0xFFFFFFFFull
#define FXR_LM_DBG_PORT_MIRROR_ALLOW_SC_SMASK			0xFFFFFFFFull
/*
* Table #22 of fxr_top - LM_ERR_STS
* 
*/
#define FXR_LM_ERR_STS						(FXR_LM_CSRS + 0x000000010080)
#define FXR_LM_ERR_STS_RESETCSR					0x0000000000000000ull
#define FXR_LM_ERR_STS_RESERVED_63_51_SHIFT			51
#define FXR_LM_ERR_STS_RESERVED_63_51_MASK			0x1FFFull
#define FXR_LM_ERR_STS_RESERVED_63_51_SMASK			0xFFF8000000000000ull
#define FXR_LM_ERR_STS_DLID_ERROR_MC1_SHIFT			50
#define FXR_LM_ERR_STS_DLID_ERROR_MC1_MASK			0x1ull
#define FXR_LM_ERR_STS_DLID_ERROR_MC1_SMASK			0x4000000000000ull
#define FXR_LM_ERR_STS_DLID_ERROR_MC0_SHIFT			49
#define FXR_LM_ERR_STS_DLID_ERROR_MC0_MASK			0x1ull
#define FXR_LM_ERR_STS_DLID_ERROR_MC0_SMASK			0x2000000000000ull
#define FXR_LM_ERR_STS_RM_INFO_FIFO_OVERFLOW_SHIFT		48
#define FXR_LM_ERR_STS_RM_INFO_FIFO_OVERFLOW_MASK		0x1ull
#define FXR_LM_ERR_STS_RM_INFO_FIFO_OVERFLOW_SMASK		0x1000000000000ull
#define FXR_LM_ERR_STS_RM_INFO_FIFO_UNDERFLOW_SHIFT		47
#define FXR_LM_ERR_STS_RM_INFO_FIFO_UNDERFLOW_MASK		0x1ull
#define FXR_LM_ERR_STS_RM_INFO_FIFO_UNDERFLOW_SMASK		0x800000000000ull
#define FXR_LM_ERR_STS_RM_INFO_FIFO_PAR_ERR_SHIFT		46
#define FXR_LM_ERR_STS_RM_INFO_FIFO_PAR_ERR_MASK		0x1ull
#define FXR_LM_ERR_STS_RM_INFO_FIFO_PAR_ERR_SMASK		0x400000000000ull
#define FXR_LM_ERR_STS_PRD_BUFF_OVERFLOW_SHIFT			45
#define FXR_LM_ERR_STS_PRD_BUFF_OVERFLOW_MASK			0x1ull
#define FXR_LM_ERR_STS_PRD_BUFF_OVERFLOW_SMASK			0x200000000000ull
#define FXR_LM_ERR_STS_PRD_BUFF_UNDERFLOW_SHIFT			44
#define FXR_LM_ERR_STS_PRD_BUFF_UNDERFLOW_MASK			0x1ull
#define FXR_LM_ERR_STS_PRD_BUFF_UNDERFLOW_SMASK			0x100000000000ull
#define FXR_LM_ERR_STS_ANY_VL_BUF_OVERFLOW_SHIFT		43
#define FXR_LM_ERR_STS_ANY_VL_BUF_OVERFLOW_MASK			0x1ull
#define FXR_LM_ERR_STS_ANY_VL_BUF_OVERFLOW_SMASK		0x80000000000ull
#define FXR_LM_ERR_STS_ANY_VL_BUF_UNDERFLOW_SHIFT		42
#define FXR_LM_ERR_STS_ANY_VL_BUF_UNDERFLOW_MASK		0x1ull
#define FXR_LM_ERR_STS_ANY_VL_BUF_UNDERFLOW_SMASK		0x40000000000ull
#define FXR_LM_ERR_STS_DROP_ALL_VL_PACKET_MC1_SHIFT		41
#define FXR_LM_ERR_STS_DROP_ALL_VL_PACKET_MC1_MASK		0x1ull
#define FXR_LM_ERR_STS_DROP_ALL_VL_PACKET_MC1_SMASK		0x20000000000ull
#define FXR_LM_ERR_STS_BAD_SL_MAP_MC1_SHIFT			40
#define FXR_LM_ERR_STS_BAD_SL_MAP_MC1_MASK			0x1ull
#define FXR_LM_ERR_STS_BAD_SL_MAP_MC1_SMASK			0x10000000000ull
#define FXR_LM_ERR_STS_BAD_SC_MAP_MC1_SHIFT			39
#define FXR_LM_ERR_STS_BAD_SC_MAP_MC1_MASK			0x1ull
#define FXR_LM_ERR_STS_BAD_SC_MAP_MC1_SMASK			0x8000000000ull
#define FXR_LM_ERR_STS_PAYLD_INFO_FIFO_UNDERFLOW_MC1_SHIFT	38
#define FXR_LM_ERR_STS_PAYLD_INFO_FIFO_UNDERFLOW_MC1_MASK	0x1ull
#define FXR_LM_ERR_STS_PAYLD_INFO_FIFO_UNDERFLOW_MC1_SMASK	0x4000000000ull
#define FXR_LM_ERR_STS_PAYLD_INFO_FIFO_OVERFLOW_MC1_SHIFT	37
#define FXR_LM_ERR_STS_PAYLD_INFO_FIFO_OVERFLOW_MC1_MASK	0x1ull
#define FXR_LM_ERR_STS_PAYLD_INFO_FIFO_OVERFLOW_MC1_SMASK	0x2000000000ull
#define FXR_LM_ERR_STS_DROP_ALL_VL_PACKET_MC0_SHIFT		36
#define FXR_LM_ERR_STS_DROP_ALL_VL_PACKET_MC0_MASK		0x1ull
#define FXR_LM_ERR_STS_DROP_ALL_VL_PACKET_MC0_SMASK		0x1000000000ull
#define FXR_LM_ERR_STS_BAD_SL_MAP_MC0_SHIFT			35
#define FXR_LM_ERR_STS_BAD_SL_MAP_MC0_MASK			0x1ull
#define FXR_LM_ERR_STS_BAD_SL_MAP_MC0_SMASK			0x800000000ull
#define FXR_LM_ERR_STS_BAD_SC_MAP_MC0_SHIFT			34
#define FXR_LM_ERR_STS_BAD_SC_MAP_MC0_MASK			0x1ull
#define FXR_LM_ERR_STS_BAD_SC_MAP_MC0_SMASK			0x400000000ull
#define FXR_LM_ERR_STS_PAYLD_INFO_FIFO_UNDERFLOW_MC0_SHIFT	33
#define FXR_LM_ERR_STS_PAYLD_INFO_FIFO_UNDERFLOW_MC0_MASK	0x1ull
#define FXR_LM_ERR_STS_PAYLD_INFO_FIFO_UNDERFLOW_MC0_SMASK	0x200000000ull
#define FXR_LM_ERR_STS_PAYLD_INFO_FIFO_OVERFLOW_MC0_SHIFT	32
#define FXR_LM_ERR_STS_PAYLD_INFO_FIFO_OVERFLOW_MC0_MASK	0x1ull
#define FXR_LM_ERR_STS_PAYLD_INFO_FIFO_OVERFLOW_MC0_SMASK	0x100000000ull
#define FXR_LM_ERR_STS_ALWAYS_ZERO_SHIFT			14
#define FXR_LM_ERR_STS_ALWAYS_ZERO_MASK				0x3FFFFull
#define FXR_LM_ERR_STS_ALWAYS_ZERO_SMASK			0xFFFFC000ull
#define FXR_LM_ERR_STS_RX_TRACKER_1_MBE_SHIFT			13
#define FXR_LM_ERR_STS_RX_TRACKER_1_MBE_MASK			0x1ull
#define FXR_LM_ERR_STS_RX_TRACKER_1_MBE_SMASK			0x2000ull
#define FXR_LM_ERR_STS_RX_TRACKER_0_MBE_SHIFT			12
#define FXR_LM_ERR_STS_RX_TRACKER_0_MBE_MASK			0x1ull
#define FXR_LM_ERR_STS_RX_TRACKER_0_MBE_SMASK			0x1000ull
#define FXR_LM_ERR_STS_RX_TRACKER_1_SBE_SHIFT			11
#define FXR_LM_ERR_STS_RX_TRACKER_1_SBE_MASK			0x1ull
#define FXR_LM_ERR_STS_RX_TRACKER_1_SBE_SMASK			0x800ull
#define FXR_LM_ERR_STS_RX_TRACKER_0_SBE_SHIFT			10
#define FXR_LM_ERR_STS_RX_TRACKER_0_SBE_MASK			0x1ull
#define FXR_LM_ERR_STS_RX_TRACKER_0_SBE_SMASK			0x400ull
#define FXR_LM_ERR_STS_RX_INQ_MBE_1_SHIFT			9
#define FXR_LM_ERR_STS_RX_INQ_MBE_1_MASK			0x1ull
#define FXR_LM_ERR_STS_RX_INQ_MBE_1_SMASK			0x200ull
#define FXR_LM_ERR_STS_RX_INQ_MBE_0_SHIFT			8
#define FXR_LM_ERR_STS_RX_INQ_MBE_0_MASK			0x1ull
#define FXR_LM_ERR_STS_RX_INQ_MBE_0_SMASK			0x100ull
#define FXR_LM_ERR_STS_RX_INQ_SBE_1_SHIFT			7
#define FXR_LM_ERR_STS_RX_INQ_SBE_1_MASK			0x1ull
#define FXR_LM_ERR_STS_RX_INQ_SBE_1_SMASK			0x80ull
#define FXR_LM_ERR_STS_RX_INQ_SBE_0_SHIFT			6
#define FXR_LM_ERR_STS_RX_INQ_SBE_0_MASK			0x1ull
#define FXR_LM_ERR_STS_RX_INQ_SBE_0_SMASK			0x40ull
#define FXR_LM_ERR_STS_RX_FREELIST_1_MBE_SHIFT			5
#define FXR_LM_ERR_STS_RX_FREELIST_1_MBE_MASK			0x1ull
#define FXR_LM_ERR_STS_RX_FREELIST_1_MBE_SMASK			0x20ull
#define FXR_LM_ERR_STS_RX_FREELIST_0_MBE_SHIFT			4
#define FXR_LM_ERR_STS_RX_FREELIST_0_MBE_MASK			0x1ull
#define FXR_LM_ERR_STS_RX_FREELIST_0_MBE_SMASK			0x10ull
#define FXR_LM_ERR_STS_RX_FREELIST_1_SBE_SHIFT			3
#define FXR_LM_ERR_STS_RX_FREELIST_1_SBE_MASK			0x1ull
#define FXR_LM_ERR_STS_RX_FREELIST_1_SBE_SMASK			0x8ull
#define FXR_LM_ERR_STS_RX_FREELIST_0_SBE_SHIFT			2
#define FXR_LM_ERR_STS_RX_FREELIST_0_SBE_MASK			0x1ull
#define FXR_LM_ERR_STS_RX_FREELIST_0_SBE_SMASK			0x4ull
#define FXR_LM_ERR_STS_EXCESSIVE_BUFFER_OVERRUN_SHIFT		1
#define FXR_LM_ERR_STS_EXCESSIVE_BUFFER_OVERRUN_MASK		0x1ull
#define FXR_LM_ERR_STS_EXCESSIVE_BUFFER_OVERRUN_SMASK		0x2ull
#define FXR_LM_ERR_STS_TIMEOUT_P0_SHIFT				0
#define FXR_LM_ERR_STS_TIMEOUT_P0_MASK				0x1ull
#define FXR_LM_ERR_STS_TIMEOUT_P0_SMASK				0x1ull
/*
* Table #23 of fxr_top - LM_ERR_CLR
* 
*/
#define FXR_LM_ERR_CLR						(FXR_LM_CSRS + 0x000000010088)
#define FXR_LM_ERR_CLR_RESETCSR					0x0000000000000000ull
#define FXR_LM_ERR_CLR_RESERVED_63_51_SHIFT			51
#define FXR_LM_ERR_CLR_RESERVED_63_51_MASK			0x1FFFull
#define FXR_LM_ERR_CLR_RESERVED_63_51_SMASK			0xFFF8000000000000ull
#define FXR_LM_ERR_CLR_ERRORS_SHIFT				0
#define FXR_LM_ERR_CLR_ERRORS_MASK				0x7FFFFFFFFFFFFull
#define FXR_LM_ERR_CLR_ERRORS_SMASK				0x7FFFFFFFFFFFFull
/*
* Table #24 of fxr_top - LM_ERR_FRC
* 
*/
#define FXR_LM_ERR_FRC						(FXR_LM_CSRS + 0x000000010090)
#define FXR_LM_ERR_FRC_RESETCSR					0x0000000000000000ull
#define FXR_LM_ERR_FRC_RESERVED_63_51_SHIFT			51
#define FXR_LM_ERR_FRC_RESERVED_63_51_MASK			0x1FFFull
#define FXR_LM_ERR_FRC_RESERVED_63_51_SMASK			0xFFF8000000000000ull
#define FXR_LM_ERR_FRC_ERRORS_SHIFT				0
#define FXR_LM_ERR_FRC_ERRORS_MASK				0x7FFFFFFFFFFFFull
#define FXR_LM_ERR_FRC_ERRORS_SMASK				0x7FFFFFFFFFFFFull
/*
* Table #25 of fxr_top - LM_ERR_EN_HOST
* 
*/
#define FXR_LM_ERR_EN_HOST					(FXR_LM_CSRS + 0x000000010098)
#define FXR_LM_ERR_EN_HOST_RESETCSR				0x0000000000000000ull
#define FXR_LM_ERR_EN_HOST_RESERVED_63_51_SHIFT			51
#define FXR_LM_ERR_EN_HOST_RESERVED_63_51_MASK			0x1FFFull
#define FXR_LM_ERR_EN_HOST_RESERVED_63_51_SMASK			0xFFF8000000000000ull
#define FXR_LM_ERR_EN_HOST_ERRORS_SHIFT				0
#define FXR_LM_ERR_EN_HOST_ERRORS_MASK				0x7FFFFFFFFFFFFull
#define FXR_LM_ERR_EN_HOST_ERRORS_SMASK				0x7FFFFFFFFFFFFull
/*
* Table #26 of fxr_top - LM_ERR_FIRST_HOST
* 
*/
#define FXR_LM_ERR_FIRST_HOST					(FXR_LM_CSRS + 0x0000000100A0)
#define FXR_LM_ERR_FIRST_HOST_RESETCSR				0x0000000000000000ull
#define FXR_LM_ERR_FIRST_HOST_RESERVED_63_51_SHIFT		51
#define FXR_LM_ERR_FIRST_HOST_RESERVED_63_51_MASK		0x1FFFull
#define FXR_LM_ERR_FIRST_HOST_RESERVED_63_51_SMASK		0xFFF8000000000000ull
#define FXR_LM_ERR_FIRST_HOST_ERRORS_SHIFT			0
#define FXR_LM_ERR_FIRST_HOST_ERRORS_MASK			0x7FFFFFFFFFFFFull
#define FXR_LM_ERR_FIRST_HOST_ERRORS_SMASK			0x7FFFFFFFFFFFFull
/*
* Table #27 of fxr_top - LM_ERR_EN_BMC
* 
*/
#define FXR_LM_ERR_EN_BMC					(FXR_LM_CSRS + 0x0000000100A8)
#define FXR_LM_ERR_EN_BMC_RESETCSR				0x0000000000000000ull
#define FXR_LM_ERR_EN_BMC_RESERVED_63_51_SHIFT			51
#define FXR_LM_ERR_EN_BMC_RESERVED_63_51_MASK			0x1FFFull
#define FXR_LM_ERR_EN_BMC_RESERVED_63_51_SMASK			0xFFF8000000000000ull
#define FXR_LM_ERR_EN_BMC_ERRORS_SHIFT				0
#define FXR_LM_ERR_EN_BMC_ERRORS_MASK				0x7FFFFFFFFFFFFull
#define FXR_LM_ERR_EN_BMC_ERRORS_SMASK				0x7FFFFFFFFFFFFull
/*
* Table #28 of fxr_top - LM_ERR_FIRST_BMC
* 
*/
#define FXR_LM_ERR_FIRST_BMC					(FXR_LM_CSRS + 0x0000000100B0)
#define FXR_LM_ERR_FIRST_BMC_RESETCSR				0x0000000000000000ull
#define FXR_LM_ERR_FIRST_BMC_RESERVED_63_51_SHIFT		51
#define FXR_LM_ERR_FIRST_BMC_RESERVED_63_51_MASK		0x1FFFull
#define FXR_LM_ERR_FIRST_BMC_RESERVED_63_51_SMASK		0xFFF8000000000000ull
#define FXR_LM_ERR_FIRST_BMC_ERRORS_SHIFT			0
#define FXR_LM_ERR_FIRST_BMC_ERRORS_MASK			0x7FFFFFFFFFFFFull
#define FXR_LM_ERR_FIRST_BMC_ERRORS_SMASK			0x7FFFFFFFFFFFFull
/*
* Table #29 of fxr_top - LM_ERR_EN_QUAR
* 
*/
#define FXR_LM_ERR_EN_QUAR					(FXR_LM_CSRS + 0x0000000100B8)
#define FXR_LM_ERR_EN_QUAR_RESETCSR				0x0000000000000000ull
#define FXR_LM_ERR_EN_QUAR_RESERVED_63_51_SHIFT			51
#define FXR_LM_ERR_EN_QUAR_RESERVED_63_51_MASK			0x1FFFull
#define FXR_LM_ERR_EN_QUAR_RESERVED_63_51_SMASK			0xFFF8000000000000ull
#define FXR_LM_ERR_EN_QUAR_ERRORS_SHIFT				0
#define FXR_LM_ERR_EN_QUAR_ERRORS_MASK				0x7FFFFFFFFFFFFull
#define FXR_LM_ERR_EN_QUAR_ERRORS_SMASK				0x7FFFFFFFFFFFFull
/*
* Table #30 of fxr_top - LM_ERR_FIRST_QUAR
* 
*/
#define FXR_LM_ERR_FIRST_QUAR					(FXR_LM_CSRS + 0x0000000100C0)
#define FXR_LM_ERR_FIRST_QUAR_RESETCSR				0x0000000000000000ull
#define FXR_LM_ERR_FIRST_QUAR_RESERVED_63_51_SHIFT		51
#define FXR_LM_ERR_FIRST_QUAR_RESERVED_63_51_MASK		0x1FFFull
#define FXR_LM_ERR_FIRST_QUAR_RESERVED_63_51_SMASK		0xFFF8000000000000ull
#define FXR_LM_ERR_FIRST_QUAR_ERRORS_SHIFT			0
#define FXR_LM_ERR_FIRST_QUAR_ERRORS_MASK			0x7FFFFFFFFFFFFull
#define FXR_LM_ERR_FIRST_QUAR_ERRORS_SMASK			0x7FFFFFFFFFFFFull
/*
* Table #31 of fxr_top - LM_ERR_INFO1
* 
*/
#define FXR_LM_ERR_INFO1					(FXR_LM_CSRS + 0x0000000100C8)
#define FXR_LM_ERR_INFO1_RESETCSR				0x0000000000000000ull
#define FXR_LM_ERR_INFO1_RESERVED_63_28_SHIFT			28
#define FXR_LM_ERR_INFO1_RESERVED_63_28_MASK			0xFFFFFFFFFull
#define FXR_LM_ERR_INFO1_RESERVED_63_28_SMASK			0xFFFFFFFFF0000000ull
#define FXR_LM_ERR_INFO1_FL1_SYNDROME_SHIFT			22
#define FXR_LM_ERR_INFO1_FL1_SYNDROME_MASK			0x3Full
#define FXR_LM_ERR_INFO1_FL1_SYNDROME_SMASK			0xFC00000ull
#define FXR_LM_ERR_INFO1_FL0_SYNDROME_SHIFT			16
#define FXR_LM_ERR_INFO1_FL0_SYNDROME_MASK			0x3Full
#define FXR_LM_ERR_INFO1_FL0_SYNDROME_SMASK			0x3F0000ull
#define FXR_LM_ERR_INFO1_INQ1_SYNDROME_SHIFT			8
#define FXR_LM_ERR_INFO1_INQ1_SYNDROME_MASK			0xFFull
#define FXR_LM_ERR_INFO1_INQ1_SYNDROME_SMASK			0xFF00ull
#define FXR_LM_ERR_INFO1_INQ0_SYNDROME_SHIFT			0
#define FXR_LM_ERR_INFO1_INQ0_SYNDROME_MASK			0xFFull
#define FXR_LM_ERR_INFO1_INQ0_SYNDROME_SMASK			0xFFull
/*
* Table #32 of fxr_top - LM_ERR_INFO2
* 
*/
#define FXR_LM_ERR_INFO2					(FXR_LM_CSRS + 0x0000000100D0)
#define FXR_LM_ERR_INFO2_RESETCSR				0x0000000000000000ull
#define FXR_LM_ERR_INFO2_RESERVED_63_22_SHIFT			22
#define FXR_LM_ERR_INFO2_RESERVED_63_22_MASK			0x3FFFFFFFFFFull
#define FXR_LM_ERR_INFO2_RESERVED_63_22_SMASK			0xFFFFFFFFFFC00000ull
#define FXR_LM_ERR_INFO2_VL_TIMEOUT_SHIFT			12
#define FXR_LM_ERR_INFO2_VL_TIMEOUT_MASK			0x3FFull
#define FXR_LM_ERR_INFO2_VL_TIMEOUT_SMASK			0x3FF000ull
#define FXR_LM_ERR_INFO2_TRACKER1_SYNDROME_SHIFT		6
#define FXR_LM_ERR_INFO2_TRACKER1_SYNDROME_MASK			0x3Full
#define FXR_LM_ERR_INFO2_TRACKER1_SYNDROME_SMASK		0xFC0ull
#define FXR_LM_ERR_INFO2_TRACKER0_SYNDROME_SHIFT		0
#define FXR_LM_ERR_INFO2_TRACKER0_SYNDROME_MASK			0x3Full
#define FXR_LM_ERR_INFO2_TRACKER0_SYNDROME_SMASK		0x3Full
/*
* Table #33 of fxr_top - LM_ERR_INFO3
* 
*/
#define FXR_LM_ERR_INFO3					(FXR_LM_CSRS + 0x0000000100D8)
#define FXR_LM_ERR_INFO3_RESETCSR				0x0000000000000000ull
#define FXR_LM_ERR_INFO3_OVERRUN_CNT_SHIFT			0
#define FXR_LM_ERR_INFO3_OVERRUN_CNT_MASK			0xFFFFFFFFFFFFFFFFull
#define FXR_LM_ERR_INFO3_OVERRUN_CNT_SMASK			0xFFFFFFFFFFFFFFFFull
/*
* Table #34 of fxr_top - LM_ERR_INJECTION_INBUF
* This CSR contains the error injection parameters for Tport. 
*/
#define FXR_LM_ERR_INJECTION_INBUF				(FXR_LM_CSRS + 0x0000000100E0)
#define FXR_LM_ERR_INJECTION_INBUF_RESETCSR			0x0000000000000000ull
#define FXR_LM_ERR_INJECTION_INBUF_RESERVED_63_40_SHIFT		40
#define FXR_LM_ERR_INJECTION_INBUF_RESERVED_63_40_MASK		0xFFFFFFull
#define FXR_LM_ERR_INJECTION_INBUF_RESERVED_63_40_SMASK		0xFFFFFF0000000000ull
#define FXR_LM_ERR_INJECTION_INBUF_CHECK_BYTE3_SHIFT		32
#define FXR_LM_ERR_INJECTION_INBUF_CHECK_BYTE3_MASK		0xFFull
#define FXR_LM_ERR_INJECTION_INBUF_CHECK_BYTE3_SMASK		0xFF00000000ull
#define FXR_LM_ERR_INJECTION_INBUF_CHECK_BYTE2_SHIFT		24
#define FXR_LM_ERR_INJECTION_INBUF_CHECK_BYTE2_MASK		0xFFull
#define FXR_LM_ERR_INJECTION_INBUF_CHECK_BYTE2_SMASK		0xFF000000ull
#define FXR_LM_ERR_INJECTION_INBUF_CHECK_BYTE1_SHIFT		16
#define FXR_LM_ERR_INJECTION_INBUF_CHECK_BYTE1_MASK		0xFFull
#define FXR_LM_ERR_INJECTION_INBUF_CHECK_BYTE1_SMASK		0xFF0000ull
#define FXR_LM_ERR_INJECTION_INBUF_CHECK_BYTE0_SHIFT		8
#define FXR_LM_ERR_INJECTION_INBUF_CHECK_BYTE0_MASK		0xFFull
#define FXR_LM_ERR_INJECTION_INBUF_CHECK_BYTE0_SMASK		0xFF00ull
#define FXR_LM_ERR_INJECTION_INBUF_RESERVED_7_6_SHIFT		6
#define FXR_LM_ERR_INJECTION_INBUF_RESERVED_7_6_MASK		0x3ull
#define FXR_LM_ERR_INJECTION_INBUF_RESERVED_7_6_SMASK		0xC0ull
#define FXR_LM_ERR_INJECTION_INBUF_RESERVED_5_4_SHIFT		4
#define FXR_LM_ERR_INJECTION_INBUF_RESERVED_5_4_MASK		0x3ull
#define FXR_LM_ERR_INJECTION_INBUF_RESERVED_5_4_SMASK		0x30ull
#define FXR_LM_ERR_INJECTION_INBUF_ERR_TYPE_SHIFT		3
#define FXR_LM_ERR_INJECTION_INBUF_ERR_TYPE_MASK		0x1ull
#define FXR_LM_ERR_INJECTION_INBUF_ERR_TYPE_SMASK		0x8ull
#define FXR_LM_ERR_INJECTION_INBUF_RESERVED_2_SHIFT		2
#define FXR_LM_ERR_INJECTION_INBUF_RESERVED_2_MASK		0x1ull
#define FXR_LM_ERR_INJECTION_INBUF_RESERVED_2_SMASK		0x4ull
#define FXR_LM_ERR_INJECTION_INBUF_BUFFER_NUM_SHIFT		1
#define FXR_LM_ERR_INJECTION_INBUF_BUFFER_NUM_MASK		0x1ull
#define FXR_LM_ERR_INJECTION_INBUF_BUFFER_NUM_SMASK		0x2ull
#define FXR_LM_ERR_INJECTION_INBUF_ARMED_SHIFT			0
#define FXR_LM_ERR_INJECTION_INBUF_ARMED_MASK			0x1ull
#define FXR_LM_ERR_INJECTION_INBUF_ARMED_SMASK			0x1ull

#endif 		/* DEF_FXR_LINKMUX_SW_DEF */
