;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 102
	SUB @121, 102
	DAT #121, #103
	SUB #20, @100
	DJN <-701, @-10
	SPL 0, <332
	SUB @121, 102
	SUB #72, @200
	SUB @-127, 100
	SUB 0, 332
	ADD <300, 96
	SLT -1, <-20
	SUB 12, @10
	ADD <-30, 9
	ADD <-30, 9
	SLT -6, <-80
	SUB @-127, 100
	ADD <-30, 9
	SPL 0, <332
	SUB @121, 106
	SLT -1, <-20
	SLT -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	ADD <-30, 9
	DAT #0, <332
	ADD <300, 96
	SUB @121, 106
	SUB <12, @10
	SPL 0, <332
	SUB @121, 102
	ADD -1, <-20
	ADD @-127, 100
	SPL 0, <332
	SUB @-127, 100
	SLT <-30, 9
	ADD <-30, 9
	JMZ -30, 9
	DJN -801, @-20
	SPL @12, #200
	SPL 0, <332
	CMP -207, <-120
	SPL 0, <332
	DAT #121, #102
	MOV -7, <-20
	SUB @121, 102
	DAT #121, #102
