{"vcs1":{"timestamp_begin":1675103124.920717962, "rt":0.69, "ut":0.20, "st":0.18}}
{"vcselab":{"timestamp_begin":1675103125.799047824, "rt":0.61, "ut":0.34, "st":0.07}}
{"link":{"timestamp_begin":1675103126.569793935, "rt":0.62, "ut":0.24, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1675103124.282144369}
{"VCS_COMP_START_TIME": 1675103124.282144369}
{"VCS_COMP_END_TIME": 1675103127.380786219}
{"VCS_USER_OPTIONS": "-sverilog hw1prob2.sv hw1prob2_test.sv"}
{"vcs1": {"peak_mem": 336124}}
{"stitch_vcselab": {"peak_mem": 222560}}
