$date
	Sun Oct 23 02:11:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#931448
b10100 !
1"
#931450
b10100 &
b10100 %
1$
#931451
0"
#931454
b1010 &
b1010 %
#931458
b101 &
b101 %
#931462
b10000 &
b10000 %
#931466
b1000 &
b1000 %
#931470
b100 &
b100 %
#931474
b10 &
b10 %
#931478
b1 &
1#
b1 %
#931482
b0 &
b0 %
0#
0$
#1915913
b1100 !
1"
#1915914
b1100 &
b1100 %
1$
#1915915
0"
#1915918
b110 &
b110 %
#1915922
b11 &
b11 %
#1915926
b1010 &
b1010 %
#1915930
b101 &
b101 %
#1915934
b10000 &
b10000 %
#1915938
b1000 &
b1000 %
#1915942
b100 &
b100 %
#1915946
b10 &
b10 %
#1915950
b1 &
1#
b1 %
#1915954
b0 &
b0 %
0#
0$
#2922729
b1001 !
1"
#2922730
b1001 &
b1001 %
1$
#2922731
0"
#2922734
b11100 &
b11100 %
#2922738
b1110 &
b1110 %
#2922742
b111 &
b111 %
#2922746
b10110 &
b10110 %
#2922750
b1011 &
b1011 %
#2922754
b100010 &
b100010 %
#2922758
b10001 &
b10001 %
#2922762
b110100 &
b110100 %
#2922766
b11010 &
b11010 %
#2922770
b1101 &
b1101 %
#2922774
b101000 &
b101000 %
#2922778
b10100 &
b10100 %
#2922782
b1010 &
b1010 %
#2922786
b101 &
b101 %
#2922790
b10000 &
b10000 %
#2922794
b1000 &
b1000 %
#2922798
b100 &
b100 %
#2922802
b10 &
b10 %
#2922806
b1 &
1#
b1 %
#2922810
b0 &
b0 %
0#
0$
#4500012
