# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
REF_CLK(R)->ALU_CLK(R)	20.021   */2.739         */0.417         ALU/\ALU_OUT_reg[0] /D    1
REF_CLK(R)->ALU_CLK(R)	20.019   */5.491         */0.420         ALU/\ALU_OUT_reg[1] /D    1
REF_CLK(R)->ALU_CLK(R)	20.022   */8.134         */0.418         ALU/\ALU_OUT_reg[2] /D    1
REF_CLK(R)->ALU_CLK(R)	20.024   */10.595        */0.416         ALU/\ALU_OUT_reg[3] /D    1
REF_CLK(R)->ALU_CLK(R)	20.044   */12.145        */0.398         ALU/\ALU_OUT_reg[15] /D    1
REF_CLK(R)->ALU_CLK(R)	20.047   */12.384        */0.395         ALU/\ALU_OUT_reg[14] /D    1
REF_CLK(R)->ALU_CLK(R)	20.028   */12.774        */0.414         ALU/\ALU_OUT_reg[4] /D    1
REF_CLK(R)->ALU_CLK(R)	20.046   */12.796        */0.396         ALU/\ALU_OUT_reg[13] /D    1
REF_CLK(R)->ALU_CLK(R)	20.047   */13.145        */0.395         ALU/\ALU_OUT_reg[12] /D    1
REF_CLK(R)->ALU_CLK(R)	20.047   */13.503        */0.395         ALU/\ALU_OUT_reg[11] /D    1
REF_CLK(R)->ALU_CLK(R)	20.046   */13.630        */0.396         ALU/\ALU_OUT_reg[10] /D    1
REF_CLK(R)->ALU_CLK(R)	20.027   */13.669        */0.414         ALU/\ALU_OUT_reg[7] /D    1
REF_CLK(R)->ALU_CLK(R)	20.037   */13.991        */0.405         ALU/\ALU_OUT_reg[8] /D    1
REF_CLK(R)->ALU_CLK(R)	20.044   */14.016        */0.397         ALU/\ALU_OUT_reg[9] /D    1
REF_CLK(R)->ALU_CLK(R)	20.030   */14.503        */0.412         ALU/\ALU_OUT_reg[5] /D    1
REF_CLK(R)->ALU_CLK(R)	20.031   */14.605        */0.411         ALU/\ALU_OUT_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	20.051   */15.018        */0.402         REGISTER/\RdData_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.051   */15.020        */0.401         REGISTER/\RdData_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	20.052   */15.031        */0.401         REGISTER/\RdData_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	20.051   */15.037        */0.402         REGISTER/\RdData_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	20.052   */15.042        */0.401         REGISTER/\RdData_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.051   */15.046        */0.401         REGISTER/\RdData_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	20.052   */15.047        */0.401         REGISTER/\RdData_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.052   */15.053        */0.401         REGISTER/\RdData_reg[1] /D    1
@(R)->ALU_CLK(R)	19.573   15.321/*        0.371/*         ALU/\ALU_OUT_reg[14] /RN    1
@(R)->ALU_CLK(R)	19.573   15.321/*        0.371/*         ALU/\ALU_OUT_reg[13] /RN    1
@(R)->ALU_CLK(R)	19.573   15.322/*        0.371/*         ALU/\ALU_OUT_reg[12] /RN    1
@(R)->ALU_CLK(R)	19.573   15.322/*        0.371/*         ALU/\ALU_OUT_reg[11] /RN    1
@(R)->ALU_CLK(R)	19.573   15.323/*        0.371/*         ALU/\ALU_OUT_reg[15] /RN    1
@(R)->ALU_CLK(R)	19.573   15.323/*        0.371/*         ALU/\ALU_OUT_reg[10] /RN    1
@(R)->ALU_CLK(R)	19.572   15.324/*        0.371/*         ALU/\ALU_OUT_reg[9] /RN    1
@(R)->ALU_CLK(R)	19.572   15.327/*        0.371/*         ALU/\ALU_OUT_reg[8] /RN    1
@(R)->ALU_CLK(R)	19.572   15.329/*        0.371/*         ALU/\ALU_OUT_reg[4] /RN    1
@(R)->ALU_CLK(R)	19.572   15.331/*        0.371/*         ALU/\ALU_OUT_reg[5] /RN    1
@(R)->ALU_CLK(R)	19.572   15.332/*        0.371/*         ALU/\ALU_OUT_reg[6] /RN    1
@(R)->ALU_CLK(R)	19.572   15.332/*        0.371/*         ALU/\ALU_OUT_reg[7] /RN    1
@(R)->ALU_CLK(R)	19.571   15.334/*        0.371/*         ALU/\ALU_OUT_reg[3] /RN    1
@(R)->ALU_CLK(R)	19.571   15.339/*        0.371/*         ALU/\ALU_OUT_reg[2] /RN    1
@(R)->ALU_CLK(R)	19.570   15.345/*        0.371/*         ALU/OUT_VALID_reg/RN    1
@(R)->ALU_CLK(R)	19.569   15.346/*        0.371/*         ALU/\ALU_OUT_reg[0] /RN    1
@(R)->ALU_CLK(R)	19.570   15.347/*        0.371/*         ALU/\ALU_OUT_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.020   */15.467        */0.436         REGISTER/\Reg_File_reg[2][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.039   */15.472        */0.416         REGISTER/\Reg_File_reg[2][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.022   */15.473        */0.433         REGISTER/\Reg_File_reg[2][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.046   */15.495        */0.411         REGISTER/\Reg_File_reg[10][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.050   */15.501        */0.411         REGISTER/\Reg_File_reg[2][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.047   */15.502        */0.409         REGISTER/\Reg_File_reg[14][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.053   */15.506        */0.409         REGISTER/\Reg_File_reg[10][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.051   */15.506        */0.409         REGISTER/\Reg_File_reg[10][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.051   */15.507        */0.410         REGISTER/\Reg_File_reg[14][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.050   */15.508        */0.409         REGISTER/\Reg_File_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.044   */15.508        */0.411         REGISTER/\Reg_File_reg[6][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.043   */15.508        */0.410         REGISTER/\Reg_File_reg[6][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.043   */15.508        */0.413         REGISTER/\Reg_File_reg[0][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.044   */15.509        */0.413         REGISTER/\Reg_File_reg[0][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.049   */15.509        */0.412         REGISTER/\Reg_File_reg[6][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.047   */15.509        */0.408         REGISTER/\Reg_File_reg[2][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.054   */15.510        */0.410         REGISTER/\Reg_File_reg[10][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.039   */15.510        */0.412         REGISTER/\Reg_File_reg[0][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.054   */15.510        */0.410         REGISTER/\Reg_File_reg[10][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.050   */15.510        */0.408         REGISTER/\Reg_File_reg[10][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.051   */15.510        */0.413         REGISTER/\Reg_File_reg[12][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.050   */15.513        */0.409         REGISTER/\Reg_File_reg[14][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.050   */15.513        */0.407         REGISTER/\Reg_File_reg[10][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.047   */15.515        */0.409         REGISTER/\Reg_File_reg[6][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.053   */15.515        */0.409         REGISTER/\Reg_File_reg[14][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.056   */15.516        */0.409         REGISTER/\Reg_File_reg[14][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.054   */15.516        */0.407         REGISTER/\Reg_File_reg[2][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.044   */15.516        */0.411         REGISTER/\Reg_File_reg[0][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.055   */15.517        */0.409         REGISTER/\Reg_File_reg[14][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.042   */15.517        */0.410         REGISTER/\Reg_File_reg[0][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.048   */15.517        */0.411         REGISTER/\Reg_File_reg[12][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.056   */15.518        */0.408         REGISTER/\Reg_File_reg[14][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.043   */15.518        */0.409         REGISTER/\Reg_File_reg[0][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.054   */15.519        */0.407         REGISTER/\Reg_File_reg[2][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.042   */15.519        */0.410         REGISTER/\Reg_File_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.049   */15.519        */0.409         REGISTER/\Reg_File_reg[12][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.044   */15.520        */0.411         REGISTER/\Reg_File_reg[4][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.048   */15.521        */0.408         REGISTER/\Reg_File_reg[6][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.051   */15.521        */0.410         REGISTER/\Reg_File_reg[12][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.051   */15.522        */0.410         REGISTER/\Reg_File_reg[12][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.052   */15.522        */0.409         REGISTER/\Reg_File_reg[6][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.048   */15.522        */0.408         REGISTER/\Reg_File_reg[6][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.046   */15.523        */0.410         REGISTER/\Reg_File_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.044   */15.523        */0.409         REGISTER/\Reg_File_reg[4][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.045   */15.524        */0.410         REGISTER/\Reg_File_reg[4][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.051   */15.525        */0.406         REGISTER/\Reg_File_reg[6][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.057   */15.526        */0.406         REGISTER/\Reg_File_reg[14][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.046   */15.527        */0.410         REGISTER/\Reg_File_reg[4][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.059   */15.528        */0.406         REGISTER/\Reg_File_reg[10][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.047   */15.529        */0.412         REGISTER/\Reg_File_reg[8][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.054   */15.532        */0.408         REGISTER/\Reg_File_reg[12][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.055   */15.534        */0.408         REGISTER/\Reg_File_reg[12][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.048   */15.534        */0.409         REGISTER/\Reg_File_reg[4][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.049   */15.537        */0.407         REGISTER/\Reg_File_reg[4][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.057   */15.537        */0.407         REGISTER/\Reg_File_reg[12][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.049   */15.539        */0.407         REGISTER/\Reg_File_reg[4][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.053   */15.540        */0.409         REGISTER/\Reg_File_reg[8][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.052   */15.542        */0.409         REGISTER/\Reg_File_reg[8][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.052   */15.544        */0.409         REGISTER/\Reg_File_reg[8][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.053   */15.545        */0.405         REGISTER/\Reg_File_reg[4][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.056   */15.550        */0.408         REGISTER/\Reg_File_reg[8][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.056   */15.551        */0.408         REGISTER/\Reg_File_reg[8][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.056   */15.552        */0.408         REGISTER/\Reg_File_reg[8][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.057   */15.555        */0.407         REGISTER/\Reg_File_reg[8][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.049   */15.740        */0.410         REGISTER/\Reg_File_reg[11][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.045   */15.743        */0.411         REGISTER/\Reg_File_reg[5][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.045   */15.746        */0.410         REGISTER/\Reg_File_reg[5][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.050   */15.747        */0.410         REGISTER/\Reg_File_reg[5][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.045   */15.749        */0.409         REGISTER/\Reg_File_reg[5][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.052   */15.751        */0.408         REGISTER/\Reg_File_reg[11][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.050   */15.752        */0.407         REGISTER/\Reg_File_reg[11][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.051   */15.755        */0.409         REGISTER/\Reg_File_reg[5][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.048   */15.758        */0.412         REGISTER/\Reg_File_reg[13][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.056   */15.758        */0.407         REGISTER/\Reg_File_reg[11][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.051   */15.759        */0.406         REGISTER/\Reg_File_reg[11][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.047   */15.759        */0.408         REGISTER/\Reg_File_reg[5][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.057   */15.760        */0.407         REGISTER/\Reg_File_reg[11][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.051   */15.760        */0.410         REGISTER/\Reg_File_reg[5][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.049   */15.763        */0.407         REGISTER/\Reg_File_reg[5][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.049   */15.764        */0.408         REGISTER/\Reg_File_reg[13][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.052   */15.766        */0.412         REGISTER/\Reg_File_reg[15][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.047   */15.766        */0.408         REGISTER/\Reg_File_reg[15][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.058   */15.766        */0.406         REGISTER/\Reg_File_reg[11][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.058   */15.767        */0.404         REGISTER/\Reg_File_reg[11][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.053   */15.770        */0.410         REGISTER/\Reg_File_reg[15][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.055   */15.771        */0.409         REGISTER/\Reg_File_reg[13][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.055   */15.772        */0.410         REGISTER/\Reg_File_reg[13][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.049   */15.772        */0.411         REGISTER/\Reg_File_reg[9][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.019   */15.773        */0.434         REGISTER/\Reg_File_reg[3][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.055   */15.773        */0.409         REGISTER/\Reg_File_reg[13][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.053   */15.775        */0.410         REGISTER/\Reg_File_reg[15][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.053   */15.777        */0.407         REGISTER/\Reg_File_reg[13][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.050   */15.777        */0.410         REGISTER/\Reg_File_reg[9][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.053   */15.777        */0.407         REGISTER/\Reg_File_reg[13][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.055   */15.779        */0.409         REGISTER/\Reg_File_reg[15][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.054   */15.779        */0.409         REGISTER/\Reg_File_reg[15][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.054   */15.781        */0.408         REGISTER/\Reg_File_reg[15][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.057   */15.781        */0.407         REGISTER/\Reg_File_reg[13][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.055   */15.783        */0.408         REGISTER/\Reg_File_reg[15][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.045   */15.785        */0.411         REGISTER/\Reg_File_reg[7][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.053   */15.786        */0.407         REGISTER/\Reg_File_reg[9][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.045   */15.786        */0.410         REGISTER/\Reg_File_reg[7][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.056   */15.786        */0.409         REGISTER/\Reg_File_reg[9][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.045   */15.787        */0.410         REGISTER/\Reg_File_reg[7][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.052   */15.788        */0.408         REGISTER/\Reg_File_reg[9][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.051   */15.789        */0.407         REGISTER/\Reg_File_reg[9][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.054   */15.790        */0.407         REGISTER/\Reg_File_reg[9][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.053   */15.793        */0.407         REGISTER/\Reg_File_reg[9][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.044   */15.793        */0.411         REGISTER/\Reg_File_reg[3][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.046   */15.793        */0.409         REGISTER/\Reg_File_reg[7][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.047   */15.794        */0.409         REGISTER/\Reg_File_reg[7][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.042   */15.796        */0.410         REGISTER/\Reg_File_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.043   */15.797        */0.409         REGISTER/\Reg_File_reg[1][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.044   */15.798        */0.409         REGISTER/\Reg_File_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.046   */15.801        */0.409         REGISTER/\Reg_File_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.049   */15.802        */0.407         REGISTER/\Reg_File_reg[7][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.054   */15.804        */0.406         REGISTER/\Reg_File_reg[7][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.043   */15.804        */0.409         REGISTER/\Reg_File_reg[1][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.045   */15.804        */0.409         REGISTER/\Reg_File_reg[3][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.047   */15.805        */0.407         REGISTER/\Reg_File_reg[3][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.045   */15.806        */0.406         REGISTER/\Reg_File_reg[1][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.045   */15.806        */0.408         REGISTER/\Reg_File_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.046   */15.807        */0.408         REGISTER/\Reg_File_reg[3][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.052   */15.808        */0.407         REGISTER/\Reg_File_reg[7][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.047   */15.808        */0.407         REGISTER/\Reg_File_reg[1][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.053   */15.810        */0.409         REGISTER/\Reg_File_reg[3][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.045   */15.813        */0.406         REGISTER/\Reg_File_reg[1][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.056   */15.818        */0.408         REGISTER/\Reg_File_reg[3][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.084   15.872/*        0.370/*         FIFO/MEM/\Reg_File_reg[7][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.084   15.873/*        0.370/*         FIFO/MEM/\Reg_File_reg[4][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.085   15.873/*        0.370/*         FIFO/MEM/\Reg_File_reg[7][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.084   15.873/*        0.370/*         FIFO/MEM/\Reg_File_reg[3][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.084   15.873/*        0.370/*         FIFO/MEM/\Reg_File_reg[0][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.084   15.873/*        0.370/*         FIFO/MEM/\Reg_File_reg[2][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.085   15.874/*        0.370/*         FIFO/MEM/\Reg_File_reg[3][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.085   15.874/*        0.370/*         FIFO/MEM/\Reg_File_reg[0][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.085   15.875/*        0.370/*         FIFO/MEM/\Reg_File_reg[2][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.089   15.875/*        0.370/*         FIFO/sync_r2w/\sync_reg_reg[2][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.085   15.875/*        0.370/*         FIFO/MEM/\Reg_File_reg[3][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.089   15.875/*        0.370/*         FIFO/WR/wfull_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.085   15.875/*        0.370/*         FIFO/MEM/\Reg_File_reg[7][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.085   15.876/*        0.370/*         FIFO/MEM/\Reg_File_reg[2][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.086   15.876/*        0.370/*         FIFO/MEM/\Reg_File_reg[5][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.086   15.877/*        0.370/*         FIFO/MEM/\Reg_File_reg[4][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.086   15.878/*        0.370/*         FIFO/MEM/\Reg_File_reg[0][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.093   15.879/*        0.370/*         FIFO/sync_r2w/\sync_reg_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.093   15.879/*        0.370/*         FIFO/WR/\w_binary_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.093   15.879/*        0.370/*         FIFO/sync_r2w/\sync_reg_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.091   15.880/*        0.370/*         FIFO/MEM/\Reg_File_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.093   15.880/*        0.370/*         FIFO/sync_r2w/\sync_reg_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.092   15.880/*        0.370/*         FIFO/WR/\w_binary_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.092   15.880/*        0.370/*         FIFO/MEM/\Reg_File_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.092   15.880/*        0.370/*         FIFO/WR/\w_binary_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.092   15.880/*        0.370/*         FIFO/WR/\w_binary_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.093   15.880/*        0.370/*         FIFO/MEM/\Reg_File_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.091   15.881/*        0.370/*         FIFO/MEM/\Reg_File_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.091   15.884/*        0.370/*         FIFO/MEM/\Reg_File_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.090   15.884/*        0.370/*         FIFO/MEM/\Reg_File_reg[2][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.090   15.885/*        0.370/*         FIFO/MEM/\Reg_File_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   15.886/*        0.370/*         FIFO/MEM/\Reg_File_reg[0][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   15.887/*        0.370/*         FIFO/MEM/\Reg_File_reg[1][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   15.887/*        0.370/*         FIFO/MEM/\Reg_File_reg[2][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   15.887/*        0.370/*         FIFO/MEM/\Reg_File_reg[1][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   15.888/*        0.370/*         FIFO/MEM/\Reg_File_reg[0][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   15.889/*        0.370/*         FIFO/MEM/\Reg_File_reg[1][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   15.889/*        0.370/*         FIFO/MEM/\Reg_File_reg[2][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.093   15.890/*        0.370/*         FIFO/MEM/\Reg_File_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.090   15.890/*        0.370/*         FIFO/MEM/\Reg_File_reg[1][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   15.891/*        0.370/*         FIFO/MEM/\Reg_File_reg[3][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   15.892/*        0.370/*         FIFO/MEM/\Reg_File_reg[0][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.089   15.892/*        0.370/*         FIFO/MEM/\Reg_File_reg[2][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.087   15.895/*        0.370/*         FIFO/MEM/\Reg_File_reg[4][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.088   15.895/*        0.370/*         FIFO/MEM/\Reg_File_reg[1][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.088   15.896/*        0.370/*         FIFO/MEM/\Reg_File_reg[3][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   15.901/*        0.370/*         FIFO/MEM/\Reg_File_reg[1][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.094   15.906/*        0.370/*         FIFO/MEM/\Reg_File_reg[3][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.087   15.909/*        0.370/*         U_system_control/\store_ALU_OUT_reg[11] /RN    1
REF_CLK(R)->REF_CLK(R)	20.087   15.909/*        0.370/*         FIFO/MEM/\Reg_File_reg[6][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.093   15.909/*        0.370/*         FIFO/MEM/\Reg_File_reg[7][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.087   15.910/*        0.370/*         FIFO/MEM/\Reg_File_reg[6][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.093   15.912/*        0.370/*         FIFO/MEM/\Reg_File_reg[5][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.091   15.912/*        0.370/*         FIFO/MEM/\Reg_File_reg[6][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.091   15.912/*        0.370/*         FIFO/MEM/\Reg_File_reg[4][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.089   15.920/*        0.370/*         U_system_control/\store_ALU_OUT_reg[13] /RN    1
REF_CLK(R)->REF_CLK(R)	20.091   15.922/*        0.370/*         FIFO/MEM/\Reg_File_reg[6][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.093   15.922/*        0.370/*         FIFO/MEM/\Reg_File_reg[6][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.084   15.922/*        0.370/*         FIFO/MEM/\Reg_File_reg[4][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.092   15.923/*        0.370/*         FIFO/MEM/\Reg_File_reg[5][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.092   15.923/*        0.370/*         FIFO/MEM/\Reg_File_reg[4][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.092   15.924/*        0.370/*         FIFO/MEM/\Reg_File_reg[5][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.094   15.926/*        0.370/*         FIFO/MEM/\Reg_File_reg[4][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.094   15.926/*        0.370/*         FIFO/MEM/\Reg_File_reg[5][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.085   15.929/*        0.370/*         FIFO/MEM/\Reg_File_reg[5][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.085   15.931/*        0.370/*         FIFO/MEM/\Reg_File_reg[4][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.087   15.935/*        0.370/*         FIFO/MEM/\Reg_File_reg[7][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.087   15.939/*        0.370/*         FIFO/MEM/\Reg_File_reg[6][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.088   15.939/*        0.370/*         FIFO/MEM/\Reg_File_reg[7][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.088   15.939/*        0.370/*         FIFO/MEM/\Reg_File_reg[6][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.089   15.940/*        0.370/*         FIFO/MEM/\Reg_File_reg[5][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.161   16.201/*        0.297/*         FIFO/WR/wfull_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.045   */16.368        */0.409         FIFO/MEM/\Reg_File_reg[3][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.046   */16.371        */0.409         FIFO/MEM/\Reg_File_reg[3][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.048   */16.371        */0.409         FIFO/MEM/\Reg_File_reg[3][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.053   */16.371        */0.410         FIFO/MEM/\Reg_File_reg[3][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.052   */16.372        */0.410         FIFO/MEM/\Reg_File_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.048   */16.379        */0.406         FIFO/MEM/\Reg_File_reg[3][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.052   */16.380        */0.409         FIFO/MEM/\Reg_File_reg[3][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.049   */16.380        */0.407         FIFO/MEM/\Reg_File_reg[0][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.048   */16.381        */0.406         FIFO/MEM/\Reg_File_reg[0][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.057   */16.382        */0.409         FIFO/MEM/\Reg_File_reg[3][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.049   */16.386        */0.405         FIFO/MEM/\Reg_File_reg[0][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.046   */16.387        */0.413         FIFO/MEM/\Reg_File_reg[2][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.056   */16.397        */0.405         FIFO/MEM/\Reg_File_reg[0][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */16.402        */0.404         FIFO/MEM/\Reg_File_reg[0][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */16.403        */0.404         FIFO/MEM/\Reg_File_reg[0][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */16.405        */0.403         FIFO/MEM/\Reg_File_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.047   */16.406        */0.408         FIFO/MEM/\Reg_File_reg[2][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.060   */16.408        */0.403         FIFO/MEM/\Reg_File_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.048   */16.409        */0.407         FIFO/MEM/\Reg_File_reg[2][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.056   */16.412        */0.409         FIFO/MEM/\Reg_File_reg[2][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.049   */16.416        */0.406         FIFO/MEM/\Reg_File_reg[2][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.054   */16.419        */0.406         FIFO/MEM/\Reg_File_reg[2][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.056   */16.419        */0.407         FIFO/MEM/\Reg_File_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.058   */16.421        */0.407         FIFO/MEM/\Reg_File_reg[2][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.048   */16.441        */0.410         FIFO/MEM/\Reg_File_reg[1][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.051   */16.452        */0.408         FIFO/MEM/\Reg_File_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.056   */16.452        */0.409         FIFO/MEM/\Reg_File_reg[1][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.056   */16.454        */0.409         FIFO/MEM/\Reg_File_reg[1][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.053   */16.457        */0.407         FIFO/MEM/\Reg_File_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.055   */16.469        */0.405         FIFO/MEM/\Reg_File_reg[1][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.059   */16.471        */0.405         FIFO/MEM/\Reg_File_reg[1][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */16.477        */0.404         FIFO/MEM/\Reg_File_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.050   */16.517        */0.412         FIFO/MEM/\Reg_File_reg[5][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.046   */16.519        */0.410         FIFO/MEM/\Reg_File_reg[7][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.048   */16.521        */0.410         FIFO/MEM/\Reg_File_reg[5][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.045   */16.522        */0.410         FIFO/MEM/\Reg_File_reg[7][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.045   */16.524        */0.410         FIFO/MEM/\Reg_File_reg[4][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.046   */16.528        */0.409         FIFO/MEM/\Reg_File_reg[7][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.046   */16.528        */0.408         FIFO/MEM/\Reg_File_reg[7][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.045   */16.529        */0.409         FIFO/MEM/\Reg_File_reg[4][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.047   */16.529        */0.409         FIFO/MEM/\Reg_File_reg[5][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.046   */16.530        */0.408         FIFO/MEM/\Reg_File_reg[4][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.046   */16.531        */0.407         FIFO/MEM/\Reg_File_reg[7][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.051   */16.531        */0.410         FIFO/MEM/\Reg_File_reg[4][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.049   */16.533        */0.408         FIFO/MEM/\Reg_File_reg[5][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.055   */16.533        */0.409         FIFO/MEM/\Reg_File_reg[5][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.047   */16.533        */0.407         FIFO/MEM/\Reg_File_reg[7][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.055   */16.534        */0.409         FIFO/MEM/\Reg_File_reg[7][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.050   */16.535        */0.407         FIFO/MEM/\Reg_File_reg[7][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.049   */16.535        */0.409         FIFO/MEM/\Reg_File_reg[6][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.048   */16.535        */0.409         FIFO/MEM/\Reg_File_reg[6][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.049   */16.536        */0.408         FIFO/MEM/\Reg_File_reg[4][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.051   */16.537        */0.409         FIFO/MEM/\Reg_File_reg[6][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.053   */16.537        */0.409         FIFO/MEM/\Reg_File_reg[6][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.050   */16.539        */0.406         FIFO/MEM/\Reg_File_reg[5][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.049   */16.540        */0.407         FIFO/MEM/\Reg_File_reg[4][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.049   */16.542        */0.407         FIFO/MEM/\Reg_File_reg[6][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.055   */16.543        */0.406         FIFO/MEM/\Reg_File_reg[5][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.055   */16.544        */0.407         FIFO/MEM/\Reg_File_reg[4][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.057   */16.546        */0.407         FIFO/MEM/\Reg_File_reg[4][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.054   */16.550        */0.406         FIFO/MEM/\Reg_File_reg[6][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.058   */16.551        */0.405         FIFO/MEM/\Reg_File_reg[5][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.052   */16.551        */0.405         FIFO/MEM/\Reg_File_reg[6][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.051   */16.552        */0.405         FIFO/MEM/\Reg_File_reg[6][1] /D    1
REF_CLK(R)->ALU_CLK(R)	20.021   */16.553        */0.418         ALU/OUT_VALID_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.051   */16.622        */0.407         FIFO/WR/\wptr_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.074   16.668/*        0.381/*         U_system_control/\TX_P_DATA_store_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.074   16.668/*        0.381/*         U_system_control/\TX_P_DATA_store_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.073   16.668/*        0.381/*         U_system_control/\TX_P_DATA_store_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.076   16.672/*        0.381/*         U_system_control/\TX_P_DATA_store_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.076   16.672/*        0.381/*         U_system_control/\TX_P_DATA_store_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.054   */16.674        */0.405         FIFO/WR/\wptr_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.084   16.678/*        0.371/*         FIFO/MEM/\Reg_File_reg[7][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.084   16.679/*        0.371/*         FIFO/MEM/\Reg_File_reg[7][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.086   16.682/*        0.371/*         FIFO/MEM/\Reg_File_reg[6][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.086   16.682/*        0.371/*         FIFO/MEM/\Reg_File_reg[5][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.086   16.683/*        0.371/*         U_system_control/\store_ALU_OUT_reg[10] /RN    1
REF_CLK(R)->REF_CLK(R)	20.086   16.683/*        0.371/*         U_system_control/\store_ALU_OUT_reg[8] /RN    1
REF_CLK(R)->REF_CLK(R)	20.086   16.685/*        0.371/*         U_system_control/\store_ALU_OUT_reg[14] /RN    1
REF_CLK(R)->REF_CLK(R)	20.090   16.688/*        0.371/*         U_system_control/\store_ALU_OUT_reg[12] /RN    1
REF_CLK(R)->REF_CLK(R)	20.090   16.688/*        0.371/*         U_system_control/\store_ALU_OUT_reg[9] /RN    1
REF_CLK(R)->REF_CLK(R)	20.074   16.695/*        0.381/*         U_system_control/\TX_P_DATA_store_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.074   16.695/*        0.381/*         U_system_control/\TX_P_DATA_store_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.080   16.701/*        0.381/*         U_system_control/\TX_P_DATA_store_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.085   16.705/*        0.370/*         U_system_control/\store_ALU_OUT_reg[15] /RN    1
REF_CLK(R)->REF_CLK(R)	20.091   16.717/*        0.370/*         U_system_control/RX_D_VLD_delayed_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.091   16.717/*        0.370/*         U_system_control/\current_state_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.091   16.718/*        0.370/*         U_system_control/\current_state_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.083   16.722/*        0.370/*         REGISTER/\RdData_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.084   16.723/*        0.370/*         REGISTER/\RdData_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.084   16.723/*        0.370/*         REGISTER/RdData_Valid_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.090   16.727/*        0.370/*         U_system_control/\current_state_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.084   16.727/*        0.370/*         REGISTER/\RdData_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.084   16.730/*        0.370/*         REGISTER/\RdData_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.082   16.734/*        0.370/*         REGISTER/\RdData_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.082   16.736/*        0.370/*         REGISTER/\RdData_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.082   16.736/*        0.370/*         REGISTER/\Reg_File_reg[0][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.082   16.738/*        0.369/*         REGISTER/\Reg_File_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.082   16.738/*        0.369/*         REGISTER/\Reg_File_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.083   16.741/*        0.369/*         REGISTER/\Reg_File_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.084   16.746/*        0.369/*         REGISTER/\Reg_File_reg[1][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.085   16.747/*        0.369/*         REGISTER/\Reg_File_reg[1][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.086   16.750/*        0.369/*         REGISTER/\Reg_File_reg[1][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.086   16.754/*        0.369/*         REGISTER/\Reg_File_reg[0][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.086   16.757/*        0.369/*         REGISTER/\Reg_File_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.087   16.763/*        0.369/*         REGISTER/\Reg_File_reg[0][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.088   16.765/*        0.369/*         REGISTER/\Reg_File_reg[11][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.088   16.765/*        0.369/*         REGISTER/\Reg_File_reg[11][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.087   16.766/*        0.369/*         REGISTER/\Reg_File_reg[10][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.056   */16.769        */0.403         FIFO/WR/\wptr_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.088   16.776/*        0.369/*         REGISTER/\Reg_File_reg[10][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.089   16.776/*        0.369/*         REGISTER/\Reg_File_reg[9][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.089   16.778/*        0.369/*         REGISTER/\Reg_File_reg[10][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.085   16.782/*        0.369/*         REGISTER/\Reg_File_reg[0][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.089   16.784/*        0.369/*         REGISTER/\Reg_File_reg[8][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.090   16.789/*        0.369/*         REGISTER/\Reg_File_reg[11][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.090   16.795/*        0.369/*         REGISTER/\Reg_File_reg[9][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.091   16.795/*        0.369/*         REGISTER/\Reg_File_reg[11][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.091   16.796/*        0.369/*         REGISTER/\Reg_File_reg[9][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.091   16.796/*        0.369/*         REGISTER/\Reg_File_reg[8][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.051   */16.832        */0.409         U_system_control/\current_state_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.042   */16.955        */0.416         FIFO/WR/\wptr_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.046   */16.959        */0.417         FIFO/WR/\w_binary_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.049   */16.974        */0.412         FIFO/WR/\w_binary_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.054   */17.028        */0.408         FIFO/WR/\w_binary_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.164   17.056/*        0.289/*         REGISTER/RdData_Valid_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.061   */17.220        */0.402         FIFO/WR/\w_binary_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.026   */17.228        */0.429         U_system_control/\TX_P_DATA_store_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.029   */17.232        */0.428         U_system_control/\TX_P_DATA_store_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	20.028   */17.236        */0.427         U_system_control/\TX_P_DATA_store_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.029   */17.240        */0.427         U_system_control/\TX_P_DATA_store_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	20.029   */17.243        */0.427         U_system_control/\TX_P_DATA_store_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.028   */17.243        */0.427         U_system_control/\TX_P_DATA_store_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.029   */17.249        */0.426         U_system_control/\TX_P_DATA_store_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	20.035   */17.250        */0.426         U_system_control/\TX_P_DATA_store_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	20.049   */17.257        */0.412         U_system_control/\current_state_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.046   */17.328        */0.415         U_system_control/\current_state_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.170   17.483/*        0.289/*         U_system_control/\current_state_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.082   17.516/*        0.369/*         REGISTER/\Reg_File_reg[1][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.082   17.516/*        0.369/*         REGISTER/\Reg_File_reg[1][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.082   17.516/*        0.369/*         REGISTER/\Reg_File_reg[0][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.083   17.516/*        0.369/*         REGISTER/\Reg_File_reg[1][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.088   17.517/*        0.369/*         REGISTER/\Reg_File_reg[12][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.084   17.518/*        0.369/*         REGISTER/\RdData_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.083   17.518/*        0.369/*         REGISTER/\Reg_File_reg[0][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.089   17.519/*        0.369/*         REGISTER/\Reg_File_reg[12][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.090   17.519/*        0.369/*         REGISTER/\Reg_File_reg[14][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.090   17.520/*        0.369/*         REGISTER/\Reg_File_reg[13][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.086   17.520/*        0.369/*         REGISTER/\Reg_File_reg[15][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.091   17.521/*        0.369/*         REGISTER/\Reg_File_reg[13][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.087   17.521/*        0.369/*         REGISTER/\Reg_File_reg[14][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.091   17.521/*        0.369/*         REGISTER/\Reg_File_reg[13][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.091   17.521/*        0.369/*         REGISTER/\Reg_File_reg[12][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.092   17.521/*        0.369/*         REGISTER/\Reg_File_reg[12][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.088   17.522/*        0.369/*         REGISTER/\Reg_File_reg[13][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.092   17.524/*        0.369/*         REGISTER/\Reg_File_reg[14][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.093   17.524/*        0.369/*         REGISTER/\Reg_File_reg[14][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.091   17.525/*        0.369/*         REGISTER/\Reg_File_reg[9][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.093   17.526/*        0.369/*         REGISTER/\Reg_File_reg[15][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.091   17.526/*        0.369/*         REGISTER/\Reg_File_reg[10][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.093   17.526/*        0.369/*         REGISTER/\Reg_File_reg[15][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.094   17.527/*        0.369/*         REGISTER/\Reg_File_reg[15][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.091   17.529/*        0.369/*         REGISTER/\Reg_File_reg[9][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.094   17.529/*        0.369/*         REGISTER/\Reg_File_reg[14][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.092   17.530/*        0.369/*         REGISTER/\Reg_File_reg[9][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   17.530/*        0.369/*         REGISTER/\Reg_File_reg[13][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   17.531/*        0.369/*         REGISTER/\Reg_File_reg[13][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   17.531/*        0.369/*         REGISTER/\Reg_File_reg[14][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   17.532/*        0.369/*         REGISTER/\Reg_File_reg[15][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   17.533/*        0.369/*         REGISTER/\Reg_File_reg[13][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   17.534/*        0.369/*         REGISTER/\Reg_File_reg[10][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   17.534/*        0.369/*         REGISTER/\Reg_File_reg[14][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   17.534/*        0.369/*         REGISTER/\Reg_File_reg[8][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   17.534/*        0.369/*         REGISTER/\Reg_File_reg[9][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   17.534/*        0.369/*         REGISTER/\Reg_File_reg[8][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   17.535/*        0.369/*         REGISTER/\Reg_File_reg[14][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   17.536/*        0.369/*         REGISTER/\Reg_File_reg[8][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   17.537/*        0.369/*         REGISTER/\Reg_File_reg[10][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   17.538/*        0.369/*         REGISTER/\Reg_File_reg[11][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   17.538/*        0.369/*         REGISTER/\Reg_File_reg[12][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   17.539/*        0.369/*         REGISTER/\Reg_File_reg[8][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   17.539/*        0.369/*         REGISTER/\Reg_File_reg[12][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   17.541/*        0.369/*         REGISTER/\Reg_File_reg[10][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   17.541/*        0.369/*         REGISTER/\Reg_File_reg[11][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   17.542/*        0.369/*         REGISTER/\Reg_File_reg[11][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   17.543/*        0.369/*         REGISTER/\Reg_File_reg[13][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.091   17.543/*        0.369/*         REGISTER/\Reg_File_reg[9][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   17.543/*        0.369/*         REGISTER/\Reg_File_reg[15][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.093   17.545/*        0.369/*         REGISTER/\Reg_File_reg[8][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.093   17.545/*        0.369/*         REGISTER/\Reg_File_reg[11][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.094   17.545/*        0.369/*         REGISTER/\Reg_File_reg[12][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.093   17.546/*        0.369/*         REGISTER/\Reg_File_reg[10][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.093   17.546/*        0.369/*         REGISTER/\Reg_File_reg[12][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.094   17.549/*        0.369/*         REGISTER/\Reg_File_reg[15][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.091   17.549/*        0.369/*         REGISTER/\Reg_File_reg[7][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.092   17.550/*        0.369/*         REGISTER/\Reg_File_reg[8][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.092   17.550/*        0.369/*         REGISTER/\Reg_File_reg[3][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.084   17.554/*        0.369/*         REGISTER/\Reg_File_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.090   17.555/*        0.369/*         REGISTER/\Reg_File_reg[7][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.088   17.556/*        0.369/*         REGISTER/\Reg_File_reg[6][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.089   17.557/*        0.369/*         REGISTER/\Reg_File_reg[4][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   17.558/*        0.369/*         REGISTER/\Reg_File_reg[15][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   17.558/*        0.369/*         REGISTER/\Reg_File_reg[3][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.084   17.559/*        0.369/*         REGISTER/\Reg_File_reg[5][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.085   17.560/*        0.369/*         REGISTER/\Reg_File_reg[3][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.085   17.560/*        0.369/*         REGISTER/\Reg_File_reg[3][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.061   17.833/*        0.081/*         CLK_GATE/U0_TLATNCAX12M/E    1
REF_CLK(R)->REF_CLK(R)	20.405   17.880/*        0.049/*         REGISTER/\Reg_File_reg[3][5] /SN    1
@(R)->REF_CLK(R)	20.143   17.914/*        0.318/*         RSTSYNC1/\sync_reg_reg[1] /RN    1
@(R)->REF_CLK(R)	20.150   17.921/*        0.311/*         RSTSYNC1/\sync_reg_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.052   */18.217        */0.405         Data_sync/\sync_bus_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	20.053   */18.218        */0.404         Data_sync/\sync_bus_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	20.053   */18.219        */0.404         Data_sync/\sync_bus_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.055   */18.230        */0.403         Data_sync/\sync_bus_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.055   */18.233        */0.402         Data_sync/\sync_bus_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.054   */18.234        */0.402         Data_sync/\sync_bus_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	20.059   */18.241        */0.401         Data_sync/\sync_bus_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.056   */18.242        */0.401         Data_sync/\sync_bus_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	20.098   18.279/*        0.360/*         FIFO/sync_r2w/\sync_reg_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.098   18.280/*        0.360/*         FIFO/sync_r2w/\sync_reg_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.099   18.280/*        0.360/*         FIFO/sync_r2w/\sync_reg_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.099   18.280/*        0.360/*         FIFO/WR/\wptr_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.099   18.280/*        0.360/*         FIFO/WR/\wptr_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.098   18.280/*        0.360/*         FIFO/WR/\wptr_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.098   18.280/*        0.360/*         FIFO/WR/\wptr_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.098   18.280/*        0.360/*         FIFO/sync_r2w/\sync_reg_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   18.281/*        0.360/*         Data_sync/\sync_reg_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   18.281/*        0.360/*         Data_sync/\sync_bus_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   18.282/*        0.360/*         Data_sync/\sync_bus_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   18.282/*        0.360/*         Data_sync/\sync_reg_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   18.282/*        0.360/*         Data_sync/\sync_bus_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   18.282/*        0.360/*         Data_sync/enable_flop_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.096   18.283/*        0.360/*         Data_sync/enable_pulse_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.098   18.289/*        0.359/*         Data_sync/\sync_bus_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   18.289/*        0.359/*         Data_sync/\sync_bus_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   18.289/*        0.359/*         REGISTER/\RdData_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.094   18.289/*        0.359/*         REGISTER/\Reg_File_reg[4][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.100   18.289/*        0.359/*         U_system_control/\storeadd_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.101   18.289/*        0.359/*         Data_sync/\sync_bus_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.100   18.290/*        0.359/*         U_system_control/\current_state_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.101   18.290/*        0.359/*         U_system_control/\storeadd_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.098   18.290/*        0.359/*         Data_sync/\sync_bus_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.099   18.292/*        0.359/*         Data_sync/\sync_bus_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   18.292/*        0.359/*         REGISTER/\Reg_File_reg[6][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   18.292/*        0.359/*         REGISTER/\Reg_File_reg[4][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   18.293/*        0.359/*         REGISTER/\Reg_File_reg[5][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   18.293/*        0.359/*         REGISTER/\Reg_File_reg[4][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   18.294/*        0.359/*         REGISTER/\Reg_File_reg[6][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.100   18.294/*        0.359/*         U_system_control/\storeadd_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.100   18.295/*        0.359/*         U_system_control/\storeadd_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.101   18.298/*        0.359/*         REGISTER/\Reg_File_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.101   18.299/*        0.359/*         REGISTER/\Reg_File_reg[5][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.101   18.299/*        0.359/*         REGISTER/\Reg_File_reg[5][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   18.304/*        0.359/*         REGISTER/\Reg_File_reg[7][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   18.305/*        0.359/*         REGISTER/\Reg_File_reg[7][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   18.306/*        0.359/*         REGISTER/\Reg_File_reg[6][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   18.307/*        0.359/*         REGISTER/\Reg_File_reg[2][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   18.307/*        0.359/*         REGISTER/\Reg_File_reg[5][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.094   18.309/*        0.359/*         REGISTER/\Reg_File_reg[6][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   18.311/*        0.359/*         REGISTER/\Reg_File_reg[7][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   18.311/*        0.359/*         REGISTER/\Reg_File_reg[5][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   18.311/*        0.359/*         REGISTER/\Reg_File_reg[2][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   18.312/*        0.359/*         REGISTER/\Reg_File_reg[4][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   18.312/*        0.359/*         REGISTER/\Reg_File_reg[7][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   18.312/*        0.359/*         REGISTER/\Reg_File_reg[4][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   18.312/*        0.359/*         REGISTER/\Reg_File_reg[5][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   18.312/*        0.359/*         REGISTER/\Reg_File_reg[6][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.098   18.313/*        0.359/*         REGISTER/\Reg_File_reg[4][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   18.313/*        0.359/*         REGISTER/\Reg_File_reg[6][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   18.313/*        0.359/*         REGISTER/\Reg_File_reg[7][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.098   18.314/*        0.359/*         REGISTER/\Reg_File_reg[4][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   18.314/*        0.359/*         REGISTER/\Reg_File_reg[7][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   18.318/*        0.359/*         REGISTER/\Reg_File_reg[2][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   18.318/*        0.359/*         REGISTER/\Reg_File_reg[6][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.095   18.323/*        0.359/*         REGISTER/\Reg_File_reg[3][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.097   18.323/*        0.359/*         REGISTER/\Reg_File_reg[5][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   18.323/*        0.359/*         REGISTER/\Reg_File_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.096   18.324/*        0.359/*         REGISTER/\Reg_File_reg[2][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.102   18.333/*        0.359/*         REGISTER/\Reg_File_reg[2][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.052   */18.590        */0.404         Data_sync/enable_pulse_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.422   18.618/*        0.034/*         REGISTER/\Reg_File_reg[2][0] /SN    1
REF_CLK(R)->REF_CLK(R)	20.421   18.648/*        0.035/*         REGISTER/\Reg_File_reg[2][7] /SN    1
REF_CLK(R)->REF_CLK(R)	20.038   */18.826        */0.421         U_system_control/\storeadd_reg[2] /D    1
ALU_CLK(R)->ALU_CLK(R)	19.434   */18.827        */0.509         ALU/\ALU_OUT_reg[8] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.433   */18.829        */0.508         ALU/OUT_VALID_reg/SI    1
REF_CLK(R)->REF_CLK(R)	20.042   */18.837        */0.419         U_system_control/RX_D_VLD_delayed_reg/D    1
ALU_CLK(R)->ALU_CLK(R)	19.436   */18.837        */0.507         ALU/\ALU_OUT_reg[6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.437   */18.839        */0.507         ALU/\ALU_OUT_reg[11] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.436   */18.840        */0.507         ALU/\ALU_OUT_reg[7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.437   */18.842        */0.507         ALU/\ALU_OUT_reg[12] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.437   */18.843        */0.507         ALU/\ALU_OUT_reg[13] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.436   */18.845        */0.507         ALU/\ALU_OUT_reg[3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.435   */18.845        */0.507         ALU/\ALU_OUT_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.437   */18.845        */0.506         ALU/\ALU_OUT_reg[4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.437   */18.845        */0.506         ALU/\ALU_OUT_reg[9] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.438   */18.847        */0.506         ALU/\ALU_OUT_reg[10] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.438   */18.848        */0.506         ALU/\ALU_OUT_reg[15] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.435   */18.849        */0.506         ALU/\ALU_OUT_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.438   */18.849        */0.506         ALU/\ALU_OUT_reg[5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.438   */18.850        */0.506         ALU/\ALU_OUT_reg[14] /SI    1
REF_CLK(R)->REF_CLK(R)	20.053   */18.899        */0.406         U_system_control/\storeadd_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.051   */18.902        */0.405         Data_sync/enable_flop_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.056   */18.915        */0.403         U_system_control/\storeadd_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.059   */18.923        */0.401         U_system_control/\storeadd_reg[0] /D    1
ALU_CLK(R)->REF_CLK(R)	20.056   */18.954        */0.399         U_system_control/\store_ALU_OUT_reg[15] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */18.959        */0.396         FIFO/sync_r2w/\sync_reg_reg[0][1] /D    1
ALU_CLK(R)->REF_CLK(R)	20.059   */18.963        */0.398         U_system_control/\store_ALU_OUT_reg[10] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */18.964        */0.395         Data_sync/\sync_reg_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.068   */18.966        */0.395         FIFO/sync_r2w/\sync_reg_reg[3][1] /D    1
ALU_CLK(R)->REF_CLK(R)	20.060   */18.966        */0.397         U_system_control/\store_ALU_OUT_reg[11] /D    1
REF_CLK(R)->REF_CLK(R)	20.066   */18.966        */0.395         RSTSYNC1/\sync_reg_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.068   */18.967        */0.395         FIFO/sync_r2w/\sync_reg_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */18.968        */0.394         FIFO/sync_r2w/\sync_reg_reg[1][1] /D    1
ALU_CLK(R)->REF_CLK(R)	20.060   */18.970        */0.397         U_system_control/\store_ALU_OUT_reg[8] /D    1
ALU_CLK(R)->REF_CLK(R)	20.064   */18.972        */0.397         U_system_control/\store_ALU_OUT_reg[12] /D    1
ALU_CLK(R)->REF_CLK(R)	20.061   */18.973        */0.396         U_system_control/\store_ALU_OUT_reg[14] /D    1
ALU_CLK(R)->REF_CLK(R)	20.064   */18.975        */0.396         U_system_control/\store_ALU_OUT_reg[9] /D    1
ALU_CLK(R)->REF_CLK(R)	20.064   */18.977        */0.396         U_system_control/\store_ALU_OUT_reg[13] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	79.800   76.893/*        20.000/*        SO[3]    1
SCAN_CLK(R)->SCAN_CLK(R)	79.800   77.117/*        20.000/*        SO[2]    1
SCAN_CLK(R)->SCAN_CLK(R)	79.800   77.140/*        20.000/*        SO[1]    1
SCAN_CLK(R)->SCAN_CLK(R)	79.800   77.154/*        20.000/*        SO[0]    1
SCAN_CLK(R)->SCAN_CLK(R)	101.260  */81.199        */0.510         FIFO/MEM/\Reg_File_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.235  */81.213        */0.500         RX/DUT2/\bit_cnt_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.265  */81.223        */0.505         REGISTER/\Reg_File_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.396  */93.462        */0.426         clock_divider_RX/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.398  */94.377        */0.425         clock_divider_TX/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.316  */94.478        */0.424         clock_divider_RX/\counter_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.319  */94.496        */0.422         clock_divider_RX/\counter_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.317  */94.497        */0.421         clock_divider_RX/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.321  */94.510        */0.419         clock_divider_RX/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.321  */94.511        */0.419         clock_divider_RX/\counter_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.322  */94.517        */0.418         clock_divider_RX/\counter_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.322  */94.521        */0.418         clock_divider_RX/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.323  */94.523        */0.417         clock_divider_RX/\counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.347  */94.593        */0.395         clock_divider_RX/flag_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.322  */95.386        */0.420         clock_divider_TX/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.323  */95.389        */0.419         clock_divider_TX/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.323  */95.393        */0.419         clock_divider_TX/\counter_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.324  */95.397        */0.418         clock_divider_TX/\counter_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.325  */95.398        */0.418         clock_divider_TX/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.325  */95.399        */0.418         clock_divider_TX/\counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.325  */95.400        */0.418         clock_divider_TX/\counter_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.325  */95.402        */0.418         clock_divider_TX/\counter_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.345  */95.457        */0.397         clock_divider_TX/flag_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.329  */95.506        */0.402         RX/DUT5/\P_DATA_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.330  */95.511        */0.401         RX/DUT5/\P_DATA_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.326  */95.802        */0.403         RX/DUT5/\P_DATA_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.328  */95.804        */0.402         RX/DUT5/\P_DATA_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.327  */95.814        */0.401         RX/DUT5/\P_DATA_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.329  */95.819        */0.401         RX/DUT5/\P_DATA_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.330  */95.819        */0.401         RX/DUT5/\P_DATA_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.330  */95.829        */0.400         RX/DUT5/\P_DATA_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.428  96.055/*        0.305/*         RX/DUT2/\bit_cnt_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.337  */96.088        */0.395         RX/DUT5/\i_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.343  */96.153        */0.390         RX/DUT2/\bit_cnt_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.328  */96.158        */0.404         RX/DUT5/\i_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.323  */96.217        */0.411         RX/DUT2/\bit_cnt_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.341  */96.284        */0.392         RX/DUT2/\bit_cnt_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.432  96.285/*        0.300/*         RX/DUT5/\i_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.337  */96.327        */0.396         RX/DUT2/\edge_cnt_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.340  */96.329        */0.394         RX/DUT2/\edge_cnt_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.340  */96.330        */0.394         RX/DUT2/\edge_cnt_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.341  */96.330        */0.394         RX/DUT2/\edge_cnt_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.341  */96.332        */0.394         RX/DUT2/\edge_cnt_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.321  */96.423        */0.404         RX/DUT1/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.493  96.469/*        0.280/*         TX/DUT3/par_bit_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.436  96.557/*        0.291/*         RX/DUT1/\current_state_reg[1] /D    1
@(R)->SCAN_CLK(R)	100.480  96.582/*        0.342/*         clock_divider_TX/div_clk_reg/RN    1
@(R)->SCAN_CLK(R)	100.480  96.583/*        0.342/*         clock_divider_RX/div_clk_reg/RN    1
@(R)->SCAN_CLK(R)	101.358  96.619/*        0.367/*         RX/DUT4/par_err_reg/RN    1
@(R)->SCAN_CLK(R)	101.358  96.620/*        0.367/*         RX/DUT4/expected_parity_reg/RN    1
@(R)->SCAN_CLK(R)	101.358  96.620/*        0.367/*         RX/DUT1/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.359  96.620/*        0.367/*         RX/DUT7/stp_err_reg/RN    1
@(R)->SCAN_CLK(R)	101.359  96.621/*        0.367/*         RX/DUT1/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.360  96.623/*        0.367/*         RX/DUT1/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.362  96.626/*        0.367/*         RX/DUT5/\P_DATA_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.362  96.626/*        0.367/*         RX/DUT5/\P_DATA_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.362  96.627/*        0.367/*         RX/DUT6/strt_glitch_reg/RN    1
@(R)->SCAN_CLK(R)	101.363  96.629/*        0.367/*         RX/DUT5/\P_DATA_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.364  96.630/*        0.367/*         RX/DUT5/\P_DATA_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.364  96.631/*        0.367/*         RX/DUT5/\P_DATA_reg[4] /RN    1
@(R)->SCAN_CLK(R)	101.364  96.631/*        0.367/*         RX/DUT5/\P_DATA_reg[5] /RN    1
@(R)->SCAN_CLK(R)	101.364  96.633/*        0.367/*         RX/DUT5/\P_DATA_reg[6] /RN    1
@(R)->SCAN_CLK(R)	101.365  96.638/*        0.367/*         RX/DUT5/\P_DATA_reg[7] /RN    1
@(R)->SCAN_CLK(R)	101.364  96.641/*        0.367/*         RX/DUT5/\i_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.365  96.646/*        0.367/*         RX/DUT5/\i_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.365  96.655/*        0.367/*         RX/DUT5/\i_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.407  96.657/*        0.365/*         TX/DUT1/SER_DONE_reg/RN    1
@(R)->SCAN_CLK(R)	101.407  96.658/*        0.365/*         TX/DUT2/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.408  96.658/*        0.365/*         TX/DUT3/par_bit_reg/RN    1
@(R)->SCAN_CLK(R)	101.404  96.658/*        0.365/*         FIFO/RD/\r_binary_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.408  96.659/*        0.365/*         TX/DUT1/\S_DATA_reg[6] /RN    1
@(R)->SCAN_CLK(R)	101.408  96.659/*        0.365/*         TX/DUT1/\S_DATA_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.409  96.659/*        0.365/*         TX/DUT1/\S_DATA_reg[5] /RN    1
@(R)->SCAN_CLK(R)	101.409  96.661/*        0.365/*         TX/DUT1/\S_DATA_reg[4] /RN    1
@(R)->SCAN_CLK(R)	101.409  96.661/*        0.365/*         TX/DUT1/\S_DATA_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.409  96.662/*        0.365/*         TX/DUT1/\S_DATA_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.406  96.662/*        0.365/*         FIFO/RD/\rptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.366  96.662/*        0.367/*         RX/DUT2/\bit_cnt_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.409  96.663/*        0.365/*         FIFO/RD/\r_binary_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.405  96.663/*        0.365/*         FIFO/sync_w2r/\sync_reg_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	101.405  96.663/*        0.365/*         FIFO/sync_w2r/\sync_reg_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	101.409  96.663/*        0.365/*         TX/DUT1/\S_DATA_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.408  96.663/*        0.365/*         FIFO/RD/\r_binary_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.404  96.664/*        0.365/*         FIFO/RD/\rptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.409  96.664/*        0.365/*         FIFO/RD/\r_binary_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.366  96.665/*        0.367/*         RX/DUT2/\bit_cnt_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.405  96.665/*        0.365/*         TX/DUT1/\COUNT_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.405  96.666/*        0.365/*         TX/DUT2/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.406  96.666/*        0.365/*         TX/DUT2/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.404  96.666/*        0.365/*         TX/DUT1/\COUNT_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.404  96.666/*        0.365/*         FIFO/RD/\rptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.406  96.666/*        0.365/*         pulse_gen/rcv_flop_reg/RN    1
@(R)->SCAN_CLK(R)	101.404  96.667/*        0.365/*         FIFO/RD/\rptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.405  96.667/*        0.365/*         FIFO/sync_w2r/\sync_reg_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	101.404  96.667/*        0.365/*         TX/DUT1/\COUNT_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.406  96.667/*        0.365/*         pulse_gen/pls_flop_reg/RN    1
@(R)->SCAN_CLK(R)	101.406  96.667/*        0.365/*         TX/DUT1/SER_DATA_reg/RN    1
@(R)->SCAN_CLK(R)	101.405  96.672/*        0.365/*         FIFO/sync_w2r/\sync_reg_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	101.367  96.673/*        0.367/*         RX/DUT2/\edge_cnt_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.405  96.673/*        0.365/*         FIFO/sync_w2r/\sync_reg_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	101.405  96.673/*        0.365/*         FIFO/sync_w2r/\sync_reg_reg[2][0] /RN    1
@(R)->SCAN_CLK(R)	101.405  96.673/*        0.365/*         FIFO/sync_w2r/\sync_reg_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	101.405  96.675/*        0.365/*         FIFO/sync_w2r/\sync_reg_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	101.367  96.675/*        0.367/*         RX/DUT2/\bit_cnt_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.368  96.684/*        0.367/*         RX/DUT2/\bit_cnt_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.367  96.686/*        0.367/*         RX/DUT2/\edge_cnt_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.367  96.687/*        0.367/*         RX/DUT2/\edge_cnt_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.368  96.689/*        0.367/*         RX/DUT2/\edge_cnt_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.368  96.699/*        0.367/*         RX/DUT3/\majority_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.368  96.699/*        0.367/*         RX/DUT2/\edge_cnt_reg[4] /RN    1
@(R)->SCAN_CLK(R)	101.368  96.701/*        0.367/*         RX/DUT3/\majority_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.368  96.703/*        0.367/*         RX/DUT3/sampled_bit_reg/RN    1
@(R)->SCAN_CLK(R)	101.368  96.704/*        0.372/*         clock_divider_RX/\counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.368  96.705/*        0.372/*         clock_divider_RX/\counter_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	101.322  */96.709        */0.403         RX/DUT4/par_err_reg/D    1
@(R)->SCAN_CLK(R)	101.368  96.709/*        0.372/*         clock_divider_RX/\counter_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.367  96.716/*        0.372/*         clock_divider_RX/\counter_reg[4] /RN    1
@(R)->SCAN_CLK(R)	101.366  96.717/*        0.372/*         clock_divider_RX/\counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	99.828   96.799/*        0.321/*         RSTSYNC2/\sync_reg_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.723  96.984/*        0.047/*         FIFO/RD/rempty_reg/SN    1
SCAN_CLK(R)->SCAN_CLK(R)	101.333  */97.071        */0.401         RX/DUT3/\majority_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.333  */97.098        */0.401         RX/DUT3/\majority_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.431  97.203/*        0.339/*         FIFO/RD/rempty_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.366  */97.228        */0.405         TX/DUT1/SER_DATA_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.378  */97.235        */0.396         TX/DUT1/\S_DATA_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.377  */97.238        */0.397         TX/DUT1/\S_DATA_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.378  */97.243        */0.396         TX/DUT1/\S_DATA_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.378  */97.243        */0.396         TX/DUT1/\S_DATA_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.379  */97.270        */0.395         TX/DUT1/\S_DATA_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.646   */97.271        */0.504         RSTSYNC2/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.379  */97.285        */0.395         TX/DUT1/\S_DATA_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.428  97.355/*        0.307/*         RX/DUT3/sampled_bit_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.751   */97.376        */0.399         RSTSYNC2/\sync_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.380  */97.446        */0.393         TX/DUT1/\S_DATA_reg[6] /D    1
@(R)->SCAN_CLK(R)	101.405  97.505/*        0.338/*         clock_divider_TX/\counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	101.405  97.505/*        0.338/*         clock_divider_TX/\counter_reg[3] /RN    1
@(R)->SCAN_CLK(R)	101.405  97.505/*        0.338/*         clock_divider_TX/\counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	101.405  97.505/*        0.338/*         clock_divider_TX/\counter_reg[4] /RN    1
@(R)->SCAN_CLK(R)	101.405  97.506/*        0.338/*         clock_divider_TX/\counter_reg[5] /RN    1
@(R)->SCAN_CLK(R)	101.403  97.506/*        0.338/*         clock_divider_TX/\counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	101.404  97.506/*        0.338/*         clock_divider_TX/\counter_reg[6] /RN    1
@(R)->SCAN_CLK(R)	101.404  97.506/*        0.338/*         clock_divider_TX/\counter_reg[7] /RN    1
@(R)->SCAN_CLK(R)	101.404  97.506/*        0.338/*         clock_divider_RX/flag_reg/RN    1
@(R)->SCAN_CLK(R)	101.404  97.506/*        0.338/*         clock_divider_TX/flag_reg/RN    1
@(R)->SCAN_CLK(R)	101.403  97.506/*        0.338/*         clock_divider_RX/\counter_reg[7] /RN    1
@(R)->SCAN_CLK(R)	101.403  97.507/*        0.338/*         clock_divider_RX/\counter_reg[6] /RN    1
@(R)->SCAN_CLK(R)	101.402  97.508/*        0.338/*         clock_divider_RX/\counter_reg[5] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	101.452  97.599/*        0.318/*         TX/DUT1/\COUNT_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.458  97.665/*        0.311/*         TX/DUT1/\COUNT_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.369  */97.686        */0.400         FIFO/RD/\rptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.432  97.722/*        0.293/*         RX/DUT4/expected_parity_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.448  97.733/*        0.320/*         TX/DUT1/\COUNT_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.367  */97.750        */0.403         FIFO/RD/\rptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.327  */97.778        */0.399         RX/DUT1/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.490  97.807/*        0.282/*         TX/DUT1/SER_DONE_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.370  */97.827        */0.399         FIFO/RD/\rptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.301  */97.879        */0.521         clock_divider_TX/div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.301  */97.879        */0.521         clock_divider_RX/div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.333  */97.898        */0.396         RX/DUT6/strt_glitch_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.356  */97.995        */0.415         FIFO/RD/\rptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.359  */97.998        */0.415         FIFO/RD/\r_binary_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.361  */98.021        */0.412         FIFO/RD/\r_binary_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.322  */98.025        */0.404         RX/DUT7/stp_err_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.357  */98.056        */0.417         FIFO/RD/\r_binary_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.370  */98.265        */0.399         FIFO/RD/\r_binary_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.453  98.340/*        0.319/*         Data_sync/\sync_reg_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.370  */98.344        */0.401         pulse_gen/rcv_flop_reg/D    1
@(R)->SCAN_CLK(R)	101.421  98.391/*        0.316/*         RSTSYNC2/\sync_reg_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	101.473  98.450/*        0.298/*         TX/DUT2/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.194  */98.468        */0.531         RX/DUT1/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.201  */98.471        */0.574         U_system_control/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.255  */98.488        */0.520         U_system_control/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.194  */98.495        */0.578         U_system_control/\store_ALU_OUT_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.483  98.508/*        0.290/*         TX/DUT2/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.221  */98.559        */0.552         FIFO/RD/\r_binary_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.170  */98.560        */0.558         RX/DUT5/\P_DATA_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.211  */98.573        */0.559         REGISTER/\Reg_File_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.206  */98.574        */0.560         REGISTER/\Reg_File_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.209  */98.576        */0.560         REGISTER/\Reg_File_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.264  */98.578        */0.511         U_system_control/\current_state_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.195  */98.580        */0.576         REGISTER/\Reg_File_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.211  */98.581        */0.559         REGISTER/\Reg_File_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.212  */98.586        */0.559         REGISTER/\Reg_File_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.210  */98.590        */0.558         REGISTER/\Reg_File_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.216  */98.594        */0.554         REGISTER/\Reg_File_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.215  */98.594        */0.557         REGISTER/\Reg_File_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.199  */98.597        */0.571         REGISTER/\Reg_File_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.221  */98.600        */0.553         FIFO/RD/\r_binary_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.213  */98.606        */0.553         REGISTER/\Reg_File_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.222  */98.613        */0.553         REGISTER/\Reg_File_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.221  */98.618        */0.549         REGISTER/\Reg_File_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.219  */98.629        */0.548         REGISTER/\Reg_File_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.229  */98.631        */0.547         REGISTER/\Reg_File_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.220  */98.632        */0.547         REGISTER/\Reg_File_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.223  */98.649        */0.543         REGISTER/\Reg_File_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.225  */98.653        */0.542         REGISTER/\Reg_File_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.225  */98.653        */0.541         REGISTER/\Reg_File_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.229  */98.666        */0.539         REGISTER/\Reg_File_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.218  */98.678        */0.515         RX/DUT5/\i_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.379  */98.678        */0.391         TX/DUT2/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.235  */98.686        */0.535         REGISTER/\Reg_File_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.222  */98.686        */0.509         RX/DUT5/\i_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.200  */98.688        */0.534         RX/DUT2/\edge_cnt_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.245  */98.697        */0.530         REGISTER/\Reg_File_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.236  */98.697        */0.532         REGISTER/\Reg_File_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.210  */98.701        */0.529         clock_divider_RX/\counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.204  */98.706        */0.531         RX/DUT2/\edge_cnt_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.205  */98.709        */0.530         RX/DUT2/\edge_cnt_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.205  */98.711        */0.529         RX/DUT2/\edge_cnt_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.248  */98.715        */0.529         FIFO/WR/\w_binary_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.243  */98.717        */0.528         Data_sync/\sync_bus_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.207  */98.717        */0.528         RX/DUT3/\majority_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.200  */98.721        */0.525         RX/DUT4/expected_parity_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.221  */98.726        */0.522         clock_divider_TX/\counter_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.228  */98.726        */0.505         RX/DUT2/\bit_cnt_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.248  */98.729        */0.527         Data_sync/\sync_bus_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.248  */98.731        */0.525         FIFO/WR/\wptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.219  */98.734        */0.520         clock_divider_RX/\counter_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.252  */98.735        */0.525         FIFO/WR/\w_binary_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.251  */98.740        */0.524         REGISTER/\Reg_File_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.249  */98.747        */0.522         Data_sync/\sync_bus_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.219  */98.749        */0.510         RX/DUT6/strt_glitch_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.229  */98.751        */0.504         RX/DUT2/\bit_cnt_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.253  */98.753        */0.523         REGISTER/\Reg_File_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.250  */98.753        */0.519         REGISTER/\Reg_File_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.247  */98.753        */0.521         REGISTER/\Reg_File_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.232  */98.756        */0.536         REGISTER/\Reg_File_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.218  */98.760        */0.508         RX/DUT1/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.251  */98.761        */0.519         Data_sync/\sync_bus_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.249  */98.761        */0.519         REGISTER/\Reg_File_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.250  */98.763        */0.520         REGISTER/\Reg_File_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.255  */98.763        */0.519         U_system_control/\storeadd_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.253  */98.765        */0.516         REGISTER/\Reg_File_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.267  */98.766        */0.503         TX/DUT2/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.260  */98.766        */0.519         REGISTER/\Reg_File_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.254  */98.767        */0.516         TX/DUT2/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.255  */98.767        */0.515         FIFO/RD/\rptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.221  */98.771        */0.549         U_system_control/\TX_P_DATA_store_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.256  */98.773        */0.517         U_system_control/\storeadd_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.257  */98.775        */0.517         U_system_control/\storeadd_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.212  */98.775        */0.514         RX/DUT1/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.220  */98.776        */0.516         RSTSYNC2/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.221  */98.779        */0.505         RX/DUT7/stp_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.261  */98.785        */0.516         FIFO/WR/\w_binary_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.253  */98.786        */0.515         REGISTER/\RdData_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.263  */98.788        */0.505         TX/DUT1/\COUNT_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.217  */98.789        */0.514         RX/DUT5/\i_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.219  */98.790        */0.514         RX/DUT2/\bit_cnt_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.258  */98.790        */0.514         Data_sync/\sync_bus_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.260  */98.791        */0.512         TX/DUT3/par_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.221  */98.791        */0.520         clock_divider_RX/\counter_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.223  */98.791        */0.520         clock_divider_TX/\counter_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.221  */98.792        */0.519         clock_divider_RX/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.254  */98.793        */0.514         REGISTER/\RdData_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.224  */98.794        */0.519         clock_divider_TX/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.256  */98.794        */0.512         REGISTER/RdData_Valid_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.221  */98.794        */0.519         clock_divider_RX/\counter_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.265  */98.795        */0.514         REGISTER/\Reg_File_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.254  */98.796        */0.513         REGISTER/\RdData_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.264  */98.796        */0.509         FIFO/RD/\r_binary_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.262  */98.797        */0.514         RSTSYNC1/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.219  */98.797        */0.513         RX/DUT5/\P_DATA_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.259  */98.798        */0.513         Data_sync/\sync_bus_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.254  */98.798        */0.513         REGISTER/\RdData_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.262  */98.798        */0.514         FIFO/MEM/\Reg_File_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.218  */98.798        */0.512         RX/DUT5/\P_DATA_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.262  */98.799        */0.511         TX/DUT1/\S_DATA_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.258  */98.800        */0.511         FIFO/RD/\r_binary_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.225  */98.801        */0.518         clock_divider_TX/\counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.223  */98.801        */0.518         clock_divider_RX/\counter_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.245  */98.802        */0.525         FIFO/RD/rempty_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.256  */98.802        */0.512         REGISTER/\RdData_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.224  */98.802        */0.518         clock_divider_TX/\counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.225  */98.803        */0.517         clock_divider_TX/\counter_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.256  */98.803        */0.512         REGISTER/\RdData_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.225  */98.803        */0.517         clock_divider_TX/\counter_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.220  */98.804        */0.511         RX/DUT5/\P_DATA_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.264  */98.804        */0.511         REGISTER/\Reg_File_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.218  */98.805        */0.511         RX/DUT5/\P_DATA_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.260  */98.805        */0.512         Data_sync/\sync_bus_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.260  */98.806        */0.510         REGISTER/\Reg_File_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.261  */98.807        */0.510         FIFO/MEM/\Reg_File_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.260  */98.807        */0.510         REGISTER/\Reg_File_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.220  */98.808        */0.511         RX/DUT5/\P_DATA_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.258  */98.808        */0.511         FIFO/MEM/\Reg_File_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.265  */98.808        */0.511         REGISTER/\Reg_File_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.260  */98.808        */0.510         FIFO/MEM/\Reg_File_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.259  */98.809        */0.510         FIFO/MEM/\Reg_File_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.223  */98.809        */0.511         RX/DUT2/\edge_cnt_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.225  */98.810        */0.510         RX/DUT3/\majority_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.263  */98.810        */0.511         REGISTER/\Reg_File_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.220  */98.810        */0.510         RX/DUT5/\P_DATA_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.262  */98.810        */0.511         REGISTER/\Reg_File_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.267  */98.811        */0.503         TX/DUT1/\COUNT_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.264  */98.811        */0.510         FIFO/MEM/\Reg_File_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.259  */98.811        */0.509         FIFO/MEM/\Reg_File_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.220  */98.811        */0.510         RX/DUT5/\P_DATA_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.262  */98.812        */0.510         FIFO/MEM/\Reg_File_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.265  */98.812        */0.510         REGISTER/\Reg_File_reg[9][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.218  */98.812        */0.507         RX/DUT4/par_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.262  */98.812        */0.510         Data_sync/\sync_bus_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.267  */98.813        */0.510         REGISTER/\Reg_File_reg[12][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.261  */98.813        */0.509         FIFO/MEM/\Reg_File_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.262  */98.813        */0.510         REGISTER/\Reg_File_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.260  */98.814        */0.510         REGISTER/\Reg_File_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.261  */98.814        */0.509         FIFO/MEM/\Reg_File_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.270  */98.814        */0.510         REGISTER/\Reg_File_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.269  */98.814        */0.511         FIFO/MEM/\Reg_File_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.261  */98.814        */0.509         REGISTER/\Reg_File_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.260  */98.814        */0.509         FIFO/MEM/\Reg_File_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.260  */98.814        */0.510         REGISTER/\Reg_File_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.262  */98.814        */0.510         Data_sync/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.263  */98.815        */0.509         FIFO/MEM/\Reg_File_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.265  */98.815        */0.511         REGISTER/\Reg_File_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.259  */98.815        */0.510         FIFO/MEM/\Reg_File_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.261  */98.815        */0.510         REGISTER/\Reg_File_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.265  */98.815        */0.510         U_system_control/RX_D_VLD_delayed_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.260  */98.815        */0.510         REGISTER/\Reg_File_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.225  */98.816        */0.515         clock_divider_RX/\counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.270  */98.816        */0.510         FIFO/MEM/\Reg_File_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.266  */98.816        */0.509         REGISTER/\Reg_File_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.259  */98.816        */0.509         REGISTER/\RdData_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.263  */98.816        */0.509         REGISTER/\Reg_File_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.266  */98.816        */0.510         REGISTER/\Reg_File_reg[12][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.265  */98.816        */0.510         REGISTER/\Reg_File_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.265  */98.816        */0.509         REGISTER/\Reg_File_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.260  */98.817        */0.510         REGISTER/\Reg_File_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.228  */98.817        */0.515         clock_divider_TX/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.263  */98.818        */0.509         REGISTER/\Reg_File_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.259  */98.818        */0.510         FIFO/MEM/\Reg_File_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.262  */98.818        */0.510         FIFO/MEM/\Reg_File_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.259  */98.818        */0.509         REGISTER/\RdData_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.265  */98.818        */0.510         REGISTER/\Reg_File_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.270  */98.818        */0.510         FIFO/MEM/\Reg_File_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.257  */98.819        */0.509         REGISTER/\Reg_File_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.266  */98.819        */0.509         REGISTER/\Reg_File_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.262  */98.819        */0.510         FIFO/MEM/\Reg_File_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.260  */98.819        */0.509         FIFO/MEM/\Reg_File_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.264  */98.819        */0.509         REGISTER/\Reg_File_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.269  */98.819        */0.509         REGISTER/\Reg_File_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.271  */98.819        */0.509         REGISTER/\Reg_File_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.265  */98.819        */0.507         TX/DUT2/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.271  */98.819        */0.509         REGISTER/\Reg_File_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.262  */98.820        */0.509         REGISTER/\Reg_File_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.261  */98.820        */0.510         FIFO/MEM/\Reg_File_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.266  */98.820        */0.509         FIFO/MEM/\Reg_File_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.268  */98.820        */0.508         REGISTER/\Reg_File_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.260  */98.820        */0.509         FIFO/MEM/\Reg_File_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.265  */98.820        */0.509         REGISTER/\Reg_File_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.261  */98.821        */0.509         REGISTER/\Reg_File_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.270  */98.821        */0.509         REGISTER/\Reg_File_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.261  */98.821        */0.509         REGISTER/\Reg_File_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.268  */98.821        */0.509         FIFO/MEM/\Reg_File_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.266  */98.821        */0.509         REGISTER/\Reg_File_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.262  */98.821        */0.508         FIFO/MEM/\Reg_File_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.270  */98.821        */0.509         REGISTER/\Reg_File_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.260  */98.821        */0.509         REGISTER/\Reg_File_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.267  */98.821        */0.509         REGISTER/\Reg_File_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.269  */98.822        */0.510         REGISTER/\Reg_File_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.263  */98.822        */0.509         FIFO/MEM/\Reg_File_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.265  */98.822        */0.508         REGISTER/\Reg_File_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.270  */98.822        */0.508         REGISTER/\Reg_File_reg[11][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.263  */98.822        */0.508         FIFO/MEM/\Reg_File_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.226  */98.822        */0.514         clock_divider_RX/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.264  */98.822        */0.506         FIFO/sync_w2r/\sync_reg_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.267  */98.822        */0.509         FIFO/MEM/\Reg_File_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.265  */98.822        */0.508         FIFO/WR/wfull_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.271  */98.822        */0.508         REGISTER/\Reg_File_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.270  */98.822        */0.508         REGISTER/\Reg_File_reg[12][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.269  */98.823        */0.508         REGISTER/\Reg_File_reg[10][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.260  */98.823        */0.509         FIFO/MEM/\Reg_File_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.259  */98.823        */0.508         REGISTER/\Reg_File_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.267  */98.823        */0.508         REGISTER/\Reg_File_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.270  */98.823        */0.508         REGISTER/\Reg_File_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.263  */98.823        */0.508         REGISTER/\Reg_File_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.262  */98.823        */0.508         REGISTER/\Reg_File_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.270  */98.823        */0.509         REGISTER/\Reg_File_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.269  */98.823        */0.509         REGISTER/\Reg_File_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.270  */98.823        */0.509         REGISTER/\Reg_File_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.266  */98.823        */0.509         FIFO/MEM/\Reg_File_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.267  */98.823        */0.506         TX/DUT1/\S_DATA_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.268  */98.823        */0.509         FIFO/MEM/\Reg_File_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.264  */98.823        */0.507         FIFO/sync_w2r/\sync_reg_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.264  */98.824        */0.509         FIFO/MEM/\Reg_File_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.264  */98.824        */0.508         REGISTER/\Reg_File_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.269  */98.824        */0.509         REGISTER/\Reg_File_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.264  */98.824        */0.509         FIFO/MEM/\Reg_File_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.264  */98.824        */0.509         REGISTER/\Reg_File_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.269  */98.824        */0.509         REGISTER/\Reg_File_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.266  */98.824        */0.509         FIFO/MEM/\Reg_File_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.263  */98.824        */0.509         FIFO/MEM/\Reg_File_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.268  */98.824        */0.510         FIFO/MEM/\Reg_File_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.270  */98.824        */0.509         FIFO/MEM/\Reg_File_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.262  */98.824        */0.508         REGISTER/\Reg_File_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.262  */98.824        */0.508         REGISTER/\Reg_File_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.264  */98.824        */0.508         FIFO/sync_r2w/\sync_reg_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.267  */98.824        */0.508         REGISTER/\Reg_File_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.261  */98.824        */0.509         FIFO/MEM/\Reg_File_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.267  */98.824        */0.508         REGISTER/\Reg_File_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.266  */98.824        */0.509         REGISTER/\Reg_File_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.267  */98.825        */0.509         FIFO/MEM/\Reg_File_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.269  */98.825        */0.508         FIFO/MEM/\Reg_File_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.271  */98.825        */0.508         FIFO/MEM/\Reg_File_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.261  */98.825        */0.509         REGISTER/\Reg_File_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.264  */98.825        */0.506         FIFO/sync_w2r/\sync_reg_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.262  */98.825        */0.508         REGISTER/\Reg_File_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.266  */98.825        */0.509         FIFO/MEM/\Reg_File_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.271  */98.825        */0.508         FIFO/MEM/\Reg_File_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.261  */98.825        */0.508         FIFO/MEM/\Reg_File_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.263  */98.826        */0.508         FIFO/MEM/\Reg_File_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.271  */98.826        */0.508         REGISTER/\Reg_File_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.268  */98.826        */0.508         REGISTER/\Reg_File_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.269  */98.826        */0.507         REGISTER/\Reg_File_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.271  */98.826        */0.508         FIFO/MEM/\Reg_File_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.271  */98.826        */0.508         REGISTER/\Reg_File_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.266  */98.826        */0.508         REGISTER/\Reg_File_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.270  */98.826        */0.508         REGISTER/\Reg_File_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.267  */98.826        */0.508         REGISTER/\Reg_File_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.266  */98.826        */0.507         FIFO/MEM/\Reg_File_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.266  */98.826        */0.509         U_system_control/\store_ALU_OUT_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.268  */98.826        */0.506         TX/DUT1/\S_DATA_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.266  */98.826        */0.508         REGISTER/\Reg_File_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.271  */98.826        */0.508         REGISTER/\Reg_File_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.262  */98.826        */0.508         REGISTER/\Reg_File_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.268  */98.827        */0.506         TX/DUT1/\S_DATA_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.269  */98.827        */0.510         FIFO/MEM/\Reg_File_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.258  */98.827        */0.513         pulse_gen/pls_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.264  */98.827        */0.508         REGISTER/\Reg_File_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.270  */98.827        */0.506         REGISTER/\Reg_File_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.266  */98.827        */0.509         U_system_control/\storeadd_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.269  */98.827        */0.508         REGISTER/\Reg_File_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.265  */98.827        */0.507         REGISTER/\Reg_File_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.261  */98.827        */0.508         FIFO/MEM/\Reg_File_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.263  */98.827        */0.508         REGISTER/\Reg_File_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.269  */98.827        */0.509         FIFO/MEM/\Reg_File_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.267  */98.828        */0.508         REGISTER/\Reg_File_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.265  */98.828        */0.507         FIFO/MEM/\Reg_File_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.263  */98.828        */0.508         FIFO/MEM/\Reg_File_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.268  */98.828        */0.509         FIFO/MEM/\Reg_File_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.271  */98.828        */0.508         FIFO/MEM/\Reg_File_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.265  */98.828        */0.506         FIFO/sync_w2r/\sync_reg_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.266  */98.828        */0.508         U_system_control/\store_ALU_OUT_reg[13] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.262  */98.828        */0.508         REGISTER/\Reg_File_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.268  */98.829        */0.508         REGISTER/\Reg_File_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.266  */98.829        */0.508         FIFO/MEM/\Reg_File_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.270  */98.829        */0.507         REGISTER/\Reg_File_reg[12][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.265  */98.829        */0.508         REGISTER/\Reg_File_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.262  */98.829        */0.508         REGISTER/\Reg_File_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.272  */98.829        */0.508         REGISTER/\Reg_File_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.266  */98.829        */0.508         FIFO/sync_r2w/\sync_reg_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.270  */98.829        */0.509         FIFO/MEM/\Reg_File_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.262  */98.829        */0.508         U_system_control/\store_ALU_OUT_reg[15] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.271  */98.829        */0.508         REGISTER/\Reg_File_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.269  */98.830        */0.509         FIFO/MEM/\Reg_File_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.268  */98.830        */0.509         FIFO/MEM/\Reg_File_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.268  */98.830        */0.506         TX/DUT1/\S_DATA_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.270  */98.831        */0.507         REGISTER/\Reg_File_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.264  */98.831        */0.507         U_system_control/\store_ALU_OUT_reg[10] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.228  */98.831        */0.507         RX/DUT3/sampled_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.271  */98.831        */0.508         REGISTER/\Reg_File_reg[10][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.268  */98.831        */0.505         TX/DUT1/\S_DATA_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.271  */98.832        */0.508         REGISTER/\Reg_File_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.264  */98.832        */0.507         REGISTER/\Reg_File_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.270  */98.832        */0.509         REGISTER/\Reg_File_reg[14][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.270  */98.832        */0.509         FIFO/MEM/\Reg_File_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.266  */98.832        */0.505         pulse_gen/rcv_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.271  */98.832        */0.508         FIFO/MEM/\Reg_File_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.269  */98.833        */0.505         TX/DUT1/\S_DATA_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.269  */98.834        */0.508         FIFO/MEM/\Reg_File_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.265  */98.834        */0.507         U_system_control/\store_ALU_OUT_reg[14] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.267  */98.834        */0.508         FIFO/MEM/\Reg_File_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.267  */98.835        */0.505         TX/DUT1/SER_DONE_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.267  */98.837        */0.507         FIFO/WR/\wptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.268  */98.837        */0.507         U_system_control/\store_ALU_OUT_reg[12] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.270  */98.838        */0.508         FIFO/MEM/\Reg_File_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.265  */98.839        */0.506         U_system_control/\store_ALU_OUT_reg[11] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.271  */98.840        */0.507         REGISTER/\Reg_File_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.267  */98.842        */0.506         FIFO/WR/\wptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.272  */98.842        */0.506         FIFO/sync_r2w/\sync_reg_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.266  */98.845        */0.505         Data_sync/enable_pulse_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.267  */98.847        */0.503         FIFO/RD/\rptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.260  */98.847        */0.510         TX/DUT1/\COUNT_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.267  */98.847        */0.503         FIFO/RD/\rptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.271  */98.848        */0.500         TX/DUT1/SER_DATA_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.272  */98.848        */0.506         FIFO/WR/\w_binary_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.268  */98.850        */0.505         FIFO/sync_r2w/\sync_reg_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.268  */98.851        */0.504         FIFO/sync_r2w/\sync_reg_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.268  */98.854        */0.502         FIFO/sync_w2r/\sync_reg_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.268  */98.854        */0.502         FIFO/sync_w2r/\sync_reg_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.269  */98.855        */0.502         FIFO/RD/\rptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.268  */98.855        */0.502         FIFO/sync_w2r/\sync_reg_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.268  */98.855        */0.504         Data_sync/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.269  */98.857        */0.502         FIFO/sync_w2r/\sync_reg_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.274  */98.857        */0.504         FIFO/sync_r2w/\sync_reg_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.270  */98.857        */0.503         FIFO/WR/\wptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.273  */98.858        */0.504         FIFO/sync_r2w/\sync_reg_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.270  */98.860        */0.503         FIFO/sync_r2w/\sync_reg_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.276  */98.861        */0.499         RSTSYNC1/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.211  */98.907        */0.559         U_system_control/\TX_P_DATA_store_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.213  */98.910        */0.559         U_system_control/\TX_P_DATA_store_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.211  */98.910        */0.559         U_system_control/\TX_P_DATA_store_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.211  */98.910        */0.558         U_system_control/\TX_P_DATA_store_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.213  */98.912        */0.559         U_system_control/\TX_P_DATA_store_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.212  */98.915        */0.558         U_system_control/\TX_P_DATA_store_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.217  */98.917        */0.558         U_system_control/\TX_P_DATA_store_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.373  */98.931        */0.398         pulse_gen/pls_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.257  */98.944        */0.519         U_system_control/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.375  */98.944        */0.396         FIFO/sync_w2r/\sync_reg_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.375  */98.950        */0.395         FIFO/sync_w2r/\sync_reg_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.377  */98.957        */0.396         FIFO/sync_r2w/\sync_reg_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.376  */98.957        */0.396         FIFO/sync_r2w/\sync_reg_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.381  */98.957        */0.397         FIFO/sync_r2w/\sync_reg_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.376  */98.959        */0.394         FIFO/sync_w2r/\sync_reg_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.377  */98.963        */0.393         FIFO/sync_w2r/\sync_reg_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.377  */98.963        */0.393         FIFO/sync_w2r/\sync_reg_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.377  */98.964        */0.393         FIFO/sync_w2r/\sync_reg_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.379  */98.964        */0.395         FIFO/sync_r2w/\sync_reg_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.378  */98.966        */0.393         FIFO/sync_w2r/\sync_reg_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.378  */98.966        */0.393         FIFO/sync_w2r/\sync_reg_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	101.213  */99.013        */0.529         clock_divider_RX/flag_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	101.217  */99.033        */0.525         clock_divider_TX/flag_reg/SI    1
RX_CLK(R)->RX_CLK(R)	218.347  214.858/*       54.259/*        framing_error    1
RX_CLK(R)->RX_CLK(R)	218.347  215.570/*       54.259/*        parity_error    1
TX_CLK(R)->TX_CLK(R)	6946.526 6942.873/*      1736.300/*      UART_TX_O    1
