Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: L:/Xilinx_201802/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d5515f00746f4da99ade4e4c35d2279c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot axi_isa_tb_behav xil_defaultlib.axi_isa_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port master_rst_drv [K:/sola/isa_controller_0802_tb/isa_controller_0802_tb.srcs/sources_1/imports/hdl/axi_isa_v1_0.v:105]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port master_isa_state [K:/sola/isa_controller_0802_tb/isa_controller_0802_tb.srcs/sources_1/imports/hdl/axi_isa_v1_0.v:142]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port master_isa_sa_in [K:/sola/isa_controller_0802_tb/isa_controller_0802_tb.srcs/sources_1/imports/hdl/axi_isa_v1_0.v:143]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port master_isa_sd_in [K:/sola/isa_controller_0802_tb/isa_controller_0802_tb.srcs/sources_1/imports/hdl/axi_isa_v1_0.v:144]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port isa_status [K:/sola/isa_controller_0802_tb/isa_controller_0802_tb.srcs/sources_1/imports/hdl/axi_isa_v1_0.v:146]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi_isa_v1_0_S00_AXI_default
Compiling module xil_defaultlib.ISA_Controller
Compiling module xil_defaultlib.axi_isa_v1_0
Compiling module xil_defaultlib.axi_isa_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot axi_isa_tb_behav
