#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Nov  1 15:32:15 2023
# Process ID: 21380
# Current directory: C:/logic_circuit_experiment/week9_practice/xilinx/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent34772 C:\logic_circuit_experiment\week9_practice\xilinx\project\project.xpr
# Log file: C:/logic_circuit_experiment/week9_practice/xilinx/project/vivado.log
# Journal file: C:/logic_circuit_experiment/week9_practice/xilinx/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/logic_circuit_experiment/week9_practice/xilinx/project/project.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/sources_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1017.309 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7s75fgga484-1
Top: practice9_2
INFO: [Device 21-403] Loading part xc7s75fgga484-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1338.348 ; gain = 234.723
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'practice9_2' [C:/logic_circuit_experiment/week9_practice/xilinx/practice9_2.v:20]
INFO: [Synth 8-6157] synthesizing module 'mx_4bit_2x1' [C:/logic_circuit_experiment/week9_practice/xilinx/mx_4bit_2x1.v:20]
INFO: [Synth 8-6155] done synthesizing module 'mx_4bit_2x1' (1#1) [C:/logic_circuit_experiment/week9_practice/xilinx/mx_4bit_2x1.v:20]
INFO: [Synth 8-6157] synthesizing module 'b2seg' [C:/logic_circuit_experiment/week9_practice/xilinx/b2seg.v:20]
INFO: [Synth 8-6155] done synthesizing module 'b2seg' (2#1) [C:/logic_circuit_experiment/week9_practice/xilinx/b2seg.v:20]
INFO: [Synth 8-6157] synthesizing module 'mx_2x1' [C:/logic_circuit_experiment/week9_practice/xilinx/mx_2x1.v:20]
INFO: [Synth 8-6155] done synthesizing module 'mx_2x1' (3#1) [C:/logic_circuit_experiment/week9_practice/xilinx/mx_2x1.v:20]
INFO: [Synth 8-6157] synthesizing module 'd2b' [C:/logic_circuit_experiment/week9_practice/xilinx/d2b.v:20]
INFO: [Synth 8-6155] done synthesizing module 'd2b' (4#1) [C:/logic_circuit_experiment/week9_practice/xilinx/d2b.v:20]
INFO: [Synth 8-6157] synthesizing module 'trigger' [C:/logic_circuit_experiment/week9_practice/xilinx/trigger.v:20]
INFO: [Synth 8-6155] done synthesizing module 'trigger' (5#1) [C:/logic_circuit_experiment/week9_practice/xilinx/trigger.v:20]
INFO: [Synth 8-6157] synthesizing module 'four_bit_register' [C:/logic_circuit_experiment/week9_practice/xilinx/four_bit_register.v:20]
INFO: [Synth 8-6157] synthesizing module 'busmux_0' [C:/logic_circuit_experiment/week9_practice/xilinx/four_bit_register.v:128]
INFO: [Synth 8-6157] synthesizing module 'busmux_1' [C:/logic_circuit_experiment/week9_practice/xilinx/four_bit_register.v:138]
INFO: [Synth 8-6157] synthesizing module 'busmux_2' [C:/logic_circuit_experiment/week9_practice/xilinx/four_bit_register.v:148]
INFO: [Synth 8-6157] synthesizing module 'busmux_3' [C:/logic_circuit_experiment/week9_practice/xilinx/four_bit_register.v:158]
INFO: [Synth 8-6155] done synthesizing module 'four_bit_register' (6#1) [C:/logic_circuit_experiment/week9_practice/xilinx/four_bit_register.v:20]
INFO: [Synth 8-6157] synthesizing module 'count4' [C:/logic_circuit_experiment/week9_practice/xilinx/count4.v:20]
INFO: [Synth 8-6155] done synthesizing module 'count4' (7#1) [C:/logic_circuit_experiment/week9_practice/xilinx/count4.v:20]
INFO: [Synth 8-6155] done synthesizing module 'practice9_2' (8#1) [C:/logic_circuit_experiment/week9_practice/xilinx/practice9_2.v:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1399.613 ; gain = 295.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1399.613 ; gain = 295.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1399.613 ; gain = 295.988
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1399.613 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc]
WARNING: [Vivado 12-584] No ports matched 'din[9]'. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'din[8]'. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'din[7]'. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'din[6]'. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'din[5]'. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'din[4]'. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'din[3]'. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'din[2]'. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'din[1]'. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'din[0]'. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'din[0]'. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'din[1]'. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'din[2]'. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'din[3]'. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'din[4]'. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'din[5]'. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'din[6]'. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'din[7]'. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'din[8]'. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'din[9]'. [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc:20]
Finished Parsing XDC File [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/logic_circuit_experiment/week9_practice/xilinx/project/project.srcs/constrs_1/new/prc9_1.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/practice9_2_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1497.086 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 1508.855 ; gain = 405.230
25 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 1508.855 ; gain = 491.547
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov  1 15:43:29 2023...
