<def f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='456' ll='460' type='const uint32_t * llvm::TargetRegisterInfo::getCallPreservedMask(const llvm::MachineFunction &amp; MF, CallingConv::ID ) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='438'>/// Return a mask of call-preserved registers for the given calling convention
  /// on the current function. The mask should include all call-preserved
  /// aliases. This is used by the register allocator to determine which
  /// registers can be live across a call.
  ///
  /// The mask is an array containing (TRI::getNumRegs()+31)/32 entries.
  /// A set bit indicates that all bits of the corresponding register are
  /// preserved across the function call.  The bit mask is expected to be
  /// sub-register complete, i.e. if A is preserved, so are all its
  /// sub-registers.
  ///
  /// Bits are numbered from the LSB, so the bit for physical register Reg can
  /// be found as (Mask[Reg / 32] &gt;&gt; Reg % 32) &amp; 1.
  ///
  /// A NULL pointer means that no register mask will be used, and call
  /// instructions should use implicit-def operands to indicate call clobbered
  /// registers.
  ///</doc>
<use f='llvm/llvm/lib/CodeGen/FixupStatepointCallerSaved.cpp' l='573' u='c' c='_ZN12_GLOBAL__N_119StatepointProcessor7processERN4llvm12MachineInstrEb'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='921' u='c' c='_ZN4llvm8FastISel16selectPatchpointEPKNS_8CallInstE'/>
<use f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='451' u='c' c='_ZNK4llvm18TargetRegisterInfo20isCalleeSavedPhysRegENS_10MCRegisterERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='3318' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel13fastLowerCallERN4llvm8FastISel16CallLoweringInfoE'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp' l='208' c='_ZNK4llvm19AArch64RegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='139' c='_ZNK4llvm14SIRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='124' c='_ZNK4llvm19ARMBaseRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMCallLowering.cpp' l='539' u='c' c='_ZNK4llvm15ARMCallLowering9lowerCallERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='2282' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel14ARMEmitLibcallEPKN4llvm11InstructionENS1_5RTLIB7LibcallE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='2426' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel10SelectCallEPKN4llvm11InstructionEPKc'/>
<use f='llvm/llvm/lib/Target/AVR/AVRISelLowering.cpp' l='1320' u='c' c='_ZNK4llvm17AVRTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<ovr f='llvm/llvm/lib/Target/AVR/AVRRegisterInfo.cpp' l='46' c='_ZNK4llvm15AVRRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonRegisterInfo.cpp' l='129' c='_ZNK4llvm19HexagonRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj'/>
<ovr f='llvm/llvm/lib/Target/Lanai/LanaiRegisterInfo.cpp' l='264' c='_ZNK4llvm17LanaiRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj'/>
<use f='llvm/llvm/lib/Target/Mips/MipsCallLowering.cpp' l='546' u='c' c='_ZNK4llvm16MipsCallLowering9lowerCallERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsFastISel.cpp' l='1569' u='c' c='_ZN12_GLOBAL__N_112MipsFastISel13fastLowerCallERN4llvm8FastISel16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='3064' u='c' c='_ZNK4llvm18MipsTargetLowering11getOpndListERNS_15SmallVectorImplINS_7SDValueEEERSt5dequeISt4pairIjS2_ESaIS7_EEbbbbRNS_14TargetLowering16CallLoweringInfoES2_S2_'/>
<ovr f='llvm/llvm/lib/Target/Mips/MipsRegisterInfo.cpp' l='124' c='_ZNK4llvm16MipsRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCFastISel.cpp' l='1685' u='c' c='_ZN12_GLOBAL__N_111PPCFastISel13fastLowerCallERN4llvm8FastISel16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='5261' u='c' c='_ZL17buildCallOperandsRN4llvm15SmallVectorImplINS_7SDValueEEENS_17PPCTargetLowering9CallFlagsERKNS_5SDLocERNS_12SelectionDAGERNS_11SmallVectorISt4pair1255907'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp' l='222' c='_ZNK4llvm15PPCRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='3862' u='c' c='_ZNK4llvm19RISCVTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<ovr f='llvm/llvm/lib/Target/RISCV/RISCVRegisterInfo.cpp' l='205' c='_ZNK4llvm17RISCVRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj'/>
<ovr f='llvm/llvm/lib/Target/Sparc/SparcRegisterInfo.cpp' l='44' c='_ZNK4llvm17SparcRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='1669' u='c' c='_ZNK4llvm21SystemZTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='3088' u='c' c='_ZNK4llvm21SystemZTargetLowering17lowerTLSGetOffsetEPNS_19GlobalAddressSDNodeERNS_12SelectionDAGEjNS_7SDValueE'/>
<ovr f='llvm/llvm/lib/Target/SystemZ/SystemZRegisterInfo.cpp' l='209' c='_ZNK4llvm19SystemZRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj'/>
<use f='llvm/llvm/lib/Target/X86/X86FastISel.cpp' l='3547' u='c' c='_ZN12_GLOBAL__N_111X86FastISel13fastLowerCallERN4llvm8FastISel16CallLoweringInfoE'/>
<ovr f='llvm/llvm/lib/Target/X86/X86RegisterInfo.cpp' l='405' c='_ZNK4llvm15X86RegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj'/>
