;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* C0 */
C0_sts_sts_reg__0__MASK EQU 0x01
C0_sts_sts_reg__0__POS EQU 0
C0_sts_sts_reg__1__MASK EQU 0x02
C0_sts_sts_reg__1__POS EQU 1
C0_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
C0_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
C0_sts_sts_reg__2__MASK EQU 0x04
C0_sts_sts_reg__2__POS EQU 2
C0_sts_sts_reg__3__MASK EQU 0x08
C0_sts_sts_reg__3__POS EQU 3
C0_sts_sts_reg__4__MASK EQU 0x10
C0_sts_sts_reg__4__POS EQU 4
C0_sts_sts_reg__5__MASK EQU 0x20
C0_sts_sts_reg__5__POS EQU 5
C0_sts_sts_reg__6__MASK EQU 0x40
C0_sts_sts_reg__6__POS EQU 6
C0_sts_sts_reg__7__MASK EQU 0x80
C0_sts_sts_reg__7__POS EQU 7
C0_sts_sts_reg__MASK EQU 0xFF
C0_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB05_MSK
C0_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
C0_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB05_ST

/* C1 */
C1_sts_sts_reg__0__MASK EQU 0x01
C1_sts_sts_reg__0__POS EQU 0
C1_sts_sts_reg__1__MASK EQU 0x02
C1_sts_sts_reg__1__POS EQU 1
C1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
C1_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
C1_sts_sts_reg__2__MASK EQU 0x04
C1_sts_sts_reg__2__POS EQU 2
C1_sts_sts_reg__3__MASK EQU 0x08
C1_sts_sts_reg__3__POS EQU 3
C1_sts_sts_reg__4__MASK EQU 0x10
C1_sts_sts_reg__4__POS EQU 4
C1_sts_sts_reg__5__MASK EQU 0x20
C1_sts_sts_reg__5__POS EQU 5
C1_sts_sts_reg__6__MASK EQU 0x40
C1_sts_sts_reg__6__POS EQU 6
C1_sts_sts_reg__7__MASK EQU 0x80
C1_sts_sts_reg__7__POS EQU 7
C1_sts_sts_reg__MASK EQU 0xFF
C1_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB05_MSK
C1_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
C1_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB05_ST

/* R0 */
R0_sts_sts_reg__0__MASK EQU 0x01
R0_sts_sts_reg__0__POS EQU 0
R0_sts_sts_reg__1__MASK EQU 0x02
R0_sts_sts_reg__1__POS EQU 1
R0_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
R0_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
R0_sts_sts_reg__2__MASK EQU 0x04
R0_sts_sts_reg__2__POS EQU 2
R0_sts_sts_reg__3__MASK EQU 0x08
R0_sts_sts_reg__3__POS EQU 3
R0_sts_sts_reg__4__MASK EQU 0x10
R0_sts_sts_reg__4__POS EQU 4
R0_sts_sts_reg__5__MASK EQU 0x20
R0_sts_sts_reg__5__POS EQU 5
R0_sts_sts_reg__6__MASK EQU 0x40
R0_sts_sts_reg__6__POS EQU 6
R0_sts_sts_reg__7__MASK EQU 0x80
R0_sts_sts_reg__7__POS EQU 7
R0_sts_sts_reg__MASK EQU 0xFF
R0_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB07_MSK
R0_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
R0_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB07_ST

/* R1 */
R1_sts_sts_reg__0__MASK EQU 0x01
R1_sts_sts_reg__0__POS EQU 0
R1_sts_sts_reg__1__MASK EQU 0x02
R1_sts_sts_reg__1__POS EQU 1
R1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
R1_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
R1_sts_sts_reg__2__MASK EQU 0x04
R1_sts_sts_reg__2__POS EQU 2
R1_sts_sts_reg__3__MASK EQU 0x08
R1_sts_sts_reg__3__POS EQU 3
R1_sts_sts_reg__4__MASK EQU 0x10
R1_sts_sts_reg__4__POS EQU 4
R1_sts_sts_reg__5__MASK EQU 0x20
R1_sts_sts_reg__5__POS EQU 5
R1_sts_sts_reg__6__MASK EQU 0x40
R1_sts_sts_reg__6__POS EQU 6
R1_sts_sts_reg__7__MASK EQU 0x80
R1_sts_sts_reg__7__POS EQU 7
R1_sts_sts_reg__MASK EQU 0xFF
R1_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB07_MSK
R1_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
R1_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
R1_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
R1_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
R1_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
R1_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB07_ST

/* USB */
USB_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_arb_int__INTC_MASK EQU 0x400000
USB_arb_int__INTC_NUMBER EQU 22
USB_arb_int__INTC_PRIOR_NUM EQU 7
USB_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USB_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_bus_reset__INTC_MASK EQU 0x800000
USB_bus_reset__INTC_NUMBER EQU 23
USB_bus_reset__INTC_PRIOR_NUM EQU 7
USB_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USB_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USB_Dm__0__MASK EQU 0x80
USB_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USB_Dm__0__PORT EQU 15
USB_Dm__0__SHIFT EQU 7
USB_Dm__AG EQU CYREG_PRT15_AG
USB_Dm__AMUX EQU CYREG_PRT15_AMUX
USB_Dm__BIE EQU CYREG_PRT15_BIE
USB_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USB_Dm__BYP EQU CYREG_PRT15_BYP
USB_Dm__CTL EQU CYREG_PRT15_CTL
USB_Dm__DM0 EQU CYREG_PRT15_DM0
USB_Dm__DM1 EQU CYREG_PRT15_DM1
USB_Dm__DM2 EQU CYREG_PRT15_DM2
USB_Dm__DR EQU CYREG_PRT15_DR
USB_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USB_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USB_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USB_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USB_Dm__MASK EQU 0x80
USB_Dm__PORT EQU 15
USB_Dm__PRT EQU CYREG_PRT15_PRT
USB_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USB_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USB_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USB_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USB_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USB_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USB_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USB_Dm__PS EQU CYREG_PRT15_PS
USB_Dm__SHIFT EQU 7
USB_Dm__SLW EQU CYREG_PRT15_SLW
USB_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USB_Dp__0__MASK EQU 0x40
USB_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USB_Dp__0__PORT EQU 15
USB_Dp__0__SHIFT EQU 6
USB_Dp__AG EQU CYREG_PRT15_AG
USB_Dp__AMUX EQU CYREG_PRT15_AMUX
USB_Dp__BIE EQU CYREG_PRT15_BIE
USB_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USB_Dp__BYP EQU CYREG_PRT15_BYP
USB_Dp__CTL EQU CYREG_PRT15_CTL
USB_Dp__DM0 EQU CYREG_PRT15_DM0
USB_Dp__DM1 EQU CYREG_PRT15_DM1
USB_Dp__DM2 EQU CYREG_PRT15_DM2
USB_Dp__DR EQU CYREG_PRT15_DR
USB_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USB_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USB_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USB_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USB_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USB_Dp__MASK EQU 0x40
USB_Dp__PORT EQU 15
USB_Dp__PRT EQU CYREG_PRT15_PRT
USB_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USB_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USB_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USB_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USB_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USB_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USB_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USB_Dp__PS EQU CYREG_PRT15_PS
USB_Dp__SHIFT EQU 6
USB_Dp__SLW EQU CYREG_PRT15_SLW
USB_Dp__SNAP EQU CYREG_PICU_15_SNAP_15
USB_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_dp_int__INTC_MASK EQU 0x1000
USB_dp_int__INTC_NUMBER EQU 12
USB_dp_int__INTC_PRIOR_NUM EQU 7
USB_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USB_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_0__INTC_MASK EQU 0x1000000
USB_ep_0__INTC_NUMBER EQU 24
USB_ep_0__INTC_PRIOR_NUM EQU 7
USB_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USB_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_1__INTC_MASK EQU 0x10
USB_ep_1__INTC_NUMBER EQU 4
USB_ep_1__INTC_PRIOR_NUM EQU 7
USB_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
USB_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_2__INTC_MASK EQU 0x20
USB_ep_2__INTC_NUMBER EQU 5
USB_ep_2__INTC_PRIOR_NUM EQU 7
USB_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
USB_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_3__INTC_MASK EQU 0x80
USB_ep_3__INTC_NUMBER EQU 7
USB_ep_3__INTC_PRIOR_NUM EQU 7
USB_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
USB_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_ep_8__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_8__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_8__INTC_MASK EQU 0x100
USB_ep_8__INTC_NUMBER EQU 8
USB_ep_8__INTC_PRIOR_NUM EQU 7
USB_ep_8__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_8
USB_ep_8__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_8__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USB_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USB_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USB_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USB_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USB_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USB_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USB_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USB_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USB_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USB_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USB_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USB_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USB_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USB_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USB_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USB_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USB_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USB_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USB_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USB_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USB_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USB_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USB_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USB_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USB_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USB_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USB_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USB_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USB_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USB_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USB_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USB_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USB_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USB_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USB_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USB_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USB_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USB_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USB_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USB_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USB_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USB_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USB_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USB_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USB_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USB_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USB_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USB_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USB_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USB_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USB_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USB_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USB_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USB_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USB_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USB_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USB_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USB_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USB_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USB_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USB_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USB_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USB_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USB_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USB_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USB_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USB_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USB_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USB_USB__CR0 EQU CYREG_USB_CR0
USB_USB__CR1 EQU CYREG_USB_CR1
USB_USB__CWA EQU CYREG_USB_CWA
USB_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USB_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USB_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USB_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USB_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USB_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USB_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USB_USB__EP0_CR EQU CYREG_USB_EP0_CR
USB_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USB_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USB_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USB_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USB_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USB_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USB_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USB_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USB_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USB_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USB_USB__PM_ACT_MSK EQU 0x01
USB_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USB_USB__PM_STBY_MSK EQU 0x01
USB_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USB_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USB_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USB_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USB_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USB_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USB_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USB_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USB_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USB_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USB_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USB_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USB_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USB_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USB_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USB_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USB_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USB_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USB_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USB_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USB_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USB_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USB_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USB_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USB_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USB_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USB_USB__SOF0 EQU CYREG_USB_SOF0
USB_USB__SOF1 EQU CYREG_USB_SOF1
USB_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USB_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USB_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1
USB_VBUS__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
USB_VBUS__0__MASK EQU 0x10
USB_VBUS__0__PC EQU CYREG_IO_PC_PRT15_PC4
USB_VBUS__0__PORT EQU 15
USB_VBUS__0__SHIFT EQU 4
USB_VBUS__AG EQU CYREG_PRT15_AG
USB_VBUS__AMUX EQU CYREG_PRT15_AMUX
USB_VBUS__BIE EQU CYREG_PRT15_BIE
USB_VBUS__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USB_VBUS__BYP EQU CYREG_PRT15_BYP
USB_VBUS__CTL EQU CYREG_PRT15_CTL
USB_VBUS__DM0 EQU CYREG_PRT15_DM0
USB_VBUS__DM1 EQU CYREG_PRT15_DM1
USB_VBUS__DM2 EQU CYREG_PRT15_DM2
USB_VBUS__DR EQU CYREG_PRT15_DR
USB_VBUS__INP_DIS EQU CYREG_PRT15_INP_DIS
USB_VBUS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USB_VBUS__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USB_VBUS__LCD_EN EQU CYREG_PRT15_LCD_EN
USB_VBUS__MASK EQU 0x10
USB_VBUS__PORT EQU 15
USB_VBUS__PRT EQU CYREG_PRT15_PRT
USB_VBUS__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USB_VBUS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USB_VBUS__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USB_VBUS__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USB_VBUS__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USB_VBUS__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USB_VBUS__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USB_VBUS__PS EQU CYREG_PRT15_PS
USB_VBUS__SHIFT EQU 4
USB_VBUS__SLW EQU CYREG_PRT15_SLW

/* Cols0 */
Cols0__0__AG EQU CYREG_PRT3_AG
Cols0__0__AMUX EQU CYREG_PRT3_AMUX
Cols0__0__BIE EQU CYREG_PRT3_BIE
Cols0__0__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Cols0__0__BYP EQU CYREG_PRT3_BYP
Cols0__0__CTL EQU CYREG_PRT3_CTL
Cols0__0__DM0 EQU CYREG_PRT3_DM0
Cols0__0__DM1 EQU CYREG_PRT3_DM1
Cols0__0__DM2 EQU CYREG_PRT3_DM2
Cols0__0__DR EQU CYREG_PRT3_DR
Cols0__0__INP_DIS EQU CYREG_PRT3_INP_DIS
Cols0__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Cols0__0__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Cols0__0__LCD_EN EQU CYREG_PRT3_LCD_EN
Cols0__0__MASK EQU 0x01
Cols0__0__PC EQU CYREG_PRT3_PC0
Cols0__0__PORT EQU 3
Cols0__0__PRT EQU CYREG_PRT3_PRT
Cols0__0__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Cols0__0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Cols0__0__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Cols0__0__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Cols0__0__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Cols0__0__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Cols0__0__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Cols0__0__PS EQU CYREG_PRT3_PS
Cols0__0__SHIFT EQU 0
Cols0__0__SLW EQU CYREG_PRT3_SLW
Cols0__1__AG EQU CYREG_PRT3_AG
Cols0__1__AMUX EQU CYREG_PRT3_AMUX
Cols0__1__BIE EQU CYREG_PRT3_BIE
Cols0__1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Cols0__1__BYP EQU CYREG_PRT3_BYP
Cols0__1__CTL EQU CYREG_PRT3_CTL
Cols0__1__DM0 EQU CYREG_PRT3_DM0
Cols0__1__DM1 EQU CYREG_PRT3_DM1
Cols0__1__DM2 EQU CYREG_PRT3_DM2
Cols0__1__DR EQU CYREG_PRT3_DR
Cols0__1__INP_DIS EQU CYREG_PRT3_INP_DIS
Cols0__1__INTTYPE EQU CYREG_PICU3_INTTYPE1
Cols0__1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Cols0__1__LCD_EN EQU CYREG_PRT3_LCD_EN
Cols0__1__MASK EQU 0x02
Cols0__1__PC EQU CYREG_PRT3_PC1
Cols0__1__PORT EQU 3
Cols0__1__PRT EQU CYREG_PRT3_PRT
Cols0__1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Cols0__1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Cols0__1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Cols0__1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Cols0__1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Cols0__1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Cols0__1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Cols0__1__PS EQU CYREG_PRT3_PS
Cols0__1__SHIFT EQU 1
Cols0__1__SLW EQU CYREG_PRT3_SLW
Cols0__2__AG EQU CYREG_PRT3_AG
Cols0__2__AMUX EQU CYREG_PRT3_AMUX
Cols0__2__BIE EQU CYREG_PRT3_BIE
Cols0__2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Cols0__2__BYP EQU CYREG_PRT3_BYP
Cols0__2__CTL EQU CYREG_PRT3_CTL
Cols0__2__DM0 EQU CYREG_PRT3_DM0
Cols0__2__DM1 EQU CYREG_PRT3_DM1
Cols0__2__DM2 EQU CYREG_PRT3_DM2
Cols0__2__DR EQU CYREG_PRT3_DR
Cols0__2__INP_DIS EQU CYREG_PRT3_INP_DIS
Cols0__2__INTTYPE EQU CYREG_PICU3_INTTYPE3
Cols0__2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Cols0__2__LCD_EN EQU CYREG_PRT3_LCD_EN
Cols0__2__MASK EQU 0x08
Cols0__2__PC EQU CYREG_PRT3_PC3
Cols0__2__PORT EQU 3
Cols0__2__PRT EQU CYREG_PRT3_PRT
Cols0__2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Cols0__2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Cols0__2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Cols0__2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Cols0__2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Cols0__2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Cols0__2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Cols0__2__PS EQU CYREG_PRT3_PS
Cols0__2__SHIFT EQU 3
Cols0__2__SLW EQU CYREG_PRT3_SLW
Cols0__3__AG EQU CYREG_PRT3_AG
Cols0__3__AMUX EQU CYREG_PRT3_AMUX
Cols0__3__BIE EQU CYREG_PRT3_BIE
Cols0__3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Cols0__3__BYP EQU CYREG_PRT3_BYP
Cols0__3__CTL EQU CYREG_PRT3_CTL
Cols0__3__DM0 EQU CYREG_PRT3_DM0
Cols0__3__DM1 EQU CYREG_PRT3_DM1
Cols0__3__DM2 EQU CYREG_PRT3_DM2
Cols0__3__DR EQU CYREG_PRT3_DR
Cols0__3__INP_DIS EQU CYREG_PRT3_INP_DIS
Cols0__3__INTTYPE EQU CYREG_PICU3_INTTYPE4
Cols0__3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Cols0__3__LCD_EN EQU CYREG_PRT3_LCD_EN
Cols0__3__MASK EQU 0x10
Cols0__3__PC EQU CYREG_PRT3_PC4
Cols0__3__PORT EQU 3
Cols0__3__PRT EQU CYREG_PRT3_PRT
Cols0__3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Cols0__3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Cols0__3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Cols0__3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Cols0__3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Cols0__3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Cols0__3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Cols0__3__PS EQU CYREG_PRT3_PS
Cols0__3__SHIFT EQU 4
Cols0__3__SLW EQU CYREG_PRT3_SLW
Cols0__4__AG EQU CYREG_PRT3_AG
Cols0__4__AMUX EQU CYREG_PRT3_AMUX
Cols0__4__BIE EQU CYREG_PRT3_BIE
Cols0__4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Cols0__4__BYP EQU CYREG_PRT3_BYP
Cols0__4__CTL EQU CYREG_PRT3_CTL
Cols0__4__DM0 EQU CYREG_PRT3_DM0
Cols0__4__DM1 EQU CYREG_PRT3_DM1
Cols0__4__DM2 EQU CYREG_PRT3_DM2
Cols0__4__DR EQU CYREG_PRT3_DR
Cols0__4__INP_DIS EQU CYREG_PRT3_INP_DIS
Cols0__4__INTTYPE EQU CYREG_PICU3_INTTYPE5
Cols0__4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Cols0__4__LCD_EN EQU CYREG_PRT3_LCD_EN
Cols0__4__MASK EQU 0x20
Cols0__4__PC EQU CYREG_PRT3_PC5
Cols0__4__PORT EQU 3
Cols0__4__PRT EQU CYREG_PRT3_PRT
Cols0__4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Cols0__4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Cols0__4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Cols0__4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Cols0__4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Cols0__4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Cols0__4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Cols0__4__PS EQU CYREG_PRT3_PS
Cols0__4__SHIFT EQU 5
Cols0__4__SLW EQU CYREG_PRT3_SLW
Cols0__5__AG EQU CYREG_PRT3_AG
Cols0__5__AMUX EQU CYREG_PRT3_AMUX
Cols0__5__BIE EQU CYREG_PRT3_BIE
Cols0__5__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Cols0__5__BYP EQU CYREG_PRT3_BYP
Cols0__5__CTL EQU CYREG_PRT3_CTL
Cols0__5__DM0 EQU CYREG_PRT3_DM0
Cols0__5__DM1 EQU CYREG_PRT3_DM1
Cols0__5__DM2 EQU CYREG_PRT3_DM2
Cols0__5__DR EQU CYREG_PRT3_DR
Cols0__5__INP_DIS EQU CYREG_PRT3_INP_DIS
Cols0__5__INTTYPE EQU CYREG_PICU3_INTTYPE6
Cols0__5__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Cols0__5__LCD_EN EQU CYREG_PRT3_LCD_EN
Cols0__5__MASK EQU 0x40
Cols0__5__PC EQU CYREG_PRT3_PC6
Cols0__5__PORT EQU 3
Cols0__5__PRT EQU CYREG_PRT3_PRT
Cols0__5__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Cols0__5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Cols0__5__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Cols0__5__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Cols0__5__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Cols0__5__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Cols0__5__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Cols0__5__PS EQU CYREG_PRT3_PS
Cols0__5__SHIFT EQU 6
Cols0__5__SLW EQU CYREG_PRT3_SLW
Cols0__6__AG EQU CYREG_PRT3_AG
Cols0__6__AMUX EQU CYREG_PRT3_AMUX
Cols0__6__BIE EQU CYREG_PRT3_BIE
Cols0__6__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Cols0__6__BYP EQU CYREG_PRT3_BYP
Cols0__6__CTL EQU CYREG_PRT3_CTL
Cols0__6__DM0 EQU CYREG_PRT3_DM0
Cols0__6__DM1 EQU CYREG_PRT3_DM1
Cols0__6__DM2 EQU CYREG_PRT3_DM2
Cols0__6__DR EQU CYREG_PRT3_DR
Cols0__6__INP_DIS EQU CYREG_PRT3_INP_DIS
Cols0__6__INTTYPE EQU CYREG_PICU3_INTTYPE7
Cols0__6__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Cols0__6__LCD_EN EQU CYREG_PRT3_LCD_EN
Cols0__6__MASK EQU 0x80
Cols0__6__PC EQU CYREG_PRT3_PC7
Cols0__6__PORT EQU 3
Cols0__6__PRT EQU CYREG_PRT3_PRT
Cols0__6__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Cols0__6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Cols0__6__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Cols0__6__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Cols0__6__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Cols0__6__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Cols0__6__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Cols0__6__PS EQU CYREG_PRT3_PS
Cols0__6__SHIFT EQU 7
Cols0__6__SLW EQU CYREG_PRT3_SLW
Cols0__7__AG EQU CYREG_PRT15_AG
Cols0__7__AMUX EQU CYREG_PRT15_AMUX
Cols0__7__BIE EQU CYREG_PRT15_BIE
Cols0__7__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Cols0__7__BYP EQU CYREG_PRT15_BYP
Cols0__7__CTL EQU CYREG_PRT15_CTL
Cols0__7__DM0 EQU CYREG_PRT15_DM0
Cols0__7__DM1 EQU CYREG_PRT15_DM1
Cols0__7__DM2 EQU CYREG_PRT15_DM2
Cols0__7__DR EQU CYREG_PRT15_DR
Cols0__7__INP_DIS EQU CYREG_PRT15_INP_DIS
Cols0__7__INTTYPE EQU CYREG_PICU15_INTTYPE0
Cols0__7__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Cols0__7__LCD_EN EQU CYREG_PRT15_LCD_EN
Cols0__7__MASK EQU 0x01
Cols0__7__PC EQU CYREG_IO_PC_PRT15_PC0
Cols0__7__PORT EQU 15
Cols0__7__PRT EQU CYREG_PRT15_PRT
Cols0__7__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Cols0__7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Cols0__7__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Cols0__7__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Cols0__7__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Cols0__7__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Cols0__7__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Cols0__7__PS EQU CYREG_PRT15_PS
Cols0__7__SHIFT EQU 0
Cols0__7__SLW EQU CYREG_PRT15_SLW

/* Cols1 */
Cols1__0__AG EQU CYREG_PRT15_AG
Cols1__0__AMUX EQU CYREG_PRT15_AMUX
Cols1__0__BIE EQU CYREG_PRT15_BIE
Cols1__0__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Cols1__0__BYP EQU CYREG_PRT15_BYP
Cols1__0__CTL EQU CYREG_PRT15_CTL
Cols1__0__DM0 EQU CYREG_PRT15_DM0
Cols1__0__DM1 EQU CYREG_PRT15_DM1
Cols1__0__DM2 EQU CYREG_PRT15_DM2
Cols1__0__DR EQU CYREG_PRT15_DR
Cols1__0__INP_DIS EQU CYREG_PRT15_INP_DIS
Cols1__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
Cols1__0__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Cols1__0__LCD_EN EQU CYREG_PRT15_LCD_EN
Cols1__0__MASK EQU 0x02
Cols1__0__PC EQU CYREG_IO_PC_PRT15_PC1
Cols1__0__PORT EQU 15
Cols1__0__PRT EQU CYREG_PRT15_PRT
Cols1__0__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Cols1__0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Cols1__0__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Cols1__0__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Cols1__0__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Cols1__0__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Cols1__0__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Cols1__0__PS EQU CYREG_PRT15_PS
Cols1__0__SHIFT EQU 1
Cols1__0__SLW EQU CYREG_PRT15_SLW
Cols1__1__AG EQU CYREG_PRT15_AG
Cols1__1__AMUX EQU CYREG_PRT15_AMUX
Cols1__1__BIE EQU CYREG_PRT15_BIE
Cols1__1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Cols1__1__BYP EQU CYREG_PRT15_BYP
Cols1__1__CTL EQU CYREG_PRT15_CTL
Cols1__1__DM0 EQU CYREG_PRT15_DM0
Cols1__1__DM1 EQU CYREG_PRT15_DM1
Cols1__1__DM2 EQU CYREG_PRT15_DM2
Cols1__1__DR EQU CYREG_PRT15_DR
Cols1__1__INP_DIS EQU CYREG_PRT15_INP_DIS
Cols1__1__INTTYPE EQU CYREG_PICU15_INTTYPE5
Cols1__1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Cols1__1__LCD_EN EQU CYREG_PRT15_LCD_EN
Cols1__1__MASK EQU 0x20
Cols1__1__PC EQU CYREG_IO_PC_PRT15_PC5
Cols1__1__PORT EQU 15
Cols1__1__PRT EQU CYREG_PRT15_PRT
Cols1__1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Cols1__1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Cols1__1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Cols1__1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Cols1__1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Cols1__1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Cols1__1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Cols1__1__PS EQU CYREG_PRT15_PS
Cols1__1__SHIFT EQU 5
Cols1__1__SLW EQU CYREG_PRT15_SLW
Cols1__2__AG EQU CYREG_PRT0_AG
Cols1__2__AMUX EQU CYREG_PRT0_AMUX
Cols1__2__BIE EQU CYREG_PRT0_BIE
Cols1__2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Cols1__2__BYP EQU CYREG_PRT0_BYP
Cols1__2__CTL EQU CYREG_PRT0_CTL
Cols1__2__DM0 EQU CYREG_PRT0_DM0
Cols1__2__DM1 EQU CYREG_PRT0_DM1
Cols1__2__DM2 EQU CYREG_PRT0_DM2
Cols1__2__DR EQU CYREG_PRT0_DR
Cols1__2__INP_DIS EQU CYREG_PRT0_INP_DIS
Cols1__2__INTTYPE EQU CYREG_PICU0_INTTYPE0
Cols1__2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Cols1__2__LCD_EN EQU CYREG_PRT0_LCD_EN
Cols1__2__MASK EQU 0x01
Cols1__2__PC EQU CYREG_PRT0_PC0
Cols1__2__PORT EQU 0
Cols1__2__PRT EQU CYREG_PRT0_PRT
Cols1__2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Cols1__2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Cols1__2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Cols1__2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Cols1__2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Cols1__2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Cols1__2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Cols1__2__PS EQU CYREG_PRT0_PS
Cols1__2__SHIFT EQU 0
Cols1__2__SLW EQU CYREG_PRT0_SLW
Cols1__3__AG EQU CYREG_PRT0_AG
Cols1__3__AMUX EQU CYREG_PRT0_AMUX
Cols1__3__BIE EQU CYREG_PRT0_BIE
Cols1__3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Cols1__3__BYP EQU CYREG_PRT0_BYP
Cols1__3__CTL EQU CYREG_PRT0_CTL
Cols1__3__DM0 EQU CYREG_PRT0_DM0
Cols1__3__DM1 EQU CYREG_PRT0_DM1
Cols1__3__DM2 EQU CYREG_PRT0_DM2
Cols1__3__DR EQU CYREG_PRT0_DR
Cols1__3__INP_DIS EQU CYREG_PRT0_INP_DIS
Cols1__3__INTTYPE EQU CYREG_PICU0_INTTYPE1
Cols1__3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Cols1__3__LCD_EN EQU CYREG_PRT0_LCD_EN
Cols1__3__MASK EQU 0x02
Cols1__3__PC EQU CYREG_PRT0_PC1
Cols1__3__PORT EQU 0
Cols1__3__PRT EQU CYREG_PRT0_PRT
Cols1__3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Cols1__3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Cols1__3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Cols1__3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Cols1__3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Cols1__3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Cols1__3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Cols1__3__PS EQU CYREG_PRT0_PS
Cols1__3__SHIFT EQU 1
Cols1__3__SLW EQU CYREG_PRT0_SLW
Cols1__4__AG EQU CYREG_PRT0_AG
Cols1__4__AMUX EQU CYREG_PRT0_AMUX
Cols1__4__BIE EQU CYREG_PRT0_BIE
Cols1__4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Cols1__4__BYP EQU CYREG_PRT0_BYP
Cols1__4__CTL EQU CYREG_PRT0_CTL
Cols1__4__DM0 EQU CYREG_PRT0_DM0
Cols1__4__DM1 EQU CYREG_PRT0_DM1
Cols1__4__DM2 EQU CYREG_PRT0_DM2
Cols1__4__DR EQU CYREG_PRT0_DR
Cols1__4__INP_DIS EQU CYREG_PRT0_INP_DIS
Cols1__4__INTTYPE EQU CYREG_PICU0_INTTYPE5
Cols1__4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Cols1__4__LCD_EN EQU CYREG_PRT0_LCD_EN
Cols1__4__MASK EQU 0x20
Cols1__4__PC EQU CYREG_PRT0_PC5
Cols1__4__PORT EQU 0
Cols1__4__PRT EQU CYREG_PRT0_PRT
Cols1__4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Cols1__4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Cols1__4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Cols1__4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Cols1__4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Cols1__4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Cols1__4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Cols1__4__PS EQU CYREG_PRT0_PS
Cols1__4__SHIFT EQU 5
Cols1__4__SLW EQU CYREG_PRT0_SLW
Cols1__5__AG EQU CYREG_PRT0_AG
Cols1__5__AMUX EQU CYREG_PRT0_AMUX
Cols1__5__BIE EQU CYREG_PRT0_BIE
Cols1__5__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Cols1__5__BYP EQU CYREG_PRT0_BYP
Cols1__5__CTL EQU CYREG_PRT0_CTL
Cols1__5__DM0 EQU CYREG_PRT0_DM0
Cols1__5__DM1 EQU CYREG_PRT0_DM1
Cols1__5__DM2 EQU CYREG_PRT0_DM2
Cols1__5__DR EQU CYREG_PRT0_DR
Cols1__5__INP_DIS EQU CYREG_PRT0_INP_DIS
Cols1__5__INTTYPE EQU CYREG_PICU0_INTTYPE6
Cols1__5__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Cols1__5__LCD_EN EQU CYREG_PRT0_LCD_EN
Cols1__5__MASK EQU 0x40
Cols1__5__PC EQU CYREG_PRT0_PC6
Cols1__5__PORT EQU 0
Cols1__5__PRT EQU CYREG_PRT0_PRT
Cols1__5__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Cols1__5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Cols1__5__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Cols1__5__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Cols1__5__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Cols1__5__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Cols1__5__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Cols1__5__PS EQU CYREG_PRT0_PS
Cols1__5__SHIFT EQU 6
Cols1__5__SLW EQU CYREG_PRT0_SLW
Cols1__6__AG EQU CYREG_PRT0_AG
Cols1__6__AMUX EQU CYREG_PRT0_AMUX
Cols1__6__BIE EQU CYREG_PRT0_BIE
Cols1__6__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Cols1__6__BYP EQU CYREG_PRT0_BYP
Cols1__6__CTL EQU CYREG_PRT0_CTL
Cols1__6__DM0 EQU CYREG_PRT0_DM0
Cols1__6__DM1 EQU CYREG_PRT0_DM1
Cols1__6__DM2 EQU CYREG_PRT0_DM2
Cols1__6__DR EQU CYREG_PRT0_DR
Cols1__6__INP_DIS EQU CYREG_PRT0_INP_DIS
Cols1__6__INTTYPE EQU CYREG_PICU0_INTTYPE7
Cols1__6__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Cols1__6__LCD_EN EQU CYREG_PRT0_LCD_EN
Cols1__6__MASK EQU 0x80
Cols1__6__PC EQU CYREG_PRT0_PC7
Cols1__6__PORT EQU 0
Cols1__6__PRT EQU CYREG_PRT0_PRT
Cols1__6__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Cols1__6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Cols1__6__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Cols1__6__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Cols1__6__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Cols1__6__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Cols1__6__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Cols1__6__PS EQU CYREG_PRT0_PS
Cols1__6__SHIFT EQU 7
Cols1__6__SLW EQU CYREG_PRT0_SLW
Cols1__7__AG EQU CYREG_PRT2_AG
Cols1__7__AMUX EQU CYREG_PRT2_AMUX
Cols1__7__BIE EQU CYREG_PRT2_BIE
Cols1__7__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Cols1__7__BYP EQU CYREG_PRT2_BYP
Cols1__7__CTL EQU CYREG_PRT2_CTL
Cols1__7__DM0 EQU CYREG_PRT2_DM0
Cols1__7__DM1 EQU CYREG_PRT2_DM1
Cols1__7__DM2 EQU CYREG_PRT2_DM2
Cols1__7__DR EQU CYREG_PRT2_DR
Cols1__7__INP_DIS EQU CYREG_PRT2_INP_DIS
Cols1__7__INTTYPE EQU CYREG_PICU2_INTTYPE0
Cols1__7__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Cols1__7__LCD_EN EQU CYREG_PRT2_LCD_EN
Cols1__7__MASK EQU 0x01
Cols1__7__PC EQU CYREG_PRT2_PC0
Cols1__7__PORT EQU 2
Cols1__7__PRT EQU CYREG_PRT2_PRT
Cols1__7__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Cols1__7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Cols1__7__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Cols1__7__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Cols1__7__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Cols1__7__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Cols1__7__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Cols1__7__PS EQU CYREG_PRT2_PS
Cols1__7__SHIFT EQU 0
Cols1__7__SLW EQU CYREG_PRT2_SLW

/* Rows0 */
Rows0__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Rows0__0__MASK EQU 0x80
Rows0__0__PC EQU CYREG_PRT1_PC7
Rows0__0__PORT EQU 1
Rows0__0__SHIFT EQU 7
Rows0__1__INTTYPE EQU CYREG_PICU1_INTTYPE6
Rows0__1__MASK EQU 0x40
Rows0__1__PC EQU CYREG_PRT1_PC6
Rows0__1__PORT EQU 1
Rows0__1__SHIFT EQU 6
Rows0__2__INTTYPE EQU CYREG_PICU1_INTTYPE5
Rows0__2__MASK EQU 0x20
Rows0__2__PC EQU CYREG_PRT1_PC5
Rows0__2__PORT EQU 1
Rows0__2__SHIFT EQU 5
Rows0__3__INTTYPE EQU CYREG_PICU1_INTTYPE4
Rows0__3__MASK EQU 0x10
Rows0__3__PC EQU CYREG_PRT1_PC4
Rows0__3__PORT EQU 1
Rows0__3__SHIFT EQU 4
Rows0__4__INTTYPE EQU CYREG_PICU1_INTTYPE3
Rows0__4__MASK EQU 0x08
Rows0__4__PC EQU CYREG_PRT1_PC3
Rows0__4__PORT EQU 1
Rows0__4__SHIFT EQU 3
Rows0__5__INTTYPE EQU CYREG_PICU1_INTTYPE2
Rows0__5__MASK EQU 0x04
Rows0__5__PC EQU CYREG_PRT1_PC2
Rows0__5__PORT EQU 1
Rows0__5__SHIFT EQU 2
Rows0__6__INTTYPE EQU CYREG_PICU1_INTTYPE1
Rows0__6__MASK EQU 0x02
Rows0__6__PC EQU CYREG_PRT1_PC1
Rows0__6__PORT EQU 1
Rows0__6__SHIFT EQU 1
Rows0__7__INTTYPE EQU CYREG_PICU1_INTTYPE0
Rows0__7__MASK EQU 0x01
Rows0__7__PC EQU CYREG_PRT1_PC0
Rows0__7__PORT EQU 1
Rows0__7__SHIFT EQU 0
Rows0__AG EQU CYREG_PRT1_AG
Rows0__AMUX EQU CYREG_PRT1_AMUX
Rows0__BIE EQU CYREG_PRT1_BIE
Rows0__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Rows0__BYP EQU CYREG_PRT1_BYP
Rows0__CTL EQU CYREG_PRT1_CTL
Rows0__DM0 EQU CYREG_PRT1_DM0
Rows0__DM1 EQU CYREG_PRT1_DM1
Rows0__DM2 EQU CYREG_PRT1_DM2
Rows0__DR EQU CYREG_PRT1_DR
Rows0__INP_DIS EQU CYREG_PRT1_INP_DIS
Rows0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Rows0__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Rows0__LCD_EN EQU CYREG_PRT1_LCD_EN
Rows0__PORT EQU 1
Rows0__PRT EQU CYREG_PRT1_PRT
Rows0__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Rows0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Rows0__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Rows0__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Rows0__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Rows0__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Rows0__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Rows0__PS EQU CYREG_PRT1_PS
Rows0__SLW EQU CYREG_PRT1_SLW

/* Rows1 */
Rows1__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
Rows1__0__MASK EQU 0x01
Rows1__0__PC EQU CYREG_PRT12_PC0
Rows1__0__PORT EQU 12
Rows1__0__SHIFT EQU 0
Rows1__1__INTTYPE EQU CYREG_PICU12_INTTYPE1
Rows1__1__MASK EQU 0x02
Rows1__1__PC EQU CYREG_PRT12_PC1
Rows1__1__PORT EQU 12
Rows1__1__SHIFT EQU 1
Rows1__2__INTTYPE EQU CYREG_PICU12_INTTYPE2
Rows1__2__MASK EQU 0x04
Rows1__2__PC EQU CYREG_PRT12_PC2
Rows1__2__PORT EQU 12
Rows1__2__SHIFT EQU 2
Rows1__3__INTTYPE EQU CYREG_PICU12_INTTYPE3
Rows1__3__MASK EQU 0x08
Rows1__3__PC EQU CYREG_PRT12_PC3
Rows1__3__PORT EQU 12
Rows1__3__SHIFT EQU 3
Rows1__4__INTTYPE EQU CYREG_PICU12_INTTYPE4
Rows1__4__MASK EQU 0x10
Rows1__4__PC EQU CYREG_PRT12_PC4
Rows1__4__PORT EQU 12
Rows1__4__SHIFT EQU 4
Rows1__5__INTTYPE EQU CYREG_PICU12_INTTYPE5
Rows1__5__MASK EQU 0x20
Rows1__5__PC EQU CYREG_PRT12_PC5
Rows1__5__PORT EQU 12
Rows1__5__SHIFT EQU 5
Rows1__6__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rows1__6__MASK EQU 0x40
Rows1__6__PC EQU CYREG_PRT12_PC6
Rows1__6__PORT EQU 12
Rows1__6__SHIFT EQU 6
Rows1__7__INTTYPE EQU CYREG_PICU12_INTTYPE7
Rows1__7__MASK EQU 0x80
Rows1__7__PC EQU CYREG_PRT12_PC7
Rows1__7__PORT EQU 12
Rows1__7__SHIFT EQU 7
Rows1__AG EQU CYREG_PRT12_AG
Rows1__BIE EQU CYREG_PRT12_BIE
Rows1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rows1__BYP EQU CYREG_PRT12_BYP
Rows1__DM0 EQU CYREG_PRT12_DM0
Rows1__DM1 EQU CYREG_PRT12_DM1
Rows1__DM2 EQU CYREG_PRT12_DM2
Rows1__DR EQU CYREG_PRT12_DR
Rows1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rows1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rows1__PORT EQU 12
Rows1__PRT EQU CYREG_PRT12_PRT
Rows1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rows1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rows1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rows1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rows1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rows1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rows1__PS EQU CYREG_PRT12_PS
Rows1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rows1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rows1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rows1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rows1__SLW EQU CYREG_PRT12_SLW

/* ExpHdr */
ExpHdr__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
ExpHdr__0__MASK EQU 0x08
ExpHdr__0__PC EQU CYREG_PRT2_PC3
ExpHdr__0__PORT EQU 2
ExpHdr__0__SHIFT EQU 3
ExpHdr__1__INTTYPE EQU CYREG_PICU2_INTTYPE4
ExpHdr__1__MASK EQU 0x10
ExpHdr__1__PC EQU CYREG_PRT2_PC4
ExpHdr__1__PORT EQU 2
ExpHdr__1__SHIFT EQU 4
ExpHdr__2__INTTYPE EQU CYREG_PICU2_INTTYPE1
ExpHdr__2__MASK EQU 0x02
ExpHdr__2__PC EQU CYREG_PRT2_PC1
ExpHdr__2__PORT EQU 2
ExpHdr__2__SHIFT EQU 1
ExpHdr__3__INTTYPE EQU CYREG_PICU2_INTTYPE5
ExpHdr__3__MASK EQU 0x20
ExpHdr__3__PC EQU CYREG_PRT2_PC5
ExpHdr__3__PORT EQU 2
ExpHdr__3__SHIFT EQU 5
ExpHdr__AG EQU CYREG_PRT2_AG
ExpHdr__AMUX EQU CYREG_PRT2_AMUX
ExpHdr__BIE EQU CYREG_PRT2_BIE
ExpHdr__BIT_MASK EQU CYREG_PRT2_BIT_MASK
ExpHdr__BYP EQU CYREG_PRT2_BYP
ExpHdr__CTL EQU CYREG_PRT2_CTL
ExpHdr__DM0 EQU CYREG_PRT2_DM0
ExpHdr__DM1 EQU CYREG_PRT2_DM1
ExpHdr__DM2 EQU CYREG_PRT2_DM2
ExpHdr__DR EQU CYREG_PRT2_DR
ExpHdr__INP_DIS EQU CYREG_PRT2_INP_DIS
ExpHdr__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
ExpHdr__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
ExpHdr__LCD_EN EQU CYREG_PRT2_LCD_EN
ExpHdr__PORT EQU 2
ExpHdr__PRT EQU CYREG_PRT2_PRT
ExpHdr__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
ExpHdr__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
ExpHdr__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
ExpHdr__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
ExpHdr__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
ExpHdr__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
ExpHdr__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
ExpHdr__PS EQU CYREG_PRT2_PS
ExpHdr__SLW EQU CYREG_PRT2_SLW

/* BootIRQ */
BootIRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
BootIRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
BootIRQ__INTC_MASK EQU 0x40
BootIRQ__INTC_NUMBER EQU 6
BootIRQ__INTC_PRIOR_NUM EQU 7
BootIRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
BootIRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
BootIRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* BootPin */
BootPin__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
BootPin__0__MASK EQU 0x04
BootPin__0__PC EQU CYREG_PRT2_PC2
BootPin__0__PORT EQU 2
BootPin__0__SHIFT EQU 2
BootPin__AG EQU CYREG_PRT2_AG
BootPin__AMUX EQU CYREG_PRT2_AMUX
BootPin__BIE EQU CYREG_PRT2_BIE
BootPin__BIT_MASK EQU CYREG_PRT2_BIT_MASK
BootPin__BYP EQU CYREG_PRT2_BYP
BootPin__CTL EQU CYREG_PRT2_CTL
BootPin__DM0 EQU CYREG_PRT2_DM0
BootPin__DM1 EQU CYREG_PRT2_DM1
BootPin__DM2 EQU CYREG_PRT2_DM2
BootPin__DR EQU CYREG_PRT2_DR
BootPin__INP_DIS EQU CYREG_PRT2_INP_DIS
BootPin__INTSTAT EQU CYREG_PICU2_INTSTAT
BootPin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
BootPin__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
BootPin__LCD_EN EQU CYREG_PRT2_LCD_EN
BootPin__MASK EQU 0x04
BootPin__PORT EQU 2
BootPin__PRT EQU CYREG_PRT2_PRT
BootPin__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
BootPin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
BootPin__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
BootPin__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
BootPin__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
BootPin__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
BootPin__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
BootPin__PS EQU CYREG_PRT2_PS
BootPin__SHIFT EQU 2
BootPin__SLW EQU CYREG_PRT2_SLW
BootPin__SNAP EQU CYREG_PICU2_SNAP

/* ILO_Trim */
ILO_Trim_bILO_Trim_FF_Timer__CAP0 EQU CYREG_TMR0_CAP0
ILO_Trim_bILO_Trim_FF_Timer__CAP1 EQU CYREG_TMR0_CAP1
ILO_Trim_bILO_Trim_FF_Timer__CFG0 EQU CYREG_TMR0_CFG0
ILO_Trim_bILO_Trim_FF_Timer__CFG1 EQU CYREG_TMR0_CFG1
ILO_Trim_bILO_Trim_FF_Timer__CFG2 EQU CYREG_TMR0_CFG2
ILO_Trim_bILO_Trim_FF_Timer__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
ILO_Trim_bILO_Trim_FF_Timer__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
ILO_Trim_bILO_Trim_FF_Timer__PER0 EQU CYREG_TMR0_PER0
ILO_Trim_bILO_Trim_FF_Timer__PER1 EQU CYREG_TMR0_PER1
ILO_Trim_bILO_Trim_FF_Timer__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
ILO_Trim_bILO_Trim_FF_Timer__PM_ACT_MSK EQU 0x01
ILO_Trim_bILO_Trim_FF_Timer__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
ILO_Trim_bILO_Trim_FF_Timer__PM_STBY_MSK EQU 0x01
ILO_Trim_bILO_Trim_FF_Timer__RT0 EQU CYREG_TMR0_RT0
ILO_Trim_bILO_Trim_FF_Timer__RT1 EQU CYREG_TMR0_RT1
ILO_Trim_bILO_Trim_FF_Timer__SR0 EQU CYREG_TMR0_SR0
ILO_Trim_CorrectionISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ILO_Trim_CorrectionISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ILO_Trim_CorrectionISR__INTC_MASK EQU 0x08
ILO_Trim_CorrectionISR__INTC_NUMBER EQU 3
ILO_Trim_CorrectionISR__INTC_PRIOR_NUM EQU 7
ILO_Trim_CorrectionISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
ILO_Trim_CorrectionISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ILO_Trim_CorrectionISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* SenseIRQ */
SenseIRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SenseIRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SenseIRQ__INTC_MASK EQU 0x01
SenseIRQ__INTC_NUMBER EQU 0
SenseIRQ__INTC_PRIOR_NUM EQU 7
SenseIRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
SenseIRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SenseIRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* SysTimer */
SysTimer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
SysTimer_TimerUDB_rstSts_stsreg__0__POS EQU 0
SysTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
SysTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
SysTimer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
SysTimer_TimerUDB_rstSts_stsreg__2__POS EQU 2
SysTimer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
SysTimer_TimerUDB_rstSts_stsreg__3__POS EQU 3
SysTimer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
SysTimer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB06_MSK
SysTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
SysTimer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB06_ST
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB07_CTL
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB07_MSK
SysTimer_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
SysTimer_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
SysTimer_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
SysTimer_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
SysTimer_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
SysTimer_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
SysTimer_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
SysTimer_TimerUDB_sT8_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
SysTimer_TimerUDB_sT8_timerdp_u0__A0_REG EQU CYREG_B1_UDB07_A0
SysTimer_TimerUDB_sT8_timerdp_u0__A1_REG EQU CYREG_B1_UDB07_A1
SysTimer_TimerUDB_sT8_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
SysTimer_TimerUDB_sT8_timerdp_u0__D0_REG EQU CYREG_B1_UDB07_D0
SysTimer_TimerUDB_sT8_timerdp_u0__D1_REG EQU CYREG_B1_UDB07_D1
SysTimer_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
SysTimer_TimerUDB_sT8_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
SysTimer_TimerUDB_sT8_timerdp_u0__F0_REG EQU CYREG_B1_UDB07_F0
SysTimer_TimerUDB_sT8_timerdp_u0__F1_REG EQU CYREG_B1_UDB07_F1
SysTimer_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SysTimer_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL

/* TimerIRQ */
TimerIRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
TimerIRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
TimerIRQ__INTC_MASK EQU 0x02
TimerIRQ__INTC_NUMBER EQU 1
TimerIRQ__INTC_PRIOR_NUM EQU 0
TimerIRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
TimerIRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
TimerIRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* SENSE_CLK */
SENSE_CLK__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
SENSE_CLK__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
SENSE_CLK__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
SENSE_CLK__CFG2_SRC_SEL_MASK EQU 0x07
SENSE_CLK__INDEX EQU 0x00
SENSE_CLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SENSE_CLK__PM_ACT_MSK EQU 0x01
SENSE_CLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SENSE_CLK__PM_STBY_MSK EQU 0x01

/* SuspendWD */
SuspendWD_Counter7__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
SuspendWD_Counter7__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
SuspendWD_Counter7__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
SuspendWD_Counter7__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
SuspendWD_Counter7__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
SuspendWD_Counter7__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
SuspendWD_Counter7__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
SuspendWD_Counter7__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
SuspendWD_Counter7__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
SuspendWD_Counter7__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
SuspendWD_Counter7__CONTROL_REG EQU CYREG_B1_UDB04_CTL
SuspendWD_Counter7__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
SuspendWD_Counter7__COUNT_REG EQU CYREG_B1_UDB04_CTL
SuspendWD_Counter7__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
SuspendWD_Counter7__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
SuspendWD_Counter7__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
SuspendWD_Counter7__PERIOD_REG EQU CYREG_B1_UDB04_MSK

/* USBSuspendIRQ */
USBSuspendIRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBSuspendIRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBSuspendIRQ__INTC_MASK EQU 0x04
USBSuspendIRQ__INTC_NUMBER EQU 2
USBSuspendIRQ__INTC_PRIOR_NUM EQU 7
USBSuspendIRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
USBSuspendIRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBSuspendIRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 36000000
BCLK__BUS_CLK__KHZ EQU 36000
BCLK__BUS_CLK__MHZ EQU 36
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 0
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000000F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
