<mods xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns="http://www.loc.gov/mods/v3" version="3.3" xsi:schemaLocation="http://www.loc.gov/mods/v3 http://www.loc.gov/standards/mods/v3/mods-3-3.xsd"><id>2468427</id><setSpec>conference</setSpec><setSpec>doc-type:conferenceObject</setSpec><setSpec>ddc:004</setSpec><setSpec>conferenceFtxt</setSpec><setSpec>open_access</setSpec>

<genre>conference paper</genre>

<titleInfo><title>A VLSI neuromorphic device for implementing spike-based neural networks</title></titleInfo>


<note type="publicationStatus">published</note>


<note type="qualityControlled">yes</note>

<name type="personal">
  <namePart type="given">G.</namePart>
  <namePart type="family">Indiveri</namePart>
  <role><roleTerm type="text">author</roleTerm> </role></name>
<name type="personal">
  <namePart type="given">Elisabetta</namePart>
  <namePart type="family">Chicca</namePart>
  <role><roleTerm type="text">author</roleTerm> </role><identifier type="local">26461080</identifier><description xsi:type="identifierDefinition" type="orcid">0000-0002-5518-8990</description></name>



<name type="personal"><namePart type="given">B.</namePart><namePart type="family">Apolloni</namePart>
  <role> <roleTerm type="text">editor</roleTerm> </role></name>
<name type="personal"><namePart type="given">S.</namePart><namePart type="family">Bassis</namePart>
  <role> <roleTerm type="text">editor</roleTerm> </role></name>
<name type="personal"><namePart type="given">A.</namePart><namePart type="family">Esposito</namePart>
  <role> <roleTerm type="text">editor</roleTerm> </role></name>
<name type="personal"><namePart type="given">C. F.</namePart><namePart type="family">Morabito</namePart>
  <role> <roleTerm type="text">editor</roleTerm> </role></name>




<name type="corporate">
  <namePart/>
  <identifier type="local">8014655</identifier>
  <role>
    <roleTerm type="text">department</roleTerm>
  </role>
</name>

<name type="corporate">
  <namePart/>
  <identifier type="local">26824835</identifier>
  <role>
    <roleTerm type="text">department</roleTerm>
  </role>
</name>



<name type="conference">
  <namePart>Proceedings of the 21st Italian Workshop on Neural Nets (WIRN)</namePart>
</name>






<abstract lang="eng">We present a neuromorphic VLSI device which comprises hybrid analog/digital circuits for implementing networks of spiking neurons. Each neuron integrates input currents from a row of multiple analog synaptic circuit. The synapses integrate incoming spikes, and produce output currents which have temporal dynamics analogous to those of biological post synaptic currents. The VLSI device can be used to implement real-time models of cortical networks, as well as real-time learning and classification tasks. We describe the chip architecture and the analog circuits used to implement the neurons and synapses. We describe the functionality of these circuits and present experimental results demonstrating the network level functionality.</abstract>

<relatedItem type="constituent">
  <location>
    <url displayLabel="A_VLSI_neuromorphic_device_for_implementing_spike_based_neural_networks.pdf">https://pub.uni-bielefeld.de/download/2468427/2468428/A_VLSI_neuromorphic_device_for_implementing_spike_based_neural_networks.pdf</url>
  </location>
  <physicalDescription><internetMediaType>application/pdf</internetMediaType></physicalDescription>
  <accessCondition type="restrictionOnAccess">no</accessCondition>
</relatedItem>
<originInfo><dateIssued encoding="w3cdtf">2011</dateIssued>
</originInfo>
<language><languageTerm authority="iso639-2b" type="code">eng</languageTerm>
</language>

<subject><topic>Winner-Take-All (WTA)</topic><topic>spike-based plasticity</topic><topic>STDP</topic><topic>learning</topic><topic>Address-Event Representation (AER)</topic><topic>Integrate-and-Fire (I&amp;F) neuron</topic><topic>Neuromorphic circuits</topic><topic>synapse</topic>
</subject>


<relatedItem type="host">
  <identifier type="isbn">978-1-60750-971-4</identifier><identifier type="urn">urn:nbn:de:0070-pub-24684270</identifier><identifier type="doi">10.3233/978-1-60750-972-1-305</identifier>
<part><extent unit="pages">305-316</extent>
</part>
</relatedItem>


<extension>
<bibliographicCitation>
<wels>Indiveri, G.; Chicca, E. (2011): A VLSI neuromorphic device for implementing spike-based neural networks. In: B. Apolloni; S. Bassis; A. Esposito; C. F. Morabito (Hrsg.): .  S. 305-316.</wels>
<mla>Indiveri, G., and Chicca, Elisabetta. “A VLSI neuromorphic device for implementing spike-based neural networks”. Presented at the Proceedings of the 21st Italian Workshop on Neural Nets (WIRN), 2011.</mla>
<frontiers>Indiveri, G., and Chicca, E. (2011).“A VLSI neuromorphic device for implementing spike-based neural networks”. Presented at the Proceedings of the 21st Italian Workshop on Neural Nets (WIRN).</frontiers>
<apa_indent>&lt;div style="text-indent:-25px; padding-left:25px;padding-bottom:0px;"&gt;Indiveri, G., &amp;amp; Chicca, E. (2011). &lt;em&gt;A VLSI neuromorphic device for implementing spike-based neural networks&lt;/em&gt;. Presented at the Proceedings of the 21st Italian Workshop on Neural Nets (WIRN). doi:10.3233/978-1-60750-972-1-305&lt;/div&gt;</apa_indent>
<default>Indiveri G, Chicca E (2011)  &lt;br /&gt;Presented at the Proceedings of the 21st Italian Workshop on Neural Nets (WIRN).</default>
<harvard1>Indiveri, G., &amp;amp; Chicca, E., 2011. A VLSI neuromorphic device for implementing spike-based neural networks. Presented at the Proceedings of the 21st Italian Workshop on Neural Nets (WIRN)</harvard1>
<ieee> G. Indiveri and E. Chicca, “A VLSI neuromorphic device for implementing spike-based neural networks”, Presented at the Proceedings of the 21st Italian Workshop on Neural Nets (WIRN), 2011.</ieee>
<apa>Indiveri, G., &amp;amp; Chicca, E. (2011). &lt;em&gt;A VLSI neuromorphic device for implementing spike-based neural networks&lt;/em&gt;. Presented at the Proceedings of the 21st Italian Workshop on Neural Nets (WIRN). doi:10.3233/978-1-60750-972-1-305</apa>
<dgps>&lt;div style="text-indent:-25px; padding-left:25px;padding-bottom:0px;"&gt;Indiveri, G. &amp;amp; Chicca, E. (2011). A VLSI neuromorphic device for implementing spike-based neural networks. In B. Apolloni, S. Bassis, A. Esposito &amp;amp; C.F. Morabito (Hrsg.),  (S. 305-316). Gehalten auf der Proceedings of the 21st Italian Workshop on Neural Nets (WIRN). doi:10.3233/978-1-60750-972-1-305.&lt;/div&gt;</dgps>
<angewandte-chemie>G.  Indiveri, and E.  Chicca, in (Eds.: B. Apolloni, S. Bassis, A. Esposito, C.F. Morabito), &lt;strong&gt;2011&lt;/strong&gt;, p. 305-316.</angewandte-chemie>
<bio1>Indiveri G, Chicca E (2011) &lt;br /&gt;A VLSI neuromorphic device for implementing spike-based neural networks. &lt;br /&gt;Presented at the Proceedings of the 21st Italian Workshop on Neural Nets (WIRN).</bio1>
<ama>Indiveri G, Chicca E. A VLSI neuromorphic device for implementing spike-based neural networks. Presented at the Proceedings of the 21st Italian Workshop on Neural Nets (WIRN).</ama>
<chicago>&lt;div style="text-indent:-25px; padding-left:25px;padding-bottom:0px;"&gt;Indiveri, G., and Chicca, Elisabetta. 2011. “A VLSI neuromorphic device for implementing spike-based neural networks”. Presented at the Proceedings of the 21st Italian Workshop on Neural Nets (WIRN) , ed. B. Apolloni, S. Bassis, A. Esposito, and C. F. Morabito, 305-316.&lt;/div&gt;</chicago>
<lncs> Indiveri, G., Chicca, E.: A VLSI neuromorphic device for implementing spike-based neural networks. Presented at the Proceedings of the 21st Italian Workshop on Neural Nets (WIRN) (2011).</lncs>
</bibliographicCitation>
</extension>
<recordInfo><recordIdentifier>2468427</recordIdentifier><recordCreationDate encoding="w3cdtf">2012-02-10T15:03:02Z</recordCreationDate><recordChangeDate encoding="w3cdtf">2018-07-24T13:01:36Z</recordChangeDate>
</recordInfo>
</mods>