$date
	Wed May 27 01:00:24 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module thunder_tb $end
$var wire 1 ! rc $end
$var wire 1 " rb $end
$var wire 1 # ra $end
$var wire 1 $ lc $end
$var wire 1 % lb $end
$var wire 1 & la $end
$var reg 1 ' clk $end
$var reg 1 ( left $end
$var reg 1 ) reset $end
$var reg 1 * right $end
$scope module g $end
$var wire 1 ' clk $end
$var wire 1 & la $end
$var wire 1 % lb $end
$var wire 1 $ lc $end
$var wire 1 ( left $end
$var wire 1 # ra $end
$var wire 1 " rb $end
$var wire 1 ! rc $end
$var wire 1 ) reset $end
$var wire 1 * right $end
$var reg 3 + nextstate [2:0] $end
$var reg 3 , state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ,
b0 +
0*
0)
0(
0'
x&
x%
x$
x#
x"
x!
$end
#1
0&
0#
0%
0"
0$
0!
b0 ,
1'
#2
0'
#3
1&
b1 ,
b10 +
1'
1(
#4
0'
0(
#5
1%
b11 +
b10 ,
1'
#6
0'
#7
b0 +
1$
b11 ,
1'
#8
0'
#9
0&
0%
0$
b0 ,
1'
#10
0'
#11
1#
b100 ,
b101 +
1'
1*
#12
0'
0*
#13
1"
b110 +
b101 ,
1'
#14
0'
#15
b0 +
1!
b110 ,
1'
#16
0'
#17
0#
0"
0!
b0 ,
1'
#18
0'
#19
1&
1%
1$
1#
1"
1!
b111 ,
b0 +
1*
1'
1(
#20
0'
#21
0&
0%
0$
0#
0"
0!
b0 ,
0*
0(
1'
1)
#22
0)
0'
