{
  "Top": "system_top",
  "RtlTop": "system_top",
  "RtlPrefix": "",
  "RtlSubPrefix": "system_top_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "data_in": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<complex_t, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "data_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "corrected_out": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<complex_t, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "corrected_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "coarseFreqOff_out": {
      "index": "2",
      "direction": "out",
      "srcType": "stream<ap_fixed<32, 16, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "coarseFreqOff_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "fineFreqOff_out": {
      "index": "3",
      "direction": "out",
      "srcType": "stream<ap_fixed<32, 16, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "fineFreqOff_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "num_samples": {
      "index": "4",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "num_samples",
          "name": "num_samples",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -flow=impl",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "system_top"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "1.25",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "system_top",
    "Version": "1.0",
    "DisplayName": "System_top",
    "Revision": "2114466791",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_system_top_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/system_top.cpp",
      "..\/..\/..\/module0_prefilter\/module0_prefilter.cpp",
      "..\/..\/..\/module1_packet_detect\/module1_packet_detect.cpp",
      "..\/..\/..\/module2_coarse_cfo\/module2_coarse_cfo.cpp",
      "..\/..\/..\/module3_fine_sync\/module3_fine_sync.cpp",
      "..\/..\/..\/module4_fine_cfo_apply\/module4_fine_cfo_apply.cpp"
    ],
    "TestBench": ["..\/..\/system_top_tb.cpp"],
    "Vhdl": [
      "impl\/vhdl\/system_top_Block_entry_proc.vhd",
      "impl\/vhdl\/system_top_combine_and_peak.vhd",
      "impl\/vhdl\/system_top_combine_and_peak_Pipeline_COMBINE.vhd",
      "impl\/vhdl\/system_top_consume_filteredLen.vhd",
      "impl\/vhdl\/system_top_consume_searchBufferLen.vhd",
      "impl\/vhdl\/system_top_fifo_w16_d2_S.vhd",
      "impl\/vhdl\/system_top_fifo_w16_d4_S.vhd",
      "impl\/vhdl\/system_top_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/system_top_fifo_w32_d3_S.vhd",
      "impl\/vhdl\/system_top_fifo_w32_d4_S.vhd",
      "impl\/vhdl\/system_top_fifo_w32_d64_A.vhd",
      "impl\/vhdl\/system_top_fifo_w32_d1024_A.vhd",
      "impl\/vhdl\/system_top_fifo_w32_d2048_A.vhd",
      "impl\/vhdl\/system_top_fifo_w40_d2_S.vhd",
      "impl\/vhdl\/system_top_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/system_top_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/system_top_forward_coarseFreqOff.vhd",
      "impl\/vhdl\/system_top_mac_muladd_16s_5s_20s_21_4_1.vhd",
      "impl\/vhdl\/system_top_mac_muladd_16s_6ns_23s_24_4_1.vhd",
      "impl\/vhdl\/system_top_mac_muladd_16s_7ns_25s_26_4_1.vhd",
      "impl\/vhdl\/system_top_mac_muladd_16s_8ns_29s_30_4_1.vhd",
      "impl\/vhdl\/system_top_mac_muladd_16s_8s_26s_27_4_1.vhd",
      "impl\/vhdl\/system_top_mac_muladd_16s_9ns_30s_30_4_1.vhd",
      "impl\/vhdl\/system_top_mac_muladd_16s_9s_28s_29_4_1.vhd",
      "impl\/vhdl\/system_top_mac_muladd_16s_9s_30s_30_4_1.vhd",
      "impl\/vhdl\/system_top_mac_muladd_16s_10ns_27s_27_4_1.vhd",
      "impl\/vhdl\/system_top_mac_muladd_16s_10ns_30s_30_4_1.vhd",
      "impl\/vhdl\/system_top_mac_muladd_16s_10s_30s_30_4_1.vhd",
      "impl\/vhdl\/system_top_mac_muladd_16s_11s_30s_30_4_1.vhd",
      "impl\/vhdl\/system_top_mac_muladd_16s_14ns_30ns_30_4_1.vhd",
      "impl\/vhdl\/system_top_mac_muladd_16s_16s_28s_28_4_1.vhd",
      "impl\/vhdl\/system_top_mac_muladd_16s_16s_29ns_29_4_1.vhd",
      "impl\/vhdl\/system_top_mac_muladd_16s_16s_29s_29_4_1.vhd",
      "impl\/vhdl\/system_top_mac_muladd_16s_16s_32s_33_4_1.vhd",
      "impl\/vhdl\/system_top_mac_mulsub_16s_16s_28s_28_4_1.vhd",
      "impl\/vhdl\/system_top_mac_mulsub_16s_16s_32s_32_4_1.vhd",
      "impl\/vhdl\/system_top_module0_prefilter.vhd",
      "impl\/vhdl\/system_top_module0_prefilter_Pipeline_PREFILTER_LOOP.vhd",
      "impl\/vhdl\/system_top_module1_packet_detect.vhd",
      "impl\/vhdl\/system_top_module1_packet_detect_Pipeline_STREAM_LOOP.vhd",
      "impl\/vhdl\/system_top_module2_coarse_cfo.vhd",
      "impl\/vhdl\/system_top_module2_coarse_cfo_atan_lut_1_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/system_top_module2_coarse_cfo_early_buf_re_RAM_2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/system_top_module2_coarse_cfo_Pipeline_CFO_ESTIMATE.vhd",
      "impl\/vhdl\/system_top_module2_coarse_cfo_Pipeline_PHASE_A.vhd",
      "impl\/vhdl\/system_top_module2_coarse_cfo_Pipeline_PHASE_D.vhd",
      "impl\/vhdl\/system_top_module2_coarse_cfo_Pipeline_PHASE_D_m2_cos_lut_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/system_top_module2_coarse_cfo_Pipeline_PHASE_D_m2_sin_lut_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/system_top_module3_fine_sync.vhd",
      "impl\/vhdl\/system_top_module4_fine_cfo_apply.vhd",
      "impl\/vhdl\/system_top_module4_fine_cfo_apply_circ_buf_re_RAM_2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/system_top_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN.vhd",
      "impl\/vhdl\/system_top_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP.vhd",
      "impl\/vhdl\/system_top_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE.vhd",
      "impl\/vhdl\/system_top_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA.vhd",
      "impl\/vhdl\/system_top_module4_fine_cfo_apply_Pipeline_POLL_FINE.vhd",
      "impl\/vhdl\/system_top_module4_fine_cfo_apply_Pipeline_POLL_START.vhd",
      "impl\/vhdl\/system_top_mul_16s_11s_27_1_1.vhd",
      "impl\/vhdl\/system_top_mul_16s_16s_28_1_1.vhd",
      "impl\/vhdl\/system_top_mul_16s_16s_29_1_1.vhd",
      "impl\/vhdl\/system_top_mul_16s_16s_30_1_1.vhd",
      "impl\/vhdl\/system_top_mul_16s_16s_32_1_1.vhd",
      "impl\/vhdl\/system_top_mul_28s_32s_54_1_1.vhd",
      "impl\/vhdl\/system_top_mul_32s_26ns_48_1_1.vhd",
      "impl\/vhdl\/system_top_mul_32s_27s_32_1_1.vhd",
      "impl\/vhdl\/system_top_mul_32s_28ns_48_1_1.vhd",
      "impl\/vhdl\/system_top_mul_32s_32s_54_1_1.vhd",
      "impl\/vhdl\/system_top_mul_36s_36s_72_1_1.vhd",
      "impl\/vhdl\/system_top_run.vhd",
      "impl\/vhdl\/system_top_run_1.vhd",
      "impl\/vhdl\/system_top_run_2.vhd",
      "impl\/vhdl\/system_top_sdiv_51ns_32s_51_55_seq_1.vhd",
      "impl\/vhdl\/system_top_sparsemux_33_4_16_1_1.vhd",
      "impl\/vhdl\/system_top_split_input.vhd",
      "impl\/vhdl\/system_top_start_for_combine_and_peak_U0.vhd",
      "impl\/vhdl\/system_top_start_for_consume_filteredLen_U0.vhd",
      "impl\/vhdl\/system_top_start_for_consume_searchBufferLen_U0.vhd",
      "impl\/vhdl\/system_top_start_for_forward_coarseFreqOff_U0.vhd",
      "impl\/vhdl\/system_top_start_for_module2_coarse_cfo_U0.vhd",
      "impl\/vhdl\/system_top_start_for_module3_fine_sync_U0.vhd",
      "impl\/vhdl\/system_top_start_for_module4_fine_cfo_apply_U0.vhd",
      "impl\/vhdl\/system_top_start_for_run_1_U0.vhd",
      "impl\/vhdl\/system_top_start_for_run_2_U0.vhd",
      "impl\/vhdl\/system_top_start_for_run_U0.vhd",
      "impl\/vhdl\/system_top.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/system_top_Block_entry_proc.v",
      "impl\/verilog\/system_top_combine_and_peak.v",
      "impl\/verilog\/system_top_combine_and_peak_Pipeline_COMBINE.v",
      "impl\/verilog\/system_top_consume_filteredLen.v",
      "impl\/verilog\/system_top_consume_searchBufferLen.v",
      "impl\/verilog\/system_top_fifo_w16_d2_S.v",
      "impl\/verilog\/system_top_fifo_w16_d4_S.v",
      "impl\/verilog\/system_top_fifo_w32_d2_S.v",
      "impl\/verilog\/system_top_fifo_w32_d3_S.v",
      "impl\/verilog\/system_top_fifo_w32_d4_S.v",
      "impl\/verilog\/system_top_fifo_w32_d64_A.v",
      "impl\/verilog\/system_top_fifo_w32_d1024_A.v",
      "impl\/verilog\/system_top_fifo_w32_d2048_A.v",
      "impl\/verilog\/system_top_fifo_w40_d2_S.v",
      "impl\/verilog\/system_top_flow_control_loop_pipe.v",
      "impl\/verilog\/system_top_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/system_top_forward_coarseFreqOff.v",
      "impl\/verilog\/system_top_hls_deadlock_detection_unit.v",
      "impl\/verilog\/system_top_hls_deadlock_detector.vh",
      "impl\/verilog\/system_top_hls_deadlock_report_unit.vh",
      "impl\/verilog\/system_top_mac_muladd_16s_5s_20s_21_4_1.v",
      "impl\/verilog\/system_top_mac_muladd_16s_6ns_23s_24_4_1.v",
      "impl\/verilog\/system_top_mac_muladd_16s_7ns_25s_26_4_1.v",
      "impl\/verilog\/system_top_mac_muladd_16s_8ns_29s_30_4_1.v",
      "impl\/verilog\/system_top_mac_muladd_16s_8s_26s_27_4_1.v",
      "impl\/verilog\/system_top_mac_muladd_16s_9ns_30s_30_4_1.v",
      "impl\/verilog\/system_top_mac_muladd_16s_9s_28s_29_4_1.v",
      "impl\/verilog\/system_top_mac_muladd_16s_9s_30s_30_4_1.v",
      "impl\/verilog\/system_top_mac_muladd_16s_10ns_27s_27_4_1.v",
      "impl\/verilog\/system_top_mac_muladd_16s_10ns_30s_30_4_1.v",
      "impl\/verilog\/system_top_mac_muladd_16s_10s_30s_30_4_1.v",
      "impl\/verilog\/system_top_mac_muladd_16s_11s_30s_30_4_1.v",
      "impl\/verilog\/system_top_mac_muladd_16s_14ns_30ns_30_4_1.v",
      "impl\/verilog\/system_top_mac_muladd_16s_16s_28s_28_4_1.v",
      "impl\/verilog\/system_top_mac_muladd_16s_16s_29ns_29_4_1.v",
      "impl\/verilog\/system_top_mac_muladd_16s_16s_29s_29_4_1.v",
      "impl\/verilog\/system_top_mac_muladd_16s_16s_32s_33_4_1.v",
      "impl\/verilog\/system_top_mac_mulsub_16s_16s_28s_28_4_1.v",
      "impl\/verilog\/system_top_mac_mulsub_16s_16s_32s_32_4_1.v",
      "impl\/verilog\/system_top_module0_prefilter.v",
      "impl\/verilog\/system_top_module0_prefilter_Pipeline_PREFILTER_LOOP.v",
      "impl\/verilog\/system_top_module1_packet_detect.v",
      "impl\/verilog\/system_top_module1_packet_detect_Pipeline_STREAM_LOOP.v",
      "impl\/verilog\/system_top_module2_coarse_cfo.v",
      "impl\/verilog\/system_top_module2_coarse_cfo_atan_lut_1_ROM_AUTO_1R.dat",
      "impl\/verilog\/system_top_module2_coarse_cfo_atan_lut_1_ROM_AUTO_1R.v",
      "impl\/verilog\/system_top_module2_coarse_cfo_early_buf_re_RAM_2P_BRAM_1R1W.dat",
      "impl\/verilog\/system_top_module2_coarse_cfo_early_buf_re_RAM_2P_BRAM_1R1W.v",
      "impl\/verilog\/system_top_module2_coarse_cfo_Pipeline_CFO_ESTIMATE.v",
      "impl\/verilog\/system_top_module2_coarse_cfo_Pipeline_PHASE_A.v",
      "impl\/verilog\/system_top_module2_coarse_cfo_Pipeline_PHASE_D.v",
      "impl\/verilog\/system_top_module2_coarse_cfo_Pipeline_PHASE_D_m2_cos_lut_ROM_AUTO_1R.dat",
      "impl\/verilog\/system_top_module2_coarse_cfo_Pipeline_PHASE_D_m2_cos_lut_ROM_AUTO_1R.v",
      "impl\/verilog\/system_top_module2_coarse_cfo_Pipeline_PHASE_D_m2_sin_lut_ROM_AUTO_1R.dat",
      "impl\/verilog\/system_top_module2_coarse_cfo_Pipeline_PHASE_D_m2_sin_lut_ROM_AUTO_1R.v",
      "impl\/verilog\/system_top_module3_fine_sync.v",
      "impl\/verilog\/system_top_module4_fine_cfo_apply.v",
      "impl\/verilog\/system_top_module4_fine_cfo_apply_circ_buf_re_RAM_2P_BRAM_1R1W.dat",
      "impl\/verilog\/system_top_module4_fine_cfo_apply_circ_buf_re_RAM_2P_BRAM_1R1W.v",
      "impl\/verilog\/system_top_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN.v",
      "impl\/verilog\/system_top_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP.v",
      "impl\/verilog\/system_top_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE.v",
      "impl\/verilog\/system_top_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA.v",
      "impl\/verilog\/system_top_module4_fine_cfo_apply_Pipeline_POLL_FINE.v",
      "impl\/verilog\/system_top_module4_fine_cfo_apply_Pipeline_POLL_START.v",
      "impl\/verilog\/system_top_mul_16s_11s_27_1_1.v",
      "impl\/verilog\/system_top_mul_16s_16s_28_1_1.v",
      "impl\/verilog\/system_top_mul_16s_16s_29_1_1.v",
      "impl\/verilog\/system_top_mul_16s_16s_30_1_1.v",
      "impl\/verilog\/system_top_mul_16s_16s_32_1_1.v",
      "impl\/verilog\/system_top_mul_28s_32s_54_1_1.v",
      "impl\/verilog\/system_top_mul_32s_26ns_48_1_1.v",
      "impl\/verilog\/system_top_mul_32s_27s_32_1_1.v",
      "impl\/verilog\/system_top_mul_32s_28ns_48_1_1.v",
      "impl\/verilog\/system_top_mul_32s_32s_54_1_1.v",
      "impl\/verilog\/system_top_mul_36s_36s_72_1_1.v",
      "impl\/verilog\/system_top_run.v",
      "impl\/verilog\/system_top_run_1.v",
      "impl\/verilog\/system_top_run_2.v",
      "impl\/verilog\/system_top_sdiv_51ns_32s_51_55_seq_1.v",
      "impl\/verilog\/system_top_sparsemux_33_4_16_1_1.v",
      "impl\/verilog\/system_top_split_input.v",
      "impl\/verilog\/system_top_start_for_combine_and_peak_U0.v",
      "impl\/verilog\/system_top_start_for_consume_filteredLen_U0.v",
      "impl\/verilog\/system_top_start_for_consume_searchBufferLen_U0.v",
      "impl\/verilog\/system_top_start_for_forward_coarseFreqOff_U0.v",
      "impl\/verilog\/system_top_start_for_module2_coarse_cfo_U0.v",
      "impl\/verilog\/system_top_start_for_module3_fine_sync_U0.v",
      "impl\/verilog\/system_top_start_for_module4_fine_cfo_apply_U0.v",
      "impl\/verilog\/system_top_start_for_run_1_U0.v",
      "impl\/verilog\/system_top_start_for_run_2_U0.v",
      "impl\/verilog\/system_top_start_for_run_U0.v",
      "impl\/verilog\/system_top.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/system_top_run_1_core_ip.tcl",
      "impl\/misc\/system_top_run_2_core_ip.tcl",
      "impl\/misc\/system_top_run_core_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/system_top.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "system_top_run_1_core_ip",
        "Vlnv": "xilinx.com:ip:fir_compiler:7.2",
        "Params": "CONFIG.bestprecision false CONFIG.channel_sequence Basic CONFIG.clock_frequency 300.0 CONFIG.coefficient_buffer_type Automatic CONFIG.coefficient_file no_coe_file_loaded CONFIG.coefficient_fractional_bits 13 CONFIG.coefficient_reload 0 CONFIG.coefficient_sets 1 CONFIG.coefficient_sign Signed CONFIG.coefficient_structure Non_Symmetric CONFIG.coefficient_width 16 CONFIG.coefficientsource Vector CONFIG.coefficientvector {-0.0454521, 0.352787, 0.859403, 0.187371, 0.530949, -1.02181, -0.340062, 0.865699, 0.473383, 0.0087774, -1.21417, 0.217228, 0.520697, -0.199543, 1.05827, 0.5547, 0.327654, -0.507718, -1.16498, 0.729704, 0.617331, -0.535264, -0.501051, -0.310998, -1.08177, -1.13003, 0.666294, -0.0249033, -0.815521, 0.814003, 0.109028, -1.38675, 0.109028, 0.814003, -0.815521, -0.0249033, 0.666294, -1.13003, -1.08177, -0.310998, -0.501051, -0.535264, 0.617331, 0.729704, -1.16498, -0.507718, 0.327654, 0.5547, 1.05827, -0.199543, 0.520697, 0.217228, -1.21417, 0.0087774, 0.473383, 0.865699, -0.340062, -1.02181, 0.530949, 0.187371, 0.859403, 0.352787, -0.0454521, 1.38675, -0.0454521, 0.352787, 0.859403, 0.187371, 0.530949, -1.02181, -0.340062, 0.865699, 0.473383, 0.0087774, -1.21417, 0.217228, 0.520697, -0.199543, 1.05827, 0.5547, 0.327654, -0.507718, -1.16498, 0.729704, 0.617331, -0.535264, -0.501051, -0.310998, -1.08177, -1.13003, 0.666294, -0.0249033, -0.815521, 0.814003, 0.109028, -1.38675, 0.109028, 0.814003, -0.815521, -0.0249033, 0.666294, -1.13003, -1.08177, -0.310998, -0.501051, -0.535264, 0.617331, 0.729704, -1.16498, -0.507718, 0.327654, 0.5547, 1.05827, -0.199543, 0.520697, 0.217228, -1.21417, 0.0087774, 0.473383, 0.865699, -0.340062, -1.02181, 0.530949, 0.187371, 0.859403, 0.352787, -0.0454521, 1.38675, -0.0454521, 0.352787, 0.859403, 0.187371, 0.530949, -1.02181, -0.340062, 0.865699, 0.473383, 0.0087774, -1.21417, 0.217228, 0.520697, -0.199543, 1.05827, 0.5547, 0.327654, -0.507718, -1.16498, 0.729704, 0.617331, -0.535264, -0.501051, -0.310998, -1.08177, -1.13003, 0.666294, -0.0249033, -0.815521, 0.814003, 0.109028, -1.38675} CONFIG.columnconfig 1 CONFIG.data_buffer_type Automatic CONFIG.data_fractional_bits 12 CONFIG.data_has_tlast Packet_Framing CONFIG.data_sign Signed CONFIG.data_tuser_width 1 CONFIG.data_width 16 CONFIG.decimation_rate 1 CONFIG.displayreloadorder false CONFIG.filter_architecture Systolic_Multiply_Accumulate CONFIG.filter_selection 1 CONFIG.filter_type Single_Rate CONFIG.gen_mif_files false CONFIG.gen_mif_from_coe false CONFIG.gen_mif_from_spec false CONFIG.gui_behaviour Coregen CONFIG.has_aclken true CONFIG.has_aresetn true CONFIG.input_buffer_type Automatic CONFIG.inter_column_pipe_length 4 CONFIG.interpolation_rate 1 CONFIG.m_data_has_tready true CONFIG.m_data_has_tuser Not_Required CONFIG.multi_column_support Automatic CONFIG.num_reload_slots 1 CONFIG.number_channels 1 CONFIG.number_paths 1 CONFIG.optimization_goal Area CONFIG.optimization_list None CONFIG.optimization_selection None CONFIG.output_buffer_type Automatic CONFIG.output_rounding_mode Full_Precision CONFIG.output_width 40 CONFIG.passband_max 0.5 CONFIG.passband_min 0.0 CONFIG.pattern_list P4-0,P4-1,P4-2,P4-3,P4-4 CONFIG.preference_for_other_storage Automatic CONFIG.quantization Quantize_Only CONFIG.rate_change_type Integer CONFIG.ratespecification Input_Sample_Period CONFIG.reload_file no_coe_file_loaded CONFIG.reset_data_vector true CONFIG.s_config_method Single CONFIG.s_config_sync_mode On_Vector CONFIG.s_data_has_fifo true CONFIG.s_data_has_tuser Not_Required CONFIG.sample_frequency 1 CONFIG.sampleperiod 8 CONFIG.select_pattern All CONFIG.stopband_max 1.0 CONFIG.stopband_min 0.5 CONFIG.zero_pack_factor 1"
      },
      {
        "Name": "system_top_run_2_core_ip",
        "Vlnv": "xilinx.com:ip:fir_compiler:7.2",
        "Params": "CONFIG.bestprecision false CONFIG.channel_sequence Basic CONFIG.clock_frequency 300.0 CONFIG.coefficient_buffer_type Automatic CONFIG.coefficient_file no_coe_file_loaded CONFIG.coefficient_fractional_bits 13 CONFIG.coefficient_reload 0 CONFIG.coefficient_sets 1 CONFIG.coefficient_sign Signed CONFIG.coefficient_structure Non_Symmetric CONFIG.coefficient_width 16 CONFIG.coefficientsource Vector CONFIG.coefficientvector {-1.06791, -0.986549, 0.734848, 0.247493, -0.778415, -0.489738, -0.942288, -0.229764, 0.0361782, -1.02069, -0.420505, -0.519482, -0.132587, 1.42587, -0.0363492, -0.5547, 0.872824, 0.348783, 0.578905, 0.819683, 0.125335, 0.721431, -0.193514, -1.33916, -0.147029, -0.181954, -0.657124, 0.477258, 1.02179, 0.939632, 0.866216, 0, -0.866216, -0.939632, -1.02179, -0.477258, 0.657124, 0.181954, 0.147029, 1.33916, 0.193514, -0.721431, -0.125335, -0.819683, -0.578905, -0.348783, -0.872824, 0.5547, 0.0363492, -1.42587, 0.132587, 0.519482, 0.420505, 1.02069, -0.0361782, 0.229764, 0.942288, 0.489738, 0.778415, -0.247493, -0.734848, 0.986549, 1.06791, 0, -1.06791, -0.986549, 0.734848, 0.247493, -0.778415, -0.489738, -0.942288, -0.229764, 0.0361782, -1.02069, -0.420505, -0.519482, -0.132587, 1.42587, -0.0363492, -0.5547, 0.872824, 0.348783, 0.578905, 0.819683, 0.125335, 0.721431, -0.193514, -1.33916, -0.147029, -0.181954, -0.657124, 0.477258, 1.02179, 0.939632, 0.866216, 0, -0.866216, -0.939632, -1.02179, -0.477258, 0.657124, 0.181954, 0.147029, 1.33916, 0.193514, -0.721431, -0.125335, -0.819683, -0.578905, -0.348783, -0.872824, 0.5547, 0.0363492, -1.42587, 0.132587, 0.519482, 0.420505, 1.02069, -0.0361782, 0.229764, 0.942288, 0.489738, 0.778415, -0.247493, -0.734848, 0.986549, 1.06791, 0, -1.06791, -0.986549, 0.734848, 0.247493, -0.778415, -0.489738, -0.942288, -0.229764, 0.0361782, -1.02069, -0.420505, -0.519482, -0.132587, 1.42587, -0.0363492, -0.5547, 0.872824, 0.348783, 0.578905, 0.819683, 0.125335, 0.721431, -0.193514, -1.33916, -0.147029, -0.181954, -0.657124, 0.477258, 1.02179, 0.939632, 0.866216, 0} CONFIG.columnconfig 1 CONFIG.data_buffer_type Automatic CONFIG.data_fractional_bits 12 CONFIG.data_has_tlast Packet_Framing CONFIG.data_sign Signed CONFIG.data_tuser_width 1 CONFIG.data_width 16 CONFIG.decimation_rate 1 CONFIG.displayreloadorder false CONFIG.filter_architecture Systolic_Multiply_Accumulate CONFIG.filter_selection 1 CONFIG.filter_type Single_Rate CONFIG.gen_mif_files false CONFIG.gen_mif_from_coe false CONFIG.gen_mif_from_spec false CONFIG.gui_behaviour Coregen CONFIG.has_aclken true CONFIG.has_aresetn true CONFIG.input_buffer_type Automatic CONFIG.inter_column_pipe_length 4 CONFIG.interpolation_rate 1 CONFIG.m_data_has_tready true CONFIG.m_data_has_tuser Not_Required CONFIG.multi_column_support Automatic CONFIG.num_reload_slots 1 CONFIG.number_channels 1 CONFIG.number_paths 1 CONFIG.optimization_goal Area CONFIG.optimization_list None CONFIG.optimization_selection None CONFIG.output_buffer_type Automatic CONFIG.output_rounding_mode Full_Precision CONFIG.output_width 40 CONFIG.passband_max 0.5 CONFIG.passband_min 0.0 CONFIG.pattern_list P4-0,P4-1,P4-2,P4-3,P4-4 CONFIG.preference_for_other_storage Automatic CONFIG.quantization Quantize_Only CONFIG.rate_change_type Integer CONFIG.ratespecification Input_Sample_Period CONFIG.reload_file no_coe_file_loaded CONFIG.reset_data_vector true CONFIG.s_config_method Single CONFIG.s_config_sync_mode On_Vector CONFIG.s_data_has_fifo true CONFIG.s_data_has_tuser Not_Required CONFIG.sample_frequency 1 CONFIG.sampleperiod 8 CONFIG.select_pattern All CONFIG.stopband_max 1.0 CONFIG.stopband_min 0.5 CONFIG.zero_pack_factor 1"
      },
      {
        "Name": "system_top_run_core_ip",
        "Vlnv": "xilinx.com:ip:fir_compiler:7.2",
        "Params": "CONFIG.bestprecision false CONFIG.channel_sequence Basic CONFIG.clock_frequency 300.0 CONFIG.coefficient_buffer_type Automatic CONFIG.coefficient_file no_coe_file_loaded CONFIG.coefficient_fractional_bits 13 CONFIG.coefficient_reload 0 CONFIG.coefficient_sets 1 CONFIG.coefficient_sign Signed CONFIG.coefficient_structure Non_Symmetric CONFIG.coefficient_width 16 CONFIG.coefficientsource Vector CONFIG.coefficientvector {-1.11336, -0.633763, 1.59425, 0.434864, -0.247467, -1.51155, -1.28235, 0.635934, 0.509561, -1.01191, -1.63468, -0.302253, 0.388111, 1.22632, 1.02192, 0, 1.20048, -0.158935, -0.586077, 1.54939, 0.742666, 0.186166, -0.694565, -1.65016, -1.2288, -1.31198, 0.00917055, 0.452354, 0.20627, 1.75364, 0.975244, -1.38675, -0.757188, -0.125629, -1.83731, -0.502161, 1.32342, -0.948076, -0.934743, 1.02817, -0.307537, -1.2567, 0.491996, -0.0899788, -1.74389, -0.856501, -0.54517, 1.1094, 1.09462, -1.62541, 0.653284, 0.73671, -0.793666, 1.02947, 0.437205, 1.09546, 0.602226, -0.532075, 1.30936, -0.0601219, 0.124554, 1.33934, 1.02246, 1.38675, -1.11336, -0.633763, 1.59425, 0.434864, -0.247467, -1.51155, -1.28235, 0.635934, 0.509561, -1.01191, -1.63468, -0.302253, 0.388111, 1.22632, 1.02192, 0, 1.20048, -0.158935, -0.586077, 1.54939, 0.742666, 0.186166, -0.694565, -1.65016, -1.2288, -1.31198, 0.00917055, 0.452354, 0.20627, 1.75364, 0.975244, -1.38675, -0.757188, -0.125629, -1.83731, -0.502161, 1.32342, -0.948076, -0.934743, 1.02817, -0.307537, -1.2567, 0.491996, -0.0899788, -1.74389, -0.856501, -0.54517, 1.1094, 1.09462, -1.62541, 0.653284, 0.73671, -0.793666, 1.02947, 0.437205, 1.09546, 0.602226, -0.532075, 1.30936, -0.0601219, 0.124554, 1.33934, 1.02246, 1.38675, -1.11336, -0.633763, 1.59425, 0.434864, -0.247467, -1.51155, -1.28235, 0.635934, 0.509561, -1.01191, -1.63468, -0.302253, 0.388111, 1.22632, 1.02192, 0, 1.20048, -0.158935, -0.586077, 1.54939, 0.742666, 0.186166, -0.694565, -1.65016, -1.2288, -1.31198, 0.00917055, 0.452354, 0.20627, 1.75364, 0.975244, -1.38675} CONFIG.columnconfig 1 CONFIG.data_buffer_type Automatic CONFIG.data_fractional_bits 12 CONFIG.data_has_tlast Packet_Framing CONFIG.data_sign Signed CONFIG.data_tuser_width 1 CONFIG.data_width 16 CONFIG.decimation_rate 1 CONFIG.displayreloadorder false CONFIG.filter_architecture Systolic_Multiply_Accumulate CONFIG.filter_selection 1 CONFIG.filter_type Single_Rate CONFIG.gen_mif_files false CONFIG.gen_mif_from_coe false CONFIG.gen_mif_from_spec false CONFIG.gui_behaviour Coregen CONFIG.has_aclken true CONFIG.has_aresetn true CONFIG.input_buffer_type Automatic CONFIG.inter_column_pipe_length 4 CONFIG.interpolation_rate 1 CONFIG.m_data_has_tready true CONFIG.m_data_has_tuser Not_Required CONFIG.multi_column_support Automatic CONFIG.num_reload_slots 1 CONFIG.number_channels 1 CONFIG.number_paths 1 CONFIG.optimization_goal Area CONFIG.optimization_list None CONFIG.optimization_selection None CONFIG.output_buffer_type Automatic CONFIG.output_rounding_mode Full_Precision CONFIG.output_width 40 CONFIG.passband_max 0.5 CONFIG.passband_min 0.0 CONFIG.pattern_list P4-0,P4-1,P4-2,P4-3,P4-4 CONFIG.preference_for_other_storage Automatic CONFIG.quantization Quantize_Only CONFIG.rate_change_type Integer CONFIG.ratespecification Input_Sample_Period CONFIG.reload_file no_coe_file_loaded CONFIG.reset_data_vector true CONFIG.s_config_method Single CONFIG.s_config_sync_mode On_Vector CONFIG.s_data_has_fifo true CONFIG.s_data_has_tuser Not_Required CONFIG.sample_frequency 1 CONFIG.sampleperiod 8 CONFIG.select_pattern All CONFIG.stopband_max 1.0 CONFIG.stopband_min 0.5 CONFIG.zero_pack_factor 1"
      }
    ]
  },
  "Interfaces": {
    "data_in": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "direction": "in",
      "dataWidth": "32",
      "portPrefix": "data_in_",
      "portMap": {
        "data_in_dout": "RD_DATA",
        "data_in_empty_n": "EMPTY_N",
        "data_in_read": "RD_EN"
      },
      "ports": [
        "data_in_dout",
        "data_in_empty_n",
        "data_in_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "data_in"
        }]
    },
    "corrected_out": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "direction": "out",
      "dataWidth": "32",
      "portPrefix": "corrected_out_",
      "portMap": {
        "corrected_out_din": "WR_DATA",
        "corrected_out_full_n": "FULL_N",
        "corrected_out_write": "WR_EN"
      },
      "ports": [
        "corrected_out_din",
        "corrected_out_full_n",
        "corrected_out_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "corrected_out"
        }]
    },
    "coarseFreqOff_out": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "direction": "out",
      "dataWidth": "32",
      "portPrefix": "coarseFreqOff_out_",
      "portMap": {
        "coarseFreqOff_out_din": "WR_DATA",
        "coarseFreqOff_out_full_n": "FULL_N",
        "coarseFreqOff_out_write": "WR_EN"
      },
      "ports": [
        "coarseFreqOff_out_din",
        "coarseFreqOff_out_full_n",
        "coarseFreqOff_out_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "coarseFreqOff_out"
        }]
    },
    "fineFreqOff_out": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "direction": "out",
      "dataWidth": "32",
      "portPrefix": "fineFreqOff_out_",
      "portMap": {
        "fineFreqOff_out_din": "WR_DATA",
        "fineFreqOff_out_full_n": "FULL_N",
        "fineFreqOff_out_write": "WR_EN"
      },
      "ports": [
        "fineFreqOff_out_din",
        "fineFreqOff_out_full_n",
        "fineFreqOff_out_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "fineFreqOff_out"
        }]
    },
    "num_samples": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"num_samples": "DATA"},
      "ports": ["num_samples"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "num_samples"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_ready": "ready",
        "ap_idle": "idle"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    }
  },
  "RtlPorts": {
    "data_in_dout": {
      "dir": "in",
      "width": "32"
    },
    "data_in_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "data_in_read": {
      "dir": "out",
      "width": "1"
    },
    "corrected_out_din": {
      "dir": "out",
      "width": "32"
    },
    "corrected_out_full_n": {
      "dir": "in",
      "width": "1"
    },
    "corrected_out_write": {
      "dir": "out",
      "width": "1"
    },
    "coarseFreqOff_out_din": {
      "dir": "out",
      "width": "32"
    },
    "coarseFreqOff_out_full_n": {
      "dir": "in",
      "width": "1"
    },
    "coarseFreqOff_out_write": {
      "dir": "out",
      "width": "1"
    },
    "fineFreqOff_out_din": {
      "dir": "out",
      "width": "32"
    },
    "fineFreqOff_out_full_n": {
      "dir": "in",
      "width": "1"
    },
    "fineFreqOff_out_write": {
      "dir": "out",
      "width": "1"
    },
    "num_samples": {
      "dir": "in",
      "width": "32"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "system_top",
      "BindInstances": "add_loc_c2_channel_U m0_to_m1_data_U m0_filteredLen_U m1_to_m2_data_U m1_startOffset_U add_loc_c1_U m2_search_buffer_U m2_coarseFreqOff_U m2_searchBufferLen_U m2_to_m4_data_U m2_to_m4_startOffset_U add_loc_c_U m3_fineOffset_U",
      "Instances": [
        {
          "ModuleName": "module0_prefilter",
          "InstanceName": "module0_prefilter_U0",
          "BindInstances": "filteredLen_fu_52_p2",
          "Instances": [{
              "ModuleName": "module0_prefilter_Pipeline_PREFILTER_LOOP",
              "InstanceName": "grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_41",
              "BindInstances": "icmp_ln44_fu_1139_p2 add_ln44_fu_1144_p2 sum_re_fu_1485_p2 sum_im_fu_1491_p2 add_ln66_24_fu_2323_p2 add_ln67_24_fu_2373_p2 sum_re_1_fu_1497_p2 sum_im_1_fu_1503_p2 mac_muladd_16s_5s_20s_21_4_1_U4 mac_muladd_16s_5s_20s_21_4_1_U4 mac_muladd_16s_5s_20s_21_4_1_U5 mac_muladd_16s_5s_20s_21_4_1_U5 sum_re_2_fu_1517_p2 sum_im_2_fu_1523_p2 sum_re_3_fu_1529_p2 sum_im_3_fu_1535_p2 sub_ln66_fu_2597_p2 add_ln66_2_fu_2607_p2 sub_ln67_fu_2649_p2 add_ln67_2_fu_2659_p2 sum_re_4_fu_1541_p2 sum_im_4_fu_1547_p2 mac_muladd_16s_6ns_23s_24_4_1_U8 mac_muladd_16s_6ns_23s_24_4_1_U8 mac_muladd_16s_6ns_23s_24_4_1_U8 mac_muladd_16s_6ns_23s_24_4_1_U9 mac_muladd_16s_6ns_23s_24_4_1_U9 mac_muladd_16s_6ns_23s_24_4_1_U9 sum_re_5_fu_1553_p2 sum_im_5_fu_1559_p2 sub_ln66_1_fu_2757_p2 add_ln66_4_fu_2767_p2 sub_ln67_1_fu_2817_p2 add_ln67_4_fu_2827_p2 sum_re_6_fu_1565_p2 sum_im_6_fu_1571_p2 mac_muladd_16s_7ns_25s_26_4_1_U10 mac_muladd_16s_7ns_25s_26_4_1_U10 mac_muladd_16s_7ns_25s_26_4_1_U10 mac_muladd_16s_7ns_25s_26_4_1_U11 mac_muladd_16s_7ns_25s_26_4_1_U11 mac_muladd_16s_7ns_25s_26_4_1_U11 sum_re_7_fu_1577_p2 sum_im_7_fu_1583_p2 mac_muladd_16s_8s_26s_27_4_1_U12 mac_muladd_16s_8s_26s_27_4_1_U12 mac_muladd_16s_8s_26s_27_4_1_U12 mac_muladd_16s_8s_26s_27_4_1_U13 mac_muladd_16s_8s_26s_27_4_1_U13 mac_muladd_16s_8s_26s_27_4_1_U13 sum_re_8_fu_1589_p2 sum_im_8_fu_1595_p2 add_ln66_26_fu_2973_p2 add_ln66_7_fu_2983_p2 add_ln67_26_fu_3033_p2 add_ln67_7_fu_3043_p2 sum_re_9_fu_1601_p2 sum_im_9_fu_1607_p2 mac_muladd_16s_9s_28s_29_4_1_U14 mac_muladd_16s_9s_28s_29_4_1_U14 mac_muladd_16s_9s_28s_29_4_1_U14 mac_muladd_16s_9s_28s_29_4_1_U15 mac_muladd_16s_9s_28s_29_4_1_U15 mac_muladd_16s_9s_28s_29_4_1_U15 sum_re_10_fu_1613_p2 sum_im_10_fu_1619_p2 mac_muladd_16s_8ns_29s_30_4_1_U16 mac_muladd_16s_8ns_29s_30_4_1_U16 mac_muladd_16s_8ns_29s_30_4_1_U16 mac_muladd_16s_8ns_29s_30_4_1_U17 mac_muladd_16s_8ns_29s_30_4_1_U17 mac_muladd_16s_8ns_29s_30_4_1_U17 sum_re_11_fu_1625_p2 sum_im_11_fu_1631_p2 mac_muladd_16s_9s_30s_30_4_1_U18 mac_muladd_16s_9s_30s_30_4_1_U18 mac_muladd_16s_9s_30s_30_4_1_U18 mac_muladd_16s_9s_30s_30_4_1_U19 mac_muladd_16s_9s_30s_30_4_1_U19 mac_muladd_16s_9s_30s_30_4_1_U19 sum_re_12_fu_1637_p2 sum_im_12_fu_1643_p2 mac_muladd_16s_9ns_30s_30_4_1_U20 mac_muladd_16s_9ns_30s_30_4_1_U20 mac_muladd_16s_9ns_30s_30_4_1_U20 mac_muladd_16s_9ns_30s_30_4_1_U21 mac_muladd_16s_9ns_30s_30_4_1_U21 mac_muladd_16s_9ns_30s_30_4_1_U21 sum_re_13_fu_1649_p2 sum_im_13_fu_1655_p2 mac_muladd_16s_10s_30s_30_4_1_U22 mac_muladd_16s_10s_30s_30_4_1_U22 mac_muladd_16s_10s_30s_30_4_1_U22 mac_muladd_16s_10s_30s_30_4_1_U23 mac_muladd_16s_10s_30s_30_4_1_U23 mac_muladd_16s_10s_30s_30_4_1_U23 sum_re_14_fu_1661_p2 sum_im_14_fu_1667_p2 mac_muladd_16s_9ns_30s_30_4_1_U24 mac_muladd_16s_9ns_30s_30_4_1_U24 mac_muladd_16s_9ns_30s_30_4_1_U24 mac_muladd_16s_9ns_30s_30_4_1_U25 mac_muladd_16s_9ns_30s_30_4_1_U25 mac_muladd_16s_9ns_30s_30_4_1_U25 sum_re_15_fu_1673_p2 sum_im_15_fu_1679_p2 mac_muladd_16s_10s_30s_30_4_1_U26 mac_muladd_16s_10s_30s_30_4_1_U26 mac_muladd_16s_10s_30s_30_4_1_U26 mac_muladd_16s_10s_30s_30_4_1_U27 mac_muladd_16s_10s_30s_30_4_1_U27 mac_muladd_16s_10s_30s_30_4_1_U27 sum_re_16_fu_1685_p2 sum_im_16_fu_1691_p2 mac_muladd_16s_9ns_30s_30_4_1_U28 mac_muladd_16s_9ns_30s_30_4_1_U28 mac_muladd_16s_9ns_30s_30_4_1_U28 mac_muladd_16s_9ns_30s_30_4_1_U29 mac_muladd_16s_9ns_30s_30_4_1_U29 mac_muladd_16s_9ns_30s_30_4_1_U29 sum_re_17_fu_1697_p2 sum_im_17_fu_1703_p2 mac_muladd_16s_10s_30s_30_4_1_U30 mac_muladd_16s_10s_30s_30_4_1_U30 mac_muladd_16s_10s_30s_30_4_1_U30 mac_muladd_16s_10s_30s_30_4_1_U31 mac_muladd_16s_10s_30s_30_4_1_U31 mac_muladd_16s_10s_30s_30_4_1_U31 sum_re_18_fu_1709_p2 sum_im_18_fu_1715_p2 mac_muladd_16s_10ns_30s_30_4_1_U32 mac_muladd_16s_10ns_30s_30_4_1_U32 mac_muladd_16s_10ns_30s_30_4_1_U32 mac_muladd_16s_10ns_30s_30_4_1_U33 mac_muladd_16s_10ns_30s_30_4_1_U33 mac_muladd_16s_10ns_30s_30_4_1_U33 sum_re_19_fu_1721_p2 sum_im_19_fu_1727_p2 mac_muladd_16s_11s_30s_30_4_1_U34 mac_muladd_16s_11s_30s_30_4_1_U34 mac_muladd_16s_11s_30s_30_4_1_U34 mac_muladd_16s_11s_30s_30_4_1_U35 mac_muladd_16s_11s_30s_30_4_1_U35 mac_muladd_16s_11s_30s_30_4_1_U35 sum_re_20_fu_1733_p2 sum_im_20_fu_1739_p2 mac_muladd_16s_10ns_30s_30_4_1_U36 mac_muladd_16s_10ns_30s_30_4_1_U36 mac_muladd_16s_10ns_30s_30_4_1_U36 mac_muladd_16s_10ns_30s_30_4_1_U37 mac_muladd_16s_10ns_30s_30_4_1_U37 mac_muladd_16s_10ns_30s_30_4_1_U37 sum_re_21_fu_1745_p2 sum_im_21_fu_1751_p2 mac_muladd_16s_11s_30s_30_4_1_U38 mac_muladd_16s_11s_30s_30_4_1_U38 mac_muladd_16s_11s_30s_30_4_1_U38 mac_muladd_16s_11s_30s_30_4_1_U39 mac_muladd_16s_11s_30s_30_4_1_U39 mac_muladd_16s_11s_30s_30_4_1_U39 sum_re_22_fu_1757_p2 sum_im_22_fu_1763_p2 mac_muladd_16s_10ns_30s_30_4_1_U40 mac_muladd_16s_10ns_30s_30_4_1_U40 mac_muladd_16s_10ns_30s_30_4_1_U40 mac_muladd_16s_10ns_30s_30_4_1_U41 mac_muladd_16s_10ns_30s_30_4_1_U41 mac_muladd_16s_10ns_30s_30_4_1_U41 sum_re_23_fu_1769_p2 sum_im_23_fu_1775_p2 mul_16s_11s_27_1_1_U2 mul_16s_11s_27_1_1_U3 sum_re_24_fu_1781_p2 sum_im_24_fu_1787_p2 mac_muladd_16s_10ns_27s_27_4_1_U6 mac_muladd_16s_10ns_27s_27_4_1_U6 add_ln66_23_fu_3636_p2 mac_muladd_16s_10ns_27s_27_4_1_U7 mac_muladd_16s_10ns_27s_27_4_1_U7 add_ln67_23_fu_3645_p2 mac_muladd_16s_14ns_30ns_30_4_1_U42 mac_muladd_16s_14ns_30ns_30_4_1_U42 mac_muladd_16s_14ns_30ns_30_4_1_U43 mac_muladd_16s_14ns_30ns_30_4_1_U43 icmp_ln73_fu_1150_p2 out_count_2_fu_1155_p2"
            }]
        },
        {
          "ModuleName": "Block_entry_proc",
          "InstanceName": "Block_entry_proc_U0",
          "BindInstances": "add_ln38_fu_12_p2"
        },
        {
          "ModuleName": "module1_packet_detect",
          "InstanceName": "module1_packet_detect_U0",
          "Instances": [{
              "ModuleName": "module1_packet_detect_Pipeline_STREAM_LOOP",
              "InstanceName": "grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71",
              "BindInstances": "icmp_ln51_fu_1004_p2 i_11_fu_1010_p2 sparsemux_33_4_16_1_1_U70 sparsemux_33_4_16_1_1_U71 icmp_ln65_fu_1048_p2 n_fu_1054_p2 mac_muladd_16s_16s_28s_28_4_1_U79 mul_16s_16s_28_1_1_U72 mac_muladd_16s_16s_28s_28_4_1_U79 mul_16s_16s_28_1_1_U73 mac_mulsub_16s_16s_28s_28_4_1_U80 mac_mulsub_16s_16s_28s_28_4_1_U80 mac_muladd_16s_16s_29s_29_4_1_U78 mul_16s_16s_29_1_1_U74 mac_muladd_16s_16s_29ns_29_4_1_U82 mac_muladd_16s_16s_29ns_29_4_1_U81 mac_muladd_16s_16s_29s_29_4_1_U78 mac_muladd_16s_16s_29ns_29_4_1_U81 mac_muladd_16s_16s_29ns_29_4_1_U82 corrSum_re_1_fu_1524_p2 corrSum_im_1_fu_1541_p2 powSumAcc_3_fu_1983_p2 icmp_ln87_fu_1063_p2 mul_32s_32s_54_1_1_U67 mul_32s_32s_54_1_1_U68 add_ln89_fu_2210_p2 mul_32s_32s_54_1_1_U69 icmp_ln95_fu_2263_p2 sustainedCount_3_fu_2274_p2 icmp_ln97_fu_2280_p2 xor_ln98_fu_2295_p2 sparsemux_33_4_16_1_1_U75 corrSum_re_2_fu_1736_p2 sparsemux_33_4_16_1_1_U76 corrSum_im_2_fu_1825_p2 sparsemux_33_4_16_1_1_U77 powSumAcc_2_fu_2135_p2"
            }]
        },
        {
          "ModuleName": "module2_coarse_cfo",
          "InstanceName": "module2_coarse_cfo_U0",
          "BindInstances": "icmp_ln113_fu_443_p2 useLen_fu_448_p3 sub_ln114_fu_467_p2 sub_ln114_1_fu_477_p2 select_ln114_fu_487_p3 sub_ln115_fu_498_p2 corrLen_fu_508_p2 icmp_ln119_fu_513_p2 sub_ln119_fu_529_p2 empty_fu_538_p2 p_op_i_fu_543_p2 smax_neg_i_fu_548_p3 add_ln119_1_fu_556_p2 sub_ln36_fu_587_p2 ax_fu_593_p3 sub_ln37_fu_601_p2 ay_fu_607_p3 or_ln39_fu_615_p2 icmp_ln39_fu_619_p2 swap_fu_625_p2 den_fu_629_p3 select_ln44_fu_635_p3 sdiv_51ns_32s_51_55_seq_1_U141 sub_ln48_fu_669_p2 icmp_ln49_fu_713_p2 add_ln49_fu_719_p2 select_ln49_fu_725_p3 lut_idx_fu_733_p3 icmp_ln50_fu_741_p2 lut_idx_2_fu_746_p3 frac_fu_765_p2 add_ln54_fu_775_p2 sub_ln55_fu_810_p2 mul_28s_32s_54_1_1_U139 angle_fu_845_p2 angle_11_fu_850_p2 angle_12_fu_856_p3 sub_ln58_fu_870_p2 angle_14_fu_886_p3 angle_15_fu_892_p2 angle_16_fu_898_p3 icmp_ln60_fu_915_p2 angle_17_fu_920_p2 angle_18_fu_925_p3 add_ln61_fu_940_p2 select_ln61_fu_946_p3 icmp_ln132_fu_954_p2 signed_angle_3_fu_960_p2 signed_angle_4_fu_966_p3 mul_32s_28ns_48_1_1_U140 sub_ln138_fu_1013_p2 sub_ln138_1_fu_1036_p2 phase_inc_fu_1042_p3 early_buf_re_U early_buf_im_U atan_lut_1_U",
          "Instances": [
            {
              "ModuleName": "module2_coarse_cfo_Pipeline_PHASE_A",
              "InstanceName": "grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312",
              "BindInstances": "icmp_ln88_fu_213_p2 add_ln88_fu_219_p2"
            },
            {
              "ModuleName": "module2_coarse_cfo_Pipeline_CFO_ESTIMATE",
              "InstanceName": "grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330",
              "BindInstances": "icmp_ln119_fu_172_p2 add_ln119_fu_177_p2 mac_muladd_16s_16s_32s_33_4_1_U113 mul_16s_16s_32_1_1_U111 mac_muladd_16s_16s_32s_33_4_1_U113 mac_muladd_16s_16s_32s_33_4_1_U113 C_re_2_fu_273_p2 mul_16s_16s_32_1_1_U112 mac_mulsub_16s_16s_32s_32_4_1_U114 mac_mulsub_16s_16s_32s_32_4_1_U114 C_im_2_fu_292_p2"
            },
            {
              "ModuleName": "module2_coarse_cfo_Pipeline_PHASE_D",
              "InstanceName": "grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342",
              "BindInstances": "icmp_ln150_fu_222_p2 icmp_ln155_fu_231_p2 buf_idx_fu_240_p2 icmp_ln159_fu_273_p2 add_ln159_fu_279_p2 select_ln159_fu_285_p3 ref_tmp_i_i_0_i_fu_293_p3 mul_16s_16s_30_1_1_U124 mul_16s_16s_30_1_1_U125 sub_ln164_fu_383_p2 mul_16s_16s_30_1_1_U126 mul_16s_16s_30_1_1_U127 add_ln165_fu_431_p2 phase_acc_3_fu_307_p2 search_cnt_3_fu_312_p2 n_11_fu_328_p2 m2_cos_lut_U m2_sin_lut_U"
            }
          ]
        },
        {
          "ModuleName": "module3_fine_sync",
          "InstanceName": "module3_fine_sync_U0",
          "BindInstances": "re_stream_U im_stream_U sum_stream_U re_out_U im_out_U sum_out_U",
          "Instances": [
            {
              "ModuleName": "split_input",
              "InstanceName": "split_input_U0",
              "BindInstances": "sum_stream_din i_fu_99_p2 icmp_ln31_fu_105_p2"
            },
            {
              "ModuleName": "run_1",
              "InstanceName": "run_1_U0"
            },
            {
              "ModuleName": "run_2",
              "InstanceName": "run_2_U0"
            },
            {
              "ModuleName": "run",
              "InstanceName": "run_U0"
            },
            {
              "ModuleName": "combine_and_peak",
              "InstanceName": "combine_and_peak_U0",
              "BindInstances": "fineOffset_fu_73_p2 m3_fineOffset_din",
              "Instances": [{
                  "ModuleName": "combine_and_peak_Pipeline_COMBINE",
                  "InstanceName": "grp_combine_and_peak_Pipeline_COMBINE_fu_45",
                  "BindInstances": "corr_re_fu_145_p2 mul_36s_36s_72_1_1_U164 mul_36s_36s_72_1_1_U165 add_ln65_fu_216_p2 icmp_ln69_fu_236_p2 icmp_ln70_fu_241_p2 add_ln72_fu_246_p2 max_metric_1_fu_255_p3 max_pos_1_fu_262_p3 max_metric_fu_270_p3 max_pos_fu_278_p3 i_fu_173_p2 icmp_ln57_fu_179_p2"
                }]
            }
          ]
        },
        {
          "ModuleName": "module4_fine_cfo_apply",
          "InstanceName": "module4_fine_cfo_apply_U0",
          "BindInstances": "icmp_ln104_fu_523_p2 add_ln121_fu_570_p2 combined_offset_fu_576_p2 cfo_data_end_fu_585_p2 sub_ln148_fu_698_p2 sub_ln147_fu_703_p2 icmp_ln149_fu_708_p2 select_ln149_fu_714_p3 sub_ln150_fu_726_p2 sub_ln38_fu_664_p2 ax_fu_670_p3 sub_ln39_fu_678_p2 ay_fu_684_p3 or_ln41_fu_732_p2 icmp_ln41_fu_736_p2 swap_fu_742_p2 den_fu_746_p3 select_ln46_fu_752_p3 sdiv_51ns_32s_51_55_seq_1_U249 sub_ln50_fu_786_p2 icmp_ln51_fu_830_p2 add_ln51_fu_836_p2 select_ln51_fu_842_p3 lut_idx_fu_850_p3 icmp_ln52_fu_858_p2 lut_idx_1_fu_863_p3 frac_fu_882_p2 add_ln56_fu_892_p2 sub_ln57_fu_927_p2 mul_28s_32s_54_1_1_U246 angle_fu_962_p2 angle_1_fu_967_p2 angle_2_fu_973_p3 sub_ln60_fu_987_p2 angle_4_fu_1003_p3 angle_5_fu_1009_p2 angle_6_fu_1015_p3 icmp_ln62_fu_1032_p2 angle_7_fu_1037_p2 angle_8_fu_1042_p3 add_ln63_fu_1057_p2 select_ln63_fu_1063_p3 icmp_ln169_fu_1071_p2 signed_angle_1_fu_1077_p2 signed_angle_2_fu_1083_p3 mul_32s_26ns_48_1_1_U248 sub_ln175_fu_1130_p2 sub_ln175_1_fu_1153_p2 phase_inc_fu_1159_p3 icmp_ln184_fu_1166_p2 mul_32s_27s_32_1_1_U247 phase_acc_0_lcssa_sel_i_fu_1207_p3 circ_buf_re_U circ_buf_im_U atan_lut_U m4_cos_lut_U m4_sin_lut_U",
          "Instances": [
            {
              "ModuleName": "module4_fine_cfo_apply_Pipeline_POLL_START",
              "InstanceName": "grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355",
              "BindInstances": "icmp_ln89_fu_160_p2 n_3_fu_165_p2"
            },
            {
              "ModuleName": "module4_fine_cfo_apply_Pipeline_POLL_FINE",
              "InstanceName": "grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370",
              "BindInstances": "icmp_ln104_fu_168_p2 n_6_fu_173_p2"
            },
            {
              "ModuleName": "module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA",
              "InstanceName": "grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387",
              "BindInstances": "icmp_ln138_fu_146_p2 icmp_ln140_fu_156_p2 write_cnt_2_fu_162_p2 n_8_fu_173_p2"
            },
            {
              "ModuleName": "module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE",
              "InstanceName": "grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402",
              "BindInstances": "icmp_ln156_fu_160_p2 i_6_fu_166_p2 add_ln158_fu_180_p2 cx_idx_fu_190_p2 add_ln159_fu_196_p2 sx_idx_fu_206_p2 mac_muladd_16s_16s_32s_33_4_1_U211 mul_16s_16s_32_1_1_U209 mac_muladd_16s_16s_32s_33_4_1_U211 mac_muladd_16s_16s_32s_33_4_1_U211 C_re_1_fu_276_p2 mul_16s_16s_32_1_1_U210 mac_mulsub_16s_16s_32s_32_4_1_U212 mac_mulsub_16s_16s_32s_32_4_1_U212 C_im_1_fu_295_p2"
            },
            {
              "ModuleName": "module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP",
              "InstanceName": "grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413",
              "BindInstances": "icmp_ln184_fu_277_p2 i_7_fu_282_p2 sample_idx_fu_295_p2 addr_cmp15_fu_390_p2 sample_re_fu_395_p3 addr_cmp_fu_409_p2 sample_im_fu_414_p3 write_cnt_3_fu_464_p2 icmp_ln192_fu_328_p2 add_ln192_fu_334_p2 select_ln192_fu_340_p3 ref_tmp_i_i648_0_i_fu_348_p3 mul_16s_16s_30_1_1_U218 mul_16s_16s_30_1_1_U219 sub_ln197_fu_519_p2 mul_16s_16s_30_1_1_U220 mul_16s_16s_30_1_1_U221 add_ln198_fu_567_p2 phase_acc_1_fu_362_p2"
            },
            {
              "ModuleName": "module4_fine_cfo_apply_Pipeline_APPLY_DRAIN",
              "InstanceName": "grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433",
              "BindInstances": "icmp_ln204_fu_204_p2 i_8_fu_209_p2 icmp_ln209_fu_260_p2 add_ln209_fu_266_p2 select_ln209_fu_272_p3 ref_tmp_i_i_0_i_fu_280_p3 mul_16s_16s_30_1_1_U232 mul_16s_16s_30_1_1_U233 sub_ln214_fu_353_p2 mul_16s_16s_30_1_1_U234 mul_16s_16s_30_1_1_U235 add_ln215_fu_401_p2 phase_acc_2_fu_294_p2"
            }
          ]
        },
        {
          "ModuleName": "consume_filteredLen",
          "InstanceName": "consume_filteredLen_U0"
        },
        {
          "ModuleName": "consume_searchBufferLen",
          "InstanceName": "consume_searchBufferLen_U0"
        },
        {
          "ModuleName": "forward_coarseFreqOff",
          "InstanceName": "forward_coarseFreqOff_U0"
        }
      ]
    },
    "Info": {
      "Block_entry_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "module0_prefilter_Pipeline_PREFILTER_LOOP": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "module0_prefilter": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "consume_filteredLen": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "module1_packet_detect_Pipeline_STREAM_LOOP": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "module1_packet_detect": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "module2_coarse_cfo_Pipeline_PHASE_A": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "module2_coarse_cfo_Pipeline_CFO_ESTIMATE": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "module2_coarse_cfo_Pipeline_PHASE_D": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "module2_coarse_cfo": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "consume_searchBufferLen": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "split_input": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "run_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "run_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "run": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "combine_and_peak_Pipeline_COMBINE": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "combine_and_peak": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "module3_fine_sync": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "module4_fine_cfo_apply_Pipeline_POLL_START": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "module4_fine_cfo_apply_Pipeline_POLL_FINE": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "module4_fine_cfo_apply_Pipeline_APPLY_DRAIN": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "module4_fine_cfo_apply": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "forward_coarseFreqOff": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "system_top": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "Block_entry_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "2.552"
        },
        "Area": {
          "FF": "34",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "59",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "module0_prefilter_Pipeline_PREFILTER_LOOP": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.680"
        },
        "Loops": [{
            "Name": "PREFILTER_LOOP",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "24"
          }],
        "Area": {
          "DSP": "42",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "19",
          "FF": "5547",
          "AVAIL_FF": "106400",
          "UTIL_FF": "5",
          "LUT": "4322",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "8",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "module0_prefilter": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.680"
        },
        "Area": {
          "DSP": "42",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "19",
          "FF": "5633",
          "AVAIL_FF": "106400",
          "UTIL_FF": "5",
          "LUT": "4410",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "8",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "consume_filteredLen": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.634"
        },
        "Area": {
          "FF": "2",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "20",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "module1_packet_detect_Pipeline_STREAM_LOOP": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.510"
        },
        "Loops": [{
            "Name": "STREAM_LOOP",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "11"
          }],
        "Area": {
          "DSP": "20",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "9",
          "FF": "2400",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "2216",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "module1_packet_detect": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.510"
        },
        "Area": {
          "DSP": "20",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "9",
          "FF": "2439",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "2304",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "module2_coarse_cfo_Pipeline_PHASE_A": {
        "Latency": {
          "LatencyBest": "2051",
          "LatencyAvg": "2051",
          "LatencyWorst": "2051",
          "PipelineII": "2049",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.068"
        },
        "Loops": [{
            "Name": "PHASE_A",
            "TripCount": "2048",
            "Latency": "2049",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "68",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "163",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "module2_coarse_cfo_Pipeline_CFO_ESTIMATE": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "76",
          "LatencyWorst": "148",
          "PipelineIIMin": "1",
          "PipelineIIMax": "144",
          "PipelineII": "1 ~ 144",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.680"
        },
        "Loops": [{
            "Name": "CFO_ESTIMATE",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "146",
            "Latency": "0 ~ 146",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "422",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "364",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "module2_coarse_cfo_Pipeline_PHASE_D": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.954"
        },
        "Loops": [{
            "Name": "PHASE_D",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "DSP": "4",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "298",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "479",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "module2_coarse_cfo": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.510"
        },
        "Area": {
          "BRAM_18K": "7",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "2",
          "DSP": "16",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "7",
          "FF": "2272",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "3834",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "7",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "consume_searchBufferLen": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.634"
        },
        "Area": {
          "FF": "2",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "20",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "split_input": {
        "Latency": {
          "LatencyBest": "642",
          "LatencyAvg": "642",
          "LatencyWorst": "642",
          "PipelineII": "640",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "5.711"
        },
        "Loops": [{
            "Name": "SPLIT",
            "TripCount": "640",
            "Latency": "640",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "47",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "144",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "run_1": {
        "Latency": {
          "LatencyBest": "167",
          "LatencyAvg": "167",
          "LatencyWorst": "167",
          "PipelineII": "167",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "2.000"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "160",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "72",
          "FF": "236",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "213",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "run_2": {
        "Latency": {
          "LatencyBest": "167",
          "LatencyAvg": "167",
          "LatencyWorst": "167",
          "PipelineII": "167",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "2.000"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "160",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "72",
          "FF": "236",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "213",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "run": {
        "Latency": {
          "LatencyBest": "167",
          "LatencyAvg": "167",
          "LatencyWorst": "167",
          "PipelineII": "167",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "2.000"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "160",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "72",
          "FF": "236",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "213",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "combine_and_peak_Pipeline_COMBINE": {
        "Latency": {
          "LatencyBest": "644",
          "LatencyAvg": "644",
          "LatencyWorst": "644",
          "PipelineII": "640",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.480"
        },
        "Loops": [{
            "Name": "COMBINE",
            "TripCount": "640",
            "Latency": "642",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "8",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "3",
          "FF": "494",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "650",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "combine_and_peak": {
        "Latency": {
          "LatencyBest": "646",
          "LatencyAvg": "646",
          "LatencyWorst": "646",
          "PipelineII": "646",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.480"
        },
        "Area": {
          "DSP": "8",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "3",
          "FF": "531",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "745",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "module3_fine_sync": {
        "Latency": {
          "LatencyBest": "646",
          "LatencyAvg": "646",
          "LatencyWorst": "646",
          "PipelineII": "647",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.480"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "488",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "221",
          "FF": "1880",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "1940",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "module4_fine_cfo_apply_Pipeline_POLL_START": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "6.761"
        },
        "Loops": [{
            "Name": "POLL_START",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "103",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "157",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "module4_fine_cfo_apply_Pipeline_POLL_FINE": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineIIMin": "3",
          "PipelineIIMax": "4",
          "PipelineII": "3 ~ 4",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "6.761"
        },
        "Loops": [{
            "Name": "POLL_FINE",
            "TripCount": "0",
            "Latency": "1",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "106",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "158",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "6.761"
        },
        "Loops": [{
            "Name": "ENSURE_CFO_DATA",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "81",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "218",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE": {
        "Latency": {
          "LatencyBest": "69",
          "LatencyAvg": "69",
          "LatencyWorst": "69",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.437"
        },
        "Loops": [{
            "Name": "CFO_ESTIMATE",
            "TripCount": "64",
            "Latency": "67",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "302",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "264",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.954"
        },
        "Loops": [{
            "Name": "APPLY_OVERLAP",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "405",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "605",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "module4_fine_cfo_apply_Pipeline_APPLY_DRAIN": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.954"
        },
        "Loops": [{
            "Name": "APPLY_DRAIN",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "199",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "346",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "module4_fine_cfo_apply": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.510"
        },
        "Area": {
          "BRAM_18K": "19",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "6",
          "DSP": "23",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "10",
          "FF": "2835",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "4737",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "8",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "forward_coarseFreqOff": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.111"
        },
        "Area": {
          "FF": "2",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "29",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "system_top": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.510"
        },
        "Area": {
          "BRAM_18K": "36",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "12",
          "DSP": "589",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "267",
          "FF": "16628",
          "AVAIL_FF": "106400",
          "UTIL_FF": "15",
          "LUT": "18305",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "34",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2026-02-05 03:11:36 AEDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2.2"
  }
}
