#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000895760 .scope module, "EXEU" "EXEU" 2 4;
 .timescale 0 0;
v00000000008f24d0_0 .var "AU_in1", 15 0;
v00000000008f26b0_0 .var "AU_in2", 15 0;
v00000000008f2890_0 .var "AU_op_enable", 0 0;
v00000000008f2a70_0 .net "AU_out", 15 0, v000000000088fba0_0;  1 drivers
v00000000008f2750_0 .var "Address_in", 7 0;
v00000000008f2ed0_0 .var "Data_in", 15 0;
v00000000008f22f0_0 .net "Data_out", 15 0, v0000000000878150_0;  1 drivers
v00000000008f2390_0 .var "Dest_address", 7 0;
v00000000008f2610_0 .var "Dest_reg", 3 0;
v00000000008f27f0_0 .var "Mem_op_enable", 0 0;
v00000000008f2b10_0 .net "Mem_op_success", 0 0, v0000000000878290_0;  1 drivers
v00000000008f2930_0 .var "Mode", 3 0;
v00000000008f2e30_0 .var "Opcode", 3 0;
v00000000008f2f70_0 .var "PC", 7 0;
v00000000008f2bb0_0 .var "Read_back_sig", 0 0;
v00000000008f2c50_0 .var "Read_sig", 0 0;
v00000000008f2cf0_0 .var "Src_reg1", 3 0;
v00000000008f2070_0 .var "Src_reg2", 3 0;
v00000000008f2110_0 .var "Write_back_sig", 0 0;
v00000000008f3260_0 .var "Write_sig", 0 0;
v00000000008f48e0_0 .var/i "i", 31 0;
v00000000008f31c0 .array "reg_bank", 15 0, 15 0;
S_0000000000899000 .scope module, "test_au" "AU" 2 24, 3 4 0, S_0000000000895760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "AU_op_enable"
    .port_info 1 /INPUT 4 "Mode"
    .port_info 2 /INPUT 16 "AU_in_1"
    .port_info 3 /INPUT 16 "AU_in_2"
    .port_info 4 /OUTPUT 16 "AU_out"
v0000000000899180_0 .net "AU_in_1", 15 0, v00000000008f24d0_0;  1 drivers
v000000000088c3a0_0 .net "AU_in_2", 15 0, v00000000008f26b0_0;  1 drivers
v000000000088fb00_0 .net "AU_op_enable", 0 0, v00000000008f2890_0;  1 drivers
v000000000088fba0_0 .var "AU_out", 15 0;
v000000000095dba0_0 .net "Mode", 3 0, v00000000008f2930_0;  1 drivers
E_0000000000892670 .event posedge, v000000000088fb00_0;
S_000000000095dc40 .scope module, "test_memu" "MEMU" 2 18, 4 3 0, S_0000000000895760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Write_back_sig"
    .port_info 1 /INPUT 1 "Read_back_sig"
    .port_info 2 /INPUT 1 "Read_sig"
    .port_info 3 /INPUT 1 "Write_sig"
    .port_info 4 /INPUT 1 "Mem_op_enable"
    .port_info 5 /INPUT 8 "Address_in"
    .port_info 6 /INPUT 16 "Data_in"
    .port_info 7 /OUTPUT 16 "Data_out"
    .port_info 8 /OUTPUT 1 "Mem_op_success"
v000000000095de60_0 .net "Address_in", 7 0, v00000000008f2750_0;  1 drivers
v000000000095df00_0 .net "Data_in", 15 0, v00000000008f2ed0_0;  1 drivers
v0000000000878150_0 .var "Data_out", 15 0;
v00000000008781f0_0 .net "Mem_op_enable", 0 0, v00000000008f27f0_0;  1 drivers
v0000000000878290_0 .var "Mem_op_success", 0 0;
v0000000000878330_0 .net "Read_back_sig", 0 0, v00000000008f2bb0_0;  1 drivers
v00000000008f29d0_0 .net "Read_sig", 0 0, v00000000008f2c50_0;  1 drivers
v00000000008f2430_0 .net "Write_back_sig", 0 0, v00000000008f2110_0;  1 drivers
v00000000008f2250_0 .net "Write_sig", 0 0, v00000000008f3260_0;  1 drivers
v00000000008f2d90_0 .var/i "file", 31 0;
v00000000008f2570_0 .var/i "i", 31 0;
v00000000008f21b0 .array "mem", 255 0, 15 0;
E_0000000000892330 .event posedge, v00000000008781f0_0;
E_00000000008923f0 .event posedge, v00000000008f2430_0;
E_0000000000892430 .event posedge, v0000000000878330_0;
    .scope S_000000000095dc40;
T_0 ;
    %wait E_0000000000892430;
    %vpi_func 4 18 "$fopen" 32, "ROM.mem", "r" {0 0 0};
    %store/vec4 v00000000008f2d90_0, 0, 32;
    %vpi_call 4 19 "$display", "ROM.mem opened for readback" {0 0 0};
    %load/vec4 v00000000008f2d90_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 4 21 "$display", "ERROR: ROM.mem not opened" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 4 23 "$readmemh", "ROM.mem", v00000000008f21b0 {0 0 0};
    %vpi_call 4 25 "$display", "Successfully read back" {0 0 0};
    %vpi_call 4 26 "$fclose", v00000000008f2d90_0 {0 0 0};
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000000000095dc40;
T_1 ;
    %wait E_00000000008923f0;
    %vpi_func 4 31 "$fopen" 32, "ROM.mem", "w" {0 0 0};
    %store/vec4 v00000000008f2d90_0, 0, 32;
    %vpi_call 4 32 "$display", "ROM.mem opened for wirteback" {0 0 0};
    %load/vec4 v00000000008f2d90_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %vpi_call 4 34 "$display", "ERROR: ROM.mem not opened" {0 0 0};
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008f2570_0, 0, 32;
T_1.2 ;
    %load/vec4 v00000000008f2570_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_1.3, 5;
    %ix/getv/s 4, v00000000008f2570_0;
    %load/vec4a v00000000008f21b0, 4;
    %parti/s 4, 12, 5;
    %ix/getv/s 4, v00000000008f2570_0;
    %load/vec4a v00000000008f21b0, 4;
    %parti/s 4, 8, 5;
    %ix/getv/s 4, v00000000008f2570_0;
    %load/vec4a v00000000008f21b0, 4;
    %parti/s 4, 4, 4;
    %ix/getv/s 4, v00000000008f2570_0;
    %load/vec4a v00000000008f21b0, 4;
    %parti/s 4, 0, 2;
    %vpi_call 4 37 "$fdisplay", v00000000008f2d90_0, "%x%x%x%x", S<3,vec4,u4>, S<2,vec4,u4>, S<1,vec4,u4>, S<0,vec4,u4> {4 0 0};
    %load/vec4 v00000000008f2570_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000000008f2570_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %vpi_call 4 39 "$display", "Successfully writen back" {0 0 0};
    %vpi_call 4 40 "$fclose", v00000000008f2d90_0 {0 0 0};
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000095dc40;
T_2 ;
    %wait E_0000000000892330;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000878290_0, 0, 1;
    %load/vec4 v00000000008f29d0_0;
    %load/vec4 v00000000008f2250_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %vpi_call 4 47 "$display", "Mem Read %d", v000000000095de60_0 {0 0 0};
    %load/vec4 v000000000095de60_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000000008f21b0, 4;
    %store/vec4 v0000000000878150_0, 0, 16;
    %vpi_call 4 49 "$display", "Data %x%x%x%x", &PV<v0000000000878150_0, 12, 4>, &PV<v0000000000878150_0, 8, 4>, &PV<v0000000000878150_0, 4, 4>, &PV<v0000000000878150_0, 0, 4> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000878290_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000000008f2250_0;
    %load/vec4 v00000000008f29d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %vpi_call 4 53 "$display", "Mem Write %d", v000000000095de60_0 {0 0 0};
    %load/vec4 v000000000095df00_0;
    %load/vec4 v000000000095de60_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v00000000008f21b0, 4, 0;
    %load/vec4 v000000000095de60_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000000008f21b0, 4;
    %parti/s 4, 12, 5;
    %load/vec4 v000000000095de60_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000000008f21b0, 4;
    %parti/s 4, 8, 5;
    %load/vec4 v000000000095de60_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000000008f21b0, 4;
    %parti/s 4, 4, 4;
    %load/vec4 v000000000095de60_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000000008f21b0, 4;
    %parti/s 4, 0, 2;
    %vpi_call 4 55 "$display", "Data %x%x%x%x", S<3,vec4,u4>, S<2,vec4,u4>, S<1,vec4,u4>, S<0,vec4,u4> {4 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000878290_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000878290_0, 0, 1;
    %vpi_call 4 60 "$display", "Stall" {0 0 0};
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000000899000;
T_3 ;
    %wait E_0000000000892670;
    %load/vec4 v000000000095dba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %jmp T_3.5;
T_3.0 ;
    %vpi_call 3 15 "$display", "Stall" {0 0 0};
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v0000000000899180_0;
    %load/vec4 v000000000088c3a0_0;
    %add;
    %store/vec4 v000000000088fba0_0, 0, 16;
    %vpi_call 3 19 "$display", "%d + %d = %d", v0000000000899180_0, v000000000088c3a0_0, v000000000088fba0_0 {0 0 0};
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0000000000899180_0;
    %load/vec4 v000000000088c3a0_0;
    %sub;
    %store/vec4 v000000000088fba0_0, 0, 16;
    %vpi_call 3 24 "$display", "%d - %d = %d", v0000000000899180_0, v000000000088c3a0_0, v000000000088fba0_0 {0 0 0};
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0000000000899180_0;
    %load/vec4 v000000000088c3a0_0;
    %mul;
    %store/vec4 v000000000088fba0_0, 0, 16;
    %vpi_call 3 29 "$display", "%d * %d = %d", v0000000000899180_0, v000000000088c3a0_0, v000000000088fba0_0 {0 0 0};
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0000000000899180_0;
    %load/vec4 v000000000088c3a0_0;
    %div;
    %store/vec4 v000000000088fba0_0, 0, 16;
    %vpi_call 3 34 "$display", "%d / %d = %d", v0000000000899180_0, v000000000088c3a0_0, v000000000088fba0_0 {0 0 0};
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000000895760;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008f2bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008f2bb0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000008f2f70_0, 0, 8;
T_4.0 ;
    %load/vec4 v00000000008f2f70_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008f2c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008f3260_0, 0, 1;
    %load/vec4 v00000000008f2f70_0;
    %store/vec4 v00000000008f2750_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008f27f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008f27f0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 41 "$display", "IN EXEU Data %x%x%x%x", &PV<v00000000008f22f0_0, 12, 4>, &PV<v00000000008f22f0_0, 8, 4>, &PV<v00000000008f22f0_0, 4, 4>, &PV<v00000000008f22f0_0, 0, 4> {0 0 0};
    %load/vec4 v00000000008f22f0_0;
    %parti/s 4, 12, 5;
    %store/vec4 v00000000008f2e30_0, 0, 4;
    %load/vec4 v00000000008f2e30_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %vpi_call 2 46 "$display", "AU operation" {0 0 0};
    %load/vec4 v00000000008f2e30_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000000008f22f0_0;
    %parti/s 4, 8, 5;
    %store/vec4 v00000000008f2610_0, 0, 4;
    %load/vec4 v00000000008f22f0_0;
    %parti/s 4, 4, 4;
    %store/vec4 v00000000008f2cf0_0, 0, 4;
    %load/vec4 v00000000008f2f70_0;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v00000000008f2f70_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008f2c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008f3260_0, 0, 1;
    %load/vec4 v00000000008f2f70_0;
    %store/vec4 v00000000008f2750_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008f27f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008f27f0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v00000000008f2cf0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000000008f31c0, 4;
    %store/vec4 v00000000008f24d0_0, 0, 16;
    %load/vec4 v00000000008f22f0_0;
    %store/vec4 v00000000008f26b0_0, 0, 16;
    %load/vec4 v00000000008f2e30_0;
    %store/vec4 v00000000008f2930_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000008f2930_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008f2890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008f2890_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v00000000008f2a70_0;
    %load/vec4 v00000000008f2610_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v00000000008f31c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008f48e0_0, 0, 32;
T_4.6 ;
    %load/vec4 v00000000008f48e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.7, 5;
    %ix/getv/s 4, v00000000008f48e0_0;
    %load/vec4a v00000000008f31c0, 4;
    %parti/s 4, 12, 5;
    %ix/getv/s 4, v00000000008f48e0_0;
    %load/vec4a v00000000008f31c0, 4;
    %parti/s 4, 8, 5;
    %ix/getv/s 4, v00000000008f48e0_0;
    %load/vec4a v00000000008f31c0, 4;
    %parti/s 4, 4, 4;
    %ix/getv/s 4, v00000000008f48e0_0;
    %load/vec4a v00000000008f31c0, 4;
    %parti/s 4, 0, 2;
    %vpi_call 2 65 "$display", "Reg[%d] %x%x%x%x", v00000000008f48e0_0, S<3,vec4,u4>, S<2,vec4,u4>, S<1,vec4,u4>, S<0,vec4,u4> {4 0 0};
    %load/vec4 v00000000008f48e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000000008f48e0_0, 0, 32;
    %jmp T_4.6;
T_4.7 ;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v00000000008f22f0_0;
    %parti/s 4, 8, 5;
    %store/vec4 v00000000008f2610_0, 0, 4;
    %load/vec4 v00000000008f22f0_0;
    %parti/s 4, 4, 4;
    %store/vec4 v00000000008f2cf0_0, 0, 4;
    %load/vec4 v00000000008f22f0_0;
    %parti/s 4, 0, 2;
    %store/vec4 v00000000008f2070_0, 0, 4;
    %load/vec4 v00000000008f2cf0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000000008f31c0, 4;
    %store/vec4 v00000000008f24d0_0, 0, 16;
    %load/vec4 v00000000008f2070_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000000008f31c0, 4;
    %store/vec4 v00000000008f26b0_0, 0, 16;
    %load/vec4 v00000000008f2e30_0;
    %store/vec4 v00000000008f2930_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008f2890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008f2890_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v00000000008f2a70_0;
    %load/vec4 v00000000008f2610_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v00000000008f31c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008f48e0_0, 0, 32;
T_4.8 ;
    %load/vec4 v00000000008f48e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.9, 5;
    %ix/getv/s 4, v00000000008f48e0_0;
    %load/vec4a v00000000008f31c0, 4;
    %parti/s 4, 12, 5;
    %ix/getv/s 4, v00000000008f48e0_0;
    %load/vec4a v00000000008f31c0, 4;
    %parti/s 4, 8, 5;
    %ix/getv/s 4, v00000000008f48e0_0;
    %load/vec4a v00000000008f31c0, 4;
    %parti/s 4, 4, 4;
    %ix/getv/s 4, v00000000008f48e0_0;
    %load/vec4a v00000000008f31c0, 4;
    %parti/s 4, 0, 2;
    %vpi_call 2 78 "$display", "Reg[%d] %x%x%x%x", v00000000008f48e0_0, S<3,vec4,u4>, S<2,vec4,u4>, S<1,vec4,u4>, S<0,vec4,u4> {4 0 0};
    %load/vec4 v00000000008f48e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000000008f48e0_0, 0, 32;
    %jmp T_4.8;
T_4.9 ;
T_4.5 ;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v00000000008f2e30_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %jmp T_4.14;
T_4.10 ;
    %vpi_call 2 85 "$display", "Loading" {0 0 0};
    %load/vec4 v00000000008f22f0_0;
    %parti/s 4, 8, 5;
    %store/vec4 v00000000008f2610_0, 0, 4;
    %load/vec4 v00000000008f22f0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000000008f2750_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008f2c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008f3260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008f27f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008f27f0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v00000000008f22f0_0;
    %load/vec4 v00000000008f2610_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v00000000008f31c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008f48e0_0, 0, 32;
T_4.15 ;
    %load/vec4 v00000000008f48e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.16, 5;
    %ix/getv/s 4, v00000000008f48e0_0;
    %load/vec4a v00000000008f31c0, 4;
    %parti/s 4, 12, 5;
    %ix/getv/s 4, v00000000008f48e0_0;
    %load/vec4a v00000000008f31c0, 4;
    %parti/s 4, 8, 5;
    %ix/getv/s 4, v00000000008f48e0_0;
    %load/vec4a v00000000008f31c0, 4;
    %parti/s 4, 4, 4;
    %ix/getv/s 4, v00000000008f48e0_0;
    %load/vec4a v00000000008f31c0, 4;
    %parti/s 4, 0, 2;
    %vpi_call 2 94 "$display", "Reg[%d] %x%x%x%x", v00000000008f48e0_0, S<3,vec4,u4>, S<2,vec4,u4>, S<1,vec4,u4>, S<0,vec4,u4> {4 0 0};
    %load/vec4 v00000000008f48e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000000008f48e0_0, 0, 32;
    %jmp T_4.15;
T_4.16 ;
    %jmp T_4.14;
T_4.11 ;
    %vpi_call 2 99 "$display", "Loading Immediate" {0 0 0};
    %load/vec4 v00000000008f22f0_0;
    %parti/s 4, 8, 5;
    %store/vec4 v00000000008f2610_0, 0, 4;
    %load/vec4 v00000000008f2f70_0;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v00000000008f2f70_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008f2c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008f3260_0, 0, 1;
    %load/vec4 v00000000008f2f70_0;
    %store/vec4 v00000000008f2750_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008f27f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008f27f0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v00000000008f22f0_0;
    %load/vec4 v00000000008f2610_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v00000000008f31c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008f48e0_0, 0, 32;
T_4.17 ;
    %load/vec4 v00000000008f48e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.18, 5;
    %ix/getv/s 4, v00000000008f48e0_0;
    %load/vec4a v00000000008f31c0, 4;
    %parti/s 4, 12, 5;
    %ix/getv/s 4, v00000000008f48e0_0;
    %load/vec4a v00000000008f31c0, 4;
    %parti/s 4, 8, 5;
    %ix/getv/s 4, v00000000008f48e0_0;
    %load/vec4a v00000000008f31c0, 4;
    %parti/s 4, 4, 4;
    %ix/getv/s 4, v00000000008f48e0_0;
    %load/vec4a v00000000008f31c0, 4;
    %parti/s 4, 0, 2;
    %vpi_call 2 109 "$display", "Reg[%d] %x%x%x%x", v00000000008f48e0_0, S<3,vec4,u4>, S<2,vec4,u4>, S<1,vec4,u4>, S<0,vec4,u4> {4 0 0};
    %load/vec4 v00000000008f48e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000000008f48e0_0, 0, 32;
    %jmp T_4.17;
T_4.18 ;
    %jmp T_4.14;
T_4.12 ;
    %vpi_call 2 113 "$display", "Storing" {0 0 0};
    %load/vec4 v00000000008f22f0_0;
    %parti/s 4, 8, 5;
    %store/vec4 v00000000008f2610_0, 0, 4;
    %load/vec4 v00000000008f22f0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000000008f2750_0, 0, 8;
    %load/vec4 v00000000008f2610_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000000008f31c0, 4;
    %store/vec4 v00000000008f2ed0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008f2c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008f3260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008f27f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008f27f0_0, 0, 1;
    %jmp T_4.14;
T_4.13 ;
    %vpi_call 2 123 "$display", "Storing Immediate" {0 0 0};
    %load/vec4 v00000000008f22f0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000000008f2390_0, 0, 8;
    %load/vec4 v00000000008f2f70_0;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v00000000008f2f70_0, 0, 8;
    %load/vec4 v00000000008f2f70_0;
    %store/vec4 v00000000008f2750_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008f2c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008f3260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008f27f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008f27f0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v00000000008f2390_0;
    %store/vec4 v00000000008f2750_0, 0, 8;
    %load/vec4 v00000000008f22f0_0;
    %store/vec4 v00000000008f2ed0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008f2c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008f3260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008f27f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008f27f0_0, 0, 1;
    %jmp T_4.14;
T_4.14 ;
    %pop/vec4 1;
T_4.3 ;
    %load/vec4 v00000000008f2f70_0;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v00000000008f2f70_0, 0, 8;
    %jmp T_4.0;
T_4.1 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008f2110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008f2110_0, 0, 1;
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "EXEU.v";
    "AU.v";
    "MEMU.v";
