#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Oct  3 19:54:46 2018
# Process ID: 30962
# Current directory: /home/dexter/scripts/ECE4525/Lab5/Lab5.runs/synth_1
# Command line: vivado -log SRAM_Bus_Controller.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source SRAM_Bus_Controller.tcl
# Log file: /home/dexter/scripts/ECE4525/Lab5/Lab5.runs/synth_1/SRAM_Bus_Controller.vds
# Journal file: /home/dexter/scripts/ECE4525/Lab5/Lab5.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source SRAM_Bus_Controller.tcl -notrace
Command: synth_design -top SRAM_Bus_Controller -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30969 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1258.445 ; gain = 79.867 ; free physical = 3887 ; free virtual = 20452
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SRAM_Bus_Controller' [/home/dexter/scripts/ECE4525/Lab5/Lab5.srcs/sources_1/new/SRAM_Bus_Controller.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'SRAM_Bus_Controller' (1#1) [/home/dexter/scripts/ECE4525/Lab5/Lab5.srcs/sources_1/new/SRAM_Bus_Controller.vhd:37]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1303.070 ; gain = 124.492 ; free physical = 3896 ; free virtual = 20462
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1303.070 ; gain = 124.492 ; free physical = 3897 ; free virtual = 20462
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1303.070 ; gain = 124.492 ; free physical = 3897 ; free virtual = 20462
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dexter/scripts/ECE4525/Lab5/Lab5.srcs/constrs_1/new/pins_lab5.xdc]
WARNING: [Vivado 12-507] No nets matched 'CLK_IBUF'. [/home/dexter/scripts/ECE4525/Lab5/Lab5.srcs/constrs_1/new/pins_lab5.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dexter/scripts/ECE4525/Lab5/Lab5.srcs/constrs_1/new/pins_lab5.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/dexter/scripts/ECE4525/Lab5/Lab5.srcs/constrs_1/new/pins_lab5.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/dexter/scripts/ECE4525/Lab5/Lab5.srcs/constrs_1/new/pins_lab5.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SRAM_Bus_Controller_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SRAM_Bus_Controller_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1651.883 ; gain = 0.000 ; free physical = 3642 ; free virtual = 20208
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 1651.883 ; gain = 473.305 ; free physical = 3710 ; free virtual = 20276
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 1651.883 ; gain = 473.305 ; free physical = 3710 ; free virtual = 20276
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 1651.883 ; gain = 473.305 ; free physical = 3712 ; free virtual = 20277
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'SRAM_Bus_Controller'
INFO: [Synth 8-5544] ROM "CE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "A0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'CE_reg' [/home/dexter/scripts/ECE4525/Lab5/Lab5.srcs/sources_1/new/SRAM_Bus_Controller.vhd:50]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                    0000000000001 |                             0000
              read_ready |                    0000000000010 |                             0001
              read_start |                    0000000000100 |                             0010
               reading_1 |                    0000000001000 |                             0011
               reading_2 |                    0000000010000 |                             0100
               read_stop |                    0000000100000 |                             0101
               read_done |                    0000001000000 |                             0110
             write_ready |                    0000010000000 |                             0111
             write_start |                    0000100000000 |                             1000
               writing_1 |                    0001000000000 |                             1001
               writing_2 |                    0010000000000 |                             1010
              write_stop |                    0100000000000 |                             1011
              write_done |                    1000000000000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'one-hot' in module 'SRAM_Bus_Controller'
WARNING: [Synth 8-327] inferring latch for variable 'READ_reg' [/home/dexter/scripts/ECE4525/Lab5/Lab5.srcs/sources_1/new/SRAM_Bus_Controller.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'WRITE_reg' [/home/dexter/scripts/ECE4525/Lab5/Lab5.srcs/sources_1/new/SRAM_Bus_Controller.vhd:52]
WARNING: [Synth 8-327] inferring latch for variable 'READY_CTL_reg' [/home/dexter/scripts/ECE4525/Lab5/Lab5.srcs/sources_1/new/SRAM_Bus_Controller.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'D0_reg' [/home/dexter/scripts/ECE4525/Lab5/Lab5.srcs/sources_1/new/SRAM_Bus_Controller.vhd:56]
WARNING: [Synth 8-327] inferring latch for variable 'D1_reg' [/home/dexter/scripts/ECE4525/Lab5/Lab5.srcs/sources_1/new/SRAM_Bus_Controller.vhd:57]
WARNING: [Synth 8-327] inferring latch for variable 'D2_reg' [/home/dexter/scripts/ECE4525/Lab5/Lab5.srcs/sources_1/new/SRAM_Bus_Controller.vhd:58]
WARNING: [Synth 8-327] inferring latch for variable 'D3_reg' [/home/dexter/scripts/ECE4525/Lab5/Lab5.srcs/sources_1/new/SRAM_Bus_Controller.vhd:59]
WARNING: [Synth 8-327] inferring latch for variable 'D4_reg' [/home/dexter/scripts/ECE4525/Lab5/Lab5.srcs/sources_1/new/SRAM_Bus_Controller.vhd:60]
WARNING: [Synth 8-327] inferring latch for variable 'D5_reg' [/home/dexter/scripts/ECE4525/Lab5/Lab5.srcs/sources_1/new/SRAM_Bus_Controller.vhd:61]
WARNING: [Synth 8-327] inferring latch for variable 'D6_reg' [/home/dexter/scripts/ECE4525/Lab5/Lab5.srcs/sources_1/new/SRAM_Bus_Controller.vhd:62]
WARNING: [Synth 8-327] inferring latch for variable 'D7_reg' [/home/dexter/scripts/ECE4525/Lab5/Lab5.srcs/sources_1/new/SRAM_Bus_Controller.vhd:63]
WARNING: [Synth 8-327] inferring latch for variable 'A0_reg' [/home/dexter/scripts/ECE4525/Lab5/Lab5.srcs/sources_1/new/SRAM_Bus_Controller.vhd:86]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 1651.883 ; gain = 473.305 ; free physical = 3702 ; free virtual = 20269
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SRAM_Bus_Controller 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'D7_reg' (LD) to 'D6_reg'
INFO: [Synth 8-3886] merging instance 'D6_reg' (LD) to 'D5_reg'
INFO: [Synth 8-3886] merging instance 'D5_reg' (LD) to 'D4_reg'
INFO: [Synth 8-3886] merging instance 'D4_reg' (LD) to 'D3_reg'
INFO: [Synth 8-3886] merging instance 'D3_reg' (LD) to 'D2_reg'
INFO: [Synth 8-3886] merging instance 'D2_reg' (LD) to 'D1_reg'
INFO: [Synth 8-3886] merging instance 'D1_reg' (LD) to 'D0_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (A0_reg)
WARNING: [Synth 8-3332] Sequential element (A0_reg) is unused and will be removed from module SRAM_Bus_Controller.
INFO: [Synth 8-3886] merging instance 'i_39' (LD) to 'i_37'
INFO: [Synth 8-3886] merging instance 'i_37' (LD) to 'i_35'
INFO: [Synth 8-3886] merging instance 'i_35' (LD) to 'i_33'
INFO: [Synth 8-3886] merging instance 'i_33' (LD) to 'i_31'
INFO: [Synth 8-3886] merging instance 'i_31' (LD) to 'i_29'
INFO: [Synth 8-3886] merging instance 'i_29' (LD) to 'i_27'
INFO: [Synth 8-3886] merging instance 'i_27' (LD) to 'i_25'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 1651.883 ; gain = 473.305 ; free physical = 3689 ; free virtual = 20259
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:41 . Memory (MB): peak = 1651.883 ; gain = 473.305 ; free physical = 3566 ; free virtual = 20135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:41 . Memory (MB): peak = 1651.883 ; gain = 473.305 ; free physical = 3566 ; free virtual = 20135
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:41 . Memory (MB): peak = 1651.883 ; gain = 473.305 ; free physical = 3564 ; free virtual = 20134
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:42 . Memory (MB): peak = 1651.883 ; gain = 473.305 ; free physical = 3564 ; free virtual = 20134
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:42 . Memory (MB): peak = 1651.883 ; gain = 473.305 ; free physical = 3564 ; free virtual = 20134
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:42 . Memory (MB): peak = 1651.883 ; gain = 473.305 ; free physical = 3564 ; free virtual = 20134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:42 . Memory (MB): peak = 1651.883 ; gain = 473.305 ; free physical = 3564 ; free virtual = 20134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:42 . Memory (MB): peak = 1651.883 ; gain = 473.305 ; free physical = 3564 ; free virtual = 20134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:42 . Memory (MB): peak = 1651.883 ; gain = 473.305 ; free physical = 3564 ; free virtual = 20134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     1|
|3     |LUT2  |     5|
|4     |LUT3  |     4|
|5     |LUT4  |     3|
|6     |LUT5  |     2|
|7     |LUT6  |     2|
|8     |FDRE  |    13|
|9     |LD    |     6|
|10    |IBUF  |     4|
|11    |OBUF  |     9|
|12    |OBUFT |     8|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    58|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:42 . Memory (MB): peak = 1651.883 ; gain = 473.305 ; free physical = 3564 ; free virtual = 20134
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1651.883 ; gain = 124.492 ; free physical = 3619 ; free virtual = 20189
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:42 . Memory (MB): peak = 1651.883 ; gain = 473.305 ; free physical = 3629 ; free virtual = 20199
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  LD => LDCE: 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 15 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:43 . Memory (MB): peak = 1651.883 ; gain = 473.438 ; free physical = 3616 ; free virtual = 20185
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/dexter/scripts/ECE4525/Lab5/Lab5.runs/synth_1/SRAM_Bus_Controller.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SRAM_Bus_Controller_utilization_synth.rpt -pb SRAM_Bus_Controller_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1651.883 ; gain = 0.000 ; free physical = 3614 ; free virtual = 20183
INFO: [Common 17-206] Exiting Vivado at Wed Oct  3 19:55:37 2018...
