-- Copyright (C) 1991-2012 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.


-- Generated by Quartus II 64-Bit Version 12.1 (Build Build 177 11/07/2012)
-- Created on Wed Apr 17 19:10:27 2019

COMPONENT Crazy_Machine
	PORT
	(
		reset		:	 IN STD_LOGIC;
		clock		:	 IN STD_LOGIC;
		sw9		:	 IN STD_LOGIC;
		sw8		:	 IN STD_LOGIC;
		sw7		:	 IN STD_LOGIC;
		sw6		:	 IN STD_LOGIC;
		sw5		:	 IN STD_LOGIC;
		pin1		:	 IN STD_LOGIC;
		led9		:	 OUT STD_LOGIC;
		led8		:	 OUT STD_LOGIC;
		led7		:	 OUT STD_LOGIC;
		led6		:	 OUT STD_LOGIC;
		led5		:	 OUT STD_LOGIC;
		led4		:	 OUT STD_LOGIC
	);
END COMPONENT;