// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "07/26/2024 03:52:01"

// 
// Device: Altera 10M08SAE144C8GES Package EQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Kernel (
	clock,
	reset,
	i_gpio,
	o_gpio,
	rx,
	tx);
input 	clock;
input 	reset;
input 	i_gpio;
output 	o_gpio;
input 	rx;
output 	tx;

// Design Ports Information
// o_gpio	=>  Location: PIN_14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tx	=>  Location: PIN_56,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_123,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_gpio	=>  Location: PIN_62,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx	=>  Location: PIN_52,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \o_gpio~output_o ;
wire \tx~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \reset~input_o ;
wire \rx~input_o ;
wire \uUartSink|uRxD|uRecieveBaudrate|bcnt[0]~9_combout ;
wire \uUartSink|uRxD|uRecieveBaudrate|bcnt[0]~feeder_combout ;
wire \uUartSink|uRxD|uRecieveBaudrate|bcnt~19_combout ;
wire \uUartSink|uRxD|uRecieveBaudrate|bcnt[0]~10 ;
wire \uUartSink|uRxD|uRecieveBaudrate|bcnt[1]~11_combout ;
wire \uUartSink|uRxD|uRecieveBaudrate|bcnt[1]~12 ;
wire \uUartSink|uRxD|uRecieveBaudrate|bcnt[2]~13_combout ;
wire \uUartSink|uRxD|uRecieveBaudrate|bcnt[2]~14 ;
wire \uUartSink|uRxD|uRecieveBaudrate|bcnt[3]~15_combout ;
wire \uUartSink|uRxD|uRecieveBaudrate|Equal0~0_combout ;
wire \uUartSink|uRxD|uRecieveBaudrate|bcnt[3]~16 ;
wire \uUartSink|uRxD|uRecieveBaudrate|bcnt[4]~17_combout ;
wire \uUartSink|uRxD|uRecieveBaudrate|bcnt[4]~18 ;
wire \uUartSink|uRxD|uRecieveBaudrate|bcnt[5]~20_combout ;
wire \uUartSink|uRxD|uRecieveBaudrate|bcnt[5]~21 ;
wire \uUartSink|uRxD|uRecieveBaudrate|bcnt[6]~22_combout ;
wire \uUartSink|uRxD|uRecieveBaudrate|bcnt[6]~23 ;
wire \uUartSink|uRxD|uRecieveBaudrate|bcnt[7]~24_combout ;
wire \uUartSink|uRxD|uRecieveBaudrate|bcnt[7]~25 ;
wire \uUartSink|uRxD|uRecieveBaudrate|bcnt[8]~26_combout ;
wire \uUartSink|uRxD|uRecieveBaudrate|Equal1~0_combout ;
wire \uUartSink|uRxD|uRecieveBaudrate|Equal1~1_combout ;
wire \uUartSink|uRxD|uRecieveBaudrate|numcnt~2_combout ;
wire \uUartSink|uRxD|uRecieveBaudrate|numcnt[1]~1_combout ;
wire \uUartSink|uRxD|uRecieveBaudrate|numcnt~4_combout ;
wire \uUartSink|uRxD|uRecieveBaudrate|numcnt~3_combout ;
wire \uUartSink|uRxD|uRecieveBaudrate|Add0~0_combout ;
wire \uUartSink|uRxD|uRecieveBaudrate|numcnt~0_combout ;
wire \uUartSink|uRxD|uRecieveBaudrate|BREAK~0_combout ;
wire \uUartSink|uRxD|uRecieveBaudrate|BREAK~combout ;
wire \uUartSink|uRxD|uRecieveState|nstate~0_combout ;
wire \uUartSink|uRxD|uRecieve|RXDONE~combout ;
wire \uUartSink|cnt~126_combout ;
wire \uUartSink|cnt~69_combout ;
wire \uUartSink|cnt~69clkctrl_outclk ;
wire \uUartSink|cnt~30_q ;
wire \uUartSink|cnt~63_combout ;
wire \uUartSink|cnt~29_q ;
wire \uUartSink|cnt~64 ;
wire \uUartSink|cnt~65_combout ;
wire \uUartSink|cnt~28_q ;
wire \uUartSink|cnt~66 ;
wire \uUartSink|cnt~67_combout ;
wire \uUartSink|cnt~27_q ;
wire \uUartSink|cnt~68 ;
wire \uUartSink|cnt~70_combout ;
wire \uUartSink|cnt~26_q ;
wire \uUartSink|cnt~71 ;
wire \uUartSink|cnt~72_combout ;
wire \uUartSink|cnt~25_q ;
wire \uUartSink|cnt~73 ;
wire \uUartSink|cnt~74_combout ;
wire \uUartSink|cnt~24_q ;
wire \uUartSink|cnt~75 ;
wire \uUartSink|cnt~76_combout ;
wire \uUartSink|cnt~23_q ;
wire \uUartSink|Equal0~1_combout ;
wire \uUartSink|Equal0~0_combout ;
wire \uUartSink|cnt~77 ;
wire \uUartSink|cnt~78_combout ;
wire \uUartSink|cnt~22_q ;
wire \uUartSink|cnt~79 ;
wire \uUartSink|cnt~80_combout ;
wire \uUartSink|cnt~21feeder_combout ;
wire \uUartSink|cnt~21_q ;
wire \uUartSink|cnt~81 ;
wire \uUartSink|cnt~82_combout ;
wire \uUartSink|cnt~20_q ;
wire \uUartSink|cnt~83 ;
wire \uUartSink|cnt~84_combout ;
wire \uUartSink|cnt~19_q ;
wire \uUartSink|cnt~85 ;
wire \uUartSink|cnt~86_combout ;
wire \uUartSink|cnt~18_q ;
wire \uUartSink|cnt~87 ;
wire \uUartSink|cnt~88_combout ;
wire \uUartSink|cnt~17_q ;
wire \uUartSink|cnt~89 ;
wire \uUartSink|cnt~90_combout ;
wire \uUartSink|cnt~16_q ;
wire \uUartSink|cnt~91 ;
wire \uUartSink|cnt~92_combout ;
wire \uUartSink|cnt~15_q ;
wire \uUartSink|Equal0~3_combout ;
wire \uUartSink|Equal0~2_combout ;
wire \uUartSink|Equal0~4_combout ;
wire \uUartSink|cnt~93 ;
wire \uUartSink|cnt~94_combout ;
wire \uUartSink|cnt~14_q ;
wire \uUartSink|cnt~95 ;
wire \uUartSink|cnt~96_combout ;
wire \uUartSink|cnt~13feeder_combout ;
wire \uUartSink|cnt~13_q ;
wire \uUartSink|cnt~97 ;
wire \uUartSink|cnt~98_combout ;
wire \uUartSink|cnt~12_q ;
wire \uUartSink|cnt~99 ;
wire \uUartSink|cnt~100_combout ;
wire \uUartSink|cnt~11_q ;
wire \uUartSink|Equal0~5_combout ;
wire \uUartSink|cnt~101 ;
wire \uUartSink|cnt~102_combout ;
wire \uUartSink|cnt~10feeder_combout ;
wire \uUartSink|cnt~10_q ;
wire \uUartSink|cnt~103 ;
wire \uUartSink|cnt~104_combout ;
wire \uUartSink|cnt~9_q ;
wire \uUartSink|cnt~105 ;
wire \uUartSink|cnt~106_combout ;
wire \uUartSink|cnt~8feeder_combout ;
wire \uUartSink|cnt~8_q ;
wire \uUartSink|cnt~107 ;
wire \uUartSink|cnt~108_combout ;
wire \uUartSink|cnt~7_q ;
wire \uUartSink|Equal0~6_combout ;
wire \uUartSink|Equal0~7_combout ;
wire \uUartSink|cnt~109 ;
wire \uUartSink|cnt~110_combout ;
wire \uUartSink|cnt~6_q ;
wire \uUartSink|cnt~111 ;
wire \uUartSink|cnt~112_combout ;
wire \uUartSink|cnt~5feeder_combout ;
wire \uUartSink|cnt~5_q ;
wire \uUartSink|cnt~113 ;
wire \uUartSink|cnt~114_combout ;
wire \uUartSink|cnt~4_q ;
wire \uUartSink|cnt~115 ;
wire \uUartSink|cnt~116_combout ;
wire \uUartSink|cnt~3_q ;
wire \uUartSink|Equal0~8_combout ;
wire \uUartSink|cnt~117 ;
wire \uUartSink|cnt~118_combout ;
wire \uUartSink|cnt~2feeder_combout ;
wire \uUartSink|cnt~2_q ;
wire \uUartSink|cnt~119 ;
wire \uUartSink|cnt~120_combout ;
wire \uUartSink|cnt~1feeder_combout ;
wire \uUartSink|cnt~1_q ;
wire \uUartSink|cnt~121 ;
wire \uUartSink|cnt~122_combout ;
wire \uUartSink|cnt~0_q ;
wire \uUartSink|cnt~123 ;
wire \uUartSink|cnt~124_combout ;
wire \uUartSink|cnt~31_q ;
wire \uUartSink|Equal0~9_combout ;
wire \rtl~0_combout ;
wire \rtl~0clkctrl_outclk ;
wire \uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ;
wire \uUartSink|uRxD|uRecieveBaudrate|BREAK~clkctrl_outclk ;
wire \uUartSink|uRxD|uRecieve|data[9]~0_combout ;
wire \uUartSink|uRxD|uRecieveBaudrate|Equal0~1_combout ;
wire \uUartSink|uRxD|uRecieveBaudrate|Equal0~2_combout ;
wire \uUartSink|uRxD|uRecieve|data[9]~1_combout ;
wire \uUartSink|uRxD|uRecieve|RXDONE~1_combout ;
wire \uUartSink|uRxD|uRecieveBaudrate|Equal0~2clkctrl_outclk ;
wire \uUartSink|uRxD|uRecieve|rxdata~7_combout ;
wire \uUartSink|reg_data~46_combout ;
wire \uUartSink|reg_data~38_combout ;
wire \uUartSink|reg_data~63_combout ;
wire \uUartSink|reg_data~55_combout ;
wire \uUartSink|reg_data~15_combout ;
wire \uUartSink|reg_data~6_combout ;
wire \uUartSink|reg_data~30_combout ;
wire \uUartSink|datao[15]~feeder_combout ;
wire \uUartSink|oDONE~1_combout ;
wire \uUartSink|oDONE~0_combout ;
wire \uUartSink|oDONE~_emulated_q ;
wire \uUartSink|oDONE~2_combout ;
wire \uUartSink|oDONE~2clkctrl_outclk ;
wire \uUartSink|uRxD|uRecieve|rxdata~6_combout ;
wire \uUartSink|reg_data~45_combout ;
wire \uUartSink|reg_data~37_combout ;
wire \uUartSink|reg_data~62_combout ;
wire \uUartSink|reg_data~54_combout ;
wire \uUartSink|reg_data~14_combout ;
wire \uUartSink|reg_data~5_combout ;
wire \uUartSink|reg_data~29_combout ;
wire \uUartSink|datao[14]~feeder_combout ;
wire \uUartSink|uRxD|uRecieve|rxdata~5_combout ;
wire \uUartSink|reg_data~44_combout ;
wire \uUartSink|reg_data~36_combout ;
wire \uUartSink|reg_data~61_combout ;
wire \uUartSink|reg_data~53_combout ;
wire \uUartSink|reg_data~13_combout ;
wire \uUartSink|reg_data~4_combout ;
wire \uUartSink|reg_data~28_combout ;
wire \uUartSink|uRxD|uRecieve|rxdata~0_combout ;
wire \uUartSink|reg_data~39_combout ;
wire \uUartSink|reg_data~47_combout ;
wire \uUartSink|reg_data~56_combout ;
wire \uUartSink|reg_data~48_combout ;
wire \uUartSink|reg_data~7_combout ;
wire \uUartSink|reg_data~31_combout ;
wire \uUartSink|datao[16]~feeder_combout ;
wire \uUartCon|o_gpio~8_combout ;
wire \uUartSink|uRxD|uRecieve|rxdata~4_combout ;
wire \uUartSink|reg_data~43_combout ;
wire \uUartSink|reg_data~35_combout ;
wire \uUartSink|reg_data~60_combout ;
wire \uUartSink|reg_data~52_combout ;
wire \uUartSink|reg_data~11_combout ;
wire \uUartSink|reg_data~3_combout ;
wire \uUartSink|reg_data~27_combout ;
wire \uUartSink|datao[12]~feeder_combout ;
wire \uUartSink|uRxD|uRecieve|rxdata~1_combout ;
wire \uUartSink|reg_data~40_combout ;
wire \uUartSink|reg_data~32_combout ;
wire \uUartSink|reg_data~57_combout ;
wire \uUartSink|reg_data~49_combout ;
wire \uUartSink|reg_data~8_combout ;
wire \uUartSink|reg_data~0_combout ;
wire \uUartSink|reg_data~24_combout ;
wire \uUartSink|uRxD|uRecieve|rxdata~2_combout ;
wire \uUartSink|reg_data~41_combout ;
wire \uUartSink|reg_data~33_combout ;
wire \uUartSink|reg_data~58_combout ;
wire \uUartSink|reg_data~50_combout ;
wire \uUartSink|reg_data~9_combout ;
wire \uUartSink|reg_data~1_combout ;
wire \uUartSink|reg_data~25_combout ;
wire \uUartSink|datao[10]~feeder_combout ;
wire \uUartSink|uRxD|uRecieve|rxdata~3_combout ;
wire \uUartSink|reg_data~42_combout ;
wire \uUartSink|reg_data~34_combout ;
wire \uUartSink|reg_data~59_combout ;
wire \uUartSink|reg_data~51_combout ;
wire \uUartSink|reg_data~10_combout ;
wire \uUartSink|reg_data~2_combout ;
wire \uUartSink|reg_data~26_combout ;
wire \uUartSink|datao[11]~feeder_combout ;
wire \uUartCon|o_gpio~7_combout ;
wire \uUartSink|reg_data~20_combout ;
wire \uUartSink|datao[5]~feeder_combout ;
wire \uUartSink|reg_data~22_combout ;
wire \uUartSink|reg_data~23_combout ;
wire \uUartSink|reg_data~21_combout ;
wire \uUartSink|datao[6]~feeder_combout ;
wire \uUartCon|o_gpio~6_combout ;
wire \uUartSink|reg_data~16_combout ;
wire \uUartSink|reg_data~17_combout ;
wire \uUartSink|datao[2]~feeder_combout ;
wire \uUartSink|reg_data~18_combout ;
wire \uUartSink|reg_data~19_combout ;
wire \uUartSink|datao[4]~feeder_combout ;
wire \uUartCon|o_gpio~5_combout ;
wire \uUartCon|o_gpio~9_combout ;
wire \uUartSink|datao[27]~feeder_combout ;
wire \uUartSink|datao[25]~feeder_combout ;
wire \uUartSink|datao[28]~feeder_combout ;
wire \uUartCon|o_gpio~2_combout ;
wire \uUartSink|datao[22]~feeder_combout ;
wire \uUartSink|datao[21]~feeder_combout ;
wire \uUartCon|o_gpio~1_combout ;
wire \uUartSink|reg_data~12_combout ;
wire \uUartSink|datao[31]~feeder_combout ;
wire \uUartSink|datao[30]~feeder_combout ;
wire \uUartSink|datao[29]~feeder_combout ;
wire \uUartCon|o_gpio~3_combout ;
wire \uUartSink|datao[17]~feeder_combout ;
wire \uUartSink|datao[20]~feeder_combout ;
wire \uUartSink|datao[18]~feeder_combout ;
wire \uUartCon|o_gpio~0_combout ;
wire \uUartCon|o_gpio~4_combout ;
wire \uUartSink|datao[48]~feeder_combout ;
wire \uUartSink|datao[49]~feeder_combout ;
wire \uUartCon|Equal1~1_combout ;
wire \uUartCon|Equal1~2_combout ;
wire \uUartCon|Equal1~3_combout ;
wire \uUartCon|Equal1~0_combout ;
wire \uUartCon|Equal1~4_combout ;
wire \uUartCon|Equal3~0_combout ;
wire \uUartCon|o_gpio~10_combout ;
wire \uUartCon|o_gpio~q ;
wire \uUartSrc|cnt~126_combout ;
wire \uUartSrc|cnt~69_combout ;
wire \uUartSrc|cnt~69clkctrl_outclk ;
wire \uUartSrc|cnt~31_q ;
wire \uUartSrc|cnt~63_combout ;
wire \uUartSrc|cnt~30_q ;
wire \uUartSrc|cnt~64 ;
wire \uUartSrc|cnt~65_combout ;
wire \uUartSrc|cnt~29_q ;
wire \uUartSrc|cnt~66 ;
wire \uUartSrc|cnt~67_combout ;
wire \uUartSrc|cnt~28_q ;
wire \uUartSrc|cnt~68 ;
wire \uUartSrc|cnt~70_combout ;
wire \uUartSrc|cnt~27_q ;
wire \uUartSrc|cnt~71 ;
wire \uUartSrc|cnt~72_combout ;
wire \uUartSrc|cnt~26_q ;
wire \uUartSrc|cnt~73 ;
wire \uUartSrc|cnt~74_combout ;
wire \uUartSrc|cnt~25_q ;
wire \uUartSrc|cnt~75 ;
wire \uUartSrc|cnt~76_combout ;
wire \uUartSrc|cnt~24_q ;
wire \uUartSrc|cnt~77 ;
wire \uUartSrc|cnt~78_combout ;
wire \uUartSrc|cnt~23_q ;
wire \uUartSrc|cnt~79 ;
wire \uUartSrc|cnt~80_combout ;
wire \uUartSrc|cnt~22_q ;
wire \uUartSrc|cnt~81 ;
wire \uUartSrc|cnt~82_combout ;
wire \uUartSrc|cnt~21_q ;
wire \uUartSrc|cnt~83 ;
wire \uUartSrc|cnt~84_combout ;
wire \uUartSrc|cnt~20_q ;
wire \uUartSrc|cnt~85 ;
wire \uUartSrc|cnt~86_combout ;
wire \uUartSrc|cnt~19_q ;
wire \uUartSrc|cnt~87 ;
wire \uUartSrc|cnt~88_combout ;
wire \uUartSrc|cnt~18_q ;
wire \uUartSrc|cnt~89 ;
wire \uUartSrc|cnt~90_combout ;
wire \uUartSrc|cnt~17_q ;
wire \uUartSrc|cnt~91 ;
wire \uUartSrc|cnt~92_combout ;
wire \uUartSrc|cnt~16_q ;
wire \uUartSrc|cnt~93 ;
wire \uUartSrc|cnt~94_combout ;
wire \uUartSrc|cnt~15_q ;
wire \uUartSrc|cnt~95 ;
wire \uUartSrc|cnt~96_combout ;
wire \uUartSrc|cnt~14_q ;
wire \uUartSrc|cnt~97 ;
wire \uUartSrc|cnt~98_combout ;
wire \uUartSrc|cnt~13_q ;
wire \uUartSrc|cnt~99 ;
wire \uUartSrc|cnt~100_combout ;
wire \uUartSrc|cnt~12_q ;
wire \uUartSrc|cnt~101 ;
wire \uUartSrc|cnt~102_combout ;
wire \uUartSrc|cnt~11_q ;
wire \uUartSrc|cnt~103 ;
wire \uUartSrc|cnt~104_combout ;
wire \uUartSrc|cnt~10_q ;
wire \uUartSrc|cnt~105 ;
wire \uUartSrc|cnt~106_combout ;
wire \uUartSrc|cnt~9_q ;
wire \uUartSrc|cnt~107 ;
wire \uUartSrc|cnt~108_combout ;
wire \uUartSrc|cnt~8_q ;
wire \uUartSrc|cnt~109 ;
wire \uUartSrc|cnt~110_combout ;
wire \uUartSrc|cnt~7_q ;
wire \uUartSrc|cnt~111 ;
wire \uUartSrc|cnt~112_combout ;
wire \uUartSrc|cnt~6_q ;
wire \uUartSrc|cnt~113 ;
wire \uUartSrc|cnt~114_combout ;
wire \uUartSrc|cnt~5_q ;
wire \uUartSrc|cnt~115 ;
wire \uUartSrc|cnt~116_combout ;
wire \uUartSrc|cnt~4_q ;
wire \uUartSrc|cnt~117 ;
wire \uUartSrc|cnt~118_combout ;
wire \uUartSrc|cnt~3_q ;
wire \uUartSrc|cnt~119 ;
wire \uUartSrc|cnt~120_combout ;
wire \uUartSrc|cnt~2_q ;
wire \uUartSrc|cnt~121 ;
wire \uUartSrc|cnt~122_combout ;
wire \uUartSrc|cnt~1_q ;
wire \uUartSrc|cnt~123 ;
wire \uUartSrc|cnt~124_combout ;
wire \uUartSrc|cnt~0_q ;
wire \uUartSrc|Equal0~7_combout ;
wire \uUartSrc|Equal0~8_combout ;
wire \uUartSrc|Equal0~9_combout ;
wire \uUartSrc|Equal0~6_combout ;
wire \uUartSrc|Equal0~3_combout ;
wire \uUartSrc|Equal0~0_combout ;
wire \uUartSrc|Equal0~1_combout ;
wire \uUartSrc|Equal0~2_combout ;
wire \uUartSrc|Equal0~4_combout ;
wire \uUartSrc|Equal0~5_combout ;
wire \uUartSrc|Equal0~10_combout ;
wire \uUartSrc|oDONE~1_combout ;
wire \uUartSrc|oDONE~0_combout ;
wire \uUartSrc|oDONE~_emulated_q ;
wire \uUartSrc|oDONE~2_combout ;
wire \uUartCon|Equal2~0_combout ;
wire \uUartCon|Selector55~0_combout ;
wire \uUartCon|Equal4~0_combout ;
wire \uUartCon|Selector55~1_combout ;
wire \uUartCon|state.0000~q ;
wire \uUartCon|state.0001~0_combout ;
wire \uUartCon|Selector3~0_combout ;
wire \uUartCon|state.0001~q ;
wire \uUartCon|Selector0~0_combout ;
wire \uUartCon|state.0010~0_combout ;
wire \uUartCon|Selector4~0_combout ;
wire \uUartCon|state.0010~q ;
wire \uUartCon|state~10_combout ;
wire \uUartCon|state.0011~q ;
wire \uUartCon|Selector1~0_combout ;
wire \uUartCon|txreq~q ;
wire \uUartSrc|txstart~0_combout ;
wire \uUartSrc|txstart~q ;
wire \uUartSrc|uTxD|uTransmitBaudrate|bcnt[0]~9_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Equal0~1_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Equal0~0_combout ;
wire \uUartSrc|uTxD|uTransmit|tx~1_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|bcnt[0]~10 ;
wire \uUartSrc|uTxD|uTransmitBaudrate|bcnt[1]~11_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|bcnt[1]~12 ;
wire \uUartSrc|uTxD|uTransmitBaudrate|bcnt[2]~13_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|bcnt[2]~14 ;
wire \uUartSrc|uTxD|uTransmitBaudrate|bcnt[3]~15_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|bcnt[3]~16 ;
wire \uUartSrc|uTxD|uTransmitBaudrate|bcnt[4]~17_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|bcnt[4]~18 ;
wire \uUartSrc|uTxD|uTransmitBaudrate|bcnt[5]~19_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|bcnt[5]~20 ;
wire \uUartSrc|uTxD|uTransmitBaudrate|bcnt[6]~21_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|bcnt[6]~22 ;
wire \uUartSrc|uTxD|uTransmitBaudrate|bcnt[7]~23_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|bcnt[7]~24 ;
wire \uUartSrc|uTxD|uTransmitBaudrate|bcnt[8]~25_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~0_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~1 ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~2_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|numcnt[1]~32_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|numcnt[1]~feeder_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~3 ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~4_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|numcnt[2]~31_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|numcnt[2]~feeder_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~5 ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~6_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|numcnt[3]~29_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|numcnt[3]~feeder_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~7 ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~8_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|numcnt[4]~28_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~9 ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~10_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|numcnt[5]~27_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~11 ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~12_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|numcnt[6]~26_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~13 ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~14_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|numcnt[7]~25_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~15 ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~16_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|numcnt[8]~24_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~17 ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~18_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|numcnt[9]~23_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~19 ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~20_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|numcnt[10]~22_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~21 ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~22_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|numcnt[11]~21_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~23 ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~24_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|numcnt[12]~20_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~25 ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~26_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|numcnt[13]~19_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~27 ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~28_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|numcnt[14]~18_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~29 ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~30_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|numcnt[15]~17_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~31 ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~32_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|numcnt[16]~16_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~33 ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~34_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|numcnt[17]~15_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~35 ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~36_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|numcnt[18]~14_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~37 ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~38_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|numcnt[19]~13_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~39 ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~40_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|numcnt[20]~12_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~41 ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~42_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|numcnt[21]~11_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~43 ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~44_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|numcnt[22]~10_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~45 ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~46_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|numcnt[23]~9_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~47 ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~48_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|numcnt[24]~8_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~49 ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~50_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|numcnt[25]~7_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~51 ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~52_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|numcnt[26]~6_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~53 ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~54_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|numcnt[27]~5_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~55 ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~56_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|numcnt[28]~4_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~57 ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~58_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|numcnt[29]~3_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~59 ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~60_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|numcnt[30]~2_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~61 ;
wire \uUartSrc|uTxD|uTransmitBaudrate|Add0~62_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~1_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|BREAK~0_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|BREAK~2_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|BREAK~4_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|BREAK~1_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|BREAK~3_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|BREAK~5_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|BREAK~6_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|BREAK~7_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|BREAK~11_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|numcnt[0]~30_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|numcnt[0]~feeder_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|BREAK~8_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|BREAK~9_combout ;
wire \uUartSrc|uTxD|uTransmitBaudrate|BREAK~10_combout ;
wire \uUartSrc|uTxD|uTransmitState|nstate~0_combout ;
wire \uUartSrc|uTxD|uTransmit|TXDONE~combout ;
wire \uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ;
wire \uUartCon|WideOr1~0_combout ;
wire \uUartCon|Selector122~0_combout ;
wire \i_gpio~input_o ;
wire \uUartSink|datao[35]~feeder_combout ;
wire \uUartCon|reg_datas[14]~0_combout ;
wire \idatas~0_combout ;
wire \uUartSink|datao[32]~feeder_combout ;
wire \uUartSink|datao[33]~feeder_combout ;
wire \uUartCon|WideOr0~0_combout ;
wire \uUartCon|Selector5~0_combout ;
wire \uUartCon|wreq~q ;
wire \RAM2~330_combout ;
wire \uUartSink|datao[46]~feeder_combout ;
wire \uUartSink|datao[45]~feeder_combout ;
wire \uUartSink|datao[44]~feeder_combout ;
wire \uUartCon|reg_address[12]~feeder_combout ;
wire \always0~0_combout ;
wire \uUartSink|datao[36]~feeder_combout ;
wire \uUartCon|reg_address[4]~feeder_combout ;
wire \LessThan2~0_combout ;
wire \uUartCon|reg_address[8]~feeder_combout ;
wire \uUartSink|datao[41]~feeder_combout ;
wire \uUartSink|datao[39]~feeder_combout ;
wire \uUartCon|reg_address[7]~feeder_combout ;
wire \LessThan2~1_combout ;
wire \always0~2_combout ;
wire \RAM1~330_combout ;
wire \RAM1~0_q ;
wire \RAM1~32feeder_combout ;
wire \RAM2~329_combout ;
wire \RAM1~329_combout ;
wire \RAM1~32_q ;
wire \RAM1~320_combout ;
wire \RAM2~331_combout ;
wire \RAM1~331_combout ;
wire \RAM1~96_q ;
wire \RAM1~64feeder_combout ;
wire \RAM2~328_combout ;
wire \RAM1~328_combout ;
wire \RAM1~64_q ;
wire \RAM1~321_combout ;
wire \always0~1_combout ;
wire \RAM2~64feeder_combout ;
wire \RAM2~332_combout ;
wire \RAM2~64_q ;
wire \RAM2~335_combout ;
wire \RAM2~96_q ;
wire \RAM2~333_combout ;
wire \RAM2~32_q ;
wire \RAM2~334_combout ;
wire \RAM2~0_q ;
wire \RAM2~320_combout ;
wire \RAM2~321_combout ;
wire \idatas~1_combout ;
wire \idatas~2_combout ;
wire \RAM2~338_combout ;
wire \RAM1~333_combout ;
wire \RAM1~256_q ;
wire \RAM2~336_combout ;
wire \RAM1~332_combout ;
wire \RAM1~288_q ;
wire \idatas~4_combout ;
wire \RAM2~337_combout ;
wire \RAM2~288_q ;
wire \RAM2~339_combout ;
wire \RAM2~256_q ;
wire \idatas~3_combout ;
wire \idatas~5_combout ;
wire \RAM2~342_combout ;
wire \RAM2~346_combout ;
wire \RAM2~128_q ;
wire \RAM2~341_combout ;
wire \RAM2~345_combout ;
wire \RAM2~192_q ;
wire \RAM2~322_combout ;
wire \RAM2~343_combout ;
wire \RAM2~347_combout ;
wire \RAM2~224_q ;
wire \RAM2~340_combout ;
wire \RAM2~344_combout ;
wire \RAM2~160_q ;
wire \RAM2~323_combout ;
wire \RAM1~334_combout ;
wire \RAM1~160_q ;
wire \RAM1~337_combout ;
wire \RAM1~224_q ;
wire \RAM1~336_combout ;
wire \RAM1~128_q ;
wire \RAM1~335_combout ;
wire \RAM1~192_q ;
wire \RAM1~322_combout ;
wire \RAM1~323_combout ;
wire \idatas~6_combout ;
wire \idatas~7_combout ;
wire \idatas~8_combout ;
wire \uUartCon|Selector54~0_combout ;
wire \uUartCon|txdata[0]~0_combout ;
wire \uUartCon|txdata[0]~1_combout ;
wire \uUartCon|txdata[40]~feeder_combout ;
wire \uUartCon|txdata[39]~3_combout ;
wire \uUartSrc|var_data~84_combout ;
wire \uUartSrc|var_data~22_q ;
wire \uUartCon|txdata[32]~feeder_combout ;
wire \uUartSrc|var_data~78_combout ;
wire \uUartSrc|var_data~30_q ;
wire \RAM1~184_q ;
wire \RAM1~248_q ;
wire \RAM1~152_q ;
wire \RAM1~216_q ;
wire \RAM1~368_combout ;
wire \RAM1~369_combout ;
wire \RAM2~216_q ;
wire \RAM2~152_q ;
wire \RAM2~378_combout ;
wire \RAM2~248_q ;
wire \RAM2~184_q ;
wire \RAM2~379_combout ;
wire \idatas~61_combout ;
wire \RAM2~88feeder_combout ;
wire \RAM2~88_q ;
wire \RAM2~56_q ;
wire \RAM2~24_q ;
wire \RAM2~376_combout ;
wire \RAM2~120_q ;
wire \RAM2~377_combout ;
wire \RAM1~56feeder_combout ;
wire \RAM1~56_q ;
wire \RAM1~24_q ;
wire \RAM1~366_combout ;
wire \RAM1~120_q ;
wire \RAM1~88_q ;
wire \RAM1~367_combout ;
wire \idatas~57_combout ;
wire \RAM2~312_q ;
wire \RAM2~280_q ;
wire \idatas~58_combout ;
wire \RAM1~312_q ;
wire \RAM1~280_q ;
wire \idatas~59_combout ;
wire \idatas~60_combout ;
wire \idatas~62_combout ;
wire \uUartCon|Selector30~0_combout ;
wire \uUartCon|Selector98~0_combout ;
wire \uUartCon|txdata[21]~2_combout ;
wire \uUartSrc|var_data~73_combout ;
wire \uUartSrc|var_data~38_q ;
wire \RAM2~304_q ;
wire \RAM2~272_q ;
wire \idatas~34_combout ;
wire \RAM1~80_q ;
wire \RAM1~112_q ;
wire \RAM1~16_q ;
wire \RAM1~48_q ;
wire \RAM1~350_combout ;
wire \RAM1~351_combout ;
wire \RAM2~80_q ;
wire \RAM2~112_q ;
wire \RAM2~16_q ;
wire \RAM2~48_q ;
wire \RAM2~360_combout ;
wire \RAM2~361_combout ;
wire \idatas~33_combout ;
wire \RAM1~304_q ;
wire \RAM1~272_q ;
wire \idatas~35_combout ;
wire \idatas~36_combout ;
wire \RAM2~144_q ;
wire \RAM2~208feeder_combout ;
wire \RAM2~208_q ;
wire \RAM2~362_combout ;
wire \RAM2~240_q ;
wire \RAM2~176_q ;
wire \RAM2~363_combout ;
wire \RAM1~176_q ;
wire \RAM1~240_q ;
wire \RAM1~144_q ;
wire \RAM1~208_q ;
wire \RAM1~352_combout ;
wire \RAM1~353_combout ;
wire \idatas~37_combout ;
wire \idatas~38_combout ;
wire \uUartCon|Selector38~0_combout ;
wire \uUartCon|Selector106~0_combout ;
wire \uUartSrc|var_data~69_combout ;
wire \uUartSrc|var_data~46_q ;
wire \RAM1~200_q ;
wire \RAM1~136_q ;
wire \RAM1~340_combout ;
wire \RAM1~232_q ;
wire \RAM1~168_q ;
wire \RAM1~341_combout ;
wire \RAM2~200_q ;
wire \RAM2~136_q ;
wire \RAM2~350_combout ;
wire \RAM2~232_q ;
wire \RAM2~168_q ;
wire \RAM2~351_combout ;
wire \idatas~19_combout ;
wire \RAM2~264_q ;
wire \RAM2~296_q ;
wire \idatas~16_combout ;
wire \RAM1~296_q ;
wire \RAM1~264_q ;
wire \idatas~17_combout ;
wire \RAM1~40_q ;
wire \RAM1~8_q ;
wire \RAM1~338_combout ;
wire \RAM1~72_q ;
wire \RAM1~104_q ;
wire \RAM1~339_combout ;
wire \RAM2~72feeder_combout ;
wire \RAM2~72_q ;
wire \RAM2~104_q ;
wire \RAM2~40feeder_combout ;
wire \RAM2~40_q ;
wire \RAM2~8_q ;
wire \RAM2~348_combout ;
wire \RAM2~349_combout ;
wire \idatas~15_combout ;
wire \idatas~18_combout ;
wire \idatas~20_combout ;
wire \uUartCon|Selector46~0_combout ;
wire \uUartCon|Selector114~0_combout ;
wire \uUartSrc|var_data~66_combout ;
wire \uUartSrc|var_data~54_q ;
wire \uUartSrc|var_data~64_combout ;
wire \uUartSrc|var_data~62_q ;
wire \RAM2~145_q ;
wire \RAM2~209_q ;
wire \RAM2~374_combout ;
wire \RAM2~241_q ;
wire \RAM2~177_q ;
wire \RAM2~375_combout ;
wire \RAM1~209feeder_combout ;
wire \RAM1~209_q ;
wire \RAM1~145_q ;
wire \RAM1~364_combout ;
wire \RAM1~241_q ;
wire \RAM1~177_q ;
wire \RAM1~365_combout ;
wire \idatas~55_combout ;
wire \RAM1~305_q ;
wire \RAM1~273_q ;
wire \idatas~53_combout ;
wire \RAM2~305_q ;
wire \RAM2~273_q ;
wire \idatas~52_combout ;
wire \RAM2~17_q ;
wire \RAM2~49_q ;
wire \RAM2~372_combout ;
wire \RAM2~113_q ;
wire \RAM2~81_q ;
wire \RAM2~373_combout ;
wire \RAM1~81_q ;
wire \RAM1~113_q ;
wire \RAM1~17_q ;
wire \RAM1~49_q ;
wire \RAM1~362_combout ;
wire \RAM1~363_combout ;
wire \idatas~51_combout ;
wire \idatas~54_combout ;
wire \idatas~56_combout ;
wire \uUartCon|Selector37~0_combout ;
wire \uUartCon|Selector105~0_combout ;
wire \RAM1~153_q ;
wire \RAM1~217feeder_combout ;
wire \RAM1~217_q ;
wire \RAM1~384_combout ;
wire \RAM1~249_q ;
wire \RAM1~185_q ;
wire \RAM1~385_combout ;
wire \RAM2~217_q ;
wire \RAM2~153_q ;
wire \RAM2~394_combout ;
wire \RAM2~249_q ;
wire \RAM2~185_q ;
wire \RAM2~395_combout ;
wire \idatas~85_combout ;
wire \RAM1~281_q ;
wire \RAM1~313_q ;
wire \idatas~83_combout ;
wire \RAM2~313_q ;
wire \RAM2~281_q ;
wire \idatas~82_combout ;
wire \RAM1~89_q ;
wire \RAM1~121_q ;
wire \RAM1~25_q ;
wire \RAM1~57_q ;
wire \RAM1~382_combout ;
wire \RAM1~383_combout ;
wire \RAM2~89_q ;
wire \RAM2~25_q ;
wire \RAM2~57_q ;
wire \RAM2~392_combout ;
wire \RAM2~121_q ;
wire \RAM2~393_combout ;
wire \idatas~81_combout ;
wire \idatas~84_combout ;
wire \idatas~86_combout ;
wire \uUartCon|Selector29~0_combout ;
wire \uUartCon|Selector97~0_combout ;
wire \uUartCon|txdata[49]~feeder_combout ;
wire \uUartSrc|var_data~97_combout ;
wire \uUartSrc|var_data~13_q ;
wire \uUartCon|txdata[41]~feeder_combout ;
wire \uUartSrc|var_data~90_combout ;
wire \uUartSrc|var_data~21_q ;
wire \uUartSrc|var_data~83_combout ;
wire \uUartSrc|var_data~29_q ;
wire \uUartSrc|var_data~77_combout ;
wire \uUartSrc|var_data~37_q ;
wire \uUartSrc|var_data~72_combout ;
wire \uUartSrc|var_data~45_q ;
wire \RAM1~297_q ;
wire \RAM1~265_q ;
wire \idatas~29_combout ;
wire \RAM2~265_q ;
wire \RAM2~297_q ;
wire \idatas~28_combout ;
wire \RAM1~9_q ;
wire \RAM1~41feeder_combout ;
wire \RAM1~41_q ;
wire \RAM1~346_combout ;
wire \RAM1~105_q ;
wire \RAM1~73_q ;
wire \RAM1~347_combout ;
wire \RAM2~73feeder_combout ;
wire \RAM2~73_q ;
wire \RAM2~105_q ;
wire \RAM2~41feeder_combout ;
wire \RAM2~41_q ;
wire \RAM2~9_q ;
wire \RAM2~356_combout ;
wire \RAM2~357_combout ;
wire \idatas~27_combout ;
wire \idatas~30_combout ;
wire \RAM1~169_q ;
wire \RAM1~233_q ;
wire \RAM1~137_q ;
wire \RAM1~201_q ;
wire \RAM1~348_combout ;
wire \RAM1~349_combout ;
wire \RAM2~169_q ;
wire \RAM2~137_q ;
wire \RAM2~201_q ;
wire \RAM2~358_combout ;
wire \RAM2~233_q ;
wire \RAM2~359_combout ;
wire \idatas~31_combout ;
wire \idatas~32_combout ;
wire \uUartCon|Selector45~0_combout ;
wire \uUartCon|Selector113~0_combout ;
wire \uUartSrc|var_data~68_combout ;
wire \uUartSrc|var_data~53_q ;
wire \RAM1~129_q ;
wire \RAM1~193_q ;
wire \RAM1~326_combout ;
wire \RAM1~225_q ;
wire \RAM1~161_q ;
wire \RAM1~327_combout ;
wire \RAM2~129_q ;
wire \RAM2~193_q ;
wire \RAM2~326_combout ;
wire \RAM2~225_q ;
wire \RAM2~161_q ;
wire \RAM2~327_combout ;
wire \idatas~13_combout ;
wire \RAM1~289feeder_combout ;
wire \RAM1~289_q ;
wire \RAM1~257_q ;
wire \idatas~11_combout ;
wire \RAM2~257_q ;
wire \RAM2~289_q ;
wire \idatas~10_combout ;
wire \RAM1~65feeder_combout ;
wire \RAM1~65_q ;
wire \RAM1~97_q ;
wire \RAM1~1_q ;
wire \RAM1~33_q ;
wire \RAM1~324_combout ;
wire \RAM1~325_combout ;
wire \RAM2~65feeder_combout ;
wire \RAM2~65_q ;
wire \RAM2~97_q ;
wire \RAM2~33feeder_combout ;
wire \RAM2~33_q ;
wire \RAM2~1_q ;
wire \RAM2~324_combout ;
wire \RAM2~325_combout ;
wire \idatas~9_combout ;
wire \idatas~12_combout ;
wire \idatas~14_combout ;
wire \uUartCon|Selector53~0_combout ;
wire \uUartCon|Selector121~0_combout ;
wire \uUartSrc|var_data~65_combout ;
wire \uUartSrc|var_data~61_q ;
wire \RAM1~315_q ;
wire \RAM1~283_q ;
wire \idatas~131_combout ;
wire \RAM2~91feeder_combout ;
wire \RAM2~91_q ;
wire \RAM2~123_q ;
wire \RAM2~59_q ;
wire \RAM2~27_q ;
wire \RAM2~424_combout ;
wire \RAM2~425_combout ;
wire \RAM1~27_q ;
wire \RAM1~59feeder_combout ;
wire \RAM1~59_q ;
wire \RAM1~414_combout ;
wire \RAM1~123_q ;
wire \RAM1~91_q ;
wire \RAM1~415_combout ;
wire \idatas~129_combout ;
wire \RAM2~315feeder_combout ;
wire \RAM2~315_q ;
wire \RAM2~283_q ;
wire \idatas~130_combout ;
wire \idatas~132_combout ;
wire \RAM2~187_q ;
wire \RAM2~251_q ;
wire \RAM2~155_q ;
wire \RAM2~219_q ;
wire \RAM2~426_combout ;
wire \RAM2~427_combout ;
wire \RAM1~155_q ;
wire \RAM1~219_q ;
wire \RAM1~416_combout ;
wire \RAM1~187_q ;
wire \RAM1~251_q ;
wire \RAM1~417_combout ;
wire \idatas~133_combout ;
wire \idatas~134_combout ;
wire \uUartCon|Selector27~0_combout ;
wire \uUartCon|Selector95~0_combout ;
wire \uUartCon|txdata[43]~feeder_combout ;
wire \uUartSrc|var_data~102_combout ;
wire \uUartSrc|var_data~19_q ;
wire \uUartSrc|var_data~95_combout ;
wire \uUartSrc|var_data~27_q ;
wire \uUartSrc|var_data~88_combout ;
wire \uUartSrc|var_data~35_q ;
wire \RAM1~147_q ;
wire \RAM1~211_q ;
wire \RAM1~396_combout ;
wire \RAM1~243_q ;
wire \RAM1~179_q ;
wire \RAM1~397_combout ;
wire \RAM2~211_q ;
wire \RAM2~147_q ;
wire \RAM2~406_combout ;
wire \RAM2~243_q ;
wire \RAM2~179_q ;
wire \RAM2~407_combout ;
wire \idatas~103_combout ;
wire \RAM2~83_q ;
wire \RAM2~115_q ;
wire \RAM2~51_q ;
wire \RAM2~19_q ;
wire \RAM2~404_combout ;
wire \RAM2~405_combout ;
wire \RAM1~51_q ;
wire \RAM1~19_q ;
wire \RAM1~394_combout ;
wire \RAM1~115_q ;
wire \RAM1~83_q ;
wire \RAM1~395_combout ;
wire \idatas~99_combout ;
wire \RAM2~275_q ;
wire \RAM2~307_q ;
wire \idatas~100_combout ;
wire \RAM1~307_q ;
wire \RAM1~275_q ;
wire \idatas~101_combout ;
wire \idatas~102_combout ;
wire \idatas~104_combout ;
wire \uUartCon|Selector35~0_combout ;
wire \uUartCon|Selector103~0_combout ;
wire \uUartSrc|var_data~81_combout ;
wire \uUartSrc|var_data~43_q ;
wire \RAM1~203_q ;
wire \RAM1~139_q ;
wire \RAM1~376_combout ;
wire \RAM1~171_q ;
wire \RAM1~235_q ;
wire \RAM1~377_combout ;
wire \RAM2~171_q ;
wire \RAM2~235_q ;
wire \RAM2~203_q ;
wire \RAM2~139_q ;
wire \RAM2~386_combout ;
wire \RAM2~387_combout ;
wire \idatas~73_combout ;
wire \RAM2~11_q ;
wire \RAM2~43_q ;
wire \RAM2~384_combout ;
wire \RAM2~75feeder_combout ;
wire \RAM2~75_q ;
wire \RAM2~107_q ;
wire \RAM2~385_combout ;
wire \RAM1~75_q ;
wire \RAM1~107_q ;
wire \RAM1~11_q ;
wire \RAM1~43_q ;
wire \RAM1~374_combout ;
wire \RAM1~375_combout ;
wire \idatas~69_combout ;
wire \RAM2~267_q ;
wire \RAM2~299_q ;
wire \idatas~70_combout ;
wire \RAM1~267_q ;
wire \RAM1~299_q ;
wire \idatas~71_combout ;
wire \idatas~72_combout ;
wire \idatas~74_combout ;
wire \uUartCon|Selector43~0_combout ;
wire \uUartCon|Selector111~0_combout ;
wire \uUartSrc|var_data~75_combout ;
wire \uUartSrc|var_data~51_q ;
wire \RAM1~163_q ;
wire \RAM1~227_q ;
wire \RAM1~131_q ;
wire \RAM1~195_q ;
wire \RAM1~356_combout ;
wire \RAM1~357_combout ;
wire \RAM2~131_q ;
wire \RAM2~195feeder_combout ;
wire \RAM2~195_q ;
wire \RAM2~366_combout ;
wire \RAM2~227_q ;
wire \RAM2~163_q ;
wire \RAM2~367_combout ;
wire \idatas~43_combout ;
wire \RAM2~291_q ;
wire \RAM2~259_q ;
wire \idatas~40_combout ;
wire \RAM1~259_q ;
wire \RAM1~291_q ;
wire \idatas~41_combout ;
wire \RAM1~3_q ;
wire \RAM1~35_q ;
wire \RAM1~354_combout ;
wire \RAM1~99_q ;
wire \RAM1~67_q ;
wire \RAM1~355_combout ;
wire \RAM2~67_q ;
wire \RAM2~99_q ;
wire \RAM2~3_q ;
wire \RAM2~35_q ;
wire \RAM2~364_combout ;
wire \RAM2~365_combout ;
wire \idatas~39_combout ;
wire \idatas~42_combout ;
wire \idatas~44_combout ;
wire \uUartCon|Selector51~0_combout ;
wire \uUartCon|Selector119~0_combout ;
wire \uUartSrc|var_data~70_combout ;
wire \uUartSrc|var_data~59_q ;
wire \RAM2~196_q ;
wire \RAM2~132_q ;
wire \RAM2~382_combout ;
wire \RAM2~228_q ;
wire \RAM2~164_q ;
wire \RAM2~383_combout ;
wire \RAM1~196_q ;
wire \RAM1~132_q ;
wire \RAM1~372_combout ;
wire \RAM1~228_q ;
wire \RAM1~164_q ;
wire \RAM1~373_combout ;
wire \idatas~67_combout ;
wire \RAM1~36_q ;
wire \RAM1~4_q ;
wire \RAM1~370_combout ;
wire \RAM1~68_q ;
wire \RAM1~100_q ;
wire \RAM1~371_combout ;
wire \RAM2~68_q ;
wire \RAM2~100_q ;
wire \RAM2~4_q ;
wire \RAM2~36_q ;
wire \RAM2~380_combout ;
wire \RAM2~381_combout ;
wire \idatas~63_combout ;
wire \RAM2~292_q ;
wire \RAM2~260_q ;
wire \idatas~64_combout ;
wire \RAM1~260_q ;
wire \RAM1~292_q ;
wire \idatas~65_combout ;
wire \idatas~66_combout ;
wire \idatas~68_combout ;
wire \uUartCon|Selector50~0_combout ;
wire \uUartCon|Selector118~0_combout ;
wire \uUartSrc|var_data~107_combout ;
wire \uUartSrc|var_data~18_q ;
wire \uUartSrc|var_data~101_combout ;
wire \uUartSrc|var_data~26_q ;
wire \RAM2~156_q ;
wire \RAM2~220_q ;
wire \RAM2~442_combout ;
wire \RAM2~188_q ;
wire \RAM2~252_q ;
wire \RAM2~443_combout ;
wire \RAM1~220_q ;
wire \RAM1~156_q ;
wire \RAM1~432_combout ;
wire \RAM1~252_q ;
wire \RAM1~188_q ;
wire \RAM1~433_combout ;
wire \idatas~157_combout ;
wire \RAM1~316_q ;
wire \RAM1~284_q ;
wire \idatas~155_combout ;
wire \RAM2~316_q ;
wire \RAM2~284_q ;
wire \idatas~154_combout ;
wire \RAM2~60_q ;
wire \RAM2~28_q ;
wire \RAM2~440_combout ;
wire \RAM2~124_q ;
wire \RAM2~92_q ;
wire \RAM2~441_combout ;
wire \RAM1~28_q ;
wire \RAM1~60_q ;
wire \RAM1~430_combout ;
wire \RAM1~124_q ;
wire \RAM1~92_q ;
wire \RAM1~431_combout ;
wire \idatas~153_combout ;
wire \idatas~156_combout ;
wire \idatas~158_combout ;
wire \uUartCon|Selector26~0_combout ;
wire \uUartCon|Selector94~0_combout ;
wire \uUartSrc|var_data~94_combout ;
wire \uUartSrc|var_data~34_q ;
wire \RAM1~212_q ;
wire \RAM1~148_q ;
wire \RAM1~412_combout ;
wire \RAM1~244_q ;
wire \RAM1~180feeder_combout ;
wire \RAM1~180_q ;
wire \RAM1~413_combout ;
wire \RAM2~180feeder_combout ;
wire \RAM2~180_q ;
wire \RAM2~244_q ;
wire \RAM2~148_q ;
wire \RAM2~212_q ;
wire \RAM2~422_combout ;
wire \RAM2~423_combout ;
wire \idatas~127_combout ;
wire \RAM2~308_q ;
wire \RAM2~276_q ;
wire \idatas~124_combout ;
wire \RAM1~308_q ;
wire \RAM1~276_q ;
wire \idatas~125_combout ;
wire \RAM2~84_q ;
wire \RAM2~116_q ;
wire \RAM2~52_q ;
wire \RAM2~20_q ;
wire \RAM2~420_combout ;
wire \RAM2~421_combout ;
wire \RAM1~20_q ;
wire \RAM1~52_q ;
wire \RAM1~410_combout ;
wire \RAM1~116_q ;
wire \RAM1~84_q ;
wire \RAM1~411_combout ;
wire \idatas~123_combout ;
wire \idatas~126_combout ;
wire \idatas~128_combout ;
wire \uUartCon|Selector34~0_combout ;
wire \uUartCon|Selector102~0_combout ;
wire \uUartSrc|var_data~87_combout ;
wire \uUartSrc|var_data~42_q ;
wire \RAM1~140_q ;
wire \RAM1~204_q ;
wire \RAM1~392_combout ;
wire \RAM1~236_q ;
wire \RAM1~172_q ;
wire \RAM1~393_combout ;
wire \RAM2~172_q ;
wire \RAM2~236_q ;
wire \RAM2~140_q ;
wire \RAM2~204_q ;
wire \RAM2~402_combout ;
wire \RAM2~403_combout ;
wire \idatas~97_combout ;
wire \RAM1~268_q ;
wire \RAM1~300feeder_combout ;
wire \RAM1~300_q ;
wire \idatas~95_combout ;
wire \RAM2~268_q ;
wire \RAM2~300_q ;
wire \idatas~94_combout ;
wire \RAM1~12_q ;
wire \RAM1~44_q ;
wire \RAM1~390_combout ;
wire \RAM1~108_q ;
wire \RAM1~76_q ;
wire \RAM1~391_combout ;
wire \RAM2~12_q ;
wire \RAM2~44feeder_combout ;
wire \RAM2~44_q ;
wire \RAM2~400_combout ;
wire \RAM2~108_q ;
wire \RAM2~76_q ;
wire \RAM2~401_combout ;
wire \idatas~93_combout ;
wire \idatas~96_combout ;
wire \idatas~98_combout ;
wire \uUartCon|Selector42~0_combout ;
wire \uUartCon|Selector110~0_combout ;
wire \uUartSrc|var_data~80_combout ;
wire \uUartSrc|var_data~50_q ;
wire \uUartSrc|var_data~74_combout ;
wire \uUartSrc|var_data~58_q ;
wire \uUartCon|txdata[37]~feeder_combout ;
wire \uUartCon|txdata[45]~feeder_combout ;
wire \uUartSrc|var_data~110_combout ;
wire \uUartSrc|var_data~17_q ;
wire \uUartSrc|var_data~106_combout ;
wire \uUartSrc|var_data~25_q ;
wire \RAM1~189_q ;
wire \RAM1~253_q ;
wire \RAM1~157_q ;
wire \RAM1~221_q ;
wire \RAM1~444_combout ;
wire \RAM1~445_combout ;
wire \RAM2~221_q ;
wire \RAM2~157_q ;
wire \RAM2~454_combout ;
wire \RAM2~253_q ;
wire \RAM2~189feeder_combout ;
wire \RAM2~189_q ;
wire \RAM2~455_combout ;
wire \idatas~175_combout ;
wire \RAM1~285_q ;
wire \RAM1~317_q ;
wire \idatas~173_combout ;
wire \RAM1~93_q ;
wire \RAM1~125_q ;
wire \RAM1~29_q ;
wire \RAM1~61_q ;
wire \RAM1~442_combout ;
wire \RAM1~443_combout ;
wire \RAM2~29_q ;
wire \RAM2~61_q ;
wire \RAM2~452_combout ;
wire \RAM2~125_q ;
wire \RAM2~93_q ;
wire \RAM2~453_combout ;
wire \idatas~171_combout ;
wire \RAM2~317_q ;
wire \RAM2~285_q ;
wire \idatas~172_combout ;
wire \idatas~174_combout ;
wire \idatas~176_combout ;
wire \uUartCon|Selector25~0_combout ;
wire \uUartCon|Selector93~0_combout ;
wire \uUartSrc|var_data~100_combout ;
wire \uUartSrc|var_data~33_q ;
wire \RAM1~309_q ;
wire \RAM1~277_q ;
wire \idatas~149_combout ;
wire \RAM2~21_q ;
wire \RAM2~53_q ;
wire \RAM2~436_combout ;
wire \RAM2~85_q ;
wire \RAM2~117_q ;
wire \RAM2~437_combout ;
wire \RAM1~21_q ;
wire \RAM1~53_q ;
wire \RAM1~426_combout ;
wire \RAM1~85_q ;
wire \RAM1~117_q ;
wire \RAM1~427_combout ;
wire \idatas~147_combout ;
wire \RAM2~277_q ;
wire \RAM2~309_q ;
wire \idatas~148_combout ;
wire \idatas~150_combout ;
wire \RAM1~213_q ;
wire \RAM1~149_q ;
wire \RAM1~428_combout ;
wire \RAM1~245_q ;
wire \RAM1~181_q ;
wire \RAM1~429_combout ;
wire \RAM2~213_q ;
wire \RAM2~149_q ;
wire \RAM2~438_combout ;
wire \RAM2~245_q ;
wire \RAM2~181_q ;
wire \RAM2~439_combout ;
wire \idatas~151_combout ;
wire \idatas~152_combout ;
wire \uUartCon|Selector33~0_combout ;
wire \uUartCon|Selector101~0_combout ;
wire \uUartSrc|var_data~93_combout ;
wire \uUartSrc|var_data~41_q ;
wire \RAM2~269_q ;
wire \RAM2~301_q ;
wire \idatas~118_combout ;
wire \RAM1~269_q ;
wire \RAM1~301_q ;
wire \idatas~119_combout ;
wire \RAM1~77_q ;
wire \RAM1~109_q ;
wire \RAM1~13_q ;
wire \RAM1~45_q ;
wire \RAM1~406_combout ;
wire \RAM1~407_combout ;
wire \RAM2~77_q ;
wire \RAM2~109_q ;
wire \RAM2~45feeder_combout ;
wire \RAM2~45_q ;
wire \RAM2~13_q ;
wire \RAM2~416_combout ;
wire \RAM2~417_combout ;
wire \idatas~117_combout ;
wire \idatas~120_combout ;
wire \RAM1~205_q ;
wire \RAM1~141_q ;
wire \RAM1~408_combout ;
wire \RAM1~173_q ;
wire \RAM1~237_q ;
wire \RAM1~409_combout ;
wire \RAM2~173_q ;
wire \RAM2~237_q ;
wire \RAM2~141_q ;
wire \RAM2~205_q ;
wire \RAM2~418_combout ;
wire \RAM2~419_combout ;
wire \idatas~121_combout ;
wire \idatas~122_combout ;
wire \uUartCon|Selector41~0_combout ;
wire \uUartCon|Selector109~0_combout ;
wire \uUartSrc|var_data~86_combout ;
wire \uUartSrc|var_data~49_q ;
wire \RAM2~197feeder_combout ;
wire \RAM2~197_q ;
wire \RAM2~133_q ;
wire \RAM2~398_combout ;
wire \RAM2~229_q ;
wire \RAM2~165_q ;
wire \RAM2~399_combout ;
wire \RAM1~133_q ;
wire \RAM1~197_q ;
wire \RAM1~388_combout ;
wire \RAM1~165_q ;
wire \RAM1~229_q ;
wire \RAM1~389_combout ;
wire \idatas~91_combout ;
wire \RAM1~261_q ;
wire \RAM1~293_q ;
wire \idatas~89_combout ;
wire \RAM2~5_q ;
wire \RAM2~37_q ;
wire \RAM2~396_combout ;
wire \RAM2~101_q ;
wire \RAM2~69_q ;
wire \RAM2~397_combout ;
wire \RAM1~5_q ;
wire \RAM1~37_q ;
wire \RAM1~386_combout ;
wire \RAM1~69_q ;
wire \RAM1~101_q ;
wire \RAM1~387_combout ;
wire \idatas~87_combout ;
wire \RAM2~293_q ;
wire \RAM2~261_q ;
wire \idatas~88_combout ;
wire \idatas~90_combout ;
wire \idatas~92_combout ;
wire \uUartCon|Selector49~0_combout ;
wire \uUartCon|Selector117~0_combout ;
wire \uUartSrc|var_data~79_combout ;
wire \uUartSrc|var_data~57_q ;
wire \RAM1~303_q ;
wire \RAM1~271_q ;
wire \idatas~161_combout ;
wire \RAM2~303feeder_combout ;
wire \RAM2~303_q ;
wire \RAM2~271_q ;
wire \idatas~160_combout ;
wire \RAM1~47_q ;
wire \RAM1~15_q ;
wire \RAM1~434_combout ;
wire \RAM1~111_q ;
wire \RAM1~79_q ;
wire \RAM1~435_combout ;
wire \RAM2~47feeder_combout ;
wire \RAM2~47_q ;
wire \RAM2~15_q ;
wire \RAM2~444_combout ;
wire \RAM2~111_q ;
wire \RAM2~79_q ;
wire \RAM2~445_combout ;
wire \idatas~159_combout ;
wire \idatas~162_combout ;
wire \RAM1~175_q ;
wire \RAM1~239_q ;
wire \RAM1~143_q ;
wire \RAM1~207_q ;
wire \RAM1~436_combout ;
wire \RAM1~437_combout ;
wire \RAM2~207_q ;
wire \RAM2~143_q ;
wire \RAM2~446_combout ;
wire \RAM2~239_q ;
wire \RAM2~175_q ;
wire \RAM2~447_combout ;
wire \idatas~163_combout ;
wire \idatas~164_combout ;
wire \uUartCon|Selector39~0_combout ;
wire \uUartCon|Selector107~0_combout ;
wire \RAM1~191_q ;
wire \RAM1~255_q ;
wire \RAM1~159_q ;
wire \RAM1~223_q ;
wire \RAM1~454_combout ;
wire \RAM1~455_combout ;
wire \RAM1~31_q ;
wire \RAM1~63feeder_combout ;
wire \RAM1~63_q ;
wire \RAM1~456_combout ;
wire \RAM1~127_q ;
wire \RAM1~95_q ;
wire \RAM1~457_combout ;
wire \idatas[31]~192_combout ;
wire \RAM2~159_q ;
wire \RAM2~223_q ;
wire \RAM2~464_combout ;
wire \RAM2~255_q ;
wire \RAM2~191_q ;
wire \RAM2~465_combout ;
wire \RAM2~31_q ;
wire \RAM2~63feeder_combout ;
wire \RAM2~63_q ;
wire \RAM2~466_combout ;
wire \RAM2~127_q ;
wire \RAM2~95_q ;
wire \RAM2~467_combout ;
wire \idatas[31]~193_combout ;
wire \idatas[31]~194_combout ;
wire \RAM2~319_q ;
wire \RAM2~287_q ;
wire \idatas[31]~190_combout ;
wire \RAM1~287_q ;
wire \RAM1~319_q ;
wire \idatas[31]~189_combout ;
wire \idatas[31]~191_combout ;
wire \idatas[31]~195_combout ;
wire \uUartCon|Selector23~0_combout ;
wire \uUartCon|Selector91~0_combout ;
wire \uUartCon|txdata[47]~feeder_combout ;
wire \uUartSrc|var_data~113_combout ;
wire \uUartSrc|var_data~15_q ;
wire \uUartSrc|var_data~111_combout ;
wire \uUartSrc|var_data~23_q ;
wire \uUartSrc|var_data~108_combout ;
wire \uUartSrc|var_data~31_q ;
wire \RAM2~215_q ;
wire \RAM2~151_q ;
wire \RAM2~458_combout ;
wire \RAM2~183_q ;
wire \RAM2~247_q ;
wire \RAM2~459_combout ;
wire \RAM1~151_q ;
wire \RAM1~215_q ;
wire \RAM1~448_combout ;
wire \RAM1~183_q ;
wire \RAM1~247_q ;
wire \RAM1~449_combout ;
wire \idatas~181_combout ;
wire \RAM1~279_q ;
wire \RAM1~311_q ;
wire \idatas~179_combout ;
wire \RAM2~311_q ;
wire \RAM2~279_q ;
wire \idatas~178_combout ;
wire \RAM2~55_q ;
wire \RAM2~23_q ;
wire \RAM2~456_combout ;
wire \RAM2~87_q ;
wire \RAM2~119_q ;
wire \RAM2~457_combout ;
wire \RAM1~55_q ;
wire \RAM1~23_q ;
wire \RAM1~446_combout ;
wire \RAM1~119_q ;
wire \RAM1~87_q ;
wire \RAM1~447_combout ;
wire \idatas~177_combout ;
wire \idatas~180_combout ;
wire \idatas~182_combout ;
wire \uUartCon|Selector31~0_combout ;
wire \uUartCon|Selector99~0_combout ;
wire \uUartSrc|var_data~104_combout ;
wire \uUartSrc|var_data~39_q ;
wire \uUartSrc|var_data~98_combout ;
wire \uUartSrc|var_data~47_q ;
wire \RAM2~135_q ;
wire \RAM2~199_q ;
wire \RAM2~430_combout ;
wire \RAM2~167_q ;
wire \RAM2~231_q ;
wire \RAM2~431_combout ;
wire \RAM1~199_q ;
wire \RAM1~135_q ;
wire \RAM1~420_combout ;
wire \RAM1~167feeder_combout ;
wire \RAM1~167_q ;
wire \RAM1~231_q ;
wire \RAM1~421_combout ;
wire \idatas~139_combout ;
wire \RAM1~295_q ;
wire \RAM1~263_q ;
wire \idatas~137_combout ;
wire \RAM2~71_q ;
wire \RAM2~103_q ;
wire \RAM2~39_q ;
wire \RAM2~7_q ;
wire \RAM2~428_combout ;
wire \RAM2~429_combout ;
wire \RAM1~71_q ;
wire \RAM1~103_q ;
wire \RAM1~7_q ;
wire \RAM1~39_q ;
wire \RAM1~418_combout ;
wire \RAM1~419_combout ;
wire \idatas~135_combout ;
wire \RAM2~295feeder_combout ;
wire \RAM2~295_q ;
wire \RAM2~263_q ;
wire \idatas~136_combout ;
wire \idatas~138_combout ;
wire \idatas~140_combout ;
wire \uUartCon|Selector47~0_combout ;
wire \uUartCon|Selector115~0_combout ;
wire \uUartSrc|var_data~91_combout ;
wire \uUartSrc|var_data~55_q ;
wire \uUartSrc|uTxD|uTransmit|data[7]~7_combout ;
wire \uUartSrc|uTxD|uTransmit|tx~1clkctrl_outclk ;
wire \RAM1~166_q ;
wire \RAM1~230_q ;
wire \RAM1~134_q ;
wire \RAM1~198_q ;
wire \RAM1~404_combout ;
wire \RAM1~405_combout ;
wire \RAM2~198_q ;
wire \RAM2~134_q ;
wire \RAM2~414_combout ;
wire \RAM2~230_q ;
wire \RAM2~166feeder_combout ;
wire \RAM2~166_q ;
wire \RAM2~415_combout ;
wire \idatas~115_combout ;
wire \RAM2~294feeder_combout ;
wire \RAM2~294_q ;
wire \RAM2~262_q ;
wire \idatas~112_combout ;
wire \RAM1~262_q ;
wire \RAM1~294_q ;
wire \idatas~113_combout ;
wire \RAM1~38_q ;
wire \RAM1~6_q ;
wire \RAM1~402_combout ;
wire \RAM1~102_q ;
wire \RAM1~70_q ;
wire \RAM1~403_combout ;
wire \RAM2~38_q ;
wire \RAM2~6_q ;
wire \RAM2~412_combout ;
wire \RAM2~102_q ;
wire \RAM2~70_q ;
wire \RAM2~413_combout ;
wire \idatas~111_combout ;
wire \idatas~114_combout ;
wire \idatas~116_combout ;
wire \uUartCon|Selector48~0_combout ;
wire \uUartCon|Selector116~0_combout ;
wire \RAM1~302_q ;
wire \RAM1~270_q ;
wire \idatas~143_combout ;
wire \RAM2~46_q ;
wire \RAM2~14_q ;
wire \RAM2~432_combout ;
wire \RAM2~110_q ;
wire \RAM2~78_q ;
wire \RAM2~433_combout ;
wire \RAM1~14_q ;
wire \RAM1~46_q ;
wire \RAM1~422_combout ;
wire \RAM1~110_q ;
wire \RAM1~78feeder_combout ;
wire \RAM1~78_q ;
wire \RAM1~423_combout ;
wire \idatas~141_combout ;
wire \RAM2~270_q ;
wire \RAM2~302feeder_combout ;
wire \RAM2~302_q ;
wire \idatas~142_combout ;
wire \idatas~144_combout ;
wire \RAM1~174_q ;
wire \RAM1~238_q ;
wire \RAM1~206_q ;
wire \RAM1~142_q ;
wire \RAM1~424_combout ;
wire \RAM1~425_combout ;
wire \RAM2~206feeder_combout ;
wire \RAM2~206_q ;
wire \RAM2~142_q ;
wire \RAM2~434_combout ;
wire \RAM2~174_q ;
wire \RAM2~238_q ;
wire \RAM2~435_combout ;
wire \idatas~145_combout ;
wire \idatas~146_combout ;
wire \uUartCon|Selector40~0_combout ;
wire \uUartCon|Selector108~0_combout ;
wire \RAM2~222_q ;
wire \RAM2~158_q ;
wire \RAM2~462_combout ;
wire \RAM2~190feeder_combout ;
wire \RAM2~190_q ;
wire \RAM2~254_q ;
wire \RAM2~463_combout ;
wire \RAM1~158_q ;
wire \RAM1~222_q ;
wire \RAM1~452_combout ;
wire \RAM1~254_q ;
wire \RAM1~190_q ;
wire \RAM1~453_combout ;
wire \idatas~187_combout ;
wire \RAM1~30_q ;
wire \RAM1~62_q ;
wire \RAM1~450_combout ;
wire \RAM1~126_q ;
wire \RAM1~94_q ;
wire \RAM1~451_combout ;
wire \RAM2~62_q ;
wire \RAM2~30_q ;
wire \RAM2~460_combout ;
wire \RAM2~126_q ;
wire \RAM2~94_q ;
wire \RAM2~461_combout ;
wire \idatas~183_combout ;
wire \RAM1~286_q ;
wire \RAM1~318_q ;
wire \idatas~185_combout ;
wire \RAM2~318feeder_combout ;
wire \RAM2~318_q ;
wire \RAM2~286_q ;
wire \idatas~184_combout ;
wire \idatas~186_combout ;
wire \idatas~188_combout ;
wire \uUartCon|Selector24~0_combout ;
wire \uUartCon|Selector92~0_combout ;
wire \uUartSrc|var_data~112_combout ;
wire \uUartSrc|var_data~16_q ;
wire \uUartSrc|var_data~109_combout ;
wire \uUartSrc|var_data~24_q ;
wire \uUartSrc|var_data~105_combout ;
wire \uUartSrc|var_data~32_q ;
wire \RAM1~182_q ;
wire \RAM1~246_q ;
wire \RAM1~214feeder_combout ;
wire \RAM1~214_q ;
wire \RAM1~150_q ;
wire \RAM1~440_combout ;
wire \RAM1~441_combout ;
wire \RAM2~214_q ;
wire \RAM2~150_q ;
wire \RAM2~450_combout ;
wire \RAM2~182_q ;
wire \RAM2~246_q ;
wire \RAM2~451_combout ;
wire \idatas~169_combout ;
wire \RAM1~22_q ;
wire \RAM1~54_q ;
wire \RAM1~438_combout ;
wire \RAM1~86_q ;
wire \RAM1~118_q ;
wire \RAM1~439_combout ;
wire \RAM2~86_q ;
wire \RAM2~118_q ;
wire \RAM2~22_q ;
wire \RAM2~54feeder_combout ;
wire \RAM2~54_q ;
wire \RAM2~448_combout ;
wire \RAM2~449_combout ;
wire \idatas~165_combout ;
wire \RAM2~310feeder_combout ;
wire \RAM2~310_q ;
wire \RAM2~278_q ;
wire \idatas~166_combout ;
wire \RAM1~310_q ;
wire \RAM1~278_q ;
wire \idatas~167_combout ;
wire \idatas~168_combout ;
wire \idatas~170_combout ;
wire \uUartCon|Selector32~0_combout ;
wire \uUartCon|Selector100~0_combout ;
wire \uUartSrc|var_data~99_combout ;
wire \uUartSrc|var_data~40_q ;
wire \uUartSrc|var_data~92_combout ;
wire \uUartSrc|var_data~48_q ;
wire \uUartSrc|var_data~85_combout ;
wire \uUartSrc|var_data~56_q ;
wire \uUartSrc|uTxD|uTransmit|data[6]~6_combout ;
wire \uUartSrc|uTxD|uTransmit|data[5]~5_combout ;
wire \uUartSrc|uTxD|uTransmit|data[4]~4_combout ;
wire \uUartSrc|uTxD|uTransmit|data[3]~3_combout ;
wire \RAM2~202_q ;
wire \RAM2~138_q ;
wire \RAM2~370_combout ;
wire \RAM2~234_q ;
wire \RAM2~170_q ;
wire \RAM2~371_combout ;
wire \RAM1~138_q ;
wire \RAM1~202_q ;
wire \RAM1~360_combout ;
wire \RAM1~234_q ;
wire \RAM1~170_q ;
wire \RAM1~361_combout ;
wire \idatas~49_combout ;
wire \RAM2~298feeder_combout ;
wire \RAM2~298_q ;
wire \RAM2~266_q ;
wire \idatas~46_combout ;
wire \RAM2~74_q ;
wire \RAM2~106_q ;
wire \RAM2~10_q ;
wire \RAM2~42_q ;
wire \RAM2~368_combout ;
wire \RAM2~369_combout ;
wire \RAM1~10_q ;
wire \RAM1~42feeder_combout ;
wire \RAM1~42_q ;
wire \RAM1~358_combout ;
wire \RAM1~106_q ;
wire \RAM1~74feeder_combout ;
wire \RAM1~74_q ;
wire \RAM1~359_combout ;
wire \idatas~45_combout ;
wire \RAM1~298_q ;
wire \RAM1~266_q ;
wire \idatas~47_combout ;
wire \idatas~48_combout ;
wire \idatas~50_combout ;
wire \uUartCon|Selector44~0_combout ;
wire \uUartCon|Selector112~0_combout ;
wire \uUartCon|txdata[50]~feeder_combout ;
wire \uUartSrc|var_data~103_combout ;
wire \uUartSrc|var_data~12_q ;
wire \uUartCon|txdata[42]~feeder_combout ;
wire \uUartSrc|var_data~96_combout ;
wire \uUartSrc|var_data~20_q ;
wire \uUartSrc|var_data~89_combout ;
wire \uUartSrc|var_data~28_q ;
wire \RAM1~58_q ;
wire \RAM1~26_q ;
wire \RAM1~398_combout ;
wire \RAM1~90_q ;
wire \RAM1~122_q ;
wire \RAM1~399_combout ;
wire \RAM2~90_q ;
wire \RAM2~122_q ;
wire \RAM2~26_q ;
wire \RAM2~58_q ;
wire \RAM2~408_combout ;
wire \RAM2~409_combout ;
wire \idatas~105_combout ;
wire \RAM2~314_q ;
wire \RAM2~282_q ;
wire \idatas~106_combout ;
wire \RAM1~314_q ;
wire \RAM1~282_q ;
wire \idatas~107_combout ;
wire \idatas~108_combout ;
wire \RAM1~154_q ;
wire \RAM1~218_q ;
wire \RAM1~400_combout ;
wire \RAM1~186_q ;
wire \RAM1~250_q ;
wire \RAM1~401_combout ;
wire \RAM2~186_q ;
wire \RAM2~250_q ;
wire \RAM2~218_q ;
wire \RAM2~154_q ;
wire \RAM2~410_combout ;
wire \RAM2~411_combout ;
wire \idatas~109_combout ;
wire \idatas~110_combout ;
wire \uUartCon|Selector28~0_combout ;
wire \uUartCon|Selector96~0_combout ;
wire \uUartSrc|var_data~82_combout ;
wire \uUartSrc|var_data~36_q ;
wire \RAM1~274_q ;
wire \RAM1~306_q ;
wire \idatas~77_combout ;
wire \RAM2~274_q ;
wire \RAM2~306_q ;
wire \idatas~76_combout ;
wire \RAM2~82_q ;
wire \RAM2~114_q ;
wire \RAM2~18_q ;
wire \RAM2~50_q ;
wire \RAM2~388_combout ;
wire \RAM2~389_combout ;
wire \RAM1~82_q ;
wire \RAM1~114_q ;
wire \RAM1~18_q ;
wire \RAM1~50_q ;
wire \RAM1~378_combout ;
wire \RAM1~379_combout ;
wire \idatas~75_combout ;
wire \idatas~78_combout ;
wire \RAM2~178_q ;
wire \RAM2~242_q ;
wire \RAM2~210_q ;
wire \RAM2~146_q ;
wire \RAM2~390_combout ;
wire \RAM2~391_combout ;
wire \RAM1~178_q ;
wire \RAM1~242_q ;
wire \RAM1~146_q ;
wire \RAM1~210_q ;
wire \RAM1~380_combout ;
wire \RAM1~381_combout ;
wire \idatas~79_combout ;
wire \idatas~80_combout ;
wire \uUartCon|Selector36~0_combout ;
wire \uUartCon|Selector104~0_combout ;
wire \uUartSrc|var_data~76_combout ;
wire \uUartSrc|var_data~44_q ;
wire \uUartSrc|var_data~71_combout ;
wire \uUartSrc|var_data~52_q ;
wire \RAM1~194_q ;
wire \RAM1~130_q ;
wire \RAM1~344_combout ;
wire \RAM1~162_q ;
wire \RAM1~226_q ;
wire \RAM1~345_combout ;
wire \RAM2~194feeder_combout ;
wire \RAM2~194_q ;
wire \RAM2~130_q ;
wire \RAM2~354_combout ;
wire \RAM2~226_q ;
wire \RAM2~162_q ;
wire \RAM2~355_combout ;
wire \idatas~25_combout ;
wire \RAM2~290_q ;
wire \RAM2~258_q ;
wire \idatas~22_combout ;
wire \RAM1~66_q ;
wire \RAM1~98_q ;
wire \RAM1~34_q ;
wire \RAM1~2_q ;
wire \RAM1~342_combout ;
wire \RAM1~343_combout ;
wire \RAM2~66_q ;
wire \RAM2~34_q ;
wire \RAM2~2_q ;
wire \RAM2~352_combout ;
wire \RAM2~98_q ;
wire \RAM2~353_combout ;
wire \idatas~21_combout ;
wire \RAM1~290_q ;
wire \RAM1~258_q ;
wire \idatas~23_combout ;
wire \idatas~24_combout ;
wire \idatas~26_combout ;
wire \uUartCon|Selector52~0_combout ;
wire \uUartCon|Selector120~0_combout ;
wire \uUartSrc|var_data~67_combout ;
wire \uUartSrc|var_data~60_q ;
wire \uUartSrc|uTxD|uTransmit|data[2]~2_combout ;
wire \uUartSrc|uTxD|uTransmit|data[1]~1_combout ;
wire \uUartSrc|uTxD|uTransmit|data[0]~0_combout ;
wire \uUartSrc|uTxD|uTransmit|tx~0_combout ;
wire \uUartSrc|uTxD|uTransmit|tx~combout ;
wire [9:0] \uUartSink|uRxD|uRecieve|data ;
wire [63:0] \uUartCon|latchdata ;
wire [16:0] \uUartCon|reg_address ;
wire [31:0] \uUartSrc|uTxD|uTransmitBaudrate|numcnt ;
wire [63:0] \uUartSink|datao ;
wire [8:0] \uUartSink|uRxD|uRecieveBaudrate|bcnt ;
wire [63:0] \uUartSink|reg_data ;
wire [8:0] \uUartSrc|uTxD|uTransmitBaudrate|bcnt ;
wire [63:0] \uUartCon|txdata ;
wire [7:0] \uUartSink|uRxD|uRecieve|rxdata ;
wire [31:0] idatas;
wire [31:0] \uUartCon|reg_datas ;
wire [8:0] \uUartSrc|uTxD|uTransmit|data ;
wire [3:0] \uUartSink|uRxD|uRecieveBaudrate|numcnt ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X11_Y13_N16
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X10_Y19_N23
fiftyfivenm_io_obuf \o_gpio~output (
	.i(\uUartCon|o_gpio~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_gpio~output_o ),
	.obar());
// synopsys translate_off
defparam \o_gpio~output .bus_hold = "false";
defparam \o_gpio~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N16
fiftyfivenm_io_obuf \tx~output (
	.i(\uUartSrc|uTxD|uTransmit|tx~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tx~output_o ),
	.obar());
// synopsys translate_off
defparam \tx~output .bus_hold = "false";
defparam \tx~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N22
fiftyfivenm_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .listen_to_nsleep_signal = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
fiftyfivenm_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X13_Y25_N29
fiftyfivenm_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .listen_to_nsleep_signal = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N1
fiftyfivenm_io_ibuf \rx~input (
	.i(rx),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\rx~input_o ));
// synopsys translate_off
defparam \rx~input .bus_hold = "false";
defparam \rx~input .listen_to_nsleep_signal = "false";
defparam \rx~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N14
fiftyfivenm_lcell_comb \uUartSink|uRxD|uRecieveBaudrate|bcnt[0]~9 (
// Equation(s):
// \uUartSink|uRxD|uRecieveBaudrate|bcnt[0]~9_combout  = \uUartSink|uRxD|uRecieveBaudrate|bcnt [0] $ (VCC)
// \uUartSink|uRxD|uRecieveBaudrate|bcnt[0]~10  = CARRY(\uUartSink|uRxD|uRecieveBaudrate|bcnt [0])

	.dataa(gnd),
	.datab(\uUartSink|uRxD|uRecieveBaudrate|bcnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uUartSink|uRxD|uRecieveBaudrate|bcnt[0]~9_combout ),
	.cout(\uUartSink|uRxD|uRecieveBaudrate|bcnt[0]~10 ));
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieveBaudrate|bcnt[0]~9 .lut_mask = 16'h33CC;
defparam \uUartSink|uRxD|uRecieveBaudrate|bcnt[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N8
fiftyfivenm_lcell_comb \uUartSink|uRxD|uRecieveBaudrate|bcnt[0]~feeder (
// Equation(s):
// \uUartSink|uRxD|uRecieveBaudrate|bcnt[0]~feeder_combout  = \uUartSink|uRxD|uRecieveBaudrate|bcnt[0]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\uUartSink|uRxD|uRecieveBaudrate|bcnt[0]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uUartSink|uRxD|uRecieveBaudrate|bcnt[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieveBaudrate|bcnt[0]~feeder .lut_mask = 16'hF0F0;
defparam \uUartSink|uRxD|uRecieveBaudrate|bcnt[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N0
fiftyfivenm_lcell_comb \uUartSink|uRxD|uRecieveBaudrate|bcnt~19 (
// Equation(s):
// \uUartSink|uRxD|uRecieveBaudrate|bcnt~19_combout  = (\uUartSink|uRxD|uRecieveState|nstate~0_combout  & ((\uUartSink|uRxD|uRecieveBaudrate|Equal1~1_combout ))) # (!\uUartSink|uRxD|uRecieveState|nstate~0_combout  & (\rx~input_o ))

	.dataa(gnd),
	.datab(\rx~input_o ),
	.datac(\uUartSink|uRxD|uRecieveBaudrate|Equal1~1_combout ),
	.datad(\uUartSink|uRxD|uRecieveState|nstate~0_combout ),
	.cin(gnd),
	.combout(\uUartSink|uRxD|uRecieveBaudrate|bcnt~19_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieveBaudrate|bcnt~19 .lut_mask = 16'hF0CC;
defparam \uUartSink|uRxD|uRecieveBaudrate|bcnt~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N9
dffeas \uUartSink|uRxD|uRecieveBaudrate|bcnt[0] (
	.clk(\clock~input_o ),
	.d(\uUartSink|uRxD|uRecieveBaudrate|bcnt[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\uUartSink|uRxD|uRecieveBaudrate|bcnt~19_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|uRxD|uRecieveBaudrate|bcnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieveBaudrate|bcnt[0] .is_wysiwyg = "true";
defparam \uUartSink|uRxD|uRecieveBaudrate|bcnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N16
fiftyfivenm_lcell_comb \uUartSink|uRxD|uRecieveBaudrate|bcnt[1]~11 (
// Equation(s):
// \uUartSink|uRxD|uRecieveBaudrate|bcnt[1]~11_combout  = (\uUartSink|uRxD|uRecieveBaudrate|bcnt [1] & (!\uUartSink|uRxD|uRecieveBaudrate|bcnt[0]~10 )) # (!\uUartSink|uRxD|uRecieveBaudrate|bcnt [1] & ((\uUartSink|uRxD|uRecieveBaudrate|bcnt[0]~10 ) # (GND)))
// \uUartSink|uRxD|uRecieveBaudrate|bcnt[1]~12  = CARRY((!\uUartSink|uRxD|uRecieveBaudrate|bcnt[0]~10 ) # (!\uUartSink|uRxD|uRecieveBaudrate|bcnt [1]))

	.dataa(gnd),
	.datab(\uUartSink|uRxD|uRecieveBaudrate|bcnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSink|uRxD|uRecieveBaudrate|bcnt[0]~10 ),
	.combout(\uUartSink|uRxD|uRecieveBaudrate|bcnt[1]~11_combout ),
	.cout(\uUartSink|uRxD|uRecieveBaudrate|bcnt[1]~12 ));
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieveBaudrate|bcnt[1]~11 .lut_mask = 16'h3C3F;
defparam \uUartSink|uRxD|uRecieveBaudrate|bcnt[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y9_N17
dffeas \uUartSink|uRxD|uRecieveBaudrate|bcnt[1] (
	.clk(\clock~input_o ),
	.d(\uUartSink|uRxD|uRecieveBaudrate|bcnt[1]~11_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\uUartSink|uRxD|uRecieveBaudrate|bcnt~19_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|uRxD|uRecieveBaudrate|bcnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieveBaudrate|bcnt[1] .is_wysiwyg = "true";
defparam \uUartSink|uRxD|uRecieveBaudrate|bcnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N18
fiftyfivenm_lcell_comb \uUartSink|uRxD|uRecieveBaudrate|bcnt[2]~13 (
// Equation(s):
// \uUartSink|uRxD|uRecieveBaudrate|bcnt[2]~13_combout  = (\uUartSink|uRxD|uRecieveBaudrate|bcnt [2] & (\uUartSink|uRxD|uRecieveBaudrate|bcnt[1]~12  $ (GND))) # (!\uUartSink|uRxD|uRecieveBaudrate|bcnt [2] & (!\uUartSink|uRxD|uRecieveBaudrate|bcnt[1]~12  & 
// VCC))
// \uUartSink|uRxD|uRecieveBaudrate|bcnt[2]~14  = CARRY((\uUartSink|uRxD|uRecieveBaudrate|bcnt [2] & !\uUartSink|uRxD|uRecieveBaudrate|bcnt[1]~12 ))

	.dataa(gnd),
	.datab(\uUartSink|uRxD|uRecieveBaudrate|bcnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSink|uRxD|uRecieveBaudrate|bcnt[1]~12 ),
	.combout(\uUartSink|uRxD|uRecieveBaudrate|bcnt[2]~13_combout ),
	.cout(\uUartSink|uRxD|uRecieveBaudrate|bcnt[2]~14 ));
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieveBaudrate|bcnt[2]~13 .lut_mask = 16'hC30C;
defparam \uUartSink|uRxD|uRecieveBaudrate|bcnt[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y9_N19
dffeas \uUartSink|uRxD|uRecieveBaudrate|bcnt[2] (
	.clk(\clock~input_o ),
	.d(\uUartSink|uRxD|uRecieveBaudrate|bcnt[2]~13_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\uUartSink|uRxD|uRecieveBaudrate|bcnt~19_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|uRxD|uRecieveBaudrate|bcnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieveBaudrate|bcnt[2] .is_wysiwyg = "true";
defparam \uUartSink|uRxD|uRecieveBaudrate|bcnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N20
fiftyfivenm_lcell_comb \uUartSink|uRxD|uRecieveBaudrate|bcnt[3]~15 (
// Equation(s):
// \uUartSink|uRxD|uRecieveBaudrate|bcnt[3]~15_combout  = (\uUartSink|uRxD|uRecieveBaudrate|bcnt [3] & (!\uUartSink|uRxD|uRecieveBaudrate|bcnt[2]~14 )) # (!\uUartSink|uRxD|uRecieveBaudrate|bcnt [3] & ((\uUartSink|uRxD|uRecieveBaudrate|bcnt[2]~14 ) # (GND)))
// \uUartSink|uRxD|uRecieveBaudrate|bcnt[3]~16  = CARRY((!\uUartSink|uRxD|uRecieveBaudrate|bcnt[2]~14 ) # (!\uUartSink|uRxD|uRecieveBaudrate|bcnt [3]))

	.dataa(gnd),
	.datab(\uUartSink|uRxD|uRecieveBaudrate|bcnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSink|uRxD|uRecieveBaudrate|bcnt[2]~14 ),
	.combout(\uUartSink|uRxD|uRecieveBaudrate|bcnt[3]~15_combout ),
	.cout(\uUartSink|uRxD|uRecieveBaudrate|bcnt[3]~16 ));
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieveBaudrate|bcnt[3]~15 .lut_mask = 16'h3C3F;
defparam \uUartSink|uRxD|uRecieveBaudrate|bcnt[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y9_N21
dffeas \uUartSink|uRxD|uRecieveBaudrate|bcnt[3] (
	.clk(\clock~input_o ),
	.d(\uUartSink|uRxD|uRecieveBaudrate|bcnt[3]~15_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\uUartSink|uRxD|uRecieveBaudrate|bcnt~19_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|uRxD|uRecieveBaudrate|bcnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieveBaudrate|bcnt[3] .is_wysiwyg = "true";
defparam \uUartSink|uRxD|uRecieveBaudrate|bcnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N12
fiftyfivenm_lcell_comb \uUartSink|uRxD|uRecieveBaudrate|Equal0~0 (
// Equation(s):
// \uUartSink|uRxD|uRecieveBaudrate|Equal0~0_combout  = (\uUartSink|uRxD|uRecieveBaudrate|bcnt [1] & (\uUartSink|uRxD|uRecieveBaudrate|bcnt [2] & (\uUartSink|uRxD|uRecieveBaudrate|bcnt [0] & \uUartSink|uRxD|uRecieveBaudrate|bcnt [3])))

	.dataa(\uUartSink|uRxD|uRecieveBaudrate|bcnt [1]),
	.datab(\uUartSink|uRxD|uRecieveBaudrate|bcnt [2]),
	.datac(\uUartSink|uRxD|uRecieveBaudrate|bcnt [0]),
	.datad(\uUartSink|uRxD|uRecieveBaudrate|bcnt [3]),
	.cin(gnd),
	.combout(\uUartSink|uRxD|uRecieveBaudrate|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieveBaudrate|Equal0~0 .lut_mask = 16'h8000;
defparam \uUartSink|uRxD|uRecieveBaudrate|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N22
fiftyfivenm_lcell_comb \uUartSink|uRxD|uRecieveBaudrate|bcnt[4]~17 (
// Equation(s):
// \uUartSink|uRxD|uRecieveBaudrate|bcnt[4]~17_combout  = (\uUartSink|uRxD|uRecieveBaudrate|bcnt [4] & (\uUartSink|uRxD|uRecieveBaudrate|bcnt[3]~16  $ (GND))) # (!\uUartSink|uRxD|uRecieveBaudrate|bcnt [4] & (!\uUartSink|uRxD|uRecieveBaudrate|bcnt[3]~16  & 
// VCC))
// \uUartSink|uRxD|uRecieveBaudrate|bcnt[4]~18  = CARRY((\uUartSink|uRxD|uRecieveBaudrate|bcnt [4] & !\uUartSink|uRxD|uRecieveBaudrate|bcnt[3]~16 ))

	.dataa(\uUartSink|uRxD|uRecieveBaudrate|bcnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSink|uRxD|uRecieveBaudrate|bcnt[3]~16 ),
	.combout(\uUartSink|uRxD|uRecieveBaudrate|bcnt[4]~17_combout ),
	.cout(\uUartSink|uRxD|uRecieveBaudrate|bcnt[4]~18 ));
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieveBaudrate|bcnt[4]~17 .lut_mask = 16'hA50A;
defparam \uUartSink|uRxD|uRecieveBaudrate|bcnt[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y9_N23
dffeas \uUartSink|uRxD|uRecieveBaudrate|bcnt[4] (
	.clk(\clock~input_o ),
	.d(\uUartSink|uRxD|uRecieveBaudrate|bcnt[4]~17_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\uUartSink|uRxD|uRecieveBaudrate|bcnt~19_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|uRxD|uRecieveBaudrate|bcnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieveBaudrate|bcnt[4] .is_wysiwyg = "true";
defparam \uUartSink|uRxD|uRecieveBaudrate|bcnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N24
fiftyfivenm_lcell_comb \uUartSink|uRxD|uRecieveBaudrate|bcnt[5]~20 (
// Equation(s):
// \uUartSink|uRxD|uRecieveBaudrate|bcnt[5]~20_combout  = (\uUartSink|uRxD|uRecieveBaudrate|bcnt [5] & (!\uUartSink|uRxD|uRecieveBaudrate|bcnt[4]~18 )) # (!\uUartSink|uRxD|uRecieveBaudrate|bcnt [5] & ((\uUartSink|uRxD|uRecieveBaudrate|bcnt[4]~18 ) # (GND)))
// \uUartSink|uRxD|uRecieveBaudrate|bcnt[5]~21  = CARRY((!\uUartSink|uRxD|uRecieveBaudrate|bcnt[4]~18 ) # (!\uUartSink|uRxD|uRecieveBaudrate|bcnt [5]))

	.dataa(gnd),
	.datab(\uUartSink|uRxD|uRecieveBaudrate|bcnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSink|uRxD|uRecieveBaudrate|bcnt[4]~18 ),
	.combout(\uUartSink|uRxD|uRecieveBaudrate|bcnt[5]~20_combout ),
	.cout(\uUartSink|uRxD|uRecieveBaudrate|bcnt[5]~21 ));
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieveBaudrate|bcnt[5]~20 .lut_mask = 16'h3C3F;
defparam \uUartSink|uRxD|uRecieveBaudrate|bcnt[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y9_N25
dffeas \uUartSink|uRxD|uRecieveBaudrate|bcnt[5] (
	.clk(\clock~input_o ),
	.d(\uUartSink|uRxD|uRecieveBaudrate|bcnt[5]~20_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\uUartSink|uRxD|uRecieveBaudrate|bcnt~19_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|uRxD|uRecieveBaudrate|bcnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieveBaudrate|bcnt[5] .is_wysiwyg = "true";
defparam \uUartSink|uRxD|uRecieveBaudrate|bcnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N26
fiftyfivenm_lcell_comb \uUartSink|uRxD|uRecieveBaudrate|bcnt[6]~22 (
// Equation(s):
// \uUartSink|uRxD|uRecieveBaudrate|bcnt[6]~22_combout  = (\uUartSink|uRxD|uRecieveBaudrate|bcnt [6] & (\uUartSink|uRxD|uRecieveBaudrate|bcnt[5]~21  $ (GND))) # (!\uUartSink|uRxD|uRecieveBaudrate|bcnt [6] & (!\uUartSink|uRxD|uRecieveBaudrate|bcnt[5]~21  & 
// VCC))
// \uUartSink|uRxD|uRecieveBaudrate|bcnt[6]~23  = CARRY((\uUartSink|uRxD|uRecieveBaudrate|bcnt [6] & !\uUartSink|uRxD|uRecieveBaudrate|bcnt[5]~21 ))

	.dataa(\uUartSink|uRxD|uRecieveBaudrate|bcnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSink|uRxD|uRecieveBaudrate|bcnt[5]~21 ),
	.combout(\uUartSink|uRxD|uRecieveBaudrate|bcnt[6]~22_combout ),
	.cout(\uUartSink|uRxD|uRecieveBaudrate|bcnt[6]~23 ));
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieveBaudrate|bcnt[6]~22 .lut_mask = 16'hA50A;
defparam \uUartSink|uRxD|uRecieveBaudrate|bcnt[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y9_N27
dffeas \uUartSink|uRxD|uRecieveBaudrate|bcnt[6] (
	.clk(\clock~input_o ),
	.d(\uUartSink|uRxD|uRecieveBaudrate|bcnt[6]~22_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\uUartSink|uRxD|uRecieveBaudrate|bcnt~19_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|uRxD|uRecieveBaudrate|bcnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieveBaudrate|bcnt[6] .is_wysiwyg = "true";
defparam \uUartSink|uRxD|uRecieveBaudrate|bcnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N28
fiftyfivenm_lcell_comb \uUartSink|uRxD|uRecieveBaudrate|bcnt[7]~24 (
// Equation(s):
// \uUartSink|uRxD|uRecieveBaudrate|bcnt[7]~24_combout  = (\uUartSink|uRxD|uRecieveBaudrate|bcnt [7] & (!\uUartSink|uRxD|uRecieveBaudrate|bcnt[6]~23 )) # (!\uUartSink|uRxD|uRecieveBaudrate|bcnt [7] & ((\uUartSink|uRxD|uRecieveBaudrate|bcnt[6]~23 ) # (GND)))
// \uUartSink|uRxD|uRecieveBaudrate|bcnt[7]~25  = CARRY((!\uUartSink|uRxD|uRecieveBaudrate|bcnt[6]~23 ) # (!\uUartSink|uRxD|uRecieveBaudrate|bcnt [7]))

	.dataa(gnd),
	.datab(\uUartSink|uRxD|uRecieveBaudrate|bcnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSink|uRxD|uRecieveBaudrate|bcnt[6]~23 ),
	.combout(\uUartSink|uRxD|uRecieveBaudrate|bcnt[7]~24_combout ),
	.cout(\uUartSink|uRxD|uRecieveBaudrate|bcnt[7]~25 ));
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieveBaudrate|bcnt[7]~24 .lut_mask = 16'h3C3F;
defparam \uUartSink|uRxD|uRecieveBaudrate|bcnt[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y9_N29
dffeas \uUartSink|uRxD|uRecieveBaudrate|bcnt[7] (
	.clk(\clock~input_o ),
	.d(\uUartSink|uRxD|uRecieveBaudrate|bcnt[7]~24_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\uUartSink|uRxD|uRecieveBaudrate|bcnt~19_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|uRxD|uRecieveBaudrate|bcnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieveBaudrate|bcnt[7] .is_wysiwyg = "true";
defparam \uUartSink|uRxD|uRecieveBaudrate|bcnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N30
fiftyfivenm_lcell_comb \uUartSink|uRxD|uRecieveBaudrate|bcnt[8]~26 (
// Equation(s):
// \uUartSink|uRxD|uRecieveBaudrate|bcnt[8]~26_combout  = \uUartSink|uRxD|uRecieveBaudrate|bcnt [8] $ (!\uUartSink|uRxD|uRecieveBaudrate|bcnt[7]~25 )

	.dataa(\uUartSink|uRxD|uRecieveBaudrate|bcnt [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\uUartSink|uRxD|uRecieveBaudrate|bcnt[7]~25 ),
	.combout(\uUartSink|uRxD|uRecieveBaudrate|bcnt[8]~26_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieveBaudrate|bcnt[8]~26 .lut_mask = 16'hA5A5;
defparam \uUartSink|uRxD|uRecieveBaudrate|bcnt[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y9_N31
dffeas \uUartSink|uRxD|uRecieveBaudrate|bcnt[8] (
	.clk(\clock~input_o ),
	.d(\uUartSink|uRxD|uRecieveBaudrate|bcnt[8]~26_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\uUartSink|uRxD|uRecieveBaudrate|bcnt~19_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|uRxD|uRecieveBaudrate|bcnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieveBaudrate|bcnt[8] .is_wysiwyg = "true";
defparam \uUartSink|uRxD|uRecieveBaudrate|bcnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N4
fiftyfivenm_lcell_comb \uUartSink|uRxD|uRecieveBaudrate|Equal1~0 (
// Equation(s):
// \uUartSink|uRxD|uRecieveBaudrate|Equal1~0_combout  = (\uUartSink|uRxD|uRecieveBaudrate|bcnt [8] & (!\uUartSink|uRxD|uRecieveBaudrate|bcnt [6] & \uUartSink|uRxD|uRecieveBaudrate|bcnt [7]))

	.dataa(\uUartSink|uRxD|uRecieveBaudrate|bcnt [8]),
	.datab(gnd),
	.datac(\uUartSink|uRxD|uRecieveBaudrate|bcnt [6]),
	.datad(\uUartSink|uRxD|uRecieveBaudrate|bcnt [7]),
	.cin(gnd),
	.combout(\uUartSink|uRxD|uRecieveBaudrate|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieveBaudrate|Equal1~0 .lut_mask = 16'h0A00;
defparam \uUartSink|uRxD|uRecieveBaudrate|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N2
fiftyfivenm_lcell_comb \uUartSink|uRxD|uRecieveBaudrate|Equal1~1 (
// Equation(s):
// \uUartSink|uRxD|uRecieveBaudrate|Equal1~1_combout  = (\uUartSink|uRxD|uRecieveBaudrate|Equal0~0_combout  & (\uUartSink|uRxD|uRecieveBaudrate|bcnt [4] & (\uUartSink|uRxD|uRecieveBaudrate|Equal1~0_combout  & !\uUartSink|uRxD|uRecieveBaudrate|bcnt [5])))

	.dataa(\uUartSink|uRxD|uRecieveBaudrate|Equal0~0_combout ),
	.datab(\uUartSink|uRxD|uRecieveBaudrate|bcnt [4]),
	.datac(\uUartSink|uRxD|uRecieveBaudrate|Equal1~0_combout ),
	.datad(\uUartSink|uRxD|uRecieveBaudrate|bcnt [5]),
	.cin(gnd),
	.combout(\uUartSink|uRxD|uRecieveBaudrate|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieveBaudrate|Equal1~1 .lut_mask = 16'h0080;
defparam \uUartSink|uRxD|uRecieveBaudrate|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N16
fiftyfivenm_lcell_comb \uUartSink|uRxD|uRecieveBaudrate|numcnt~2 (
// Equation(s):
// \uUartSink|uRxD|uRecieveBaudrate|numcnt~2_combout  = (!\uUartSink|uRxD|uRecieveBaudrate|numcnt [0] & !\uUartSink|uRxD|uRecieveBaudrate|BREAK~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\uUartSink|uRxD|uRecieveBaudrate|numcnt [0]),
	.datad(\uUartSink|uRxD|uRecieveBaudrate|BREAK~combout ),
	.cin(gnd),
	.combout(\uUartSink|uRxD|uRecieveBaudrate|numcnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieveBaudrate|numcnt~2 .lut_mask = 16'h000F;
defparam \uUartSink|uRxD|uRecieveBaudrate|numcnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N22
fiftyfivenm_lcell_comb \uUartSink|uRxD|uRecieveBaudrate|numcnt[1]~1 (
// Equation(s):
// \uUartSink|uRxD|uRecieveBaudrate|numcnt[1]~1_combout  = (\uUartSink|uRxD|uRecieveBaudrate|Equal1~1_combout ) # (\uUartSink|uRxD|uRecieveBaudrate|BREAK~combout )

	.dataa(\uUartSink|uRxD|uRecieveBaudrate|Equal1~1_combout ),
	.datab(\uUartSink|uRxD|uRecieveBaudrate|BREAK~combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\uUartSink|uRxD|uRecieveBaudrate|numcnt[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieveBaudrate|numcnt[1]~1 .lut_mask = 16'hEEEE;
defparam \uUartSink|uRxD|uRecieveBaudrate|numcnt[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N17
dffeas \uUartSink|uRxD|uRecieveBaudrate|numcnt[0] (
	.clk(\clock~input_o ),
	.d(\uUartSink|uRxD|uRecieveBaudrate|numcnt~2_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartSink|uRxD|uRecieveBaudrate|numcnt[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|uRxD|uRecieveBaudrate|numcnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieveBaudrate|numcnt[0] .is_wysiwyg = "true";
defparam \uUartSink|uRxD|uRecieveBaudrate|numcnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N12
fiftyfivenm_lcell_comb \uUartSink|uRxD|uRecieveBaudrate|numcnt~4 (
// Equation(s):
// \uUartSink|uRxD|uRecieveBaudrate|numcnt~4_combout  = (!\uUartSink|uRxD|uRecieveBaudrate|BREAK~combout  & (\uUartSink|uRxD|uRecieveBaudrate|numcnt [1] $ (\uUartSink|uRxD|uRecieveBaudrate|numcnt [0])))

	.dataa(gnd),
	.datab(\uUartSink|uRxD|uRecieveBaudrate|BREAK~combout ),
	.datac(\uUartSink|uRxD|uRecieveBaudrate|numcnt [1]),
	.datad(\uUartSink|uRxD|uRecieveBaudrate|numcnt [0]),
	.cin(gnd),
	.combout(\uUartSink|uRxD|uRecieveBaudrate|numcnt~4_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieveBaudrate|numcnt~4 .lut_mask = 16'h0330;
defparam \uUartSink|uRxD|uRecieveBaudrate|numcnt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N13
dffeas \uUartSink|uRxD|uRecieveBaudrate|numcnt[1] (
	.clk(\clock~input_o ),
	.d(\uUartSink|uRxD|uRecieveBaudrate|numcnt~4_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartSink|uRxD|uRecieveBaudrate|numcnt[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|uRxD|uRecieveBaudrate|numcnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieveBaudrate|numcnt[1] .is_wysiwyg = "true";
defparam \uUartSink|uRxD|uRecieveBaudrate|numcnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N4
fiftyfivenm_lcell_comb \uUartSink|uRxD|uRecieveBaudrate|numcnt~3 (
// Equation(s):
// \uUartSink|uRxD|uRecieveBaudrate|numcnt~3_combout  = (!\uUartSink|uRxD|uRecieveBaudrate|BREAK~combout  & (\uUartSink|uRxD|uRecieveBaudrate|numcnt [2] $ (((\uUartSink|uRxD|uRecieveBaudrate|numcnt [1] & \uUartSink|uRxD|uRecieveBaudrate|numcnt [0])))))

	.dataa(\uUartSink|uRxD|uRecieveBaudrate|numcnt [1]),
	.datab(\uUartSink|uRxD|uRecieveBaudrate|BREAK~combout ),
	.datac(\uUartSink|uRxD|uRecieveBaudrate|numcnt [2]),
	.datad(\uUartSink|uRxD|uRecieveBaudrate|numcnt [0]),
	.cin(gnd),
	.combout(\uUartSink|uRxD|uRecieveBaudrate|numcnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieveBaudrate|numcnt~3 .lut_mask = 16'h1230;
defparam \uUartSink|uRxD|uRecieveBaudrate|numcnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N5
dffeas \uUartSink|uRxD|uRecieveBaudrate|numcnt[2] (
	.clk(\clock~input_o ),
	.d(\uUartSink|uRxD|uRecieveBaudrate|numcnt~3_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartSink|uRxD|uRecieveBaudrate|numcnt[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|uRxD|uRecieveBaudrate|numcnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieveBaudrate|numcnt[2] .is_wysiwyg = "true";
defparam \uUartSink|uRxD|uRecieveBaudrate|numcnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N18
fiftyfivenm_lcell_comb \uUartSink|uRxD|uRecieveBaudrate|Add0~0 (
// Equation(s):
// \uUartSink|uRxD|uRecieveBaudrate|Add0~0_combout  = \uUartSink|uRxD|uRecieveBaudrate|numcnt [3] $ (((\uUartSink|uRxD|uRecieveBaudrate|numcnt [1] & (\uUartSink|uRxD|uRecieveBaudrate|numcnt [2] & \uUartSink|uRxD|uRecieveBaudrate|numcnt [0]))))

	.dataa(\uUartSink|uRxD|uRecieveBaudrate|numcnt [1]),
	.datab(\uUartSink|uRxD|uRecieveBaudrate|numcnt [2]),
	.datac(\uUartSink|uRxD|uRecieveBaudrate|numcnt [3]),
	.datad(\uUartSink|uRxD|uRecieveBaudrate|numcnt [0]),
	.cin(gnd),
	.combout(\uUartSink|uRxD|uRecieveBaudrate|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieveBaudrate|Add0~0 .lut_mask = 16'h78F0;
defparam \uUartSink|uRxD|uRecieveBaudrate|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N6
fiftyfivenm_lcell_comb \uUartSink|uRxD|uRecieveBaudrate|numcnt~0 (
// Equation(s):
// \uUartSink|uRxD|uRecieveBaudrate|numcnt~0_combout  = (!\uUartSink|uRxD|uRecieveBaudrate|BREAK~combout  & \uUartSink|uRxD|uRecieveBaudrate|Add0~0_combout )

	.dataa(gnd),
	.datab(\uUartSink|uRxD|uRecieveBaudrate|BREAK~combout ),
	.datac(gnd),
	.datad(\uUartSink|uRxD|uRecieveBaudrate|Add0~0_combout ),
	.cin(gnd),
	.combout(\uUartSink|uRxD|uRecieveBaudrate|numcnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieveBaudrate|numcnt~0 .lut_mask = 16'h3300;
defparam \uUartSink|uRxD|uRecieveBaudrate|numcnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N7
dffeas \uUartSink|uRxD|uRecieveBaudrate|numcnt[3] (
	.clk(\clock~input_o ),
	.d(\uUartSink|uRxD|uRecieveBaudrate|numcnt~0_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartSink|uRxD|uRecieveBaudrate|numcnt[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|uRxD|uRecieveBaudrate|numcnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieveBaudrate|numcnt[3] .is_wysiwyg = "true";
defparam \uUartSink|uRxD|uRecieveBaudrate|numcnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N10
fiftyfivenm_lcell_comb \uUartSink|uRxD|uRecieveBaudrate|BREAK~0 (
// Equation(s):
// \uUartSink|uRxD|uRecieveBaudrate|BREAK~0_combout  = (!\uUartSink|uRxD|uRecieveBaudrate|numcnt [1] & (\uUartSink|uRxD|uRecieveBaudrate|numcnt [3] & (!\uUartSink|uRxD|uRecieveBaudrate|numcnt [2] & \uUartSink|uRxD|uRecieveBaudrate|numcnt [0])))

	.dataa(\uUartSink|uRxD|uRecieveBaudrate|numcnt [1]),
	.datab(\uUartSink|uRxD|uRecieveBaudrate|numcnt [3]),
	.datac(\uUartSink|uRxD|uRecieveBaudrate|numcnt [2]),
	.datad(\uUartSink|uRxD|uRecieveBaudrate|numcnt [0]),
	.cin(gnd),
	.combout(\uUartSink|uRxD|uRecieveBaudrate|BREAK~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieveBaudrate|BREAK~0 .lut_mask = 16'h0400;
defparam \uUartSink|uRxD|uRecieveBaudrate|BREAK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N28
fiftyfivenm_lcell_comb \uUartSink|uRxD|uRecieveBaudrate|BREAK (
// Equation(s):
// \uUartSink|uRxD|uRecieveBaudrate|BREAK~combout  = LCELL((\uUartSink|uRxD|uRecieveBaudrate|Equal1~1_combout  & \uUartSink|uRxD|uRecieveBaudrate|BREAK~0_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\uUartSink|uRxD|uRecieveBaudrate|Equal1~1_combout ),
	.datad(\uUartSink|uRxD|uRecieveBaudrate|BREAK~0_combout ),
	.cin(gnd),
	.combout(\uUartSink|uRxD|uRecieveBaudrate|BREAK~combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieveBaudrate|BREAK .lut_mask = 16'hF000;
defparam \uUartSink|uRxD|uRecieveBaudrate|BREAK .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N10
fiftyfivenm_lcell_comb \uUartSink|uRxD|uRecieveState|nstate~0 (
// Equation(s):
// \uUartSink|uRxD|uRecieveState|nstate~0_combout  = (\reset~input_o  & ((\uUartSink|uRxD|uRecieveState|nstate~0_combout  & ((!\uUartSink|uRxD|uRecieveBaudrate|BREAK~combout ))) # (!\uUartSink|uRxD|uRecieveState|nstate~0_combout  & (!\rx~input_o ))))

	.dataa(\rx~input_o ),
	.datab(\reset~input_o ),
	.datac(\uUartSink|uRxD|uRecieveState|nstate~0_combout ),
	.datad(\uUartSink|uRxD|uRecieveBaudrate|BREAK~combout ),
	.cin(gnd),
	.combout(\uUartSink|uRxD|uRecieveState|nstate~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieveState|nstate~0 .lut_mask = 16'h04C4;
defparam \uUartSink|uRxD|uRecieveState|nstate~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N8
fiftyfivenm_lcell_comb \uUartSink|uRxD|uRecieve|RXDONE (
// Equation(s):
// \uUartSink|uRxD|uRecieve|RXDONE~combout  = LCELL((\reset~input_o  & (\uUartSink|uRxD|uRecieveState|nstate~0_combout  & \uUartSink|uRxD|uRecieveBaudrate|BREAK~combout )))

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(\uUartSink|uRxD|uRecieveState|nstate~0_combout ),
	.datad(\uUartSink|uRxD|uRecieveBaudrate|BREAK~combout ),
	.cin(gnd),
	.combout(\uUartSink|uRxD|uRecieve|RXDONE~combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieve|RXDONE .lut_mask = 16'hA000;
defparam \uUartSink|uRxD|uRecieve|RXDONE .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N8
fiftyfivenm_lcell_comb \uUartSink|cnt~126 (
// Equation(s):
// \uUartSink|cnt~126_combout  = !\uUartSink|cnt~30_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\uUartSink|cnt~30_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uUartSink|cnt~126_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|cnt~126 .lut_mask = 16'h0F0F;
defparam \uUartSink|cnt~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N16
fiftyfivenm_lcell_comb \uUartSink|cnt~69 (
// Equation(s):
// \uUartSink|cnt~69_combout  = (\rtl~0_combout ) # (!\reset~input_o )

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\rtl~0_combout ),
	.cin(gnd),
	.combout(\uUartSink|cnt~69_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|cnt~69 .lut_mask = 16'hFF55;
defparam \uUartSink|cnt~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G5
fiftyfivenm_clkctrl \uUartSink|cnt~69clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\uUartSink|cnt~69_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\uUartSink|cnt~69clkctrl_outclk ));
// synopsys translate_off
defparam \uUartSink|cnt~69clkctrl .clock_type = "global clock";
defparam \uUartSink|cnt~69clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X23_Y8_N9
dffeas \uUartSink|cnt~30 (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~combout ),
	.d(\uUartSink|cnt~126_combout ),
	.asdata(vcc),
	.clrn(!\uUartSink|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|cnt~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|cnt~30 .is_wysiwyg = "true";
defparam \uUartSink|cnt~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N2
fiftyfivenm_lcell_comb \uUartSink|cnt~63 (
// Equation(s):
// \uUartSink|cnt~63_combout  = (\uUartSink|cnt~29_q  & (\uUartSink|cnt~30_q  $ (VCC))) # (!\uUartSink|cnt~29_q  & (\uUartSink|cnt~30_q  & VCC))
// \uUartSink|cnt~64  = CARRY((\uUartSink|cnt~29_q  & \uUartSink|cnt~30_q ))

	.dataa(\uUartSink|cnt~29_q ),
	.datab(\uUartSink|cnt~30_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uUartSink|cnt~63_combout ),
	.cout(\uUartSink|cnt~64 ));
// synopsys translate_off
defparam \uUartSink|cnt~63 .lut_mask = 16'h6688;
defparam \uUartSink|cnt~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N3
dffeas \uUartSink|cnt~29 (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~combout ),
	.d(\uUartSink|cnt~63_combout ),
	.asdata(vcc),
	.clrn(!\uUartSink|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|cnt~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|cnt~29 .is_wysiwyg = "true";
defparam \uUartSink|cnt~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N4
fiftyfivenm_lcell_comb \uUartSink|cnt~65 (
// Equation(s):
// \uUartSink|cnt~65_combout  = (\uUartSink|cnt~28_q  & (!\uUartSink|cnt~64 )) # (!\uUartSink|cnt~28_q  & ((\uUartSink|cnt~64 ) # (GND)))
// \uUartSink|cnt~66  = CARRY((!\uUartSink|cnt~64 ) # (!\uUartSink|cnt~28_q ))

	.dataa(gnd),
	.datab(\uUartSink|cnt~28_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSink|cnt~64 ),
	.combout(\uUartSink|cnt~65_combout ),
	.cout(\uUartSink|cnt~66 ));
// synopsys translate_off
defparam \uUartSink|cnt~65 .lut_mask = 16'h3C3F;
defparam \uUartSink|cnt~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y9_N5
dffeas \uUartSink|cnt~28 (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~combout ),
	.d(\uUartSink|cnt~65_combout ),
	.asdata(vcc),
	.clrn(!\uUartSink|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|cnt~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|cnt~28 .is_wysiwyg = "true";
defparam \uUartSink|cnt~28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N6
fiftyfivenm_lcell_comb \uUartSink|cnt~67 (
// Equation(s):
// \uUartSink|cnt~67_combout  = (\uUartSink|cnt~27_q  & (\uUartSink|cnt~66  $ (GND))) # (!\uUartSink|cnt~27_q  & (!\uUartSink|cnt~66  & VCC))
// \uUartSink|cnt~68  = CARRY((\uUartSink|cnt~27_q  & !\uUartSink|cnt~66 ))

	.dataa(\uUartSink|cnt~27_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSink|cnt~66 ),
	.combout(\uUartSink|cnt~67_combout ),
	.cout(\uUartSink|cnt~68 ));
// synopsys translate_off
defparam \uUartSink|cnt~67 .lut_mask = 16'hA50A;
defparam \uUartSink|cnt~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y9_N7
dffeas \uUartSink|cnt~27 (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~combout ),
	.d(\uUartSink|cnt~67_combout ),
	.asdata(vcc),
	.clrn(!\uUartSink|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|cnt~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|cnt~27 .is_wysiwyg = "true";
defparam \uUartSink|cnt~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N8
fiftyfivenm_lcell_comb \uUartSink|cnt~70 (
// Equation(s):
// \uUartSink|cnt~70_combout  = (\uUartSink|cnt~26_q  & (!\uUartSink|cnt~68 )) # (!\uUartSink|cnt~26_q  & ((\uUartSink|cnt~68 ) # (GND)))
// \uUartSink|cnt~71  = CARRY((!\uUartSink|cnt~68 ) # (!\uUartSink|cnt~26_q ))

	.dataa(gnd),
	.datab(\uUartSink|cnt~26_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSink|cnt~68 ),
	.combout(\uUartSink|cnt~70_combout ),
	.cout(\uUartSink|cnt~71 ));
// synopsys translate_off
defparam \uUartSink|cnt~70 .lut_mask = 16'h3C3F;
defparam \uUartSink|cnt~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y9_N1
dffeas \uUartSink|cnt~26 (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~combout ),
	.d(gnd),
	.asdata(\uUartSink|cnt~70_combout ),
	.clrn(!\uUartSink|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|cnt~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|cnt~26 .is_wysiwyg = "true";
defparam \uUartSink|cnt~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N10
fiftyfivenm_lcell_comb \uUartSink|cnt~72 (
// Equation(s):
// \uUartSink|cnt~72_combout  = (\uUartSink|cnt~25_q  & (\uUartSink|cnt~71  $ (GND))) # (!\uUartSink|cnt~25_q  & (!\uUartSink|cnt~71  & VCC))
// \uUartSink|cnt~73  = CARRY((\uUartSink|cnt~25_q  & !\uUartSink|cnt~71 ))

	.dataa(\uUartSink|cnt~25_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSink|cnt~71 ),
	.combout(\uUartSink|cnt~72_combout ),
	.cout(\uUartSink|cnt~73 ));
// synopsys translate_off
defparam \uUartSink|cnt~72 .lut_mask = 16'hA50A;
defparam \uUartSink|cnt~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y9_N11
dffeas \uUartSink|cnt~25 (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~combout ),
	.d(\uUartSink|cnt~72_combout ),
	.asdata(vcc),
	.clrn(!\uUartSink|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|cnt~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|cnt~25 .is_wysiwyg = "true";
defparam \uUartSink|cnt~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N12
fiftyfivenm_lcell_comb \uUartSink|cnt~74 (
// Equation(s):
// \uUartSink|cnt~74_combout  = (\uUartSink|cnt~24_q  & (!\uUartSink|cnt~73 )) # (!\uUartSink|cnt~24_q  & ((\uUartSink|cnt~73 ) # (GND)))
// \uUartSink|cnt~75  = CARRY((!\uUartSink|cnt~73 ) # (!\uUartSink|cnt~24_q ))

	.dataa(\uUartSink|cnt~24_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSink|cnt~73 ),
	.combout(\uUartSink|cnt~74_combout ),
	.cout(\uUartSink|cnt~75 ));
// synopsys translate_off
defparam \uUartSink|cnt~74 .lut_mask = 16'h5A5F;
defparam \uUartSink|cnt~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y9_N13
dffeas \uUartSink|cnt~24 (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~combout ),
	.d(\uUartSink|cnt~74_combout ),
	.asdata(vcc),
	.clrn(!\uUartSink|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|cnt~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|cnt~24 .is_wysiwyg = "true";
defparam \uUartSink|cnt~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N14
fiftyfivenm_lcell_comb \uUartSink|cnt~76 (
// Equation(s):
// \uUartSink|cnt~76_combout  = (\uUartSink|cnt~23_q  & (\uUartSink|cnt~75  $ (GND))) # (!\uUartSink|cnt~23_q  & (!\uUartSink|cnt~75  & VCC))
// \uUartSink|cnt~77  = CARRY((\uUartSink|cnt~23_q  & !\uUartSink|cnt~75 ))

	.dataa(gnd),
	.datab(\uUartSink|cnt~23_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSink|cnt~75 ),
	.combout(\uUartSink|cnt~76_combout ),
	.cout(\uUartSink|cnt~77 ));
// synopsys translate_off
defparam \uUartSink|cnt~76 .lut_mask = 16'hC30C;
defparam \uUartSink|cnt~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y9_N15
dffeas \uUartSink|cnt~23 (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~combout ),
	.d(\uUartSink|cnt~76_combout ),
	.asdata(vcc),
	.clrn(!\uUartSink|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|cnt~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|cnt~23 .is_wysiwyg = "true";
defparam \uUartSink|cnt~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N0
fiftyfivenm_lcell_comb \uUartSink|Equal0~1 (
// Equation(s):
// \uUartSink|Equal0~1_combout  = (!\uUartSink|cnt~24_q  & (!\uUartSink|cnt~23_q  & (!\uUartSink|cnt~26_q  & !\uUartSink|cnt~25_q )))

	.dataa(\uUartSink|cnt~24_q ),
	.datab(\uUartSink|cnt~23_q ),
	.datac(\uUartSink|cnt~26_q ),
	.datad(\uUartSink|cnt~25_q ),
	.cin(gnd),
	.combout(\uUartSink|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|Equal0~1 .lut_mask = 16'h0001;
defparam \uUartSink|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N0
fiftyfivenm_lcell_comb \uUartSink|Equal0~0 (
// Equation(s):
// \uUartSink|Equal0~0_combout  = (\uUartSink|cnt~27_q  & (!\uUartSink|cnt~30_q  & (!\uUartSink|cnt~28_q  & !\uUartSink|cnt~29_q )))

	.dataa(\uUartSink|cnt~27_q ),
	.datab(\uUartSink|cnt~30_q ),
	.datac(\uUartSink|cnt~28_q ),
	.datad(\uUartSink|cnt~29_q ),
	.cin(gnd),
	.combout(\uUartSink|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|Equal0~0 .lut_mask = 16'h0002;
defparam \uUartSink|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N16
fiftyfivenm_lcell_comb \uUartSink|cnt~78 (
// Equation(s):
// \uUartSink|cnt~78_combout  = (\uUartSink|cnt~22_q  & (!\uUartSink|cnt~77 )) # (!\uUartSink|cnt~22_q  & ((\uUartSink|cnt~77 ) # (GND)))
// \uUartSink|cnt~79  = CARRY((!\uUartSink|cnt~77 ) # (!\uUartSink|cnt~22_q ))

	.dataa(gnd),
	.datab(\uUartSink|cnt~22_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSink|cnt~77 ),
	.combout(\uUartSink|cnt~78_combout ),
	.cout(\uUartSink|cnt~79 ));
// synopsys translate_off
defparam \uUartSink|cnt~78 .lut_mask = 16'h3C3F;
defparam \uUartSink|cnt~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y9_N23
dffeas \uUartSink|cnt~22 (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~combout ),
	.d(gnd),
	.asdata(\uUartSink|cnt~78_combout ),
	.clrn(!\uUartSink|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|cnt~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|cnt~22 .is_wysiwyg = "true";
defparam \uUartSink|cnt~22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N18
fiftyfivenm_lcell_comb \uUartSink|cnt~80 (
// Equation(s):
// \uUartSink|cnt~80_combout  = (\uUartSink|cnt~21_q  & (\uUartSink|cnt~79  $ (GND))) # (!\uUartSink|cnt~21_q  & (!\uUartSink|cnt~79  & VCC))
// \uUartSink|cnt~81  = CARRY((\uUartSink|cnt~21_q  & !\uUartSink|cnt~79 ))

	.dataa(\uUartSink|cnt~21_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSink|cnt~79 ),
	.combout(\uUartSink|cnt~80_combout ),
	.cout(\uUartSink|cnt~81 ));
// synopsys translate_off
defparam \uUartSink|cnt~80 .lut_mask = 16'hA50A;
defparam \uUartSink|cnt~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N20
fiftyfivenm_lcell_comb \uUartSink|cnt~21feeder (
// Equation(s):
// \uUartSink|cnt~21feeder_combout  = \uUartSink|cnt~80_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|cnt~80_combout ),
	.cin(gnd),
	.combout(\uUartSink|cnt~21feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|cnt~21feeder .lut_mask = 16'hFF00;
defparam \uUartSink|cnt~21feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N21
dffeas \uUartSink|cnt~21 (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~combout ),
	.d(\uUartSink|cnt~21feeder_combout ),
	.asdata(vcc),
	.clrn(!\uUartSink|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|cnt~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|cnt~21 .is_wysiwyg = "true";
defparam \uUartSink|cnt~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N20
fiftyfivenm_lcell_comb \uUartSink|cnt~82 (
// Equation(s):
// \uUartSink|cnt~82_combout  = (\uUartSink|cnt~20_q  & (!\uUartSink|cnt~81 )) # (!\uUartSink|cnt~20_q  & ((\uUartSink|cnt~81 ) # (GND)))
// \uUartSink|cnt~83  = CARRY((!\uUartSink|cnt~81 ) # (!\uUartSink|cnt~20_q ))

	.dataa(\uUartSink|cnt~20_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSink|cnt~81 ),
	.combout(\uUartSink|cnt~82_combout ),
	.cout(\uUartSink|cnt~83 ));
// synopsys translate_off
defparam \uUartSink|cnt~82 .lut_mask = 16'h5A5F;
defparam \uUartSink|cnt~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y9_N3
dffeas \uUartSink|cnt~20 (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~combout ),
	.d(gnd),
	.asdata(\uUartSink|cnt~82_combout ),
	.clrn(!\uUartSink|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|cnt~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|cnt~20 .is_wysiwyg = "true";
defparam \uUartSink|cnt~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N22
fiftyfivenm_lcell_comb \uUartSink|cnt~84 (
// Equation(s):
// \uUartSink|cnt~84_combout  = (\uUartSink|cnt~19_q  & (\uUartSink|cnt~83  $ (GND))) # (!\uUartSink|cnt~19_q  & (!\uUartSink|cnt~83  & VCC))
// \uUartSink|cnt~85  = CARRY((\uUartSink|cnt~19_q  & !\uUartSink|cnt~83 ))

	.dataa(gnd),
	.datab(\uUartSink|cnt~19_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSink|cnt~83 ),
	.combout(\uUartSink|cnt~84_combout ),
	.cout(\uUartSink|cnt~85 ));
// synopsys translate_off
defparam \uUartSink|cnt~84 .lut_mask = 16'hC30C;
defparam \uUartSink|cnt~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y9_N27
dffeas \uUartSink|cnt~19 (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~combout ),
	.d(gnd),
	.asdata(\uUartSink|cnt~84_combout ),
	.clrn(!\uUartSink|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|cnt~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|cnt~19 .is_wysiwyg = "true";
defparam \uUartSink|cnt~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N24
fiftyfivenm_lcell_comb \uUartSink|cnt~86 (
// Equation(s):
// \uUartSink|cnt~86_combout  = (\uUartSink|cnt~18_q  & (!\uUartSink|cnt~85 )) # (!\uUartSink|cnt~18_q  & ((\uUartSink|cnt~85 ) # (GND)))
// \uUartSink|cnt~87  = CARRY((!\uUartSink|cnt~85 ) # (!\uUartSink|cnt~18_q ))

	.dataa(gnd),
	.datab(\uUartSink|cnt~18_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSink|cnt~85 ),
	.combout(\uUartSink|cnt~86_combout ),
	.cout(\uUartSink|cnt~87 ));
// synopsys translate_off
defparam \uUartSink|cnt~86 .lut_mask = 16'h3C3F;
defparam \uUartSink|cnt~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y9_N25
dffeas \uUartSink|cnt~18 (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~combout ),
	.d(\uUartSink|cnt~86_combout ),
	.asdata(vcc),
	.clrn(!\uUartSink|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|cnt~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|cnt~18 .is_wysiwyg = "true";
defparam \uUartSink|cnt~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N26
fiftyfivenm_lcell_comb \uUartSink|cnt~88 (
// Equation(s):
// \uUartSink|cnt~88_combout  = (\uUartSink|cnt~17_q  & (\uUartSink|cnt~87  $ (GND))) # (!\uUartSink|cnt~17_q  & (!\uUartSink|cnt~87  & VCC))
// \uUartSink|cnt~89  = CARRY((\uUartSink|cnt~17_q  & !\uUartSink|cnt~87 ))

	.dataa(\uUartSink|cnt~17_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSink|cnt~87 ),
	.combout(\uUartSink|cnt~88_combout ),
	.cout(\uUartSink|cnt~89 ));
// synopsys translate_off
defparam \uUartSink|cnt~88 .lut_mask = 16'hA50A;
defparam \uUartSink|cnt~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y9_N27
dffeas \uUartSink|cnt~17 (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~combout ),
	.d(\uUartSink|cnt~88_combout ),
	.asdata(vcc),
	.clrn(!\uUartSink|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|cnt~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|cnt~17 .is_wysiwyg = "true";
defparam \uUartSink|cnt~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N28
fiftyfivenm_lcell_comb \uUartSink|cnt~90 (
// Equation(s):
// \uUartSink|cnt~90_combout  = (\uUartSink|cnt~16_q  & (!\uUartSink|cnt~89 )) # (!\uUartSink|cnt~16_q  & ((\uUartSink|cnt~89 ) # (GND)))
// \uUartSink|cnt~91  = CARRY((!\uUartSink|cnt~89 ) # (!\uUartSink|cnt~16_q ))

	.dataa(gnd),
	.datab(\uUartSink|cnt~16_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSink|cnt~89 ),
	.combout(\uUartSink|cnt~90_combout ),
	.cout(\uUartSink|cnt~91 ));
// synopsys translate_off
defparam \uUartSink|cnt~90 .lut_mask = 16'h3C3F;
defparam \uUartSink|cnt~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y9_N29
dffeas \uUartSink|cnt~16 (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~combout ),
	.d(\uUartSink|cnt~90_combout ),
	.asdata(vcc),
	.clrn(!\uUartSink|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|cnt~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|cnt~16 .is_wysiwyg = "true";
defparam \uUartSink|cnt~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N30
fiftyfivenm_lcell_comb \uUartSink|cnt~92 (
// Equation(s):
// \uUartSink|cnt~92_combout  = (\uUartSink|cnt~15_q  & (\uUartSink|cnt~91  $ (GND))) # (!\uUartSink|cnt~15_q  & (!\uUartSink|cnt~91  & VCC))
// \uUartSink|cnt~93  = CARRY((\uUartSink|cnt~15_q  & !\uUartSink|cnt~91 ))

	.dataa(gnd),
	.datab(\uUartSink|cnt~15_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSink|cnt~91 ),
	.combout(\uUartSink|cnt~92_combout ),
	.cout(\uUartSink|cnt~93 ));
// synopsys translate_off
defparam \uUartSink|cnt~92 .lut_mask = 16'hC30C;
defparam \uUartSink|cnt~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y9_N15
dffeas \uUartSink|cnt~15 (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~combout ),
	.d(gnd),
	.asdata(\uUartSink|cnt~92_combout ),
	.clrn(!\uUartSink|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|cnt~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|cnt~15 .is_wysiwyg = "true";
defparam \uUartSink|cnt~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N30
fiftyfivenm_lcell_comb \uUartSink|Equal0~3 (
// Equation(s):
// \uUartSink|Equal0~3_combout  = (!\uUartSink|cnt~17_q  & (!\uUartSink|cnt~18_q  & (!\uUartSink|cnt~15_q  & !\uUartSink|cnt~16_q )))

	.dataa(\uUartSink|cnt~17_q ),
	.datab(\uUartSink|cnt~18_q ),
	.datac(\uUartSink|cnt~15_q ),
	.datad(\uUartSink|cnt~16_q ),
	.cin(gnd),
	.combout(\uUartSink|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|Equal0~3 .lut_mask = 16'h0001;
defparam \uUartSink|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N24
fiftyfivenm_lcell_comb \uUartSink|Equal0~2 (
// Equation(s):
// \uUartSink|Equal0~2_combout  = (!\uUartSink|cnt~19_q  & (!\uUartSink|cnt~21_q  & (!\uUartSink|cnt~22_q  & !\uUartSink|cnt~20_q )))

	.dataa(\uUartSink|cnt~19_q ),
	.datab(\uUartSink|cnt~21_q ),
	.datac(\uUartSink|cnt~22_q ),
	.datad(\uUartSink|cnt~20_q ),
	.cin(gnd),
	.combout(\uUartSink|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|Equal0~2 .lut_mask = 16'h0001;
defparam \uUartSink|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N30
fiftyfivenm_lcell_comb \uUartSink|Equal0~4 (
// Equation(s):
// \uUartSink|Equal0~4_combout  = (\uUartSink|Equal0~1_combout  & (\uUartSink|Equal0~0_combout  & (\uUartSink|Equal0~3_combout  & \uUartSink|Equal0~2_combout )))

	.dataa(\uUartSink|Equal0~1_combout ),
	.datab(\uUartSink|Equal0~0_combout ),
	.datac(\uUartSink|Equal0~3_combout ),
	.datad(\uUartSink|Equal0~2_combout ),
	.cin(gnd),
	.combout(\uUartSink|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|Equal0~4 .lut_mask = 16'h8000;
defparam \uUartSink|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N0
fiftyfivenm_lcell_comb \uUartSink|cnt~94 (
// Equation(s):
// \uUartSink|cnt~94_combout  = (\uUartSink|cnt~14_q  & (!\uUartSink|cnt~93 )) # (!\uUartSink|cnt~14_q  & ((\uUartSink|cnt~93 ) # (GND)))
// \uUartSink|cnt~95  = CARRY((!\uUartSink|cnt~93 ) # (!\uUartSink|cnt~14_q ))

	.dataa(gnd),
	.datab(\uUartSink|cnt~14_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSink|cnt~93 ),
	.combout(\uUartSink|cnt~94_combout ),
	.cout(\uUartSink|cnt~95 ));
// synopsys translate_off
defparam \uUartSink|cnt~94 .lut_mask = 16'h3C3F;
defparam \uUartSink|cnt~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N1
dffeas \uUartSink|cnt~14 (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~combout ),
	.d(\uUartSink|cnt~94_combout ),
	.asdata(vcc),
	.clrn(!\uUartSink|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|cnt~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|cnt~14 .is_wysiwyg = "true";
defparam \uUartSink|cnt~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N2
fiftyfivenm_lcell_comb \uUartSink|cnt~96 (
// Equation(s):
// \uUartSink|cnt~96_combout  = (\uUartSink|cnt~13_q  & (\uUartSink|cnt~95  $ (GND))) # (!\uUartSink|cnt~13_q  & (!\uUartSink|cnt~95  & VCC))
// \uUartSink|cnt~97  = CARRY((\uUartSink|cnt~13_q  & !\uUartSink|cnt~95 ))

	.dataa(gnd),
	.datab(\uUartSink|cnt~13_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSink|cnt~95 ),
	.combout(\uUartSink|cnt~96_combout ),
	.cout(\uUartSink|cnt~97 ));
// synopsys translate_off
defparam \uUartSink|cnt~96 .lut_mask = 16'hC30C;
defparam \uUartSink|cnt~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N24
fiftyfivenm_lcell_comb \uUartSink|cnt~13feeder (
// Equation(s):
// \uUartSink|cnt~13feeder_combout  = \uUartSink|cnt~96_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|cnt~96_combout ),
	.cin(gnd),
	.combout(\uUartSink|cnt~13feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|cnt~13feeder .lut_mask = 16'hFF00;
defparam \uUartSink|cnt~13feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N25
dffeas \uUartSink|cnt~13 (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~combout ),
	.d(\uUartSink|cnt~13feeder_combout ),
	.asdata(vcc),
	.clrn(!\uUartSink|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|cnt~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|cnt~13 .is_wysiwyg = "true";
defparam \uUartSink|cnt~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N4
fiftyfivenm_lcell_comb \uUartSink|cnt~98 (
// Equation(s):
// \uUartSink|cnt~98_combout  = (\uUartSink|cnt~12_q  & (!\uUartSink|cnt~97 )) # (!\uUartSink|cnt~12_q  & ((\uUartSink|cnt~97 ) # (GND)))
// \uUartSink|cnt~99  = CARRY((!\uUartSink|cnt~97 ) # (!\uUartSink|cnt~12_q ))

	.dataa(gnd),
	.datab(\uUartSink|cnt~12_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSink|cnt~97 ),
	.combout(\uUartSink|cnt~98_combout ),
	.cout(\uUartSink|cnt~99 ));
// synopsys translate_off
defparam \uUartSink|cnt~98 .lut_mask = 16'h3C3F;
defparam \uUartSink|cnt~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N5
dffeas \uUartSink|cnt~12 (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~combout ),
	.d(\uUartSink|cnt~98_combout ),
	.asdata(vcc),
	.clrn(!\uUartSink|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|cnt~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|cnt~12 .is_wysiwyg = "true";
defparam \uUartSink|cnt~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N6
fiftyfivenm_lcell_comb \uUartSink|cnt~100 (
// Equation(s):
// \uUartSink|cnt~100_combout  = (\uUartSink|cnt~11_q  & (\uUartSink|cnt~99  $ (GND))) # (!\uUartSink|cnt~11_q  & (!\uUartSink|cnt~99  & VCC))
// \uUartSink|cnt~101  = CARRY((\uUartSink|cnt~11_q  & !\uUartSink|cnt~99 ))

	.dataa(gnd),
	.datab(\uUartSink|cnt~11_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSink|cnt~99 ),
	.combout(\uUartSink|cnt~100_combout ),
	.cout(\uUartSink|cnt~101 ));
// synopsys translate_off
defparam \uUartSink|cnt~100 .lut_mask = 16'hC30C;
defparam \uUartSink|cnt~100 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y8_N27
dffeas \uUartSink|cnt~11 (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~combout ),
	.d(gnd),
	.asdata(\uUartSink|cnt~100_combout ),
	.clrn(!\uUartSink|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|cnt~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|cnt~11 .is_wysiwyg = "true";
defparam \uUartSink|cnt~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N26
fiftyfivenm_lcell_comb \uUartSink|Equal0~5 (
// Equation(s):
// \uUartSink|Equal0~5_combout  = (!\uUartSink|cnt~14_q  & (!\uUartSink|cnt~12_q  & (!\uUartSink|cnt~11_q  & !\uUartSink|cnt~13_q )))

	.dataa(\uUartSink|cnt~14_q ),
	.datab(\uUartSink|cnt~12_q ),
	.datac(\uUartSink|cnt~11_q ),
	.datad(\uUartSink|cnt~13_q ),
	.cin(gnd),
	.combout(\uUartSink|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|Equal0~5 .lut_mask = 16'h0001;
defparam \uUartSink|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N8
fiftyfivenm_lcell_comb \uUartSink|cnt~102 (
// Equation(s):
// \uUartSink|cnt~102_combout  = (\uUartSink|cnt~10_q  & (!\uUartSink|cnt~101 )) # (!\uUartSink|cnt~10_q  & ((\uUartSink|cnt~101 ) # (GND)))
// \uUartSink|cnt~103  = CARRY((!\uUartSink|cnt~101 ) # (!\uUartSink|cnt~10_q ))

	.dataa(\uUartSink|cnt~10_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSink|cnt~101 ),
	.combout(\uUartSink|cnt~102_combout ),
	.cout(\uUartSink|cnt~103 ));
// synopsys translate_off
defparam \uUartSink|cnt~102 .lut_mask = 16'h5A5F;
defparam \uUartSink|cnt~102 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N20
fiftyfivenm_lcell_comb \uUartSink|cnt~10feeder (
// Equation(s):
// \uUartSink|cnt~10feeder_combout  = \uUartSink|cnt~102_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|cnt~102_combout ),
	.cin(gnd),
	.combout(\uUartSink|cnt~10feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|cnt~10feeder .lut_mask = 16'hFF00;
defparam \uUartSink|cnt~10feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N21
dffeas \uUartSink|cnt~10 (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~combout ),
	.d(\uUartSink|cnt~10feeder_combout ),
	.asdata(vcc),
	.clrn(!\uUartSink|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|cnt~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|cnt~10 .is_wysiwyg = "true";
defparam \uUartSink|cnt~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N10
fiftyfivenm_lcell_comb \uUartSink|cnt~104 (
// Equation(s):
// \uUartSink|cnt~104_combout  = (\uUartSink|cnt~9_q  & (\uUartSink|cnt~103  $ (GND))) # (!\uUartSink|cnt~9_q  & (!\uUartSink|cnt~103  & VCC))
// \uUartSink|cnt~105  = CARRY((\uUartSink|cnt~9_q  & !\uUartSink|cnt~103 ))

	.dataa(gnd),
	.datab(\uUartSink|cnt~9_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSink|cnt~103 ),
	.combout(\uUartSink|cnt~104_combout ),
	.cout(\uUartSink|cnt~105 ));
// synopsys translate_off
defparam \uUartSink|cnt~104 .lut_mask = 16'hC30C;
defparam \uUartSink|cnt~104 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y8_N5
dffeas \uUartSink|cnt~9 (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~combout ),
	.d(gnd),
	.asdata(\uUartSink|cnt~104_combout ),
	.clrn(!\uUartSink|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|cnt~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|cnt~9 .is_wysiwyg = "true";
defparam \uUartSink|cnt~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N12
fiftyfivenm_lcell_comb \uUartSink|cnt~106 (
// Equation(s):
// \uUartSink|cnt~106_combout  = (\uUartSink|cnt~8_q  & (!\uUartSink|cnt~105 )) # (!\uUartSink|cnt~8_q  & ((\uUartSink|cnt~105 ) # (GND)))
// \uUartSink|cnt~107  = CARRY((!\uUartSink|cnt~105 ) # (!\uUartSink|cnt~8_q ))

	.dataa(\uUartSink|cnt~8_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSink|cnt~105 ),
	.combout(\uUartSink|cnt~106_combout ),
	.cout(\uUartSink|cnt~107 ));
// synopsys translate_off
defparam \uUartSink|cnt~106 .lut_mask = 16'h5A5F;
defparam \uUartSink|cnt~106 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N6
fiftyfivenm_lcell_comb \uUartSink|cnt~8feeder (
// Equation(s):
// \uUartSink|cnt~8feeder_combout  = \uUartSink|cnt~106_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|cnt~106_combout ),
	.cin(gnd),
	.combout(\uUartSink|cnt~8feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|cnt~8feeder .lut_mask = 16'hFF00;
defparam \uUartSink|cnt~8feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N7
dffeas \uUartSink|cnt~8 (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~combout ),
	.d(\uUartSink|cnt~8feeder_combout ),
	.asdata(vcc),
	.clrn(!\uUartSink|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|cnt~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|cnt~8 .is_wysiwyg = "true";
defparam \uUartSink|cnt~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N14
fiftyfivenm_lcell_comb \uUartSink|cnt~108 (
// Equation(s):
// \uUartSink|cnt~108_combout  = (\uUartSink|cnt~7_q  & (\uUartSink|cnt~107  $ (GND))) # (!\uUartSink|cnt~7_q  & (!\uUartSink|cnt~107  & VCC))
// \uUartSink|cnt~109  = CARRY((\uUartSink|cnt~7_q  & !\uUartSink|cnt~107 ))

	.dataa(gnd),
	.datab(\uUartSink|cnt~7_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSink|cnt~107 ),
	.combout(\uUartSink|cnt~108_combout ),
	.cout(\uUartSink|cnt~109 ));
// synopsys translate_off
defparam \uUartSink|cnt~108 .lut_mask = 16'hC30C;
defparam \uUartSink|cnt~108 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y8_N17
dffeas \uUartSink|cnt~7 (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~combout ),
	.d(gnd),
	.asdata(\uUartSink|cnt~108_combout ),
	.clrn(!\uUartSink|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|cnt~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|cnt~7 .is_wysiwyg = "true";
defparam \uUartSink|cnt~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N16
fiftyfivenm_lcell_comb \uUartSink|Equal0~6 (
// Equation(s):
// \uUartSink|Equal0~6_combout  = (!\uUartSink|cnt~7_q  & !\uUartSink|cnt~8_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\uUartSink|cnt~7_q ),
	.datad(\uUartSink|cnt~8_q ),
	.cin(gnd),
	.combout(\uUartSink|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|Equal0~6 .lut_mask = 16'h000F;
defparam \uUartSink|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N4
fiftyfivenm_lcell_comb \uUartSink|Equal0~7 (
// Equation(s):
// \uUartSink|Equal0~7_combout  = (\uUartSink|Equal0~5_combout  & (\uUartSink|Equal0~6_combout  & (!\uUartSink|cnt~9_q  & !\uUartSink|cnt~10_q )))

	.dataa(\uUartSink|Equal0~5_combout ),
	.datab(\uUartSink|Equal0~6_combout ),
	.datac(\uUartSink|cnt~9_q ),
	.datad(\uUartSink|cnt~10_q ),
	.cin(gnd),
	.combout(\uUartSink|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|Equal0~7 .lut_mask = 16'h0008;
defparam \uUartSink|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N16
fiftyfivenm_lcell_comb \uUartSink|cnt~110 (
// Equation(s):
// \uUartSink|cnt~110_combout  = (\uUartSink|cnt~6_q  & (!\uUartSink|cnt~109 )) # (!\uUartSink|cnt~6_q  & ((\uUartSink|cnt~109 ) # (GND)))
// \uUartSink|cnt~111  = CARRY((!\uUartSink|cnt~109 ) # (!\uUartSink|cnt~6_q ))

	.dataa(gnd),
	.datab(\uUartSink|cnt~6_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSink|cnt~109 ),
	.combout(\uUartSink|cnt~110_combout ),
	.cout(\uUartSink|cnt~111 ));
// synopsys translate_off
defparam \uUartSink|cnt~110 .lut_mask = 16'h3C3F;
defparam \uUartSink|cnt~110 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N17
dffeas \uUartSink|cnt~6 (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~combout ),
	.d(\uUartSink|cnt~110_combout ),
	.asdata(vcc),
	.clrn(!\uUartSink|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|cnt~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|cnt~6 .is_wysiwyg = "true";
defparam \uUartSink|cnt~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N18
fiftyfivenm_lcell_comb \uUartSink|cnt~112 (
// Equation(s):
// \uUartSink|cnt~112_combout  = (\uUartSink|cnt~5_q  & (\uUartSink|cnt~111  $ (GND))) # (!\uUartSink|cnt~5_q  & (!\uUartSink|cnt~111  & VCC))
// \uUartSink|cnt~113  = CARRY((\uUartSink|cnt~5_q  & !\uUartSink|cnt~111 ))

	.dataa(\uUartSink|cnt~5_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSink|cnt~111 ),
	.combout(\uUartSink|cnt~112_combout ),
	.cout(\uUartSink|cnt~113 ));
// synopsys translate_off
defparam \uUartSink|cnt~112 .lut_mask = 16'hA50A;
defparam \uUartSink|cnt~112 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N2
fiftyfivenm_lcell_comb \uUartSink|cnt~5feeder (
// Equation(s):
// \uUartSink|cnt~5feeder_combout  = \uUartSink|cnt~112_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|cnt~112_combout ),
	.cin(gnd),
	.combout(\uUartSink|cnt~5feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|cnt~5feeder .lut_mask = 16'hFF00;
defparam \uUartSink|cnt~5feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N3
dffeas \uUartSink|cnt~5 (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~combout ),
	.d(\uUartSink|cnt~5feeder_combout ),
	.asdata(vcc),
	.clrn(!\uUartSink|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|cnt~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|cnt~5 .is_wysiwyg = "true";
defparam \uUartSink|cnt~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N20
fiftyfivenm_lcell_comb \uUartSink|cnt~114 (
// Equation(s):
// \uUartSink|cnt~114_combout  = (\uUartSink|cnt~4_q  & (!\uUartSink|cnt~113 )) # (!\uUartSink|cnt~4_q  & ((\uUartSink|cnt~113 ) # (GND)))
// \uUartSink|cnt~115  = CARRY((!\uUartSink|cnt~113 ) # (!\uUartSink|cnt~4_q ))

	.dataa(gnd),
	.datab(\uUartSink|cnt~4_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSink|cnt~113 ),
	.combout(\uUartSink|cnt~114_combout ),
	.cout(\uUartSink|cnt~115 ));
// synopsys translate_off
defparam \uUartSink|cnt~114 .lut_mask = 16'h3C3F;
defparam \uUartSink|cnt~114 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N21
dffeas \uUartSink|cnt~4 (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~combout ),
	.d(\uUartSink|cnt~114_combout ),
	.asdata(vcc),
	.clrn(!\uUartSink|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|cnt~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|cnt~4 .is_wysiwyg = "true";
defparam \uUartSink|cnt~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N22
fiftyfivenm_lcell_comb \uUartSink|cnt~116 (
// Equation(s):
// \uUartSink|cnt~116_combout  = (\uUartSink|cnt~3_q  & (\uUartSink|cnt~115  $ (GND))) # (!\uUartSink|cnt~3_q  & (!\uUartSink|cnt~115  & VCC))
// \uUartSink|cnt~117  = CARRY((\uUartSink|cnt~3_q  & !\uUartSink|cnt~115 ))

	.dataa(gnd),
	.datab(\uUartSink|cnt~3_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSink|cnt~115 ),
	.combout(\uUartSink|cnt~116_combout ),
	.cout(\uUartSink|cnt~117 ));
// synopsys translate_off
defparam \uUartSink|cnt~116 .lut_mask = 16'hC30C;
defparam \uUartSink|cnt~116 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y8_N15
dffeas \uUartSink|cnt~3 (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~combout ),
	.d(gnd),
	.asdata(\uUartSink|cnt~116_combout ),
	.clrn(!\uUartSink|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|cnt~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|cnt~3 .is_wysiwyg = "true";
defparam \uUartSink|cnt~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N14
fiftyfivenm_lcell_comb \uUartSink|Equal0~8 (
// Equation(s):
// \uUartSink|Equal0~8_combout  = (!\uUartSink|cnt~6_q  & (!\uUartSink|cnt~4_q  & (!\uUartSink|cnt~3_q  & !\uUartSink|cnt~5_q )))

	.dataa(\uUartSink|cnt~6_q ),
	.datab(\uUartSink|cnt~4_q ),
	.datac(\uUartSink|cnt~3_q ),
	.datad(\uUartSink|cnt~5_q ),
	.cin(gnd),
	.combout(\uUartSink|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|Equal0~8 .lut_mask = 16'h0001;
defparam \uUartSink|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N24
fiftyfivenm_lcell_comb \uUartSink|cnt~118 (
// Equation(s):
// \uUartSink|cnt~118_combout  = (\uUartSink|cnt~2_q  & (!\uUartSink|cnt~117 )) # (!\uUartSink|cnt~2_q  & ((\uUartSink|cnt~117 ) # (GND)))
// \uUartSink|cnt~119  = CARRY((!\uUartSink|cnt~117 ) # (!\uUartSink|cnt~2_q ))

	.dataa(\uUartSink|cnt~2_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSink|cnt~117 ),
	.combout(\uUartSink|cnt~118_combout ),
	.cout(\uUartSink|cnt~119 ));
// synopsys translate_off
defparam \uUartSink|cnt~118 .lut_mask = 16'h5A5F;
defparam \uUartSink|cnt~118 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N18
fiftyfivenm_lcell_comb \uUartSink|cnt~2feeder (
// Equation(s):
// \uUartSink|cnt~2feeder_combout  = \uUartSink|cnt~118_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|cnt~118_combout ),
	.cin(gnd),
	.combout(\uUartSink|cnt~2feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|cnt~2feeder .lut_mask = 16'hFF00;
defparam \uUartSink|cnt~2feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N19
dffeas \uUartSink|cnt~2 (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~combout ),
	.d(\uUartSink|cnt~2feeder_combout ),
	.asdata(vcc),
	.clrn(!\uUartSink|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|cnt~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|cnt~2 .is_wysiwyg = "true";
defparam \uUartSink|cnt~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N26
fiftyfivenm_lcell_comb \uUartSink|cnt~120 (
// Equation(s):
// \uUartSink|cnt~120_combout  = (\uUartSink|cnt~1_q  & (\uUartSink|cnt~119  $ (GND))) # (!\uUartSink|cnt~1_q  & (!\uUartSink|cnt~119  & VCC))
// \uUartSink|cnt~121  = CARRY((\uUartSink|cnt~1_q  & !\uUartSink|cnt~119 ))

	.dataa(gnd),
	.datab(\uUartSink|cnt~1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSink|cnt~119 ),
	.combout(\uUartSink|cnt~120_combout ),
	.cout(\uUartSink|cnt~121 ));
// synopsys translate_off
defparam \uUartSink|cnt~120 .lut_mask = 16'hC30C;
defparam \uUartSink|cnt~120 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N10
fiftyfivenm_lcell_comb \uUartSink|cnt~1feeder (
// Equation(s):
// \uUartSink|cnt~1feeder_combout  = \uUartSink|cnt~120_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|cnt~120_combout ),
	.cin(gnd),
	.combout(\uUartSink|cnt~1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|cnt~1feeder .lut_mask = 16'hFF00;
defparam \uUartSink|cnt~1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N11
dffeas \uUartSink|cnt~1 (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~combout ),
	.d(\uUartSink|cnt~1feeder_combout ),
	.asdata(vcc),
	.clrn(!\uUartSink|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|cnt~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|cnt~1 .is_wysiwyg = "true";
defparam \uUartSink|cnt~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N28
fiftyfivenm_lcell_comb \uUartSink|cnt~122 (
// Equation(s):
// \uUartSink|cnt~122_combout  = (\uUartSink|cnt~0_q  & (!\uUartSink|cnt~121 )) # (!\uUartSink|cnt~0_q  & ((\uUartSink|cnt~121 ) # (GND)))
// \uUartSink|cnt~123  = CARRY((!\uUartSink|cnt~121 ) # (!\uUartSink|cnt~0_q ))

	.dataa(gnd),
	.datab(\uUartSink|cnt~0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSink|cnt~121 ),
	.combout(\uUartSink|cnt~122_combout ),
	.cout(\uUartSink|cnt~123 ));
// synopsys translate_off
defparam \uUartSink|cnt~122 .lut_mask = 16'h3C3F;
defparam \uUartSink|cnt~122 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y8_N13
dffeas \uUartSink|cnt~0 (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~combout ),
	.d(gnd),
	.asdata(\uUartSink|cnt~122_combout ),
	.clrn(!\uUartSink|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|cnt~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|cnt~0 .is_wysiwyg = "true";
defparam \uUartSink|cnt~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N30
fiftyfivenm_lcell_comb \uUartSink|cnt~124 (
// Equation(s):
// \uUartSink|cnt~124_combout  = \uUartSink|cnt~123  $ (!\uUartSink|cnt~31_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|cnt~31_q ),
	.cin(\uUartSink|cnt~123 ),
	.combout(\uUartSink|cnt~124_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|cnt~124 .lut_mask = 16'hF00F;
defparam \uUartSink|cnt~124 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y8_N29
dffeas \uUartSink|cnt~31 (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~combout ),
	.d(gnd),
	.asdata(\uUartSink|cnt~124_combout ),
	.clrn(!\uUartSink|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|cnt~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|cnt~31 .is_wysiwyg = "true";
defparam \uUartSink|cnt~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N28
fiftyfivenm_lcell_comb \uUartSink|Equal0~9 (
// Equation(s):
// \uUartSink|Equal0~9_combout  = (!\uUartSink|cnt~1_q  & (!\uUartSink|cnt~2_q  & (!\uUartSink|cnt~31_q  & !\uUartSink|cnt~0_q )))

	.dataa(\uUartSink|cnt~1_q ),
	.datab(\uUartSink|cnt~2_q ),
	.datac(\uUartSink|cnt~31_q ),
	.datad(\uUartSink|cnt~0_q ),
	.cin(gnd),
	.combout(\uUartSink|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|Equal0~9 .lut_mask = 16'h0001;
defparam \uUartSink|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N22
fiftyfivenm_lcell_comb \rtl~0 (
// Equation(s):
// \rtl~0_combout  = LCELL((\uUartSink|Equal0~4_combout  & (\uUartSink|Equal0~7_combout  & (\uUartSink|Equal0~8_combout  & \uUartSink|Equal0~9_combout ))))

	.dataa(\uUartSink|Equal0~4_combout ),
	.datab(\uUartSink|Equal0~7_combout ),
	.datac(\uUartSink|Equal0~8_combout ),
	.datad(\uUartSink|Equal0~9_combout ),
	.cin(gnd),
	.combout(\rtl~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~0 .lut_mask = 16'h8000;
defparam \rtl~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G8
fiftyfivenm_clkctrl \rtl~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rtl~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rtl~0clkctrl_outclk ));
// synopsys translate_off
defparam \rtl~0clkctrl .clock_type = "global clock";
defparam \rtl~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G7
fiftyfivenm_clkctrl \uUartSink|uRxD|uRecieve|RXDONE~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\uUartSink|uRxD|uRecieve|RXDONE~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ));
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieve|RXDONE~clkctrl .clock_type = "global clock";
defparam \uUartSink|uRxD|uRecieve|RXDONE~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G6
fiftyfivenm_clkctrl \uUartSink|uRxD|uRecieveBaudrate|BREAK~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\uUartSink|uRxD|uRecieveBaudrate|BREAK~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\uUartSink|uRxD|uRecieveBaudrate|BREAK~clkctrl_outclk ));
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieveBaudrate|BREAK~clkctrl .clock_type = "global clock";
defparam \uUartSink|uRxD|uRecieveBaudrate|BREAK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N14
fiftyfivenm_lcell_comb \uUartSink|uRxD|uRecieve|data[9]~0 (
// Equation(s):
// \uUartSink|uRxD|uRecieve|data[9]~0_combout  = (\uUartSink|uRxD|uRecieveState|nstate~0_combout  & \rx~input_o )

	.dataa(gnd),
	.datab(\uUartSink|uRxD|uRecieveState|nstate~0_combout ),
	.datac(gnd),
	.datad(\rx~input_o ),
	.cin(gnd),
	.combout(\uUartSink|uRxD|uRecieve|data[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieve|data[9]~0 .lut_mask = 16'hCC00;
defparam \uUartSink|uRxD|uRecieve|data[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N10
fiftyfivenm_lcell_comb \uUartSink|uRxD|uRecieveBaudrate|Equal0~1 (
// Equation(s):
// \uUartSink|uRxD|uRecieveBaudrate|Equal0~1_combout  = (\uUartSink|uRxD|uRecieveBaudrate|Equal0~0_combout  & (!\uUartSink|uRxD|uRecieveBaudrate|bcnt [5] & \uUartSink|uRxD|uRecieveBaudrate|bcnt [7]))

	.dataa(\uUartSink|uRxD|uRecieveBaudrate|Equal0~0_combout ),
	.datab(\uUartSink|uRxD|uRecieveBaudrate|bcnt [5]),
	.datac(gnd),
	.datad(\uUartSink|uRxD|uRecieveBaudrate|bcnt [7]),
	.cin(gnd),
	.combout(\uUartSink|uRxD|uRecieveBaudrate|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieveBaudrate|Equal0~1 .lut_mask = 16'h2200;
defparam \uUartSink|uRxD|uRecieveBaudrate|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N6
fiftyfivenm_lcell_comb \uUartSink|uRxD|uRecieveBaudrate|Equal0~2 (
// Equation(s):
// \uUartSink|uRxD|uRecieveBaudrate|Equal0~2_combout  = (!\uUartSink|uRxD|uRecieveBaudrate|bcnt [8] & (!\uUartSink|uRxD|uRecieveBaudrate|bcnt [4] & (\uUartSink|uRxD|uRecieveBaudrate|bcnt [6] & \uUartSink|uRxD|uRecieveBaudrate|Equal0~1_combout )))

	.dataa(\uUartSink|uRxD|uRecieveBaudrate|bcnt [8]),
	.datab(\uUartSink|uRxD|uRecieveBaudrate|bcnt [4]),
	.datac(\uUartSink|uRxD|uRecieveBaudrate|bcnt [6]),
	.datad(\uUartSink|uRxD|uRecieveBaudrate|Equal0~1_combout ),
	.cin(gnd),
	.combout(\uUartSink|uRxD|uRecieveBaudrate|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieveBaudrate|Equal0~2 .lut_mask = 16'h1000;
defparam \uUartSink|uRxD|uRecieveBaudrate|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N30
fiftyfivenm_lcell_comb \uUartSink|uRxD|uRecieve|data[9]~1 (
// Equation(s):
// \uUartSink|uRxD|uRecieve|data[9]~1_combout  = (\uUartSink|uRxD|uRecieveBaudrate|Equal0~2_combout ) # (!\uUartSink|uRxD|uRecieveState|nstate~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\uUartSink|uRxD|uRecieveBaudrate|Equal0~2_combout ),
	.datad(\uUartSink|uRxD|uRecieveState|nstate~0_combout ),
	.cin(gnd),
	.combout(\uUartSink|uRxD|uRecieve|data[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieve|data[9]~1 .lut_mask = 16'hF0FF;
defparam \uUartSink|uRxD|uRecieve|data[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N0
fiftyfivenm_lcell_comb \uUartSink|uRxD|uRecieve|data[9] (
// Equation(s):
// \uUartSink|uRxD|uRecieve|data [9] = (\reset~input_o  & ((\uUartSink|uRxD|uRecieve|data[9]~1_combout  & (\uUartSink|uRxD|uRecieve|data[9]~0_combout )) # (!\uUartSink|uRxD|uRecieve|data[9]~1_combout  & ((\uUartSink|uRxD|uRecieve|data [9])))))

	.dataa(\reset~input_o ),
	.datab(\uUartSink|uRxD|uRecieve|data[9]~0_combout ),
	.datac(\uUartSink|uRxD|uRecieve|data[9]~1_combout ),
	.datad(\uUartSink|uRxD|uRecieve|data [9]),
	.cin(gnd),
	.combout(\uUartSink|uRxD|uRecieve|data [9]),
	.cout());
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieve|data[9] .lut_mask = 16'h8A80;
defparam \uUartSink|uRxD|uRecieve|data[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N26
fiftyfivenm_lcell_comb \uUartSink|uRxD|uRecieve|RXDONE~1 (
// Equation(s):
// \uUartSink|uRxD|uRecieve|RXDONE~1_combout  = (\reset~input_o  & \uUartSink|uRxD|uRecieveState|nstate~0_combout )

	.dataa(\reset~input_o ),
	.datab(\uUartSink|uRxD|uRecieveState|nstate~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\uUartSink|uRxD|uRecieve|RXDONE~1_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieve|RXDONE~1 .lut_mask = 16'h8888;
defparam \uUartSink|uRxD|uRecieve|RXDONE~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G9
fiftyfivenm_clkctrl \uUartSink|uRxD|uRecieveBaudrate|Equal0~2clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\uUartSink|uRxD|uRecieveBaudrate|Equal0~2_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\uUartSink|uRxD|uRecieveBaudrate|Equal0~2clkctrl_outclk ));
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieveBaudrate|Equal0~2clkctrl .clock_type = "global clock";
defparam \uUartSink|uRxD|uRecieveBaudrate|Equal0~2clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N6
fiftyfivenm_lcell_comb \uUartSink|uRxD|uRecieve|data[8] (
// Equation(s):
// \uUartSink|uRxD|uRecieve|data [8] = (\uUartSink|uRxD|uRecieve|RXDONE~1_combout  & ((GLOBAL(\uUartSink|uRxD|uRecieveBaudrate|Equal0~2clkctrl_outclk ) & ((\uUartSink|uRxD|uRecieve|data [9]))) # 
// (!GLOBAL(\uUartSink|uRxD|uRecieveBaudrate|Equal0~2clkctrl_outclk ) & (\uUartSink|uRxD|uRecieve|data [8]))))

	.dataa(\uUartSink|uRxD|uRecieve|data [8]),
	.datab(\uUartSink|uRxD|uRecieve|data [9]),
	.datac(\uUartSink|uRxD|uRecieve|RXDONE~1_combout ),
	.datad(\uUartSink|uRxD|uRecieveBaudrate|Equal0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartSink|uRxD|uRecieve|data [8]),
	.cout());
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieve|data[8] .lut_mask = 16'hC0A0;
defparam \uUartSink|uRxD|uRecieve|data[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N16
fiftyfivenm_lcell_comb \uUartSink|uRxD|uRecieve|rxdata~7 (
// Equation(s):
// \uUartSink|uRxD|uRecieve|rxdata~7_combout  = (\uUartSink|uRxD|uRecieve|data [8] & \reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\uUartSink|uRxD|uRecieve|data [8]),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\uUartSink|uRxD|uRecieve|rxdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieve|rxdata~7 .lut_mask = 16'hF000;
defparam \uUartSink|uRxD|uRecieve|rxdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N17
dffeas \uUartSink|uRxD|uRecieve|rxdata[7] (
	.clk(\uUartSink|uRxD|uRecieveBaudrate|BREAK~clkctrl_outclk ),
	.d(\uUartSink|uRxD|uRecieve|rxdata~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|uRxD|uRecieve|rxdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieve|rxdata[7] .is_wysiwyg = "true";
defparam \uUartSink|uRxD|uRecieve|rxdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N8
fiftyfivenm_lcell_comb \uUartSink|reg_data~46 (
// Equation(s):
// \uUartSink|reg_data~46_combout  = (!\rtl~0_combout  & \uUartSink|uRxD|uRecieve|rxdata [7])

	.dataa(\rtl~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|uRxD|uRecieve|rxdata [7]),
	.cin(gnd),
	.combout(\uUartSink|reg_data~46_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~46 .lut_mask = 16'h5500;
defparam \uUartSink|reg_data~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N9
dffeas \uUartSink|reg_data[63] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~46_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [63]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[63] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N26
fiftyfivenm_lcell_comb \uUartSink|reg_data~38 (
// Equation(s):
// \uUartSink|reg_data~38_combout  = (\uUartSink|reg_data [63] & !\rtl~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\uUartSink|reg_data [63]),
	.datad(\rtl~0_combout ),
	.cin(gnd),
	.combout(\uUartSink|reg_data~38_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~38 .lut_mask = 16'h00F0;
defparam \uUartSink|reg_data~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N27
dffeas \uUartSink|reg_data[55] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~38_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [55]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[55] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N30
fiftyfivenm_lcell_comb \uUartSink|reg_data~63 (
// Equation(s):
// \uUartSink|reg_data~63_combout  = (\uUartSink|reg_data [55] & !\rtl~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\uUartSink|reg_data [55]),
	.datad(\rtl~0_combout ),
	.cin(gnd),
	.combout(\uUartSink|reg_data~63_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~63 .lut_mask = 16'h00F0;
defparam \uUartSink|reg_data~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N31
dffeas \uUartSink|reg_data[47] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~63_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [47]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[47] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N24
fiftyfivenm_lcell_comb \uUartSink|reg_data~55 (
// Equation(s):
// \uUartSink|reg_data~55_combout  = (\uUartSink|reg_data [47] & !\rtl~0_combout )

	.dataa(gnd),
	.datab(\uUartSink|reg_data [47]),
	.datac(\rtl~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uUartSink|reg_data~55_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~55 .lut_mask = 16'h0C0C;
defparam \uUartSink|reg_data~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N25
dffeas \uUartSink|reg_data[39] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~55_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [39]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[39] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N10
fiftyfivenm_lcell_comb \uUartSink|reg_data~15 (
// Equation(s):
// \uUartSink|reg_data~15_combout  = (!\rtl~0_combout  & \uUartSink|reg_data [39])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rtl~0_combout ),
	.datad(\uUartSink|reg_data [39]),
	.cin(gnd),
	.combout(\uUartSink|reg_data~15_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~15 .lut_mask = 16'h0F00;
defparam \uUartSink|reg_data~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N11
dffeas \uUartSink|reg_data[31] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~15_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [31]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[31] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N8
fiftyfivenm_lcell_comb \uUartSink|reg_data~6 (
// Equation(s):
// \uUartSink|reg_data~6_combout  = (!\rtl~0_combout  & \uUartSink|reg_data [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rtl~0_combout ),
	.datad(\uUartSink|reg_data [31]),
	.cin(gnd),
	.combout(\uUartSink|reg_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~6 .lut_mask = 16'h0F00;
defparam \uUartSink|reg_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N9
dffeas \uUartSink|reg_data[23] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~6_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[23] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N6
fiftyfivenm_lcell_comb \uUartSink|reg_data~30 (
// Equation(s):
// \uUartSink|reg_data~30_combout  = (\uUartSink|reg_data [23] & !\rtl~0_combout )

	.dataa(gnd),
	.datab(\uUartSink|reg_data [23]),
	.datac(\rtl~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uUartSink|reg_data~30_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~30 .lut_mask = 16'h0C0C;
defparam \uUartSink|reg_data~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N7
dffeas \uUartSink|reg_data[15] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~30_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[15] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N22
fiftyfivenm_lcell_comb \uUartSink|datao[15]~feeder (
// Equation(s):
// \uUartSink|datao[15]~feeder_combout  = \uUartSink|reg_data [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|reg_data [15]),
	.cin(gnd),
	.combout(\uUartSink|datao[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|datao[15]~feeder .lut_mask = 16'hFF00;
defparam \uUartSink|datao[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N23
dffeas \uUartSink|datao[15] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\uUartSink|datao[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [15]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[15] .is_wysiwyg = "true";
defparam \uUartSink|datao[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N2
fiftyfivenm_lcell_comb \uUartSink|oDONE~1 (
// Equation(s):
// \uUartSink|oDONE~1_combout  = (\reset~input_o  & ((\rtl~0_combout ) # (\uUartSink|oDONE~1_combout )))

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(\rtl~0_combout ),
	.datad(\uUartSink|oDONE~1_combout ),
	.cin(gnd),
	.combout(\uUartSink|oDONE~1_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|oDONE~1 .lut_mask = 16'hCCC0;
defparam \uUartSink|oDONE~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N0
fiftyfivenm_lcell_comb \uUartSink|oDONE~0 (
// Equation(s):
// \uUartSink|oDONE~0_combout  = (\rtl~0_combout ) # (!\reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rtl~0_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\uUartSink|oDONE~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|oDONE~0 .lut_mask = 16'hF0FF;
defparam \uUartSink|oDONE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y9_N23
dffeas \uUartSink|oDONE~_emulated (
	.clk(\clock~input_o ),
	.d(gnd),
	.asdata(\uUartSink|oDONE~1_combout ),
	.clrn(!\uUartSink|oDONE~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|oDONE~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|oDONE~_emulated .is_wysiwyg = "true";
defparam \uUartSink|oDONE~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N22
fiftyfivenm_lcell_comb \uUartSink|oDONE~2 (
// Equation(s):
// \uUartSink|oDONE~2_combout  = (\reset~input_o  & ((\rtl~0_combout ) # (\uUartSink|oDONE~1_combout  $ (\uUartSink|oDONE~_emulated_q ))))

	.dataa(\reset~input_o ),
	.datab(\uUartSink|oDONE~1_combout ),
	.datac(\uUartSink|oDONE~_emulated_q ),
	.datad(\rtl~0_combout ),
	.cin(gnd),
	.combout(\uUartSink|oDONE~2_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|oDONE~2 .lut_mask = 16'hAA28;
defparam \uUartSink|oDONE~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G1
fiftyfivenm_clkctrl \uUartSink|oDONE~2clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\uUartSink|oDONE~2_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\uUartSink|oDONE~2clkctrl_outclk ));
// synopsys translate_off
defparam \uUartSink|oDONE~2clkctrl .clock_type = "global clock";
defparam \uUartSink|oDONE~2clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N0
fiftyfivenm_lcell_comb \uUartCon|latchdata[15] (
// Equation(s):
// \uUartCon|latchdata [15] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartSink|datao [15])) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartCon|latchdata [15])))

	.dataa(\uUartSink|datao [15]),
	.datab(gnd),
	.datac(\uUartSink|oDONE~2clkctrl_outclk ),
	.datad(\uUartCon|latchdata [15]),
	.cin(gnd),
	.combout(\uUartCon|latchdata [15]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[15] .lut_mask = 16'hAFA0;
defparam \uUartCon|latchdata[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N12
fiftyfivenm_lcell_comb \uUartSink|uRxD|uRecieve|data[7] (
// Equation(s):
// \uUartSink|uRxD|uRecieve|data [7] = (\uUartSink|uRxD|uRecieve|RXDONE~1_combout  & ((GLOBAL(\uUartSink|uRxD|uRecieveBaudrate|Equal0~2clkctrl_outclk ) & ((\uUartSink|uRxD|uRecieve|data [8]))) # 
// (!GLOBAL(\uUartSink|uRxD|uRecieveBaudrate|Equal0~2clkctrl_outclk ) & (\uUartSink|uRxD|uRecieve|data [7]))))

	.dataa(\uUartSink|uRxD|uRecieve|data [7]),
	.datab(\uUartSink|uRxD|uRecieve|data [8]),
	.datac(\uUartSink|uRxD|uRecieve|RXDONE~1_combout ),
	.datad(\uUartSink|uRxD|uRecieveBaudrate|Equal0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartSink|uRxD|uRecieve|data [7]),
	.cout());
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieve|data[7] .lut_mask = 16'hC0A0;
defparam \uUartSink|uRxD|uRecieve|data[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N14
fiftyfivenm_lcell_comb \uUartSink|uRxD|uRecieve|rxdata~6 (
// Equation(s):
// \uUartSink|uRxD|uRecieve|rxdata~6_combout  = (\reset~input_o  & \uUartSink|uRxD|uRecieve|data [7])

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|uRxD|uRecieve|data [7]),
	.cin(gnd),
	.combout(\uUartSink|uRxD|uRecieve|rxdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieve|rxdata~6 .lut_mask = 16'hAA00;
defparam \uUartSink|uRxD|uRecieve|rxdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N15
dffeas \uUartSink|uRxD|uRecieve|rxdata[6] (
	.clk(\uUartSink|uRxD|uRecieveBaudrate|BREAK~clkctrl_outclk ),
	.d(\uUartSink|uRxD|uRecieve|rxdata~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|uRxD|uRecieve|rxdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieve|rxdata[6] .is_wysiwyg = "true";
defparam \uUartSink|uRxD|uRecieve|rxdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N8
fiftyfivenm_lcell_comb \uUartSink|reg_data~45 (
// Equation(s):
// \uUartSink|reg_data~45_combout  = (\uUartSink|uRxD|uRecieve|rxdata [6] & !\rtl~0_combout )

	.dataa(gnd),
	.datab(\uUartSink|uRxD|uRecieve|rxdata [6]),
	.datac(\rtl~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uUartSink|reg_data~45_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~45 .lut_mask = 16'h0C0C;
defparam \uUartSink|reg_data~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N9
dffeas \uUartSink|reg_data[62] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~45_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [62]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[62] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N4
fiftyfivenm_lcell_comb \uUartSink|reg_data~37 (
// Equation(s):
// \uUartSink|reg_data~37_combout  = (!\rtl~0_combout  & \uUartSink|reg_data [62])

	.dataa(\rtl~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|reg_data [62]),
	.cin(gnd),
	.combout(\uUartSink|reg_data~37_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~37 .lut_mask = 16'h5500;
defparam \uUartSink|reg_data~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N5
dffeas \uUartSink|reg_data[54] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~37_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [54]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[54] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N6
fiftyfivenm_lcell_comb \uUartSink|reg_data~62 (
// Equation(s):
// \uUartSink|reg_data~62_combout  = (\uUartSink|reg_data [54] & !\rtl~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\uUartSink|reg_data [54]),
	.datad(\rtl~0_combout ),
	.cin(gnd),
	.combout(\uUartSink|reg_data~62_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~62 .lut_mask = 16'h00F0;
defparam \uUartSink|reg_data~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N7
dffeas \uUartSink|reg_data[46] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~62_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [46]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[46] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N8
fiftyfivenm_lcell_comb \uUartSink|reg_data~54 (
// Equation(s):
// \uUartSink|reg_data~54_combout  = (!\rtl~0_combout  & \uUartSink|reg_data [46])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rtl~0_combout ),
	.datad(\uUartSink|reg_data [46]),
	.cin(gnd),
	.combout(\uUartSink|reg_data~54_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~54 .lut_mask = 16'h0F00;
defparam \uUartSink|reg_data~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N9
dffeas \uUartSink|reg_data[38] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~54_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [38]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[38] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N10
fiftyfivenm_lcell_comb \uUartSink|reg_data~14 (
// Equation(s):
// \uUartSink|reg_data~14_combout  = (\uUartSink|reg_data [38] & !\rtl~0_combout )

	.dataa(gnd),
	.datab(\uUartSink|reg_data [38]),
	.datac(\rtl~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uUartSink|reg_data~14_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~14 .lut_mask = 16'h0C0C;
defparam \uUartSink|reg_data~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N11
dffeas \uUartSink|reg_data[30] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~14_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[30] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N0
fiftyfivenm_lcell_comb \uUartSink|reg_data~5 (
// Equation(s):
// \uUartSink|reg_data~5_combout  = (!\rtl~0_combout  & \uUartSink|reg_data [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rtl~0_combout ),
	.datad(\uUartSink|reg_data [30]),
	.cin(gnd),
	.combout(\uUartSink|reg_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~5 .lut_mask = 16'h0F00;
defparam \uUartSink|reg_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N1
dffeas \uUartSink|reg_data[22] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~5_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[22] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N6
fiftyfivenm_lcell_comb \uUartSink|reg_data~29 (
// Equation(s):
// \uUartSink|reg_data~29_combout  = (!\rtl~0_combout  & \uUartSink|reg_data [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rtl~0_combout ),
	.datad(\uUartSink|reg_data [22]),
	.cin(gnd),
	.combout(\uUartSink|reg_data~29_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~29 .lut_mask = 16'h0F00;
defparam \uUartSink|reg_data~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N7
dffeas \uUartSink|reg_data[14] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~29_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[14] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N22
fiftyfivenm_lcell_comb \uUartSink|datao[14]~feeder (
// Equation(s):
// \uUartSink|datao[14]~feeder_combout  = \uUartSink|reg_data [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|reg_data [14]),
	.cin(gnd),
	.combout(\uUartSink|datao[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|datao[14]~feeder .lut_mask = 16'hFF00;
defparam \uUartSink|datao[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N23
dffeas \uUartSink|datao[14] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\uUartSink|datao[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [14]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[14] .is_wysiwyg = "true";
defparam \uUartSink|datao[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N16
fiftyfivenm_lcell_comb \uUartCon|latchdata[14] (
// Equation(s):
// \uUartCon|latchdata [14] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartSink|datao [14])) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartCon|latchdata [14])))

	.dataa(\uUartSink|datao [14]),
	.datab(gnd),
	.datac(\uUartSink|oDONE~2clkctrl_outclk ),
	.datad(\uUartCon|latchdata [14]),
	.cin(gnd),
	.combout(\uUartCon|latchdata [14]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[14] .lut_mask = 16'hAFA0;
defparam \uUartCon|latchdata[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N10
fiftyfivenm_lcell_comb \uUartSink|uRxD|uRecieve|data[6] (
// Equation(s):
// \uUartSink|uRxD|uRecieve|data [6] = (\uUartSink|uRxD|uRecieve|RXDONE~1_combout  & ((GLOBAL(\uUartSink|uRxD|uRecieveBaudrate|Equal0~2clkctrl_outclk ) & ((\uUartSink|uRxD|uRecieve|data [7]))) # 
// (!GLOBAL(\uUartSink|uRxD|uRecieveBaudrate|Equal0~2clkctrl_outclk ) & (\uUartSink|uRxD|uRecieve|data [6]))))

	.dataa(\uUartSink|uRxD|uRecieve|data [6]),
	.datab(\uUartSink|uRxD|uRecieve|data [7]),
	.datac(\uUartSink|uRxD|uRecieve|RXDONE~1_combout ),
	.datad(\uUartSink|uRxD|uRecieveBaudrate|Equal0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartSink|uRxD|uRecieve|data [6]),
	.cout());
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieve|data[6] .lut_mask = 16'hC0A0;
defparam \uUartSink|uRxD|uRecieve|data[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N4
fiftyfivenm_lcell_comb \uUartSink|uRxD|uRecieve|rxdata~5 (
// Equation(s):
// \uUartSink|uRxD|uRecieve|rxdata~5_combout  = (\reset~input_o  & \uUartSink|uRxD|uRecieve|data [6])

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|uRxD|uRecieve|data [6]),
	.cin(gnd),
	.combout(\uUartSink|uRxD|uRecieve|rxdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieve|rxdata~5 .lut_mask = 16'hAA00;
defparam \uUartSink|uRxD|uRecieve|rxdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N5
dffeas \uUartSink|uRxD|uRecieve|rxdata[5] (
	.clk(\uUartSink|uRxD|uRecieveBaudrate|BREAK~clkctrl_outclk ),
	.d(\uUartSink|uRxD|uRecieve|rxdata~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|uRxD|uRecieve|rxdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieve|rxdata[5] .is_wysiwyg = "true";
defparam \uUartSink|uRxD|uRecieve|rxdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N12
fiftyfivenm_lcell_comb \uUartSink|reg_data~44 (
// Equation(s):
// \uUartSink|reg_data~44_combout  = (!\rtl~0_combout  & \uUartSink|uRxD|uRecieve|rxdata [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rtl~0_combout ),
	.datad(\uUartSink|uRxD|uRecieve|rxdata [5]),
	.cin(gnd),
	.combout(\uUartSink|reg_data~44_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~44 .lut_mask = 16'h0F00;
defparam \uUartSink|reg_data~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N13
dffeas \uUartSink|reg_data[61] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~44_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [61]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[61] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N24
fiftyfivenm_lcell_comb \uUartSink|reg_data~36 (
// Equation(s):
// \uUartSink|reg_data~36_combout  = (!\rtl~0_combout  & \uUartSink|reg_data [61])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rtl~0_combout ),
	.datad(\uUartSink|reg_data [61]),
	.cin(gnd),
	.combout(\uUartSink|reg_data~36_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~36 .lut_mask = 16'h0F00;
defparam \uUartSink|reg_data~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N25
dffeas \uUartSink|reg_data[53] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~36_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [53]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[53] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N0
fiftyfivenm_lcell_comb \uUartSink|reg_data~61 (
// Equation(s):
// \uUartSink|reg_data~61_combout  = (!\rtl~0_combout  & \uUartSink|reg_data [53])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rtl~0_combout ),
	.datad(\uUartSink|reg_data [53]),
	.cin(gnd),
	.combout(\uUartSink|reg_data~61_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~61 .lut_mask = 16'h0F00;
defparam \uUartSink|reg_data~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N1
dffeas \uUartSink|reg_data[45] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~61_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [45]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[45] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N30
fiftyfivenm_lcell_comb \uUartSink|reg_data~53 (
// Equation(s):
// \uUartSink|reg_data~53_combout  = (!\rtl~0_combout  & \uUartSink|reg_data [45])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rtl~0_combout ),
	.datad(\uUartSink|reg_data [45]),
	.cin(gnd),
	.combout(\uUartSink|reg_data~53_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~53 .lut_mask = 16'h0F00;
defparam \uUartSink|reg_data~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N31
dffeas \uUartSink|reg_data[37] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~53_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [37]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[37] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N10
fiftyfivenm_lcell_comb \uUartSink|reg_data~13 (
// Equation(s):
// \uUartSink|reg_data~13_combout  = (\uUartSink|reg_data [37] & !\rtl~0_combout )

	.dataa(\uUartSink|reg_data [37]),
	.datab(gnd),
	.datac(\rtl~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uUartSink|reg_data~13_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~13 .lut_mask = 16'h0A0A;
defparam \uUartSink|reg_data~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N11
dffeas \uUartSink|reg_data[29] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~13_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[29] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N14
fiftyfivenm_lcell_comb \uUartSink|reg_data~4 (
// Equation(s):
// \uUartSink|reg_data~4_combout  = (!\rtl~0_combout  & \uUartSink|reg_data [29])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rtl~0_combout ),
	.datad(\uUartSink|reg_data [29]),
	.cin(gnd),
	.combout(\uUartSink|reg_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~4 .lut_mask = 16'h0F00;
defparam \uUartSink|reg_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N15
dffeas \uUartSink|reg_data[21] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~4_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[21] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N22
fiftyfivenm_lcell_comb \uUartSink|reg_data~28 (
// Equation(s):
// \uUartSink|reg_data~28_combout  = (\uUartSink|reg_data [21] & !\rtl~0_combout )

	.dataa(gnd),
	.datab(\uUartSink|reg_data [21]),
	.datac(\rtl~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uUartSink|reg_data~28_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~28 .lut_mask = 16'h0C0C;
defparam \uUartSink|reg_data~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N23
dffeas \uUartSink|reg_data[13] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~28_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[13] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N13
dffeas \uUartSink|datao[13] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartSink|reg_data [13]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [13]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[13] .is_wysiwyg = "true";
defparam \uUartSink|datao[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N30
fiftyfivenm_lcell_comb \uUartCon|latchdata[13] (
// Equation(s):
// \uUartCon|latchdata [13] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartSink|datao [13])) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartCon|latchdata [13])))

	.dataa(\uUartSink|datao [13]),
	.datab(gnd),
	.datac(\uUartCon|latchdata [13]),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [13]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[13] .lut_mask = 16'hAAF0;
defparam \uUartCon|latchdata[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N0
fiftyfivenm_lcell_comb \uUartSink|uRxD|uRecieve|data[5] (
// Equation(s):
// \uUartSink|uRxD|uRecieve|data [5] = (\uUartSink|uRxD|uRecieve|RXDONE~1_combout  & ((GLOBAL(\uUartSink|uRxD|uRecieveBaudrate|Equal0~2clkctrl_outclk ) & (\uUartSink|uRxD|uRecieve|data [6])) # (!GLOBAL(\uUartSink|uRxD|uRecieveBaudrate|Equal0~2clkctrl_outclk 
// ) & ((\uUartSink|uRxD|uRecieve|data [5])))))

	.dataa(\uUartSink|uRxD|uRecieve|data [6]),
	.datab(\uUartSink|uRxD|uRecieve|data [5]),
	.datac(\uUartSink|uRxD|uRecieve|RXDONE~1_combout ),
	.datad(\uUartSink|uRxD|uRecieveBaudrate|Equal0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartSink|uRxD|uRecieve|data [5]),
	.cout());
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieve|data[5] .lut_mask = 16'hA0C0;
defparam \uUartSink|uRxD|uRecieve|data[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N22
fiftyfivenm_lcell_comb \uUartSink|uRxD|uRecieve|data[4] (
// Equation(s):
// \uUartSink|uRxD|uRecieve|data [4] = (\uUartSink|uRxD|uRecieve|RXDONE~1_combout  & ((GLOBAL(\uUartSink|uRxD|uRecieveBaudrate|Equal0~2clkctrl_outclk ) & (\uUartSink|uRxD|uRecieve|data [5])) # (!GLOBAL(\uUartSink|uRxD|uRecieveBaudrate|Equal0~2clkctrl_outclk 
// ) & ((\uUartSink|uRxD|uRecieve|data [4])))))

	.dataa(\uUartSink|uRxD|uRecieve|data [5]),
	.datab(\uUartSink|uRxD|uRecieve|RXDONE~1_combout ),
	.datac(\uUartSink|uRxD|uRecieve|data [4]),
	.datad(\uUartSink|uRxD|uRecieveBaudrate|Equal0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartSink|uRxD|uRecieve|data [4]),
	.cout());
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieve|data[4] .lut_mask = 16'h88C0;
defparam \uUartSink|uRxD|uRecieve|data[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N20
fiftyfivenm_lcell_comb \uUartSink|uRxD|uRecieve|data[3] (
// Equation(s):
// \uUartSink|uRxD|uRecieve|data [3] = (\uUartSink|uRxD|uRecieve|RXDONE~1_combout  & ((GLOBAL(\uUartSink|uRxD|uRecieveBaudrate|Equal0~2clkctrl_outclk ) & ((\uUartSink|uRxD|uRecieve|data [4]))) # 
// (!GLOBAL(\uUartSink|uRxD|uRecieveBaudrate|Equal0~2clkctrl_outclk ) & (\uUartSink|uRxD|uRecieve|data [3]))))

	.dataa(\uUartSink|uRxD|uRecieve|RXDONE~1_combout ),
	.datab(\uUartSink|uRxD|uRecieve|data [3]),
	.datac(\uUartSink|uRxD|uRecieve|data [4]),
	.datad(\uUartSink|uRxD|uRecieveBaudrate|Equal0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartSink|uRxD|uRecieve|data [3]),
	.cout());
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieve|data[3] .lut_mask = 16'hA088;
defparam \uUartSink|uRxD|uRecieve|data[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N18
fiftyfivenm_lcell_comb \uUartSink|uRxD|uRecieve|data[2] (
// Equation(s):
// \uUartSink|uRxD|uRecieve|data [2] = (\uUartSink|uRxD|uRecieve|RXDONE~1_combout  & ((GLOBAL(\uUartSink|uRxD|uRecieveBaudrate|Equal0~2clkctrl_outclk ) & (\uUartSink|uRxD|uRecieve|data [3])) # (!GLOBAL(\uUartSink|uRxD|uRecieveBaudrate|Equal0~2clkctrl_outclk 
// ) & ((\uUartSink|uRxD|uRecieve|data [2])))))

	.dataa(\uUartSink|uRxD|uRecieve|data [3]),
	.datab(\uUartSink|uRxD|uRecieve|data [2]),
	.datac(\uUartSink|uRxD|uRecieve|RXDONE~1_combout ),
	.datad(\uUartSink|uRxD|uRecieveBaudrate|Equal0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartSink|uRxD|uRecieve|data [2]),
	.cout());
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieve|data[2] .lut_mask = 16'hA0C0;
defparam \uUartSink|uRxD|uRecieve|data[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N24
fiftyfivenm_lcell_comb \uUartSink|uRxD|uRecieve|data[1] (
// Equation(s):
// \uUartSink|uRxD|uRecieve|data [1] = (\uUartSink|uRxD|uRecieve|RXDONE~1_combout  & ((GLOBAL(\uUartSink|uRxD|uRecieveBaudrate|Equal0~2clkctrl_outclk ) & (\uUartSink|uRxD|uRecieve|data [2])) # (!GLOBAL(\uUartSink|uRxD|uRecieveBaudrate|Equal0~2clkctrl_outclk 
// ) & ((\uUartSink|uRxD|uRecieve|data [1])))))

	.dataa(\uUartSink|uRxD|uRecieve|data [2]),
	.datab(\uUartSink|uRxD|uRecieve|data [1]),
	.datac(\uUartSink|uRxD|uRecieve|RXDONE~1_combout ),
	.datad(\uUartSink|uRxD|uRecieveBaudrate|Equal0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartSink|uRxD|uRecieve|data [1]),
	.cout());
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieve|data[1] .lut_mask = 16'hA0C0;
defparam \uUartSink|uRxD|uRecieve|data[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N26
fiftyfivenm_lcell_comb \uUartSink|uRxD|uRecieve|rxdata~0 (
// Equation(s):
// \uUartSink|uRxD|uRecieve|rxdata~0_combout  = (\reset~input_o  & \uUartSink|uRxD|uRecieve|data [1])

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|uRxD|uRecieve|data [1]),
	.cin(gnd),
	.combout(\uUartSink|uRxD|uRecieve|rxdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieve|rxdata~0 .lut_mask = 16'hAA00;
defparam \uUartSink|uRxD|uRecieve|rxdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N27
dffeas \uUartSink|uRxD|uRecieve|rxdata[0] (
	.clk(\uUartSink|uRxD|uRecieveBaudrate|BREAK~clkctrl_outclk ),
	.d(\uUartSink|uRxD|uRecieve|rxdata~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|uRxD|uRecieve|rxdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieve|rxdata[0] .is_wysiwyg = "true";
defparam \uUartSink|uRxD|uRecieve|rxdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N22
fiftyfivenm_lcell_comb \uUartSink|reg_data~39 (
// Equation(s):
// \uUartSink|reg_data~39_combout  = (\uUartSink|uRxD|uRecieve|rxdata [0] & !\rtl~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\uUartSink|uRxD|uRecieve|rxdata [0]),
	.datad(\rtl~0_combout ),
	.cin(gnd),
	.combout(\uUartSink|reg_data~39_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~39 .lut_mask = 16'h00F0;
defparam \uUartSink|reg_data~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N23
dffeas \uUartSink|reg_data[56] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~39_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [56]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[56] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N12
fiftyfivenm_lcell_comb \uUartSink|reg_data~47 (
// Equation(s):
// \uUartSink|reg_data~47_combout  = (\uUartSink|reg_data [56] & !\rtl~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\uUartSink|reg_data [56]),
	.datad(\rtl~0_combout ),
	.cin(gnd),
	.combout(\uUartSink|reg_data~47_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~47 .lut_mask = 16'h00F0;
defparam \uUartSink|reg_data~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N13
dffeas \uUartSink|reg_data[48] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~47_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [48]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[48] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N2
fiftyfivenm_lcell_comb \uUartSink|reg_data~56 (
// Equation(s):
// \uUartSink|reg_data~56_combout  = (!\rtl~0_combout  & \uUartSink|reg_data [48])

	.dataa(\rtl~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|reg_data [48]),
	.cin(gnd),
	.combout(\uUartSink|reg_data~56_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~56 .lut_mask = 16'h5500;
defparam \uUartSink|reg_data~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N3
dffeas \uUartSink|reg_data[40] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~56_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [40]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[40] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N10
fiftyfivenm_lcell_comb \uUartSink|reg_data~48 (
// Equation(s):
// \uUartSink|reg_data~48_combout  = (!\rtl~0_combout  & \uUartSink|reg_data [40])

	.dataa(\rtl~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|reg_data [40]),
	.cin(gnd),
	.combout(\uUartSink|reg_data~48_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~48 .lut_mask = 16'h5500;
defparam \uUartSink|reg_data~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N11
dffeas \uUartSink|reg_data[32] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~48_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [32]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[32] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N26
fiftyfivenm_lcell_comb \uUartSink|reg_data~7 (
// Equation(s):
// \uUartSink|reg_data~7_combout  = (!\rtl~0_combout  & \uUartSink|reg_data [32])

	.dataa(\rtl~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|reg_data [32]),
	.cin(gnd),
	.combout(\uUartSink|reg_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~7 .lut_mask = 16'h5500;
defparam \uUartSink|reg_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N27
dffeas \uUartSink|reg_data[24] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~7_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[24] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N6
fiftyfivenm_lcell_comb \uUartSink|reg_data~31 (
// Equation(s):
// \uUartSink|reg_data~31_combout  = (\uUartSink|reg_data [24] & !\rtl~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\uUartSink|reg_data [24]),
	.datad(\rtl~0_combout ),
	.cin(gnd),
	.combout(\uUartSink|reg_data~31_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~31 .lut_mask = 16'h00F0;
defparam \uUartSink|reg_data~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N7
dffeas \uUartSink|reg_data[16] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~31_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[16] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N24
fiftyfivenm_lcell_comb \uUartSink|datao[16]~feeder (
// Equation(s):
// \uUartSink|datao[16]~feeder_combout  = \uUartSink|reg_data [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|reg_data [16]),
	.cin(gnd),
	.combout(\uUartSink|datao[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|datao[16]~feeder .lut_mask = 16'hFF00;
defparam \uUartSink|datao[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N25
dffeas \uUartSink|datao[16] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\uUartSink|datao[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [16]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[16] .is_wysiwyg = "true";
defparam \uUartSink|datao[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N2
fiftyfivenm_lcell_comb \uUartCon|latchdata[16] (
// Equation(s):
// \uUartCon|latchdata [16] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartSink|datao [16])) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartCon|latchdata [16])))

	.dataa(gnd),
	.datab(\uUartSink|datao [16]),
	.datac(\uUartSink|oDONE~2clkctrl_outclk ),
	.datad(\uUartCon|latchdata [16]),
	.cin(gnd),
	.combout(\uUartCon|latchdata [16]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[16] .lut_mask = 16'hCFC0;
defparam \uUartCon|latchdata[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N0
fiftyfivenm_lcell_comb \uUartCon|o_gpio~8 (
// Equation(s):
// \uUartCon|o_gpio~8_combout  = (!\uUartCon|latchdata [15] & (!\uUartCon|latchdata [14] & (!\uUartCon|latchdata [13] & !\uUartCon|latchdata [16])))

	.dataa(\uUartCon|latchdata [15]),
	.datab(\uUartCon|latchdata [14]),
	.datac(\uUartCon|latchdata [13]),
	.datad(\uUartCon|latchdata [16]),
	.cin(gnd),
	.combout(\uUartCon|o_gpio~8_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|o_gpio~8 .lut_mask = 16'h0001;
defparam \uUartCon|o_gpio~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N2
fiftyfivenm_lcell_comb \uUartSink|uRxD|uRecieve|rxdata~4 (
// Equation(s):
// \uUartSink|uRxD|uRecieve|rxdata~4_combout  = (\reset~input_o  & \uUartSink|uRxD|uRecieve|data [5])

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|uRxD|uRecieve|data [5]),
	.cin(gnd),
	.combout(\uUartSink|uRxD|uRecieve|rxdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieve|rxdata~4 .lut_mask = 16'hAA00;
defparam \uUartSink|uRxD|uRecieve|rxdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N3
dffeas \uUartSink|uRxD|uRecieve|rxdata[4] (
	.clk(\uUartSink|uRxD|uRecieveBaudrate|BREAK~clkctrl_outclk ),
	.d(\uUartSink|uRxD|uRecieve|rxdata~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|uRxD|uRecieve|rxdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieve|rxdata[4] .is_wysiwyg = "true";
defparam \uUartSink|uRxD|uRecieve|rxdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N14
fiftyfivenm_lcell_comb \uUartSink|reg_data~43 (
// Equation(s):
// \uUartSink|reg_data~43_combout  = (!\rtl~0_combout  & \uUartSink|uRxD|uRecieve|rxdata [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rtl~0_combout ),
	.datad(\uUartSink|uRxD|uRecieve|rxdata [4]),
	.cin(gnd),
	.combout(\uUartSink|reg_data~43_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~43 .lut_mask = 16'h0F00;
defparam \uUartSink|reg_data~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N15
dffeas \uUartSink|reg_data[60] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~43_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [60]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[60] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N20
fiftyfivenm_lcell_comb \uUartSink|reg_data~35 (
// Equation(s):
// \uUartSink|reg_data~35_combout  = (\uUartSink|reg_data [60] & !\rtl~0_combout )

	.dataa(gnd),
	.datab(\uUartSink|reg_data [60]),
	.datac(\rtl~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uUartSink|reg_data~35_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~35 .lut_mask = 16'h0C0C;
defparam \uUartSink|reg_data~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N21
dffeas \uUartSink|reg_data[52] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~35_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [52]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[52] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N18
fiftyfivenm_lcell_comb \uUartSink|reg_data~60 (
// Equation(s):
// \uUartSink|reg_data~60_combout  = (!\rtl~0_combout  & \uUartSink|reg_data [52])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rtl~0_combout ),
	.datad(\uUartSink|reg_data [52]),
	.cin(gnd),
	.combout(\uUartSink|reg_data~60_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~60 .lut_mask = 16'h0F00;
defparam \uUartSink|reg_data~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N19
dffeas \uUartSink|reg_data[44] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~60_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [44]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[44] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N24
fiftyfivenm_lcell_comb \uUartSink|reg_data~52 (
// Equation(s):
// \uUartSink|reg_data~52_combout  = (!\rtl~0_combout  & \uUartSink|reg_data [44])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rtl~0_combout ),
	.datad(\uUartSink|reg_data [44]),
	.cin(gnd),
	.combout(\uUartSink|reg_data~52_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~52 .lut_mask = 16'h0F00;
defparam \uUartSink|reg_data~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N25
dffeas \uUartSink|reg_data[36] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~52_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [36]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[36] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N2
fiftyfivenm_lcell_comb \uUartSink|reg_data~11 (
// Equation(s):
// \uUartSink|reg_data~11_combout  = (!\rtl~0_combout  & \uUartSink|reg_data [36])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rtl~0_combout ),
	.datad(\uUartSink|reg_data [36]),
	.cin(gnd),
	.combout(\uUartSink|reg_data~11_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~11 .lut_mask = 16'h0F00;
defparam \uUartSink|reg_data~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N3
dffeas \uUartSink|reg_data[28] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~11_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[28] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N16
fiftyfivenm_lcell_comb \uUartSink|reg_data~3 (
// Equation(s):
// \uUartSink|reg_data~3_combout  = (!\rtl~0_combout  & \uUartSink|reg_data [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rtl~0_combout ),
	.datad(\uUartSink|reg_data [28]),
	.cin(gnd),
	.combout(\uUartSink|reg_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~3 .lut_mask = 16'h0F00;
defparam \uUartSink|reg_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N17
dffeas \uUartSink|reg_data[20] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~3_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[20] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N10
fiftyfivenm_lcell_comb \uUartSink|reg_data~27 (
// Equation(s):
// \uUartSink|reg_data~27_combout  = (!\rtl~0_combout  & \uUartSink|reg_data [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rtl~0_combout ),
	.datad(\uUartSink|reg_data [20]),
	.cin(gnd),
	.combout(\uUartSink|reg_data~27_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~27 .lut_mask = 16'h0F00;
defparam \uUartSink|reg_data~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N11
dffeas \uUartSink|reg_data[12] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~27_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[12] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N30
fiftyfivenm_lcell_comb \uUartSink|datao[12]~feeder (
// Equation(s):
// \uUartSink|datao[12]~feeder_combout  = \uUartSink|reg_data [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|reg_data [12]),
	.cin(gnd),
	.combout(\uUartSink|datao[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|datao[12]~feeder .lut_mask = 16'hFF00;
defparam \uUartSink|datao[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N31
dffeas \uUartSink|datao[12] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\uUartSink|datao[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [12]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[12] .is_wysiwyg = "true";
defparam \uUartSink|datao[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N20
fiftyfivenm_lcell_comb \uUartCon|latchdata[12] (
// Equation(s):
// \uUartCon|latchdata [12] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartSink|datao [12])) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartCon|latchdata [12])))

	.dataa(\uUartSink|datao [12]),
	.datab(gnd),
	.datac(\uUartCon|latchdata [12]),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [12]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[12] .lut_mask = 16'hAAF0;
defparam \uUartCon|latchdata[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N28
fiftyfivenm_lcell_comb \uUartSink|uRxD|uRecieve|rxdata~1 (
// Equation(s):
// \uUartSink|uRxD|uRecieve|rxdata~1_combout  = (\reset~input_o  & \uUartSink|uRxD|uRecieve|data [2])

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|uRxD|uRecieve|data [2]),
	.cin(gnd),
	.combout(\uUartSink|uRxD|uRecieve|rxdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieve|rxdata~1 .lut_mask = 16'hAA00;
defparam \uUartSink|uRxD|uRecieve|rxdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N29
dffeas \uUartSink|uRxD|uRecieve|rxdata[1] (
	.clk(\uUartSink|uRxD|uRecieveBaudrate|BREAK~clkctrl_outclk ),
	.d(\uUartSink|uRxD|uRecieve|rxdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|uRxD|uRecieve|rxdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieve|rxdata[1] .is_wysiwyg = "true";
defparam \uUartSink|uRxD|uRecieve|rxdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N26
fiftyfivenm_lcell_comb \uUartSink|reg_data~40 (
// Equation(s):
// \uUartSink|reg_data~40_combout  = (!\rtl~0_combout  & \uUartSink|uRxD|uRecieve|rxdata [1])

	.dataa(\rtl~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|uRxD|uRecieve|rxdata [1]),
	.cin(gnd),
	.combout(\uUartSink|reg_data~40_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~40 .lut_mask = 16'h5500;
defparam \uUartSink|reg_data~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N27
dffeas \uUartSink|reg_data[57] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~40_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [57]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[57] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N24
fiftyfivenm_lcell_comb \uUartSink|reg_data~32 (
// Equation(s):
// \uUartSink|reg_data~32_combout  = (\uUartSink|reg_data [57] & !\rtl~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\uUartSink|reg_data [57]),
	.datad(\rtl~0_combout ),
	.cin(gnd),
	.combout(\uUartSink|reg_data~32_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~32 .lut_mask = 16'h00F0;
defparam \uUartSink|reg_data~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N25
dffeas \uUartSink|reg_data[49] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~32_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [49]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[49] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N14
fiftyfivenm_lcell_comb \uUartSink|reg_data~57 (
// Equation(s):
// \uUartSink|reg_data~57_combout  = (!\rtl~0_combout  & \uUartSink|reg_data [49])

	.dataa(\rtl~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|reg_data [49]),
	.cin(gnd),
	.combout(\uUartSink|reg_data~57_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~57 .lut_mask = 16'h5500;
defparam \uUartSink|reg_data~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N15
dffeas \uUartSink|reg_data[41] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~57_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [41]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[41] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N12
fiftyfivenm_lcell_comb \uUartSink|reg_data~49 (
// Equation(s):
// \uUartSink|reg_data~49_combout  = (\uUartSink|reg_data [41] & !\rtl~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\uUartSink|reg_data [41]),
	.datad(\rtl~0_combout ),
	.cin(gnd),
	.combout(\uUartSink|reg_data~49_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~49 .lut_mask = 16'h00F0;
defparam \uUartSink|reg_data~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N13
dffeas \uUartSink|reg_data[33] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~49_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [33]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[33] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N18
fiftyfivenm_lcell_comb \uUartSink|reg_data~8 (
// Equation(s):
// \uUartSink|reg_data~8_combout  = (!\rtl~0_combout  & \uUartSink|reg_data [33])

	.dataa(\rtl~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|reg_data [33]),
	.cin(gnd),
	.combout(\uUartSink|reg_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~8 .lut_mask = 16'h5500;
defparam \uUartSink|reg_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N19
dffeas \uUartSink|reg_data[25] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~8_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[25] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N0
fiftyfivenm_lcell_comb \uUartSink|reg_data~0 (
// Equation(s):
// \uUartSink|reg_data~0_combout  = (!\rtl~0_combout  & \uUartSink|reg_data [25])

	.dataa(\rtl~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|reg_data [25]),
	.cin(gnd),
	.combout(\uUartSink|reg_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~0 .lut_mask = 16'h5500;
defparam \uUartSink|reg_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N1
dffeas \uUartSink|reg_data[17] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~0_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[17] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N22
fiftyfivenm_lcell_comb \uUartSink|reg_data~24 (
// Equation(s):
// \uUartSink|reg_data~24_combout  = (!\rtl~0_combout  & \uUartSink|reg_data [17])

	.dataa(\rtl~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|reg_data [17]),
	.cin(gnd),
	.combout(\uUartSink|reg_data~24_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~24 .lut_mask = 16'h5500;
defparam \uUartSink|reg_data~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N23
dffeas \uUartSink|reg_data[9] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~24_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[9] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N29
dffeas \uUartSink|datao[9] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartSink|reg_data [9]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [9]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[9] .is_wysiwyg = "true";
defparam \uUartSink|datao[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N28
fiftyfivenm_lcell_comb \uUartCon|latchdata[9] (
// Equation(s):
// \uUartCon|latchdata [9] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartSink|datao [9])) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartCon|latchdata [9])))

	.dataa(\uUartSink|datao [9]),
	.datab(\uUartCon|latchdata [9]),
	.datac(gnd),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [9]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[9] .lut_mask = 16'hAACC;
defparam \uUartCon|latchdata[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N30
fiftyfivenm_lcell_comb \uUartSink|uRxD|uRecieve|rxdata~2 (
// Equation(s):
// \uUartSink|uRxD|uRecieve|rxdata~2_combout  = (\reset~input_o  & \uUartSink|uRxD|uRecieve|data [3])

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|uRxD|uRecieve|data [3]),
	.cin(gnd),
	.combout(\uUartSink|uRxD|uRecieve|rxdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieve|rxdata~2 .lut_mask = 16'hAA00;
defparam \uUartSink|uRxD|uRecieve|rxdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N31
dffeas \uUartSink|uRxD|uRecieve|rxdata[2] (
	.clk(\uUartSink|uRxD|uRecieveBaudrate|BREAK~clkctrl_outclk ),
	.d(\uUartSink|uRxD|uRecieve|rxdata~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|uRxD|uRecieve|rxdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieve|rxdata[2] .is_wysiwyg = "true";
defparam \uUartSink|uRxD|uRecieve|rxdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N18
fiftyfivenm_lcell_comb \uUartSink|reg_data~41 (
// Equation(s):
// \uUartSink|reg_data~41_combout  = (!\rtl~0_combout  & \uUartSink|uRxD|uRecieve|rxdata [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rtl~0_combout ),
	.datad(\uUartSink|uRxD|uRecieve|rxdata [2]),
	.cin(gnd),
	.combout(\uUartSink|reg_data~41_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~41 .lut_mask = 16'h0F00;
defparam \uUartSink|reg_data~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N19
dffeas \uUartSink|reg_data[58] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~41_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [58]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[58] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N14
fiftyfivenm_lcell_comb \uUartSink|reg_data~33 (
// Equation(s):
// \uUartSink|reg_data~33_combout  = (\uUartSink|reg_data [58] & !\rtl~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\uUartSink|reg_data [58]),
	.datad(\rtl~0_combout ),
	.cin(gnd),
	.combout(\uUartSink|reg_data~33_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~33 .lut_mask = 16'h00F0;
defparam \uUartSink|reg_data~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N15
dffeas \uUartSink|reg_data[50] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~33_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [50]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[50] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N16
fiftyfivenm_lcell_comb \uUartSink|reg_data~58 (
// Equation(s):
// \uUartSink|reg_data~58_combout  = (\uUartSink|reg_data [50] & !\rtl~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\uUartSink|reg_data [50]),
	.datad(\rtl~0_combout ),
	.cin(gnd),
	.combout(\uUartSink|reg_data~58_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~58 .lut_mask = 16'h00F0;
defparam \uUartSink|reg_data~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N17
dffeas \uUartSink|reg_data[42] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~58_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [42]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[42] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N10
fiftyfivenm_lcell_comb \uUartSink|reg_data~50 (
// Equation(s):
// \uUartSink|reg_data~50_combout  = (!\rtl~0_combout  & \uUartSink|reg_data [42])

	.dataa(gnd),
	.datab(\rtl~0_combout ),
	.datac(gnd),
	.datad(\uUartSink|reg_data [42]),
	.cin(gnd),
	.combout(\uUartSink|reg_data~50_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~50 .lut_mask = 16'h3300;
defparam \uUartSink|reg_data~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N11
dffeas \uUartSink|reg_data[34] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~50_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [34]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[34] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N22
fiftyfivenm_lcell_comb \uUartSink|reg_data~9 (
// Equation(s):
// \uUartSink|reg_data~9_combout  = (!\rtl~0_combout  & \uUartSink|reg_data [34])

	.dataa(gnd),
	.datab(\rtl~0_combout ),
	.datac(gnd),
	.datad(\uUartSink|reg_data [34]),
	.cin(gnd),
	.combout(\uUartSink|reg_data~9_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~9 .lut_mask = 16'h3300;
defparam \uUartSink|reg_data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N23
dffeas \uUartSink|reg_data[26] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~9_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[26] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N18
fiftyfivenm_lcell_comb \uUartSink|reg_data~1 (
// Equation(s):
// \uUartSink|reg_data~1_combout  = (\uUartSink|reg_data [26] & !\rtl~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\uUartSink|reg_data [26]),
	.datad(\rtl~0_combout ),
	.cin(gnd),
	.combout(\uUartSink|reg_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~1 .lut_mask = 16'h00F0;
defparam \uUartSink|reg_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N19
dffeas \uUartSink|reg_data[18] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~1_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[18] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N28
fiftyfivenm_lcell_comb \uUartSink|reg_data~25 (
// Equation(s):
// \uUartSink|reg_data~25_combout  = (!\rtl~0_combout  & \uUartSink|reg_data [18])

	.dataa(gnd),
	.datab(\rtl~0_combout ),
	.datac(gnd),
	.datad(\uUartSink|reg_data [18]),
	.cin(gnd),
	.combout(\uUartSink|reg_data~25_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~25 .lut_mask = 16'h3300;
defparam \uUartSink|reg_data~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N29
dffeas \uUartSink|reg_data[10] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~25_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[10] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N0
fiftyfivenm_lcell_comb \uUartSink|datao[10]~feeder (
// Equation(s):
// \uUartSink|datao[10]~feeder_combout  = \uUartSink|reg_data [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|reg_data [10]),
	.cin(gnd),
	.combout(\uUartSink|datao[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|datao[10]~feeder .lut_mask = 16'hFF00;
defparam \uUartSink|datao[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N1
dffeas \uUartSink|datao[10] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\uUartSink|datao[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [10]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[10] .is_wysiwyg = "true";
defparam \uUartSink|datao[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N0
fiftyfivenm_lcell_comb \uUartCon|latchdata[10] (
// Equation(s):
// \uUartCon|latchdata [10] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartSink|datao [10])) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartCon|latchdata [10])))

	.dataa(gnd),
	.datab(\uUartSink|datao [10]),
	.datac(\uUartCon|latchdata [10]),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [10]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[10] .lut_mask = 16'hCCF0;
defparam \uUartCon|latchdata[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N16
fiftyfivenm_lcell_comb \uUartSink|uRxD|uRecieve|rxdata~3 (
// Equation(s):
// \uUartSink|uRxD|uRecieve|rxdata~3_combout  = (\uUartSink|uRxD|uRecieve|data [4] & \reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\uUartSink|uRxD|uRecieve|data [4]),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\uUartSink|uRxD|uRecieve|rxdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieve|rxdata~3 .lut_mask = 16'hF000;
defparam \uUartSink|uRxD|uRecieve|rxdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N17
dffeas \uUartSink|uRxD|uRecieve|rxdata[3] (
	.clk(\uUartSink|uRxD|uRecieveBaudrate|BREAK~clkctrl_outclk ),
	.d(\uUartSink|uRxD|uRecieve|rxdata~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|uRxD|uRecieve|rxdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|uRxD|uRecieve|rxdata[3] .is_wysiwyg = "true";
defparam \uUartSink|uRxD|uRecieve|rxdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N16
fiftyfivenm_lcell_comb \uUartSink|reg_data~42 (
// Equation(s):
// \uUartSink|reg_data~42_combout  = (!\rtl~0_combout  & \uUartSink|uRxD|uRecieve|rxdata [3])

	.dataa(gnd),
	.datab(\rtl~0_combout ),
	.datac(gnd),
	.datad(\uUartSink|uRxD|uRecieve|rxdata [3]),
	.cin(gnd),
	.combout(\uUartSink|reg_data~42_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~42 .lut_mask = 16'h3300;
defparam \uUartSink|reg_data~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N17
dffeas \uUartSink|reg_data[59] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~42_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [59]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[59] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N6
fiftyfivenm_lcell_comb \uUartSink|reg_data~34 (
// Equation(s):
// \uUartSink|reg_data~34_combout  = (!\rtl~0_combout  & \uUartSink|reg_data [59])

	.dataa(gnd),
	.datab(\rtl~0_combout ),
	.datac(gnd),
	.datad(\uUartSink|reg_data [59]),
	.cin(gnd),
	.combout(\uUartSink|reg_data~34_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~34 .lut_mask = 16'h3300;
defparam \uUartSink|reg_data~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N7
dffeas \uUartSink|reg_data[51] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~34_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [51]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[51] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N14
fiftyfivenm_lcell_comb \uUartSink|reg_data~59 (
// Equation(s):
// \uUartSink|reg_data~59_combout  = (!\rtl~0_combout  & \uUartSink|reg_data [51])

	.dataa(gnd),
	.datab(\rtl~0_combout ),
	.datac(gnd),
	.datad(\uUartSink|reg_data [51]),
	.cin(gnd),
	.combout(\uUartSink|reg_data~59_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~59 .lut_mask = 16'h3300;
defparam \uUartSink|reg_data~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N15
dffeas \uUartSink|reg_data[43] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~59_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [43]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[43] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N20
fiftyfivenm_lcell_comb \uUartSink|reg_data~51 (
// Equation(s):
// \uUartSink|reg_data~51_combout  = (\uUartSink|reg_data [43] & !\rtl~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\uUartSink|reg_data [43]),
	.datad(\rtl~0_combout ),
	.cin(gnd),
	.combout(\uUartSink|reg_data~51_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~51 .lut_mask = 16'h00F0;
defparam \uUartSink|reg_data~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N21
dffeas \uUartSink|reg_data[35] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~51_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [35]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[35] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N24
fiftyfivenm_lcell_comb \uUartSink|reg_data~10 (
// Equation(s):
// \uUartSink|reg_data~10_combout  = (!\rtl~0_combout  & \uUartSink|reg_data [35])

	.dataa(gnd),
	.datab(\rtl~0_combout ),
	.datac(gnd),
	.datad(\uUartSink|reg_data [35]),
	.cin(gnd),
	.combout(\uUartSink|reg_data~10_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~10 .lut_mask = 16'h3300;
defparam \uUartSink|reg_data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N25
dffeas \uUartSink|reg_data[27] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~10_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[27] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N4
fiftyfivenm_lcell_comb \uUartSink|reg_data~2 (
// Equation(s):
// \uUartSink|reg_data~2_combout  = (!\rtl~0_combout  & \uUartSink|reg_data [27])

	.dataa(gnd),
	.datab(\rtl~0_combout ),
	.datac(gnd),
	.datad(\uUartSink|reg_data [27]),
	.cin(gnd),
	.combout(\uUartSink|reg_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~2 .lut_mask = 16'h3300;
defparam \uUartSink|reg_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N5
dffeas \uUartSink|reg_data[19] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~2_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[19] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N0
fiftyfivenm_lcell_comb \uUartSink|reg_data~26 (
// Equation(s):
// \uUartSink|reg_data~26_combout  = (!\rtl~0_combout  & \uUartSink|reg_data [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rtl~0_combout ),
	.datad(\uUartSink|reg_data [19]),
	.cin(gnd),
	.combout(\uUartSink|reg_data~26_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~26 .lut_mask = 16'h0F00;
defparam \uUartSink|reg_data~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N1
dffeas \uUartSink|reg_data[11] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~26_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[11] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N28
fiftyfivenm_lcell_comb \uUartSink|datao[11]~feeder (
// Equation(s):
// \uUartSink|datao[11]~feeder_combout  = \uUartSink|reg_data [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|reg_data [11]),
	.cin(gnd),
	.combout(\uUartSink|datao[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|datao[11]~feeder .lut_mask = 16'hFF00;
defparam \uUartSink|datao[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N29
dffeas \uUartSink|datao[11] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\uUartSink|datao[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [11]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[11] .is_wysiwyg = "true";
defparam \uUartSink|datao[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N2
fiftyfivenm_lcell_comb \uUartCon|latchdata[11] (
// Equation(s):
// \uUartCon|latchdata [11] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartSink|datao [11]))) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartCon|latchdata [11]))

	.dataa(gnd),
	.datab(\uUartCon|latchdata [11]),
	.datac(\uUartSink|datao [11]),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [11]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[11] .lut_mask = 16'hF0CC;
defparam \uUartCon|latchdata[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N16
fiftyfivenm_lcell_comb \uUartCon|o_gpio~7 (
// Equation(s):
// \uUartCon|o_gpio~7_combout  = (!\uUartCon|latchdata [12] & (!\uUartCon|latchdata [9] & (!\uUartCon|latchdata [10] & !\uUartCon|latchdata [11])))

	.dataa(\uUartCon|latchdata [12]),
	.datab(\uUartCon|latchdata [9]),
	.datac(\uUartCon|latchdata [10]),
	.datad(\uUartCon|latchdata [11]),
	.cin(gnd),
	.combout(\uUartCon|o_gpio~7_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|o_gpio~7 .lut_mask = 16'h0001;
defparam \uUartCon|o_gpio~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N28
fiftyfivenm_lcell_comb \uUartSink|reg_data~20 (
// Equation(s):
// \uUartSink|reg_data~20_combout  = (\uUartSink|reg_data [13] & !\rtl~0_combout )

	.dataa(\uUartSink|reg_data [13]),
	.datab(gnd),
	.datac(\rtl~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uUartSink|reg_data~20_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~20 .lut_mask = 16'h0A0A;
defparam \uUartSink|reg_data~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N29
dffeas \uUartSink|reg_data[5] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~20_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[5] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N4
fiftyfivenm_lcell_comb \uUartSink|datao[5]~feeder (
// Equation(s):
// \uUartSink|datao[5]~feeder_combout  = \uUartSink|reg_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|reg_data [5]),
	.cin(gnd),
	.combout(\uUartSink|datao[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|datao[5]~feeder .lut_mask = 16'hFF00;
defparam \uUartSink|datao[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N5
dffeas \uUartSink|datao[5] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\uUartSink|datao[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[5] .is_wysiwyg = "true";
defparam \uUartSink|datao[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N16
fiftyfivenm_lcell_comb \uUartCon|latchdata[5] (
// Equation(s):
// \uUartCon|latchdata [5] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartSink|datao [5])) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartCon|latchdata [5])))

	.dataa(\uUartSink|datao [5]),
	.datab(\uUartCon|latchdata [5]),
	.datac(gnd),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [5]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[5] .lut_mask = 16'hAACC;
defparam \uUartCon|latchdata[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N4
fiftyfivenm_lcell_comb \uUartSink|reg_data~22 (
// Equation(s):
// \uUartSink|reg_data~22_combout  = (!\rtl~0_combout  & \uUartSink|reg_data [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rtl~0_combout ),
	.datad(\uUartSink|reg_data [15]),
	.cin(gnd),
	.combout(\uUartSink|reg_data~22_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~22 .lut_mask = 16'h0F00;
defparam \uUartSink|reg_data~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N5
dffeas \uUartSink|reg_data[7] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~22_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[7] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N13
dffeas \uUartSink|datao[7] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartSink|reg_data [7]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[7] .is_wysiwyg = "true";
defparam \uUartSink|datao[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N30
fiftyfivenm_lcell_comb \uUartCon|latchdata[7] (
// Equation(s):
// \uUartCon|latchdata [7] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartSink|datao [7])) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartCon|latchdata [7])))

	.dataa(\uUartSink|datao [7]),
	.datab(gnd),
	.datac(\uUartCon|latchdata [7]),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [7]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[7] .lut_mask = 16'hAAF0;
defparam \uUartCon|latchdata[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N4
fiftyfivenm_lcell_comb \uUartSink|reg_data~23 (
// Equation(s):
// \uUartSink|reg_data~23_combout  = (!\rtl~0_combout  & \uUartSink|reg_data [16])

	.dataa(\rtl~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|reg_data [16]),
	.cin(gnd),
	.combout(\uUartSink|reg_data~23_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~23 .lut_mask = 16'h5500;
defparam \uUartSink|reg_data~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N5
dffeas \uUartSink|reg_data[8] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~23_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[8] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y18_N9
dffeas \uUartSink|datao[8] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartSink|reg_data [8]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[8] .is_wysiwyg = "true";
defparam \uUartSink|datao[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N30
fiftyfivenm_lcell_comb \uUartCon|latchdata[8] (
// Equation(s):
// \uUartCon|latchdata [8] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartSink|datao [8])) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartCon|latchdata [8])))

	.dataa(\uUartSink|datao [8]),
	.datab(gnd),
	.datac(\uUartCon|latchdata [8]),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [8]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[8] .lut_mask = 16'hAAF0;
defparam \uUartCon|latchdata[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N12
fiftyfivenm_lcell_comb \uUartSink|reg_data~21 (
// Equation(s):
// \uUartSink|reg_data~21_combout  = (!\rtl~0_combout  & \uUartSink|reg_data [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rtl~0_combout ),
	.datad(\uUartSink|reg_data [14]),
	.cin(gnd),
	.combout(\uUartSink|reg_data~21_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~21 .lut_mask = 16'h0F00;
defparam \uUartSink|reg_data~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N13
dffeas \uUartSink|reg_data[6] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~21_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[6] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N22
fiftyfivenm_lcell_comb \uUartSink|datao[6]~feeder (
// Equation(s):
// \uUartSink|datao[6]~feeder_combout  = \uUartSink|reg_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|reg_data [6]),
	.cin(gnd),
	.combout(\uUartSink|datao[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|datao[6]~feeder .lut_mask = 16'hFF00;
defparam \uUartSink|datao[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N23
dffeas \uUartSink|datao[6] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\uUartSink|datao[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[6] .is_wysiwyg = "true";
defparam \uUartSink|datao[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N20
fiftyfivenm_lcell_comb \uUartCon|latchdata[6] (
// Equation(s):
// \uUartCon|latchdata [6] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartSink|datao [6]))) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartCon|latchdata [6]))

	.dataa(gnd),
	.datab(\uUartCon|latchdata [6]),
	.datac(\uUartSink|datao [6]),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [6]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[6] .lut_mask = 16'hF0CC;
defparam \uUartCon|latchdata[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N24
fiftyfivenm_lcell_comb \uUartCon|o_gpio~6 (
// Equation(s):
// \uUartCon|o_gpio~6_combout  = (!\uUartCon|latchdata [5] & (!\uUartCon|latchdata [7] & (!\uUartCon|latchdata [8] & !\uUartCon|latchdata [6])))

	.dataa(\uUartCon|latchdata [5]),
	.datab(\uUartCon|latchdata [7]),
	.datac(\uUartCon|latchdata [8]),
	.datad(\uUartCon|latchdata [6]),
	.cin(gnd),
	.combout(\uUartCon|o_gpio~6_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|o_gpio~6 .lut_mask = 16'h0001;
defparam \uUartCon|o_gpio~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N20
fiftyfivenm_lcell_comb \uUartSink|reg_data~16 (
// Equation(s):
// \uUartSink|reg_data~16_combout  = (\uUartSink|reg_data [9] & !\rtl~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\uUartSink|reg_data [9]),
	.datad(\rtl~0_combout ),
	.cin(gnd),
	.combout(\uUartSink|reg_data~16_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~16 .lut_mask = 16'h00F0;
defparam \uUartSink|reg_data~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N21
dffeas \uUartSink|reg_data[1] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~16_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[1] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N3
dffeas \uUartSink|datao[1] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartSink|reg_data [1]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[1] .is_wysiwyg = "true";
defparam \uUartSink|datao[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N14
fiftyfivenm_lcell_comb \uUartCon|latchdata[1] (
// Equation(s):
// \uUartCon|latchdata [1] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartSink|datao [1])) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartCon|latchdata [1])))

	.dataa(gnd),
	.datab(\uUartSink|datao [1]),
	.datac(\uUartCon|latchdata [1]),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [1]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[1] .lut_mask = 16'hCCF0;
defparam \uUartCon|latchdata[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N2
fiftyfivenm_lcell_comb \uUartSink|reg_data~17 (
// Equation(s):
// \uUartSink|reg_data~17_combout  = (!\rtl~0_combout  & \uUartSink|reg_data [10])

	.dataa(gnd),
	.datab(\rtl~0_combout ),
	.datac(gnd),
	.datad(\uUartSink|reg_data [10]),
	.cin(gnd),
	.combout(\uUartSink|reg_data~17_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~17 .lut_mask = 16'h3300;
defparam \uUartSink|reg_data~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N3
dffeas \uUartSink|reg_data[2] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~17_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[2] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N12
fiftyfivenm_lcell_comb \uUartSink|datao[2]~feeder (
// Equation(s):
// \uUartSink|datao[2]~feeder_combout  = \uUartSink|reg_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|reg_data [2]),
	.cin(gnd),
	.combout(\uUartSink|datao[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|datao[2]~feeder .lut_mask = 16'hFF00;
defparam \uUartSink|datao[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N13
dffeas \uUartSink|datao[2] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\uUartSink|datao[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[2] .is_wysiwyg = "true";
defparam \uUartSink|datao[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N16
fiftyfivenm_lcell_comb \uUartCon|latchdata[2] (
// Equation(s):
// \uUartCon|latchdata [2] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartSink|datao [2])) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartCon|latchdata [2])))

	.dataa(\uUartSink|datao [2]),
	.datab(\uUartCon|latchdata [2]),
	.datac(gnd),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [2]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[2] .lut_mask = 16'hAACC;
defparam \uUartCon|latchdata[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N12
fiftyfivenm_lcell_comb \uUartSink|reg_data~18 (
// Equation(s):
// \uUartSink|reg_data~18_combout  = (!\rtl~0_combout  & \uUartSink|reg_data [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rtl~0_combout ),
	.datad(\uUartSink|reg_data [11]),
	.cin(gnd),
	.combout(\uUartSink|reg_data~18_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~18 .lut_mask = 16'h0F00;
defparam \uUartSink|reg_data~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N13
dffeas \uUartSink|reg_data[3] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~18_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[3] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N23
dffeas \uUartSink|datao[3] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartSink|reg_data [3]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[3] .is_wysiwyg = "true";
defparam \uUartSink|datao[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N26
fiftyfivenm_lcell_comb \uUartCon|latchdata[3] (
// Equation(s):
// \uUartCon|latchdata [3] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartSink|datao [3])) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartCon|latchdata [3])))

	.dataa(\uUartSink|datao [3]),
	.datab(gnd),
	.datac(\uUartCon|latchdata [3]),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [3]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[3] .lut_mask = 16'hAAF0;
defparam \uUartCon|latchdata[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N22
fiftyfivenm_lcell_comb \uUartSink|reg_data~19 (
// Equation(s):
// \uUartSink|reg_data~19_combout  = (!\rtl~0_combout  & \uUartSink|reg_data [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rtl~0_combout ),
	.datad(\uUartSink|reg_data [12]),
	.cin(gnd),
	.combout(\uUartSink|reg_data~19_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~19 .lut_mask = 16'h0F00;
defparam \uUartSink|reg_data~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N23
dffeas \uUartSink|reg_data[4] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~19_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[4] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N8
fiftyfivenm_lcell_comb \uUartSink|datao[4]~feeder (
// Equation(s):
// \uUartSink|datao[4]~feeder_combout  = \uUartSink|reg_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|reg_data [4]),
	.cin(gnd),
	.combout(\uUartSink|datao[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|datao[4]~feeder .lut_mask = 16'hFF00;
defparam \uUartSink|datao[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N9
dffeas \uUartSink|datao[4] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\uUartSink|datao[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[4] .is_wysiwyg = "true";
defparam \uUartSink|datao[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N20
fiftyfivenm_lcell_comb \uUartCon|latchdata[4] (
// Equation(s):
// \uUartCon|latchdata [4] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartSink|datao [4]))) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartCon|latchdata [4]))

	.dataa(gnd),
	.datab(\uUartCon|latchdata [4]),
	.datac(\uUartSink|datao [4]),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [4]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[4] .lut_mask = 16'hF0CC;
defparam \uUartCon|latchdata[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N0
fiftyfivenm_lcell_comb \uUartCon|o_gpio~5 (
// Equation(s):
// \uUartCon|o_gpio~5_combout  = (!\uUartCon|latchdata [1] & (!\uUartCon|latchdata [2] & (!\uUartCon|latchdata [3] & !\uUartCon|latchdata [4])))

	.dataa(\uUartCon|latchdata [1]),
	.datab(\uUartCon|latchdata [2]),
	.datac(\uUartCon|latchdata [3]),
	.datad(\uUartCon|latchdata [4]),
	.cin(gnd),
	.combout(\uUartCon|o_gpio~5_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|o_gpio~5 .lut_mask = 16'h0001;
defparam \uUartCon|o_gpio~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N10
fiftyfivenm_lcell_comb \uUartCon|o_gpio~9 (
// Equation(s):
// \uUartCon|o_gpio~9_combout  = (\uUartCon|o_gpio~8_combout  & (\uUartCon|o_gpio~7_combout  & (\uUartCon|o_gpio~6_combout  & \uUartCon|o_gpio~5_combout )))

	.dataa(\uUartCon|o_gpio~8_combout ),
	.datab(\uUartCon|o_gpio~7_combout ),
	.datac(\uUartCon|o_gpio~6_combout ),
	.datad(\uUartCon|o_gpio~5_combout ),
	.cin(gnd),
	.combout(\uUartCon|o_gpio~9_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|o_gpio~9 .lut_mask = 16'h8000;
defparam \uUartCon|o_gpio~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N30
fiftyfivenm_lcell_comb \uUartSink|datao[27]~feeder (
// Equation(s):
// \uUartSink|datao[27]~feeder_combout  = \uUartSink|reg_data [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|reg_data [27]),
	.cin(gnd),
	.combout(\uUartSink|datao[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|datao[27]~feeder .lut_mask = 16'hFF00;
defparam \uUartSink|datao[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N31
dffeas \uUartSink|datao[27] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\uUartSink|datao[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [27]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[27] .is_wysiwyg = "true";
defparam \uUartSink|datao[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N14
fiftyfivenm_lcell_comb \uUartCon|latchdata[27] (
// Equation(s):
// \uUartCon|latchdata [27] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartSink|datao [27])) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartCon|latchdata [27])))

	.dataa(\uUartSink|datao [27]),
	.datab(\uUartCon|latchdata [27]),
	.datac(gnd),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [27]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[27] .lut_mask = 16'hAACC;
defparam \uUartCon|latchdata[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N10
fiftyfivenm_lcell_comb \uUartSink|datao[25]~feeder (
// Equation(s):
// \uUartSink|datao[25]~feeder_combout  = \uUartSink|reg_data [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|reg_data [25]),
	.cin(gnd),
	.combout(\uUartSink|datao[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|datao[25]~feeder .lut_mask = 16'hFF00;
defparam \uUartSink|datao[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N11
dffeas \uUartSink|datao[25] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\uUartSink|datao[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [25]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[25] .is_wysiwyg = "true";
defparam \uUartSink|datao[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N18
fiftyfivenm_lcell_comb \uUartCon|latchdata[25] (
// Equation(s):
// \uUartCon|latchdata [25] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartSink|datao [25])) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartCon|latchdata [25])))

	.dataa(\uUartSink|datao [25]),
	.datab(\uUartCon|latchdata [25]),
	.datac(gnd),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [25]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[25] .lut_mask = 16'hAACC;
defparam \uUartCon|latchdata[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N13
dffeas \uUartSink|datao[26] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartSink|reg_data [26]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [26]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[26] .is_wysiwyg = "true";
defparam \uUartSink|datao[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N4
fiftyfivenm_lcell_comb \uUartCon|latchdata[26] (
// Equation(s):
// \uUartCon|latchdata [26] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartSink|datao [26])) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartCon|latchdata [26])))

	.dataa(gnd),
	.datab(\uUartSink|datao [26]),
	.datac(\uUartCon|latchdata [26]),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [26]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[26] .lut_mask = 16'hCCF0;
defparam \uUartCon|latchdata[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N26
fiftyfivenm_lcell_comb \uUartSink|datao[28]~feeder (
// Equation(s):
// \uUartSink|datao[28]~feeder_combout  = \uUartSink|reg_data [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|reg_data [28]),
	.cin(gnd),
	.combout(\uUartSink|datao[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|datao[28]~feeder .lut_mask = 16'hFF00;
defparam \uUartSink|datao[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N27
dffeas \uUartSink|datao[28] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\uUartSink|datao[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [28]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[28] .is_wysiwyg = "true";
defparam \uUartSink|datao[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N6
fiftyfivenm_lcell_comb \uUartCon|latchdata[28] (
// Equation(s):
// \uUartCon|latchdata [28] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartSink|datao [28]))) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartCon|latchdata [28]))

	.dataa(\uUartCon|latchdata [28]),
	.datab(\uUartSink|datao [28]),
	.datac(gnd),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [28]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[28] .lut_mask = 16'hCCAA;
defparam \uUartCon|latchdata[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N26
fiftyfivenm_lcell_comb \uUartCon|o_gpio~2 (
// Equation(s):
// \uUartCon|o_gpio~2_combout  = (!\uUartCon|latchdata [27] & (!\uUartCon|latchdata [25] & (!\uUartCon|latchdata [26] & !\uUartCon|latchdata [28])))

	.dataa(\uUartCon|latchdata [27]),
	.datab(\uUartCon|latchdata [25]),
	.datac(\uUartCon|latchdata [26]),
	.datad(\uUartCon|latchdata [28]),
	.cin(gnd),
	.combout(\uUartCon|o_gpio~2_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|o_gpio~2 .lut_mask = 16'h0001;
defparam \uUartCon|o_gpio~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N18
fiftyfivenm_lcell_comb \uUartSink|datao[22]~feeder (
// Equation(s):
// \uUartSink|datao[22]~feeder_combout  = \uUartSink|reg_data [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|reg_data [22]),
	.cin(gnd),
	.combout(\uUartSink|datao[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|datao[22]~feeder .lut_mask = 16'hFF00;
defparam \uUartSink|datao[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N19
dffeas \uUartSink|datao[22] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\uUartSink|datao[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [22]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[22] .is_wysiwyg = "true";
defparam \uUartSink|datao[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N14
fiftyfivenm_lcell_comb \uUartCon|latchdata[22] (
// Equation(s):
// \uUartCon|latchdata [22] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartSink|datao [22])) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartCon|latchdata [22])))

	.dataa(\uUartSink|datao [22]),
	.datab(gnd),
	.datac(\uUartCon|latchdata [22]),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [22]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[22] .lut_mask = 16'hAAF0;
defparam \uUartCon|latchdata[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N16
fiftyfivenm_lcell_comb \uUartSink|datao[21]~feeder (
// Equation(s):
// \uUartSink|datao[21]~feeder_combout  = \uUartSink|reg_data [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|reg_data [21]),
	.cin(gnd),
	.combout(\uUartSink|datao[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|datao[21]~feeder .lut_mask = 16'hFF00;
defparam \uUartSink|datao[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N17
dffeas \uUartSink|datao[21] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\uUartSink|datao[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [21]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[21] .is_wysiwyg = "true";
defparam \uUartSink|datao[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N28
fiftyfivenm_lcell_comb \uUartCon|latchdata[21] (
// Equation(s):
// \uUartCon|latchdata [21] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartSink|datao [21]))) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartCon|latchdata [21]))

	.dataa(gnd),
	.datab(\uUartCon|latchdata [21]),
	.datac(\uUartSink|datao [21]),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [21]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[21] .lut_mask = 16'hF0CC;
defparam \uUartCon|latchdata[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N19
dffeas \uUartSink|datao[24] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartSink|reg_data [24]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [24]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[24] .is_wysiwyg = "true";
defparam \uUartSink|datao[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N8
fiftyfivenm_lcell_comb \uUartCon|latchdata[24] (
// Equation(s):
// \uUartCon|latchdata [24] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartSink|datao [24])) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartCon|latchdata [24])))

	.dataa(gnd),
	.datab(\uUartSink|datao [24]),
	.datac(\uUartCon|latchdata [24]),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [24]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[24] .lut_mask = 16'hCCF0;
defparam \uUartCon|latchdata[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N17
dffeas \uUartSink|datao[23] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartSink|reg_data [23]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [23]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[23] .is_wysiwyg = "true";
defparam \uUartSink|datao[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N28
fiftyfivenm_lcell_comb \uUartCon|latchdata[23] (
// Equation(s):
// \uUartCon|latchdata [23] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartSink|datao [23])) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartCon|latchdata [23])))

	.dataa(gnd),
	.datab(\uUartSink|datao [23]),
	.datac(\uUartSink|oDONE~2clkctrl_outclk ),
	.datad(\uUartCon|latchdata [23]),
	.cin(gnd),
	.combout(\uUartCon|latchdata [23]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[23] .lut_mask = 16'hCFC0;
defparam \uUartCon|latchdata[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N24
fiftyfivenm_lcell_comb \uUartCon|o_gpio~1 (
// Equation(s):
// \uUartCon|o_gpio~1_combout  = (!\uUartCon|latchdata [22] & (!\uUartCon|latchdata [21] & (!\uUartCon|latchdata [24] & !\uUartCon|latchdata [23])))

	.dataa(\uUartCon|latchdata [22]),
	.datab(\uUartCon|latchdata [21]),
	.datac(\uUartCon|latchdata [24]),
	.datad(\uUartCon|latchdata [23]),
	.cin(gnd),
	.combout(\uUartCon|o_gpio~1_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|o_gpio~1 .lut_mask = 16'h0001;
defparam \uUartCon|o_gpio~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N8
fiftyfivenm_lcell_comb \uUartSink|reg_data~12 (
// Equation(s):
// \uUartSink|reg_data~12_combout  = (!\rtl~0_combout  & \uUartSink|reg_data [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rtl~0_combout ),
	.datad(\uUartSink|reg_data [8]),
	.cin(gnd),
	.combout(\uUartSink|reg_data~12_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|reg_data~12 .lut_mask = 16'h0F00;
defparam \uUartSink|reg_data~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N9
dffeas \uUartSink|reg_data[0] (
	.clk(\uUartSink|uRxD|uRecieve|RXDONE~clkctrl_outclk ),
	.d(\uUartSink|reg_data~12_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|reg_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|reg_data[0] .is_wysiwyg = "true";
defparam \uUartSink|reg_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N17
dffeas \uUartSink|datao[0] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartSink|reg_data [0]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[0] .is_wysiwyg = "true";
defparam \uUartSink|datao[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
fiftyfivenm_lcell_comb \uUartCon|latchdata[0] (
// Equation(s):
// \uUartCon|latchdata [0] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartSink|datao [0]))) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartCon|latchdata [0]))

	.dataa(\uUartCon|latchdata [0]),
	.datab(gnd),
	.datac(\uUartSink|datao [0]),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [0]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[0] .lut_mask = 16'hF0AA;
defparam \uUartCon|latchdata[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N26
fiftyfivenm_lcell_comb \uUartSink|datao[31]~feeder (
// Equation(s):
// \uUartSink|datao[31]~feeder_combout  = \uUartSink|reg_data [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|reg_data [31]),
	.cin(gnd),
	.combout(\uUartSink|datao[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|datao[31]~feeder .lut_mask = 16'hFF00;
defparam \uUartSink|datao[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N27
dffeas \uUartSink|datao[31] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\uUartSink|datao[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [31]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[31] .is_wysiwyg = "true";
defparam \uUartSink|datao[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
fiftyfivenm_lcell_comb \uUartCon|latchdata[31] (
// Equation(s):
// \uUartCon|latchdata [31] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartSink|datao [31]))) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartCon|latchdata [31]))

	.dataa(gnd),
	.datab(\uUartCon|latchdata [31]),
	.datac(\uUartSink|datao [31]),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [31]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[31] .lut_mask = 16'hF0CC;
defparam \uUartCon|latchdata[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N28
fiftyfivenm_lcell_comb \uUartSink|datao[30]~feeder (
// Equation(s):
// \uUartSink|datao[30]~feeder_combout  = \uUartSink|reg_data [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|reg_data [30]),
	.cin(gnd),
	.combout(\uUartSink|datao[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|datao[30]~feeder .lut_mask = 16'hFF00;
defparam \uUartSink|datao[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N29
dffeas \uUartSink|datao[30] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\uUartSink|datao[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [30]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[30] .is_wysiwyg = "true";
defparam \uUartSink|datao[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
fiftyfivenm_lcell_comb \uUartCon|latchdata[30] (
// Equation(s):
// \uUartCon|latchdata [30] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartSink|datao [30]))) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartCon|latchdata [30]))

	.dataa(gnd),
	.datab(\uUartCon|latchdata [30]),
	.datac(\uUartSink|datao [30]),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [30]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[30] .lut_mask = 16'hF0CC;
defparam \uUartCon|latchdata[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N2
fiftyfivenm_lcell_comb \uUartSink|datao[29]~feeder (
// Equation(s):
// \uUartSink|datao[29]~feeder_combout  = \uUartSink|reg_data [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|reg_data [29]),
	.cin(gnd),
	.combout(\uUartSink|datao[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|datao[29]~feeder .lut_mask = 16'hFF00;
defparam \uUartSink|datao[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N3
dffeas \uUartSink|datao[29] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\uUartSink|datao[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [29]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[29] .is_wysiwyg = "true";
defparam \uUartSink|datao[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
fiftyfivenm_lcell_comb \uUartCon|latchdata[29] (
// Equation(s):
// \uUartCon|latchdata [29] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartSink|datao [29]))) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartCon|latchdata [29]))

	.dataa(\uUartCon|latchdata [29]),
	.datab(gnd),
	.datac(\uUartSink|datao [29]),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [29]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[29] .lut_mask = 16'hF0AA;
defparam \uUartCon|latchdata[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
fiftyfivenm_lcell_comb \uUartCon|o_gpio~3 (
// Equation(s):
// \uUartCon|o_gpio~3_combout  = (\uUartCon|latchdata [0] & (!\uUartCon|latchdata [31] & (!\uUartCon|latchdata [30] & !\uUartCon|latchdata [29])))

	.dataa(\uUartCon|latchdata [0]),
	.datab(\uUartCon|latchdata [31]),
	.datac(\uUartCon|latchdata [30]),
	.datad(\uUartCon|latchdata [29]),
	.cin(gnd),
	.combout(\uUartCon|o_gpio~3_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|o_gpio~3 .lut_mask = 16'h0002;
defparam \uUartCon|o_gpio~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N16
fiftyfivenm_lcell_comb \uUartSink|datao[17]~feeder (
// Equation(s):
// \uUartSink|datao[17]~feeder_combout  = \uUartSink|reg_data [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|reg_data [17]),
	.cin(gnd),
	.combout(\uUartSink|datao[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|datao[17]~feeder .lut_mask = 16'hFF00;
defparam \uUartSink|datao[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N17
dffeas \uUartSink|datao[17] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\uUartSink|datao[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [17]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[17] .is_wysiwyg = "true";
defparam \uUartSink|datao[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N18
fiftyfivenm_lcell_comb \uUartCon|latchdata[17] (
// Equation(s):
// \uUartCon|latchdata [17] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartSink|datao [17])) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartCon|latchdata [17])))

	.dataa(gnd),
	.datab(\uUartSink|datao [17]),
	.datac(\uUartSink|oDONE~2clkctrl_outclk ),
	.datad(\uUartCon|latchdata [17]),
	.cin(gnd),
	.combout(\uUartCon|latchdata [17]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[17] .lut_mask = 16'hCFC0;
defparam \uUartCon|latchdata[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N8
fiftyfivenm_lcell_comb \uUartSink|datao[20]~feeder (
// Equation(s):
// \uUartSink|datao[20]~feeder_combout  = \uUartSink|reg_data [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|reg_data [20]),
	.cin(gnd),
	.combout(\uUartSink|datao[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|datao[20]~feeder .lut_mask = 16'hFF00;
defparam \uUartSink|datao[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N9
dffeas \uUartSink|datao[20] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\uUartSink|datao[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [20]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[20] .is_wysiwyg = "true";
defparam \uUartSink|datao[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N28
fiftyfivenm_lcell_comb \uUartCon|latchdata[20] (
// Equation(s):
// \uUartCon|latchdata [20] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartSink|datao [20])) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartCon|latchdata [20])))

	.dataa(gnd),
	.datab(\uUartSink|datao [20]),
	.datac(\uUartSink|oDONE~2clkctrl_outclk ),
	.datad(\uUartCon|latchdata [20]),
	.cin(gnd),
	.combout(\uUartCon|latchdata [20]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[20] .lut_mask = 16'hCFC0;
defparam \uUartCon|latchdata[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N8
fiftyfivenm_lcell_comb \uUartSink|datao[18]~feeder (
// Equation(s):
// \uUartSink|datao[18]~feeder_combout  = \uUartSink|reg_data [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|reg_data [18]),
	.cin(gnd),
	.combout(\uUartSink|datao[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|datao[18]~feeder .lut_mask = 16'hFF00;
defparam \uUartSink|datao[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N9
dffeas \uUartSink|datao[18] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\uUartSink|datao[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [18]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[18] .is_wysiwyg = "true";
defparam \uUartSink|datao[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N30
fiftyfivenm_lcell_comb \uUartCon|latchdata[18] (
// Equation(s):
// \uUartCon|latchdata [18] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartSink|datao [18]))) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartCon|latchdata [18]))

	.dataa(\uUartCon|latchdata [18]),
	.datab(\uUartSink|datao [18]),
	.datac(gnd),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [18]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[18] .lut_mask = 16'hCCAA;
defparam \uUartCon|latchdata[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N27
dffeas \uUartSink|datao[19] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartSink|reg_data [19]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [19]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[19] .is_wysiwyg = "true";
defparam \uUartSink|datao[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N2
fiftyfivenm_lcell_comb \uUartCon|latchdata[19] (
// Equation(s):
// \uUartCon|latchdata [19] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartSink|datao [19]))) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartCon|latchdata [19]))

	.dataa(gnd),
	.datab(\uUartCon|latchdata [19]),
	.datac(\uUartSink|datao [19]),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [19]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[19] .lut_mask = 16'hF0CC;
defparam \uUartCon|latchdata[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N24
fiftyfivenm_lcell_comb \uUartCon|o_gpio~0 (
// Equation(s):
// \uUartCon|o_gpio~0_combout  = (!\uUartCon|latchdata [17] & (!\uUartCon|latchdata [20] & (!\uUartCon|latchdata [18] & !\uUartCon|latchdata [19])))

	.dataa(\uUartCon|latchdata [17]),
	.datab(\uUartCon|latchdata [20]),
	.datac(\uUartCon|latchdata [18]),
	.datad(\uUartCon|latchdata [19]),
	.cin(gnd),
	.combout(\uUartCon|o_gpio~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|o_gpio~0 .lut_mask = 16'h0001;
defparam \uUartCon|o_gpio~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N12
fiftyfivenm_lcell_comb \uUartCon|o_gpio~4 (
// Equation(s):
// \uUartCon|o_gpio~4_combout  = (\uUartCon|o_gpio~2_combout  & (\uUartCon|o_gpio~1_combout  & (\uUartCon|o_gpio~3_combout  & \uUartCon|o_gpio~0_combout )))

	.dataa(\uUartCon|o_gpio~2_combout ),
	.datab(\uUartCon|o_gpio~1_combout ),
	.datac(\uUartCon|o_gpio~3_combout ),
	.datad(\uUartCon|o_gpio~0_combout ),
	.cin(gnd),
	.combout(\uUartCon|o_gpio~4_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|o_gpio~4 .lut_mask = 16'h8000;
defparam \uUartCon|o_gpio~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N14
fiftyfivenm_lcell_comb \uUartSink|datao[48]~feeder (
// Equation(s):
// \uUartSink|datao[48]~feeder_combout  = \uUartSink|reg_data [48]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|reg_data [48]),
	.cin(gnd),
	.combout(\uUartSink|datao[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|datao[48]~feeder .lut_mask = 16'hFF00;
defparam \uUartSink|datao[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N15
dffeas \uUartSink|datao[48] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\uUartSink|datao[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [48]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[48] .is_wysiwyg = "true";
defparam \uUartSink|datao[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N28
fiftyfivenm_lcell_comb \uUartCon|latchdata[48] (
// Equation(s):
// \uUartCon|latchdata [48] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartSink|datao [48]))) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartCon|latchdata [48]))

	.dataa(gnd),
	.datab(\uUartCon|latchdata [48]),
	.datac(\uUartSink|datao [48]),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [48]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[48] .lut_mask = 16'hF0CC;
defparam \uUartCon|latchdata[48] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N30
fiftyfivenm_lcell_comb \uUartSink|datao[49]~feeder (
// Equation(s):
// \uUartSink|datao[49]~feeder_combout  = \uUartSink|reg_data [49]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|reg_data [49]),
	.cin(gnd),
	.combout(\uUartSink|datao[49]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|datao[49]~feeder .lut_mask = 16'hFF00;
defparam \uUartSink|datao[49]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N31
dffeas \uUartSink|datao[49] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\uUartSink|datao[49]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [49]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[49] .is_wysiwyg = "true";
defparam \uUartSink|datao[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N2
fiftyfivenm_lcell_comb \uUartCon|latchdata[49] (
// Equation(s):
// \uUartCon|latchdata [49] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartSink|datao [49])) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartCon|latchdata [49])))

	.dataa(\uUartSink|datao [49]),
	.datab(gnd),
	.datac(\uUartSink|oDONE~2clkctrl_outclk ),
	.datad(\uUartCon|latchdata [49]),
	.cin(gnd),
	.combout(\uUartCon|latchdata [49]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[49] .lut_mask = 16'hAFA0;
defparam \uUartCon|latchdata[49] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N11
dffeas \uUartSink|datao[57] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartSink|reg_data [57]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [57]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[57] .is_wysiwyg = "true";
defparam \uUartSink|datao[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N10
fiftyfivenm_lcell_comb \uUartCon|latchdata[57] (
// Equation(s):
// \uUartCon|latchdata [57] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartSink|datao [57]))) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartCon|latchdata [57]))

	.dataa(\uUartCon|latchdata [57]),
	.datab(gnd),
	.datac(\uUartSink|datao [57]),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [57]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[57] .lut_mask = 16'hF0AA;
defparam \uUartCon|latchdata[57] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N25
dffeas \uUartSink|datao[54] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartSink|reg_data [54]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [54]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[54] .is_wysiwyg = "true";
defparam \uUartSink|datao[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N24
fiftyfivenm_lcell_comb \uUartCon|latchdata[54] (
// Equation(s):
// \uUartCon|latchdata [54] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartSink|datao [54]))) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartCon|latchdata [54]))

	.dataa(gnd),
	.datab(\uUartCon|latchdata [54]),
	.datac(\uUartSink|datao [54]),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [54]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[54] .lut_mask = 16'hF0CC;
defparam \uUartCon|latchdata[54] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N17
dffeas \uUartSink|datao[56] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartSink|reg_data [56]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [56]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[56] .is_wysiwyg = "true";
defparam \uUartSink|datao[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N16
fiftyfivenm_lcell_comb \uUartCon|latchdata[56] (
// Equation(s):
// \uUartCon|latchdata [56] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartSink|datao [56]))) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartCon|latchdata [56]))

	.dataa(gnd),
	.datab(\uUartCon|latchdata [56]),
	.datac(\uUartSink|datao [56]),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [56]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[56] .lut_mask = 16'hF0CC;
defparam \uUartCon|latchdata[56] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N21
dffeas \uUartSink|datao[55] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartSink|reg_data [55]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [55]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[55] .is_wysiwyg = "true";
defparam \uUartSink|datao[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N20
fiftyfivenm_lcell_comb \uUartCon|latchdata[55] (
// Equation(s):
// \uUartCon|latchdata [55] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartSink|datao [55]))) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartCon|latchdata [55]))

	.dataa(gnd),
	.datab(\uUartCon|latchdata [55]),
	.datac(\uUartSink|datao [55]),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [55]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[55] .lut_mask = 16'hF0CC;
defparam \uUartCon|latchdata[55] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N18
fiftyfivenm_lcell_comb \uUartCon|Equal1~1 (
// Equation(s):
// \uUartCon|Equal1~1_combout  = (!\uUartCon|latchdata [57] & (!\uUartCon|latchdata [54] & (!\uUartCon|latchdata [56] & !\uUartCon|latchdata [55])))

	.dataa(\uUartCon|latchdata [57]),
	.datab(\uUartCon|latchdata [54]),
	.datac(\uUartCon|latchdata [56]),
	.datad(\uUartCon|latchdata [55]),
	.cin(gnd),
	.combout(\uUartCon|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Equal1~1 .lut_mask = 16'h0001;
defparam \uUartCon|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N13
dffeas \uUartSink|datao[59] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartSink|reg_data [59]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [59]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[59] .is_wysiwyg = "true";
defparam \uUartSink|datao[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N12
fiftyfivenm_lcell_comb \uUartCon|latchdata[59] (
// Equation(s):
// \uUartCon|latchdata [59] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartSink|datao [59]))) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartCon|latchdata [59]))

	.dataa(\uUartCon|latchdata [59]),
	.datab(gnd),
	.datac(\uUartSink|datao [59]),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [59]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[59] .lut_mask = 16'hF0AA;
defparam \uUartCon|latchdata[59] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N25
dffeas \uUartSink|datao[58] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartSink|reg_data [58]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [58]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[58] .is_wysiwyg = "true";
defparam \uUartSink|datao[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N24
fiftyfivenm_lcell_comb \uUartCon|latchdata[58] (
// Equation(s):
// \uUartCon|latchdata [58] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartSink|datao [58]))) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartCon|latchdata [58]))

	.dataa(gnd),
	.datab(\uUartCon|latchdata [58]),
	.datac(\uUartSink|datao [58]),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [58]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[58] .lut_mask = 16'hF0CC;
defparam \uUartCon|latchdata[58] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N21
dffeas \uUartSink|datao[61] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartSink|reg_data [61]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [61]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[61] .is_wysiwyg = "true";
defparam \uUartSink|datao[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N20
fiftyfivenm_lcell_comb \uUartCon|latchdata[61] (
// Equation(s):
// \uUartCon|latchdata [61] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartSink|datao [61]))) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartCon|latchdata [61]))

	.dataa(gnd),
	.datab(\uUartCon|latchdata [61]),
	.datac(\uUartSink|datao [61]),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [61]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[61] .lut_mask = 16'hF0CC;
defparam \uUartCon|latchdata[61] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N1
dffeas \uUartSink|datao[60] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartSink|reg_data [60]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [60]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[60] .is_wysiwyg = "true";
defparam \uUartSink|datao[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N0
fiftyfivenm_lcell_comb \uUartCon|latchdata[60] (
// Equation(s):
// \uUartCon|latchdata [60] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartSink|datao [60]))) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartCon|latchdata [60]))

	.dataa(gnd),
	.datab(\uUartCon|latchdata [60]),
	.datac(\uUartSink|datao [60]),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [60]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[60] .lut_mask = 16'hF0CC;
defparam \uUartCon|latchdata[60] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N26
fiftyfivenm_lcell_comb \uUartCon|Equal1~2 (
// Equation(s):
// \uUartCon|Equal1~2_combout  = (!\uUartCon|latchdata [59] & (!\uUartCon|latchdata [58] & (!\uUartCon|latchdata [61] & !\uUartCon|latchdata [60])))

	.dataa(\uUartCon|latchdata [59]),
	.datab(\uUartCon|latchdata [58]),
	.datac(\uUartCon|latchdata [61]),
	.datad(\uUartCon|latchdata [60]),
	.cin(gnd),
	.combout(\uUartCon|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Equal1~2 .lut_mask = 16'h0001;
defparam \uUartCon|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N3
dffeas \uUartSink|datao[62] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartSink|reg_data [62]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [62]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[62] .is_wysiwyg = "true";
defparam \uUartSink|datao[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N2
fiftyfivenm_lcell_comb \uUartCon|latchdata[62] (
// Equation(s):
// \uUartCon|latchdata [62] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartSink|datao [62]))) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartCon|latchdata [62]))

	.dataa(gnd),
	.datab(\uUartCon|latchdata [62]),
	.datac(\uUartSink|datao [62]),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [62]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[62] .lut_mask = 16'hF0CC;
defparam \uUartCon|latchdata[62] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N7
dffeas \uUartSink|datao[63] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartSink|reg_data [63]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [63]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[63] .is_wysiwyg = "true";
defparam \uUartSink|datao[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N6
fiftyfivenm_lcell_comb \uUartCon|latchdata[63] (
// Equation(s):
// \uUartCon|latchdata [63] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartSink|datao [63]))) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartCon|latchdata [63]))

	.dataa(\uUartCon|latchdata [63]),
	.datab(gnd),
	.datac(\uUartSink|datao [63]),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [63]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[63] .lut_mask = 16'hF0AA;
defparam \uUartCon|latchdata[63] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N4
fiftyfivenm_lcell_comb \uUartCon|Equal1~3 (
// Equation(s):
// \uUartCon|Equal1~3_combout  = (!\uUartCon|latchdata [62] & !\uUartCon|latchdata [63])

	.dataa(gnd),
	.datab(\uUartCon|latchdata [62]),
	.datac(gnd),
	.datad(\uUartCon|latchdata [63]),
	.cin(gnd),
	.combout(\uUartCon|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Equal1~3 .lut_mask = 16'h0033;
defparam \uUartCon|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N11
dffeas \uUartSink|datao[51] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartSink|reg_data [51]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [51]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[51] .is_wysiwyg = "true";
defparam \uUartSink|datao[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N10
fiftyfivenm_lcell_comb \uUartCon|latchdata[51] (
// Equation(s):
// \uUartCon|latchdata [51] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartSink|datao [51]))) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartCon|latchdata [51]))

	.dataa(\uUartCon|latchdata [51]),
	.datab(gnd),
	.datac(\uUartSink|datao [51]),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [51]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[51] .lut_mask = 16'hF0AA;
defparam \uUartCon|latchdata[51] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N29
dffeas \uUartSink|datao[53] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartSink|reg_data [53]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [53]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[53] .is_wysiwyg = "true";
defparam \uUartSink|datao[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N28
fiftyfivenm_lcell_comb \uUartCon|latchdata[53] (
// Equation(s):
// \uUartCon|latchdata [53] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartSink|datao [53]))) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartCon|latchdata [53]))

	.dataa(gnd),
	.datab(\uUartCon|latchdata [53]),
	.datac(\uUartSink|datao [53]),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [53]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[53] .lut_mask = 16'hF0CC;
defparam \uUartCon|latchdata[53] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N31
dffeas \uUartSink|datao[52] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartSink|reg_data [52]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [52]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[52] .is_wysiwyg = "true";
defparam \uUartSink|datao[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N30
fiftyfivenm_lcell_comb \uUartCon|latchdata[52] (
// Equation(s):
// \uUartCon|latchdata [52] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartSink|datao [52]))) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartCon|latchdata [52]))

	.dataa(\uUartCon|latchdata [52]),
	.datab(gnd),
	.datac(\uUartSink|datao [52]),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [52]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[52] .lut_mask = 16'hF0AA;
defparam \uUartCon|latchdata[52] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N19
dffeas \uUartSink|datao[50] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartSink|reg_data [50]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [50]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[50] .is_wysiwyg = "true";
defparam \uUartSink|datao[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N18
fiftyfivenm_lcell_comb \uUartCon|latchdata[50] (
// Equation(s):
// \uUartCon|latchdata [50] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartSink|datao [50]))) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartCon|latchdata [50]))

	.dataa(gnd),
	.datab(\uUartCon|latchdata [50]),
	.datac(\uUartSink|datao [50]),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [50]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[50] .lut_mask = 16'hF0CC;
defparam \uUartCon|latchdata[50] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N8
fiftyfivenm_lcell_comb \uUartCon|Equal1~0 (
// Equation(s):
// \uUartCon|Equal1~0_combout  = (!\uUartCon|latchdata [51] & (!\uUartCon|latchdata [53] & (!\uUartCon|latchdata [52] & !\uUartCon|latchdata [50])))

	.dataa(\uUartCon|latchdata [51]),
	.datab(\uUartCon|latchdata [53]),
	.datac(\uUartCon|latchdata [52]),
	.datad(\uUartCon|latchdata [50]),
	.cin(gnd),
	.combout(\uUartCon|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Equal1~0 .lut_mask = 16'h0001;
defparam \uUartCon|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N22
fiftyfivenm_lcell_comb \uUartCon|Equal1~4 (
// Equation(s):
// \uUartCon|Equal1~4_combout  = (\uUartCon|Equal1~1_combout  & (\uUartCon|Equal1~2_combout  & (\uUartCon|Equal1~3_combout  & \uUartCon|Equal1~0_combout )))

	.dataa(\uUartCon|Equal1~1_combout ),
	.datab(\uUartCon|Equal1~2_combout ),
	.datac(\uUartCon|Equal1~3_combout ),
	.datad(\uUartCon|Equal1~0_combout ),
	.cin(gnd),
	.combout(\uUartCon|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Equal1~4 .lut_mask = 16'h8000;
defparam \uUartCon|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N12
fiftyfivenm_lcell_comb \uUartCon|Equal3~0 (
// Equation(s):
// \uUartCon|Equal3~0_combout  = (!\uUartCon|latchdata [48] & (\uUartCon|latchdata [49] & \uUartCon|Equal1~4_combout ))

	.dataa(\uUartCon|latchdata [48]),
	.datab(\uUartCon|latchdata [49]),
	.datac(gnd),
	.datad(\uUartCon|Equal1~4_combout ),
	.cin(gnd),
	.combout(\uUartCon|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Equal3~0 .lut_mask = 16'h4400;
defparam \uUartCon|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N8
fiftyfivenm_lcell_comb \uUartCon|o_gpio~10 (
// Equation(s):
// \uUartCon|o_gpio~10_combout  = (\uUartCon|Equal3~0_combout  & (\uUartCon|o_gpio~9_combout  & (\uUartCon|o_gpio~4_combout ))) # (!\uUartCon|Equal3~0_combout  & (((\uUartCon|o_gpio~q ))))

	.dataa(\uUartCon|o_gpio~9_combout ),
	.datab(\uUartCon|o_gpio~4_combout ),
	.datac(\uUartCon|o_gpio~q ),
	.datad(\uUartCon|Equal3~0_combout ),
	.cin(gnd),
	.combout(\uUartCon|o_gpio~10_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|o_gpio~10 .lut_mask = 16'h88F0;
defparam \uUartCon|o_gpio~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N9
dffeas \uUartCon|o_gpio (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|o_gpio~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|o_gpio~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|o_gpio .is_wysiwyg = "true";
defparam \uUartCon|o_gpio .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N0
fiftyfivenm_lcell_comb \uUartSrc|cnt~126 (
// Equation(s):
// \uUartSrc|cnt~126_combout  = !\uUartSrc|cnt~31_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\uUartSrc|cnt~31_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uUartSrc|cnt~126_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|cnt~126 .lut_mask = 16'h0F0F;
defparam \uUartSrc|cnt~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N18
fiftyfivenm_lcell_comb \uUartSrc|cnt~69 (
// Equation(s):
// \uUartSrc|cnt~69_combout  = (\uUartSrc|Equal0~10_combout ) # (!\reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\uUartSrc|Equal0~10_combout ),
	.cin(gnd),
	.combout(\uUartSrc|cnt~69_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|cnt~69 .lut_mask = 16'hFF0F;
defparam \uUartSrc|cnt~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
fiftyfivenm_clkctrl \uUartSrc|cnt~69clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\uUartSrc|cnt~69_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\uUartSrc|cnt~69clkctrl_outclk ));
// synopsys translate_off
defparam \uUartSrc|cnt~69clkctrl .clock_type = "global clock";
defparam \uUartSrc|cnt~69clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X11_Y2_N1
dffeas \uUartSrc|cnt~31 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|cnt~126_combout ),
	.asdata(vcc),
	.clrn(!\uUartSrc|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|cnt~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|cnt~31 .is_wysiwyg = "true";
defparam \uUartSrc|cnt~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N2
fiftyfivenm_lcell_comb \uUartSrc|cnt~63 (
// Equation(s):
// \uUartSrc|cnt~63_combout  = (\uUartSrc|cnt~30_q  & (\uUartSrc|cnt~31_q  $ (VCC))) # (!\uUartSrc|cnt~30_q  & (\uUartSrc|cnt~31_q  & VCC))
// \uUartSrc|cnt~64  = CARRY((\uUartSrc|cnt~30_q  & \uUartSrc|cnt~31_q ))

	.dataa(\uUartSrc|cnt~30_q ),
	.datab(\uUartSrc|cnt~31_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uUartSrc|cnt~63_combout ),
	.cout(\uUartSrc|cnt~64 ));
// synopsys translate_off
defparam \uUartSrc|cnt~63 .lut_mask = 16'h6688;
defparam \uUartSrc|cnt~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y2_N3
dffeas \uUartSrc|cnt~30 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|cnt~63_combout ),
	.asdata(vcc),
	.clrn(!\uUartSrc|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|cnt~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|cnt~30 .is_wysiwyg = "true";
defparam \uUartSrc|cnt~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N4
fiftyfivenm_lcell_comb \uUartSrc|cnt~65 (
// Equation(s):
// \uUartSrc|cnt~65_combout  = (\uUartSrc|cnt~29_q  & (!\uUartSrc|cnt~64 )) # (!\uUartSrc|cnt~29_q  & ((\uUartSrc|cnt~64 ) # (GND)))
// \uUartSrc|cnt~66  = CARRY((!\uUartSrc|cnt~64 ) # (!\uUartSrc|cnt~29_q ))

	.dataa(gnd),
	.datab(\uUartSrc|cnt~29_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|cnt~64 ),
	.combout(\uUartSrc|cnt~65_combout ),
	.cout(\uUartSrc|cnt~66 ));
// synopsys translate_off
defparam \uUartSrc|cnt~65 .lut_mask = 16'h3C3F;
defparam \uUartSrc|cnt~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y2_N5
dffeas \uUartSrc|cnt~29 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|cnt~65_combout ),
	.asdata(vcc),
	.clrn(!\uUartSrc|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|cnt~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|cnt~29 .is_wysiwyg = "true";
defparam \uUartSrc|cnt~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N6
fiftyfivenm_lcell_comb \uUartSrc|cnt~67 (
// Equation(s):
// \uUartSrc|cnt~67_combout  = (\uUartSrc|cnt~28_q  & (\uUartSrc|cnt~66  $ (GND))) # (!\uUartSrc|cnt~28_q  & (!\uUartSrc|cnt~66  & VCC))
// \uUartSrc|cnt~68  = CARRY((\uUartSrc|cnt~28_q  & !\uUartSrc|cnt~66 ))

	.dataa(\uUartSrc|cnt~28_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|cnt~66 ),
	.combout(\uUartSrc|cnt~67_combout ),
	.cout(\uUartSrc|cnt~68 ));
// synopsys translate_off
defparam \uUartSrc|cnt~67 .lut_mask = 16'hA50A;
defparam \uUartSrc|cnt~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y2_N7
dffeas \uUartSrc|cnt~28 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|cnt~67_combout ),
	.asdata(vcc),
	.clrn(!\uUartSrc|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|cnt~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|cnt~28 .is_wysiwyg = "true";
defparam \uUartSrc|cnt~28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N8
fiftyfivenm_lcell_comb \uUartSrc|cnt~70 (
// Equation(s):
// \uUartSrc|cnt~70_combout  = (\uUartSrc|cnt~27_q  & (!\uUartSrc|cnt~68 )) # (!\uUartSrc|cnt~27_q  & ((\uUartSrc|cnt~68 ) # (GND)))
// \uUartSrc|cnt~71  = CARRY((!\uUartSrc|cnt~68 ) # (!\uUartSrc|cnt~27_q ))

	.dataa(gnd),
	.datab(\uUartSrc|cnt~27_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|cnt~68 ),
	.combout(\uUartSrc|cnt~70_combout ),
	.cout(\uUartSrc|cnt~71 ));
// synopsys translate_off
defparam \uUartSrc|cnt~70 .lut_mask = 16'h3C3F;
defparam \uUartSrc|cnt~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y2_N9
dffeas \uUartSrc|cnt~27 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|cnt~70_combout ),
	.asdata(vcc),
	.clrn(!\uUartSrc|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|cnt~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|cnt~27 .is_wysiwyg = "true";
defparam \uUartSrc|cnt~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N10
fiftyfivenm_lcell_comb \uUartSrc|cnt~72 (
// Equation(s):
// \uUartSrc|cnt~72_combout  = (\uUartSrc|cnt~26_q  & (\uUartSrc|cnt~71  $ (GND))) # (!\uUartSrc|cnt~26_q  & (!\uUartSrc|cnt~71  & VCC))
// \uUartSrc|cnt~73  = CARRY((\uUartSrc|cnt~26_q  & !\uUartSrc|cnt~71 ))

	.dataa(\uUartSrc|cnt~26_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|cnt~71 ),
	.combout(\uUartSrc|cnt~72_combout ),
	.cout(\uUartSrc|cnt~73 ));
// synopsys translate_off
defparam \uUartSrc|cnt~72 .lut_mask = 16'hA50A;
defparam \uUartSrc|cnt~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y2_N11
dffeas \uUartSrc|cnt~26 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|cnt~72_combout ),
	.asdata(vcc),
	.clrn(!\uUartSrc|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|cnt~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|cnt~26 .is_wysiwyg = "true";
defparam \uUartSrc|cnt~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N12
fiftyfivenm_lcell_comb \uUartSrc|cnt~74 (
// Equation(s):
// \uUartSrc|cnt~74_combout  = (\uUartSrc|cnt~25_q  & (!\uUartSrc|cnt~73 )) # (!\uUartSrc|cnt~25_q  & ((\uUartSrc|cnt~73 ) # (GND)))
// \uUartSrc|cnt~75  = CARRY((!\uUartSrc|cnt~73 ) # (!\uUartSrc|cnt~25_q ))

	.dataa(\uUartSrc|cnt~25_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|cnt~73 ),
	.combout(\uUartSrc|cnt~74_combout ),
	.cout(\uUartSrc|cnt~75 ));
// synopsys translate_off
defparam \uUartSrc|cnt~74 .lut_mask = 16'h5A5F;
defparam \uUartSrc|cnt~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y2_N13
dffeas \uUartSrc|cnt~25 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|cnt~74_combout ),
	.asdata(vcc),
	.clrn(!\uUartSrc|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|cnt~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|cnt~25 .is_wysiwyg = "true";
defparam \uUartSrc|cnt~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N14
fiftyfivenm_lcell_comb \uUartSrc|cnt~76 (
// Equation(s):
// \uUartSrc|cnt~76_combout  = (\uUartSrc|cnt~24_q  & (\uUartSrc|cnt~75  $ (GND))) # (!\uUartSrc|cnt~24_q  & (!\uUartSrc|cnt~75  & VCC))
// \uUartSrc|cnt~77  = CARRY((\uUartSrc|cnt~24_q  & !\uUartSrc|cnt~75 ))

	.dataa(gnd),
	.datab(\uUartSrc|cnt~24_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|cnt~75 ),
	.combout(\uUartSrc|cnt~76_combout ),
	.cout(\uUartSrc|cnt~77 ));
// synopsys translate_off
defparam \uUartSrc|cnt~76 .lut_mask = 16'hC30C;
defparam \uUartSrc|cnt~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y2_N15
dffeas \uUartSrc|cnt~24 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|cnt~76_combout ),
	.asdata(vcc),
	.clrn(!\uUartSrc|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|cnt~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|cnt~24 .is_wysiwyg = "true";
defparam \uUartSrc|cnt~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N16
fiftyfivenm_lcell_comb \uUartSrc|cnt~78 (
// Equation(s):
// \uUartSrc|cnt~78_combout  = (\uUartSrc|cnt~23_q  & (!\uUartSrc|cnt~77 )) # (!\uUartSrc|cnt~23_q  & ((\uUartSrc|cnt~77 ) # (GND)))
// \uUartSrc|cnt~79  = CARRY((!\uUartSrc|cnt~77 ) # (!\uUartSrc|cnt~23_q ))

	.dataa(gnd),
	.datab(\uUartSrc|cnt~23_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|cnt~77 ),
	.combout(\uUartSrc|cnt~78_combout ),
	.cout(\uUartSrc|cnt~79 ));
// synopsys translate_off
defparam \uUartSrc|cnt~78 .lut_mask = 16'h3C3F;
defparam \uUartSrc|cnt~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y2_N17
dffeas \uUartSrc|cnt~23 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|cnt~78_combout ),
	.asdata(vcc),
	.clrn(!\uUartSrc|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|cnt~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|cnt~23 .is_wysiwyg = "true";
defparam \uUartSrc|cnt~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N18
fiftyfivenm_lcell_comb \uUartSrc|cnt~80 (
// Equation(s):
// \uUartSrc|cnt~80_combout  = (\uUartSrc|cnt~22_q  & (\uUartSrc|cnt~79  $ (GND))) # (!\uUartSrc|cnt~22_q  & (!\uUartSrc|cnt~79  & VCC))
// \uUartSrc|cnt~81  = CARRY((\uUartSrc|cnt~22_q  & !\uUartSrc|cnt~79 ))

	.dataa(gnd),
	.datab(\uUartSrc|cnt~22_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|cnt~79 ),
	.combout(\uUartSrc|cnt~80_combout ),
	.cout(\uUartSrc|cnt~81 ));
// synopsys translate_off
defparam \uUartSrc|cnt~80 .lut_mask = 16'hC30C;
defparam \uUartSrc|cnt~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y2_N19
dffeas \uUartSrc|cnt~22 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|cnt~80_combout ),
	.asdata(vcc),
	.clrn(!\uUartSrc|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|cnt~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|cnt~22 .is_wysiwyg = "true";
defparam \uUartSrc|cnt~22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N20
fiftyfivenm_lcell_comb \uUartSrc|cnt~82 (
// Equation(s):
// \uUartSrc|cnt~82_combout  = (\uUartSrc|cnt~21_q  & (!\uUartSrc|cnt~81 )) # (!\uUartSrc|cnt~21_q  & ((\uUartSrc|cnt~81 ) # (GND)))
// \uUartSrc|cnt~83  = CARRY((!\uUartSrc|cnt~81 ) # (!\uUartSrc|cnt~21_q ))

	.dataa(gnd),
	.datab(\uUartSrc|cnt~21_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|cnt~81 ),
	.combout(\uUartSrc|cnt~82_combout ),
	.cout(\uUartSrc|cnt~83 ));
// synopsys translate_off
defparam \uUartSrc|cnt~82 .lut_mask = 16'h3C3F;
defparam \uUartSrc|cnt~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y2_N21
dffeas \uUartSrc|cnt~21 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|cnt~82_combout ),
	.asdata(vcc),
	.clrn(!\uUartSrc|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|cnt~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|cnt~21 .is_wysiwyg = "true";
defparam \uUartSrc|cnt~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N22
fiftyfivenm_lcell_comb \uUartSrc|cnt~84 (
// Equation(s):
// \uUartSrc|cnt~84_combout  = (\uUartSrc|cnt~20_q  & (\uUartSrc|cnt~83  $ (GND))) # (!\uUartSrc|cnt~20_q  & (!\uUartSrc|cnt~83  & VCC))
// \uUartSrc|cnt~85  = CARRY((\uUartSrc|cnt~20_q  & !\uUartSrc|cnt~83 ))

	.dataa(\uUartSrc|cnt~20_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|cnt~83 ),
	.combout(\uUartSrc|cnt~84_combout ),
	.cout(\uUartSrc|cnt~85 ));
// synopsys translate_off
defparam \uUartSrc|cnt~84 .lut_mask = 16'hA50A;
defparam \uUartSrc|cnt~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y2_N23
dffeas \uUartSrc|cnt~20 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|cnt~84_combout ),
	.asdata(vcc),
	.clrn(!\uUartSrc|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|cnt~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|cnt~20 .is_wysiwyg = "true";
defparam \uUartSrc|cnt~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N24
fiftyfivenm_lcell_comb \uUartSrc|cnt~86 (
// Equation(s):
// \uUartSrc|cnt~86_combout  = (\uUartSrc|cnt~19_q  & (!\uUartSrc|cnt~85 )) # (!\uUartSrc|cnt~19_q  & ((\uUartSrc|cnt~85 ) # (GND)))
// \uUartSrc|cnt~87  = CARRY((!\uUartSrc|cnt~85 ) # (!\uUartSrc|cnt~19_q ))

	.dataa(gnd),
	.datab(\uUartSrc|cnt~19_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|cnt~85 ),
	.combout(\uUartSrc|cnt~86_combout ),
	.cout(\uUartSrc|cnt~87 ));
// synopsys translate_off
defparam \uUartSrc|cnt~86 .lut_mask = 16'h3C3F;
defparam \uUartSrc|cnt~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y2_N25
dffeas \uUartSrc|cnt~19 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|cnt~86_combout ),
	.asdata(vcc),
	.clrn(!\uUartSrc|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|cnt~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|cnt~19 .is_wysiwyg = "true";
defparam \uUartSrc|cnt~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N26
fiftyfivenm_lcell_comb \uUartSrc|cnt~88 (
// Equation(s):
// \uUartSrc|cnt~88_combout  = (\uUartSrc|cnt~18_q  & (\uUartSrc|cnt~87  $ (GND))) # (!\uUartSrc|cnt~18_q  & (!\uUartSrc|cnt~87  & VCC))
// \uUartSrc|cnt~89  = CARRY((\uUartSrc|cnt~18_q  & !\uUartSrc|cnt~87 ))

	.dataa(\uUartSrc|cnt~18_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|cnt~87 ),
	.combout(\uUartSrc|cnt~88_combout ),
	.cout(\uUartSrc|cnt~89 ));
// synopsys translate_off
defparam \uUartSrc|cnt~88 .lut_mask = 16'hA50A;
defparam \uUartSrc|cnt~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y2_N27
dffeas \uUartSrc|cnt~18 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|cnt~88_combout ),
	.asdata(vcc),
	.clrn(!\uUartSrc|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|cnt~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|cnt~18 .is_wysiwyg = "true";
defparam \uUartSrc|cnt~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N28
fiftyfivenm_lcell_comb \uUartSrc|cnt~90 (
// Equation(s):
// \uUartSrc|cnt~90_combout  = (\uUartSrc|cnt~17_q  & (!\uUartSrc|cnt~89 )) # (!\uUartSrc|cnt~17_q  & ((\uUartSrc|cnt~89 ) # (GND)))
// \uUartSrc|cnt~91  = CARRY((!\uUartSrc|cnt~89 ) # (!\uUartSrc|cnt~17_q ))

	.dataa(gnd),
	.datab(\uUartSrc|cnt~17_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|cnt~89 ),
	.combout(\uUartSrc|cnt~90_combout ),
	.cout(\uUartSrc|cnt~91 ));
// synopsys translate_off
defparam \uUartSrc|cnt~90 .lut_mask = 16'h3C3F;
defparam \uUartSrc|cnt~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y2_N29
dffeas \uUartSrc|cnt~17 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|cnt~90_combout ),
	.asdata(vcc),
	.clrn(!\uUartSrc|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|cnt~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|cnt~17 .is_wysiwyg = "true";
defparam \uUartSrc|cnt~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N30
fiftyfivenm_lcell_comb \uUartSrc|cnt~92 (
// Equation(s):
// \uUartSrc|cnt~92_combout  = (\uUartSrc|cnt~16_q  & (\uUartSrc|cnt~91  $ (GND))) # (!\uUartSrc|cnt~16_q  & (!\uUartSrc|cnt~91  & VCC))
// \uUartSrc|cnt~93  = CARRY((\uUartSrc|cnt~16_q  & !\uUartSrc|cnt~91 ))

	.dataa(\uUartSrc|cnt~16_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|cnt~91 ),
	.combout(\uUartSrc|cnt~92_combout ),
	.cout(\uUartSrc|cnt~93 ));
// synopsys translate_off
defparam \uUartSrc|cnt~92 .lut_mask = 16'hA50A;
defparam \uUartSrc|cnt~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y2_N31
dffeas \uUartSrc|cnt~16 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|cnt~92_combout ),
	.asdata(vcc),
	.clrn(!\uUartSrc|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|cnt~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|cnt~16 .is_wysiwyg = "true";
defparam \uUartSrc|cnt~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N0
fiftyfivenm_lcell_comb \uUartSrc|cnt~94 (
// Equation(s):
// \uUartSrc|cnt~94_combout  = (\uUartSrc|cnt~15_q  & (!\uUartSrc|cnt~93 )) # (!\uUartSrc|cnt~15_q  & ((\uUartSrc|cnt~93 ) # (GND)))
// \uUartSrc|cnt~95  = CARRY((!\uUartSrc|cnt~93 ) # (!\uUartSrc|cnt~15_q ))

	.dataa(gnd),
	.datab(\uUartSrc|cnt~15_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|cnt~93 ),
	.combout(\uUartSrc|cnt~94_combout ),
	.cout(\uUartSrc|cnt~95 ));
// synopsys translate_off
defparam \uUartSrc|cnt~94 .lut_mask = 16'h3C3F;
defparam \uUartSrc|cnt~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y1_N1
dffeas \uUartSrc|cnt~15 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|cnt~94_combout ),
	.asdata(vcc),
	.clrn(!\uUartSrc|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|cnt~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|cnt~15 .is_wysiwyg = "true";
defparam \uUartSrc|cnt~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N2
fiftyfivenm_lcell_comb \uUartSrc|cnt~96 (
// Equation(s):
// \uUartSrc|cnt~96_combout  = (\uUartSrc|cnt~14_q  & (\uUartSrc|cnt~95  $ (GND))) # (!\uUartSrc|cnt~14_q  & (!\uUartSrc|cnt~95  & VCC))
// \uUartSrc|cnt~97  = CARRY((\uUartSrc|cnt~14_q  & !\uUartSrc|cnt~95 ))

	.dataa(gnd),
	.datab(\uUartSrc|cnt~14_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|cnt~95 ),
	.combout(\uUartSrc|cnt~96_combout ),
	.cout(\uUartSrc|cnt~97 ));
// synopsys translate_off
defparam \uUartSrc|cnt~96 .lut_mask = 16'hC30C;
defparam \uUartSrc|cnt~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y1_N3
dffeas \uUartSrc|cnt~14 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|cnt~96_combout ),
	.asdata(vcc),
	.clrn(!\uUartSrc|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|cnt~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|cnt~14 .is_wysiwyg = "true";
defparam \uUartSrc|cnt~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N4
fiftyfivenm_lcell_comb \uUartSrc|cnt~98 (
// Equation(s):
// \uUartSrc|cnt~98_combout  = (\uUartSrc|cnt~13_q  & (!\uUartSrc|cnt~97 )) # (!\uUartSrc|cnt~13_q  & ((\uUartSrc|cnt~97 ) # (GND)))
// \uUartSrc|cnt~99  = CARRY((!\uUartSrc|cnt~97 ) # (!\uUartSrc|cnt~13_q ))

	.dataa(gnd),
	.datab(\uUartSrc|cnt~13_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|cnt~97 ),
	.combout(\uUartSrc|cnt~98_combout ),
	.cout(\uUartSrc|cnt~99 ));
// synopsys translate_off
defparam \uUartSrc|cnt~98 .lut_mask = 16'h3C3F;
defparam \uUartSrc|cnt~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y1_N5
dffeas \uUartSrc|cnt~13 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|cnt~98_combout ),
	.asdata(vcc),
	.clrn(!\uUartSrc|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|cnt~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|cnt~13 .is_wysiwyg = "true";
defparam \uUartSrc|cnt~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N6
fiftyfivenm_lcell_comb \uUartSrc|cnt~100 (
// Equation(s):
// \uUartSrc|cnt~100_combout  = (\uUartSrc|cnt~12_q  & (\uUartSrc|cnt~99  $ (GND))) # (!\uUartSrc|cnt~12_q  & (!\uUartSrc|cnt~99  & VCC))
// \uUartSrc|cnt~101  = CARRY((\uUartSrc|cnt~12_q  & !\uUartSrc|cnt~99 ))

	.dataa(\uUartSrc|cnt~12_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|cnt~99 ),
	.combout(\uUartSrc|cnt~100_combout ),
	.cout(\uUartSrc|cnt~101 ));
// synopsys translate_off
defparam \uUartSrc|cnt~100 .lut_mask = 16'hA50A;
defparam \uUartSrc|cnt~100 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y1_N7
dffeas \uUartSrc|cnt~12 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|cnt~100_combout ),
	.asdata(vcc),
	.clrn(!\uUartSrc|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|cnt~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|cnt~12 .is_wysiwyg = "true";
defparam \uUartSrc|cnt~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N8
fiftyfivenm_lcell_comb \uUartSrc|cnt~102 (
// Equation(s):
// \uUartSrc|cnt~102_combout  = (\uUartSrc|cnt~11_q  & (!\uUartSrc|cnt~101 )) # (!\uUartSrc|cnt~11_q  & ((\uUartSrc|cnt~101 ) # (GND)))
// \uUartSrc|cnt~103  = CARRY((!\uUartSrc|cnt~101 ) # (!\uUartSrc|cnt~11_q ))

	.dataa(gnd),
	.datab(\uUartSrc|cnt~11_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|cnt~101 ),
	.combout(\uUartSrc|cnt~102_combout ),
	.cout(\uUartSrc|cnt~103 ));
// synopsys translate_off
defparam \uUartSrc|cnt~102 .lut_mask = 16'h3C3F;
defparam \uUartSrc|cnt~102 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y1_N9
dffeas \uUartSrc|cnt~11 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|cnt~102_combout ),
	.asdata(vcc),
	.clrn(!\uUartSrc|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|cnt~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|cnt~11 .is_wysiwyg = "true";
defparam \uUartSrc|cnt~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N10
fiftyfivenm_lcell_comb \uUartSrc|cnt~104 (
// Equation(s):
// \uUartSrc|cnt~104_combout  = (\uUartSrc|cnt~10_q  & (\uUartSrc|cnt~103  $ (GND))) # (!\uUartSrc|cnt~10_q  & (!\uUartSrc|cnt~103  & VCC))
// \uUartSrc|cnt~105  = CARRY((\uUartSrc|cnt~10_q  & !\uUartSrc|cnt~103 ))

	.dataa(\uUartSrc|cnt~10_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|cnt~103 ),
	.combout(\uUartSrc|cnt~104_combout ),
	.cout(\uUartSrc|cnt~105 ));
// synopsys translate_off
defparam \uUartSrc|cnt~104 .lut_mask = 16'hA50A;
defparam \uUartSrc|cnt~104 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y1_N11
dffeas \uUartSrc|cnt~10 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|cnt~104_combout ),
	.asdata(vcc),
	.clrn(!\uUartSrc|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|cnt~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|cnt~10 .is_wysiwyg = "true";
defparam \uUartSrc|cnt~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N12
fiftyfivenm_lcell_comb \uUartSrc|cnt~106 (
// Equation(s):
// \uUartSrc|cnt~106_combout  = (\uUartSrc|cnt~9_q  & (!\uUartSrc|cnt~105 )) # (!\uUartSrc|cnt~9_q  & ((\uUartSrc|cnt~105 ) # (GND)))
// \uUartSrc|cnt~107  = CARRY((!\uUartSrc|cnt~105 ) # (!\uUartSrc|cnt~9_q ))

	.dataa(\uUartSrc|cnt~9_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|cnt~105 ),
	.combout(\uUartSrc|cnt~106_combout ),
	.cout(\uUartSrc|cnt~107 ));
// synopsys translate_off
defparam \uUartSrc|cnt~106 .lut_mask = 16'h5A5F;
defparam \uUartSrc|cnt~106 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y1_N13
dffeas \uUartSrc|cnt~9 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|cnt~106_combout ),
	.asdata(vcc),
	.clrn(!\uUartSrc|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|cnt~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|cnt~9 .is_wysiwyg = "true";
defparam \uUartSrc|cnt~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N14
fiftyfivenm_lcell_comb \uUartSrc|cnt~108 (
// Equation(s):
// \uUartSrc|cnt~108_combout  = (\uUartSrc|cnt~8_q  & (\uUartSrc|cnt~107  $ (GND))) # (!\uUartSrc|cnt~8_q  & (!\uUartSrc|cnt~107  & VCC))
// \uUartSrc|cnt~109  = CARRY((\uUartSrc|cnt~8_q  & !\uUartSrc|cnt~107 ))

	.dataa(gnd),
	.datab(\uUartSrc|cnt~8_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|cnt~107 ),
	.combout(\uUartSrc|cnt~108_combout ),
	.cout(\uUartSrc|cnt~109 ));
// synopsys translate_off
defparam \uUartSrc|cnt~108 .lut_mask = 16'hC30C;
defparam \uUartSrc|cnt~108 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y1_N15
dffeas \uUartSrc|cnt~8 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|cnt~108_combout ),
	.asdata(vcc),
	.clrn(!\uUartSrc|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|cnt~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|cnt~8 .is_wysiwyg = "true";
defparam \uUartSrc|cnt~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N16
fiftyfivenm_lcell_comb \uUartSrc|cnt~110 (
// Equation(s):
// \uUartSrc|cnt~110_combout  = (\uUartSrc|cnt~7_q  & (!\uUartSrc|cnt~109 )) # (!\uUartSrc|cnt~7_q  & ((\uUartSrc|cnt~109 ) # (GND)))
// \uUartSrc|cnt~111  = CARRY((!\uUartSrc|cnt~109 ) # (!\uUartSrc|cnt~7_q ))

	.dataa(gnd),
	.datab(\uUartSrc|cnt~7_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|cnt~109 ),
	.combout(\uUartSrc|cnt~110_combout ),
	.cout(\uUartSrc|cnt~111 ));
// synopsys translate_off
defparam \uUartSrc|cnt~110 .lut_mask = 16'h3C3F;
defparam \uUartSrc|cnt~110 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y1_N17
dffeas \uUartSrc|cnt~7 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|cnt~110_combout ),
	.asdata(vcc),
	.clrn(!\uUartSrc|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|cnt~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|cnt~7 .is_wysiwyg = "true";
defparam \uUartSrc|cnt~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N18
fiftyfivenm_lcell_comb \uUartSrc|cnt~112 (
// Equation(s):
// \uUartSrc|cnt~112_combout  = (\uUartSrc|cnt~6_q  & (\uUartSrc|cnt~111  $ (GND))) # (!\uUartSrc|cnt~6_q  & (!\uUartSrc|cnt~111  & VCC))
// \uUartSrc|cnt~113  = CARRY((\uUartSrc|cnt~6_q  & !\uUartSrc|cnt~111 ))

	.dataa(gnd),
	.datab(\uUartSrc|cnt~6_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|cnt~111 ),
	.combout(\uUartSrc|cnt~112_combout ),
	.cout(\uUartSrc|cnt~113 ));
// synopsys translate_off
defparam \uUartSrc|cnt~112 .lut_mask = 16'hC30C;
defparam \uUartSrc|cnt~112 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y1_N19
dffeas \uUartSrc|cnt~6 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|cnt~112_combout ),
	.asdata(vcc),
	.clrn(!\uUartSrc|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|cnt~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|cnt~6 .is_wysiwyg = "true";
defparam \uUartSrc|cnt~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N20
fiftyfivenm_lcell_comb \uUartSrc|cnt~114 (
// Equation(s):
// \uUartSrc|cnt~114_combout  = (\uUartSrc|cnt~5_q  & (!\uUartSrc|cnt~113 )) # (!\uUartSrc|cnt~5_q  & ((\uUartSrc|cnt~113 ) # (GND)))
// \uUartSrc|cnt~115  = CARRY((!\uUartSrc|cnt~113 ) # (!\uUartSrc|cnt~5_q ))

	.dataa(gnd),
	.datab(\uUartSrc|cnt~5_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|cnt~113 ),
	.combout(\uUartSrc|cnt~114_combout ),
	.cout(\uUartSrc|cnt~115 ));
// synopsys translate_off
defparam \uUartSrc|cnt~114 .lut_mask = 16'h3C3F;
defparam \uUartSrc|cnt~114 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y1_N21
dffeas \uUartSrc|cnt~5 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|cnt~114_combout ),
	.asdata(vcc),
	.clrn(!\uUartSrc|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|cnt~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|cnt~5 .is_wysiwyg = "true";
defparam \uUartSrc|cnt~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N22
fiftyfivenm_lcell_comb \uUartSrc|cnt~116 (
// Equation(s):
// \uUartSrc|cnt~116_combout  = (\uUartSrc|cnt~4_q  & (\uUartSrc|cnt~115  $ (GND))) # (!\uUartSrc|cnt~4_q  & (!\uUartSrc|cnt~115  & VCC))
// \uUartSrc|cnt~117  = CARRY((\uUartSrc|cnt~4_q  & !\uUartSrc|cnt~115 ))

	.dataa(\uUartSrc|cnt~4_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|cnt~115 ),
	.combout(\uUartSrc|cnt~116_combout ),
	.cout(\uUartSrc|cnt~117 ));
// synopsys translate_off
defparam \uUartSrc|cnt~116 .lut_mask = 16'hA50A;
defparam \uUartSrc|cnt~116 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y1_N23
dffeas \uUartSrc|cnt~4 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|cnt~116_combout ),
	.asdata(vcc),
	.clrn(!\uUartSrc|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|cnt~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|cnt~4 .is_wysiwyg = "true";
defparam \uUartSrc|cnt~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N24
fiftyfivenm_lcell_comb \uUartSrc|cnt~118 (
// Equation(s):
// \uUartSrc|cnt~118_combout  = (\uUartSrc|cnt~3_q  & (!\uUartSrc|cnt~117 )) # (!\uUartSrc|cnt~3_q  & ((\uUartSrc|cnt~117 ) # (GND)))
// \uUartSrc|cnt~119  = CARRY((!\uUartSrc|cnt~117 ) # (!\uUartSrc|cnt~3_q ))

	.dataa(gnd),
	.datab(\uUartSrc|cnt~3_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|cnt~117 ),
	.combout(\uUartSrc|cnt~118_combout ),
	.cout(\uUartSrc|cnt~119 ));
// synopsys translate_off
defparam \uUartSrc|cnt~118 .lut_mask = 16'h3C3F;
defparam \uUartSrc|cnt~118 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y1_N25
dffeas \uUartSrc|cnt~3 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|cnt~118_combout ),
	.asdata(vcc),
	.clrn(!\uUartSrc|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|cnt~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|cnt~3 .is_wysiwyg = "true";
defparam \uUartSrc|cnt~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N26
fiftyfivenm_lcell_comb \uUartSrc|cnt~120 (
// Equation(s):
// \uUartSrc|cnt~120_combout  = (\uUartSrc|cnt~2_q  & (\uUartSrc|cnt~119  $ (GND))) # (!\uUartSrc|cnt~2_q  & (!\uUartSrc|cnt~119  & VCC))
// \uUartSrc|cnt~121  = CARRY((\uUartSrc|cnt~2_q  & !\uUartSrc|cnt~119 ))

	.dataa(\uUartSrc|cnt~2_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|cnt~119 ),
	.combout(\uUartSrc|cnt~120_combout ),
	.cout(\uUartSrc|cnt~121 ));
// synopsys translate_off
defparam \uUartSrc|cnt~120 .lut_mask = 16'hA50A;
defparam \uUartSrc|cnt~120 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y1_N27
dffeas \uUartSrc|cnt~2 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|cnt~120_combout ),
	.asdata(vcc),
	.clrn(!\uUartSrc|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|cnt~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|cnt~2 .is_wysiwyg = "true";
defparam \uUartSrc|cnt~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N28
fiftyfivenm_lcell_comb \uUartSrc|cnt~122 (
// Equation(s):
// \uUartSrc|cnt~122_combout  = (\uUartSrc|cnt~1_q  & (!\uUartSrc|cnt~121 )) # (!\uUartSrc|cnt~1_q  & ((\uUartSrc|cnt~121 ) # (GND)))
// \uUartSrc|cnt~123  = CARRY((!\uUartSrc|cnt~121 ) # (!\uUartSrc|cnt~1_q ))

	.dataa(gnd),
	.datab(\uUartSrc|cnt~1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|cnt~121 ),
	.combout(\uUartSrc|cnt~122_combout ),
	.cout(\uUartSrc|cnt~123 ));
// synopsys translate_off
defparam \uUartSrc|cnt~122 .lut_mask = 16'h3C3F;
defparam \uUartSrc|cnt~122 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y1_N29
dffeas \uUartSrc|cnt~1 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|cnt~122_combout ),
	.asdata(vcc),
	.clrn(!\uUartSrc|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|cnt~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|cnt~1 .is_wysiwyg = "true";
defparam \uUartSrc|cnt~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N30
fiftyfivenm_lcell_comb \uUartSrc|cnt~124 (
// Equation(s):
// \uUartSrc|cnt~124_combout  = \uUartSrc|cnt~0_q  $ (!\uUartSrc|cnt~123 )

	.dataa(\uUartSrc|cnt~0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\uUartSrc|cnt~123 ),
	.combout(\uUartSrc|cnt~124_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|cnt~124 .lut_mask = 16'hA5A5;
defparam \uUartSrc|cnt~124 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y1_N31
dffeas \uUartSrc|cnt~0 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|cnt~124_combout ),
	.asdata(vcc),
	.clrn(!\uUartSrc|cnt~69clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|cnt~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|cnt~0 .is_wysiwyg = "true";
defparam \uUartSrc|cnt~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N22
fiftyfivenm_lcell_comb \uUartSrc|Equal0~7 (
// Equation(s):
// \uUartSrc|Equal0~7_combout  = (!\uUartSrc|cnt~7_q  & (!\uUartSrc|cnt~4_q  & (!\uUartSrc|cnt~6_q  & !\uUartSrc|cnt~5_q )))

	.dataa(\uUartSrc|cnt~7_q ),
	.datab(\uUartSrc|cnt~4_q ),
	.datac(\uUartSrc|cnt~6_q ),
	.datad(\uUartSrc|cnt~5_q ),
	.cin(gnd),
	.combout(\uUartSrc|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|Equal0~7 .lut_mask = 16'h0001;
defparam \uUartSrc|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N24
fiftyfivenm_lcell_comb \uUartSrc|Equal0~8 (
// Equation(s):
// \uUartSrc|Equal0~8_combout  = (!\uUartSrc|cnt~2_q  & !\uUartSrc|cnt~3_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\uUartSrc|cnt~2_q ),
	.datad(\uUartSrc|cnt~3_q ),
	.cin(gnd),
	.combout(\uUartSrc|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|Equal0~8 .lut_mask = 16'h000F;
defparam \uUartSrc|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N10
fiftyfivenm_lcell_comb \uUartSrc|Equal0~9 (
// Equation(s):
// \uUartSrc|Equal0~9_combout  = (!\uUartSrc|cnt~0_q  & (!\uUartSrc|cnt~1_q  & (\uUartSrc|Equal0~7_combout  & \uUartSrc|Equal0~8_combout )))

	.dataa(\uUartSrc|cnt~0_q ),
	.datab(\uUartSrc|cnt~1_q ),
	.datac(\uUartSrc|Equal0~7_combout ),
	.datad(\uUartSrc|Equal0~8_combout ),
	.cin(gnd),
	.combout(\uUartSrc|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|Equal0~9 .lut_mask = 16'h1000;
defparam \uUartSrc|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N28
fiftyfivenm_lcell_comb \uUartSrc|Equal0~6 (
// Equation(s):
// \uUartSrc|Equal0~6_combout  = (!\uUartSrc|cnt~10_q  & (!\uUartSrc|cnt~8_q  & (!\uUartSrc|cnt~9_q  & !\uUartSrc|cnt~11_q )))

	.dataa(\uUartSrc|cnt~10_q ),
	.datab(\uUartSrc|cnt~8_q ),
	.datac(\uUartSrc|cnt~9_q ),
	.datad(\uUartSrc|cnt~11_q ),
	.cin(gnd),
	.combout(\uUartSrc|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|Equal0~6 .lut_mask = 16'h0001;
defparam \uUartSrc|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N6
fiftyfivenm_lcell_comb \uUartSrc|Equal0~3 (
// Equation(s):
// \uUartSrc|Equal0~3_combout  = (!\uUartSrc|cnt~18_q  & (!\uUartSrc|cnt~17_q  & (!\uUartSrc|cnt~16_q  & !\uUartSrc|cnt~19_q )))

	.dataa(\uUartSrc|cnt~18_q ),
	.datab(\uUartSrc|cnt~17_q ),
	.datac(\uUartSrc|cnt~16_q ),
	.datad(\uUartSrc|cnt~19_q ),
	.cin(gnd),
	.combout(\uUartSrc|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|Equal0~3 .lut_mask = 16'h0001;
defparam \uUartSrc|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N16
fiftyfivenm_lcell_comb \uUartSrc|Equal0~0 (
// Equation(s):
// \uUartSrc|Equal0~0_combout  = (!\uUartSrc|cnt~30_q  & (\uUartSrc|cnt~28_q  & (!\uUartSrc|cnt~29_q  & !\uUartSrc|cnt~31_q )))

	.dataa(\uUartSrc|cnt~30_q ),
	.datab(\uUartSrc|cnt~28_q ),
	.datac(\uUartSrc|cnt~29_q ),
	.datad(\uUartSrc|cnt~31_q ),
	.cin(gnd),
	.combout(\uUartSrc|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|Equal0~0 .lut_mask = 16'h0004;
defparam \uUartSrc|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N26
fiftyfivenm_lcell_comb \uUartSrc|Equal0~1 (
// Equation(s):
// \uUartSrc|Equal0~1_combout  = (!\uUartSrc|cnt~24_q  & (!\uUartSrc|cnt~25_q  & (!\uUartSrc|cnt~27_q  & !\uUartSrc|cnt~26_q )))

	.dataa(\uUartSrc|cnt~24_q ),
	.datab(\uUartSrc|cnt~25_q ),
	.datac(\uUartSrc|cnt~27_q ),
	.datad(\uUartSrc|cnt~26_q ),
	.cin(gnd),
	.combout(\uUartSrc|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|Equal0~1 .lut_mask = 16'h0001;
defparam \uUartSrc|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N20
fiftyfivenm_lcell_comb \uUartSrc|Equal0~2 (
// Equation(s):
// \uUartSrc|Equal0~2_combout  = (!\uUartSrc|cnt~20_q  & (!\uUartSrc|cnt~21_q  & (!\uUartSrc|cnt~22_q  & !\uUartSrc|cnt~23_q )))

	.dataa(\uUartSrc|cnt~20_q ),
	.datab(\uUartSrc|cnt~21_q ),
	.datac(\uUartSrc|cnt~22_q ),
	.datad(\uUartSrc|cnt~23_q ),
	.cin(gnd),
	.combout(\uUartSrc|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|Equal0~2 .lut_mask = 16'h0001;
defparam \uUartSrc|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N8
fiftyfivenm_lcell_comb \uUartSrc|Equal0~4 (
// Equation(s):
// \uUartSrc|Equal0~4_combout  = (\uUartSrc|Equal0~3_combout  & (\uUartSrc|Equal0~0_combout  & (\uUartSrc|Equal0~1_combout  & \uUartSrc|Equal0~2_combout )))

	.dataa(\uUartSrc|Equal0~3_combout ),
	.datab(\uUartSrc|Equal0~0_combout ),
	.datac(\uUartSrc|Equal0~1_combout ),
	.datad(\uUartSrc|Equal0~2_combout ),
	.cin(gnd),
	.combout(\uUartSrc|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|Equal0~4 .lut_mask = 16'h8000;
defparam \uUartSrc|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N18
fiftyfivenm_lcell_comb \uUartSrc|Equal0~5 (
// Equation(s):
// \uUartSrc|Equal0~5_combout  = (!\uUartSrc|cnt~12_q  & (!\uUartSrc|cnt~14_q  & (!\uUartSrc|cnt~15_q  & !\uUartSrc|cnt~13_q )))

	.dataa(\uUartSrc|cnt~12_q ),
	.datab(\uUartSrc|cnt~14_q ),
	.datac(\uUartSrc|cnt~15_q ),
	.datad(\uUartSrc|cnt~13_q ),
	.cin(gnd),
	.combout(\uUartSrc|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|Equal0~5 .lut_mask = 16'h0001;
defparam \uUartSrc|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N12
fiftyfivenm_lcell_comb \uUartSrc|Equal0~10 (
// Equation(s):
// \uUartSrc|Equal0~10_combout  = (\uUartSrc|Equal0~9_combout  & (\uUartSrc|Equal0~6_combout  & (\uUartSrc|Equal0~4_combout  & \uUartSrc|Equal0~5_combout )))

	.dataa(\uUartSrc|Equal0~9_combout ),
	.datab(\uUartSrc|Equal0~6_combout ),
	.datac(\uUartSrc|Equal0~4_combout ),
	.datad(\uUartSrc|Equal0~5_combout ),
	.cin(gnd),
	.combout(\uUartSrc|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|Equal0~10 .lut_mask = 16'h8000;
defparam \uUartSrc|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N10
fiftyfivenm_lcell_comb \uUartSrc|oDONE~1 (
// Equation(s):
// \uUartSrc|oDONE~1_combout  = (\reset~input_o  & ((\uUartSrc|Equal0~10_combout ) # (\uUartSrc|oDONE~1_combout )))

	.dataa(\uUartSrc|Equal0~10_combout ),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\uUartSrc|oDONE~1_combout ),
	.cin(gnd),
	.combout(\uUartSrc|oDONE~1_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|oDONE~1 .lut_mask = 16'hF0A0;
defparam \uUartSrc|oDONE~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N26
fiftyfivenm_lcell_comb \uUartSrc|oDONE~0 (
// Equation(s):
// \uUartSrc|oDONE~0_combout  = (\uUartSrc|Equal0~10_combout ) # (!\reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\uUartSrc|Equal0~10_combout ),
	.cin(gnd),
	.combout(\uUartSrc|oDONE~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|oDONE~0 .lut_mask = 16'hFF0F;
defparam \uUartSrc|oDONE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N1
dffeas \uUartSrc|oDONE~_emulated (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartSrc|oDONE~1_combout ),
	.clrn(!\uUartSrc|oDONE~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|oDONE~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|oDONE~_emulated .is_wysiwyg = "true";
defparam \uUartSrc|oDONE~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N0
fiftyfivenm_lcell_comb \uUartSrc|oDONE~2 (
// Equation(s):
// \uUartSrc|oDONE~2_combout  = (\reset~input_o  & ((\uUartSrc|Equal0~10_combout ) # (\uUartSrc|oDONE~1_combout  $ (\uUartSrc|oDONE~_emulated_q ))))

	.dataa(\uUartSrc|oDONE~1_combout ),
	.datab(\reset~input_o ),
	.datac(\uUartSrc|oDONE~_emulated_q ),
	.datad(\uUartSrc|Equal0~10_combout ),
	.cin(gnd),
	.combout(\uUartSrc|oDONE~2_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|oDONE~2 .lut_mask = 16'hCC48;
defparam \uUartSrc|oDONE~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N30
fiftyfivenm_lcell_comb \uUartCon|Equal2~0 (
// Equation(s):
// \uUartCon|Equal2~0_combout  = (\uUartCon|latchdata [48] & (!\uUartCon|latchdata [49] & \uUartCon|Equal1~4_combout ))

	.dataa(\uUartCon|latchdata [48]),
	.datab(\uUartCon|latchdata [49]),
	.datac(gnd),
	.datad(\uUartCon|Equal1~4_combout ),
	.cin(gnd),
	.combout(\uUartCon|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Equal2~0 .lut_mask = 16'h2200;
defparam \uUartCon|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N18
fiftyfivenm_lcell_comb \uUartCon|Selector55~0 (
// Equation(s):
// \uUartCon|Selector55~0_combout  = (\uUartCon|Equal2~0_combout  & ((\uUartCon|state.0011~q ))) # (!\uUartCon|Equal2~0_combout  & (!\uUartCon|state.0000~q ))

	.dataa(gnd),
	.datab(\uUartCon|state.0000~q ),
	.datac(\uUartCon|Equal2~0_combout ),
	.datad(\uUartCon|state.0011~q ),
	.cin(gnd),
	.combout(\uUartCon|Selector55~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector55~0 .lut_mask = 16'hF303;
defparam \uUartCon|Selector55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N0
fiftyfivenm_lcell_comb \uUartCon|Equal4~0 (
// Equation(s):
// \uUartCon|Equal4~0_combout  = (\uUartCon|latchdata [49] & (\uUartCon|Equal1~4_combout  & \uUartCon|latchdata [48]))

	.dataa(\uUartCon|latchdata [49]),
	.datab(gnd),
	.datac(\uUartCon|Equal1~4_combout ),
	.datad(\uUartCon|latchdata [48]),
	.cin(gnd),
	.combout(\uUartCon|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Equal4~0 .lut_mask = 16'hA000;
defparam \uUartCon|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N8
fiftyfivenm_lcell_comb \uUartCon|Selector55~1 (
// Equation(s):
// \uUartCon|Selector55~1_combout  = (\uUartCon|Equal4~0_combout  & (!\uUartCon|state.0010~q )) # (!\uUartCon|Equal4~0_combout  & ((!\uUartCon|Selector55~0_combout )))

	.dataa(\uUartCon|state.0010~q ),
	.datab(\uUartCon|Selector55~0_combout ),
	.datac(\uUartCon|Equal4~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uUartCon|Selector55~1_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector55~1 .lut_mask = 16'h5353;
defparam \uUartCon|Selector55~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N9
dffeas \uUartCon|state.0000 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector55~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|state.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|state.0000 .is_wysiwyg = "true";
defparam \uUartCon|state.0000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N24
fiftyfivenm_lcell_comb \uUartCon|state.0001~0 (
// Equation(s):
// \uUartCon|state.0001~0_combout  = (\uUartCon|Equal2~0_combout  & ((!\uUartCon|state.0000~q ))) # (!\uUartCon|Equal2~0_combout  & (\uUartCon|state.0001~q ))

	.dataa(gnd),
	.datab(\uUartCon|Equal2~0_combout ),
	.datac(\uUartCon|state.0001~q ),
	.datad(\uUartCon|state.0000~q ),
	.cin(gnd),
	.combout(\uUartCon|state.0001~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|state.0001~0 .lut_mask = 16'h30FC;
defparam \uUartCon|state.0001~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N30
fiftyfivenm_lcell_comb \uUartCon|Selector3~0 (
// Equation(s):
// \uUartCon|Selector3~0_combout  = ((!\uUartSrc|oDONE~2_combout  & \uUartCon|state.0001~q )) # (!\uUartCon|state.0000~q )

	.dataa(gnd),
	.datab(\uUartSrc|oDONE~2_combout ),
	.datac(\uUartCon|state.0000~q ),
	.datad(\uUartCon|state.0001~q ),
	.cin(gnd),
	.combout(\uUartCon|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector3~0 .lut_mask = 16'h3F0F;
defparam \uUartCon|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N25
dffeas \uUartCon|state.0001 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|state.0001~0_combout ),
	.asdata(\uUartCon|Selector3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\uUartCon|Equal4~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|state.0001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|state.0001 .is_wysiwyg = "true";
defparam \uUartCon|state.0001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N16
fiftyfivenm_lcell_comb \uUartCon|Selector0~0 (
// Equation(s):
// \uUartCon|Selector0~0_combout  = (\uUartCon|state.0001~q ) # ((\uUartCon|state.0010~q  & !\uUartSrc|oDONE~2_combout ))

	.dataa(\uUartCon|state.0010~q ),
	.datab(\uUartSrc|oDONE~2_combout ),
	.datac(gnd),
	.datad(\uUartCon|state.0001~q ),
	.cin(gnd),
	.combout(\uUartCon|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector0~0 .lut_mask = 16'hFF22;
defparam \uUartCon|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N10
fiftyfivenm_lcell_comb \uUartCon|state.0010~0 (
// Equation(s):
// \uUartCon|state.0010~0_combout  = (\uUartCon|Equal2~0_combout  & ((\uUartCon|Selector0~0_combout ))) # (!\uUartCon|Equal2~0_combout  & (\uUartCon|state.0010~q ))

	.dataa(gnd),
	.datab(\uUartCon|Equal2~0_combout ),
	.datac(\uUartCon|state.0010~q ),
	.datad(\uUartCon|Selector0~0_combout ),
	.cin(gnd),
	.combout(\uUartCon|state.0010~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|state.0010~0 .lut_mask = 16'hFC30;
defparam \uUartCon|state.0010~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N26
fiftyfivenm_lcell_comb \uUartCon|Selector4~0 (
// Equation(s):
// \uUartCon|Selector4~0_combout  = (\uUartSrc|oDONE~2_combout  & \uUartCon|state.0001~q )

	.dataa(gnd),
	.datab(\uUartSrc|oDONE~2_combout ),
	.datac(gnd),
	.datad(\uUartCon|state.0001~q ),
	.cin(gnd),
	.combout(\uUartCon|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector4~0 .lut_mask = 16'hCC00;
defparam \uUartCon|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N11
dffeas \uUartCon|state.0010 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|state.0010~0_combout ),
	.asdata(\uUartCon|Selector4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\uUartCon|Equal4~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|state.0010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|state.0010 .is_wysiwyg = "true";
defparam \uUartCon|state.0010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N6
fiftyfivenm_lcell_comb \uUartCon|state~10 (
// Equation(s):
// \uUartCon|state~10_combout  = (\uUartSrc|oDONE~2_combout  & \uUartCon|state.0010~q )

	.dataa(gnd),
	.datab(\uUartSrc|oDONE~2_combout ),
	.datac(gnd),
	.datad(\uUartCon|state.0010~q ),
	.cin(gnd),
	.combout(\uUartCon|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|state~10 .lut_mask = 16'hCC00;
defparam \uUartCon|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N7
dffeas \uUartCon|state.0011 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|state.0011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|state.0011 .is_wysiwyg = "true";
defparam \uUartCon|state.0011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N28
fiftyfivenm_lcell_comb \uUartCon|Selector1~0 (
// Equation(s):
// \uUartCon|Selector1~0_combout  = (\uUartCon|state.0001~q ) # ((\uUartCon|txreq~q  & ((\uUartCon|state.0011~q ) # (!\uUartCon|state.0000~q ))))

	.dataa(\uUartCon|state.0011~q ),
	.datab(\uUartCon|state.0000~q ),
	.datac(\uUartCon|txreq~q ),
	.datad(\uUartCon|state.0001~q ),
	.cin(gnd),
	.combout(\uUartCon|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector1~0 .lut_mask = 16'hFFB0;
defparam \uUartCon|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N29
dffeas \uUartCon|txreq (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|txreq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|txreq .is_wysiwyg = "true";
defparam \uUartCon|txreq .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N20
fiftyfivenm_lcell_comb \uUartSrc|txstart~0 (
// Equation(s):
// \uUartSrc|txstart~0_combout  = (!\uUartSrc|Equal0~10_combout  & ((\uUartSrc|uTxD|uTransmit|TXDONE~combout ) # (\uUartCon|txreq~q )))

	.dataa(\uUartSrc|uTxD|uTransmit|TXDONE~combout ),
	.datab(gnd),
	.datac(\uUartCon|txreq~q ),
	.datad(\uUartSrc|Equal0~10_combout ),
	.cin(gnd),
	.combout(\uUartSrc|txstart~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|txstart~0 .lut_mask = 16'h00FA;
defparam \uUartSrc|txstart~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N21
dffeas \uUartSrc|txstart (
	.clk(\clock~input_o ),
	.d(\uUartSrc|txstart~0_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|txstart~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|txstart .is_wysiwyg = "true";
defparam \uUartSrc|txstart .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N10
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|bcnt[0]~9 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|bcnt[0]~9_combout  = \uUartSrc|uTxD|uTransmitBaudrate|bcnt [0] $ (VCC)
// \uUartSrc|uTxD|uTransmitBaudrate|bcnt[0]~10  = CARRY(\uUartSrc|uTxD|uTransmitBaudrate|bcnt [0])

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|bcnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|bcnt[0]~9_combout ),
	.cout(\uUartSrc|uTxD|uTransmitBaudrate|bcnt[0]~10 ));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|bcnt[0]~9 .lut_mask = 16'h55AA;
defparam \uUartSrc|uTxD|uTransmitBaudrate|bcnt[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N28
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|Equal0~1 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|Equal0~1_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|bcnt [6]) # (((\uUartSrc|uTxD|uTransmitBaudrate|bcnt [5]) # (!\uUartSrc|uTxD|uTransmitBaudrate|bcnt [7])) # (!\uUartSrc|uTxD|uTransmitBaudrate|bcnt [4]))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|bcnt [6]),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|bcnt [4]),
	.datac(\uUartSrc|uTxD|uTransmitBaudrate|bcnt [7]),
	.datad(\uUartSrc|uTxD|uTransmitBaudrate|bcnt [5]),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|Equal0~1 .lut_mask = 16'hFFBF;
defparam \uUartSrc|uTxD|uTransmitBaudrate|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N30
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|Equal0~0 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|Equal0~0_combout  = (((!\uUartSrc|uTxD|uTransmitBaudrate|bcnt [3]) # (!\uUartSrc|uTxD|uTransmitBaudrate|bcnt [0])) # (!\uUartSrc|uTxD|uTransmitBaudrate|bcnt [2])) # (!\uUartSrc|uTxD|uTransmitBaudrate|bcnt [1])

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|bcnt [1]),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|bcnt [2]),
	.datac(\uUartSrc|uTxD|uTransmitBaudrate|bcnt [0]),
	.datad(\uUartSrc|uTxD|uTransmitBaudrate|bcnt [3]),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|Equal0~0 .lut_mask = 16'h7FFF;
defparam \uUartSrc|uTxD|uTransmitBaudrate|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N0
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmit|tx~1 (
// Equation(s):
// \uUartSrc|uTxD|uTransmit|tx~1_combout  = ((\uUartSrc|uTxD|uTransmitBaudrate|bcnt [8] & (!\uUartSrc|uTxD|uTransmitBaudrate|Equal0~1_combout  & !\uUartSrc|uTxD|uTransmitBaudrate|Equal0~0_combout ))) # (!\uUartSrc|uTxD|uTransmitState|nstate~0_combout )

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|bcnt [8]),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|Equal0~1_combout ),
	.datac(\uUartSrc|uTxD|uTransmitBaudrate|Equal0~0_combout ),
	.datad(\uUartSrc|uTxD|uTransmitState|nstate~0_combout ),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmit|tx~1_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmit|tx~1 .lut_mask = 16'h02FF;
defparam \uUartSrc|uTxD|uTransmit|tx~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y9_N11
dffeas \uUartSrc|uTxD|uTransmitBaudrate|bcnt[0] (
	.clk(\clock~input_o ),
	.d(\uUartSrc|uTxD|uTransmitBaudrate|bcnt[0]~9_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\uUartSrc|uTxD|uTransmit|tx~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|uTxD|uTransmitBaudrate|bcnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|bcnt[0] .is_wysiwyg = "true";
defparam \uUartSrc|uTxD|uTransmitBaudrate|bcnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N12
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|bcnt[1]~11 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|bcnt[1]~11_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|bcnt [1] & (!\uUartSrc|uTxD|uTransmitBaudrate|bcnt[0]~10 )) # (!\uUartSrc|uTxD|uTransmitBaudrate|bcnt [1] & ((\uUartSrc|uTxD|uTransmitBaudrate|bcnt[0]~10 ) # (GND)))
// \uUartSrc|uTxD|uTransmitBaudrate|bcnt[1]~12  = CARRY((!\uUartSrc|uTxD|uTransmitBaudrate|bcnt[0]~10 ) # (!\uUartSrc|uTxD|uTransmitBaudrate|bcnt [1]))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|bcnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|uTxD|uTransmitBaudrate|bcnt[0]~10 ),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|bcnt[1]~11_combout ),
	.cout(\uUartSrc|uTxD|uTransmitBaudrate|bcnt[1]~12 ));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|bcnt[1]~11 .lut_mask = 16'h5A5F;
defparam \uUartSrc|uTxD|uTransmitBaudrate|bcnt[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y9_N13
dffeas \uUartSrc|uTxD|uTransmitBaudrate|bcnt[1] (
	.clk(\clock~input_o ),
	.d(\uUartSrc|uTxD|uTransmitBaudrate|bcnt[1]~11_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\uUartSrc|uTxD|uTransmit|tx~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|uTxD|uTransmitBaudrate|bcnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|bcnt[1] .is_wysiwyg = "true";
defparam \uUartSrc|uTxD|uTransmitBaudrate|bcnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N14
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|bcnt[2]~13 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|bcnt[2]~13_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|bcnt [2] & (\uUartSrc|uTxD|uTransmitBaudrate|bcnt[1]~12  $ (GND))) # (!\uUartSrc|uTxD|uTransmitBaudrate|bcnt [2] & (!\uUartSrc|uTxD|uTransmitBaudrate|bcnt[1]~12  & 
// VCC))
// \uUartSrc|uTxD|uTransmitBaudrate|bcnt[2]~14  = CARRY((\uUartSrc|uTxD|uTransmitBaudrate|bcnt [2] & !\uUartSrc|uTxD|uTransmitBaudrate|bcnt[1]~12 ))

	.dataa(gnd),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|bcnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|uTxD|uTransmitBaudrate|bcnt[1]~12 ),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|bcnt[2]~13_combout ),
	.cout(\uUartSrc|uTxD|uTransmitBaudrate|bcnt[2]~14 ));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|bcnt[2]~13 .lut_mask = 16'hC30C;
defparam \uUartSrc|uTxD|uTransmitBaudrate|bcnt[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y9_N15
dffeas \uUartSrc|uTxD|uTransmitBaudrate|bcnt[2] (
	.clk(\clock~input_o ),
	.d(\uUartSrc|uTxD|uTransmitBaudrate|bcnt[2]~13_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\uUartSrc|uTxD|uTransmit|tx~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|uTxD|uTransmitBaudrate|bcnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|bcnt[2] .is_wysiwyg = "true";
defparam \uUartSrc|uTxD|uTransmitBaudrate|bcnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N16
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|bcnt[3]~15 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|bcnt[3]~15_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|bcnt [3] & (!\uUartSrc|uTxD|uTransmitBaudrate|bcnt[2]~14 )) # (!\uUartSrc|uTxD|uTransmitBaudrate|bcnt [3] & ((\uUartSrc|uTxD|uTransmitBaudrate|bcnt[2]~14 ) # (GND)))
// \uUartSrc|uTxD|uTransmitBaudrate|bcnt[3]~16  = CARRY((!\uUartSrc|uTxD|uTransmitBaudrate|bcnt[2]~14 ) # (!\uUartSrc|uTxD|uTransmitBaudrate|bcnt [3]))

	.dataa(gnd),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|bcnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|uTxD|uTransmitBaudrate|bcnt[2]~14 ),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|bcnt[3]~15_combout ),
	.cout(\uUartSrc|uTxD|uTransmitBaudrate|bcnt[3]~16 ));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|bcnt[3]~15 .lut_mask = 16'h3C3F;
defparam \uUartSrc|uTxD|uTransmitBaudrate|bcnt[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y9_N17
dffeas \uUartSrc|uTxD|uTransmitBaudrate|bcnt[3] (
	.clk(\clock~input_o ),
	.d(\uUartSrc|uTxD|uTransmitBaudrate|bcnt[3]~15_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\uUartSrc|uTxD|uTransmit|tx~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|uTxD|uTransmitBaudrate|bcnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|bcnt[3] .is_wysiwyg = "true";
defparam \uUartSrc|uTxD|uTransmitBaudrate|bcnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N18
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|bcnt[4]~17 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|bcnt[4]~17_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|bcnt [4] & (\uUartSrc|uTxD|uTransmitBaudrate|bcnt[3]~16  $ (GND))) # (!\uUartSrc|uTxD|uTransmitBaudrate|bcnt [4] & (!\uUartSrc|uTxD|uTransmitBaudrate|bcnt[3]~16  & 
// VCC))
// \uUartSrc|uTxD|uTransmitBaudrate|bcnt[4]~18  = CARRY((\uUartSrc|uTxD|uTransmitBaudrate|bcnt [4] & !\uUartSrc|uTxD|uTransmitBaudrate|bcnt[3]~16 ))

	.dataa(gnd),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|bcnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|uTxD|uTransmitBaudrate|bcnt[3]~16 ),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|bcnt[4]~17_combout ),
	.cout(\uUartSrc|uTxD|uTransmitBaudrate|bcnt[4]~18 ));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|bcnt[4]~17 .lut_mask = 16'hC30C;
defparam \uUartSrc|uTxD|uTransmitBaudrate|bcnt[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y9_N19
dffeas \uUartSrc|uTxD|uTransmitBaudrate|bcnt[4] (
	.clk(\clock~input_o ),
	.d(\uUartSrc|uTxD|uTransmitBaudrate|bcnt[4]~17_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\uUartSrc|uTxD|uTransmit|tx~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|uTxD|uTransmitBaudrate|bcnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|bcnt[4] .is_wysiwyg = "true";
defparam \uUartSrc|uTxD|uTransmitBaudrate|bcnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N20
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|bcnt[5]~19 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|bcnt[5]~19_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|bcnt [5] & (!\uUartSrc|uTxD|uTransmitBaudrate|bcnt[4]~18 )) # (!\uUartSrc|uTxD|uTransmitBaudrate|bcnt [5] & ((\uUartSrc|uTxD|uTransmitBaudrate|bcnt[4]~18 ) # (GND)))
// \uUartSrc|uTxD|uTransmitBaudrate|bcnt[5]~20  = CARRY((!\uUartSrc|uTxD|uTransmitBaudrate|bcnt[4]~18 ) # (!\uUartSrc|uTxD|uTransmitBaudrate|bcnt [5]))

	.dataa(gnd),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|bcnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|uTxD|uTransmitBaudrate|bcnt[4]~18 ),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|bcnt[5]~19_combout ),
	.cout(\uUartSrc|uTxD|uTransmitBaudrate|bcnt[5]~20 ));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|bcnt[5]~19 .lut_mask = 16'h3C3F;
defparam \uUartSrc|uTxD|uTransmitBaudrate|bcnt[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y9_N21
dffeas \uUartSrc|uTxD|uTransmitBaudrate|bcnt[5] (
	.clk(\clock~input_o ),
	.d(\uUartSrc|uTxD|uTransmitBaudrate|bcnt[5]~19_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\uUartSrc|uTxD|uTransmit|tx~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|uTxD|uTransmitBaudrate|bcnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|bcnt[5] .is_wysiwyg = "true";
defparam \uUartSrc|uTxD|uTransmitBaudrate|bcnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N22
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|bcnt[6]~21 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|bcnt[6]~21_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|bcnt [6] & (\uUartSrc|uTxD|uTransmitBaudrate|bcnt[5]~20  $ (GND))) # (!\uUartSrc|uTxD|uTransmitBaudrate|bcnt [6] & (!\uUartSrc|uTxD|uTransmitBaudrate|bcnt[5]~20  & 
// VCC))
// \uUartSrc|uTxD|uTransmitBaudrate|bcnt[6]~22  = CARRY((\uUartSrc|uTxD|uTransmitBaudrate|bcnt [6] & !\uUartSrc|uTxD|uTransmitBaudrate|bcnt[5]~20 ))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|bcnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|uTxD|uTransmitBaudrate|bcnt[5]~20 ),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|bcnt[6]~21_combout ),
	.cout(\uUartSrc|uTxD|uTransmitBaudrate|bcnt[6]~22 ));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|bcnt[6]~21 .lut_mask = 16'hA50A;
defparam \uUartSrc|uTxD|uTransmitBaudrate|bcnt[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y9_N23
dffeas \uUartSrc|uTxD|uTransmitBaudrate|bcnt[6] (
	.clk(\clock~input_o ),
	.d(\uUartSrc|uTxD|uTransmitBaudrate|bcnt[6]~21_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\uUartSrc|uTxD|uTransmit|tx~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|uTxD|uTransmitBaudrate|bcnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|bcnt[6] .is_wysiwyg = "true";
defparam \uUartSrc|uTxD|uTransmitBaudrate|bcnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N24
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|bcnt[7]~23 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|bcnt[7]~23_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|bcnt [7] & (!\uUartSrc|uTxD|uTransmitBaudrate|bcnt[6]~22 )) # (!\uUartSrc|uTxD|uTransmitBaudrate|bcnt [7] & ((\uUartSrc|uTxD|uTransmitBaudrate|bcnt[6]~22 ) # (GND)))
// \uUartSrc|uTxD|uTransmitBaudrate|bcnt[7]~24  = CARRY((!\uUartSrc|uTxD|uTransmitBaudrate|bcnt[6]~22 ) # (!\uUartSrc|uTxD|uTransmitBaudrate|bcnt [7]))

	.dataa(gnd),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|bcnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|uTxD|uTransmitBaudrate|bcnt[6]~22 ),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|bcnt[7]~23_combout ),
	.cout(\uUartSrc|uTxD|uTransmitBaudrate|bcnt[7]~24 ));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|bcnt[7]~23 .lut_mask = 16'h3C3F;
defparam \uUartSrc|uTxD|uTransmitBaudrate|bcnt[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y9_N25
dffeas \uUartSrc|uTxD|uTransmitBaudrate|bcnt[7] (
	.clk(\clock~input_o ),
	.d(\uUartSrc|uTxD|uTransmitBaudrate|bcnt[7]~23_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\uUartSrc|uTxD|uTransmit|tx~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|uTxD|uTransmitBaudrate|bcnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|bcnt[7] .is_wysiwyg = "true";
defparam \uUartSrc|uTxD|uTransmitBaudrate|bcnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N26
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|bcnt[8]~25 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|bcnt[8]~25_combout  = \uUartSrc|uTxD|uTransmitBaudrate|bcnt [8] $ (!\uUartSrc|uTxD|uTransmitBaudrate|bcnt[7]~24 )

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|bcnt [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\uUartSrc|uTxD|uTransmitBaudrate|bcnt[7]~24 ),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|bcnt[8]~25_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|bcnt[8]~25 .lut_mask = 16'hA5A5;
defparam \uUartSrc|uTxD|uTransmitBaudrate|bcnt[8]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y9_N27
dffeas \uUartSrc|uTxD|uTransmitBaudrate|bcnt[8] (
	.clk(\clock~input_o ),
	.d(\uUartSrc|uTxD|uTransmitBaudrate|bcnt[8]~25_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\uUartSrc|uTxD|uTransmit|tx~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|uTxD|uTransmitBaudrate|bcnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|bcnt[8] .is_wysiwyg = "true";
defparam \uUartSrc|uTxD|uTransmitBaudrate|bcnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N4
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|Equal0~2 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout  = ((\uUartSrc|uTxD|uTransmitBaudrate|Equal0~0_combout ) # (\uUartSrc|uTxD|uTransmitBaudrate|Equal0~1_combout )) # (!\uUartSrc|uTxD|uTransmitBaudrate|bcnt [8])

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|bcnt [8]),
	.datab(gnd),
	.datac(\uUartSrc|uTxD|uTransmitBaudrate|Equal0~0_combout ),
	.datad(\uUartSrc|uTxD|uTransmitBaudrate|Equal0~1_combout ),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|Equal0~2 .lut_mask = 16'hFFF5;
defparam \uUartSrc|uTxD|uTransmitBaudrate|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N0
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|Add0~0 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~0_combout  = \uUartSrc|uTxD|uTransmitBaudrate|numcnt [0] $ (VCC)
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~1  = CARRY(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [0])

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~0_combout ),
	.cout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~1 ));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~0 .lut_mask = 16'h55AA;
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N2
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|Add0~2 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~2_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|numcnt [1] & (!\uUartSrc|uTxD|uTransmitBaudrate|Add0~1 )) # (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [1] & ((\uUartSrc|uTxD|uTransmitBaudrate|Add0~1 ) # (GND)))
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~3  = CARRY((!\uUartSrc|uTxD|uTransmitBaudrate|Add0~1 ) # (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [1]))

	.dataa(gnd),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|uTxD|uTransmitBaudrate|Add0~1 ),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~2_combout ),
	.cout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~3 ));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~2 .lut_mask = 16'h3C3F;
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N16
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|numcnt[1]~32 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|numcnt[1]~32_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|Add0~2_combout  & (((\uUartSrc|uTxD|uTransmitBaudrate|numcnt [1] & \uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout )) # 
// (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout ))) # (!\uUartSrc|uTxD|uTransmitBaudrate|Add0~2_combout  & (\uUartSrc|uTxD|uTransmitBaudrate|numcnt [1] & (\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout )))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|Add0~2_combout ),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [1]),
	.datac(\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout ),
	.datad(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout ),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[1]~32 .lut_mask = 16'hC0EA;
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N26
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|numcnt[1]~feeder (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|numcnt[1]~feeder_combout  = \uUartSrc|uTxD|uTransmitBaudrate|numcnt[1]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[1]~32_combout ),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[1]~feeder .lut_mask = 16'hFF00;
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y7_N27
dffeas \uUartSrc|uTxD|uTransmitBaudrate|numcnt[1] (
	.clk(\clock~input_o ),
	.d(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[1] .is_wysiwyg = "true";
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N4
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|Add0~4 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~4_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|numcnt [2] & (\uUartSrc|uTxD|uTransmitBaudrate|Add0~3  $ (GND))) # (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [2] & (!\uUartSrc|uTxD|uTransmitBaudrate|Add0~3  & VCC))
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~5  = CARRY((\uUartSrc|uTxD|uTransmitBaudrate|numcnt [2] & !\uUartSrc|uTxD|uTransmitBaudrate|Add0~3 ))

	.dataa(gnd),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|uTxD|uTransmitBaudrate|Add0~3 ),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~4_combout ),
	.cout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~5 ));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~4 .lut_mask = 16'hC30C;
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N26
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|numcnt[2]~31 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|numcnt[2]~31_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout  & ((\uUartSrc|uTxD|uTransmitBaudrate|numcnt [2]) # ((\uUartSrc|uTxD|uTransmitBaudrate|Add0~4_combout  & 
// !\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout )))) # (!\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout  & (((\uUartSrc|uTxD|uTransmitBaudrate|Add0~4_combout  & !\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout ))))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout ),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [2]),
	.datac(\uUartSrc|uTxD|uTransmitBaudrate|Add0~4_combout ),
	.datad(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout ),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[2]~31 .lut_mask = 16'h88F8;
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N28
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|numcnt[2]~feeder (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|numcnt[2]~feeder_combout  = \uUartSrc|uTxD|uTransmitBaudrate|numcnt[2]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[2]~31_combout ),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[2]~feeder .lut_mask = 16'hFF00;
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y7_N29
dffeas \uUartSrc|uTxD|uTransmitBaudrate|numcnt[2] (
	.clk(\clock~input_o ),
	.d(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[2] .is_wysiwyg = "true";
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N6
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|Add0~6 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~6_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|numcnt [3] & (!\uUartSrc|uTxD|uTransmitBaudrate|Add0~5 )) # (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [3] & ((\uUartSrc|uTxD|uTransmitBaudrate|Add0~5 ) # (GND)))
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~7  = CARRY((!\uUartSrc|uTxD|uTransmitBaudrate|Add0~5 ) # (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [3]))

	.dataa(gnd),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|uTxD|uTransmitBaudrate|Add0~5 ),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~6_combout ),
	.cout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~7 ));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~6 .lut_mask = 16'h3C3F;
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N16
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|numcnt[3]~29 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|numcnt[3]~29_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|numcnt [3] & ((\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout ) # ((\uUartSrc|uTxD|uTransmitBaudrate|Add0~6_combout  & 
// !\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout )))) # (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [3] & (\uUartSrc|uTxD|uTransmitBaudrate|Add0~6_combout  & ((!\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout ))))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [3]),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|Add0~6_combout ),
	.datac(\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout ),
	.datad(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout ),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[3]~29 .lut_mask = 16'hA0EC;
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y7_N6
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|numcnt[3]~feeder (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|numcnt[3]~feeder_combout  = \uUartSrc|uTxD|uTransmitBaudrate|numcnt[3]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[3]~29_combout ),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[3]~feeder .lut_mask = 16'hFF00;
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y7_N7
dffeas \uUartSrc|uTxD|uTransmitBaudrate|numcnt[3] (
	.clk(\clock~input_o ),
	.d(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[3] .is_wysiwyg = "true";
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N8
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|Add0~8 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~8_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|numcnt [4] & (\uUartSrc|uTxD|uTransmitBaudrate|Add0~7  $ (GND))) # (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [4] & (!\uUartSrc|uTxD|uTransmitBaudrate|Add0~7  & VCC))
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~9  = CARRY((\uUartSrc|uTxD|uTransmitBaudrate|numcnt [4] & !\uUartSrc|uTxD|uTransmitBaudrate|Add0~7 ))

	.dataa(gnd),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|uTxD|uTransmitBaudrate|Add0~7 ),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~8_combout ),
	.cout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~9 ));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~8 .lut_mask = 16'hC30C;
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N6
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|numcnt[4]~28 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|numcnt[4]~28_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout  & (((\uUartSrc|uTxD|uTransmitBaudrate|numcnt [4] & \uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout )))) # 
// (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout  & ((\uUartSrc|uTxD|uTransmitBaudrate|Add0~8_combout ) # ((\uUartSrc|uTxD|uTransmitBaudrate|numcnt [4] & \uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout ))))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout ),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|Add0~8_combout ),
	.datac(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [4]),
	.datad(\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout ),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[4]~28 .lut_mask = 16'hF444;
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y7_N7
dffeas \uUartSrc|uTxD|uTransmitBaudrate|numcnt[4] (
	.clk(\clock~input_o ),
	.d(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[4]~28_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[4] .is_wysiwyg = "true";
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N10
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|Add0~10 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~10_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|numcnt [5] & (!\uUartSrc|uTxD|uTransmitBaudrate|Add0~9 )) # (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [5] & ((\uUartSrc|uTxD|uTransmitBaudrate|Add0~9 ) # (GND)))
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~11  = CARRY((!\uUartSrc|uTxD|uTransmitBaudrate|Add0~9 ) # (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [5]))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|uTxD|uTransmitBaudrate|Add0~9 ),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~10_combout ),
	.cout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~11 ));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~10 .lut_mask = 16'h5A5F;
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N16
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|numcnt[5]~27 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|numcnt[5]~27_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout  & (((\uUartSrc|uTxD|uTransmitBaudrate|numcnt [5] & \uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout )))) # 
// (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout  & ((\uUartSrc|uTxD|uTransmitBaudrate|Add0~10_combout ) # ((\uUartSrc|uTxD|uTransmitBaudrate|numcnt [5] & \uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout ))))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout ),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|Add0~10_combout ),
	.datac(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [5]),
	.datad(\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout ),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[5]~27 .lut_mask = 16'hF444;
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y7_N17
dffeas \uUartSrc|uTxD|uTransmitBaudrate|numcnt[5] (
	.clk(\clock~input_o ),
	.d(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[5]~27_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[5] .is_wysiwyg = "true";
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N12
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|Add0~12 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~12_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|numcnt [6] & (\uUartSrc|uTxD|uTransmitBaudrate|Add0~11  $ (GND))) # (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [6] & (!\uUartSrc|uTxD|uTransmitBaudrate|Add0~11  & VCC))
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~13  = CARRY((\uUartSrc|uTxD|uTransmitBaudrate|numcnt [6] & !\uUartSrc|uTxD|uTransmitBaudrate|Add0~11 ))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|uTxD|uTransmitBaudrate|Add0~11 ),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~12_combout ),
	.cout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~13 ));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~12 .lut_mask = 16'hA50A;
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N26
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|numcnt[6]~26 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|numcnt[6]~26_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout  & (((\uUartSrc|uTxD|uTransmitBaudrate|numcnt [6] & \uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout )))) # 
// (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout  & ((\uUartSrc|uTxD|uTransmitBaudrate|Add0~12_combout ) # ((\uUartSrc|uTxD|uTransmitBaudrate|numcnt [6] & \uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout ))))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout ),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|Add0~12_combout ),
	.datac(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [6]),
	.datad(\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout ),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[6]~26 .lut_mask = 16'hF444;
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y7_N27
dffeas \uUartSrc|uTxD|uTransmitBaudrate|numcnt[6] (
	.clk(\clock~input_o ),
	.d(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[6]~26_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[6] .is_wysiwyg = "true";
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N14
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|Add0~14 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~14_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|numcnt [7] & (!\uUartSrc|uTxD|uTransmitBaudrate|Add0~13 )) # (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [7] & ((\uUartSrc|uTxD|uTransmitBaudrate|Add0~13 ) # (GND)))
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~15  = CARRY((!\uUartSrc|uTxD|uTransmitBaudrate|Add0~13 ) # (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [7]))

	.dataa(gnd),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|uTxD|uTransmitBaudrate|Add0~13 ),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~14_combout ),
	.cout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~15 ));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~14 .lut_mask = 16'h3C3F;
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N4
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|numcnt[7]~25 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|numcnt[7]~25_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout  & (((\uUartSrc|uTxD|uTransmitBaudrate|numcnt [7] & \uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout )))) # 
// (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout  & ((\uUartSrc|uTxD|uTransmitBaudrate|Add0~14_combout ) # ((\uUartSrc|uTxD|uTransmitBaudrate|numcnt [7] & \uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout ))))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout ),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|Add0~14_combout ),
	.datac(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [7]),
	.datad(\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout ),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[7]~25 .lut_mask = 16'hF444;
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y7_N5
dffeas \uUartSrc|uTxD|uTransmitBaudrate|numcnt[7] (
	.clk(\clock~input_o ),
	.d(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[7]~25_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[7] .is_wysiwyg = "true";
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N16
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|Add0~16 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~16_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|numcnt [8] & (\uUartSrc|uTxD|uTransmitBaudrate|Add0~15  $ (GND))) # (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [8] & (!\uUartSrc|uTxD|uTransmitBaudrate|Add0~15  & VCC))
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~17  = CARRY((\uUartSrc|uTxD|uTransmitBaudrate|numcnt [8] & !\uUartSrc|uTxD|uTransmitBaudrate|Add0~15 ))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|uTxD|uTransmitBaudrate|Add0~15 ),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~16_combout ),
	.cout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~17 ));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~16 .lut_mask = 16'hA50A;
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N22
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|numcnt[8]~24 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|numcnt[8]~24_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout  & (\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout  & (\uUartSrc|uTxD|uTransmitBaudrate|numcnt [8]))) # 
// (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout  & ((\uUartSrc|uTxD|uTransmitBaudrate|Add0~16_combout ) # ((\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout  & \uUartSrc|uTxD|uTransmitBaudrate|numcnt [8]))))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout ),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout ),
	.datac(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [8]),
	.datad(\uUartSrc|uTxD|uTransmitBaudrate|Add0~16_combout ),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[8]~24_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[8]~24 .lut_mask = 16'hD5C0;
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[8]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y7_N23
dffeas \uUartSrc|uTxD|uTransmitBaudrate|numcnt[8] (
	.clk(\clock~input_o ),
	.d(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[8]~24_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[8] .is_wysiwyg = "true";
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N18
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|Add0~18 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~18_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|numcnt [9] & (!\uUartSrc|uTxD|uTransmitBaudrate|Add0~17 )) # (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [9] & ((\uUartSrc|uTxD|uTransmitBaudrate|Add0~17 ) # (GND)))
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~19  = CARRY((!\uUartSrc|uTxD|uTransmitBaudrate|Add0~17 ) # (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [9]))

	.dataa(gnd),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|uTxD|uTransmitBaudrate|Add0~17 ),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~18_combout ),
	.cout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~19 ));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~18 .lut_mask = 16'h3C3F;
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N20
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|numcnt[9]~23 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|numcnt[9]~23_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout  & (\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout  & (\uUartSrc|uTxD|uTransmitBaudrate|numcnt [9]))) # 
// (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout  & ((\uUartSrc|uTxD|uTransmitBaudrate|Add0~18_combout ) # ((\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout  & \uUartSrc|uTxD|uTransmitBaudrate|numcnt [9]))))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout ),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout ),
	.datac(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [9]),
	.datad(\uUartSrc|uTxD|uTransmitBaudrate|Add0~18_combout ),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[9]~23_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[9]~23 .lut_mask = 16'hD5C0;
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[9]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y7_N21
dffeas \uUartSrc|uTxD|uTransmitBaudrate|numcnt[9] (
	.clk(\clock~input_o ),
	.d(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[9]~23_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[9] .is_wysiwyg = "true";
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N20
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|Add0~20 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~20_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|numcnt [10] & (\uUartSrc|uTxD|uTransmitBaudrate|Add0~19  $ (GND))) # (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [10] & (!\uUartSrc|uTxD|uTransmitBaudrate|Add0~19  & VCC))
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~21  = CARRY((\uUartSrc|uTxD|uTransmitBaudrate|numcnt [10] & !\uUartSrc|uTxD|uTransmitBaudrate|Add0~19 ))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|uTxD|uTransmitBaudrate|Add0~19 ),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~20_combout ),
	.cout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~21 ));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~20 .lut_mask = 16'hA50A;
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N28
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|numcnt[10]~22 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|numcnt[10]~22_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|Add0~20_combout  & (((\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout  & \uUartSrc|uTxD|uTransmitBaudrate|numcnt [10])) # 
// (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout ))) # (!\uUartSrc|uTxD|uTransmitBaudrate|Add0~20_combout  & (\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout  & (\uUartSrc|uTxD|uTransmitBaudrate|numcnt [10])))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|Add0~20_combout ),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout ),
	.datac(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [10]),
	.datad(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout ),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[10]~22 .lut_mask = 16'hC0EA;
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y7_N29
dffeas \uUartSrc|uTxD|uTransmitBaudrate|numcnt[10] (
	.clk(\clock~input_o ),
	.d(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[10]~22_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[10] .is_wysiwyg = "true";
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N22
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|Add0~22 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~22_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|numcnt [11] & (!\uUartSrc|uTxD|uTransmitBaudrate|Add0~21 )) # (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [11] & ((\uUartSrc|uTxD|uTransmitBaudrate|Add0~21 ) # (GND)))
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~23  = CARRY((!\uUartSrc|uTxD|uTransmitBaudrate|Add0~21 ) # (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [11]))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|uTxD|uTransmitBaudrate|Add0~21 ),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~22_combout ),
	.cout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~23 ));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~22 .lut_mask = 16'h5A5F;
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N12
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|numcnt[11]~21 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|numcnt[11]~21_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|Add0~22_combout  & (((\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout  & \uUartSrc|uTxD|uTransmitBaudrate|numcnt [11])) # 
// (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout ))) # (!\uUartSrc|uTxD|uTransmitBaudrate|Add0~22_combout  & (\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout  & (\uUartSrc|uTxD|uTransmitBaudrate|numcnt [11])))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|Add0~22_combout ),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout ),
	.datac(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [11]),
	.datad(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout ),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[11]~21_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[11]~21 .lut_mask = 16'hC0EA;
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[11]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y7_N13
dffeas \uUartSrc|uTxD|uTransmitBaudrate|numcnt[11] (
	.clk(\clock~input_o ),
	.d(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[11]~21_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[11] .is_wysiwyg = "true";
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N24
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|Add0~24 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~24_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|numcnt [12] & (\uUartSrc|uTxD|uTransmitBaudrate|Add0~23  $ (GND))) # (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [12] & (!\uUartSrc|uTxD|uTransmitBaudrate|Add0~23  & VCC))
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~25  = CARRY((\uUartSrc|uTxD|uTransmitBaudrate|numcnt [12] & !\uUartSrc|uTxD|uTransmitBaudrate|Add0~23 ))

	.dataa(gnd),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|uTxD|uTransmitBaudrate|Add0~23 ),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~24_combout ),
	.cout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~25 ));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~24 .lut_mask = 16'hC30C;
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N2
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|numcnt[12]~20 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|numcnt[12]~20_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout  & ((\uUartSrc|uTxD|uTransmitBaudrate|numcnt [12]) # ((!\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout  & 
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~24_combout )))) # (!\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout  & (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout  & ((\uUartSrc|uTxD|uTransmitBaudrate|Add0~24_combout ))))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout ),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout ),
	.datac(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [12]),
	.datad(\uUartSrc|uTxD|uTransmitBaudrate|Add0~24_combout ),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[12]~20 .lut_mask = 16'hB3A0;
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N3
dffeas \uUartSrc|uTxD|uTransmitBaudrate|numcnt[12] (
	.clk(\clock~input_o ),
	.d(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[12]~20_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[12] .is_wysiwyg = "true";
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N26
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|Add0~26 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~26_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|numcnt [13] & (!\uUartSrc|uTxD|uTransmitBaudrate|Add0~25 )) # (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [13] & ((\uUartSrc|uTxD|uTransmitBaudrate|Add0~25 ) # (GND)))
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~27  = CARRY((!\uUartSrc|uTxD|uTransmitBaudrate|Add0~25 ) # (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [13]))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|uTxD|uTransmitBaudrate|Add0~25 ),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~26_combout ),
	.cout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~27 ));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~26 .lut_mask = 16'h5A5F;
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N4
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|numcnt[13]~19 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|numcnt[13]~19_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout  & ((\uUartSrc|uTxD|uTransmitBaudrate|numcnt [13]) # ((!\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout  & 
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~26_combout )))) # (!\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout  & (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout  & ((\uUartSrc|uTxD|uTransmitBaudrate|Add0~26_combout ))))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout ),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout ),
	.datac(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [13]),
	.datad(\uUartSrc|uTxD|uTransmitBaudrate|Add0~26_combout ),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[13]~19 .lut_mask = 16'hB3A0;
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N5
dffeas \uUartSrc|uTxD|uTransmitBaudrate|numcnt[13] (
	.clk(\clock~input_o ),
	.d(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[13]~19_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[13] .is_wysiwyg = "true";
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N28
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|Add0~28 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~28_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|numcnt [14] & (\uUartSrc|uTxD|uTransmitBaudrate|Add0~27  $ (GND))) # (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [14] & (!\uUartSrc|uTxD|uTransmitBaudrate|Add0~27  & VCC))
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~29  = CARRY((\uUartSrc|uTxD|uTransmitBaudrate|numcnt [14] & !\uUartSrc|uTxD|uTransmitBaudrate|Add0~27 ))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|uTxD|uTransmitBaudrate|Add0~27 ),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~28_combout ),
	.cout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~29 ));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~28 .lut_mask = 16'hA50A;
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N30
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|numcnt[14]~18 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|numcnt[14]~18_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout  & ((\uUartSrc|uTxD|uTransmitBaudrate|numcnt [14]) # ((\uUartSrc|uTxD|uTransmitBaudrate|Add0~28_combout  & 
// !\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout )))) # (!\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout  & (\uUartSrc|uTxD|uTransmitBaudrate|Add0~28_combout  & ((!\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout ))))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout ),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|Add0~28_combout ),
	.datac(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [14]),
	.datad(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout ),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[14]~18 .lut_mask = 16'hA0EC;
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N31
dffeas \uUartSrc|uTxD|uTransmitBaudrate|numcnt[14] (
	.clk(\clock~input_o ),
	.d(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[14]~18_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[14] .is_wysiwyg = "true";
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N30
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|Add0~30 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~30_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|numcnt [15] & (!\uUartSrc|uTxD|uTransmitBaudrate|Add0~29 )) # (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [15] & ((\uUartSrc|uTxD|uTransmitBaudrate|Add0~29 ) # (GND)))
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~31  = CARRY((!\uUartSrc|uTxD|uTransmitBaudrate|Add0~29 ) # (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [15]))

	.dataa(gnd),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|uTxD|uTransmitBaudrate|Add0~29 ),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~30_combout ),
	.cout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~31 ));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~30 .lut_mask = 16'h3C3F;
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N20
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|numcnt[15]~17 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|numcnt[15]~17_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout  & ((\uUartSrc|uTxD|uTransmitBaudrate|numcnt [15]) # ((!\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout  & 
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~30_combout )))) # (!\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout  & (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout  & ((\uUartSrc|uTxD|uTransmitBaudrate|Add0~30_combout ))))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout ),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout ),
	.datac(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [15]),
	.datad(\uUartSrc|uTxD|uTransmitBaudrate|Add0~30_combout ),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[15]~17 .lut_mask = 16'hB3A0;
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N21
dffeas \uUartSrc|uTxD|uTransmitBaudrate|numcnt[15] (
	.clk(\clock~input_o ),
	.d(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[15]~17_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[15] .is_wysiwyg = "true";
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N0
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|Add0~32 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~32_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|numcnt [16] & (\uUartSrc|uTxD|uTransmitBaudrate|Add0~31  $ (GND))) # (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [16] & (!\uUartSrc|uTxD|uTransmitBaudrate|Add0~31  & VCC))
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~33  = CARRY((\uUartSrc|uTxD|uTransmitBaudrate|numcnt [16] & !\uUartSrc|uTxD|uTransmitBaudrate|Add0~31 ))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|uTxD|uTransmitBaudrate|Add0~31 ),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~32_combout ),
	.cout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~33 ));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~32 .lut_mask = 16'hA50A;
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N14
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|numcnt[16]~16 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|numcnt[16]~16_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout  & ((\uUartSrc|uTxD|uTransmitBaudrate|numcnt [16]) # ((\uUartSrc|uTxD|uTransmitBaudrate|Add0~32_combout  & 
// !\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout )))) # (!\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout  & (\uUartSrc|uTxD|uTransmitBaudrate|Add0~32_combout  & ((!\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout ))))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout ),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|Add0~32_combout ),
	.datac(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [16]),
	.datad(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout ),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[16]~16 .lut_mask = 16'hA0EC;
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N15
dffeas \uUartSrc|uTxD|uTransmitBaudrate|numcnt[16] (
	.clk(\clock~input_o ),
	.d(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[16]~16_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[16] .is_wysiwyg = "true";
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N2
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|Add0~34 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~34_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|numcnt [17] & (!\uUartSrc|uTxD|uTransmitBaudrate|Add0~33 )) # (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [17] & ((\uUartSrc|uTxD|uTransmitBaudrate|Add0~33 ) # (GND)))
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~35  = CARRY((!\uUartSrc|uTxD|uTransmitBaudrate|Add0~33 ) # (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [17]))

	.dataa(gnd),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|uTxD|uTransmitBaudrate|Add0~33 ),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~34_combout ),
	.cout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~35 ));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~34 .lut_mask = 16'h3C3F;
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N22
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|numcnt[17]~15 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|numcnt[17]~15_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout  & ((\uUartSrc|uTxD|uTransmitBaudrate|numcnt [17]) # ((!\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout  & 
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~34_combout )))) # (!\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout  & (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout  & ((\uUartSrc|uTxD|uTransmitBaudrate|Add0~34_combout ))))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout ),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout ),
	.datac(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [17]),
	.datad(\uUartSrc|uTxD|uTransmitBaudrate|Add0~34_combout ),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[17]~15_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[17]~15 .lut_mask = 16'hB3A0;
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[17]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N23
dffeas \uUartSrc|uTxD|uTransmitBaudrate|numcnt[17] (
	.clk(\clock~input_o ),
	.d(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[17]~15_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[17] .is_wysiwyg = "true";
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N4
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|Add0~36 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~36_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|numcnt [18] & (\uUartSrc|uTxD|uTransmitBaudrate|Add0~35  $ (GND))) # (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [18] & (!\uUartSrc|uTxD|uTransmitBaudrate|Add0~35  & VCC))
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~37  = CARRY((\uUartSrc|uTxD|uTransmitBaudrate|numcnt [18] & !\uUartSrc|uTxD|uTransmitBaudrate|Add0~35 ))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|uTxD|uTransmitBaudrate|Add0~35 ),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~36_combout ),
	.cout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~37 ));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~36 .lut_mask = 16'hA50A;
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N6
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|numcnt[18]~14 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|numcnt[18]~14_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout  & ((\uUartSrc|uTxD|uTransmitBaudrate|numcnt [18]) # ((!\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout  & 
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~36_combout )))) # (!\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout  & (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout  & ((\uUartSrc|uTxD|uTransmitBaudrate|Add0~36_combout ))))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout ),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout ),
	.datac(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [18]),
	.datad(\uUartSrc|uTxD|uTransmitBaudrate|Add0~36_combout ),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[18]~14_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[18]~14 .lut_mask = 16'hB3A0;
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[18]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N7
dffeas \uUartSrc|uTxD|uTransmitBaudrate|numcnt[18] (
	.clk(\clock~input_o ),
	.d(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[18]~14_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[18] .is_wysiwyg = "true";
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N6
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|Add0~38 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~38_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|numcnt [19] & (!\uUartSrc|uTxD|uTransmitBaudrate|Add0~37 )) # (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [19] & ((\uUartSrc|uTxD|uTransmitBaudrate|Add0~37 ) # (GND)))
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~39  = CARRY((!\uUartSrc|uTxD|uTransmitBaudrate|Add0~37 ) # (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [19]))

	.dataa(gnd),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|uTxD|uTransmitBaudrate|Add0~37 ),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~38_combout ),
	.cout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~39 ));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~38 .lut_mask = 16'h3C3F;
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N24
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|numcnt[19]~13 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|numcnt[19]~13_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout  & ((\uUartSrc|uTxD|uTransmitBaudrate|numcnt [19]) # ((\uUartSrc|uTxD|uTransmitBaudrate|Add0~38_combout  & 
// !\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout )))) # (!\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout  & (\uUartSrc|uTxD|uTransmitBaudrate|Add0~38_combout  & ((!\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout ))))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout ),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|Add0~38_combout ),
	.datac(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [19]),
	.datad(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout ),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[19]~13_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[19]~13 .lut_mask = 16'hA0EC;
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[19]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N25
dffeas \uUartSrc|uTxD|uTransmitBaudrate|numcnt[19] (
	.clk(\clock~input_o ),
	.d(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[19]~13_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[19] .is_wysiwyg = "true";
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N8
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|Add0~40 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~40_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|numcnt [20] & (\uUartSrc|uTxD|uTransmitBaudrate|Add0~39  $ (GND))) # (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [20] & (!\uUartSrc|uTxD|uTransmitBaudrate|Add0~39  & VCC))
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~41  = CARRY((\uUartSrc|uTxD|uTransmitBaudrate|numcnt [20] & !\uUartSrc|uTxD|uTransmitBaudrate|Add0~39 ))

	.dataa(gnd),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|uTxD|uTransmitBaudrate|Add0~39 ),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~40_combout ),
	.cout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~41 ));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~40 .lut_mask = 16'hC30C;
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N14
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|numcnt[20]~12 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|numcnt[20]~12_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|Add0~40_combout  & (((\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout  & \uUartSrc|uTxD|uTransmitBaudrate|numcnt [20])) # 
// (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout ))) # (!\uUartSrc|uTxD|uTransmitBaudrate|Add0~40_combout  & (\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout  & (\uUartSrc|uTxD|uTransmitBaudrate|numcnt [20])))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|Add0~40_combout ),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout ),
	.datac(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [20]),
	.datad(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout ),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[20]~12_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[20]~12 .lut_mask = 16'hC0EA;
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[20]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N15
dffeas \uUartSrc|uTxD|uTransmitBaudrate|numcnt[20] (
	.clk(\clock~input_o ),
	.d(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[20]~12_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[20] .is_wysiwyg = "true";
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N10
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|Add0~42 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~42_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|numcnt [21] & (!\uUartSrc|uTxD|uTransmitBaudrate|Add0~41 )) # (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [21] & ((\uUartSrc|uTxD|uTransmitBaudrate|Add0~41 ) # (GND)))
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~43  = CARRY((!\uUartSrc|uTxD|uTransmitBaudrate|Add0~41 ) # (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [21]))

	.dataa(gnd),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|uTxD|uTransmitBaudrate|Add0~41 ),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~42_combout ),
	.cout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~43 ));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~42 .lut_mask = 16'h3C3F;
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N10
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|numcnt[21]~11 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|numcnt[21]~11_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|Add0~42_combout  & (((\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout  & \uUartSrc|uTxD|uTransmitBaudrate|numcnt [21])) # 
// (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout ))) # (!\uUartSrc|uTxD|uTransmitBaudrate|Add0~42_combout  & (\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout  & (\uUartSrc|uTxD|uTransmitBaudrate|numcnt [21])))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|Add0~42_combout ),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout ),
	.datac(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [21]),
	.datad(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout ),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[21]~11_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[21]~11 .lut_mask = 16'hC0EA;
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[21]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N11
dffeas \uUartSrc|uTxD|uTransmitBaudrate|numcnt[21] (
	.clk(\clock~input_o ),
	.d(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[21]~11_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [21]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[21] .is_wysiwyg = "true";
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N12
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|Add0~44 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~44_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|numcnt [22] & (\uUartSrc|uTxD|uTransmitBaudrate|Add0~43  $ (GND))) # (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [22] & (!\uUartSrc|uTxD|uTransmitBaudrate|Add0~43  & VCC))
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~45  = CARRY((\uUartSrc|uTxD|uTransmitBaudrate|numcnt [22] & !\uUartSrc|uTxD|uTransmitBaudrate|Add0~43 ))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|uTxD|uTransmitBaudrate|Add0~43 ),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~44_combout ),
	.cout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~45 ));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~44 .lut_mask = 16'hA50A;
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N12
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|numcnt[22]~10 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|numcnt[22]~10_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|Add0~44_combout  & (((\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout  & \uUartSrc|uTxD|uTransmitBaudrate|numcnt [22])) # 
// (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout ))) # (!\uUartSrc|uTxD|uTransmitBaudrate|Add0~44_combout  & (\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout  & (\uUartSrc|uTxD|uTransmitBaudrate|numcnt [22])))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|Add0~44_combout ),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout ),
	.datac(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [22]),
	.datad(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout ),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[22]~10_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[22]~10 .lut_mask = 16'hC0EA;
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[22]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N13
dffeas \uUartSrc|uTxD|uTransmitBaudrate|numcnt[22] (
	.clk(\clock~input_o ),
	.d(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[22]~10_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [22]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[22] .is_wysiwyg = "true";
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N14
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|Add0~46 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~46_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|numcnt [23] & (!\uUartSrc|uTxD|uTransmitBaudrate|Add0~45 )) # (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [23] & ((\uUartSrc|uTxD|uTransmitBaudrate|Add0~45 ) # (GND)))
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~47  = CARRY((!\uUartSrc|uTxD|uTransmitBaudrate|Add0~45 ) # (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [23]))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|uTxD|uTransmitBaudrate|Add0~45 ),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~46_combout ),
	.cout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~47 ));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~46 .lut_mask = 16'h5A5F;
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N8
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|numcnt[23]~9 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|numcnt[23]~9_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout  & ((\uUartSrc|uTxD|uTransmitBaudrate|numcnt [23]) # ((\uUartSrc|uTxD|uTransmitBaudrate|Add0~46_combout  & 
// !\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout )))) # (!\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout  & (\uUartSrc|uTxD|uTransmitBaudrate|Add0~46_combout  & ((!\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout ))))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout ),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|Add0~46_combout ),
	.datac(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [23]),
	.datad(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout ),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[23]~9_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[23]~9 .lut_mask = 16'hA0EC;
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[23]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N9
dffeas \uUartSrc|uTxD|uTransmitBaudrate|numcnt[23] (
	.clk(\clock~input_o ),
	.d(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[23]~9_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [23]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[23] .is_wysiwyg = "true";
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N16
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|Add0~48 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~48_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|numcnt [24] & (\uUartSrc|uTxD|uTransmitBaudrate|Add0~47  $ (GND))) # (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [24] & (!\uUartSrc|uTxD|uTransmitBaudrate|Add0~47  & VCC))
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~49  = CARRY((\uUartSrc|uTxD|uTransmitBaudrate|numcnt [24] & !\uUartSrc|uTxD|uTransmitBaudrate|Add0~47 ))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|uTxD|uTransmitBaudrate|Add0~47 ),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~48_combout ),
	.cout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~49 ));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~48 .lut_mask = 16'hA50A;
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N26
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|numcnt[24]~8 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|numcnt[24]~8_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout  & ((\uUartSrc|uTxD|uTransmitBaudrate|numcnt [24]) # ((!\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout  & 
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~48_combout )))) # (!\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout  & (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout  & ((\uUartSrc|uTxD|uTransmitBaudrate|Add0~48_combout ))))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout ),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout ),
	.datac(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [24]),
	.datad(\uUartSrc|uTxD|uTransmitBaudrate|Add0~48_combout ),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[24]~8_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[24]~8 .lut_mask = 16'hB3A0;
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[24]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N27
dffeas \uUartSrc|uTxD|uTransmitBaudrate|numcnt[24] (
	.clk(\clock~input_o ),
	.d(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[24]~8_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [24]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[24] .is_wysiwyg = "true";
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N18
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|Add0~50 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~50_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|numcnt [25] & (!\uUartSrc|uTxD|uTransmitBaudrate|Add0~49 )) # (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [25] & ((\uUartSrc|uTxD|uTransmitBaudrate|Add0~49 ) # (GND)))
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~51  = CARRY((!\uUartSrc|uTxD|uTransmitBaudrate|Add0~49 ) # (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [25]))

	.dataa(gnd),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|uTxD|uTransmitBaudrate|Add0~49 ),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~50_combout ),
	.cout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~51 ));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~50 .lut_mask = 16'h3C3F;
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N28
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|numcnt[25]~7 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|numcnt[25]~7_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout  & ((\uUartSrc|uTxD|uTransmitBaudrate|numcnt [25]) # ((\uUartSrc|uTxD|uTransmitBaudrate|Add0~50_combout  & 
// !\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout )))) # (!\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout  & (\uUartSrc|uTxD|uTransmitBaudrate|Add0~50_combout  & ((!\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout ))))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout ),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|Add0~50_combout ),
	.datac(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [25]),
	.datad(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout ),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[25]~7_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[25]~7 .lut_mask = 16'hA0EC;
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[25]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N29
dffeas \uUartSrc|uTxD|uTransmitBaudrate|numcnt[25] (
	.clk(\clock~input_o ),
	.d(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[25]~7_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [25]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[25] .is_wysiwyg = "true";
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N20
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|Add0~52 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~52_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|numcnt [26] & (\uUartSrc|uTxD|uTransmitBaudrate|Add0~51  $ (GND))) # (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [26] & (!\uUartSrc|uTxD|uTransmitBaudrate|Add0~51  & VCC))
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~53  = CARRY((\uUartSrc|uTxD|uTransmitBaudrate|numcnt [26] & !\uUartSrc|uTxD|uTransmitBaudrate|Add0~51 ))

	.dataa(gnd),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|uTxD|uTransmitBaudrate|Add0~51 ),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~52_combout ),
	.cout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~53 ));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~52 .lut_mask = 16'hC30C;
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N10
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|numcnt[26]~6 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|numcnt[26]~6_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout  & ((\uUartSrc|uTxD|uTransmitBaudrate|numcnt [26]) # ((!\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout  & 
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~52_combout )))) # (!\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout  & (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout  & ((\uUartSrc|uTxD|uTransmitBaudrate|Add0~52_combout ))))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout ),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout ),
	.datac(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [26]),
	.datad(\uUartSrc|uTxD|uTransmitBaudrate|Add0~52_combout ),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[26]~6_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[26]~6 .lut_mask = 16'hB3A0;
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[26]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N11
dffeas \uUartSrc|uTxD|uTransmitBaudrate|numcnt[26] (
	.clk(\clock~input_o ),
	.d(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[26]~6_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [26]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[26] .is_wysiwyg = "true";
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N22
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|Add0~54 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~54_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|numcnt [27] & (!\uUartSrc|uTxD|uTransmitBaudrate|Add0~53 )) # (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [27] & ((\uUartSrc|uTxD|uTransmitBaudrate|Add0~53 ) # (GND)))
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~55  = CARRY((!\uUartSrc|uTxD|uTransmitBaudrate|Add0~53 ) # (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [27]))

	.dataa(gnd),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|uTxD|uTransmitBaudrate|Add0~53 ),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~54_combout ),
	.cout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~55 ));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~54 .lut_mask = 16'h3C3F;
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N0
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|numcnt[27]~5 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|numcnt[27]~5_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout  & ((\uUartSrc|uTxD|uTransmitBaudrate|numcnt [27]) # ((!\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout  & 
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~54_combout )))) # (!\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout  & (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout  & ((\uUartSrc|uTxD|uTransmitBaudrate|Add0~54_combout ))))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout ),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout ),
	.datac(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [27]),
	.datad(\uUartSrc|uTxD|uTransmitBaudrate|Add0~54_combout ),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[27]~5_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[27]~5 .lut_mask = 16'hB3A0;
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[27]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N1
dffeas \uUartSrc|uTxD|uTransmitBaudrate|numcnt[27] (
	.clk(\clock~input_o ),
	.d(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[27]~5_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [27]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[27] .is_wysiwyg = "true";
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N24
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|Add0~56 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~56_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|numcnt [28] & (\uUartSrc|uTxD|uTransmitBaudrate|Add0~55  $ (GND))) # (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [28] & (!\uUartSrc|uTxD|uTransmitBaudrate|Add0~55  & VCC))
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~57  = CARRY((\uUartSrc|uTxD|uTransmitBaudrate|numcnt [28] & !\uUartSrc|uTxD|uTransmitBaudrate|Add0~55 ))

	.dataa(gnd),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|uTxD|uTransmitBaudrate|Add0~55 ),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~56_combout ),
	.cout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~57 ));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~56 .lut_mask = 16'hC30C;
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N24
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|numcnt[28]~4 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|numcnt[28]~4_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout  & ((\uUartSrc|uTxD|uTransmitBaudrate|numcnt [28]) # ((\uUartSrc|uTxD|uTransmitBaudrate|Add0~56_combout  & 
// !\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout )))) # (!\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout  & (\uUartSrc|uTxD|uTransmitBaudrate|Add0~56_combout  & ((!\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout ))))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout ),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|Add0~56_combout ),
	.datac(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [28]),
	.datad(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout ),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[28]~4_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[28]~4 .lut_mask = 16'hA0EC;
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[28]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N25
dffeas \uUartSrc|uTxD|uTransmitBaudrate|numcnt[28] (
	.clk(\clock~input_o ),
	.d(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[28]~4_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [28]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[28] .is_wysiwyg = "true";
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N26
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|Add0~58 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~58_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|numcnt [29] & (!\uUartSrc|uTxD|uTransmitBaudrate|Add0~57 )) # (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [29] & ((\uUartSrc|uTxD|uTransmitBaudrate|Add0~57 ) # (GND)))
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~59  = CARRY((!\uUartSrc|uTxD|uTransmitBaudrate|Add0~57 ) # (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [29]))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|uTxD|uTransmitBaudrate|Add0~57 ),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~58_combout ),
	.cout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~59 ));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~58 .lut_mask = 16'h5A5F;
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N26
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|numcnt[29]~3 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|numcnt[29]~3_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|Add0~58_combout  & (((\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout  & \uUartSrc|uTxD|uTransmitBaudrate|numcnt [29])) # 
// (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout ))) # (!\uUartSrc|uTxD|uTransmitBaudrate|Add0~58_combout  & (\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout  & (\uUartSrc|uTxD|uTransmitBaudrate|numcnt [29])))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|Add0~58_combout ),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout ),
	.datac(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [29]),
	.datad(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout ),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[29]~3_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[29]~3 .lut_mask = 16'hC0EA;
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[29]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N27
dffeas \uUartSrc|uTxD|uTransmitBaudrate|numcnt[29] (
	.clk(\clock~input_o ),
	.d(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[29]~3_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [29]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[29] .is_wysiwyg = "true";
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N28
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|Add0~60 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~60_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|numcnt [30] & (\uUartSrc|uTxD|uTransmitBaudrate|Add0~59  $ (GND))) # (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [30] & (!\uUartSrc|uTxD|uTransmitBaudrate|Add0~59  & VCC))
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~61  = CARRY((\uUartSrc|uTxD|uTransmitBaudrate|numcnt [30] & !\uUartSrc|uTxD|uTransmitBaudrate|Add0~59 ))

	.dataa(gnd),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uUartSrc|uTxD|uTransmitBaudrate|Add0~59 ),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~60_combout ),
	.cout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~61 ));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~60 .lut_mask = 16'hC30C;
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N28
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|numcnt[30]~2 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|numcnt[30]~2_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|Add0~60_combout  & (((\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout  & \uUartSrc|uTxD|uTransmitBaudrate|numcnt [30])) # 
// (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout ))) # (!\uUartSrc|uTxD|uTransmitBaudrate|Add0~60_combout  & (\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout  & (\uUartSrc|uTxD|uTransmitBaudrate|numcnt [30])))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|Add0~60_combout ),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout ),
	.datac(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [30]),
	.datad(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout ),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[30]~2_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[30]~2 .lut_mask = 16'hC0EA;
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[30]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N29
dffeas \uUartSrc|uTxD|uTransmitBaudrate|numcnt[30] (
	.clk(\clock~input_o ),
	.d(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[30]~2_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [30]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[30] .is_wysiwyg = "true";
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N30
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|Add0~62 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|Add0~62_combout  = \uUartSrc|uTxD|uTransmitBaudrate|numcnt [31] $ (\uUartSrc|uTxD|uTransmitBaudrate|Add0~61 )

	.dataa(gnd),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [31]),
	.datac(gnd),
	.datad(gnd),
	.cin(\uUartSrc|uTxD|uTransmitBaudrate|Add0~61 ),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~62 .lut_mask = 16'h3C3C;
defparam \uUartSrc|uTxD|uTransmitBaudrate|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N4
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~1 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~1_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout  & ((\uUartSrc|uTxD|uTransmitBaudrate|numcnt [31]) # ((\uUartSrc|uTxD|uTransmitBaudrate|Add0~62_combout  & 
// !\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout )))) # (!\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout  & (\uUartSrc|uTxD|uTransmitBaudrate|Add0~62_combout  & ((!\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout ))))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout ),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|Add0~62_combout ),
	.datac(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [31]),
	.datad(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout ),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~1 .lut_mask = 16'hA0EC;
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N5
dffeas \uUartSrc|uTxD|uTransmitBaudrate|numcnt[31] (
	.clk(\clock~input_o ),
	.d(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~1_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [31]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[31] .is_wysiwyg = "true";
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N22
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|BREAK~0 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|BREAK~0_combout  = (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [29] & (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [30] & (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [31] & !\uUartSrc|uTxD|uTransmitBaudrate|numcnt [28])))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [29]),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [30]),
	.datac(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [31]),
	.datad(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [28]),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|BREAK~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|BREAK~0 .lut_mask = 16'h0001;
defparam \uUartSrc|uTxD|uTransmitBaudrate|BREAK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N30
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|BREAK~2 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|BREAK~2_combout  = (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [22] & (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [23] & (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [20] & !\uUartSrc|uTxD|uTransmitBaudrate|numcnt [21])))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [22]),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [23]),
	.datac(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [20]),
	.datad(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [21]),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|BREAK~2_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|BREAK~2 .lut_mask = 16'h0001;
defparam \uUartSrc|uTxD|uTransmitBaudrate|BREAK~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N18
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|BREAK~4 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|BREAK~4_combout  = (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [14] & (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [15] & (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [13] & !\uUartSrc|uTxD|uTransmitBaudrate|numcnt [12])))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [14]),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [15]),
	.datac(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [13]),
	.datad(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [12]),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|BREAK~4_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|BREAK~4 .lut_mask = 16'h0001;
defparam \uUartSrc|uTxD|uTransmitBaudrate|BREAK~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N8
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|BREAK~1 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|BREAK~1_combout  = (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [26] & (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [27] & (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [24] & !\uUartSrc|uTxD|uTransmitBaudrate|numcnt [25])))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [26]),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [27]),
	.datac(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [24]),
	.datad(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [25]),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|BREAK~1_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|BREAK~1 .lut_mask = 16'h0001;
defparam \uUartSrc|uTxD|uTransmitBaudrate|BREAK~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N16
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|BREAK~3 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|BREAK~3_combout  = (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [18] & (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [16] & (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [17] & !\uUartSrc|uTxD|uTransmitBaudrate|numcnt [19])))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [18]),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [16]),
	.datac(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [17]),
	.datad(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [19]),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|BREAK~3_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|BREAK~3 .lut_mask = 16'h0001;
defparam \uUartSrc|uTxD|uTransmitBaudrate|BREAK~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N12
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|BREAK~5 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|BREAK~5_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|BREAK~2_combout  & (\uUartSrc|uTxD|uTransmitBaudrate|BREAK~4_combout  & (\uUartSrc|uTxD|uTransmitBaudrate|BREAK~1_combout  & 
// \uUartSrc|uTxD|uTransmitBaudrate|BREAK~3_combout )))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|BREAK~2_combout ),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|BREAK~4_combout ),
	.datac(\uUartSrc|uTxD|uTransmitBaudrate|BREAK~1_combout ),
	.datad(\uUartSrc|uTxD|uTransmitBaudrate|BREAK~3_combout ),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|BREAK~5_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|BREAK~5 .lut_mask = 16'h8000;
defparam \uUartSrc|uTxD|uTransmitBaudrate|BREAK~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N24
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|BREAK~6 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|BREAK~6_combout  = (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [11] & (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [9] & (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [8] & !\uUartSrc|uTxD|uTransmitBaudrate|numcnt [10])))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [11]),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [9]),
	.datac(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [8]),
	.datad(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [10]),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|BREAK~6_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|BREAK~6 .lut_mask = 16'h0001;
defparam \uUartSrc|uTxD|uTransmitBaudrate|BREAK~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N14
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|BREAK~7 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|BREAK~7_combout  = (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [6] & (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [5] & (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [7] & !\uUartSrc|uTxD|uTransmitBaudrate|numcnt [4])))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [6]),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [5]),
	.datac(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [7]),
	.datad(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [4]),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|BREAK~7_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|BREAK~7 .lut_mask = 16'h0001;
defparam \uUartSrc|uTxD|uTransmitBaudrate|BREAK~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N10
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|BREAK~11 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|BREAK~11_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|BREAK~5_combout  & (\uUartSrc|uTxD|uTransmitBaudrate|BREAK~6_combout  & (\uUartSrc|uTxD|uTransmitBaudrate|BREAK~7_combout  & 
// \uUartSrc|uTxD|uTransmitBaudrate|BREAK~8_combout )))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|BREAK~5_combout ),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|BREAK~6_combout ),
	.datac(\uUartSrc|uTxD|uTransmitBaudrate|BREAK~7_combout ),
	.datad(\uUartSrc|uTxD|uTransmitBaudrate|BREAK~8_combout ),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|BREAK~11_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|BREAK~11 .lut_mask = 16'h8000;
defparam \uUartSrc|uTxD|uTransmitBaudrate|BREAK~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N18
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout ) # ((\uUartSrc|uTxD|uTransmitBaudrate|BREAK~0_combout  & \uUartSrc|uTxD|uTransmitBaudrate|BREAK~11_combout ))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|BREAK~0_combout ),
	.datab(gnd),
	.datac(\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout ),
	.datad(\uUartSrc|uTxD|uTransmitBaudrate|BREAK~11_combout ),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0 .lut_mask = 16'hFAF0;
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N20
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|numcnt[0]~30 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|numcnt[0]~30_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|numcnt [0] & ((\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout ) # ((\uUartSrc|uTxD|uTransmitBaudrate|Add0~0_combout  & 
// !\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout )))) # (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [0] & (((\uUartSrc|uTxD|uTransmitBaudrate|Add0~0_combout  & !\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout ))))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [0]),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout ),
	.datac(\uUartSrc|uTxD|uTransmitBaudrate|Add0~0_combout ),
	.datad(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[31]~0_combout ),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[0]~30_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[0]~30 .lut_mask = 16'h88F8;
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[0]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N22
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|numcnt[0]~feeder (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|numcnt[0]~feeder_combout  = \uUartSrc|uTxD|uTransmitBaudrate|numcnt[0]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[0]~30_combout ),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[0]~feeder .lut_mask = 16'hFF00;
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y7_N23
dffeas \uUartSrc|uTxD|uTransmitBaudrate|numcnt[0] (
	.clk(\clock~input_o ),
	.d(\uUartSrc|uTxD|uTransmitBaudrate|numcnt[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[0] .is_wysiwyg = "true";
defparam \uUartSrc|uTxD|uTransmitBaudrate|numcnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N6
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|BREAK~8 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|BREAK~8_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|numcnt [0] & (\uUartSrc|uTxD|uTransmitBaudrate|numcnt [3] & (!\uUartSrc|uTxD|uTransmitBaudrate|numcnt [1] & !\uUartSrc|uTxD|uTransmitBaudrate|numcnt [2])))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [0]),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [3]),
	.datac(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [1]),
	.datad(\uUartSrc|uTxD|uTransmitBaudrate|numcnt [2]),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|BREAK~8_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|BREAK~8 .lut_mask = 16'h0008;
defparam \uUartSrc|uTxD|uTransmitBaudrate|BREAK~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N18
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|BREAK~9 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|BREAK~9_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|BREAK~8_combout  & (\uUartSrc|uTxD|uTransmitBaudrate|BREAK~7_combout  & \uUartSrc|uTxD|uTransmitBaudrate|BREAK~6_combout ))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|BREAK~8_combout ),
	.datab(gnd),
	.datac(\uUartSrc|uTxD|uTransmitBaudrate|BREAK~7_combout ),
	.datad(\uUartSrc|uTxD|uTransmitBaudrate|BREAK~6_combout ),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|BREAK~9_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|BREAK~9 .lut_mask = 16'hA000;
defparam \uUartSrc|uTxD|uTransmitBaudrate|BREAK~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N6
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitBaudrate|BREAK~10 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitBaudrate|BREAK~10_combout  = (\uUartSrc|uTxD|uTransmitBaudrate|BREAK~9_combout  & (\uUartSrc|uTxD|uTransmitBaudrate|BREAK~0_combout  & (!\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout  & 
// \uUartSrc|uTxD|uTransmitBaudrate|BREAK~5_combout )))

	.dataa(\uUartSrc|uTxD|uTransmitBaudrate|BREAK~9_combout ),
	.datab(\uUartSrc|uTxD|uTransmitBaudrate|BREAK~0_combout ),
	.datac(\uUartSrc|uTxD|uTransmitBaudrate|Equal0~2_combout ),
	.datad(\uUartSrc|uTxD|uTransmitBaudrate|BREAK~5_combout ),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitBaudrate|BREAK~10_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitBaudrate|BREAK~10 .lut_mask = 16'h0800;
defparam \uUartSrc|uTxD|uTransmitBaudrate|BREAK~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N8
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmitState|nstate~0 (
// Equation(s):
// \uUartSrc|uTxD|uTransmitState|nstate~0_combout  = (\reset~input_o  & ((\uUartSrc|uTxD|uTransmitState|nstate~0_combout  & ((!\uUartSrc|uTxD|uTransmitBaudrate|BREAK~10_combout ))) # (!\uUartSrc|uTxD|uTransmitState|nstate~0_combout  & (\uUartSrc|txstart~q 
// ))))

	.dataa(\reset~input_o ),
	.datab(\uUartSrc|uTxD|uTransmitState|nstate~0_combout ),
	.datac(\uUartSrc|txstart~q ),
	.datad(\uUartSrc|uTxD|uTransmitBaudrate|BREAK~10_combout ),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmitState|nstate~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmitState|nstate~0 .lut_mask = 16'h20A8;
defparam \uUartSrc|uTxD|uTransmitState|nstate~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N2
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmit|TXDONE (
// Equation(s):
// \uUartSrc|uTxD|uTransmit|TXDONE~combout  = LCELL((\reset~input_o  & (\uUartSrc|uTxD|uTransmitState|nstate~0_combout  & \uUartSrc|uTxD|uTransmitBaudrate|BREAK~10_combout )))

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(\uUartSrc|uTxD|uTransmitState|nstate~0_combout ),
	.datad(\uUartSrc|uTxD|uTransmitBaudrate|BREAK~10_combout ),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmit|TXDONE~combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmit|TXDONE .lut_mask = 16'hA000;
defparam \uUartSrc|uTxD|uTransmit|TXDONE .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G0
fiftyfivenm_clkctrl \uUartSrc|uTxD|uTransmit|TXDONE~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\uUartSrc|uTxD|uTransmit|TXDONE~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmit|TXDONE~clkctrl .clock_type = "global clock";
defparam \uUartSrc|uTxD|uTransmit|TXDONE~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N2
fiftyfivenm_lcell_comb \uUartCon|WideOr1~0 (
// Equation(s):
// \uUartCon|WideOr1~0_combout  = (!\uUartCon|Equal1~4_combout ) # (!\uUartCon|latchdata [48])

	.dataa(\uUartCon|latchdata [48]),
	.datab(gnd),
	.datac(\uUartCon|Equal1~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uUartCon|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|WideOr1~0 .lut_mask = 16'h5F5F;
defparam \uUartCon|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N12
fiftyfivenm_lcell_comb \uUartCon|Selector122~0 (
// Equation(s):
// \uUartCon|Selector122~0_combout  = (!\uUartCon|WideOr1~0_combout  & ((\uUartCon|Equal2~0_combout  & ((\uUartCon|state.0001~q ))) # (!\uUartCon|Equal2~0_combout  & (!\uUartCon|state.0000~q ))))

	.dataa(\uUartCon|state.0000~q ),
	.datab(\uUartCon|WideOr1~0_combout ),
	.datac(\uUartCon|Equal2~0_combout ),
	.datad(\uUartCon|state.0001~q ),
	.cin(gnd),
	.combout(\uUartCon|Selector122~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector122~0 .lut_mask = 16'h3101;
defparam \uUartCon|Selector122~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N8
fiftyfivenm_io_ibuf \i_gpio~input (
	.i(i_gpio),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i_gpio~input_o ));
// synopsys translate_off
defparam \i_gpio~input .bus_hold = "false";
defparam \i_gpio~input .listen_to_nsleep_signal = "false";
defparam \i_gpio~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N10
fiftyfivenm_lcell_comb \uUartSink|datao[35]~feeder (
// Equation(s):
// \uUartSink|datao[35]~feeder_combout  = \uUartSink|reg_data [35]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|reg_data [35]),
	.cin(gnd),
	.combout(\uUartSink|datao[35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|datao[35]~feeder .lut_mask = 16'hFF00;
defparam \uUartSink|datao[35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N11
dffeas \uUartSink|datao[35] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\uUartSink|datao[35]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [35]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[35] .is_wysiwyg = "true";
defparam \uUartSink|datao[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N14
fiftyfivenm_lcell_comb \uUartCon|latchdata[35] (
// Equation(s):
// \uUartCon|latchdata [35] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartSink|datao [35])) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartCon|latchdata [35])))

	.dataa(\uUartSink|datao [35]),
	.datab(gnd),
	.datac(\uUartCon|latchdata [35]),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [35]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[35] .lut_mask = 16'hAAF0;
defparam \uUartCon|latchdata[35] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N14
fiftyfivenm_lcell_comb \uUartCon|reg_datas[14]~0 (
// Equation(s):
// \uUartCon|reg_datas[14]~0_combout  = (\uUartCon|Equal1~4_combout  & (!\uUartCon|latchdata [49] & ((!\uUartCon|state.0000~q ) # (!\uUartCon|latchdata [48]))))

	.dataa(\uUartCon|latchdata [48]),
	.datab(\uUartCon|state.0000~q ),
	.datac(\uUartCon|Equal1~4_combout ),
	.datad(\uUartCon|latchdata [49]),
	.cin(gnd),
	.combout(\uUartCon|reg_datas[14]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|reg_datas[14]~0 .lut_mask = 16'h0070;
defparam \uUartCon|reg_datas[14]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N27
dffeas \uUartCon|reg_address[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|latchdata [35]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uUartCon|reg_datas[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|reg_address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|reg_address[3] .is_wysiwyg = "true";
defparam \uUartCon|reg_address[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N13
dffeas \uUartSink|datao[34] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartSink|reg_data [34]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [34]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[34] .is_wysiwyg = "true";
defparam \uUartSink|datao[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N8
fiftyfivenm_lcell_comb \uUartCon|latchdata[34] (
// Equation(s):
// \uUartCon|latchdata [34] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartSink|datao [34])) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartCon|latchdata [34])))

	.dataa(\uUartSink|datao [34]),
	.datab(gnd),
	.datac(\uUartCon|latchdata [34]),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [34]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[34] .lut_mask = 16'hAAF0;
defparam \uUartCon|latchdata[34] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N21
dffeas \uUartCon|reg_address[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|latchdata [34]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uUartCon|reg_datas[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|reg_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|reg_address[2] .is_wysiwyg = "true";
defparam \uUartCon|reg_address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N20
fiftyfivenm_lcell_comb \idatas~0 (
// Equation(s):
// \idatas~0_combout  = (\uUartCon|reg_address [3] & !\uUartCon|reg_address [2])

	.dataa(\uUartCon|reg_address [3]),
	.datab(gnd),
	.datac(\uUartCon|reg_address [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\idatas~0_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~0 .lut_mask = 16'h0A0A;
defparam \idatas~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N20
fiftyfivenm_lcell_comb \uUartSink|datao[32]~feeder (
// Equation(s):
// \uUartSink|datao[32]~feeder_combout  = \uUartSink|reg_data [32]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|reg_data [32]),
	.cin(gnd),
	.combout(\uUartSink|datao[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|datao[32]~feeder .lut_mask = 16'hFF00;
defparam \uUartSink|datao[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N21
dffeas \uUartSink|datao[32] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\uUartSink|datao[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [32]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[32] .is_wysiwyg = "true";
defparam \uUartSink|datao[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N28
fiftyfivenm_lcell_comb \uUartCon|latchdata[32] (
// Equation(s):
// \uUartCon|latchdata [32] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartSink|datao [32])) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartCon|latchdata [32])))

	.dataa(gnd),
	.datab(\uUartSink|datao [32]),
	.datac(\uUartSink|oDONE~2clkctrl_outclk ),
	.datad(\uUartCon|latchdata [32]),
	.cin(gnd),
	.combout(\uUartCon|latchdata [32]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[32] .lut_mask = 16'hCFC0;
defparam \uUartCon|latchdata[32] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N1
dffeas \uUartCon|reg_address[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|latchdata [32]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uUartCon|reg_datas[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|reg_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|reg_address[0] .is_wysiwyg = "true";
defparam \uUartCon|reg_address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N8
fiftyfivenm_lcell_comb \uUartSink|datao[33]~feeder (
// Equation(s):
// \uUartSink|datao[33]~feeder_combout  = \uUartSink|reg_data [33]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|reg_data [33]),
	.cin(gnd),
	.combout(\uUartSink|datao[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|datao[33]~feeder .lut_mask = 16'hFF00;
defparam \uUartSink|datao[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N9
dffeas \uUartSink|datao[33] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\uUartSink|datao[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [33]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[33] .is_wysiwyg = "true";
defparam \uUartSink|datao[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N2
fiftyfivenm_lcell_comb \uUartCon|latchdata[33] (
// Equation(s):
// \uUartCon|latchdata [33] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartSink|datao [33])) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartCon|latchdata [33])))

	.dataa(\uUartSink|datao [33]),
	.datab(gnd),
	.datac(\uUartCon|latchdata [33]),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [33]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[33] .lut_mask = 16'hAAF0;
defparam \uUartCon|latchdata[33] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N7
dffeas \uUartCon|reg_address[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|latchdata [33]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uUartCon|reg_datas[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|reg_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|reg_address[1] .is_wysiwyg = "true";
defparam \uUartCon|reg_address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N8
fiftyfivenm_lcell_comb \uUartCon|WideOr0~0 (
// Equation(s):
// \uUartCon|WideOr0~0_combout  = (\uUartCon|latchdata [49]) # (!\uUartCon|Equal1~4_combout )

	.dataa(gnd),
	.datab(\uUartCon|Equal1~4_combout ),
	.datac(gnd),
	.datad(\uUartCon|latchdata [49]),
	.cin(gnd),
	.combout(\uUartCon|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|WideOr0~0 .lut_mask = 16'hFF33;
defparam \uUartCon|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N20
fiftyfivenm_lcell_comb \uUartCon|Selector5~0 (
// Equation(s):
// \uUartCon|Selector5~0_combout  = (\uUartCon|Equal2~0_combout  & (((\uUartCon|wreq~q  & \uUartCon|state.0000~q )))) # (!\uUartCon|Equal2~0_combout  & (((\uUartCon|wreq~q )) # (!\uUartCon|WideOr0~0_combout )))

	.dataa(\uUartCon|WideOr0~0_combout ),
	.datab(\uUartCon|Equal2~0_combout ),
	.datac(\uUartCon|wreq~q ),
	.datad(\uUartCon|state.0000~q ),
	.cin(gnd),
	.combout(\uUartCon|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector5~0 .lut_mask = 16'hF131;
defparam \uUartCon|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N21
dffeas \uUartCon|wreq (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|wreq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|wreq .is_wysiwyg = "true";
defparam \uUartCon|wreq .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N0
fiftyfivenm_lcell_comb \RAM2~330 (
// Equation(s):
// \RAM2~330_combout  = (\uUartCon|reg_address [3] & (!\uUartCon|reg_address [1] & (!\uUartCon|reg_address [2] & !\uUartCon|reg_address [0])))

	.dataa(\uUartCon|reg_address [3]),
	.datab(\uUartCon|reg_address [1]),
	.datac(\uUartCon|reg_address [2]),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM2~330_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~330 .lut_mask = 16'h0002;
defparam \RAM2~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N26
fiftyfivenm_lcell_comb \uUartSink|datao[46]~feeder (
// Equation(s):
// \uUartSink|datao[46]~feeder_combout  = \uUartSink|reg_data [46]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|reg_data [46]),
	.cin(gnd),
	.combout(\uUartSink|datao[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|datao[46]~feeder .lut_mask = 16'hFF00;
defparam \uUartSink|datao[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N27
dffeas \uUartSink|datao[46] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\uUartSink|datao[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [46]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[46] .is_wysiwyg = "true";
defparam \uUartSink|datao[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N16
fiftyfivenm_lcell_comb \uUartCon|latchdata[46] (
// Equation(s):
// \uUartCon|latchdata [46] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartSink|datao [46]))) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartCon|latchdata [46]))

	.dataa(gnd),
	.datab(\uUartCon|latchdata [46]),
	.datac(\uUartSink|datao [46]),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [46]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[46] .lut_mask = 16'hF0CC;
defparam \uUartCon|latchdata[46] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N9
dffeas \uUartCon|reg_address[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|latchdata [46]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uUartCon|reg_datas[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|reg_address [14]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|reg_address[14] .is_wysiwyg = "true";
defparam \uUartCon|reg_address[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y20_N29
dffeas \uUartSink|datao[47] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartSink|reg_data [47]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [47]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[47] .is_wysiwyg = "true";
defparam \uUartSink|datao[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N22
fiftyfivenm_lcell_comb \uUartCon|latchdata[47] (
// Equation(s):
// \uUartCon|latchdata [47] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartSink|datao [47])) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartCon|latchdata [47])))

	.dataa(gnd),
	.datab(\uUartSink|datao [47]),
	.datac(\uUartCon|latchdata [47]),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [47]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[47] .lut_mask = 16'hCCF0;
defparam \uUartCon|latchdata[47] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N3
dffeas \uUartCon|reg_address[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|latchdata [47]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uUartCon|reg_datas[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|reg_address [15]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|reg_address[15] .is_wysiwyg = "true";
defparam \uUartCon|reg_address[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N26
fiftyfivenm_lcell_comb \uUartSink|datao[45]~feeder (
// Equation(s):
// \uUartSink|datao[45]~feeder_combout  = \uUartSink|reg_data [45]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|reg_data [45]),
	.cin(gnd),
	.combout(\uUartSink|datao[45]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|datao[45]~feeder .lut_mask = 16'hFF00;
defparam \uUartSink|datao[45]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N27
dffeas \uUartSink|datao[45] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\uUartSink|datao[45]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [45]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[45] .is_wysiwyg = "true";
defparam \uUartSink|datao[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N4
fiftyfivenm_lcell_comb \uUartCon|latchdata[45] (
// Equation(s):
// \uUartCon|latchdata [45] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartSink|datao [45])) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartCon|latchdata [45])))

	.dataa(\uUartSink|datao [45]),
	.datab(gnd),
	.datac(\uUartCon|latchdata [45]),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [45]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[45] .lut_mask = 16'hAAF0;
defparam \uUartCon|latchdata[45] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N7
dffeas \uUartCon|reg_address[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|latchdata [45]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uUartCon|reg_datas[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|reg_address [13]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|reg_address[13] .is_wysiwyg = "true";
defparam \uUartCon|reg_address[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N4
fiftyfivenm_lcell_comb \uUartSink|datao[44]~feeder (
// Equation(s):
// \uUartSink|datao[44]~feeder_combout  = \uUartSink|reg_data [44]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|reg_data [44]),
	.cin(gnd),
	.combout(\uUartSink|datao[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|datao[44]~feeder .lut_mask = 16'hFF00;
defparam \uUartSink|datao[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N5
dffeas \uUartSink|datao[44] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\uUartSink|datao[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [44]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[44] .is_wysiwyg = "true";
defparam \uUartSink|datao[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N10
fiftyfivenm_lcell_comb \uUartCon|latchdata[44] (
// Equation(s):
// \uUartCon|latchdata [44] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartSink|datao [44]))) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartCon|latchdata [44]))

	.dataa(\uUartCon|latchdata [44]),
	.datab(\uUartSink|datao [44]),
	.datac(gnd),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [44]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[44] .lut_mask = 16'hCCAA;
defparam \uUartCon|latchdata[44] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N20
fiftyfivenm_lcell_comb \uUartCon|reg_address[12]~feeder (
// Equation(s):
// \uUartCon|reg_address[12]~feeder_combout  = \uUartCon|latchdata [44]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|latchdata [44]),
	.cin(gnd),
	.combout(\uUartCon|reg_address[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|reg_address[12]~feeder .lut_mask = 16'hFF00;
defparam \uUartCon|reg_address[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N21
dffeas \uUartCon|reg_address[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|reg_address[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|reg_datas[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|reg_address [12]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|reg_address[12] .is_wysiwyg = "true";
defparam \uUartCon|reg_address[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N6
fiftyfivenm_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = (!\uUartCon|reg_address [14] & (!\uUartCon|reg_address [15] & (!\uUartCon|reg_address [13] & !\uUartCon|reg_address [12])))

	.dataa(\uUartCon|reg_address [14]),
	.datab(\uUartCon|reg_address [15]),
	.datac(\uUartCon|reg_address [13]),
	.datad(\uUartCon|reg_address [12]),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \always0~0 .lut_mask = 16'h0001;
defparam \always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N4
fiftyfivenm_lcell_comb \uUartSink|datao[36]~feeder (
// Equation(s):
// \uUartSink|datao[36]~feeder_combout  = \uUartSink|reg_data [36]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|reg_data [36]),
	.cin(gnd),
	.combout(\uUartSink|datao[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|datao[36]~feeder .lut_mask = 16'hFF00;
defparam \uUartSink|datao[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N5
dffeas \uUartSink|datao[36] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\uUartSink|datao[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [36]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[36] .is_wysiwyg = "true";
defparam \uUartSink|datao[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N20
fiftyfivenm_lcell_comb \uUartCon|latchdata[36] (
// Equation(s):
// \uUartCon|latchdata [36] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartSink|datao [36]))) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartCon|latchdata [36]))

	.dataa(gnd),
	.datab(\uUartCon|latchdata [36]),
	.datac(\uUartSink|datao [36]),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [36]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[36] .lut_mask = 16'hF0CC;
defparam \uUartCon|latchdata[36] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N8
fiftyfivenm_lcell_comb \uUartCon|reg_address[4]~feeder (
// Equation(s):
// \uUartCon|reg_address[4]~feeder_combout  = \uUartCon|latchdata [36]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|latchdata [36]),
	.cin(gnd),
	.combout(\uUartCon|reg_address[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|reg_address[4]~feeder .lut_mask = 16'hFF00;
defparam \uUartCon|reg_address[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N9
dffeas \uUartCon|reg_address[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|reg_address[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|reg_datas[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|reg_address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|reg_address[4] .is_wysiwyg = "true";
defparam \uUartCon|reg_address[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y20_N15
dffeas \uUartSink|datao[38] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartSink|reg_data [38]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [38]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[38] .is_wysiwyg = "true";
defparam \uUartSink|datao[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N16
fiftyfivenm_lcell_comb \uUartCon|latchdata[38] (
// Equation(s):
// \uUartCon|latchdata [38] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartSink|datao [38])) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartCon|latchdata [38])))

	.dataa(\uUartSink|datao [38]),
	.datab(\uUartCon|latchdata [38]),
	.datac(gnd),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [38]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[38] .lut_mask = 16'hAACC;
defparam \uUartCon|latchdata[38] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N13
dffeas \uUartCon|reg_address[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|latchdata [38]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uUartCon|reg_datas[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|reg_address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|reg_address[6] .is_wysiwyg = "true";
defparam \uUartCon|reg_address[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N27
dffeas \uUartSink|datao[37] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartSink|reg_data [37]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [37]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[37] .is_wysiwyg = "true";
defparam \uUartSink|datao[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N22
fiftyfivenm_lcell_comb \uUartCon|latchdata[37] (
// Equation(s):
// \uUartCon|latchdata [37] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartSink|datao [37])) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartCon|latchdata [37])))

	.dataa(gnd),
	.datab(\uUartSink|datao [37]),
	.datac(\uUartCon|latchdata [37]),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [37]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[37] .lut_mask = 16'hCCF0;
defparam \uUartCon|latchdata[37] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N19
dffeas \uUartCon|reg_address[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|latchdata [37]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uUartCon|reg_datas[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|reg_address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|reg_address[5] .is_wysiwyg = "true";
defparam \uUartCon|reg_address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N12
fiftyfivenm_lcell_comb \LessThan2~0 (
// Equation(s):
// \LessThan2~0_combout  = (((!\uUartCon|reg_address [4] & !\uUartCon|reg_address [3])) # (!\uUartCon|reg_address [5])) # (!\uUartCon|reg_address [6])

	.dataa(\uUartCon|reg_address [4]),
	.datab(\uUartCon|reg_address [3]),
	.datac(\uUartCon|reg_address [6]),
	.datad(\uUartCon|reg_address [5]),
	.cin(gnd),
	.combout(\LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~0 .lut_mask = 16'h1FFF;
defparam \LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N1
dffeas \uUartSink|datao[40] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartSink|reg_data [40]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [40]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[40] .is_wysiwyg = "true";
defparam \uUartSink|datao[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N28
fiftyfivenm_lcell_comb \uUartCon|latchdata[40] (
// Equation(s):
// \uUartCon|latchdata [40] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartSink|datao [40]))) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartCon|latchdata [40]))

	.dataa(gnd),
	.datab(\uUartCon|latchdata [40]),
	.datac(\uUartSink|datao [40]),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [40]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[40] .lut_mask = 16'hF0CC;
defparam \uUartCon|latchdata[40] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N24
fiftyfivenm_lcell_comb \uUartCon|reg_address[8]~feeder (
// Equation(s):
// \uUartCon|reg_address[8]~feeder_combout  = \uUartCon|latchdata [40]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|latchdata [40]),
	.cin(gnd),
	.combout(\uUartCon|reg_address[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|reg_address[8]~feeder .lut_mask = 16'hFF00;
defparam \uUartCon|reg_address[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N25
dffeas \uUartCon|reg_address[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|reg_address[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|reg_datas[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|reg_address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|reg_address[8] .is_wysiwyg = "true";
defparam \uUartCon|reg_address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N10
fiftyfivenm_lcell_comb \uUartSink|datao[41]~feeder (
// Equation(s):
// \uUartSink|datao[41]~feeder_combout  = \uUartSink|reg_data [41]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|reg_data [41]),
	.cin(gnd),
	.combout(\uUartSink|datao[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|datao[41]~feeder .lut_mask = 16'hFF00;
defparam \uUartSink|datao[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N11
dffeas \uUartSink|datao[41] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\uUartSink|datao[41]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [41]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[41] .is_wysiwyg = "true";
defparam \uUartSink|datao[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N6
fiftyfivenm_lcell_comb \uUartCon|latchdata[41] (
// Equation(s):
// \uUartCon|latchdata [41] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartSink|datao [41])) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartCon|latchdata [41])))

	.dataa(\uUartSink|datao [41]),
	.datab(gnd),
	.datac(\uUartCon|latchdata [41]),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [41]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[41] .lut_mask = 16'hAAF0;
defparam \uUartCon|latchdata[41] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N27
dffeas \uUartCon|reg_address[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|latchdata [41]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uUartCon|reg_datas[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|reg_address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|reg_address[9] .is_wysiwyg = "true";
defparam \uUartCon|reg_address[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N2
fiftyfivenm_lcell_comb \uUartSink|datao[39]~feeder (
// Equation(s):
// \uUartSink|datao[39]~feeder_combout  = \uUartSink|reg_data [39]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartSink|reg_data [39]),
	.cin(gnd),
	.combout(\uUartSink|datao[39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSink|datao[39]~feeder .lut_mask = 16'hFF00;
defparam \uUartSink|datao[39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N3
dffeas \uUartSink|datao[39] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\uUartSink|datao[39]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [39]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[39] .is_wysiwyg = "true";
defparam \uUartSink|datao[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N2
fiftyfivenm_lcell_comb \uUartCon|latchdata[39] (
// Equation(s):
// \uUartCon|latchdata [39] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartSink|datao [39]))) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartCon|latchdata [39]))

	.dataa(gnd),
	.datab(\uUartCon|latchdata [39]),
	.datac(\uUartSink|datao [39]),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [39]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[39] .lut_mask = 16'hF0CC;
defparam \uUartCon|latchdata[39] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N30
fiftyfivenm_lcell_comb \uUartCon|reg_address[7]~feeder (
// Equation(s):
// \uUartCon|reg_address[7]~feeder_combout  = \uUartCon|latchdata [39]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|latchdata [39]),
	.cin(gnd),
	.combout(\uUartCon|reg_address[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|reg_address[7]~feeder .lut_mask = 16'hFF00;
defparam \uUartCon|reg_address[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N31
dffeas \uUartCon|reg_address[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|reg_address[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|reg_datas[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|reg_address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|reg_address[7] .is_wysiwyg = "true";
defparam \uUartCon|reg_address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N26
fiftyfivenm_lcell_comb \LessThan2~1 (
// Equation(s):
// \LessThan2~1_combout  = (\LessThan2~0_combout ) # (((!\uUartCon|reg_address [7]) # (!\uUartCon|reg_address [9])) # (!\uUartCon|reg_address [8]))

	.dataa(\LessThan2~0_combout ),
	.datab(\uUartCon|reg_address [8]),
	.datac(\uUartCon|reg_address [9]),
	.datad(\uUartCon|reg_address [7]),
	.cin(gnd),
	.combout(\LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~1 .lut_mask = 16'hBFFF;
defparam \LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N15
dffeas \uUartSink|datao[42] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartSink|reg_data [42]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [42]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[42] .is_wysiwyg = "true";
defparam \uUartSink|datao[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N30
fiftyfivenm_lcell_comb \uUartCon|latchdata[42] (
// Equation(s):
// \uUartCon|latchdata [42] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartSink|datao [42])) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartCon|latchdata [42])))

	.dataa(gnd),
	.datab(\uUartSink|datao [42]),
	.datac(\uUartCon|latchdata [42]),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [42]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[42] .lut_mask = 16'hCCF0;
defparam \uUartCon|latchdata[42] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N25
dffeas \uUartCon|reg_address[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|latchdata [42]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uUartCon|reg_datas[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|reg_address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|reg_address[10] .is_wysiwyg = "true";
defparam \uUartCon|reg_address[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y20_N17
dffeas \uUartSink|datao[43] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartSink|reg_data [43]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSink|datao [43]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSink|datao[43] .is_wysiwyg = "true";
defparam \uUartSink|datao[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N0
fiftyfivenm_lcell_comb \uUartCon|latchdata[43] (
// Equation(s):
// \uUartCon|latchdata [43] = (GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & (\uUartSink|datao [43])) # (!GLOBAL(\uUartSink|oDONE~2clkctrl_outclk ) & ((\uUartCon|latchdata [43])))

	.dataa(gnd),
	.datab(\uUartSink|datao [43]),
	.datac(\uUartCon|latchdata [43]),
	.datad(\uUartSink|oDONE~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartCon|latchdata [43]),
	.cout());
// synopsys translate_off
defparam \uUartCon|latchdata[43] .lut_mask = 16'hCCF0;
defparam \uUartCon|latchdata[43] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N19
dffeas \uUartCon|reg_address[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|latchdata [43]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uUartCon|reg_datas[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|reg_address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|reg_address[11] .is_wysiwyg = "true";
defparam \uUartCon|reg_address[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N24
fiftyfivenm_lcell_comb \always0~2 (
// Equation(s):
// \always0~2_combout  = (\always0~0_combout  & (!\uUartCon|reg_address [11] & (\LessThan2~1_combout  $ (!\uUartCon|reg_address [10]))))

	.dataa(\always0~0_combout ),
	.datab(\LessThan2~1_combout ),
	.datac(\uUartCon|reg_address [10]),
	.datad(\uUartCon|reg_address [11]),
	.cin(gnd),
	.combout(\always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \always0~2 .lut_mask = 16'h0082;
defparam \always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N2
fiftyfivenm_lcell_comb \RAM1~330 (
// Equation(s):
// \RAM1~330_combout  = (\uUartCon|wreq~q  & (\RAM2~330_combout  & \always0~2_combout ))

	.dataa(gnd),
	.datab(\uUartCon|wreq~q ),
	.datac(\RAM2~330_combout ),
	.datad(\always0~2_combout ),
	.cin(gnd),
	.combout(\RAM1~330_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~330 .lut_mask = 16'hC000;
defparam \RAM1~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N3
dffeas \RAM1~0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~0 .is_wysiwyg = "true";
defparam \RAM1~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N24
fiftyfivenm_lcell_comb \RAM1~32feeder (
// Equation(s):
// \RAM1~32feeder_combout  = \uUartCon|reg_datas [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_datas [0]),
	.cin(gnd),
	.combout(\RAM1~32feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~32feeder .lut_mask = 16'hFF00;
defparam \RAM1~32feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N20
fiftyfivenm_lcell_comb \RAM2~329 (
// Equation(s):
// \RAM2~329_combout  = (\uUartCon|reg_address [3] & (!\uUartCon|reg_address [1] & (!\uUartCon|reg_address [2] & \uUartCon|reg_address [0])))

	.dataa(\uUartCon|reg_address [3]),
	.datab(\uUartCon|reg_address [1]),
	.datac(\uUartCon|reg_address [2]),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM2~329_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~329 .lut_mask = 16'h0200;
defparam \RAM2~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N22
fiftyfivenm_lcell_comb \RAM1~329 (
// Equation(s):
// \RAM1~329_combout  = (\uUartCon|wreq~q  & (\RAM2~329_combout  & \always0~2_combout ))

	.dataa(\uUartCon|wreq~q ),
	.datab(\RAM2~329_combout ),
	.datac(gnd),
	.datad(\always0~2_combout ),
	.cin(gnd),
	.combout(\RAM1~329_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~329 .lut_mask = 16'h8800;
defparam \RAM1~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N25
dffeas \RAM1~32 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RAM1~32feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1~329_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~32 .is_wysiwyg = "true";
defparam \RAM1~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N2
fiftyfivenm_lcell_comb \RAM1~320 (
// Equation(s):
// \RAM1~320_combout  = (\uUartCon|reg_address [0] & ((\uUartCon|reg_address [1]) # ((\RAM1~32_q )))) # (!\uUartCon|reg_address [0] & (!\uUartCon|reg_address [1] & (\RAM1~0_q )))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM1~0_q ),
	.datad(\RAM1~32_q ),
	.cin(gnd),
	.combout(\RAM1~320_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~320 .lut_mask = 16'hBA98;
defparam \RAM1~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N12
fiftyfivenm_lcell_comb \RAM2~331 (
// Equation(s):
// \RAM2~331_combout  = (\uUartCon|reg_address [3] & (\uUartCon|reg_address [1] & (!\uUartCon|reg_address [2] & \uUartCon|reg_address [0])))

	.dataa(\uUartCon|reg_address [3]),
	.datab(\uUartCon|reg_address [1]),
	.datac(\uUartCon|reg_address [2]),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM2~331_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~331 .lut_mask = 16'h0800;
defparam \RAM2~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
fiftyfivenm_lcell_comb \RAM1~331 (
// Equation(s):
// \RAM1~331_combout  = (\always0~2_combout  & (\uUartCon|wreq~q  & \RAM2~331_combout ))

	.dataa(\always0~2_combout ),
	.datab(gnd),
	.datac(\uUartCon|wreq~q ),
	.datad(\RAM2~331_combout ),
	.cin(gnd),
	.combout(\RAM1~331_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~331 .lut_mask = 16'hA000;
defparam \RAM1~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N3
dffeas \RAM1~96 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~331_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~96 .is_wysiwyg = "true";
defparam \RAM1~96 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N24
fiftyfivenm_lcell_comb \RAM1~64feeder (
// Equation(s):
// \RAM1~64feeder_combout  = \uUartCon|reg_datas [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_datas [0]),
	.cin(gnd),
	.combout(\RAM1~64feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~64feeder .lut_mask = 16'hFF00;
defparam \RAM1~64feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N18
fiftyfivenm_lcell_comb \RAM2~328 (
// Equation(s):
// \RAM2~328_combout  = (\uUartCon|reg_address [3] & (\uUartCon|reg_address [1] & (!\uUartCon|reg_address [2] & !\uUartCon|reg_address [0])))

	.dataa(\uUartCon|reg_address [3]),
	.datab(\uUartCon|reg_address [1]),
	.datac(\uUartCon|reg_address [2]),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM2~328_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~328 .lut_mask = 16'h0008;
defparam \RAM2~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N8
fiftyfivenm_lcell_comb \RAM1~328 (
// Equation(s):
// \RAM1~328_combout  = (\RAM2~328_combout  & (\always0~2_combout  & \uUartCon|wreq~q ))

	.dataa(\RAM2~328_combout ),
	.datab(gnd),
	.datac(\always0~2_combout ),
	.datad(\uUartCon|wreq~q ),
	.cin(gnd),
	.combout(\RAM1~328_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~328 .lut_mask = 16'hA000;
defparam \RAM1~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N25
dffeas \RAM1~64 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RAM1~64feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1~328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~64 .is_wysiwyg = "true";
defparam \RAM1~64 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N2
fiftyfivenm_lcell_comb \RAM1~321 (
// Equation(s):
// \RAM1~321_combout  = (\RAM1~320_combout  & (((\RAM1~96_q )) # (!\uUartCon|reg_address [1]))) # (!\RAM1~320_combout  & (\uUartCon|reg_address [1] & ((\RAM1~64_q ))))

	.dataa(\RAM1~320_combout ),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM1~96_q ),
	.datad(\RAM1~64_q ),
	.cin(gnd),
	.combout(\RAM1~321_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~321 .lut_mask = 16'hE6A2;
defparam \RAM1~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N18
fiftyfivenm_lcell_comb \always0~1 (
// Equation(s):
// \always0~1_combout  = ((\LessThan2~1_combout  $ (\uUartCon|reg_address [10])) # (!\uUartCon|reg_address [11])) # (!\always0~0_combout )

	.dataa(\always0~0_combout ),
	.datab(\LessThan2~1_combout ),
	.datac(\uUartCon|reg_address [11]),
	.datad(\uUartCon|reg_address [10]),
	.cin(gnd),
	.combout(\always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \always0~1 .lut_mask = 16'h7FDF;
defparam \always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N8
fiftyfivenm_lcell_comb \RAM2~64feeder (
// Equation(s):
// \RAM2~64feeder_combout  = \uUartCon|reg_datas [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_datas [0]),
	.cin(gnd),
	.combout(\RAM2~64feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~64feeder .lut_mask = 16'hFF00;
defparam \RAM2~64feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N6
fiftyfivenm_lcell_comb \RAM2~332 (
// Equation(s):
// \RAM2~332_combout  = (\uUartCon|wreq~q  & (\RAM2~328_combout  & !\always0~1_combout ))

	.dataa(\uUartCon|wreq~q ),
	.datab(gnd),
	.datac(\RAM2~328_combout ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\RAM2~332_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~332 .lut_mask = 16'h00A0;
defparam \RAM2~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N9
dffeas \RAM2~64 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RAM2~64feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM2~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~64 .is_wysiwyg = "true";
defparam \RAM2~64 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N6
fiftyfivenm_lcell_comb \RAM2~335 (
// Equation(s):
// \RAM2~335_combout  = (\RAM2~331_combout  & (\uUartCon|wreq~q  & !\always0~1_combout ))

	.dataa(\RAM2~331_combout ),
	.datab(\uUartCon|wreq~q ),
	.datac(gnd),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\RAM2~335_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~335 .lut_mask = 16'h0088;
defparam \RAM2~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N19
dffeas \RAM2~96 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~96 .is_wysiwyg = "true";
defparam \RAM2~96 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N16
fiftyfivenm_lcell_comb \RAM2~333 (
// Equation(s):
// \RAM2~333_combout  = (\uUartCon|wreq~q  & (\RAM2~329_combout  & !\always0~1_combout ))

	.dataa(\uUartCon|wreq~q ),
	.datab(gnd),
	.datac(\RAM2~329_combout ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\RAM2~333_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~333 .lut_mask = 16'h00A0;
defparam \RAM2~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N9
dffeas \RAM2~32 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~32 .is_wysiwyg = "true";
defparam \RAM2~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N26
fiftyfivenm_lcell_comb \RAM2~334 (
// Equation(s):
// \RAM2~334_combout  = (!\always0~1_combout  & (\uUartCon|wreq~q  & \RAM2~330_combout ))

	.dataa(\always0~1_combout ),
	.datab(\uUartCon|wreq~q ),
	.datac(gnd),
	.datad(\RAM2~330_combout ),
	.cin(gnd),
	.combout(\RAM2~334_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~334 .lut_mask = 16'h4400;
defparam \RAM2~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N25
dffeas \RAM2~0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~0 .is_wysiwyg = "true";
defparam \RAM2~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N24
fiftyfivenm_lcell_comb \RAM2~320 (
// Equation(s):
// \RAM2~320_combout  = (\uUartCon|reg_address [1] & (((\uUartCon|reg_address [0])))) # (!\uUartCon|reg_address [1] & ((\uUartCon|reg_address [0] & (\RAM2~32_q )) # (!\uUartCon|reg_address [0] & ((\RAM2~0_q )))))

	.dataa(\RAM2~32_q ),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM2~0_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM2~320_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~320 .lut_mask = 16'hEE30;
defparam \RAM2~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N18
fiftyfivenm_lcell_comb \RAM2~321 (
// Equation(s):
// \RAM2~321_combout  = (\uUartCon|reg_address [1] & ((\RAM2~320_combout  & ((\RAM2~96_q ))) # (!\RAM2~320_combout  & (\RAM2~64_q )))) # (!\uUartCon|reg_address [1] & (((\RAM2~320_combout ))))

	.dataa(\RAM2~64_q ),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM2~96_q ),
	.datad(\RAM2~320_combout ),
	.cin(gnd),
	.combout(\RAM2~321_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~321 .lut_mask = 16'hF388;
defparam \RAM2~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N10
fiftyfivenm_lcell_comb \idatas~1 (
// Equation(s):
// \idatas~1_combout  = (\idatas~0_combout  & ((\always0~1_combout  & (\RAM1~321_combout )) # (!\always0~1_combout  & ((\RAM2~321_combout )))))

	.dataa(\idatas~0_combout ),
	.datab(\RAM1~321_combout ),
	.datac(\always0~1_combout ),
	.datad(\RAM2~321_combout ),
	.cin(gnd),
	.combout(\idatas~1_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~1 .lut_mask = 16'h8A80;
defparam \idatas~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N26
fiftyfivenm_lcell_comb \idatas~2 (
// Equation(s):
// \idatas~2_combout  = (!\uUartCon|reg_address [1] & (!\uUartCon|reg_address [3] & !\uUartCon|reg_address [2]))

	.dataa(\uUartCon|reg_address [1]),
	.datab(gnd),
	.datac(\uUartCon|reg_address [3]),
	.datad(\uUartCon|reg_address [2]),
	.cin(gnd),
	.combout(\idatas~2_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~2 .lut_mask = 16'h0005;
defparam \idatas~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N0
fiftyfivenm_lcell_comb \RAM2~338 (
// Equation(s):
// \RAM2~338_combout  = (!\uUartCon|reg_address [1] & (!\uUartCon|reg_address [2] & (!\uUartCon|reg_address [0] & !\uUartCon|reg_address [3])))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\uUartCon|reg_address [2]),
	.datac(\uUartCon|reg_address [0]),
	.datad(\uUartCon|reg_address [3]),
	.cin(gnd),
	.combout(\RAM2~338_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~338 .lut_mask = 16'h0001;
defparam \RAM2~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N4
fiftyfivenm_lcell_comb \RAM1~333 (
// Equation(s):
// \RAM1~333_combout  = (\RAM2~338_combout  & (\uUartCon|wreq~q  & \always0~2_combout ))

	.dataa(\RAM2~338_combout ),
	.datab(\uUartCon|wreq~q ),
	.datac(\always0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM1~333_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~333 .lut_mask = 16'h8080;
defparam \RAM1~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N3
dffeas \RAM1~256 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~256 .is_wysiwyg = "true";
defparam \RAM1~256 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N6
fiftyfivenm_lcell_comb \RAM2~336 (
// Equation(s):
// \RAM2~336_combout  = (!\uUartCon|reg_address [3] & (!\uUartCon|reg_address [2] & (!\uUartCon|reg_address [1] & \uUartCon|reg_address [0])))

	.dataa(\uUartCon|reg_address [3]),
	.datab(\uUartCon|reg_address [2]),
	.datac(\uUartCon|reg_address [1]),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM2~336_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~336 .lut_mask = 16'h0100;
defparam \RAM2~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N16
fiftyfivenm_lcell_comb \RAM1~332 (
// Equation(s):
// \RAM1~332_combout  = (\uUartCon|wreq~q  & (\RAM2~336_combout  & \always0~2_combout ))

	.dataa(gnd),
	.datab(\uUartCon|wreq~q ),
	.datac(\RAM2~336_combout ),
	.datad(\always0~2_combout ),
	.cin(gnd),
	.combout(\RAM1~332_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~332 .lut_mask = 16'hC000;
defparam \RAM1~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N25
dffeas \RAM1~288 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~288 .is_wysiwyg = "true";
defparam \RAM1~288 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N2
fiftyfivenm_lcell_comb \idatas~4 (
// Equation(s):
// \idatas~4_combout  = (\always0~1_combout  & ((\uUartCon|reg_address [0] & ((\RAM1~288_q ))) # (!\uUartCon|reg_address [0] & (\RAM1~256_q ))))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\always0~1_combout ),
	.datac(\RAM1~256_q ),
	.datad(\RAM1~288_q ),
	.cin(gnd),
	.combout(\idatas~4_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~4 .lut_mask = 16'hC840;
defparam \idatas~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N0
fiftyfivenm_lcell_comb \RAM2~337 (
// Equation(s):
// \RAM2~337_combout  = (\uUartCon|wreq~q  & (!\always0~1_combout  & \RAM2~336_combout ))

	.dataa(gnd),
	.datab(\uUartCon|wreq~q ),
	.datac(\always0~1_combout ),
	.datad(\RAM2~336_combout ),
	.cin(gnd),
	.combout(\RAM2~337_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~337 .lut_mask = 16'h0C00;
defparam \RAM2~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N1
dffeas \RAM2~288 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~288 .is_wysiwyg = "true";
defparam \RAM2~288 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N18
fiftyfivenm_lcell_comb \RAM2~339 (
// Equation(s):
// \RAM2~339_combout  = (\RAM2~338_combout  & (\uUartCon|wreq~q  & !\always0~1_combout ))

	.dataa(\RAM2~338_combout ),
	.datab(\uUartCon|wreq~q ),
	.datac(\always0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM2~339_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~339 .lut_mask = 16'h0808;
defparam \RAM2~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N21
dffeas \RAM2~256 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~256 .is_wysiwyg = "true";
defparam \RAM2~256 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N20
fiftyfivenm_lcell_comb \idatas~3 (
// Equation(s):
// \idatas~3_combout  = (!\always0~1_combout  & ((\uUartCon|reg_address [0] & (\RAM2~288_q )) # (!\uUartCon|reg_address [0] & ((\RAM2~256_q )))))

	.dataa(\always0~1_combout ),
	.datab(\RAM2~288_q ),
	.datac(\RAM2~256_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\idatas~3_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~3 .lut_mask = 16'h4450;
defparam \idatas~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N6
fiftyfivenm_lcell_comb \idatas~5 (
// Equation(s):
// \idatas~5_combout  = (\idatas~1_combout ) # ((\idatas~2_combout  & ((\idatas~4_combout ) # (\idatas~3_combout ))))

	.dataa(\idatas~1_combout ),
	.datab(\idatas~2_combout ),
	.datac(\idatas~4_combout ),
	.datad(\idatas~3_combout ),
	.cin(gnd),
	.combout(\idatas~5_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~5 .lut_mask = 16'hEEEA;
defparam \idatas~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N24
fiftyfivenm_lcell_comb \RAM2~342 (
// Equation(s):
// \RAM2~342_combout  = (\uUartCon|reg_address [2] & (\uUartCon|reg_address [3] & (!\uUartCon|reg_address [0] & !\uUartCon|reg_address [1])))

	.dataa(\uUartCon|reg_address [2]),
	.datab(\uUartCon|reg_address [3]),
	.datac(\uUartCon|reg_address [0]),
	.datad(\uUartCon|reg_address [1]),
	.cin(gnd),
	.combout(\RAM2~342_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~342 .lut_mask = 16'h0008;
defparam \RAM2~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N4
fiftyfivenm_lcell_comb \RAM2~346 (
// Equation(s):
// \RAM2~346_combout  = (\uUartCon|wreq~q  & (!\always0~1_combout  & \RAM2~342_combout ))

	.dataa(\uUartCon|wreq~q ),
	.datab(\always0~1_combout ),
	.datac(gnd),
	.datad(\RAM2~342_combout ),
	.cin(gnd),
	.combout(\RAM2~346_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~346 .lut_mask = 16'h2200;
defparam \RAM2~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N19
dffeas \RAM2~128 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~128 .is_wysiwyg = "true";
defparam \RAM2~128 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N12
fiftyfivenm_lcell_comb \RAM2~341 (
// Equation(s):
// \RAM2~341_combout  = (\uUartCon|reg_address [2] & (\uUartCon|reg_address [3] & (!\uUartCon|reg_address [0] & \uUartCon|reg_address [1])))

	.dataa(\uUartCon|reg_address [2]),
	.datab(\uUartCon|reg_address [3]),
	.datac(\uUartCon|reg_address [0]),
	.datad(\uUartCon|reg_address [1]),
	.cin(gnd),
	.combout(\RAM2~341_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~341 .lut_mask = 16'h0800;
defparam \RAM2~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N10
fiftyfivenm_lcell_comb \RAM2~345 (
// Equation(s):
// \RAM2~345_combout  = (\uUartCon|wreq~q  & (!\always0~1_combout  & \RAM2~341_combout ))

	.dataa(\uUartCon|wreq~q ),
	.datab(\always0~1_combout ),
	.datac(gnd),
	.datad(\RAM2~341_combout ),
	.cin(gnd),
	.combout(\RAM2~345_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~345 .lut_mask = 16'h2200;
defparam \RAM2~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N25
dffeas \RAM2~192 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~192 .is_wysiwyg = "true";
defparam \RAM2~192 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N18
fiftyfivenm_lcell_comb \RAM2~322 (
// Equation(s):
// \RAM2~322_combout  = (\uUartCon|reg_address [0] & (\uUartCon|reg_address [1])) # (!\uUartCon|reg_address [0] & ((\uUartCon|reg_address [1] & ((\RAM2~192_q ))) # (!\uUartCon|reg_address [1] & (\RAM2~128_q ))))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM2~128_q ),
	.datad(\RAM2~192_q ),
	.cin(gnd),
	.combout(\RAM2~322_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~322 .lut_mask = 16'hDC98;
defparam \RAM2~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N28
fiftyfivenm_lcell_comb \RAM2~343 (
// Equation(s):
// \RAM2~343_combout  = (\uUartCon|reg_address [2] & (\uUartCon|reg_address [3] & (\uUartCon|reg_address [0] & \uUartCon|reg_address [1])))

	.dataa(\uUartCon|reg_address [2]),
	.datab(\uUartCon|reg_address [3]),
	.datac(\uUartCon|reg_address [0]),
	.datad(\uUartCon|reg_address [1]),
	.cin(gnd),
	.combout(\RAM2~343_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~343 .lut_mask = 16'h8000;
defparam \RAM2~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N30
fiftyfivenm_lcell_comb \RAM2~347 (
// Equation(s):
// \RAM2~347_combout  = (\uUartCon|wreq~q  & (!\always0~1_combout  & \RAM2~343_combout ))

	.dataa(\uUartCon|wreq~q ),
	.datab(\always0~1_combout ),
	.datac(gnd),
	.datad(\RAM2~343_combout ),
	.cin(gnd),
	.combout(\RAM2~347_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~347 .lut_mask = 16'h2200;
defparam \RAM2~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N19
dffeas \RAM2~224 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~224 .is_wysiwyg = "true";
defparam \RAM2~224 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N16
fiftyfivenm_lcell_comb \RAM2~340 (
// Equation(s):
// \RAM2~340_combout  = (\uUartCon|reg_address [2] & (\uUartCon|reg_address [3] & (\uUartCon|reg_address [0] & !\uUartCon|reg_address [1])))

	.dataa(\uUartCon|reg_address [2]),
	.datab(\uUartCon|reg_address [3]),
	.datac(\uUartCon|reg_address [0]),
	.datad(\uUartCon|reg_address [1]),
	.cin(gnd),
	.combout(\RAM2~340_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~340 .lut_mask = 16'h0080;
defparam \RAM2~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N0
fiftyfivenm_lcell_comb \RAM2~344 (
// Equation(s):
// \RAM2~344_combout  = (\uUartCon|wreq~q  & (!\always0~1_combout  & \RAM2~340_combout ))

	.dataa(\uUartCon|wreq~q ),
	.datab(\always0~1_combout ),
	.datac(gnd),
	.datad(\RAM2~340_combout ),
	.cin(gnd),
	.combout(\RAM2~344_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~344 .lut_mask = 16'h2200;
defparam \RAM2~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N17
dffeas \RAM2~160 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~160 .is_wysiwyg = "true";
defparam \RAM2~160 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N18
fiftyfivenm_lcell_comb \RAM2~323 (
// Equation(s):
// \RAM2~323_combout  = (\RAM2~322_combout  & (((\RAM2~224_q )) # (!\uUartCon|reg_address [0]))) # (!\RAM2~322_combout  & (\uUartCon|reg_address [0] & ((\RAM2~160_q ))))

	.dataa(\RAM2~322_combout ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM2~224_q ),
	.datad(\RAM2~160_q ),
	.cin(gnd),
	.combout(\RAM2~323_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~323 .lut_mask = 16'hE6A2;
defparam \RAM2~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N2
fiftyfivenm_lcell_comb \RAM1~334 (
// Equation(s):
// \RAM1~334_combout  = (\always0~2_combout  & (\uUartCon|wreq~q  & \RAM2~340_combout ))

	.dataa(gnd),
	.datab(\always0~2_combout ),
	.datac(\uUartCon|wreq~q ),
	.datad(\RAM2~340_combout ),
	.cin(gnd),
	.combout(\RAM1~334_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~334 .lut_mask = 16'hC000;
defparam \RAM1~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N25
dffeas \RAM1~160 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~160 .is_wysiwyg = "true";
defparam \RAM1~160 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N6
fiftyfivenm_lcell_comb \RAM1~337 (
// Equation(s):
// \RAM1~337_combout  = (\always0~2_combout  & (\uUartCon|wreq~q  & \RAM2~343_combout ))

	.dataa(gnd),
	.datab(\always0~2_combout ),
	.datac(\uUartCon|wreq~q ),
	.datad(\RAM2~343_combout ),
	.cin(gnd),
	.combout(\RAM1~337_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~337 .lut_mask = 16'hC000;
defparam \RAM1~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N11
dffeas \RAM1~224 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~224 .is_wysiwyg = "true";
defparam \RAM1~224 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N26
fiftyfivenm_lcell_comb \RAM1~336 (
// Equation(s):
// \RAM1~336_combout  = (\always0~2_combout  & (\uUartCon|wreq~q  & \RAM2~342_combout ))

	.dataa(gnd),
	.datab(\always0~2_combout ),
	.datac(\uUartCon|wreq~q ),
	.datad(\RAM2~342_combout ),
	.cin(gnd),
	.combout(\RAM1~336_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~336 .lut_mask = 16'hC000;
defparam \RAM1~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N19
dffeas \RAM1~128 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~128 .is_wysiwyg = "true";
defparam \RAM1~128 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N14
fiftyfivenm_lcell_comb \RAM1~335 (
// Equation(s):
// \RAM1~335_combout  = (\always0~2_combout  & (\uUartCon|wreq~q  & \RAM2~341_combout ))

	.dataa(gnd),
	.datab(\always0~2_combout ),
	.datac(\uUartCon|wreq~q ),
	.datad(\RAM2~341_combout ),
	.cin(gnd),
	.combout(\RAM1~335_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~335 .lut_mask = 16'hC000;
defparam \RAM1~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N25
dffeas \RAM1~192 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~192 .is_wysiwyg = "true";
defparam \RAM1~192 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N18
fiftyfivenm_lcell_comb \RAM1~322 (
// Equation(s):
// \RAM1~322_combout  = (\uUartCon|reg_address [1] & ((\uUartCon|reg_address [0]) # ((\RAM1~192_q )))) # (!\uUartCon|reg_address [1] & (!\uUartCon|reg_address [0] & (\RAM1~128_q )))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~128_q ),
	.datad(\RAM1~192_q ),
	.cin(gnd),
	.combout(\RAM1~322_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~322 .lut_mask = 16'hBA98;
defparam \RAM1~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N10
fiftyfivenm_lcell_comb \RAM1~323 (
// Equation(s):
// \RAM1~323_combout  = (\uUartCon|reg_address [0] & ((\RAM1~322_combout  & ((\RAM1~224_q ))) # (!\RAM1~322_combout  & (\RAM1~160_q )))) # (!\uUartCon|reg_address [0] & (((\RAM1~322_combout ))))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\RAM1~160_q ),
	.datac(\RAM1~224_q ),
	.datad(\RAM1~322_combout ),
	.cin(gnd),
	.combout(\RAM1~323_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~323 .lut_mask = 16'hF588;
defparam \RAM1~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
fiftyfivenm_lcell_comb \idatas~6 (
// Equation(s):
// \idatas~6_combout  = (\always0~1_combout  & ((\RAM1~323_combout ))) # (!\always0~1_combout  & (\RAM2~323_combout ))

	.dataa(\RAM2~323_combout ),
	.datab(gnd),
	.datac(\always0~1_combout ),
	.datad(\RAM1~323_combout ),
	.cin(gnd),
	.combout(\idatas~6_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~6 .lut_mask = 16'hFA0A;
defparam \idatas~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N8
fiftyfivenm_lcell_comb \idatas~7 (
// Equation(s):
// \idatas~7_combout  = (\idatas~5_combout ) # ((\idatas~6_combout  & (\uUartCon|reg_address [2] & \uUartCon|reg_address [3])))

	.dataa(\idatas~5_combout ),
	.datab(\idatas~6_combout ),
	.datac(\uUartCon|reg_address [2]),
	.datad(\uUartCon|reg_address [3]),
	.cin(gnd),
	.combout(\idatas~7_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~7 .lut_mask = 16'hEAAA;
defparam \idatas~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N12
fiftyfivenm_lcell_comb \idatas~8 (
// Equation(s):
// \idatas~8_combout  = (\always0~0_combout  & (!\uUartCon|wreq~q  & (\LessThan2~1_combout  $ (!\uUartCon|reg_address [10]))))

	.dataa(\always0~0_combout ),
	.datab(\LessThan2~1_combout ),
	.datac(\uUartCon|wreq~q ),
	.datad(\uUartCon|reg_address [10]),
	.cin(gnd),
	.combout(\idatas~8_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~8 .lut_mask = 16'h0802;
defparam \idatas~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N9
dffeas \idatas[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\idatas~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\idatas~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(idatas[0]),
	.prn(vcc));
// synopsys translate_off
defparam \idatas[0] .is_wysiwyg = "true";
defparam \idatas[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
fiftyfivenm_lcell_comb \uUartCon|Selector54~0 (
// Equation(s):
// \uUartCon|Selector54~0_combout  = (\uUartCon|Equal2~0_combout  & ((idatas[0]))) # (!\uUartCon|Equal2~0_combout  & (\uUartCon|latchdata [0]))

	.dataa(\uUartCon|latchdata [0]),
	.datab(\uUartCon|Equal2~0_combout ),
	.datac(gnd),
	.datad(idatas[0]),
	.cin(gnd),
	.combout(\uUartCon|Selector54~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector54~0 .lut_mask = 16'hEE22;
defparam \uUartCon|Selector54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N27
dffeas \uUartCon|reg_datas[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector54~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|reg_datas[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|reg_datas [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|reg_datas[0] .is_wysiwyg = "true";
defparam \uUartCon|reg_datas[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N24
fiftyfivenm_lcell_comb \uUartCon|txdata[0]~0 (
// Equation(s):
// \uUartCon|txdata[0]~0_combout  = (\uUartCon|Equal2~0_combout  & ((\uUartCon|reg_datas [0]))) # (!\uUartCon|Equal2~0_combout  & (\i_gpio~input_o ))

	.dataa(\i_gpio~input_o ),
	.datab(\uUartCon|Equal2~0_combout ),
	.datac(gnd),
	.datad(\uUartCon|reg_datas [0]),
	.cin(gnd),
	.combout(\uUartCon|txdata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|txdata[0]~0 .lut_mask = 16'hEE22;
defparam \uUartCon|txdata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N2
fiftyfivenm_lcell_comb \uUartCon|txdata[0]~1 (
// Equation(s):
// \uUartCon|txdata[0]~1_combout  = (\uUartCon|Selector122~0_combout  & ((\uUartCon|txdata[0]~0_combout ))) # (!\uUartCon|Selector122~0_combout  & (\uUartCon|txdata [0]))

	.dataa(\uUartCon|Selector122~0_combout ),
	.datab(gnd),
	.datac(\uUartCon|txdata [0]),
	.datad(\uUartCon|txdata[0]~0_combout ),
	.cin(gnd),
	.combout(\uUartCon|txdata[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|txdata[0]~1 .lut_mask = 16'hFA50;
defparam \uUartCon|txdata[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N3
dffeas \uUartCon|txdata[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|txdata[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|txdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|txdata[0] .is_wysiwyg = "true";
defparam \uUartCon|txdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N30
fiftyfivenm_lcell_comb \uUartCon|txdata[40]~feeder (
// Equation(s):
// \uUartCon|txdata[40]~feeder_combout  = \uUartCon|reg_address [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_address [8]),
	.cin(gnd),
	.combout(\uUartCon|txdata[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|txdata[40]~feeder .lut_mask = 16'hFF00;
defparam \uUartCon|txdata[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N22
fiftyfivenm_lcell_comb \uUartCon|txdata[39]~3 (
// Equation(s):
// \uUartCon|txdata[39]~3_combout  = (!\uUartCon|WideOr1~0_combout  & ((\uUartCon|Equal4~0_combout  & (!\uUartCon|state.0000~q )) # (!\uUartCon|Equal4~0_combout  & ((\uUartCon|state.0001~q )))))

	.dataa(\uUartCon|Equal4~0_combout ),
	.datab(\uUartCon|WideOr1~0_combout ),
	.datac(\uUartCon|state.0000~q ),
	.datad(\uUartCon|state.0001~q ),
	.cin(gnd),
	.combout(\uUartCon|txdata[39]~3_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|txdata[39]~3 .lut_mask = 16'h1302;
defparam \uUartCon|txdata[39]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N31
dffeas \uUartCon|txdata[40] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|txdata[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|txdata[39]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|txdata [40]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|txdata[40] .is_wysiwyg = "true";
defparam \uUartCon|txdata[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N22
fiftyfivenm_lcell_comb \uUartSrc|var_data~84 (
// Equation(s):
// \uUartSrc|var_data~84_combout  = (\uUartCon|txreq~q  & \uUartCon|txdata [40])

	.dataa(gnd),
	.datab(\uUartCon|txreq~q ),
	.datac(\uUartCon|txdata [40]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uUartSrc|var_data~84_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|var_data~84 .lut_mask = 16'hC0C0;
defparam \uUartSrc|var_data~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N23
dffeas \uUartSrc|var_data~22 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|var_data~84_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|var_data~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|var_data~22 .is_wysiwyg = "true";
defparam \uUartSrc|var_data~22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N26
fiftyfivenm_lcell_comb \uUartCon|txdata[32]~feeder (
// Equation(s):
// \uUartCon|txdata[32]~feeder_combout  = \uUartCon|reg_address [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\uUartCon|txdata[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|txdata[32]~feeder .lut_mask = 16'hFF00;
defparam \uUartCon|txdata[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N27
dffeas \uUartCon|txdata[32] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|txdata[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|txdata[39]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|txdata [32]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|txdata[32] .is_wysiwyg = "true";
defparam \uUartCon|txdata[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N8
fiftyfivenm_lcell_comb \uUartSrc|var_data~78 (
// Equation(s):
// \uUartSrc|var_data~78_combout  = (\uUartCon|txreq~q  & ((\uUartCon|txdata [32]))) # (!\uUartCon|txreq~q  & (\uUartSrc|var_data~22_q ))

	.dataa(\uUartSrc|var_data~22_q ),
	.datab(gnd),
	.datac(\uUartCon|txreq~q ),
	.datad(\uUartCon|txdata [32]),
	.cin(gnd),
	.combout(\uUartSrc|var_data~78_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|var_data~78 .lut_mask = 16'hFA0A;
defparam \uUartSrc|var_data~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N9
dffeas \uUartSrc|var_data~30 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|var_data~78_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|var_data~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|var_data~30 .is_wysiwyg = "true";
defparam \uUartSrc|var_data~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N9
dffeas \RAM1~184 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~184 .is_wysiwyg = "true";
defparam \RAM1~184 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N11
dffeas \RAM1~248 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~248 .is_wysiwyg = "true";
defparam \RAM1~248 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N19
dffeas \RAM1~152 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~152 .is_wysiwyg = "true";
defparam \RAM1~152 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N25
dffeas \RAM1~216 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~216 .is_wysiwyg = "true";
defparam \RAM1~216 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N18
fiftyfivenm_lcell_comb \RAM1~368 (
// Equation(s):
// \RAM1~368_combout  = (\uUartCon|reg_address [0] & (\uUartCon|reg_address [1])) # (!\uUartCon|reg_address [0] & ((\uUartCon|reg_address [1] & ((\RAM1~216_q ))) # (!\uUartCon|reg_address [1] & (\RAM1~152_q ))))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM1~152_q ),
	.datad(\RAM1~216_q ),
	.cin(gnd),
	.combout(\RAM1~368_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~368 .lut_mask = 16'hDC98;
defparam \RAM1~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N10
fiftyfivenm_lcell_comb \RAM1~369 (
// Equation(s):
// \RAM1~369_combout  = (\uUartCon|reg_address [0] & ((\RAM1~368_combout  & ((\RAM1~248_q ))) # (!\RAM1~368_combout  & (\RAM1~184_q )))) # (!\uUartCon|reg_address [0] & (((\RAM1~368_combout ))))

	.dataa(\RAM1~184_q ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~248_q ),
	.datad(\RAM1~368_combout ),
	.cin(gnd),
	.combout(\RAM1~369_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~369 .lut_mask = 16'hF388;
defparam \RAM1~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N9
dffeas \RAM2~216 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~216 .is_wysiwyg = "true";
defparam \RAM2~216 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N27
dffeas \RAM2~152 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~152 .is_wysiwyg = "true";
defparam \RAM2~152 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N26
fiftyfivenm_lcell_comb \RAM2~378 (
// Equation(s):
// \RAM2~378_combout  = (\uUartCon|reg_address [1] & ((\RAM2~216_q ) # ((\uUartCon|reg_address [0])))) # (!\uUartCon|reg_address [1] & (((\RAM2~152_q  & !\uUartCon|reg_address [0]))))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\RAM2~216_q ),
	.datac(\RAM2~152_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM2~378_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~378 .lut_mask = 16'hAAD8;
defparam \RAM2~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N11
dffeas \RAM2~248 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~248 .is_wysiwyg = "true";
defparam \RAM2~248 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y13_N1
dffeas \RAM2~184 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~184 .is_wysiwyg = "true";
defparam \RAM2~184 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N10
fiftyfivenm_lcell_comb \RAM2~379 (
// Equation(s):
// \RAM2~379_combout  = (\RAM2~378_combout  & (((\RAM2~248_q )) # (!\uUartCon|reg_address [0]))) # (!\RAM2~378_combout  & (\uUartCon|reg_address [0] & ((\RAM2~184_q ))))

	.dataa(\RAM2~378_combout ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM2~248_q ),
	.datad(\RAM2~184_q ),
	.cin(gnd),
	.combout(\RAM2~379_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~379 .lut_mask = 16'hE6A2;
defparam \RAM2~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N4
fiftyfivenm_lcell_comb \idatas~61 (
// Equation(s):
// \idatas~61_combout  = (\always0~1_combout  & (\RAM1~369_combout )) # (!\always0~1_combout  & ((\RAM2~379_combout )))

	.dataa(\RAM1~369_combout ),
	.datab(\RAM2~379_combout ),
	.datac(gnd),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\idatas~61_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~61 .lut_mask = 16'hAACC;
defparam \idatas~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N6
fiftyfivenm_lcell_comb \RAM2~88feeder (
// Equation(s):
// \RAM2~88feeder_combout  = \uUartCon|reg_datas [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_datas [24]),
	.cin(gnd),
	.combout(\RAM2~88feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~88feeder .lut_mask = 16'hFF00;
defparam \RAM2~88feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N7
dffeas \RAM2~88 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RAM2~88feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM2~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~88 .is_wysiwyg = "true";
defparam \RAM2~88 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N11
dffeas \RAM2~56 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~56 .is_wysiwyg = "true";
defparam \RAM2~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N29
dffeas \RAM2~24 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~24 .is_wysiwyg = "true";
defparam \RAM2~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N28
fiftyfivenm_lcell_comb \RAM2~376 (
// Equation(s):
// \RAM2~376_combout  = (\uUartCon|reg_address [1] & (((\uUartCon|reg_address [0])))) # (!\uUartCon|reg_address [1] & ((\uUartCon|reg_address [0] & (\RAM2~56_q )) # (!\uUartCon|reg_address [0] & ((\RAM2~24_q )))))

	.dataa(\RAM2~56_q ),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM2~24_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM2~376_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~376 .lut_mask = 16'hEE30;
defparam \RAM2~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N1
dffeas \RAM2~120 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~120 .is_wysiwyg = "true";
defparam \RAM2~120 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N0
fiftyfivenm_lcell_comb \RAM2~377 (
// Equation(s):
// \RAM2~377_combout  = (\RAM2~376_combout  & (((\RAM2~120_q ) # (!\uUartCon|reg_address [1])))) # (!\RAM2~376_combout  & (\RAM2~88_q  & ((\uUartCon|reg_address [1]))))

	.dataa(\RAM2~88_q ),
	.datab(\RAM2~376_combout ),
	.datac(\RAM2~120_q ),
	.datad(\uUartCon|reg_address [1]),
	.cin(gnd),
	.combout(\RAM2~377_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~377 .lut_mask = 16'hE2CC;
defparam \RAM2~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N8
fiftyfivenm_lcell_comb \RAM1~56feeder (
// Equation(s):
// \RAM1~56feeder_combout  = \uUartCon|reg_datas [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_datas [24]),
	.cin(gnd),
	.combout(\RAM1~56feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~56feeder .lut_mask = 16'hFF00;
defparam \RAM1~56feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N9
dffeas \RAM1~56 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RAM1~56feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1~329_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~56 .is_wysiwyg = "true";
defparam \RAM1~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N3
dffeas \RAM1~24 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~24 .is_wysiwyg = "true";
defparam \RAM1~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N2
fiftyfivenm_lcell_comb \RAM1~366 (
// Equation(s):
// \RAM1~366_combout  = (\uUartCon|reg_address [1] & (((\uUartCon|reg_address [0])))) # (!\uUartCon|reg_address [1] & ((\uUartCon|reg_address [0] & (\RAM1~56_q )) # (!\uUartCon|reg_address [0] & ((\RAM1~24_q )))))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\RAM1~56_q ),
	.datac(\RAM1~24_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM1~366_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~366 .lut_mask = 16'hEE50;
defparam \RAM1~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N27
dffeas \RAM1~120 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~331_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~120 .is_wysiwyg = "true";
defparam \RAM1~120 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N25
dffeas \RAM1~88 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~88 .is_wysiwyg = "true";
defparam \RAM1~88 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N26
fiftyfivenm_lcell_comb \RAM1~367 (
// Equation(s):
// \RAM1~367_combout  = (\RAM1~366_combout  & (((\RAM1~120_q )) # (!\uUartCon|reg_address [1]))) # (!\RAM1~366_combout  & (\uUartCon|reg_address [1] & ((\RAM1~88_q ))))

	.dataa(\RAM1~366_combout ),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM1~120_q ),
	.datad(\RAM1~88_q ),
	.cin(gnd),
	.combout(\RAM1~367_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~367 .lut_mask = 16'hE6A2;
defparam \RAM1~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N22
fiftyfivenm_lcell_comb \idatas~57 (
// Equation(s):
// \idatas~57_combout  = (\idatas~0_combout  & ((\always0~1_combout  & ((\RAM1~367_combout ))) # (!\always0~1_combout  & (\RAM2~377_combout ))))

	.dataa(\RAM2~377_combout ),
	.datab(\RAM1~367_combout ),
	.datac(\idatas~0_combout ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\idatas~57_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~57 .lut_mask = 16'hC0A0;
defparam \idatas~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N31
dffeas \RAM2~312 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~312 .is_wysiwyg = "true";
defparam \RAM2~312 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N25
dffeas \RAM2~280 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~280_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~280 .is_wysiwyg = "true";
defparam \RAM2~280 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N24
fiftyfivenm_lcell_comb \idatas~58 (
// Equation(s):
// \idatas~58_combout  = (!\always0~1_combout  & ((\uUartCon|reg_address [0] & (\RAM2~312_q )) # (!\uUartCon|reg_address [0] & ((\RAM2~280_q )))))

	.dataa(\RAM2~312_q ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM2~280_q ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\idatas~58_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~58 .lut_mask = 16'h00B8;
defparam \idatas~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N5
dffeas \RAM1~312 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~312 .is_wysiwyg = "true";
defparam \RAM1~312 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N31
dffeas \RAM1~280 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~280_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~280 .is_wysiwyg = "true";
defparam \RAM1~280 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N30
fiftyfivenm_lcell_comb \idatas~59 (
// Equation(s):
// \idatas~59_combout  = (\always0~1_combout  & ((\uUartCon|reg_address [0] & (\RAM1~312_q )) # (!\uUartCon|reg_address [0] & ((\RAM1~280_q )))))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\RAM1~312_q ),
	.datac(\RAM1~280_q ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\idatas~59_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~59 .lut_mask = 16'hD800;
defparam \idatas~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N10
fiftyfivenm_lcell_comb \idatas~60 (
// Equation(s):
// \idatas~60_combout  = (\idatas~57_combout ) # ((\idatas~2_combout  & ((\idatas~58_combout ) # (\idatas~59_combout ))))

	.dataa(\idatas~57_combout ),
	.datab(\idatas~58_combout ),
	.datac(\idatas~2_combout ),
	.datad(\idatas~59_combout ),
	.cin(gnd),
	.combout(\idatas~60_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~60 .lut_mask = 16'hFAEA;
defparam \idatas~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N8
fiftyfivenm_lcell_comb \idatas~62 (
// Equation(s):
// \idatas~62_combout  = (\idatas~60_combout ) # ((\uUartCon|reg_address [2] & (\uUartCon|reg_address [3] & \idatas~61_combout )))

	.dataa(\uUartCon|reg_address [2]),
	.datab(\uUartCon|reg_address [3]),
	.datac(\idatas~61_combout ),
	.datad(\idatas~60_combout ),
	.cin(gnd),
	.combout(\idatas~62_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~62 .lut_mask = 16'hFF80;
defparam \idatas~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N9
dffeas \idatas[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\idatas~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\idatas~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(idatas[24]),
	.prn(vcc));
// synopsys translate_off
defparam \idatas[24] .is_wysiwyg = "true";
defparam \idatas[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N22
fiftyfivenm_lcell_comb \uUartCon|Selector30~0 (
// Equation(s):
// \uUartCon|Selector30~0_combout  = (\uUartCon|Equal2~0_combout  & (idatas[24])) # (!\uUartCon|Equal2~0_combout  & ((\uUartCon|latchdata [24])))

	.dataa(\uUartCon|Equal2~0_combout ),
	.datab(idatas[24]),
	.datac(\uUartCon|latchdata [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uUartCon|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector30~0 .lut_mask = 16'hD8D8;
defparam \uUartCon|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N23
dffeas \uUartCon|reg_datas[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|reg_datas[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|reg_datas [24]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|reg_datas[24] .is_wysiwyg = "true";
defparam \uUartCon|reg_datas[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N18
fiftyfivenm_lcell_comb \uUartCon|Selector98~0 (
// Equation(s):
// \uUartCon|Selector98~0_combout  = (\uUartCon|reg_datas [24] & (((!\uUartCon|Equal1~4_combout ) # (!\uUartCon|latchdata [48])) # (!\uUartCon|latchdata [49])))

	.dataa(\uUartCon|latchdata [49]),
	.datab(\uUartCon|reg_datas [24]),
	.datac(\uUartCon|latchdata [48]),
	.datad(\uUartCon|Equal1~4_combout ),
	.cin(gnd),
	.combout(\uUartCon|Selector98~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector98~0 .lut_mask = 16'h4CCC;
defparam \uUartCon|Selector98~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N4
fiftyfivenm_lcell_comb \uUartCon|txdata[21]~2 (
// Equation(s):
// \uUartCon|txdata[21]~2_combout  = (\uUartCon|Equal4~0_combout  & (((\uUartCon|Equal2~0_combout  & \uUartCon|state.0001~q )) # (!\uUartCon|state.0000~q ))) # (!\uUartCon|Equal4~0_combout  & (((\uUartCon|Equal2~0_combout  & \uUartCon|state.0001~q ))))

	.dataa(\uUartCon|Equal4~0_combout ),
	.datab(\uUartCon|state.0000~q ),
	.datac(\uUartCon|Equal2~0_combout ),
	.datad(\uUartCon|state.0001~q ),
	.cin(gnd),
	.combout(\uUartCon|txdata[21]~2_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|txdata[21]~2 .lut_mask = 16'hF222;
defparam \uUartCon|txdata[21]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N19
dffeas \uUartCon|txdata[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector98~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|txdata[21]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|txdata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|txdata[24] .is_wysiwyg = "true";
defparam \uUartCon|txdata[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N10
fiftyfivenm_lcell_comb \uUartSrc|var_data~73 (
// Equation(s):
// \uUartSrc|var_data~73_combout  = (\uUartCon|txreq~q  & ((\uUartCon|txdata [24]))) # (!\uUartCon|txreq~q  & (\uUartSrc|var_data~30_q ))

	.dataa(gnd),
	.datab(\uUartSrc|var_data~30_q ),
	.datac(\uUartCon|txreq~q ),
	.datad(\uUartCon|txdata [24]),
	.cin(gnd),
	.combout(\uUartSrc|var_data~73_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|var_data~73 .lut_mask = 16'hFC0C;
defparam \uUartSrc|var_data~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N11
dffeas \uUartSrc|var_data~38 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|var_data~73_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|var_data~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|var_data~38 .is_wysiwyg = "true";
defparam \uUartSrc|var_data~38 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N27
dffeas \RAM2~304 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~304 .is_wysiwyg = "true";
defparam \RAM2~304 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N13
dffeas \RAM2~272 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~272 .is_wysiwyg = "true";
defparam \RAM2~272 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N12
fiftyfivenm_lcell_comb \idatas~34 (
// Equation(s):
// \idatas~34_combout  = (!\always0~1_combout  & ((\uUartCon|reg_address [0] & (\RAM2~304_q )) # (!\uUartCon|reg_address [0] & ((\RAM2~272_q )))))

	.dataa(\RAM2~304_q ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM2~272_q ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\idatas~34_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~34 .lut_mask = 16'h00B8;
defparam \idatas~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N21
dffeas \RAM1~80 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~80 .is_wysiwyg = "true";
defparam \RAM1~80 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N7
dffeas \RAM1~112 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~331_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~112 .is_wysiwyg = "true";
defparam \RAM1~112 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N23
dffeas \RAM1~16 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~16 .is_wysiwyg = "true";
defparam \RAM1~16 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N21
dffeas \RAM1~48 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~329_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~48 .is_wysiwyg = "true";
defparam \RAM1~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N22
fiftyfivenm_lcell_comb \RAM1~350 (
// Equation(s):
// \RAM1~350_combout  = (\uUartCon|reg_address [0] & ((\uUartCon|reg_address [1]) # ((\RAM1~48_q )))) # (!\uUartCon|reg_address [0] & (!\uUartCon|reg_address [1] & (\RAM1~16_q )))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM1~16_q ),
	.datad(\RAM1~48_q ),
	.cin(gnd),
	.combout(\RAM1~350_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~350 .lut_mask = 16'hBA98;
defparam \RAM1~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N6
fiftyfivenm_lcell_comb \RAM1~351 (
// Equation(s):
// \RAM1~351_combout  = (\uUartCon|reg_address [1] & ((\RAM1~350_combout  & ((\RAM1~112_q ))) # (!\RAM1~350_combout  & (\RAM1~80_q )))) # (!\uUartCon|reg_address [1] & (((\RAM1~350_combout ))))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\RAM1~80_q ),
	.datac(\RAM1~112_q ),
	.datad(\RAM1~350_combout ),
	.cin(gnd),
	.combout(\RAM1~351_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~351 .lut_mask = 16'hF588;
defparam \RAM1~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N29
dffeas \RAM2~80 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~80 .is_wysiwyg = "true";
defparam \RAM2~80 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N31
dffeas \RAM2~112 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~112 .is_wysiwyg = "true";
defparam \RAM2~112 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N21
dffeas \RAM2~16 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~16 .is_wysiwyg = "true";
defparam \RAM2~16 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N31
dffeas \RAM2~48 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~48 .is_wysiwyg = "true";
defparam \RAM2~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N20
fiftyfivenm_lcell_comb \RAM2~360 (
// Equation(s):
// \RAM2~360_combout  = (\uUartCon|reg_address [0] & ((\uUartCon|reg_address [1]) # ((\RAM2~48_q )))) # (!\uUartCon|reg_address [0] & (!\uUartCon|reg_address [1] & (\RAM2~16_q )))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM2~16_q ),
	.datad(\RAM2~48_q ),
	.cin(gnd),
	.combout(\RAM2~360_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~360 .lut_mask = 16'hBA98;
defparam \RAM2~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N30
fiftyfivenm_lcell_comb \RAM2~361 (
// Equation(s):
// \RAM2~361_combout  = (\uUartCon|reg_address [1] & ((\RAM2~360_combout  & ((\RAM2~112_q ))) # (!\RAM2~360_combout  & (\RAM2~80_q )))) # (!\uUartCon|reg_address [1] & (((\RAM2~360_combout ))))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\RAM2~80_q ),
	.datac(\RAM2~112_q ),
	.datad(\RAM2~360_combout ),
	.cin(gnd),
	.combout(\RAM2~361_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~361 .lut_mask = 16'hF588;
defparam \RAM2~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N8
fiftyfivenm_lcell_comb \idatas~33 (
// Equation(s):
// \idatas~33_combout  = (\idatas~0_combout  & ((\always0~1_combout  & (\RAM1~351_combout )) # (!\always0~1_combout  & ((\RAM2~361_combout )))))

	.dataa(\idatas~0_combout ),
	.datab(\RAM1~351_combout ),
	.datac(\RAM2~361_combout ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\idatas~33_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~33 .lut_mask = 16'h88A0;
defparam \idatas~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N7
dffeas \RAM1~304 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~304 .is_wysiwyg = "true";
defparam \RAM1~304 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N17
dffeas \RAM1~272 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~272 .is_wysiwyg = "true";
defparam \RAM1~272 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N16
fiftyfivenm_lcell_comb \idatas~35 (
// Equation(s):
// \idatas~35_combout  = (\always0~1_combout  & ((\uUartCon|reg_address [0] & (\RAM1~304_q )) # (!\uUartCon|reg_address [0] & ((\RAM1~272_q )))))

	.dataa(\RAM1~304_q ),
	.datab(\always0~1_combout ),
	.datac(\RAM1~272_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\idatas~35_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~35 .lut_mask = 16'h88C0;
defparam \idatas~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N22
fiftyfivenm_lcell_comb \idatas~36 (
// Equation(s):
// \idatas~36_combout  = (\idatas~33_combout ) # ((\idatas~2_combout  & ((\idatas~34_combout ) # (\idatas~35_combout ))))

	.dataa(\idatas~34_combout ),
	.datab(\idatas~33_combout ),
	.datac(\idatas~2_combout ),
	.datad(\idatas~35_combout ),
	.cin(gnd),
	.combout(\idatas~36_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~36 .lut_mask = 16'hFCEC;
defparam \idatas~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N15
dffeas \RAM2~144 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~144 .is_wysiwyg = "true";
defparam \RAM2~144 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N20
fiftyfivenm_lcell_comb \RAM2~208feeder (
// Equation(s):
// \RAM2~208feeder_combout  = \uUartCon|reg_datas [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_datas [16]),
	.cin(gnd),
	.combout(\RAM2~208feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~208feeder .lut_mask = 16'hFF00;
defparam \RAM2~208feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N21
dffeas \RAM2~208 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RAM2~208feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM2~345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~208 .is_wysiwyg = "true";
defparam \RAM2~208 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N14
fiftyfivenm_lcell_comb \RAM2~362 (
// Equation(s):
// \RAM2~362_combout  = (\uUartCon|reg_address [0] & (\uUartCon|reg_address [1])) # (!\uUartCon|reg_address [0] & ((\uUartCon|reg_address [1] & ((\RAM2~208_q ))) # (!\uUartCon|reg_address [1] & (\RAM2~144_q ))))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM2~144_q ),
	.datad(\RAM2~208_q ),
	.cin(gnd),
	.combout(\RAM2~362_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~362 .lut_mask = 16'hDC98;
defparam \RAM2~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N31
dffeas \RAM2~240 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~240 .is_wysiwyg = "true";
defparam \RAM2~240 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N21
dffeas \RAM2~176 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~176 .is_wysiwyg = "true";
defparam \RAM2~176 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N30
fiftyfivenm_lcell_comb \RAM2~363 (
// Equation(s):
// \RAM2~363_combout  = (\RAM2~362_combout  & (((\RAM2~240_q )) # (!\uUartCon|reg_address [0]))) # (!\RAM2~362_combout  & (\uUartCon|reg_address [0] & ((\RAM2~176_q ))))

	.dataa(\RAM2~362_combout ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM2~240_q ),
	.datad(\RAM2~176_q ),
	.cin(gnd),
	.combout(\RAM2~363_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~363 .lut_mask = 16'hE6A2;
defparam \RAM2~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N21
dffeas \RAM1~176 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~176 .is_wysiwyg = "true";
defparam \RAM1~176 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N15
dffeas \RAM1~240 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~240 .is_wysiwyg = "true";
defparam \RAM1~240 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N15
dffeas \RAM1~144 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~144 .is_wysiwyg = "true";
defparam \RAM1~144 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N21
dffeas \RAM1~208 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~208 .is_wysiwyg = "true";
defparam \RAM1~208 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N14
fiftyfivenm_lcell_comb \RAM1~352 (
// Equation(s):
// \RAM1~352_combout  = (\uUartCon|reg_address [1] & ((\uUartCon|reg_address [0]) # ((\RAM1~208_q )))) # (!\uUartCon|reg_address [1] & (!\uUartCon|reg_address [0] & (\RAM1~144_q )))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~144_q ),
	.datad(\RAM1~208_q ),
	.cin(gnd),
	.combout(\RAM1~352_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~352 .lut_mask = 16'hBA98;
defparam \RAM1~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N14
fiftyfivenm_lcell_comb \RAM1~353 (
// Equation(s):
// \RAM1~353_combout  = (\uUartCon|reg_address [0] & ((\RAM1~352_combout  & ((\RAM1~240_q ))) # (!\RAM1~352_combout  & (\RAM1~176_q )))) # (!\uUartCon|reg_address [0] & (((\RAM1~352_combout ))))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\RAM1~176_q ),
	.datac(\RAM1~240_q ),
	.datad(\RAM1~352_combout ),
	.cin(gnd),
	.combout(\RAM1~353_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~353 .lut_mask = 16'hF588;
defparam \RAM1~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N16
fiftyfivenm_lcell_comb \idatas~37 (
// Equation(s):
// \idatas~37_combout  = (\always0~1_combout  & ((\RAM1~353_combout ))) # (!\always0~1_combout  & (\RAM2~363_combout ))

	.dataa(\RAM2~363_combout ),
	.datab(\RAM1~353_combout ),
	.datac(gnd),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\idatas~37_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~37 .lut_mask = 16'hCCAA;
defparam \idatas~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N14
fiftyfivenm_lcell_comb \idatas~38 (
// Equation(s):
// \idatas~38_combout  = (\idatas~36_combout ) # ((\uUartCon|reg_address [2] & (\uUartCon|reg_address [3] & \idatas~37_combout )))

	.dataa(\idatas~36_combout ),
	.datab(\uUartCon|reg_address [2]),
	.datac(\uUartCon|reg_address [3]),
	.datad(\idatas~37_combout ),
	.cin(gnd),
	.combout(\idatas~38_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~38 .lut_mask = 16'hEAAA;
defparam \idatas~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N15
dffeas \idatas[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\idatas~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\idatas~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(idatas[16]),
	.prn(vcc));
// synopsys translate_off
defparam \idatas[16] .is_wysiwyg = "true";
defparam \idatas[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N30
fiftyfivenm_lcell_comb \uUartCon|Selector38~0 (
// Equation(s):
// \uUartCon|Selector38~0_combout  = (\uUartCon|Equal2~0_combout  & ((idatas[16]))) # (!\uUartCon|Equal2~0_combout  & (\uUartCon|latchdata [16]))

	.dataa(\uUartCon|latchdata [16]),
	.datab(\uUartCon|Equal2~0_combout ),
	.datac(idatas[16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uUartCon|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector38~0 .lut_mask = 16'hE2E2;
defparam \uUartCon|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N31
dffeas \uUartCon|reg_datas[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector38~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|reg_datas[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|reg_datas [16]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|reg_datas[16] .is_wysiwyg = "true";
defparam \uUartCon|reg_datas[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N4
fiftyfivenm_lcell_comb \uUartCon|Selector106~0 (
// Equation(s):
// \uUartCon|Selector106~0_combout  = (\uUartCon|reg_datas [16] & (((!\uUartCon|Equal1~4_combout ) # (!\uUartCon|latchdata [48])) # (!\uUartCon|latchdata [49])))

	.dataa(\uUartCon|latchdata [49]),
	.datab(\uUartCon|reg_datas [16]),
	.datac(\uUartCon|latchdata [48]),
	.datad(\uUartCon|Equal1~4_combout ),
	.cin(gnd),
	.combout(\uUartCon|Selector106~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector106~0 .lut_mask = 16'h4CCC;
defparam \uUartCon|Selector106~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N5
dffeas \uUartCon|txdata[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector106~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|txdata[21]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|txdata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|txdata[16] .is_wysiwyg = "true";
defparam \uUartCon|txdata[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N6
fiftyfivenm_lcell_comb \uUartSrc|var_data~69 (
// Equation(s):
// \uUartSrc|var_data~69_combout  = (\uUartCon|txreq~q  & ((\uUartCon|txdata [16]))) # (!\uUartCon|txreq~q  & (\uUartSrc|var_data~38_q ))

	.dataa(\uUartSrc|var_data~38_q ),
	.datab(gnd),
	.datac(\uUartCon|txreq~q ),
	.datad(\uUartCon|txdata [16]),
	.cin(gnd),
	.combout(\uUartSrc|var_data~69_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|var_data~69 .lut_mask = 16'hFA0A;
defparam \uUartSrc|var_data~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N7
dffeas \uUartSrc|var_data~46 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|var_data~69_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|var_data~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|var_data~46 .is_wysiwyg = "true";
defparam \uUartSrc|var_data~46 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N9
dffeas \RAM1~200 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~200 .is_wysiwyg = "true";
defparam \RAM1~200 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N11
dffeas \RAM1~136 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~136 .is_wysiwyg = "true";
defparam \RAM1~136 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N10
fiftyfivenm_lcell_comb \RAM1~340 (
// Equation(s):
// \RAM1~340_combout  = (\uUartCon|reg_address [1] & ((\RAM1~200_q ) # ((\uUartCon|reg_address [0])))) # (!\uUartCon|reg_address [1] & (((\RAM1~136_q  & !\uUartCon|reg_address [0]))))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\RAM1~200_q ),
	.datac(\RAM1~136_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM1~340_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~340 .lut_mask = 16'hAAD8;
defparam \RAM1~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N19
dffeas \RAM1~232 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~232 .is_wysiwyg = "true";
defparam \RAM1~232 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N17
dffeas \RAM1~168 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~168 .is_wysiwyg = "true";
defparam \RAM1~168 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N18
fiftyfivenm_lcell_comb \RAM1~341 (
// Equation(s):
// \RAM1~341_combout  = (\uUartCon|reg_address [0] & ((\RAM1~340_combout  & (\RAM1~232_q )) # (!\RAM1~340_combout  & ((\RAM1~168_q ))))) # (!\uUartCon|reg_address [0] & (\RAM1~340_combout ))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\RAM1~340_combout ),
	.datac(\RAM1~232_q ),
	.datad(\RAM1~168_q ),
	.cin(gnd),
	.combout(\RAM1~341_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~341 .lut_mask = 16'hE6C4;
defparam \RAM1~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N9
dffeas \RAM2~200 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~200 .is_wysiwyg = "true";
defparam \RAM2~200 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N3
dffeas \RAM2~136 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~136 .is_wysiwyg = "true";
defparam \RAM2~136 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N2
fiftyfivenm_lcell_comb \RAM2~350 (
// Equation(s):
// \RAM2~350_combout  = (\uUartCon|reg_address [0] & (((\uUartCon|reg_address [1])))) # (!\uUartCon|reg_address [0] & ((\uUartCon|reg_address [1] & (\RAM2~200_q )) # (!\uUartCon|reg_address [1] & ((\RAM2~136_q )))))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\RAM2~200_q ),
	.datac(\RAM2~136_q ),
	.datad(\uUartCon|reg_address [1]),
	.cin(gnd),
	.combout(\RAM2~350_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~350 .lut_mask = 16'hEE50;
defparam \RAM2~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N3
dffeas \RAM2~232 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~232 .is_wysiwyg = "true";
defparam \RAM2~232 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N25
dffeas \RAM2~168 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~168 .is_wysiwyg = "true";
defparam \RAM2~168 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N2
fiftyfivenm_lcell_comb \RAM2~351 (
// Equation(s):
// \RAM2~351_combout  = (\RAM2~350_combout  & (((\RAM2~232_q )) # (!\uUartCon|reg_address [0]))) # (!\RAM2~350_combout  & (\uUartCon|reg_address [0] & ((\RAM2~168_q ))))

	.dataa(\RAM2~350_combout ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM2~232_q ),
	.datad(\RAM2~168_q ),
	.cin(gnd),
	.combout(\RAM2~351_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~351 .lut_mask = 16'hE6A2;
defparam \RAM2~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N12
fiftyfivenm_lcell_comb \idatas~19 (
// Equation(s):
// \idatas~19_combout  = (\always0~1_combout  & (\RAM1~341_combout )) # (!\always0~1_combout  & ((\RAM2~351_combout )))

	.dataa(gnd),
	.datab(\RAM1~341_combout ),
	.datac(\always0~1_combout ),
	.datad(\RAM2~351_combout ),
	.cin(gnd),
	.combout(\idatas~19_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~19 .lut_mask = 16'hCFC0;
defparam \idatas~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N19
dffeas \RAM2~264 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~264 .is_wysiwyg = "true";
defparam \RAM2~264 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N25
dffeas \RAM2~296 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~296 .is_wysiwyg = "true";
defparam \RAM2~296 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N18
fiftyfivenm_lcell_comb \idatas~16 (
// Equation(s):
// \idatas~16_combout  = (!\always0~1_combout  & ((\uUartCon|reg_address [0] & ((\RAM2~296_q ))) # (!\uUartCon|reg_address [0] & (\RAM2~264_q ))))

	.dataa(\always0~1_combout ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM2~264_q ),
	.datad(\RAM2~296_q ),
	.cin(gnd),
	.combout(\idatas~16_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~16 .lut_mask = 16'h5410;
defparam \idatas~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N9
dffeas \RAM1~296 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~296 .is_wysiwyg = "true";
defparam \RAM1~296 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N19
dffeas \RAM1~264 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~264 .is_wysiwyg = "true";
defparam \RAM1~264 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
fiftyfivenm_lcell_comb \idatas~17 (
// Equation(s):
// \idatas~17_combout  = (\always0~1_combout  & ((\uUartCon|reg_address [0] & (\RAM1~296_q )) # (!\uUartCon|reg_address [0] & ((\RAM1~264_q )))))

	.dataa(\RAM1~296_q ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~264_q ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\idatas~17_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~17 .lut_mask = 16'hB800;
defparam \idatas~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N9
dffeas \RAM1~40 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~329_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~40 .is_wysiwyg = "true";
defparam \RAM1~40 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N11
dffeas \RAM1~8 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~8 .is_wysiwyg = "true";
defparam \RAM1~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N10
fiftyfivenm_lcell_comb \RAM1~338 (
// Equation(s):
// \RAM1~338_combout  = (\uUartCon|reg_address [0] & ((\RAM1~40_q ) # ((\uUartCon|reg_address [1])))) # (!\uUartCon|reg_address [0] & (((\RAM1~8_q  & !\uUartCon|reg_address [1]))))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\RAM1~40_q ),
	.datac(\RAM1~8_q ),
	.datad(\uUartCon|reg_address [1]),
	.cin(gnd),
	.combout(\RAM1~338_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~338 .lut_mask = 16'hAAD8;
defparam \RAM1~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N9
dffeas \RAM1~72 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~72 .is_wysiwyg = "true";
defparam \RAM1~72 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N11
dffeas \RAM1~104 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~331_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~104 .is_wysiwyg = "true";
defparam \RAM1~104 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N10
fiftyfivenm_lcell_comb \RAM1~339 (
// Equation(s):
// \RAM1~339_combout  = (\RAM1~338_combout  & (((\RAM1~104_q ) # (!\uUartCon|reg_address [1])))) # (!\RAM1~338_combout  & (\RAM1~72_q  & ((\uUartCon|reg_address [1]))))

	.dataa(\RAM1~338_combout ),
	.datab(\RAM1~72_q ),
	.datac(\RAM1~104_q ),
	.datad(\uUartCon|reg_address [1]),
	.cin(gnd),
	.combout(\RAM1~339_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~339 .lut_mask = 16'hE4AA;
defparam \RAM1~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N26
fiftyfivenm_lcell_comb \RAM2~72feeder (
// Equation(s):
// \RAM2~72feeder_combout  = \uUartCon|reg_datas [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_datas [8]),
	.cin(gnd),
	.combout(\RAM2~72feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~72feeder .lut_mask = 16'hFF00;
defparam \RAM2~72feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N27
dffeas \RAM2~72 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RAM2~72feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM2~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~72 .is_wysiwyg = "true";
defparam \RAM2~72 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N11
dffeas \RAM2~104 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~104 .is_wysiwyg = "true";
defparam \RAM2~104 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N4
fiftyfivenm_lcell_comb \RAM2~40feeder (
// Equation(s):
// \RAM2~40feeder_combout  = \uUartCon|reg_datas [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_datas [8]),
	.cin(gnd),
	.combout(\RAM2~40feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~40feeder .lut_mask = 16'hFF00;
defparam \RAM2~40feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N5
dffeas \RAM2~40 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RAM2~40feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM2~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~40 .is_wysiwyg = "true";
defparam \RAM2~40 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N9
dffeas \RAM2~8 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~8 .is_wysiwyg = "true";
defparam \RAM2~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N8
fiftyfivenm_lcell_comb \RAM2~348 (
// Equation(s):
// \RAM2~348_combout  = (\uUartCon|reg_address [1] & (((\uUartCon|reg_address [0])))) # (!\uUartCon|reg_address [1] & ((\uUartCon|reg_address [0] & (\RAM2~40_q )) # (!\uUartCon|reg_address [0] & ((\RAM2~8_q )))))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\RAM2~40_q ),
	.datac(\RAM2~8_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM2~348_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~348 .lut_mask = 16'hEE50;
defparam \RAM2~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N10
fiftyfivenm_lcell_comb \RAM2~349 (
// Equation(s):
// \RAM2~349_combout  = (\uUartCon|reg_address [1] & ((\RAM2~348_combout  & ((\RAM2~104_q ))) # (!\RAM2~348_combout  & (\RAM2~72_q )))) # (!\uUartCon|reg_address [1] & (((\RAM2~348_combout ))))

	.dataa(\RAM2~72_q ),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM2~104_q ),
	.datad(\RAM2~348_combout ),
	.cin(gnd),
	.combout(\RAM2~349_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~349 .lut_mask = 16'hF388;
defparam \RAM2~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N0
fiftyfivenm_lcell_comb \idatas~15 (
// Equation(s):
// \idatas~15_combout  = (\idatas~0_combout  & ((\always0~1_combout  & (\RAM1~339_combout )) # (!\always0~1_combout  & ((\RAM2~349_combout )))))

	.dataa(\RAM1~339_combout ),
	.datab(\always0~1_combout ),
	.datac(\idatas~0_combout ),
	.datad(\RAM2~349_combout ),
	.cin(gnd),
	.combout(\idatas~15_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~15 .lut_mask = 16'hB080;
defparam \idatas~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N10
fiftyfivenm_lcell_comb \idatas~18 (
// Equation(s):
// \idatas~18_combout  = (\idatas~15_combout ) # ((\idatas~2_combout  & ((\idatas~16_combout ) # (\idatas~17_combout ))))

	.dataa(\idatas~16_combout ),
	.datab(\idatas~17_combout ),
	.datac(\idatas~2_combout ),
	.datad(\idatas~15_combout ),
	.cin(gnd),
	.combout(\idatas~18_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~18 .lut_mask = 16'hFFE0;
defparam \idatas~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N18
fiftyfivenm_lcell_comb \idatas~20 (
// Equation(s):
// \idatas~20_combout  = (\idatas~18_combout ) # ((\idatas~19_combout  & (\uUartCon|reg_address [3] & \uUartCon|reg_address [2])))

	.dataa(\idatas~19_combout ),
	.datab(\uUartCon|reg_address [3]),
	.datac(\uUartCon|reg_address [2]),
	.datad(\idatas~18_combout ),
	.cin(gnd),
	.combout(\idatas~20_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~20 .lut_mask = 16'hFF80;
defparam \idatas~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N19
dffeas \idatas[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\idatas~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\idatas~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(idatas[8]),
	.prn(vcc));
// synopsys translate_off
defparam \idatas[8] .is_wysiwyg = "true";
defparam \idatas[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
fiftyfivenm_lcell_comb \uUartCon|Selector46~0 (
// Equation(s):
// \uUartCon|Selector46~0_combout  = (\uUartCon|Equal2~0_combout  & ((idatas[8]))) # (!\uUartCon|Equal2~0_combout  & (\uUartCon|latchdata [8]))

	.dataa(\uUartCon|latchdata [8]),
	.datab(\uUartCon|Equal2~0_combout ),
	.datac(gnd),
	.datad(idatas[8]),
	.cin(gnd),
	.combout(\uUartCon|Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector46~0 .lut_mask = 16'hEE22;
defparam \uUartCon|Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N21
dffeas \uUartCon|reg_datas[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector46~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|reg_datas[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|reg_datas [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|reg_datas[8] .is_wysiwyg = "true";
defparam \uUartCon|reg_datas[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N24
fiftyfivenm_lcell_comb \uUartCon|Selector114~0 (
// Equation(s):
// \uUartCon|Selector114~0_combout  = (\uUartCon|reg_datas [8] & (((!\uUartCon|latchdata [49]) # (!\uUartCon|latchdata [48])) # (!\uUartCon|Equal1~4_combout )))

	.dataa(\uUartCon|reg_datas [8]),
	.datab(\uUartCon|Equal1~4_combout ),
	.datac(\uUartCon|latchdata [48]),
	.datad(\uUartCon|latchdata [49]),
	.cin(gnd),
	.combout(\uUartCon|Selector114~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector114~0 .lut_mask = 16'h2AAA;
defparam \uUartCon|Selector114~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N25
dffeas \uUartCon|txdata[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector114~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|txdata[21]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|txdata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|txdata[8] .is_wysiwyg = "true";
defparam \uUartCon|txdata[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N12
fiftyfivenm_lcell_comb \uUartSrc|var_data~66 (
// Equation(s):
// \uUartSrc|var_data~66_combout  = (\uUartCon|txreq~q  & ((\uUartCon|txdata [8]))) # (!\uUartCon|txreq~q  & (\uUartSrc|var_data~46_q ))

	.dataa(\uUartSrc|var_data~46_q ),
	.datab(gnd),
	.datac(\uUartCon|txreq~q ),
	.datad(\uUartCon|txdata [8]),
	.cin(gnd),
	.combout(\uUartSrc|var_data~66_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|var_data~66 .lut_mask = 16'hFA0A;
defparam \uUartSrc|var_data~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N13
dffeas \uUartSrc|var_data~54 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|var_data~66_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|var_data~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|var_data~54 .is_wysiwyg = "true";
defparam \uUartSrc|var_data~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N0
fiftyfivenm_lcell_comb \uUartSrc|var_data~64 (
// Equation(s):
// \uUartSrc|var_data~64_combout  = (\uUartCon|txreq~q  & (\uUartCon|txdata [0])) # (!\uUartCon|txreq~q  & ((\uUartSrc|var_data~54_q )))

	.dataa(gnd),
	.datab(\uUartCon|txdata [0]),
	.datac(\uUartCon|txreq~q ),
	.datad(\uUartSrc|var_data~54_q ),
	.cin(gnd),
	.combout(\uUartSrc|var_data~64_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|var_data~64 .lut_mask = 16'hCFC0;
defparam \uUartSrc|var_data~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N1
dffeas \uUartSrc|var_data~62 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|var_data~64_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|var_data~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|var_data~62 .is_wysiwyg = "true";
defparam \uUartSrc|var_data~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N7
dffeas \RAM2~145 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~145 .is_wysiwyg = "true";
defparam \RAM2~145 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N13
dffeas \RAM2~209 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~209 .is_wysiwyg = "true";
defparam \RAM2~209 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N6
fiftyfivenm_lcell_comb \RAM2~374 (
// Equation(s):
// \RAM2~374_combout  = (\uUartCon|reg_address [1] & ((\uUartCon|reg_address [0]) # ((\RAM2~209_q )))) # (!\uUartCon|reg_address [1] & (!\uUartCon|reg_address [0] & (\RAM2~145_q )))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM2~145_q ),
	.datad(\RAM2~209_q ),
	.cin(gnd),
	.combout(\RAM2~374_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~374 .lut_mask = 16'hBA98;
defparam \RAM2~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N31
dffeas \RAM2~241 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~241 .is_wysiwyg = "true";
defparam \RAM2~241 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y13_N29
dffeas \RAM2~177 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~177 .is_wysiwyg = "true";
defparam \RAM2~177 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N30
fiftyfivenm_lcell_comb \RAM2~375 (
// Equation(s):
// \RAM2~375_combout  = (\RAM2~374_combout  & (((\RAM2~241_q )) # (!\uUartCon|reg_address [0]))) # (!\RAM2~374_combout  & (\uUartCon|reg_address [0] & ((\RAM2~177_q ))))

	.dataa(\RAM2~374_combout ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM2~241_q ),
	.datad(\RAM2~177_q ),
	.cin(gnd),
	.combout(\RAM2~375_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~375 .lut_mask = 16'hE6A2;
defparam \RAM2~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N12
fiftyfivenm_lcell_comb \RAM1~209feeder (
// Equation(s):
// \RAM1~209feeder_combout  = \uUartCon|reg_datas [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_datas [17]),
	.cin(gnd),
	.combout(\RAM1~209feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~209feeder .lut_mask = 16'hFF00;
defparam \RAM1~209feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N13
dffeas \RAM1~209 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RAM1~209feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~209 .is_wysiwyg = "true";
defparam \RAM1~209 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N15
dffeas \RAM1~145 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~145 .is_wysiwyg = "true";
defparam \RAM1~145 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N14
fiftyfivenm_lcell_comb \RAM1~364 (
// Equation(s):
// \RAM1~364_combout  = (\uUartCon|reg_address [1] & ((\RAM1~209_q ) # ((\uUartCon|reg_address [0])))) # (!\uUartCon|reg_address [1] & (((\RAM1~145_q  & !\uUartCon|reg_address [0]))))

	.dataa(\RAM1~209_q ),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM1~145_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM1~364_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~364 .lut_mask = 16'hCCB8;
defparam \RAM1~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N23
dffeas \RAM1~241 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~241 .is_wysiwyg = "true";
defparam \RAM1~241 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N13
dffeas \RAM1~177 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~177 .is_wysiwyg = "true";
defparam \RAM1~177 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N22
fiftyfivenm_lcell_comb \RAM1~365 (
// Equation(s):
// \RAM1~365_combout  = (\RAM1~364_combout  & (((\RAM1~241_q )) # (!\uUartCon|reg_address [0]))) # (!\RAM1~364_combout  & (\uUartCon|reg_address [0] & ((\RAM1~177_q ))))

	.dataa(\RAM1~364_combout ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~241_q ),
	.datad(\RAM1~177_q ),
	.cin(gnd),
	.combout(\RAM1~365_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~365 .lut_mask = 16'hE6A2;
defparam \RAM1~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N8
fiftyfivenm_lcell_comb \idatas~55 (
// Equation(s):
// \idatas~55_combout  = (\always0~1_combout  & ((\RAM1~365_combout ))) # (!\always0~1_combout  & (\RAM2~375_combout ))

	.dataa(\always0~1_combout ),
	.datab(gnd),
	.datac(\RAM2~375_combout ),
	.datad(\RAM1~365_combout ),
	.cin(gnd),
	.combout(\idatas~55_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~55 .lut_mask = 16'hFA50;
defparam \idatas~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N9
dffeas \RAM1~305 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~305 .is_wysiwyg = "true";
defparam \RAM1~305 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N3
dffeas \RAM1~273 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~273 .is_wysiwyg = "true";
defparam \RAM1~273 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N2
fiftyfivenm_lcell_comb \idatas~53 (
// Equation(s):
// \idatas~53_combout  = (\always0~1_combout  & ((\uUartCon|reg_address [0] & (\RAM1~305_q )) # (!\uUartCon|reg_address [0] & ((\RAM1~273_q )))))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\RAM1~305_q ),
	.datac(\RAM1~273_q ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\idatas~53_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~53 .lut_mask = 16'hD800;
defparam \idatas~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N19
dffeas \RAM2~305 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~305 .is_wysiwyg = "true";
defparam \RAM2~305 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N29
dffeas \RAM2~273 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~273 .is_wysiwyg = "true";
defparam \RAM2~273 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
fiftyfivenm_lcell_comb \idatas~52 (
// Equation(s):
// \idatas~52_combout  = (!\always0~1_combout  & ((\uUartCon|reg_address [0] & (\RAM2~305_q )) # (!\uUartCon|reg_address [0] & ((\RAM2~273_q )))))

	.dataa(\always0~1_combout ),
	.datab(\RAM2~305_q ),
	.datac(\RAM2~273_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\idatas~52_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~52 .lut_mask = 16'h4450;
defparam \idatas~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N5
dffeas \RAM2~17 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~17 .is_wysiwyg = "true";
defparam \RAM2~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N11
dffeas \RAM2~49 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~49 .is_wysiwyg = "true";
defparam \RAM2~49 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
fiftyfivenm_lcell_comb \RAM2~372 (
// Equation(s):
// \RAM2~372_combout  = (\uUartCon|reg_address [0] & ((\uUartCon|reg_address [1]) # ((\RAM2~49_q )))) # (!\uUartCon|reg_address [0] & (!\uUartCon|reg_address [1] & (\RAM2~17_q )))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM2~17_q ),
	.datad(\RAM2~49_q ),
	.cin(gnd),
	.combout(\RAM2~372_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~372 .lut_mask = 16'hBA98;
defparam \RAM2~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N5
dffeas \RAM2~113 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~113 .is_wysiwyg = "true";
defparam \RAM2~113 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N3
dffeas \RAM2~81 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~81 .is_wysiwyg = "true";
defparam \RAM2~81 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N4
fiftyfivenm_lcell_comb \RAM2~373 (
// Equation(s):
// \RAM2~373_combout  = (\RAM2~372_combout  & (((\RAM2~113_q )) # (!\uUartCon|reg_address [1]))) # (!\RAM2~372_combout  & (\uUartCon|reg_address [1] & ((\RAM2~81_q ))))

	.dataa(\RAM2~372_combout ),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM2~113_q ),
	.datad(\RAM2~81_q ),
	.cin(gnd),
	.combout(\RAM2~373_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~373 .lut_mask = 16'hE6A2;
defparam \RAM2~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N13
dffeas \RAM1~81 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~81 .is_wysiwyg = "true";
defparam \RAM1~81 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N23
dffeas \RAM1~113 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~331_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~113 .is_wysiwyg = "true";
defparam \RAM1~113 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N15
dffeas \RAM1~17 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~17 .is_wysiwyg = "true";
defparam \RAM1~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N13
dffeas \RAM1~49 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~329_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~49 .is_wysiwyg = "true";
defparam \RAM1~49 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N14
fiftyfivenm_lcell_comb \RAM1~362 (
// Equation(s):
// \RAM1~362_combout  = (\uUartCon|reg_address [1] & (\uUartCon|reg_address [0])) # (!\uUartCon|reg_address [1] & ((\uUartCon|reg_address [0] & ((\RAM1~49_q ))) # (!\uUartCon|reg_address [0] & (\RAM1~17_q ))))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~17_q ),
	.datad(\RAM1~49_q ),
	.cin(gnd),
	.combout(\RAM1~362_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~362 .lut_mask = 16'hDC98;
defparam \RAM1~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N22
fiftyfivenm_lcell_comb \RAM1~363 (
// Equation(s):
// \RAM1~363_combout  = (\uUartCon|reg_address [1] & ((\RAM1~362_combout  & ((\RAM1~113_q ))) # (!\RAM1~362_combout  & (\RAM1~81_q )))) # (!\uUartCon|reg_address [1] & (((\RAM1~362_combout ))))

	.dataa(\RAM1~81_q ),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM1~113_q ),
	.datad(\RAM1~362_combout ),
	.cin(gnd),
	.combout(\RAM1~363_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~363 .lut_mask = 16'hF388;
defparam \RAM1~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N0
fiftyfivenm_lcell_comb \idatas~51 (
// Equation(s):
// \idatas~51_combout  = (\idatas~0_combout  & ((\always0~1_combout  & ((\RAM1~363_combout ))) # (!\always0~1_combout  & (\RAM2~373_combout ))))

	.dataa(\always0~1_combout ),
	.datab(\RAM2~373_combout ),
	.datac(\idatas~0_combout ),
	.datad(\RAM1~363_combout ),
	.cin(gnd),
	.combout(\idatas~51_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~51 .lut_mask = 16'hE040;
defparam \idatas~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N30
fiftyfivenm_lcell_comb \idatas~54 (
// Equation(s):
// \idatas~54_combout  = (\idatas~51_combout ) # ((\idatas~2_combout  & ((\idatas~53_combout ) # (\idatas~52_combout ))))

	.dataa(\idatas~53_combout ),
	.datab(\idatas~52_combout ),
	.datac(\idatas~2_combout ),
	.datad(\idatas~51_combout ),
	.cin(gnd),
	.combout(\idatas~54_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~54 .lut_mask = 16'hFFE0;
defparam \idatas~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N6
fiftyfivenm_lcell_comb \idatas~56 (
// Equation(s):
// \idatas~56_combout  = (\idatas~54_combout ) # ((\idatas~55_combout  & (\uUartCon|reg_address [2] & \uUartCon|reg_address [3])))

	.dataa(\idatas~55_combout ),
	.datab(\uUartCon|reg_address [2]),
	.datac(\uUartCon|reg_address [3]),
	.datad(\idatas~54_combout ),
	.cin(gnd),
	.combout(\idatas~56_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~56 .lut_mask = 16'hFF80;
defparam \idatas~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N7
dffeas \idatas[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\idatas~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\idatas~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(idatas[17]),
	.prn(vcc));
// synopsys translate_off
defparam \idatas[17] .is_wysiwyg = "true";
defparam \idatas[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N18
fiftyfivenm_lcell_comb \uUartCon|Selector37~0 (
// Equation(s):
// \uUartCon|Selector37~0_combout  = (\uUartCon|Equal2~0_combout  & ((idatas[17]))) # (!\uUartCon|Equal2~0_combout  & (\uUartCon|latchdata [17]))

	.dataa(\uUartCon|latchdata [17]),
	.datab(\uUartCon|Equal2~0_combout ),
	.datac(gnd),
	.datad(idatas[17]),
	.cin(gnd),
	.combout(\uUartCon|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector37~0 .lut_mask = 16'hEE22;
defparam \uUartCon|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N19
dffeas \uUartCon|reg_datas[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector37~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|reg_datas[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|reg_datas [17]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|reg_datas[17] .is_wysiwyg = "true";
defparam \uUartCon|reg_datas[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N8
fiftyfivenm_lcell_comb \uUartCon|Selector105~0 (
// Equation(s):
// \uUartCon|Selector105~0_combout  = (\uUartCon|reg_datas [17] & (((!\uUartCon|Equal1~4_combout ) # (!\uUartCon|latchdata [48])) # (!\uUartCon|latchdata [49])))

	.dataa(\uUartCon|latchdata [49]),
	.datab(\uUartCon|reg_datas [17]),
	.datac(\uUartCon|latchdata [48]),
	.datad(\uUartCon|Equal1~4_combout ),
	.cin(gnd),
	.combout(\uUartCon|Selector105~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector105~0 .lut_mask = 16'h4CCC;
defparam \uUartCon|Selector105~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N9
dffeas \uUartCon|txdata[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector105~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|txdata[21]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|txdata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|txdata[17] .is_wysiwyg = "true";
defparam \uUartCon|txdata[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N11
dffeas \RAM1~153 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~153 .is_wysiwyg = "true";
defparam \RAM1~153 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N16
fiftyfivenm_lcell_comb \RAM1~217feeder (
// Equation(s):
// \RAM1~217feeder_combout  = \uUartCon|reg_datas [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_datas [25]),
	.cin(gnd),
	.combout(\RAM1~217feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~217feeder .lut_mask = 16'hFF00;
defparam \RAM1~217feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N17
dffeas \RAM1~217 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RAM1~217feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~217 .is_wysiwyg = "true";
defparam \RAM1~217 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N10
fiftyfivenm_lcell_comb \RAM1~384 (
// Equation(s):
// \RAM1~384_combout  = (\uUartCon|reg_address [0] & (\uUartCon|reg_address [1])) # (!\uUartCon|reg_address [0] & ((\uUartCon|reg_address [1] & ((\RAM1~217_q ))) # (!\uUartCon|reg_address [1] & (\RAM1~153_q ))))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM1~153_q ),
	.datad(\RAM1~217_q ),
	.cin(gnd),
	.combout(\RAM1~384_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~384 .lut_mask = 16'hDC98;
defparam \RAM1~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N21
dffeas \RAM1~249 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~249 .is_wysiwyg = "true";
defparam \RAM1~249 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N19
dffeas \RAM1~185 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~185 .is_wysiwyg = "true";
defparam \RAM1~185 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N20
fiftyfivenm_lcell_comb \RAM1~385 (
// Equation(s):
// \RAM1~385_combout  = (\RAM1~384_combout  & (((\RAM1~249_q )) # (!\uUartCon|reg_address [0]))) # (!\RAM1~384_combout  & (\uUartCon|reg_address [0] & ((\RAM1~185_q ))))

	.dataa(\RAM1~384_combout ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~249_q ),
	.datad(\RAM1~185_q ),
	.cin(gnd),
	.combout(\RAM1~385_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~385 .lut_mask = 16'hE6A2;
defparam \RAM1~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N1
dffeas \RAM2~217 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~217 .is_wysiwyg = "true";
defparam \RAM2~217 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N11
dffeas \RAM2~153 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~153 .is_wysiwyg = "true";
defparam \RAM2~153 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N10
fiftyfivenm_lcell_comb \RAM2~394 (
// Equation(s):
// \RAM2~394_combout  = (\uUartCon|reg_address [1] & ((\RAM2~217_q ) # ((\uUartCon|reg_address [0])))) # (!\uUartCon|reg_address [1] & (((\RAM2~153_q  & !\uUartCon|reg_address [0]))))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\RAM2~217_q ),
	.datac(\RAM2~153_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM2~394_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~394 .lut_mask = 16'hAAD8;
defparam \RAM2~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N13
dffeas \RAM2~249 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~249 .is_wysiwyg = "true";
defparam \RAM2~249 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y13_N3
dffeas \RAM2~185 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~185 .is_wysiwyg = "true";
defparam \RAM2~185 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N12
fiftyfivenm_lcell_comb \RAM2~395 (
// Equation(s):
// \RAM2~395_combout  = (\RAM2~394_combout  & (((\RAM2~249_q )) # (!\uUartCon|reg_address [0]))) # (!\RAM2~394_combout  & (\uUartCon|reg_address [0] & ((\RAM2~185_q ))))

	.dataa(\RAM2~394_combout ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM2~249_q ),
	.datad(\RAM2~185_q ),
	.cin(gnd),
	.combout(\RAM2~395_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~395 .lut_mask = 16'hE6A2;
defparam \RAM2~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N18
fiftyfivenm_lcell_comb \idatas~85 (
// Equation(s):
// \idatas~85_combout  = (\always0~1_combout  & (\RAM1~385_combout )) # (!\always0~1_combout  & ((\RAM2~395_combout )))

	.dataa(\always0~1_combout ),
	.datab(\RAM1~385_combout ),
	.datac(gnd),
	.datad(\RAM2~395_combout ),
	.cin(gnd),
	.combout(\idatas~85_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~85 .lut_mask = 16'hDD88;
defparam \idatas~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y16_N31
dffeas \RAM1~281 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~281_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~281 .is_wysiwyg = "true";
defparam \RAM1~281 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y16_N21
dffeas \RAM1~313 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~313 .is_wysiwyg = "true";
defparam \RAM1~313 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N30
fiftyfivenm_lcell_comb \idatas~83 (
// Equation(s):
// \idatas~83_combout  = (\always0~1_combout  & ((\uUartCon|reg_address [0] & ((\RAM1~313_q ))) # (!\uUartCon|reg_address [0] & (\RAM1~281_q ))))

	.dataa(\always0~1_combout ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~281_q ),
	.datad(\RAM1~313_q ),
	.cin(gnd),
	.combout(\idatas~83_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~83 .lut_mask = 16'hA820;
defparam \idatas~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N29
dffeas \RAM2~313 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~313 .is_wysiwyg = "true";
defparam \RAM2~313 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N17
dffeas \RAM2~281 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~281_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~281 .is_wysiwyg = "true";
defparam \RAM2~281 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N16
fiftyfivenm_lcell_comb \idatas~82 (
// Equation(s):
// \idatas~82_combout  = (!\always0~1_combout  & ((\uUartCon|reg_address [0] & (\RAM2~313_q )) # (!\uUartCon|reg_address [0] & ((\RAM2~281_q )))))

	.dataa(\RAM2~313_q ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM2~281_q ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\idatas~82_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~82 .lut_mask = 16'h00B8;
defparam \idatas~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N7
dffeas \RAM1~89 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~89 .is_wysiwyg = "true";
defparam \RAM1~89 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N9
dffeas \RAM1~121 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~331_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~121 .is_wysiwyg = "true";
defparam \RAM1~121 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N19
dffeas \RAM1~25 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~25 .is_wysiwyg = "true";
defparam \RAM1~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N17
dffeas \RAM1~57 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~329_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~57 .is_wysiwyg = "true";
defparam \RAM1~57 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N18
fiftyfivenm_lcell_comb \RAM1~382 (
// Equation(s):
// \RAM1~382_combout  = (\uUartCon|reg_address [1] & (\uUartCon|reg_address [0])) # (!\uUartCon|reg_address [1] & ((\uUartCon|reg_address [0] & ((\RAM1~57_q ))) # (!\uUartCon|reg_address [0] & (\RAM1~25_q ))))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~25_q ),
	.datad(\RAM1~57_q ),
	.cin(gnd),
	.combout(\RAM1~382_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~382 .lut_mask = 16'hDC98;
defparam \RAM1~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N8
fiftyfivenm_lcell_comb \RAM1~383 (
// Equation(s):
// \RAM1~383_combout  = (\uUartCon|reg_address [1] & ((\RAM1~382_combout  & ((\RAM1~121_q ))) # (!\RAM1~382_combout  & (\RAM1~89_q )))) # (!\uUartCon|reg_address [1] & (((\RAM1~382_combout ))))

	.dataa(\RAM1~89_q ),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM1~121_q ),
	.datad(\RAM1~382_combout ),
	.cin(gnd),
	.combout(\RAM1~383_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~383 .lut_mask = 16'hF388;
defparam \RAM1~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N13
dffeas \RAM2~89 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~89 .is_wysiwyg = "true";
defparam \RAM2~89 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N21
dffeas \RAM2~25 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~25 .is_wysiwyg = "true";
defparam \RAM2~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N3
dffeas \RAM2~57 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~57 .is_wysiwyg = "true";
defparam \RAM2~57 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
fiftyfivenm_lcell_comb \RAM2~392 (
// Equation(s):
// \RAM2~392_combout  = (\uUartCon|reg_address [0] & ((\uUartCon|reg_address [1]) # ((\RAM2~57_q )))) # (!\uUartCon|reg_address [0] & (!\uUartCon|reg_address [1] & (\RAM2~25_q )))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM2~25_q ),
	.datad(\RAM2~57_q ),
	.cin(gnd),
	.combout(\RAM2~392_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~392 .lut_mask = 16'hBA98;
defparam \RAM2~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N23
dffeas \RAM2~121 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~121 .is_wysiwyg = "true";
defparam \RAM2~121 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N22
fiftyfivenm_lcell_comb \RAM2~393 (
// Equation(s):
// \RAM2~393_combout  = (\RAM2~392_combout  & (((\RAM2~121_q ) # (!\uUartCon|reg_address [1])))) # (!\RAM2~392_combout  & (\RAM2~89_q  & ((\uUartCon|reg_address [1]))))

	.dataa(\RAM2~89_q ),
	.datab(\RAM2~392_combout ),
	.datac(\RAM2~121_q ),
	.datad(\uUartCon|reg_address [1]),
	.cin(gnd),
	.combout(\RAM2~393_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~393 .lut_mask = 16'hE2CC;
defparam \RAM2~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N18
fiftyfivenm_lcell_comb \idatas~81 (
// Equation(s):
// \idatas~81_combout  = (\idatas~0_combout  & ((\always0~1_combout  & (\RAM1~383_combout )) # (!\always0~1_combout  & ((\RAM2~393_combout )))))

	.dataa(\RAM1~383_combout ),
	.datab(\RAM2~393_combout ),
	.datac(\always0~1_combout ),
	.datad(\idatas~0_combout ),
	.cin(gnd),
	.combout(\idatas~81_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~81 .lut_mask = 16'hAC00;
defparam \idatas~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N18
fiftyfivenm_lcell_comb \idatas~84 (
// Equation(s):
// \idatas~84_combout  = (\idatas~81_combout ) # ((\idatas~2_combout  & ((\idatas~83_combout ) # (\idatas~82_combout ))))

	.dataa(\idatas~83_combout ),
	.datab(\idatas~82_combout ),
	.datac(\idatas~2_combout ),
	.datad(\idatas~81_combout ),
	.cin(gnd),
	.combout(\idatas~84_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~84 .lut_mask = 16'hFFE0;
defparam \idatas~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N20
fiftyfivenm_lcell_comb \idatas~86 (
// Equation(s):
// \idatas~86_combout  = (\idatas~84_combout ) # ((\uUartCon|reg_address [2] & (\uUartCon|reg_address [3] & \idatas~85_combout )))

	.dataa(\uUartCon|reg_address [2]),
	.datab(\uUartCon|reg_address [3]),
	.datac(\idatas~85_combout ),
	.datad(\idatas~84_combout ),
	.cin(gnd),
	.combout(\idatas~86_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~86 .lut_mask = 16'hFF80;
defparam \idatas~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N21
dffeas \idatas[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\idatas~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\idatas~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(idatas[25]),
	.prn(vcc));
// synopsys translate_off
defparam \idatas[25] .is_wysiwyg = "true";
defparam \idatas[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N0
fiftyfivenm_lcell_comb \uUartCon|Selector29~0 (
// Equation(s):
// \uUartCon|Selector29~0_combout  = (\uUartCon|Equal2~0_combout  & (idatas[25])) # (!\uUartCon|Equal2~0_combout  & ((\uUartCon|latchdata [25])))

	.dataa(idatas[25]),
	.datab(\uUartCon|latchdata [25]),
	.datac(\uUartCon|Equal2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uUartCon|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector29~0 .lut_mask = 16'hACAC;
defparam \uUartCon|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N1
dffeas \uUartCon|reg_datas[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|reg_datas[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|reg_datas [25]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|reg_datas[25] .is_wysiwyg = "true";
defparam \uUartCon|reg_datas[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N4
fiftyfivenm_lcell_comb \uUartCon|Selector97~0 (
// Equation(s):
// \uUartCon|Selector97~0_combout  = (\uUartCon|reg_datas [25] & (((!\uUartCon|latchdata [48]) # (!\uUartCon|latchdata [49])) # (!\uUartCon|Equal1~4_combout )))

	.dataa(\uUartCon|Equal1~4_combout ),
	.datab(\uUartCon|reg_datas [25]),
	.datac(\uUartCon|latchdata [49]),
	.datad(\uUartCon|latchdata [48]),
	.cin(gnd),
	.combout(\uUartCon|Selector97~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector97~0 .lut_mask = 16'h4CCC;
defparam \uUartCon|Selector97~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N5
dffeas \uUartCon|txdata[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector97~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|txdata[21]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|txdata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|txdata[25] .is_wysiwyg = "true";
defparam \uUartCon|txdata[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N0
fiftyfivenm_lcell_comb \uUartCon|txdata[49]~feeder (
// Equation(s):
// \uUartCon|txdata[49]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\uUartCon|txdata[49]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|txdata[49]~feeder .lut_mask = 16'hFFFF;
defparam \uUartCon|txdata[49]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N1
dffeas \uUartCon|txdata[49] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|txdata[49]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|txdata[21]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|txdata [49]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|txdata[49] .is_wysiwyg = "true";
defparam \uUartCon|txdata[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N14
fiftyfivenm_lcell_comb \uUartSrc|var_data~97 (
// Equation(s):
// \uUartSrc|var_data~97_combout  = (\uUartCon|txreq~q  & \uUartCon|txdata [49])

	.dataa(gnd),
	.datab(\uUartCon|txreq~q ),
	.datac(gnd),
	.datad(\uUartCon|txdata [49]),
	.cin(gnd),
	.combout(\uUartSrc|var_data~97_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|var_data~97 .lut_mask = 16'hCC00;
defparam \uUartSrc|var_data~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N15
dffeas \uUartSrc|var_data~13 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|var_data~97_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|var_data~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|var_data~13 .is_wysiwyg = "true";
defparam \uUartSrc|var_data~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N28
fiftyfivenm_lcell_comb \uUartCon|txdata[41]~feeder (
// Equation(s):
// \uUartCon|txdata[41]~feeder_combout  = \uUartCon|reg_address [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_address [9]),
	.cin(gnd),
	.combout(\uUartCon|txdata[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|txdata[41]~feeder .lut_mask = 16'hFF00;
defparam \uUartCon|txdata[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N29
dffeas \uUartCon|txdata[41] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|txdata[41]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|txdata[39]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|txdata [41]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|txdata[41] .is_wysiwyg = "true";
defparam \uUartCon|txdata[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N6
fiftyfivenm_lcell_comb \uUartSrc|var_data~90 (
// Equation(s):
// \uUartSrc|var_data~90_combout  = (\uUartCon|txreq~q  & ((\uUartCon|txdata [41]))) # (!\uUartCon|txreq~q  & (\uUartSrc|var_data~13_q ))

	.dataa(gnd),
	.datab(\uUartCon|txreq~q ),
	.datac(\uUartSrc|var_data~13_q ),
	.datad(\uUartCon|txdata [41]),
	.cin(gnd),
	.combout(\uUartSrc|var_data~90_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|var_data~90 .lut_mask = 16'hFC30;
defparam \uUartSrc|var_data~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N7
dffeas \uUartSrc|var_data~21 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|var_data~90_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|var_data~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|var_data~21 .is_wysiwyg = "true";
defparam \uUartSrc|var_data~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N21
dffeas \uUartCon|txdata[33] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_address [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uUartCon|txdata[39]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|txdata [33]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|txdata[33] .is_wysiwyg = "true";
defparam \uUartCon|txdata[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N0
fiftyfivenm_lcell_comb \uUartSrc|var_data~83 (
// Equation(s):
// \uUartSrc|var_data~83_combout  = (\uUartCon|txreq~q  & ((\uUartCon|txdata [33]))) # (!\uUartCon|txreq~q  & (\uUartSrc|var_data~21_q ))

	.dataa(\uUartSrc|var_data~21_q ),
	.datab(\uUartCon|txreq~q ),
	.datac(gnd),
	.datad(\uUartCon|txdata [33]),
	.cin(gnd),
	.combout(\uUartSrc|var_data~83_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|var_data~83 .lut_mask = 16'hEE22;
defparam \uUartSrc|var_data~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N1
dffeas \uUartSrc|var_data~29 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|var_data~83_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|var_data~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|var_data~29 .is_wysiwyg = "true";
defparam \uUartSrc|var_data~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N18
fiftyfivenm_lcell_comb \uUartSrc|var_data~77 (
// Equation(s):
// \uUartSrc|var_data~77_combout  = (\uUartCon|txreq~q  & (\uUartCon|txdata [25])) # (!\uUartCon|txreq~q  & ((\uUartSrc|var_data~29_q )))

	.dataa(gnd),
	.datab(\uUartCon|txdata [25]),
	.datac(\uUartCon|txreq~q ),
	.datad(\uUartSrc|var_data~29_q ),
	.cin(gnd),
	.combout(\uUartSrc|var_data~77_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|var_data~77 .lut_mask = 16'hCFC0;
defparam \uUartSrc|var_data~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N19
dffeas \uUartSrc|var_data~37 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|var_data~77_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|var_data~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|var_data~37 .is_wysiwyg = "true";
defparam \uUartSrc|var_data~37 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N24
fiftyfivenm_lcell_comb \uUartSrc|var_data~72 (
// Equation(s):
// \uUartSrc|var_data~72_combout  = (\uUartCon|txreq~q  & (\uUartCon|txdata [17])) # (!\uUartCon|txreq~q  & ((\uUartSrc|var_data~37_q )))

	.dataa(\uUartCon|txdata [17]),
	.datab(\uUartSrc|var_data~37_q ),
	.datac(\uUartCon|txreq~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uUartSrc|var_data~72_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|var_data~72 .lut_mask = 16'hACAC;
defparam \uUartSrc|var_data~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N25
dffeas \uUartSrc|var_data~45 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|var_data~72_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|var_data~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|var_data~45 .is_wysiwyg = "true";
defparam \uUartSrc|var_data~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N11
dffeas \RAM1~297 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~297 .is_wysiwyg = "true";
defparam \RAM1~297 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N21
dffeas \RAM1~265 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~265 .is_wysiwyg = "true";
defparam \RAM1~265 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N20
fiftyfivenm_lcell_comb \idatas~29 (
// Equation(s):
// \idatas~29_combout  = (\always0~1_combout  & ((\uUartCon|reg_address [0] & (\RAM1~297_q )) # (!\uUartCon|reg_address [0] & ((\RAM1~265_q )))))

	.dataa(\RAM1~297_q ),
	.datab(\always0~1_combout ),
	.datac(\RAM1~265_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\idatas~29_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~29 .lut_mask = 16'h88C0;
defparam \idatas~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N5
dffeas \RAM2~265 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~265 .is_wysiwyg = "true";
defparam \RAM2~265 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N11
dffeas \RAM2~297 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~297 .is_wysiwyg = "true";
defparam \RAM2~297 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N4
fiftyfivenm_lcell_comb \idatas~28 (
// Equation(s):
// \idatas~28_combout  = (!\always0~1_combout  & ((\uUartCon|reg_address [0] & ((\RAM2~297_q ))) # (!\uUartCon|reg_address [0] & (\RAM2~265_q ))))

	.dataa(\always0~1_combout ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM2~265_q ),
	.datad(\RAM2~297_q ),
	.cin(gnd),
	.combout(\idatas~28_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~28 .lut_mask = 16'h5410;
defparam \idatas~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N19
dffeas \RAM1~9 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~9 .is_wysiwyg = "true";
defparam \RAM1~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N0
fiftyfivenm_lcell_comb \RAM1~41feeder (
// Equation(s):
// \RAM1~41feeder_combout  = \uUartCon|reg_datas [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_datas [9]),
	.cin(gnd),
	.combout(\RAM1~41feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~41feeder .lut_mask = 16'hFF00;
defparam \RAM1~41feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N1
dffeas \RAM1~41 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RAM1~41feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1~329_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~41 .is_wysiwyg = "true";
defparam \RAM1~41 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N18
fiftyfivenm_lcell_comb \RAM1~346 (
// Equation(s):
// \RAM1~346_combout  = (\uUartCon|reg_address [0] & ((\uUartCon|reg_address [1]) # ((\RAM1~41_q )))) # (!\uUartCon|reg_address [0] & (!\uUartCon|reg_address [1] & (\RAM1~9_q )))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM1~9_q ),
	.datad(\RAM1~41_q ),
	.cin(gnd),
	.combout(\RAM1~346_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~346 .lut_mask = 16'hBA98;
defparam \RAM1~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N27
dffeas \RAM1~105 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~331_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~105 .is_wysiwyg = "true";
defparam \RAM1~105 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N17
dffeas \RAM1~73 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~73 .is_wysiwyg = "true";
defparam \RAM1~73 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N26
fiftyfivenm_lcell_comb \RAM1~347 (
// Equation(s):
// \RAM1~347_combout  = (\uUartCon|reg_address [1] & ((\RAM1~346_combout  & (\RAM1~105_q )) # (!\RAM1~346_combout  & ((\RAM1~73_q ))))) # (!\uUartCon|reg_address [1] & (\RAM1~346_combout ))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\RAM1~346_combout ),
	.datac(\RAM1~105_q ),
	.datad(\RAM1~73_q ),
	.cin(gnd),
	.combout(\RAM1~347_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~347 .lut_mask = 16'hE6C4;
defparam \RAM1~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N24
fiftyfivenm_lcell_comb \RAM2~73feeder (
// Equation(s):
// \RAM2~73feeder_combout  = \uUartCon|reg_datas [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_datas [9]),
	.cin(gnd),
	.combout(\RAM2~73feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~73feeder .lut_mask = 16'hFF00;
defparam \RAM2~73feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N25
dffeas \RAM2~73 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RAM2~73feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM2~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~73 .is_wysiwyg = "true";
defparam \RAM2~73 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N3
dffeas \RAM2~105 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~105 .is_wysiwyg = "true";
defparam \RAM2~105 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N10
fiftyfivenm_lcell_comb \RAM2~41feeder (
// Equation(s):
// \RAM2~41feeder_combout  = \uUartCon|reg_datas [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_datas [9]),
	.cin(gnd),
	.combout(\RAM2~41feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~41feeder .lut_mask = 16'hFF00;
defparam \RAM2~41feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N11
dffeas \RAM2~41 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RAM2~41feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM2~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~41 .is_wysiwyg = "true";
defparam \RAM2~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N1
dffeas \RAM2~9 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~9 .is_wysiwyg = "true";
defparam \RAM2~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N0
fiftyfivenm_lcell_comb \RAM2~356 (
// Equation(s):
// \RAM2~356_combout  = (\uUartCon|reg_address [1] & (((\uUartCon|reg_address [0])))) # (!\uUartCon|reg_address [1] & ((\uUartCon|reg_address [0] & (\RAM2~41_q )) # (!\uUartCon|reg_address [0] & ((\RAM2~9_q )))))

	.dataa(\RAM2~41_q ),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM2~9_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM2~356_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~356 .lut_mask = 16'hEE30;
defparam \RAM2~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N2
fiftyfivenm_lcell_comb \RAM2~357 (
// Equation(s):
// \RAM2~357_combout  = (\uUartCon|reg_address [1] & ((\RAM2~356_combout  & ((\RAM2~105_q ))) # (!\RAM2~356_combout  & (\RAM2~73_q )))) # (!\uUartCon|reg_address [1] & (((\RAM2~356_combout ))))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\RAM2~73_q ),
	.datac(\RAM2~105_q ),
	.datad(\RAM2~356_combout ),
	.cin(gnd),
	.combout(\RAM2~357_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~357 .lut_mask = 16'hF588;
defparam \RAM2~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N24
fiftyfivenm_lcell_comb \idatas~27 (
// Equation(s):
// \idatas~27_combout  = (\idatas~0_combout  & ((\always0~1_combout  & (\RAM1~347_combout )) # (!\always0~1_combout  & ((\RAM2~357_combout )))))

	.dataa(\idatas~0_combout ),
	.datab(\RAM1~347_combout ),
	.datac(\RAM2~357_combout ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\idatas~27_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~27 .lut_mask = 16'h88A0;
defparam \idatas~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N30
fiftyfivenm_lcell_comb \idatas~30 (
// Equation(s):
// \idatas~30_combout  = (\idatas~27_combout ) # ((\idatas~2_combout  & ((\idatas~29_combout ) # (\idatas~28_combout ))))

	.dataa(\idatas~29_combout ),
	.datab(\idatas~28_combout ),
	.datac(\idatas~2_combout ),
	.datad(\idatas~27_combout ),
	.cin(gnd),
	.combout(\idatas~30_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~30 .lut_mask = 16'hFFE0;
defparam \idatas~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N9
dffeas \RAM1~169 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~169 .is_wysiwyg = "true";
defparam \RAM1~169 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N27
dffeas \RAM1~233 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~233 .is_wysiwyg = "true";
defparam \RAM1~233 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N27
dffeas \RAM1~137 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~137 .is_wysiwyg = "true";
defparam \RAM1~137 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N17
dffeas \RAM1~201 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~201 .is_wysiwyg = "true";
defparam \RAM1~201 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N26
fiftyfivenm_lcell_comb \RAM1~348 (
// Equation(s):
// \RAM1~348_combout  = (\uUartCon|reg_address [1] & ((\uUartCon|reg_address [0]) # ((\RAM1~201_q )))) # (!\uUartCon|reg_address [1] & (!\uUartCon|reg_address [0] & (\RAM1~137_q )))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~137_q ),
	.datad(\RAM1~201_q ),
	.cin(gnd),
	.combout(\RAM1~348_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~348 .lut_mask = 16'hBA98;
defparam \RAM1~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N26
fiftyfivenm_lcell_comb \RAM1~349 (
// Equation(s):
// \RAM1~349_combout  = (\uUartCon|reg_address [0] & ((\RAM1~348_combout  & ((\RAM1~233_q ))) # (!\RAM1~348_combout  & (\RAM1~169_q )))) # (!\uUartCon|reg_address [0] & (((\RAM1~348_combout ))))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\RAM1~169_q ),
	.datac(\RAM1~233_q ),
	.datad(\RAM1~348_combout ),
	.cin(gnd),
	.combout(\RAM1~349_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~349 .lut_mask = 16'hF588;
defparam \RAM1~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N9
dffeas \RAM2~169 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~169 .is_wysiwyg = "true";
defparam \RAM2~169 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N11
dffeas \RAM2~137 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~137 .is_wysiwyg = "true";
defparam \RAM2~137 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N1
dffeas \RAM2~201 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~201 .is_wysiwyg = "true";
defparam \RAM2~201 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N10
fiftyfivenm_lcell_comb \RAM2~358 (
// Equation(s):
// \RAM2~358_combout  = (\uUartCon|reg_address [0] & (\uUartCon|reg_address [1])) # (!\uUartCon|reg_address [0] & ((\uUartCon|reg_address [1] & ((\RAM2~201_q ))) # (!\uUartCon|reg_address [1] & (\RAM2~137_q ))))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM2~137_q ),
	.datad(\RAM2~201_q ),
	.cin(gnd),
	.combout(\RAM2~358_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~358 .lut_mask = 16'hDC98;
defparam \RAM2~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N27
dffeas \RAM2~233 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~233 .is_wysiwyg = "true";
defparam \RAM2~233 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N26
fiftyfivenm_lcell_comb \RAM2~359 (
// Equation(s):
// \RAM2~359_combout  = (\RAM2~358_combout  & (((\RAM2~233_q ) # (!\uUartCon|reg_address [0])))) # (!\RAM2~358_combout  & (\RAM2~169_q  & ((\uUartCon|reg_address [0]))))

	.dataa(\RAM2~169_q ),
	.datab(\RAM2~358_combout ),
	.datac(\RAM2~233_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM2~359_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~359 .lut_mask = 16'hE2CC;
defparam \RAM2~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N8
fiftyfivenm_lcell_comb \idatas~31 (
// Equation(s):
// \idatas~31_combout  = (\always0~1_combout  & (\RAM1~349_combout )) # (!\always0~1_combout  & ((\RAM2~359_combout )))

	.dataa(\RAM1~349_combout ),
	.datab(\always0~1_combout ),
	.datac(gnd),
	.datad(\RAM2~359_combout ),
	.cin(gnd),
	.combout(\idatas~31_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~31 .lut_mask = 16'hBB88;
defparam \idatas~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N6
fiftyfivenm_lcell_comb \idatas~32 (
// Equation(s):
// \idatas~32_combout  = (\idatas~30_combout ) # ((\uUartCon|reg_address [3] & (\uUartCon|reg_address [2] & \idatas~31_combout )))

	.dataa(\idatas~30_combout ),
	.datab(\uUartCon|reg_address [3]),
	.datac(\uUartCon|reg_address [2]),
	.datad(\idatas~31_combout ),
	.cin(gnd),
	.combout(\idatas~32_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~32 .lut_mask = 16'hEAAA;
defparam \idatas~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N7
dffeas \idatas[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\idatas~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\idatas~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(idatas[9]),
	.prn(vcc));
// synopsys translate_off
defparam \idatas[9] .is_wysiwyg = "true";
defparam \idatas[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N26
fiftyfivenm_lcell_comb \uUartCon|Selector45~0 (
// Equation(s):
// \uUartCon|Selector45~0_combout  = (\uUartCon|Equal2~0_combout  & (idatas[9])) # (!\uUartCon|Equal2~0_combout  & ((\uUartCon|latchdata [9])))

	.dataa(idatas[9]),
	.datab(\uUartCon|latchdata [9]),
	.datac(gnd),
	.datad(\uUartCon|Equal2~0_combout ),
	.cin(gnd),
	.combout(\uUartCon|Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector45~0 .lut_mask = 16'hAACC;
defparam \uUartCon|Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N27
dffeas \uUartCon|reg_datas[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector45~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|reg_datas[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|reg_datas [9]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|reg_datas[9] .is_wysiwyg = "true";
defparam \uUartCon|reg_datas[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N6
fiftyfivenm_lcell_comb \uUartCon|Selector113~0 (
// Equation(s):
// \uUartCon|Selector113~0_combout  = (\uUartCon|reg_datas [9] & (((!\uUartCon|latchdata [48]) # (!\uUartCon|latchdata [49])) # (!\uUartCon|Equal1~4_combout )))

	.dataa(\uUartCon|Equal1~4_combout ),
	.datab(\uUartCon|reg_datas [9]),
	.datac(\uUartCon|latchdata [49]),
	.datad(\uUartCon|latchdata [48]),
	.cin(gnd),
	.combout(\uUartCon|Selector113~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector113~0 .lut_mask = 16'h4CCC;
defparam \uUartCon|Selector113~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N7
dffeas \uUartCon|txdata[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector113~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|txdata[21]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|txdata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|txdata[9] .is_wysiwyg = "true";
defparam \uUartCon|txdata[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N20
fiftyfivenm_lcell_comb \uUartSrc|var_data~68 (
// Equation(s):
// \uUartSrc|var_data~68_combout  = (\uUartCon|txreq~q  & ((\uUartCon|txdata [9]))) # (!\uUartCon|txreq~q  & (\uUartSrc|var_data~45_q ))

	.dataa(gnd),
	.datab(\uUartSrc|var_data~45_q ),
	.datac(\uUartCon|txreq~q ),
	.datad(\uUartCon|txdata [9]),
	.cin(gnd),
	.combout(\uUartSrc|var_data~68_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|var_data~68 .lut_mask = 16'hFC0C;
defparam \uUartSrc|var_data~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N21
dffeas \uUartSrc|var_data~53 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|var_data~68_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|var_data~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|var_data~53 .is_wysiwyg = "true";
defparam \uUartSrc|var_data~53 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N23
dffeas \RAM1~129 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~129 .is_wysiwyg = "true";
defparam \RAM1~129 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N13
dffeas \RAM1~193 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~193 .is_wysiwyg = "true";
defparam \RAM1~193 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N22
fiftyfivenm_lcell_comb \RAM1~326 (
// Equation(s):
// \RAM1~326_combout  = (\uUartCon|reg_address [1] & ((\uUartCon|reg_address [0]) # ((\RAM1~193_q )))) # (!\uUartCon|reg_address [1] & (!\uUartCon|reg_address [0] & (\RAM1~129_q )))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~129_q ),
	.datad(\RAM1~193_q ),
	.cin(gnd),
	.combout(\RAM1~326_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~326 .lut_mask = 16'hBA98;
defparam \RAM1~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N23
dffeas \RAM1~225 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~225 .is_wysiwyg = "true";
defparam \RAM1~225 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N13
dffeas \RAM1~161 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~161 .is_wysiwyg = "true";
defparam \RAM1~161 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N22
fiftyfivenm_lcell_comb \RAM1~327 (
// Equation(s):
// \RAM1~327_combout  = (\uUartCon|reg_address [0] & ((\RAM1~326_combout  & (\RAM1~225_q )) # (!\RAM1~326_combout  & ((\RAM1~161_q ))))) # (!\uUartCon|reg_address [0] & (\RAM1~326_combout ))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\RAM1~326_combout ),
	.datac(\RAM1~225_q ),
	.datad(\RAM1~161_q ),
	.cin(gnd),
	.combout(\RAM1~327_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~327 .lut_mask = 16'hE6C4;
defparam \RAM1~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N31
dffeas \RAM2~129 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~129 .is_wysiwyg = "true";
defparam \RAM2~129 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N13
dffeas \RAM2~193 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~193 .is_wysiwyg = "true";
defparam \RAM2~193 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N30
fiftyfivenm_lcell_comb \RAM2~326 (
// Equation(s):
// \RAM2~326_combout  = (\uUartCon|reg_address [0] & (\uUartCon|reg_address [1])) # (!\uUartCon|reg_address [0] & ((\uUartCon|reg_address [1] & ((\RAM2~193_q ))) # (!\uUartCon|reg_address [1] & (\RAM2~129_q ))))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM2~129_q ),
	.datad(\RAM2~193_q ),
	.cin(gnd),
	.combout(\RAM2~326_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~326 .lut_mask = 16'hDC98;
defparam \RAM2~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N15
dffeas \RAM2~225 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~225 .is_wysiwyg = "true";
defparam \RAM2~225 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N13
dffeas \RAM2~161 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~161 .is_wysiwyg = "true";
defparam \RAM2~161 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N14
fiftyfivenm_lcell_comb \RAM2~327 (
// Equation(s):
// \RAM2~327_combout  = (\RAM2~326_combout  & (((\RAM2~225_q )) # (!\uUartCon|reg_address [0]))) # (!\RAM2~326_combout  & (\uUartCon|reg_address [0] & ((\RAM2~161_q ))))

	.dataa(\RAM2~326_combout ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM2~225_q ),
	.datad(\RAM2~161_q ),
	.cin(gnd),
	.combout(\RAM2~327_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~327 .lut_mask = 16'hE6A2;
defparam \RAM2~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N22
fiftyfivenm_lcell_comb \idatas~13 (
// Equation(s):
// \idatas~13_combout  = (\always0~1_combout  & (\RAM1~327_combout )) # (!\always0~1_combout  & ((\RAM2~327_combout )))

	.dataa(gnd),
	.datab(\RAM1~327_combout ),
	.datac(\always0~1_combout ),
	.datad(\RAM2~327_combout ),
	.cin(gnd),
	.combout(\idatas~13_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~13 .lut_mask = 16'hCFC0;
defparam \idatas~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
fiftyfivenm_lcell_comb \RAM1~289feeder (
// Equation(s):
// \RAM1~289feeder_combout  = \uUartCon|reg_datas [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_datas [1]),
	.cin(gnd),
	.combout(\RAM1~289feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~289feeder .lut_mask = 16'hFF00;
defparam \RAM1~289feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N13
dffeas \RAM1~289 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RAM1~289feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~289 .is_wysiwyg = "true";
defparam \RAM1~289 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N23
dffeas \RAM1~257 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~257 .is_wysiwyg = "true";
defparam \RAM1~257 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N22
fiftyfivenm_lcell_comb \idatas~11 (
// Equation(s):
// \idatas~11_combout  = (\always0~1_combout  & ((\uUartCon|reg_address [0] & (\RAM1~289_q )) # (!\uUartCon|reg_address [0] & ((\RAM1~257_q )))))

	.dataa(\RAM1~289_q ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~257_q ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\idatas~11_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~11 .lut_mask = 16'hB800;
defparam \idatas~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N21
dffeas \RAM2~257 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~257 .is_wysiwyg = "true";
defparam \RAM2~257 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N11
dffeas \RAM2~289 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~289 .is_wysiwyg = "true";
defparam \RAM2~289 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N20
fiftyfivenm_lcell_comb \idatas~10 (
// Equation(s):
// \idatas~10_combout  = (!\always0~1_combout  & ((\uUartCon|reg_address [0] & ((\RAM2~289_q ))) # (!\uUartCon|reg_address [0] & (\RAM2~257_q ))))

	.dataa(\always0~1_combout ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM2~257_q ),
	.datad(\RAM2~289_q ),
	.cin(gnd),
	.combout(\idatas~10_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~10 .lut_mask = 16'h5410;
defparam \idatas~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N12
fiftyfivenm_lcell_comb \RAM1~65feeder (
// Equation(s):
// \RAM1~65feeder_combout  = \uUartCon|reg_datas [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_datas [1]),
	.cin(gnd),
	.combout(\RAM1~65feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~65feeder .lut_mask = 16'hFF00;
defparam \RAM1~65feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N13
dffeas \RAM1~65 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RAM1~65feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1~328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~65 .is_wysiwyg = "true";
defparam \RAM1~65 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N15
dffeas \RAM1~97 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~331_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~97 .is_wysiwyg = "true";
defparam \RAM1~97 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N7
dffeas \RAM1~1 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~1 .is_wysiwyg = "true";
defparam \RAM1~1 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N13
dffeas \RAM1~33 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~329_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~33 .is_wysiwyg = "true";
defparam \RAM1~33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N6
fiftyfivenm_lcell_comb \RAM1~324 (
// Equation(s):
// \RAM1~324_combout  = (\uUartCon|reg_address [0] & ((\uUartCon|reg_address [1]) # ((\RAM1~33_q )))) # (!\uUartCon|reg_address [0] & (!\uUartCon|reg_address [1] & (\RAM1~1_q )))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM1~1_q ),
	.datad(\RAM1~33_q ),
	.cin(gnd),
	.combout(\RAM1~324_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~324 .lut_mask = 16'hBA98;
defparam \RAM1~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N14
fiftyfivenm_lcell_comb \RAM1~325 (
// Equation(s):
// \RAM1~325_combout  = (\uUartCon|reg_address [1] & ((\RAM1~324_combout  & ((\RAM1~97_q ))) # (!\RAM1~324_combout  & (\RAM1~65_q )))) # (!\uUartCon|reg_address [1] & (((\RAM1~324_combout ))))

	.dataa(\RAM1~65_q ),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM1~97_q ),
	.datad(\RAM1~324_combout ),
	.cin(gnd),
	.combout(\RAM1~325_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~325 .lut_mask = 16'hF388;
defparam \RAM1~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N2
fiftyfivenm_lcell_comb \RAM2~65feeder (
// Equation(s):
// \RAM2~65feeder_combout  = \uUartCon|reg_datas [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_datas [1]),
	.cin(gnd),
	.combout(\RAM2~65feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~65feeder .lut_mask = 16'hFF00;
defparam \RAM2~65feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N3
dffeas \RAM2~65 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RAM2~65feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM2~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~65 .is_wysiwyg = "true";
defparam \RAM2~65 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N23
dffeas \RAM2~97 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~97 .is_wysiwyg = "true";
defparam \RAM2~97 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N12
fiftyfivenm_lcell_comb \RAM2~33feeder (
// Equation(s):
// \RAM2~33feeder_combout  = \uUartCon|reg_datas [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_datas [1]),
	.cin(gnd),
	.combout(\RAM2~33feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~33feeder .lut_mask = 16'hFF00;
defparam \RAM2~33feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N13
dffeas \RAM2~33 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RAM2~33feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM2~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~33 .is_wysiwyg = "true";
defparam \RAM2~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N13
dffeas \RAM2~1 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~1 .is_wysiwyg = "true";
defparam \RAM2~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N12
fiftyfivenm_lcell_comb \RAM2~324 (
// Equation(s):
// \RAM2~324_combout  = (\uUartCon|reg_address [1] & (((\uUartCon|reg_address [0])))) # (!\uUartCon|reg_address [1] & ((\uUartCon|reg_address [0] & (\RAM2~33_q )) # (!\uUartCon|reg_address [0] & ((\RAM2~1_q )))))

	.dataa(\RAM2~33_q ),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM2~1_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM2~324_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~324 .lut_mask = 16'hEE30;
defparam \RAM2~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N22
fiftyfivenm_lcell_comb \RAM2~325 (
// Equation(s):
// \RAM2~325_combout  = (\uUartCon|reg_address [1] & ((\RAM2~324_combout  & ((\RAM2~97_q ))) # (!\RAM2~324_combout  & (\RAM2~65_q )))) # (!\uUartCon|reg_address [1] & (((\RAM2~324_combout ))))

	.dataa(\RAM2~65_q ),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM2~97_q ),
	.datad(\RAM2~324_combout ),
	.cin(gnd),
	.combout(\RAM2~325_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~325 .lut_mask = 16'hF388;
defparam \RAM2~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
fiftyfivenm_lcell_comb \idatas~9 (
// Equation(s):
// \idatas~9_combout  = (\idatas~0_combout  & ((\always0~1_combout  & (\RAM1~325_combout )) # (!\always0~1_combout  & ((\RAM2~325_combout )))))

	.dataa(\always0~1_combout ),
	.datab(\RAM1~325_combout ),
	.datac(\idatas~0_combout ),
	.datad(\RAM2~325_combout ),
	.cin(gnd),
	.combout(\idatas~9_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~9 .lut_mask = 16'hD080;
defparam \idatas~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
fiftyfivenm_lcell_comb \idatas~12 (
// Equation(s):
// \idatas~12_combout  = (\idatas~9_combout ) # ((\idatas~2_combout  & ((\idatas~11_combout ) # (\idatas~10_combout ))))

	.dataa(\idatas~11_combout ),
	.datab(\idatas~10_combout ),
	.datac(\idatas~2_combout ),
	.datad(\idatas~9_combout ),
	.cin(gnd),
	.combout(\idatas~12_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~12 .lut_mask = 16'hFFE0;
defparam \idatas~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N24
fiftyfivenm_lcell_comb \idatas~14 (
// Equation(s):
// \idatas~14_combout  = (\idatas~12_combout ) # ((\idatas~13_combout  & (\uUartCon|reg_address [3] & \uUartCon|reg_address [2])))

	.dataa(\idatas~13_combout ),
	.datab(\uUartCon|reg_address [3]),
	.datac(\uUartCon|reg_address [2]),
	.datad(\idatas~12_combout ),
	.cin(gnd),
	.combout(\idatas~14_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~14 .lut_mask = 16'hFF80;
defparam \idatas~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N25
dffeas \idatas[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\idatas~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\idatas~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(idatas[1]),
	.prn(vcc));
// synopsys translate_off
defparam \idatas[1] .is_wysiwyg = "true";
defparam \idatas[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N18
fiftyfivenm_lcell_comb \uUartCon|Selector53~0 (
// Equation(s):
// \uUartCon|Selector53~0_combout  = (\uUartCon|Equal2~0_combout  & ((idatas[1]))) # (!\uUartCon|Equal2~0_combout  & (\uUartCon|latchdata [1]))

	.dataa(gnd),
	.datab(\uUartCon|Equal2~0_combout ),
	.datac(\uUartCon|latchdata [1]),
	.datad(idatas[1]),
	.cin(gnd),
	.combout(\uUartCon|Selector53~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector53~0 .lut_mask = 16'hFC30;
defparam \uUartCon|Selector53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N19
dffeas \uUartCon|reg_datas[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector53~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|reg_datas[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|reg_datas [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|reg_datas[1] .is_wysiwyg = "true";
defparam \uUartCon|reg_datas[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N10
fiftyfivenm_lcell_comb \uUartCon|Selector121~0 (
// Equation(s):
// \uUartCon|Selector121~0_combout  = (\uUartCon|reg_datas [1] & (((!\uUartCon|latchdata [48]) # (!\uUartCon|latchdata [49])) # (!\uUartCon|Equal1~4_combout )))

	.dataa(\uUartCon|Equal1~4_combout ),
	.datab(\uUartCon|reg_datas [1]),
	.datac(\uUartCon|latchdata [49]),
	.datad(\uUartCon|latchdata [48]),
	.cin(gnd),
	.combout(\uUartCon|Selector121~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector121~0 .lut_mask = 16'h4CCC;
defparam \uUartCon|Selector121~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N11
dffeas \uUartCon|txdata[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector121~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|txdata[21]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|txdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|txdata[1] .is_wysiwyg = "true";
defparam \uUartCon|txdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N0
fiftyfivenm_lcell_comb \uUartSrc|var_data~65 (
// Equation(s):
// \uUartSrc|var_data~65_combout  = (\uUartCon|txreq~q  & ((\uUartCon|txdata [1]))) # (!\uUartCon|txreq~q  & (\uUartSrc|var_data~53_q ))

	.dataa(gnd),
	.datab(\uUartSrc|var_data~53_q ),
	.datac(\uUartCon|txreq~q ),
	.datad(\uUartCon|txdata [1]),
	.cin(gnd),
	.combout(\uUartSrc|var_data~65_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|var_data~65 .lut_mask = 16'hFC0C;
defparam \uUartSrc|var_data~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N1
dffeas \uUartSrc|var_data~61 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|var_data~65_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|var_data~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|var_data~61 .is_wysiwyg = "true";
defparam \uUartSrc|var_data~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N29
dffeas \RAM1~315 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~315 .is_wysiwyg = "true";
defparam \RAM1~315 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N15
dffeas \RAM1~283 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~283_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~283 .is_wysiwyg = "true";
defparam \RAM1~283 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N14
fiftyfivenm_lcell_comb \idatas~131 (
// Equation(s):
// \idatas~131_combout  = (\always0~1_combout  & ((\uUartCon|reg_address [0] & (\RAM1~315_q )) # (!\uUartCon|reg_address [0] & ((\RAM1~283_q )))))

	.dataa(\always0~1_combout ),
	.datab(\RAM1~315_q ),
	.datac(\RAM1~283_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\idatas~131_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~131 .lut_mask = 16'h88A0;
defparam \idatas~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N20
fiftyfivenm_lcell_comb \RAM2~91feeder (
// Equation(s):
// \RAM2~91feeder_combout  = \uUartCon|reg_datas [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_datas [27]),
	.cin(gnd),
	.combout(\RAM2~91feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~91feeder .lut_mask = 16'hFF00;
defparam \RAM2~91feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N21
dffeas \RAM2~91 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RAM2~91feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM2~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~91 .is_wysiwyg = "true";
defparam \RAM2~91 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y18_N23
dffeas \RAM2~123 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~123 .is_wysiwyg = "true";
defparam \RAM2~123 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N5
dffeas \RAM2~59 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~59 .is_wysiwyg = "true";
defparam \RAM2~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N15
dffeas \RAM2~27 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~27 .is_wysiwyg = "true";
defparam \RAM2~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N14
fiftyfivenm_lcell_comb \RAM2~424 (
// Equation(s):
// \RAM2~424_combout  = (\uUartCon|reg_address [1] & (((\uUartCon|reg_address [0])))) # (!\uUartCon|reg_address [1] & ((\uUartCon|reg_address [0] & (\RAM2~59_q )) # (!\uUartCon|reg_address [0] & ((\RAM2~27_q )))))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\RAM2~59_q ),
	.datac(\RAM2~27_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM2~424_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~424 .lut_mask = 16'hEE50;
defparam \RAM2~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N22
fiftyfivenm_lcell_comb \RAM2~425 (
// Equation(s):
// \RAM2~425_combout  = (\uUartCon|reg_address [1] & ((\RAM2~424_combout  & ((\RAM2~123_q ))) # (!\RAM2~424_combout  & (\RAM2~91_q )))) # (!\uUartCon|reg_address [1] & (((\RAM2~424_combout ))))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\RAM2~91_q ),
	.datac(\RAM2~123_q ),
	.datad(\RAM2~424_combout ),
	.cin(gnd),
	.combout(\RAM2~425_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~425 .lut_mask = 16'hF588;
defparam \RAM2~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N3
dffeas \RAM1~27 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~27 .is_wysiwyg = "true";
defparam \RAM1~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N0
fiftyfivenm_lcell_comb \RAM1~59feeder (
// Equation(s):
// \RAM1~59feeder_combout  = \uUartCon|reg_datas [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_datas [27]),
	.cin(gnd),
	.combout(\RAM1~59feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~59feeder .lut_mask = 16'hFF00;
defparam \RAM1~59feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N1
dffeas \RAM1~59 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RAM1~59feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1~329_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~59 .is_wysiwyg = "true";
defparam \RAM1~59 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N2
fiftyfivenm_lcell_comb \RAM1~414 (
// Equation(s):
// \RAM1~414_combout  = (\uUartCon|reg_address [1] & (\uUartCon|reg_address [0])) # (!\uUartCon|reg_address [1] & ((\uUartCon|reg_address [0] & ((\RAM1~59_q ))) # (!\uUartCon|reg_address [0] & (\RAM1~27_q ))))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~27_q ),
	.datad(\RAM1~59_q ),
	.cin(gnd),
	.combout(\RAM1~414_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~414 .lut_mask = 16'hDC98;
defparam \RAM1~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N27
dffeas \RAM1~123 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~331_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~123 .is_wysiwyg = "true";
defparam \RAM1~123 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N17
dffeas \RAM1~91 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~91 .is_wysiwyg = "true";
defparam \RAM1~91 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N26
fiftyfivenm_lcell_comb \RAM1~415 (
// Equation(s):
// \RAM1~415_combout  = (\RAM1~414_combout  & (((\RAM1~123_q )) # (!\uUartCon|reg_address [1]))) # (!\RAM1~414_combout  & (\uUartCon|reg_address [1] & ((\RAM1~91_q ))))

	.dataa(\RAM1~414_combout ),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM1~123_q ),
	.datad(\RAM1~91_q ),
	.cin(gnd),
	.combout(\RAM1~415_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~415 .lut_mask = 16'hE6A2;
defparam \RAM1~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N22
fiftyfivenm_lcell_comb \idatas~129 (
// Equation(s):
// \idatas~129_combout  = (\idatas~0_combout  & ((\always0~1_combout  & ((\RAM1~415_combout ))) # (!\always0~1_combout  & (\RAM2~425_combout ))))

	.dataa(\RAM2~425_combout ),
	.datab(\RAM1~415_combout ),
	.datac(\always0~1_combout ),
	.datad(\idatas~0_combout ),
	.cin(gnd),
	.combout(\idatas~129_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~129 .lut_mask = 16'hCA00;
defparam \idatas~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N26
fiftyfivenm_lcell_comb \RAM2~315feeder (
// Equation(s):
// \RAM2~315feeder_combout  = \uUartCon|reg_datas [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_datas [27]),
	.cin(gnd),
	.combout(\RAM2~315feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~315feeder .lut_mask = 16'hFF00;
defparam \RAM2~315feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N27
dffeas \RAM2~315 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RAM2~315feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM2~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~315 .is_wysiwyg = "true";
defparam \RAM2~315 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N1
dffeas \RAM2~283 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~283_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~283 .is_wysiwyg = "true";
defparam \RAM2~283 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N0
fiftyfivenm_lcell_comb \idatas~130 (
// Equation(s):
// \idatas~130_combout  = (!\always0~1_combout  & ((\uUartCon|reg_address [0] & (\RAM2~315_q )) # (!\uUartCon|reg_address [0] & ((\RAM2~283_q )))))

	.dataa(\RAM2~315_q ),
	.datab(\always0~1_combout ),
	.datac(\RAM2~283_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\idatas~130_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~130 .lut_mask = 16'h2230;
defparam \idatas~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N10
fiftyfivenm_lcell_comb \idatas~132 (
// Equation(s):
// \idatas~132_combout  = (\idatas~129_combout ) # ((\idatas~2_combout  & ((\idatas~131_combout ) # (\idatas~130_combout ))))

	.dataa(\idatas~131_combout ),
	.datab(\idatas~2_combout ),
	.datac(\idatas~129_combout ),
	.datad(\idatas~130_combout ),
	.cin(gnd),
	.combout(\idatas~132_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~132 .lut_mask = 16'hFCF8;
defparam \idatas~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N25
dffeas \RAM2~187 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~187 .is_wysiwyg = "true";
defparam \RAM2~187 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N11
dffeas \RAM2~251 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~251 .is_wysiwyg = "true";
defparam \RAM2~251 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N19
dffeas \RAM2~155 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~155 .is_wysiwyg = "true";
defparam \RAM2~155 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N1
dffeas \RAM2~219 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~219 .is_wysiwyg = "true";
defparam \RAM2~219 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N18
fiftyfivenm_lcell_comb \RAM2~426 (
// Equation(s):
// \RAM2~426_combout  = (\uUartCon|reg_address [1] & ((\uUartCon|reg_address [0]) # ((\RAM2~219_q )))) # (!\uUartCon|reg_address [1] & (!\uUartCon|reg_address [0] & (\RAM2~155_q )))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM2~155_q ),
	.datad(\RAM2~219_q ),
	.cin(gnd),
	.combout(\RAM2~426_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~426 .lut_mask = 16'hBA98;
defparam \RAM2~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N10
fiftyfivenm_lcell_comb \RAM2~427 (
// Equation(s):
// \RAM2~427_combout  = (\uUartCon|reg_address [0] & ((\RAM2~426_combout  & ((\RAM2~251_q ))) # (!\RAM2~426_combout  & (\RAM2~187_q )))) # (!\uUartCon|reg_address [0] & (((\RAM2~426_combout ))))

	.dataa(\RAM2~187_q ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM2~251_q ),
	.datad(\RAM2~426_combout ),
	.cin(gnd),
	.combout(\RAM2~427_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~427 .lut_mask = 16'hF388;
defparam \RAM2~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N23
dffeas \RAM1~155 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~155 .is_wysiwyg = "true";
defparam \RAM1~155 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N21
dffeas \RAM1~219 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~219 .is_wysiwyg = "true";
defparam \RAM1~219 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N22
fiftyfivenm_lcell_comb \RAM1~416 (
// Equation(s):
// \RAM1~416_combout  = (\uUartCon|reg_address [1] & ((\uUartCon|reg_address [0]) # ((\RAM1~219_q )))) # (!\uUartCon|reg_address [1] & (!\uUartCon|reg_address [0] & (\RAM1~155_q )))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~155_q ),
	.datad(\RAM1~219_q ),
	.cin(gnd),
	.combout(\RAM1~416_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~416 .lut_mask = 16'hBA98;
defparam \RAM1~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N17
dffeas \RAM1~187 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~187 .is_wysiwyg = "true";
defparam \RAM1~187 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N11
dffeas \RAM1~251 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~251 .is_wysiwyg = "true";
defparam \RAM1~251 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N10
fiftyfivenm_lcell_comb \RAM1~417 (
// Equation(s):
// \RAM1~417_combout  = (\RAM1~416_combout  & (((\RAM1~251_q ) # (!\uUartCon|reg_address [0])))) # (!\RAM1~416_combout  & (\RAM1~187_q  & ((\uUartCon|reg_address [0]))))

	.dataa(\RAM1~416_combout ),
	.datab(\RAM1~187_q ),
	.datac(\RAM1~251_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM1~417_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~417 .lut_mask = 16'hE4AA;
defparam \RAM1~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N16
fiftyfivenm_lcell_comb \idatas~133 (
// Equation(s):
// \idatas~133_combout  = (\always0~1_combout  & ((\RAM1~417_combout ))) # (!\always0~1_combout  & (\RAM2~427_combout ))

	.dataa(\RAM2~427_combout ),
	.datab(\always0~1_combout ),
	.datac(gnd),
	.datad(\RAM1~417_combout ),
	.cin(gnd),
	.combout(\idatas~133_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~133 .lut_mask = 16'hEE22;
defparam \idatas~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N8
fiftyfivenm_lcell_comb \idatas~134 (
// Equation(s):
// \idatas~134_combout  = (\idatas~132_combout ) # ((\idatas~133_combout  & (\uUartCon|reg_address [2] & \uUartCon|reg_address [3])))

	.dataa(\idatas~132_combout ),
	.datab(\idatas~133_combout ),
	.datac(\uUartCon|reg_address [2]),
	.datad(\uUartCon|reg_address [3]),
	.cin(gnd),
	.combout(\idatas~134_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~134 .lut_mask = 16'hEAAA;
defparam \idatas~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N9
dffeas \idatas[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\idatas~134_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\idatas~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(idatas[27]),
	.prn(vcc));
// synopsys translate_off
defparam \idatas[27] .is_wysiwyg = "true";
defparam \idatas[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N16
fiftyfivenm_lcell_comb \uUartCon|Selector27~0 (
// Equation(s):
// \uUartCon|Selector27~0_combout  = (\uUartCon|Equal2~0_combout  & ((idatas[27]))) # (!\uUartCon|Equal2~0_combout  & (\uUartCon|latchdata [27]))

	.dataa(gnd),
	.datab(\uUartCon|latchdata [27]),
	.datac(idatas[27]),
	.datad(\uUartCon|Equal2~0_combout ),
	.cin(gnd),
	.combout(\uUartCon|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector27~0 .lut_mask = 16'hF0CC;
defparam \uUartCon|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y19_N17
dffeas \uUartCon|reg_datas[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|reg_datas[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|reg_datas [27]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|reg_datas[27] .is_wysiwyg = "true";
defparam \uUartCon|reg_datas[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N30
fiftyfivenm_lcell_comb \uUartCon|Selector95~0 (
// Equation(s):
// \uUartCon|Selector95~0_combout  = (\uUartCon|reg_datas [27] & (((!\uUartCon|Equal1~4_combout ) # (!\uUartCon|latchdata [48])) # (!\uUartCon|latchdata [49])))

	.dataa(\uUartCon|latchdata [49]),
	.datab(\uUartCon|reg_datas [27]),
	.datac(\uUartCon|latchdata [48]),
	.datad(\uUartCon|Equal1~4_combout ),
	.cin(gnd),
	.combout(\uUartCon|Selector95~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector95~0 .lut_mask = 16'h4CCC;
defparam \uUartCon|Selector95~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N31
dffeas \uUartCon|txdata[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector95~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|txdata[21]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|txdata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|txdata[27] .is_wysiwyg = "true";
defparam \uUartCon|txdata[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N12
fiftyfivenm_lcell_comb \uUartCon|txdata[43]~feeder (
// Equation(s):
// \uUartCon|txdata[43]~feeder_combout  = \uUartCon|reg_address [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_address [11]),
	.cin(gnd),
	.combout(\uUartCon|txdata[43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|txdata[43]~feeder .lut_mask = 16'hFF00;
defparam \uUartCon|txdata[43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N13
dffeas \uUartCon|txdata[43] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|txdata[43]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|txdata[39]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|txdata [43]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|txdata[43] .is_wysiwyg = "true";
defparam \uUartCon|txdata[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N4
fiftyfivenm_lcell_comb \uUartSrc|var_data~102 (
// Equation(s):
// \uUartSrc|var_data~102_combout  = (\uUartCon|txreq~q  & \uUartCon|txdata [43])

	.dataa(gnd),
	.datab(\uUartCon|txreq~q ),
	.datac(gnd),
	.datad(\uUartCon|txdata [43]),
	.cin(gnd),
	.combout(\uUartSrc|var_data~102_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|var_data~102 .lut_mask = 16'hCC00;
defparam \uUartSrc|var_data~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N5
dffeas \uUartSrc|var_data~19 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|var_data~102_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|var_data~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|var_data~19 .is_wysiwyg = "true";
defparam \uUartSrc|var_data~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N11
dffeas \uUartCon|txdata[35] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_address [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uUartCon|txdata[39]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|txdata [35]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|txdata[35] .is_wysiwyg = "true";
defparam \uUartCon|txdata[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N24
fiftyfivenm_lcell_comb \uUartSrc|var_data~95 (
// Equation(s):
// \uUartSrc|var_data~95_combout  = (\uUartCon|txreq~q  & ((\uUartCon|txdata [35]))) # (!\uUartCon|txreq~q  & (\uUartSrc|var_data~19_q ))

	.dataa(gnd),
	.datab(\uUartCon|txreq~q ),
	.datac(\uUartSrc|var_data~19_q ),
	.datad(\uUartCon|txdata [35]),
	.cin(gnd),
	.combout(\uUartSrc|var_data~95_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|var_data~95 .lut_mask = 16'hFC30;
defparam \uUartSrc|var_data~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N25
dffeas \uUartSrc|var_data~27 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|var_data~95_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|var_data~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|var_data~27 .is_wysiwyg = "true";
defparam \uUartSrc|var_data~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N16
fiftyfivenm_lcell_comb \uUartSrc|var_data~88 (
// Equation(s):
// \uUartSrc|var_data~88_combout  = (\uUartCon|txreq~q  & (\uUartCon|txdata [27])) # (!\uUartCon|txreq~q  & ((\uUartSrc|var_data~27_q )))

	.dataa(\uUartCon|txdata [27]),
	.datab(gnd),
	.datac(\uUartCon|txreq~q ),
	.datad(\uUartSrc|var_data~27_q ),
	.cin(gnd),
	.combout(\uUartSrc|var_data~88_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|var_data~88 .lut_mask = 16'hAFA0;
defparam \uUartSrc|var_data~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N17
dffeas \uUartSrc|var_data~35 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|var_data~88_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|var_data~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|var_data~35 .is_wysiwyg = "true";
defparam \uUartSrc|var_data~35 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N27
dffeas \RAM1~147 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~147 .is_wysiwyg = "true";
defparam \RAM1~147 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N25
dffeas \RAM1~211 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~211 .is_wysiwyg = "true";
defparam \RAM1~211 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N26
fiftyfivenm_lcell_comb \RAM1~396 (
// Equation(s):
// \RAM1~396_combout  = (\uUartCon|reg_address [1] & ((\uUartCon|reg_address [0]) # ((\RAM1~211_q )))) # (!\uUartCon|reg_address [1] & (!\uUartCon|reg_address [0] & (\RAM1~147_q )))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~147_q ),
	.datad(\RAM1~211_q ),
	.cin(gnd),
	.combout(\RAM1~396_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~396 .lut_mask = 16'hBA98;
defparam \RAM1~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N7
dffeas \RAM1~243 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~243 .is_wysiwyg = "true";
defparam \RAM1~243 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N21
dffeas \RAM1~179 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~179 .is_wysiwyg = "true";
defparam \RAM1~179 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N6
fiftyfivenm_lcell_comb \RAM1~397 (
// Equation(s):
// \RAM1~397_combout  = (\RAM1~396_combout  & (((\RAM1~243_q )) # (!\uUartCon|reg_address [0]))) # (!\RAM1~396_combout  & (\uUartCon|reg_address [0] & ((\RAM1~179_q ))))

	.dataa(\RAM1~396_combout ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~243_q ),
	.datad(\RAM1~179_q ),
	.cin(gnd),
	.combout(\RAM1~397_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~397 .lut_mask = 16'hE6A2;
defparam \RAM1~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N13
dffeas \RAM2~211 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~211 .is_wysiwyg = "true";
defparam \RAM2~211 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N23
dffeas \RAM2~147 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~147 .is_wysiwyg = "true";
defparam \RAM2~147 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N22
fiftyfivenm_lcell_comb \RAM2~406 (
// Equation(s):
// \RAM2~406_combout  = (\uUartCon|reg_address [1] & ((\RAM2~211_q ) # ((\uUartCon|reg_address [0])))) # (!\uUartCon|reg_address [1] & (((\RAM2~147_q  & !\uUartCon|reg_address [0]))))

	.dataa(\RAM2~211_q ),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM2~147_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM2~406_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~406 .lut_mask = 16'hCCB8;
defparam \RAM2~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N31
dffeas \RAM2~243 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~243 .is_wysiwyg = "true";
defparam \RAM2~243 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N29
dffeas \RAM2~179 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~179 .is_wysiwyg = "true";
defparam \RAM2~179 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N30
fiftyfivenm_lcell_comb \RAM2~407 (
// Equation(s):
// \RAM2~407_combout  = (\RAM2~406_combout  & (((\RAM2~243_q )) # (!\uUartCon|reg_address [0]))) # (!\RAM2~406_combout  & (\uUartCon|reg_address [0] & ((\RAM2~179_q ))))

	.dataa(\RAM2~406_combout ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM2~243_q ),
	.datad(\RAM2~179_q ),
	.cin(gnd),
	.combout(\RAM2~407_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~407 .lut_mask = 16'hE6A2;
defparam \RAM2~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N10
fiftyfivenm_lcell_comb \idatas~103 (
// Equation(s):
// \idatas~103_combout  = (\always0~1_combout  & (\RAM1~397_combout )) # (!\always0~1_combout  & ((\RAM2~407_combout )))

	.dataa(gnd),
	.datab(\RAM1~397_combout ),
	.datac(\always0~1_combout ),
	.datad(\RAM2~407_combout ),
	.cin(gnd),
	.combout(\idatas~103_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~103 .lut_mask = 16'hCFC0;
defparam \idatas~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N17
dffeas \RAM2~83 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~83 .is_wysiwyg = "true";
defparam \RAM2~83 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y18_N11
dffeas \RAM2~115 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~115 .is_wysiwyg = "true";
defparam \RAM2~115 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N9
dffeas \RAM2~51 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~51 .is_wysiwyg = "true";
defparam \RAM2~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N19
dffeas \RAM2~19 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~19 .is_wysiwyg = "true";
defparam \RAM2~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N18
fiftyfivenm_lcell_comb \RAM2~404 (
// Equation(s):
// \RAM2~404_combout  = (\uUartCon|reg_address [1] & (((\uUartCon|reg_address [0])))) # (!\uUartCon|reg_address [1] & ((\uUartCon|reg_address [0] & (\RAM2~51_q )) # (!\uUartCon|reg_address [0] & ((\RAM2~19_q )))))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\RAM2~51_q ),
	.datac(\RAM2~19_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM2~404_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~404 .lut_mask = 16'hEE50;
defparam \RAM2~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N10
fiftyfivenm_lcell_comb \RAM2~405 (
// Equation(s):
// \RAM2~405_combout  = (\uUartCon|reg_address [1] & ((\RAM2~404_combout  & ((\RAM2~115_q ))) # (!\RAM2~404_combout  & (\RAM2~83_q )))) # (!\uUartCon|reg_address [1] & (((\RAM2~404_combout ))))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\RAM2~83_q ),
	.datac(\RAM2~115_q ),
	.datad(\RAM2~404_combout ),
	.cin(gnd),
	.combout(\RAM2~405_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~405 .lut_mask = 16'hF588;
defparam \RAM2~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N13
dffeas \RAM1~51 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~329_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~51 .is_wysiwyg = "true";
defparam \RAM1~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N15
dffeas \RAM1~19 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~19 .is_wysiwyg = "true";
defparam \RAM1~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N14
fiftyfivenm_lcell_comb \RAM1~394 (
// Equation(s):
// \RAM1~394_combout  = (\uUartCon|reg_address [0] & ((\RAM1~51_q ) # ((\uUartCon|reg_address [1])))) # (!\uUartCon|reg_address [0] & (((\RAM1~19_q  & !\uUartCon|reg_address [1]))))

	.dataa(\RAM1~51_q ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~19_q ),
	.datad(\uUartCon|reg_address [1]),
	.cin(gnd),
	.combout(\RAM1~394_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~394 .lut_mask = 16'hCCB8;
defparam \RAM1~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N19
dffeas \RAM1~115 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~331_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~115 .is_wysiwyg = "true";
defparam \RAM1~115 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N25
dffeas \RAM1~83 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~83 .is_wysiwyg = "true";
defparam \RAM1~83 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N18
fiftyfivenm_lcell_comb \RAM1~395 (
// Equation(s):
// \RAM1~395_combout  = (\RAM1~394_combout  & (((\RAM1~115_q )) # (!\uUartCon|reg_address [1]))) # (!\RAM1~394_combout  & (\uUartCon|reg_address [1] & ((\RAM1~83_q ))))

	.dataa(\RAM1~394_combout ),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM1~115_q ),
	.datad(\RAM1~83_q ),
	.cin(gnd),
	.combout(\RAM1~395_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~395 .lut_mask = 16'hE6A2;
defparam \RAM1~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N0
fiftyfivenm_lcell_comb \idatas~99 (
// Equation(s):
// \idatas~99_combout  = (\idatas~0_combout  & ((\always0~1_combout  & ((\RAM1~395_combout ))) # (!\always0~1_combout  & (\RAM2~405_combout ))))

	.dataa(\RAM2~405_combout ),
	.datab(\idatas~0_combout ),
	.datac(\RAM1~395_combout ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\idatas~99_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~99 .lut_mask = 16'hC088;
defparam \idatas~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N23
dffeas \RAM2~275 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~275 .is_wysiwyg = "true";
defparam \RAM2~275 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N29
dffeas \RAM2~307 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~307 .is_wysiwyg = "true";
defparam \RAM2~307 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N22
fiftyfivenm_lcell_comb \idatas~100 (
// Equation(s):
// \idatas~100_combout  = (!\always0~1_combout  & ((\uUartCon|reg_address [0] & ((\RAM2~307_q ))) # (!\uUartCon|reg_address [0] & (\RAM2~275_q ))))

	.dataa(\always0~1_combout ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM2~275_q ),
	.datad(\RAM2~307_q ),
	.cin(gnd),
	.combout(\idatas~100_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~100 .lut_mask = 16'h5410;
defparam \idatas~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y16_N9
dffeas \RAM1~307 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~307 .is_wysiwyg = "true";
defparam \RAM1~307 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y16_N19
dffeas \RAM1~275 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~275 .is_wysiwyg = "true";
defparam \RAM1~275 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N18
fiftyfivenm_lcell_comb \idatas~101 (
// Equation(s):
// \idatas~101_combout  = (\always0~1_combout  & ((\uUartCon|reg_address [0] & (\RAM1~307_q )) # (!\uUartCon|reg_address [0] & ((\RAM1~275_q )))))

	.dataa(\always0~1_combout ),
	.datab(\RAM1~307_q ),
	.datac(\RAM1~275_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\idatas~101_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~101 .lut_mask = 16'h88A0;
defparam \idatas~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N16
fiftyfivenm_lcell_comb \idatas~102 (
// Equation(s):
// \idatas~102_combout  = (\idatas~99_combout ) # ((\idatas~2_combout  & ((\idatas~100_combout ) # (\idatas~101_combout ))))

	.dataa(\idatas~2_combout ),
	.datab(\idatas~99_combout ),
	.datac(\idatas~100_combout ),
	.datad(\idatas~101_combout ),
	.cin(gnd),
	.combout(\idatas~102_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~102 .lut_mask = 16'hEEEC;
defparam \idatas~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N12
fiftyfivenm_lcell_comb \idatas~104 (
// Equation(s):
// \idatas~104_combout  = (\idatas~102_combout ) # ((\idatas~103_combout  & (\uUartCon|reg_address [2] & \uUartCon|reg_address [3])))

	.dataa(\idatas~103_combout ),
	.datab(\uUartCon|reg_address [2]),
	.datac(\uUartCon|reg_address [3]),
	.datad(\idatas~102_combout ),
	.cin(gnd),
	.combout(\idatas~104_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~104 .lut_mask = 16'hFF80;
defparam \idatas~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N13
dffeas \idatas[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\idatas~104_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\idatas~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(idatas[19]),
	.prn(vcc));
// synopsys translate_off
defparam \idatas[19] .is_wysiwyg = "true";
defparam \idatas[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N8
fiftyfivenm_lcell_comb \uUartCon|Selector35~0 (
// Equation(s):
// \uUartCon|Selector35~0_combout  = (\uUartCon|Equal2~0_combout  & (idatas[19])) # (!\uUartCon|Equal2~0_combout  & ((\uUartCon|latchdata [19])))

	.dataa(idatas[19]),
	.datab(\uUartCon|latchdata [19]),
	.datac(gnd),
	.datad(\uUartCon|Equal2~0_combout ),
	.cin(gnd),
	.combout(\uUartCon|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector35~0 .lut_mask = 16'hAACC;
defparam \uUartCon|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N9
dffeas \uUartCon|reg_datas[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector35~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|reg_datas[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|reg_datas [19]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|reg_datas[19] .is_wysiwyg = "true";
defparam \uUartCon|reg_datas[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N16
fiftyfivenm_lcell_comb \uUartCon|Selector103~0 (
// Equation(s):
// \uUartCon|Selector103~0_combout  = (\uUartCon|reg_datas [19] & (((!\uUartCon|Equal1~4_combout ) # (!\uUartCon|latchdata [48])) # (!\uUartCon|latchdata [49])))

	.dataa(\uUartCon|reg_datas [19]),
	.datab(\uUartCon|latchdata [49]),
	.datac(\uUartCon|latchdata [48]),
	.datad(\uUartCon|Equal1~4_combout ),
	.cin(gnd),
	.combout(\uUartCon|Selector103~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector103~0 .lut_mask = 16'h2AAA;
defparam \uUartCon|Selector103~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N17
dffeas \uUartCon|txdata[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector103~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|txdata[21]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|txdata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|txdata[19] .is_wysiwyg = "true";
defparam \uUartCon|txdata[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N26
fiftyfivenm_lcell_comb \uUartSrc|var_data~81 (
// Equation(s):
// \uUartSrc|var_data~81_combout  = (\uUartCon|txreq~q  & ((\uUartCon|txdata [19]))) # (!\uUartCon|txreq~q  & (\uUartSrc|var_data~35_q ))

	.dataa(gnd),
	.datab(\uUartSrc|var_data~35_q ),
	.datac(\uUartCon|txreq~q ),
	.datad(\uUartCon|txdata [19]),
	.cin(gnd),
	.combout(\uUartSrc|var_data~81_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|var_data~81 .lut_mask = 16'hFC0C;
defparam \uUartSrc|var_data~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N27
dffeas \uUartSrc|var_data~43 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|var_data~81_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|var_data~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|var_data~43 .is_wysiwyg = "true";
defparam \uUartSrc|var_data~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N9
dffeas \RAM1~203 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~203 .is_wysiwyg = "true";
defparam \RAM1~203 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N27
dffeas \RAM1~139 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~139 .is_wysiwyg = "true";
defparam \RAM1~139 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N26
fiftyfivenm_lcell_comb \RAM1~376 (
// Equation(s):
// \RAM1~376_combout  = (\uUartCon|reg_address [1] & ((\RAM1~203_q ) # ((\uUartCon|reg_address [0])))) # (!\uUartCon|reg_address [1] & (((\RAM1~139_q  & !\uUartCon|reg_address [0]))))

	.dataa(\RAM1~203_q ),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM1~139_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM1~376_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~376 .lut_mask = 16'hCCB8;
defparam \RAM1~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N27
dffeas \RAM1~171 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~171 .is_wysiwyg = "true";
defparam \RAM1~171 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N29
dffeas \RAM1~235 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~235 .is_wysiwyg = "true";
defparam \RAM1~235 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N28
fiftyfivenm_lcell_comb \RAM1~377 (
// Equation(s):
// \RAM1~377_combout  = (\RAM1~376_combout  & (((\RAM1~235_q ) # (!\uUartCon|reg_address [0])))) # (!\RAM1~376_combout  & (\RAM1~171_q  & ((\uUartCon|reg_address [0]))))

	.dataa(\RAM1~376_combout ),
	.datab(\RAM1~171_q ),
	.datac(\RAM1~235_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM1~377_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~377 .lut_mask = 16'hE4AA;
defparam \RAM1~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N19
dffeas \RAM2~171 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~171 .is_wysiwyg = "true";
defparam \RAM2~171 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y13_N5
dffeas \RAM2~235 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~235 .is_wysiwyg = "true";
defparam \RAM2~235 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N25
dffeas \RAM2~203 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~203 .is_wysiwyg = "true";
defparam \RAM2~203 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N19
dffeas \RAM2~139 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~139 .is_wysiwyg = "true";
defparam \RAM2~139 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N18
fiftyfivenm_lcell_comb \RAM2~386 (
// Equation(s):
// \RAM2~386_combout  = (\uUartCon|reg_address [1] & ((\RAM2~203_q ) # ((\uUartCon|reg_address [0])))) # (!\uUartCon|reg_address [1] & (((\RAM2~139_q  & !\uUartCon|reg_address [0]))))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\RAM2~203_q ),
	.datac(\RAM2~139_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM2~386_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~386 .lut_mask = 16'hAAD8;
defparam \RAM2~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N4
fiftyfivenm_lcell_comb \RAM2~387 (
// Equation(s):
// \RAM2~387_combout  = (\uUartCon|reg_address [0] & ((\RAM2~386_combout  & ((\RAM2~235_q ))) # (!\RAM2~386_combout  & (\RAM2~171_q )))) # (!\uUartCon|reg_address [0] & (((\RAM2~386_combout ))))

	.dataa(\RAM2~171_q ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM2~235_q ),
	.datad(\RAM2~386_combout ),
	.cin(gnd),
	.combout(\RAM2~387_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~387 .lut_mask = 16'hF388;
defparam \RAM2~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N10
fiftyfivenm_lcell_comb \idatas~73 (
// Equation(s):
// \idatas~73_combout  = (\always0~1_combout  & (\RAM1~377_combout )) # (!\always0~1_combout  & ((\RAM2~387_combout )))

	.dataa(gnd),
	.datab(\RAM1~377_combout ),
	.datac(\RAM2~387_combout ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\idatas~73_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~73 .lut_mask = 16'hCCF0;
defparam \idatas~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N13
dffeas \RAM2~11 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~11 .is_wysiwyg = "true";
defparam \RAM2~11 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N27
dffeas \RAM2~43 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~43 .is_wysiwyg = "true";
defparam \RAM2~43 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
fiftyfivenm_lcell_comb \RAM2~384 (
// Equation(s):
// \RAM2~384_combout  = (\uUartCon|reg_address [0] & ((\uUartCon|reg_address [1]) # ((\RAM2~43_q )))) # (!\uUartCon|reg_address [0] & (!\uUartCon|reg_address [1] & (\RAM2~11_q )))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM2~11_q ),
	.datad(\RAM2~43_q ),
	.cin(gnd),
	.combout(\RAM2~384_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~384 .lut_mask = 16'hBA98;
defparam \RAM2~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N14
fiftyfivenm_lcell_comb \RAM2~75feeder (
// Equation(s):
// \RAM2~75feeder_combout  = \uUartCon|reg_datas [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_datas [11]),
	.cin(gnd),
	.combout(\RAM2~75feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~75feeder .lut_mask = 16'hFF00;
defparam \RAM2~75feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N15
dffeas \RAM2~75 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RAM2~75feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM2~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~75 .is_wysiwyg = "true";
defparam \RAM2~75 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N25
dffeas \RAM2~107 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~107 .is_wysiwyg = "true";
defparam \RAM2~107 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N24
fiftyfivenm_lcell_comb \RAM2~385 (
// Equation(s):
// \RAM2~385_combout  = (\RAM2~384_combout  & (((\RAM2~107_q ) # (!\uUartCon|reg_address [1])))) # (!\RAM2~384_combout  & (\RAM2~75_q  & ((\uUartCon|reg_address [1]))))

	.dataa(\RAM2~384_combout ),
	.datab(\RAM2~75_q ),
	.datac(\RAM2~107_q ),
	.datad(\uUartCon|reg_address [1]),
	.cin(gnd),
	.combout(\RAM2~385_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~385 .lut_mask = 16'hE4AA;
defparam \RAM2~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N3
dffeas \RAM1~75 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~75 .is_wysiwyg = "true";
defparam \RAM1~75 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N1
dffeas \RAM1~107 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~331_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~107 .is_wysiwyg = "true";
defparam \RAM1~107 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N27
dffeas \RAM1~11 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~11 .is_wysiwyg = "true";
defparam \RAM1~11 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N1
dffeas \RAM1~43 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~329_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~43 .is_wysiwyg = "true";
defparam \RAM1~43 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N26
fiftyfivenm_lcell_comb \RAM1~374 (
// Equation(s):
// \RAM1~374_combout  = (\uUartCon|reg_address [1] & (\uUartCon|reg_address [0])) # (!\uUartCon|reg_address [1] & ((\uUartCon|reg_address [0] & ((\RAM1~43_q ))) # (!\uUartCon|reg_address [0] & (\RAM1~11_q ))))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~11_q ),
	.datad(\RAM1~43_q ),
	.cin(gnd),
	.combout(\RAM1~374_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~374 .lut_mask = 16'hDC98;
defparam \RAM1~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N0
fiftyfivenm_lcell_comb \RAM1~375 (
// Equation(s):
// \RAM1~375_combout  = (\uUartCon|reg_address [1] & ((\RAM1~374_combout  & ((\RAM1~107_q ))) # (!\RAM1~374_combout  & (\RAM1~75_q )))) # (!\uUartCon|reg_address [1] & (((\RAM1~374_combout ))))

	.dataa(\RAM1~75_q ),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM1~107_q ),
	.datad(\RAM1~374_combout ),
	.cin(gnd),
	.combout(\RAM1~375_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~375 .lut_mask = 16'hF388;
defparam \RAM1~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N8
fiftyfivenm_lcell_comb \idatas~69 (
// Equation(s):
// \idatas~69_combout  = (\idatas~0_combout  & ((\always0~1_combout  & ((\RAM1~375_combout ))) # (!\always0~1_combout  & (\RAM2~385_combout ))))

	.dataa(\always0~1_combout ),
	.datab(\RAM2~385_combout ),
	.datac(\idatas~0_combout ),
	.datad(\RAM1~375_combout ),
	.cin(gnd),
	.combout(\idatas~69_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~69 .lut_mask = 16'hE040;
defparam \idatas~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N5
dffeas \RAM2~267 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~267 .is_wysiwyg = "true";
defparam \RAM2~267 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y13_N19
dffeas \RAM2~299 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~299 .is_wysiwyg = "true";
defparam \RAM2~299 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N4
fiftyfivenm_lcell_comb \idatas~70 (
// Equation(s):
// \idatas~70_combout  = (!\always0~1_combout  & ((\uUartCon|reg_address [0] & ((\RAM2~299_q ))) # (!\uUartCon|reg_address [0] & (\RAM2~267_q ))))

	.dataa(\always0~1_combout ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM2~267_q ),
	.datad(\RAM2~299_q ),
	.cin(gnd),
	.combout(\idatas~70_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~70 .lut_mask = 16'h5410;
defparam \idatas~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N23
dffeas \RAM1~267 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~267 .is_wysiwyg = "true";
defparam \RAM1~267 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N29
dffeas \RAM1~299 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~299 .is_wysiwyg = "true";
defparam \RAM1~299 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N22
fiftyfivenm_lcell_comb \idatas~71 (
// Equation(s):
// \idatas~71_combout  = (\always0~1_combout  & ((\uUartCon|reg_address [0] & ((\RAM1~299_q ))) # (!\uUartCon|reg_address [0] & (\RAM1~267_q ))))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\always0~1_combout ),
	.datac(\RAM1~267_q ),
	.datad(\RAM1~299_q ),
	.cin(gnd),
	.combout(\idatas~71_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~71 .lut_mask = 16'hC840;
defparam \idatas~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N30
fiftyfivenm_lcell_comb \idatas~72 (
// Equation(s):
// \idatas~72_combout  = (\idatas~69_combout ) # ((\idatas~2_combout  & ((\idatas~70_combout ) # (\idatas~71_combout ))))

	.dataa(\idatas~69_combout ),
	.datab(\idatas~70_combout ),
	.datac(\idatas~2_combout ),
	.datad(\idatas~71_combout ),
	.cin(gnd),
	.combout(\idatas~72_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~72 .lut_mask = 16'hFAEA;
defparam \idatas~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N0
fiftyfivenm_lcell_comb \idatas~74 (
// Equation(s):
// \idatas~74_combout  = (\idatas~72_combout ) # ((\idatas~73_combout  & (\uUartCon|reg_address [2] & \uUartCon|reg_address [3])))

	.dataa(\idatas~73_combout ),
	.datab(\uUartCon|reg_address [2]),
	.datac(\uUartCon|reg_address [3]),
	.datad(\idatas~72_combout ),
	.cin(gnd),
	.combout(\idatas~74_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~74 .lut_mask = 16'hFF80;
defparam \idatas~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N1
dffeas \idatas[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\idatas~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\idatas~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(idatas[11]),
	.prn(vcc));
// synopsys translate_off
defparam \idatas[11] .is_wysiwyg = "true";
defparam \idatas[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N8
fiftyfivenm_lcell_comb \uUartCon|Selector43~0 (
// Equation(s):
// \uUartCon|Selector43~0_combout  = (\uUartCon|Equal2~0_combout  & ((idatas[11]))) # (!\uUartCon|Equal2~0_combout  & (\uUartCon|latchdata [11]))

	.dataa(gnd),
	.datab(\uUartCon|latchdata [11]),
	.datac(idatas[11]),
	.datad(\uUartCon|Equal2~0_combout ),
	.cin(gnd),
	.combout(\uUartCon|Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector43~0 .lut_mask = 16'hF0CC;
defparam \uUartCon|Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N9
dffeas \uUartCon|reg_datas[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector43~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|reg_datas[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|reg_datas [11]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|reg_datas[11] .is_wysiwyg = "true";
defparam \uUartCon|reg_datas[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N12
fiftyfivenm_lcell_comb \uUartCon|Selector111~0 (
// Equation(s):
// \uUartCon|Selector111~0_combout  = (\uUartCon|reg_datas [11] & (((!\uUartCon|latchdata [48]) # (!\uUartCon|Equal1~4_combout )) # (!\uUartCon|latchdata [49])))

	.dataa(\uUartCon|latchdata [49]),
	.datab(\uUartCon|Equal1~4_combout ),
	.datac(\uUartCon|latchdata [48]),
	.datad(\uUartCon|reg_datas [11]),
	.cin(gnd),
	.combout(\uUartCon|Selector111~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector111~0 .lut_mask = 16'h7F00;
defparam \uUartCon|Selector111~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N13
dffeas \uUartCon|txdata[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector111~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|txdata[21]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|txdata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|txdata[11] .is_wysiwyg = "true";
defparam \uUartCon|txdata[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N20
fiftyfivenm_lcell_comb \uUartSrc|var_data~75 (
// Equation(s):
// \uUartSrc|var_data~75_combout  = (\uUartCon|txreq~q  & ((\uUartCon|txdata [11]))) # (!\uUartCon|txreq~q  & (\uUartSrc|var_data~43_q ))

	.dataa(\uUartSrc|var_data~43_q ),
	.datab(\uUartCon|txdata [11]),
	.datac(\uUartCon|txreq~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uUartSrc|var_data~75_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|var_data~75 .lut_mask = 16'hCACA;
defparam \uUartSrc|var_data~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N21
dffeas \uUartSrc|var_data~51 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|var_data~75_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|var_data~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|var_data~51 .is_wysiwyg = "true";
defparam \uUartSrc|var_data~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N1
dffeas \RAM1~163 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~163 .is_wysiwyg = "true";
defparam \RAM1~163 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N3
dffeas \RAM1~227 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~227 .is_wysiwyg = "true";
defparam \RAM1~227 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N3
dffeas \RAM1~131 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~131 .is_wysiwyg = "true";
defparam \RAM1~131 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N1
dffeas \RAM1~195 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~195 .is_wysiwyg = "true";
defparam \RAM1~195 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N2
fiftyfivenm_lcell_comb \RAM1~356 (
// Equation(s):
// \RAM1~356_combout  = (\uUartCon|reg_address [1] & ((\uUartCon|reg_address [0]) # ((\RAM1~195_q )))) # (!\uUartCon|reg_address [1] & (!\uUartCon|reg_address [0] & (\RAM1~131_q )))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~131_q ),
	.datad(\RAM1~195_q ),
	.cin(gnd),
	.combout(\RAM1~356_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~356 .lut_mask = 16'hBA98;
defparam \RAM1~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N2
fiftyfivenm_lcell_comb \RAM1~357 (
// Equation(s):
// \RAM1~357_combout  = (\uUartCon|reg_address [0] & ((\RAM1~356_combout  & ((\RAM1~227_q ))) # (!\RAM1~356_combout  & (\RAM1~163_q )))) # (!\uUartCon|reg_address [0] & (((\RAM1~356_combout ))))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\RAM1~163_q ),
	.datac(\RAM1~227_q ),
	.datad(\RAM1~356_combout ),
	.cin(gnd),
	.combout(\RAM1~357_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~357 .lut_mask = 16'hF588;
defparam \RAM1~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N27
dffeas \RAM2~131 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~131 .is_wysiwyg = "true";
defparam \RAM2~131 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N16
fiftyfivenm_lcell_comb \RAM2~195feeder (
// Equation(s):
// \RAM2~195feeder_combout  = \uUartCon|reg_datas [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_datas [3]),
	.cin(gnd),
	.combout(\RAM2~195feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~195feeder .lut_mask = 16'hFF00;
defparam \RAM2~195feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N17
dffeas \RAM2~195 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RAM2~195feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM2~345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~195 .is_wysiwyg = "true";
defparam \RAM2~195 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N26
fiftyfivenm_lcell_comb \RAM2~366 (
// Equation(s):
// \RAM2~366_combout  = (\uUartCon|reg_address [0] & (\uUartCon|reg_address [1])) # (!\uUartCon|reg_address [0] & ((\uUartCon|reg_address [1] & ((\RAM2~195_q ))) # (!\uUartCon|reg_address [1] & (\RAM2~131_q ))))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM2~131_q ),
	.datad(\RAM2~195_q ),
	.cin(gnd),
	.combout(\RAM2~366_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~366 .lut_mask = 16'hDC98;
defparam \RAM2~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N11
dffeas \RAM2~227 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~227 .is_wysiwyg = "true";
defparam \RAM2~227 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N1
dffeas \RAM2~163 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~163 .is_wysiwyg = "true";
defparam \RAM2~163 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N10
fiftyfivenm_lcell_comb \RAM2~367 (
// Equation(s):
// \RAM2~367_combout  = (\RAM2~366_combout  & (((\RAM2~227_q )) # (!\uUartCon|reg_address [0]))) # (!\RAM2~366_combout  & (\uUartCon|reg_address [0] & ((\RAM2~163_q ))))

	.dataa(\RAM2~366_combout ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM2~227_q ),
	.datad(\RAM2~163_q ),
	.cin(gnd),
	.combout(\RAM2~367_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~367 .lut_mask = 16'hE6A2;
defparam \RAM2~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N24
fiftyfivenm_lcell_comb \idatas~43 (
// Equation(s):
// \idatas~43_combout  = (\always0~1_combout  & (\RAM1~357_combout )) # (!\always0~1_combout  & ((\RAM2~367_combout )))

	.dataa(\always0~1_combout ),
	.datab(gnd),
	.datac(\RAM1~357_combout ),
	.datad(\RAM2~367_combout ),
	.cin(gnd),
	.combout(\idatas~43_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~43 .lut_mask = 16'hF5A0;
defparam \idatas~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N3
dffeas \RAM2~291 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~291_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~291 .is_wysiwyg = "true";
defparam \RAM2~291 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N13
dffeas \RAM2~259 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~259 .is_wysiwyg = "true";
defparam \RAM2~259 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
fiftyfivenm_lcell_comb \idatas~40 (
// Equation(s):
// \idatas~40_combout  = (!\always0~1_combout  & ((\uUartCon|reg_address [0] & (\RAM2~291_q )) # (!\uUartCon|reg_address [0] & ((\RAM2~259_q )))))

	.dataa(\always0~1_combout ),
	.datab(\RAM2~291_q ),
	.datac(\RAM2~259_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\idatas~40_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~40 .lut_mask = 16'h4450;
defparam \idatas~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N27
dffeas \RAM1~259 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~259 .is_wysiwyg = "true";
defparam \RAM1~259 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N25
dffeas \RAM1~291 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~291_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~291 .is_wysiwyg = "true";
defparam \RAM1~291 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N26
fiftyfivenm_lcell_comb \idatas~41 (
// Equation(s):
// \idatas~41_combout  = (\always0~1_combout  & ((\uUartCon|reg_address [0] & ((\RAM1~291_q ))) # (!\uUartCon|reg_address [0] & (\RAM1~259_q ))))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\always0~1_combout ),
	.datac(\RAM1~259_q ),
	.datad(\RAM1~291_q ),
	.cin(gnd),
	.combout(\idatas~41_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~41 .lut_mask = 16'hC840;
defparam \idatas~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N27
dffeas \RAM1~3 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~3 .is_wysiwyg = "true";
defparam \RAM1~3 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N17
dffeas \RAM1~35 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~329_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~35 .is_wysiwyg = "true";
defparam \RAM1~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N26
fiftyfivenm_lcell_comb \RAM1~354 (
// Equation(s):
// \RAM1~354_combout  = (\uUartCon|reg_address [0] & ((\uUartCon|reg_address [1]) # ((\RAM1~35_q )))) # (!\uUartCon|reg_address [0] & (!\uUartCon|reg_address [1] & (\RAM1~3_q )))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM1~3_q ),
	.datad(\RAM1~35_q ),
	.cin(gnd),
	.combout(\RAM1~354_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~354 .lut_mask = 16'hBA98;
defparam \RAM1~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N19
dffeas \RAM1~99 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~331_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~99 .is_wysiwyg = "true";
defparam \RAM1~99 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N1
dffeas \RAM1~67 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~67 .is_wysiwyg = "true";
defparam \RAM1~67 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N18
fiftyfivenm_lcell_comb \RAM1~355 (
// Equation(s):
// \RAM1~355_combout  = (\RAM1~354_combout  & (((\RAM1~99_q )) # (!\uUartCon|reg_address [1]))) # (!\RAM1~354_combout  & (\uUartCon|reg_address [1] & ((\RAM1~67_q ))))

	.dataa(\RAM1~354_combout ),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM1~99_q ),
	.datad(\RAM1~67_q ),
	.cin(gnd),
	.combout(\RAM1~355_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~355 .lut_mask = 16'hE6A2;
defparam \RAM1~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N1
dffeas \RAM2~67 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~67 .is_wysiwyg = "true";
defparam \RAM2~67 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N27
dffeas \RAM2~99 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~99 .is_wysiwyg = "true";
defparam \RAM2~99 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N17
dffeas \RAM2~3 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~3 .is_wysiwyg = "true";
defparam \RAM2~3 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N19
dffeas \RAM2~35 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~35 .is_wysiwyg = "true";
defparam \RAM2~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N16
fiftyfivenm_lcell_comb \RAM2~364 (
// Equation(s):
// \RAM2~364_combout  = (\uUartCon|reg_address [0] & ((\uUartCon|reg_address [1]) # ((\RAM2~35_q )))) # (!\uUartCon|reg_address [0] & (!\uUartCon|reg_address [1] & (\RAM2~3_q )))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM2~3_q ),
	.datad(\RAM2~35_q ),
	.cin(gnd),
	.combout(\RAM2~364_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~364 .lut_mask = 16'hBA98;
defparam \RAM2~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N26
fiftyfivenm_lcell_comb \RAM2~365 (
// Equation(s):
// \RAM2~365_combout  = (\uUartCon|reg_address [1] & ((\RAM2~364_combout  & ((\RAM2~99_q ))) # (!\RAM2~364_combout  & (\RAM2~67_q )))) # (!\uUartCon|reg_address [1] & (((\RAM2~364_combout ))))

	.dataa(\RAM2~67_q ),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM2~99_q ),
	.datad(\RAM2~364_combout ),
	.cin(gnd),
	.combout(\RAM2~365_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~365 .lut_mask = 16'hF388;
defparam \RAM2~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
fiftyfivenm_lcell_comb \idatas~39 (
// Equation(s):
// \idatas~39_combout  = (\idatas~0_combout  & ((\always0~1_combout  & (\RAM1~355_combout )) # (!\always0~1_combout  & ((\RAM2~365_combout )))))

	.dataa(\always0~1_combout ),
	.datab(\RAM1~355_combout ),
	.datac(\idatas~0_combout ),
	.datad(\RAM2~365_combout ),
	.cin(gnd),
	.combout(\idatas~39_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~39 .lut_mask = 16'hD080;
defparam \idatas~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
fiftyfivenm_lcell_comb \idatas~42 (
// Equation(s):
// \idatas~42_combout  = (\idatas~39_combout ) # ((\idatas~2_combout  & ((\idatas~40_combout ) # (\idatas~41_combout ))))

	.dataa(\idatas~40_combout ),
	.datab(\idatas~41_combout ),
	.datac(\idatas~2_combout ),
	.datad(\idatas~39_combout ),
	.cin(gnd),
	.combout(\idatas~42_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~42 .lut_mask = 16'hFFE0;
defparam \idatas~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N24
fiftyfivenm_lcell_comb \idatas~44 (
// Equation(s):
// \idatas~44_combout  = (\idatas~42_combout ) # ((\idatas~43_combout  & (\uUartCon|reg_address [3] & \uUartCon|reg_address [2])))

	.dataa(\idatas~43_combout ),
	.datab(\uUartCon|reg_address [3]),
	.datac(\uUartCon|reg_address [2]),
	.datad(\idatas~42_combout ),
	.cin(gnd),
	.combout(\idatas~44_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~44 .lut_mask = 16'hFF80;
defparam \idatas~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N25
dffeas \idatas[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\idatas~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\idatas~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(idatas[3]),
	.prn(vcc));
// synopsys translate_off
defparam \idatas[3] .is_wysiwyg = "true";
defparam \idatas[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N24
fiftyfivenm_lcell_comb \uUartCon|Selector51~0 (
// Equation(s):
// \uUartCon|Selector51~0_combout  = (\uUartCon|Equal2~0_combout  & (idatas[3])) # (!\uUartCon|Equal2~0_combout  & ((\uUartCon|latchdata [3])))

	.dataa(idatas[3]),
	.datab(\uUartCon|Equal2~0_combout ),
	.datac(\uUartCon|latchdata [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uUartCon|Selector51~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector51~0 .lut_mask = 16'hB8B8;
defparam \uUartCon|Selector51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N25
dffeas \uUartCon|reg_datas[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector51~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|reg_datas[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|reg_datas [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|reg_datas[3] .is_wysiwyg = "true";
defparam \uUartCon|reg_datas[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N8
fiftyfivenm_lcell_comb \uUartCon|Selector119~0 (
// Equation(s):
// \uUartCon|Selector119~0_combout  = (\uUartCon|reg_datas [3] & (((!\uUartCon|Equal1~4_combout ) # (!\uUartCon|latchdata [48])) # (!\uUartCon|latchdata [49])))

	.dataa(\uUartCon|reg_datas [3]),
	.datab(\uUartCon|latchdata [49]),
	.datac(\uUartCon|latchdata [48]),
	.datad(\uUartCon|Equal1~4_combout ),
	.cin(gnd),
	.combout(\uUartCon|Selector119~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector119~0 .lut_mask = 16'h2AAA;
defparam \uUartCon|Selector119~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N9
dffeas \uUartCon|txdata[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector119~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|txdata[21]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|txdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|txdata[3] .is_wysiwyg = "true";
defparam \uUartCon|txdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N14
fiftyfivenm_lcell_comb \uUartSrc|var_data~70 (
// Equation(s):
// \uUartSrc|var_data~70_combout  = (\uUartCon|txreq~q  & ((\uUartCon|txdata [3]))) # (!\uUartCon|txreq~q  & (\uUartSrc|var_data~51_q ))

	.dataa(\uUartSrc|var_data~51_q ),
	.datab(gnd),
	.datac(\uUartCon|txreq~q ),
	.datad(\uUartCon|txdata [3]),
	.cin(gnd),
	.combout(\uUartSrc|var_data~70_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|var_data~70 .lut_mask = 16'hFA0A;
defparam \uUartSrc|var_data~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N15
dffeas \uUartSrc|var_data~59 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|var_data~70_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|var_data~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|var_data~59 .is_wysiwyg = "true";
defparam \uUartSrc|var_data~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N5
dffeas \RAM2~196 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~196 .is_wysiwyg = "true";
defparam \RAM2~196 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N15
dffeas \RAM2~132 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~132 .is_wysiwyg = "true";
defparam \RAM2~132 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N14
fiftyfivenm_lcell_comb \RAM2~382 (
// Equation(s):
// \RAM2~382_combout  = (\uUartCon|reg_address [1] & ((\RAM2~196_q ) # ((\uUartCon|reg_address [0])))) # (!\uUartCon|reg_address [1] & (((\RAM2~132_q  & !\uUartCon|reg_address [0]))))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\RAM2~196_q ),
	.datac(\RAM2~132_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM2~382_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~382 .lut_mask = 16'hAAD8;
defparam \RAM2~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N15
dffeas \RAM2~228 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~228 .is_wysiwyg = "true";
defparam \RAM2~228 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y13_N21
dffeas \RAM2~164 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~164 .is_wysiwyg = "true";
defparam \RAM2~164 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N14
fiftyfivenm_lcell_comb \RAM2~383 (
// Equation(s):
// \RAM2~383_combout  = (\RAM2~382_combout  & (((\RAM2~228_q )) # (!\uUartCon|reg_address [0]))) # (!\RAM2~382_combout  & (\uUartCon|reg_address [0] & ((\RAM2~164_q ))))

	.dataa(\RAM2~382_combout ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM2~228_q ),
	.datad(\RAM2~164_q ),
	.cin(gnd),
	.combout(\RAM2~383_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~383 .lut_mask = 16'hE6A2;
defparam \RAM2~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N5
dffeas \RAM1~196 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~196 .is_wysiwyg = "true";
defparam \RAM1~196 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N23
dffeas \RAM1~132 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~132 .is_wysiwyg = "true";
defparam \RAM1~132 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N22
fiftyfivenm_lcell_comb \RAM1~372 (
// Equation(s):
// \RAM1~372_combout  = (\uUartCon|reg_address [1] & ((\RAM1~196_q ) # ((\uUartCon|reg_address [0])))) # (!\uUartCon|reg_address [1] & (((\RAM1~132_q  & !\uUartCon|reg_address [0]))))

	.dataa(\RAM1~196_q ),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM1~132_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM1~372_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~372 .lut_mask = 16'hCCB8;
defparam \RAM1~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N25
dffeas \RAM1~228 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~228 .is_wysiwyg = "true";
defparam \RAM1~228 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N7
dffeas \RAM1~164 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~164 .is_wysiwyg = "true";
defparam \RAM1~164 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N24
fiftyfivenm_lcell_comb \RAM1~373 (
// Equation(s):
// \RAM1~373_combout  = (\RAM1~372_combout  & (((\RAM1~228_q )) # (!\uUartCon|reg_address [0]))) # (!\RAM1~372_combout  & (\uUartCon|reg_address [0] & ((\RAM1~164_q ))))

	.dataa(\RAM1~372_combout ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~228_q ),
	.datad(\RAM1~164_q ),
	.cin(gnd),
	.combout(\RAM1~373_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~373 .lut_mask = 16'hE6A2;
defparam \RAM1~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N16
fiftyfivenm_lcell_comb \idatas~67 (
// Equation(s):
// \idatas~67_combout  = (\always0~1_combout  & ((\RAM1~373_combout ))) # (!\always0~1_combout  & (\RAM2~383_combout ))

	.dataa(\always0~1_combout ),
	.datab(\RAM2~383_combout ),
	.datac(gnd),
	.datad(\RAM1~373_combout ),
	.cin(gnd),
	.combout(\idatas~67_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~67 .lut_mask = 16'hEE44;
defparam \idatas~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N5
dffeas \RAM1~36 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~329_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~36 .is_wysiwyg = "true";
defparam \RAM1~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N31
dffeas \RAM1~4 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~4 .is_wysiwyg = "true";
defparam \RAM1~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N30
fiftyfivenm_lcell_comb \RAM1~370 (
// Equation(s):
// \RAM1~370_combout  = (\uUartCon|reg_address [1] & (((\uUartCon|reg_address [0])))) # (!\uUartCon|reg_address [1] & ((\uUartCon|reg_address [0] & (\RAM1~36_q )) # (!\uUartCon|reg_address [0] & ((\RAM1~4_q )))))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\RAM1~36_q ),
	.datac(\RAM1~4_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM1~370_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~370 .lut_mask = 16'hEE50;
defparam \RAM1~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N5
dffeas \RAM1~68 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~68 .is_wysiwyg = "true";
defparam \RAM1~68 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N31
dffeas \RAM1~100 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~331_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~100 .is_wysiwyg = "true";
defparam \RAM1~100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N30
fiftyfivenm_lcell_comb \RAM1~371 (
// Equation(s):
// \RAM1~371_combout  = (\RAM1~370_combout  & (((\RAM1~100_q ) # (!\uUartCon|reg_address [1])))) # (!\RAM1~370_combout  & (\RAM1~68_q  & ((\uUartCon|reg_address [1]))))

	.dataa(\RAM1~370_combout ),
	.datab(\RAM1~68_q ),
	.datac(\RAM1~100_q ),
	.datad(\uUartCon|reg_address [1]),
	.cin(gnd),
	.combout(\RAM1~371_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~371 .lut_mask = 16'hE4AA;
defparam \RAM1~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N11
dffeas \RAM2~68 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~68 .is_wysiwyg = "true";
defparam \RAM2~68 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N21
dffeas \RAM2~100 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~100 .is_wysiwyg = "true";
defparam \RAM2~100 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N1
dffeas \RAM2~4 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~4 .is_wysiwyg = "true";
defparam \RAM2~4 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N7
dffeas \RAM2~36 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~36 .is_wysiwyg = "true";
defparam \RAM2~36 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
fiftyfivenm_lcell_comb \RAM2~380 (
// Equation(s):
// \RAM2~380_combout  = (\uUartCon|reg_address [0] & ((\uUartCon|reg_address [1]) # ((\RAM2~36_q )))) # (!\uUartCon|reg_address [0] & (!\uUartCon|reg_address [1] & (\RAM2~4_q )))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM2~4_q ),
	.datad(\RAM2~36_q ),
	.cin(gnd),
	.combout(\RAM2~380_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~380 .lut_mask = 16'hBA98;
defparam \RAM2~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N20
fiftyfivenm_lcell_comb \RAM2~381 (
// Equation(s):
// \RAM2~381_combout  = (\uUartCon|reg_address [1] & ((\RAM2~380_combout  & ((\RAM2~100_q ))) # (!\RAM2~380_combout  & (\RAM2~68_q )))) # (!\uUartCon|reg_address [1] & (((\RAM2~380_combout ))))

	.dataa(\RAM2~68_q ),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM2~100_q ),
	.datad(\RAM2~380_combout ),
	.cin(gnd),
	.combout(\RAM2~381_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~381 .lut_mask = 16'hF388;
defparam \RAM2~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N12
fiftyfivenm_lcell_comb \idatas~63 (
// Equation(s):
// \idatas~63_combout  = (\idatas~0_combout  & ((\always0~1_combout  & (\RAM1~371_combout )) # (!\always0~1_combout  & ((\RAM2~381_combout )))))

	.dataa(\always0~1_combout ),
	.datab(\idatas~0_combout ),
	.datac(\RAM1~371_combout ),
	.datad(\RAM2~381_combout ),
	.cin(gnd),
	.combout(\idatas~63_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~63 .lut_mask = 16'hC480;
defparam \idatas~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N1
dffeas \RAM2~292 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~292_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~292 .is_wysiwyg = "true";
defparam \RAM2~292 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N27
dffeas \RAM2~260 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~260 .is_wysiwyg = "true";
defparam \RAM2~260 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N26
fiftyfivenm_lcell_comb \idatas~64 (
// Equation(s):
// \idatas~64_combout  = (!\always0~1_combout  & ((\uUartCon|reg_address [0] & (\RAM2~292_q )) # (!\uUartCon|reg_address [0] & ((\RAM2~260_q )))))

	.dataa(\always0~1_combout ),
	.datab(\RAM2~292_q ),
	.datac(\RAM2~260_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\idatas~64_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~64 .lut_mask = 16'h4450;
defparam \idatas~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N19
dffeas \RAM1~260 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~260 .is_wysiwyg = "true";
defparam \RAM1~260 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N1
dffeas \RAM1~292 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~292_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~292 .is_wysiwyg = "true";
defparam \RAM1~292 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N18
fiftyfivenm_lcell_comb \idatas~65 (
// Equation(s):
// \idatas~65_combout  = (\always0~1_combout  & ((\uUartCon|reg_address [0] & ((\RAM1~292_q ))) # (!\uUartCon|reg_address [0] & (\RAM1~260_q ))))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\always0~1_combout ),
	.datac(\RAM1~260_q ),
	.datad(\RAM1~292_q ),
	.cin(gnd),
	.combout(\idatas~65_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~65 .lut_mask = 16'hC840;
defparam \idatas~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N6
fiftyfivenm_lcell_comb \idatas~66 (
// Equation(s):
// \idatas~66_combout  = (\idatas~63_combout ) # ((\idatas~2_combout  & ((\idatas~64_combout ) # (\idatas~65_combout ))))

	.dataa(\idatas~63_combout ),
	.datab(\idatas~64_combout ),
	.datac(\idatas~2_combout ),
	.datad(\idatas~65_combout ),
	.cin(gnd),
	.combout(\idatas~66_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~66 .lut_mask = 16'hFAEA;
defparam \idatas~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N26
fiftyfivenm_lcell_comb \idatas~68 (
// Equation(s):
// \idatas~68_combout  = (\idatas~66_combout ) # ((\uUartCon|reg_address [2] & (\uUartCon|reg_address [3] & \idatas~67_combout )))

	.dataa(\uUartCon|reg_address [2]),
	.datab(\uUartCon|reg_address [3]),
	.datac(\idatas~67_combout ),
	.datad(\idatas~66_combout ),
	.cin(gnd),
	.combout(\idatas~68_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~68 .lut_mask = 16'hFF80;
defparam \idatas~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N27
dffeas \idatas[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\idatas~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\idatas~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(idatas[4]),
	.prn(vcc));
// synopsys translate_off
defparam \idatas[4] .is_wysiwyg = "true";
defparam \idatas[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N10
fiftyfivenm_lcell_comb \uUartCon|Selector50~0 (
// Equation(s):
// \uUartCon|Selector50~0_combout  = (\uUartCon|Equal2~0_combout  & (idatas[4])) # (!\uUartCon|Equal2~0_combout  & ((\uUartCon|latchdata [4])))

	.dataa(idatas[4]),
	.datab(\uUartCon|latchdata [4]),
	.datac(gnd),
	.datad(\uUartCon|Equal2~0_combout ),
	.cin(gnd),
	.combout(\uUartCon|Selector50~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector50~0 .lut_mask = 16'hAACC;
defparam \uUartCon|Selector50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N11
dffeas \uUartCon|reg_datas[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector50~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|reg_datas[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|reg_datas [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|reg_datas[4] .is_wysiwyg = "true";
defparam \uUartCon|reg_datas[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N26
fiftyfivenm_lcell_comb \uUartCon|Selector118~0 (
// Equation(s):
// \uUartCon|Selector118~0_combout  = (\uUartCon|reg_datas [4] & (((!\uUartCon|Equal1~4_combout ) # (!\uUartCon|latchdata [49])) # (!\uUartCon|latchdata [48])))

	.dataa(\uUartCon|latchdata [48]),
	.datab(\uUartCon|reg_datas [4]),
	.datac(\uUartCon|latchdata [49]),
	.datad(\uUartCon|Equal1~4_combout ),
	.cin(gnd),
	.combout(\uUartCon|Selector118~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector118~0 .lut_mask = 16'h4CCC;
defparam \uUartCon|Selector118~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N27
dffeas \uUartCon|txdata[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector118~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|txdata[21]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|txdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|txdata[4] .is_wysiwyg = "true";
defparam \uUartCon|txdata[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N23
dffeas \uUartCon|txdata[44] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_address [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uUartCon|txdata[39]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|txdata [44]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|txdata[44] .is_wysiwyg = "true";
defparam \uUartCon|txdata[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N2
fiftyfivenm_lcell_comb \uUartSrc|var_data~107 (
// Equation(s):
// \uUartSrc|var_data~107_combout  = (\uUartCon|txreq~q  & \uUartCon|txdata [44])

	.dataa(gnd),
	.datab(\uUartCon|txreq~q ),
	.datac(\uUartCon|txdata [44]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uUartSrc|var_data~107_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|var_data~107 .lut_mask = 16'hC0C0;
defparam \uUartSrc|var_data~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N3
dffeas \uUartSrc|var_data~18 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|var_data~107_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|var_data~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|var_data~18 .is_wysiwyg = "true";
defparam \uUartSrc|var_data~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N17
dffeas \uUartCon|txdata[36] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_address [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uUartCon|txdata[39]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|txdata [36]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|txdata[36] .is_wysiwyg = "true";
defparam \uUartCon|txdata[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N8
fiftyfivenm_lcell_comb \uUartSrc|var_data~101 (
// Equation(s):
// \uUartSrc|var_data~101_combout  = (\uUartCon|txreq~q  & ((\uUartCon|txdata [36]))) # (!\uUartCon|txreq~q  & (\uUartSrc|var_data~18_q ))

	.dataa(gnd),
	.datab(\uUartSrc|var_data~18_q ),
	.datac(\uUartCon|txdata [36]),
	.datad(\uUartCon|txreq~q ),
	.cin(gnd),
	.combout(\uUartSrc|var_data~101_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|var_data~101 .lut_mask = 16'hF0CC;
defparam \uUartSrc|var_data~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N9
dffeas \uUartSrc|var_data~26 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|var_data~101_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|var_data~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|var_data~26 .is_wysiwyg = "true";
defparam \uUartSrc|var_data~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N11
dffeas \RAM2~156 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~156 .is_wysiwyg = "true";
defparam \RAM2~156 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N1
dffeas \RAM2~220 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~220 .is_wysiwyg = "true";
defparam \RAM2~220 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N10
fiftyfivenm_lcell_comb \RAM2~442 (
// Equation(s):
// \RAM2~442_combout  = (\uUartCon|reg_address [1] & ((\uUartCon|reg_address [0]) # ((\RAM2~220_q )))) # (!\uUartCon|reg_address [1] & (!\uUartCon|reg_address [0] & (\RAM2~156_q )))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM2~156_q ),
	.datad(\RAM2~220_q ),
	.cin(gnd),
	.combout(\RAM2~442_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~442 .lut_mask = 16'hBA98;
defparam \RAM2~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N9
dffeas \RAM2~188 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~188 .is_wysiwyg = "true";
defparam \RAM2~188 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y15_N19
dffeas \RAM2~252 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~252 .is_wysiwyg = "true";
defparam \RAM2~252 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N18
fiftyfivenm_lcell_comb \RAM2~443 (
// Equation(s):
// \RAM2~443_combout  = (\RAM2~442_combout  & (((\RAM2~252_q ) # (!\uUartCon|reg_address [0])))) # (!\RAM2~442_combout  & (\RAM2~188_q  & ((\uUartCon|reg_address [0]))))

	.dataa(\RAM2~442_combout ),
	.datab(\RAM2~188_q ),
	.datac(\RAM2~252_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM2~443_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~443 .lut_mask = 16'hE4AA;
defparam \RAM2~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N5
dffeas \RAM1~220 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~220 .is_wysiwyg = "true";
defparam \RAM1~220 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y18_N23
dffeas \RAM1~156 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~156 .is_wysiwyg = "true";
defparam \RAM1~156 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N22
fiftyfivenm_lcell_comb \RAM1~432 (
// Equation(s):
// \RAM1~432_combout  = (\uUartCon|reg_address [0] & (((\uUartCon|reg_address [1])))) # (!\uUartCon|reg_address [0] & ((\uUartCon|reg_address [1] & (\RAM1~220_q )) # (!\uUartCon|reg_address [1] & ((\RAM1~156_q )))))

	.dataa(\RAM1~220_q ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~156_q ),
	.datad(\uUartCon|reg_address [1]),
	.cin(gnd),
	.combout(\RAM1~432_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~432 .lut_mask = 16'hEE30;
defparam \RAM1~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N19
dffeas \RAM1~252 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~252 .is_wysiwyg = "true";
defparam \RAM1~252 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N9
dffeas \RAM1~188 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~188 .is_wysiwyg = "true";
defparam \RAM1~188 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N18
fiftyfivenm_lcell_comb \RAM1~433 (
// Equation(s):
// \RAM1~433_combout  = (\RAM1~432_combout  & (((\RAM1~252_q )) # (!\uUartCon|reg_address [0]))) # (!\RAM1~432_combout  & (\uUartCon|reg_address [0] & ((\RAM1~188_q ))))

	.dataa(\RAM1~432_combout ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~252_q ),
	.datad(\RAM1~188_q ),
	.cin(gnd),
	.combout(\RAM1~433_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~433 .lut_mask = 16'hE6A2;
defparam \RAM1~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N4
fiftyfivenm_lcell_comb \idatas~157 (
// Equation(s):
// \idatas~157_combout  = (\always0~1_combout  & ((\RAM1~433_combout ))) # (!\always0~1_combout  & (\RAM2~443_combout ))

	.dataa(\RAM2~443_combout ),
	.datab(\RAM1~433_combout ),
	.datac(gnd),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\idatas~157_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~157 .lut_mask = 16'hCCAA;
defparam \idatas~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N21
dffeas \RAM1~316 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~316 .is_wysiwyg = "true";
defparam \RAM1~316 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N7
dffeas \RAM1~284 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~284_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~284 .is_wysiwyg = "true";
defparam \RAM1~284 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N6
fiftyfivenm_lcell_comb \idatas~155 (
// Equation(s):
// \idatas~155_combout  = (\always0~1_combout  & ((\uUartCon|reg_address [0] & (\RAM1~316_q )) # (!\uUartCon|reg_address [0] & ((\RAM1~284_q )))))

	.dataa(\always0~1_combout ),
	.datab(\RAM1~316_q ),
	.datac(\RAM1~284_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\idatas~155_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~155 .lut_mask = 16'h88A0;
defparam \idatas~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N27
dffeas \RAM2~316 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~316 .is_wysiwyg = "true";
defparam \RAM2~316 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y13_N29
dffeas \RAM2~284 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~284_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~284 .is_wysiwyg = "true";
defparam \RAM2~284 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N28
fiftyfivenm_lcell_comb \idatas~154 (
// Equation(s):
// \idatas~154_combout  = (!\always0~1_combout  & ((\uUartCon|reg_address [0] & (\RAM2~316_q )) # (!\uUartCon|reg_address [0] & ((\RAM2~284_q )))))

	.dataa(\RAM2~316_q ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM2~284_q ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\idatas~154_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~154 .lut_mask = 16'h00B8;
defparam \idatas~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N13
dffeas \RAM2~60 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~60 .is_wysiwyg = "true";
defparam \RAM2~60 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N23
dffeas \RAM2~28 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~28 .is_wysiwyg = "true";
defparam \RAM2~28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N22
fiftyfivenm_lcell_comb \RAM2~440 (
// Equation(s):
// \RAM2~440_combout  = (\uUartCon|reg_address [1] & (((\uUartCon|reg_address [0])))) # (!\uUartCon|reg_address [1] & ((\uUartCon|reg_address [0] & (\RAM2~60_q )) # (!\uUartCon|reg_address [0] & ((\RAM2~28_q )))))

	.dataa(\RAM2~60_q ),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM2~28_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM2~440_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~440 .lut_mask = 16'hEE30;
defparam \RAM2~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N23
dffeas \RAM2~124 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~124 .is_wysiwyg = "true";
defparam \RAM2~124 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N29
dffeas \RAM2~92 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~92 .is_wysiwyg = "true";
defparam \RAM2~92 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N22
fiftyfivenm_lcell_comb \RAM2~441 (
// Equation(s):
// \RAM2~441_combout  = (\RAM2~440_combout  & (((\RAM2~124_q )) # (!\uUartCon|reg_address [1]))) # (!\RAM2~440_combout  & (\uUartCon|reg_address [1] & ((\RAM2~92_q ))))

	.dataa(\RAM2~440_combout ),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM2~124_q ),
	.datad(\RAM2~92_q ),
	.cin(gnd),
	.combout(\RAM2~441_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~441 .lut_mask = 16'hE6A2;
defparam \RAM2~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N11
dffeas \RAM1~28 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~28 .is_wysiwyg = "true";
defparam \RAM1~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N1
dffeas \RAM1~60 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~329_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~60 .is_wysiwyg = "true";
defparam \RAM1~60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N10
fiftyfivenm_lcell_comb \RAM1~430 (
// Equation(s):
// \RAM1~430_combout  = (\uUartCon|reg_address [0] & ((\uUartCon|reg_address [1]) # ((\RAM1~60_q )))) # (!\uUartCon|reg_address [0] & (!\uUartCon|reg_address [1] & (\RAM1~28_q )))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM1~28_q ),
	.datad(\RAM1~60_q ),
	.cin(gnd),
	.combout(\RAM1~430_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~430 .lut_mask = 16'hBA98;
defparam \RAM1~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N3
dffeas \RAM1~124 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~331_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~124 .is_wysiwyg = "true";
defparam \RAM1~124 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N25
dffeas \RAM1~92 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~92 .is_wysiwyg = "true";
defparam \RAM1~92 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N2
fiftyfivenm_lcell_comb \RAM1~431 (
// Equation(s):
// \RAM1~431_combout  = (\RAM1~430_combout  & (((\RAM1~124_q )) # (!\uUartCon|reg_address [1]))) # (!\RAM1~430_combout  & (\uUartCon|reg_address [1] & ((\RAM1~92_q ))))

	.dataa(\RAM1~430_combout ),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM1~124_q ),
	.datad(\RAM1~92_q ),
	.cin(gnd),
	.combout(\RAM1~431_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~431 .lut_mask = 16'hE6A2;
defparam \RAM1~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N24
fiftyfivenm_lcell_comb \idatas~153 (
// Equation(s):
// \idatas~153_combout  = (\idatas~0_combout  & ((\always0~1_combout  & ((\RAM1~431_combout ))) # (!\always0~1_combout  & (\RAM2~441_combout ))))

	.dataa(\always0~1_combout ),
	.datab(\idatas~0_combout ),
	.datac(\RAM2~441_combout ),
	.datad(\RAM1~431_combout ),
	.cin(gnd),
	.combout(\idatas~153_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~153 .lut_mask = 16'hC840;
defparam \idatas~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N6
fiftyfivenm_lcell_comb \idatas~156 (
// Equation(s):
// \idatas~156_combout  = (\idatas~153_combout ) # ((\idatas~2_combout  & ((\idatas~155_combout ) # (\idatas~154_combout ))))

	.dataa(\idatas~155_combout ),
	.datab(\idatas~154_combout ),
	.datac(\idatas~2_combout ),
	.datad(\idatas~153_combout ),
	.cin(gnd),
	.combout(\idatas~156_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~156 .lut_mask = 16'hFFE0;
defparam \idatas~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N10
fiftyfivenm_lcell_comb \idatas~158 (
// Equation(s):
// \idatas~158_combout  = (\idatas~156_combout ) # ((\idatas~157_combout  & (\uUartCon|reg_address [2] & \uUartCon|reg_address [3])))

	.dataa(\idatas~157_combout ),
	.datab(\uUartCon|reg_address [2]),
	.datac(\uUartCon|reg_address [3]),
	.datad(\idatas~156_combout ),
	.cin(gnd),
	.combout(\idatas~158_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~158 .lut_mask = 16'hFF80;
defparam \idatas~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N11
dffeas \idatas[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\idatas~158_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\idatas~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(idatas[28]),
	.prn(vcc));
// synopsys translate_off
defparam \idatas[28] .is_wysiwyg = "true";
defparam \idatas[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N30
fiftyfivenm_lcell_comb \uUartCon|Selector26~0 (
// Equation(s):
// \uUartCon|Selector26~0_combout  = (\uUartCon|Equal2~0_combout  & ((idatas[28]))) # (!\uUartCon|Equal2~0_combout  & (\uUartCon|latchdata [28]))

	.dataa(\uUartCon|latchdata [28]),
	.datab(gnd),
	.datac(\uUartCon|Equal2~0_combout ),
	.datad(idatas[28]),
	.cin(gnd),
	.combout(\uUartCon|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector26~0 .lut_mask = 16'hFA0A;
defparam \uUartCon|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N31
dffeas \uUartCon|reg_datas[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|reg_datas[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|reg_datas [28]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|reg_datas[28] .is_wysiwyg = "true";
defparam \uUartCon|reg_datas[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N20
fiftyfivenm_lcell_comb \uUartCon|Selector94~0 (
// Equation(s):
// \uUartCon|Selector94~0_combout  = (\uUartCon|reg_datas [28] & (((!\uUartCon|Equal1~4_combout ) # (!\uUartCon|latchdata [49])) # (!\uUartCon|latchdata [48])))

	.dataa(\uUartCon|latchdata [48]),
	.datab(\uUartCon|latchdata [49]),
	.datac(\uUartCon|reg_datas [28]),
	.datad(\uUartCon|Equal1~4_combout ),
	.cin(gnd),
	.combout(\uUartCon|Selector94~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector94~0 .lut_mask = 16'h70F0;
defparam \uUartCon|Selector94~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N21
dffeas \uUartCon|txdata[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector94~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|txdata[21]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|txdata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|txdata[28] .is_wysiwyg = "true";
defparam \uUartCon|txdata[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N6
fiftyfivenm_lcell_comb \uUartSrc|var_data~94 (
// Equation(s):
// \uUartSrc|var_data~94_combout  = (\uUartCon|txreq~q  & ((\uUartCon|txdata [28]))) # (!\uUartCon|txreq~q  & (\uUartSrc|var_data~26_q ))

	.dataa(gnd),
	.datab(\uUartCon|txreq~q ),
	.datac(\uUartSrc|var_data~26_q ),
	.datad(\uUartCon|txdata [28]),
	.cin(gnd),
	.combout(\uUartSrc|var_data~94_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|var_data~94 .lut_mask = 16'hFC30;
defparam \uUartSrc|var_data~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N7
dffeas \uUartSrc|var_data~34 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|var_data~94_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|var_data~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|var_data~34 .is_wysiwyg = "true";
defparam \uUartSrc|var_data~34 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N9
dffeas \RAM1~212 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~212 .is_wysiwyg = "true";
defparam \RAM1~212 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N11
dffeas \RAM1~148 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~148 .is_wysiwyg = "true";
defparam \RAM1~148 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N10
fiftyfivenm_lcell_comb \RAM1~412 (
// Equation(s):
// \RAM1~412_combout  = (\uUartCon|reg_address [1] & ((\RAM1~212_q ) # ((\uUartCon|reg_address [0])))) # (!\uUartCon|reg_address [1] & (((\RAM1~148_q  & !\uUartCon|reg_address [0]))))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\RAM1~212_q ),
	.datac(\RAM1~148_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM1~412_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~412 .lut_mask = 16'hAAD8;
defparam \RAM1~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N31
dffeas \RAM1~244 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~244 .is_wysiwyg = "true";
defparam \RAM1~244 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N28
fiftyfivenm_lcell_comb \RAM1~180feeder (
// Equation(s):
// \RAM1~180feeder_combout  = \uUartCon|reg_datas [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_datas [20]),
	.cin(gnd),
	.combout(\RAM1~180feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~180feeder .lut_mask = 16'hFF00;
defparam \RAM1~180feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N29
dffeas \RAM1~180 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RAM1~180feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~180 .is_wysiwyg = "true";
defparam \RAM1~180 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N30
fiftyfivenm_lcell_comb \RAM1~413 (
// Equation(s):
// \RAM1~413_combout  = (\uUartCon|reg_address [0] & ((\RAM1~412_combout  & (\RAM1~244_q )) # (!\RAM1~412_combout  & ((\RAM1~180_q ))))) # (!\uUartCon|reg_address [0] & (\RAM1~412_combout ))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\RAM1~412_combout ),
	.datac(\RAM1~244_q ),
	.datad(\RAM1~180_q ),
	.cin(gnd),
	.combout(\RAM1~413_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~413 .lut_mask = 16'hE6C4;
defparam \RAM1~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N12
fiftyfivenm_lcell_comb \RAM2~180feeder (
// Equation(s):
// \RAM2~180feeder_combout  = \uUartCon|reg_datas [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_datas [20]),
	.cin(gnd),
	.combout(\RAM2~180feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~180feeder .lut_mask = 16'hFF00;
defparam \RAM2~180feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N13
dffeas \RAM2~180 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RAM2~180feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM2~344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~180 .is_wysiwyg = "true";
defparam \RAM2~180 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N15
dffeas \RAM2~244 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~244 .is_wysiwyg = "true";
defparam \RAM2~244 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N15
dffeas \RAM2~148 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~148 .is_wysiwyg = "true";
defparam \RAM2~148 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N29
dffeas \RAM2~212 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~212 .is_wysiwyg = "true";
defparam \RAM2~212 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N14
fiftyfivenm_lcell_comb \RAM2~422 (
// Equation(s):
// \RAM2~422_combout  = (\uUartCon|reg_address [1] & ((\uUartCon|reg_address [0]) # ((\RAM2~212_q )))) # (!\uUartCon|reg_address [1] & (!\uUartCon|reg_address [0] & (\RAM2~148_q )))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM2~148_q ),
	.datad(\RAM2~212_q ),
	.cin(gnd),
	.combout(\RAM2~422_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~422 .lut_mask = 16'hBA98;
defparam \RAM2~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N14
fiftyfivenm_lcell_comb \RAM2~423 (
// Equation(s):
// \RAM2~423_combout  = (\uUartCon|reg_address [0] & ((\RAM2~422_combout  & ((\RAM2~244_q ))) # (!\RAM2~422_combout  & (\RAM2~180_q )))) # (!\uUartCon|reg_address [0] & (((\RAM2~422_combout ))))

	.dataa(\RAM2~180_q ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM2~244_q ),
	.datad(\RAM2~422_combout ),
	.cin(gnd),
	.combout(\RAM2~423_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~423 .lut_mask = 16'hF388;
defparam \RAM2~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N30
fiftyfivenm_lcell_comb \idatas~127 (
// Equation(s):
// \idatas~127_combout  = (\always0~1_combout  & (\RAM1~413_combout )) # (!\always0~1_combout  & ((\RAM2~423_combout )))

	.dataa(gnd),
	.datab(\RAM1~413_combout ),
	.datac(\always0~1_combout ),
	.datad(\RAM2~423_combout ),
	.cin(gnd),
	.combout(\idatas~127_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~127 .lut_mask = 16'hCFC0;
defparam \idatas~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N11
dffeas \RAM2~308 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~308 .is_wysiwyg = "true";
defparam \RAM2~308 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N5
dffeas \RAM2~276 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~276 .is_wysiwyg = "true";
defparam \RAM2~276 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N4
fiftyfivenm_lcell_comb \idatas~124 (
// Equation(s):
// \idatas~124_combout  = (!\always0~1_combout  & ((\uUartCon|reg_address [0] & (\RAM2~308_q )) # (!\uUartCon|reg_address [0] & ((\RAM2~276_q )))))

	.dataa(\RAM2~308_q ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM2~276_q ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\idatas~124_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~124 .lut_mask = 16'h00B8;
defparam \idatas~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N25
dffeas \RAM1~308 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~308 .is_wysiwyg = "true";
defparam \RAM1~308 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N3
dffeas \RAM1~276 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~276 .is_wysiwyg = "true";
defparam \RAM1~276 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N2
fiftyfivenm_lcell_comb \idatas~125 (
// Equation(s):
// \idatas~125_combout  = (\always0~1_combout  & ((\uUartCon|reg_address [0] & (\RAM1~308_q )) # (!\uUartCon|reg_address [0] & ((\RAM1~276_q )))))

	.dataa(\always0~1_combout ),
	.datab(\RAM1~308_q ),
	.datac(\RAM1~276_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\idatas~125_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~125 .lut_mask = 16'h88A0;
defparam \idatas~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N9
dffeas \RAM2~84 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~84 .is_wysiwyg = "true";
defparam \RAM2~84 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y18_N3
dffeas \RAM2~116 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~116 .is_wysiwyg = "true";
defparam \RAM2~116 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N25
dffeas \RAM2~52 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~52 .is_wysiwyg = "true";
defparam \RAM2~52 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N27
dffeas \RAM2~20 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~20 .is_wysiwyg = "true";
defparam \RAM2~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N26
fiftyfivenm_lcell_comb \RAM2~420 (
// Equation(s):
// \RAM2~420_combout  = (\uUartCon|reg_address [1] & (((\uUartCon|reg_address [0])))) # (!\uUartCon|reg_address [1] & ((\uUartCon|reg_address [0] & (\RAM2~52_q )) # (!\uUartCon|reg_address [0] & ((\RAM2~20_q )))))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\RAM2~52_q ),
	.datac(\RAM2~20_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM2~420_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~420 .lut_mask = 16'hEE50;
defparam \RAM2~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N2
fiftyfivenm_lcell_comb \RAM2~421 (
// Equation(s):
// \RAM2~421_combout  = (\uUartCon|reg_address [1] & ((\RAM2~420_combout  & ((\RAM2~116_q ))) # (!\RAM2~420_combout  & (\RAM2~84_q )))) # (!\uUartCon|reg_address [1] & (((\RAM2~420_combout ))))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\RAM2~84_q ),
	.datac(\RAM2~116_q ),
	.datad(\RAM2~420_combout ),
	.cin(gnd),
	.combout(\RAM2~421_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~421 .lut_mask = 16'hF588;
defparam \RAM2~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N31
dffeas \RAM1~20 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~20 .is_wysiwyg = "true";
defparam \RAM1~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N21
dffeas \RAM1~52 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~329_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~52 .is_wysiwyg = "true";
defparam \RAM1~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N30
fiftyfivenm_lcell_comb \RAM1~410 (
// Equation(s):
// \RAM1~410_combout  = (\uUartCon|reg_address [1] & (\uUartCon|reg_address [0])) # (!\uUartCon|reg_address [1] & ((\uUartCon|reg_address [0] & ((\RAM1~52_q ))) # (!\uUartCon|reg_address [0] & (\RAM1~20_q ))))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~20_q ),
	.datad(\RAM1~52_q ),
	.cin(gnd),
	.combout(\RAM1~410_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~410 .lut_mask = 16'hDC98;
defparam \RAM1~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N7
dffeas \RAM1~116 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~331_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~116 .is_wysiwyg = "true";
defparam \RAM1~116 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N29
dffeas \RAM1~84 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~84 .is_wysiwyg = "true";
defparam \RAM1~84 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N6
fiftyfivenm_lcell_comb \RAM1~411 (
// Equation(s):
// \RAM1~411_combout  = (\RAM1~410_combout  & (((\RAM1~116_q )) # (!\uUartCon|reg_address [1]))) # (!\RAM1~410_combout  & (\uUartCon|reg_address [1] & ((\RAM1~84_q ))))

	.dataa(\RAM1~410_combout ),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM1~116_q ),
	.datad(\RAM1~84_q ),
	.cin(gnd),
	.combout(\RAM1~411_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~411 .lut_mask = 16'hE6A2;
defparam \RAM1~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N0
fiftyfivenm_lcell_comb \idatas~123 (
// Equation(s):
// \idatas~123_combout  = (\idatas~0_combout  & ((\always0~1_combout  & ((\RAM1~411_combout ))) # (!\always0~1_combout  & (\RAM2~421_combout ))))

	.dataa(\idatas~0_combout ),
	.datab(\RAM2~421_combout ),
	.datac(\RAM1~411_combout ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\idatas~123_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~123 .lut_mask = 16'hA088;
defparam \idatas~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N20
fiftyfivenm_lcell_comb \idatas~126 (
// Equation(s):
// \idatas~126_combout  = (\idatas~123_combout ) # ((\idatas~2_combout  & ((\idatas~124_combout ) # (\idatas~125_combout ))))

	.dataa(\idatas~2_combout ),
	.datab(\idatas~124_combout ),
	.datac(\idatas~125_combout ),
	.datad(\idatas~123_combout ),
	.cin(gnd),
	.combout(\idatas~126_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~126 .lut_mask = 16'hFFA8;
defparam \idatas~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N22
fiftyfivenm_lcell_comb \idatas~128 (
// Equation(s):
// \idatas~128_combout  = (\idatas~126_combout ) # ((\idatas~127_combout  & (\uUartCon|reg_address [2] & \uUartCon|reg_address [3])))

	.dataa(\idatas~127_combout ),
	.datab(\uUartCon|reg_address [2]),
	.datac(\uUartCon|reg_address [3]),
	.datad(\idatas~126_combout ),
	.cin(gnd),
	.combout(\idatas~128_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~128 .lut_mask = 16'hFF80;
defparam \idatas~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N23
dffeas \idatas[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\idatas~128_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\idatas~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(idatas[20]),
	.prn(vcc));
// synopsys translate_off
defparam \idatas[20] .is_wysiwyg = "true";
defparam \idatas[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N26
fiftyfivenm_lcell_comb \uUartCon|Selector34~0 (
// Equation(s):
// \uUartCon|Selector34~0_combout  = (\uUartCon|Equal2~0_combout  & ((idatas[20]))) # (!\uUartCon|Equal2~0_combout  & (\uUartCon|latchdata [20]))

	.dataa(gnd),
	.datab(\uUartCon|latchdata [20]),
	.datac(idatas[20]),
	.datad(\uUartCon|Equal2~0_combout ),
	.cin(gnd),
	.combout(\uUartCon|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector34~0 .lut_mask = 16'hF0CC;
defparam \uUartCon|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N27
dffeas \uUartCon|reg_datas[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector34~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|reg_datas[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|reg_datas [20]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|reg_datas[20] .is_wysiwyg = "true";
defparam \uUartCon|reg_datas[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N12
fiftyfivenm_lcell_comb \uUartCon|Selector102~0 (
// Equation(s):
// \uUartCon|Selector102~0_combout  = (\uUartCon|reg_datas [20] & (((!\uUartCon|Equal1~4_combout ) # (!\uUartCon|latchdata [48])) # (!\uUartCon|latchdata [49])))

	.dataa(\uUartCon|reg_datas [20]),
	.datab(\uUartCon|latchdata [49]),
	.datac(\uUartCon|latchdata [48]),
	.datad(\uUartCon|Equal1~4_combout ),
	.cin(gnd),
	.combout(\uUartCon|Selector102~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector102~0 .lut_mask = 16'h2AAA;
defparam \uUartCon|Selector102~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N13
dffeas \uUartCon|txdata[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector102~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|txdata[21]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|txdata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|txdata[20] .is_wysiwyg = "true";
defparam \uUartCon|txdata[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N22
fiftyfivenm_lcell_comb \uUartSrc|var_data~87 (
// Equation(s):
// \uUartSrc|var_data~87_combout  = (\uUartCon|txreq~q  & ((\uUartCon|txdata [20]))) # (!\uUartCon|txreq~q  & (\uUartSrc|var_data~34_q ))

	.dataa(\uUartSrc|var_data~34_q ),
	.datab(\uUartCon|txreq~q ),
	.datac(gnd),
	.datad(\uUartCon|txdata [20]),
	.cin(gnd),
	.combout(\uUartSrc|var_data~87_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|var_data~87 .lut_mask = 16'hEE22;
defparam \uUartSrc|var_data~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N23
dffeas \uUartSrc|var_data~42 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|var_data~87_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|var_data~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|var_data~42 .is_wysiwyg = "true";
defparam \uUartSrc|var_data~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N7
dffeas \RAM1~140 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~140 .is_wysiwyg = "true";
defparam \RAM1~140 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N29
dffeas \RAM1~204 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~204 .is_wysiwyg = "true";
defparam \RAM1~204 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N6
fiftyfivenm_lcell_comb \RAM1~392 (
// Equation(s):
// \RAM1~392_combout  = (\uUartCon|reg_address [1] & ((\uUartCon|reg_address [0]) # ((\RAM1~204_q )))) # (!\uUartCon|reg_address [1] & (!\uUartCon|reg_address [0] & (\RAM1~140_q )))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~140_q ),
	.datad(\RAM1~204_q ),
	.cin(gnd),
	.combout(\RAM1~392_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~392 .lut_mask = 16'hBA98;
defparam \RAM1~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N3
dffeas \RAM1~236 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~236 .is_wysiwyg = "true";
defparam \RAM1~236 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N25
dffeas \RAM1~172 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~172 .is_wysiwyg = "true";
defparam \RAM1~172 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N2
fiftyfivenm_lcell_comb \RAM1~393 (
// Equation(s):
// \RAM1~393_combout  = (\RAM1~392_combout  & (((\RAM1~236_q )) # (!\uUartCon|reg_address [0]))) # (!\RAM1~392_combout  & (\uUartCon|reg_address [0] & ((\RAM1~172_q ))))

	.dataa(\RAM1~392_combout ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~236_q ),
	.datad(\RAM1~172_q ),
	.cin(gnd),
	.combout(\RAM1~393_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~393 .lut_mask = 16'hE6A2;
defparam \RAM1~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N1
dffeas \RAM2~172 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~172 .is_wysiwyg = "true";
defparam \RAM2~172 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N3
dffeas \RAM2~236 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~236 .is_wysiwyg = "true";
defparam \RAM2~236 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N11
dffeas \RAM2~140 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~140 .is_wysiwyg = "true";
defparam \RAM2~140 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N25
dffeas \RAM2~204 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~204 .is_wysiwyg = "true";
defparam \RAM2~204 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N10
fiftyfivenm_lcell_comb \RAM2~402 (
// Equation(s):
// \RAM2~402_combout  = (\uUartCon|reg_address [1] & ((\uUartCon|reg_address [0]) # ((\RAM2~204_q )))) # (!\uUartCon|reg_address [1] & (!\uUartCon|reg_address [0] & (\RAM2~140_q )))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM2~140_q ),
	.datad(\RAM2~204_q ),
	.cin(gnd),
	.combout(\RAM2~402_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~402 .lut_mask = 16'hBA98;
defparam \RAM2~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N2
fiftyfivenm_lcell_comb \RAM2~403 (
// Equation(s):
// \RAM2~403_combout  = (\uUartCon|reg_address [0] & ((\RAM2~402_combout  & ((\RAM2~236_q ))) # (!\RAM2~402_combout  & (\RAM2~172_q )))) # (!\uUartCon|reg_address [0] & (((\RAM2~402_combout ))))

	.dataa(\RAM2~172_q ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM2~236_q ),
	.datad(\RAM2~402_combout ),
	.cin(gnd),
	.combout(\RAM2~403_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~403 .lut_mask = 16'hF388;
defparam \RAM2~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N4
fiftyfivenm_lcell_comb \idatas~97 (
// Equation(s):
// \idatas~97_combout  = (\always0~1_combout  & (\RAM1~393_combout )) # (!\always0~1_combout  & ((\RAM2~403_combout )))

	.dataa(\RAM1~393_combout ),
	.datab(gnd),
	.datac(\always0~1_combout ),
	.datad(\RAM2~403_combout ),
	.cin(gnd),
	.combout(\idatas~97_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~97 .lut_mask = 16'hAFA0;
defparam \idatas~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y16_N23
dffeas \RAM1~268 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~268 .is_wysiwyg = "true";
defparam \RAM1~268 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N12
fiftyfivenm_lcell_comb \RAM1~300feeder (
// Equation(s):
// \RAM1~300feeder_combout  = \uUartCon|reg_datas [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_datas [12]),
	.cin(gnd),
	.combout(\RAM1~300feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~300feeder .lut_mask = 16'hFF00;
defparam \RAM1~300feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y16_N13
dffeas \RAM1~300 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RAM1~300feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~300 .is_wysiwyg = "true";
defparam \RAM1~300 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N22
fiftyfivenm_lcell_comb \idatas~95 (
// Equation(s):
// \idatas~95_combout  = (\always0~1_combout  & ((\uUartCon|reg_address [0] & ((\RAM1~300_q ))) # (!\uUartCon|reg_address [0] & (\RAM1~268_q ))))

	.dataa(\always0~1_combout ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~268_q ),
	.datad(\RAM1~300_q ),
	.cin(gnd),
	.combout(\idatas~95_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~95 .lut_mask = 16'hA820;
defparam \idatas~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N21
dffeas \RAM2~268 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~268 .is_wysiwyg = "true";
defparam \RAM2~268 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N3
dffeas \RAM2~300 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~300 .is_wysiwyg = "true";
defparam \RAM2~300 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N20
fiftyfivenm_lcell_comb \idatas~94 (
// Equation(s):
// \idatas~94_combout  = (!\always0~1_combout  & ((\uUartCon|reg_address [0] & ((\RAM2~300_q ))) # (!\uUartCon|reg_address [0] & (\RAM2~268_q ))))

	.dataa(\always0~1_combout ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM2~268_q ),
	.datad(\RAM2~300_q ),
	.cin(gnd),
	.combout(\idatas~94_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~94 .lut_mask = 16'h5410;
defparam \idatas~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N19
dffeas \RAM1~12 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~12 .is_wysiwyg = "true";
defparam \RAM1~12 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N25
dffeas \RAM1~44 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~329_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~44 .is_wysiwyg = "true";
defparam \RAM1~44 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N18
fiftyfivenm_lcell_comb \RAM1~390 (
// Equation(s):
// \RAM1~390_combout  = (\uUartCon|reg_address [1] & (\uUartCon|reg_address [0])) # (!\uUartCon|reg_address [1] & ((\uUartCon|reg_address [0] & ((\RAM1~44_q ))) # (!\uUartCon|reg_address [0] & (\RAM1~12_q ))))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~12_q ),
	.datad(\RAM1~44_q ),
	.cin(gnd),
	.combout(\RAM1~390_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~390 .lut_mask = 16'hDC98;
defparam \RAM1~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N23
dffeas \RAM1~108 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~331_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~108 .is_wysiwyg = "true";
defparam \RAM1~108 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N21
dffeas \RAM1~76 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~76 .is_wysiwyg = "true";
defparam \RAM1~76 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N22
fiftyfivenm_lcell_comb \RAM1~391 (
// Equation(s):
// \RAM1~391_combout  = (\RAM1~390_combout  & (((\RAM1~108_q )) # (!\uUartCon|reg_address [1]))) # (!\RAM1~390_combout  & (\uUartCon|reg_address [1] & ((\RAM1~76_q ))))

	.dataa(\RAM1~390_combout ),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM1~108_q ),
	.datad(\RAM1~76_q ),
	.cin(gnd),
	.combout(\RAM1~391_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~391 .lut_mask = 16'hE6A2;
defparam \RAM1~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N29
dffeas \RAM2~12 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~12 .is_wysiwyg = "true";
defparam \RAM2~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
fiftyfivenm_lcell_comb \RAM2~44feeder (
// Equation(s):
// \RAM2~44feeder_combout  = \uUartCon|reg_datas [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_datas [12]),
	.cin(gnd),
	.combout(\RAM2~44feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~44feeder .lut_mask = 16'hFF00;
defparam \RAM2~44feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N19
dffeas \RAM2~44 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RAM2~44feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM2~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~44 .is_wysiwyg = "true";
defparam \RAM2~44 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
fiftyfivenm_lcell_comb \RAM2~400 (
// Equation(s):
// \RAM2~400_combout  = (\uUartCon|reg_address [0] & ((\uUartCon|reg_address [1]) # ((\RAM2~44_q )))) # (!\uUartCon|reg_address [0] & (!\uUartCon|reg_address [1] & (\RAM2~12_q )))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM2~12_q ),
	.datad(\RAM2~44_q ),
	.cin(gnd),
	.combout(\RAM2~400_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~400 .lut_mask = 16'hBA98;
defparam \RAM2~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N31
dffeas \RAM2~108 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~108 .is_wysiwyg = "true";
defparam \RAM2~108 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N29
dffeas \RAM2~76 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~76 .is_wysiwyg = "true";
defparam \RAM2~76 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N30
fiftyfivenm_lcell_comb \RAM2~401 (
// Equation(s):
// \RAM2~401_combout  = (\RAM2~400_combout  & (((\RAM2~108_q )) # (!\uUartCon|reg_address [1]))) # (!\RAM2~400_combout  & (\uUartCon|reg_address [1] & ((\RAM2~76_q ))))

	.dataa(\RAM2~400_combout ),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM2~108_q ),
	.datad(\RAM2~76_q ),
	.cin(gnd),
	.combout(\RAM2~401_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~401 .lut_mask = 16'hE6A2;
defparam \RAM2~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N16
fiftyfivenm_lcell_comb \idatas~93 (
// Equation(s):
// \idatas~93_combout  = (\idatas~0_combout  & ((\always0~1_combout  & (\RAM1~391_combout )) # (!\always0~1_combout  & ((\RAM2~401_combout )))))

	.dataa(\idatas~0_combout ),
	.datab(\RAM1~391_combout ),
	.datac(\RAM2~401_combout ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\idatas~93_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~93 .lut_mask = 16'h88A0;
defparam \idatas~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N6
fiftyfivenm_lcell_comb \idatas~96 (
// Equation(s):
// \idatas~96_combout  = (\idatas~93_combout ) # ((\idatas~2_combout  & ((\idatas~95_combout ) # (\idatas~94_combout ))))

	.dataa(\idatas~95_combout ),
	.datab(\idatas~94_combout ),
	.datac(\idatas~2_combout ),
	.datad(\idatas~93_combout ),
	.cin(gnd),
	.combout(\idatas~96_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~96 .lut_mask = 16'hFFE0;
defparam \idatas~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N24
fiftyfivenm_lcell_comb \idatas~98 (
// Equation(s):
// \idatas~98_combout  = (\idatas~96_combout ) # ((\uUartCon|reg_address [2] & (\uUartCon|reg_address [3] & \idatas~97_combout )))

	.dataa(\uUartCon|reg_address [2]),
	.datab(\uUartCon|reg_address [3]),
	.datac(\idatas~97_combout ),
	.datad(\idatas~96_combout ),
	.cin(gnd),
	.combout(\idatas~98_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~98 .lut_mask = 16'hFF80;
defparam \idatas~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N25
dffeas \idatas[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\idatas~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\idatas~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(idatas[12]),
	.prn(vcc));
// synopsys translate_off
defparam \idatas[12] .is_wysiwyg = "true";
defparam \idatas[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N28
fiftyfivenm_lcell_comb \uUartCon|Selector42~0 (
// Equation(s):
// \uUartCon|Selector42~0_combout  = (\uUartCon|Equal2~0_combout  & ((idatas[12]))) # (!\uUartCon|Equal2~0_combout  & (\uUartCon|latchdata [12]))

	.dataa(gnd),
	.datab(\uUartCon|Equal2~0_combout ),
	.datac(\uUartCon|latchdata [12]),
	.datad(idatas[12]),
	.cin(gnd),
	.combout(\uUartCon|Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector42~0 .lut_mask = 16'hFC30;
defparam \uUartCon|Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N29
dffeas \uUartCon|reg_datas[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector42~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|reg_datas[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|reg_datas [12]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|reg_datas[12] .is_wysiwyg = "true";
defparam \uUartCon|reg_datas[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N4
fiftyfivenm_lcell_comb \uUartCon|Selector110~0 (
// Equation(s):
// \uUartCon|Selector110~0_combout  = (\uUartCon|reg_datas [12] & (((!\uUartCon|Equal1~4_combout ) # (!\uUartCon|latchdata [48])) # (!\uUartCon|latchdata [49])))

	.dataa(\uUartCon|reg_datas [12]),
	.datab(\uUartCon|latchdata [49]),
	.datac(\uUartCon|latchdata [48]),
	.datad(\uUartCon|Equal1~4_combout ),
	.cin(gnd),
	.combout(\uUartCon|Selector110~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector110~0 .lut_mask = 16'h2AAA;
defparam \uUartCon|Selector110~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N5
dffeas \uUartCon|txdata[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector110~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|txdata[21]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|txdata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|txdata[12] .is_wysiwyg = "true";
defparam \uUartCon|txdata[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N18
fiftyfivenm_lcell_comb \uUartSrc|var_data~80 (
// Equation(s):
// \uUartSrc|var_data~80_combout  = (\uUartCon|txreq~q  & ((\uUartCon|txdata [12]))) # (!\uUartCon|txreq~q  & (\uUartSrc|var_data~42_q ))

	.dataa(gnd),
	.datab(\uUartSrc|var_data~42_q ),
	.datac(\uUartCon|txreq~q ),
	.datad(\uUartCon|txdata [12]),
	.cin(gnd),
	.combout(\uUartSrc|var_data~80_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|var_data~80 .lut_mask = 16'hFC0C;
defparam \uUartSrc|var_data~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N19
dffeas \uUartSrc|var_data~50 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|var_data~80_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|var_data~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|var_data~50 .is_wysiwyg = "true";
defparam \uUartSrc|var_data~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N26
fiftyfivenm_lcell_comb \uUartSrc|var_data~74 (
// Equation(s):
// \uUartSrc|var_data~74_combout  = (\uUartCon|txreq~q  & (\uUartCon|txdata [4])) # (!\uUartCon|txreq~q  & ((\uUartSrc|var_data~50_q )))

	.dataa(\uUartCon|txreq~q ),
	.datab(\uUartCon|txdata [4]),
	.datac(gnd),
	.datad(\uUartSrc|var_data~50_q ),
	.cin(gnd),
	.combout(\uUartSrc|var_data~74_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|var_data~74 .lut_mask = 16'hDD88;
defparam \uUartSrc|var_data~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N27
dffeas \uUartSrc|var_data~58 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|var_data~74_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|var_data~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|var_data~58 .is_wysiwyg = "true";
defparam \uUartSrc|var_data~58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N22
fiftyfivenm_lcell_comb \uUartCon|txdata[37]~feeder (
// Equation(s):
// \uUartCon|txdata[37]~feeder_combout  = \uUartCon|reg_address [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_address [5]),
	.cin(gnd),
	.combout(\uUartCon|txdata[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|txdata[37]~feeder .lut_mask = 16'hFF00;
defparam \uUartCon|txdata[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N23
dffeas \uUartCon|txdata[37] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|txdata[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|txdata[39]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|txdata [37]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|txdata[37] .is_wysiwyg = "true";
defparam \uUartCon|txdata[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N14
fiftyfivenm_lcell_comb \uUartCon|txdata[45]~feeder (
// Equation(s):
// \uUartCon|txdata[45]~feeder_combout  = \uUartCon|reg_address [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_address [13]),
	.cin(gnd),
	.combout(\uUartCon|txdata[45]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|txdata[45]~feeder .lut_mask = 16'hFF00;
defparam \uUartCon|txdata[45]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N15
dffeas \uUartCon|txdata[45] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|txdata[45]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|txdata[39]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|txdata [45]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|txdata[45] .is_wysiwyg = "true";
defparam \uUartCon|txdata[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N16
fiftyfivenm_lcell_comb \uUartSrc|var_data~110 (
// Equation(s):
// \uUartSrc|var_data~110_combout  = (\uUartCon|txdata [45] & \uUartCon|txreq~q )

	.dataa(gnd),
	.datab(\uUartCon|txdata [45]),
	.datac(\uUartCon|txreq~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uUartSrc|var_data~110_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|var_data~110 .lut_mask = 16'hC0C0;
defparam \uUartSrc|var_data~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N17
dffeas \uUartSrc|var_data~17 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|var_data~110_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|var_data~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|var_data~17 .is_wysiwyg = "true";
defparam \uUartSrc|var_data~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N28
fiftyfivenm_lcell_comb \uUartSrc|var_data~106 (
// Equation(s):
// \uUartSrc|var_data~106_combout  = (\uUartCon|txreq~q  & (\uUartCon|txdata [37])) # (!\uUartCon|txreq~q  & ((\uUartSrc|var_data~17_q )))

	.dataa(\uUartCon|txdata [37]),
	.datab(gnd),
	.datac(\uUartCon|txreq~q ),
	.datad(\uUartSrc|var_data~17_q ),
	.cin(gnd),
	.combout(\uUartSrc|var_data~106_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|var_data~106 .lut_mask = 16'hAFA0;
defparam \uUartSrc|var_data~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N29
dffeas \uUartSrc|var_data~25 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|var_data~106_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|var_data~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|var_data~25 .is_wysiwyg = "true";
defparam \uUartSrc|var_data~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N23
dffeas \RAM1~189 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~189 .is_wysiwyg = "true";
defparam \RAM1~189 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N25
dffeas \RAM1~253 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~253 .is_wysiwyg = "true";
defparam \RAM1~253 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N7
dffeas \RAM1~157 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~157 .is_wysiwyg = "true";
defparam \RAM1~157 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N29
dffeas \RAM1~221 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~221 .is_wysiwyg = "true";
defparam \RAM1~221 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N6
fiftyfivenm_lcell_comb \RAM1~444 (
// Equation(s):
// \RAM1~444_combout  = (\uUartCon|reg_address [0] & (\uUartCon|reg_address [1])) # (!\uUartCon|reg_address [0] & ((\uUartCon|reg_address [1] & ((\RAM1~221_q ))) # (!\uUartCon|reg_address [1] & (\RAM1~157_q ))))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM1~157_q ),
	.datad(\RAM1~221_q ),
	.cin(gnd),
	.combout(\RAM1~444_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~444 .lut_mask = 16'hDC98;
defparam \RAM1~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N24
fiftyfivenm_lcell_comb \RAM1~445 (
// Equation(s):
// \RAM1~445_combout  = (\uUartCon|reg_address [0] & ((\RAM1~444_combout  & ((\RAM1~253_q ))) # (!\RAM1~444_combout  & (\RAM1~189_q )))) # (!\uUartCon|reg_address [0] & (((\RAM1~444_combout ))))

	.dataa(\RAM1~189_q ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~253_q ),
	.datad(\RAM1~444_combout ),
	.cin(gnd),
	.combout(\RAM1~445_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~445 .lut_mask = 16'hF388;
defparam \RAM1~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N21
dffeas \RAM2~221 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~221 .is_wysiwyg = "true";
defparam \RAM2~221 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N7
dffeas \RAM2~157 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~157 .is_wysiwyg = "true";
defparam \RAM2~157 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N6
fiftyfivenm_lcell_comb \RAM2~454 (
// Equation(s):
// \RAM2~454_combout  = (\uUartCon|reg_address [1] & ((\RAM2~221_q ) # ((\uUartCon|reg_address [0])))) # (!\uUartCon|reg_address [1] & (((\RAM2~157_q  & !\uUartCon|reg_address [0]))))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\RAM2~221_q ),
	.datac(\RAM2~157_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM2~454_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~454 .lut_mask = 16'hAAD8;
defparam \RAM2~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N15
dffeas \RAM2~253 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~253 .is_wysiwyg = "true";
defparam \RAM2~253 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N12
fiftyfivenm_lcell_comb \RAM2~189feeder (
// Equation(s):
// \RAM2~189feeder_combout  = \uUartCon|reg_datas [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_datas [29]),
	.cin(gnd),
	.combout(\RAM2~189feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~189feeder .lut_mask = 16'hFF00;
defparam \RAM2~189feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N13
dffeas \RAM2~189 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RAM2~189feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM2~344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~189 .is_wysiwyg = "true";
defparam \RAM2~189 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N14
fiftyfivenm_lcell_comb \RAM2~455 (
// Equation(s):
// \RAM2~455_combout  = (\uUartCon|reg_address [0] & ((\RAM2~454_combout  & (\RAM2~253_q )) # (!\RAM2~454_combout  & ((\RAM2~189_q ))))) # (!\uUartCon|reg_address [0] & (\RAM2~454_combout ))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\RAM2~454_combout ),
	.datac(\RAM2~253_q ),
	.datad(\RAM2~189_q ),
	.cin(gnd),
	.combout(\RAM2~455_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~455 .lut_mask = 16'hE6C4;
defparam \RAM2~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N16
fiftyfivenm_lcell_comb \idatas~175 (
// Equation(s):
// \idatas~175_combout  = (\always0~1_combout  & (\RAM1~445_combout )) # (!\always0~1_combout  & ((\RAM2~455_combout )))

	.dataa(\always0~1_combout ),
	.datab(\RAM1~445_combout ),
	.datac(gnd),
	.datad(\RAM2~455_combout ),
	.cin(gnd),
	.combout(\idatas~175_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~175 .lut_mask = 16'hDD88;
defparam \idatas~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N11
dffeas \RAM1~285 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~285_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~285 .is_wysiwyg = "true";
defparam \RAM1~285 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N17
dffeas \RAM1~317 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~317 .is_wysiwyg = "true";
defparam \RAM1~317 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
fiftyfivenm_lcell_comb \idatas~173 (
// Equation(s):
// \idatas~173_combout  = (\always0~1_combout  & ((\uUartCon|reg_address [0] & ((\RAM1~317_q ))) # (!\uUartCon|reg_address [0] & (\RAM1~285_q ))))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\always0~1_combout ),
	.datac(\RAM1~285_q ),
	.datad(\RAM1~317_q ),
	.cin(gnd),
	.combout(\idatas~173_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~173 .lut_mask = 16'hC840;
defparam \idatas~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N13
dffeas \RAM1~93 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~93 .is_wysiwyg = "true";
defparam \RAM1~93 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N23
dffeas \RAM1~125 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~331_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~125 .is_wysiwyg = "true";
defparam \RAM1~125 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N23
dffeas \RAM1~29 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~29 .is_wysiwyg = "true";
defparam \RAM1~29 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N21
dffeas \RAM1~61 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~329_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~61 .is_wysiwyg = "true";
defparam \RAM1~61 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N22
fiftyfivenm_lcell_comb \RAM1~442 (
// Equation(s):
// \RAM1~442_combout  = (\uUartCon|reg_address [0] & ((\uUartCon|reg_address [1]) # ((\RAM1~61_q )))) # (!\uUartCon|reg_address [0] & (!\uUartCon|reg_address [1] & (\RAM1~29_q )))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM1~29_q ),
	.datad(\RAM1~61_q ),
	.cin(gnd),
	.combout(\RAM1~442_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~442 .lut_mask = 16'hBA98;
defparam \RAM1~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N22
fiftyfivenm_lcell_comb \RAM1~443 (
// Equation(s):
// \RAM1~443_combout  = (\uUartCon|reg_address [1] & ((\RAM1~442_combout  & ((\RAM1~125_q ))) # (!\RAM1~442_combout  & (\RAM1~93_q )))) # (!\uUartCon|reg_address [1] & (((\RAM1~442_combout ))))

	.dataa(\RAM1~93_q ),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM1~125_q ),
	.datad(\RAM1~442_combout ),
	.cin(gnd),
	.combout(\RAM1~443_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~443 .lut_mask = 16'hF388;
defparam \RAM1~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N11
dffeas \RAM2~29 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~29 .is_wysiwyg = "true";
defparam \RAM2~29 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N1
dffeas \RAM2~61 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~61 .is_wysiwyg = "true";
defparam \RAM2~61 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N10
fiftyfivenm_lcell_comb \RAM2~452 (
// Equation(s):
// \RAM2~452_combout  = (\uUartCon|reg_address [0] & ((\uUartCon|reg_address [1]) # ((\RAM2~61_q )))) # (!\uUartCon|reg_address [0] & (!\uUartCon|reg_address [1] & (\RAM2~29_q )))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM2~29_q ),
	.datad(\RAM2~61_q ),
	.cin(gnd),
	.combout(\RAM2~452_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~452 .lut_mask = 16'hBA98;
defparam \RAM2~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N19
dffeas \RAM2~125 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~125 .is_wysiwyg = "true";
defparam \RAM2~125 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N17
dffeas \RAM2~93 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~93 .is_wysiwyg = "true";
defparam \RAM2~93 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N18
fiftyfivenm_lcell_comb \RAM2~453 (
// Equation(s):
// \RAM2~453_combout  = (\RAM2~452_combout  & (((\RAM2~125_q )) # (!\uUartCon|reg_address [1]))) # (!\RAM2~452_combout  & (\uUartCon|reg_address [1] & ((\RAM2~93_q ))))

	.dataa(\RAM2~452_combout ),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM2~125_q ),
	.datad(\RAM2~93_q ),
	.cin(gnd),
	.combout(\RAM2~453_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~453 .lut_mask = 16'hE6A2;
defparam \RAM2~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N26
fiftyfivenm_lcell_comb \idatas~171 (
// Equation(s):
// \idatas~171_combout  = (\idatas~0_combout  & ((\always0~1_combout  & (\RAM1~443_combout )) # (!\always0~1_combout  & ((\RAM2~453_combout )))))

	.dataa(\RAM1~443_combout ),
	.datab(\idatas~0_combout ),
	.datac(\RAM2~453_combout ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\idatas~171_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~171 .lut_mask = 16'h88C0;
defparam \idatas~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N21
dffeas \RAM2~317 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~317 .is_wysiwyg = "true";
defparam \RAM2~317 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N21
dffeas \RAM2~285 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~285_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~285 .is_wysiwyg = "true";
defparam \RAM2~285 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N20
fiftyfivenm_lcell_comb \idatas~172 (
// Equation(s):
// \idatas~172_combout  = (!\always0~1_combout  & ((\uUartCon|reg_address [0] & (\RAM2~317_q )) # (!\uUartCon|reg_address [0] & ((\RAM2~285_q )))))

	.dataa(\RAM2~317_q ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM2~285_q ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\idatas~172_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~172 .lut_mask = 16'h00B8;
defparam \idatas~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N6
fiftyfivenm_lcell_comb \idatas~174 (
// Equation(s):
// \idatas~174_combout  = (\idatas~171_combout ) # ((\idatas~2_combout  & ((\idatas~173_combout ) # (\idatas~172_combout ))))

	.dataa(\idatas~173_combout ),
	.datab(\idatas~2_combout ),
	.datac(\idatas~171_combout ),
	.datad(\idatas~172_combout ),
	.cin(gnd),
	.combout(\idatas~174_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~174 .lut_mask = 16'hFCF8;
defparam \idatas~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N30
fiftyfivenm_lcell_comb \idatas~176 (
// Equation(s):
// \idatas~176_combout  = (\idatas~174_combout ) # ((\uUartCon|reg_address [3] & (\idatas~175_combout  & \uUartCon|reg_address [2])))

	.dataa(\uUartCon|reg_address [3]),
	.datab(\idatas~175_combout ),
	.datac(\uUartCon|reg_address [2]),
	.datad(\idatas~174_combout ),
	.cin(gnd),
	.combout(\idatas~176_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~176 .lut_mask = 16'hFF80;
defparam \idatas~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N31
dffeas \idatas[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\idatas~176_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\idatas~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(idatas[29]),
	.prn(vcc));
// synopsys translate_off
defparam \idatas[29] .is_wysiwyg = "true";
defparam \idatas[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
fiftyfivenm_lcell_comb \uUartCon|Selector25~0 (
// Equation(s):
// \uUartCon|Selector25~0_combout  = (\uUartCon|Equal2~0_combout  & ((idatas[29]))) # (!\uUartCon|Equal2~0_combout  & (\uUartCon|latchdata [29]))

	.dataa(\uUartCon|latchdata [29]),
	.datab(idatas[29]),
	.datac(gnd),
	.datad(\uUartCon|Equal2~0_combout ),
	.cin(gnd),
	.combout(\uUartCon|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector25~0 .lut_mask = 16'hCCAA;
defparam \uUartCon|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N19
dffeas \uUartCon|reg_datas[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|reg_datas[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|reg_datas [29]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|reg_datas[29] .is_wysiwyg = "true";
defparam \uUartCon|reg_datas[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N20
fiftyfivenm_lcell_comb \uUartCon|Selector93~0 (
// Equation(s):
// \uUartCon|Selector93~0_combout  = (\uUartCon|reg_datas [29] & (((!\uUartCon|Equal1~4_combout ) # (!\uUartCon|latchdata [48])) # (!\uUartCon|latchdata [49])))

	.dataa(\uUartCon|latchdata [49]),
	.datab(\uUartCon|reg_datas [29]),
	.datac(\uUartCon|latchdata [48]),
	.datad(\uUartCon|Equal1~4_combout ),
	.cin(gnd),
	.combout(\uUartCon|Selector93~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector93~0 .lut_mask = 16'h4CCC;
defparam \uUartCon|Selector93~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N21
dffeas \uUartCon|txdata[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector93~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|txdata[21]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|txdata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|txdata[29] .is_wysiwyg = "true";
defparam \uUartCon|txdata[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N10
fiftyfivenm_lcell_comb \uUartSrc|var_data~100 (
// Equation(s):
// \uUartSrc|var_data~100_combout  = (\uUartCon|txreq~q  & ((\uUartCon|txdata [29]))) # (!\uUartCon|txreq~q  & (\uUartSrc|var_data~25_q ))

	.dataa(gnd),
	.datab(\uUartSrc|var_data~25_q ),
	.datac(\uUartCon|txreq~q ),
	.datad(\uUartCon|txdata [29]),
	.cin(gnd),
	.combout(\uUartSrc|var_data~100_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|var_data~100 .lut_mask = 16'hFC0C;
defparam \uUartSrc|var_data~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N11
dffeas \uUartSrc|var_data~33 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|var_data~100_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|var_data~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|var_data~33 .is_wysiwyg = "true";
defparam \uUartSrc|var_data~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N17
dffeas \RAM1~309 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~309 .is_wysiwyg = "true";
defparam \RAM1~309 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N27
dffeas \RAM1~277 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~277 .is_wysiwyg = "true";
defparam \RAM1~277 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N26
fiftyfivenm_lcell_comb \idatas~149 (
// Equation(s):
// \idatas~149_combout  = (\always0~1_combout  & ((\uUartCon|reg_address [0] & (\RAM1~309_q )) # (!\uUartCon|reg_address [0] & ((\RAM1~277_q )))))

	.dataa(\always0~1_combout ),
	.datab(\RAM1~309_q ),
	.datac(\RAM1~277_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\idatas~149_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~149 .lut_mask = 16'h88A0;
defparam \idatas~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N27
dffeas \RAM2~21 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~21 .is_wysiwyg = "true";
defparam \RAM2~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N25
dffeas \RAM2~53 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~53 .is_wysiwyg = "true";
defparam \RAM2~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N26
fiftyfivenm_lcell_comb \RAM2~436 (
// Equation(s):
// \RAM2~436_combout  = (\uUartCon|reg_address [0] & ((\uUartCon|reg_address [1]) # ((\RAM2~53_q )))) # (!\uUartCon|reg_address [0] & (!\uUartCon|reg_address [1] & (\RAM2~21_q )))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM2~21_q ),
	.datad(\RAM2~53_q ),
	.cin(gnd),
	.combout(\RAM2~436_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~436 .lut_mask = 16'hBA98;
defparam \RAM2~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N9
dffeas \RAM2~85 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~85 .is_wysiwyg = "true";
defparam \RAM2~85 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N27
dffeas \RAM2~117 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~117 .is_wysiwyg = "true";
defparam \RAM2~117 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N26
fiftyfivenm_lcell_comb \RAM2~437 (
// Equation(s):
// \RAM2~437_combout  = (\RAM2~436_combout  & (((\RAM2~117_q ) # (!\uUartCon|reg_address [1])))) # (!\RAM2~436_combout  & (\RAM2~85_q  & ((\uUartCon|reg_address [1]))))

	.dataa(\RAM2~436_combout ),
	.datab(\RAM2~85_q ),
	.datac(\RAM2~117_q ),
	.datad(\uUartCon|reg_address [1]),
	.cin(gnd),
	.combout(\RAM2~437_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~437 .lut_mask = 16'hE4AA;
defparam \RAM2~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N7
dffeas \RAM1~21 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~21 .is_wysiwyg = "true";
defparam \RAM1~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N13
dffeas \RAM1~53 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~329_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~53 .is_wysiwyg = "true";
defparam \RAM1~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N6
fiftyfivenm_lcell_comb \RAM1~426 (
// Equation(s):
// \RAM1~426_combout  = (\uUartCon|reg_address [0] & ((\uUartCon|reg_address [1]) # ((\RAM1~53_q )))) # (!\uUartCon|reg_address [0] & (!\uUartCon|reg_address [1] & (\RAM1~21_q )))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM1~21_q ),
	.datad(\RAM1~53_q ),
	.cin(gnd),
	.combout(\RAM1~426_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~426 .lut_mask = 16'hBA98;
defparam \RAM1~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N5
dffeas \RAM1~85 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~85 .is_wysiwyg = "true";
defparam \RAM1~85 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N31
dffeas \RAM1~117 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~331_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~117 .is_wysiwyg = "true";
defparam \RAM1~117 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N30
fiftyfivenm_lcell_comb \RAM1~427 (
// Equation(s):
// \RAM1~427_combout  = (\RAM1~426_combout  & (((\RAM1~117_q ) # (!\uUartCon|reg_address [1])))) # (!\RAM1~426_combout  & (\RAM1~85_q  & ((\uUartCon|reg_address [1]))))

	.dataa(\RAM1~426_combout ),
	.datab(\RAM1~85_q ),
	.datac(\RAM1~117_q ),
	.datad(\uUartCon|reg_address [1]),
	.cin(gnd),
	.combout(\RAM1~427_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~427 .lut_mask = 16'hE4AA;
defparam \RAM1~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N16
fiftyfivenm_lcell_comb \idatas~147 (
// Equation(s):
// \idatas~147_combout  = (\idatas~0_combout  & ((\always0~1_combout  & ((\RAM1~427_combout ))) # (!\always0~1_combout  & (\RAM2~437_combout ))))

	.dataa(\always0~1_combout ),
	.datab(\idatas~0_combout ),
	.datac(\RAM2~437_combout ),
	.datad(\RAM1~427_combout ),
	.cin(gnd),
	.combout(\idatas~147_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~147 .lut_mask = 16'hC840;
defparam \idatas~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N21
dffeas \RAM2~277 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~277 .is_wysiwyg = "true";
defparam \RAM2~277 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y13_N11
dffeas \RAM2~309 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~309 .is_wysiwyg = "true";
defparam \RAM2~309 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N20
fiftyfivenm_lcell_comb \idatas~148 (
// Equation(s):
// \idatas~148_combout  = (!\always0~1_combout  & ((\uUartCon|reg_address [0] & ((\RAM2~309_q ))) # (!\uUartCon|reg_address [0] & (\RAM2~277_q ))))

	.dataa(\always0~1_combout ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM2~277_q ),
	.datad(\RAM2~309_q ),
	.cin(gnd),
	.combout(\idatas~148_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~148 .lut_mask = 16'h5410;
defparam \idatas~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N22
fiftyfivenm_lcell_comb \idatas~150 (
// Equation(s):
// \idatas~150_combout  = (\idatas~147_combout ) # ((\idatas~2_combout  & ((\idatas~149_combout ) # (\idatas~148_combout ))))

	.dataa(\idatas~149_combout ),
	.datab(\idatas~147_combout ),
	.datac(\idatas~2_combout ),
	.datad(\idatas~148_combout ),
	.cin(gnd),
	.combout(\idatas~150_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~150 .lut_mask = 16'hFCEC;
defparam \idatas~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N1
dffeas \RAM1~213 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~213 .is_wysiwyg = "true";
defparam \RAM1~213 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y18_N27
dffeas \RAM1~149 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~149 .is_wysiwyg = "true";
defparam \RAM1~149 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N26
fiftyfivenm_lcell_comb \RAM1~428 (
// Equation(s):
// \RAM1~428_combout  = (\uUartCon|reg_address [0] & (((\uUartCon|reg_address [1])))) # (!\uUartCon|reg_address [0] & ((\uUartCon|reg_address [1] & (\RAM1~213_q )) # (!\uUartCon|reg_address [1] & ((\RAM1~149_q )))))

	.dataa(\RAM1~213_q ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~149_q ),
	.datad(\uUartCon|reg_address [1]),
	.cin(gnd),
	.combout(\RAM1~428_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~428 .lut_mask = 16'hEE30;
defparam \RAM1~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N31
dffeas \RAM1~245 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~245 .is_wysiwyg = "true";
defparam \RAM1~245 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N29
dffeas \RAM1~181 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~181 .is_wysiwyg = "true";
defparam \RAM1~181 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N30
fiftyfivenm_lcell_comb \RAM1~429 (
// Equation(s):
// \RAM1~429_combout  = (\RAM1~428_combout  & (((\RAM1~245_q )) # (!\uUartCon|reg_address [0]))) # (!\RAM1~428_combout  & (\uUartCon|reg_address [0] & ((\RAM1~181_q ))))

	.dataa(\RAM1~428_combout ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~245_q ),
	.datad(\RAM1~181_q ),
	.cin(gnd),
	.combout(\RAM1~429_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~429 .lut_mask = 16'hE6A2;
defparam \RAM1~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N13
dffeas \RAM2~213 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~213 .is_wysiwyg = "true";
defparam \RAM2~213 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N23
dffeas \RAM2~149 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~149 .is_wysiwyg = "true";
defparam \RAM2~149 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N22
fiftyfivenm_lcell_comb \RAM2~438 (
// Equation(s):
// \RAM2~438_combout  = (\uUartCon|reg_address [1] & ((\RAM2~213_q ) # ((\uUartCon|reg_address [0])))) # (!\uUartCon|reg_address [1] & (((\RAM2~149_q  & !\uUartCon|reg_address [0]))))

	.dataa(\RAM2~213_q ),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM2~149_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM2~438_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~438 .lut_mask = 16'hCCB8;
defparam \RAM2~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N23
dffeas \RAM2~245 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~245 .is_wysiwyg = "true";
defparam \RAM2~245 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y15_N29
dffeas \RAM2~181 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~181 .is_wysiwyg = "true";
defparam \RAM2~181 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N22
fiftyfivenm_lcell_comb \RAM2~439 (
// Equation(s):
// \RAM2~439_combout  = (\uUartCon|reg_address [0] & ((\RAM2~438_combout  & (\RAM2~245_q )) # (!\RAM2~438_combout  & ((\RAM2~181_q ))))) # (!\uUartCon|reg_address [0] & (\RAM2~438_combout ))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\RAM2~438_combout ),
	.datac(\RAM2~245_q ),
	.datad(\RAM2~181_q ),
	.cin(gnd),
	.combout(\RAM2~439_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~439 .lut_mask = 16'hE6C4;
defparam \RAM2~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N6
fiftyfivenm_lcell_comb \idatas~151 (
// Equation(s):
// \idatas~151_combout  = (\always0~1_combout  & (\RAM1~429_combout )) # (!\always0~1_combout  & ((\RAM2~439_combout )))

	.dataa(gnd),
	.datab(\RAM1~429_combout ),
	.datac(\RAM2~439_combout ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\idatas~151_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~151 .lut_mask = 16'hCCF0;
defparam \idatas~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N4
fiftyfivenm_lcell_comb \idatas~152 (
// Equation(s):
// \idatas~152_combout  = (\idatas~150_combout ) # ((\uUartCon|reg_address [2] & (\uUartCon|reg_address [3] & \idatas~151_combout )))

	.dataa(\idatas~150_combout ),
	.datab(\uUartCon|reg_address [2]),
	.datac(\uUartCon|reg_address [3]),
	.datad(\idatas~151_combout ),
	.cin(gnd),
	.combout(\idatas~152_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~152 .lut_mask = 16'hEAAA;
defparam \idatas~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N5
dffeas \idatas[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\idatas~152_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\idatas~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(idatas[21]),
	.prn(vcc));
// synopsys translate_off
defparam \idatas[21] .is_wysiwyg = "true";
defparam \idatas[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N20
fiftyfivenm_lcell_comb \uUartCon|Selector33~0 (
// Equation(s):
// \uUartCon|Selector33~0_combout  = (\uUartCon|Equal2~0_combout  & ((idatas[21]))) # (!\uUartCon|Equal2~0_combout  & (\uUartCon|latchdata [21]))

	.dataa(\uUartCon|Equal2~0_combout ),
	.datab(\uUartCon|latchdata [21]),
	.datac(idatas[21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uUartCon|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector33~0 .lut_mask = 16'hE4E4;
defparam \uUartCon|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N21
dffeas \uUartCon|reg_datas[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector33~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|reg_datas[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|reg_datas [21]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|reg_datas[21] .is_wysiwyg = "true";
defparam \uUartCon|reg_datas[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N16
fiftyfivenm_lcell_comb \uUartCon|Selector101~0 (
// Equation(s):
// \uUartCon|Selector101~0_combout  = (\uUartCon|reg_datas [21] & (((!\uUartCon|latchdata [49]) # (!\uUartCon|latchdata [48])) # (!\uUartCon|Equal1~4_combout )))

	.dataa(\uUartCon|reg_datas [21]),
	.datab(\uUartCon|Equal1~4_combout ),
	.datac(\uUartCon|latchdata [48]),
	.datad(\uUartCon|latchdata [49]),
	.cin(gnd),
	.combout(\uUartCon|Selector101~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector101~0 .lut_mask = 16'h2AAA;
defparam \uUartCon|Selector101~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N17
dffeas \uUartCon|txdata[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector101~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|txdata[21]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|txdata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|txdata[21] .is_wysiwyg = "true";
defparam \uUartCon|txdata[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N0
fiftyfivenm_lcell_comb \uUartSrc|var_data~93 (
// Equation(s):
// \uUartSrc|var_data~93_combout  = (\uUartCon|txreq~q  & ((\uUartCon|txdata [21]))) # (!\uUartCon|txreq~q  & (\uUartSrc|var_data~33_q ))

	.dataa(\uUartSrc|var_data~33_q ),
	.datab(\uUartCon|txdata [21]),
	.datac(\uUartCon|txreq~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uUartSrc|var_data~93_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|var_data~93 .lut_mask = 16'hCACA;
defparam \uUartSrc|var_data~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N1
dffeas \uUartSrc|var_data~41 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|var_data~93_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|var_data~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|var_data~41 .is_wysiwyg = "true";
defparam \uUartSrc|var_data~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y13_N13
dffeas \RAM2~269 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~269 .is_wysiwyg = "true";
defparam \RAM2~269 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y13_N3
dffeas \RAM2~301 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~301 .is_wysiwyg = "true";
defparam \RAM2~301 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N12
fiftyfivenm_lcell_comb \idatas~118 (
// Equation(s):
// \idatas~118_combout  = (!\always0~1_combout  & ((\uUartCon|reg_address [0] & ((\RAM2~301_q ))) # (!\uUartCon|reg_address [0] & (\RAM2~269_q ))))

	.dataa(\always0~1_combout ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM2~269_q ),
	.datad(\RAM2~301_q ),
	.cin(gnd),
	.combout(\idatas~118_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~118 .lut_mask = 16'h5410;
defparam \idatas~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y16_N7
dffeas \RAM1~269 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~269 .is_wysiwyg = "true";
defparam \RAM1~269 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y16_N29
dffeas \RAM1~301 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~301 .is_wysiwyg = "true";
defparam \RAM1~301 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N6
fiftyfivenm_lcell_comb \idatas~119 (
// Equation(s):
// \idatas~119_combout  = (\always0~1_combout  & ((\uUartCon|reg_address [0] & ((\RAM1~301_q ))) # (!\uUartCon|reg_address [0] & (\RAM1~269_q ))))

	.dataa(\always0~1_combout ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~269_q ),
	.datad(\RAM1~301_q ),
	.cin(gnd),
	.combout(\idatas~119_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~119 .lut_mask = 16'hA820;
defparam \idatas~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N1
dffeas \RAM1~77 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~77 .is_wysiwyg = "true";
defparam \RAM1~77 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N11
dffeas \RAM1~109 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~331_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~109 .is_wysiwyg = "true";
defparam \RAM1~109 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N27
dffeas \RAM1~13 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~13 .is_wysiwyg = "true";
defparam \RAM1~13 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N17
dffeas \RAM1~45 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~329_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~45 .is_wysiwyg = "true";
defparam \RAM1~45 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N26
fiftyfivenm_lcell_comb \RAM1~406 (
// Equation(s):
// \RAM1~406_combout  = (\uUartCon|reg_address [1] & (\uUartCon|reg_address [0])) # (!\uUartCon|reg_address [1] & ((\uUartCon|reg_address [0] & ((\RAM1~45_q ))) # (!\uUartCon|reg_address [0] & (\RAM1~13_q ))))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~13_q ),
	.datad(\RAM1~45_q ),
	.cin(gnd),
	.combout(\RAM1~406_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~406 .lut_mask = 16'hDC98;
defparam \RAM1~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N10
fiftyfivenm_lcell_comb \RAM1~407 (
// Equation(s):
// \RAM1~407_combout  = (\uUartCon|reg_address [1] & ((\RAM1~406_combout  & ((\RAM1~109_q ))) # (!\RAM1~406_combout  & (\RAM1~77_q )))) # (!\uUartCon|reg_address [1] & (((\RAM1~406_combout ))))

	.dataa(\RAM1~77_q ),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM1~109_q ),
	.datad(\RAM1~406_combout ),
	.cin(gnd),
	.combout(\RAM1~407_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~407 .lut_mask = 16'hF388;
defparam \RAM1~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N5
dffeas \RAM2~77 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~77 .is_wysiwyg = "true";
defparam \RAM2~77 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y18_N7
dffeas \RAM2~109 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~109 .is_wysiwyg = "true";
defparam \RAM2~109 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N20
fiftyfivenm_lcell_comb \RAM2~45feeder (
// Equation(s):
// \RAM2~45feeder_combout  = \uUartCon|reg_datas [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_datas [13]),
	.cin(gnd),
	.combout(\RAM2~45feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~45feeder .lut_mask = 16'hFF00;
defparam \RAM2~45feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N21
dffeas \RAM2~45 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RAM2~45feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM2~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~45 .is_wysiwyg = "true";
defparam \RAM2~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N31
dffeas \RAM2~13 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~13 .is_wysiwyg = "true";
defparam \RAM2~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N30
fiftyfivenm_lcell_comb \RAM2~416 (
// Equation(s):
// \RAM2~416_combout  = (\uUartCon|reg_address [1] & (((\uUartCon|reg_address [0])))) # (!\uUartCon|reg_address [1] & ((\uUartCon|reg_address [0] & (\RAM2~45_q )) # (!\uUartCon|reg_address [0] & ((\RAM2~13_q )))))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\RAM2~45_q ),
	.datac(\RAM2~13_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM2~416_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~416 .lut_mask = 16'hEE50;
defparam \RAM2~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N6
fiftyfivenm_lcell_comb \RAM2~417 (
// Equation(s):
// \RAM2~417_combout  = (\uUartCon|reg_address [1] & ((\RAM2~416_combout  & ((\RAM2~109_q ))) # (!\RAM2~416_combout  & (\RAM2~77_q )))) # (!\uUartCon|reg_address [1] & (((\RAM2~416_combout ))))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\RAM2~77_q ),
	.datac(\RAM2~109_q ),
	.datad(\RAM2~416_combout ),
	.cin(gnd),
	.combout(\RAM2~417_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~417 .lut_mask = 16'hF588;
defparam \RAM2~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N0
fiftyfivenm_lcell_comb \idatas~117 (
// Equation(s):
// \idatas~117_combout  = (\idatas~0_combout  & ((\always0~1_combout  & (\RAM1~407_combout )) # (!\always0~1_combout  & ((\RAM2~417_combout )))))

	.dataa(\RAM1~407_combout ),
	.datab(\idatas~0_combout ),
	.datac(\RAM2~417_combout ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\idatas~117_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~117 .lut_mask = 16'h88C0;
defparam \idatas~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N14
fiftyfivenm_lcell_comb \idatas~120 (
// Equation(s):
// \idatas~120_combout  = (\idatas~117_combout ) # ((\idatas~2_combout  & ((\idatas~118_combout ) # (\idatas~119_combout ))))

	.dataa(\idatas~118_combout ),
	.datab(\idatas~119_combout ),
	.datac(\idatas~2_combout ),
	.datad(\idatas~117_combout ),
	.cin(gnd),
	.combout(\idatas~120_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~120 .lut_mask = 16'hFFE0;
defparam \idatas~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N5
dffeas \RAM1~205 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~205 .is_wysiwyg = "true";
defparam \RAM1~205 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N15
dffeas \RAM1~141 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~141 .is_wysiwyg = "true";
defparam \RAM1~141 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N14
fiftyfivenm_lcell_comb \RAM1~408 (
// Equation(s):
// \RAM1~408_combout  = (\uUartCon|reg_address [1] & ((\RAM1~205_q ) # ((\uUartCon|reg_address [0])))) # (!\uUartCon|reg_address [1] & (((\RAM1~141_q  & !\uUartCon|reg_address [0]))))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\RAM1~205_q ),
	.datac(\RAM1~141_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM1~408_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~408 .lut_mask = 16'hAAD8;
defparam \RAM1~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N1
dffeas \RAM1~173 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~173 .is_wysiwyg = "true";
defparam \RAM1~173 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N27
dffeas \RAM1~237 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~237 .is_wysiwyg = "true";
defparam \RAM1~237 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N26
fiftyfivenm_lcell_comb \RAM1~409 (
// Equation(s):
// \RAM1~409_combout  = (\RAM1~408_combout  & (((\RAM1~237_q ) # (!\uUartCon|reg_address [0])))) # (!\RAM1~408_combout  & (\RAM1~173_q  & ((\uUartCon|reg_address [0]))))

	.dataa(\RAM1~408_combout ),
	.datab(\RAM1~173_q ),
	.datac(\RAM1~237_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM1~409_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~409 .lut_mask = 16'hE4AA;
defparam \RAM1~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N9
dffeas \RAM2~173 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~173 .is_wysiwyg = "true";
defparam \RAM2~173 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N27
dffeas \RAM2~237 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~237 .is_wysiwyg = "true";
defparam \RAM2~237 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N3
dffeas \RAM2~141 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~141 .is_wysiwyg = "true";
defparam \RAM2~141 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N17
dffeas \RAM2~205 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~205 .is_wysiwyg = "true";
defparam \RAM2~205 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N2
fiftyfivenm_lcell_comb \RAM2~418 (
// Equation(s):
// \RAM2~418_combout  = (\uUartCon|reg_address [1] & ((\uUartCon|reg_address [0]) # ((\RAM2~205_q )))) # (!\uUartCon|reg_address [1] & (!\uUartCon|reg_address [0] & (\RAM2~141_q )))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM2~141_q ),
	.datad(\RAM2~205_q ),
	.cin(gnd),
	.combout(\RAM2~418_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~418 .lut_mask = 16'hBA98;
defparam \RAM2~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N26
fiftyfivenm_lcell_comb \RAM2~419 (
// Equation(s):
// \RAM2~419_combout  = (\uUartCon|reg_address [0] & ((\RAM2~418_combout  & ((\RAM2~237_q ))) # (!\RAM2~418_combout  & (\RAM2~173_q )))) # (!\uUartCon|reg_address [0] & (((\RAM2~418_combout ))))

	.dataa(\RAM2~173_q ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM2~237_q ),
	.datad(\RAM2~418_combout ),
	.cin(gnd),
	.combout(\RAM2~419_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~419 .lut_mask = 16'hF388;
defparam \RAM2~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N24
fiftyfivenm_lcell_comb \idatas~121 (
// Equation(s):
// \idatas~121_combout  = (\always0~1_combout  & (\RAM1~409_combout )) # (!\always0~1_combout  & ((\RAM2~419_combout )))

	.dataa(\RAM1~409_combout ),
	.datab(\RAM2~419_combout ),
	.datac(gnd),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\idatas~121_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~121 .lut_mask = 16'hAACC;
defparam \idatas~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N28
fiftyfivenm_lcell_comb \idatas~122 (
// Equation(s):
// \idatas~122_combout  = (\idatas~120_combout ) # ((\idatas~121_combout  & (\uUartCon|reg_address [2] & \uUartCon|reg_address [3])))

	.dataa(\idatas~120_combout ),
	.datab(\idatas~121_combout ),
	.datac(\uUartCon|reg_address [2]),
	.datad(\uUartCon|reg_address [3]),
	.cin(gnd),
	.combout(\idatas~122_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~122 .lut_mask = 16'hEAAA;
defparam \idatas~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N29
dffeas \idatas[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\idatas~122_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\idatas~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(idatas[13]),
	.prn(vcc));
// synopsys translate_off
defparam \idatas[13] .is_wysiwyg = "true";
defparam \idatas[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N24
fiftyfivenm_lcell_comb \uUartCon|Selector41~0 (
// Equation(s):
// \uUartCon|Selector41~0_combout  = (\uUartCon|Equal2~0_combout  & (idatas[13])) # (!\uUartCon|Equal2~0_combout  & ((\uUartCon|latchdata [13])))

	.dataa(idatas[13]),
	.datab(gnd),
	.datac(\uUartCon|Equal2~0_combout ),
	.datad(\uUartCon|latchdata [13]),
	.cin(gnd),
	.combout(\uUartCon|Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector41~0 .lut_mask = 16'hAFA0;
defparam \uUartCon|Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N25
dffeas \uUartCon|reg_datas[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector41~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|reg_datas[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|reg_datas [13]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|reg_datas[13] .is_wysiwyg = "true";
defparam \uUartCon|reg_datas[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N28
fiftyfivenm_lcell_comb \uUartCon|Selector109~0 (
// Equation(s):
// \uUartCon|Selector109~0_combout  = (\uUartCon|reg_datas [13] & (((!\uUartCon|latchdata [49]) # (!\uUartCon|latchdata [48])) # (!\uUartCon|Equal1~4_combout )))

	.dataa(\uUartCon|reg_datas [13]),
	.datab(\uUartCon|Equal1~4_combout ),
	.datac(\uUartCon|latchdata [48]),
	.datad(\uUartCon|latchdata [49]),
	.cin(gnd),
	.combout(\uUartCon|Selector109~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector109~0 .lut_mask = 16'h2AAA;
defparam \uUartCon|Selector109~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N29
dffeas \uUartCon|txdata[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector109~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|txdata[21]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|txdata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|txdata[13] .is_wysiwyg = "true";
defparam \uUartCon|txdata[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N12
fiftyfivenm_lcell_comb \uUartSrc|var_data~86 (
// Equation(s):
// \uUartSrc|var_data~86_combout  = (\uUartCon|txreq~q  & ((\uUartCon|txdata [13]))) # (!\uUartCon|txreq~q  & (\uUartSrc|var_data~41_q ))

	.dataa(gnd),
	.datab(\uUartSrc|var_data~41_q ),
	.datac(\uUartCon|txreq~q ),
	.datad(\uUartCon|txdata [13]),
	.cin(gnd),
	.combout(\uUartSrc|var_data~86_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|var_data~86 .lut_mask = 16'hFC0C;
defparam \uUartSrc|var_data~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N13
dffeas \uUartSrc|var_data~49 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|var_data~86_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|var_data~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|var_data~49 .is_wysiwyg = "true";
defparam \uUartSrc|var_data~49 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N28
fiftyfivenm_lcell_comb \RAM2~197feeder (
// Equation(s):
// \RAM2~197feeder_combout  = \uUartCon|reg_datas [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_datas [5]),
	.cin(gnd),
	.combout(\RAM2~197feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~197feeder .lut_mask = 16'hFF00;
defparam \RAM2~197feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N29
dffeas \RAM2~197 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RAM2~197feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM2~345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~197 .is_wysiwyg = "true";
defparam \RAM2~197 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N31
dffeas \RAM2~133 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~133 .is_wysiwyg = "true";
defparam \RAM2~133 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N30
fiftyfivenm_lcell_comb \RAM2~398 (
// Equation(s):
// \RAM2~398_combout  = (\uUartCon|reg_address [1] & ((\RAM2~197_q ) # ((\uUartCon|reg_address [0])))) # (!\uUartCon|reg_address [1] & (((\RAM2~133_q  & !\uUartCon|reg_address [0]))))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\RAM2~197_q ),
	.datac(\RAM2~133_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM2~398_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~398 .lut_mask = 16'hAAD8;
defparam \RAM2~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N23
dffeas \RAM2~229 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~229 .is_wysiwyg = "true";
defparam \RAM2~229 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y13_N17
dffeas \RAM2~165 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~165 .is_wysiwyg = "true";
defparam \RAM2~165 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N22
fiftyfivenm_lcell_comb \RAM2~399 (
// Equation(s):
// \RAM2~399_combout  = (\RAM2~398_combout  & (((\RAM2~229_q )) # (!\uUartCon|reg_address [0]))) # (!\RAM2~398_combout  & (\uUartCon|reg_address [0] & ((\RAM2~165_q ))))

	.dataa(\RAM2~398_combout ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM2~229_q ),
	.datad(\RAM2~165_q ),
	.cin(gnd),
	.combout(\RAM2~399_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~399 .lut_mask = 16'hE6A2;
defparam \RAM2~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N3
dffeas \RAM1~133 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~133 .is_wysiwyg = "true";
defparam \RAM1~133 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N17
dffeas \RAM1~197 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~197 .is_wysiwyg = "true";
defparam \RAM1~197 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N2
fiftyfivenm_lcell_comb \RAM1~388 (
// Equation(s):
// \RAM1~388_combout  = (\uUartCon|reg_address [1] & ((\uUartCon|reg_address [0]) # ((\RAM1~197_q )))) # (!\uUartCon|reg_address [1] & (!\uUartCon|reg_address [0] & (\RAM1~133_q )))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~133_q ),
	.datad(\RAM1~197_q ),
	.cin(gnd),
	.combout(\RAM1~388_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~388 .lut_mask = 16'hBA98;
defparam \RAM1~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N1
dffeas \RAM1~165 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~165 .is_wysiwyg = "true";
defparam \RAM1~165 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N31
dffeas \RAM1~229 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~229 .is_wysiwyg = "true";
defparam \RAM1~229 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N30
fiftyfivenm_lcell_comb \RAM1~389 (
// Equation(s):
// \RAM1~389_combout  = (\RAM1~388_combout  & (((\RAM1~229_q ) # (!\uUartCon|reg_address [0])))) # (!\RAM1~388_combout  & (\RAM1~165_q  & ((\uUartCon|reg_address [0]))))

	.dataa(\RAM1~388_combout ),
	.datab(\RAM1~165_q ),
	.datac(\RAM1~229_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM1~389_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~389 .lut_mask = 16'hE4AA;
defparam \RAM1~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N24
fiftyfivenm_lcell_comb \idatas~91 (
// Equation(s):
// \idatas~91_combout  = (\always0~1_combout  & ((\RAM1~389_combout ))) # (!\always0~1_combout  & (\RAM2~399_combout ))

	.dataa(\RAM2~399_combout ),
	.datab(\RAM1~389_combout ),
	.datac(gnd),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\idatas~91_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~91 .lut_mask = 16'hCCAA;
defparam \idatas~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y16_N27
dffeas \RAM1~261 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~261 .is_wysiwyg = "true";
defparam \RAM1~261 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y16_N17
dffeas \RAM1~293 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~293 .is_wysiwyg = "true";
defparam \RAM1~293 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N26
fiftyfivenm_lcell_comb \idatas~89 (
// Equation(s):
// \idatas~89_combout  = (\always0~1_combout  & ((\uUartCon|reg_address [0] & ((\RAM1~293_q ))) # (!\uUartCon|reg_address [0] & (\RAM1~261_q ))))

	.dataa(\always0~1_combout ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~261_q ),
	.datad(\RAM1~293_q ),
	.cin(gnd),
	.combout(\idatas~89_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~89 .lut_mask = 16'hA820;
defparam \idatas~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N9
dffeas \RAM2~5 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~5 .is_wysiwyg = "true";
defparam \RAM2~5 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N23
dffeas \RAM2~37 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~37 .is_wysiwyg = "true";
defparam \RAM2~37 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
fiftyfivenm_lcell_comb \RAM2~396 (
// Equation(s):
// \RAM2~396_combout  = (\uUartCon|reg_address [0] & ((\uUartCon|reg_address [1]) # ((\RAM2~37_q )))) # (!\uUartCon|reg_address [0] & (!\uUartCon|reg_address [1] & (\RAM2~5_q )))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM2~5_q ),
	.datad(\RAM2~37_q ),
	.cin(gnd),
	.combout(\RAM2~396_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~396 .lut_mask = 16'hBA98;
defparam \RAM2~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N19
dffeas \RAM2~101 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~101 .is_wysiwyg = "true";
defparam \RAM2~101 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N17
dffeas \RAM2~69 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~69 .is_wysiwyg = "true";
defparam \RAM2~69 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N18
fiftyfivenm_lcell_comb \RAM2~397 (
// Equation(s):
// \RAM2~397_combout  = (\RAM2~396_combout  & (((\RAM2~101_q )) # (!\uUartCon|reg_address [1]))) # (!\RAM2~396_combout  & (\uUartCon|reg_address [1] & ((\RAM2~69_q ))))

	.dataa(\RAM2~396_combout ),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM2~101_q ),
	.datad(\RAM2~69_q ),
	.cin(gnd),
	.combout(\RAM2~397_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~397 .lut_mask = 16'hE6A2;
defparam \RAM2~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N7
dffeas \RAM1~5 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~5 .is_wysiwyg = "true";
defparam \RAM1~5 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N29
dffeas \RAM1~37 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~329_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~37 .is_wysiwyg = "true";
defparam \RAM1~37 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N6
fiftyfivenm_lcell_comb \RAM1~386 (
// Equation(s):
// \RAM1~386_combout  = (\uUartCon|reg_address [1] & (\uUartCon|reg_address [0])) # (!\uUartCon|reg_address [1] & ((\uUartCon|reg_address [0] & ((\RAM1~37_q ))) # (!\uUartCon|reg_address [0] & (\RAM1~5_q ))))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~5_q ),
	.datad(\RAM1~37_q ),
	.cin(gnd),
	.combout(\RAM1~386_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~386 .lut_mask = 16'hDC98;
defparam \RAM1~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N3
dffeas \RAM1~69 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~69 .is_wysiwyg = "true";
defparam \RAM1~69 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N29
dffeas \RAM1~101 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~331_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~101 .is_wysiwyg = "true";
defparam \RAM1~101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N28
fiftyfivenm_lcell_comb \RAM1~387 (
// Equation(s):
// \RAM1~387_combout  = (\RAM1~386_combout  & (((\RAM1~101_q ) # (!\uUartCon|reg_address [1])))) # (!\RAM1~386_combout  & (\RAM1~69_q  & ((\uUartCon|reg_address [1]))))

	.dataa(\RAM1~386_combout ),
	.datab(\RAM1~69_q ),
	.datac(\RAM1~101_q ),
	.datad(\uUartCon|reg_address [1]),
	.cin(gnd),
	.combout(\RAM1~387_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~387 .lut_mask = 16'hE4AA;
defparam \RAM1~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N24
fiftyfivenm_lcell_comb \idatas~87 (
// Equation(s):
// \idatas~87_combout  = (\idatas~0_combout  & ((\always0~1_combout  & ((\RAM1~387_combout ))) # (!\always0~1_combout  & (\RAM2~397_combout ))))

	.dataa(\idatas~0_combout ),
	.datab(\RAM2~397_combout ),
	.datac(\always0~1_combout ),
	.datad(\RAM1~387_combout ),
	.cin(gnd),
	.combout(\idatas~87_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~87 .lut_mask = 16'hA808;
defparam \idatas~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N15
dffeas \RAM2~293 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~293 .is_wysiwyg = "true";
defparam \RAM2~293 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N9
dffeas \RAM2~261 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~261 .is_wysiwyg = "true";
defparam \RAM2~261 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N8
fiftyfivenm_lcell_comb \idatas~88 (
// Equation(s):
// \idatas~88_combout  = (!\always0~1_combout  & ((\uUartCon|reg_address [0] & (\RAM2~293_q )) # (!\uUartCon|reg_address [0] & ((\RAM2~261_q )))))

	.dataa(\RAM2~293_q ),
	.datab(\always0~1_combout ),
	.datac(\RAM2~261_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\idatas~88_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~88 .lut_mask = 16'h2230;
defparam \idatas~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N18
fiftyfivenm_lcell_comb \idatas~90 (
// Equation(s):
// \idatas~90_combout  = (\idatas~87_combout ) # ((\idatas~2_combout  & ((\idatas~89_combout ) # (\idatas~88_combout ))))

	.dataa(\idatas~89_combout ),
	.datab(\idatas~2_combout ),
	.datac(\idatas~87_combout ),
	.datad(\idatas~88_combout ),
	.cin(gnd),
	.combout(\idatas~90_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~90 .lut_mask = 16'hFCF8;
defparam \idatas~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N2
fiftyfivenm_lcell_comb \idatas~92 (
// Equation(s):
// \idatas~92_combout  = (\idatas~90_combout ) # ((\idatas~91_combout  & (\uUartCon|reg_address [2] & \uUartCon|reg_address [3])))

	.dataa(\idatas~91_combout ),
	.datab(\idatas~90_combout ),
	.datac(\uUartCon|reg_address [2]),
	.datad(\uUartCon|reg_address [3]),
	.cin(gnd),
	.combout(\idatas~92_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~92 .lut_mask = 16'hECCC;
defparam \idatas~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N3
dffeas \idatas[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\idatas~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\idatas~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(idatas[5]),
	.prn(vcc));
// synopsys translate_off
defparam \idatas[5] .is_wysiwyg = "true";
defparam \idatas[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N30
fiftyfivenm_lcell_comb \uUartCon|Selector49~0 (
// Equation(s):
// \uUartCon|Selector49~0_combout  = (\uUartCon|Equal2~0_combout  & (idatas[5])) # (!\uUartCon|Equal2~0_combout  & ((\uUartCon|latchdata [5])))

	.dataa(idatas[5]),
	.datab(gnd),
	.datac(\uUartCon|Equal2~0_combout ),
	.datad(\uUartCon|latchdata [5]),
	.cin(gnd),
	.combout(\uUartCon|Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector49~0 .lut_mask = 16'hAFA0;
defparam \uUartCon|Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N31
dffeas \uUartCon|reg_datas[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector49~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|reg_datas[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|reg_datas [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|reg_datas[5] .is_wysiwyg = "true";
defparam \uUartCon|reg_datas[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N0
fiftyfivenm_lcell_comb \uUartCon|Selector117~0 (
// Equation(s):
// \uUartCon|Selector117~0_combout  = (\uUartCon|reg_datas [5] & (((!\uUartCon|Equal1~4_combout ) # (!\uUartCon|latchdata [48])) # (!\uUartCon|latchdata [49])))

	.dataa(\uUartCon|latchdata [49]),
	.datab(\uUartCon|reg_datas [5]),
	.datac(\uUartCon|latchdata [48]),
	.datad(\uUartCon|Equal1~4_combout ),
	.cin(gnd),
	.combout(\uUartCon|Selector117~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector117~0 .lut_mask = 16'h4CCC;
defparam \uUartCon|Selector117~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N1
dffeas \uUartCon|txdata[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector117~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|txdata[21]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|txdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|txdata[5] .is_wysiwyg = "true";
defparam \uUartCon|txdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N8
fiftyfivenm_lcell_comb \uUartSrc|var_data~79 (
// Equation(s):
// \uUartSrc|var_data~79_combout  = (\uUartCon|txreq~q  & ((\uUartCon|txdata [5]))) # (!\uUartCon|txreq~q  & (\uUartSrc|var_data~49_q ))

	.dataa(\uUartSrc|var_data~49_q ),
	.datab(gnd),
	.datac(\uUartCon|txreq~q ),
	.datad(\uUartCon|txdata [5]),
	.cin(gnd),
	.combout(\uUartSrc|var_data~79_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|var_data~79 .lut_mask = 16'hFA0A;
defparam \uUartSrc|var_data~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N9
dffeas \uUartSrc|var_data~57 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|var_data~79_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|var_data~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|var_data~57 .is_wysiwyg = "true";
defparam \uUartSrc|var_data~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N1
dffeas \RAM1~303 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~303 .is_wysiwyg = "true";
defparam \RAM1~303 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N11
dffeas \RAM1~271 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~271 .is_wysiwyg = "true";
defparam \RAM1~271 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N10
fiftyfivenm_lcell_comb \idatas~161 (
// Equation(s):
// \idatas~161_combout  = (\always0~1_combout  & ((\uUartCon|reg_address [0] & (\RAM1~303_q )) # (!\uUartCon|reg_address [0] & ((\RAM1~271_q )))))

	.dataa(\always0~1_combout ),
	.datab(\RAM1~303_q ),
	.datac(\RAM1~271_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\idatas~161_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~161 .lut_mask = 16'h88A0;
defparam \idatas~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N8
fiftyfivenm_lcell_comb \RAM2~303feeder (
// Equation(s):
// \RAM2~303feeder_combout  = \uUartCon|reg_datas [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_datas [15]),
	.cin(gnd),
	.combout(\RAM2~303feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~303feeder .lut_mask = 16'hFF00;
defparam \RAM2~303feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N9
dffeas \RAM2~303 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RAM2~303feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM2~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~303 .is_wysiwyg = "true";
defparam \RAM2~303 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N29
dffeas \RAM2~271 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~271 .is_wysiwyg = "true";
defparam \RAM2~271 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N28
fiftyfivenm_lcell_comb \idatas~160 (
// Equation(s):
// \idatas~160_combout  = (!\always0~1_combout  & ((\uUartCon|reg_address [0] & (\RAM2~303_q )) # (!\uUartCon|reg_address [0] & ((\RAM2~271_q )))))

	.dataa(\always0~1_combout ),
	.datab(\RAM2~303_q ),
	.datac(\RAM2~271_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\idatas~160_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~160 .lut_mask = 16'h4450;
defparam \idatas~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N5
dffeas \RAM1~47 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~329_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~47 .is_wysiwyg = "true";
defparam \RAM1~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N31
dffeas \RAM1~15 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~15 .is_wysiwyg = "true";
defparam \RAM1~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N30
fiftyfivenm_lcell_comb \RAM1~434 (
// Equation(s):
// \RAM1~434_combout  = (\uUartCon|reg_address [0] & ((\RAM1~47_q ) # ((\uUartCon|reg_address [1])))) # (!\uUartCon|reg_address [0] & (((\RAM1~15_q  & !\uUartCon|reg_address [1]))))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\RAM1~47_q ),
	.datac(\RAM1~15_q ),
	.datad(\uUartCon|reg_address [1]),
	.cin(gnd),
	.combout(\RAM1~434_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~434 .lut_mask = 16'hAAD8;
defparam \RAM1~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N7
dffeas \RAM1~111 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~331_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~111 .is_wysiwyg = "true";
defparam \RAM1~111 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N21
dffeas \RAM1~79 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~79 .is_wysiwyg = "true";
defparam \RAM1~79 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N6
fiftyfivenm_lcell_comb \RAM1~435 (
// Equation(s):
// \RAM1~435_combout  = (\RAM1~434_combout  & (((\RAM1~111_q )) # (!\uUartCon|reg_address [1]))) # (!\RAM1~434_combout  & (\uUartCon|reg_address [1] & ((\RAM1~79_q ))))

	.dataa(\RAM1~434_combout ),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM1~111_q ),
	.datad(\RAM1~79_q ),
	.cin(gnd),
	.combout(\RAM1~435_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~435 .lut_mask = 16'hE6A2;
defparam \RAM1~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N16
fiftyfivenm_lcell_comb \RAM2~47feeder (
// Equation(s):
// \RAM2~47feeder_combout  = \uUartCon|reg_datas [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_datas [15]),
	.cin(gnd),
	.combout(\RAM2~47feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~47feeder .lut_mask = 16'hFF00;
defparam \RAM2~47feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N17
dffeas \RAM2~47 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RAM2~47feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM2~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~47 .is_wysiwyg = "true";
defparam \RAM2~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N19
dffeas \RAM2~15 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~15 .is_wysiwyg = "true";
defparam \RAM2~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N18
fiftyfivenm_lcell_comb \RAM2~444 (
// Equation(s):
// \RAM2~444_combout  = (\uUartCon|reg_address [0] & ((\RAM2~47_q ) # ((\uUartCon|reg_address [1])))) # (!\uUartCon|reg_address [0] & (((\RAM2~15_q  & !\uUartCon|reg_address [1]))))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\RAM2~47_q ),
	.datac(\RAM2~15_q ),
	.datad(\uUartCon|reg_address [1]),
	.cin(gnd),
	.combout(\RAM2~444_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~444 .lut_mask = 16'hAAD8;
defparam \RAM2~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N11
dffeas \RAM2~111 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~111 .is_wysiwyg = "true";
defparam \RAM2~111 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N25
dffeas \RAM2~79 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~79 .is_wysiwyg = "true";
defparam \RAM2~79 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N10
fiftyfivenm_lcell_comb \RAM2~445 (
// Equation(s):
// \RAM2~445_combout  = (\uUartCon|reg_address [1] & ((\RAM2~444_combout  & (\RAM2~111_q )) # (!\RAM2~444_combout  & ((\RAM2~79_q ))))) # (!\uUartCon|reg_address [1] & (\RAM2~444_combout ))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\RAM2~444_combout ),
	.datac(\RAM2~111_q ),
	.datad(\RAM2~79_q ),
	.cin(gnd),
	.combout(\RAM2~445_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~445 .lut_mask = 16'hE6C4;
defparam \RAM2~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N18
fiftyfivenm_lcell_comb \idatas~159 (
// Equation(s):
// \idatas~159_combout  = (\idatas~0_combout  & ((\always0~1_combout  & (\RAM1~435_combout )) # (!\always0~1_combout  & ((\RAM2~445_combout )))))

	.dataa(\RAM1~435_combout ),
	.datab(\RAM2~445_combout ),
	.datac(\idatas~0_combout ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\idatas~159_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~159 .lut_mask = 16'hA0C0;
defparam \idatas~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N14
fiftyfivenm_lcell_comb \idatas~162 (
// Equation(s):
// \idatas~162_combout  = (\idatas~159_combout ) # ((\idatas~2_combout  & ((\idatas~161_combout ) # (\idatas~160_combout ))))

	.dataa(\idatas~161_combout ),
	.datab(\idatas~160_combout ),
	.datac(\idatas~2_combout ),
	.datad(\idatas~159_combout ),
	.cin(gnd),
	.combout(\idatas~162_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~162 .lut_mask = 16'hFFE0;
defparam \idatas~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N7
dffeas \RAM1~175 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~175 .is_wysiwyg = "true";
defparam \RAM1~175 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N17
dffeas \RAM1~239 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~239 .is_wysiwyg = "true";
defparam \RAM1~239 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y18_N11
dffeas \RAM1~143 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~143 .is_wysiwyg = "true";
defparam \RAM1~143 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y18_N17
dffeas \RAM1~207 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~207 .is_wysiwyg = "true";
defparam \RAM1~207 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N10
fiftyfivenm_lcell_comb \RAM1~436 (
// Equation(s):
// \RAM1~436_combout  = (\uUartCon|reg_address [1] & ((\uUartCon|reg_address [0]) # ((\RAM1~207_q )))) # (!\uUartCon|reg_address [1] & (!\uUartCon|reg_address [0] & (\RAM1~143_q )))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~143_q ),
	.datad(\RAM1~207_q ),
	.cin(gnd),
	.combout(\RAM1~436_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~436 .lut_mask = 16'hBA98;
defparam \RAM1~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N16
fiftyfivenm_lcell_comb \RAM1~437 (
// Equation(s):
// \RAM1~437_combout  = (\uUartCon|reg_address [0] & ((\RAM1~436_combout  & ((\RAM1~239_q ))) # (!\RAM1~436_combout  & (\RAM1~175_q )))) # (!\uUartCon|reg_address [0] & (((\RAM1~436_combout ))))

	.dataa(\RAM1~175_q ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~239_q ),
	.datad(\RAM1~436_combout ),
	.cin(gnd),
	.combout(\RAM1~437_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~437 .lut_mask = 16'hF388;
defparam \RAM1~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N29
dffeas \RAM2~207 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~207 .is_wysiwyg = "true";
defparam \RAM2~207 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N31
dffeas \RAM2~143 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~143 .is_wysiwyg = "true";
defparam \RAM2~143 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N30
fiftyfivenm_lcell_comb \RAM2~446 (
// Equation(s):
// \RAM2~446_combout  = (\uUartCon|reg_address [1] & ((\RAM2~207_q ) # ((\uUartCon|reg_address [0])))) # (!\uUartCon|reg_address [1] & (((\RAM2~143_q  & !\uUartCon|reg_address [0]))))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\RAM2~207_q ),
	.datac(\RAM2~143_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM2~446_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~446 .lut_mask = 16'hAAD8;
defparam \RAM2~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N7
dffeas \RAM2~239 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~239 .is_wysiwyg = "true";
defparam \RAM2~239 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y15_N21
dffeas \RAM2~175 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~175 .is_wysiwyg = "true";
defparam \RAM2~175 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N6
fiftyfivenm_lcell_comb \RAM2~447 (
// Equation(s):
// \RAM2~447_combout  = (\uUartCon|reg_address [0] & ((\RAM2~446_combout  & (\RAM2~239_q )) # (!\RAM2~446_combout  & ((\RAM2~175_q ))))) # (!\uUartCon|reg_address [0] & (\RAM2~446_combout ))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\RAM2~446_combout ),
	.datac(\RAM2~239_q ),
	.datad(\RAM2~175_q ),
	.cin(gnd),
	.combout(\RAM2~447_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~447 .lut_mask = 16'hE6C4;
defparam \RAM2~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N0
fiftyfivenm_lcell_comb \idatas~163 (
// Equation(s):
// \idatas~163_combout  = (\always0~1_combout  & (\RAM1~437_combout )) # (!\always0~1_combout  & ((\RAM2~447_combout )))

	.dataa(gnd),
	.datab(\RAM1~437_combout ),
	.datac(\always0~1_combout ),
	.datad(\RAM2~447_combout ),
	.cin(gnd),
	.combout(\idatas~163_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~163 .lut_mask = 16'hCFC0;
defparam \idatas~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N2
fiftyfivenm_lcell_comb \idatas~164 (
// Equation(s):
// \idatas~164_combout  = (\idatas~162_combout ) # ((\uUartCon|reg_address [3] & (\uUartCon|reg_address [2] & \idatas~163_combout )))

	.dataa(\uUartCon|reg_address [3]),
	.datab(\idatas~162_combout ),
	.datac(\uUartCon|reg_address [2]),
	.datad(\idatas~163_combout ),
	.cin(gnd),
	.combout(\idatas~164_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~164 .lut_mask = 16'hECCC;
defparam \idatas~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N3
dffeas \idatas[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\idatas~164_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\idatas~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(idatas[15]),
	.prn(vcc));
// synopsys translate_off
defparam \idatas[15] .is_wysiwyg = "true";
defparam \idatas[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N30
fiftyfivenm_lcell_comb \uUartCon|Selector39~0 (
// Equation(s):
// \uUartCon|Selector39~0_combout  = (\uUartCon|Equal2~0_combout  & (idatas[15])) # (!\uUartCon|Equal2~0_combout  & ((\uUartCon|latchdata [15])))

	.dataa(idatas[15]),
	.datab(gnd),
	.datac(\uUartCon|latchdata [15]),
	.datad(\uUartCon|Equal2~0_combout ),
	.cin(gnd),
	.combout(\uUartCon|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector39~0 .lut_mask = 16'hAAF0;
defparam \uUartCon|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N31
dffeas \uUartCon|reg_datas[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector39~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|reg_datas[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|reg_datas [15]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|reg_datas[15] .is_wysiwyg = "true";
defparam \uUartCon|reg_datas[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N30
fiftyfivenm_lcell_comb \uUartCon|Selector107~0 (
// Equation(s):
// \uUartCon|Selector107~0_combout  = (\uUartCon|reg_datas [15] & (((!\uUartCon|Equal1~4_combout ) # (!\uUartCon|latchdata [48])) # (!\uUartCon|latchdata [49])))

	.dataa(\uUartCon|reg_datas [15]),
	.datab(\uUartCon|latchdata [49]),
	.datac(\uUartCon|latchdata [48]),
	.datad(\uUartCon|Equal1~4_combout ),
	.cin(gnd),
	.combout(\uUartCon|Selector107~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector107~0 .lut_mask = 16'h2AAA;
defparam \uUartCon|Selector107~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N31
dffeas \uUartCon|txdata[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector107~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|txdata[21]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|txdata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|txdata[15] .is_wysiwyg = "true";
defparam \uUartCon|txdata[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N29
dffeas \RAM1~191 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~191 .is_wysiwyg = "true";
defparam \RAM1~191 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N31
dffeas \RAM1~255 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~255 .is_wysiwyg = "true";
defparam \RAM1~255 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N7
dffeas \RAM1~159 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~159 .is_wysiwyg = "true";
defparam \RAM1~159 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N29
dffeas \RAM1~223 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~223 .is_wysiwyg = "true";
defparam \RAM1~223 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N6
fiftyfivenm_lcell_comb \RAM1~454 (
// Equation(s):
// \RAM1~454_combout  = (\uUartCon|reg_address [1] & ((\uUartCon|reg_address [0]) # ((\RAM1~223_q )))) # (!\uUartCon|reg_address [1] & (!\uUartCon|reg_address [0] & (\RAM1~159_q )))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~159_q ),
	.datad(\RAM1~223_q ),
	.cin(gnd),
	.combout(\RAM1~454_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~454 .lut_mask = 16'hBA98;
defparam \RAM1~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N30
fiftyfivenm_lcell_comb \RAM1~455 (
// Equation(s):
// \RAM1~455_combout  = (\uUartCon|reg_address [0] & ((\RAM1~454_combout  & ((\RAM1~255_q ))) # (!\RAM1~454_combout  & (\RAM1~191_q )))) # (!\uUartCon|reg_address [0] & (((\RAM1~454_combout ))))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\RAM1~191_q ),
	.datac(\RAM1~255_q ),
	.datad(\RAM1~454_combout ),
	.cin(gnd),
	.combout(\RAM1~455_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~455 .lut_mask = 16'hF588;
defparam \RAM1~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N15
dffeas \RAM1~31 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~31 .is_wysiwyg = "true";
defparam \RAM1~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N28
fiftyfivenm_lcell_comb \RAM1~63feeder (
// Equation(s):
// \RAM1~63feeder_combout  = \uUartCon|reg_datas [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_datas [31]),
	.cin(gnd),
	.combout(\RAM1~63feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~63feeder .lut_mask = 16'hFF00;
defparam \RAM1~63feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N29
dffeas \RAM1~63 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RAM1~63feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1~329_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~63 .is_wysiwyg = "true";
defparam \RAM1~63 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N14
fiftyfivenm_lcell_comb \RAM1~456 (
// Equation(s):
// \RAM1~456_combout  = (\uUartCon|reg_address [0] & ((\uUartCon|reg_address [1]) # ((\RAM1~63_q )))) # (!\uUartCon|reg_address [0] & (!\uUartCon|reg_address [1] & (\RAM1~31_q )))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM1~31_q ),
	.datad(\RAM1~63_q ),
	.cin(gnd),
	.combout(\RAM1~456_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~456 .lut_mask = 16'hBA98;
defparam \RAM1~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N31
dffeas \RAM1~127 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~331_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~127 .is_wysiwyg = "true";
defparam \RAM1~127 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N29
dffeas \RAM1~95 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~95 .is_wysiwyg = "true";
defparam \RAM1~95 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N30
fiftyfivenm_lcell_comb \RAM1~457 (
// Equation(s):
// \RAM1~457_combout  = (\RAM1~456_combout  & (((\RAM1~127_q )) # (!\uUartCon|reg_address [1]))) # (!\RAM1~456_combout  & (\uUartCon|reg_address [1] & ((\RAM1~95_q ))))

	.dataa(\RAM1~456_combout ),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM1~127_q ),
	.datad(\RAM1~95_q ),
	.cin(gnd),
	.combout(\RAM1~457_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~457 .lut_mask = 16'hE6A2;
defparam \RAM1~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N14
fiftyfivenm_lcell_comb \idatas[31]~192 (
// Equation(s):
// \idatas[31]~192_combout  = (\always0~2_combout  & ((\uUartCon|reg_address [2] & (\RAM1~455_combout )) # (!\uUartCon|reg_address [2] & ((\RAM1~457_combout )))))

	.dataa(\RAM1~455_combout ),
	.datab(\always0~2_combout ),
	.datac(\uUartCon|reg_address [2]),
	.datad(\RAM1~457_combout ),
	.cin(gnd),
	.combout(\idatas[31]~192_combout ),
	.cout());
// synopsys translate_off
defparam \idatas[31]~192 .lut_mask = 16'h8C80;
defparam \idatas[31]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N7
dffeas \RAM2~159 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~159 .is_wysiwyg = "true";
defparam \RAM2~159 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N29
dffeas \RAM2~223 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~223 .is_wysiwyg = "true";
defparam \RAM2~223 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N6
fiftyfivenm_lcell_comb \RAM2~464 (
// Equation(s):
// \RAM2~464_combout  = (\uUartCon|reg_address [0] & (\uUartCon|reg_address [1])) # (!\uUartCon|reg_address [0] & ((\uUartCon|reg_address [1] & ((\RAM2~223_q ))) # (!\uUartCon|reg_address [1] & (\RAM2~159_q ))))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM2~159_q ),
	.datad(\RAM2~223_q ),
	.cin(gnd),
	.combout(\RAM2~464_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~464 .lut_mask = 16'hDC98;
defparam \RAM2~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N7
dffeas \RAM2~255 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~255 .is_wysiwyg = "true";
defparam \RAM2~255 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N29
dffeas \RAM2~191 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~191 .is_wysiwyg = "true";
defparam \RAM2~191 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N6
fiftyfivenm_lcell_comb \RAM2~465 (
// Equation(s):
// \RAM2~465_combout  = (\RAM2~464_combout  & (((\RAM2~255_q )) # (!\uUartCon|reg_address [0]))) # (!\RAM2~464_combout  & (\uUartCon|reg_address [0] & ((\RAM2~191_q ))))

	.dataa(\RAM2~464_combout ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM2~255_q ),
	.datad(\RAM2~191_q ),
	.cin(gnd),
	.combout(\RAM2~465_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~465 .lut_mask = 16'hE6A2;
defparam \RAM2~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N15
dffeas \RAM2~31 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~31 .is_wysiwyg = "true";
defparam \RAM2~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N20
fiftyfivenm_lcell_comb \RAM2~63feeder (
// Equation(s):
// \RAM2~63feeder_combout  = \uUartCon|reg_datas [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_datas [31]),
	.cin(gnd),
	.combout(\RAM2~63feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~63feeder .lut_mask = 16'hFF00;
defparam \RAM2~63feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N21
dffeas \RAM2~63 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RAM2~63feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM2~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~63 .is_wysiwyg = "true";
defparam \RAM2~63 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N14
fiftyfivenm_lcell_comb \RAM2~466 (
// Equation(s):
// \RAM2~466_combout  = (\uUartCon|reg_address [0] & ((\uUartCon|reg_address [1]) # ((\RAM2~63_q )))) # (!\uUartCon|reg_address [0] & (!\uUartCon|reg_address [1] & (\RAM2~31_q )))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM2~31_q ),
	.datad(\RAM2~63_q ),
	.cin(gnd),
	.combout(\RAM2~466_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~466 .lut_mask = 16'hBA98;
defparam \RAM2~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N7
dffeas \RAM2~127 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~127 .is_wysiwyg = "true";
defparam \RAM2~127 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N21
dffeas \RAM2~95 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~95 .is_wysiwyg = "true";
defparam \RAM2~95 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N6
fiftyfivenm_lcell_comb \RAM2~467 (
// Equation(s):
// \RAM2~467_combout  = (\RAM2~466_combout  & (((\RAM2~127_q )) # (!\uUartCon|reg_address [1]))) # (!\RAM2~466_combout  & (\uUartCon|reg_address [1] & ((\RAM2~95_q ))))

	.dataa(\RAM2~466_combout ),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM2~127_q ),
	.datad(\RAM2~95_q ),
	.cin(gnd),
	.combout(\RAM2~467_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~467 .lut_mask = 16'hE6A2;
defparam \RAM2~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N24
fiftyfivenm_lcell_comb \idatas[31]~193 (
// Equation(s):
// \idatas[31]~193_combout  = (!\always0~1_combout  & ((\uUartCon|reg_address [2] & (\RAM2~465_combout )) # (!\uUartCon|reg_address [2] & ((\RAM2~467_combout )))))

	.dataa(\RAM2~465_combout ),
	.datab(\RAM2~467_combout ),
	.datac(\uUartCon|reg_address [2]),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\idatas[31]~193_combout ),
	.cout());
// synopsys translate_off
defparam \idatas[31]~193 .lut_mask = 16'h00AC;
defparam \idatas[31]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N26
fiftyfivenm_lcell_comb \idatas[31]~194 (
// Equation(s):
// \idatas[31]~194_combout  = (\uUartCon|reg_address [3] & (!\uUartCon|wreq~q  & ((\idatas[31]~192_combout ) # (\idatas[31]~193_combout ))))

	.dataa(\uUartCon|reg_address [3]),
	.datab(\uUartCon|wreq~q ),
	.datac(\idatas[31]~192_combout ),
	.datad(\idatas[31]~193_combout ),
	.cin(gnd),
	.combout(\idatas[31]~194_combout ),
	.cout());
// synopsys translate_off
defparam \idatas[31]~194 .lut_mask = 16'h2220;
defparam \idatas[31]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N1
dffeas \RAM2~319 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~319 .is_wysiwyg = "true";
defparam \RAM2~319 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N5
dffeas \RAM2~287 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~287_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~287 .is_wysiwyg = "true";
defparam \RAM2~287 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N4
fiftyfivenm_lcell_comb \idatas[31]~190 (
// Equation(s):
// \idatas[31]~190_combout  = (!\always0~1_combout  & ((\uUartCon|reg_address [0] & (\RAM2~319_q )) # (!\uUartCon|reg_address [0] & ((\RAM2~287_q )))))

	.dataa(\always0~1_combout ),
	.datab(\RAM2~319_q ),
	.datac(\RAM2~287_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\idatas[31]~190_combout ),
	.cout());
// synopsys translate_off
defparam \idatas[31]~190 .lut_mask = 16'h4450;
defparam \idatas[31]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N7
dffeas \RAM1~287 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~287_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~287 .is_wysiwyg = "true";
defparam \RAM1~287 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N21
dffeas \RAM1~319 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~319 .is_wysiwyg = "true";
defparam \RAM1~319 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N6
fiftyfivenm_lcell_comb \idatas[31]~189 (
// Equation(s):
// \idatas[31]~189_combout  = (\always0~2_combout  & ((\uUartCon|reg_address [0] & ((\RAM1~319_q ))) # (!\uUartCon|reg_address [0] & (\RAM1~287_q ))))

	.dataa(\always0~2_combout ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~287_q ),
	.datad(\RAM1~319_q ),
	.cin(gnd),
	.combout(\idatas[31]~189_combout ),
	.cout());
// synopsys translate_off
defparam \idatas[31]~189 .lut_mask = 16'hA820;
defparam \idatas[31]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N10
fiftyfivenm_lcell_comb \idatas[31]~191 (
// Equation(s):
// \idatas[31]~191_combout  = (!\uUartCon|wreq~q  & (\idatas~2_combout  & ((\idatas[31]~190_combout ) # (\idatas[31]~189_combout ))))

	.dataa(\uUartCon|wreq~q ),
	.datab(\idatas[31]~190_combout ),
	.datac(\idatas~2_combout ),
	.datad(\idatas[31]~189_combout ),
	.cin(gnd),
	.combout(\idatas[31]~191_combout ),
	.cout());
// synopsys translate_off
defparam \idatas[31]~191 .lut_mask = 16'h5040;
defparam \idatas[31]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
fiftyfivenm_lcell_comb \idatas[31]~195 (
// Equation(s):
// \idatas[31]~195_combout  = (\idatas[31]~194_combout ) # ((\idatas[31]~191_combout ) # ((!\idatas~8_combout  & idatas[31])))

	.dataa(\idatas[31]~194_combout ),
	.datab(\idatas~8_combout ),
	.datac(idatas[31]),
	.datad(\idatas[31]~191_combout ),
	.cin(gnd),
	.combout(\idatas[31]~195_combout ),
	.cout());
// synopsys translate_off
defparam \idatas[31]~195 .lut_mask = 16'hFFBA;
defparam \idatas[31]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N9
dffeas \idatas[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\idatas[31]~195_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(idatas[31]),
	.prn(vcc));
// synopsys translate_off
defparam \idatas[31] .is_wysiwyg = "true";
defparam \idatas[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N22
fiftyfivenm_lcell_comb \uUartCon|Selector23~0 (
// Equation(s):
// \uUartCon|Selector23~0_combout  = (\uUartCon|Equal2~0_combout  & ((idatas[31]))) # (!\uUartCon|Equal2~0_combout  & (\uUartCon|latchdata [31]))

	.dataa(gnd),
	.datab(\uUartCon|latchdata [31]),
	.datac(idatas[31]),
	.datad(\uUartCon|Equal2~0_combout ),
	.cin(gnd),
	.combout(\uUartCon|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector23~0 .lut_mask = 16'hF0CC;
defparam \uUartCon|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N23
dffeas \uUartCon|reg_datas[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|reg_datas[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|reg_datas [31]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|reg_datas[31] .is_wysiwyg = "true";
defparam \uUartCon|reg_datas[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N14
fiftyfivenm_lcell_comb \uUartCon|Selector91~0 (
// Equation(s):
// \uUartCon|Selector91~0_combout  = (\uUartCon|reg_datas [31] & (((!\uUartCon|latchdata [49]) # (!\uUartCon|latchdata [48])) # (!\uUartCon|Equal1~4_combout )))

	.dataa(\uUartCon|reg_datas [31]),
	.datab(\uUartCon|Equal1~4_combout ),
	.datac(\uUartCon|latchdata [48]),
	.datad(\uUartCon|latchdata [49]),
	.cin(gnd),
	.combout(\uUartCon|Selector91~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector91~0 .lut_mask = 16'h2AAA;
defparam \uUartCon|Selector91~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N15
dffeas \uUartCon|txdata[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector91~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|txdata[21]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|txdata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|txdata[31] .is_wysiwyg = "true";
defparam \uUartCon|txdata[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N6
fiftyfivenm_lcell_comb \uUartCon|txdata[47]~feeder (
// Equation(s):
// \uUartCon|txdata[47]~feeder_combout  = \uUartCon|reg_address [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_address [15]),
	.cin(gnd),
	.combout(\uUartCon|txdata[47]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|txdata[47]~feeder .lut_mask = 16'hFF00;
defparam \uUartCon|txdata[47]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N7
dffeas \uUartCon|txdata[47] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|txdata[47]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|txdata[39]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|txdata [47]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|txdata[47] .is_wysiwyg = "true";
defparam \uUartCon|txdata[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N26
fiftyfivenm_lcell_comb \uUartSrc|var_data~113 (
// Equation(s):
// \uUartSrc|var_data~113_combout  = (\uUartCon|txreq~q  & \uUartCon|txdata [47])

	.dataa(gnd),
	.datab(gnd),
	.datac(\uUartCon|txreq~q ),
	.datad(\uUartCon|txdata [47]),
	.cin(gnd),
	.combout(\uUartSrc|var_data~113_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|var_data~113 .lut_mask = 16'hF000;
defparam \uUartSrc|var_data~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N27
dffeas \uUartSrc|var_data~15 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|var_data~113_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|var_data~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|var_data~15 .is_wysiwyg = "true";
defparam \uUartSrc|var_data~15 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y20_N25
dffeas \uUartCon|txdata[39] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_address [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uUartCon|txdata[39]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|txdata [39]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|txdata[39] .is_wysiwyg = "true";
defparam \uUartCon|txdata[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N2
fiftyfivenm_lcell_comb \uUartSrc|var_data~111 (
// Equation(s):
// \uUartSrc|var_data~111_combout  = (\uUartCon|txreq~q  & ((\uUartCon|txdata [39]))) # (!\uUartCon|txreq~q  & (\uUartSrc|var_data~15_q ))

	.dataa(\uUartSrc|var_data~15_q ),
	.datab(gnd),
	.datac(\uUartCon|txreq~q ),
	.datad(\uUartCon|txdata [39]),
	.cin(gnd),
	.combout(\uUartSrc|var_data~111_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|var_data~111 .lut_mask = 16'hFA0A;
defparam \uUartSrc|var_data~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N3
dffeas \uUartSrc|var_data~23 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|var_data~111_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|var_data~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|var_data~23 .is_wysiwyg = "true";
defparam \uUartSrc|var_data~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N14
fiftyfivenm_lcell_comb \uUartSrc|var_data~108 (
// Equation(s):
// \uUartSrc|var_data~108_combout  = (\uUartCon|txreq~q  & (\uUartCon|txdata [31])) # (!\uUartCon|txreq~q  & ((\uUartSrc|var_data~23_q )))

	.dataa(gnd),
	.datab(\uUartCon|txreq~q ),
	.datac(\uUartCon|txdata [31]),
	.datad(\uUartSrc|var_data~23_q ),
	.cin(gnd),
	.combout(\uUartSrc|var_data~108_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|var_data~108 .lut_mask = 16'hF3C0;
defparam \uUartSrc|var_data~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N15
dffeas \uUartSrc|var_data~31 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|var_data~108_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|var_data~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|var_data~31 .is_wysiwyg = "true";
defparam \uUartSrc|var_data~31 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N17
dffeas \RAM2~215 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~215 .is_wysiwyg = "true";
defparam \RAM2~215 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N19
dffeas \RAM2~151 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~151 .is_wysiwyg = "true";
defparam \RAM2~151 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N18
fiftyfivenm_lcell_comb \RAM2~458 (
// Equation(s):
// \RAM2~458_combout  = (\uUartCon|reg_address [1] & ((\RAM2~215_q ) # ((\uUartCon|reg_address [0])))) # (!\uUartCon|reg_address [1] & (((\RAM2~151_q  & !\uUartCon|reg_address [0]))))

	.dataa(\RAM2~215_q ),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM2~151_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM2~458_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~458 .lut_mask = 16'hCCB8;
defparam \RAM2~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N1
dffeas \RAM2~183 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~183 .is_wysiwyg = "true";
defparam \RAM2~183 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y15_N3
dffeas \RAM2~247 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~247 .is_wysiwyg = "true";
defparam \RAM2~247 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N2
fiftyfivenm_lcell_comb \RAM2~459 (
// Equation(s):
// \RAM2~459_combout  = (\RAM2~458_combout  & (((\RAM2~247_q ) # (!\uUartCon|reg_address [0])))) # (!\RAM2~458_combout  & (\RAM2~183_q  & ((\uUartCon|reg_address [0]))))

	.dataa(\RAM2~458_combout ),
	.datab(\RAM2~183_q ),
	.datac(\RAM2~247_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM2~459_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~459 .lut_mask = 16'hE4AA;
defparam \RAM2~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N3
dffeas \RAM1~151 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~151 .is_wysiwyg = "true";
defparam \RAM1~151 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y18_N25
dffeas \RAM1~215 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~215 .is_wysiwyg = "true";
defparam \RAM1~215 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N2
fiftyfivenm_lcell_comb \RAM1~448 (
// Equation(s):
// \RAM1~448_combout  = (\uUartCon|reg_address [1] & ((\uUartCon|reg_address [0]) # ((\RAM1~215_q )))) # (!\uUartCon|reg_address [1] & (!\uUartCon|reg_address [0] & (\RAM1~151_q )))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~151_q ),
	.datad(\RAM1~215_q ),
	.cin(gnd),
	.combout(\RAM1~448_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~448 .lut_mask = 16'hBA98;
defparam \RAM1~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N5
dffeas \RAM1~183 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~183 .is_wysiwyg = "true";
defparam \RAM1~183 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N11
dffeas \RAM1~247 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~247 .is_wysiwyg = "true";
defparam \RAM1~247 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N10
fiftyfivenm_lcell_comb \RAM1~449 (
// Equation(s):
// \RAM1~449_combout  = (\RAM1~448_combout  & (((\RAM1~247_q ) # (!\uUartCon|reg_address [0])))) # (!\RAM1~448_combout  & (\RAM1~183_q  & ((\uUartCon|reg_address [0]))))

	.dataa(\RAM1~448_combout ),
	.datab(\RAM1~183_q ),
	.datac(\RAM1~247_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM1~449_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~449 .lut_mask = 16'hE4AA;
defparam \RAM1~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N14
fiftyfivenm_lcell_comb \idatas~181 (
// Equation(s):
// \idatas~181_combout  = (\always0~1_combout  & ((\RAM1~449_combout ))) # (!\always0~1_combout  & (\RAM2~459_combout ))

	.dataa(\always0~1_combout ),
	.datab(\RAM2~459_combout ),
	.datac(gnd),
	.datad(\RAM1~449_combout ),
	.cin(gnd),
	.combout(\idatas~181_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~181 .lut_mask = 16'hEE44;
defparam \idatas~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N31
dffeas \RAM1~279 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~279 .is_wysiwyg = "true";
defparam \RAM1~279 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N29
dffeas \RAM1~311 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~311 .is_wysiwyg = "true";
defparam \RAM1~311 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
fiftyfivenm_lcell_comb \idatas~179 (
// Equation(s):
// \idatas~179_combout  = (\always0~1_combout  & ((\uUartCon|reg_address [0] & ((\RAM1~311_q ))) # (!\uUartCon|reg_address [0] & (\RAM1~279_q ))))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\always0~1_combout ),
	.datac(\RAM1~279_q ),
	.datad(\RAM1~311_q ),
	.cin(gnd),
	.combout(\idatas~179_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~179 .lut_mask = 16'hC840;
defparam \idatas~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N7
dffeas \RAM2~311 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~311 .is_wysiwyg = "true";
defparam \RAM2~311 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N17
dffeas \RAM2~279 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~279 .is_wysiwyg = "true";
defparam \RAM2~279 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N16
fiftyfivenm_lcell_comb \idatas~178 (
// Equation(s):
// \idatas~178_combout  = (!\always0~1_combout  & ((\uUartCon|reg_address [0] & (\RAM2~311_q )) # (!\uUartCon|reg_address [0] & ((\RAM2~279_q )))))

	.dataa(\RAM2~311_q ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM2~279_q ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\idatas~178_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~178 .lut_mask = 16'h00B8;
defparam \idatas~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N5
dffeas \RAM2~55 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~55 .is_wysiwyg = "true";
defparam \RAM2~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N7
dffeas \RAM2~23 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~23 .is_wysiwyg = "true";
defparam \RAM2~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N6
fiftyfivenm_lcell_comb \RAM2~456 (
// Equation(s):
// \RAM2~456_combout  = (\uUartCon|reg_address [1] & (((\uUartCon|reg_address [0])))) # (!\uUartCon|reg_address [1] & ((\uUartCon|reg_address [0] & (\RAM2~55_q )) # (!\uUartCon|reg_address [0] & ((\RAM2~23_q )))))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\RAM2~55_q ),
	.datac(\RAM2~23_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM2~456_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~456 .lut_mask = 16'hEE50;
defparam \RAM2~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N5
dffeas \RAM2~87 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~87 .is_wysiwyg = "true";
defparam \RAM2~87 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N31
dffeas \RAM2~119 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~119 .is_wysiwyg = "true";
defparam \RAM2~119 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N30
fiftyfivenm_lcell_comb \RAM2~457 (
// Equation(s):
// \RAM2~457_combout  = (\RAM2~456_combout  & (((\RAM2~119_q ) # (!\uUartCon|reg_address [1])))) # (!\RAM2~456_combout  & (\RAM2~87_q  & ((\uUartCon|reg_address [1]))))

	.dataa(\RAM2~456_combout ),
	.datab(\RAM2~87_q ),
	.datac(\RAM2~119_q ),
	.datad(\uUartCon|reg_address [1]),
	.cin(gnd),
	.combout(\RAM2~457_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~457 .lut_mask = 16'hE4AA;
defparam \RAM2~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N9
dffeas \RAM1~55 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~329_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~55 .is_wysiwyg = "true";
defparam \RAM1~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N27
dffeas \RAM1~23 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~23 .is_wysiwyg = "true";
defparam \RAM1~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N26
fiftyfivenm_lcell_comb \RAM1~446 (
// Equation(s):
// \RAM1~446_combout  = (\uUartCon|reg_address [0] & ((\RAM1~55_q ) # ((\uUartCon|reg_address [1])))) # (!\uUartCon|reg_address [0] & (((\RAM1~23_q  & !\uUartCon|reg_address [1]))))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\RAM1~55_q ),
	.datac(\RAM1~23_q ),
	.datad(\uUartCon|reg_address [1]),
	.cin(gnd),
	.combout(\RAM1~446_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~446 .lut_mask = 16'hAAD8;
defparam \RAM1~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N19
dffeas \RAM1~119 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~331_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~119 .is_wysiwyg = "true";
defparam \RAM1~119 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N1
dffeas \RAM1~87 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~87 .is_wysiwyg = "true";
defparam \RAM1~87 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N18
fiftyfivenm_lcell_comb \RAM1~447 (
// Equation(s):
// \RAM1~447_combout  = (\RAM1~446_combout  & (((\RAM1~119_q )) # (!\uUartCon|reg_address [1]))) # (!\RAM1~446_combout  & (\uUartCon|reg_address [1] & ((\RAM1~87_q ))))

	.dataa(\RAM1~446_combout ),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM1~119_q ),
	.datad(\RAM1~87_q ),
	.cin(gnd),
	.combout(\RAM1~447_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~447 .lut_mask = 16'hE6A2;
defparam \RAM1~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N18
fiftyfivenm_lcell_comb \idatas~177 (
// Equation(s):
// \idatas~177_combout  = (\idatas~0_combout  & ((\always0~1_combout  & ((\RAM1~447_combout ))) # (!\always0~1_combout  & (\RAM2~457_combout ))))

	.dataa(\always0~1_combout ),
	.datab(\idatas~0_combout ),
	.datac(\RAM2~457_combout ),
	.datad(\RAM1~447_combout ),
	.cin(gnd),
	.combout(\idatas~177_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~177 .lut_mask = 16'hC840;
defparam \idatas~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N12
fiftyfivenm_lcell_comb \idatas~180 (
// Equation(s):
// \idatas~180_combout  = (\idatas~177_combout ) # ((\idatas~2_combout  & ((\idatas~179_combout ) # (\idatas~178_combout ))))

	.dataa(\idatas~179_combout ),
	.datab(\idatas~2_combout ),
	.datac(\idatas~178_combout ),
	.datad(\idatas~177_combout ),
	.cin(gnd),
	.combout(\idatas~180_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~180 .lut_mask = 16'hFFC8;
defparam \idatas~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N8
fiftyfivenm_lcell_comb \idatas~182 (
// Equation(s):
// \idatas~182_combout  = (\idatas~180_combout ) # ((\uUartCon|reg_address [3] & (\idatas~181_combout  & \uUartCon|reg_address [2])))

	.dataa(\uUartCon|reg_address [3]),
	.datab(\idatas~181_combout ),
	.datac(\uUartCon|reg_address [2]),
	.datad(\idatas~180_combout ),
	.cin(gnd),
	.combout(\idatas~182_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~182 .lut_mask = 16'hFF80;
defparam \idatas~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N9
dffeas \idatas[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\idatas~182_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\idatas~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(idatas[23]),
	.prn(vcc));
// synopsys translate_off
defparam \idatas[23] .is_wysiwyg = "true";
defparam \idatas[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N28
fiftyfivenm_lcell_comb \uUartCon|Selector31~0 (
// Equation(s):
// \uUartCon|Selector31~0_combout  = (\uUartCon|Equal2~0_combout  & ((idatas[23]))) # (!\uUartCon|Equal2~0_combout  & (\uUartCon|latchdata [23]))

	.dataa(\uUartCon|Equal2~0_combout ),
	.datab(\uUartCon|latchdata [23]),
	.datac(idatas[23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uUartCon|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector31~0 .lut_mask = 16'hE4E4;
defparam \uUartCon|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N29
dffeas \uUartCon|reg_datas[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|reg_datas[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|reg_datas [23]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|reg_datas[23] .is_wysiwyg = "true";
defparam \uUartCon|reg_datas[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N28
fiftyfivenm_lcell_comb \uUartCon|Selector99~0 (
// Equation(s):
// \uUartCon|Selector99~0_combout  = (\uUartCon|reg_datas [23] & (((!\uUartCon|Equal1~4_combout ) # (!\uUartCon|latchdata [49])) # (!\uUartCon|latchdata [48])))

	.dataa(\uUartCon|latchdata [48]),
	.datab(\uUartCon|latchdata [49]),
	.datac(\uUartCon|reg_datas [23]),
	.datad(\uUartCon|Equal1~4_combout ),
	.cin(gnd),
	.combout(\uUartCon|Selector99~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector99~0 .lut_mask = 16'h70F0;
defparam \uUartCon|Selector99~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N29
dffeas \uUartCon|txdata[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector99~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|txdata[21]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|txdata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|txdata[23] .is_wysiwyg = "true";
defparam \uUartCon|txdata[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N0
fiftyfivenm_lcell_comb \uUartSrc|var_data~104 (
// Equation(s):
// \uUartSrc|var_data~104_combout  = (\uUartCon|txreq~q  & ((\uUartCon|txdata [23]))) # (!\uUartCon|txreq~q  & (\uUartSrc|var_data~31_q ))

	.dataa(gnd),
	.datab(\uUartCon|txreq~q ),
	.datac(\uUartSrc|var_data~31_q ),
	.datad(\uUartCon|txdata [23]),
	.cin(gnd),
	.combout(\uUartSrc|var_data~104_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|var_data~104 .lut_mask = 16'hFC30;
defparam \uUartSrc|var_data~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N1
dffeas \uUartSrc|var_data~39 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|var_data~104_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|var_data~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|var_data~39 .is_wysiwyg = "true";
defparam \uUartSrc|var_data~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N10
fiftyfivenm_lcell_comb \uUartSrc|var_data~98 (
// Equation(s):
// \uUartSrc|var_data~98_combout  = (\uUartCon|txreq~q  & (\uUartCon|txdata [15])) # (!\uUartCon|txreq~q  & ((\uUartSrc|var_data~39_q )))

	.dataa(gnd),
	.datab(\uUartCon|txreq~q ),
	.datac(\uUartCon|txdata [15]),
	.datad(\uUartSrc|var_data~39_q ),
	.cin(gnd),
	.combout(\uUartSrc|var_data~98_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|var_data~98 .lut_mask = 16'hF3C0;
defparam \uUartSrc|var_data~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N11
dffeas \uUartSrc|var_data~47 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|var_data~98_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|var_data~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|var_data~47 .is_wysiwyg = "true";
defparam \uUartSrc|var_data~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N7
dffeas \RAM2~135 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~135 .is_wysiwyg = "true";
defparam \RAM2~135 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N21
dffeas \RAM2~199 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~199 .is_wysiwyg = "true";
defparam \RAM2~199 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N6
fiftyfivenm_lcell_comb \RAM2~430 (
// Equation(s):
// \RAM2~430_combout  = (\uUartCon|reg_address [1] & ((\uUartCon|reg_address [0]) # ((\RAM2~199_q )))) # (!\uUartCon|reg_address [1] & (!\uUartCon|reg_address [0] & (\RAM2~135_q )))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM2~135_q ),
	.datad(\RAM2~199_q ),
	.cin(gnd),
	.combout(\RAM2~430_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~430 .lut_mask = 16'hBA98;
defparam \RAM2~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N5
dffeas \RAM2~167 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~167 .is_wysiwyg = "true";
defparam \RAM2~167 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N7
dffeas \RAM2~231 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~231 .is_wysiwyg = "true";
defparam \RAM2~231 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N6
fiftyfivenm_lcell_comb \RAM2~431 (
// Equation(s):
// \RAM2~431_combout  = (\RAM2~430_combout  & (((\RAM2~231_q ) # (!\uUartCon|reg_address [0])))) # (!\RAM2~430_combout  & (\RAM2~167_q  & ((\uUartCon|reg_address [0]))))

	.dataa(\RAM2~430_combout ),
	.datab(\RAM2~167_q ),
	.datac(\RAM2~231_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM2~431_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~431 .lut_mask = 16'hE4AA;
defparam \RAM2~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N9
dffeas \RAM1~199 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~199 .is_wysiwyg = "true";
defparam \RAM1~199 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y18_N19
dffeas \RAM1~135 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~135 .is_wysiwyg = "true";
defparam \RAM1~135 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N18
fiftyfivenm_lcell_comb \RAM1~420 (
// Equation(s):
// \RAM1~420_combout  = (\uUartCon|reg_address [0] & (((\uUartCon|reg_address [1])))) # (!\uUartCon|reg_address [0] & ((\uUartCon|reg_address [1] & (\RAM1~199_q )) # (!\uUartCon|reg_address [1] & ((\RAM1~135_q )))))

	.dataa(\RAM1~199_q ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~135_q ),
	.datad(\uUartCon|reg_address [1]),
	.cin(gnd),
	.combout(\RAM1~420_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~420 .lut_mask = 16'hEE30;
defparam \RAM1~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N4
fiftyfivenm_lcell_comb \RAM1~167feeder (
// Equation(s):
// \RAM1~167feeder_combout  = \uUartCon|reg_datas [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_datas [7]),
	.cin(gnd),
	.combout(\RAM1~167feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~167feeder .lut_mask = 16'hFF00;
defparam \RAM1~167feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N5
dffeas \RAM1~167 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RAM1~167feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~167 .is_wysiwyg = "true";
defparam \RAM1~167 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N23
dffeas \RAM1~231 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~231 .is_wysiwyg = "true";
defparam \RAM1~231 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N22
fiftyfivenm_lcell_comb \RAM1~421 (
// Equation(s):
// \RAM1~421_combout  = (\RAM1~420_combout  & (((\RAM1~231_q ) # (!\uUartCon|reg_address [0])))) # (!\RAM1~420_combout  & (\RAM1~167_q  & ((\uUartCon|reg_address [0]))))

	.dataa(\RAM1~420_combout ),
	.datab(\RAM1~167_q ),
	.datac(\RAM1~231_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM1~421_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~421 .lut_mask = 16'hE4AA;
defparam \RAM1~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N16
fiftyfivenm_lcell_comb \idatas~139 (
// Equation(s):
// \idatas~139_combout  = (\always0~1_combout  & ((\RAM1~421_combout ))) # (!\always0~1_combout  & (\RAM2~431_combout ))

	.dataa(\RAM2~431_combout ),
	.datab(\RAM1~421_combout ),
	.datac(gnd),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\idatas~139_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~139 .lut_mask = 16'hCCAA;
defparam \idatas~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N9
dffeas \RAM1~295 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~295 .is_wysiwyg = "true";
defparam \RAM1~295 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N19
dffeas \RAM1~263 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~263 .is_wysiwyg = "true";
defparam \RAM1~263 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N18
fiftyfivenm_lcell_comb \idatas~137 (
// Equation(s):
// \idatas~137_combout  = (\always0~1_combout  & ((\uUartCon|reg_address [0] & (\RAM1~295_q )) # (!\uUartCon|reg_address [0] & ((\RAM1~263_q )))))

	.dataa(\always0~1_combout ),
	.datab(\RAM1~295_q ),
	.datac(\RAM1~263_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\idatas~137_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~137 .lut_mask = 16'h88A0;
defparam \idatas~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N1
dffeas \RAM2~71 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~71 .is_wysiwyg = "true";
defparam \RAM2~71 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y18_N19
dffeas \RAM2~103 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~103 .is_wysiwyg = "true";
defparam \RAM2~103 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N17
dffeas \RAM2~39 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~39 .is_wysiwyg = "true";
defparam \RAM2~39 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N3
dffeas \RAM2~7 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~7 .is_wysiwyg = "true";
defparam \RAM2~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N2
fiftyfivenm_lcell_comb \RAM2~428 (
// Equation(s):
// \RAM2~428_combout  = (\uUartCon|reg_address [1] & (((\uUartCon|reg_address [0])))) # (!\uUartCon|reg_address [1] & ((\uUartCon|reg_address [0] & (\RAM2~39_q )) # (!\uUartCon|reg_address [0] & ((\RAM2~7_q )))))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\RAM2~39_q ),
	.datac(\RAM2~7_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM2~428_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~428 .lut_mask = 16'hEE50;
defparam \RAM2~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N18
fiftyfivenm_lcell_comb \RAM2~429 (
// Equation(s):
// \RAM2~429_combout  = (\uUartCon|reg_address [1] & ((\RAM2~428_combout  & ((\RAM2~103_q ))) # (!\RAM2~428_combout  & (\RAM2~71_q )))) # (!\uUartCon|reg_address [1] & (((\RAM2~428_combout ))))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\RAM2~71_q ),
	.datac(\RAM2~103_q ),
	.datad(\RAM2~428_combout ),
	.cin(gnd),
	.combout(\RAM2~429_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~429 .lut_mask = 16'hF588;
defparam \RAM2~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N13
dffeas \RAM1~71 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~71 .is_wysiwyg = "true";
defparam \RAM1~71 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N31
dffeas \RAM1~103 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~331_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~103 .is_wysiwyg = "true";
defparam \RAM1~103 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N7
dffeas \RAM1~7 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~7 .is_wysiwyg = "true";
defparam \RAM1~7 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N29
dffeas \RAM1~39 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~329_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~39 .is_wysiwyg = "true";
defparam \RAM1~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N6
fiftyfivenm_lcell_comb \RAM1~418 (
// Equation(s):
// \RAM1~418_combout  = (\uUartCon|reg_address [1] & (\uUartCon|reg_address [0])) # (!\uUartCon|reg_address [1] & ((\uUartCon|reg_address [0] & ((\RAM1~39_q ))) # (!\uUartCon|reg_address [0] & (\RAM1~7_q ))))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~7_q ),
	.datad(\RAM1~39_q ),
	.cin(gnd),
	.combout(\RAM1~418_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~418 .lut_mask = 16'hDC98;
defparam \RAM1~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N30
fiftyfivenm_lcell_comb \RAM1~419 (
// Equation(s):
// \RAM1~419_combout  = (\uUartCon|reg_address [1] & ((\RAM1~418_combout  & ((\RAM1~103_q ))) # (!\RAM1~418_combout  & (\RAM1~71_q )))) # (!\uUartCon|reg_address [1] & (((\RAM1~418_combout ))))

	.dataa(\RAM1~71_q ),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM1~103_q ),
	.datad(\RAM1~418_combout ),
	.cin(gnd),
	.combout(\RAM1~419_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~419 .lut_mask = 16'hF388;
defparam \RAM1~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N20
fiftyfivenm_lcell_comb \idatas~135 (
// Equation(s):
// \idatas~135_combout  = (\idatas~0_combout  & ((\always0~1_combout  & ((\RAM1~419_combout ))) # (!\always0~1_combout  & (\RAM2~429_combout ))))

	.dataa(\idatas~0_combout ),
	.datab(\RAM2~429_combout ),
	.datac(\always0~1_combout ),
	.datad(\RAM1~419_combout ),
	.cin(gnd),
	.combout(\idatas~135_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~135 .lut_mask = 16'hA808;
defparam \idatas~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N12
fiftyfivenm_lcell_comb \RAM2~295feeder (
// Equation(s):
// \RAM2~295feeder_combout  = \uUartCon|reg_datas [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_datas [7]),
	.cin(gnd),
	.combout(\RAM2~295feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~295feeder .lut_mask = 16'hFF00;
defparam \RAM2~295feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N13
dffeas \RAM2~295 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RAM2~295feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM2~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~295 .is_wysiwyg = "true";
defparam \RAM2~295 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N7
dffeas \RAM2~263 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~263 .is_wysiwyg = "true";
defparam \RAM2~263 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N6
fiftyfivenm_lcell_comb \idatas~136 (
// Equation(s):
// \idatas~136_combout  = (!\always0~1_combout  & ((\uUartCon|reg_address [0] & (\RAM2~295_q )) # (!\uUartCon|reg_address [0] & ((\RAM2~263_q )))))

	.dataa(\RAM2~295_q ),
	.datab(\always0~1_combout ),
	.datac(\RAM2~263_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\idatas~136_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~136 .lut_mask = 16'h2230;
defparam \idatas~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N16
fiftyfivenm_lcell_comb \idatas~138 (
// Equation(s):
// \idatas~138_combout  = (\idatas~135_combout ) # ((\idatas~2_combout  & ((\idatas~137_combout ) # (\idatas~136_combout ))))

	.dataa(\idatas~137_combout ),
	.datab(\idatas~135_combout ),
	.datac(\idatas~2_combout ),
	.datad(\idatas~136_combout ),
	.cin(gnd),
	.combout(\idatas~138_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~138 .lut_mask = 16'hFCEC;
defparam \idatas~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N26
fiftyfivenm_lcell_comb \idatas~140 (
// Equation(s):
// \idatas~140_combout  = (\idatas~138_combout ) # ((\idatas~139_combout  & (\uUartCon|reg_address [3] & \uUartCon|reg_address [2])))

	.dataa(\idatas~139_combout ),
	.datab(\uUartCon|reg_address [3]),
	.datac(\uUartCon|reg_address [2]),
	.datad(\idatas~138_combout ),
	.cin(gnd),
	.combout(\idatas~140_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~140 .lut_mask = 16'hFF80;
defparam \idatas~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N27
dffeas \idatas[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\idatas~140_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\idatas~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(idatas[7]),
	.prn(vcc));
// synopsys translate_off
defparam \idatas[7] .is_wysiwyg = "true";
defparam \idatas[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N18
fiftyfivenm_lcell_comb \uUartCon|Selector47~0 (
// Equation(s):
// \uUartCon|Selector47~0_combout  = (\uUartCon|Equal2~0_combout  & ((idatas[7]))) # (!\uUartCon|Equal2~0_combout  & (\uUartCon|latchdata [7]))

	.dataa(\uUartCon|Equal2~0_combout ),
	.datab(\uUartCon|latchdata [7]),
	.datac(idatas[7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uUartCon|Selector47~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector47~0 .lut_mask = 16'hE4E4;
defparam \uUartCon|Selector47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N19
dffeas \uUartCon|reg_datas[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector47~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|reg_datas[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|reg_datas [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|reg_datas[7] .is_wysiwyg = "true";
defparam \uUartCon|reg_datas[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N24
fiftyfivenm_lcell_comb \uUartCon|Selector115~0 (
// Equation(s):
// \uUartCon|Selector115~0_combout  = (\uUartCon|reg_datas [7] & (((!\uUartCon|Equal1~4_combout ) # (!\uUartCon|latchdata [48])) # (!\uUartCon|latchdata [49])))

	.dataa(\uUartCon|reg_datas [7]),
	.datab(\uUartCon|latchdata [49]),
	.datac(\uUartCon|latchdata [48]),
	.datad(\uUartCon|Equal1~4_combout ),
	.cin(gnd),
	.combout(\uUartCon|Selector115~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector115~0 .lut_mask = 16'h2AAA;
defparam \uUartCon|Selector115~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N25
dffeas \uUartCon|txdata[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector115~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|txdata[21]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|txdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|txdata[7] .is_wysiwyg = "true";
defparam \uUartCon|txdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N18
fiftyfivenm_lcell_comb \uUartSrc|var_data~91 (
// Equation(s):
// \uUartSrc|var_data~91_combout  = (\uUartCon|txreq~q  & ((\uUartCon|txdata [7]))) # (!\uUartCon|txreq~q  & (\uUartSrc|var_data~47_q ))

	.dataa(\uUartSrc|var_data~47_q ),
	.datab(\uUartCon|txreq~q ),
	.datac(gnd),
	.datad(\uUartCon|txdata [7]),
	.cin(gnd),
	.combout(\uUartSrc|var_data~91_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|var_data~91 .lut_mask = 16'hEE22;
defparam \uUartSrc|var_data~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N19
dffeas \uUartSrc|var_data~55 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|var_data~91_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|var_data~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|var_data~55 .is_wysiwyg = "true";
defparam \uUartSrc|var_data~55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N10
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmit|data[7]~7 (
// Equation(s):
// \uUartSrc|uTxD|uTransmit|data[7]~7_combout  = (\uUartSrc|uTxD|uTransmitState|nstate~0_combout ) # ((\uUartSrc|var_data~55_q ) # (!\uUartSrc|txstart~q ))

	.dataa(\uUartSrc|uTxD|uTransmitState|nstate~0_combout ),
	.datab(\uUartSrc|var_data~55_q ),
	.datac(gnd),
	.datad(\uUartSrc|txstart~q ),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmit|data[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmit|data[7]~7 .lut_mask = 16'hEEFF;
defparam \uUartSrc|uTxD|uTransmit|data[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G3
fiftyfivenm_clkctrl \uUartSrc|uTxD|uTransmit|tx~1clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\uUartSrc|uTxD|uTransmit|tx~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\uUartSrc|uTxD|uTransmit|tx~1clkctrl_outclk ));
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmit|tx~1clkctrl .clock_type = "global clock";
defparam \uUartSrc|uTxD|uTransmit|tx~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N30
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmit|data[7] (
// Equation(s):
// \uUartSrc|uTxD|uTransmit|data [7] = ((GLOBAL(\uUartSrc|uTxD|uTransmit|tx~1clkctrl_outclk ) & (\uUartSrc|uTxD|uTransmit|data[7]~7_combout )) # (!GLOBAL(\uUartSrc|uTxD|uTransmit|tx~1clkctrl_outclk ) & ((\uUartSrc|uTxD|uTransmit|data [7])))) # 
// (!\reset~input_o )

	.dataa(\reset~input_o ),
	.datab(\uUartSrc|uTxD|uTransmit|data[7]~7_combout ),
	.datac(\uUartSrc|uTxD|uTransmit|data [7]),
	.datad(\uUartSrc|uTxD|uTransmit|tx~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmit|data [7]),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmit|data[7] .lut_mask = 16'hDDF5;
defparam \uUartSrc|uTxD|uTransmit|data[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N13
dffeas \RAM1~166 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~166 .is_wysiwyg = "true";
defparam \RAM1~166 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N15
dffeas \RAM1~230 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~230 .is_wysiwyg = "true";
defparam \RAM1~230 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N19
dffeas \RAM1~134 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~134 .is_wysiwyg = "true";
defparam \RAM1~134 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N1
dffeas \RAM1~198 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~198 .is_wysiwyg = "true";
defparam \RAM1~198 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N18
fiftyfivenm_lcell_comb \RAM1~404 (
// Equation(s):
// \RAM1~404_combout  = (\uUartCon|reg_address [1] & ((\uUartCon|reg_address [0]) # ((\RAM1~198_q )))) # (!\uUartCon|reg_address [1] & (!\uUartCon|reg_address [0] & (\RAM1~134_q )))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~134_q ),
	.datad(\RAM1~198_q ),
	.cin(gnd),
	.combout(\RAM1~404_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~404 .lut_mask = 16'hBA98;
defparam \RAM1~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N14
fiftyfivenm_lcell_comb \RAM1~405 (
// Equation(s):
// \RAM1~405_combout  = (\uUartCon|reg_address [0] & ((\RAM1~404_combout  & ((\RAM1~230_q ))) # (!\RAM1~404_combout  & (\RAM1~166_q )))) # (!\uUartCon|reg_address [0] & (((\RAM1~404_combout ))))

	.dataa(\RAM1~166_q ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~230_q ),
	.datad(\RAM1~404_combout ),
	.cin(gnd),
	.combout(\RAM1~405_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~405 .lut_mask = 16'hF388;
defparam \RAM1~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N5
dffeas \RAM2~198 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~198 .is_wysiwyg = "true";
defparam \RAM2~198 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N31
dffeas \RAM2~134 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~134 .is_wysiwyg = "true";
defparam \RAM2~134 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N30
fiftyfivenm_lcell_comb \RAM2~414 (
// Equation(s):
// \RAM2~414_combout  = (\uUartCon|reg_address [1] & ((\RAM2~198_q ) # ((\uUartCon|reg_address [0])))) # (!\uUartCon|reg_address [1] & (((\RAM2~134_q  & !\uUartCon|reg_address [0]))))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\RAM2~198_q ),
	.datac(\RAM2~134_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM2~414_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~414 .lut_mask = 16'hAAD8;
defparam \RAM2~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N23
dffeas \RAM2~230 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~230 .is_wysiwyg = "true";
defparam \RAM2~230 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N20
fiftyfivenm_lcell_comb \RAM2~166feeder (
// Equation(s):
// \RAM2~166feeder_combout  = \uUartCon|reg_datas [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_datas [6]),
	.cin(gnd),
	.combout(\RAM2~166feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~166feeder .lut_mask = 16'hFF00;
defparam \RAM2~166feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N21
dffeas \RAM2~166 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RAM2~166feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM2~344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~166 .is_wysiwyg = "true";
defparam \RAM2~166 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N22
fiftyfivenm_lcell_comb \RAM2~415 (
// Equation(s):
// \RAM2~415_combout  = (\RAM2~414_combout  & (((\RAM2~230_q )) # (!\uUartCon|reg_address [0]))) # (!\RAM2~414_combout  & (\uUartCon|reg_address [0] & ((\RAM2~166_q ))))

	.dataa(\RAM2~414_combout ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM2~230_q ),
	.datad(\RAM2~166_q ),
	.cin(gnd),
	.combout(\RAM2~415_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~415 .lut_mask = 16'hE6A2;
defparam \RAM2~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N10
fiftyfivenm_lcell_comb \idatas~115 (
// Equation(s):
// \idatas~115_combout  = (\always0~1_combout  & (\RAM1~405_combout )) # (!\always0~1_combout  & ((\RAM2~415_combout )))

	.dataa(\RAM1~405_combout ),
	.datab(\RAM2~415_combout ),
	.datac(gnd),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\idatas~115_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~115 .lut_mask = 16'hAACC;
defparam \idatas~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N8
fiftyfivenm_lcell_comb \RAM2~294feeder (
// Equation(s):
// \RAM2~294feeder_combout  = \uUartCon|reg_datas [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_datas [6]),
	.cin(gnd),
	.combout(\RAM2~294feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~294feeder .lut_mask = 16'hFF00;
defparam \RAM2~294feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N9
dffeas \RAM2~294 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RAM2~294feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM2~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~294 .is_wysiwyg = "true";
defparam \RAM2~294 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N31
dffeas \RAM2~262 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~262 .is_wysiwyg = "true";
defparam \RAM2~262 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N30
fiftyfivenm_lcell_comb \idatas~112 (
// Equation(s):
// \idatas~112_combout  = (!\always0~1_combout  & ((\uUartCon|reg_address [0] & (\RAM2~294_q )) # (!\uUartCon|reg_address [0] & ((\RAM2~262_q )))))

	.dataa(\RAM2~294_q ),
	.datab(\always0~1_combout ),
	.datac(\RAM2~262_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\idatas~112_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~112 .lut_mask = 16'h2230;
defparam \idatas~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y16_N3
dffeas \RAM1~262 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~262 .is_wysiwyg = "true";
defparam \RAM1~262 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y16_N1
dffeas \RAM1~294 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~294 .is_wysiwyg = "true";
defparam \RAM1~294 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N2
fiftyfivenm_lcell_comb \idatas~113 (
// Equation(s):
// \idatas~113_combout  = (\always0~1_combout  & ((\uUartCon|reg_address [0] & ((\RAM1~294_q ))) # (!\uUartCon|reg_address [0] & (\RAM1~262_q ))))

	.dataa(\always0~1_combout ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~262_q ),
	.datad(\RAM1~294_q ),
	.cin(gnd),
	.combout(\idatas~113_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~113 .lut_mask = 16'hA820;
defparam \idatas~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N5
dffeas \RAM1~38 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~329_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~38 .is_wysiwyg = "true";
defparam \RAM1~38 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N23
dffeas \RAM1~6 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~6 .is_wysiwyg = "true";
defparam \RAM1~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N22
fiftyfivenm_lcell_comb \RAM1~402 (
// Equation(s):
// \RAM1~402_combout  = (\uUartCon|reg_address [0] & ((\RAM1~38_q ) # ((\uUartCon|reg_address [1])))) # (!\uUartCon|reg_address [0] & (((\RAM1~6_q  & !\uUartCon|reg_address [1]))))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\RAM1~38_q ),
	.datac(\RAM1~6_q ),
	.datad(\uUartCon|reg_address [1]),
	.cin(gnd),
	.combout(\RAM1~402_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~402 .lut_mask = 16'hAAD8;
defparam \RAM1~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N19
dffeas \RAM1~102 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~331_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~102 .is_wysiwyg = "true";
defparam \RAM1~102 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N9
dffeas \RAM1~70 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~70 .is_wysiwyg = "true";
defparam \RAM1~70 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N18
fiftyfivenm_lcell_comb \RAM1~403 (
// Equation(s):
// \RAM1~403_combout  = (\RAM1~402_combout  & (((\RAM1~102_q )) # (!\uUartCon|reg_address [1]))) # (!\RAM1~402_combout  & (\uUartCon|reg_address [1] & ((\RAM1~70_q ))))

	.dataa(\RAM1~402_combout ),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM1~102_q ),
	.datad(\RAM1~70_q ),
	.cin(gnd),
	.combout(\RAM1~403_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~403 .lut_mask = 16'hE6A2;
defparam \RAM1~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N1
dffeas \RAM2~38 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~38 .is_wysiwyg = "true";
defparam \RAM2~38 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N11
dffeas \RAM2~6 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~6 .is_wysiwyg = "true";
defparam \RAM2~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N10
fiftyfivenm_lcell_comb \RAM2~412 (
// Equation(s):
// \RAM2~412_combout  = (\uUartCon|reg_address [1] & (((\uUartCon|reg_address [0])))) # (!\uUartCon|reg_address [1] & ((\uUartCon|reg_address [0] & (\RAM2~38_q )) # (!\uUartCon|reg_address [0] & ((\RAM2~6_q )))))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\RAM2~38_q ),
	.datac(\RAM2~6_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM2~412_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~412 .lut_mask = 16'hEE50;
defparam \RAM2~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N27
dffeas \RAM2~102 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~102 .is_wysiwyg = "true";
defparam \RAM2~102 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y18_N25
dffeas \RAM2~70 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~70 .is_wysiwyg = "true";
defparam \RAM2~70 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N26
fiftyfivenm_lcell_comb \RAM2~413 (
// Equation(s):
// \RAM2~413_combout  = (\uUartCon|reg_address [1] & ((\RAM2~412_combout  & (\RAM2~102_q )) # (!\RAM2~412_combout  & ((\RAM2~70_q ))))) # (!\uUartCon|reg_address [1] & (\RAM2~412_combout ))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\RAM2~412_combout ),
	.datac(\RAM2~102_q ),
	.datad(\RAM2~70_q ),
	.cin(gnd),
	.combout(\RAM2~413_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~413 .lut_mask = 16'hE6C4;
defparam \RAM2~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N12
fiftyfivenm_lcell_comb \idatas~111 (
// Equation(s):
// \idatas~111_combout  = (\idatas~0_combout  & ((\always0~1_combout  & (\RAM1~403_combout )) # (!\always0~1_combout  & ((\RAM2~413_combout )))))

	.dataa(\idatas~0_combout ),
	.datab(\always0~1_combout ),
	.datac(\RAM1~403_combout ),
	.datad(\RAM2~413_combout ),
	.cin(gnd),
	.combout(\idatas~111_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~111 .lut_mask = 16'hA280;
defparam \idatas~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N16
fiftyfivenm_lcell_comb \idatas~114 (
// Equation(s):
// \idatas~114_combout  = (\idatas~111_combout ) # ((\idatas~2_combout  & ((\idatas~112_combout ) # (\idatas~113_combout ))))

	.dataa(\idatas~112_combout ),
	.datab(\idatas~2_combout ),
	.datac(\idatas~113_combout ),
	.datad(\idatas~111_combout ),
	.cin(gnd),
	.combout(\idatas~114_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~114 .lut_mask = 16'hFFC8;
defparam \idatas~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N14
fiftyfivenm_lcell_comb \idatas~116 (
// Equation(s):
// \idatas~116_combout  = (\idatas~114_combout ) # ((\idatas~115_combout  & (\uUartCon|reg_address [2] & \uUartCon|reg_address [3])))

	.dataa(\idatas~115_combout ),
	.datab(\idatas~114_combout ),
	.datac(\uUartCon|reg_address [2]),
	.datad(\uUartCon|reg_address [3]),
	.cin(gnd),
	.combout(\idatas~116_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~116 .lut_mask = 16'hECCC;
defparam \idatas~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N15
dffeas \idatas[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\idatas~116_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\idatas~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(idatas[6]),
	.prn(vcc));
// synopsys translate_off
defparam \idatas[6] .is_wysiwyg = "true";
defparam \idatas[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
fiftyfivenm_lcell_comb \uUartCon|Selector48~0 (
// Equation(s):
// \uUartCon|Selector48~0_combout  = (\uUartCon|Equal2~0_combout  & (idatas[6])) # (!\uUartCon|Equal2~0_combout  & ((\uUartCon|latchdata [6])))

	.dataa(idatas[6]),
	.datab(gnd),
	.datac(\uUartCon|latchdata [6]),
	.datad(\uUartCon|Equal2~0_combout ),
	.cin(gnd),
	.combout(\uUartCon|Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector48~0 .lut_mask = 16'hAAF0;
defparam \uUartCon|Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N1
dffeas \uUartCon|reg_datas[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector48~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|reg_datas[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|reg_datas [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|reg_datas[6] .is_wysiwyg = "true";
defparam \uUartCon|reg_datas[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N16
fiftyfivenm_lcell_comb \uUartCon|Selector116~0 (
// Equation(s):
// \uUartCon|Selector116~0_combout  = (\uUartCon|reg_datas [6] & (((!\uUartCon|latchdata [48]) # (!\uUartCon|Equal1~4_combout )) # (!\uUartCon|latchdata [49])))

	.dataa(\uUartCon|reg_datas [6]),
	.datab(\uUartCon|latchdata [49]),
	.datac(\uUartCon|Equal1~4_combout ),
	.datad(\uUartCon|latchdata [48]),
	.cin(gnd),
	.combout(\uUartCon|Selector116~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector116~0 .lut_mask = 16'h2AAA;
defparam \uUartCon|Selector116~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N17
dffeas \uUartCon|txdata[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector116~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|txdata[21]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|txdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|txdata[6] .is_wysiwyg = "true";
defparam \uUartCon|txdata[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N5
dffeas \RAM1~302 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~302 .is_wysiwyg = "true";
defparam \RAM1~302 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N31
dffeas \RAM1~270 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~270 .is_wysiwyg = "true";
defparam \RAM1~270 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N30
fiftyfivenm_lcell_comb \idatas~143 (
// Equation(s):
// \idatas~143_combout  = (\always0~1_combout  & ((\uUartCon|reg_address [0] & (\RAM1~302_q )) # (!\uUartCon|reg_address [0] & ((\RAM1~270_q )))))

	.dataa(\always0~1_combout ),
	.datab(\RAM1~302_q ),
	.datac(\RAM1~270_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\idatas~143_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~143 .lut_mask = 16'h88A0;
defparam \idatas~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N29
dffeas \RAM2~46 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~46 .is_wysiwyg = "true";
defparam \RAM2~46 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N7
dffeas \RAM2~14 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~14 .is_wysiwyg = "true";
defparam \RAM2~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N6
fiftyfivenm_lcell_comb \RAM2~432 (
// Equation(s):
// \RAM2~432_combout  = (\uUartCon|reg_address [1] & (((\uUartCon|reg_address [0])))) # (!\uUartCon|reg_address [1] & ((\uUartCon|reg_address [0] & (\RAM2~46_q )) # (!\uUartCon|reg_address [0] & ((\RAM2~14_q )))))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\RAM2~46_q ),
	.datac(\RAM2~14_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM2~432_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~432 .lut_mask = 16'hEE50;
defparam \RAM2~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N31
dffeas \RAM2~110 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~110 .is_wysiwyg = "true";
defparam \RAM2~110 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y18_N13
dffeas \RAM2~78 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~78 .is_wysiwyg = "true";
defparam \RAM2~78 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N30
fiftyfivenm_lcell_comb \RAM2~433 (
// Equation(s):
// \RAM2~433_combout  = (\uUartCon|reg_address [1] & ((\RAM2~432_combout  & (\RAM2~110_q )) # (!\RAM2~432_combout  & ((\RAM2~78_q ))))) # (!\uUartCon|reg_address [1] & (\RAM2~432_combout ))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\RAM2~432_combout ),
	.datac(\RAM2~110_q ),
	.datad(\RAM2~78_q ),
	.cin(gnd),
	.combout(\RAM2~433_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~433 .lut_mask = 16'hE6C4;
defparam \RAM2~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N3
dffeas \RAM1~14 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~14 .is_wysiwyg = "true";
defparam \RAM1~14 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N17
dffeas \RAM1~46 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~329_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~46 .is_wysiwyg = "true";
defparam \RAM1~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N2
fiftyfivenm_lcell_comb \RAM1~422 (
// Equation(s):
// \RAM1~422_combout  = (\uUartCon|reg_address [0] & ((\uUartCon|reg_address [1]) # ((\RAM1~46_q )))) # (!\uUartCon|reg_address [0] & (!\uUartCon|reg_address [1] & (\RAM1~14_q )))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM1~14_q ),
	.datad(\RAM1~46_q ),
	.cin(gnd),
	.combout(\RAM1~422_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~422 .lut_mask = 16'hBA98;
defparam \RAM1~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N27
dffeas \RAM1~110 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~331_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~110 .is_wysiwyg = "true";
defparam \RAM1~110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N16
fiftyfivenm_lcell_comb \RAM1~78feeder (
// Equation(s):
// \RAM1~78feeder_combout  = \uUartCon|reg_datas [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_datas [14]),
	.cin(gnd),
	.combout(\RAM1~78feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~78feeder .lut_mask = 16'hFF00;
defparam \RAM1~78feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N17
dffeas \RAM1~78 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RAM1~78feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1~328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~78 .is_wysiwyg = "true";
defparam \RAM1~78 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N26
fiftyfivenm_lcell_comb \RAM1~423 (
// Equation(s):
// \RAM1~423_combout  = (\RAM1~422_combout  & (((\RAM1~110_q )) # (!\uUartCon|reg_address [1]))) # (!\RAM1~422_combout  & (\uUartCon|reg_address [1] & ((\RAM1~78_q ))))

	.dataa(\RAM1~422_combout ),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM1~110_q ),
	.datad(\RAM1~78_q ),
	.cin(gnd),
	.combout(\RAM1~423_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~423 .lut_mask = 16'hE6A2;
defparam \RAM1~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N18
fiftyfivenm_lcell_comb \idatas~141 (
// Equation(s):
// \idatas~141_combout  = (\idatas~0_combout  & ((\always0~1_combout  & ((\RAM1~423_combout ))) # (!\always0~1_combout  & (\RAM2~433_combout ))))

	.dataa(\RAM2~433_combout ),
	.datab(\RAM1~423_combout ),
	.datac(\always0~1_combout ),
	.datad(\idatas~0_combout ),
	.cin(gnd),
	.combout(\idatas~141_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~141 .lut_mask = 16'hCA00;
defparam \idatas~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N13
dffeas \RAM2~270 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~270 .is_wysiwyg = "true";
defparam \RAM2~270 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N6
fiftyfivenm_lcell_comb \RAM2~302feeder (
// Equation(s):
// \RAM2~302feeder_combout  = \uUartCon|reg_datas [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_datas [14]),
	.cin(gnd),
	.combout(\RAM2~302feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~302feeder .lut_mask = 16'hFF00;
defparam \RAM2~302feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N7
dffeas \RAM2~302 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RAM2~302feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM2~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~302 .is_wysiwyg = "true";
defparam \RAM2~302 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N12
fiftyfivenm_lcell_comb \idatas~142 (
// Equation(s):
// \idatas~142_combout  = (!\always0~1_combout  & ((\uUartCon|reg_address [0] & ((\RAM2~302_q ))) # (!\uUartCon|reg_address [0] & (\RAM2~270_q ))))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\always0~1_combout ),
	.datac(\RAM2~270_q ),
	.datad(\RAM2~302_q ),
	.cin(gnd),
	.combout(\idatas~142_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~142 .lut_mask = 16'h3210;
defparam \idatas~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N30
fiftyfivenm_lcell_comb \idatas~144 (
// Equation(s):
// \idatas~144_combout  = (\idatas~141_combout ) # ((\idatas~2_combout  & ((\idatas~143_combout ) # (\idatas~142_combout ))))

	.dataa(\idatas~143_combout ),
	.datab(\idatas~141_combout ),
	.datac(\idatas~2_combout ),
	.datad(\idatas~142_combout ),
	.cin(gnd),
	.combout(\idatas~144_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~144 .lut_mask = 16'hFCEC;
defparam \idatas~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N1
dffeas \RAM1~174 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~174 .is_wysiwyg = "true";
defparam \RAM1~174 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N3
dffeas \RAM1~238 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~238 .is_wysiwyg = "true";
defparam \RAM1~238 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y18_N21
dffeas \RAM1~206 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~206 .is_wysiwyg = "true";
defparam \RAM1~206 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y18_N15
dffeas \RAM1~142 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~142 .is_wysiwyg = "true";
defparam \RAM1~142 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N14
fiftyfivenm_lcell_comb \RAM1~424 (
// Equation(s):
// \RAM1~424_combout  = (\uUartCon|reg_address [0] & (((\uUartCon|reg_address [1])))) # (!\uUartCon|reg_address [0] & ((\uUartCon|reg_address [1] & (\RAM1~206_q )) # (!\uUartCon|reg_address [1] & ((\RAM1~142_q )))))

	.dataa(\RAM1~206_q ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~142_q ),
	.datad(\uUartCon|reg_address [1]),
	.cin(gnd),
	.combout(\RAM1~424_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~424 .lut_mask = 16'hEE30;
defparam \RAM1~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N2
fiftyfivenm_lcell_comb \RAM1~425 (
// Equation(s):
// \RAM1~425_combout  = (\uUartCon|reg_address [0] & ((\RAM1~424_combout  & ((\RAM1~238_q ))) # (!\RAM1~424_combout  & (\RAM1~174_q )))) # (!\uUartCon|reg_address [0] & (((\RAM1~424_combout ))))

	.dataa(\RAM1~174_q ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~238_q ),
	.datad(\RAM1~424_combout ),
	.cin(gnd),
	.combout(\RAM1~425_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~425 .lut_mask = 16'hF388;
defparam \RAM1~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N8
fiftyfivenm_lcell_comb \RAM2~206feeder (
// Equation(s):
// \RAM2~206feeder_combout  = \uUartCon|reg_datas [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_datas [14]),
	.cin(gnd),
	.combout(\RAM2~206feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~206feeder .lut_mask = 16'hFF00;
defparam \RAM2~206feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N9
dffeas \RAM2~206 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RAM2~206feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM2~345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~206 .is_wysiwyg = "true";
defparam \RAM2~206 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N27
dffeas \RAM2~142 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~142 .is_wysiwyg = "true";
defparam \RAM2~142 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N26
fiftyfivenm_lcell_comb \RAM2~434 (
// Equation(s):
// \RAM2~434_combout  = (\uUartCon|reg_address [1] & ((\RAM2~206_q ) # ((\uUartCon|reg_address [0])))) # (!\uUartCon|reg_address [1] & (((\RAM2~142_q  & !\uUartCon|reg_address [0]))))

	.dataa(\RAM2~206_q ),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM2~142_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM2~434_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~434 .lut_mask = 16'hCCB8;
defparam \RAM2~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N17
dffeas \RAM2~174 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~174 .is_wysiwyg = "true";
defparam \RAM2~174 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y15_N11
dffeas \RAM2~238 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~238 .is_wysiwyg = "true";
defparam \RAM2~238 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N10
fiftyfivenm_lcell_comb \RAM2~435 (
// Equation(s):
// \RAM2~435_combout  = (\RAM2~434_combout  & (((\RAM2~238_q ) # (!\uUartCon|reg_address [0])))) # (!\RAM2~434_combout  & (\RAM2~174_q  & ((\uUartCon|reg_address [0]))))

	.dataa(\RAM2~434_combout ),
	.datab(\RAM2~174_q ),
	.datac(\RAM2~238_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM2~435_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~435 .lut_mask = 16'hE4AA;
defparam \RAM2~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N24
fiftyfivenm_lcell_comb \idatas~145 (
// Equation(s):
// \idatas~145_combout  = (\always0~1_combout  & (\RAM1~425_combout )) # (!\always0~1_combout  & ((\RAM2~435_combout )))

	.dataa(gnd),
	.datab(\always0~1_combout ),
	.datac(\RAM1~425_combout ),
	.datad(\RAM2~435_combout ),
	.cin(gnd),
	.combout(\idatas~145_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~145 .lut_mask = 16'hF3C0;
defparam \idatas~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N28
fiftyfivenm_lcell_comb \idatas~146 (
// Equation(s):
// \idatas~146_combout  = (\idatas~144_combout ) # ((\uUartCon|reg_address [3] & (\uUartCon|reg_address [2] & \idatas~145_combout )))

	.dataa(\idatas~144_combout ),
	.datab(\uUartCon|reg_address [3]),
	.datac(\uUartCon|reg_address [2]),
	.datad(\idatas~145_combout ),
	.cin(gnd),
	.combout(\idatas~146_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~146 .lut_mask = 16'hEAAA;
defparam \idatas~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N29
dffeas \idatas[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\idatas~146_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\idatas~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(idatas[14]),
	.prn(vcc));
// synopsys translate_off
defparam \idatas[14] .is_wysiwyg = "true";
defparam \idatas[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N28
fiftyfivenm_lcell_comb \uUartCon|Selector40~0 (
// Equation(s):
// \uUartCon|Selector40~0_combout  = (\uUartCon|Equal2~0_combout  & ((idatas[14]))) # (!\uUartCon|Equal2~0_combout  & (\uUartCon|latchdata [14]))

	.dataa(\uUartCon|latchdata [14]),
	.datab(\uUartCon|Equal2~0_combout ),
	.datac(gnd),
	.datad(idatas[14]),
	.cin(gnd),
	.combout(\uUartCon|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector40~0 .lut_mask = 16'hEE22;
defparam \uUartCon|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N29
dffeas \uUartCon|reg_datas[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector40~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|reg_datas[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|reg_datas [14]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|reg_datas[14] .is_wysiwyg = "true";
defparam \uUartCon|reg_datas[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N28
fiftyfivenm_lcell_comb \uUartCon|Selector108~0 (
// Equation(s):
// \uUartCon|Selector108~0_combout  = (\uUartCon|reg_datas [14] & (((!\uUartCon|latchdata [48]) # (!\uUartCon|Equal1~4_combout )) # (!\uUartCon|latchdata [49])))

	.dataa(\uUartCon|reg_datas [14]),
	.datab(\uUartCon|latchdata [49]),
	.datac(\uUartCon|Equal1~4_combout ),
	.datad(\uUartCon|latchdata [48]),
	.cin(gnd),
	.combout(\uUartCon|Selector108~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector108~0 .lut_mask = 16'h2AAA;
defparam \uUartCon|Selector108~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N29
dffeas \uUartCon|txdata[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector108~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|txdata[21]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|txdata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|txdata[14] .is_wysiwyg = "true";
defparam \uUartCon|txdata[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N5
dffeas \RAM2~222 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~222 .is_wysiwyg = "true";
defparam \RAM2~222 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N15
dffeas \RAM2~158 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~158 .is_wysiwyg = "true";
defparam \RAM2~158 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N14
fiftyfivenm_lcell_comb \RAM2~462 (
// Equation(s):
// \RAM2~462_combout  = (\uUartCon|reg_address [1] & ((\RAM2~222_q ) # ((\uUartCon|reg_address [0])))) # (!\uUartCon|reg_address [1] & (((\RAM2~158_q  & !\uUartCon|reg_address [0]))))

	.dataa(\RAM2~222_q ),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM2~158_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM2~462_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~462 .lut_mask = 16'hCCB8;
defparam \RAM2~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N4
fiftyfivenm_lcell_comb \RAM2~190feeder (
// Equation(s):
// \RAM2~190feeder_combout  = \uUartCon|reg_datas [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_datas [30]),
	.cin(gnd),
	.combout(\RAM2~190feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~190feeder .lut_mask = 16'hFF00;
defparam \RAM2~190feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N5
dffeas \RAM2~190 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RAM2~190feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM2~344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~190 .is_wysiwyg = "true";
defparam \RAM2~190 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y15_N31
dffeas \RAM2~254 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~254 .is_wysiwyg = "true";
defparam \RAM2~254 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N30
fiftyfivenm_lcell_comb \RAM2~463 (
// Equation(s):
// \RAM2~463_combout  = (\RAM2~462_combout  & (((\RAM2~254_q ) # (!\uUartCon|reg_address [0])))) # (!\RAM2~462_combout  & (\RAM2~190_q  & ((\uUartCon|reg_address [0]))))

	.dataa(\RAM2~462_combout ),
	.datab(\RAM2~190_q ),
	.datac(\RAM2~254_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM2~463_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~463 .lut_mask = 16'hE4AA;
defparam \RAM2~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N7
dffeas \RAM1~158 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~158 .is_wysiwyg = "true";
defparam \RAM1~158 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y18_N29
dffeas \RAM1~222 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~222 .is_wysiwyg = "true";
defparam \RAM1~222 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N6
fiftyfivenm_lcell_comb \RAM1~452 (
// Equation(s):
// \RAM1~452_combout  = (\uUartCon|reg_address [1] & ((\uUartCon|reg_address [0]) # ((\RAM1~222_q )))) # (!\uUartCon|reg_address [1] & (!\uUartCon|reg_address [0] & (\RAM1~158_q )))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~158_q ),
	.datad(\RAM1~222_q ),
	.cin(gnd),
	.combout(\RAM1~452_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~452 .lut_mask = 16'hBA98;
defparam \RAM1~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N15
dffeas \RAM1~254 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~254 .is_wysiwyg = "true";
defparam \RAM1~254 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N21
dffeas \RAM1~190 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~190 .is_wysiwyg = "true";
defparam \RAM1~190 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N14
fiftyfivenm_lcell_comb \RAM1~453 (
// Equation(s):
// \RAM1~453_combout  = (\RAM1~452_combout  & (((\RAM1~254_q )) # (!\uUartCon|reg_address [0]))) # (!\RAM1~452_combout  & (\uUartCon|reg_address [0] & ((\RAM1~190_q ))))

	.dataa(\RAM1~452_combout ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~254_q ),
	.datad(\RAM1~190_q ),
	.cin(gnd),
	.combout(\RAM1~453_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~453 .lut_mask = 16'hE6A2;
defparam \RAM1~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N8
fiftyfivenm_lcell_comb \idatas~187 (
// Equation(s):
// \idatas~187_combout  = (\always0~1_combout  & ((\RAM1~453_combout ))) # (!\always0~1_combout  & (\RAM2~463_combout ))

	.dataa(\RAM2~463_combout ),
	.datab(\RAM1~453_combout ),
	.datac(gnd),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\idatas~187_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~187 .lut_mask = 16'hCCAA;
defparam \idatas~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N15
dffeas \RAM1~30 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~30 .is_wysiwyg = "true";
defparam \RAM1~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N29
dffeas \RAM1~62 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~329_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~62 .is_wysiwyg = "true";
defparam \RAM1~62 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N14
fiftyfivenm_lcell_comb \RAM1~450 (
// Equation(s):
// \RAM1~450_combout  = (\uUartCon|reg_address [0] & ((\uUartCon|reg_address [1]) # ((\RAM1~62_q )))) # (!\uUartCon|reg_address [0] & (!\uUartCon|reg_address [1] & (\RAM1~30_q )))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM1~30_q ),
	.datad(\RAM1~62_q ),
	.cin(gnd),
	.combout(\RAM1~450_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~450 .lut_mask = 16'hBA98;
defparam \RAM1~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N15
dffeas \RAM1~126 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~331_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~126 .is_wysiwyg = "true";
defparam \RAM1~126 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N29
dffeas \RAM1~94 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~94 .is_wysiwyg = "true";
defparam \RAM1~94 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N14
fiftyfivenm_lcell_comb \RAM1~451 (
// Equation(s):
// \RAM1~451_combout  = (\RAM1~450_combout  & (((\RAM1~126_q )) # (!\uUartCon|reg_address [1]))) # (!\RAM1~450_combout  & (\uUartCon|reg_address [1] & ((\RAM1~94_q ))))

	.dataa(\RAM1~450_combout ),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM1~126_q ),
	.datad(\RAM1~94_q ),
	.cin(gnd),
	.combout(\RAM1~451_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~451 .lut_mask = 16'hE6A2;
defparam \RAM1~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N9
dffeas \RAM2~62 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~62 .is_wysiwyg = "true";
defparam \RAM2~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N3
dffeas \RAM2~30 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~30 .is_wysiwyg = "true";
defparam \RAM2~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N2
fiftyfivenm_lcell_comb \RAM2~460 (
// Equation(s):
// \RAM2~460_combout  = (\uUartCon|reg_address [1] & (((\uUartCon|reg_address [0])))) # (!\uUartCon|reg_address [1] & ((\uUartCon|reg_address [0] & (\RAM2~62_q )) # (!\uUartCon|reg_address [0] & ((\RAM2~30_q )))))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\RAM2~62_q ),
	.datac(\RAM2~30_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM2~460_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~460 .lut_mask = 16'hEE50;
defparam \RAM2~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N3
dffeas \RAM2~126 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~126 .is_wysiwyg = "true";
defparam \RAM2~126 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N1
dffeas \RAM2~94 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~94 .is_wysiwyg = "true";
defparam \RAM2~94 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N2
fiftyfivenm_lcell_comb \RAM2~461 (
// Equation(s):
// \RAM2~461_combout  = (\RAM2~460_combout  & (((\RAM2~126_q )) # (!\uUartCon|reg_address [1]))) # (!\RAM2~460_combout  & (\uUartCon|reg_address [1] & ((\RAM2~94_q ))))

	.dataa(\RAM2~460_combout ),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM2~126_q ),
	.datad(\RAM2~94_q ),
	.cin(gnd),
	.combout(\RAM2~461_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~461 .lut_mask = 16'hE6A2;
defparam \RAM2~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N22
fiftyfivenm_lcell_comb \idatas~183 (
// Equation(s):
// \idatas~183_combout  = (\idatas~0_combout  & ((\always0~1_combout  & (\RAM1~451_combout )) # (!\always0~1_combout  & ((\RAM2~461_combout )))))

	.dataa(\idatas~0_combout ),
	.datab(\RAM1~451_combout ),
	.datac(\always0~1_combout ),
	.datad(\RAM2~461_combout ),
	.cin(gnd),
	.combout(\idatas~183_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~183 .lut_mask = 16'h8A80;
defparam \idatas~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N27
dffeas \RAM1~286 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~286_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~286 .is_wysiwyg = "true";
defparam \RAM1~286 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N1
dffeas \RAM1~318 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~318 .is_wysiwyg = "true";
defparam \RAM1~318 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
fiftyfivenm_lcell_comb \idatas~185 (
// Equation(s):
// \idatas~185_combout  = (\always0~1_combout  & ((\uUartCon|reg_address [0] & ((\RAM1~318_q ))) # (!\uUartCon|reg_address [0] & (\RAM1~286_q ))))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\always0~1_combout ),
	.datac(\RAM1~286_q ),
	.datad(\RAM1~318_q ),
	.cin(gnd),
	.combout(\idatas~185_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~185 .lut_mask = 16'hC840;
defparam \idatas~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N22
fiftyfivenm_lcell_comb \RAM2~318feeder (
// Equation(s):
// \RAM2~318feeder_combout  = \uUartCon|reg_datas [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_datas [30]),
	.cin(gnd),
	.combout(\RAM2~318feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~318feeder .lut_mask = 16'hFF00;
defparam \RAM2~318feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N23
dffeas \RAM2~318 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RAM2~318feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM2~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~318 .is_wysiwyg = "true";
defparam \RAM2~318 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N17
dffeas \RAM2~286 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~286_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~286 .is_wysiwyg = "true";
defparam \RAM2~286 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N16
fiftyfivenm_lcell_comb \idatas~184 (
// Equation(s):
// \idatas~184_combout  = (!\always0~1_combout  & ((\uUartCon|reg_address [0] & (\RAM2~318_q )) # (!\uUartCon|reg_address [0] & ((\RAM2~286_q )))))

	.dataa(\always0~1_combout ),
	.datab(\RAM2~318_q ),
	.datac(\RAM2~286_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\idatas~184_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~184 .lut_mask = 16'h4450;
defparam \idatas~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N2
fiftyfivenm_lcell_comb \idatas~186 (
// Equation(s):
// \idatas~186_combout  = (\idatas~183_combout ) # ((\idatas~2_combout  & ((\idatas~185_combout ) # (\idatas~184_combout ))))

	.dataa(\idatas~183_combout ),
	.datab(\idatas~2_combout ),
	.datac(\idatas~185_combout ),
	.datad(\idatas~184_combout ),
	.cin(gnd),
	.combout(\idatas~186_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~186 .lut_mask = 16'hEEEA;
defparam \idatas~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N12
fiftyfivenm_lcell_comb \idatas~188 (
// Equation(s):
// \idatas~188_combout  = (\idatas~186_combout ) # ((\uUartCon|reg_address [3] & (\idatas~187_combout  & \uUartCon|reg_address [2])))

	.dataa(\uUartCon|reg_address [3]),
	.datab(\idatas~187_combout ),
	.datac(\uUartCon|reg_address [2]),
	.datad(\idatas~186_combout ),
	.cin(gnd),
	.combout(\idatas~188_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~188 .lut_mask = 16'hFF80;
defparam \idatas~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N13
dffeas \idatas[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\idatas~188_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\idatas~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(idatas[30]),
	.prn(vcc));
// synopsys translate_off
defparam \idatas[30] .is_wysiwyg = "true";
defparam \idatas[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
fiftyfivenm_lcell_comb \uUartCon|Selector24~0 (
// Equation(s):
// \uUartCon|Selector24~0_combout  = (\uUartCon|Equal2~0_combout  & (idatas[30])) # (!\uUartCon|Equal2~0_combout  & ((\uUartCon|latchdata [30])))

	.dataa(idatas[30]),
	.datab(\uUartCon|latchdata [30]),
	.datac(gnd),
	.datad(\uUartCon|Equal2~0_combout ),
	.cin(gnd),
	.combout(\uUartCon|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector24~0 .lut_mask = 16'hAACC;
defparam \uUartCon|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N29
dffeas \uUartCon|reg_datas[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|reg_datas[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|reg_datas [30]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|reg_datas[30] .is_wysiwyg = "true";
defparam \uUartCon|reg_datas[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N26
fiftyfivenm_lcell_comb \uUartCon|Selector92~0 (
// Equation(s):
// \uUartCon|Selector92~0_combout  = (\uUartCon|reg_datas [30] & (((!\uUartCon|latchdata [48]) # (!\uUartCon|latchdata [49])) # (!\uUartCon|Equal1~4_combout )))

	.dataa(\uUartCon|Equal1~4_combout ),
	.datab(\uUartCon|reg_datas [30]),
	.datac(\uUartCon|latchdata [49]),
	.datad(\uUartCon|latchdata [48]),
	.cin(gnd),
	.combout(\uUartCon|Selector92~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector92~0 .lut_mask = 16'h4CCC;
defparam \uUartCon|Selector92~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N27
dffeas \uUartCon|txdata[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector92~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|txdata[21]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|txdata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|txdata[30] .is_wysiwyg = "true";
defparam \uUartCon|txdata[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y20_N5
dffeas \uUartCon|txdata[46] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_address [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uUartCon|txdata[39]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|txdata [46]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|txdata[46] .is_wysiwyg = "true";
defparam \uUartCon|txdata[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N22
fiftyfivenm_lcell_comb \uUartSrc|var_data~112 (
// Equation(s):
// \uUartSrc|var_data~112_combout  = (\uUartCon|txreq~q  & \uUartCon|txdata [46])

	.dataa(gnd),
	.datab(gnd),
	.datac(\uUartCon|txreq~q ),
	.datad(\uUartCon|txdata [46]),
	.cin(gnd),
	.combout(\uUartSrc|var_data~112_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|var_data~112 .lut_mask = 16'hF000;
defparam \uUartSrc|var_data~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N23
dffeas \uUartSrc|var_data~16 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|var_data~112_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|var_data~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|var_data~16 .is_wysiwyg = "true";
defparam \uUartSrc|var_data~16 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y20_N21
dffeas \uUartCon|txdata[38] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_address [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uUartCon|txdata[39]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|txdata [38]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|txdata[38] .is_wysiwyg = "true";
defparam \uUartCon|txdata[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N12
fiftyfivenm_lcell_comb \uUartSrc|var_data~109 (
// Equation(s):
// \uUartSrc|var_data~109_combout  = (\uUartCon|txreq~q  & ((\uUartCon|txdata [38]))) # (!\uUartCon|txreq~q  & (\uUartSrc|var_data~16_q ))

	.dataa(\uUartSrc|var_data~16_q ),
	.datab(\uUartCon|txdata [38]),
	.datac(\uUartCon|txreq~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uUartSrc|var_data~109_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|var_data~109 .lut_mask = 16'hCACA;
defparam \uUartSrc|var_data~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N13
dffeas \uUartSrc|var_data~24 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|var_data~109_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|var_data~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|var_data~24 .is_wysiwyg = "true";
defparam \uUartSrc|var_data~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N8
fiftyfivenm_lcell_comb \uUartSrc|var_data~105 (
// Equation(s):
// \uUartSrc|var_data~105_combout  = (\uUartCon|txreq~q  & (\uUartCon|txdata [30])) # (!\uUartCon|txreq~q  & ((\uUartSrc|var_data~24_q )))

	.dataa(\uUartCon|txreq~q ),
	.datab(gnd),
	.datac(\uUartCon|txdata [30]),
	.datad(\uUartSrc|var_data~24_q ),
	.cin(gnd),
	.combout(\uUartSrc|var_data~105_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|var_data~105 .lut_mask = 16'hF5A0;
defparam \uUartSrc|var_data~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N9
dffeas \uUartSrc|var_data~32 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|var_data~105_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|var_data~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|var_data~32 .is_wysiwyg = "true";
defparam \uUartSrc|var_data~32 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N27
dffeas \RAM1~182 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~182 .is_wysiwyg = "true";
defparam \RAM1~182 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N13
dffeas \RAM1~246 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~246 .is_wysiwyg = "true";
defparam \RAM1~246 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N12
fiftyfivenm_lcell_comb \RAM1~214feeder (
// Equation(s):
// \RAM1~214feeder_combout  = \uUartCon|reg_datas [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_datas [22]),
	.cin(gnd),
	.combout(\RAM1~214feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~214feeder .lut_mask = 16'hFF00;
defparam \RAM1~214feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N13
dffeas \RAM1~214 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RAM1~214feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~214 .is_wysiwyg = "true";
defparam \RAM1~214 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y18_N31
dffeas \RAM1~150 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~150 .is_wysiwyg = "true";
defparam \RAM1~150 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N30
fiftyfivenm_lcell_comb \RAM1~440 (
// Equation(s):
// \RAM1~440_combout  = (\uUartCon|reg_address [0] & (((\uUartCon|reg_address [1])))) # (!\uUartCon|reg_address [0] & ((\uUartCon|reg_address [1] & (\RAM1~214_q )) # (!\uUartCon|reg_address [1] & ((\RAM1~150_q )))))

	.dataa(\RAM1~214_q ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~150_q ),
	.datad(\uUartCon|reg_address [1]),
	.cin(gnd),
	.combout(\RAM1~440_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~440 .lut_mask = 16'hEE30;
defparam \RAM1~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N12
fiftyfivenm_lcell_comb \RAM1~441 (
// Equation(s):
// \RAM1~441_combout  = (\uUartCon|reg_address [0] & ((\RAM1~440_combout  & ((\RAM1~246_q ))) # (!\RAM1~440_combout  & (\RAM1~182_q )))) # (!\uUartCon|reg_address [0] & (((\RAM1~440_combout ))))

	.dataa(\RAM1~182_q ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~246_q ),
	.datad(\RAM1~440_combout ),
	.cin(gnd),
	.combout(\RAM1~441_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~441 .lut_mask = 16'hF388;
defparam \RAM1~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N25
dffeas \RAM2~214 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~214 .is_wysiwyg = "true";
defparam \RAM2~214 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N3
dffeas \RAM2~150 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~150 .is_wysiwyg = "true";
defparam \RAM2~150 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N2
fiftyfivenm_lcell_comb \RAM2~450 (
// Equation(s):
// \RAM2~450_combout  = (\uUartCon|reg_address [1] & ((\RAM2~214_q ) # ((\uUartCon|reg_address [0])))) # (!\uUartCon|reg_address [1] & (((\RAM2~150_q  & !\uUartCon|reg_address [0]))))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\RAM2~214_q ),
	.datac(\RAM2~150_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM2~450_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~450 .lut_mask = 16'hAAD8;
defparam \RAM2~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N25
dffeas \RAM2~182 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~182 .is_wysiwyg = "true";
defparam \RAM2~182 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y15_N27
dffeas \RAM2~246 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~246 .is_wysiwyg = "true";
defparam \RAM2~246 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N26
fiftyfivenm_lcell_comb \RAM2~451 (
// Equation(s):
// \RAM2~451_combout  = (\RAM2~450_combout  & (((\RAM2~246_q ) # (!\uUartCon|reg_address [0])))) # (!\RAM2~450_combout  & (\RAM2~182_q  & ((\uUartCon|reg_address [0]))))

	.dataa(\RAM2~450_combout ),
	.datab(\RAM2~182_q ),
	.datac(\RAM2~246_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM2~451_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~451 .lut_mask = 16'hE4AA;
defparam \RAM2~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N24
fiftyfivenm_lcell_comb \idatas~169 (
// Equation(s):
// \idatas~169_combout  = (\always0~1_combout  & (\RAM1~441_combout )) # (!\always0~1_combout  & ((\RAM2~451_combout )))

	.dataa(\RAM1~441_combout ),
	.datab(gnd),
	.datac(\RAM2~451_combout ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\idatas~169_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~169 .lut_mask = 16'hAAF0;
defparam \idatas~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N19
dffeas \RAM1~22 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~22 .is_wysiwyg = "true";
defparam \RAM1~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N25
dffeas \RAM1~54 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~329_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~54 .is_wysiwyg = "true";
defparam \RAM1~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N18
fiftyfivenm_lcell_comb \RAM1~438 (
// Equation(s):
// \RAM1~438_combout  = (\uUartCon|reg_address [0] & ((\uUartCon|reg_address [1]) # ((\RAM1~54_q )))) # (!\uUartCon|reg_address [0] & (!\uUartCon|reg_address [1] & (\RAM1~22_q )))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM1~22_q ),
	.datad(\RAM1~54_q ),
	.cin(gnd),
	.combout(\RAM1~438_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~438 .lut_mask = 16'hBA98;
defparam \RAM1~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N9
dffeas \RAM1~86 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~86 .is_wysiwyg = "true";
defparam \RAM1~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N11
dffeas \RAM1~118 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~331_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~118 .is_wysiwyg = "true";
defparam \RAM1~118 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N10
fiftyfivenm_lcell_comb \RAM1~439 (
// Equation(s):
// \RAM1~439_combout  = (\RAM1~438_combout  & (((\RAM1~118_q ) # (!\uUartCon|reg_address [1])))) # (!\RAM1~438_combout  & (\RAM1~86_q  & ((\uUartCon|reg_address [1]))))

	.dataa(\RAM1~438_combout ),
	.datab(\RAM1~86_q ),
	.datac(\RAM1~118_q ),
	.datad(\uUartCon|reg_address [1]),
	.cin(gnd),
	.combout(\RAM1~439_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~439 .lut_mask = 16'hE4AA;
defparam \RAM1~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N13
dffeas \RAM2~86 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~86 .is_wysiwyg = "true";
defparam \RAM2~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N15
dffeas \RAM2~118 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~118 .is_wysiwyg = "true";
defparam \RAM2~118 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N31
dffeas \RAM2~22 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~22 .is_wysiwyg = "true";
defparam \RAM2~22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N28
fiftyfivenm_lcell_comb \RAM2~54feeder (
// Equation(s):
// \RAM2~54feeder_combout  = \uUartCon|reg_datas [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_datas [22]),
	.cin(gnd),
	.combout(\RAM2~54feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~54feeder .lut_mask = 16'hFF00;
defparam \RAM2~54feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N29
dffeas \RAM2~54 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RAM2~54feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM2~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~54 .is_wysiwyg = "true";
defparam \RAM2~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N30
fiftyfivenm_lcell_comb \RAM2~448 (
// Equation(s):
// \RAM2~448_combout  = (\uUartCon|reg_address [0] & ((\uUartCon|reg_address [1]) # ((\RAM2~54_q )))) # (!\uUartCon|reg_address [0] & (!\uUartCon|reg_address [1] & (\RAM2~22_q )))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM2~22_q ),
	.datad(\RAM2~54_q ),
	.cin(gnd),
	.combout(\RAM2~448_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~448 .lut_mask = 16'hBA98;
defparam \RAM2~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N14
fiftyfivenm_lcell_comb \RAM2~449 (
// Equation(s):
// \RAM2~449_combout  = (\uUartCon|reg_address [1] & ((\RAM2~448_combout  & ((\RAM2~118_q ))) # (!\RAM2~448_combout  & (\RAM2~86_q )))) # (!\uUartCon|reg_address [1] & (((\RAM2~448_combout ))))

	.dataa(\RAM2~86_q ),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM2~118_q ),
	.datad(\RAM2~448_combout ),
	.cin(gnd),
	.combout(\RAM2~449_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~449 .lut_mask = 16'hF388;
defparam \RAM2~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N10
fiftyfivenm_lcell_comb \idatas~165 (
// Equation(s):
// \idatas~165_combout  = (\idatas~0_combout  & ((\always0~1_combout  & (\RAM1~439_combout )) # (!\always0~1_combout  & ((\RAM2~449_combout )))))

	.dataa(\always0~1_combout ),
	.datab(\RAM1~439_combout ),
	.datac(\RAM2~449_combout ),
	.datad(\idatas~0_combout ),
	.cin(gnd),
	.combout(\idatas~165_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~165 .lut_mask = 16'hD800;
defparam \idatas~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N2
fiftyfivenm_lcell_comb \RAM2~310feeder (
// Equation(s):
// \RAM2~310feeder_combout  = \uUartCon|reg_datas [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_datas [22]),
	.cin(gnd),
	.combout(\RAM2~310feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~310feeder .lut_mask = 16'hFF00;
defparam \RAM2~310feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N3
dffeas \RAM2~310 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RAM2~310feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM2~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~310 .is_wysiwyg = "true";
defparam \RAM2~310 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N5
dffeas \RAM2~278 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~278 .is_wysiwyg = "true";
defparam \RAM2~278 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N4
fiftyfivenm_lcell_comb \idatas~166 (
// Equation(s):
// \idatas~166_combout  = (!\always0~1_combout  & ((\uUartCon|reg_address [0] & (\RAM2~310_q )) # (!\uUartCon|reg_address [0] & ((\RAM2~278_q )))))

	.dataa(\RAM2~310_q ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM2~278_q ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\idatas~166_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~166 .lut_mask = 16'h00B8;
defparam \idatas~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N13
dffeas \RAM1~310 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~310 .is_wysiwyg = "true";
defparam \RAM1~310 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N23
dffeas \RAM1~278 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~278 .is_wysiwyg = "true";
defparam \RAM1~278 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N22
fiftyfivenm_lcell_comb \idatas~167 (
// Equation(s):
// \idatas~167_combout  = (\always0~1_combout  & ((\uUartCon|reg_address [0] & (\RAM1~310_q )) # (!\uUartCon|reg_address [0] & ((\RAM1~278_q )))))

	.dataa(\always0~1_combout ),
	.datab(\RAM1~310_q ),
	.datac(\RAM1~278_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\idatas~167_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~167 .lut_mask = 16'h88A0;
defparam \idatas~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N22
fiftyfivenm_lcell_comb \idatas~168 (
// Equation(s):
// \idatas~168_combout  = (\idatas~165_combout ) # ((\idatas~2_combout  & ((\idatas~166_combout ) # (\idatas~167_combout ))))

	.dataa(\idatas~165_combout ),
	.datab(\idatas~2_combout ),
	.datac(\idatas~166_combout ),
	.datad(\idatas~167_combout ),
	.cin(gnd),
	.combout(\idatas~168_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~168 .lut_mask = 16'hEEEA;
defparam \idatas~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N28
fiftyfivenm_lcell_comb \idatas~170 (
// Equation(s):
// \idatas~170_combout  = (\idatas~168_combout ) # ((\uUartCon|reg_address [2] & (\idatas~169_combout  & \uUartCon|reg_address [3])))

	.dataa(\uUartCon|reg_address [2]),
	.datab(\idatas~169_combout ),
	.datac(\idatas~168_combout ),
	.datad(\uUartCon|reg_address [3]),
	.cin(gnd),
	.combout(\idatas~170_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~170 .lut_mask = 16'hF8F0;
defparam \idatas~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N29
dffeas \idatas[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\idatas~170_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\idatas~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(idatas[22]),
	.prn(vcc));
// synopsys translate_off
defparam \idatas[22] .is_wysiwyg = "true";
defparam \idatas[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N16
fiftyfivenm_lcell_comb \uUartCon|Selector32~0 (
// Equation(s):
// \uUartCon|Selector32~0_combout  = (\uUartCon|Equal2~0_combout  & (idatas[22])) # (!\uUartCon|Equal2~0_combout  & ((\uUartCon|latchdata [22])))

	.dataa(idatas[22]),
	.datab(\uUartCon|latchdata [22]),
	.datac(gnd),
	.datad(\uUartCon|Equal2~0_combout ),
	.cin(gnd),
	.combout(\uUartCon|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector32~0 .lut_mask = 16'hAACC;
defparam \uUartCon|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N17
dffeas \uUartCon|reg_datas[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|reg_datas[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|reg_datas [22]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|reg_datas[22] .is_wysiwyg = "true";
defparam \uUartCon|reg_datas[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N10
fiftyfivenm_lcell_comb \uUartCon|Selector100~0 (
// Equation(s):
// \uUartCon|Selector100~0_combout  = (\uUartCon|reg_datas [22] & (((!\uUartCon|Equal1~4_combout ) # (!\uUartCon|latchdata [48])) # (!\uUartCon|latchdata [49])))

	.dataa(\uUartCon|latchdata [49]),
	.datab(\uUartCon|reg_datas [22]),
	.datac(\uUartCon|latchdata [48]),
	.datad(\uUartCon|Equal1~4_combout ),
	.cin(gnd),
	.combout(\uUartCon|Selector100~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector100~0 .lut_mask = 16'h4CCC;
defparam \uUartCon|Selector100~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N11
dffeas \uUartCon|txdata[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector100~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|txdata[21]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|txdata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|txdata[22] .is_wysiwyg = "true";
defparam \uUartCon|txdata[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N14
fiftyfivenm_lcell_comb \uUartSrc|var_data~99 (
// Equation(s):
// \uUartSrc|var_data~99_combout  = (\uUartCon|txreq~q  & ((\uUartCon|txdata [22]))) # (!\uUartCon|txreq~q  & (\uUartSrc|var_data~32_q ))

	.dataa(gnd),
	.datab(\uUartSrc|var_data~32_q ),
	.datac(\uUartCon|txreq~q ),
	.datad(\uUartCon|txdata [22]),
	.cin(gnd),
	.combout(\uUartSrc|var_data~99_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|var_data~99 .lut_mask = 16'hFC0C;
defparam \uUartSrc|var_data~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N15
dffeas \uUartSrc|var_data~40 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|var_data~99_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|var_data~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|var_data~40 .is_wysiwyg = "true";
defparam \uUartSrc|var_data~40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N2
fiftyfivenm_lcell_comb \uUartSrc|var_data~92 (
// Equation(s):
// \uUartSrc|var_data~92_combout  = (\uUartCon|txreq~q  & (\uUartCon|txdata [14])) # (!\uUartCon|txreq~q  & ((\uUartSrc|var_data~40_q )))

	.dataa(\uUartCon|txreq~q ),
	.datab(\uUartCon|txdata [14]),
	.datac(\uUartSrc|var_data~40_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uUartSrc|var_data~92_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|var_data~92 .lut_mask = 16'hD8D8;
defparam \uUartSrc|var_data~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N3
dffeas \uUartSrc|var_data~48 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|var_data~92_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|var_data~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|var_data~48 .is_wysiwyg = "true";
defparam \uUartSrc|var_data~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N30
fiftyfivenm_lcell_comb \uUartSrc|var_data~85 (
// Equation(s):
// \uUartSrc|var_data~85_combout  = (\uUartCon|txreq~q  & (\uUartCon|txdata [6])) # (!\uUartCon|txreq~q  & ((\uUartSrc|var_data~48_q )))

	.dataa(gnd),
	.datab(\uUartCon|txdata [6]),
	.datac(\uUartCon|txreq~q ),
	.datad(\uUartSrc|var_data~48_q ),
	.cin(gnd),
	.combout(\uUartSrc|var_data~85_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|var_data~85 .lut_mask = 16'hCFC0;
defparam \uUartSrc|var_data~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N31
dffeas \uUartSrc|var_data~56 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|var_data~85_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|var_data~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|var_data~56 .is_wysiwyg = "true";
defparam \uUartSrc|var_data~56 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N24
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmit|data[6]~6 (
// Equation(s):
// \uUartSrc|uTxD|uTransmit|data[6]~6_combout  = (\uUartSrc|uTxD|uTransmitState|nstate~0_combout  & (\uUartSrc|uTxD|uTransmit|data [7])) # (!\uUartSrc|uTxD|uTransmitState|nstate~0_combout  & (((\uUartSrc|var_data~56_q ) # (!\uUartSrc|txstart~q ))))

	.dataa(\uUartSrc|uTxD|uTransmit|data [7]),
	.datab(\uUartSrc|txstart~q ),
	.datac(\uUartSrc|var_data~56_q ),
	.datad(\uUartSrc|uTxD|uTransmitState|nstate~0_combout ),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmit|data[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmit|data[6]~6 .lut_mask = 16'hAAF3;
defparam \uUartSrc|uTxD|uTransmit|data[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N20
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmit|data[6] (
// Equation(s):
// \uUartSrc|uTxD|uTransmit|data [6] = ((GLOBAL(\uUartSrc|uTxD|uTransmit|tx~1clkctrl_outclk ) & (\uUartSrc|uTxD|uTransmit|data[6]~6_combout )) # (!GLOBAL(\uUartSrc|uTxD|uTransmit|tx~1clkctrl_outclk ) & ((\uUartSrc|uTxD|uTransmit|data [6])))) # 
// (!\reset~input_o )

	.dataa(\reset~input_o ),
	.datab(\uUartSrc|uTxD|uTransmit|data[6]~6_combout ),
	.datac(\uUartSrc|uTxD|uTransmit|tx~1clkctrl_outclk ),
	.datad(\uUartSrc|uTxD|uTransmit|data [6]),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmit|data [6]),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmit|data[6] .lut_mask = 16'hDFD5;
defparam \uUartSrc|uTxD|uTransmit|data[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N6
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmit|data[5]~5 (
// Equation(s):
// \uUartSrc|uTxD|uTransmit|data[5]~5_combout  = (\uUartSrc|uTxD|uTransmitState|nstate~0_combout  & (((\uUartSrc|uTxD|uTransmit|data [6])))) # (!\uUartSrc|uTxD|uTransmitState|nstate~0_combout  & (((\uUartSrc|var_data~57_q )) # (!\uUartSrc|txstart~q )))

	.dataa(\uUartSrc|uTxD|uTransmitState|nstate~0_combout ),
	.datab(\uUartSrc|txstart~q ),
	.datac(\uUartSrc|var_data~57_q ),
	.datad(\uUartSrc|uTxD|uTransmit|data [6]),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmit|data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmit|data[5]~5 .lut_mask = 16'hFB51;
defparam \uUartSrc|uTxD|uTransmit|data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N18
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmit|data[5] (
// Equation(s):
// \uUartSrc|uTxD|uTransmit|data [5] = ((GLOBAL(\uUartSrc|uTxD|uTransmit|tx~1clkctrl_outclk ) & (\uUartSrc|uTxD|uTransmit|data[5]~5_combout )) # (!GLOBAL(\uUartSrc|uTxD|uTransmit|tx~1clkctrl_outclk ) & ((\uUartSrc|uTxD|uTransmit|data [5])))) # 
// (!\reset~input_o )

	.dataa(\uUartSrc|uTxD|uTransmit|data[5]~5_combout ),
	.datab(\reset~input_o ),
	.datac(\uUartSrc|uTxD|uTransmit|tx~1clkctrl_outclk ),
	.datad(\uUartSrc|uTxD|uTransmit|data [5]),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmit|data [5]),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmit|data[5] .lut_mask = 16'hBFB3;
defparam \uUartSrc|uTxD|uTransmit|data[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N4
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmit|data[4]~4 (
// Equation(s):
// \uUartSrc|uTxD|uTransmit|data[4]~4_combout  = (\uUartSrc|uTxD|uTransmitState|nstate~0_combout  & (((\uUartSrc|uTxD|uTransmit|data [5])))) # (!\uUartSrc|uTxD|uTransmitState|nstate~0_combout  & (((\uUartSrc|var_data~58_q )) # (!\uUartSrc|txstart~q )))

	.dataa(\uUartSrc|uTxD|uTransmitState|nstate~0_combout ),
	.datab(\uUartSrc|txstart~q ),
	.datac(\uUartSrc|var_data~58_q ),
	.datad(\uUartSrc|uTxD|uTransmit|data [5]),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmit|data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmit|data[4]~4 .lut_mask = 16'hFB51;
defparam \uUartSrc|uTxD|uTransmit|data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N16
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmit|data[4] (
// Equation(s):
// \uUartSrc|uTxD|uTransmit|data [4] = ((GLOBAL(\uUartSrc|uTxD|uTransmit|tx~1clkctrl_outclk ) & (\uUartSrc|uTxD|uTransmit|data[4]~4_combout )) # (!GLOBAL(\uUartSrc|uTxD|uTransmit|tx~1clkctrl_outclk ) & ((\uUartSrc|uTxD|uTransmit|data [4])))) # 
// (!\reset~input_o )

	.dataa(\reset~input_o ),
	.datab(\uUartSrc|uTxD|uTransmit|data[4]~4_combout ),
	.datac(\uUartSrc|uTxD|uTransmit|tx~1clkctrl_outclk ),
	.datad(\uUartSrc|uTxD|uTransmit|data [4]),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmit|data [4]),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmit|data[4] .lut_mask = 16'hDFD5;
defparam \uUartSrc|uTxD|uTransmit|data[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N0
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmit|data[3]~3 (
// Equation(s):
// \uUartSrc|uTxD|uTransmit|data[3]~3_combout  = (\uUartSrc|uTxD|uTransmitState|nstate~0_combout  & (((\uUartSrc|uTxD|uTransmit|data [4])))) # (!\uUartSrc|uTxD|uTransmitState|nstate~0_combout  & (((\uUartSrc|var_data~59_q )) # (!\uUartSrc|txstart~q )))

	.dataa(\uUartSrc|uTxD|uTransmitState|nstate~0_combout ),
	.datab(\uUartSrc|txstart~q ),
	.datac(\uUartSrc|var_data~59_q ),
	.datad(\uUartSrc|uTxD|uTransmit|data [4]),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmit|data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmit|data[3]~3 .lut_mask = 16'hFB51;
defparam \uUartSrc|uTxD|uTransmit|data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N22
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmit|data[3] (
// Equation(s):
// \uUartSrc|uTxD|uTransmit|data [3] = ((GLOBAL(\uUartSrc|uTxD|uTransmit|tx~1clkctrl_outclk ) & (\uUartSrc|uTxD|uTransmit|data[3]~3_combout )) # (!GLOBAL(\uUartSrc|uTxD|uTransmit|tx~1clkctrl_outclk ) & ((\uUartSrc|uTxD|uTransmit|data [3])))) # 
// (!\reset~input_o )

	.dataa(\reset~input_o ),
	.datab(\uUartSrc|uTxD|uTransmit|data[3]~3_combout ),
	.datac(\uUartSrc|uTxD|uTransmit|data [3]),
	.datad(\uUartSrc|uTxD|uTransmit|tx~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmit|data [3]),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmit|data[3] .lut_mask = 16'hDDF5;
defparam \uUartSrc|uTxD|uTransmit|data[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N17
dffeas \RAM2~202 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~202 .is_wysiwyg = "true";
defparam \RAM2~202 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N3
dffeas \RAM2~138 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~138 .is_wysiwyg = "true";
defparam \RAM2~138 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N2
fiftyfivenm_lcell_comb \RAM2~370 (
// Equation(s):
// \RAM2~370_combout  = (\uUartCon|reg_address [1] & ((\RAM2~202_q ) # ((\uUartCon|reg_address [0])))) # (!\uUartCon|reg_address [1] & (((\RAM2~138_q  & !\uUartCon|reg_address [0]))))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\RAM2~202_q ),
	.datac(\RAM2~138_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM2~370_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~370 .lut_mask = 16'hAAD8;
defparam \RAM2~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N27
dffeas \RAM2~234 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~234 .is_wysiwyg = "true";
defparam \RAM2~234 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y13_N9
dffeas \RAM2~170 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~170 .is_wysiwyg = "true";
defparam \RAM2~170 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N26
fiftyfivenm_lcell_comb \RAM2~371 (
// Equation(s):
// \RAM2~371_combout  = (\RAM2~370_combout  & (((\RAM2~234_q )) # (!\uUartCon|reg_address [0]))) # (!\RAM2~370_combout  & (\uUartCon|reg_address [0] & ((\RAM2~170_q ))))

	.dataa(\RAM2~370_combout ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM2~234_q ),
	.datad(\RAM2~170_q ),
	.cin(gnd),
	.combout(\RAM2~371_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~371 .lut_mask = 16'hE6A2;
defparam \RAM2~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N3
dffeas \RAM1~138 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~138 .is_wysiwyg = "true";
defparam \RAM1~138 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N1
dffeas \RAM1~202 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~202 .is_wysiwyg = "true";
defparam \RAM1~202 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N2
fiftyfivenm_lcell_comb \RAM1~360 (
// Equation(s):
// \RAM1~360_combout  = (\uUartCon|reg_address [0] & (\uUartCon|reg_address [1])) # (!\uUartCon|reg_address [0] & ((\uUartCon|reg_address [1] & ((\RAM1~202_q ))) # (!\uUartCon|reg_address [1] & (\RAM1~138_q ))))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM1~138_q ),
	.datad(\RAM1~202_q ),
	.cin(gnd),
	.combout(\RAM1~360_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~360 .lut_mask = 16'hDC98;
defparam \RAM1~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N3
dffeas \RAM1~234 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~234 .is_wysiwyg = "true";
defparam \RAM1~234 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N17
dffeas \RAM1~170 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~170 .is_wysiwyg = "true";
defparam \RAM1~170 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N2
fiftyfivenm_lcell_comb \RAM1~361 (
// Equation(s):
// \RAM1~361_combout  = (\RAM1~360_combout  & (((\RAM1~234_q )) # (!\uUartCon|reg_address [0]))) # (!\RAM1~360_combout  & (\uUartCon|reg_address [0] & ((\RAM1~170_q ))))

	.dataa(\RAM1~360_combout ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~234_q ),
	.datad(\RAM1~170_q ),
	.cin(gnd),
	.combout(\RAM1~361_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~361 .lut_mask = 16'hE6A2;
defparam \RAM1~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N22
fiftyfivenm_lcell_comb \idatas~49 (
// Equation(s):
// \idatas~49_combout  = (\always0~1_combout  & ((\RAM1~361_combout ))) # (!\always0~1_combout  & (\RAM2~371_combout ))

	.dataa(\RAM2~371_combout ),
	.datab(\RAM1~361_combout ),
	.datac(\always0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\idatas~49_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~49 .lut_mask = 16'hCACA;
defparam \idatas~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N26
fiftyfivenm_lcell_comb \RAM2~298feeder (
// Equation(s):
// \RAM2~298feeder_combout  = \uUartCon|reg_datas [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_datas [10]),
	.cin(gnd),
	.combout(\RAM2~298feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~298feeder .lut_mask = 16'hFF00;
defparam \RAM2~298feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N27
dffeas \RAM2~298 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RAM2~298feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM2~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~298 .is_wysiwyg = "true";
defparam \RAM2~298 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N5
dffeas \RAM2~266 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~266 .is_wysiwyg = "true";
defparam \RAM2~266 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N4
fiftyfivenm_lcell_comb \idatas~46 (
// Equation(s):
// \idatas~46_combout  = (!\always0~1_combout  & ((\uUartCon|reg_address [0] & (\RAM2~298_q )) # (!\uUartCon|reg_address [0] & ((\RAM2~266_q )))))

	.dataa(\always0~1_combout ),
	.datab(\RAM2~298_q ),
	.datac(\RAM2~266_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\idatas~46_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~46 .lut_mask = 16'h4450;
defparam \idatas~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N21
dffeas \RAM2~74 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~74 .is_wysiwyg = "true";
defparam \RAM2~74 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N15
dffeas \RAM2~106 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~106 .is_wysiwyg = "true";
defparam \RAM2~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N29
dffeas \RAM2~10 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~10 .is_wysiwyg = "true";
defparam \RAM2~10 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N23
dffeas \RAM2~42 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~42 .is_wysiwyg = "true";
defparam \RAM2~42 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N28
fiftyfivenm_lcell_comb \RAM2~368 (
// Equation(s):
// \RAM2~368_combout  = (\uUartCon|reg_address [0] & ((\uUartCon|reg_address [1]) # ((\RAM2~42_q )))) # (!\uUartCon|reg_address [0] & (!\uUartCon|reg_address [1] & (\RAM2~10_q )))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM2~10_q ),
	.datad(\RAM2~42_q ),
	.cin(gnd),
	.combout(\RAM2~368_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~368 .lut_mask = 16'hBA98;
defparam \RAM2~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N14
fiftyfivenm_lcell_comb \RAM2~369 (
// Equation(s):
// \RAM2~369_combout  = (\uUartCon|reg_address [1] & ((\RAM2~368_combout  & ((\RAM2~106_q ))) # (!\RAM2~368_combout  & (\RAM2~74_q )))) # (!\uUartCon|reg_address [1] & (((\RAM2~368_combout ))))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\RAM2~74_q ),
	.datac(\RAM2~106_q ),
	.datad(\RAM2~368_combout ),
	.cin(gnd),
	.combout(\RAM2~369_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~369 .lut_mask = 16'hF588;
defparam \RAM2~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N11
dffeas \RAM1~10 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~10 .is_wysiwyg = "true";
defparam \RAM1~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N24
fiftyfivenm_lcell_comb \RAM1~42feeder (
// Equation(s):
// \RAM1~42feeder_combout  = \uUartCon|reg_datas [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_datas [10]),
	.cin(gnd),
	.combout(\RAM1~42feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~42feeder .lut_mask = 16'hFF00;
defparam \RAM1~42feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N25
dffeas \RAM1~42 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RAM1~42feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1~329_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~42 .is_wysiwyg = "true";
defparam \RAM1~42 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N10
fiftyfivenm_lcell_comb \RAM1~358 (
// Equation(s):
// \RAM1~358_combout  = (\uUartCon|reg_address [1] & (\uUartCon|reg_address [0])) # (!\uUartCon|reg_address [1] & ((\uUartCon|reg_address [0] & ((\RAM1~42_q ))) # (!\uUartCon|reg_address [0] & (\RAM1~10_q ))))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~10_q ),
	.datad(\RAM1~42_q ),
	.cin(gnd),
	.combout(\RAM1~358_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~358 .lut_mask = 16'hDC98;
defparam \RAM1~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N19
dffeas \RAM1~106 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~331_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~106 .is_wysiwyg = "true";
defparam \RAM1~106 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N16
fiftyfivenm_lcell_comb \RAM1~74feeder (
// Equation(s):
// \RAM1~74feeder_combout  = \uUartCon|reg_datas [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_datas [10]),
	.cin(gnd),
	.combout(\RAM1~74feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~74feeder .lut_mask = 16'hFF00;
defparam \RAM1~74feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N17
dffeas \RAM1~74 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RAM1~74feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM1~328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~74 .is_wysiwyg = "true";
defparam \RAM1~74 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N18
fiftyfivenm_lcell_comb \RAM1~359 (
// Equation(s):
// \RAM1~359_combout  = (\RAM1~358_combout  & (((\RAM1~106_q )) # (!\uUartCon|reg_address [1]))) # (!\RAM1~358_combout  & (\uUartCon|reg_address [1] & ((\RAM1~74_q ))))

	.dataa(\RAM1~358_combout ),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM1~106_q ),
	.datad(\RAM1~74_q ),
	.cin(gnd),
	.combout(\RAM1~359_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~359 .lut_mask = 16'hE6A2;
defparam \RAM1~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N8
fiftyfivenm_lcell_comb \idatas~45 (
// Equation(s):
// \idatas~45_combout  = (\idatas~0_combout  & ((\always0~1_combout  & ((\RAM1~359_combout ))) # (!\always0~1_combout  & (\RAM2~369_combout ))))

	.dataa(\always0~1_combout ),
	.datab(\RAM2~369_combout ),
	.datac(\idatas~0_combout ),
	.datad(\RAM1~359_combout ),
	.cin(gnd),
	.combout(\idatas~45_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~45 .lut_mask = 16'hE040;
defparam \idatas~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N13
dffeas \RAM1~298 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~298 .is_wysiwyg = "true";
defparam \RAM1~298 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N15
dffeas \RAM1~266 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~266 .is_wysiwyg = "true";
defparam \RAM1~266 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N14
fiftyfivenm_lcell_comb \idatas~47 (
// Equation(s):
// \idatas~47_combout  = (\always0~1_combout  & ((\uUartCon|reg_address [0] & (\RAM1~298_q )) # (!\uUartCon|reg_address [0] & ((\RAM1~266_q )))))

	.dataa(\RAM1~298_q ),
	.datab(\always0~1_combout ),
	.datac(\RAM1~266_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\idatas~47_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~47 .lut_mask = 16'h88C0;
defparam \idatas~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N14
fiftyfivenm_lcell_comb \idatas~48 (
// Equation(s):
// \idatas~48_combout  = (\idatas~45_combout ) # ((\idatas~2_combout  & ((\idatas~46_combout ) # (\idatas~47_combout ))))

	.dataa(\idatas~46_combout ),
	.datab(\idatas~2_combout ),
	.datac(\idatas~45_combout ),
	.datad(\idatas~47_combout ),
	.cin(gnd),
	.combout(\idatas~48_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~48 .lut_mask = 16'hFCF8;
defparam \idatas~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N10
fiftyfivenm_lcell_comb \idatas~50 (
// Equation(s):
// \idatas~50_combout  = (\idatas~48_combout ) # ((\idatas~49_combout  & (\uUartCon|reg_address [3] & \uUartCon|reg_address [2])))

	.dataa(\idatas~49_combout ),
	.datab(\uUartCon|reg_address [3]),
	.datac(\idatas~48_combout ),
	.datad(\uUartCon|reg_address [2]),
	.cin(gnd),
	.combout(\idatas~50_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~50 .lut_mask = 16'hF8F0;
defparam \idatas~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N11
dffeas \idatas[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\idatas~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\idatas~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(idatas[10]),
	.prn(vcc));
// synopsys translate_off
defparam \idatas[10] .is_wysiwyg = "true";
defparam \idatas[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N12
fiftyfivenm_lcell_comb \uUartCon|Selector44~0 (
// Equation(s):
// \uUartCon|Selector44~0_combout  = (\uUartCon|Equal2~0_combout  & (idatas[10])) # (!\uUartCon|Equal2~0_combout  & ((\uUartCon|latchdata [10])))

	.dataa(idatas[10]),
	.datab(\uUartCon|latchdata [10]),
	.datac(gnd),
	.datad(\uUartCon|Equal2~0_combout ),
	.cin(gnd),
	.combout(\uUartCon|Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector44~0 .lut_mask = 16'hAACC;
defparam \uUartCon|Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N13
dffeas \uUartCon|reg_datas[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector44~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|reg_datas[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|reg_datas [10]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|reg_datas[10] .is_wysiwyg = "true";
defparam \uUartCon|reg_datas[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N22
fiftyfivenm_lcell_comb \uUartCon|Selector112~0 (
// Equation(s):
// \uUartCon|Selector112~0_combout  = (\uUartCon|reg_datas [10] & (((!\uUartCon|latchdata [49]) # (!\uUartCon|Equal1~4_combout )) # (!\uUartCon|latchdata [48])))

	.dataa(\uUartCon|latchdata [48]),
	.datab(\uUartCon|Equal1~4_combout ),
	.datac(\uUartCon|reg_datas [10]),
	.datad(\uUartCon|latchdata [49]),
	.cin(gnd),
	.combout(\uUartCon|Selector112~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector112~0 .lut_mask = 16'h70F0;
defparam \uUartCon|Selector112~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N23
dffeas \uUartCon|txdata[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector112~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|txdata[21]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|txdata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|txdata[10] .is_wysiwyg = "true";
defparam \uUartCon|txdata[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N2
fiftyfivenm_lcell_comb \uUartCon|txdata[50]~feeder (
// Equation(s):
// \uUartCon|txdata[50]~feeder_combout  = \uUartCon|Equal4~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|Equal4~0_combout ),
	.cin(gnd),
	.combout(\uUartCon|txdata[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|txdata[50]~feeder .lut_mask = 16'hFF00;
defparam \uUartCon|txdata[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N3
dffeas \uUartCon|txdata[50] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|txdata[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|txdata[21]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|txdata [50]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|txdata[50] .is_wysiwyg = "true";
defparam \uUartCon|txdata[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N30
fiftyfivenm_lcell_comb \uUartSrc|var_data~103 (
// Equation(s):
// \uUartSrc|var_data~103_combout  = (\uUartCon|txdata [50] & \uUartCon|txreq~q )

	.dataa(\uUartCon|txdata [50]),
	.datab(gnd),
	.datac(\uUartCon|txreq~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uUartSrc|var_data~103_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|var_data~103 .lut_mask = 16'hA0A0;
defparam \uUartSrc|var_data~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N31
dffeas \uUartSrc|var_data~12 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|var_data~103_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|var_data~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|var_data~12 .is_wysiwyg = "true";
defparam \uUartSrc|var_data~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N30
fiftyfivenm_lcell_comb \uUartCon|txdata[42]~feeder (
// Equation(s):
// \uUartCon|txdata[42]~feeder_combout  = \uUartCon|reg_address [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_address [10]),
	.cin(gnd),
	.combout(\uUartCon|txdata[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|txdata[42]~feeder .lut_mask = 16'hFF00;
defparam \uUartCon|txdata[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N31
dffeas \uUartCon|txdata[42] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|txdata[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|txdata[39]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|txdata [42]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|txdata[42] .is_wysiwyg = "true";
defparam \uUartCon|txdata[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N28
fiftyfivenm_lcell_comb \uUartSrc|var_data~96 (
// Equation(s):
// \uUartSrc|var_data~96_combout  = (\uUartCon|txreq~q  & ((\uUartCon|txdata [42]))) # (!\uUartCon|txreq~q  & (\uUartSrc|var_data~12_q ))

	.dataa(\uUartSrc|var_data~12_q ),
	.datab(\uUartCon|txdata [42]),
	.datac(\uUartCon|txreq~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uUartSrc|var_data~96_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|var_data~96 .lut_mask = 16'hCACA;
defparam \uUartSrc|var_data~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N29
dffeas \uUartSrc|var_data~20 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|var_data~96_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|var_data~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|var_data~20 .is_wysiwyg = "true";
defparam \uUartSrc|var_data~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N19
dffeas \uUartCon|txdata[34] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_address [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uUartCon|txdata[39]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|txdata [34]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|txdata[34] .is_wysiwyg = "true";
defparam \uUartCon|txdata[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N18
fiftyfivenm_lcell_comb \uUartSrc|var_data~89 (
// Equation(s):
// \uUartSrc|var_data~89_combout  = (\uUartCon|txreq~q  & ((\uUartCon|txdata [34]))) # (!\uUartCon|txreq~q  & (\uUartSrc|var_data~20_q ))

	.dataa(gnd),
	.datab(\uUartSrc|var_data~20_q ),
	.datac(\uUartCon|txreq~q ),
	.datad(\uUartCon|txdata [34]),
	.cin(gnd),
	.combout(\uUartSrc|var_data~89_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|var_data~89 .lut_mask = 16'hFC0C;
defparam \uUartSrc|var_data~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N19
dffeas \uUartSrc|var_data~28 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|var_data~89_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|var_data~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|var_data~28 .is_wysiwyg = "true";
defparam \uUartSrc|var_data~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N9
dffeas \RAM1~58 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~329_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~58 .is_wysiwyg = "true";
defparam \RAM1~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N11
dffeas \RAM1~26 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~26 .is_wysiwyg = "true";
defparam \RAM1~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N10
fiftyfivenm_lcell_comb \RAM1~398 (
// Equation(s):
// \RAM1~398_combout  = (\uUartCon|reg_address [0] & ((\RAM1~58_q ) # ((\uUartCon|reg_address [1])))) # (!\uUartCon|reg_address [0] & (((\RAM1~26_q  & !\uUartCon|reg_address [1]))))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\RAM1~58_q ),
	.datac(\RAM1~26_q ),
	.datad(\uUartCon|reg_address [1]),
	.cin(gnd),
	.combout(\RAM1~398_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~398 .lut_mask = 16'hAAD8;
defparam \RAM1~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N5
dffeas \RAM1~90 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~90 .is_wysiwyg = "true";
defparam \RAM1~90 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N15
dffeas \RAM1~122 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~331_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~122 .is_wysiwyg = "true";
defparam \RAM1~122 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N14
fiftyfivenm_lcell_comb \RAM1~399 (
// Equation(s):
// \RAM1~399_combout  = (\RAM1~398_combout  & (((\RAM1~122_q ) # (!\uUartCon|reg_address [1])))) # (!\RAM1~398_combout  & (\RAM1~90_q  & ((\uUartCon|reg_address [1]))))

	.dataa(\RAM1~398_combout ),
	.datab(\RAM1~90_q ),
	.datac(\RAM1~122_q ),
	.datad(\uUartCon|reg_address [1]),
	.cin(gnd),
	.combout(\RAM1~399_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~399 .lut_mask = 16'hE4AA;
defparam \RAM1~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N29
dffeas \RAM2~90 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~90 .is_wysiwyg = "true";
defparam \RAM2~90 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y18_N15
dffeas \RAM2~122 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~122 .is_wysiwyg = "true";
defparam \RAM2~122 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N23
dffeas \RAM2~26 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~26 .is_wysiwyg = "true";
defparam \RAM2~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N13
dffeas \RAM2~58 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~58 .is_wysiwyg = "true";
defparam \RAM2~58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N22
fiftyfivenm_lcell_comb \RAM2~408 (
// Equation(s):
// \RAM2~408_combout  = (\uUartCon|reg_address [1] & (\uUartCon|reg_address [0])) # (!\uUartCon|reg_address [1] & ((\uUartCon|reg_address [0] & ((\RAM2~58_q ))) # (!\uUartCon|reg_address [0] & (\RAM2~26_q ))))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM2~26_q ),
	.datad(\RAM2~58_q ),
	.cin(gnd),
	.combout(\RAM2~408_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~408 .lut_mask = 16'hDC98;
defparam \RAM2~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N14
fiftyfivenm_lcell_comb \RAM2~409 (
// Equation(s):
// \RAM2~409_combout  = (\uUartCon|reg_address [1] & ((\RAM2~408_combout  & ((\RAM2~122_q ))) # (!\RAM2~408_combout  & (\RAM2~90_q )))) # (!\uUartCon|reg_address [1] & (((\RAM2~408_combout ))))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\RAM2~90_q ),
	.datac(\RAM2~122_q ),
	.datad(\RAM2~408_combout ),
	.cin(gnd),
	.combout(\RAM2~409_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~409 .lut_mask = 16'hF588;
defparam \RAM2~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N6
fiftyfivenm_lcell_comb \idatas~105 (
// Equation(s):
// \idatas~105_combout  = (\idatas~0_combout  & ((\always0~1_combout  & (\RAM1~399_combout )) # (!\always0~1_combout  & ((\RAM2~409_combout )))))

	.dataa(\idatas~0_combout ),
	.datab(\RAM1~399_combout ),
	.datac(\RAM2~409_combout ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\idatas~105_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~105 .lut_mask = 16'h88A0;
defparam \idatas~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N17
dffeas \RAM2~314 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~314 .is_wysiwyg = "true";
defparam \RAM2~314 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N1
dffeas \RAM2~282 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~282_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~282 .is_wysiwyg = "true";
defparam \RAM2~282 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N0
fiftyfivenm_lcell_comb \idatas~106 (
// Equation(s):
// \idatas~106_combout  = (!\always0~1_combout  & ((\uUartCon|reg_address [0] & (\RAM2~314_q )) # (!\uUartCon|reg_address [0] & ((\RAM2~282_q )))))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\RAM2~314_q ),
	.datac(\RAM2~282_q ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\idatas~106_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~106 .lut_mask = 16'h00D8;
defparam \idatas~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y16_N5
dffeas \RAM1~314 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~314 .is_wysiwyg = "true";
defparam \RAM1~314 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y16_N15
dffeas \RAM1~282 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~282_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~282 .is_wysiwyg = "true";
defparam \RAM1~282 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N14
fiftyfivenm_lcell_comb \idatas~107 (
// Equation(s):
// \idatas~107_combout  = (\always0~1_combout  & ((\uUartCon|reg_address [0] & (\RAM1~314_q )) # (!\uUartCon|reg_address [0] & ((\RAM1~282_q )))))

	.dataa(\always0~1_combout ),
	.datab(\RAM1~314_q ),
	.datac(\RAM1~282_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\idatas~107_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~107 .lut_mask = 16'h88A0;
defparam \idatas~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N26
fiftyfivenm_lcell_comb \idatas~108 (
// Equation(s):
// \idatas~108_combout  = (\idatas~105_combout ) # ((\idatas~2_combout  & ((\idatas~106_combout ) # (\idatas~107_combout ))))

	.dataa(\idatas~105_combout ),
	.datab(\idatas~106_combout ),
	.datac(\idatas~107_combout ),
	.datad(\idatas~2_combout ),
	.cin(gnd),
	.combout(\idatas~108_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~108 .lut_mask = 16'hFEAA;
defparam \idatas~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N31
dffeas \RAM1~154 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~154 .is_wysiwyg = "true";
defparam \RAM1~154 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N13
dffeas \RAM1~218 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~218 .is_wysiwyg = "true";
defparam \RAM1~218 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N30
fiftyfivenm_lcell_comb \RAM1~400 (
// Equation(s):
// \RAM1~400_combout  = (\uUartCon|reg_address [1] & ((\uUartCon|reg_address [0]) # ((\RAM1~218_q )))) # (!\uUartCon|reg_address [1] & (!\uUartCon|reg_address [0] & (\RAM1~154_q )))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~154_q ),
	.datad(\RAM1~218_q ),
	.cin(gnd),
	.combout(\RAM1~400_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~400 .lut_mask = 16'hBA98;
defparam \RAM1~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N9
dffeas \RAM1~186 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~186 .is_wysiwyg = "true";
defparam \RAM1~186 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N19
dffeas \RAM1~250 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~250 .is_wysiwyg = "true";
defparam \RAM1~250 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N18
fiftyfivenm_lcell_comb \RAM1~401 (
// Equation(s):
// \RAM1~401_combout  = (\RAM1~400_combout  & (((\RAM1~250_q ) # (!\uUartCon|reg_address [0])))) # (!\RAM1~400_combout  & (\RAM1~186_q  & ((\uUartCon|reg_address [0]))))

	.dataa(\RAM1~400_combout ),
	.datab(\RAM1~186_q ),
	.datac(\RAM1~250_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM1~401_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~401 .lut_mask = 16'hE4AA;
defparam \RAM1~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N17
dffeas \RAM2~186 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~186 .is_wysiwyg = "true";
defparam \RAM2~186 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N19
dffeas \RAM2~250 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~250 .is_wysiwyg = "true";
defparam \RAM2~250 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N9
dffeas \RAM2~218 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~218 .is_wysiwyg = "true";
defparam \RAM2~218 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N27
dffeas \RAM2~154 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~154 .is_wysiwyg = "true";
defparam \RAM2~154 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N26
fiftyfivenm_lcell_comb \RAM2~410 (
// Equation(s):
// \RAM2~410_combout  = (\uUartCon|reg_address [1] & ((\RAM2~218_q ) # ((\uUartCon|reg_address [0])))) # (!\uUartCon|reg_address [1] & (((\RAM2~154_q  & !\uUartCon|reg_address [0]))))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\RAM2~218_q ),
	.datac(\RAM2~154_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM2~410_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~410 .lut_mask = 16'hAAD8;
defparam \RAM2~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N18
fiftyfivenm_lcell_comb \RAM2~411 (
// Equation(s):
// \RAM2~411_combout  = (\uUartCon|reg_address [0] & ((\RAM2~410_combout  & ((\RAM2~250_q ))) # (!\RAM2~410_combout  & (\RAM2~186_q )))) # (!\uUartCon|reg_address [0] & (((\RAM2~410_combout ))))

	.dataa(\RAM2~186_q ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM2~250_q ),
	.datad(\RAM2~410_combout ),
	.cin(gnd),
	.combout(\RAM2~411_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~411 .lut_mask = 16'hF388;
defparam \RAM2~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N20
fiftyfivenm_lcell_comb \idatas~109 (
// Equation(s):
// \idatas~109_combout  = (\always0~1_combout  & (\RAM1~401_combout )) # (!\always0~1_combout  & ((\RAM2~411_combout )))

	.dataa(\RAM1~401_combout ),
	.datab(\RAM2~411_combout ),
	.datac(gnd),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\idatas~109_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~109 .lut_mask = 16'hAACC;
defparam \idatas~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N20
fiftyfivenm_lcell_comb \idatas~110 (
// Equation(s):
// \idatas~110_combout  = (\idatas~108_combout ) # ((\uUartCon|reg_address [3] & (\uUartCon|reg_address [2] & \idatas~109_combout )))

	.dataa(\idatas~108_combout ),
	.datab(\uUartCon|reg_address [3]),
	.datac(\uUartCon|reg_address [2]),
	.datad(\idatas~109_combout ),
	.cin(gnd),
	.combout(\idatas~110_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~110 .lut_mask = 16'hEAAA;
defparam \idatas~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N21
dffeas \idatas[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\idatas~110_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\idatas~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(idatas[26]),
	.prn(vcc));
// synopsys translate_off
defparam \idatas[26] .is_wysiwyg = "true";
defparam \idatas[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N2
fiftyfivenm_lcell_comb \uUartCon|Selector28~0 (
// Equation(s):
// \uUartCon|Selector28~0_combout  = (\uUartCon|Equal2~0_combout  & ((idatas[26]))) # (!\uUartCon|Equal2~0_combout  & (\uUartCon|latchdata [26]))

	.dataa(gnd),
	.datab(\uUartCon|latchdata [26]),
	.datac(\uUartCon|Equal2~0_combout ),
	.datad(idatas[26]),
	.cin(gnd),
	.combout(\uUartCon|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector28~0 .lut_mask = 16'hFC0C;
defparam \uUartCon|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N3
dffeas \uUartCon|reg_datas[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|reg_datas[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|reg_datas [26]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|reg_datas[26] .is_wysiwyg = "true";
defparam \uUartCon|reg_datas[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N26
fiftyfivenm_lcell_comb \uUartCon|Selector96~0 (
// Equation(s):
// \uUartCon|Selector96~0_combout  = (\uUartCon|reg_datas [26] & (((!\uUartCon|Equal1~4_combout ) # (!\uUartCon|latchdata [48])) # (!\uUartCon|latchdata [49])))

	.dataa(\uUartCon|latchdata [49]),
	.datab(\uUartCon|reg_datas [26]),
	.datac(\uUartCon|latchdata [48]),
	.datad(\uUartCon|Equal1~4_combout ),
	.cin(gnd),
	.combout(\uUartCon|Selector96~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector96~0 .lut_mask = 16'h4CCC;
defparam \uUartCon|Selector96~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N27
dffeas \uUartCon|txdata[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector96~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|txdata[21]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|txdata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|txdata[26] .is_wysiwyg = "true";
defparam \uUartCon|txdata[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N4
fiftyfivenm_lcell_comb \uUartSrc|var_data~82 (
// Equation(s):
// \uUartSrc|var_data~82_combout  = (\uUartCon|txreq~q  & ((\uUartCon|txdata [26]))) # (!\uUartCon|txreq~q  & (\uUartSrc|var_data~28_q ))

	.dataa(gnd),
	.datab(\uUartSrc|var_data~28_q ),
	.datac(\uUartCon|txreq~q ),
	.datad(\uUartCon|txdata [26]),
	.cin(gnd),
	.combout(\uUartSrc|var_data~82_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|var_data~82 .lut_mask = 16'hFC0C;
defparam \uUartSrc|var_data~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N5
dffeas \uUartSrc|var_data~36 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|var_data~82_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|var_data~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|var_data~36 .is_wysiwyg = "true";
defparam \uUartSrc|var_data~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y16_N11
dffeas \RAM1~274 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~274 .is_wysiwyg = "true";
defparam \RAM1~274 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y16_N25
dffeas \RAM1~306 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~306 .is_wysiwyg = "true";
defparam \RAM1~306 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N10
fiftyfivenm_lcell_comb \idatas~77 (
// Equation(s):
// \idatas~77_combout  = (\always0~1_combout  & ((\uUartCon|reg_address [0] & ((\RAM1~306_q ))) # (!\uUartCon|reg_address [0] & (\RAM1~274_q ))))

	.dataa(\always0~1_combout ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~274_q ),
	.datad(\RAM1~306_q ),
	.cin(gnd),
	.combout(\idatas~77_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~77 .lut_mask = 16'hA820;
defparam \idatas~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N11
dffeas \RAM2~274 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~274 .is_wysiwyg = "true";
defparam \RAM2~274 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N25
dffeas \RAM2~306 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~306 .is_wysiwyg = "true";
defparam \RAM2~306 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N10
fiftyfivenm_lcell_comb \idatas~76 (
// Equation(s):
// \idatas~76_combout  = (!\always0~1_combout  & ((\uUartCon|reg_address [0] & ((\RAM2~306_q ))) # (!\uUartCon|reg_address [0] & (\RAM2~274_q ))))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\always0~1_combout ),
	.datac(\RAM2~274_q ),
	.datad(\RAM2~306_q ),
	.cin(gnd),
	.combout(\idatas~76_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~76 .lut_mask = 16'h3210;
defparam \idatas~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N9
dffeas \RAM2~82 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~82 .is_wysiwyg = "true";
defparam \RAM2~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N27
dffeas \RAM2~114 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~114 .is_wysiwyg = "true";
defparam \RAM2~114 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N25
dffeas \RAM2~18 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~18 .is_wysiwyg = "true";
defparam \RAM2~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N31
dffeas \RAM2~50 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~50 .is_wysiwyg = "true";
defparam \RAM2~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
fiftyfivenm_lcell_comb \RAM2~388 (
// Equation(s):
// \RAM2~388_combout  = (\uUartCon|reg_address [0] & ((\uUartCon|reg_address [1]) # ((\RAM2~50_q )))) # (!\uUartCon|reg_address [0] & (!\uUartCon|reg_address [1] & (\RAM2~18_q )))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM2~18_q ),
	.datad(\RAM2~50_q ),
	.cin(gnd),
	.combout(\RAM2~388_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~388 .lut_mask = 16'hBA98;
defparam \RAM2~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
fiftyfivenm_lcell_comb \RAM2~389 (
// Equation(s):
// \RAM2~389_combout  = (\uUartCon|reg_address [1] & ((\RAM2~388_combout  & ((\RAM2~114_q ))) # (!\RAM2~388_combout  & (\RAM2~82_q )))) # (!\uUartCon|reg_address [1] & (((\RAM2~388_combout ))))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\RAM2~82_q ),
	.datac(\RAM2~114_q ),
	.datad(\RAM2~388_combout ),
	.cin(gnd),
	.combout(\RAM2~389_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~389 .lut_mask = 16'hF588;
defparam \RAM2~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N11
dffeas \RAM1~82 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~82 .is_wysiwyg = "true";
defparam \RAM1~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N21
dffeas \RAM1~114 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~331_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~114 .is_wysiwyg = "true";
defparam \RAM1~114 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N23
dffeas \RAM1~18 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~18 .is_wysiwyg = "true";
defparam \RAM1~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N21
dffeas \RAM1~50 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~329_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~50 .is_wysiwyg = "true";
defparam \RAM1~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N22
fiftyfivenm_lcell_comb \RAM1~378 (
// Equation(s):
// \RAM1~378_combout  = (\uUartCon|reg_address [1] & (\uUartCon|reg_address [0])) # (!\uUartCon|reg_address [1] & ((\uUartCon|reg_address [0] & ((\RAM1~50_q ))) # (!\uUartCon|reg_address [0] & (\RAM1~18_q ))))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM1~18_q ),
	.datad(\RAM1~50_q ),
	.cin(gnd),
	.combout(\RAM1~378_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~378 .lut_mask = 16'hDC98;
defparam \RAM1~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N20
fiftyfivenm_lcell_comb \RAM1~379 (
// Equation(s):
// \RAM1~379_combout  = (\uUartCon|reg_address [1] & ((\RAM1~378_combout  & ((\RAM1~114_q ))) # (!\RAM1~378_combout  & (\RAM1~82_q )))) # (!\uUartCon|reg_address [1] & (((\RAM1~378_combout ))))

	.dataa(\RAM1~82_q ),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM1~114_q ),
	.datad(\RAM1~378_combout ),
	.cin(gnd),
	.combout(\RAM1~379_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~379 .lut_mask = 16'hF388;
defparam \RAM1~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N16
fiftyfivenm_lcell_comb \idatas~75 (
// Equation(s):
// \idatas~75_combout  = (\idatas~0_combout  & ((\always0~1_combout  & ((\RAM1~379_combout ))) # (!\always0~1_combout  & (\RAM2~389_combout ))))

	.dataa(\RAM2~389_combout ),
	.datab(\idatas~0_combout ),
	.datac(\always0~1_combout ),
	.datad(\RAM1~379_combout ),
	.cin(gnd),
	.combout(\idatas~75_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~75 .lut_mask = 16'hC808;
defparam \idatas~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N26
fiftyfivenm_lcell_comb \idatas~78 (
// Equation(s):
// \idatas~78_combout  = (\idatas~75_combout ) # ((\idatas~2_combout  & ((\idatas~77_combout ) # (\idatas~76_combout ))))

	.dataa(\idatas~77_combout ),
	.datab(\idatas~76_combout ),
	.datac(\idatas~2_combout ),
	.datad(\idatas~75_combout ),
	.cin(gnd),
	.combout(\idatas~78_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~78 .lut_mask = 16'hFFE0;
defparam \idatas~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N7
dffeas \RAM2~178 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~178 .is_wysiwyg = "true";
defparam \RAM2~178 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y13_N25
dffeas \RAM2~242 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~242 .is_wysiwyg = "true";
defparam \RAM2~242 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N21
dffeas \RAM2~210 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~210 .is_wysiwyg = "true";
defparam \RAM2~210 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N23
dffeas \RAM2~146 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~146 .is_wysiwyg = "true";
defparam \RAM2~146 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N22
fiftyfivenm_lcell_comb \RAM2~390 (
// Equation(s):
// \RAM2~390_combout  = (\uUartCon|reg_address [1] & ((\RAM2~210_q ) # ((\uUartCon|reg_address [0])))) # (!\uUartCon|reg_address [1] & (((\RAM2~146_q  & !\uUartCon|reg_address [0]))))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\RAM2~210_q ),
	.datac(\RAM2~146_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM2~390_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~390 .lut_mask = 16'hAAD8;
defparam \RAM2~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N24
fiftyfivenm_lcell_comb \RAM2~391 (
// Equation(s):
// \RAM2~391_combout  = (\uUartCon|reg_address [0] & ((\RAM2~390_combout  & ((\RAM2~242_q ))) # (!\RAM2~390_combout  & (\RAM2~178_q )))) # (!\uUartCon|reg_address [0] & (((\RAM2~390_combout ))))

	.dataa(\RAM2~178_q ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM2~242_q ),
	.datad(\RAM2~390_combout ),
	.cin(gnd),
	.combout(\RAM2~391_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~391 .lut_mask = 16'hF388;
defparam \RAM2~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N5
dffeas \RAM1~178 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~178 .is_wysiwyg = "true";
defparam \RAM1~178 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N15
dffeas \RAM1~242 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~242 .is_wysiwyg = "true";
defparam \RAM1~242 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N31
dffeas \RAM1~146 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~146 .is_wysiwyg = "true";
defparam \RAM1~146 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N21
dffeas \RAM1~210 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~210 .is_wysiwyg = "true";
defparam \RAM1~210 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N30
fiftyfivenm_lcell_comb \RAM1~380 (
// Equation(s):
// \RAM1~380_combout  = (\uUartCon|reg_address [0] & (\uUartCon|reg_address [1])) # (!\uUartCon|reg_address [0] & ((\uUartCon|reg_address [1] & ((\RAM1~210_q ))) # (!\uUartCon|reg_address [1] & (\RAM1~146_q ))))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM1~146_q ),
	.datad(\RAM1~210_q ),
	.cin(gnd),
	.combout(\RAM1~380_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~380 .lut_mask = 16'hDC98;
defparam \RAM1~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N14
fiftyfivenm_lcell_comb \RAM1~381 (
// Equation(s):
// \RAM1~381_combout  = (\uUartCon|reg_address [0] & ((\RAM1~380_combout  & ((\RAM1~242_q ))) # (!\RAM1~380_combout  & (\RAM1~178_q )))) # (!\uUartCon|reg_address [0] & (((\RAM1~380_combout ))))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\RAM1~178_q ),
	.datac(\RAM1~242_q ),
	.datad(\RAM1~380_combout ),
	.cin(gnd),
	.combout(\RAM1~381_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~381 .lut_mask = 16'hF588;
defparam \RAM1~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N0
fiftyfivenm_lcell_comb \idatas~79 (
// Equation(s):
// \idatas~79_combout  = (\always0~1_combout  & ((\RAM1~381_combout ))) # (!\always0~1_combout  & (\RAM2~391_combout ))

	.dataa(\RAM2~391_combout ),
	.datab(\RAM1~381_combout ),
	.datac(gnd),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\idatas~79_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~79 .lut_mask = 16'hCCAA;
defparam \idatas~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N6
fiftyfivenm_lcell_comb \idatas~80 (
// Equation(s):
// \idatas~80_combout  = (\idatas~78_combout ) # ((\idatas~79_combout  & (\uUartCon|reg_address [2] & \uUartCon|reg_address [3])))

	.dataa(\idatas~78_combout ),
	.datab(\idatas~79_combout ),
	.datac(\uUartCon|reg_address [2]),
	.datad(\uUartCon|reg_address [3]),
	.cin(gnd),
	.combout(\idatas~80_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~80 .lut_mask = 16'hEAAA;
defparam \idatas~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N7
dffeas \idatas[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\idatas~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\idatas~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(idatas[18]),
	.prn(vcc));
// synopsys translate_off
defparam \idatas[18] .is_wysiwyg = "true";
defparam \idatas[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N4
fiftyfivenm_lcell_comb \uUartCon|Selector36~0 (
// Equation(s):
// \uUartCon|Selector36~0_combout  = (\uUartCon|Equal2~0_combout  & ((idatas[18]))) # (!\uUartCon|Equal2~0_combout  & (\uUartCon|latchdata [18]))

	.dataa(gnd),
	.datab(\uUartCon|Equal2~0_combout ),
	.datac(\uUartCon|latchdata [18]),
	.datad(idatas[18]),
	.cin(gnd),
	.combout(\uUartCon|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector36~0 .lut_mask = 16'hFC30;
defparam \uUartCon|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N5
dffeas \uUartCon|reg_datas[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector36~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|reg_datas[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|reg_datas [18]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|reg_datas[18] .is_wysiwyg = "true";
defparam \uUartCon|reg_datas[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N6
fiftyfivenm_lcell_comb \uUartCon|Selector104~0 (
// Equation(s):
// \uUartCon|Selector104~0_combout  = (\uUartCon|reg_datas [18] & (((!\uUartCon|Equal1~4_combout ) # (!\uUartCon|latchdata [48])) # (!\uUartCon|latchdata [49])))

	.dataa(\uUartCon|latchdata [49]),
	.datab(\uUartCon|reg_datas [18]),
	.datac(\uUartCon|latchdata [48]),
	.datad(\uUartCon|Equal1~4_combout ),
	.cin(gnd),
	.combout(\uUartCon|Selector104~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector104~0 .lut_mask = 16'h4CCC;
defparam \uUartCon|Selector104~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N7
dffeas \uUartCon|txdata[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector104~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|txdata[21]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|txdata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|txdata[18] .is_wysiwyg = "true";
defparam \uUartCon|txdata[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N14
fiftyfivenm_lcell_comb \uUartSrc|var_data~76 (
// Equation(s):
// \uUartSrc|var_data~76_combout  = (\uUartCon|txreq~q  & ((\uUartCon|txdata [18]))) # (!\uUartCon|txreq~q  & (\uUartSrc|var_data~36_q ))

	.dataa(gnd),
	.datab(\uUartSrc|var_data~36_q ),
	.datac(\uUartCon|txreq~q ),
	.datad(\uUartCon|txdata [18]),
	.cin(gnd),
	.combout(\uUartSrc|var_data~76_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|var_data~76 .lut_mask = 16'hFC0C;
defparam \uUartSrc|var_data~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N15
dffeas \uUartSrc|var_data~44 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|var_data~76_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|var_data~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|var_data~44 .is_wysiwyg = "true";
defparam \uUartSrc|var_data~44 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N24
fiftyfivenm_lcell_comb \uUartSrc|var_data~71 (
// Equation(s):
// \uUartSrc|var_data~71_combout  = (\uUartCon|txreq~q  & (\uUartCon|txdata [10])) # (!\uUartCon|txreq~q  & ((\uUartSrc|var_data~44_q )))

	.dataa(\uUartCon|txdata [10]),
	.datab(\uUartSrc|var_data~44_q ),
	.datac(\uUartCon|txreq~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uUartSrc|var_data~71_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|var_data~71 .lut_mask = 16'hACAC;
defparam \uUartSrc|var_data~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N25
dffeas \uUartSrc|var_data~52 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|var_data~71_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|var_data~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|var_data~52 .is_wysiwyg = "true";
defparam \uUartSrc|var_data~52 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N5
dffeas \RAM1~194 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~194 .is_wysiwyg = "true";
defparam \RAM1~194 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N31
dffeas \RAM1~130 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~336_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~130 .is_wysiwyg = "true";
defparam \RAM1~130 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N30
fiftyfivenm_lcell_comb \RAM1~344 (
// Equation(s):
// \RAM1~344_combout  = (\uUartCon|reg_address [1] & ((\RAM1~194_q ) # ((\uUartCon|reg_address [0])))) # (!\uUartCon|reg_address [1] & (((\RAM1~130_q  & !\uUartCon|reg_address [0]))))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\RAM1~194_q ),
	.datac(\RAM1~130_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM1~344_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~344 .lut_mask = 16'hAAD8;
defparam \RAM1~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N5
dffeas \RAM1~162 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~162 .is_wysiwyg = "true";
defparam \RAM1~162 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N7
dffeas \RAM1~226 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~226 .is_wysiwyg = "true";
defparam \RAM1~226 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N6
fiftyfivenm_lcell_comb \RAM1~345 (
// Equation(s):
// \RAM1~345_combout  = (\RAM1~344_combout  & (((\RAM1~226_q ) # (!\uUartCon|reg_address [0])))) # (!\RAM1~344_combout  & (\RAM1~162_q  & ((\uUartCon|reg_address [0]))))

	.dataa(\RAM1~344_combout ),
	.datab(\RAM1~162_q ),
	.datac(\RAM1~226_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM1~345_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~345 .lut_mask = 16'hE4AA;
defparam \RAM1~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N4
fiftyfivenm_lcell_comb \RAM2~194feeder (
// Equation(s):
// \RAM2~194feeder_combout  = \uUartCon|reg_datas [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uUartCon|reg_datas [2]),
	.cin(gnd),
	.combout(\RAM2~194feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~194feeder .lut_mask = 16'hFF00;
defparam \RAM2~194feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N5
dffeas \RAM2~194 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RAM2~194feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM2~345_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~194 .is_wysiwyg = "true";
defparam \RAM2~194 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N23
dffeas \RAM2~130 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~346_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~130 .is_wysiwyg = "true";
defparam \RAM2~130 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N22
fiftyfivenm_lcell_comb \RAM2~354 (
// Equation(s):
// \RAM2~354_combout  = (\uUartCon|reg_address [0] & (((\uUartCon|reg_address [1])))) # (!\uUartCon|reg_address [0] & ((\uUartCon|reg_address [1] & (\RAM2~194_q )) # (!\uUartCon|reg_address [1] & ((\RAM2~130_q )))))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\RAM2~194_q ),
	.datac(\RAM2~130_q ),
	.datad(\uUartCon|reg_address [1]),
	.cin(gnd),
	.combout(\RAM2~354_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~354 .lut_mask = 16'hEE50;
defparam \RAM2~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N23
dffeas \RAM2~226 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~347_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~226 .is_wysiwyg = "true";
defparam \RAM2~226 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N5
dffeas \RAM2~162 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~344_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~162 .is_wysiwyg = "true";
defparam \RAM2~162 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N22
fiftyfivenm_lcell_comb \RAM2~355 (
// Equation(s):
// \RAM2~355_combout  = (\RAM2~354_combout  & (((\RAM2~226_q )) # (!\uUartCon|reg_address [0]))) # (!\RAM2~354_combout  & (\uUartCon|reg_address [0] & ((\RAM2~162_q ))))

	.dataa(\RAM2~354_combout ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM2~226_q ),
	.datad(\RAM2~162_q ),
	.cin(gnd),
	.combout(\RAM2~355_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~355 .lut_mask = 16'hE6A2;
defparam \RAM2~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N20
fiftyfivenm_lcell_comb \idatas~25 (
// Equation(s):
// \idatas~25_combout  = (\always0~1_combout  & (\RAM1~345_combout )) # (!\always0~1_combout  & ((\RAM2~355_combout )))

	.dataa(gnd),
	.datab(\RAM1~345_combout ),
	.datac(\always0~1_combout ),
	.datad(\RAM2~355_combout ),
	.cin(gnd),
	.combout(\idatas~25_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~25 .lut_mask = 16'hCFC0;
defparam \idatas~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N13
dffeas \RAM2~290 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~337_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~290_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~290 .is_wysiwyg = "true";
defparam \RAM2~290 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N15
dffeas \RAM2~258 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~339_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~258 .is_wysiwyg = "true";
defparam \RAM2~258 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N14
fiftyfivenm_lcell_comb \idatas~22 (
// Equation(s):
// \idatas~22_combout  = (!\always0~1_combout  & ((\uUartCon|reg_address [0] & (\RAM2~290_q )) # (!\uUartCon|reg_address [0] & ((\RAM2~258_q )))))

	.dataa(\RAM2~290_q ),
	.datab(\uUartCon|reg_address [0]),
	.datac(\RAM2~258_q ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\idatas~22_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~22 .lut_mask = 16'h00B8;
defparam \idatas~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N5
dffeas \RAM1~66 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~328_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~66 .is_wysiwyg = "true";
defparam \RAM1~66 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N23
dffeas \RAM1~98 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~331_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~98 .is_wysiwyg = "true";
defparam \RAM1~98 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N5
dffeas \RAM1~34 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~329_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~34 .is_wysiwyg = "true";
defparam \RAM1~34 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N31
dffeas \RAM1~2 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~330_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~2 .is_wysiwyg = "true";
defparam \RAM1~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N30
fiftyfivenm_lcell_comb \RAM1~342 (
// Equation(s):
// \RAM1~342_combout  = (\uUartCon|reg_address [0] & ((\RAM1~34_q ) # ((\uUartCon|reg_address [1])))) # (!\uUartCon|reg_address [0] & (((\RAM1~2_q  & !\uUartCon|reg_address [1]))))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\RAM1~34_q ),
	.datac(\RAM1~2_q ),
	.datad(\uUartCon|reg_address [1]),
	.cin(gnd),
	.combout(\RAM1~342_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~342 .lut_mask = 16'hAAD8;
defparam \RAM1~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N22
fiftyfivenm_lcell_comb \RAM1~343 (
// Equation(s):
// \RAM1~343_combout  = (\uUartCon|reg_address [1] & ((\RAM1~342_combout  & ((\RAM1~98_q ))) # (!\RAM1~342_combout  & (\RAM1~66_q )))) # (!\uUartCon|reg_address [1] & (((\RAM1~342_combout ))))

	.dataa(\uUartCon|reg_address [1]),
	.datab(\RAM1~66_q ),
	.datac(\RAM1~98_q ),
	.datad(\RAM1~342_combout ),
	.cin(gnd),
	.combout(\RAM1~343_combout ),
	.cout());
// synopsys translate_off
defparam \RAM1~343 .lut_mask = 16'hF588;
defparam \RAM1~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N15
dffeas \RAM2~66 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~66 .is_wysiwyg = "true";
defparam \RAM2~66 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N17
dffeas \RAM2~34 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~34 .is_wysiwyg = "true";
defparam \RAM2~34 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N5
dffeas \RAM2~2 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~334_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~2 .is_wysiwyg = "true";
defparam \RAM2~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N4
fiftyfivenm_lcell_comb \RAM2~352 (
// Equation(s):
// \RAM2~352_combout  = (\uUartCon|reg_address [1] & (((\uUartCon|reg_address [0])))) # (!\uUartCon|reg_address [1] & ((\uUartCon|reg_address [0] & (\RAM2~34_q )) # (!\uUartCon|reg_address [0] & ((\RAM2~2_q )))))

	.dataa(\RAM2~34_q ),
	.datab(\uUartCon|reg_address [1]),
	.datac(\RAM2~2_q ),
	.datad(\uUartCon|reg_address [0]),
	.cin(gnd),
	.combout(\RAM2~352_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~352 .lut_mask = 16'hEE30;
defparam \RAM2~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N7
dffeas \RAM2~98 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM2~335_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM2~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM2~98 .is_wysiwyg = "true";
defparam \RAM2~98 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N6
fiftyfivenm_lcell_comb \RAM2~353 (
// Equation(s):
// \RAM2~353_combout  = (\RAM2~352_combout  & (((\RAM2~98_q ) # (!\uUartCon|reg_address [1])))) # (!\RAM2~352_combout  & (\RAM2~66_q  & ((\uUartCon|reg_address [1]))))

	.dataa(\RAM2~66_q ),
	.datab(\RAM2~352_combout ),
	.datac(\RAM2~98_q ),
	.datad(\uUartCon|reg_address [1]),
	.cin(gnd),
	.combout(\RAM2~353_combout ),
	.cout());
// synopsys translate_off
defparam \RAM2~353 .lut_mask = 16'hE2CC;
defparam \RAM2~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N8
fiftyfivenm_lcell_comb \idatas~21 (
// Equation(s):
// \idatas~21_combout  = (\idatas~0_combout  & ((\always0~1_combout  & (\RAM1~343_combout )) # (!\always0~1_combout  & ((\RAM2~353_combout )))))

	.dataa(\RAM1~343_combout ),
	.datab(\idatas~0_combout ),
	.datac(\always0~1_combout ),
	.datad(\RAM2~353_combout ),
	.cin(gnd),
	.combout(\idatas~21_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~21 .lut_mask = 16'h8C80;
defparam \idatas~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N5
dffeas \RAM1~290 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~332_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~290_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~290 .is_wysiwyg = "true";
defparam \RAM1~290 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N15
dffeas \RAM1~258 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uUartCon|reg_datas [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM1~333_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM1~258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM1~258 .is_wysiwyg = "true";
defparam \RAM1~258 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
fiftyfivenm_lcell_comb \idatas~23 (
// Equation(s):
// \idatas~23_combout  = (\always0~1_combout  & ((\uUartCon|reg_address [0] & (\RAM1~290_q )) # (!\uUartCon|reg_address [0] & ((\RAM1~258_q )))))

	.dataa(\uUartCon|reg_address [0]),
	.datab(\RAM1~290_q ),
	.datac(\RAM1~258_q ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\idatas~23_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~23 .lut_mask = 16'hD800;
defparam \idatas~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N2
fiftyfivenm_lcell_comb \idatas~24 (
// Equation(s):
// \idatas~24_combout  = (\idatas~21_combout ) # ((\idatas~2_combout  & ((\idatas~22_combout ) # (\idatas~23_combout ))))

	.dataa(\idatas~22_combout ),
	.datab(\idatas~21_combout ),
	.datac(\idatas~2_combout ),
	.datad(\idatas~23_combout ),
	.cin(gnd),
	.combout(\idatas~24_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~24 .lut_mask = 16'hFCEC;
defparam \idatas~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N28
fiftyfivenm_lcell_comb \idatas~26 (
// Equation(s):
// \idatas~26_combout  = (\idatas~24_combout ) # ((\uUartCon|reg_address [3] & (\idatas~25_combout  & \uUartCon|reg_address [2])))

	.dataa(\uUartCon|reg_address [3]),
	.datab(\idatas~25_combout ),
	.datac(\uUartCon|reg_address [2]),
	.datad(\idatas~24_combout ),
	.cin(gnd),
	.combout(\idatas~26_combout ),
	.cout());
// synopsys translate_off
defparam \idatas~26 .lut_mask = 16'hFF80;
defparam \idatas~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N29
dffeas \idatas[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\idatas~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\idatas~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(idatas[2]),
	.prn(vcc));
// synopsys translate_off
defparam \idatas[2] .is_wysiwyg = "true";
defparam \idatas[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N4
fiftyfivenm_lcell_comb \uUartCon|Selector52~0 (
// Equation(s):
// \uUartCon|Selector52~0_combout  = (\uUartCon|Equal2~0_combout  & ((idatas[2]))) # (!\uUartCon|Equal2~0_combout  & (\uUartCon|latchdata [2]))

	.dataa(gnd),
	.datab(\uUartCon|latchdata [2]),
	.datac(idatas[2]),
	.datad(\uUartCon|Equal2~0_combout ),
	.cin(gnd),
	.combout(\uUartCon|Selector52~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector52~0 .lut_mask = 16'hF0CC;
defparam \uUartCon|Selector52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N5
dffeas \uUartCon|reg_datas[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector52~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|reg_datas[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|reg_datas [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|reg_datas[2] .is_wysiwyg = "true";
defparam \uUartCon|reg_datas[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N2
fiftyfivenm_lcell_comb \uUartCon|Selector120~0 (
// Equation(s):
// \uUartCon|Selector120~0_combout  = (\uUartCon|reg_datas [2] & (((!\uUartCon|Equal1~4_combout ) # (!\uUartCon|latchdata [48])) # (!\uUartCon|latchdata [49])))

	.dataa(\uUartCon|latchdata [49]),
	.datab(\uUartCon|reg_datas [2]),
	.datac(\uUartCon|latchdata [48]),
	.datad(\uUartCon|Equal1~4_combout ),
	.cin(gnd),
	.combout(\uUartCon|Selector120~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartCon|Selector120~0 .lut_mask = 16'h4CCC;
defparam \uUartCon|Selector120~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N3
dffeas \uUartCon|txdata[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\uUartCon|Selector120~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uUartCon|txdata[21]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartCon|txdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uUartCon|txdata[2] .is_wysiwyg = "true";
defparam \uUartCon|txdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N2
fiftyfivenm_lcell_comb \uUartSrc|var_data~67 (
// Equation(s):
// \uUartSrc|var_data~67_combout  = (\uUartCon|txreq~q  & ((\uUartCon|txdata [2]))) # (!\uUartCon|txreq~q  & (\uUartSrc|var_data~52_q ))

	.dataa(gnd),
	.datab(\uUartSrc|var_data~52_q ),
	.datac(\uUartCon|txreq~q ),
	.datad(\uUartCon|txdata [2]),
	.cin(gnd),
	.combout(\uUartSrc|var_data~67_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|var_data~67 .lut_mask = 16'hFC0C;
defparam \uUartSrc|var_data~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N3
dffeas \uUartSrc|var_data~60 (
	.clk(\uUartSrc|uTxD|uTransmit|TXDONE~clkctrl_outclk ),
	.d(\uUartSrc|var_data~67_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uUartSrc|var_data~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uUartSrc|var_data~60 .is_wysiwyg = "true";
defparam \uUartSrc|var_data~60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N12
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmit|data[2]~2 (
// Equation(s):
// \uUartSrc|uTxD|uTransmit|data[2]~2_combout  = (\uUartSrc|uTxD|uTransmitState|nstate~0_combout  & (((\uUartSrc|uTxD|uTransmit|data [3])))) # (!\uUartSrc|uTxD|uTransmitState|nstate~0_combout  & (((\uUartSrc|var_data~60_q )) # (!\uUartSrc|txstart~q )))

	.dataa(\uUartSrc|uTxD|uTransmitState|nstate~0_combout ),
	.datab(\uUartSrc|txstart~q ),
	.datac(\uUartSrc|uTxD|uTransmit|data [3]),
	.datad(\uUartSrc|var_data~60_q ),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmit|data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmit|data[2]~2 .lut_mask = 16'hF5B1;
defparam \uUartSrc|uTxD|uTransmit|data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N28
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmit|data[2] (
// Equation(s):
// \uUartSrc|uTxD|uTransmit|data [2] = ((GLOBAL(\uUartSrc|uTxD|uTransmit|tx~1clkctrl_outclk ) & (\uUartSrc|uTxD|uTransmit|data[2]~2_combout )) # (!GLOBAL(\uUartSrc|uTxD|uTransmit|tx~1clkctrl_outclk ) & ((\uUartSrc|uTxD|uTransmit|data [2])))) # 
// (!\reset~input_o )

	.dataa(\uUartSrc|uTxD|uTransmit|data[2]~2_combout ),
	.datab(\reset~input_o ),
	.datac(\uUartSrc|uTxD|uTransmit|tx~1clkctrl_outclk ),
	.datad(\uUartSrc|uTxD|uTransmit|data [2]),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmit|data [2]),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmit|data[2] .lut_mask = 16'hBFB3;
defparam \uUartSrc|uTxD|uTransmit|data[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N8
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmit|data[1]~1 (
// Equation(s):
// \uUartSrc|uTxD|uTransmit|data[1]~1_combout  = (\uUartSrc|uTxD|uTransmitState|nstate~0_combout  & (((\uUartSrc|uTxD|uTransmit|data [2])))) # (!\uUartSrc|uTxD|uTransmitState|nstate~0_combout  & (((\uUartSrc|var_data~61_q )) # (!\uUartSrc|txstart~q )))

	.dataa(\uUartSrc|uTxD|uTransmitState|nstate~0_combout ),
	.datab(\uUartSrc|txstart~q ),
	.datac(\uUartSrc|var_data~61_q ),
	.datad(\uUartSrc|uTxD|uTransmit|data [2]),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmit|data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmit|data[1]~1 .lut_mask = 16'hFB51;
defparam \uUartSrc|uTxD|uTransmit|data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N12
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmit|data[1] (
// Equation(s):
// \uUartSrc|uTxD|uTransmit|data [1] = ((GLOBAL(\uUartSrc|uTxD|uTransmit|tx~1clkctrl_outclk ) & ((\uUartSrc|uTxD|uTransmit|data[1]~1_combout ))) # (!GLOBAL(\uUartSrc|uTxD|uTransmit|tx~1clkctrl_outclk ) & (\uUartSrc|uTxD|uTransmit|data [1]))) # 
// (!\reset~input_o )

	.dataa(\uUartSrc|uTxD|uTransmit|data [1]),
	.datab(\uUartSrc|uTxD|uTransmit|data[1]~1_combout ),
	.datac(\reset~input_o ),
	.datad(\uUartSrc|uTxD|uTransmit|tx~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmit|data [1]),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmit|data[1] .lut_mask = 16'hCFAF;
defparam \uUartSrc|uTxD|uTransmit|data[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N22
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmit|data[0]~0 (
// Equation(s):
// \uUartSrc|uTxD|uTransmit|data[0]~0_combout  = (\uUartSrc|uTxD|uTransmitState|nstate~0_combout  & (((\uUartSrc|uTxD|uTransmit|data [1])))) # (!\uUartSrc|uTxD|uTransmitState|nstate~0_combout  & ((\uUartSrc|var_data~62_q ) # ((!\uUartSrc|txstart~q ))))

	.dataa(\uUartSrc|var_data~62_q ),
	.datab(\uUartSrc|txstart~q ),
	.datac(\uUartSrc|uTxD|uTransmitState|nstate~0_combout ),
	.datad(\uUartSrc|uTxD|uTransmit|data [1]),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmit|data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmit|data[0]~0 .lut_mask = 16'hFB0B;
defparam \uUartSrc|uTxD|uTransmit|data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N30
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmit|data[0] (
// Equation(s):
// \uUartSrc|uTxD|uTransmit|data [0] = ((GLOBAL(\uUartSrc|uTxD|uTransmit|tx~1clkctrl_outclk ) & (\uUartSrc|uTxD|uTransmit|data[0]~0_combout )) # (!GLOBAL(\uUartSrc|uTxD|uTransmit|tx~1clkctrl_outclk ) & ((\uUartSrc|uTxD|uTransmit|data [0])))) # 
// (!\reset~input_o )

	.dataa(\reset~input_o ),
	.datab(\uUartSrc|uTxD|uTransmit|data[0]~0_combout ),
	.datac(\uUartSrc|uTxD|uTransmit|data [0]),
	.datad(\uUartSrc|uTxD|uTransmit|tx~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmit|data [0]),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmit|data[0] .lut_mask = 16'hDDF5;
defparam \uUartSrc|uTxD|uTransmit|data[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N24
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmit|tx~0 (
// Equation(s):
// \uUartSrc|uTxD|uTransmit|tx~0_combout  = (\uUartSrc|uTxD|uTransmitState|nstate~0_combout  & (\uUartSrc|uTxD|uTransmit|data [0])) # (!\uUartSrc|uTxD|uTransmitState|nstate~0_combout  & ((!\uUartSrc|txstart~q )))

	.dataa(\uUartSrc|uTxD|uTransmit|data [0]),
	.datab(\uUartSrc|txstart~q ),
	.datac(\uUartSrc|uTxD|uTransmitState|nstate~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmit|tx~0_combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmit|tx~0 .lut_mask = 16'hA3A3;
defparam \uUartSrc|uTxD|uTransmit|tx~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N14
fiftyfivenm_lcell_comb \uUartSrc|uTxD|uTransmit|tx (
// Equation(s):
// \uUartSrc|uTxD|uTransmit|tx~combout  = ((GLOBAL(\uUartSrc|uTxD|uTransmit|tx~1clkctrl_outclk ) & (\uUartSrc|uTxD|uTransmit|tx~0_combout )) # (!GLOBAL(\uUartSrc|uTxD|uTransmit|tx~1clkctrl_outclk ) & ((\uUartSrc|uTxD|uTransmit|tx~combout )))) # 
// (!\reset~input_o )

	.dataa(\reset~input_o ),
	.datab(\uUartSrc|uTxD|uTransmit|tx~0_combout ),
	.datac(\uUartSrc|uTxD|uTransmit|tx~combout ),
	.datad(\uUartSrc|uTxD|uTransmit|tx~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\uUartSrc|uTxD|uTransmit|tx~combout ),
	.cout());
// synopsys translate_off
defparam \uUartSrc|uTxD|uTransmit|tx .lut_mask = 16'hDDF5;
defparam \uUartSrc|uTxD|uTransmit|tx .sum_lutc_input = "datac";
// synopsys translate_on

// Location: UNVM_X0_Y11_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X10_Y24_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

assign o_gpio = \o_gpio~output_o ;

assign tx = \tx~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_16,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_18,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_19,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_129,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_136,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_138,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
