TimeQuest Timing Analyzer report for Project2
Wed Nov 11 20:21:25 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'PLL_inst|altpll_component|pll|clk[0]'
 13. Slow Model Setup: 'Clock10'
 14. Slow Model Hold: 'Clock10'
 15. Slow Model Hold: 'PLL_inst|altpll_component|pll|clk[0]'
 16. Slow Model Minimum Pulse Width: 'Clock10'
 17. Slow Model Minimum Pulse Width: 'PLL_inst|altpll_component|pll|clk[0]'
 18. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Fast Model Setup Summary
 24. Fast Model Hold Summary
 25. Fast Model Recovery Summary
 26. Fast Model Removal Summary
 27. Fast Model Minimum Pulse Width Summary
 28. Fast Model Setup: 'PLL_inst|altpll_component|pll|clk[0]'
 29. Fast Model Setup: 'Clock10'
 30. Fast Model Hold: 'Clock10'
 31. Fast Model Hold: 'PLL_inst|altpll_component|pll|clk[0]'
 32. Fast Model Minimum Pulse Width: 'Clock10'
 33. Fast Model Minimum Pulse Width: 'PLL_inst|altpll_component|pll|clk[0]'
 34. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Multicorner Timing Analysis Summary
 40. Setup Times
 41. Hold Times
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths
 49. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Project2                                                          ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; Timing.sdc    ; OK     ; Wed Nov 11 20:21:23 2015 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                             ;
+--------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+----------------------------------------+------------------------------------------+
; Clock Name                           ; Type      ; Period  ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                 ; Targets                                  ;
+--------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+----------------------------------------+------------------------------------------+
; altera_reserved_tck                  ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                        ; { altera_reserved_tck }                  ;
; Clock10                              ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                        ; { CLOCK_50 }                             ;
; PLL_inst|altpll_component|pll|clk[0] ; Generated ; 200.000 ; 5.0 MHz   ; 0.000 ; 130.000 ; 65.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; Clock10 ; PLL_inst|altpll_component|pll|inclk[0] ; { PLL_inst|altpll_component|pll|clk[0] } ;
+--------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+----------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                    ;
+------------+-----------------+--------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                           ; Note ;
+------------+-----------------+--------------------------------------+------+
; 16.11 MHz  ; 16.11 MHz       ; PLL_inst|altpll_component|pll|clk[0] ;      ;
; 181.92 MHz ; 181.92 MHz      ; Clock10                              ;      ;
+------------+-----------------+--------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------+
; Slow Model Setup Summary                                      ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; PLL_inst|altpll_component|pll|clk[0] ; 48.275 ; 0.000         ;
; Clock10                              ; 55.657 ; 0.000         ;
+--------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Slow Model Hold Summary                                       ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; Clock10                              ; -1.923 ; -96.122       ;
; PLL_inst|altpll_component|pll|clk[0] ; 0.857  ; 0.000         ;
+--------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                        ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; Clock10                              ; 47.436 ; 0.000         ;
; PLL_inst|altpll_component|pll|clk[0] ; 67.436 ; 0.000         ;
; altera_reserved_tck                  ; 97.531 ; 0.000         ;
+--------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                         ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 48.275 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_we_reg        ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.063     ; 21.700     ;
; 48.275 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg0  ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.063     ; 21.700     ;
; 48.275 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg1  ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.063     ; 21.700     ;
; 48.275 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg2  ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.063     ; 21.700     ;
; 48.275 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg3  ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.063     ; 21.700     ;
; 48.275 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg4  ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.063     ; 21.700     ;
; 48.275 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg5  ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.063     ; 21.700     ;
; 48.275 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg6  ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.063     ; 21.700     ;
; 48.275 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg7  ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.063     ; 21.700     ;
; 48.275 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg8  ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.063     ; 21.700     ;
; 48.275 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg9  ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.063     ; 21.700     ;
; 48.275 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg10 ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.063     ; 21.700     ;
; 48.428 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_we_reg        ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.068     ; 21.542     ;
; 48.428 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg0  ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.068     ; 21.542     ;
; 48.428 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg1  ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.068     ; 21.542     ;
; 48.428 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg2  ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.068     ; 21.542     ;
; 48.428 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg3  ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.068     ; 21.542     ;
; 48.428 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg4  ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.068     ; 21.542     ;
; 48.428 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg5  ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.068     ; 21.542     ;
; 48.428 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg6  ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.068     ; 21.542     ;
; 48.428 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg7  ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.068     ; 21.542     ;
; 48.428 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg8  ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.068     ; 21.542     ;
; 48.428 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg9  ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.068     ; 21.542     ;
; 48.428 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg10 ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.068     ; 21.542     ;
; 48.442 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_we_reg        ; SCProcController:controller|memWrite~0_OTERM817 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.063     ; 21.533     ;
; 48.442 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg0  ; SCProcController:controller|memWrite~0_OTERM817 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.063     ; 21.533     ;
; 48.442 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg1  ; SCProcController:controller|memWrite~0_OTERM817 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.063     ; 21.533     ;
; 48.442 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg2  ; SCProcController:controller|memWrite~0_OTERM817 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.063     ; 21.533     ;
; 48.442 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg3  ; SCProcController:controller|memWrite~0_OTERM817 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.063     ; 21.533     ;
; 48.442 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg4  ; SCProcController:controller|memWrite~0_OTERM817 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.063     ; 21.533     ;
; 48.442 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg5  ; SCProcController:controller|memWrite~0_OTERM817 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.063     ; 21.533     ;
; 48.442 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg6  ; SCProcController:controller|memWrite~0_OTERM817 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.063     ; 21.533     ;
; 48.442 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg7  ; SCProcController:controller|memWrite~0_OTERM817 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.063     ; 21.533     ;
; 48.442 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg8  ; SCProcController:controller|memWrite~0_OTERM817 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.063     ; 21.533     ;
; 48.442 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg9  ; SCProcController:controller|memWrite~0_OTERM817 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.063     ; 21.533     ;
; 48.442 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg10 ; SCProcController:controller|memWrite~0_OTERM817 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.063     ; 21.533     ;
; 48.595 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_we_reg        ; SCProcController:controller|memWrite~0_OTERM817 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.068     ; 21.375     ;
; 48.595 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg0  ; SCProcController:controller|memWrite~0_OTERM817 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.068     ; 21.375     ;
; 48.595 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg1  ; SCProcController:controller|memWrite~0_OTERM817 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.068     ; 21.375     ;
; 48.595 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg2  ; SCProcController:controller|memWrite~0_OTERM817 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.068     ; 21.375     ;
; 48.595 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg3  ; SCProcController:controller|memWrite~0_OTERM817 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.068     ; 21.375     ;
; 48.595 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg4  ; SCProcController:controller|memWrite~0_OTERM817 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.068     ; 21.375     ;
; 48.595 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg5  ; SCProcController:controller|memWrite~0_OTERM817 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.068     ; 21.375     ;
; 48.595 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg6  ; SCProcController:controller|memWrite~0_OTERM817 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.068     ; 21.375     ;
; 48.595 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg7  ; SCProcController:controller|memWrite~0_OTERM817 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.068     ; 21.375     ;
; 48.595 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg8  ; SCProcController:controller|memWrite~0_OTERM817 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.068     ; 21.375     ;
; 48.595 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg9  ; SCProcController:controller|memWrite~0_OTERM817 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.068     ; 21.375     ;
; 48.595 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg10 ; SCProcController:controller|memWrite~0_OTERM817 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.068     ; 21.375     ;
; 48.639 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_we_reg        ; InstMemory:instMemory|data~382_OTERM779         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.063     ; 21.336     ;
; 48.639 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg0  ; InstMemory:instMemory|data~382_OTERM779         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.063     ; 21.336     ;
; 48.639 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg1  ; InstMemory:instMemory|data~382_OTERM779         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.063     ; 21.336     ;
; 48.639 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg2  ; InstMemory:instMemory|data~382_OTERM779         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.063     ; 21.336     ;
; 48.639 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg3  ; InstMemory:instMemory|data~382_OTERM779         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.063     ; 21.336     ;
; 48.639 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg4  ; InstMemory:instMemory|data~382_OTERM779         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.063     ; 21.336     ;
; 48.639 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg5  ; InstMemory:instMemory|data~382_OTERM779         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.063     ; 21.336     ;
; 48.639 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg6  ; InstMemory:instMemory|data~382_OTERM779         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.063     ; 21.336     ;
; 48.639 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg7  ; InstMemory:instMemory|data~382_OTERM779         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.063     ; 21.336     ;
; 48.639 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg8  ; InstMemory:instMemory|data~382_OTERM779         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.063     ; 21.336     ;
; 48.639 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg9  ; InstMemory:instMemory|data~382_OTERM779         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.063     ; 21.336     ;
; 48.639 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg10 ; InstMemory:instMemory|data~382_OTERM779         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.063     ; 21.336     ;
; 48.667 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_we_reg        ; ALU:alu|Equal0~0_OTERM823                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.063     ; 21.308     ;
; 48.667 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg0  ; ALU:alu|Equal0~0_OTERM823                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.063     ; 21.308     ;
; 48.667 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg1  ; ALU:alu|Equal0~0_OTERM823                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.063     ; 21.308     ;
; 48.667 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg2  ; ALU:alu|Equal0~0_OTERM823                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.063     ; 21.308     ;
; 48.667 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg3  ; ALU:alu|Equal0~0_OTERM823                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.063     ; 21.308     ;
; 48.667 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg4  ; ALU:alu|Equal0~0_OTERM823                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.063     ; 21.308     ;
; 48.667 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg5  ; ALU:alu|Equal0~0_OTERM823                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.063     ; 21.308     ;
; 48.667 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg6  ; ALU:alu|Equal0~0_OTERM823                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.063     ; 21.308     ;
; 48.667 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg7  ; ALU:alu|Equal0~0_OTERM823                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.063     ; 21.308     ;
; 48.667 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg8  ; ALU:alu|Equal0~0_OTERM823                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.063     ; 21.308     ;
; 48.667 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg9  ; ALU:alu|Equal0~0_OTERM823                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.063     ; 21.308     ;
; 48.667 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg10 ; ALU:alu|Equal0~0_OTERM823                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.063     ; 21.308     ;
; 48.792 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_we_reg        ; InstMemory:instMemory|data~382_OTERM779         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.068     ; 21.178     ;
; 48.792 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg0  ; InstMemory:instMemory|data~382_OTERM779         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.068     ; 21.178     ;
; 48.792 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg1  ; InstMemory:instMemory|data~382_OTERM779         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.068     ; 21.178     ;
; 48.792 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg2  ; InstMemory:instMemory|data~382_OTERM779         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.068     ; 21.178     ;
; 48.792 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg3  ; InstMemory:instMemory|data~382_OTERM779         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.068     ; 21.178     ;
; 48.792 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg4  ; InstMemory:instMemory|data~382_OTERM779         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.068     ; 21.178     ;
; 48.792 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg5  ; InstMemory:instMemory|data~382_OTERM779         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.068     ; 21.178     ;
; 48.792 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg6  ; InstMemory:instMemory|data~382_OTERM779         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.068     ; 21.178     ;
; 48.792 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg7  ; InstMemory:instMemory|data~382_OTERM779         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.068     ; 21.178     ;
; 48.792 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg8  ; InstMemory:instMemory|data~382_OTERM779         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.068     ; 21.178     ;
; 48.792 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg9  ; InstMemory:instMemory|data~382_OTERM779         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.068     ; 21.178     ;
; 48.792 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg10 ; InstMemory:instMemory|data~382_OTERM779         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.068     ; 21.178     ;
; 48.814 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_we_reg        ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.062     ; 21.162     ;
; 48.814 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg0  ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.062     ; 21.162     ;
; 48.814 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg1  ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.062     ; 21.162     ;
; 48.814 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg2  ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.062     ; 21.162     ;
; 48.814 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg3  ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.062     ; 21.162     ;
; 48.814 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg4  ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.062     ; 21.162     ;
; 48.814 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg5  ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.062     ; 21.162     ;
; 48.814 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg6  ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.062     ; 21.162     ;
; 48.814 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg7  ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.062     ; 21.162     ;
; 48.814 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg8  ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.062     ; 21.162     ;
; 48.814 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg9  ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.062     ; 21.162     ;
; 48.814 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg10 ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.062     ; 21.162     ;
; 48.816 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_we_reg        ; InstMemory:instMemory|data~381_OTERM777         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.063     ; 21.159     ;
; 48.816 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg0  ; InstMemory:instMemory|data~381_OTERM777         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.063     ; 21.159     ;
; 48.816 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg1  ; InstMemory:instMemory|data~381_OTERM777         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.063     ; 21.159     ;
; 48.816 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg2  ; InstMemory:instMemory|data~381_OTERM777         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.063     ; 21.159     ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Clock10'                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                            ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 55.657 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_we_reg        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.687      ; 17.068     ;
; 55.657 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.687      ; 17.068     ;
; 55.657 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.687      ; 17.068     ;
; 55.657 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.687      ; 17.068     ;
; 55.657 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.687      ; 17.068     ;
; 55.657 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.687      ; 17.068     ;
; 55.657 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.687      ; 17.068     ;
; 55.657 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.687      ; 17.068     ;
; 55.657 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.687      ; 17.068     ;
; 55.657 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.687      ; 17.068     ;
; 55.657 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.687      ; 17.068     ;
; 55.657 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.687      ; 17.068     ;
; 55.731 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_we_reg        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.688      ; 16.995     ;
; 55.731 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.688      ; 16.995     ;
; 55.731 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.688      ; 16.995     ;
; 55.731 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.688      ; 16.995     ;
; 55.731 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.688      ; 16.995     ;
; 55.731 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.688      ; 16.995     ;
; 55.731 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.688      ; 16.995     ;
; 55.731 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.688      ; 16.995     ;
; 55.731 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.688      ; 16.995     ;
; 55.731 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.688      ; 16.995     ;
; 55.731 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.688      ; 16.995     ;
; 55.731 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.688      ; 16.995     ;
; 55.775 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_we_reg        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.682      ; 16.945     ;
; 55.775 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.682      ; 16.945     ;
; 55.775 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.682      ; 16.945     ;
; 55.775 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.682      ; 16.945     ;
; 55.775 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.682      ; 16.945     ;
; 55.775 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.682      ; 16.945     ;
; 55.775 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.682      ; 16.945     ;
; 55.775 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.682      ; 16.945     ;
; 55.775 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.682      ; 16.945     ;
; 55.775 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.682      ; 16.945     ;
; 55.775 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.682      ; 16.945     ;
; 55.775 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.682      ; 16.945     ;
; 56.020 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_we_reg        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.684      ; 16.702     ;
; 56.020 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.684      ; 16.702     ;
; 56.020 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.684      ; 16.702     ;
; 56.020 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.684      ; 16.702     ;
; 56.020 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.684      ; 16.702     ;
; 56.020 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.684      ; 16.702     ;
; 56.020 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.684      ; 16.702     ;
; 56.020 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.684      ; 16.702     ;
; 56.020 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.684      ; 16.702     ;
; 56.020 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.684      ; 16.702     ;
; 56.020 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.684      ; 16.702     ;
; 56.020 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.684      ; 16.702     ;
; 56.040 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_we_reg        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[69] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.688      ; 16.686     ;
; 56.040 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[69] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.688      ; 16.686     ;
; 56.040 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[69] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.688      ; 16.686     ;
; 56.040 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[69] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.688      ; 16.686     ;
; 56.040 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[69] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.688      ; 16.686     ;
; 56.040 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[69] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.688      ; 16.686     ;
; 56.040 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[69] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.688      ; 16.686     ;
; 56.040 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[69] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.688      ; 16.686     ;
; 56.040 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[69] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.688      ; 16.686     ;
; 56.040 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[69] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.688      ; 16.686     ;
; 56.040 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[69] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.688      ; 16.686     ;
; 56.040 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[69] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.688      ; 16.686     ;
; 56.050 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_we_reg        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[70] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.688      ; 16.676     ;
; 56.050 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[70] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.688      ; 16.676     ;
; 56.050 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[70] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.688      ; 16.676     ;
; 56.050 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[70] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.688      ; 16.676     ;
; 56.050 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[70] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.688      ; 16.676     ;
; 56.050 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[70] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.688      ; 16.676     ;
; 56.050 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[70] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.688      ; 16.676     ;
; 56.050 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[70] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.688      ; 16.676     ;
; 56.050 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[70] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.688      ; 16.676     ;
; 56.050 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[70] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.688      ; 16.676     ;
; 56.050 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[70] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.688      ; 16.676     ;
; 56.050 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[70] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.688      ; 16.676     ;
; 56.067 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_we_reg        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[82] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.685      ; 16.656     ;
; 56.067 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[82] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.685      ; 16.656     ;
; 56.067 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[82] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.685      ; 16.656     ;
; 56.067 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[82] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.685      ; 16.656     ;
; 56.067 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[82] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.685      ; 16.656     ;
; 56.067 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[82] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.685      ; 16.656     ;
; 56.067 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[82] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.685      ; 16.656     ;
; 56.067 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[82] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.685      ; 16.656     ;
; 56.067 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[82] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.685      ; 16.656     ;
; 56.067 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[82] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.685      ; 16.656     ;
; 56.067 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[82] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.685      ; 16.656     ;
; 56.067 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[82] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.685      ; 16.656     ;
; 56.094 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_we_reg        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.685      ; 16.629     ;
; 56.094 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.685      ; 16.629     ;
; 56.094 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.685      ; 16.629     ;
; 56.094 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.685      ; 16.629     ;
; 56.094 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.685      ; 16.629     ;
; 56.094 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.685      ; 16.629     ;
; 56.094 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.685      ; 16.629     ;
; 56.094 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.685      ; 16.629     ;
; 56.094 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.685      ; 16.629     ;
; 56.094 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.685      ; 16.629     ;
; 56.094 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.685      ; 16.629     ;
; 56.094 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.685      ; 16.629     ;
; 56.114 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_we_reg        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[69] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.689      ; 16.613     ;
; 56.114 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[69] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.689      ; 16.613     ;
; 56.114 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[69] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.689      ; 16.613     ;
; 56.114 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[69] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.689      ; 16.613     ;
+--------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Clock10'                                                                                                                                                                           ;
+--------+-----------------------------------------+-----------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                             ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -1.923 ; buffer:pipeline|incrementedPC_P[16]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[273] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.758      ; 1.121      ;
; -1.843 ; buffer:pipeline|aluOut_P[27]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[221] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.754      ; 1.197      ;
; -1.617 ; buffer:pipeline|sr2Out_P[20]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[146] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.759      ; 1.428      ;
; -1.612 ; buffer:pipeline|aluOut_P[26]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[122] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.755      ; 1.429      ;
; -1.612 ; buffer:pipeline|aluOut_P[26]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[220] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.755      ; 1.429      ;
; -1.607 ; buffer:pipeline|aluOut_P[22]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[118] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.749      ; 1.428      ;
; -1.603 ; buffer:pipeline|aluOut_P[22]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[216] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.749      ; 1.432      ;
; -1.589 ; buffer:pipeline|incrementedPC_P[18]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[275] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.757      ; 1.454      ;
; -1.471 ; buffer:pipeline|sr2Out_P[18]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[143] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.759      ; 1.574      ;
; -1.435 ; buffer:pipeline|incrementedPC_P[17]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[274] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.757      ; 1.608      ;
; -1.388 ; buffer:pipeline|aluOut_P[0]             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[202] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.744      ; 1.642      ;
; -1.387 ; buffer:pipeline|aluOut_P[0]             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[104] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.744      ; 1.643      ;
; -1.362 ; buffer:pipeline|incrementedPC_P[6]      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[294] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.736      ; 1.660      ;
; -1.330 ; buffer:pipeline|aluOut_P[21]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[117] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.758      ; 1.714      ;
; -1.330 ; buffer:pipeline|aluOut_P[21]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[215] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.758      ; 1.714      ;
; -1.316 ; buffer:pipeline|incrementedPC_P[19]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[276] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.753      ; 1.723      ;
; -1.307 ; DataMemory:dataMemory|sw_reg[4]         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[260] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.756      ; 1.735      ;
; -1.304 ; buffer:pipeline|incrementedPC_P[8]      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[296] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.753      ; 1.735      ;
; -1.303 ; DataMemory:dataMemory|sw_reg[4]         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[192] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.756      ; 1.739      ;
; -1.282 ; buffer:pipeline|aluOut_P[28]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[124] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.757      ; 1.761      ;
; -1.265 ; buffer:pipeline|sr2Out_P[21]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[147] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.757      ; 1.778      ;
; -1.263 ; buffer:pipeline|aluOut_P[20]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[116] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.754      ; 1.777      ;
; -1.245 ; buffer:pipeline|incrementedPC_P[7]      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[295] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.733      ; 1.774      ;
; -1.244 ; buffer:pipeline|aluOut_P[17]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[210] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.758      ; 1.800      ;
; -1.221 ; buffer:pipeline|aluOut_P[14]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[207] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.748      ; 1.813      ;
; -1.220 ; buffer:pipeline|aluOut_P[14]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[109] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.748      ; 1.814      ;
; -1.183 ; buffer:pipeline|aluOut_P[17]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.748      ; 1.851      ;
; -1.113 ; buffer:pipeline|aluOut_P[27]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[123] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.747      ; 1.920      ;
; -1.086 ; buffer:pipeline|aluOut_P[18]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[113] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.752      ; 1.952      ;
; -1.085 ; buffer:pipeline|aluOut_P[18]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[211] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.752      ; 1.953      ;
; -1.059 ; buffer:pipeline|incrementedPC_P[24]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[282] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.753      ; 1.980      ;
; -1.056 ; buffer:pipeline|sr2Out_P[31]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[158] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.754      ; 1.984      ;
; -1.047 ; buffer:pipeline|incrementedPC_P[11]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[268] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.751      ; 1.990      ;
; -1.043 ; buffer:pipeline|incrementedPC_P[23]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[281] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.751      ; 1.994      ;
; -1.034 ; buffer:pipeline|sr2Out_P[17]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[142] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.761      ; 2.013      ;
; -1.034 ; buffer:pipeline|incrementedPC_P[0]      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[266] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.751      ; 2.003      ;
; -1.032 ; buffer:pipeline|incrementedPC_P[1]      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[277] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.751      ; 2.005      ;
; -1.028 ; buffer:pipeline|sr2Out_P[22]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[148] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.755      ; 2.013      ;
; -1.015 ; buffer:pipeline|sr2Out_P[29]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[155] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.753      ; 2.024      ;
; -1.010 ; buffer:pipeline|incrementedPC_P[26]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[284] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.751      ; 2.027      ;
; -0.993 ; DataMemory:dataMemory|sw_reg[9]         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[197] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.756      ; 2.049      ;
; -0.992 ; buffer:pipeline|incrementedPC_P[25]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[283] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.747      ; 2.041      ;
; -0.991 ; DataMemory:dataMemory|sw_reg[9]         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[265] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.756      ; 2.051      ;
; -0.986 ; buffer:pipeline|aluOut_P[29]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[223] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.758      ; 2.058      ;
; -0.982 ; buffer:pipeline|aluOut_P[29]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[125] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.758      ; 2.062      ;
; -0.980 ; buffer:pipeline|incrementedPC_P[2]      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[288] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.752      ; 2.058      ;
; -0.979 ; buffer:pipeline|incrementedPC_P[5]      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[293] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.751      ; 2.058      ;
; -0.972 ; buffer:pipeline|aluOut_P[5]             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[129] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.747      ; 2.061      ;
; -0.972 ; buffer:pipeline|aluOut_P[20]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[214] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.745      ; 2.059      ;
; -0.968 ; buffer:pipeline|incrementedPC_P[30]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[289] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.754      ; 2.072      ;
; -0.932 ; buffer:pipeline|incrementedPC_P[9]      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[297] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.745      ; 2.099      ;
; -0.930 ; buffer:pipeline|incrementedPC_P[21]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[279] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.751      ; 2.107      ;
; -0.926 ; buffer:pipeline|sr2Out_P[16]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[141] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.770      ; 2.130      ;
; -0.914 ; buffer:pipeline|incrementedPC_P[31]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[290] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.751      ; 2.123      ;
; -0.913 ; buffer:pipeline|incrementedPC_P[27]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[285] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.751      ; 2.124      ;
; -0.912 ; buffer:pipeline|aluOut_P[2]             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[126] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.747      ; 2.121      ;
; -0.912 ; buffer:pipeline|aluOut_P[2]             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[224] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.747      ; 2.121      ;
; -0.911 ; buffer:pipeline|aluOut_P[5]             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[229] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.750      ; 2.125      ;
; -0.843 ; buffer:pipeline|incrementedPC_P[22]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[280] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.758      ; 2.201      ;
; -0.834 ; DataMemory:dataMemory|sw_reg[6]         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[262] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.750      ; 2.202      ;
; -0.832 ; DataMemory:dataMemory|sw_reg[6]         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[194] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.750      ; 2.204      ;
; -0.832 ; buffer:pipeline|incrementedPC_P[20]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[278] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.758      ; 2.212      ;
; -0.824 ; buffer:pipeline|aluOut_P[23]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[217] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.756      ; 2.218      ;
; -0.823 ; buffer:pipeline|aluOut_P[23]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[119] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.756      ; 2.219      ;
; -0.822 ; buffer:pipeline|sr2Out_P[25]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[151] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.758      ; 2.222      ;
; -0.814 ; buffer:pipeline|aluOut_P[24]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[120] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.756      ; 2.228      ;
; -0.813 ; buffer:pipeline|aluOut_P[24]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[218] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.756      ; 2.229      ;
; -0.812 ; buffer:pipeline|sr2Out_P[23]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[149] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.760      ; 2.234      ;
; -0.805 ; buffer:pipeline|incrementedPC_P[3]      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[291] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.751      ; 2.232      ;
; -0.798 ; buffer:pipeline|sr2Out_P[19]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[144] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.752      ; 2.240      ;
; -0.768 ; DataMemory:dataMemory|sw_reg[5]         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[193] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.753      ; 2.271      ;
; -0.767 ; DataMemory:dataMemory|sw_reg[5]         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[261] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.753      ; 2.272      ;
; -0.760 ; buffer:pipeline|sr2Out_P[27]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[153] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.753      ; 2.279      ;
; -0.717 ; buffer:pipeline|aluOut_P[1]             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[115] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.754      ; 2.323      ;
; -0.670 ; buffer:pipeline|sr2Out_P[28]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[154] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.758      ; 2.374      ;
; -0.649 ; buffer:pipeline|aluOut_P[16]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[111] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.756      ; 2.393      ;
; -0.648 ; buffer:pipeline|aluOut_P[16]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[209] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.756      ; 2.394      ;
; -0.641 ; buffer:pipeline|aluOut_P[13]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[206] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.749      ; 2.394      ;
; -0.639 ; buffer:pipeline|aluOut_P[13]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[108] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.749      ; 2.396      ;
; -0.629 ; buffer:pipeline|aluOut_P[1]             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[213] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.753      ; 2.410      ;
; -0.619 ; buffer:pipeline|aluOut_P[31]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[226] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.750      ; 2.417      ;
; -0.616 ; buffer:pipeline|incrementedPC_P[4]      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[292] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.748      ; 2.418      ;
; -0.586 ; buffer:pipeline|incrementedPC_P[28]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[286] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.755      ; 2.455      ;
; -0.555 ; DataMemory:dataMemory|sw_reg[3]         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[259] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.758      ; 2.489      ;
; -0.554 ; DataMemory:dataMemory|sw_reg[3]         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[191] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.758      ; 2.490      ;
; -0.521 ; buffer:pipeline|incrementedPC_P[15]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[272] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.748      ; 2.513      ;
; -0.502 ; buffer:pipeline|incrementedPC_P[12]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[269] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.752      ; 2.536      ;
; -0.450 ; DataMemory:dataMemory|sw_reg[8]         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[264] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.750      ; 2.586      ;
; -0.447 ; DataMemory:dataMemory|sw_reg[8]         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[196] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.750      ; 2.589      ;
; -0.426 ; buffer:pipeline|incrementedPC_P[10]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[267] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.748      ; 2.608      ;
; -0.417 ; buffer:pipeline|sr2Out_P[12]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[137] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.749      ; 2.618      ;
; -0.387 ; DataMemory:dataMemory|key_reg[3]        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[259] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.758      ; 2.657      ;
; -0.386 ; DataMemory:dataMemory|key_reg[3]        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[191] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.758      ; 2.658      ;
; -0.333 ; buffer:pipeline|sr2Out_P[10]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[135] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.762      ; 2.715      ;
; -0.300 ; buffer:pipeline|incrementedPC_P[14]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[271] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.749      ; 2.735      ;
; -0.264 ; buffer:pipeline|aluOut_P[12]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[205] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.751      ; 2.773      ;
; -0.261 ; buffer:pipeline|aluOut_P[12]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[107] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.751      ; 2.776      ;
; -0.260 ; InstMemory:instMemory|data~380_OTERM859 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[68]  ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.751      ; 2.777      ;
; -0.254 ; buffer:pipeline|aluOut_P[25]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[121] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.752      ; 2.784      ;
; -0.254 ; buffer:pipeline|aluOut_P[25]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[219] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.752      ; 2.784      ;
+--------+-----------------------------------------+-----------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                          ;
+-------+-----------------------------------------+-----------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.857 ; InstMemory:instMemory|data~23_OTERM195  ; buffer:pipeline|dr_P[2]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.143      ;
; 1.210 ; Register:pc|dataOut[1]                  ; buffer:pipeline|incrementedPC_P[1]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.491      ;
; 1.278 ; Register:pc|dataOut[0]                  ; buffer:pipeline|incrementedPC_P[0]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.563      ;
; 1.372 ; InstMemory:instMemory|data~66_OTERM615  ; buffer:pipeline|memtoReg_P              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.654      ;
; 1.440 ; InstMemory:instMemory|data~152_OTERM843 ; buffer:pipeline|dr_P[2]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.726      ;
; 1.461 ; InstMemory:instMemory|data~20_OTERM835  ; buffer:pipeline|dr_P[1]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.745      ;
; 1.574 ; InstMemory:instMemory|data~65_OTERM785  ; buffer:pipeline|memWrite_P              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.856      ;
; 1.609 ; DataMemory:dataMemory|sw_reg[4]         ; RegisterFile:dprf|regs~452              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.895      ;
; 1.641 ; InstMemory:instMemory|data~102_OTERM825 ; buffer:pipeline|dr_P[0]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 1.916      ;
; 1.675 ; InstMemory:instMemory|data~51_OTERM631  ; buffer:pipeline|aluOut_P[1]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.958      ;
; 1.695 ; InstMemory:instMemory|data~65_OTERM785  ; buffer:pipeline|memtoReg_P              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.977      ;
; 1.719 ; DataMemory:dataMemory|sw_reg[9]         ; RegisterFile:dprf|regs~393              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.005      ;
; 1.794 ; InstMemory:instMemory|data~93_OTERM787  ; buffer:pipeline|regWrite_P              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 2.075      ;
; 1.794 ; InstMemory:instMemory|data~93_OTERM787  ; buffer:pipeline|memtoReg_P              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 2.075      ;
; 1.948 ; DataMemory:dataMemory|sw_reg[9]         ; buffer:pipeline|sr2Out_P[9]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.233      ;
; 2.014 ; InstMemory:instMemory|data~380_OTERM859 ; buffer:pipeline|aluOut_P[13]            ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.297      ;
; 2.048 ; buffer:pipeline|memtoReg_P              ; buffer:pipeline|sr2Out_P[0]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.333      ;
; 2.060 ; Register:pc|dataOut[11]                 ; buffer:pipeline|dr_P[3]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 2.328      ;
; 2.060 ; buffer:pipeline|sr2Out_P[9]             ; DataMemory:dataMemory|ledr[9]           ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 2.362      ;
; 2.068 ; buffer:pipeline|incrementedPC_P[8]      ; buffer:pipeline|sr2Out_P[8]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.354      ;
; 2.068 ; InstMemory:instMemory|data~51_OTERM631  ; buffer:pipeline|memWrite_P              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 2.350      ;
; 2.076 ; Register:pc|dataOut[2]                  ; Register:pc|dataOut[2]                  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.362      ;
; 2.079 ; ALU:alu|Equal0~0_OTERM823               ; buffer:pipeline|aluOut_P[9]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 2.363      ;
; 2.080 ; Register:pc|dataOut[2]                  ; InstMemory:instMemory|data~384_OTERM399 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.366      ;
; 2.081 ; ALU:alu|dOut[14]~15_OTERM821            ; buffer:pipeline|aluOut_P[5]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.366      ;
; 2.084 ; ALU:alu|dOut[14]~15_OTERM821            ; buffer:pipeline|aluOut_P[6]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 2.362      ;
; 2.085 ; ALU:alu|Equal0~0_OTERM823               ; buffer:pipeline|aluOut_P[14]            ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 2.369      ;
; 2.087 ; ALU:alu|Equal0~0_OTERM823               ; buffer:pipeline|aluOut_P[15]            ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 2.371      ;
; 2.092 ; DataMemory:dataMemory|sw_reg[4]         ; buffer:pipeline|sr2Out_P[4]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.378      ;
; 2.117 ; Register:pc|dataOut[11]                 ; buffer:pipeline|regWrite_P              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 2.399      ;
; 2.128 ; InstMemory:instMemory|data~380_OTERM859 ; buffer:pipeline|aluOut_P[8]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.411      ;
; 2.141 ; DataMemory:dataMemory|sw_reg[4]         ; RegisterFile:dprf|regs~484              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.426      ;
; 2.142 ; DataMemory:dataMemory|sw_reg[4]         ; RegisterFile:dprf|regs~356              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.427      ;
; 2.155 ; ALU:alu|Equal0~0_OTERM823               ; Register:pc|dataOut[0]                  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 2.437      ;
; 2.171 ; InstMemory:instMemory|data~82_OTERM869  ; buffer:pipeline|regWrite_P              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 2.453      ;
; 2.174 ; DataMemory:dataMemory|sw_reg[8]         ; buffer:pipeline|sr2Out_P[8]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.461      ;
; 2.175 ; InstMemory:instMemory|data~51_OTERM631  ; buffer:pipeline|aluOut_P[0]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 2.459      ;
; 2.182 ; InstMemory:instMemory|data~384_OTERM399 ; buffer:pipeline|dr_P[1]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 2.464      ;
; 2.186 ; buffer:pipeline|sr2Out_P[8]             ; DataMemory:dataMemory|ledr[8]           ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 2.478      ;
; 2.190 ; ALU:alu|Equal0~0_OTERM823               ; buffer:pipeline|aluOut_P[10]            ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 2.474      ;
; 2.212 ; Register:pc|dataOut[11]                 ; buffer:pipeline|dr_P[0]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 2.480      ;
; 2.216 ; ALU:alu|Equal0~0_OTERM823               ; Register:pc|dataOut[1]                  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.499      ;
; 2.238 ; InstMemory:instMemory|data~51_OTERM631  ; buffer:pipeline|memtoReg_P              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 2.520      ;
; 2.256 ; DataMemory:dataMemory|sw_reg[4]         ; RegisterFile:dprf|regs~324              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.542      ;
; 2.257 ; Register:pc|dataOut[28]                 ; buffer:pipeline|incrementedPC_P[28]     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 2.547      ;
; 2.266 ; ALU:alu|Equal0~0_OTERM823               ; buffer:pipeline|aluOut_P[13]            ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 2.550      ;
; 2.302 ; InstMemory:instMemory|data~385_OTERM651 ; Register:pc|dataOut[21]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 2.586      ;
; 2.305 ; InstMemory:instMemory|data~385_OTERM651 ; Register:pc|dataOut[19]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 2.589      ;
; 2.310 ; InstMemory:instMemory|data~385_OTERM651 ; Register:pc|dataOut[23]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 2.594      ;
; 2.319 ; SW[0]                                   ; DataMemory:dataMemory|sw_reg[0]         ; Clock10                              ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.096      ; 2.701      ;
; 2.329 ; buffer:pipeline|incrementedPC_P[0]      ; buffer:pipeline|sr2Out_P[0]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.615      ;
; 2.334 ; InstMemory:instMemory|data~380_OTERM859 ; buffer:pipeline|aluOut_P[9]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.617      ;
; 2.337 ; InstMemory:instMemory|data~380_OTERM859 ; buffer:pipeline|aluOut_P[14]            ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.620      ;
; 2.339 ; InstMemory:instMemory|data~380_OTERM859 ; buffer:pipeline|aluOut_P[15]            ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.622      ;
; 2.341 ; DataMemory:dataMemory|sw_reg[4]         ; RegisterFile:dprf|regs~196              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 2.641      ;
; 2.342 ; DataMemory:dataMemory|sw_reg[4]         ; RegisterFile:dprf|regs~292              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 2.642      ;
; 2.344 ; ALU:alu|dOut[14]~15_OTERM821            ; buffer:pipeline|aluOut_P[12]            ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.631      ;
; 2.347 ; DataMemory:dataMemory|sw_reg[5]         ; RegisterFile:dprf|regs~165              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.636      ;
; 2.351 ; DataMemory:dataMemory|sw_reg[5]         ; RegisterFile:dprf|regs~421              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 2.640      ;
; 2.351 ; buffer:pipeline|memtoReg_P              ; RegisterFile:dprf|regs~376              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 2.615      ;
; 2.352 ; buffer:pipeline|memtoReg_P              ; RegisterFile:dprf|regs~344              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 2.616      ;
; 2.352 ; buffer:pipeline|memtoReg_P              ; RegisterFile:dprf|regs~458              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 2.630      ;
; 2.353 ; buffer:pipeline|memtoReg_P              ; RegisterFile:dprf|regs~333              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 2.617      ;
; 2.354 ; buffer:pipeline|memtoReg_P              ; RegisterFile:dprf|regs~202              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 2.632      ;
; 2.359 ; buffer:pipeline|memtoReg_P              ; RegisterFile:dprf|regs~365              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.022     ; 2.623      ;
; 2.370 ; buffer:pipeline|memtoReg_P              ; RegisterFile:dprf|regs~393              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 2.647      ;
; 2.374 ; ALU:alu|Equal0~0_OTERM823               ; buffer:pipeline|aluOut_P[11]            ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 2.658      ;
; 2.374 ; Register:pc|dataOut[23]                 ; Register:pc|dataOut[23]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.660      ;
; 2.376 ; ALU:alu|dOut[14]~15_OTERM821            ; Register:pc|dataOut[1]                  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.661      ;
; 2.379 ; buffer:pipeline|sr2Out_P[2]             ; DataMemory:dataMemory|hex[2]            ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 2.661      ;
; 2.380 ; buffer:pipeline|sr2Out_P[4]             ; DataMemory:dataMemory|hex[4]            ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 2.662      ;
; 2.380 ; ALU:alu|Equal0~0_OTERM823               ; buffer:pipeline|aluOut_P[8]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 2.664      ;
; 2.384 ; buffer:pipeline|sr2Out_P[8]             ; DataMemory:dataMemory|hex[8]            ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 2.652      ;
; 2.404 ; Register:pc|dataOut[27]                 ; buffer:pipeline|incrementedPC_P[28]     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 2.692      ;
; 2.405 ; InstMemory:instMemory|data~21_OTERM1    ; buffer:pipeline|dr_P[2]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 2.689      ;
; 2.409 ; InstMemory:instMemory|data~21_OTERM1    ; buffer:pipeline|dr_P[1]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 2.693      ;
; 2.409 ; ALU:alu|dOut[14]~15_OTERM821            ; buffer:pipeline|aluOut_P[1]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.694      ;
; 2.411 ; InstMemory:instMemory|data~380_OTERM859 ; buffer:pipeline|aluOut_P[4]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.694      ;
; 2.447 ; InstMemory:instMemory|data~380_OTERM859 ; buffer:pipeline|aluOut_P[10]            ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.730      ;
; 2.448 ; buffer:pipeline|sr2Out_P[3]             ; DataMemory:dataMemory|hex[3]            ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 2.720      ;
; 2.449 ; ALU:alu|dOut[14]~15_OTERM821            ; buffer:pipeline|aluOut_P[2]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.736      ;
; 2.451 ; InstMemory:instMemory|data~385_OTERM651 ; Register:pc|dataOut[17]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 2.735      ;
; 2.461 ; InstMemory:instMemory|data~65_OTERM785  ; buffer:pipeline|regWrite_P              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 2.743      ;
; 2.463 ; buffer:pipeline|memtoReg_P              ; buffer:pipeline|sr2Out_P[15]            ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 2.739      ;
; 2.476 ; DataMemory:dataMemory|sw_reg[4]         ; RegisterFile:dprf|regs~228              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 2.775      ;
; 2.481 ; buffer:pipeline|aluOut_P[29]            ; RegisterFile:dprf|regs~86               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 2.753      ;
; 2.488 ; RegisterFile:dprf|regs~217              ; buffer:pipeline|sr2Out_P[25]            ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.773      ;
; 2.511 ; buffer:pipeline|memtoReg_P              ; RegisterFile:dprf|regs~180              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 2.789      ;
; 2.512 ; buffer:pipeline|sr2Out_P[0]             ; DataMemory:dataMemory|hex[0]            ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 2.781      ;
; 2.513 ; Register:pc|dataOut[23]                 ; buffer:pipeline|incrementedPC_P[28]     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.798      ;
; 2.515 ; Register:pc|dataOut[19]                 ; Register:pc|dataOut[19]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.801      ;
; 2.520 ; SW[1]                                   ; DataMemory:dataMemory|sw_reg[1]         ; Clock10                              ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.096      ; 2.902      ;
; 2.521 ; Register:pc|dataOut[12]                 ; buffer:pipeline|regWrite_P              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 2.803      ;
; 2.527 ; Register:pc|dataOut[25]                 ; buffer:pipeline|incrementedPC_P[28]     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 2.815      ;
; 2.530 ; buffer:pipeline|memtoReg_P              ; buffer:pipeline|sr2Out_P[3]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 2.812      ;
; 2.530 ; buffer:pipeline|memtoReg_P              ; RegisterFile:dprf|regs~165              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 2.808      ;
; 2.534 ; buffer:pipeline|memtoReg_P              ; RegisterFile:dprf|regs~421              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 2.812      ;
; 2.537 ; buffer:pipeline|jal_P                   ; RegisterFile:dprf|regs~458              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 2.816      ;
; 2.539 ; buffer:pipeline|jal_P                   ; RegisterFile:dprf|regs~202              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 2.818      ;
; 2.547 ; buffer:pipeline|memtoReg_P              ; buffer:pipeline|sr2Out_P[16]            ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 2.818      ;
+-------+-----------------------------------------+-----------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Clock10'                                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_address_reg0  ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_address_reg0  ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_address_reg1  ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_address_reg1  ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_address_reg2  ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_address_reg2  ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_address_reg3  ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_address_reg3  ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_address_reg4  ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_address_reg4  ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_address_reg5  ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_address_reg5  ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_address_reg6  ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_address_reg6  ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg10  ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg10  ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg11  ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg11  ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg12  ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg12  ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg13  ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg13  ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg14  ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg14  ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg15  ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg15  ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg16  ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg16  ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg17  ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg17  ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg18  ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg18  ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg19  ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg19  ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg20  ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg20  ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg21  ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg21  ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg22  ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg22  ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg23  ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg23  ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg24  ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg24  ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg25  ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg25  ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg26  ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg26  ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg27  ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg27  ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg28  ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg28  ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg29  ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg29  ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg30  ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg30  ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg31  ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg31  ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg32  ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg32  ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg33  ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg33  ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg34  ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg34  ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg35  ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg35  ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg4   ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg4   ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg5   ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg5   ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg6   ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg6   ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg7   ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg7   ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg8   ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg8   ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg9   ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg9   ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_we_reg        ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_we_reg        ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a100~porta_memory_reg0 ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a100~porta_memory_reg0 ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a101~porta_memory_reg0 ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a101~porta_memory_reg0 ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a102~porta_memory_reg0 ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a102~porta_memory_reg0 ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a103~porta_memory_reg0 ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a103~porta_memory_reg0 ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a104~porta_memory_reg0 ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a104~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg0   ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg1   ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg10  ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg2   ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg3   ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg4   ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg5   ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg6   ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg7   ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg8   ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg9   ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_we_reg         ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg0  ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg1  ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg10 ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg2  ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg3  ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg4  ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg5  ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg6  ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg7  ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg8  ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg9  ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_datain_reg0   ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_datain_reg1   ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_we_reg        ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg0  ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg1  ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg10 ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg2  ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg3  ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg4  ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg5  ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg6  ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg7  ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg8  ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg9  ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_datain_reg0   ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_datain_reg1   ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_memory_reg0   ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_we_reg        ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a14~porta_memory_reg0   ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a15~porta_address_reg0  ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a15~porta_address_reg1  ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a15~porta_address_reg10 ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a15~porta_address_reg2  ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a15~porta_address_reg3  ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a15~porta_address_reg4  ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a15~porta_address_reg5  ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a15~porta_address_reg6  ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a15~porta_address_reg7  ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a15~porta_address_reg8  ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a15~porta_address_reg9  ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a15~porta_datain_reg0   ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a15~porta_datain_reg1   ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a15~porta_memory_reg0   ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a15~porta_we_reg        ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_memory_reg0   ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a17~porta_address_reg0  ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a17~porta_address_reg1  ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a17~porta_address_reg10 ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a17~porta_address_reg2  ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a17~porta_address_reg3  ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a17~porta_address_reg4  ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a17~porta_address_reg5  ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a17~porta_address_reg6  ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a17~porta_address_reg7  ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a17~porta_address_reg8  ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a17~porta_address_reg9  ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a17~porta_datain_reg0   ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a17~porta_datain_reg1   ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a17~porta_memory_reg0   ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a17~porta_we_reg        ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a18~porta_memory_reg0   ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a19~porta_memory_reg0   ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a1~porta_address_reg0   ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a1~porta_address_reg1   ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a1~porta_address_reg10  ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a1~porta_address_reg2   ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a1~porta_address_reg3   ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a1~porta_address_reg4   ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a1~porta_address_reg5   ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a1~porta_address_reg6   ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a1~porta_address_reg7   ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a1~porta_address_reg8   ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a1~porta_address_reg9   ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a1~porta_datain_reg0    ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a1~porta_datain_reg1    ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a1~porta_memory_reg0    ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a1~porta_we_reg         ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a20~porta_address_reg0  ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a20~porta_address_reg1  ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a20~porta_address_reg10 ;
; 67.436 ; 70.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a20~porta_address_reg2  ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.531 ; 100.000      ; 2.469          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+--------------------------------------------------------------------------------------------+
; Setup Times                                                                                ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; KEY[*]    ; Clock10    ; 3.888 ; 3.888 ; Rise       ; Clock10                              ;
;  KEY[0]   ; Clock10    ; 3.792 ; 3.792 ; Rise       ; Clock10                              ;
;  KEY[1]   ; Clock10    ; 3.888 ; 3.888 ; Rise       ; Clock10                              ;
;  KEY[2]   ; Clock10    ; 3.882 ; 3.882 ; Rise       ; Clock10                              ;
;  KEY[3]   ; Clock10    ; 3.847 ; 3.847 ; Rise       ; Clock10                              ;
; KEY[*]    ; Clock10    ; 7.382 ; 7.382 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[0]   ; Clock10    ; 7.100 ; 7.100 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[1]   ; Clock10    ; 7.211 ; 7.211 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[2]   ; Clock10    ; 7.375 ; 7.375 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[3]   ; Clock10    ; 7.382 ; 7.382 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; SW[*]     ; Clock10    ; 3.756 ; 3.756 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[0]    ; Clock10    ; 2.567 ; 2.567 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[1]    ; Clock10    ; 2.768 ; 2.768 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[2]    ; Clock10    ; 2.819 ; 2.819 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[3]    ; Clock10    ; 3.126 ; 3.126 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[4]    ; Clock10    ; 3.354 ; 3.354 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[5]    ; Clock10    ; 3.756 ; 3.756 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[6]    ; Clock10    ; 3.494 ; 3.494 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[7]    ; Clock10    ; 3.534 ; 3.534 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[8]    ; Clock10    ; 3.647 ; 3.647 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[9]    ; Clock10    ; 3.325 ; 3.325 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------+
; Hold Times                                                                                   ;
+-----------+------------+--------+--------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+-----------+------------+--------+--------+------------+--------------------------------------+
; KEY[*]    ; Clock10    ; -3.544 ; -3.544 ; Rise       ; Clock10                              ;
;  KEY[0]   ; Clock10    ; -3.544 ; -3.544 ; Rise       ; Clock10                              ;
;  KEY[1]   ; Clock10    ; -3.640 ; -3.640 ; Rise       ; Clock10                              ;
;  KEY[2]   ; Clock10    ; -3.634 ; -3.634 ; Rise       ; Clock10                              ;
;  KEY[3]   ; Clock10    ; -3.599 ; -3.599 ; Rise       ; Clock10                              ;
; KEY[*]    ; Clock10    ; -6.852 ; -6.852 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[0]   ; Clock10    ; -6.852 ; -6.852 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[1]   ; Clock10    ; -6.963 ; -6.963 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[2]   ; Clock10    ; -7.127 ; -7.127 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[3]   ; Clock10    ; -7.134 ; -7.134 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; SW[*]     ; Clock10    ; -2.319 ; -2.319 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[0]    ; Clock10    ; -2.319 ; -2.319 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[1]    ; Clock10    ; -2.520 ; -2.520 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[2]    ; Clock10    ; -2.571 ; -2.571 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[3]    ; Clock10    ; -2.878 ; -2.878 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[4]    ; Clock10    ; -3.106 ; -3.106 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[5]    ; Clock10    ; -3.508 ; -3.508 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[6]    ; Clock10    ; -3.246 ; -3.246 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[7]    ; Clock10    ; -3.286 ; -3.286 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[8]    ; Clock10    ; -3.399 ; -3.399 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[9]    ; Clock10    ; -3.077 ; -3.077 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; HEX0[*]   ; Clock10    ; 6.661 ; 6.661 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; Clock10    ; 6.498 ; 6.498 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; Clock10    ; 6.611 ; 6.611 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; Clock10    ; 6.304 ; 6.304 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; Clock10    ; 6.302 ; 6.302 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; Clock10    ; 6.661 ; 6.661 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; Clock10    ; 6.518 ; 6.518 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; Clock10    ; 6.645 ; 6.645 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX1[*]   ; Clock10    ; 6.771 ; 6.771 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; Clock10    ; 6.771 ; 6.771 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; Clock10    ; 6.391 ; 6.391 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; Clock10    ; 6.391 ; 6.391 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; Clock10    ; 6.393 ; 6.393 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; Clock10    ; 6.414 ; 6.414 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; Clock10    ; 6.769 ; 6.769 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; Clock10    ; 6.762 ; 6.762 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX2[*]   ; Clock10    ; 6.787 ; 6.787 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; Clock10    ; 6.415 ; 6.415 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; Clock10    ; 6.416 ; 6.416 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; Clock10    ; 6.453 ; 6.453 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; Clock10    ; 6.457 ; 6.457 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; Clock10    ; 6.787 ; 6.787 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; Clock10    ; 6.752 ; 6.752 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; Clock10    ; 6.782 ; 6.782 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX3[*]   ; Clock10    ; 5.219 ; 5.219 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; Clock10    ; 5.027 ; 5.027 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; Clock10    ; 5.212 ; 5.212 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; Clock10    ; 5.219 ; 5.219 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; Clock10    ; 5.045 ; 5.045 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; Clock10    ; 5.012 ; 5.012 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; Clock10    ; 4.993 ; 4.993 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; Clock10    ; 5.054 ; 5.054 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; LEDG[*]   ; Clock10    ; 4.160 ; 4.160 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; Clock10    ; 3.770 ; 3.770 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; Clock10    ; 3.802 ; 3.802 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; Clock10    ; 3.767 ; 3.767 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; Clock10    ; 4.142 ; 4.142 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; Clock10    ; 4.125 ; 4.125 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; Clock10    ; 4.127 ; 4.127 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; Clock10    ; 4.159 ; 4.159 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; Clock10    ; 4.160 ; 4.160 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; LEDR[*]   ; Clock10    ; 5.343 ; 5.343 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; Clock10    ; 4.107 ; 4.107 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; Clock10    ; 4.001 ; 4.001 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; Clock10    ; 4.109 ; 4.109 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; Clock10    ; 4.436 ; 4.436 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; Clock10    ; 4.268 ; 4.268 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; Clock10    ; 4.464 ; 4.464 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; Clock10    ; 4.485 ; 4.485 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; Clock10    ; 4.276 ; 4.276 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; Clock10    ; 5.044 ; 5.044 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; Clock10    ; 5.343 ; 5.343 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; HEX0[*]   ; Clock10    ; 5.580 ; 5.580 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; Clock10    ; 5.773 ; 5.773 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; Clock10    ; 5.889 ; 5.889 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; Clock10    ; 5.580 ; 5.580 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; Clock10    ; 5.581 ; 5.581 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; Clock10    ; 5.936 ; 5.936 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; Clock10    ; 5.809 ; 5.809 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; Clock10    ; 5.927 ; 5.927 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX1[*]   ; Clock10    ; 4.280 ; 4.280 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; Clock10    ; 4.661 ; 4.661 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; Clock10    ; 4.280 ; 4.280 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; Clock10    ; 4.280 ; 4.280 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; Clock10    ; 4.290 ; 4.290 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; Clock10    ; 4.302 ; 4.302 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; Clock10    ; 4.659 ; 4.659 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; Clock10    ; 4.660 ; 4.660 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX2[*]   ; Clock10    ; 6.240 ; 6.240 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; Clock10    ; 6.240 ; 6.240 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; Clock10    ; 6.269 ; 6.269 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; Clock10    ; 6.305 ; 6.305 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; Clock10    ; 6.303 ; 6.303 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; Clock10    ; 6.617 ; 6.617 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; Clock10    ; 6.604 ; 6.604 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; Clock10    ; 6.633 ; 6.633 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX3[*]   ; Clock10    ; 4.425 ; 4.425 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; Clock10    ; 4.644 ; 4.644 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; Clock10    ; 4.838 ; 4.838 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; Clock10    ; 4.835 ; 4.835 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; Clock10    ; 4.448 ; 4.448 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; Clock10    ; 4.632 ; 4.632 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; Clock10    ; 4.425 ; 4.425 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; Clock10    ; 4.449 ; 4.449 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; LEDG[*]   ; Clock10    ; 3.767 ; 3.767 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; Clock10    ; 3.770 ; 3.770 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; Clock10    ; 3.802 ; 3.802 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; Clock10    ; 3.767 ; 3.767 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; Clock10    ; 4.142 ; 4.142 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; Clock10    ; 4.125 ; 4.125 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; Clock10    ; 4.127 ; 4.127 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; Clock10    ; 4.159 ; 4.159 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; Clock10    ; 4.160 ; 4.160 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; LEDR[*]   ; Clock10    ; 4.001 ; 4.001 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; Clock10    ; 4.107 ; 4.107 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; Clock10    ; 4.001 ; 4.001 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; Clock10    ; 4.109 ; 4.109 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; Clock10    ; 4.436 ; 4.436 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; Clock10    ; 4.268 ; 4.268 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; Clock10    ; 4.464 ; 4.464 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; Clock10    ; 4.485 ; 4.485 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; Clock10    ; 4.276 ; 4.276 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; Clock10    ; 5.044 ; 5.044 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; Clock10    ; 5.343 ; 5.343 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------+


+---------------------------------------------------------------+
; Fast Model Setup Summary                                      ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; PLL_inst|altpll_component|pll|clk[0] ; 61.170 ; 0.000         ;
; Clock10                              ; 64.827 ; 0.000         ;
+--------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Fast Model Hold Summary                                       ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; Clock10                              ; -1.730 ; -250.797      ;
; PLL_inst|altpll_component|pll|clk[0] ; 0.326  ; 0.000         ;
+--------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                        ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; Clock10                              ; 47.620 ; 0.000         ;
; PLL_inst|altpll_component|pll|clk[0] ; 67.873 ; 0.000         ;
; altera_reserved_tck                  ; 97.778 ; 0.000         ;
+--------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                         ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 61.170 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_we_reg        ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.052     ; 8.810      ;
; 61.170 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg0  ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.052     ; 8.810      ;
; 61.170 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg1  ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.052     ; 8.810      ;
; 61.170 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg2  ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.052     ; 8.810      ;
; 61.170 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg3  ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.052     ; 8.810      ;
; 61.170 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg4  ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.052     ; 8.810      ;
; 61.170 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg5  ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.052     ; 8.810      ;
; 61.170 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg6  ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.052     ; 8.810      ;
; 61.170 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg7  ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.052     ; 8.810      ;
; 61.170 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg8  ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.052     ; 8.810      ;
; 61.170 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg9  ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.052     ; 8.810      ;
; 61.170 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg10 ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.052     ; 8.810      ;
; 61.200 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_we_reg        ; SCProcController:controller|memWrite~0_OTERM817 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.052     ; 8.780      ;
; 61.200 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_we_reg        ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.057     ; 8.775      ;
; 61.200 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg0  ; SCProcController:controller|memWrite~0_OTERM817 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.052     ; 8.780      ;
; 61.200 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg1  ; SCProcController:controller|memWrite~0_OTERM817 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.052     ; 8.780      ;
; 61.200 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg2  ; SCProcController:controller|memWrite~0_OTERM817 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.052     ; 8.780      ;
; 61.200 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg3  ; SCProcController:controller|memWrite~0_OTERM817 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.052     ; 8.780      ;
; 61.200 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg4  ; SCProcController:controller|memWrite~0_OTERM817 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.052     ; 8.780      ;
; 61.200 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg5  ; SCProcController:controller|memWrite~0_OTERM817 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.052     ; 8.780      ;
; 61.200 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg6  ; SCProcController:controller|memWrite~0_OTERM817 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.052     ; 8.780      ;
; 61.200 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg7  ; SCProcController:controller|memWrite~0_OTERM817 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.052     ; 8.780      ;
; 61.200 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg8  ; SCProcController:controller|memWrite~0_OTERM817 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.052     ; 8.780      ;
; 61.200 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg9  ; SCProcController:controller|memWrite~0_OTERM817 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.052     ; 8.780      ;
; 61.200 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg10 ; SCProcController:controller|memWrite~0_OTERM817 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.052     ; 8.780      ;
; 61.200 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg0  ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.057     ; 8.775      ;
; 61.200 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg1  ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.057     ; 8.775      ;
; 61.200 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg2  ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.057     ; 8.775      ;
; 61.200 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg3  ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.057     ; 8.775      ;
; 61.200 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg4  ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.057     ; 8.775      ;
; 61.200 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg5  ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.057     ; 8.775      ;
; 61.200 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg6  ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.057     ; 8.775      ;
; 61.200 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg7  ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.057     ; 8.775      ;
; 61.200 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg8  ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.057     ; 8.775      ;
; 61.200 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg9  ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.057     ; 8.775      ;
; 61.200 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg10 ; ALU:alu|dOut[18]~63_OTERM865                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.057     ; 8.775      ;
; 61.230 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_we_reg        ; SCProcController:controller|memWrite~0_OTERM817 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.057     ; 8.745      ;
; 61.230 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg0  ; SCProcController:controller|memWrite~0_OTERM817 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.057     ; 8.745      ;
; 61.230 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg1  ; SCProcController:controller|memWrite~0_OTERM817 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.057     ; 8.745      ;
; 61.230 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg2  ; SCProcController:controller|memWrite~0_OTERM817 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.057     ; 8.745      ;
; 61.230 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg3  ; SCProcController:controller|memWrite~0_OTERM817 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.057     ; 8.745      ;
; 61.230 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg4  ; SCProcController:controller|memWrite~0_OTERM817 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.057     ; 8.745      ;
; 61.230 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg5  ; SCProcController:controller|memWrite~0_OTERM817 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.057     ; 8.745      ;
; 61.230 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg6  ; SCProcController:controller|memWrite~0_OTERM817 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.057     ; 8.745      ;
; 61.230 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg7  ; SCProcController:controller|memWrite~0_OTERM817 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.057     ; 8.745      ;
; 61.230 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg8  ; SCProcController:controller|memWrite~0_OTERM817 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.057     ; 8.745      ;
; 61.230 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg9  ; SCProcController:controller|memWrite~0_OTERM817 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.057     ; 8.745      ;
; 61.230 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg10 ; SCProcController:controller|memWrite~0_OTERM817 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.057     ; 8.745      ;
; 61.249 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_we_reg        ; InstMemory:instMemory|data~382_OTERM779         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.052     ; 8.731      ;
; 61.249 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg0  ; InstMemory:instMemory|data~382_OTERM779         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.052     ; 8.731      ;
; 61.249 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg1  ; InstMemory:instMemory|data~382_OTERM779         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.052     ; 8.731      ;
; 61.249 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg2  ; InstMemory:instMemory|data~382_OTERM779         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.052     ; 8.731      ;
; 61.249 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg3  ; InstMemory:instMemory|data~382_OTERM779         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.052     ; 8.731      ;
; 61.249 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg4  ; InstMemory:instMemory|data~382_OTERM779         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.052     ; 8.731      ;
; 61.249 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg5  ; InstMemory:instMemory|data~382_OTERM779         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.052     ; 8.731      ;
; 61.249 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg6  ; InstMemory:instMemory|data~382_OTERM779         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.052     ; 8.731      ;
; 61.249 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg7  ; InstMemory:instMemory|data~382_OTERM779         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.052     ; 8.731      ;
; 61.249 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg8  ; InstMemory:instMemory|data~382_OTERM779         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.052     ; 8.731      ;
; 61.249 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg9  ; InstMemory:instMemory|data~382_OTERM779         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.052     ; 8.731      ;
; 61.249 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg10 ; InstMemory:instMemory|data~382_OTERM779         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.052     ; 8.731      ;
; 61.277 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_we_reg        ; ALU:alu|Equal0~0_OTERM823                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.052     ; 8.703      ;
; 61.277 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg0  ; ALU:alu|Equal0~0_OTERM823                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.052     ; 8.703      ;
; 61.277 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg1  ; ALU:alu|Equal0~0_OTERM823                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.052     ; 8.703      ;
; 61.277 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg2  ; ALU:alu|Equal0~0_OTERM823                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.052     ; 8.703      ;
; 61.277 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg3  ; ALU:alu|Equal0~0_OTERM823                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.052     ; 8.703      ;
; 61.277 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg4  ; ALU:alu|Equal0~0_OTERM823                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.052     ; 8.703      ;
; 61.277 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg5  ; ALU:alu|Equal0~0_OTERM823                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.052     ; 8.703      ;
; 61.277 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg6  ; ALU:alu|Equal0~0_OTERM823                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.052     ; 8.703      ;
; 61.277 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg7  ; ALU:alu|Equal0~0_OTERM823                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.052     ; 8.703      ;
; 61.277 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg8  ; ALU:alu|Equal0~0_OTERM823                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.052     ; 8.703      ;
; 61.277 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg9  ; ALU:alu|Equal0~0_OTERM823                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.052     ; 8.703      ;
; 61.277 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg10 ; ALU:alu|Equal0~0_OTERM823                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.052     ; 8.703      ;
; 61.279 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_we_reg        ; InstMemory:instMemory|data~382_OTERM779         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.057     ; 8.696      ;
; 61.279 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg0  ; InstMemory:instMemory|data~382_OTERM779         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.057     ; 8.696      ;
; 61.279 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg1  ; InstMemory:instMemory|data~382_OTERM779         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.057     ; 8.696      ;
; 61.279 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg2  ; InstMemory:instMemory|data~382_OTERM779         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.057     ; 8.696      ;
; 61.279 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg3  ; InstMemory:instMemory|data~382_OTERM779         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.057     ; 8.696      ;
; 61.279 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg4  ; InstMemory:instMemory|data~382_OTERM779         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.057     ; 8.696      ;
; 61.279 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg5  ; InstMemory:instMemory|data~382_OTERM779         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.057     ; 8.696      ;
; 61.279 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg6  ; InstMemory:instMemory|data~382_OTERM779         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.057     ; 8.696      ;
; 61.279 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg7  ; InstMemory:instMemory|data~382_OTERM779         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.057     ; 8.696      ;
; 61.279 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg8  ; InstMemory:instMemory|data~382_OTERM779         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.057     ; 8.696      ;
; 61.279 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg9  ; InstMemory:instMemory|data~382_OTERM779         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.057     ; 8.696      ;
; 61.279 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg10 ; InstMemory:instMemory|data~382_OTERM779         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.057     ; 8.696      ;
; 61.307 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_we_reg        ; ALU:alu|Equal0~0_OTERM823                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.057     ; 8.668      ;
; 61.307 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg0  ; ALU:alu|Equal0~0_OTERM823                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.057     ; 8.668      ;
; 61.307 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg1  ; ALU:alu|Equal0~0_OTERM823                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.057     ; 8.668      ;
; 61.307 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg2  ; ALU:alu|Equal0~0_OTERM823                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.057     ; 8.668      ;
; 61.307 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg3  ; ALU:alu|Equal0~0_OTERM823                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.057     ; 8.668      ;
; 61.307 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg4  ; ALU:alu|Equal0~0_OTERM823                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.057     ; 8.668      ;
; 61.307 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg5  ; ALU:alu|Equal0~0_OTERM823                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.057     ; 8.668      ;
; 61.307 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg6  ; ALU:alu|Equal0~0_OTERM823                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.057     ; 8.668      ;
; 61.307 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg7  ; ALU:alu|Equal0~0_OTERM823                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.057     ; 8.668      ;
; 61.307 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg8  ; ALU:alu|Equal0~0_OTERM823                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.057     ; 8.668      ;
; 61.307 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg9  ; ALU:alu|Equal0~0_OTERM823                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.057     ; 8.668      ;
; 61.307 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg10 ; ALU:alu|Equal0~0_OTERM823                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.057     ; 8.668      ;
; 61.326 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_we_reg        ; InstMemory:instMemory|data~37_OTERM657          ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.053     ; 8.653      ;
; 61.326 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg0  ; InstMemory:instMemory|data~37_OTERM657          ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.053     ; 8.653      ;
; 61.326 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg1  ; InstMemory:instMemory|data~37_OTERM657          ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.053     ; 8.653      ;
; 61.326 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg2  ; InstMemory:instMemory|data~37_OTERM657          ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 70.000       ; -0.053     ; 8.653      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Clock10'                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                            ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 64.827 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_we_reg        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.002      ; 7.207      ;
; 64.827 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.002      ; 7.207      ;
; 64.827 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.002      ; 7.207      ;
; 64.827 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.002      ; 7.207      ;
; 64.827 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.002      ; 7.207      ;
; 64.827 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.002      ; 7.207      ;
; 64.827 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.002      ; 7.207      ;
; 64.827 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.002      ; 7.207      ;
; 64.827 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.002      ; 7.207      ;
; 64.827 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.002      ; 7.207      ;
; 64.827 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.002      ; 7.207      ;
; 64.827 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.002      ; 7.207      ;
; 64.866 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_we_reg        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.003      ; 7.169      ;
; 64.866 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.003      ; 7.169      ;
; 64.866 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.003      ; 7.169      ;
; 64.866 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.003      ; 7.169      ;
; 64.866 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.003      ; 7.169      ;
; 64.866 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.003      ; 7.169      ;
; 64.866 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.003      ; 7.169      ;
; 64.866 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.003      ; 7.169      ;
; 64.866 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.003      ; 7.169      ;
; 64.866 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.003      ; 7.169      ;
; 64.866 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.003      ; 7.169      ;
; 64.866 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.003      ; 7.169      ;
; 64.880 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_we_reg        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 1.997      ; 7.149      ;
; 64.880 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 1.997      ; 7.149      ;
; 64.880 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 1.997      ; 7.149      ;
; 64.880 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 1.997      ; 7.149      ;
; 64.880 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 1.997      ; 7.149      ;
; 64.880 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 1.997      ; 7.149      ;
; 64.880 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 1.997      ; 7.149      ;
; 64.880 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 1.997      ; 7.149      ;
; 64.880 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 1.997      ; 7.149      ;
; 64.880 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 1.997      ; 7.149      ;
; 64.880 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 1.997      ; 7.149      ;
; 64.880 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 1.997      ; 7.149      ;
; 65.011 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_we_reg        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 1.999      ; 7.020      ;
; 65.011 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 1.999      ; 7.020      ;
; 65.011 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 1.999      ; 7.020      ;
; 65.011 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 1.999      ; 7.020      ;
; 65.011 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 1.999      ; 7.020      ;
; 65.011 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 1.999      ; 7.020      ;
; 65.011 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 1.999      ; 7.020      ;
; 65.011 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 1.999      ; 7.020      ;
; 65.011 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 1.999      ; 7.020      ;
; 65.011 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 1.999      ; 7.020      ;
; 65.011 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 1.999      ; 7.020      ;
; 65.011 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 1.999      ; 7.020      ;
; 65.050 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_we_reg        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.000      ; 6.982      ;
; 65.050 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.000      ; 6.982      ;
; 65.050 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.000      ; 6.982      ;
; 65.050 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.000      ; 6.982      ;
; 65.050 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.000      ; 6.982      ;
; 65.050 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.000      ; 6.982      ;
; 65.050 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.000      ; 6.982      ;
; 65.050 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.000      ; 6.982      ;
; 65.050 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.000      ; 6.982      ;
; 65.050 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.000      ; 6.982      ;
; 65.050 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.000      ; 6.982      ;
; 65.050 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a2~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.000      ; 6.982      ;
; 65.064 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_we_reg        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 1.994      ; 6.962      ;
; 65.064 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 1.994      ; 6.962      ;
; 65.064 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 1.994      ; 6.962      ;
; 65.064 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 1.994      ; 6.962      ;
; 65.064 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 1.994      ; 6.962      ;
; 65.064 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 1.994      ; 6.962      ;
; 65.064 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 1.994      ; 6.962      ;
; 65.064 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 1.994      ; 6.962      ;
; 65.064 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 1.994      ; 6.962      ;
; 65.064 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 1.994      ; 6.962      ;
; 65.064 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 1.994      ; 6.962      ;
; 65.064 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a4~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 1.994      ; 6.962      ;
; 65.068 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_we_reg        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[82] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.000      ; 6.964      ;
; 65.068 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[82] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.000      ; 6.964      ;
; 65.068 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[82] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.000      ; 6.964      ;
; 65.068 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[82] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.000      ; 6.964      ;
; 65.068 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[82] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.000      ; 6.964      ;
; 65.068 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[82] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.000      ; 6.964      ;
; 65.068 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[82] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.000      ; 6.964      ;
; 65.068 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[82] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.000      ; 6.964      ;
; 65.068 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[82] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.000      ; 6.964      ;
; 65.068 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[82] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.000      ; 6.964      ;
; 65.068 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[82] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.000      ; 6.964      ;
; 65.068 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[82] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 2.000      ; 6.964      ;
; 65.079 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a3~porta_we_reg        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 1.989      ; 6.942      ;
; 65.079 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a3~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 1.989      ; 6.942      ;
; 65.079 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a3~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 1.989      ; 6.942      ;
; 65.079 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a3~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 1.989      ; 6.942      ;
; 65.079 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a3~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 1.989      ; 6.942      ;
; 65.079 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a3~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 1.989      ; 6.942      ;
; 65.079 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a3~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 1.989      ; 6.942      ;
; 65.079 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a3~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 1.989      ; 6.942      ;
; 65.079 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a3~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 1.989      ; 6.942      ;
; 65.079 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a3~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 1.989      ; 6.942      ;
; 65.079 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a3~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 1.989      ; 6.942      ;
; 65.079 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a3~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 1.989      ; 6.942      ;
; 65.089 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_we_reg        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 1.991      ; 6.934      ;
; 65.089 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 1.991      ; 6.934      ;
; 65.089 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 1.991      ; 6.934      ;
; 65.089 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 70.000       ; 1.991      ; 6.934      ;
+--------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Clock10'                                                                                                                                                                           ;
+--------+-----------------------------------------+-----------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                             ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -1.730 ; buffer:pipeline|incrementedPC_P[16]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[273] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.063      ; 0.485      ;
; -1.667 ; buffer:pipeline|aluOut_P[27]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[221] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.058      ; 0.543      ;
; -1.630 ; buffer:pipeline|sr2Out_P[20]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[146] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.064      ; 0.586      ;
; -1.628 ; buffer:pipeline|aluOut_P[26]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[122] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.059      ; 0.583      ;
; -1.627 ; buffer:pipeline|aluOut_P[26]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[220] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.059      ; 0.584      ;
; -1.621 ; buffer:pipeline|aluOut_P[22]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[118] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.054      ; 0.585      ;
; -1.618 ; buffer:pipeline|aluOut_P[22]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[216] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.054      ; 0.588      ;
; -1.615 ; buffer:pipeline|incrementedPC_P[18]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[275] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.062      ; 0.599      ;
; -1.543 ; buffer:pipeline|sr2Out_P[18]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[143] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.064      ; 0.673      ;
; -1.524 ; buffer:pipeline|incrementedPC_P[17]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[274] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.063      ; 0.691      ;
; -1.522 ; buffer:pipeline|aluOut_P[21]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[117] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.062      ; 0.692      ;
; -1.522 ; buffer:pipeline|aluOut_P[21]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[215] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.062      ; 0.692      ;
; -1.508 ; buffer:pipeline|incrementedPC_P[19]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[276] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.057      ; 0.701      ;
; -1.503 ; buffer:pipeline|incrementedPC_P[8]      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[296] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.058      ; 0.707      ;
; -1.502 ; buffer:pipeline|aluOut_P[28]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[124] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.061      ; 0.711      ;
; -1.492 ; buffer:pipeline|aluOut_P[0]             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[202] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.049      ; 0.709      ;
; -1.491 ; buffer:pipeline|aluOut_P[0]             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[104] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.049      ; 0.710      ;
; -1.488 ; buffer:pipeline|aluOut_P[20]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[116] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.060      ; 0.724      ;
; -1.488 ; DataMemory:dataMemory|sw_reg[4]         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[260] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.060      ; 0.724      ;
; -1.484 ; DataMemory:dataMemory|sw_reg[4]         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[192] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.060      ; 0.728      ;
; -1.482 ; buffer:pipeline|aluOut_P[17]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[210] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.062      ; 0.732      ;
; -1.475 ; buffer:pipeline|incrementedPC_P[6]      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[294] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.044      ; 0.721      ;
; -1.473 ; buffer:pipeline|incrementedPC_P[7]      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[295] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.041      ; 0.720      ;
; -1.458 ; buffer:pipeline|aluOut_P[14]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[207] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.053      ; 0.747      ;
; -1.457 ; buffer:pipeline|aluOut_P[14]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[109] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.053      ; 0.748      ;
; -1.457 ; buffer:pipeline|sr2Out_P[21]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[147] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.062      ; 0.757      ;
; -1.431 ; buffer:pipeline|aluOut_P[17]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.053      ; 0.774      ;
; -1.420 ; buffer:pipeline|incrementedPC_P[24]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[282] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.058      ; 0.790      ;
; -1.416 ; buffer:pipeline|sr2Out_P[31]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[158] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.058      ; 0.794      ;
; -1.414 ; DataMemory:dataMemory|sw_reg[9]         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[197] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.060      ; 0.798      ;
; -1.414 ; DataMemory:dataMemory|sw_reg[9]         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[265] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.060      ; 0.798      ;
; -1.411 ; buffer:pipeline|incrementedPC_P[23]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[281] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.057      ; 0.798      ;
; -1.411 ; buffer:pipeline|incrementedPC_P[11]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[268] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.056      ; 0.797      ;
; -1.406 ; buffer:pipeline|incrementedPC_P[0]      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[266] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.057      ; 0.803      ;
; -1.405 ; buffer:pipeline|sr2Out_P[22]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[148] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.061      ; 0.808      ;
; -1.404 ; buffer:pipeline|incrementedPC_P[1]      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[277] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.056      ; 0.804      ;
; -1.401 ; buffer:pipeline|aluOut_P[27]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[123] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.052      ; 0.803      ;
; -1.395 ; buffer:pipeline|aluOut_P[29]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[223] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.062      ; 0.819      ;
; -1.392 ; buffer:pipeline|sr2Out_P[29]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[155] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.057      ; 0.817      ;
; -1.391 ; buffer:pipeline|aluOut_P[29]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[125] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.062      ; 0.823      ;
; -1.390 ; buffer:pipeline|incrementedPC_P[25]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[283] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.052      ; 0.814      ;
; -1.389 ; buffer:pipeline|incrementedPC_P[26]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[284] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.057      ; 0.820      ;
; -1.382 ; buffer:pipeline|incrementedPC_P[5]      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[293] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.056      ; 0.826      ;
; -1.380 ; buffer:pipeline|incrementedPC_P[2]      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[288] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.057      ; 0.829      ;
; -1.373 ; buffer:pipeline|aluOut_P[5]             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[129] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.052      ; 0.831      ;
; -1.371 ; buffer:pipeline|incrementedPC_P[30]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[289] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.059      ; 0.840      ;
; -1.360 ; buffer:pipeline|incrementedPC_P[9]      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[297] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.050      ; 0.842      ;
; -1.350 ; buffer:pipeline|sr2Out_P[16]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[141] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.073      ; 0.875      ;
; -1.350 ; buffer:pipeline|aluOut_P[18]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[113] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.058      ; 0.860      ;
; -1.349 ; buffer:pipeline|aluOut_P[18]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[211] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.058      ; 0.861      ;
; -1.339 ; buffer:pipeline|aluOut_P[2]             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[126] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.051      ; 0.864      ;
; -1.339 ; buffer:pipeline|aluOut_P[2]             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[224] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.051      ; 0.864      ;
; -1.330 ; buffer:pipeline|incrementedPC_P[31]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[290] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.057      ; 0.879      ;
; -1.328 ; buffer:pipeline|incrementedPC_P[27]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[285] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.057      ; 0.881      ;
; -1.318 ; buffer:pipeline|aluOut_P[5]             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[229] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.054      ; 0.888      ;
; -1.317 ; buffer:pipeline|sr2Out_P[17]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[142] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.066      ; 0.901      ;
; -1.316 ; buffer:pipeline|incrementedPC_P[21]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[279] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.057      ; 0.893      ;
; -1.307 ; buffer:pipeline|aluOut_P[20]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[214] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.051      ; 0.896      ;
; -1.305 ; buffer:pipeline|sr2Out_P[27]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[153] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.057      ; 0.904      ;
; -1.304 ; buffer:pipeline|incrementedPC_P[22]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[280] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.063      ; 0.911      ;
; -1.299 ; buffer:pipeline|incrementedPC_P[20]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[278] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.063      ; 0.916      ;
; -1.291 ; buffer:pipeline|aluOut_P[1]             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[115] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.059      ; 0.920      ;
; -1.286 ; buffer:pipeline|aluOut_P[23]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[119] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.060      ; 0.926      ;
; -1.286 ; buffer:pipeline|aluOut_P[23]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[217] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.060      ; 0.926      ;
; -1.285 ; buffer:pipeline|aluOut_P[24]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[120] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.061      ; 0.928      ;
; -1.285 ; buffer:pipeline|aluOut_P[24]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[218] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.061      ; 0.928      ;
; -1.285 ; buffer:pipeline|incrementedPC_P[3]      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[291] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.057      ; 0.924      ;
; -1.281 ; buffer:pipeline|sr2Out_P[25]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[151] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.063      ; 0.934      ;
; -1.281 ; buffer:pipeline|sr2Out_P[19]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[144] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.057      ; 0.928      ;
; -1.278 ; buffer:pipeline|sr2Out_P[23]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[149] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.064      ; 0.938      ;
; -1.274 ; DataMemory:dataMemory|sw_reg[6]         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[262] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.056      ; 0.934      ;
; -1.272 ; DataMemory:dataMemory|sw_reg[6]         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[194] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.056      ; 0.936      ;
; -1.255 ; buffer:pipeline|aluOut_P[16]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[111] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.061      ; 0.958      ;
; -1.254 ; buffer:pipeline|aluOut_P[16]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[209] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.061      ; 0.959      ;
; -1.243 ; buffer:pipeline|aluOut_P[13]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[206] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.055      ; 0.964      ;
; -1.241 ; buffer:pipeline|aluOut_P[13]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[108] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.055      ; 0.966      ;
; -1.240 ; buffer:pipeline|aluOut_P[1]             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[213] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.056      ; 0.968      ;
; -1.237 ; DataMemory:dataMemory|sw_reg[5]         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[193] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.059      ; 0.974      ;
; -1.236 ; DataMemory:dataMemory|sw_reg[5]         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[261] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.059      ; 0.975      ;
; -1.226 ; buffer:pipeline|incrementedPC_P[4]      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[292] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.054      ; 0.980      ;
; -1.223 ; buffer:pipeline|aluOut_P[31]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[226] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.054      ; 0.983      ;
; -1.217 ; buffer:pipeline|incrementedPC_P[28]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[286] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.060      ; 0.995      ;
; -1.191 ; buffer:pipeline|sr2Out_P[28]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[154] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.063      ; 1.024      ;
; -1.179 ; buffer:pipeline|incrementedPC_P[10]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[267] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.054      ; 1.027      ;
; -1.179 ; DataMemory:dataMemory|sw_reg[3]         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[259] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.062      ; 1.035      ;
; -1.178 ; DataMemory:dataMemory|sw_reg[3]         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[191] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.062      ; 1.036      ;
; -1.165 ; buffer:pipeline|incrementedPC_P[15]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[272] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.054      ; 1.041      ;
; -1.157 ; DataMemory:dataMemory|key_reg[3]        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[259] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.062      ; 1.057      ;
; -1.156 ; DataMemory:dataMemory|key_reg[3]        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[191] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.062      ; 1.058      ;
; -1.151 ; buffer:pipeline|incrementedPC_P[12]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[269] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.057      ; 1.058      ;
; -1.124 ; buffer:pipeline|sr2Out_P[12]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[137] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.054      ; 1.082      ;
; -1.120 ; InstMemory:instMemory|data~380_OTERM859 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[68]  ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.055      ; 1.087      ;
; -1.119 ; buffer:pipeline|sr2Out_P[10]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[135] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.065      ; 1.098      ;
; -1.104 ; DataMemory:dataMemory|sw_reg[8]         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[264] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.055      ; 1.103      ;
; -1.102 ; DataMemory:dataMemory|sw_reg[8]         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[196] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.055      ; 1.105      ;
; -1.102 ; buffer:pipeline|incrementedPC_P[14]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[271] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.054      ; 1.104      ;
; -1.084 ; buffer:pipeline|aluOut_P[12]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[205] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.056      ; 1.124      ;
; -1.082 ; buffer:pipeline|aluOut_P[12]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[107] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.056      ; 1.126      ;
; -1.071 ; buffer:pipeline|sr2Out_P[14]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[139] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.060      ; 1.141      ;
; -1.064 ; buffer:pipeline|aluOut_P[19]            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[114] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 2.055      ; 1.143      ;
+--------+-----------------------------------------+-----------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                          ;
+-------+-----------------------------------------+-----------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.326 ; InstMemory:instMemory|data~23_OTERM195  ; buffer:pipeline|dr_P[2]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.478      ;
; 0.468 ; Register:pc|dataOut[1]                  ; buffer:pipeline|incrementedPC_P[1]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.616      ;
; 0.517 ; Register:pc|dataOut[0]                  ; buffer:pipeline|incrementedPC_P[0]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.668      ;
; 0.533 ; InstMemory:instMemory|data~66_OTERM615  ; buffer:pipeline|memtoReg_P              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.681      ;
; 0.544 ; InstMemory:instMemory|data~152_OTERM843 ; buffer:pipeline|dr_P[2]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.552 ; InstMemory:instMemory|data~20_OTERM835  ; buffer:pipeline|dr_P[1]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.703      ;
; 0.624 ; DataMemory:dataMemory|sw_reg[9]         ; RegisterFile:dprf|regs~393              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.776      ;
; 0.626 ; InstMemory:instMemory|data~65_OTERM785  ; buffer:pipeline|memWrite_P              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.774      ;
; 0.639 ; DataMemory:dataMemory|sw_reg[4]         ; RegisterFile:dprf|regs~452              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.647 ; InstMemory:instMemory|data~51_OTERM631  ; buffer:pipeline|aluOut_P[1]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 0.796      ;
; 0.654 ; InstMemory:instMemory|data~102_OTERM825 ; buffer:pipeline|dr_P[0]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 0.796      ;
; 0.679 ; InstMemory:instMemory|data~65_OTERM785  ; buffer:pipeline|memtoReg_P              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.827      ;
; 0.694 ; InstMemory:instMemory|data~93_OTERM787  ; buffer:pipeline|memtoReg_P              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 0.841      ;
; 0.695 ; InstMemory:instMemory|data~93_OTERM787  ; buffer:pipeline|regWrite_P              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 0.842      ;
; 0.727 ; DataMemory:dataMemory|sw_reg[9]         ; buffer:pipeline|sr2Out_P[9]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.878      ;
; 0.755 ; buffer:pipeline|memtoReg_P              ; buffer:pipeline|sr2Out_P[0]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.906      ;
; 0.757 ; Register:pc|dataOut[2]                  ; Register:pc|dataOut[2]                  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.909      ;
; 0.761 ; Register:pc|dataOut[2]                  ; InstMemory:instMemory|data~384_OTERM399 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.913      ;
; 0.771 ; InstMemory:instMemory|data~380_OTERM859 ; buffer:pipeline|aluOut_P[13]            ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 0.920      ;
; 0.786 ; buffer:pipeline|sr2Out_P[9]             ; DataMemory:dataMemory|ledr[9]           ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 0.952      ;
; 0.788 ; buffer:pipeline|incrementedPC_P[8]      ; buffer:pipeline|sr2Out_P[8]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.940      ;
; 0.790 ; ALU:alu|dOut[14]~15_OTERM821            ; buffer:pipeline|aluOut_P[5]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.941      ;
; 0.796 ; ALU:alu|dOut[14]~15_OTERM821            ; buffer:pipeline|aluOut_P[6]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 0.941      ;
; 0.801 ; Register:pc|dataOut[11]                 ; buffer:pipeline|regWrite_P              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.949      ;
; 0.803 ; ALU:alu|Equal0~0_OTERM823               ; buffer:pipeline|aluOut_P[9]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.953      ;
; 0.805 ; ALU:alu|Equal0~0_OTERM823               ; buffer:pipeline|aluOut_P[14]            ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.955      ;
; 0.807 ; ALU:alu|Equal0~0_OTERM823               ; buffer:pipeline|aluOut_P[15]            ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.957      ;
; 0.808 ; DataMemory:dataMemory|sw_reg[4]         ; buffer:pipeline|sr2Out_P[4]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.960      ;
; 0.809 ; InstMemory:instMemory|data~51_OTERM631  ; buffer:pipeline|memWrite_P              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.957      ;
; 0.815 ; Register:pc|dataOut[11]                 ; buffer:pipeline|dr_P[3]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.016     ; 0.951      ;
; 0.823 ; ALU:alu|Equal0~0_OTERM823               ; Register:pc|dataOut[0]                  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.971      ;
; 0.825 ; Register:pc|dataOut[28]                 ; buffer:pipeline|incrementedPC_P[28]     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 0.981      ;
; 0.827 ; InstMemory:instMemory|data~380_OTERM859 ; buffer:pipeline|aluOut_P[8]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 0.976      ;
; 0.829 ; buffer:pipeline|incrementedPC_P[0]      ; buffer:pipeline|sr2Out_P[0]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.981      ;
; 0.829 ; DataMemory:dataMemory|sw_reg[8]         ; buffer:pipeline|sr2Out_P[8]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.982      ;
; 0.831 ; DataMemory:dataMemory|sw_reg[4]         ; RegisterFile:dprf|regs~484              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.982      ;
; 0.833 ; DataMemory:dataMemory|sw_reg[4]         ; RegisterFile:dprf|regs~356              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.984      ;
; 0.835 ; InstMemory:instMemory|data~51_OTERM631  ; buffer:pipeline|aluOut_P[0]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.985      ;
; 0.840 ; InstMemory:instMemory|data~82_OTERM869  ; buffer:pipeline|regWrite_P              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.988      ;
; 0.841 ; ALU:alu|Equal0~0_OTERM823               ; Register:pc|dataOut[1]                  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 0.990      ;
; 0.849 ; Register:pc|dataOut[27]                 ; buffer:pipeline|incrementedPC_P[28]     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.003      ;
; 0.850 ; ALU:alu|Equal0~0_OTERM823               ; buffer:pipeline|aluOut_P[13]            ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.000      ;
; 0.851 ; InstMemory:instMemory|data~384_OTERM399 ; buffer:pipeline|dr_P[1]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.999      ;
; 0.852 ; ALU:alu|Equal0~0_OTERM823               ; buffer:pipeline|aluOut_P[10]            ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.002      ;
; 0.855 ; Register:pc|dataOut[23]                 ; Register:pc|dataOut[23]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.007      ;
; 0.859 ; buffer:pipeline|sr2Out_P[8]             ; DataMemory:dataMemory|ledr[8]           ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.016      ;
; 0.869 ; ALU:alu|dOut[14]~15_OTERM821            ; Register:pc|dataOut[1]                  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.020      ;
; 0.870 ; ALU:alu|dOut[14]~15_OTERM821            ; buffer:pipeline|aluOut_P[1]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.021      ;
; 0.872 ; InstMemory:instMemory|data~51_OTERM631  ; buffer:pipeline|memtoReg_P              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.020      ;
; 0.878 ; InstMemory:instMemory|data~385_OTERM651 ; Register:pc|dataOut[21]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.028      ;
; 0.879 ; InstMemory:instMemory|data~385_OTERM651 ; Register:pc|dataOut[19]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.029      ;
; 0.880 ; InstMemory:instMemory|data~385_OTERM651 ; Register:pc|dataOut[23]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.030      ;
; 0.883 ; ALU:alu|dOut[14]~15_OTERM821            ; buffer:pipeline|aluOut_P[12]            ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.036      ;
; 0.894 ; buffer:pipeline|memtoReg_P              ; RegisterFile:dprf|regs~458              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.039      ;
; 0.895 ; InstMemory:instMemory|data~380_OTERM859 ; buffer:pipeline|aluOut_P[9]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.044      ;
; 0.895 ; InstMemory:instMemory|data~380_OTERM859 ; buffer:pipeline|aluOut_P[14]            ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.044      ;
; 0.896 ; buffer:pipeline|memtoReg_P              ; RegisterFile:dprf|regs~202              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.041      ;
; 0.896 ; buffer:pipeline|memtoReg_P              ; RegisterFile:dprf|regs~393              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 1.040      ;
; 0.897 ; InstMemory:instMemory|data~380_OTERM859 ; buffer:pipeline|aluOut_P[15]            ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.046      ;
; 0.901 ; Register:pc|dataOut[11]                 ; buffer:pipeline|dr_P[0]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.016     ; 1.037      ;
; 0.902 ; Register:pc|dataOut[19]                 ; Register:pc|dataOut[19]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.054      ;
; 0.904 ; DataMemory:dataMemory|sw_reg[4]         ; RegisterFile:dprf|regs~324              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.056      ;
; 0.905 ; buffer:pipeline|memtoReg_P              ; RegisterFile:dprf|regs~333              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.039      ;
; 0.905 ; buffer:pipeline|memtoReg_P              ; RegisterFile:dprf|regs~376              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.039      ;
; 0.906 ; buffer:pipeline|memtoReg_P              ; RegisterFile:dprf|regs~344              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.040      ;
; 0.907 ; ALU:alu|Equal0~0_OTERM823               ; buffer:pipeline|aluOut_P[8]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.057      ;
; 0.907 ; Register:pc|dataOut[25]                 ; buffer:pipeline|incrementedPC_P[28]     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.061      ;
; 0.910 ; buffer:pipeline|memtoReg_P              ; RegisterFile:dprf|regs~365              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.044      ;
; 0.917 ; buffer:pipeline|sr2Out_P[4]             ; DataMemory:dataMemory|hex[4]            ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.065      ;
; 0.921 ; RegisterFile:dprf|regs~217              ; buffer:pipeline|sr2Out_P[25]            ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.070      ;
; 0.922 ; RegisterFile:dprf|regs~402              ; buffer:pipeline|sr2Out_P[18]            ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.076      ;
; 0.923 ; InstMemory:instMemory|data~380_OTERM859 ; buffer:pipeline|aluOut_P[4]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.072      ;
; 0.924 ; buffer:pipeline|sr2Out_P[8]             ; DataMemory:dataMemory|hex[8]            ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.016     ; 1.060      ;
; 0.925 ; ALU:alu|Equal0~0_OTERM823               ; buffer:pipeline|aluOut_P[11]            ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.075      ;
; 0.925 ; InstMemory:instMemory|data~385_OTERM651 ; Register:pc|dataOut[17]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.075      ;
; 0.925 ; DataMemory:dataMemory|sw_reg[5]         ; RegisterFile:dprf|regs~165              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.081      ;
; 0.929 ; DataMemory:dataMemory|sw_reg[5]         ; RegisterFile:dprf|regs~421              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.085      ;
; 0.931 ; ALU:alu|dOut[14]~15_OTERM821            ; buffer:pipeline|aluOut_P[2]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.084      ;
; 0.937 ; InstMemory:instMemory|data~21_OTERM1    ; buffer:pipeline|dr_P[2]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.088      ;
; 0.940 ; buffer:pipeline|memtoReg_P              ; buffer:pipeline|sr2Out_P[15]            ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 1.083      ;
; 0.940 ; buffer:pipeline|memtoReg_P              ; RegisterFile:dprf|regs~180              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.085      ;
; 0.940 ; RegisterFile:dprf|regs~218              ; buffer:pipeline|sr2Out_P[26]            ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 1.107      ;
; 0.941 ; InstMemory:instMemory|data~21_OTERM1    ; buffer:pipeline|dr_P[1]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.092      ;
; 0.941 ; Register:pc|dataOut[23]                 ; buffer:pipeline|incrementedPC_P[28]     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.092      ;
; 0.945 ; buffer:pipeline|jal_P                   ; RegisterFile:dprf|regs~458              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.091      ;
; 0.947 ; DataMemory:dataMemory|sw_reg[4]         ; RegisterFile:dprf|regs~196              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 1.111      ;
; 0.947 ; buffer:pipeline|sr2Out_P[2]             ; DataMemory:dataMemory|hex[2]            ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.095      ;
; 0.947 ; buffer:pipeline|jal_P                   ; RegisterFile:dprf|regs~202              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.093      ;
; 0.948 ; InstMemory:instMemory|data~380_OTERM859 ; buffer:pipeline|aluOut_P[10]            ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.097      ;
; 0.949 ; DataMemory:dataMemory|sw_reg[4]         ; RegisterFile:dprf|regs~292              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 1.113      ;
; 0.955 ; RegisterFile:dprf|regs~498              ; buffer:pipeline|sr2Out_P[18]            ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.109      ;
; 0.956 ; buffer:pipeline|incrementedPC_P[3]      ; buffer:pipeline|sr2Out_P[3]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.106      ;
; 0.956 ; InstMemory:instMemory|data~91_OTERM535  ; buffer:pipeline|memWrite_P              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.103      ;
; 0.957 ; Register:pc|dataOut[17]                 ; Register:pc|dataOut[17]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.109      ;
; 0.962 ; DataMemory:dataMemory|sw_reg[4]         ; RegisterFile:dprf|regs~228              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 1.125      ;
; 0.968 ; InstMemory:instMemory|data~65_OTERM785  ; buffer:pipeline|regWrite_P              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.116      ;
; 0.970 ; buffer:pipeline|memtoReg_P              ; buffer:pipeline|sr2Out_P[3]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.119      ;
; 0.972 ; buffer:pipeline|memtoReg_P              ; buffer:pipeline|sr2Out_P[16]            ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 1.111      ;
; 0.976 ; ALU:alu|Equal0~0_OTERM823               ; Register:pc|dataOut[16]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.123      ;
; 0.978 ; ALU:alu|Equal0~0_OTERM823               ; Register:pc|dataOut[20]                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.125      ;
+-------+-----------------------------------------+-----------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Clock10'                                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 47.620 ; 50.000       ; 2.380          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_address_reg0  ;
; 47.620 ; 50.000       ; 2.380          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_address_reg0  ;
; 47.620 ; 50.000       ; 2.380          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_address_reg1  ;
; 47.620 ; 50.000       ; 2.380          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_address_reg1  ;
; 47.620 ; 50.000       ; 2.380          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_address_reg2  ;
; 47.620 ; 50.000       ; 2.380          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_address_reg2  ;
; 47.620 ; 50.000       ; 2.380          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_address_reg3  ;
; 47.620 ; 50.000       ; 2.380          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_address_reg3  ;
; 47.620 ; 50.000       ; 2.380          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_address_reg4  ;
; 47.620 ; 50.000       ; 2.380          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_address_reg4  ;
; 47.620 ; 50.000       ; 2.380          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_address_reg5  ;
; 47.620 ; 50.000       ; 2.380          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_address_reg5  ;
; 47.620 ; 50.000       ; 2.380          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_address_reg6  ;
; 47.620 ; 50.000       ; 2.380          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_address_reg6  ;
; 47.620 ; 50.000       ; 2.380          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 47.620 ; 50.000       ; 2.380          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 47.620 ; 50.000       ; 2.380          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 47.620 ; 50.000       ; 2.380          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 47.620 ; 50.000       ; 2.380          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg10  ;
; 47.620 ; 50.000       ; 2.380          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg10  ;
; 47.620 ; 50.000       ; 2.380          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg11  ;
; 47.620 ; 50.000       ; 2.380          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg11  ;
; 47.620 ; 50.000       ; 2.380          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg12  ;
; 47.620 ; 50.000       ; 2.380          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg12  ;
; 47.620 ; 50.000       ; 2.380          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg13  ;
; 47.620 ; 50.000       ; 2.380          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg13  ;
; 47.620 ; 50.000       ; 2.380          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg14  ;
; 47.620 ; 50.000       ; 2.380          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg14  ;
; 47.620 ; 50.000       ; 2.380          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg15  ;
; 47.620 ; 50.000       ; 2.380          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg15  ;
; 47.620 ; 50.000       ; 2.380          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg16  ;
; 47.620 ; 50.000       ; 2.380          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg16  ;
; 47.620 ; 50.000       ; 2.380          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg17  ;
; 47.620 ; 50.000       ; 2.380          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg17  ;
; 47.620 ; 50.000       ; 2.380          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg18  ;
; 47.620 ; 50.000       ; 2.380          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg18  ;
; 47.620 ; 50.000       ; 2.380          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg19  ;
; 47.620 ; 50.000       ; 2.380          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg19  ;
; 47.620 ; 50.000       ; 2.380          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 47.620 ; 50.000       ; 2.380          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 47.620 ; 50.000       ; 2.380          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg20  ;
; 47.620 ; 50.000       ; 2.380          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg20  ;
; 47.620 ; 50.000       ; 2.380          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg21  ;
; 47.620 ; 50.000       ; 2.380          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg21  ;
; 47.620 ; 50.000       ; 2.380          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg22  ;
; 47.620 ; 50.000       ; 2.380          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg22  ;
; 47.620 ; 50.000       ; 2.380          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg23  ;
; 47.620 ; 50.000       ; 2.380          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg23  ;
; 47.620 ; 50.000       ; 2.380          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg24  ;
; 47.620 ; 50.000       ; 2.380          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg24  ;
; 47.620 ; 50.000       ; 2.380          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg25  ;
; 47.620 ; 50.000       ; 2.380          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg25  ;
; 47.620 ; 50.000       ; 2.380          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg26  ;
; 47.620 ; 50.000       ; 2.380          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg26  ;
; 47.620 ; 50.000       ; 2.380          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg27  ;
; 47.620 ; 50.000       ; 2.380          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg27  ;
; 47.620 ; 50.000       ; 2.380          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg28  ;
; 47.620 ; 50.000       ; 2.380          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg28  ;
; 47.620 ; 50.000       ; 2.380          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg29  ;
; 47.620 ; 50.000       ; 2.380          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg29  ;
; 47.620 ; 50.000       ; 2.380          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 47.620 ; 50.000       ; 2.380          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 47.620 ; 50.000       ; 2.380          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg30  ;
; 47.620 ; 50.000       ; 2.380          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg30  ;
; 47.620 ; 50.000       ; 2.380          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg31  ;
; 47.620 ; 50.000       ; 2.380          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg31  ;
; 47.620 ; 50.000       ; 2.380          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg32  ;
; 47.620 ; 50.000       ; 2.380          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg32  ;
; 47.620 ; 50.000       ; 2.380          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg33  ;
; 47.620 ; 50.000       ; 2.380          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg33  ;
; 47.620 ; 50.000       ; 2.380          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg34  ;
; 47.620 ; 50.000       ; 2.380          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg34  ;
; 47.620 ; 50.000       ; 2.380          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg35  ;
; 47.620 ; 50.000       ; 2.380          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg35  ;
; 47.620 ; 50.000       ; 2.380          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg4   ;
; 47.620 ; 50.000       ; 2.380          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg4   ;
; 47.620 ; 50.000       ; 2.380          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg5   ;
; 47.620 ; 50.000       ; 2.380          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg5   ;
; 47.620 ; 50.000       ; 2.380          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg6   ;
; 47.620 ; 50.000       ; 2.380          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg6   ;
; 47.620 ; 50.000       ; 2.380          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg7   ;
; 47.620 ; 50.000       ; 2.380          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg7   ;
; 47.620 ; 50.000       ; 2.380          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg8   ;
; 47.620 ; 50.000       ; 2.380          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg8   ;
; 47.620 ; 50.000       ; 2.380          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg9   ;
; 47.620 ; 50.000       ; 2.380          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_datain_reg9   ;
; 47.620 ; 50.000       ; 2.380          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 47.620 ; 50.000       ; 2.380          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 47.620 ; 50.000       ; 2.380          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_we_reg        ;
; 47.620 ; 50.000       ; 2.380          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_we_reg        ;
; 47.620 ; 50.000       ; 2.380          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a100~porta_memory_reg0 ;
; 47.620 ; 50.000       ; 2.380          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a100~porta_memory_reg0 ;
; 47.620 ; 50.000       ; 2.380          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a101~porta_memory_reg0 ;
; 47.620 ; 50.000       ; 2.380          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a101~porta_memory_reg0 ;
; 47.620 ; 50.000       ; 2.380          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a102~porta_memory_reg0 ;
; 47.620 ; 50.000       ; 2.380          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a102~porta_memory_reg0 ;
; 47.620 ; 50.000       ; 2.380          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a103~porta_memory_reg0 ;
; 47.620 ; 50.000       ; 2.380          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a103~porta_memory_reg0 ;
; 47.620 ; 50.000       ; 2.380          ; High Pulse Width ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a104~porta_memory_reg0 ;
; 47.620 ; 50.000       ; 2.380          ; Low Pulse Width  ; Clock10 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a104~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg0   ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg1   ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg10  ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg2   ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg3   ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg4   ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg5   ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg6   ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg7   ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg8   ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg9   ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_we_reg         ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg0  ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg1  ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg10 ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg2  ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg3  ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg4  ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg5  ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg6  ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg7  ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg8  ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg9  ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_datain_reg0   ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_datain_reg1   ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_we_reg        ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg0  ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg1  ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg10 ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg2  ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg3  ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg4  ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg5  ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg6  ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg7  ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg8  ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg9  ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_datain_reg0   ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_datain_reg1   ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_memory_reg0   ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_we_reg        ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a14~porta_memory_reg0   ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a15~porta_address_reg0  ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a15~porta_address_reg1  ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a15~porta_address_reg10 ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a15~porta_address_reg2  ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a15~porta_address_reg3  ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a15~porta_address_reg4  ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a15~porta_address_reg5  ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a15~porta_address_reg6  ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a15~porta_address_reg7  ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a15~porta_address_reg8  ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a15~porta_address_reg9  ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a15~porta_datain_reg0   ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a15~porta_datain_reg1   ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a15~porta_memory_reg0   ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a15~porta_we_reg        ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_memory_reg0   ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a17~porta_address_reg0  ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a17~porta_address_reg1  ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a17~porta_address_reg10 ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a17~porta_address_reg2  ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a17~porta_address_reg3  ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a17~porta_address_reg4  ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a17~porta_address_reg5  ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a17~porta_address_reg6  ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a17~porta_address_reg7  ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a17~porta_address_reg8  ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a17~porta_address_reg9  ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a17~porta_datain_reg0   ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a17~porta_datain_reg1   ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a17~porta_memory_reg0   ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a17~porta_we_reg        ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a18~porta_memory_reg0   ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a19~porta_memory_reg0   ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a1~porta_address_reg0   ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a1~porta_address_reg1   ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a1~porta_address_reg10  ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a1~porta_address_reg2   ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a1~porta_address_reg3   ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a1~porta_address_reg4   ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a1~porta_address_reg5   ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a1~porta_address_reg6   ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a1~porta_address_reg7   ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a1~porta_address_reg8   ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a1~porta_address_reg9   ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a1~porta_datain_reg0    ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a1~porta_datain_reg1    ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a1~porta_memory_reg0    ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a1~porta_we_reg         ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a20~porta_address_reg0  ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a20~porta_address_reg1  ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a20~porta_address_reg10 ;
; 67.873 ; 70.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a20~porta_address_reg2  ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+--------------------------------------------------------------------------------------------+
; Setup Times                                                                                ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; KEY[*]    ; Clock10    ; 1.785 ; 1.785 ; Rise       ; Clock10                              ;
;  KEY[0]   ; Clock10    ; 1.744 ; 1.744 ; Rise       ; Clock10                              ;
;  KEY[1]   ; Clock10    ; 1.779 ; 1.779 ; Rise       ; Clock10                              ;
;  KEY[2]   ; Clock10    ; 1.785 ; 1.785 ; Rise       ; Clock10                              ;
;  KEY[3]   ; Clock10    ; 1.762 ; 1.762 ; Rise       ; Clock10                              ;
; KEY[*]    ; Clock10    ; 4.203 ; 4.203 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[0]   ; Clock10    ; 4.082 ; 4.082 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[1]   ; Clock10    ; 4.145 ; 4.145 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[2]   ; Clock10    ; 4.178 ; 4.178 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[3]   ; Clock10    ; 4.203 ; 4.203 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; SW[*]     ; Clock10    ; 2.097 ; 2.097 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[0]    ; Clock10    ; 1.501 ; 1.501 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[1]    ; Clock10    ; 1.558 ; 1.558 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[2]    ; Clock10    ; 1.590 ; 1.590 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[3]    ; Clock10    ; 1.768 ; 1.768 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[4]    ; Clock10    ; 1.847 ; 1.847 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[5]    ; Clock10    ; 2.097 ; 2.097 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[6]    ; Clock10    ; 1.914 ; 1.914 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[7]    ; Clock10    ; 1.941 ; 1.941 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[8]    ; Clock10    ; 2.024 ; 2.024 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[9]    ; Clock10    ; 1.813 ; 1.813 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------+
; Hold Times                                                                                   ;
+-----------+------------+--------+--------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+-----------+------------+--------+--------+------------+--------------------------------------+
; KEY[*]    ; Clock10    ; -1.624 ; -1.624 ; Rise       ; Clock10                              ;
;  KEY[0]   ; Clock10    ; -1.624 ; -1.624 ; Rise       ; Clock10                              ;
;  KEY[1]   ; Clock10    ; -1.659 ; -1.659 ; Rise       ; Clock10                              ;
;  KEY[2]   ; Clock10    ; -1.665 ; -1.665 ; Rise       ; Clock10                              ;
;  KEY[3]   ; Clock10    ; -1.642 ; -1.642 ; Rise       ; Clock10                              ;
; KEY[*]    ; Clock10    ; -3.962 ; -3.962 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[0]   ; Clock10    ; -3.962 ; -3.962 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[1]   ; Clock10    ; -4.025 ; -4.025 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[2]   ; Clock10    ; -4.058 ; -4.058 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[3]   ; Clock10    ; -4.083 ; -4.083 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; SW[*]     ; Clock10    ; -1.381 ; -1.381 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[0]    ; Clock10    ; -1.381 ; -1.381 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[1]    ; Clock10    ; -1.438 ; -1.438 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[2]    ; Clock10    ; -1.470 ; -1.470 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[3]    ; Clock10    ; -1.648 ; -1.648 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[4]    ; Clock10    ; -1.727 ; -1.727 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[5]    ; Clock10    ; -1.977 ; -1.977 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[6]    ; Clock10    ; -1.794 ; -1.794 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[7]    ; Clock10    ; -1.821 ; -1.821 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[8]    ; Clock10    ; -1.904 ; -1.904 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[9]    ; Clock10    ; -1.693 ; -1.693 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; HEX0[*]   ; Clock10    ; 2.605 ; 2.605 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; Clock10    ; 2.510 ; 2.510 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; Clock10    ; 2.573 ; 2.573 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; Clock10    ; 2.463 ; 2.463 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; Clock10    ; 2.466 ; 2.466 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; Clock10    ; 2.605 ; 2.605 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; Clock10    ; 2.539 ; 2.539 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; Clock10    ; 2.591 ; 2.591 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX1[*]   ; Clock10    ; 2.659 ; 2.659 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; Clock10    ; 2.659 ; 2.659 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; Clock10    ; 2.484 ; 2.484 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; Clock10    ; 2.484 ; 2.484 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; Clock10    ; 2.489 ; 2.489 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; Clock10    ; 2.513 ; 2.513 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; Clock10    ; 2.650 ; 2.650 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; Clock10    ; 2.642 ; 2.642 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX2[*]   ; Clock10    ; 2.691 ; 2.691 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; Clock10    ; 2.529 ; 2.529 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; Clock10    ; 2.530 ; 2.530 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; Clock10    ; 2.568 ; 2.568 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; Clock10    ; 2.570 ; 2.570 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; Clock10    ; 2.685 ; 2.685 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; Clock10    ; 2.661 ; 2.661 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; Clock10    ; 2.691 ; 2.691 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX3[*]   ; Clock10    ; 2.121 ; 2.121 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; Clock10    ; 1.975 ; 1.975 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; Clock10    ; 2.116 ; 2.116 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; Clock10    ; 2.121 ; 2.121 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; Clock10    ; 1.988 ; 1.988 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; Clock10    ; 1.962 ; 1.962 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; Clock10    ; 1.973 ; 1.973 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; Clock10    ; 1.996 ; 1.996 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; LEDG[*]   ; Clock10    ; 1.691 ; 1.691 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; Clock10    ; 1.523 ; 1.523 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; Clock10    ; 1.544 ; 1.544 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; Clock10    ; 1.522 ; 1.522 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; Clock10    ; 1.672 ; 1.672 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; Clock10    ; 1.671 ; 1.671 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; Clock10    ; 1.674 ; 1.674 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; Clock10    ; 1.691 ; 1.691 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; Clock10    ; 1.690 ; 1.690 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; LEDR[*]   ; Clock10    ; 2.124 ; 2.124 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; Clock10    ; 1.654 ; 1.654 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; Clock10    ; 1.598 ; 1.598 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; Clock10    ; 1.655 ; 1.655 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; Clock10    ; 1.784 ; 1.784 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; Clock10    ; 1.769 ; 1.769 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; Clock10    ; 1.798 ; 1.798 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; Clock10    ; 1.811 ; 1.811 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; Clock10    ; 1.775 ; 1.775 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; Clock10    ; 2.025 ; 2.025 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; Clock10    ; 2.124 ; 2.124 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; HEX0[*]   ; Clock10    ; 2.226 ; 2.226 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; Clock10    ; 2.271 ; 2.271 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; Clock10    ; 2.338 ; 2.338 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; Clock10    ; 2.226 ; 2.226 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; Clock10    ; 2.226 ; 2.226 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; Clock10    ; 2.366 ; 2.366 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; Clock10    ; 2.307 ; 2.307 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; Clock10    ; 2.360 ; 2.360 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX1[*]   ; Clock10    ; 1.697 ; 1.697 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; Clock10    ; 1.865 ; 1.865 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; Clock10    ; 1.697 ; 1.697 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; Clock10    ; 1.697 ; 1.697 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; Clock10    ; 1.707 ; 1.707 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; Clock10    ; 1.719 ; 1.719 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; Clock10    ; 1.863 ; 1.863 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; Clock10    ; 1.863 ; 1.863 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX2[*]   ; Clock10    ; 2.452 ; 2.452 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; Clock10    ; 2.452 ; 2.452 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; Clock10    ; 2.457 ; 2.457 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; Clock10    ; 2.494 ; 2.494 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; Clock10    ; 2.490 ; 2.490 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; Clock10    ; 2.612 ; 2.612 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; Clock10    ; 2.587 ; 2.587 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; Clock10    ; 2.613 ; 2.613 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX3[*]   ; Clock10    ; 1.796 ; 1.796 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; Clock10    ; 1.846 ; 1.846 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; Clock10    ; 1.996 ; 1.996 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; Clock10    ; 1.993 ; 1.993 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; Clock10    ; 1.814 ; 1.814 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; Clock10    ; 1.834 ; 1.834 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; Clock10    ; 1.796 ; 1.796 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; Clock10    ; 1.819 ; 1.819 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; LEDG[*]   ; Clock10    ; 1.522 ; 1.522 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; Clock10    ; 1.523 ; 1.523 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; Clock10    ; 1.544 ; 1.544 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; Clock10    ; 1.522 ; 1.522 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; Clock10    ; 1.672 ; 1.672 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; Clock10    ; 1.671 ; 1.671 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; Clock10    ; 1.674 ; 1.674 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; Clock10    ; 1.691 ; 1.691 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; Clock10    ; 1.690 ; 1.690 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; LEDR[*]   ; Clock10    ; 1.598 ; 1.598 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; Clock10    ; 1.654 ; 1.654 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; Clock10    ; 1.598 ; 1.598 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; Clock10    ; 1.655 ; 1.655 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; Clock10    ; 1.784 ; 1.784 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; Clock10    ; 1.769 ; 1.769 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; Clock10    ; 1.798 ; 1.798 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; Clock10    ; 1.811 ; 1.811 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; Clock10    ; 1.775 ; 1.775 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; Clock10    ; 2.025 ; 2.025 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; Clock10    ; 2.124 ; 2.124 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                  ;
+---------------------------------------+--------+----------+----------+---------+---------------------+
; Clock                                 ; Setup  ; Hold     ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------+--------+----------+----------+---------+---------------------+
; Worst-case Slack                      ; 48.275 ; -1.923   ; N/A      ; N/A     ; 47.436              ;
;  Clock10                              ; 55.657 ; -1.923   ; N/A      ; N/A     ; 47.436              ;
;  PLL_inst|altpll_component|pll|clk[0] ; 48.275 ; 0.326    ; N/A      ; N/A     ; 67.436              ;
;  altera_reserved_tck                  ; N/A    ; N/A      ; N/A      ; N/A     ; 97.531              ;
; Design-wide TNS                       ; 0.0    ; -250.797 ; 0.0      ; 0.0     ; 0.0                 ;
;  Clock10                              ; 0.000  ; -250.797 ; N/A      ; N/A     ; 0.000               ;
;  PLL_inst|altpll_component|pll|clk[0] ; 0.000  ; 0.000    ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                  ; N/A    ; N/A      ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------+--------+----------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------+
; Setup Times                                                                                ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; KEY[*]    ; Clock10    ; 3.888 ; 3.888 ; Rise       ; Clock10                              ;
;  KEY[0]   ; Clock10    ; 3.792 ; 3.792 ; Rise       ; Clock10                              ;
;  KEY[1]   ; Clock10    ; 3.888 ; 3.888 ; Rise       ; Clock10                              ;
;  KEY[2]   ; Clock10    ; 3.882 ; 3.882 ; Rise       ; Clock10                              ;
;  KEY[3]   ; Clock10    ; 3.847 ; 3.847 ; Rise       ; Clock10                              ;
; KEY[*]    ; Clock10    ; 7.382 ; 7.382 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[0]   ; Clock10    ; 7.100 ; 7.100 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[1]   ; Clock10    ; 7.211 ; 7.211 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[2]   ; Clock10    ; 7.375 ; 7.375 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[3]   ; Clock10    ; 7.382 ; 7.382 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; SW[*]     ; Clock10    ; 3.756 ; 3.756 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[0]    ; Clock10    ; 2.567 ; 2.567 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[1]    ; Clock10    ; 2.768 ; 2.768 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[2]    ; Clock10    ; 2.819 ; 2.819 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[3]    ; Clock10    ; 3.126 ; 3.126 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[4]    ; Clock10    ; 3.354 ; 3.354 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[5]    ; Clock10    ; 3.756 ; 3.756 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[6]    ; Clock10    ; 3.494 ; 3.494 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[7]    ; Clock10    ; 3.534 ; 3.534 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[8]    ; Clock10    ; 3.647 ; 3.647 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[9]    ; Clock10    ; 3.325 ; 3.325 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------+
; Hold Times                                                                                   ;
+-----------+------------+--------+--------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+-----------+------------+--------+--------+------------+--------------------------------------+
; KEY[*]    ; Clock10    ; -1.624 ; -1.624 ; Rise       ; Clock10                              ;
;  KEY[0]   ; Clock10    ; -1.624 ; -1.624 ; Rise       ; Clock10                              ;
;  KEY[1]   ; Clock10    ; -1.659 ; -1.659 ; Rise       ; Clock10                              ;
;  KEY[2]   ; Clock10    ; -1.665 ; -1.665 ; Rise       ; Clock10                              ;
;  KEY[3]   ; Clock10    ; -1.642 ; -1.642 ; Rise       ; Clock10                              ;
; KEY[*]    ; Clock10    ; -3.962 ; -3.962 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[0]   ; Clock10    ; -3.962 ; -3.962 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[1]   ; Clock10    ; -4.025 ; -4.025 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[2]   ; Clock10    ; -4.058 ; -4.058 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[3]   ; Clock10    ; -4.083 ; -4.083 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; SW[*]     ; Clock10    ; -1.381 ; -1.381 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[0]    ; Clock10    ; -1.381 ; -1.381 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[1]    ; Clock10    ; -1.438 ; -1.438 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[2]    ; Clock10    ; -1.470 ; -1.470 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[3]    ; Clock10    ; -1.648 ; -1.648 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[4]    ; Clock10    ; -1.727 ; -1.727 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[5]    ; Clock10    ; -1.977 ; -1.977 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[6]    ; Clock10    ; -1.794 ; -1.794 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[7]    ; Clock10    ; -1.821 ; -1.821 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[8]    ; Clock10    ; -1.904 ; -1.904 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[9]    ; Clock10    ; -1.693 ; -1.693 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; HEX0[*]   ; Clock10    ; 6.661 ; 6.661 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; Clock10    ; 6.498 ; 6.498 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; Clock10    ; 6.611 ; 6.611 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; Clock10    ; 6.304 ; 6.304 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; Clock10    ; 6.302 ; 6.302 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; Clock10    ; 6.661 ; 6.661 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; Clock10    ; 6.518 ; 6.518 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; Clock10    ; 6.645 ; 6.645 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX1[*]   ; Clock10    ; 6.771 ; 6.771 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; Clock10    ; 6.771 ; 6.771 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; Clock10    ; 6.391 ; 6.391 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; Clock10    ; 6.391 ; 6.391 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; Clock10    ; 6.393 ; 6.393 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; Clock10    ; 6.414 ; 6.414 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; Clock10    ; 6.769 ; 6.769 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; Clock10    ; 6.762 ; 6.762 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX2[*]   ; Clock10    ; 6.787 ; 6.787 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; Clock10    ; 6.415 ; 6.415 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; Clock10    ; 6.416 ; 6.416 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; Clock10    ; 6.453 ; 6.453 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; Clock10    ; 6.457 ; 6.457 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; Clock10    ; 6.787 ; 6.787 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; Clock10    ; 6.752 ; 6.752 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; Clock10    ; 6.782 ; 6.782 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX3[*]   ; Clock10    ; 5.219 ; 5.219 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; Clock10    ; 5.027 ; 5.027 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; Clock10    ; 5.212 ; 5.212 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; Clock10    ; 5.219 ; 5.219 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; Clock10    ; 5.045 ; 5.045 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; Clock10    ; 5.012 ; 5.012 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; Clock10    ; 4.993 ; 4.993 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; Clock10    ; 5.054 ; 5.054 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; LEDG[*]   ; Clock10    ; 4.160 ; 4.160 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; Clock10    ; 3.770 ; 3.770 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; Clock10    ; 3.802 ; 3.802 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; Clock10    ; 3.767 ; 3.767 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; Clock10    ; 4.142 ; 4.142 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; Clock10    ; 4.125 ; 4.125 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; Clock10    ; 4.127 ; 4.127 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; Clock10    ; 4.159 ; 4.159 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; Clock10    ; 4.160 ; 4.160 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; LEDR[*]   ; Clock10    ; 5.343 ; 5.343 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; Clock10    ; 4.107 ; 4.107 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; Clock10    ; 4.001 ; 4.001 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; Clock10    ; 4.109 ; 4.109 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; Clock10    ; 4.436 ; 4.436 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; Clock10    ; 4.268 ; 4.268 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; Clock10    ; 4.464 ; 4.464 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; Clock10    ; 4.485 ; 4.485 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; Clock10    ; 4.276 ; 4.276 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; Clock10    ; 5.044 ; 5.044 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; Clock10    ; 5.343 ; 5.343 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; HEX0[*]   ; Clock10    ; 2.226 ; 2.226 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; Clock10    ; 2.271 ; 2.271 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; Clock10    ; 2.338 ; 2.338 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; Clock10    ; 2.226 ; 2.226 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; Clock10    ; 2.226 ; 2.226 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; Clock10    ; 2.366 ; 2.366 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; Clock10    ; 2.307 ; 2.307 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; Clock10    ; 2.360 ; 2.360 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX1[*]   ; Clock10    ; 1.697 ; 1.697 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; Clock10    ; 1.865 ; 1.865 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; Clock10    ; 1.697 ; 1.697 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; Clock10    ; 1.697 ; 1.697 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; Clock10    ; 1.707 ; 1.707 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; Clock10    ; 1.719 ; 1.719 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; Clock10    ; 1.863 ; 1.863 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; Clock10    ; 1.863 ; 1.863 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX2[*]   ; Clock10    ; 2.452 ; 2.452 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; Clock10    ; 2.452 ; 2.452 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; Clock10    ; 2.457 ; 2.457 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; Clock10    ; 2.494 ; 2.494 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; Clock10    ; 2.490 ; 2.490 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; Clock10    ; 2.612 ; 2.612 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; Clock10    ; 2.587 ; 2.587 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; Clock10    ; 2.613 ; 2.613 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX3[*]   ; Clock10    ; 1.796 ; 1.796 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; Clock10    ; 1.846 ; 1.846 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; Clock10    ; 1.996 ; 1.996 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; Clock10    ; 1.993 ; 1.993 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; Clock10    ; 1.814 ; 1.814 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; Clock10    ; 1.834 ; 1.834 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; Clock10    ; 1.796 ; 1.796 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; Clock10    ; 1.819 ; 1.819 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; LEDG[*]   ; Clock10    ; 1.522 ; 1.522 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; Clock10    ; 1.523 ; 1.523 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; Clock10    ; 1.544 ; 1.544 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; Clock10    ; 1.522 ; 1.522 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; Clock10    ; 1.672 ; 1.672 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; Clock10    ; 1.671 ; 1.671 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; Clock10    ; 1.674 ; 1.674 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; Clock10    ; 1.691 ; 1.691 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; Clock10    ; 1.690 ; 1.690 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; LEDR[*]   ; Clock10    ; 1.598 ; 1.598 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; Clock10    ; 1.654 ; 1.654 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; Clock10    ; 1.598 ; 1.598 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; Clock10    ; 1.655 ; 1.655 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; Clock10    ; 1.784 ; 1.784 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; Clock10    ; 1.769 ; 1.769 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; Clock10    ; 1.798 ; 1.798 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; Clock10    ; 1.811 ; 1.811 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; Clock10    ; 1.775 ; 1.775 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; Clock10    ; 2.025 ; 2.025 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; Clock10    ; 2.124 ; 2.124 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                          ;
+--------------------------------------+--------------------------------------+-----------+----------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+-----------+----------+----------+----------+
; Clock10                              ; Clock10                              ; 3987      ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|pll|clk[0] ; Clock10                              ; 697095    ; 38736    ; 0        ; 0        ;
; Clock10                              ; PLL_inst|altpll_component|pll|clk[0] ; 14        ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 145485360 ; 7910544  ; 240      ; 32       ;
+--------------------------------------+--------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                           ;
+--------------------------------------+--------------------------------------+-----------+----------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+-----------+----------+----------+----------+
; Clock10                              ; Clock10                              ; 3987      ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|pll|clk[0] ; Clock10                              ; 697095    ; 38736    ; 0        ; 0        ;
; Clock10                              ; PLL_inst|altpll_component|pll|clk[0] ; 14        ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 145485360 ; 7910544  ; 240      ; 32       ;
+--------------------------------------+--------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Nov 11 20:21:22 2015
Info: Command: quartus_sta Project2 -c Project2
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'Timing.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 65.00 -name {PLL_inst|altpll_component|pll|clk[0]} {PLL_inst|altpll_component|pll|clk[0]}
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: PLL_inst|altpll_component|pll|clk[0] with master clock period: 100.000 found on PLL node: PLL_inst|altpll_component|pll|clk[0] does not match the master clock period requirement: 20.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 48.275
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    48.275         0.000 PLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    55.657         0.000 Clock10 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -1.923
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.923       -96.122 Clock10 
    Info (332119):     0.857         0.000 PLL_inst|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 47.436
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    47.436         0.000 Clock10 
    Info (332119):    67.436         0.000 PLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    97.531         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 48.275
    Info (332115): -to_clock [get_clocks {PLL_inst|altpll_component|pll|clk[0]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 48.275 
    Info (332115): ===================================================================
    Info (332115): From Node    : DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_we_reg
    Info (332115): To Node      : ALU:alu|dOut[18]~63_OTERM865
    Info (332115): Launch Clock : PLL_inst|altpll_component|pll|clk[0] (INVERTED)
    Info (332115): Latch Clock  : PLL_inst|altpll_component|pll|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    130.000    130.000           launch edge time
    Info (332115):    130.174      0.174  F        clock network delay
    Info (332115):    130.408      0.234     uTco  DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_we_reg
    Info (332115):    133.785      3.377 RR  CELL  dataMemory|data_rtl_0|auto_generated|ram_block1a6|portadataout[1]
    Info (332115):    134.835      1.050 RR    IC  dataMemory|dOut[7]~11|datac
    Info (332115):    135.157      0.322 RR  CELL  dataMemory|dOut[7]~11|combout
    Info (332115):    136.058      0.901 RR    IC  dataMux|dOut[7]~59|datad
    Info (332115):    136.236      0.178 RR  CELL  dataMux|dOut[7]~59|combout
    Info (332115):    137.126      0.890 RR    IC  dprf|sr2Out[7]~28|datad
    Info (332115):    137.304      0.178 RR  CELL  dprf|sr2Out[7]~28|combout
    Info (332115):    137.796      0.492 RR    IC  aluMux|dOut[7]~36|datad
    Info (332115):    137.974      0.178 RR  CELL  aluMux|dOut[7]~36|combout
    Info (332115):    139.172      1.198 RR    IC  alu|LessThan6~15|datab
    Info (332115):    139.768      0.596 RF  CELL  alu|LessThan6~15|cout
    Info (332115):    139.768      0.000 FF    IC  alu|LessThan6~17|cin
    Info (332115):    139.848      0.080 FR  CELL  alu|LessThan6~17|cout
    Info (332115):    139.848      0.000 RR    IC  alu|LessThan6~19|cin
    Info (332115):    139.928      0.080 RF  CELL  alu|LessThan6~19|cout
    Info (332115):    139.928      0.000 FF    IC  alu|LessThan6~21|cin
    Info (332115):    140.008      0.080 FR  CELL  alu|LessThan6~21|cout
    Info (332115):    140.008      0.000 RR    IC  alu|LessThan6~23|cin
    Info (332115):    140.088      0.080 RF  CELL  alu|LessThan6~23|cout
    Info (332115):    140.088      0.000 FF    IC  alu|LessThan6~25|cin
    Info (332115):    140.168      0.080 FR  CELL  alu|LessThan6~25|cout
    Info (332115):    140.168      0.000 RR    IC  alu|LessThan6~27|cin
    Info (332115):    140.248      0.080 RF  CELL  alu|LessThan6~27|cout
    Info (332115):    140.248      0.000 FF    IC  alu|LessThan6~29|cin
    Info (332115):    140.328      0.080 FR  CELL  alu|LessThan6~29|cout
    Info (332115):    140.328      0.000 RR    IC  alu|LessThan6~31|cin
    Info (332115):    140.489      0.161 RF  CELL  alu|LessThan6~31|cout
    Info (332115):    140.489      0.000 FF    IC  alu|LessThan6~33|cin
    Info (332115):    140.569      0.080 FR  CELL  alu|LessThan6~33|cout
    Info (332115):    140.569      0.000 RR    IC  alu|LessThan6~35|cin
    Info (332115):    140.649      0.080 RF  CELL  alu|LessThan6~35|cout
    Info (332115):    140.649      0.000 FF    IC  alu|LessThan6~37|cin
    Info (332115):    140.729      0.080 FR  CELL  alu|LessThan6~37|cout
    Info (332115):    140.729      0.000 RR    IC  alu|LessThan6~39|cin
    Info (332115):    140.809      0.080 RF  CELL  alu|LessThan6~39|cout
    Info (332115):    140.809      0.000 FF    IC  alu|LessThan6~41|cin
    Info (332115):    140.889      0.080 FR  CELL  alu|LessThan6~41|cout
    Info (332115):    140.889      0.000 RR    IC  alu|LessThan6~43|cin
    Info (332115):    140.969      0.080 RF  CELL  alu|LessThan6~43|cout
    Info (332115):    140.969      0.000 FF    IC  alu|LessThan6~45|cin
    Info (332115):    141.049      0.080 FR  CELL  alu|LessThan6~45|cout
    Info (332115):    141.049      0.000 RR    IC  alu|LessThan6~47|cin
    Info (332115):    141.223      0.174 RF  CELL  alu|LessThan6~47|cout
    Info (332115):    141.223      0.000 FF    IC  alu|LessThan6~49|cin
    Info (332115):    141.303      0.080 FR  CELL  alu|LessThan6~49|cout
    Info (332115):    141.303      0.000 RR    IC  alu|LessThan6~51|cin
    Info (332115):    141.383      0.080 RF  CELL  alu|LessThan6~51|cout
    Info (332115):    141.383      0.000 FF    IC  alu|LessThan6~53|cin
    Info (332115):    141.463      0.080 FR  CELL  alu|LessThan6~53|cout
    Info (332115):    141.463      0.000 RR    IC  alu|LessThan6~55|cin
    Info (332115):    141.543      0.080 RF  CELL  alu|LessThan6~55|cout
    Info (332115):    141.543      0.000 FF    IC  alu|LessThan6~57|cin
    Info (332115):    141.623      0.080 FR  CELL  alu|LessThan6~57|cout
    Info (332115):    141.623      0.000 RR    IC  alu|LessThan6~59|cin
    Info (332115):    141.703      0.080 RF  CELL  alu|LessThan6~59|cout
    Info (332115):    141.703      0.000 FF    IC  alu|LessThan6~61|cin
    Info (332115):    141.783      0.080 FR  CELL  alu|LessThan6~61|cout
    Info (332115):    141.783      0.000 RR    IC  alu|LessThan6~62|cin
    Info (332115):    142.241      0.458 RR  CELL  alu|LessThan6~62|combout
    Info (332115):    143.054      0.813 RR    IC  alu|dOut~10|datad
    Info (332115):    143.232      0.178 RR  CELL  alu|dOut~10|combout
    Info (332115):    143.523      0.291 RR    IC  alu|dOut~11|datad
    Info (332115):    143.700      0.177 RF  CELL  alu|dOut~11|combout
    Info (332115):    144.004      0.304 FF    IC  alu|dOut~12|datad
    Info (332115):    144.182      0.178 FF  CELL  alu|dOut~12|combout
    Info (332115):    145.372      1.190 FF    IC  pcAdder|Add0~8|datad
    Info (332115):    145.550      0.178 FF  CELL  pcAdder|Add0~8|combout
    Info (332115):    146.116      0.566 FF    IC  pcAdder|Add0~17|datad
    Info (332115):    146.294      0.178 FF  CELL  pcAdder|Add0~17|combout
    Info (332115):    147.571      1.277 FF    IC  instMemory|data~369|datad
    Info (332115):    147.749      0.178 FR  CELL  instMemory|data~369|combout
    Info (332115):    148.075      0.326 RR    IC  instMemory|data~371|dataa
    Info (332115):    148.620      0.545 RR  CELL  instMemory|data~371|combout
    Info (332115):    148.916      0.296 RR    IC  instMemory|data~373|datac
    Info (332115):    149.238      0.322 RR  CELL  instMemory|data~373|combout
    Info (332115):    150.123      0.885 RR    IC  instMemory|data~374|datad
    Info (332115):    150.301      0.178 RR  CELL  instMemory|data~374|combout
    Info (332115):    150.590      0.289 RR    IC  instMemory|data~380|datad
    Info (332115):    150.768      0.178 RR  CELL  instMemory|data~380|combout
    Info (332115):    151.257      0.489 RR    IC  alu|dOut[18]~63|datab
    Info (332115):    151.778      0.521 RR  CELL  alu|dOut[18]~63|combout
    Info (332115):    151.778      0.000 RR    IC  alu|dOut[18]~63_NEW_REG864|datain
    Info (332115):    151.874      0.096 RR  CELL  ALU:alu|dOut[18]~63_OTERM865
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    200.000    200.000           latch edge time
    Info (332115):    200.111      0.111  R        clock network delay
    Info (332115):    200.149      0.038     uTsu  ALU:alu|dOut[18]~63_OTERM865
    Info (332115): 
    Info (332115): Data Arrival Time  :   151.874
    Info (332115): Data Required Time :   200.149
    Info (332115): Slack              :    48.275 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 55.657
    Info (332115): -to_clock [get_clocks {Clock10}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 55.657 
    Info (332115): ===================================================================
    Info (332115): From Node    : DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_we_reg
    Info (332115): To Node      : sld_signaltap:auto_signaltap_0|acq_data_in_reg[85]
    Info (332115): Launch Clock : PLL_inst|altpll_component|pll|clk[0] (INVERTED)
    Info (332115): Latch Clock  : Clock10
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    130.000    130.000           launch edge time
    Info (332115):    130.174      0.174  F        clock network delay
    Info (332115):    130.408      0.234     uTco  DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_we_reg
    Info (332115):    133.785      3.377 RR  CELL  dataMemory|data_rtl_0|auto_generated|ram_block1a6|portadataout[1]
    Info (332115):    134.835      1.050 RR    IC  dataMemory|dOut[7]~11|datac
    Info (332115):    135.157      0.322 RR  CELL  dataMemory|dOut[7]~11|combout
    Info (332115):    136.058      0.901 RR    IC  dataMux|dOut[7]~59|datad
    Info (332115):    136.236      0.178 RR  CELL  dataMux|dOut[7]~59|combout
    Info (332115):    137.126      0.890 RR    IC  dprf|sr2Out[7]~28|datad
    Info (332115):    137.304      0.178 RR  CELL  dprf|sr2Out[7]~28|combout
    Info (332115):    137.796      0.492 RR    IC  aluMux|dOut[7]~36|datad
    Info (332115):    137.974      0.178 RR  CELL  aluMux|dOut[7]~36|combout
    Info (332115):    138.890      0.916 RR    IC  alu|ShiftLeft0~5|datac
    Info (332115):    139.209      0.319 RR  CELL  alu|ShiftLeft0~5|combout
    Info (332115):    139.681      0.472 RR    IC  alu|Add1~14|datab
    Info (332115):    140.277      0.596 RF  CELL  alu|Add1~14|cout
    Info (332115):    140.277      0.000 FF    IC  alu|Add1~16|cin
    Info (332115):    140.357      0.080 FR  CELL  alu|Add1~16|cout
    Info (332115):    140.357      0.000 RR    IC  alu|Add1~18|cin
    Info (332115):    140.437      0.080 RF  CELL  alu|Add1~18|cout
    Info (332115):    140.437      0.000 FF    IC  alu|Add1~20|cin
    Info (332115):    140.517      0.080 FR  CELL  alu|Add1~20|cout
    Info (332115):    140.517      0.000 RR    IC  alu|Add1~22|cin
    Info (332115):    140.597      0.080 RF  CELL  alu|Add1~22|cout
    Info (332115):    140.597      0.000 FF    IC  alu|Add1~24|cin
    Info (332115):    140.677      0.080 FR  CELL  alu|Add1~24|cout
    Info (332115):    140.677      0.000 RR    IC  alu|Add1~26|cin
    Info (332115):    140.757      0.080 RF  CELL  alu|Add1~26|cout
    Info (332115):    140.757      0.000 FF    IC  alu|Add1~28|cin
    Info (332115):    140.837      0.080 FR  CELL  alu|Add1~28|cout
    Info (332115):    140.837      0.000 RR    IC  alu|Add1~30|cin
    Info (332115):    140.998      0.161 RF  CELL  alu|Add1~30|cout
    Info (332115):    140.998      0.000 FF    IC  alu|Add1~32|cin
    Info (332115):    141.078      0.080 FR  CELL  alu|Add1~32|cout
    Info (332115):    141.078      0.000 RR    IC  alu|Add1~34|cin
    Info (332115):    141.158      0.080 RF  CELL  alu|Add1~34|cout
    Info (332115):    141.158      0.000 FF    IC  alu|Add1~36|cin
    Info (332115):    141.238      0.080 FR  CELL  alu|Add1~36|cout
    Info (332115):    141.238      0.000 RR    IC  alu|Add1~38|cin
    Info (332115):    141.318      0.080 RF  CELL  alu|Add1~38|cout
    Info (332115):    141.318      0.000 FF    IC  alu|Add1~40|cin
    Info (332115):    141.398      0.080 FR  CELL  alu|Add1~40|cout
    Info (332115):    141.398      0.000 RR    IC  alu|Add1~42|cin
    Info (332115):    141.478      0.080 RF  CELL  alu|Add1~42|cout
    Info (332115):    141.478      0.000 FF    IC  alu|Add1~44|cin
    Info (332115):    141.558      0.080 FR  CELL  alu|Add1~44|cout
    Info (332115):    141.558      0.000 RR    IC  alu|Add1~46|cin
    Info (332115):    141.732      0.174 RF  CELL  alu|Add1~46|cout
    Info (332115):    141.732      0.000 FF    IC  alu|Add1~48|cin
    Info (332115):    141.812      0.080 FR  CELL  alu|Add1~48|cout
    Info (332115):    141.812      0.000 RR    IC  alu|Add1~50|cin
    Info (332115):    141.892      0.080 RF  CELL  alu|Add1~50|cout
    Info (332115):    141.892      0.000 FF    IC  alu|Add1~52|cin
    Info (332115):    141.972      0.080 FR  CELL  alu|Add1~52|cout
    Info (332115):    141.972      0.000 RR    IC  alu|Add1~54|cin
    Info (332115):    142.052      0.080 RF  CELL  alu|Add1~54|cout
    Info (332115):    142.052      0.000 FF    IC  alu|Add1~56|cin
    Info (332115):    142.132      0.080 FR  CELL  alu|Add1~56|cout
    Info (332115):    142.132      0.000 RR    IC  alu|Add1~58|cin
    Info (332115):    142.590      0.458 RR  CELL  alu|Add1~58|combout
    Info (332115):    143.116      0.526 RR    IC  alu|dOut[29]~151|datac
    Info (332115):    143.438      0.322 RR  CELL  alu|dOut[29]~151|combout
    Info (332115):    144.625      1.187 RR    IC  alu|dOut[29]~152|datad
    Info (332115):    144.803      0.178 RR  CELL  alu|dOut[29]~152|combout
    Info (332115):    145.732      0.929 RR    IC  alu|dOut[29]~156|datac
    Info (332115):    146.054      0.322 RR  CELL  alu|dOut[29]~156|combout
    Info (332115):    146.868      0.814 RR    IC  auto_signaltap_0|acq_data_in_reg[85]~feeder|datac
    Info (332115):    147.146      0.278 RR  CELL  auto_signaltap_0|acq_data_in_reg[85]~feeder|combout
    Info (332115):    147.146      0.000 RR    IC  auto_signaltap_0|acq_data_in_reg[85]|datain
    Info (332115):    147.242      0.096 RR  CELL  sld_signaltap:auto_signaltap_0|acq_data_in_reg[85]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    200.000    200.000           latch edge time
    Info (332115):    202.861      2.861  R        clock network delay
    Info (332115):    202.899      0.038     uTsu  sld_signaltap:auto_signaltap_0|acq_data_in_reg[85]
    Info (332115): 
    Info (332115): Data Arrival Time  :   147.242
    Info (332115): Data Required Time :   202.899
    Info (332115): Slack              :    55.657 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (1 violated).  Worst case slack is -1.923
    Info (332115): -to_clock [get_clocks {Clock10}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is -1.923 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : buffer:pipeline|incrementedPC_P[16]
    Info (332115): To Node      : sld_signaltap:auto_signaltap_0|acq_data_in_reg[273]
    Info (332115): Launch Clock : PLL_inst|altpll_component|pll|clk[0]
    Info (332115): Latch Clock  : Clock10
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.102      0.102  R        clock network delay
    Info (332115):      0.379      0.277     uTco  buffer:pipeline|incrementedPC_P[16]
    Info (332115):      0.379      0.000 RR  CELL  pipeline|incrementedPC_P[16]|regout
    Info (332115):      0.949      0.570 RR    IC  auto_signaltap_0|acq_data_in_reg[273]~feeder|datad
    Info (332115):      1.127      0.178 RR  CELL  auto_signaltap_0|acq_data_in_reg[273]~feeder|combout
    Info (332115):      1.127      0.000 RR    IC  auto_signaltap_0|acq_data_in_reg[273]|datain
    Info (332115):      1.223      0.096 RR  CELL  sld_signaltap:auto_signaltap_0|acq_data_in_reg[273]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.860      2.860  R        clock network delay
    Info (332115):      3.146      0.286      uTh  sld_signaltap:auto_signaltap_0|acq_data_in_reg[273]
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.223
    Info (332115): Data Required Time :     3.146
    Info (332115): Slack              :    -1.923 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.857
    Info (332115): -to_clock [get_clocks {PLL_inst|altpll_component|pll|clk[0]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.857 
    Info (332115): ===================================================================
    Info (332115): From Node    : InstMemory:instMemory|data~23_OTERM195
    Info (332115): To Node      : buffer:pipeline|dr_P[2]
    Info (332115): Launch Clock : PLL_inst|altpll_component|pll|clk[0]
    Info (332115): Latch Clock  : PLL_inst|altpll_component|pll|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.108      0.108  R        clock network delay
    Info (332115):      0.385      0.277     uTco  InstMemory:instMemory|data~23_OTERM195
    Info (332115):      0.385      0.000 RR  CELL  instMemory|data~23_NEW_REG194|regout
    Info (332115):      0.977      0.592 RR    IC  instMemory|data~390|datad
    Info (332115):      1.155      0.178 RR  CELL  instMemory|data~390|combout
    Info (332115):      1.155      0.000 RR    IC  pipeline|dr_P[2]|datain
    Info (332115):      1.251      0.096 RR  CELL  buffer:pipeline|dr_P[2]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.108      0.108  R        clock network delay
    Info (332115):      0.394      0.286      uTh  buffer:pipeline|dr_P[2]
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.251
    Info (332115): Data Required Time :     0.394
    Info (332115): Slack              :     0.857 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 47.436
    Info (332113): Targets: [get_clocks {Clock10}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 47.436 
    Info (332113): ===================================================================
    Info (332113): Node             : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): Clock            : Clock10
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLOCK_50
    Info (332113):      1.026      1.026 RR  CELL  CLOCK_50|combout
    Info (332113):      1.264      0.238 RR    IC  CLOCK_50~clkctrl|inclk[0]
    Info (332113):      1.264      0.000 RR  CELL  CLOCK_50~clkctrl|outclk
    Info (332113):      2.190      0.926 RR    IC  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0|clk0
    Info (332113):      2.937      0.747 RR  CELL  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     50.000     50.000           launch edge time
    Info (332113):     50.000      0.000           source latency
    Info (332113):     50.000      0.000           CLOCK_50
    Info (332113):     51.026      1.026 FF  CELL  CLOCK_50|combout
    Info (332113):     51.264      0.238 FF    IC  CLOCK_50~clkctrl|inclk[0]
    Info (332113):     51.264      0.000 FF  CELL  CLOCK_50~clkctrl|outclk
    Info (332113):     52.190      0.926 FF    IC  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0|clk0
    Info (332113):     52.937      0.747 FF  CELL  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Required Width   :     2.564
    Info (332113): Actual Width     :    50.000
    Info (332113): Slack            :    47.436
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 67.436
    Info (332113): Targets: [get_clocks {PLL_inst|altpll_component|pll|clk[0]}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 67.436 
    Info (332113): ===================================================================
    Info (332113): Node             : DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): Clock            : PLL_inst|altpll_component|pll|clk[0] (INVERTED)
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):    130.000    130.000           launch edge time
    Info (332113):    130.000      0.000           source latency
    Info (332113):    130.000      0.000           CLOCK_50
    Info (332113):    131.026      1.026 RR  CELL  CLOCK_50|combout
    Info (332113):    133.518      2.492 RR    IC  PLL_inst|altpll_component|pll|inclk[0]
    Info (332113):    127.581     -5.937 RR  CELL  PLL_inst|altpll_component|pll|clk[0]
    Info (332113):    128.510      0.929 FF    IC  PLL_inst|altpll_component|_clk0~clkctrl|inclk[0]
    Info (332113):    128.510      0.000 FF  CELL  PLL_inst|altpll_component|_clk0~clkctrl|outclk
    Info (332113):    129.439      0.929 FF    IC  dataMemory|data_rtl_0|auto_generated|ram_block1a0|clk0
    Info (332113):    130.186      0.747 FR  CELL  DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):    200.000    200.000           launch edge time
    Info (332113):    200.000      0.000           source latency
    Info (332113):    200.000      0.000           CLOCK_50
    Info (332113):    201.026      1.026 RR  CELL  CLOCK_50|combout
    Info (332113):    203.518      2.492 RR    IC  PLL_inst|altpll_component|pll|inclk[0]
    Info (332113):    197.581     -5.937 RR  CELL  PLL_inst|altpll_component|pll|clk[0]
    Info (332113):    198.510      0.929 RR    IC  PLL_inst|altpll_component|_clk0~clkctrl|inclk[0]
    Info (332113):    198.510      0.000 RR  CELL  PLL_inst|altpll_component|_clk0~clkctrl|outclk
    Info (332113):    199.439      0.929 RR    IC  dataMemory|data_rtl_0|auto_generated|ram_block1a0|clk0
    Info (332113):    200.186      0.747 RF  CELL  DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Required Width   :     2.564
    Info (332113): Actual Width     :    70.000
    Info (332113): Slack            :    67.436
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 97.531
    Info (332113): Targets: [get_clocks {altera_reserved_tck}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 97.531 
    Info (332113): ===================================================================
    Info (332113): Node             : altera_reserved_tck
    Info (332113): Clock            : altera_reserved_tck
    Info (332113): Type             : Port Rate
    Info (332113): Required Width   :     2.469
    Info (332113): Actual Width     :   100.000
    Info (332113): Slack            :    97.531
    Info (332113): ===================================================================
    Info (332113): 
Info: Analyzing Fast Model
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: PLL_inst|altpll_component|pll|clk[0] with master clock period: 100.000 found on PLL node: PLL_inst|altpll_component|pll|clk[0] does not match the master clock period requirement: 20.000
Info (332146): Worst-case setup slack is 61.170
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    61.170         0.000 PLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    64.827         0.000 Clock10 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -1.730
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.730      -250.797 Clock10 
    Info (332119):     0.326         0.000 PLL_inst|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 47.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    47.620         0.000 Clock10 
    Info (332119):    67.873         0.000 PLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 61.170
    Info (332115): -to_clock [get_clocks {PLL_inst|altpll_component|pll|clk[0]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 61.170 
    Info (332115): ===================================================================
    Info (332115): From Node    : DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_we_reg
    Info (332115): To Node      : ALU:alu|dOut[18]~63_OTERM865
    Info (332115): Launch Clock : PLL_inst|altpll_component|pll|clk[0] (INVERTED)
    Info (332115): Latch Clock  : PLL_inst|altpll_component|pll|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    130.000    130.000           launch edge time
    Info (332115):    129.794     -0.206  F        clock network delay
    Info (332115):    129.916      0.122     uTco  DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_we_reg
    Info (332115):    131.831      1.915 RR  CELL  dataMemory|data_rtl_0|auto_generated|ram_block1a6|portadataout[1]
    Info (332115):    132.224      0.393 RR    IC  dataMemory|dOut[7]~11|datac
    Info (332115):    132.331      0.107 RR  CELL  dataMemory|dOut[7]~11|combout
    Info (332115):    132.674      0.343 RR    IC  dataMux|dOut[7]~59|datad
    Info (332115):    132.733      0.059 RR  CELL  dataMux|dOut[7]~59|combout
    Info (332115):    133.068      0.335 RR    IC  dprf|sr2Out[7]~28|datad
    Info (332115):    133.127      0.059 RR  CELL  dprf|sr2Out[7]~28|combout
    Info (332115):    133.314      0.187 RR    IC  aluMux|dOut[7]~36|datad
    Info (332115):    133.373      0.059 RR  CELL  aluMux|dOut[7]~36|combout
    Info (332115):    133.833      0.460 RR    IC  alu|LessThan6~15|datab
    Info (332115):    134.031      0.198 RF  CELL  alu|LessThan6~15|cout
    Info (332115):    134.031      0.000 FF    IC  alu|LessThan6~17|cin
    Info (332115):    134.066      0.035 FR  CELL  alu|LessThan6~17|cout
    Info (332115):    134.066      0.000 RR    IC  alu|LessThan6~19|cin
    Info (332115):    134.101      0.035 RF  CELL  alu|LessThan6~19|cout
    Info (332115):    134.101      0.000 FF    IC  alu|LessThan6~21|cin
    Info (332115):    134.136      0.035 FR  CELL  alu|LessThan6~21|cout
    Info (332115):    134.136      0.000 RR    IC  alu|LessThan6~23|cin
    Info (332115):    134.171      0.035 RF  CELL  alu|LessThan6~23|cout
    Info (332115):    134.171      0.000 FF    IC  alu|LessThan6~25|cin
    Info (332115):    134.206      0.035 FR  CELL  alu|LessThan6~25|cout
    Info (332115):    134.206      0.000 RR    IC  alu|LessThan6~27|cin
    Info (332115):    134.241      0.035 RF  CELL  alu|LessThan6~27|cout
    Info (332115):    134.241      0.000 FF    IC  alu|LessThan6~29|cin
    Info (332115):    134.276      0.035 FR  CELL  alu|LessThan6~29|cout
    Info (332115):    134.276      0.000 RR    IC  alu|LessThan6~31|cin
    Info (332115):    134.363      0.087 RF  CELL  alu|LessThan6~31|cout
    Info (332115):    134.363      0.000 FF    IC  alu|LessThan6~33|cin
    Info (332115):    134.398      0.035 FR  CELL  alu|LessThan6~33|cout
    Info (332115):    134.398      0.000 RR    IC  alu|LessThan6~35|cin
    Info (332115):    134.433      0.035 RF  CELL  alu|LessThan6~35|cout
    Info (332115):    134.433      0.000 FF    IC  alu|LessThan6~37|cin
    Info (332115):    134.468      0.035 FR  CELL  alu|LessThan6~37|cout
    Info (332115):    134.468      0.000 RR    IC  alu|LessThan6~39|cin
    Info (332115):    134.503      0.035 RF  CELL  alu|LessThan6~39|cout
    Info (332115):    134.503      0.000 FF    IC  alu|LessThan6~41|cin
    Info (332115):    134.538      0.035 FR  CELL  alu|LessThan6~41|cout
    Info (332115):    134.538      0.000 RR    IC  alu|LessThan6~43|cin
    Info (332115):    134.573      0.035 RF  CELL  alu|LessThan6~43|cout
    Info (332115):    134.573      0.000 FF    IC  alu|LessThan6~45|cin
    Info (332115):    134.608      0.035 FR  CELL  alu|LessThan6~45|cout
    Info (332115):    134.608      0.000 RR    IC  alu|LessThan6~47|cin
    Info (332115):    134.702      0.094 RF  CELL  alu|LessThan6~47|cout
    Info (332115):    134.702      0.000 FF    IC  alu|LessThan6~49|cin
    Info (332115):    134.737      0.035 FR  CELL  alu|LessThan6~49|cout
    Info (332115):    134.737      0.000 RR    IC  alu|LessThan6~51|cin
    Info (332115):    134.772      0.035 RF  CELL  alu|LessThan6~51|cout
    Info (332115):    134.772      0.000 FF    IC  alu|LessThan6~53|cin
    Info (332115):    134.807      0.035 FR  CELL  alu|LessThan6~53|cout
    Info (332115):    134.807      0.000 RR    IC  alu|LessThan6~55|cin
    Info (332115):    134.842      0.035 RF  CELL  alu|LessThan6~55|cout
    Info (332115):    134.842      0.000 FF    IC  alu|LessThan6~57|cin
    Info (332115):    134.877      0.035 FR  CELL  alu|LessThan6~57|cout
    Info (332115):    134.877      0.000 RR    IC  alu|LessThan6~59|cin
    Info (332115):    134.912      0.035 RF  CELL  alu|LessThan6~59|cout
    Info (332115):    134.912      0.000 FF    IC  alu|LessThan6~61|cin
    Info (332115):    134.947      0.035 FR  CELL  alu|LessThan6~61|cout
    Info (332115):    134.947      0.000 RR    IC  alu|LessThan6~62|cin
    Info (332115):    135.117      0.170 RR  CELL  alu|LessThan6~62|combout
    Info (332115):    135.412      0.295 RR    IC  alu|dOut~10|datad
    Info (332115):    135.471      0.059 RR  CELL  alu|dOut~10|combout
    Info (332115):    135.576      0.105 RR    IC  alu|dOut~11|datad
    Info (332115):    135.635      0.059 RF  CELL  alu|dOut~11|combout
    Info (332115):    135.747      0.112 FF    IC  alu|dOut~12|datad
    Info (332115):    135.806      0.059 FF  CELL  alu|dOut~12|combout
    Info (332115):    136.253      0.447 FF    IC  pcAdder|Add0~8|datad
    Info (332115):    136.312      0.059 FF  CELL  pcAdder|Add0~8|combout
    Info (332115):    136.519      0.207 FF    IC  pcAdder|Add0~17|datad
    Info (332115):    136.578      0.059 FF  CELL  pcAdder|Add0~17|combout
    Info (332115):    137.069      0.491 FF    IC  instMemory|data~369|datad
    Info (332115):    137.128      0.059 FR  CELL  instMemory|data~369|combout
    Info (332115):    137.248      0.120 RR    IC  instMemory|data~371|dataa
    Info (332115):    137.428      0.180 RR  CELL  instMemory|data~371|combout
    Info (332115):    137.533      0.105 RR    IC  instMemory|data~373|datac
    Info (332115):    137.640      0.107 RR  CELL  instMemory|data~373|combout
    Info (332115):    137.970      0.330 RR    IC  instMemory|data~374|datad
    Info (332115):    138.029      0.059 RR  CELL  instMemory|data~374|combout
    Info (332115):    138.133      0.104 RR    IC  instMemory|data~380|datad
    Info (332115):    138.192      0.059 RR  CELL  instMemory|data~380|combout
    Info (332115):    138.382      0.190 RR    IC  alu|dOut[18]~63|datab
    Info (332115):    138.562      0.180 RR  CELL  alu|dOut[18]~63|combout
    Info (332115):    138.562      0.000 RR    IC  alu|dOut[18]~63_NEW_REG864|datain
    Info (332115):    138.604      0.042 RR  CELL  ALU:alu|dOut[18]~63_OTERM865
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    200.000    200.000           latch edge time
    Info (332115):    199.742     -0.258  R        clock network delay
    Info (332115):    199.774      0.032     uTsu  ALU:alu|dOut[18]~63_OTERM865
    Info (332115): 
    Info (332115): Data Arrival Time  :   138.604
    Info (332115): Data Required Time :   199.774
    Info (332115): Slack              :    61.170 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 64.827
    Info (332115): -to_clock [get_clocks {Clock10}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 64.827 
    Info (332115): ===================================================================
    Info (332115): From Node    : DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_we_reg
    Info (332115): To Node      : sld_signaltap:auto_signaltap_0|acq_data_in_reg[85]
    Info (332115): Launch Clock : PLL_inst|altpll_component|pll|clk[0] (INVERTED)
    Info (332115): Latch Clock  : Clock10
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    130.000    130.000           launch edge time
    Info (332115):    129.794     -0.206  F        clock network delay
    Info (332115):    129.916      0.122     uTco  DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a6~porta_we_reg
    Info (332115):    131.831      1.915 RR  CELL  dataMemory|data_rtl_0|auto_generated|ram_block1a6|portadataout[1]
    Info (332115):    132.224      0.393 RR    IC  dataMemory|dOut[7]~11|datac
    Info (332115):    132.331      0.107 RR  CELL  dataMemory|dOut[7]~11|combout
    Info (332115):    132.674      0.343 RR    IC  dataMux|dOut[7]~59|datad
    Info (332115):    132.733      0.059 RR  CELL  dataMux|dOut[7]~59|combout
    Info (332115):    133.068      0.335 RR    IC  dprf|sr2Out[7]~28|datad
    Info (332115):    133.127      0.059 RR  CELL  dprf|sr2Out[7]~28|combout
    Info (332115):    133.314      0.187 RR    IC  aluMux|dOut[7]~36|datad
    Info (332115):    133.373      0.059 RR  CELL  aluMux|dOut[7]~36|combout
    Info (332115):    133.738      0.365 RR    IC  alu|ShiftLeft0~5|datac
    Info (332115):    133.845      0.107 RR  CELL  alu|ShiftLeft0~5|combout
    Info (332115):    134.025      0.180 RR    IC  alu|Add1~14|datab
    Info (332115):    134.223      0.198 RF  CELL  alu|Add1~14|cout
    Info (332115):    134.223      0.000 FF    IC  alu|Add1~16|cin
    Info (332115):    134.258      0.035 FR  CELL  alu|Add1~16|cout
    Info (332115):    134.258      0.000 RR    IC  alu|Add1~18|cin
    Info (332115):    134.293      0.035 RF  CELL  alu|Add1~18|cout
    Info (332115):    134.293      0.000 FF    IC  alu|Add1~20|cin
    Info (332115):    134.328      0.035 FR  CELL  alu|Add1~20|cout
    Info (332115):    134.328      0.000 RR    IC  alu|Add1~22|cin
    Info (332115):    134.363      0.035 RF  CELL  alu|Add1~22|cout
    Info (332115):    134.363      0.000 FF    IC  alu|Add1~24|cin
    Info (332115):    134.398      0.035 FR  CELL  alu|Add1~24|cout
    Info (332115):    134.398      0.000 RR    IC  alu|Add1~26|cin
    Info (332115):    134.433      0.035 RF  CELL  alu|Add1~26|cout
    Info (332115):    134.433      0.000 FF    IC  alu|Add1~28|cin
    Info (332115):    134.468      0.035 FR  CELL  alu|Add1~28|cout
    Info (332115):    134.468      0.000 RR    IC  alu|Add1~30|cin
    Info (332115):    134.555      0.087 RF  CELL  alu|Add1~30|cout
    Info (332115):    134.555      0.000 FF    IC  alu|Add1~32|cin
    Info (332115):    134.590      0.035 FR  CELL  alu|Add1~32|cout
    Info (332115):    134.590      0.000 RR    IC  alu|Add1~34|cin
    Info (332115):    134.625      0.035 RF  CELL  alu|Add1~34|cout
    Info (332115):    134.625      0.000 FF    IC  alu|Add1~36|cin
    Info (332115):    134.660      0.035 FR  CELL  alu|Add1~36|cout
    Info (332115):    134.660      0.000 RR    IC  alu|Add1~38|cin
    Info (332115):    134.695      0.035 RF  CELL  alu|Add1~38|cout
    Info (332115):    134.695      0.000 FF    IC  alu|Add1~40|cin
    Info (332115):    134.730      0.035 FR  CELL  alu|Add1~40|cout
    Info (332115):    134.730      0.000 RR    IC  alu|Add1~42|cin
    Info (332115):    134.765      0.035 RF  CELL  alu|Add1~42|cout
    Info (332115):    134.765      0.000 FF    IC  alu|Add1~44|cin
    Info (332115):    134.800      0.035 FR  CELL  alu|Add1~44|cout
    Info (332115):    134.800      0.000 RR    IC  alu|Add1~46|cin
    Info (332115):    134.894      0.094 RF  CELL  alu|Add1~46|cout
    Info (332115):    134.894      0.000 FF    IC  alu|Add1~48|cin
    Info (332115):    134.929      0.035 FR  CELL  alu|Add1~48|cout
    Info (332115):    134.929      0.000 RR    IC  alu|Add1~50|cin
    Info (332115):    134.964      0.035 RF  CELL  alu|Add1~50|cout
    Info (332115):    134.964      0.000 FF    IC  alu|Add1~52|cin
    Info (332115):    134.999      0.035 FR  CELL  alu|Add1~52|cout
    Info (332115):    134.999      0.000 RR    IC  alu|Add1~54|cin
    Info (332115):    135.034      0.035 RF  CELL  alu|Add1~54|cout
    Info (332115):    135.034      0.000 FF    IC  alu|Add1~56|cin
    Info (332115):    135.069      0.035 FR  CELL  alu|Add1~56|cout
    Info (332115):    135.069      0.000 RR    IC  alu|Add1~58|cin
    Info (332115):    135.239      0.170 RR  CELL  alu|Add1~58|combout
    Info (332115):    135.428      0.189 RR    IC  alu|dOut[29]~151|datac
    Info (332115):    135.535      0.107 RR  CELL  alu|dOut[29]~151|combout
    Info (332115):    135.977      0.442 RR    IC  alu|dOut[29]~152|datad
    Info (332115):    136.036      0.059 RR  CELL  alu|dOut[29]~152|combout
    Info (332115):    136.401      0.365 RR    IC  alu|dOut[29]~156|datac
    Info (332115):    136.508      0.107 RR  CELL  alu|dOut[29]~156|combout
    Info (332115):    136.826      0.318 RR    IC  auto_signaltap_0|acq_data_in_reg[85]~feeder|datac
    Info (332115):    136.959      0.133 RR  CELL  auto_signaltap_0|acq_data_in_reg[85]~feeder|combout
    Info (332115):    136.959      0.000 RR    IC  auto_signaltap_0|acq_data_in_reg[85]|datain
    Info (332115):    137.001      0.042 RR  CELL  sld_signaltap:auto_signaltap_0|acq_data_in_reg[85]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    200.000    200.000           latch edge time
    Info (332115):    201.796      1.796  R        clock network delay
    Info (332115):    201.828      0.032     uTsu  sld_signaltap:auto_signaltap_0|acq_data_in_reg[85]
    Info (332115): 
    Info (332115): Data Arrival Time  :   137.001
    Info (332115): Data Required Time :   201.828
    Info (332115): Slack              :    64.827 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (1 violated).  Worst case slack is -1.730
    Info (332115): -to_clock [get_clocks {Clock10}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is -1.730 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : buffer:pipeline|incrementedPC_P[16]
    Info (332115): To Node      : sld_signaltap:auto_signaltap_0|acq_data_in_reg[273]
    Info (332115): Launch Clock : PLL_inst|altpll_component|pll|clk[0]
    Info (332115): Latch Clock  : Clock10
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):     -0.267     -0.267  R        clock network delay
    Info (332115):     -0.126      0.141     uTco  buffer:pipeline|incrementedPC_P[16]
    Info (332115):     -0.126      0.000 RR  CELL  pipeline|incrementedPC_P[16]|regout
    Info (332115):      0.117      0.243 RR    IC  auto_signaltap_0|acq_data_in_reg[273]~feeder|datad
    Info (332115):      0.176      0.059 RR  CELL  auto_signaltap_0|acq_data_in_reg[273]~feeder|combout
    Info (332115):      0.176      0.000 RR    IC  auto_signaltap_0|acq_data_in_reg[273]|datain
    Info (332115):      0.218      0.042 RR  CELL  sld_signaltap:auto_signaltap_0|acq_data_in_reg[273]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.796      1.796  R        clock network delay
    Info (332115):      1.948      0.152      uTh  sld_signaltap:auto_signaltap_0|acq_data_in_reg[273]
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.218
    Info (332115): Data Required Time :     1.948
    Info (332115): Slack              :    -1.730 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.326
    Info (332115): -to_clock [get_clocks {PLL_inst|altpll_component|pll|clk[0]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.326 
    Info (332115): ===================================================================
    Info (332115): From Node    : InstMemory:instMemory|data~23_OTERM195
    Info (332115): To Node      : buffer:pipeline|dr_P[2]
    Info (332115): Launch Clock : PLL_inst|altpll_component|pll|clk[0]
    Info (332115): Latch Clock  : PLL_inst|altpll_component|pll|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):     -0.261     -0.261  R        clock network delay
    Info (332115):     -0.120      0.141     uTco  InstMemory:instMemory|data~23_OTERM195
    Info (332115):     -0.120      0.000 RR  CELL  instMemory|data~23_NEW_REG194|regout
    Info (332115):      0.116      0.236 RR    IC  instMemory|data~390|datad
    Info (332115):      0.175      0.059 RR  CELL  instMemory|data~390|combout
    Info (332115):      0.175      0.000 RR    IC  pipeline|dr_P[2]|datain
    Info (332115):      0.217      0.042 RR  CELL  buffer:pipeline|dr_P[2]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):     -0.261     -0.261  R        clock network delay
    Info (332115):     -0.109      0.152      uTh  buffer:pipeline|dr_P[2]
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.217
    Info (332115): Data Required Time :    -0.109
    Info (332115): Slack              :     0.326 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 47.620
    Info (332113): Targets: [get_clocks {Clock10}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 47.620 
    Info (332113): ===================================================================
    Info (332113): Node             : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): Clock            : Clock10
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLOCK_50
    Info (332113):      0.571      0.571 RR  CELL  CLOCK_50|combout
    Info (332113):      0.757      0.186 RR    IC  CLOCK_50~clkctrl|inclk[0]
    Info (332113):      0.757      0.000 RR  CELL  CLOCK_50~clkctrl|outclk
    Info (332113):      1.433      0.676 RR    IC  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0|clk0
    Info (332113):      1.860      0.427 RR  CELL  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     50.000     50.000           launch edge time
    Info (332113):     50.000      0.000           source latency
    Info (332113):     50.000      0.000           CLOCK_50
    Info (332113):     50.571      0.571 FF  CELL  CLOCK_50|combout
    Info (332113):     50.757      0.186 FF    IC  CLOCK_50~clkctrl|inclk[0]
    Info (332113):     50.757      0.000 FF  CELL  CLOCK_50~clkctrl|outclk
    Info (332113):     51.433      0.676 FF    IC  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0|clk0
    Info (332113):     51.860      0.427 FF  CELL  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_at14:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Required Width   :     2.380
    Info (332113): Actual Width     :    50.000
    Info (332113): Slack            :    47.620
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 67.873
    Info (332113): Targets: [get_clocks {PLL_inst|altpll_component|pll|clk[0]}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 67.873 
    Info (332113): ===================================================================
    Info (332113): Node             : DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): Clock            : PLL_inst|altpll_component|pll|clk[0] (INVERTED)
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):    130.000    130.000           launch edge time
    Info (332113):    130.000      0.000           source latency
    Info (332113):    130.000      0.000           CLOCK_50
    Info (332113):    130.571      0.571 RR  CELL  CLOCK_50|combout
    Info (332113):    132.241      1.670 RR    IC  PLL_inst|altpll_component|pll|inclk[0]
    Info (332113):    128.056     -4.185 RR  CELL  PLL_inst|altpll_component|pll|clk[0]
    Info (332113):    128.698      0.642 FF    IC  PLL_inst|altpll_component|_clk0~clkctrl|inclk[0]
    Info (332113):    128.698      0.000 FF  CELL  PLL_inst|altpll_component|_clk0~clkctrl|outclk
    Info (332113):    129.378      0.680 FF    IC  dataMemory|data_rtl_0|auto_generated|ram_block1a0|clk0
    Info (332113):    129.805      0.427 FR  CELL  DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):    200.000    200.000           launch edge time
    Info (332113):    200.000      0.000           source latency
    Info (332113):    200.000      0.000           CLOCK_50
    Info (332113):    200.571      0.571 RR  CELL  CLOCK_50|combout
    Info (332113):    202.241      1.670 RR    IC  PLL_inst|altpll_component|pll|inclk[0]
    Info (332113):    198.056     -4.185 RR  CELL  PLL_inst|altpll_component|pll|clk[0]
    Info (332113):    198.698      0.642 RR    IC  PLL_inst|altpll_component|_clk0~clkctrl|inclk[0]
    Info (332113):    198.698      0.000 RR  CELL  PLL_inst|altpll_component|_clk0~clkctrl|outclk
    Info (332113):    199.378      0.680 RR    IC  dataMemory|data_rtl_0|auto_generated|ram_block1a0|clk0
    Info (332113):    199.805      0.427 RF  CELL  DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Required Width   :     2.127
    Info (332113): Actual Width     :    70.000
    Info (332113): Slack            :    67.873
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 97.778
    Info (332113): Targets: [get_clocks {altera_reserved_tck}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 97.778 
    Info (332113): ===================================================================
    Info (332113): Node             : altera_reserved_tck
    Info (332113): Clock            : altera_reserved_tck
    Info (332113): Type             : Port Rate
    Info (332113): Required Width   :     2.222
    Info (332113): Actual Width     :   100.000
    Info (332113): Slack            :    97.778
    Info (332113): ===================================================================
    Info (332113): 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 511 megabytes
    Info: Processing ended: Wed Nov 11 20:21:25 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


