// Seed: 249668711
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_7 = id_7;
endmodule
module module_1 (
    input  wand id_0,
    input  tri1 id_1,
    output tri1 id_2,
    input  tri  id_3
);
  wire id_5;
  wire id_6;
  logic [7:0] id_7;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_5,
      id_6,
      id_6
  );
  assign id_7[1] = 1;
  wire id_8;
endmodule
