byte[10] in_RT = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
byte RT_count = 0;
state {idle(0), rel(1), res(2), error_st(3)} Bandwidth.state = 0;
byte Bandwidth.i = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_0.state = 0;
byte Node_0.rt = 0;
byte Node_0.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_1.state = 0;
byte Node_1.rt = 0;
byte Node_1.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_2.state = 0;
byte Node_2.rt = 0;
byte Node_2.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_3.state = 0;
byte Node_3.rt = 0;
byte Node_3.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_4.state = 0;
byte Node_4.rt = 0;
byte Node_4.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_5.state = 0;
byte Node_5.rt = 0;
byte Node_5.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_6.state = 0;
byte Node_6.rt = 0;
byte Node_6.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_7.state = 0;
byte Node_7.rt = 0;
byte Node_7.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_8.state = 0;
byte Node_8.rt = 0;
byte Node_8.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_9.state = 0;
byte Node_9.rt = 0;
byte Node_9.granted = 0;
state {start(0), RT_phase(1), RT_wait(2), NRT_phase(3), NRT_wait(4), cycle_end(5)} Token.state = 0;
byte Token.i = 0;
byte Token.NRT_count = 4;
byte Token.next = 0;
state {q1(0), q2(1)} LTL_property.state = 0;
temp bool t_0 = false;
temp byte t_1 = 0;
temp bool t_2 = false;
temp bool t_3 = false;
temp bool t_4 = false;
temp bool t_5 = false;
temp bool t_6 = false;
temp bool t_7 = false;
temp bool t_8 = false;
temp bool t_9 = false;
temp bool t_10 = false;
temp bool t_11 = false;
temp bool t_12 = false;
temp bool t_13 = false;
temp bool t_14 = false;
temp bool t_15 = false;
temp bool t_16 = false;
temp bool t_17 = false;
temp bool t_18 = false;
temp bool t_19 = false;
temp bool t_20 = false;
temp bool t_21 = false;
temp bool t_22 = false;
temp bool t_23 = false;
temp bool t_24 = false;
temp bool t_25 = false;
temp bool t_26 = false;
temp bool t_27 = false;
temp bool t_28 = false;
temp bool t_29 = false;
temp bool t_30 = false;
temp bool t_31 = false;
temp bool t_32 = false;
temp bool t_33 = false;
temp bool t_34 = false;
temp bool t_35 = false;
temp bool t_36 = false;
temp bool t_37 = false;
temp bool t_38 = false;
temp bool t_39 = false;
temp bool t_40 = false;
temp bool t_41 = false;
temp bool t_42 = false;
temp bool t_43 = false;
temp bool t_44 = false;
temp bool t_45 = false;
temp bool t_46 = false;
temp bool t_47 = false;
temp bool t_48 = false;
temp bool t_49 = false;
temp bool t_50 = false;
temp bool t_51 = false;
temp bool t_52 = false;
temp bool t_53 = false;
temp bool t_54 = false;
temp bool t_55 = false;
temp bool t_56 = false;
temp bool t_57 = false;
temp bool t_58 = false;
temp bool t_59 = false;
temp bool t_60 = false;
temp bool t_61 = false;
temp bool t_62 = false;
temp bool t_63 = false;
temp bool t_64 = false;
temp bool t_65 = false;
temp bool t_66 = false;
temp bool t_67 = false;
temp bool t_68 = false;
temp bool t_69 = false;
temp bool t_70 = false;
temp bool t_71 = false;
temp bool t_72 = false;
temp bool t_73 = false;
temp bool t_74 = false;
temp bool t_75 = false;
temp bool t_76 = false;
temp bool t_77 = false;
temp bool t_78 = false;
temp bool t_79 = false;
temp bool t_80 = false;
temp bool t_81 = false;
temp bool t_82 = false;
temp bool t_83 = false;
temp bool t_84 = false;
temp bool t_85 = false;
temp bool t_86 = false;
temp bool t_87 = false;
temp bool t_88 = false;
temp bool t_89 = false;
temp bool t_90 = false;
temp bool t_91 = false;
temp bool t_92 = false;
temp bool t_93 = false;
temp bool t_94 = false;
temp bool t_95 = false;
temp bool t_96 = false;
temp bool t_97 = false;
temp bool t_98 = false;
temp bool t_99 = false;
temp bool t_100 = false;
temp bool t_101 = false;
temp bool t_102 = false;
temp bool t_103 = false;
temp bool t_104 = false;
temp bool t_105 = false;
temp bool t_106 = false;
temp bool t_107 = false;
temp bool t_108 = false;
temp bool t_109 = false;
temp bool t_110 = false;
temp bool t_111 = false;
temp bool t_112 = false;
temp bool t_113 = false;
temp bool t_114 = false;
temp bool t_115 = false;
temp bool t_116 = false;
temp bool t_117 = false;
temp bool t_118 = false;
temp bool t_119 = false;
temp bool t_120 = false;
temp bool t_121 = false;
temp bool t_122 = false;
temp bool t_123 = false;
temp bool t_124 = false;
temp bool t_125 = false;
temp bool t_126 = false;
temp byte t_127 = 0;
temp bool t_128 = false;
temp bool t_129 = false;
temp bool t_130 = false;
temp int t_131 = 0;
temp bool t_132 = false;
temp bool t_133 = false;
temp bool t_134 = false;
temp bool t_135 = false;
temp bool t_136 = false;
temp bool t_137 = false;
temp bool t_138 = false;
temp int t_139 = 0;
temp bool t_140 = false;
temp bool t_141 = false;
temp bool t_142 = false;
temp bool t_143 = false;
temp bool t_144 = false;
temp bool t_145 = false;
temp bool t_146 = false;
temp bool t_147 = false;
temp bool t_148 = false;
temp bool t_149 = false;
temp bool t_150 = false;
temp bool t_151 = false;
temp bool t_152 = false;
temp bool t_153 = false;
temp bool t_154 = false;
temp bool t_155 = false;
temp bool t_156 = false;
temp bool t_157 = false;
temp bool t_158 = false;
temp bool t_159 = false;
temp bool t_160 = false;
temp bool t_161 = false;
temp bool t_162 = false;
temp bool t_163 = false;
temp bool t_164 = false;
temp bool t_165 = false;
temp bool t_166 = false;
temp bool t_167 = false;
temp bool t_168 = false;
temp bool t_169 = false;
temp bool t_170 = false;
temp bool t_171 = false;
temp bool t_172 = false;
temp bool t_173 = false;
temp bool t_174 = false;
temp bool t_175 = false;
temp bool t_176 = false;
temp bool t_177 = false;
temp bool t_178 = false;
temp bool t_179 = false;
temp bool t_180 = false;
temp byte t_181 = 0;
temp bool t_182 = false;
temp bool t_183 = false;
temp bool t_184 = false;
temp bool t_185 = false;
temp bool t_186 = false;
temp bool t_187 = false;
temp bool t_188 = false;
temp bool t_189 = false;
temp bool t_190 = false;
temp bool t_191 = false;
temp bool t_192 = false;
temp bool t_193 = false;
temp bool t_194 = false;
temp byte t_195 = 0;
temp bool t_196 = false;
temp bool t_197 = false;
temp bool t_198 = false;
temp bool t_199 = false;
temp int t_200 = 0;
temp bool t_201 = false;
temp byte t_202 = 0;
temp bool t_203 = false;
temp bool t_204 = false;
temp bool t_205 = false;
temp bool t_206 = false;
temp int t_207 = 0;
temp bool t_208 = false;
temp byte t_209 = 0;
temp bool t_210 = false;
temp bool t_211 = false;
temp bool t_212 = false;
temp bool t_213 = false;
temp int t_214 = 0;
temp bool t_215 = false;
temp byte t_216 = 0;
temp bool t_217 = false;
temp bool t_218 = false;
temp bool t_219 = false;
temp bool t_220 = false;
temp int t_221 = 0;
temp bool t_222 = false;
temp byte t_223 = 0;
temp bool t_224 = false;
temp bool t_225 = false;
temp bool t_226 = false;
temp bool t_227 = false;
temp int t_228 = 0;
temp bool t_229 = false;
temp byte t_230 = 0;
temp bool t_231 = false;
temp bool t_232 = false;
temp bool t_233 = false;
temp bool t_234 = false;
temp int t_235 = 0;
temp bool t_236 = false;
temp byte t_237 = 0;
temp bool t_238 = false;
temp bool t_239 = false;
temp bool t_240 = false;
temp bool t_241 = false;
temp int t_242 = 0;
temp bool t_243 = false;
temp byte t_244 = 0;
temp bool t_245 = false;
temp bool t_246 = false;
temp bool t_247 = false;
temp bool t_248 = false;
temp int t_249 = 0;
temp bool t_250 = false;
temp byte t_251 = 0;
temp bool t_252 = false;
temp bool t_253 = false;
temp bool t_254 = false;
temp bool t_255 = false;
temp int t_256 = 0;
temp bool t_257 = false;
temp byte t_258 = 0;
temp bool t_259 = false;
temp bool t_260 = false;
temp bool t_261 = false;
temp bool t_262 = false;
temp int t_263 = 0;
temp bool t_264 = false;
temp bool t_265 = false;
temp byte t_266 = 0;
temp bool t_267 = false;
temp bool t_268 = false;
temp bool t_269 = false;
temp bool t_270 = false;
temp bool t_271 = false;
temp bool t_272 = false;
temp bool t_273 = false;
temp bool t_274 = false;
temp bool t_275 = false;
temp bool t_276 = false;
temp bool t_277 = false;
temp bool t_278 = false;
temp bool t_279 = false;
temp bool t_280 = false;
temp bool t_281 = false;
temp int t_282 = 0;
temp bool t_283 = false;
temp bool t_284 = false;
temp bool t_285 = false;
temp int t_286 = 0;
temp int t_287 = 0;
temp int t_288 = 0;
temp bool t_289 = false;
temp bool t_290 = false;
temp bool t_291 = false;
temp int t_292 = 0;
temp bool t_293 = false;
temp bool t_294 = false;
temp bool t_295 = false;
temp int t_296 = 0;
temp int t_297 = 0;
temp int t_298 = 0;
temp bool t_299 = false;
temp bool t_300 = false;
temp bool t_301 = false;
temp int t_302 = 0;
temp bool t_303 = false;
temp bool t_304 = false;
temp bool t_305 = false;
temp int t_306 = 0;
temp int t_307 = 0;
temp int t_308 = 0;
temp bool t_309 = false;
temp bool t_310 = false;
temp bool t_311 = false;
temp int t_312 = 0;
temp bool t_313 = false;
temp bool t_314 = false;
temp bool t_315 = false;
temp int t_316 = 0;
temp int t_317 = 0;
temp int t_318 = 0;
temp bool t_319 = false;
temp bool t_320 = false;
temp bool t_321 = false;
temp int t_322 = 0;
temp bool t_323 = false;
temp bool t_324 = false;
temp bool t_325 = false;
temp int t_326 = 0;
temp int t_327 = 0;
temp int t_328 = 0;
temp bool t_329 = false;
temp bool t_330 = false;
temp bool t_331 = false;
temp int t_332 = 0;
temp bool t_333 = false;
temp bool t_334 = false;
temp bool t_335 = false;
temp int t_336 = 0;
temp int t_337 = 0;
temp int t_338 = 0;
temp bool t_339 = false;
temp bool t_340 = false;
temp bool t_341 = false;
temp int t_342 = 0;
temp bool t_343 = false;
temp bool t_344 = false;
temp bool t_345 = false;
temp int t_346 = 0;
temp int t_347 = 0;
temp int t_348 = 0;
temp bool t_349 = false;
temp bool t_350 = false;
temp bool t_351 = false;
temp int t_352 = 0;
temp bool t_353 = false;
temp bool t_354 = false;
temp bool t_355 = false;
temp int t_356 = 0;
temp int t_357 = 0;
temp int t_358 = 0;
temp bool t_359 = false;
temp bool t_360 = false;
temp bool t_361 = false;
temp int t_362 = 0;
temp bool t_363 = false;
temp bool t_364 = false;
temp bool t_365 = false;
temp int t_366 = 0;
temp int t_367 = 0;
temp int t_368 = 0;
temp bool t_369 = false;
temp bool t_370 = false;
temp bool t_371 = false;
temp int t_372 = 0;
temp bool t_373 = false;
temp bool t_374 = false;
temp bool t_375 = false;
temp int t_376 = 0;
temp int t_377 = 0;
temp int t_378 = 0;
temp bool t_379 = false;
temp bool t_380 = false;
temp bool t_381 = false;
temp bool t_382 = false;
temp bool t_383 = false;
temp bool t_384 = false;
temp bool t_385 = false;
temp bool t_386 = false;
temp bool t_387 = false;
temp bool t_388 = false;
temp bool t_389 = false;
temp bool t_390 = false;
temp bool t_391 = false;
temp bool t_392 = false;
temp bool t_393 = false;
temp bool t_394 = false;
temp bool t_395 = false;
temp bool t_396 = false;
temp bool t_397 = false;
temp bool t_398 = false;
temp bool t_399 = false;
temp bool t_400 = false;
temp bool t_401 = false;
temp bool t_402 = false;
temp bool t_403 = false;
temp bool t_404 = false;
temp bool t_405 = false;
temp bool t_406 = false;
temp bool t_407 = false;
temp bool t_408 = false;
temp bool t_409 = false;
temp bool t_410 = false;
temp bool t_411 = false;
temp bool t_412 = false;
temp bool t_413 = false;
temp bool t_414 = false;
temp bool t_415 = false;
temp bool t_416 = false;
temp bool t_417 = false;
temp bool t_418 = false;
temp bool t_419 = false;
temp bool t_420 = false;
temp bool t_421 = false;
temp bool t_422 = false;
temp bool t_423 = false;
temp bool t_424 = false;
temp bool t_425 = false;
temp bool t_426 = false;
temp bool t_427 = false;
temp bool t_428 = false;
temp bool t_429 = false;
temp bool t_430 = false;
temp byte t_431 = 0;
temp bool t_432 = false;
temp bool t_433 = false;
temp bool t_434 = false;
temp bool t_435 = false;
temp bool t_436 = false;
temp bool t_437 = false;
temp bool t_438 = false;
temp bool t_439 = false;
temp bool t_440 = false;
temp bool t_441 = false;
temp bool t_442 = false;
temp bool t_443 = false;
temp bool t_444 = false;
temp bool t_445 = false;
temp byte t_446 = 0;
temp bool t_447 = false;
temp bool t_448 = false;
temp bool t_449 = false;
temp bool t_450 = false;
temp bool t_451 = false;
temp bool t_452 = false;
temp bool t_453 = false;
temp bool t_454 = false;
temp bool t_455 = false;
temp bool t_456 = false;
temp bool t_457 = false;
temp bool t_458 = false;
temp bool t_459 = false;
temp bool t_460 = false;
temp bool t_461 = false;
temp bool t_462 = false;
temp bool t_463 = false;
temp bool t_464 = false;
temp bool t_465 = false;
temp bool t_466 = false;
temp bool t_467 = false;
temp bool t_468 = false;
temp bool t_469 = false;
temp bool t_470 = false;
temp bool t_471 = false;
temp bool t_472 = false;
temp bool t_473 = false;
temp bool t_474 = false;
temp bool t_475 = false;
temp bool t_476 = false;
temp bool t_477 = false;
temp bool t_478 = false;
temp bool t_479 = false;
temp bool t_480 = false;
temp bool t_481 = false;
temp bool t_482 = false;
temp bool t_483 = false;
temp bool t_484 = false;
temp bool t_485 = false;
temp bool t_486 = false;
temp bool t_487 = false;
temp bool t_488 = false;
temp bool t_489 = false;
temp bool t_490 = false;
temp bool t_491 = false;
temp bool t_492 = false;
temp bool t_493 = false;
temp bool t_494 = false;
temp bool t_495 = false;
temp bool t_496 = false;
temp bool t_497 = false;
temp bool t_498 = false;
temp bool t_499 = false;
temp bool t_500 = false;
temp bool t_501 = false;
temp bool t_502 = false;
temp bool t_503 = false;
temp bool t_504 = false;
temp bool t_505 = false;
temp bool t_506 = false;
temp bool t_507 = false;
temp bool t_508 = false;
temp bool t_509 = false;
temp bool t_510 = false;
temp byte t_511 = 0;
temp bool t_512 = false;
temp bool t_513 = false;
temp bool t_514 = false;
temp bool t_515 = false;
temp bool t_516 = false;
temp bool t_517 = false;
temp bool t_518 = false;
temp bool t_519 = false;
temp bool t_520 = false;
temp bool t_521 = false;
temp bool t_522 = false;
temp bool t_523 = false;
temp bool t_524 = false;
temp bool t_525 = false;
temp byte t_526 = 0;
temp bool t_527 = false;
temp bool t_528 = false;
temp bool t_529 = false;
temp bool t_530 = false;
temp bool t_531 = false;
temp bool t_532 = false;
temp bool t_533 = false;
temp bool t_534 = false;
temp bool t_535 = false;
temp bool t_536 = false;
temp bool t_537 = false;
temp bool t_538 = false;
temp bool t_539 = false;
temp bool t_540 = false;
temp byte t_541 = 0;
temp bool t_542 = false;
temp bool t_543 = false;
temp bool t_544 = false;
temp bool t_545 = false;
temp bool t_546 = false;
temp bool t_547 = false;
temp bool t_548 = false;
temp bool t_549 = false;
temp bool t_550 = false;
temp bool t_551 = false;
temp bool t_552 = false;
temp bool t_553 = false;
temp bool t_554 = false;
temp bool t_555 = false;
temp bool t_556 = false;
temp bool t_557 = false;
temp bool t_558 = false;
temp int t_559 = 0;
temp bool t_560 = false;
temp bool t_561 = false;
temp bool t_562 = false;
temp bool t_563 = false;
temp bool t_564 = false;
temp int t_565 = 0;
temp bool t_566 = false;
temp bool t_567 = false;
temp bool t_568 = false;
temp bool t_569 = false;
temp bool t_570 = false;
temp int t_571 = 0;
temp bool t_572 = false;
temp bool t_573 = false;
temp bool t_574 = false;
temp bool t_575 = false;
temp bool t_576 = false;
temp int t_577 = 0;
temp bool t_578 = false;
temp bool t_579 = false;
temp bool t_580 = false;
temp bool t_581 = false;
temp bool t_582 = false;
temp int t_583 = 0;
temp bool t_584 = false;
temp bool t_585 = false;
temp bool t_586 = false;
temp bool t_587 = false;
temp bool t_588 = false;
temp int t_589 = 0;
temp bool t_590 = false;
temp bool t_591 = false;
temp bool t_592 = false;
temp bool t_593 = false;
temp bool t_594 = false;
temp int t_595 = 0;
temp bool t_596 = false;
temp bool t_597 = false;
temp bool t_598 = false;
temp bool t_599 = false;
temp bool t_600 = false;
temp int t_601 = 0;
temp bool t_602 = false;
temp bool t_603 = false;
temp bool t_604 = false;
temp bool t_605 = false;
temp bool t_606 = false;
temp int t_607 = 0;
temp bool t_608 = false;
temp bool t_609 = false;
temp bool t_610 = false;
temp bool t_611 = false;
temp bool t_612 = false;
temp int t_613 = 0;
temp bool t_614 = false;
temp bool t_615 = false;
temp byte t_616 = 0;
temp bool t_617 = false;
temp bool t_618 = false;
temp bool t_619 = false;
temp bool t_620 = false;
temp bool t_621 = false;
temp bool t_622 = false;
temp bool t_623 = false;
temp bool t_624 = false;
temp bool t_625 = false;
temp bool t_626 = false;
temp bool t_627 = false;
temp bool t_628 = false;
temp bool t_629 = false;
temp bool t_630 = false;
temp byte t_631 = 0;
temp bool t_632 = false;
temp bool t_633 = false;
temp bool t_634 = false;
temp bool t_635 = false;
temp bool t_636 = false;
temp bool t_637 = false;
temp bool t_638 = false;
temp bool t_639 = false;
temp bool t_640 = false;
temp bool t_641 = false;
temp bool t_642 = false;
temp bool t_643 = false;
temp bool t_644 = false;
temp bool t_645 = false;
temp byte t_646 = 0;
temp bool t_647 = false;
temp bool t_648 = false;
temp bool t_649 = false;
temp bool t_650 = false;
temp bool t_651 = false;
temp bool t_652 = false;
temp bool t_653 = false;
temp bool t_654 = false;
temp bool t_655 = false;
temp bool t_656 = false;
temp bool t_657 = false;
temp bool t_658 = false;
	process Bandwidth 
		guardBlock
			t_0 = Bandwidth.state == 1,
			t_1 = in_RT[Bandwidth.i],
			t_2 = t_1 == 0,
			t_3 = t_0 and t_2;

		guardCondition t_3;
		effect
			Bandwidth.state = 3;

	process Node_0 
		guardBlock
			t_4 = Node_0.state == 1,
			t_5 = Node_0.rt == 1,
			t_6 = t_4 and t_5;

		guardCondition t_6;
		effect
			Node_0.state = 2;

	process Node_0 
		guardBlock
			t_7 = Node_0.state == 1,
			t_8 = Node_0.rt == 0,
			t_9 = t_7 and t_8;

		guardCondition t_9;
		effect
			Node_0.state = 3;

	process Node_0 
		guardBlock
			t_10 = Node_0.state == 2,
			t_11 = Node_0.granted == 0,
			t_12 = t_10 and t_11;

		guardCondition t_12;
		effect
			Node_0.state = 7;

	process Node_0 
		guardBlock
			t_13 = Node_0.state == 2;

		guardCondition t_13;
		effect
			Node_0.state = 6;

	process Node_0 
		guardBlock
			t_14 = Node_0.state == 3;

		guardCondition t_14;
		effect
			Node_0.state = 6;

	process Node_0 
		guardBlock
			t_15 = Node_0.state == 5;

		guardCondition t_15;
		effect
			Node_0.state = 6,
			Node_0.granted = 1;

	process Node_1 
		guardBlock
			t_16 = Node_1.state == 1,
			t_17 = Node_1.rt == 1,
			t_18 = t_16 and t_17;

		guardCondition t_18;
		effect
			Node_1.state = 2;

	process Node_1 
		guardBlock
			t_19 = Node_1.state == 1,
			t_20 = Node_1.rt == 0,
			t_21 = t_19 and t_20;

		guardCondition t_21;
		effect
			Node_1.state = 3;

	process Node_1 
		guardBlock
			t_22 = Node_1.state == 2,
			t_23 = Node_1.granted == 0,
			t_24 = t_22 and t_23;

		guardCondition t_24;
		effect
			Node_1.state = 7;

	process Node_1 
		guardBlock
			t_25 = Node_1.state == 2;

		guardCondition t_25;
		effect
			Node_1.state = 6;

	process Node_1 
		guardBlock
			t_26 = Node_1.state == 3;

		guardCondition t_26;
		effect
			Node_1.state = 6;

	process Node_1 
		guardBlock
			t_27 = Node_1.state == 5;

		guardCondition t_27;
		effect
			Node_1.state = 6,
			Node_1.granted = 1;

	process Node_2 
		guardBlock
			t_28 = Node_2.state == 1,
			t_29 = Node_2.rt == 1,
			t_30 = t_28 and t_29;

		guardCondition t_30;
		effect
			Node_2.state = 2;

	process Node_2 
		guardBlock
			t_31 = Node_2.state == 1,
			t_32 = Node_2.rt == 0,
			t_33 = t_31 and t_32;

		guardCondition t_33;
		effect
			Node_2.state = 3;

	process Node_2 
		guardBlock
			t_34 = Node_2.state == 2,
			t_35 = Node_2.granted == 0,
			t_36 = t_34 and t_35;

		guardCondition t_36;
		effect
			Node_2.state = 7;

	process Node_2 
		guardBlock
			t_37 = Node_2.state == 2;

		guardCondition t_37;
		effect
			Node_2.state = 6;

	process Node_2 
		guardBlock
			t_38 = Node_2.state == 3;

		guardCondition t_38;
		effect
			Node_2.state = 6;

	process Node_2 
		guardBlock
			t_39 = Node_2.state == 5;

		guardCondition t_39;
		effect
			Node_2.state = 6,
			Node_2.granted = 1;

	process Node_3 
		guardBlock
			t_40 = Node_3.state == 1,
			t_41 = Node_3.rt == 1,
			t_42 = t_40 and t_41;

		guardCondition t_42;
		effect
			Node_3.state = 2;

	process Node_3 
		guardBlock
			t_43 = Node_3.state == 1,
			t_44 = Node_3.rt == 0,
			t_45 = t_43 and t_44;

		guardCondition t_45;
		effect
			Node_3.state = 3;

	process Node_3 
		guardBlock
			t_46 = Node_3.state == 2,
			t_47 = Node_3.granted == 0,
			t_48 = t_46 and t_47;

		guardCondition t_48;
		effect
			Node_3.state = 7;

	process Node_3 
		guardBlock
			t_49 = Node_3.state == 2;

		guardCondition t_49;
		effect
			Node_3.state = 6;

	process Node_3 
		guardBlock
			t_50 = Node_3.state == 3;

		guardCondition t_50;
		effect
			Node_3.state = 6;

	process Node_3 
		guardBlock
			t_51 = Node_3.state == 5;

		guardCondition t_51;
		effect
			Node_3.state = 6,
			Node_3.granted = 1;

	process Node_4 
		guardBlock
			t_52 = Node_4.state == 1,
			t_53 = Node_4.rt == 1,
			t_54 = t_52 and t_53;

		guardCondition t_54;
		effect
			Node_4.state = 2;

	process Node_4 
		guardBlock
			t_55 = Node_4.state == 1,
			t_56 = Node_4.rt == 0,
			t_57 = t_55 and t_56;

		guardCondition t_57;
		effect
			Node_4.state = 3;

	process Node_4 
		guardBlock
			t_58 = Node_4.state == 2,
			t_59 = Node_4.granted == 0,
			t_60 = t_58 and t_59;

		guardCondition t_60;
		effect
			Node_4.state = 7;

	process Node_4 
		guardBlock
			t_61 = Node_4.state == 2;

		guardCondition t_61;
		effect
			Node_4.state = 6;

	process Node_4 
		guardBlock
			t_62 = Node_4.state == 3;

		guardCondition t_62;
		effect
			Node_4.state = 6;

	process Node_4 
		guardBlock
			t_63 = Node_4.state == 5;

		guardCondition t_63;
		effect
			Node_4.state = 6,
			Node_4.granted = 1;

	process Node_5 
		guardBlock
			t_64 = Node_5.state == 1,
			t_65 = Node_5.rt == 1,
			t_66 = t_64 and t_65;

		guardCondition t_66;
		effect
			Node_5.state = 2;

	process Node_5 
		guardBlock
			t_67 = Node_5.state == 1,
			t_68 = Node_5.rt == 0,
			t_69 = t_67 and t_68;

		guardCondition t_69;
		effect
			Node_5.state = 3;

	process Node_5 
		guardBlock
			t_70 = Node_5.state == 2,
			t_71 = Node_5.granted == 0,
			t_72 = t_70 and t_71;

		guardCondition t_72;
		effect
			Node_5.state = 7;

	process Node_5 
		guardBlock
			t_73 = Node_5.state == 2;

		guardCondition t_73;
		effect
			Node_5.state = 6;

	process Node_5 
		guardBlock
			t_74 = Node_5.state == 3;

		guardCondition t_74;
		effect
			Node_5.state = 6;

	process Node_5 
		guardBlock
			t_75 = Node_5.state == 5;

		guardCondition t_75;
		effect
			Node_5.state = 6,
			Node_5.granted = 1;

	process Node_6 
		guardBlock
			t_76 = Node_6.state == 1,
			t_77 = Node_6.rt == 1,
			t_78 = t_76 and t_77;

		guardCondition t_78;
		effect
			Node_6.state = 2;

	process Node_6 
		guardBlock
			t_79 = Node_6.state == 1,
			t_80 = Node_6.rt == 0,
			t_81 = t_79 and t_80;

		guardCondition t_81;
		effect
			Node_6.state = 3;

	process Node_6 
		guardBlock
			t_82 = Node_6.state == 2,
			t_83 = Node_6.granted == 0,
			t_84 = t_82 and t_83;

		guardCondition t_84;
		effect
			Node_6.state = 7;

	process Node_6 
		guardBlock
			t_85 = Node_6.state == 2;

		guardCondition t_85;
		effect
			Node_6.state = 6;

	process Node_6 
		guardBlock
			t_86 = Node_6.state == 3;

		guardCondition t_86;
		effect
			Node_6.state = 6;

	process Node_6 
		guardBlock
			t_87 = Node_6.state == 5;

		guardCondition t_87;
		effect
			Node_6.state = 6,
			Node_6.granted = 1;

	process Node_7 
		guardBlock
			t_88 = Node_7.state == 1,
			t_89 = Node_7.rt == 1,
			t_90 = t_88 and t_89;

		guardCondition t_90;
		effect
			Node_7.state = 2;

	process Node_7 
		guardBlock
			t_91 = Node_7.state == 1,
			t_92 = Node_7.rt == 0,
			t_93 = t_91 and t_92;

		guardCondition t_93;
		effect
			Node_7.state = 3;

	process Node_7 
		guardBlock
			t_94 = Node_7.state == 2,
			t_95 = Node_7.granted == 0,
			t_96 = t_94 and t_95;

		guardCondition t_96;
		effect
			Node_7.state = 7;

	process Node_7 
		guardBlock
			t_97 = Node_7.state == 2;

		guardCondition t_97;
		effect
			Node_7.state = 6;

	process Node_7 
		guardBlock
			t_98 = Node_7.state == 3;

		guardCondition t_98;
		effect
			Node_7.state = 6;

	process Node_7 
		guardBlock
			t_99 = Node_7.state == 5;

		guardCondition t_99;
		effect
			Node_7.state = 6,
			Node_7.granted = 1;

	process Node_8 
		guardBlock
			t_100 = Node_8.state == 1,
			t_101 = Node_8.rt == 1,
			t_102 = t_100 and t_101;

		guardCondition t_102;
		effect
			Node_8.state = 2;

	process Node_8 
		guardBlock
			t_103 = Node_8.state == 1,
			t_104 = Node_8.rt == 0,
			t_105 = t_103 and t_104;

		guardCondition t_105;
		effect
			Node_8.state = 3;

	process Node_8 
		guardBlock
			t_106 = Node_8.state == 2,
			t_107 = Node_8.granted == 0,
			t_108 = t_106 and t_107;

		guardCondition t_108;
		effect
			Node_8.state = 7;

	process Node_8 
		guardBlock
			t_109 = Node_8.state == 2;

		guardCondition t_109;
		effect
			Node_8.state = 6;

	process Node_8 
		guardBlock
			t_110 = Node_8.state == 3;

		guardCondition t_110;
		effect
			Node_8.state = 6;

	process Node_8 
		guardBlock
			t_111 = Node_8.state == 5;

		guardCondition t_111;
		effect
			Node_8.state = 6,
			Node_8.granted = 1;

	process Node_9 
		guardBlock
			t_112 = Node_9.state == 1,
			t_113 = Node_9.rt == 1,
			t_114 = t_112 and t_113;

		guardCondition t_114;
		effect
			Node_9.state = 2;

	process Node_9 
		guardBlock
			t_115 = Node_9.state == 1,
			t_116 = Node_9.rt == 0,
			t_117 = t_115 and t_116;

		guardCondition t_117;
		effect
			Node_9.state = 3;

	process Node_9 
		guardBlock
			t_118 = Node_9.state == 2,
			t_119 = Node_9.granted == 0,
			t_120 = t_118 and t_119;

		guardCondition t_120;
		effect
			Node_9.state = 7;

	process Node_9 
		guardBlock
			t_121 = Node_9.state == 2;

		guardCondition t_121;
		effect
			Node_9.state = 6;

	process Node_9 
		guardBlock
			t_122 = Node_9.state == 3;

		guardCondition t_122;
		effect
			Node_9.state = 6;

	process Node_9 
		guardBlock
			t_123 = Node_9.state == 5;

		guardCondition t_123;
		effect
			Node_9.state = 6,
			Node_9.granted = 1;

	process Token 
		guardBlock
			t_124 = Token.state == 0;

		guardCondition t_124;
		effect
			Token.state = 1,
			Token.i = 0;

	process Token 
		guardBlock
			t_125 = Token.state == 1,
			t_126 = Token.i < 10,
			t_127 = in_RT[Token.i],
			t_128 = t_127 == 0,
			t_129 = t_126 and t_128,
			t_130 = t_125 and t_129;

		guardCondition t_130;
		effect
			Token.state = 1,
			t_131 = Token.i + 1,
			Token.i = t_131;

	process Token 
		guardBlock
			t_132 = Token.state == 1,
			t_133 = Token.i == 10,
			t_134 = t_132 and t_133;

		guardCondition t_134;
		effect
			Token.state = 3;

	process Token 
		guardBlock
			t_135 = Token.state == 3,
			t_136 = Token.NRT_count == 0,
			t_137 = t_135 and t_136;

		guardCondition t_137;
		effect
			Token.state = 5;

	process Token 
		guardBlock
			t_138 = Token.state == 5;

		guardCondition t_138;
		effect
			Token.state = 0,
			t_139 = 4 - RT_count,
			Token.NRT_count = t_139;

	process LTL_property 
		guardBlock
			t_140 = LTL_property.state == 0;

		guardCondition t_140;
		effect
			LTL_property.state = 0;

	process LTL_property 
		guardBlock
			t_141 = LTL_property.state == 0,
			t_142 = Node_0.state == 3,
			t_143 = not t_142,
			t_144 = t_141 and t_143;

		guardCondition t_144;
		effect
			LTL_property.state = 1;

	process LTL_property 
		guardBlock
			t_145 = LTL_property.state == 1,
			t_146 = Node_0.state == 3,
			t_147 = not t_146,
			t_148 = t_145 and t_147;

		guardCondition t_148;
		effect
			LTL_property.state = 1;

	process Node_0_Bandwidth 
		guardBlock
			t_149 = Node_0.state == 2,
			t_150 = Bandwidth.state == 0,
			t_151 = t_149 and t_150;

		guardCondition t_151;
		effect
			Node_0.state = 8,
			Node_0.granted = 0,
			Bandwidth.i = 0,
			Bandwidth.state = 1;

	process Node_1_Bandwidth 
		guardBlock
			t_152 = Node_1.state == 2,
			t_153 = Bandwidth.state == 0,
			t_154 = t_152 and t_153;

		guardCondition t_154;
		effect
			Node_1.state = 8,
			Node_1.granted = 0,
			Bandwidth.i = 1,
			Bandwidth.state = 1;

	process Node_2_Bandwidth 
		guardBlock
			t_155 = Node_2.state == 2,
			t_156 = Bandwidth.state == 0,
			t_157 = t_155 and t_156;

		guardCondition t_157;
		effect
			Node_2.state = 8,
			Node_2.granted = 0,
			Bandwidth.i = 2,
			Bandwidth.state = 1;

	process Node_3_Bandwidth 
		guardBlock
			t_158 = Node_3.state == 2,
			t_159 = Bandwidth.state == 0,
			t_160 = t_158 and t_159;

		guardCondition t_160;
		effect
			Node_3.state = 8,
			Node_3.granted = 0,
			Bandwidth.i = 3,
			Bandwidth.state = 1;

	process Node_4_Bandwidth 
		guardBlock
			t_161 = Node_4.state == 2,
			t_162 = Bandwidth.state == 0,
			t_163 = t_161 and t_162;

		guardCondition t_163;
		effect
			Node_4.state = 8,
			Node_4.granted = 0,
			Bandwidth.i = 4,
			Bandwidth.state = 1;

	process Node_5_Bandwidth 
		guardBlock
			t_164 = Node_5.state == 2,
			t_165 = Bandwidth.state == 0,
			t_166 = t_164 and t_165;

		guardCondition t_166;
		effect
			Node_5.state = 8,
			Node_5.granted = 0,
			Bandwidth.i = 5,
			Bandwidth.state = 1;

	process Node_6_Bandwidth 
		guardBlock
			t_167 = Node_6.state == 2,
			t_168 = Bandwidth.state == 0,
			t_169 = t_167 and t_168;

		guardCondition t_169;
		effect
			Node_6.state = 8,
			Node_6.granted = 0,
			Bandwidth.i = 6,
			Bandwidth.state = 1;

	process Node_7_Bandwidth 
		guardBlock
			t_170 = Node_7.state == 2,
			t_171 = Bandwidth.state == 0,
			t_172 = t_170 and t_171;

		guardCondition t_172;
		effect
			Node_7.state = 8,
			Node_7.granted = 0,
			Bandwidth.i = 7,
			Bandwidth.state = 1;

	process Node_8_Bandwidth 
		guardBlock
			t_173 = Node_8.state == 2,
			t_174 = Bandwidth.state == 0,
			t_175 = t_173 and t_174;

		guardCondition t_175;
		effect
			Node_8.state = 8,
			Node_8.granted = 0,
			Bandwidth.i = 8,
			Bandwidth.state = 1;

	process Node_9_Bandwidth 
		guardBlock
			t_176 = Node_9.state == 2,
			t_177 = Bandwidth.state == 0,
			t_178 = t_176 and t_177;

		guardCondition t_178;
		effect
			Node_9.state = 8,
			Node_9.granted = 0,
			Bandwidth.i = 9,
			Bandwidth.state = 1;

	process Token_Node_1 
		guardBlock
			t_179 = Token.state == 1,
			t_180 = Token.i == 1,
			t_181 = in_RT[Token.i],
			t_182 = t_181 == 1,
			t_183 = t_180 and t_182,
			t_184 = t_179 and t_183,
			t_185 = Node_1.state == 0,
			t_186 = t_184 and t_185;

		guardCondition t_186;
		effect
			Token.state = 2,
			Node_1.rt = 1,
			Node_1.state = 1;

	process Token_Node_1 
		guardBlock
			t_187 = Token.state == 3,
			t_188 = Token.NRT_count > 0,
			t_189 = Token.next == 1,
			t_190 = t_188 and t_189,
			t_191 = t_187 and t_190,
			t_192 = Node_1.state == 0,
			t_193 = t_191 and t_192;

		guardCondition t_193;
		effect
			Token.state = 4,
			Node_1.rt = 0,
			Node_1.state = 1;

	process Bandwidth_Node_0 
		guardBlock
			t_194 = Bandwidth.state == 1,
			t_195 = in_RT[Bandwidth.i],
			t_196 = t_195 == 1,
			t_197 = t_194 and t_196,
			t_198 = Node_0.state == 8,
			t_199 = t_197 and t_198;

		guardCondition t_199;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_200 = RT_count - 1,
			RT_count = t_200,
			Node_0.state = 6;

	process Bandwidth_Node_1 
		guardBlock
			t_201 = Bandwidth.state == 1,
			t_202 = in_RT[Bandwidth.i],
			t_203 = t_202 == 1,
			t_204 = t_201 and t_203,
			t_205 = Node_1.state == 8,
			t_206 = t_204 and t_205;

		guardCondition t_206;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_207 = RT_count - 1,
			RT_count = t_207,
			Node_1.state = 6;

	process Bandwidth_Node_2 
		guardBlock
			t_208 = Bandwidth.state == 1,
			t_209 = in_RT[Bandwidth.i],
			t_210 = t_209 == 1,
			t_211 = t_208 and t_210,
			t_212 = Node_2.state == 8,
			t_213 = t_211 and t_212;

		guardCondition t_213;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_214 = RT_count - 1,
			RT_count = t_214,
			Node_2.state = 6;

	process Bandwidth_Node_3 
		guardBlock
			t_215 = Bandwidth.state == 1,
			t_216 = in_RT[Bandwidth.i],
			t_217 = t_216 == 1,
			t_218 = t_215 and t_217,
			t_219 = Node_3.state == 8,
			t_220 = t_218 and t_219;

		guardCondition t_220;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_221 = RT_count - 1,
			RT_count = t_221,
			Node_3.state = 6;

	process Bandwidth_Node_4 
		guardBlock
			t_222 = Bandwidth.state == 1,
			t_223 = in_RT[Bandwidth.i],
			t_224 = t_223 == 1,
			t_225 = t_222 and t_224,
			t_226 = Node_4.state == 8,
			t_227 = t_225 and t_226;

		guardCondition t_227;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_228 = RT_count - 1,
			RT_count = t_228,
			Node_4.state = 6;

	process Bandwidth_Node_5 
		guardBlock
			t_229 = Bandwidth.state == 1,
			t_230 = in_RT[Bandwidth.i],
			t_231 = t_230 == 1,
			t_232 = t_229 and t_231,
			t_233 = Node_5.state == 8,
			t_234 = t_232 and t_233;

		guardCondition t_234;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_235 = RT_count - 1,
			RT_count = t_235,
			Node_5.state = 6;

	process Bandwidth_Node_6 
		guardBlock
			t_236 = Bandwidth.state == 1,
			t_237 = in_RT[Bandwidth.i],
			t_238 = t_237 == 1,
			t_239 = t_236 and t_238,
			t_240 = Node_6.state == 8,
			t_241 = t_239 and t_240;

		guardCondition t_241;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_242 = RT_count - 1,
			RT_count = t_242,
			Node_6.state = 6;

	process Bandwidth_Node_7 
		guardBlock
			t_243 = Bandwidth.state == 1,
			t_244 = in_RT[Bandwidth.i],
			t_245 = t_244 == 1,
			t_246 = t_243 and t_245,
			t_247 = Node_7.state == 8,
			t_248 = t_246 and t_247;

		guardCondition t_248;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_249 = RT_count - 1,
			RT_count = t_249,
			Node_7.state = 6;

	process Bandwidth_Node_8 
		guardBlock
			t_250 = Bandwidth.state == 1,
			t_251 = in_RT[Bandwidth.i],
			t_252 = t_251 == 1,
			t_253 = t_250 and t_252,
			t_254 = Node_8.state == 8,
			t_255 = t_253 and t_254;

		guardCondition t_255;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_256 = RT_count - 1,
			RT_count = t_256,
			Node_8.state = 6;

	process Bandwidth_Node_9 
		guardBlock
			t_257 = Bandwidth.state == 1,
			t_258 = in_RT[Bandwidth.i],
			t_259 = t_258 == 1,
			t_260 = t_257 and t_259,
			t_261 = Node_9.state == 8,
			t_262 = t_260 and t_261;

		guardCondition t_262;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_263 = RT_count - 1,
			RT_count = t_263,
			Node_9.state = 6;

	process Token_Node_4 
		guardBlock
			t_264 = Token.state == 1,
			t_265 = Token.i == 4,
			t_266 = in_RT[Token.i],
			t_267 = t_266 == 1,
			t_268 = t_265 and t_267,
			t_269 = t_264 and t_268,
			t_270 = Node_4.state == 0,
			t_271 = t_269 and t_270;

		guardCondition t_271;
		effect
			Token.state = 2,
			Node_4.rt = 1,
			Node_4.state = 1;

	process Token_Node_4 
		guardBlock
			t_272 = Token.state == 3,
			t_273 = Token.NRT_count > 0,
			t_274 = Token.next == 4,
			t_275 = t_273 and t_274,
			t_276 = t_272 and t_275,
			t_277 = Node_4.state == 0,
			t_278 = t_276 and t_277;

		guardCondition t_278;
		effect
			Token.state = 4,
			Node_4.rt = 0,
			Node_4.state = 1;

	process Node_0_Token 
		guardBlock
			t_279 = Node_0.state == 6,
			t_280 = Token.state == 2,
			t_281 = t_279 and t_280;

		guardCondition t_281;
		effect
			Node_0.state = 0,
			Token.state = 1,
			t_282 = Token.i + 1,
			Token.i = t_282;

	process Node_0_Token 
		guardBlock
			t_283 = Node_0.state == 6,
			t_284 = Token.state == 4,
			t_285 = t_283 and t_284;

		guardCondition t_285;
		effect
			Node_0.state = 0,
			Token.state = 3,
			t_286 = Token.next + 1,
			t_287 = t_286 % 10,
			Token.next = t_287,
			t_288 = Token.NRT_count - 1,
			Token.NRT_count = t_288;

	process Node_1_Token 
		guardBlock
			t_289 = Node_1.state == 6,
			t_290 = Token.state == 2,
			t_291 = t_289 and t_290;

		guardCondition t_291;
		effect
			Node_1.state = 0,
			Token.state = 1,
			t_292 = Token.i + 1,
			Token.i = t_292;

	process Node_1_Token 
		guardBlock
			t_293 = Node_1.state == 6,
			t_294 = Token.state == 4,
			t_295 = t_293 and t_294;

		guardCondition t_295;
		effect
			Node_1.state = 0,
			Token.state = 3,
			t_296 = Token.next + 1,
			t_297 = t_296 % 10,
			Token.next = t_297,
			t_298 = Token.NRT_count - 1,
			Token.NRT_count = t_298;

	process Node_2_Token 
		guardBlock
			t_299 = Node_2.state == 6,
			t_300 = Token.state == 2,
			t_301 = t_299 and t_300;

		guardCondition t_301;
		effect
			Node_2.state = 0,
			Token.state = 1,
			t_302 = Token.i + 1,
			Token.i = t_302;

	process Node_2_Token 
		guardBlock
			t_303 = Node_2.state == 6,
			t_304 = Token.state == 4,
			t_305 = t_303 and t_304;

		guardCondition t_305;
		effect
			Node_2.state = 0,
			Token.state = 3,
			t_306 = Token.next + 1,
			t_307 = t_306 % 10,
			Token.next = t_307,
			t_308 = Token.NRT_count - 1,
			Token.NRT_count = t_308;

	process Node_3_Token 
		guardBlock
			t_309 = Node_3.state == 6,
			t_310 = Token.state == 2,
			t_311 = t_309 and t_310;

		guardCondition t_311;
		effect
			Node_3.state = 0,
			Token.state = 1,
			t_312 = Token.i + 1,
			Token.i = t_312;

	process Node_3_Token 
		guardBlock
			t_313 = Node_3.state == 6,
			t_314 = Token.state == 4,
			t_315 = t_313 and t_314;

		guardCondition t_315;
		effect
			Node_3.state = 0,
			Token.state = 3,
			t_316 = Token.next + 1,
			t_317 = t_316 % 10,
			Token.next = t_317,
			t_318 = Token.NRT_count - 1,
			Token.NRT_count = t_318;

	process Node_4_Token 
		guardBlock
			t_319 = Node_4.state == 6,
			t_320 = Token.state == 2,
			t_321 = t_319 and t_320;

		guardCondition t_321;
		effect
			Node_4.state = 0,
			Token.state = 1,
			t_322 = Token.i + 1,
			Token.i = t_322;

	process Node_4_Token 
		guardBlock
			t_323 = Node_4.state == 6,
			t_324 = Token.state == 4,
			t_325 = t_323 and t_324;

		guardCondition t_325;
		effect
			Node_4.state = 0,
			Token.state = 3,
			t_326 = Token.next + 1,
			t_327 = t_326 % 10,
			Token.next = t_327,
			t_328 = Token.NRT_count - 1,
			Token.NRT_count = t_328;

	process Node_5_Token 
		guardBlock
			t_329 = Node_5.state == 6,
			t_330 = Token.state == 2,
			t_331 = t_329 and t_330;

		guardCondition t_331;
		effect
			Node_5.state = 0,
			Token.state = 1,
			t_332 = Token.i + 1,
			Token.i = t_332;

	process Node_5_Token 
		guardBlock
			t_333 = Node_5.state == 6,
			t_334 = Token.state == 4,
			t_335 = t_333 and t_334;

		guardCondition t_335;
		effect
			Node_5.state = 0,
			Token.state = 3,
			t_336 = Token.next + 1,
			t_337 = t_336 % 10,
			Token.next = t_337,
			t_338 = Token.NRT_count - 1,
			Token.NRT_count = t_338;

	process Node_6_Token 
		guardBlock
			t_339 = Node_6.state == 6,
			t_340 = Token.state == 2,
			t_341 = t_339 and t_340;

		guardCondition t_341;
		effect
			Node_6.state = 0,
			Token.state = 1,
			t_342 = Token.i + 1,
			Token.i = t_342;

	process Node_6_Token 
		guardBlock
			t_343 = Node_6.state == 6,
			t_344 = Token.state == 4,
			t_345 = t_343 and t_344;

		guardCondition t_345;
		effect
			Node_6.state = 0,
			Token.state = 3,
			t_346 = Token.next + 1,
			t_347 = t_346 % 10,
			Token.next = t_347,
			t_348 = Token.NRT_count - 1,
			Token.NRT_count = t_348;

	process Node_7_Token 
		guardBlock
			t_349 = Node_7.state == 6,
			t_350 = Token.state == 2,
			t_351 = t_349 and t_350;

		guardCondition t_351;
		effect
			Node_7.state = 0,
			Token.state = 1,
			t_352 = Token.i + 1,
			Token.i = t_352;

	process Node_7_Token 
		guardBlock
			t_353 = Node_7.state == 6,
			t_354 = Token.state == 4,
			t_355 = t_353 and t_354;

		guardCondition t_355;
		effect
			Node_7.state = 0,
			Token.state = 3,
			t_356 = Token.next + 1,
			t_357 = t_356 % 10,
			Token.next = t_357,
			t_358 = Token.NRT_count - 1,
			Token.NRT_count = t_358;

	process Node_8_Token 
		guardBlock
			t_359 = Node_8.state == 6,
			t_360 = Token.state == 2,
			t_361 = t_359 and t_360;

		guardCondition t_361;
		effect
			Node_8.state = 0,
			Token.state = 1,
			t_362 = Token.i + 1,
			Token.i = t_362;

	process Node_8_Token 
		guardBlock
			t_363 = Node_8.state == 6,
			t_364 = Token.state == 4,
			t_365 = t_363 and t_364;

		guardCondition t_365;
		effect
			Node_8.state = 0,
			Token.state = 3,
			t_366 = Token.next + 1,
			t_367 = t_366 % 10,
			Token.next = t_367,
			t_368 = Token.NRT_count - 1,
			Token.NRT_count = t_368;

	process Node_9_Token 
		guardBlock
			t_369 = Node_9.state == 6,
			t_370 = Token.state == 2,
			t_371 = t_369 and t_370;

		guardCondition t_371;
		effect
			Node_9.state = 0,
			Token.state = 1,
			t_372 = Token.i + 1,
			Token.i = t_372;

	process Node_9_Token 
		guardBlock
			t_373 = Node_9.state == 6,
			t_374 = Token.state == 4,
			t_375 = t_373 and t_374;

		guardCondition t_375;
		effect
			Node_9.state = 0,
			Token.state = 3,
			t_376 = Token.next + 1,
			t_377 = t_376 % 10,
			Token.next = t_377,
			t_378 = Token.NRT_count - 1,
			Token.NRT_count = t_378;

	process Bandwidth_Node_0 
		guardBlock
			t_379 = Bandwidth.state == 2,
			t_380 = RT_count >= 2,
			t_381 = t_379 and t_380,
			t_382 = Node_0.state == 4,
			t_383 = t_381 and t_382;

		guardCondition t_383;
		effect
			Bandwidth.state = 0,
			Node_0.state = 6;

	process Bandwidth_Node_1 
		guardBlock
			t_384 = Bandwidth.state == 2,
			t_385 = RT_count >= 2,
			t_386 = t_384 and t_385,
			t_387 = Node_1.state == 4,
			t_388 = t_386 and t_387;

		guardCondition t_388;
		effect
			Bandwidth.state = 0,
			Node_1.state = 6;

	process Bandwidth_Node_2 
		guardBlock
			t_389 = Bandwidth.state == 2,
			t_390 = RT_count >= 2,
			t_391 = t_389 and t_390,
			t_392 = Node_2.state == 4,
			t_393 = t_391 and t_392;

		guardCondition t_393;
		effect
			Bandwidth.state = 0,
			Node_2.state = 6;

	process Bandwidth_Node_3 
		guardBlock
			t_394 = Bandwidth.state == 2,
			t_395 = RT_count >= 2,
			t_396 = t_394 and t_395,
			t_397 = Node_3.state == 4,
			t_398 = t_396 and t_397;

		guardCondition t_398;
		effect
			Bandwidth.state = 0,
			Node_3.state = 6;

	process Bandwidth_Node_4 
		guardBlock
			t_399 = Bandwidth.state == 2,
			t_400 = RT_count >= 2,
			t_401 = t_399 and t_400,
			t_402 = Node_4.state == 4,
			t_403 = t_401 and t_402;

		guardCondition t_403;
		effect
			Bandwidth.state = 0,
			Node_4.state = 6;

	process Bandwidth_Node_5 
		guardBlock
			t_404 = Bandwidth.state == 2,
			t_405 = RT_count >= 2,
			t_406 = t_404 and t_405,
			t_407 = Node_5.state == 4,
			t_408 = t_406 and t_407;

		guardCondition t_408;
		effect
			Bandwidth.state = 0,
			Node_5.state = 6;

	process Bandwidth_Node_6 
		guardBlock
			t_409 = Bandwidth.state == 2,
			t_410 = RT_count >= 2,
			t_411 = t_409 and t_410,
			t_412 = Node_6.state == 4,
			t_413 = t_411 and t_412;

		guardCondition t_413;
		effect
			Bandwidth.state = 0,
			Node_6.state = 6;

	process Bandwidth_Node_7 
		guardBlock
			t_414 = Bandwidth.state == 2,
			t_415 = RT_count >= 2,
			t_416 = t_414 and t_415,
			t_417 = Node_7.state == 4,
			t_418 = t_416 and t_417;

		guardCondition t_418;
		effect
			Bandwidth.state = 0,
			Node_7.state = 6;

	process Bandwidth_Node_8 
		guardBlock
			t_419 = Bandwidth.state == 2,
			t_420 = RT_count >= 2,
			t_421 = t_419 and t_420,
			t_422 = Node_8.state == 4,
			t_423 = t_421 and t_422;

		guardCondition t_423;
		effect
			Bandwidth.state = 0,
			Node_8.state = 6;

	process Bandwidth_Node_9 
		guardBlock
			t_424 = Bandwidth.state == 2,
			t_425 = RT_count >= 2,
			t_426 = t_424 and t_425,
			t_427 = Node_9.state == 4,
			t_428 = t_426 and t_427;

		guardCondition t_428;
		effect
			Bandwidth.state = 0,
			Node_9.state = 6;

	process Token_Node_5 
		guardBlock
			t_429 = Token.state == 1,
			t_430 = Token.i == 5,
			t_431 = in_RT[Token.i],
			t_432 = t_431 == 1,
			t_433 = t_430 and t_432,
			t_434 = t_429 and t_433,
			t_435 = Node_5.state == 0,
			t_436 = t_434 and t_435;

		guardCondition t_436;
		effect
			Token.state = 2,
			Node_5.rt = 1,
			Node_5.state = 1;

	process Token_Node_5 
		guardBlock
			t_437 = Token.state == 3,
			t_438 = Token.NRT_count > 0,
			t_439 = Token.next == 5,
			t_440 = t_438 and t_439,
			t_441 = t_437 and t_440,
			t_442 = Node_5.state == 0,
			t_443 = t_441 and t_442;

		guardCondition t_443;
		effect
			Token.state = 4,
			Node_5.rt = 0,
			Node_5.state = 1;

	process Token_Node_6 
		guardBlock
			t_444 = Token.state == 1,
			t_445 = Token.i == 6,
			t_446 = in_RT[Token.i],
			t_447 = t_446 == 1,
			t_448 = t_445 and t_447,
			t_449 = t_444 and t_448,
			t_450 = Node_6.state == 0,
			t_451 = t_449 and t_450;

		guardCondition t_451;
		effect
			Token.state = 2,
			Node_6.rt = 1,
			Node_6.state = 1;

	process Token_Node_6 
		guardBlock
			t_452 = Token.state == 3,
			t_453 = Token.NRT_count > 0,
			t_454 = Token.next == 6,
			t_455 = t_453 and t_454,
			t_456 = t_452 and t_455,
			t_457 = Node_6.state == 0,
			t_458 = t_456 and t_457;

		guardCondition t_458;
		effect
			Token.state = 4,
			Node_6.rt = 0,
			Node_6.state = 1;

	process Node_0_Bandwidth 
		guardBlock
			t_459 = Node_0.state == 3,
			t_460 = Node_0.granted == 0,
			t_461 = t_459 and t_460,
			t_462 = Bandwidth.state == 0,
			t_463 = t_461 and t_462;

		guardCondition t_463;
		effect
			Node_0.state = 4,
			Bandwidth.i = 0,
			Bandwidth.state = 2;

	process Node_1_Bandwidth 
		guardBlock
			t_464 = Node_1.state == 3,
			t_465 = Node_1.granted == 0,
			t_466 = t_464 and t_465,
			t_467 = Bandwidth.state == 0,
			t_468 = t_466 and t_467;

		guardCondition t_468;
		effect
			Node_1.state = 4,
			Bandwidth.i = 1,
			Bandwidth.state = 2;

	process Node_2_Bandwidth 
		guardBlock
			t_469 = Node_2.state == 3,
			t_470 = Node_2.granted == 0,
			t_471 = t_469 and t_470,
			t_472 = Bandwidth.state == 0,
			t_473 = t_471 and t_472;

		guardCondition t_473;
		effect
			Node_2.state = 4,
			Bandwidth.i = 2,
			Bandwidth.state = 2;

	process Node_3_Bandwidth 
		guardBlock
			t_474 = Node_3.state == 3,
			t_475 = Node_3.granted == 0,
			t_476 = t_474 and t_475,
			t_477 = Bandwidth.state == 0,
			t_478 = t_476 and t_477;

		guardCondition t_478;
		effect
			Node_3.state = 4,
			Bandwidth.i = 3,
			Bandwidth.state = 2;

	process Node_4_Bandwidth 
		guardBlock
			t_479 = Node_4.state == 3,
			t_480 = Node_4.granted == 0,
			t_481 = t_479 and t_480,
			t_482 = Bandwidth.state == 0,
			t_483 = t_481 and t_482;

		guardCondition t_483;
		effect
			Node_4.state = 4,
			Bandwidth.i = 4,
			Bandwidth.state = 2;

	process Node_5_Bandwidth 
		guardBlock
			t_484 = Node_5.state == 3,
			t_485 = Node_5.granted == 0,
			t_486 = t_484 and t_485,
			t_487 = Bandwidth.state == 0,
			t_488 = t_486 and t_487;

		guardCondition t_488;
		effect
			Node_5.state = 4,
			Bandwidth.i = 5,
			Bandwidth.state = 2;

	process Node_6_Bandwidth 
		guardBlock
			t_489 = Node_6.state == 3,
			t_490 = Node_6.granted == 0,
			t_491 = t_489 and t_490,
			t_492 = Bandwidth.state == 0,
			t_493 = t_491 and t_492;

		guardCondition t_493;
		effect
			Node_6.state = 4,
			Bandwidth.i = 6,
			Bandwidth.state = 2;

	process Node_7_Bandwidth 
		guardBlock
			t_494 = Node_7.state == 3,
			t_495 = Node_7.granted == 0,
			t_496 = t_494 and t_495,
			t_497 = Bandwidth.state == 0,
			t_498 = t_496 and t_497;

		guardCondition t_498;
		effect
			Node_7.state = 4,
			Bandwidth.i = 7,
			Bandwidth.state = 2;

	process Node_8_Bandwidth 
		guardBlock
			t_499 = Node_8.state == 3,
			t_500 = Node_8.granted == 0,
			t_501 = t_499 and t_500,
			t_502 = Bandwidth.state == 0,
			t_503 = t_501 and t_502;

		guardCondition t_503;
		effect
			Node_8.state = 4,
			Bandwidth.i = 8,
			Bandwidth.state = 2;

	process Node_9_Bandwidth 
		guardBlock
			t_504 = Node_9.state == 3,
			t_505 = Node_9.granted == 0,
			t_506 = t_504 and t_505,
			t_507 = Bandwidth.state == 0,
			t_508 = t_506 and t_507;

		guardCondition t_508;
		effect
			Node_9.state = 4,
			Bandwidth.i = 9,
			Bandwidth.state = 2;

	process Token_Node_7 
		guardBlock
			t_509 = Token.state == 1,
			t_510 = Token.i == 7,
			t_511 = in_RT[Token.i],
			t_512 = t_511 == 1,
			t_513 = t_510 and t_512,
			t_514 = t_509 and t_513,
			t_515 = Node_7.state == 0,
			t_516 = t_514 and t_515;

		guardCondition t_516;
		effect
			Token.state = 2,
			Node_7.rt = 1,
			Node_7.state = 1;

	process Token_Node_7 
		guardBlock
			t_517 = Token.state == 3,
			t_518 = Token.NRT_count > 0,
			t_519 = Token.next == 7,
			t_520 = t_518 and t_519,
			t_521 = t_517 and t_520,
			t_522 = Node_7.state == 0,
			t_523 = t_521 and t_522;

		guardCondition t_523;
		effect
			Token.state = 4,
			Node_7.rt = 0,
			Node_7.state = 1;

	process Token_Node_8 
		guardBlock
			t_524 = Token.state == 1,
			t_525 = Token.i == 8,
			t_526 = in_RT[Token.i],
			t_527 = t_526 == 1,
			t_528 = t_525 and t_527,
			t_529 = t_524 and t_528,
			t_530 = Node_8.state == 0,
			t_531 = t_529 and t_530;

		guardCondition t_531;
		effect
			Token.state = 2,
			Node_8.rt = 1,
			Node_8.state = 1;

	process Token_Node_8 
		guardBlock
			t_532 = Token.state == 3,
			t_533 = Token.NRT_count > 0,
			t_534 = Token.next == 8,
			t_535 = t_533 and t_534,
			t_536 = t_532 and t_535,
			t_537 = Node_8.state == 0,
			t_538 = t_536 and t_537;

		guardCondition t_538;
		effect
			Token.state = 4,
			Node_8.rt = 0,
			Node_8.state = 1;

	process Token_Node_9 
		guardBlock
			t_539 = Token.state == 1,
			t_540 = Token.i == 9,
			t_541 = in_RT[Token.i],
			t_542 = t_541 == 1,
			t_543 = t_540 and t_542,
			t_544 = t_539 and t_543,
			t_545 = Node_9.state == 0,
			t_546 = t_544 and t_545;

		guardCondition t_546;
		effect
			Token.state = 2,
			Node_9.rt = 1,
			Node_9.state = 1;

	process Token_Node_9 
		guardBlock
			t_547 = Token.state == 3,
			t_548 = Token.NRT_count > 0,
			t_549 = Token.next == 9,
			t_550 = t_548 and t_549,
			t_551 = t_547 and t_550,
			t_552 = Node_9.state == 0,
			t_553 = t_551 and t_552;

		guardCondition t_553;
		effect
			Token.state = 4,
			Node_9.rt = 0,
			Node_9.state = 1;

	process Bandwidth_Node_0 
		guardBlock
			t_554 = Bandwidth.state == 2,
			t_555 = RT_count < 2,
			t_556 = t_554 and t_555,
			t_557 = Node_0.state == 4,
			t_558 = t_556 and t_557;

		guardCondition t_558;
		effect
			Bandwidth.state = 0,
			t_559 = RT_count + 1,
			RT_count = t_559,
			in_RT[Bandwidth.i] = 1,
			Node_0.state = 5;

	process Bandwidth_Node_1 
		guardBlock
			t_560 = Bandwidth.state == 2,
			t_561 = RT_count < 2,
			t_562 = t_560 and t_561,
			t_563 = Node_1.state == 4,
			t_564 = t_562 and t_563;

		guardCondition t_564;
		effect
			Bandwidth.state = 0,
			t_565 = RT_count + 1,
			RT_count = t_565,
			in_RT[Bandwidth.i] = 1,
			Node_1.state = 5;

	process Bandwidth_Node_2 
		guardBlock
			t_566 = Bandwidth.state == 2,
			t_567 = RT_count < 2,
			t_568 = t_566 and t_567,
			t_569 = Node_2.state == 4,
			t_570 = t_568 and t_569;

		guardCondition t_570;
		effect
			Bandwidth.state = 0,
			t_571 = RT_count + 1,
			RT_count = t_571,
			in_RT[Bandwidth.i] = 1,
			Node_2.state = 5;

	process Bandwidth_Node_3 
		guardBlock
			t_572 = Bandwidth.state == 2,
			t_573 = RT_count < 2,
			t_574 = t_572 and t_573,
			t_575 = Node_3.state == 4,
			t_576 = t_574 and t_575;

		guardCondition t_576;
		effect
			Bandwidth.state = 0,
			t_577 = RT_count + 1,
			RT_count = t_577,
			in_RT[Bandwidth.i] = 1,
			Node_3.state = 5;

	process Bandwidth_Node_4 
		guardBlock
			t_578 = Bandwidth.state == 2,
			t_579 = RT_count < 2,
			t_580 = t_578 and t_579,
			t_581 = Node_4.state == 4,
			t_582 = t_580 and t_581;

		guardCondition t_582;
		effect
			Bandwidth.state = 0,
			t_583 = RT_count + 1,
			RT_count = t_583,
			in_RT[Bandwidth.i] = 1,
			Node_4.state = 5;

	process Bandwidth_Node_5 
		guardBlock
			t_584 = Bandwidth.state == 2,
			t_585 = RT_count < 2,
			t_586 = t_584 and t_585,
			t_587 = Node_5.state == 4,
			t_588 = t_586 and t_587;

		guardCondition t_588;
		effect
			Bandwidth.state = 0,
			t_589 = RT_count + 1,
			RT_count = t_589,
			in_RT[Bandwidth.i] = 1,
			Node_5.state = 5;

	process Bandwidth_Node_6 
		guardBlock
			t_590 = Bandwidth.state == 2,
			t_591 = RT_count < 2,
			t_592 = t_590 and t_591,
			t_593 = Node_6.state == 4,
			t_594 = t_592 and t_593;

		guardCondition t_594;
		effect
			Bandwidth.state = 0,
			t_595 = RT_count + 1,
			RT_count = t_595,
			in_RT[Bandwidth.i] = 1,
			Node_6.state = 5;

	process Bandwidth_Node_7 
		guardBlock
			t_596 = Bandwidth.state == 2,
			t_597 = RT_count < 2,
			t_598 = t_596 and t_597,
			t_599 = Node_7.state == 4,
			t_600 = t_598 and t_599;

		guardCondition t_600;
		effect
			Bandwidth.state = 0,
			t_601 = RT_count + 1,
			RT_count = t_601,
			in_RT[Bandwidth.i] = 1,
			Node_7.state = 5;

	process Bandwidth_Node_8 
		guardBlock
			t_602 = Bandwidth.state == 2,
			t_603 = RT_count < 2,
			t_604 = t_602 and t_603,
			t_605 = Node_8.state == 4,
			t_606 = t_604 and t_605;

		guardCondition t_606;
		effect
			Bandwidth.state = 0,
			t_607 = RT_count + 1,
			RT_count = t_607,
			in_RT[Bandwidth.i] = 1,
			Node_8.state = 5;

	process Bandwidth_Node_9 
		guardBlock
			t_608 = Bandwidth.state == 2,
			t_609 = RT_count < 2,
			t_610 = t_608 and t_609,
			t_611 = Node_9.state == 4,
			t_612 = t_610 and t_611;

		guardCondition t_612;
		effect
			Bandwidth.state = 0,
			t_613 = RT_count + 1,
			RT_count = t_613,
			in_RT[Bandwidth.i] = 1,
			Node_9.state = 5;

	process Token_Node_3 
		guardBlock
			t_614 = Token.state == 1,
			t_615 = Token.i == 3,
			t_616 = in_RT[Token.i],
			t_617 = t_616 == 1,
			t_618 = t_615 and t_617,
			t_619 = t_614 and t_618,
			t_620 = Node_3.state == 0,
			t_621 = t_619 and t_620;

		guardCondition t_621;
		effect
			Token.state = 2,
			Node_3.rt = 1,
			Node_3.state = 1;

	process Token_Node_3 
		guardBlock
			t_622 = Token.state == 3,
			t_623 = Token.NRT_count > 0,
			t_624 = Token.next == 3,
			t_625 = t_623 and t_624,
			t_626 = t_622 and t_625,
			t_627 = Node_3.state == 0,
			t_628 = t_626 and t_627;

		guardCondition t_628;
		effect
			Token.state = 4,
			Node_3.rt = 0,
			Node_3.state = 1;

	process Token_Node_0 
		guardBlock
			t_629 = Token.state == 1,
			t_630 = Token.i == 0,
			t_631 = in_RT[Token.i],
			t_632 = t_631 == 1,
			t_633 = t_630 and t_632,
			t_634 = t_629 and t_633,
			t_635 = Node_0.state == 0,
			t_636 = t_634 and t_635;

		guardCondition t_636;
		effect
			Token.state = 2,
			Node_0.rt = 1,
			Node_0.state = 1;

	process Token_Node_0 
		guardBlock
			t_637 = Token.state == 3,
			t_638 = Token.NRT_count > 0,
			t_639 = Token.next == 0,
			t_640 = t_638 and t_639,
			t_641 = t_637 and t_640,
			t_642 = Node_0.state == 0,
			t_643 = t_641 and t_642;

		guardCondition t_643;
		effect
			Token.state = 4,
			Node_0.rt = 0,
			Node_0.state = 1;

	process Token_Node_2 
		guardBlock
			t_644 = Token.state == 1,
			t_645 = Token.i == 2,
			t_646 = in_RT[Token.i],
			t_647 = t_646 == 1,
			t_648 = t_645 and t_647,
			t_649 = t_644 and t_648,
			t_650 = Node_2.state == 0,
			t_651 = t_649 and t_650;

		guardCondition t_651;
		effect
			Token.state = 2,
			Node_2.rt = 1,
			Node_2.state = 1;

	process Token_Node_2 
		guardBlock
			t_652 = Token.state == 3,
			t_653 = Token.NRT_count > 0,
			t_654 = Token.next == 2,
			t_655 = t_653 and t_654,
			t_656 = t_652 and t_655,
			t_657 = Node_2.state == 0,
			t_658 = t_656 and t_657;

		guardCondition t_658;
		effect
			Token.state = 4,
			Node_2.rt = 0,
			Node_2.state = 1;

accepting conditions
	LTL_property.state == 1

system async property LTL_property;
