// Seed: 2754810258
module module_0 (
    output wor id_0,
    input tri0 id_1,
    input wand id_2,
    input supply0 id_3,
    output tri1 id_4,
    output uwire id_5,
    output tri1 id_6,
    input wire id_7,
    output wire id_8
);
  always disable id_10;
endmodule
module module_1 #(
    parameter id_17 = 32'd26,
    parameter id_18 = 32'd86
) (
    input supply1 id_0,
    output tri1 id_1,
    output wor id_2,
    input wire id_3,
    output tri0 id_4,
    output wand id_5,
    input tri0 id_6,
    output uwire id_7
    , id_15,
    input tri id_8,
    input tri0 id_9
    , id_16,
    input tri id_10,
    input wire id_11,
    input tri0 id_12,
    output tri1 id_13
);
  defparam id_17.id_18 = 1;
  wire id_19;
  assign id_2 = id_11;
  module_0(
      id_4, id_10, id_6, id_9, id_1, id_2, id_4, id_9, id_2
  );
endmodule
