Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Nov  4 20:09:35 2024
| Host         : DESKTOP-4A51OPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vending_timing_summary_routed.rpt -pb vending_timing_summary_routed.pb -rpx vending_timing_summary_routed.rpx -warn_on_violation
| Design       : vending
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.780        0.000                      0                  198        0.119        0.000                      0                  198        4.500        0.000                       0                   114  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.780        0.000                      0                  198        0.119        0.000                      0                  198        4.500        0.000                       0                   114  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.780ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.780ns  (required time - arrival time)
  Source:                 u_fsm0/amount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txp/saved_message_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.877ns  (logic 1.946ns (33.114%)  route 3.931ns (66.886%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.709     5.311    u_fsm0/clk_IBUF_BUFG
    SLICE_X6Y100         FDCE                                         r  u_fsm0/amount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDCE (Prop_fdce_C_Q)         0.518     5.829 r  u_fsm0/amount_reg[3]/Q
                         net (fo=17, routed)          1.212     7.042    u_fsm0/amount_reg_n_0_[3]
    SLICE_X3Y101         LUT6 (Prop_lut6_I0_O)        0.124     7.166 r  u_fsm0/saved_message[24]_i_4/O
                         net (fo=9, routed)           0.804     7.969    u_fsm0/saved_message[24]_i_4_n_0
    SLICE_X3Y100         LUT5 (Prop_lut5_I1_O)        0.124     8.093 r  u_fsm0/saved_message1_carry__0_i_5/O
                         net (fo=1, routed)           0.804     8.898    txp/saved_message1_carry__0_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I3_O)        0.124     9.022 r  txp/saved_message1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     9.022    txp/saved_message1_carry__0_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.423 r  txp/saved_message1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.423    txp/saved_message1_carry__0_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.537 r  txp/saved_message1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.537    txp/saved_message1_carry__1_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.765 r  txp/saved_message1_carry__2/CO[2]
                         net (fo=3, routed)           0.323    10.087    txp/saved_message1
    SLICE_X3Y102         LUT4 (Prop_lut4_I0_O)        0.313    10.400 r  txp/saved_message[42]_i_1/O
                         net (fo=15, routed)          0.788    11.188    txp/saved_message0
    SLICE_X1Y99          FDCE                                         r  txp/saved_message_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.606    15.029    txp/clk_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  txp/saved_message_reg[1]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X1Y99          FDCE (Setup_fdce_C_CE)      -0.205    14.968    txp/saved_message_reg[1]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                         -11.188    
  -------------------------------------------------------------------
                         slack                                  3.780    

Slack (MET) :             3.780ns  (required time - arrival time)
  Source:                 u_fsm0/amount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txp/saved_message_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.877ns  (logic 1.946ns (33.114%)  route 3.931ns (66.886%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.709     5.311    u_fsm0/clk_IBUF_BUFG
    SLICE_X6Y100         FDCE                                         r  u_fsm0/amount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDCE (Prop_fdce_C_Q)         0.518     5.829 r  u_fsm0/amount_reg[3]/Q
                         net (fo=17, routed)          1.212     7.042    u_fsm0/amount_reg_n_0_[3]
    SLICE_X3Y101         LUT6 (Prop_lut6_I0_O)        0.124     7.166 r  u_fsm0/saved_message[24]_i_4/O
                         net (fo=9, routed)           0.804     7.969    u_fsm0/saved_message[24]_i_4_n_0
    SLICE_X3Y100         LUT5 (Prop_lut5_I1_O)        0.124     8.093 r  u_fsm0/saved_message1_carry__0_i_5/O
                         net (fo=1, routed)           0.804     8.898    txp/saved_message1_carry__0_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I3_O)        0.124     9.022 r  txp/saved_message1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     9.022    txp/saved_message1_carry__0_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.423 r  txp/saved_message1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.423    txp/saved_message1_carry__0_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.537 r  txp/saved_message1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.537    txp/saved_message1_carry__1_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.765 r  txp/saved_message1_carry__2/CO[2]
                         net (fo=3, routed)           0.323    10.087    txp/saved_message1
    SLICE_X3Y102         LUT4 (Prop_lut4_I0_O)        0.313    10.400 r  txp/saved_message[42]_i_1/O
                         net (fo=15, routed)          0.788    11.188    txp/saved_message0
    SLICE_X1Y99          FDCE                                         r  txp/saved_message_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.606    15.029    txp/clk_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  txp/saved_message_reg[22]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X1Y99          FDCE (Setup_fdce_C_CE)      -0.205    14.968    txp/saved_message_reg[22]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                         -11.188    
  -------------------------------------------------------------------
                         slack                                  3.780    

Slack (MET) :             3.780ns  (required time - arrival time)
  Source:                 u_fsm0/amount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txp/saved_message_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.877ns  (logic 1.946ns (33.114%)  route 3.931ns (66.886%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.709     5.311    u_fsm0/clk_IBUF_BUFG
    SLICE_X6Y100         FDCE                                         r  u_fsm0/amount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDCE (Prop_fdce_C_Q)         0.518     5.829 r  u_fsm0/amount_reg[3]/Q
                         net (fo=17, routed)          1.212     7.042    u_fsm0/amount_reg_n_0_[3]
    SLICE_X3Y101         LUT6 (Prop_lut6_I0_O)        0.124     7.166 r  u_fsm0/saved_message[24]_i_4/O
                         net (fo=9, routed)           0.804     7.969    u_fsm0/saved_message[24]_i_4_n_0
    SLICE_X3Y100         LUT5 (Prop_lut5_I1_O)        0.124     8.093 r  u_fsm0/saved_message1_carry__0_i_5/O
                         net (fo=1, routed)           0.804     8.898    txp/saved_message1_carry__0_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I3_O)        0.124     9.022 r  txp/saved_message1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     9.022    txp/saved_message1_carry__0_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.423 r  txp/saved_message1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.423    txp/saved_message1_carry__0_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.537 r  txp/saved_message1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.537    txp/saved_message1_carry__1_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.765 r  txp/saved_message1_carry__2/CO[2]
                         net (fo=3, routed)           0.323    10.087    txp/saved_message1
    SLICE_X3Y102         LUT4 (Prop_lut4_I0_O)        0.313    10.400 r  txp/saved_message[42]_i_1/O
                         net (fo=15, routed)          0.788    11.188    txp/saved_message0
    SLICE_X1Y99          FDCE                                         r  txp/saved_message_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.606    15.029    txp/clk_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  txp/saved_message_reg[25]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X1Y99          FDCE (Setup_fdce_C_CE)      -0.205    14.968    txp/saved_message_reg[25]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                         -11.188    
  -------------------------------------------------------------------
                         slack                                  3.780    

Slack (MET) :             3.780ns  (required time - arrival time)
  Source:                 u_fsm0/amount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txp/saved_message_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.877ns  (logic 1.946ns (33.114%)  route 3.931ns (66.886%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.709     5.311    u_fsm0/clk_IBUF_BUFG
    SLICE_X6Y100         FDCE                                         r  u_fsm0/amount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDCE (Prop_fdce_C_Q)         0.518     5.829 r  u_fsm0/amount_reg[3]/Q
                         net (fo=17, routed)          1.212     7.042    u_fsm0/amount_reg_n_0_[3]
    SLICE_X3Y101         LUT6 (Prop_lut6_I0_O)        0.124     7.166 r  u_fsm0/saved_message[24]_i_4/O
                         net (fo=9, routed)           0.804     7.969    u_fsm0/saved_message[24]_i_4_n_0
    SLICE_X3Y100         LUT5 (Prop_lut5_I1_O)        0.124     8.093 r  u_fsm0/saved_message1_carry__0_i_5/O
                         net (fo=1, routed)           0.804     8.898    txp/saved_message1_carry__0_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I3_O)        0.124     9.022 r  txp/saved_message1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     9.022    txp/saved_message1_carry__0_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.423 r  txp/saved_message1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.423    txp/saved_message1_carry__0_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.537 r  txp/saved_message1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.537    txp/saved_message1_carry__1_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.765 r  txp/saved_message1_carry__2/CO[2]
                         net (fo=3, routed)           0.323    10.087    txp/saved_message1
    SLICE_X3Y102         LUT4 (Prop_lut4_I0_O)        0.313    10.400 r  txp/saved_message[42]_i_1/O
                         net (fo=15, routed)          0.788    11.188    txp/saved_message0
    SLICE_X1Y99          FDCE                                         r  txp/saved_message_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.606    15.029    txp/clk_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  txp/saved_message_reg[26]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X1Y99          FDCE (Setup_fdce_C_CE)      -0.205    14.968    txp/saved_message_reg[26]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                         -11.188    
  -------------------------------------------------------------------
                         slack                                  3.780    

Slack (MET) :             3.985ns  (required time - arrival time)
  Source:                 u_fsm0/amount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txp/saved_message_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.734ns  (logic 1.946ns (33.936%)  route 3.788ns (66.064%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.709     5.311    u_fsm0/clk_IBUF_BUFG
    SLICE_X6Y100         FDCE                                         r  u_fsm0/amount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDCE (Prop_fdce_C_Q)         0.518     5.829 r  u_fsm0/amount_reg[3]/Q
                         net (fo=17, routed)          1.212     7.042    u_fsm0/amount_reg_n_0_[3]
    SLICE_X3Y101         LUT6 (Prop_lut6_I0_O)        0.124     7.166 r  u_fsm0/saved_message[24]_i_4/O
                         net (fo=9, routed)           0.804     7.969    u_fsm0/saved_message[24]_i_4_n_0
    SLICE_X3Y100         LUT5 (Prop_lut5_I1_O)        0.124     8.093 r  u_fsm0/saved_message1_carry__0_i_5/O
                         net (fo=1, routed)           0.804     8.898    txp/saved_message1_carry__0_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I3_O)        0.124     9.022 r  txp/saved_message1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     9.022    txp/saved_message1_carry__0_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.423 r  txp/saved_message1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.423    txp/saved_message1_carry__0_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.537 r  txp/saved_message1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.537    txp/saved_message1_carry__1_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.765 r  txp/saved_message1_carry__2/CO[2]
                         net (fo=3, routed)           0.323    10.087    txp/saved_message1
    SLICE_X3Y102         LUT4 (Prop_lut4_I0_O)        0.313    10.400 r  txp/saved_message[42]_i_1/O
                         net (fo=15, routed)          0.645    11.046    txp/saved_message0
    SLICE_X3Y100         FDCE                                         r  txp/saved_message_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.590    15.012    txp/clk_IBUF_BUFG
    SLICE_X3Y100         FDCE                                         r  txp/saved_message_reg[18]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X3Y100         FDCE (Setup_fdce_C_CE)      -0.205    15.031    txp/saved_message_reg[18]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -11.046    
  -------------------------------------------------------------------
                         slack                                  3.985    

Slack (MET) :             3.985ns  (required time - arrival time)
  Source:                 u_fsm0/amount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txp/saved_message_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.734ns  (logic 1.946ns (33.936%)  route 3.788ns (66.064%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.709     5.311    u_fsm0/clk_IBUF_BUFG
    SLICE_X6Y100         FDCE                                         r  u_fsm0/amount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDCE (Prop_fdce_C_Q)         0.518     5.829 r  u_fsm0/amount_reg[3]/Q
                         net (fo=17, routed)          1.212     7.042    u_fsm0/amount_reg_n_0_[3]
    SLICE_X3Y101         LUT6 (Prop_lut6_I0_O)        0.124     7.166 r  u_fsm0/saved_message[24]_i_4/O
                         net (fo=9, routed)           0.804     7.969    u_fsm0/saved_message[24]_i_4_n_0
    SLICE_X3Y100         LUT5 (Prop_lut5_I1_O)        0.124     8.093 r  u_fsm0/saved_message1_carry__0_i_5/O
                         net (fo=1, routed)           0.804     8.898    txp/saved_message1_carry__0_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I3_O)        0.124     9.022 r  txp/saved_message1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     9.022    txp/saved_message1_carry__0_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.423 r  txp/saved_message1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.423    txp/saved_message1_carry__0_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.537 r  txp/saved_message1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.537    txp/saved_message1_carry__1_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.765 r  txp/saved_message1_carry__2/CO[2]
                         net (fo=3, routed)           0.323    10.087    txp/saved_message1
    SLICE_X3Y102         LUT4 (Prop_lut4_I0_O)        0.313    10.400 r  txp/saved_message[42]_i_1/O
                         net (fo=15, routed)          0.645    11.046    txp/saved_message0
    SLICE_X3Y100         FDCE                                         r  txp/saved_message_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.590    15.012    txp/clk_IBUF_BUFG
    SLICE_X3Y100         FDCE                                         r  txp/saved_message_reg[19]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X3Y100         FDCE (Setup_fdce_C_CE)      -0.205    15.031    txp/saved_message_reg[19]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -11.046    
  -------------------------------------------------------------------
                         slack                                  3.985    

Slack (MET) :             3.985ns  (required time - arrival time)
  Source:                 u_fsm0/amount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txp/saved_message_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.734ns  (logic 1.946ns (33.936%)  route 3.788ns (66.064%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.709     5.311    u_fsm0/clk_IBUF_BUFG
    SLICE_X6Y100         FDCE                                         r  u_fsm0/amount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDCE (Prop_fdce_C_Q)         0.518     5.829 r  u_fsm0/amount_reg[3]/Q
                         net (fo=17, routed)          1.212     7.042    u_fsm0/amount_reg_n_0_[3]
    SLICE_X3Y101         LUT6 (Prop_lut6_I0_O)        0.124     7.166 r  u_fsm0/saved_message[24]_i_4/O
                         net (fo=9, routed)           0.804     7.969    u_fsm0/saved_message[24]_i_4_n_0
    SLICE_X3Y100         LUT5 (Prop_lut5_I1_O)        0.124     8.093 r  u_fsm0/saved_message1_carry__0_i_5/O
                         net (fo=1, routed)           0.804     8.898    txp/saved_message1_carry__0_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I3_O)        0.124     9.022 r  txp/saved_message1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     9.022    txp/saved_message1_carry__0_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.423 r  txp/saved_message1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.423    txp/saved_message1_carry__0_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.537 r  txp/saved_message1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.537    txp/saved_message1_carry__1_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.765 r  txp/saved_message1_carry__2/CO[2]
                         net (fo=3, routed)           0.323    10.087    txp/saved_message1
    SLICE_X3Y102         LUT4 (Prop_lut4_I0_O)        0.313    10.400 r  txp/saved_message[42]_i_1/O
                         net (fo=15, routed)          0.645    11.046    txp/saved_message0
    SLICE_X3Y100         FDCE                                         r  txp/saved_message_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.590    15.012    txp/clk_IBUF_BUFG
    SLICE_X3Y100         FDCE                                         r  txp/saved_message_reg[24]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X3Y100         FDCE (Setup_fdce_C_CE)      -0.205    15.031    txp/saved_message_reg[24]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -11.046    
  -------------------------------------------------------------------
                         slack                                  3.985    

Slack (MET) :             4.060ns  (required time - arrival time)
  Source:                 u_fsm0/amount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txp/saved_message_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.660ns  (logic 1.946ns (34.384%)  route 3.714ns (65.616%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.709     5.311    u_fsm0/clk_IBUF_BUFG
    SLICE_X6Y100         FDCE                                         r  u_fsm0/amount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDCE (Prop_fdce_C_Q)         0.518     5.829 r  u_fsm0/amount_reg[3]/Q
                         net (fo=17, routed)          1.212     7.042    u_fsm0/amount_reg_n_0_[3]
    SLICE_X3Y101         LUT6 (Prop_lut6_I0_O)        0.124     7.166 r  u_fsm0/saved_message[24]_i_4/O
                         net (fo=9, routed)           0.804     7.969    u_fsm0/saved_message[24]_i_4_n_0
    SLICE_X3Y100         LUT5 (Prop_lut5_I1_O)        0.124     8.093 r  u_fsm0/saved_message1_carry__0_i_5/O
                         net (fo=1, routed)           0.804     8.898    txp/saved_message1_carry__0_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I3_O)        0.124     9.022 r  txp/saved_message1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     9.022    txp/saved_message1_carry__0_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.423 r  txp/saved_message1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.423    txp/saved_message1_carry__0_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.537 r  txp/saved_message1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.537    txp/saved_message1_carry__1_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.765 r  txp/saved_message1_carry__2/CO[2]
                         net (fo=3, routed)           0.323    10.087    txp/saved_message1
    SLICE_X3Y102         LUT4 (Prop_lut4_I0_O)        0.313    10.400 r  txp/saved_message[42]_i_1/O
                         net (fo=15, routed)          0.571    10.971    txp/saved_message0
    SLICE_X0Y101         FDCE                                         r  txp/saved_message_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.590    15.012    txp/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  txp/saved_message_reg[20]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X0Y101         FDCE (Setup_fdce_C_CE)      -0.205    15.031    txp/saved_message_reg[20]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -10.971    
  -------------------------------------------------------------------
                         slack                                  4.060    

Slack (MET) :             4.060ns  (required time - arrival time)
  Source:                 u_fsm0/amount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txp/saved_message_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.660ns  (logic 1.946ns (34.384%)  route 3.714ns (65.616%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.709     5.311    u_fsm0/clk_IBUF_BUFG
    SLICE_X6Y100         FDCE                                         r  u_fsm0/amount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDCE (Prop_fdce_C_Q)         0.518     5.829 r  u_fsm0/amount_reg[3]/Q
                         net (fo=17, routed)          1.212     7.042    u_fsm0/amount_reg_n_0_[3]
    SLICE_X3Y101         LUT6 (Prop_lut6_I0_O)        0.124     7.166 r  u_fsm0/saved_message[24]_i_4/O
                         net (fo=9, routed)           0.804     7.969    u_fsm0/saved_message[24]_i_4_n_0
    SLICE_X3Y100         LUT5 (Prop_lut5_I1_O)        0.124     8.093 r  u_fsm0/saved_message1_carry__0_i_5/O
                         net (fo=1, routed)           0.804     8.898    txp/saved_message1_carry__0_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I3_O)        0.124     9.022 r  txp/saved_message1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     9.022    txp/saved_message1_carry__0_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.423 r  txp/saved_message1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.423    txp/saved_message1_carry__0_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.537 r  txp/saved_message1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.537    txp/saved_message1_carry__1_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.765 r  txp/saved_message1_carry__2/CO[2]
                         net (fo=3, routed)           0.323    10.087    txp/saved_message1
    SLICE_X3Y102         LUT4 (Prop_lut4_I0_O)        0.313    10.400 r  txp/saved_message[42]_i_1/O
                         net (fo=15, routed)          0.571    10.971    txp/saved_message0
    SLICE_X0Y101         FDCE                                         r  txp/saved_message_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.590    15.012    txp/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  txp/saved_message_reg[27]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X0Y101         FDCE (Setup_fdce_C_CE)      -0.205    15.031    txp/saved_message_reg[27]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -10.971    
  -------------------------------------------------------------------
                         slack                                  4.060    

Slack (MET) :             4.060ns  (required time - arrival time)
  Source:                 u_fsm0/amount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txp/saved_message_reg[32]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.660ns  (logic 1.946ns (34.384%)  route 3.714ns (65.616%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.709     5.311    u_fsm0/clk_IBUF_BUFG
    SLICE_X6Y100         FDCE                                         r  u_fsm0/amount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDCE (Prop_fdce_C_Q)         0.518     5.829 r  u_fsm0/amount_reg[3]/Q
                         net (fo=17, routed)          1.212     7.042    u_fsm0/amount_reg_n_0_[3]
    SLICE_X3Y101         LUT6 (Prop_lut6_I0_O)        0.124     7.166 r  u_fsm0/saved_message[24]_i_4/O
                         net (fo=9, routed)           0.804     7.969    u_fsm0/saved_message[24]_i_4_n_0
    SLICE_X3Y100         LUT5 (Prop_lut5_I1_O)        0.124     8.093 r  u_fsm0/saved_message1_carry__0_i_5/O
                         net (fo=1, routed)           0.804     8.898    txp/saved_message1_carry__0_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I3_O)        0.124     9.022 r  txp/saved_message1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     9.022    txp/saved_message1_carry__0_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.423 r  txp/saved_message1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.423    txp/saved_message1_carry__0_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.537 r  txp/saved_message1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.537    txp/saved_message1_carry__1_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.765 r  txp/saved_message1_carry__2/CO[2]
                         net (fo=3, routed)           0.323    10.087    txp/saved_message1
    SLICE_X3Y102         LUT4 (Prop_lut4_I0_O)        0.313    10.400 r  txp/saved_message[42]_i_1/O
                         net (fo=15, routed)          0.571    10.971    txp/saved_message0
    SLICE_X0Y101         FDCE                                         r  txp/saved_message_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.590    15.012    txp/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  txp/saved_message_reg[32]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X0Y101         FDCE (Setup_fdce_C_CE)      -0.205    15.031    txp/saved_message_reg[32]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -10.971    
  -------------------------------------------------------------------
                         slack                                  4.060    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u3/cntbig_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/cntbig_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.555%)  route 0.134ns (27.445%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.604     1.523    u3/clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  u3/cntbig_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  u3/cntbig_reg[14]/Q
                         net (fo=13, routed)          0.134     1.798    u3/sel0[0]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  u3/cntbig_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.959    u3/cntbig_reg[12]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.013 r  u3/cntbig_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.013    u3/cntbig_reg[16]_i_1_n_7
    SLICE_X4Y100         FDRE                                         r  u3/cntbig_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.868     2.034    u3/clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  u3/cntbig_reg[16]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    u3/cntbig_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 txp/saved_message_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx0/r_Tx_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.523%)  route 0.126ns (40.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.599     1.518    txp/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  txp/saved_message_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  txp/saved_message_reg[27]/Q
                         net (fo=2, routed)           0.126     1.786    txp/Q[6]
    SLICE_X0Y100         LUT6 (Prop_lut6_I0_O)        0.045     1.831 r  txp/r_Tx_Data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.831    tx0/D[3]
    SLICE_X0Y100         FDRE                                         r  tx0/r_Tx_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.872     2.037    tx0/clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  tx0/r_Tx_Data_reg[3]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.092     1.626    tx0/r_Tx_Data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 txp/prev_tx_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txp/char_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.481%)  route 0.168ns (47.519%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.599     1.518    txp/clk_IBUF_BUFG
    SLICE_X3Y102         FDCE                                         r  txp/prev_tx_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  txp/prev_tx_ready_reg/Q
                         net (fo=3, routed)           0.168     1.828    txp/prev_tx_ready
    SLICE_X2Y103         LUT5 (Prop_lut5_I3_O)        0.045     1.873 r  txp/char_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.873    txp/char_cnt[0]_i_1_n_0
    SLICE_X2Y103         FDCE                                         r  txp/char_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.871     2.036    txp/clk_IBUF_BUFG
    SLICE_X2Y103         FDCE                                         r  txp/char_cnt_reg[0]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X2Y103         FDCE (Hold_fdce_C_D)         0.121     1.654    txp/char_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 rx0/r_SM_Main_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx0/r_Bit_Index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.209ns (62.880%)  route 0.123ns (37.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.597     1.516    rx0/clk_IBUF_BUFG
    SLICE_X6Y104         FDRE                                         r  rx0/r_SM_Main_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  rx0/r_SM_Main_reg[2]/Q
                         net (fo=9, routed)           0.123     1.804    rx0/r_SM_Main_reg_n_0_[2]
    SLICE_X4Y104         LUT6 (Prop_lut6_I3_O)        0.045     1.849 r  rx0/r_Bit_Index[0]_i_1/O
                         net (fo=1, routed)           0.000     1.849    rx0/r_Bit_Index[0]_i_1_n_0
    SLICE_X4Y104         FDRE                                         r  rx0/r_Bit_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.867     2.033    rx0/clk_IBUF_BUFG
    SLICE_X4Y104         FDRE                                         r  rx0/r_Bit_Index_reg[0]/C
                         clock pessimism             -0.500     1.532    
    SLICE_X4Y104         FDRE (Hold_fdre_C_D)         0.091     1.623    rx0/r_Bit_Index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 rxp/d10_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rxp/d10_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.497%)  route 0.132ns (41.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.598     1.517    rxp/clk_IBUF_BUFG
    SLICE_X5Y102         FDCE                                         r  rxp/d10_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  rxp/d10_reg/Q
                         net (fo=3, routed)           0.132     1.790    rx0/d10
    SLICE_X5Y102         LUT6 (Prop_lut6_I5_O)        0.045     1.835 r  rx0/d10_i_1/O
                         net (fo=1, routed)           0.000     1.835    rxp/d10_reg_0
    SLICE_X5Y102         FDCE                                         r  rxp/d10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.868     2.034    rxp/clk_IBUF_BUFG
    SLICE_X5Y102         FDCE                                         r  rxp/d10_reg/C
                         clock pessimism             -0.516     1.517    
    SLICE_X5Y102         FDCE (Hold_fdce_C_D)         0.092     1.609    rxp/d10_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 u_fsm0/amount_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txp/saved_message_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.606%)  route 0.205ns (52.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.598     1.517    u_fsm0/clk_IBUF_BUFG
    SLICE_X5Y101         FDCE                                         r  u_fsm0/amount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  u_fsm0/amount_reg[7]/Q
                         net (fo=12, routed)          0.205     1.863    u_fsm0/amount_reg_n_0_[7]
    SLICE_X2Y101         LUT6 (Prop_lut6_I1_O)        0.045     1.908 r  u_fsm0/saved_message[33]_i_1/O
                         net (fo=1, routed)           0.000     1.908    txp/saved_message_reg[42]_0[11]
    SLICE_X2Y101         FDCE                                         r  txp/saved_message_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.872     2.037    txp/clk_IBUF_BUFG
    SLICE_X2Y101         FDCE                                         r  txp/saved_message_reg[33]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X2Y101         FDCE (Hold_fdce_C_D)         0.120     1.677    txp/saved_message_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 rxp/item_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm0/amount_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.717%)  route 0.130ns (38.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.598     1.517    rxp/clk_IBUF_BUFG
    SLICE_X6Y101         FDCE                                         r  rxp/item_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDCE (Prop_fdce_C_Q)         0.164     1.681 r  rxp/item_reg[0]/Q
                         net (fo=9, routed)           0.130     1.811    u_fsm0/item[0]
    SLICE_X7Y101         LUT6 (Prop_lut6_I5_O)        0.045     1.856 r  u_fsm0/amount[1]_i_1/O
                         net (fo=1, routed)           0.000     1.856    u_fsm0/amount[1]_i_1_n_0
    SLICE_X7Y101         FDCE                                         r  u_fsm0/amount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.868     2.034    u_fsm0/clk_IBUF_BUFG
    SLICE_X7Y101         FDCE                                         r  u_fsm0/amount_reg[1]/C
                         clock pessimism             -0.503     1.530    
    SLICE_X7Y101         FDCE (Hold_fdce_C_D)         0.092     1.622    u_fsm0/amount_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 rxp/item_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm0/amount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.899%)  route 0.129ns (38.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.598     1.517    rxp/clk_IBUF_BUFG
    SLICE_X6Y101         FDCE                                         r  rxp/item_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDCE (Prop_fdce_C_Q)         0.164     1.681 r  rxp/item_reg[0]/Q
                         net (fo=9, routed)           0.129     1.810    u_fsm0/item[0]
    SLICE_X7Y101         LUT6 (Prop_lut6_I1_O)        0.045     1.855 r  u_fsm0/amount[2]_i_1/O
                         net (fo=1, routed)           0.000     1.855    u_fsm0/amount[2]_i_1_n_0
    SLICE_X7Y101         FDCE                                         r  u_fsm0/amount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.868     2.034    u_fsm0/clk_IBUF_BUFG
    SLICE_X7Y101         FDCE                                         r  u_fsm0/amount_reg[2]/C
                         clock pessimism             -0.503     1.530    
    SLICE_X7Y101         FDCE (Hold_fdce_C_D)         0.091     1.621    u_fsm0/amount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 tx0/FSM_sequential_r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx0/r_Bit_Index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.189ns (49.276%)  route 0.195ns (50.724%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.598     1.517    tx0/clk_IBUF_BUFG
    SLICE_X3Y103         FDRE                                         r  tx0/FSM_sequential_r_SM_Main_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  tx0/FSM_sequential_r_SM_Main_reg[0]/Q
                         net (fo=11, routed)          0.195     1.853    tx0/r_SM_Main[0]
    SLICE_X2Y104         LUT5 (Prop_lut5_I4_O)        0.048     1.901 r  tx0/r_Bit_Index[0]_i_1/O
                         net (fo=1, routed)           0.000     1.901    tx0/r_Bit_Index[0]_i_1_n_0
    SLICE_X2Y104         FDRE                                         r  tx0/r_Bit_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.871     2.036    tx0/clk_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  tx0/r_Bit_Index_reg[0]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X2Y104         FDRE (Hold_fdre_C_D)         0.131     1.664    tx0/r_Bit_Index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 rx0/r_Rx_Byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rxp/q25_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.565%)  route 0.136ns (39.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.597     1.516    rx0/clk_IBUF_BUFG
    SLICE_X6Y103         FDRE                                         r  rx0/r_Rx_Byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  rx0/r_Rx_Byte_reg[6]/Q
                         net (fo=5, routed)           0.136     1.817    rx0/rx_byte[6]
    SLICE_X5Y102         LUT6 (Prop_lut6_I3_O)        0.045     1.862 r  rx0/q25_i_1/O
                         net (fo=1, routed)           0.000     1.862    rxp/q25_reg_0
    SLICE_X5Y102         FDCE                                         r  rxp/q25_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.868     2.034    rxp/clk_IBUF_BUFG
    SLICE_X5Y102         FDCE                                         r  rxp/q25_reg/C
                         clock pessimism             -0.500     1.533    
    SLICE_X5Y102         FDCE (Hold_fdce_C_D)         0.091     1.624    rxp/q25_reg
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y104    rx0/r_Bit_Index_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y104    rx0/r_Bit_Index_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y104    rx0/r_Bit_Index_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y106    rx0/r_Clock_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y107    rx0/r_Clock_Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y107    rx0/r_Clock_Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y106    rx0/r_Clock_Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y107    rx0/r_Clock_Count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y105    rx0/r_Clock_Count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y104    rx0/r_Bit_Index_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y104    rx0/r_Bit_Index_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y104    rx0/r_Bit_Index_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y104    rx0/r_Bit_Index_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y104    rx0/r_Bit_Index_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y104    rx0/r_Bit_Index_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y106    rx0/r_Clock_Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y106    rx0/r_Clock_Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y107    rx0/r_Clock_Count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y107    rx0/r_Clock_Count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y104    rx0/r_Bit_Index_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y104    rx0/r_Bit_Index_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y104    rx0/r_Bit_Index_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y104    rx0/r_Bit_Index_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y104    rx0/r_Bit_Index_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y104    rx0/r_Bit_Index_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y106    rx0/r_Clock_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y106    rx0/r_Clock_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y107    rx0/r_Clock_Count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y107    rx0/r_Clock_Count_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_fsm0/amount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inv_leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.654ns  (logic 5.057ns (39.969%)  route 7.596ns (60.031%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.709     5.311    u_fsm0/clk_IBUF_BUFG
    SLICE_X6Y100         FDCE                                         r  u_fsm0/amount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDCE (Prop_fdce_C_Q)         0.518     5.829 r  u_fsm0/amount_reg[3]/Q
                         net (fo=17, routed)          1.212     7.042    u_fsm0/amount_reg_n_0_[3]
    SLICE_X3Y101         LUT6 (Prop_lut6_I0_O)        0.124     7.166 r  u_fsm0/saved_message[24]_i_4/O
                         net (fo=9, routed)           0.809     7.974    u_fsm0/saved_message[24]_i_4_n_0
    SLICE_X3Y100         LUT4 (Prop_lut4_I0_O)        0.152     8.126 f  u_fsm0/saved_message1_carry__0_i_8/O
                         net (fo=2, routed)           1.197     9.324    u_fsm0/saved_message1_carry__0_i_8_n_0
    SLICE_X2Y99          LUT6 (Prop_lut6_I1_O)        0.332     9.656 r  u_fsm0/inv_leds_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.838    10.494    u_fsm0/cntbig_reg[14]
    SLICE_X2Y98          LUT3 (Prop_lut3_I2_O)        0.152    10.646 r  u_fsm0/inv_leds_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.540    14.185    inv_leds_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.779    17.965 r  inv_leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.965    inv_leds[1]
    R10                                                               r  inv_leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm0/amount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inv_leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.099ns  (logic 4.805ns (39.712%)  route 7.294ns (60.288%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.709     5.311    u_fsm0/clk_IBUF_BUFG
    SLICE_X6Y100         FDCE                                         r  u_fsm0/amount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDCE (Prop_fdce_C_Q)         0.518     5.829 r  u_fsm0/amount_reg[3]/Q
                         net (fo=17, routed)          1.212     7.042    u_fsm0/amount_reg_n_0_[3]
    SLICE_X3Y101         LUT6 (Prop_lut6_I0_O)        0.124     7.166 r  u_fsm0/saved_message[24]_i_4/O
                         net (fo=9, routed)           0.809     7.974    u_fsm0/saved_message[24]_i_4_n_0
    SLICE_X3Y100         LUT4 (Prop_lut4_I0_O)        0.124     8.098 f  u_fsm0/saved_message1_carry__0_i_6/O
                         net (fo=2, routed)           1.162     9.260    u3/inv_leds_OBUF[4]_inst_i_1
    SLICE_X2Y99          LUT5 (Prop_lut5_I0_O)        0.150     9.410 f  u3/inv_leds_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.024    10.435    u3/cntbig_reg[15]_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I0_O)        0.328    10.763 r  u3/inv_leds_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.087    13.849    inv_leds_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    17.410 r  inv_leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.410    inv_leds[5]
    T11                                                               r  inv_leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm0/amount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inv_leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.062ns  (logic 4.827ns (40.018%)  route 7.235ns (59.982%))
  Logic Levels:           5  (LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.709     5.311    u_fsm0/clk_IBUF_BUFG
    SLICE_X6Y100         FDCE                                         r  u_fsm0/amount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDCE (Prop_fdce_C_Q)         0.518     5.829 r  u_fsm0/amount_reg[3]/Q
                         net (fo=17, routed)          1.212     7.042    u_fsm0/amount_reg_n_0_[3]
    SLICE_X3Y101         LUT6 (Prop_lut6_I0_O)        0.124     7.166 r  u_fsm0/saved_message[24]_i_4/O
                         net (fo=9, routed)           0.809     7.974    u_fsm0/saved_message[24]_i_4_n_0
    SLICE_X3Y100         LUT4 (Prop_lut4_I0_O)        0.152     8.126 f  u_fsm0/saved_message1_carry__0_i_8/O
                         net (fo=2, routed)           1.197     9.324    u_fsm0/saved_message1_carry__0_i_8_n_0
    SLICE_X2Y99          LUT6 (Prop_lut6_I1_O)        0.332     9.656 r  u_fsm0/inv_leds_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.838    10.494    u_fsm0/cntbig_reg[14]
    SLICE_X2Y98          LUT4 (Prop_lut4_I3_O)        0.124    10.618 r  u_fsm0/inv_leds_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.179    13.797    inv_leds_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    17.374 r  inv_leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.374    inv_leds[0]
    T10                                                               r  inv_leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm0/amount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inv_leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.673ns  (logic 5.014ns (42.951%)  route 6.659ns (57.049%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.709     5.311    u_fsm0/clk_IBUF_BUFG
    SLICE_X6Y100         FDCE                                         r  u_fsm0/amount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDCE (Prop_fdce_C_Q)         0.518     5.829 r  u_fsm0/amount_reg[3]/Q
                         net (fo=17, routed)          1.212     7.042    u_fsm0/amount_reg_n_0_[3]
    SLICE_X3Y101         LUT6 (Prop_lut6_I0_O)        0.124     7.166 f  u_fsm0/saved_message[24]_i_4/O
                         net (fo=9, routed)           0.809     7.974    u_fsm0/saved_message[24]_i_4_n_0
    SLICE_X3Y100         LUT4 (Prop_lut4_I0_O)        0.124     8.098 r  u_fsm0/saved_message1_carry__0_i_6/O
                         net (fo=2, routed)           1.162     9.260    u3/inv_leds_OBUF[4]_inst_i_1
    SLICE_X2Y99          LUT5 (Prop_lut5_I0_O)        0.150     9.410 r  u3/inv_leds_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.818    10.228    u_fsm0/inv_leds[0]_0
    SLICE_X2Y98          LUT3 (Prop_lut3_I0_O)        0.357    10.585 r  u_fsm0/inv_leds_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.659    13.243    inv_leds_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.741    16.984 r  inv_leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.984    inv_leds[4]
    P15                                                               r  inv_leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm0/amount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inv_leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.525ns  (logic 5.020ns (43.561%)  route 6.504ns (56.439%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.709     5.311    u_fsm0/clk_IBUF_BUFG
    SLICE_X6Y100         FDCE                                         r  u_fsm0/amount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDCE (Prop_fdce_C_Q)         0.518     5.829 r  u_fsm0/amount_reg[3]/Q
                         net (fo=17, routed)          1.212     7.042    u_fsm0/amount_reg_n_0_[3]
    SLICE_X3Y101         LUT6 (Prop_lut6_I0_O)        0.124     7.166 f  u_fsm0/saved_message[24]_i_4/O
                         net (fo=9, routed)           0.809     7.974    u_fsm0/saved_message[24]_i_4_n_0
    SLICE_X3Y100         LUT4 (Prop_lut4_I0_O)        0.124     8.098 r  u_fsm0/saved_message1_carry__0_i_6/O
                         net (fo=2, routed)           1.162     9.260    u3/inv_leds_OBUF[4]_inst_i_1
    SLICE_X2Y99          LUT5 (Prop_lut5_I0_O)        0.150     9.410 r  u3/inv_leds_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.024    10.435    u3/cntbig_reg[15]_0
    SLICE_X2Y98          LUT4 (Prop_lut4_I3_O)        0.350    10.785 r  u3/inv_leds_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.297    13.082    inv_leds_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.754    16.836 r  inv_leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.836    inv_leds[3]
    K13                                                               r  inv_leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm0/amount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inv_leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.601ns  (logic 4.787ns (45.160%)  route 5.813ns (54.840%))
  Logic Levels:           5  (LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.709     5.311    u_fsm0/clk_IBUF_BUFG
    SLICE_X6Y100         FDCE                                         r  u_fsm0/amount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDCE (Prop_fdce_C_Q)         0.518     5.829 r  u_fsm0/amount_reg[3]/Q
                         net (fo=17, routed)          1.212     7.042    u_fsm0/amount_reg_n_0_[3]
    SLICE_X3Y101         LUT6 (Prop_lut6_I0_O)        0.124     7.166 r  u_fsm0/saved_message[24]_i_4/O
                         net (fo=9, routed)           0.809     7.974    u_fsm0/saved_message[24]_i_4_n_0
    SLICE_X3Y100         LUT4 (Prop_lut4_I0_O)        0.152     8.126 f  u_fsm0/saved_message1_carry__0_i_8/O
                         net (fo=2, routed)           1.197     9.324    u_fsm0/saved_message1_carry__0_i_8_n_0
    SLICE_X2Y99          LUT6 (Prop_lut6_I1_O)        0.332     9.656 r  u_fsm0/inv_leds_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.694    10.350    u3/inv_leds[5]
    SLICE_X2Y98          LUT4 (Prop_lut4_I3_O)        0.124    10.474 r  u3/inv_leds_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.901    12.375    inv_leds_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    15.912 r  inv_leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.912    inv_leds[6]
    L18                                                               r  inv_leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm0/amount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inv_leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.570ns  (logic 4.737ns (44.815%)  route 5.833ns (55.185%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.709     5.311    u_fsm0/clk_IBUF_BUFG
    SLICE_X6Y100         FDCE                                         r  u_fsm0/amount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDCE (Prop_fdce_C_Q)         0.518     5.829 r  u_fsm0/amount_reg[3]/Q
                         net (fo=17, routed)          1.212     7.042    u_fsm0/amount_reg_n_0_[3]
    SLICE_X3Y101         LUT6 (Prop_lut6_I0_O)        0.124     7.166 r  u_fsm0/saved_message[24]_i_4/O
                         net (fo=9, routed)           0.809     7.974    u_fsm0/saved_message[24]_i_4_n_0
    SLICE_X3Y100         LUT4 (Prop_lut4_I0_O)        0.124     8.098 f  u_fsm0/saved_message1_carry__0_i_6/O
                         net (fo=2, routed)           1.162     9.260    u3/inv_leds_OBUF[4]_inst_i_1
    SLICE_X2Y99          LUT5 (Prop_lut5_I0_O)        0.150     9.410 f  u3/inv_leds_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.818    10.228    u_fsm0/inv_leds[0]_0
    SLICE_X2Y98          LUT3 (Prop_lut3_I0_O)        0.328    10.556 r  u_fsm0/inv_leds_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.833    12.388    inv_leds_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    15.881 r  inv_leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.881    inv_leds[2]
    K16                                                               r  inv_leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cntbig_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enb_leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.035ns  (logic 4.098ns (40.833%)  route 5.937ns (59.167%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.709     5.311    u3/clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  u3/cntbig_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  u3/cntbig_reg[16]/Q
                         net (fo=13, routed)          1.647     7.415    u3/sel0[2]
    SLICE_X2Y99          LUT3 (Prop_lut3_I0_O)        0.124     7.539 r  u3/enb_leds_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.290    11.829    enb_leds_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    15.346 r  enb_leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.346    enb_leds[6]
    K2                                                                r  enb_leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cntbig_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enb_leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.349ns  (logic 4.385ns (46.908%)  route 4.963ns (53.092%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.709     5.311    u3/clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  u3/cntbig_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  u3/cntbig_reg[16]/Q
                         net (fo=13, routed)          1.647     7.415    u3/sel0[2]
    SLICE_X2Y99          LUT3 (Prop_lut3_I0_O)        0.152     7.567 r  u3/enb_leds_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.316    10.883    enb_leds_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.777    14.660 r  enb_leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.660    enb_leds[7]
    U13                                                               r  enb_leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cntbig_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enb_leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.288ns  (logic 4.154ns (44.727%)  route 5.134ns (55.273%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.709     5.311    u3/clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  u3/cntbig_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  u3/cntbig_reg[16]/Q
                         net (fo=13, routed)          1.808     7.576    u3/sel0[2]
    SLICE_X0Y98          LUT3 (Prop_lut3_I0_O)        0.124     7.700 r  u3/enb_leds_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.326    11.025    enb_leds_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    14.600 r  enb_leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.600    enb_leds[2]
    T9                                                                r  enb_leds[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u3/cntbig_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enb_leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.144ns  (logic 1.422ns (66.343%)  route 0.722ns (33.657%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.604     1.523    u3/clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  u3/cntbig_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  u3/cntbig_reg[14]/Q
                         net (fo=13, routed)          0.320     1.984    u3/sel0[0]
    SLICE_X0Y98          LUT3 (Prop_lut3_I1_O)        0.045     2.029 r  u3/enb_leds_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.402     2.431    enb_leds_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.667 r  enb_leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.667    enb_leds[1]
    J18                                                               r  enb_leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm0/FSM_sequential_fsm_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_state[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.157ns  (logic 1.407ns (65.242%)  route 0.750ns (34.758%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.598     1.517    u_fsm0/clk_IBUF_BUFG
    SLICE_X4Y102         FDCE                                         r  u_fsm0/FSM_sequential_fsm_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.141     1.658 f  u_fsm0/FSM_sequential_fsm_state_reg[1]/Q
                         net (fo=40, routed)          0.236     1.895    u_fsm0/fsm_state__0[1]
    SLICE_X2Y101         LUT3 (Prop_lut3_I2_O)        0.045     1.940 r  u_fsm0/fsm_state_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.514     2.453    fsm_state_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.675 r  fsm_state_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.675    fsm_state[0]
    H17                                                               r  fsm_state[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm0/FSM_sequential_fsm_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_state[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.166ns  (logic 1.498ns (69.154%)  route 0.668ns (30.846%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.598     1.517    u_fsm0/clk_IBUF_BUFG
    SLICE_X4Y102         FDCE                                         r  u_fsm0/FSM_sequential_fsm_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  u_fsm0/FSM_sequential_fsm_state_reg[1]/Q
                         net (fo=40, routed)          0.325     1.983    u_fsm0/fsm_state__0[1]
    SLICE_X6Y101         LUT2 (Prop_lut2_I0_O)        0.047     2.030 r  u_fsm0/fsm_state_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.343     2.374    fsm_state_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.310     3.684 r  fsm_state_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.684    fsm_state[1]
    K15                                                               r  fsm_state[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cntbig_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enb_leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.223ns  (logic 1.485ns (66.810%)  route 0.738ns (33.190%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.604     1.523    u3/clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  u3/cntbig_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  u3/cntbig_reg[14]/Q
                         net (fo=13, routed)          0.320     1.984    u3/sel0[0]
    SLICE_X0Y98          LUT3 (Prop_lut3_I2_O)        0.046     2.030 r  u3/enb_leds_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.418     2.448    enb_leds_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.298     3.747 r  enb_leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.747    enb_leds[0]
    J17                                                               r  enb_leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cntbig_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inv_leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.245ns  (logic 1.425ns (63.486%)  route 0.820ns (36.514%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.604     1.523    u3/clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  u3/cntbig_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  u3/cntbig_reg[14]/Q
                         net (fo=13, routed)          0.165     1.829    u_fsm0/sel0[0]
    SLICE_X2Y99          LUT6 (Prop_lut6_I2_O)        0.045     1.874 f  u_fsm0/inv_leds_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.243     2.117    u_fsm0/cntbig_reg[14]
    SLICE_X2Y98          LUT3 (Prop_lut3_I1_O)        0.045     2.162 r  u_fsm0/inv_leds_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.412     2.574    inv_leds_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.768 r  inv_leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.768    inv_leds[2]
    K16                                                               r  inv_leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cntbig_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enb_leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.254ns  (logic 1.437ns (63.752%)  route 0.817ns (36.248%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.604     1.523    u3/clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  u3/cntbig_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  u3/cntbig_reg[15]/Q
                         net (fo=13, routed)          0.293     1.958    u3/sel0[1]
    SLICE_X1Y98          LUT3 (Prop_lut3_I0_O)        0.045     2.003 r  u3/enb_leds_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.523     2.526    enb_leds_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.777 r  enb_leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.777    enb_leds[4]
    P14                                                               r  enb_leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cntbig_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inv_leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.285ns  (logic 1.469ns (64.294%)  route 0.816ns (35.706%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.604     1.523    u3/clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  u3/cntbig_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  u3/cntbig_reg[14]/Q
                         net (fo=13, routed)          0.165     1.829    u_fsm0/sel0[0]
    SLICE_X2Y99          LUT6 (Prop_lut6_I2_O)        0.045     1.874 r  u_fsm0/inv_leds_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.218     2.092    u3/inv_leds[5]
    SLICE_X2Y98          LUT4 (Prop_lut4_I3_O)        0.045     2.137 r  u3/inv_leds_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.433     2.570    inv_leds_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.808 r  inv_leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.808    inv_leds[6]
    L18                                                               r  inv_leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cntbig_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enb_leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.345ns  (logic 1.438ns (61.323%)  route 0.907ns (38.677%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.604     1.523    u3/clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  u3/cntbig_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  u3/cntbig_reg[15]/Q
                         net (fo=13, routed)          0.182     1.847    u3/sel0[1]
    SLICE_X2Y99          LUT3 (Prop_lut3_I0_O)        0.045     1.892 r  u3/enb_leds_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.725     2.616    enb_leds_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     3.869 r  enb_leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.869    enb_leds[5]
    T14                                                               r  enb_leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cntbig_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enb_leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.374ns  (logic 1.506ns (63.433%)  route 0.868ns (36.567%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.604     1.523    u3/clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  u3/cntbig_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  u3/cntbig_reg[14]/Q
                         net (fo=13, routed)          0.310     1.975    u3/sel0[0]
    SLICE_X0Y98          LUT3 (Prop_lut3_I0_O)        0.045     2.020 r  u3/enb_leds_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.558     2.577    enb_leds_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.320     3.897 r  enb_leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.897    enb_leds[3]
    J14                                                               r  enb_leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm0/FSM_sequential_fsm_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_state[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.387ns  (logic 1.510ns (63.279%)  route 0.876ns (36.721%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.598     1.517    u_fsm0/clk_IBUF_BUFG
    SLICE_X4Y102         FDCE                                         r  u_fsm0/FSM_sequential_fsm_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.141     1.658 f  u_fsm0/FSM_sequential_fsm_state_reg[1]/Q
                         net (fo=40, routed)          0.357     2.015    u_fsm0/fsm_state__0[1]
    SLICE_X0Y101         LUT2 (Prop_lut2_I1_O)        0.051     2.066 r  u_fsm0/fsm_state_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.520     2.586    fsm_state_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.318     3.904 r  fsm_state_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.904    fsm_state[2]
    J13                                                               r  fsm_state[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            rx0/r_Rx_Data_R_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.620ns  (logic 1.490ns (26.505%)  route 4.131ns (73.495%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  UART_RX_IBUF_inst/O
                         net (fo=1, routed)           4.131     5.620    rx0/UART_RX_IBUF
    SLICE_X6Y106         FDRE                                         r  rx0/r_Rx_Data_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.587     5.009    rx0/clk_IBUF_BUFG
    SLICE_X6Y106         FDRE                                         r  rx0/r_Rx_Data_R_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            txp/saved_message_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.679ns  (logic 1.477ns (31.559%)  route 3.202ns (68.441%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=42, routed)          3.202     4.679    txp/reset_IBUF
    SLICE_X0Y101         FDCE                                         f  txp/saved_message_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.590     5.012    txp/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  txp/saved_message_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            txp/saved_message_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.679ns  (logic 1.477ns (31.559%)  route 3.202ns (68.441%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=42, routed)          3.202     4.679    txp/reset_IBUF
    SLICE_X0Y101         FDCE                                         f  txp/saved_message_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.590     5.012    txp/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  txp/saved_message_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            txp/saved_message_reg[32]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.679ns  (logic 1.477ns (31.559%)  route 3.202ns (68.441%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=42, routed)          3.202     4.679    txp/reset_IBUF
    SLICE_X0Y101         FDCE                                         f  txp/saved_message_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.590     5.012    txp/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  txp/saved_message_reg[32]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            txp/saved_message_reg[41]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.679ns  (logic 1.477ns (31.559%)  route 3.202ns (68.441%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=42, routed)          3.202     4.679    txp/reset_IBUF
    SLICE_X0Y101         FDCE                                         f  txp/saved_message_reg[41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.590     5.012    txp/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  txp/saved_message_reg[41]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            txp/saved_message_reg[42]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.679ns  (logic 1.477ns (31.559%)  route 3.202ns (68.441%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=42, routed)          3.202     4.679    txp/reset_IBUF
    SLICE_X0Y101         FDCE                                         f  txp/saved_message_reg[42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.590     5.012    txp/clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  txp/saved_message_reg[42]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_fsm0/amount_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.635ns  (logic 1.477ns (31.854%)  route 3.159ns (68.146%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=42, routed)          3.159     4.635    u_fsm0/reset_IBUF
    SLICE_X5Y100         FDCE                                         f  u_fsm0/amount_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.588     5.010    u_fsm0/clk_IBUF_BUFG
    SLICE_X5Y100         FDCE                                         r  u_fsm0/amount_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rxp/item_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.403ns  (logic 1.601ns (36.350%)  route 2.803ns (63.650%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=42, routed)          2.803     4.279    rx0/reset_IBUF
    SLICE_X6Y101         LUT6 (Prop_lut6_I0_O)        0.124     4.403 r  rx0/item[2]_i_1/O
                         net (fo=1, routed)           0.000     4.403    rxp/item_reg[2]_0
    SLICE_X6Y101         FDCE                                         r  rxp/item_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.588     5.010    rxp/clk_IBUF_BUFG
    SLICE_X6Y101         FDCE                                         r  rxp/item_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            txp/saved_message_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.395ns  (logic 1.477ns (33.598%)  route 2.918ns (66.402%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=42, routed)          2.918     4.395    txp/reset_IBUF
    SLICE_X1Y102         FDCE                                         f  txp/saved_message_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.590     5.012    txp/clk_IBUF_BUFG
    SLICE_X1Y102         FDCE                                         r  txp/saved_message_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_fsm0/amount_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.285ns  (logic 1.477ns (34.461%)  route 2.808ns (65.539%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=42, routed)          2.808     4.285    u_fsm0/reset_IBUF
    SLICE_X6Y100         FDCE                                         f  u_fsm0/amount_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.588     5.010    u_fsm0/clk_IBUF_BUFG
    SLICE_X6Y100         FDCE                                         r  u_fsm0/amount_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            txp/saved_message_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.912ns  (logic 0.244ns (26.809%)  route 0.667ns (73.191%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=42, routed)          0.667     0.912    txp/reset_IBUF
    SLICE_X1Y99          FDCE                                         f  txp/saved_message_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.878     2.043    txp/clk_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  txp/saved_message_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            txp/saved_message_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.912ns  (logic 0.244ns (26.809%)  route 0.667ns (73.191%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=42, routed)          0.667     0.912    txp/reset_IBUF
    SLICE_X1Y99          FDCE                                         f  txp/saved_message_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.878     2.043    txp/clk_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  txp/saved_message_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            txp/saved_message_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.912ns  (logic 0.244ns (26.809%)  route 0.667ns (73.191%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=42, routed)          0.667     0.912    txp/reset_IBUF
    SLICE_X1Y99          FDCE                                         f  txp/saved_message_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.878     2.043    txp/clk_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  txp/saved_message_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            txp/saved_message_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.912ns  (logic 0.244ns (26.809%)  route 0.667ns (73.191%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=42, routed)          0.667     0.912    txp/reset_IBUF
    SLICE_X1Y99          FDCE                                         f  txp/saved_message_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.878     2.043    txp/clk_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  txp/saved_message_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            txp/saved_message_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.093ns  (logic 0.244ns (22.361%)  route 0.849ns (77.639%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=42, routed)          0.849     1.093    txp/reset_IBUF
    SLICE_X3Y100         FDCE                                         f  txp/saved_message_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.872     2.037    txp/clk_IBUF_BUFG
    SLICE_X3Y100         FDCE                                         r  txp/saved_message_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            txp/saved_message_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.093ns  (logic 0.244ns (22.361%)  route 0.849ns (77.639%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=42, routed)          0.849     1.093    txp/reset_IBUF
    SLICE_X3Y100         FDCE                                         f  txp/saved_message_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.872     2.037    txp/clk_IBUF_BUFG
    SLICE_X3Y100         FDCE                                         r  txp/saved_message_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            txp/saved_message_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.093ns  (logic 0.244ns (22.361%)  route 0.849ns (77.639%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=42, routed)          0.849     1.093    txp/reset_IBUF
    SLICE_X3Y100         FDCE                                         f  txp/saved_message_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.872     2.037    txp/clk_IBUF_BUFG
    SLICE_X3Y100         FDCE                                         r  txp/saved_message_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_fsm0/FSM_sequential_fsm_state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.093ns  (logic 0.244ns (22.361%)  route 0.849ns (77.639%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=42, routed)          0.849     1.093    u_fsm0/reset_IBUF
    SLICE_X2Y100         FDCE                                         f  u_fsm0/FSM_sequential_fsm_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.872     2.037    u_fsm0/clk_IBUF_BUFG
    SLICE_X2Y100         FDCE                                         r  u_fsm0/FSM_sequential_fsm_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rxp/item_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.167ns  (logic 0.244ns (20.956%)  route 0.922ns (79.044%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=42, routed)          0.922     1.167    rxp/reset_IBUF
    SLICE_X6Y101         FDCE                                         f  rxp/item_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.868     2.034    rxp/clk_IBUF_BUFG
    SLICE_X6Y101         FDCE                                         r  rxp/item_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rxp/item_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.167ns  (logic 0.244ns (20.956%)  route 0.922ns (79.044%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=42, routed)          0.922     1.167    rxp/reset_IBUF
    SLICE_X6Y101         FDCE                                         f  rxp/item_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.868     2.034    rxp/clk_IBUF_BUFG
    SLICE_X6Y101         FDCE                                         r  rxp/item_reg[1]/C





