Release 14.7 Map P.20131013 (lin64)
Xilinx Map Application Log File for Design 'Trivium_Gen_Nils_vvect'

Design Information
------------------
Command Line   : map -intstyle ise -p xc7z020-clg400-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off
-power off -o Trivium_Gen_Nils_vvect_map.ncd Trivium_Gen_Nils_vvect.ngd
Trivium_Gen_Nils_vvect.pcf 
Target Device  : xc7z020
Target Package : clg400
Target Speed   : -3
Mapper Version : zynq -- $Revision: 1.55 $
Mapped Date    : Thu Jan 10 15:34:47 2019

vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1718@cimekey1:1718@cimekey1:1721@cimekey1:1718@cimekey1:1718@cimekey1:2110@cime
key1:1718@cimekey1'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
WARNING:LIT:701 - PAD symbol "SYS_CLK" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "SYS_CLK" is not constrained (LOC) to a specific
   location.
Mapping design into LUTs...
