+ set -x
+ rm -rf performance_and_resource_utilization.txt
+ tee performance_and_resource_utilization.txt
+ grep --color=auto -A 40 -e 'Primitive and Black Box Usage:' -e 'Device utilization summary:' -e 'Partition Merge Status' -e 'Timing Summary:' -e '[0-9]. Memory' -e '[0-9]. IO and GT Specific' -e '[0-9]. Specific Feature' -e '[0-9]. Black Boxes' ad9361_data_sub.hdl/target-1-stratix4/ad9361_data_sub_rv-export.out ad9361_data_sub.hdl/target-1-stratix4/ad9361_data_sub_rv-map.out ad9361_data_sub.hdl/target-1-stratix4/ad9361_data_sub_rv-merge.out ad9361_data_sub.hdl/target-1-stratix4/ad9361_data_sub_rv-quartus.out ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out ad9361_data_sub.hdl/target-2-stratix4/ad9361_data_sub_rv-export.out ad9361_data_sub.hdl/target-2-stratix4/ad9361_data_sub_rv-map.out ad9361_data_sub.hdl/target-2-stratix4/ad9361_data_sub_rv-merge.out ad9361_data_sub.hdl/target-2-stratix4/ad9361_data_sub_rv-quartus.out ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out ad9361_data_sub.hdl/target-3-stratix4/ad9361_data_sub_rv-export.out ad9361_data_sub.hdl/target-3-stratix4/ad9361_data_sub_rv-map.out ad9361_data_sub.hdl/target-3-stratix4/ad9361_data_sub_rv-merge.out ad9361_data_sub.hdl/target-3-stratix4/ad9361_data_sub_rv-quartus.out ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out ad9361_data_sub.hdl/target-4-stratix4/ad9361_data_sub_rv-export.out ad9361_data_sub.hdl/target-4-stratix4/ad9361_data_sub_rv-map.out ad9361_data_sub.hdl/target-4-stratix4/ad9361_data_sub_rv-merge.out ad9361_data_sub.hdl/target-4-stratix4/ad9361_data_sub_rv-quartus.out ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out ad9361_data_sub.hdl/target-5-stratix4/ad9361_data_sub_rv-export.out ad9361_data_sub.hdl/target-5-stratix4/ad9361_data_sub_rv-map.out ad9361_data_sub.hdl/target-5-stratix4/ad9361_data_sub_rv-merge.out ad9361_data_sub.hdl/target-5-stratix4/ad9361_data_sub_rv-quartus.out ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out ad9361_data_sub.hdl/target-6-stratix4/ad9361_data_sub_rv-export.out ad9361_data_sub.hdl/target-6-stratix4/ad9361_data_sub_rv-map.out ad9361_data_sub.hdl/target-6-stratix4/ad9361_data_sub_rv-merge.out ad9361_data_sub.hdl/target-6-stratix4/ad9361_data_sub_rv-quartus.out ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out ad9361_data_sub.hdl/target-7-stratix4/ad9361_data_sub_rv-export.out ad9361_data_sub.hdl/target-7-stratix4/ad9361_data_sub_rv-map.out ad9361_data_sub.hdl/target-7-stratix4/ad9361_data_sub_rv-merge.out ad9361_data_sub.hdl/target-7-stratix4/ad9361_data_sub_rv-quartus.out ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out ad9361_data_sub.hdl/target-stratix4/ad9361_data_sub_rv-export.out ad9361_data_sub.hdl/target-stratix4/ad9361_data_sub_rv-map.out ad9361_data_sub.hdl/target-stratix4/ad9361_data_sub_rv-merge.out ad9361_data_sub.hdl/target-stratix4/ad9361_data_sub_rv-quartus.out ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out ad9361_data_sub.hdl/target-1-stratix4/ad9361_data_sub_rv.map.summary ad9361_data_sub.hdl/target-1-stratix4/ad9361_data_sub_rv.merge.summary ad9361_data_sub.hdl/target-2-stratix4/ad9361_data_sub_rv.map.summary ad9361_data_sub.hdl/target-2-stratix4/ad9361_data_sub_rv.merge.summary ad9361_data_sub.hdl/target-3-stratix4/ad9361_data_sub_rv.map.summary ad9361_data_sub.hdl/target-3-stratix4/ad9361_data_sub_rv.merge.summary ad9361_data_sub.hdl/target-4-stratix4/ad9361_data_sub_rv.map.summary ad9361_data_sub.hdl/target-4-stratix4/ad9361_data_sub_rv.merge.summary ad9361_data_sub.hdl/target-5-stratix4/ad9361_data_sub_rv.map.summary ad9361_data_sub.hdl/target-5-stratix4/ad9361_data_sub_rv.merge.summary ad9361_data_sub.hdl/target-6-stratix4/ad9361_data_sub_rv.map.summary ad9361_data_sub.hdl/target-6-stratix4/ad9361_data_sub_rv.merge.summary ad9361_data_sub.hdl/target-7-stratix4/ad9361_data_sub_rv.map.summary ad9361_data_sub.hdl/target-7-stratix4/ad9361_data_sub_rv.merge.summary ad9361_data_sub.hdl/target-stratix4/ad9361_data_sub_rv.map.summary ad9361_data_sub.hdl/target-stratix4/ad9361_data_sub_rv.merge.summary
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out:Primitive and Black Box Usage:
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-------------------------------
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-# BELS                             : 4
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-#      GND                         : 1
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-#      VCC                         : 3
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-# Tri-States                       : 12
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-#      BUFT                        : 12
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-# IO Buffers                       : 1
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-#      IBUF                        : 1
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out:Device utilization summary:
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-Selected Device : 6vlx240tff1156-1 
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-Slice Logic Utilization: 
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-Slice Logic Distribution: 
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out- Number of LUT Flip Flop pairs used:      0
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-   Number with an unused Flip Flop:       0  out of      0         
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-   Number with an unused LUT:             0  out of      0         
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-   Number of fully used LUT-FF pairs:     0  out of      0         
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-   Number of unique control sets:         0
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-IO Utilization: 
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out- Number of IOs:                          75
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out- Number of bonded IOBs:                   1  out of    600     0%  
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-Specific Feature Utilization:
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-Partition Resource Summary:
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-  No Partitions were found in this design.
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-Timing Report
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-      GENERATED AFTER PLACE-and-ROUTE.
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-Clock Information:
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-------------------
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-No clock signals found in this design
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-
--
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out:Timing Summary:
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out----------------
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-Speed Grade: -1
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-   Minimum period: No path found
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-   Minimum input arrival time before clock: No path found
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-   Maximum output required time after clock: No path found
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-   Maximum combinational path delay: 0.003ns
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-Timing Details:
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out----------------
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-All values displayed in nanoseconds (ns)
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-Timing constraint: Default path analysis
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-  Total number of paths / destination ports: 27 / 27
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out--------------------------------------------------------------------------
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-Delay:               0.003ns (Levels of Logic = 3)
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-  Source:            RX_FRAME_P (PAD)
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-  Destination:       dev_data_adc_out_rx_frame (PAD)
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-  Data Path: RX_FRAME_P to dev_data_adc_out_rx_frame
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-                                Gate     Net
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-    ----------------------------------------  ------------
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-     begin scope: 'worker:RX_FRAME_P'
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-     begin scope: 'worker/rx_frame:I'
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-     IBUF:I->O             0   0.003   0.000  UNSPECIFIED_gen.single_ended_prim.buf_generic.buf (O)
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-     end scope: 'worker/rx_frame:O'
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-     end scope: 'worker:dev_data_adc_out_rx_frame'
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-    ----------------------------------------
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-    Total                      0.003ns (0.003ns logic, 0.000ns route)
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-                                       (100.0% logic, 0.0% route)
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-Cross Clock Domains Report:
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out---------------------------
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-1-virtex6/ad9361_data_sub_rv-xst.out-
--
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out:3. Memory
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-4. DSP
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out:5. IO and GT Specific
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-6. Clocking
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out:7. Specific Feature
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-8. Primitives
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out:9. Black Boxes
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-10. Instantiated Netlists
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-1. Slice Logic
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out---------------
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-+-------------------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-|        Site Type        | Used | Fixed | Available | Util% |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-+-------------------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-| Slice LUTs              |    0 |     0 |     53200 |  0.00 |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-|   LUT as Logic          |    0 |     0 |     53200 |  0.00 |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-|   LUT as Memory         |    0 |     0 |     17400 |  0.00 |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-| Slice Registers         |    0 |     0 |    106400 |  0.00 |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-|   Register as Flip Flop |    0 |     0 |    106400 |  0.00 |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-|   Register as Latch     |    0 |     0 |    106400 |  0.00 |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-| F7 Muxes                |    0 |     0 |     26600 |  0.00 |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-| F8 Muxes                |    0 |     0 |     13300 |  0.00 |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-+-------------------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-1.1 Summary of Registers by Type
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out---------------------------------
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-+-------+--------------+-------------+--------------+
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-| Total | Clock Enable | Synchronous | Asynchronous |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-+-------+--------------+-------------+--------------+
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-| 0     |            _ |           - |            - |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-| 0     |            _ |           - |          Set |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-| 0     |            _ |           - |        Reset |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-| 0     |            _ |         Set |            - |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-| 0     |            _ |       Reset |            - |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-| 0     |          Yes |           - |            - |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-| 0     |          Yes |           - |          Set |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-| 0     |          Yes |           - |        Reset |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-| 0     |          Yes |         Set |            - |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-| 0     |          Yes |       Reset |            - |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-+-------+--------------+-------------+--------------+
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-2. Slice Logic Distribution
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out----------------------------
--
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out:3. Memory
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out----------
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-+----------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-|    Site Type   | Used | Fixed | Available | Util% |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-+----------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-| Block RAM Tile |    0 |     0 |       140 |  0.00 |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-|   RAMB18       |    0 |     0 |       280 |  0.00 |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-+----------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-4. DSP
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-------
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-+-----------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-| Site Type | Used | Fixed | Available | Util% |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-+-----------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-| DSPs      |    0 |     0 |       220 |  0.00 |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-+-----------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out:5. IO and GT Specific
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out----------------------
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-+-----------------------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-|          Site Type          | Used | Fixed | Available | Util% |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-+-----------------------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-| Bonded IOB                  |    1 |     0 |       200 |  0.50 |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-| IBUFDS                      |    0 |     0 |       192 |  0.00 |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-| ILOGIC                      |    0 |     0 |       200 |  0.00 |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-| OLOGIC                      |    0 |     0 |       200 |  0.00 |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-+-----------------------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-6. Clocking
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out------------
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-+------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-|  Site Type | Used | Fixed | Available | Util% |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-+------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-| BUFIO      |    0 |     0 |        16 |  0.00 |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-| BUFMRCE    |    0 |     0 |         8 |  0.00 |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-| BUFHCE     |    0 |     0 |        72 |  0.00 |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-| BUFR       |    0 |     0 |        16 |  0.00 |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-+------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out:7. Specific Feature
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out--------------------
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-+-------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-|  Site Type  | Used | Fixed | Available | Util% |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-+-------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-| BSCANE2     |    0 |     0 |         4 |  0.00 |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-| DNA_PORT    |    0 |     0 |         1 |  0.00 |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-| ICAPE2      |    0 |     0 |         2 |  0.00 |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-| STARTUPE2   |    0 |     0 |         1 |  0.00 |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-| XADC        |    0 |     0 |         1 |  0.00 |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-+-------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-8. Primitives
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out--------------
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+---------------------+
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-| Ref Name | Used | Functional Category |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+---------------------+
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-| IBUF     |    1 |                  IO |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+---------------------+
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out:9. Black Boxes
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out---------------
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-| Ref Name | Used |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-10. Instantiated Netlists
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out--------------------------
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-| Ref Name | Used |
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1565.176 ; gain = 0.000 ; free physical = 16831 ; free virtual = 88560
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-INFO: [Timing 38-35] Done setting XDC timing constraints.
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-Timing Report
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-Slack:                    inf
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-  Source:                 RX_FRAME_P
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-                            (input port)
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-  Destination:            dev_data_adc_out[rx_frame]
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-                            (output port)
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-  Path Group:             (none)
ad9361_data_sub.hdl/target-1-zynq/ad9361_data_sub_rv-vivado.out-  Path Type:              Max at Slow Process Corner
--
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out:Primitive and Black Box Usage:
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-------------------------------
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-# BELS                             : 4
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-#      GND                         : 1
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-#      VCC                         : 3
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-# Tri-States                       : 12
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-#      BUFT                        : 12
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-# IO Buffers                       : 1
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-#      IBUF                        : 1
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out:Device utilization summary:
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-Selected Device : 7z020clg484-1 
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-Slice Logic Utilization: 
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-Slice Logic Distribution: 
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out- Number of LUT Flip Flop pairs used:      0
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-   Number with an unused Flip Flop:       0  out of      0         
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-   Number with an unused LUT:             0  out of      0         
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-   Number of fully used LUT-FF pairs:     0  out of      0         
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-   Number of unique control sets:         0
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-IO Utilization: 
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out- Number of IOs:                          75
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out- Number of bonded IOBs:                   1  out of    200     0%  
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-Specific Feature Utilization:
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-Partition Resource Summary:
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-  No Partitions were found in this design.
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-Timing Report
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-      GENERATED AFTER PLACE-and-ROUTE.
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-Clock Information:
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-------------------
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-No clock signals found in this design
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-
--
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out:Timing Summary:
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out----------------
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-Speed Grade: -1
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-   Minimum period: No path found
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-   Minimum input arrival time before clock: No path found
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-   Maximum output required time after clock: No path found
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-   Maximum combinational path delay: 0.000ns
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-Timing Details:
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out----------------
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-All values displayed in nanoseconds (ns)
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-Timing constraint: Default path analysis
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-  Total number of paths / destination ports: 27 / 27
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out--------------------------------------------------------------------------
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-Delay:               0.000ns (Levels of Logic = 3)
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-  Source:            dev_data_dac_in_data<11> (PAD)
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-  Destination:       dev_data_adc_out_data<11> (PAD)
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-  Data Path: dev_data_dac_in_data<11> to dev_data_adc_out_data<11>
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-                                Gate     Net
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-    ----------------------------------------  ------------
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-     begin scope: 'worker:dev_data_dac_in_data<11>'
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-     begin scope: 'worker/p1hi:I<5>'
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-     BUFT:I->O             0   0.000   0.000  IO<5>_I<5> (IO<5>)
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-     end scope: 'worker/p1hi:IO<5>'
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-     end scope: 'worker:P1_D_11_6<5>'
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-    ----------------------------------------
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-    Total                      0.000ns (0.000ns logic, 0.000ns route)
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-Cross Clock Domains Report:
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out---------------------------
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-1-zynq_ise/ad9361_data_sub_rv-xst.out-
--
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out:Primitive and Black Box Usage:
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-------------------------------
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-# BELS                             : 1
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-#      GND                         : 1
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-# IO Buffers                       : 13
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-#      IBUF                        : 7
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-#      OBUF                        : 6
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out:Device utilization summary:
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-Selected Device : 6vlx240tff1156-1 
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-Slice Logic Utilization: 
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-Slice Logic Distribution: 
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out- Number of LUT Flip Flop pairs used:      0
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-   Number with an unused Flip Flop:       0  out of      0         
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-   Number with an unused LUT:             0  out of      0         
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-   Number of fully used LUT-FF pairs:     0  out of      0         
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-   Number of unique control sets:         0
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-IO Utilization: 
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out- Number of IOs:                          75
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out- Number of bonded IOBs:                  13  out of    600     2%  
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-Specific Feature Utilization:
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-Partition Resource Summary:
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-  No Partitions were found in this design.
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-Timing Report
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-      GENERATED AFTER PLACE-and-ROUTE.
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-Clock Information:
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-------------------
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-No clock signals found in this design
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-
--
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out:Timing Summary:
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out----------------
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-Speed Grade: -1
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-   Minimum period: No path found
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-   Minimum input arrival time before clock: No path found
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-   Maximum output required time after clock: No path found
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-   Maximum combinational path delay: 0.003ns
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-Timing Details:
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out----------------
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-All values displayed in nanoseconds (ns)
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-Timing constraint: Default path analysis
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-  Total number of paths / destination ports: 15 / 15
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out--------------------------------------------------------------------------
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-Delay:               0.003ns (Levels of Logic = 3)
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-  Source:            P0_D_5_0<5> (PAD)
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-  Destination:       dev_data_adc_out_data<5> (PAD)
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-  Data Path: P0_D_5_0<5> to dev_data_adc_out_data<5>
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-                                Gate     Net
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-    ----------------------------------------  ------------
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-     begin scope: 'worker:P0_D_5_0<5>'
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-     begin scope: 'worker/p0lo:I<5>'
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-     IBUF:I->O             0   0.003   0.000  UNSPECIFIED_gen.single_ended_prim.buf_generic.gen_loop[5].buf (O<5>)
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-     end scope: 'worker/p0lo:O<5>'
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-     end scope: 'worker:dev_data_adc_out_data<5>'
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-    ----------------------------------------
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-    Total                      0.003ns (0.003ns logic, 0.000ns route)
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-                                       (100.0% logic, 0.0% route)
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-Cross Clock Domains Report:
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out---------------------------
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-2-virtex6/ad9361_data_sub_rv-xst.out-
--
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out:3. Memory
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-4. DSP
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out:5. IO and GT Specific
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-6. Clocking
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out:7. Specific Feature
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-8. Primitives
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out:9. Black Boxes
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-10. Instantiated Netlists
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-1. Slice Logic
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out---------------
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-+-------------------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-|        Site Type        | Used | Fixed | Available | Util% |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-+-------------------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-| Slice LUTs              |    0 |     0 |     53200 |  0.00 |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-|   LUT as Logic          |    0 |     0 |     53200 |  0.00 |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-|   LUT as Memory         |    0 |     0 |     17400 |  0.00 |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-| Slice Registers         |    0 |     0 |    106400 |  0.00 |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-|   Register as Flip Flop |    0 |     0 |    106400 |  0.00 |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-|   Register as Latch     |    0 |     0 |    106400 |  0.00 |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-| F7 Muxes                |    0 |     0 |     26600 |  0.00 |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-| F8 Muxes                |    0 |     0 |     13300 |  0.00 |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-+-------------------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-1.1 Summary of Registers by Type
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out---------------------------------
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-+-------+--------------+-------------+--------------+
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-| Total | Clock Enable | Synchronous | Asynchronous |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-+-------+--------------+-------------+--------------+
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-| 0     |            _ |           - |            - |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-| 0     |            _ |           - |          Set |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-| 0     |            _ |           - |        Reset |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-| 0     |            _ |         Set |            - |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-| 0     |            _ |       Reset |            - |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-| 0     |          Yes |           - |            - |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-| 0     |          Yes |           - |          Set |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-| 0     |          Yes |           - |        Reset |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-| 0     |          Yes |         Set |            - |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-| 0     |          Yes |       Reset |            - |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-+-------+--------------+-------------+--------------+
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-2. Slice Logic Distribution
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out----------------------------
--
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out:3. Memory
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out----------
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-+----------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-|    Site Type   | Used | Fixed | Available | Util% |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-+----------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-| Block RAM Tile |    0 |     0 |       140 |  0.00 |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-|   RAMB18       |    0 |     0 |       280 |  0.00 |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-+----------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-4. DSP
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-------
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-+-----------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-| Site Type | Used | Fixed | Available | Util% |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-+-----------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-| DSPs      |    0 |     0 |       220 |  0.00 |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-+-----------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out:5. IO and GT Specific
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out----------------------
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-+-----------------------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-|          Site Type          | Used | Fixed | Available | Util% |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-+-----------------------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-| Bonded IOB                  |   13 |     0 |       200 |  6.50 |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-| IBUFDS                      |    0 |     0 |       192 |  0.00 |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-| ILOGIC                      |    0 |     0 |       200 |  0.00 |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-| OLOGIC                      |    0 |     0 |       200 |  0.00 |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-+-----------------------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-6. Clocking
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out------------
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-+------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-|  Site Type | Used | Fixed | Available | Util% |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-+------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-| BUFIO      |    0 |     0 |        16 |  0.00 |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-| BUFMRCE    |    0 |     0 |         8 |  0.00 |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-| BUFHCE     |    0 |     0 |        72 |  0.00 |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-| BUFR       |    0 |     0 |        16 |  0.00 |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-+------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out:7. Specific Feature
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out--------------------
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-+-------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-|  Site Type  | Used | Fixed | Available | Util% |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-+-------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-| BSCANE2     |    0 |     0 |         4 |  0.00 |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-| DNA_PORT    |    0 |     0 |         1 |  0.00 |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-| ICAPE2      |    0 |     0 |         2 |  0.00 |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-| STARTUPE2   |    0 |     0 |         1 |  0.00 |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-| XADC        |    0 |     0 |         1 |  0.00 |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-+-------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-8. Primitives
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out--------------
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+---------------------+
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-| Ref Name | Used | Functional Category |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+---------------------+
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-| IBUF     |    7 |                  IO |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-| OBUF     |    6 |                  IO |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+---------------------+
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out:9. Black Boxes
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out---------------
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-| Ref Name | Used |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-10. Instantiated Netlists
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out--------------------------
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-| Ref Name | Used |
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1565.168 ; gain = 0.000 ; free physical = 16820 ; free virtual = 88550
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-INFO: [Timing 38-35] Done setting XDC timing constraints.
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-Timing Report
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-Slack:                    inf
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-  Source:                 dev_data_dac_in[data][0]
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-                            (input port)
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-  Destination:            P0_D_11_6[0]
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-                            (output port)
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-  Path Group:             (none)
ad9361_data_sub.hdl/target-2-zynq/ad9361_data_sub_rv-vivado.out-  Path Type:              Max at Slow Process Corner
--
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out:Primitive and Black Box Usage:
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-------------------------------
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-# BELS                             : 1
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-#      GND                         : 1
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-# IO Buffers                       : 13
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-#      IBUF                        : 7
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-#      OBUF                        : 6
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out:Device utilization summary:
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-Selected Device : 7z020clg484-1 
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-Slice Logic Utilization: 
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-Slice Logic Distribution: 
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out- Number of LUT Flip Flop pairs used:      0
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-   Number with an unused Flip Flop:       0  out of      0         
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-   Number with an unused LUT:             0  out of      0         
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-   Number of fully used LUT-FF pairs:     0  out of      0         
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-   Number of unique control sets:         0
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-IO Utilization: 
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out- Number of IOs:                          75
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out- Number of bonded IOBs:                  13  out of    200     6%  
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-Specific Feature Utilization:
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-Partition Resource Summary:
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-  No Partitions were found in this design.
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-Timing Report
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-      GENERATED AFTER PLACE-and-ROUTE.
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-Clock Information:
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-------------------
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-No clock signals found in this design
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-
--
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out:Timing Summary:
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out----------------
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-Speed Grade: -1
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-   Minimum period: No path found
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-   Minimum input arrival time before clock: No path found
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-   Maximum output required time after clock: No path found
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-   Maximum combinational path delay: 0.000ns
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-Timing Details:
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out----------------
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-All values displayed in nanoseconds (ns)
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-Timing constraint: Default path analysis
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-  Total number of paths / destination ports: 15 / 15
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out--------------------------------------------------------------------------
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-Delay:               0.000ns (Levels of Logic = 3)
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-  Source:            P0_D_5_0<5> (PAD)
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-  Destination:       dev_data_adc_out_data<5> (PAD)
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-  Data Path: P0_D_5_0<5> to dev_data_adc_out_data<5>
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-                                Gate     Net
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-    ----------------------------------------  ------------
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-     begin scope: 'worker:P0_D_5_0<5>'
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-     begin scope: 'worker/p0lo:I<5>'
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-     IBUF:I->O             0   0.000   0.000  UNSPECIFIED_gen.single_ended_prim.buf_generic.gen_loop[5].buf (O<5>)
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-     end scope: 'worker/p0lo:O<5>'
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-     end scope: 'worker:dev_data_adc_out_data<5>'
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-    ----------------------------------------
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-    Total                      0.000ns (0.000ns logic, 0.000ns route)
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-Cross Clock Domains Report:
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out---------------------------
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-2-zynq_ise/ad9361_data_sub_rv-xst.out-
--
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out:Primitive and Black Box Usage:
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-------------------------------
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-# BELS                             : 2
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-#      GND                         : 1
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-#      VCC                         : 1
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-# IO Buffers                       : 13
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-#      IBUF                        : 7
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-#      OBUF                        : 6
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out:Device utilization summary:
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-Selected Device : 6vlx240tff1156-1 
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-Slice Logic Utilization: 
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-Slice Logic Distribution: 
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out- Number of LUT Flip Flop pairs used:      0
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-   Number with an unused Flip Flop:       0  out of      0         
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-   Number with an unused LUT:             0  out of      0         
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-   Number of fully used LUT-FF pairs:     0  out of      0         
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-   Number of unique control sets:         0
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-IO Utilization: 
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out- Number of IOs:                          75
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out- Number of bonded IOBs:                  13  out of    600     2%  
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-Specific Feature Utilization:
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-Partition Resource Summary:
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-  No Partitions were found in this design.
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-Timing Report
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-      GENERATED AFTER PLACE-and-ROUTE.
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-Clock Information:
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-------------------
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-No clock signals found in this design
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-
--
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out:Timing Summary:
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out----------------
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-Speed Grade: -1
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-   Minimum period: No path found
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-   Minimum input arrival time before clock: No path found
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-   Maximum output required time after clock: No path found
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-   Maximum combinational path delay: 0.003ns
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-Timing Details:
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out----------------
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-All values displayed in nanoseconds (ns)
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-Timing constraint: Default path analysis
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-  Total number of paths / destination ports: 15 / 15
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out--------------------------------------------------------------------------
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-Delay:               0.003ns (Levels of Logic = 3)
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-  Source:            P1_D_5_0<5> (PAD)
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-  Destination:       dev_data_adc_out_data<5> (PAD)
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-  Data Path: P1_D_5_0<5> to dev_data_adc_out_data<5>
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-                                Gate     Net
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-    ----------------------------------------  ------------
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-     begin scope: 'worker:P1_D_5_0<5>'
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-     begin scope: 'worker/p1lo:I<5>'
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-     IBUF:I->O             0   0.003   0.000  UNSPECIFIED_gen.single_ended_prim.buf_generic.gen_loop[5].buf (O<5>)
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-     end scope: 'worker/p1lo:O<5>'
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-     end scope: 'worker:dev_data_adc_out_data<5>'
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-    ----------------------------------------
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-    Total                      0.003ns (0.003ns logic, 0.000ns route)
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-                                       (100.0% logic, 0.0% route)
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-Cross Clock Domains Report:
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out---------------------------
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-3-virtex6/ad9361_data_sub_rv-xst.out-
--
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out:3. Memory
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-4. DSP
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out:5. IO and GT Specific
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-6. Clocking
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out:7. Specific Feature
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-8. Primitives
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out:9. Black Boxes
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-10. Instantiated Netlists
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-1. Slice Logic
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out---------------
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-+-------------------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-|        Site Type        | Used | Fixed | Available | Util% |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-+-------------------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-| Slice LUTs              |    0 |     0 |     53200 |  0.00 |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-|   LUT as Logic          |    0 |     0 |     53200 |  0.00 |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-|   LUT as Memory         |    0 |     0 |     17400 |  0.00 |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-| Slice Registers         |    0 |     0 |    106400 |  0.00 |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-|   Register as Flip Flop |    0 |     0 |    106400 |  0.00 |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-|   Register as Latch     |    0 |     0 |    106400 |  0.00 |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-| F7 Muxes                |    0 |     0 |     26600 |  0.00 |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-| F8 Muxes                |    0 |     0 |     13300 |  0.00 |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-+-------------------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-1.1 Summary of Registers by Type
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out---------------------------------
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-+-------+--------------+-------------+--------------+
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-| Total | Clock Enable | Synchronous | Asynchronous |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-+-------+--------------+-------------+--------------+
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-| 0     |            _ |           - |            - |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-| 0     |            _ |           - |          Set |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-| 0     |            _ |           - |        Reset |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-| 0     |            _ |         Set |            - |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-| 0     |            _ |       Reset |            - |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-| 0     |          Yes |           - |            - |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-| 0     |          Yes |           - |          Set |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-| 0     |          Yes |           - |        Reset |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-| 0     |          Yes |         Set |            - |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-| 0     |          Yes |       Reset |            - |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-+-------+--------------+-------------+--------------+
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-2. Slice Logic Distribution
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out----------------------------
--
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out:3. Memory
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out----------
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-+----------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-|    Site Type   | Used | Fixed | Available | Util% |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-+----------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-| Block RAM Tile |    0 |     0 |       140 |  0.00 |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-|   RAMB18       |    0 |     0 |       280 |  0.00 |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-+----------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-4. DSP
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-------
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-+-----------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-| Site Type | Used | Fixed | Available | Util% |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-+-----------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-| DSPs      |    0 |     0 |       220 |  0.00 |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-+-----------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out:5. IO and GT Specific
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out----------------------
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-+-----------------------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-|          Site Type          | Used | Fixed | Available | Util% |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-+-----------------------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-| Bonded IOB                  |   13 |     0 |       200 |  6.50 |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-| IBUFDS                      |    0 |     0 |       192 |  0.00 |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-| ILOGIC                      |    0 |     0 |       200 |  0.00 |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-| OLOGIC                      |    0 |     0 |       200 |  0.00 |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-+-----------------------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-6. Clocking
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out------------
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-+------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-|  Site Type | Used | Fixed | Available | Util% |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-+------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-| BUFIO      |    0 |     0 |        16 |  0.00 |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-| BUFMRCE    |    0 |     0 |         8 |  0.00 |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-| BUFHCE     |    0 |     0 |        72 |  0.00 |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-| BUFR       |    0 |     0 |        16 |  0.00 |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-+------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out:7. Specific Feature
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out--------------------
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-+-------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-|  Site Type  | Used | Fixed | Available | Util% |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-+-------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-| BSCANE2     |    0 |     0 |         4 |  0.00 |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-| DNA_PORT    |    0 |     0 |         1 |  0.00 |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-| ICAPE2      |    0 |     0 |         2 |  0.00 |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-| STARTUPE2   |    0 |     0 |         1 |  0.00 |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-| XADC        |    0 |     0 |         1 |  0.00 |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-+-------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-8. Primitives
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out--------------
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+---------------------+
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-| Ref Name | Used | Functional Category |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+---------------------+
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-| IBUF     |    7 |                  IO |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-| OBUF     |    6 |                  IO |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+---------------------+
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out:9. Black Boxes
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out---------------
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-| Ref Name | Used |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-10. Instantiated Netlists
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out--------------------------
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-| Ref Name | Used |
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1565.176 ; gain = 0.000 ; free physical = 16808 ; free virtual = 88539
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-INFO: [Timing 38-35] Done setting XDC timing constraints.
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-Timing Report
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-Slack:                    inf
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-  Source:                 dev_data_dac_in[data][0]
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-                            (input port)
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-  Destination:            P1_D_11_6[0]
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-                            (output port)
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-  Path Group:             (none)
ad9361_data_sub.hdl/target-3-zynq/ad9361_data_sub_rv-vivado.out-  Path Type:              Max at Slow Process Corner
--
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out:Primitive and Black Box Usage:
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-------------------------------
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-# BELS                             : 2
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-#      GND                         : 1
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-#      VCC                         : 1
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-# IO Buffers                       : 13
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-#      IBUF                        : 7
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-#      OBUF                        : 6
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out:Device utilization summary:
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-Selected Device : 7z020clg484-1 
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-Slice Logic Utilization: 
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-Slice Logic Distribution: 
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out- Number of LUT Flip Flop pairs used:      0
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-   Number with an unused Flip Flop:       0  out of      0         
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-   Number with an unused LUT:             0  out of      0         
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-   Number of fully used LUT-FF pairs:     0  out of      0         
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-   Number of unique control sets:         0
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-IO Utilization: 
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out- Number of IOs:                          75
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out- Number of bonded IOBs:                  13  out of    200     6%  
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-Specific Feature Utilization:
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-Partition Resource Summary:
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-  No Partitions were found in this design.
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-Timing Report
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-      GENERATED AFTER PLACE-and-ROUTE.
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-Clock Information:
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-------------------
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-No clock signals found in this design
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-
--
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out:Timing Summary:
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out----------------
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-Speed Grade: -1
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-   Minimum period: No path found
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-   Minimum input arrival time before clock: No path found
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-   Maximum output required time after clock: No path found
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-   Maximum combinational path delay: 0.000ns
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-Timing Details:
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out----------------
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-All values displayed in nanoseconds (ns)
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-Timing constraint: Default path analysis
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-  Total number of paths / destination ports: 15 / 15
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out--------------------------------------------------------------------------
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-Delay:               0.000ns (Levels of Logic = 3)
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-  Source:            P1_D_5_0<5> (PAD)
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-  Destination:       dev_data_adc_out_data<5> (PAD)
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-  Data Path: P1_D_5_0<5> to dev_data_adc_out_data<5>
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-                                Gate     Net
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-    ----------------------------------------  ------------
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-     begin scope: 'worker:P1_D_5_0<5>'
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-     begin scope: 'worker/p1lo:I<5>'
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-     IBUF:I->O             0   0.000   0.000  UNSPECIFIED_gen.single_ended_prim.buf_generic.gen_loop[5].buf (O<5>)
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-     end scope: 'worker/p1lo:O<5>'
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-     end scope: 'worker:dev_data_adc_out_data<5>'
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-    ----------------------------------------
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-    Total                      0.000ns (0.000ns logic, 0.000ns route)
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-Cross Clock Domains Report:
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out---------------------------
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-3-zynq_ise/ad9361_data_sub_rv-xst.out-
--
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out:Primitive and Black Box Usage:
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-------------------------------
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-# BELS                             : 5
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-#      GND                         : 1
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-#      VCC                         : 4
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-# Tri-States                       : 24
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-#      BUFT                        : 24
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-# IO Buffers                       : 1
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-#      IBUF                        : 1
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out:Device utilization summary:
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-Selected Device : 6vlx240tff1156-1 
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-Slice Logic Utilization: 
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-Slice Logic Distribution: 
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out- Number of LUT Flip Flop pairs used:      0
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-   Number with an unused Flip Flop:       0  out of      0         
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-   Number with an unused LUT:             0  out of      0         
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-   Number of fully used LUT-FF pairs:     0  out of      0         
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-   Number of unique control sets:         0
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-IO Utilization: 
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out- Number of IOs:                          87
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out- Number of bonded IOBs:                   1  out of    600     0%  
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-Specific Feature Utilization:
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-Partition Resource Summary:
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-  No Partitions were found in this design.
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-Timing Report
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-      GENERATED AFTER PLACE-and-ROUTE.
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-Clock Information:
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-------------------
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-No clock signals found in this design
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-
--
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out:Timing Summary:
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out----------------
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-Speed Grade: -1
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-   Minimum period: No path found
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-   Minimum input arrival time before clock: No path found
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-   Maximum output required time after clock: No path found
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-   Maximum combinational path delay: 0.003ns
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-Timing Details:
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out----------------
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-All values displayed in nanoseconds (ns)
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-Timing constraint: Default path analysis
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-  Total number of paths / destination ports: 51 / 51
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out--------------------------------------------------------------------------
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-Delay:               0.003ns (Levels of Logic = 3)
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-  Source:            RX_FRAME_P (PAD)
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-  Destination:       dev_data_adc_out_rx_frame (PAD)
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-  Data Path: RX_FRAME_P to dev_data_adc_out_rx_frame
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-                                Gate     Net
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-    ----------------------------------------  ------------
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-     begin scope: 'worker:RX_FRAME_P'
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-     begin scope: 'worker/rx_frame:I'
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-     IBUF:I->O             0   0.003   0.000  UNSPECIFIED_gen.single_ended_prim.buf_generic.buf (O)
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-     end scope: 'worker/rx_frame:O'
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-     end scope: 'worker:dev_data_adc_out_rx_frame'
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-    ----------------------------------------
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-    Total                      0.003ns (0.003ns logic, 0.000ns route)
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-                                       (100.0% logic, 0.0% route)
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-Cross Clock Domains Report:
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out---------------------------
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-4-virtex6/ad9361_data_sub_rv-xst.out-
--
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out:3. Memory
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-4. DSP
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out:5. IO and GT Specific
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-6. Clocking
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out:7. Specific Feature
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-8. Primitives
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out:9. Black Boxes
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-10. Instantiated Netlists
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-1. Slice Logic
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out---------------
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-+-------------------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-|        Site Type        | Used | Fixed | Available | Util% |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-+-------------------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-| Slice LUTs              |    0 |     0 |     53200 |  0.00 |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-|   LUT as Logic          |    0 |     0 |     53200 |  0.00 |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-|   LUT as Memory         |    0 |     0 |     17400 |  0.00 |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-| Slice Registers         |    0 |     0 |    106400 |  0.00 |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-|   Register as Flip Flop |    0 |     0 |    106400 |  0.00 |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-|   Register as Latch     |    0 |     0 |    106400 |  0.00 |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-| F7 Muxes                |    0 |     0 |     26600 |  0.00 |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-| F8 Muxes                |    0 |     0 |     13300 |  0.00 |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-+-------------------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-1.1 Summary of Registers by Type
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out---------------------------------
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-+-------+--------------+-------------+--------------+
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-| Total | Clock Enable | Synchronous | Asynchronous |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-+-------+--------------+-------------+--------------+
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-| 0     |            _ |           - |            - |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-| 0     |            _ |           - |          Set |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-| 0     |            _ |           - |        Reset |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-| 0     |            _ |         Set |            - |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-| 0     |            _ |       Reset |            - |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-| 0     |          Yes |           - |            - |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-| 0     |          Yes |           - |          Set |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-| 0     |          Yes |           - |        Reset |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-| 0     |          Yes |         Set |            - |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-| 0     |          Yes |       Reset |            - |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-+-------+--------------+-------------+--------------+
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-2. Slice Logic Distribution
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out----------------------------
--
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out:3. Memory
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out----------
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-+----------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-|    Site Type   | Used | Fixed | Available | Util% |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-+----------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-| Block RAM Tile |    0 |     0 |       140 |  0.00 |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-|   RAMB18       |    0 |     0 |       280 |  0.00 |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-+----------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-4. DSP
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-------
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-+-----------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-| Site Type | Used | Fixed | Available | Util% |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-+-----------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-| DSPs      |    0 |     0 |       220 |  0.00 |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-+-----------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out:5. IO and GT Specific
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out----------------------
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-+-----------------------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-|          Site Type          | Used | Fixed | Available | Util% |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-+-----------------------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-| Bonded IOB                  |    1 |     0 |       200 |  0.50 |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-| IBUFDS                      |    0 |     0 |       192 |  0.00 |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-| ILOGIC                      |    0 |     0 |       200 |  0.00 |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-| OLOGIC                      |    0 |     0 |       200 |  0.00 |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-+-----------------------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-6. Clocking
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out------------
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-+------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-|  Site Type | Used | Fixed | Available | Util% |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-+------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-| BUFIO      |    0 |     0 |        16 |  0.00 |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-| BUFMRCE    |    0 |     0 |         8 |  0.00 |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-| BUFHCE     |    0 |     0 |        72 |  0.00 |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-| BUFR       |    0 |     0 |        16 |  0.00 |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-+------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out:7. Specific Feature
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out--------------------
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-+-------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-|  Site Type  | Used | Fixed | Available | Util% |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-+-------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-| BSCANE2     |    0 |     0 |         4 |  0.00 |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-| DNA_PORT    |    0 |     0 |         1 |  0.00 |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-| ICAPE2      |    0 |     0 |         2 |  0.00 |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-| STARTUPE2   |    0 |     0 |         1 |  0.00 |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-| XADC        |    0 |     0 |         1 |  0.00 |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-+-------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-8. Primitives
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out--------------
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+---------------------+
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-| Ref Name | Used | Functional Category |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+---------------------+
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-| IBUF     |    1 |                  IO |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+---------------------+
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out:9. Black Boxes
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out---------------
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-| Ref Name | Used |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-10. Instantiated Netlists
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out--------------------------
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-| Ref Name | Used |
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1565.172 ; gain = 0.000 ; free physical = 16804 ; free virtual = 88534
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-INFO: [Timing 38-35] Done setting XDC timing constraints.
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-Timing Report
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-Slack:                    inf
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-  Source:                 RX_FRAME_P
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-                            (input port)
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-  Destination:            dev_data_adc_out[rx_frame]
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-                            (output port)
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-  Path Group:             (none)
ad9361_data_sub.hdl/target-4-zynq/ad9361_data_sub_rv-vivado.out-  Path Type:              Max at Slow Process Corner
--
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out:Primitive and Black Box Usage:
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-------------------------------
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-# BELS                             : 5
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-#      GND                         : 1
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-#      VCC                         : 4
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-# Tri-States                       : 24
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-#      BUFT                        : 24
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-# IO Buffers                       : 1
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-#      IBUF                        : 1
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out:Device utilization summary:
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-Selected Device : 7z020clg484-1 
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-Slice Logic Utilization: 
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-Slice Logic Distribution: 
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out- Number of LUT Flip Flop pairs used:      0
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-   Number with an unused Flip Flop:       0  out of      0         
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-   Number with an unused LUT:             0  out of      0         
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-   Number of fully used LUT-FF pairs:     0  out of      0         
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-   Number of unique control sets:         0
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-IO Utilization: 
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out- Number of IOs:                          87
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out- Number of bonded IOBs:                   1  out of    200     0%  
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-Specific Feature Utilization:
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-Partition Resource Summary:
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-  No Partitions were found in this design.
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-Timing Report
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-      GENERATED AFTER PLACE-and-ROUTE.
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-Clock Information:
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-------------------
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-No clock signals found in this design
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-
--
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out:Timing Summary:
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out----------------
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-Speed Grade: -1
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-   Minimum period: No path found
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-   Minimum input arrival time before clock: No path found
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-   Maximum output required time after clock: No path found
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-   Maximum combinational path delay: 0.000ns
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-Timing Details:
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out----------------
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-All values displayed in nanoseconds (ns)
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-Timing constraint: Default path analysis
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-  Total number of paths / destination ports: 51 / 51
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out--------------------------------------------------------------------------
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-Delay:               0.000ns (Levels of Logic = 3)
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-  Source:            dev_data_dac_in_data<23> (PAD)
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-  Destination:       dev_data_adc_out_data<23> (PAD)
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-  Data Path: dev_data_dac_in_data<23> to dev_data_adc_out_data<23>
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-                                Gate     Net
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-    ----------------------------------------  ------------
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-     begin scope: 'worker:dev_data_dac_in_data<23>'
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-     begin scope: 'worker/p1hi:I<5>'
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-     BUFT:I->O             0   0.000   0.000  IO<5>_I<5> (IO<5>)
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-     end scope: 'worker/p1hi:IO<5>'
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-     end scope: 'worker:P1_D_11_6<5>'
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-    ----------------------------------------
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-    Total                      0.000ns (0.000ns logic, 0.000ns route)
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-Cross Clock Domains Report:
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out---------------------------
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-4-zynq_ise/ad9361_data_sub_rv-xst.out-
--
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out:Primitive and Black Box Usage:
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-------------------------------
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-# BELS                             : 1
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-#      GND                         : 1
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-# IO Buffers                       : 25
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-#      IBUF                        : 13
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-#      OBUF                        : 12
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out:Device utilization summary:
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-Selected Device : 6vlx240tff1156-1 
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-Slice Logic Utilization: 
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-Slice Logic Distribution: 
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out- Number of LUT Flip Flop pairs used:      0
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-   Number with an unused Flip Flop:       0  out of      0         
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-   Number with an unused LUT:             0  out of      0         
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-   Number of fully used LUT-FF pairs:     0  out of      0         
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-   Number of unique control sets:         0
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-IO Utilization: 
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out- Number of IOs:                          87
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out- Number of bonded IOBs:                  25  out of    600     4%  
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-Specific Feature Utilization:
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-Partition Resource Summary:
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-  No Partitions were found in this design.
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-Timing Report
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-      GENERATED AFTER PLACE-and-ROUTE.
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-Clock Information:
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-------------------
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-No clock signals found in this design
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-
--
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out:Timing Summary:
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out----------------
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-Speed Grade: -1
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-   Minimum period: No path found
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-   Minimum input arrival time before clock: No path found
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-   Maximum output required time after clock: No path found
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-   Maximum combinational path delay: 0.003ns
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-Timing Details:
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out----------------
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-All values displayed in nanoseconds (ns)
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-Timing constraint: Default path analysis
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-  Total number of paths / destination ports: 27 / 27
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out--------------------------------------------------------------------------
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-Delay:               0.003ns (Levels of Logic = 3)
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-  Source:            P0_D_11_6<5> (PAD)
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-  Destination:       dev_data_adc_out_data<11> (PAD)
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-  Data Path: P0_D_11_6<5> to dev_data_adc_out_data<11>
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-                                Gate     Net
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-    ----------------------------------------  ------------
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-     begin scope: 'worker:P0_D_11_6<5>'
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-     begin scope: 'worker/p0hi:I<5>'
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-     IBUF:I->O             0   0.003   0.000  UNSPECIFIED_gen.single_ended_prim.buf_generic.gen_loop[5].buf (O<5>)
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-     end scope: 'worker/p0hi:O<5>'
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-     end scope: 'worker:dev_data_adc_out_data<11>'
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-    ----------------------------------------
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-    Total                      0.003ns (0.003ns logic, 0.000ns route)
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-                                       (100.0% logic, 0.0% route)
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-Cross Clock Domains Report:
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out---------------------------
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-5-virtex6/ad9361_data_sub_rv-xst.out-
--
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out:3. Memory
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-4. DSP
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out:5. IO and GT Specific
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-6. Clocking
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out:7. Specific Feature
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-8. Primitives
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out:9. Black Boxes
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-10. Instantiated Netlists
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-1. Slice Logic
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out---------------
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-+-------------------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-|        Site Type        | Used | Fixed | Available | Util% |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-+-------------------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-| Slice LUTs              |    0 |     0 |     53200 |  0.00 |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-|   LUT as Logic          |    0 |     0 |     53200 |  0.00 |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-|   LUT as Memory         |    0 |     0 |     17400 |  0.00 |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-| Slice Registers         |    0 |     0 |    106400 |  0.00 |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-|   Register as Flip Flop |    0 |     0 |    106400 |  0.00 |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-|   Register as Latch     |    0 |     0 |    106400 |  0.00 |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-| F7 Muxes                |    0 |     0 |     26600 |  0.00 |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-| F8 Muxes                |    0 |     0 |     13300 |  0.00 |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-+-------------------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-1.1 Summary of Registers by Type
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out---------------------------------
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-+-------+--------------+-------------+--------------+
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-| Total | Clock Enable | Synchronous | Asynchronous |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-+-------+--------------+-------------+--------------+
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-| 0     |            _ |           - |            - |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-| 0     |            _ |           - |          Set |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-| 0     |            _ |           - |        Reset |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-| 0     |            _ |         Set |            - |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-| 0     |            _ |       Reset |            - |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-| 0     |          Yes |           - |            - |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-| 0     |          Yes |           - |          Set |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-| 0     |          Yes |           - |        Reset |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-| 0     |          Yes |         Set |            - |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-| 0     |          Yes |       Reset |            - |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-+-------+--------------+-------------+--------------+
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-2. Slice Logic Distribution
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out----------------------------
--
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out:3. Memory
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out----------
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-+----------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-|    Site Type   | Used | Fixed | Available | Util% |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-+----------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-| Block RAM Tile |    0 |     0 |       140 |  0.00 |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-|   RAMB18       |    0 |     0 |       280 |  0.00 |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-+----------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-4. DSP
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-------
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-+-----------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-| Site Type | Used | Fixed | Available | Util% |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-+-----------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-| DSPs      |    0 |     0 |       220 |  0.00 |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-+-----------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out:5. IO and GT Specific
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out----------------------
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-+-----------------------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-|          Site Type          | Used | Fixed | Available | Util% |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-+-----------------------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-| Bonded IOB                  |   25 |     0 |       200 | 12.50 |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-| IBUFDS                      |    0 |     0 |       192 |  0.00 |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-| ILOGIC                      |    0 |     0 |       200 |  0.00 |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-| OLOGIC                      |    0 |     0 |       200 |  0.00 |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-+-----------------------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-6. Clocking
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out------------
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-+------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-|  Site Type | Used | Fixed | Available | Util% |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-+------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-| BUFIO      |    0 |     0 |        16 |  0.00 |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-| BUFMRCE    |    0 |     0 |         8 |  0.00 |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-| BUFHCE     |    0 |     0 |        72 |  0.00 |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-| BUFR       |    0 |     0 |        16 |  0.00 |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-+------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out:7. Specific Feature
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out--------------------
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-+-------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-|  Site Type  | Used | Fixed | Available | Util% |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-+-------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-| BSCANE2     |    0 |     0 |         4 |  0.00 |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-| DNA_PORT    |    0 |     0 |         1 |  0.00 |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-| ICAPE2      |    0 |     0 |         2 |  0.00 |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-| STARTUPE2   |    0 |     0 |         1 |  0.00 |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-| XADC        |    0 |     0 |         1 |  0.00 |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-+-------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-8. Primitives
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out--------------
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+---------------------+
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-| Ref Name | Used | Functional Category |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+---------------------+
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-| IBUF     |   13 |                  IO |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-| OBUF     |   12 |                  IO |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+---------------------+
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out:9. Black Boxes
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out---------------
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-| Ref Name | Used |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-10. Instantiated Netlists
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out--------------------------
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-| Ref Name | Used |
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1565.176 ; gain = 0.000 ; free physical = 16797 ; free virtual = 88527
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-INFO: [Timing 38-35] Done setting XDC timing constraints.
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-Timing Report
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-Slack:                    inf
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-  Source:                 dev_data_dac_in[data][6]
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-                            (input port)
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-  Destination:            P1_D_11_6[0]
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-                            (output port)
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-  Path Group:             (none)
ad9361_data_sub.hdl/target-5-zynq/ad9361_data_sub_rv-vivado.out-  Path Type:              Max at Slow Process Corner
--
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out:Primitive and Black Box Usage:
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-------------------------------
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-# BELS                             : 1
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-#      GND                         : 1
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-# IO Buffers                       : 25
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-#      IBUF                        : 13
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-#      OBUF                        : 12
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out:Device utilization summary:
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-Selected Device : 7z020clg484-1 
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-Slice Logic Utilization: 
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-Slice Logic Distribution: 
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out- Number of LUT Flip Flop pairs used:      0
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-   Number with an unused Flip Flop:       0  out of      0         
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-   Number with an unused LUT:             0  out of      0         
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-   Number of fully used LUT-FF pairs:     0  out of      0         
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-   Number of unique control sets:         0
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-IO Utilization: 
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out- Number of IOs:                          87
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out- Number of bonded IOBs:                  25  out of    200    12%  
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-Specific Feature Utilization:
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-Partition Resource Summary:
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-  No Partitions were found in this design.
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-Timing Report
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-      GENERATED AFTER PLACE-and-ROUTE.
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-Clock Information:
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-------------------
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-No clock signals found in this design
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-
--
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out:Timing Summary:
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out----------------
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-Speed Grade: -1
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-   Minimum period: No path found
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-   Minimum input arrival time before clock: No path found
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-   Maximum output required time after clock: No path found
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-   Maximum combinational path delay: 0.000ns
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-Timing Details:
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out----------------
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-All values displayed in nanoseconds (ns)
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-Timing constraint: Default path analysis
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-  Total number of paths / destination ports: 27 / 27
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out--------------------------------------------------------------------------
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-Delay:               0.000ns (Levels of Logic = 3)
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-  Source:            P0_D_11_6<5> (PAD)
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-  Destination:       dev_data_adc_out_data<11> (PAD)
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-  Data Path: P0_D_11_6<5> to dev_data_adc_out_data<11>
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-                                Gate     Net
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-    ----------------------------------------  ------------
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-     begin scope: 'worker:P0_D_11_6<5>'
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-     begin scope: 'worker/p0hi:I<5>'
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-     IBUF:I->O             0   0.000   0.000  UNSPECIFIED_gen.single_ended_prim.buf_generic.gen_loop[5].buf (O<5>)
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-     end scope: 'worker/p0hi:O<5>'
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-     end scope: 'worker:dev_data_adc_out_data<11>'
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-    ----------------------------------------
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-    Total                      0.000ns (0.000ns logic, 0.000ns route)
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-Cross Clock Domains Report:
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out---------------------------
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-5-zynq_ise/ad9361_data_sub_rv-xst.out-
--
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out:Primitive and Black Box Usage:
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-------------------------------
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-# BELS                             : 2
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-#      GND                         : 1
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-#      VCC                         : 1
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-# IO Buffers                       : 25
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-#      IBUF                        : 13
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-#      OBUF                        : 12
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out:Device utilization summary:
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-Selected Device : 6vlx240tff1156-1 
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-Slice Logic Utilization: 
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-Slice Logic Distribution: 
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out- Number of LUT Flip Flop pairs used:      0
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-   Number with an unused Flip Flop:       0  out of      0         
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-   Number with an unused LUT:             0  out of      0         
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-   Number of fully used LUT-FF pairs:     0  out of      0         
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-   Number of unique control sets:         0
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-IO Utilization: 
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out- Number of IOs:                          87
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out- Number of bonded IOBs:                  25  out of    600     4%  
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-Specific Feature Utilization:
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-Partition Resource Summary:
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-  No Partitions were found in this design.
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-Timing Report
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-      GENERATED AFTER PLACE-and-ROUTE.
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-Clock Information:
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-------------------
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-No clock signals found in this design
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-
--
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out:Timing Summary:
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out----------------
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-Speed Grade: -1
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-   Minimum period: No path found
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-   Minimum input arrival time before clock: No path found
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-   Maximum output required time after clock: No path found
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-   Maximum combinational path delay: 0.003ns
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-Timing Details:
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out----------------
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-All values displayed in nanoseconds (ns)
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-Timing constraint: Default path analysis
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-  Total number of paths / destination ports: 27 / 27
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out--------------------------------------------------------------------------
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-Delay:               0.003ns (Levels of Logic = 3)
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-  Source:            P1_D_11_6<5> (PAD)
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-  Destination:       dev_data_adc_out_data<11> (PAD)
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-  Data Path: P1_D_11_6<5> to dev_data_adc_out_data<11>
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-                                Gate     Net
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-    ----------------------------------------  ------------
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-     begin scope: 'worker:P1_D_11_6<5>'
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-     begin scope: 'worker/p1hi:I<5>'
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-     IBUF:I->O             0   0.003   0.000  UNSPECIFIED_gen.single_ended_prim.buf_generic.gen_loop[5].buf (O<5>)
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-     end scope: 'worker/p1hi:O<5>'
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-     end scope: 'worker:dev_data_adc_out_data<11>'
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-    ----------------------------------------
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-    Total                      0.003ns (0.003ns logic, 0.000ns route)
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-                                       (100.0% logic, 0.0% route)
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-Cross Clock Domains Report:
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out---------------------------
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-6-virtex6/ad9361_data_sub_rv-xst.out-
--
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out:3. Memory
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-4. DSP
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out:5. IO and GT Specific
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-6. Clocking
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out:7. Specific Feature
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-8. Primitives
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out:9. Black Boxes
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-10. Instantiated Netlists
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-1. Slice Logic
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out---------------
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-+-------------------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-|        Site Type        | Used | Fixed | Available | Util% |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-+-------------------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-| Slice LUTs              |    0 |     0 |     53200 |  0.00 |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-|   LUT as Logic          |    0 |     0 |     53200 |  0.00 |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-|   LUT as Memory         |    0 |     0 |     17400 |  0.00 |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-| Slice Registers         |    0 |     0 |    106400 |  0.00 |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-|   Register as Flip Flop |    0 |     0 |    106400 |  0.00 |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-|   Register as Latch     |    0 |     0 |    106400 |  0.00 |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-| F7 Muxes                |    0 |     0 |     26600 |  0.00 |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-| F8 Muxes                |    0 |     0 |     13300 |  0.00 |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-+-------------------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-1.1 Summary of Registers by Type
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out---------------------------------
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-+-------+--------------+-------------+--------------+
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-| Total | Clock Enable | Synchronous | Asynchronous |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-+-------+--------------+-------------+--------------+
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-| 0     |            _ |           - |            - |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-| 0     |            _ |           - |          Set |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-| 0     |            _ |           - |        Reset |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-| 0     |            _ |         Set |            - |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-| 0     |            _ |       Reset |            - |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-| 0     |          Yes |           - |            - |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-| 0     |          Yes |           - |          Set |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-| 0     |          Yes |           - |        Reset |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-| 0     |          Yes |         Set |            - |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-| 0     |          Yes |       Reset |            - |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-+-------+--------------+-------------+--------------+
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-2. Slice Logic Distribution
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out----------------------------
--
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out:3. Memory
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out----------
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-+----------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-|    Site Type   | Used | Fixed | Available | Util% |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-+----------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-| Block RAM Tile |    0 |     0 |       140 |  0.00 |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-|   RAMB18       |    0 |     0 |       280 |  0.00 |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-+----------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-4. DSP
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-------
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-+-----------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-| Site Type | Used | Fixed | Available | Util% |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-+-----------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-| DSPs      |    0 |     0 |       220 |  0.00 |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-+-----------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out:5. IO and GT Specific
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out----------------------
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-+-----------------------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-|          Site Type          | Used | Fixed | Available | Util% |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-+-----------------------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-| Bonded IOB                  |   25 |     0 |       200 | 12.50 |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-| IBUFDS                      |    0 |     0 |       192 |  0.00 |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-| ILOGIC                      |    0 |     0 |       200 |  0.00 |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-| OLOGIC                      |    0 |     0 |       200 |  0.00 |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-+-----------------------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-6. Clocking
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out------------
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-+------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-|  Site Type | Used | Fixed | Available | Util% |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-+------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-| BUFIO      |    0 |     0 |        16 |  0.00 |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-| BUFMRCE    |    0 |     0 |         8 |  0.00 |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-| BUFHCE     |    0 |     0 |        72 |  0.00 |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-| BUFR       |    0 |     0 |        16 |  0.00 |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-+------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out:7. Specific Feature
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out--------------------
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-+-------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-|  Site Type  | Used | Fixed | Available | Util% |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-+-------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-| BSCANE2     |    0 |     0 |         4 |  0.00 |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-| DNA_PORT    |    0 |     0 |         1 |  0.00 |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-| ICAPE2      |    0 |     0 |         2 |  0.00 |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-| STARTUPE2   |    0 |     0 |         1 |  0.00 |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-| XADC        |    0 |     0 |         1 |  0.00 |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-+-------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-8. Primitives
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out--------------
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+---------------------+
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-| Ref Name | Used | Functional Category |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+---------------------+
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-| IBUF     |   13 |                  IO |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-| OBUF     |   12 |                  IO |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+---------------------+
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out:9. Black Boxes
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out---------------
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-| Ref Name | Used |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-10. Instantiated Netlists
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out--------------------------
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-| Ref Name | Used |
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1565.168 ; gain = 0.000 ; free physical = 16790 ; free virtual = 88521
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-INFO: [Timing 38-35] Done setting XDC timing constraints.
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-Timing Report
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-Slack:                    inf
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-  Source:                 dev_data_dac_in[data][6]
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-                            (input port)
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-  Destination:            P0_D_11_6[0]
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-                            (output port)
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-  Path Group:             (none)
ad9361_data_sub.hdl/target-6-zynq/ad9361_data_sub_rv-vivado.out-  Path Type:              Max at Slow Process Corner
--
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out:Primitive and Black Box Usage:
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-------------------------------
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-# BELS                             : 2
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-#      GND                         : 1
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-#      VCC                         : 1
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-# IO Buffers                       : 25
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-#      IBUF                        : 13
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-#      OBUF                        : 12
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out:Device utilization summary:
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-Selected Device : 7z020clg484-1 
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-Slice Logic Utilization: 
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-Slice Logic Distribution: 
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out- Number of LUT Flip Flop pairs used:      0
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-   Number with an unused Flip Flop:       0  out of      0         
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-   Number with an unused LUT:             0  out of      0         
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-   Number of fully used LUT-FF pairs:     0  out of      0         
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-   Number of unique control sets:         0
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-IO Utilization: 
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out- Number of IOs:                          87
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out- Number of bonded IOBs:                  25  out of    200    12%  
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-Specific Feature Utilization:
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-Partition Resource Summary:
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-  No Partitions were found in this design.
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-Timing Report
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-      GENERATED AFTER PLACE-and-ROUTE.
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-Clock Information:
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-------------------
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-No clock signals found in this design
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-
--
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out:Timing Summary:
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out----------------
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-Speed Grade: -1
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-   Minimum period: No path found
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-   Minimum input arrival time before clock: No path found
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-   Maximum output required time after clock: No path found
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-   Maximum combinational path delay: 0.000ns
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-Timing Details:
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out----------------
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-All values displayed in nanoseconds (ns)
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-Timing constraint: Default path analysis
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-  Total number of paths / destination ports: 27 / 27
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out--------------------------------------------------------------------------
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-Delay:               0.000ns (Levels of Logic = 3)
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-  Source:            P1_D_11_6<5> (PAD)
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-  Destination:       dev_data_adc_out_data<11> (PAD)
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-  Data Path: P1_D_11_6<5> to dev_data_adc_out_data<11>
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-                                Gate     Net
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-    ----------------------------------------  ------------
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-     begin scope: 'worker:P1_D_11_6<5>'
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-     begin scope: 'worker/p1hi:I<5>'
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-     IBUF:I->O             0   0.000   0.000  UNSPECIFIED_gen.single_ended_prim.buf_generic.gen_loop[5].buf (O<5>)
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-     end scope: 'worker/p1hi:O<5>'
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-     end scope: 'worker:dev_data_adc_out_data<11>'
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-    ----------------------------------------
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-    Total                      0.000ns (0.000ns logic, 0.000ns route)
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-Cross Clock Domains Report:
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out---------------------------
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-6-zynq_ise/ad9361_data_sub_rv-xst.out-
--
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out:Primitive and Black Box Usage:
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-------------------------------
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-# BELS                             : 2
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-#      GND                         : 1
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-#      VCC                         : 1
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-# IO Buffers                       : 16
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-#      IBUFDS                      : 8
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-#      OBUFDS                      : 8
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out:Device utilization summary:
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-Selected Device : 6vlx240tff1156-1 
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-Slice Logic Utilization: 
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-Slice Logic Distribution: 
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out- Number of LUT Flip Flop pairs used:      0
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-   Number with an unused Flip Flop:       0  out of      0         
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-   Number with an unused LUT:             0  out of      0         
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-   Number of fully used LUT-FF pairs:     0  out of      0         
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-   Number of unique control sets:         0
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-IO Utilization: 
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out- Number of IOs:                          91
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out- Number of bonded IOBs:                  25  out of    600     4%  
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-Specific Feature Utilization:
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-Partition Resource Summary:
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-  No Partitions were found in this design.
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-Timing Report
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-      GENERATED AFTER PLACE-and-ROUTE.
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-Clock Information:
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-------------------
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-No clock signals found in this design
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-
--
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out:Timing Summary:
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out----------------
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-Speed Grade: -1
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-   Minimum period: No path found
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-   Minimum input arrival time before clock: No path found
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-   Maximum output required time after clock: No path found
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-   Maximum combinational path delay: 0.003ns
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-Timing Details:
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out----------------
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-All values displayed in nanoseconds (ns)
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-Timing constraint: Default path analysis
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-  Total number of paths / destination ports: 34 / 25
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out--------------------------------------------------------------------------
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-Delay:               0.003ns (Levels of Logic = 3)
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-  Source:            P1_D_11_6<5> (PAD)
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-  Destination:       dev_data_adc_out_data<5> (PAD)
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-  Data Path: P1_D_11_6<5> to dev_data_adc_out_data<5>
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-                                Gate     Net
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-    ----------------------------------------  ------------
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-     begin scope: 'worker:P1_D_11_6<5>'
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-     begin scope: 'worker/mode7.p0p1[2].p1hi:I'
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-     IBUFDS:I->O           0   0.003   0.000  UNSPECIFIED_gen.differential_prim.buf_generic.buf (O)
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-     end scope: 'worker/mode7.p0p1[2].p1hi:O'
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-     end scope: 'worker:dev_data_adc_out_data<5>'
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-    ----------------------------------------
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-    Total                      0.003ns (0.003ns logic, 0.000ns route)
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-                                       (100.0% logic, 0.0% route)
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-Cross Clock Domains Report:
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out---------------------------
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-7-virtex6/ad9361_data_sub_rv-xst.out-
--
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out:3. Memory
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-4. DSP
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out:5. IO and GT Specific
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-6. Clocking
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out:7. Specific Feature
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-8. Primitives
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out:9. Black Boxes
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-10. Instantiated Netlists
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-1. Slice Logic
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out---------------
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-+-------------------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-|        Site Type        | Used | Fixed | Available | Util% |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-+-------------------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-| Slice LUTs              |    0 |     0 |     53200 |  0.00 |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-|   LUT as Logic          |    0 |     0 |     53200 |  0.00 |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-|   LUT as Memory         |    0 |     0 |     17400 |  0.00 |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-| Slice Registers         |    0 |     0 |    106400 |  0.00 |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-|   Register as Flip Flop |    0 |     0 |    106400 |  0.00 |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-|   Register as Latch     |    0 |     0 |    106400 |  0.00 |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-| F7 Muxes                |    0 |     0 |     26600 |  0.00 |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-| F8 Muxes                |    0 |     0 |     13300 |  0.00 |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-+-------------------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-1.1 Summary of Registers by Type
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out---------------------------------
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-+-------+--------------+-------------+--------------+
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-| Total | Clock Enable | Synchronous | Asynchronous |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-+-------+--------------+-------------+--------------+
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-| 0     |            _ |           - |            - |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-| 0     |            _ |           - |          Set |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-| 0     |            _ |           - |        Reset |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-| 0     |            _ |         Set |            - |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-| 0     |            _ |       Reset |            - |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-| 0     |          Yes |           - |            - |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-| 0     |          Yes |           - |          Set |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-| 0     |          Yes |           - |        Reset |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-| 0     |          Yes |         Set |            - |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-| 0     |          Yes |       Reset |            - |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-+-------+--------------+-------------+--------------+
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-2. Slice Logic Distribution
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out----------------------------
--
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out:3. Memory
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out----------
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-+----------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-|    Site Type   | Used | Fixed | Available | Util% |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-+----------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-| Block RAM Tile |    0 |     0 |       140 |  0.00 |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-|   RAMB18       |    0 |     0 |       280 |  0.00 |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-+----------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-4. DSP
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-------
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-+-----------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-| Site Type | Used | Fixed | Available | Util% |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-+-----------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-| DSPs      |    0 |     0 |       220 |  0.00 |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-+-----------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out:5. IO and GT Specific
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out----------------------
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-+-----------------------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-|          Site Type          | Used | Fixed | Available | Util% |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-+-----------------------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-| Bonded IOB                  |   32 |     0 |       200 | 16.00 |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-| IBUFDS                      |    8 |     0 |       192 |  4.17 |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-| ILOGIC                      |    0 |     0 |       200 |  0.00 |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-| OLOGIC                      |    0 |     0 |       200 |  0.00 |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-+-----------------------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-6. Clocking
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out------------
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-+------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-|  Site Type | Used | Fixed | Available | Util% |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-+------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-| BUFIO      |    0 |     0 |        16 |  0.00 |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-| BUFMRCE    |    0 |     0 |         8 |  0.00 |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-| BUFHCE     |    0 |     0 |        72 |  0.00 |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-| BUFR       |    0 |     0 |        16 |  0.00 |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-+------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out:7. Specific Feature
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out--------------------
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-+-------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-|  Site Type  | Used | Fixed | Available | Util% |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-+-------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-| BSCANE2     |    0 |     0 |         4 |  0.00 |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-| DNA_PORT    |    0 |     0 |         1 |  0.00 |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-| ICAPE2      |    0 |     0 |         2 |  0.00 |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-| STARTUPE2   |    0 |     0 |         1 |  0.00 |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-| XADC        |    0 |     0 |         1 |  0.00 |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-+-------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-8. Primitives
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out--------------
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+---------------------+
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-| Ref Name | Used | Functional Category |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+---------------------+
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-| OBUFDS   |   16 |                  IO |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-| INV      |    8 |                 LUT |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-| IBUFDS   |    8 |                  IO |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+---------------------+
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out:9. Black Boxes
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out---------------
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-| Ref Name | Used |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-10. Instantiated Netlists
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out--------------------------
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-| Ref Name | Used |
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1565.184 ; gain = 0.000 ; free physical = 16791 ; free virtual = 88522
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-INFO: [Timing 38-35] Done setting XDC timing constraints.
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-Timing Report
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-Slack:                    inf
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-  Source:                 dev_data_dac_in[fb_clk]
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-                            (input port)
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-  Destination:            FB_CLK_N
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-                            (output port)
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-  Path Group:             (none)
ad9361_data_sub.hdl/target-7-zynq/ad9361_data_sub_rv-vivado.out-  Path Type:              Max at Slow Process Corner
--
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out:Primitive and Black Box Usage:
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-------------------------------
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-# BELS                             : 2
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-#      GND                         : 1
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-#      VCC                         : 1
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-# IO Buffers                       : 16
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-#      IBUFDS                      : 8
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-#      OBUFDS                      : 8
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out:Device utilization summary:
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-Selected Device : 7z020clg484-1 
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-Slice Logic Utilization: 
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-Slice Logic Distribution: 
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out- Number of LUT Flip Flop pairs used:      0
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-   Number with an unused Flip Flop:       0  out of      0         
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-   Number with an unused LUT:             0  out of      0         
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-   Number of fully used LUT-FF pairs:     0  out of      0         
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-   Number of unique control sets:         0
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-IO Utilization: 
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out- Number of IOs:                          91
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out- Number of bonded IOBs:                  25  out of    200    12%  
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-Specific Feature Utilization:
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-Partition Resource Summary:
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-  No Partitions were found in this design.
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-Timing Report
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-      GENERATED AFTER PLACE-and-ROUTE.
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-Clock Information:
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-------------------
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-No clock signals found in this design
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-
--
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out:Timing Summary:
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out----------------
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-Speed Grade: -1
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-   Minimum period: No path found
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-   Minimum input arrival time before clock: No path found
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-   Maximum output required time after clock: No path found
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-   Maximum combinational path delay: 0.000ns
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-Timing Details:
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out----------------
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-All values displayed in nanoseconds (ns)
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-Timing constraint: Default path analysis
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-  Total number of paths / destination ports: 34 / 25
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out--------------------------------------------------------------------------
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-Delay:               0.000ns (Levels of Logic = 3)
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-  Source:            P1_D_11_6<5> (PAD)
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-  Destination:       dev_data_adc_out_data<5> (PAD)
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-  Data Path: P1_D_11_6<5> to dev_data_adc_out_data<5>
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-                                Gate     Net
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-    ----------------------------------------  ------------
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-     begin scope: 'worker:P1_D_11_6<5>'
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-     begin scope: 'worker/mode7.p0p1[2].p1hi:I'
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-     IBUFDS:I->O           0   0.000   0.000  UNSPECIFIED_gen.differential_prim.buf_generic.buf (O)
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-     end scope: 'worker/mode7.p0p1[2].p1hi:O'
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-     end scope: 'worker:dev_data_adc_out_data<5>'
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-    ----------------------------------------
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-    Total                      0.000ns (0.000ns logic, 0.000ns route)
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-Cross Clock Domains Report:
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out---------------------------
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-7-zynq_ise/ad9361_data_sub_rv-xst.out-
--
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out:Primitive and Black Box Usage:
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-------------------------------
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-# BELS                             : 3
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-#      GND                         : 1
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-#      VCC                         : 2
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-# Tri-States                       : 12
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-#      BUFT                        : 12
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-# IO Buffers                       : 1
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-#      IBUF                        : 1
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out:Device utilization summary:
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-Selected Device : 6vlx240tff1156-1 
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-Slice Logic Utilization: 
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-Slice Logic Distribution: 
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out- Number of LUT Flip Flop pairs used:      0
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-   Number with an unused Flip Flop:       0  out of      0         
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-   Number with an unused LUT:             0  out of      0         
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-   Number of fully used LUT-FF pairs:     0  out of      0         
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-   Number of unique control sets:         0
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-IO Utilization: 
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out- Number of IOs:                          75
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out- Number of bonded IOBs:                   1  out of    600     0%  
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-Specific Feature Utilization:
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-Partition Resource Summary:
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-  No Partitions were found in this design.
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-Timing Report
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-      GENERATED AFTER PLACE-and-ROUTE.
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-Clock Information:
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-------------------
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-No clock signals found in this design
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-
--
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out:Timing Summary:
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out----------------
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-Speed Grade: -1
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-   Minimum period: No path found
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-   Minimum input arrival time before clock: No path found
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-   Maximum output required time after clock: No path found
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-   Maximum combinational path delay: 0.003ns
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-Timing Details:
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out----------------
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-All values displayed in nanoseconds (ns)
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-Timing constraint: Default path analysis
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-  Total number of paths / destination ports: 27 / 27
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out--------------------------------------------------------------------------
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-Delay:               0.003ns (Levels of Logic = 3)
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-  Source:            RX_FRAME_P (PAD)
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-  Destination:       dev_data_adc_out_rx_frame (PAD)
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-  Data Path: RX_FRAME_P to dev_data_adc_out_rx_frame
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-                                Gate     Net
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-    ----------------------------------------  ------------
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-     begin scope: 'worker:RX_FRAME_P'
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-     begin scope: 'worker/rx_frame:I'
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-     IBUF:I->O             0   0.003   0.000  UNSPECIFIED_gen.single_ended_prim.buf_generic.buf (O)
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-     end scope: 'worker/rx_frame:O'
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-     end scope: 'worker:dev_data_adc_out_rx_frame'
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-    ----------------------------------------
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-    Total                      0.003ns (0.003ns logic, 0.000ns route)
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-                                       (100.0% logic, 0.0% route)
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-Cross Clock Domains Report:
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out---------------------------
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-virtex6/ad9361_data_sub_rv-xst.out-
--
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out:3. Memory
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-4. DSP
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out:5. IO and GT Specific
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-6. Clocking
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out:7. Specific Feature
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-8. Primitives
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out:9. Black Boxes
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-10. Instantiated Netlists
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-1. Slice Logic
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out---------------
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-+-------------------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-|        Site Type        | Used | Fixed | Available | Util% |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-+-------------------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-| Slice LUTs              |    0 |     0 |     53200 |  0.00 |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-|   LUT as Logic          |    0 |     0 |     53200 |  0.00 |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-|   LUT as Memory         |    0 |     0 |     17400 |  0.00 |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-| Slice Registers         |    0 |     0 |    106400 |  0.00 |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-|   Register as Flip Flop |    0 |     0 |    106400 |  0.00 |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-|   Register as Latch     |    0 |     0 |    106400 |  0.00 |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-| F7 Muxes                |    0 |     0 |     26600 |  0.00 |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-| F8 Muxes                |    0 |     0 |     13300 |  0.00 |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-+-------------------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-1.1 Summary of Registers by Type
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out---------------------------------
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-+-------+--------------+-------------+--------------+
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-| Total | Clock Enable | Synchronous | Asynchronous |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-+-------+--------------+-------------+--------------+
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-| 0     |            _ |           - |            - |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-| 0     |            _ |           - |          Set |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-| 0     |            _ |           - |        Reset |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-| 0     |            _ |         Set |            - |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-| 0     |            _ |       Reset |            - |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-| 0     |          Yes |           - |            - |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-| 0     |          Yes |           - |          Set |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-| 0     |          Yes |           - |        Reset |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-| 0     |          Yes |         Set |            - |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-| 0     |          Yes |       Reset |            - |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-+-------+--------------+-------------+--------------+
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-2. Slice Logic Distribution
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out----------------------------
--
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out:3. Memory
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out----------
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-+----------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-|    Site Type   | Used | Fixed | Available | Util% |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-+----------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-| Block RAM Tile |    0 |     0 |       140 |  0.00 |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-|   RAMB18       |    0 |     0 |       280 |  0.00 |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-+----------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-4. DSP
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-------
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-+-----------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-| Site Type | Used | Fixed | Available | Util% |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-+-----------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-| DSPs      |    0 |     0 |       220 |  0.00 |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-+-----------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out:5. IO and GT Specific
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out----------------------
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-+-----------------------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-|          Site Type          | Used | Fixed | Available | Util% |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-+-----------------------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-| Bonded IOB                  |    1 |     0 |       200 |  0.50 |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-| IBUFDS                      |    0 |     0 |       192 |  0.00 |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-| ILOGIC                      |    0 |     0 |       200 |  0.00 |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-| OLOGIC                      |    0 |     0 |       200 |  0.00 |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-+-----------------------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-6. Clocking
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out------------
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-+------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-|  Site Type | Used | Fixed | Available | Util% |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-+------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-| BUFIO      |    0 |     0 |        16 |  0.00 |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-| BUFMRCE    |    0 |     0 |         8 |  0.00 |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-| BUFHCE     |    0 |     0 |        72 |  0.00 |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-| BUFR       |    0 |     0 |        16 |  0.00 |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-+------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out:7. Specific Feature
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out--------------------
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-+-------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-|  Site Type  | Used | Fixed | Available | Util% |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-+-------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-| BSCANE2     |    0 |     0 |         4 |  0.00 |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-| DNA_PORT    |    0 |     0 |         1 |  0.00 |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-| ICAPE2      |    0 |     0 |         2 |  0.00 |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-| STARTUPE2   |    0 |     0 |         1 |  0.00 |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-| XADC        |    0 |     0 |         1 |  0.00 |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-+-------------+------+-------+-----------+-------+
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-8. Primitives
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out--------------
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+---------------------+
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-| Ref Name | Used | Functional Category |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+---------------------+
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-| IBUF     |    1 |                  IO |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+---------------------+
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out:9. Black Boxes
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out---------------
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-| Ref Name | Used |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-10. Instantiated Netlists
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out--------------------------
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-| Ref Name | Used |
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-+----------+------+
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-report_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1565.180 ; gain = 0.000 ; free physical = 16843 ; free virtual = 88572
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-INFO: [Timing 38-35] Done setting XDC timing constraints.
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-Timing Report
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-Slack:                    inf
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-  Source:                 RX_FRAME_P
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-                            (input port)
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-  Destination:            dev_data_adc_out[rx_frame]
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-                            (output port)
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-  Path Group:             (none)
ad9361_data_sub.hdl/target-zynq/ad9361_data_sub_rv-vivado.out-  Path Type:              Max at Slow Process Corner
--
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out:Primitive and Black Box Usage:
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-------------------------------
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-# BELS                             : 3
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-#      GND                         : 1
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-#      VCC                         : 2
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-# Tri-States                       : 12
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-#      BUFT                        : 12
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-# IO Buffers                       : 1
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-#      IBUF                        : 1
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out:Device utilization summary:
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-Selected Device : 7z020clg484-1 
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-Slice Logic Utilization: 
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-Slice Logic Distribution: 
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out- Number of LUT Flip Flop pairs used:      0
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-   Number with an unused Flip Flop:       0  out of      0         
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-   Number with an unused LUT:             0  out of      0         
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-   Number of fully used LUT-FF pairs:     0  out of      0         
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-   Number of unique control sets:         0
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-IO Utilization: 
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out- Number of IOs:                          75
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out- Number of bonded IOBs:                   1  out of    200     0%  
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-Specific Feature Utilization:
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-Partition Resource Summary:
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-  No Partitions were found in this design.
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out----------------------------
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-Timing Report
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-      GENERATED AFTER PLACE-and-ROUTE.
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-Clock Information:
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-------------------
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-No clock signals found in this design
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-
--
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out:Timing Summary:
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out----------------
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-Speed Grade: -1
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-   Minimum period: No path found
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-   Minimum input arrival time before clock: No path found
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-   Maximum output required time after clock: No path found
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-   Maximum combinational path delay: 0.000ns
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-Timing Details:
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out----------------
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-All values displayed in nanoseconds (ns)
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-Timing constraint: Default path analysis
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-  Total number of paths / destination ports: 27 / 27
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out--------------------------------------------------------------------------
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-Delay:               0.000ns (Levels of Logic = 3)
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-  Source:            dev_data_dac_in_data<11> (PAD)
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-  Destination:       dev_data_adc_out_data<11> (PAD)
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-  Data Path: dev_data_dac_in_data<11> to dev_data_adc_out_data<11>
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-                                Gate     Net
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-    ----------------------------------------  ------------
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-     begin scope: 'worker:dev_data_dac_in_data<11>'
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-     begin scope: 'worker/p0hi:I<5>'
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-     BUFT:I->O             0   0.000   0.000  IO<5>_I<5> (IO<5>)
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-     end scope: 'worker/p0hi:IO<5>'
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-     end scope: 'worker:P0_D_11_6<5>'
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-    ----------------------------------------
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-    Total                      0.000ns (0.000ns logic, 0.000ns route)
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-Cross Clock Domains Report:
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out---------------------------
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-=========================================================================
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-
ad9361_data_sub.hdl/target-zynq_ise/ad9361_data_sub_rv-xst.out-
--
ad9361_data_sub.hdl/target-1-stratix4/ad9361_data_sub_rv.merge.summary:Partition Merge Status : Successful - Wed Dec  6 17:38:18 2017
ad9361_data_sub.hdl/target-1-stratix4/ad9361_data_sub_rv.merge.summary-Quartus Prime Version : 15.1.0 Build 185 10/21/2015 SJ Standard Edition
ad9361_data_sub.hdl/target-1-stratix4/ad9361_data_sub_rv.merge.summary-Revision Name : ad9361_data_sub_rv
ad9361_data_sub.hdl/target-1-stratix4/ad9361_data_sub_rv.merge.summary-Top-level Entity Name : ad9361_data_sub_rv_c1
ad9361_data_sub.hdl/target-1-stratix4/ad9361_data_sub_rv.merge.summary-Family : Stratix IV
ad9361_data_sub.hdl/target-1-stratix4/ad9361_data_sub_rv.merge.summary-Logic utilization : N/A
ad9361_data_sub.hdl/target-1-stratix4/ad9361_data_sub_rv.merge.summary-    Combinational ALUTs : 0
ad9361_data_sub.hdl/target-1-stratix4/ad9361_data_sub_rv.merge.summary-    Memory ALUTs : 0
ad9361_data_sub.hdl/target-1-stratix4/ad9361_data_sub_rv.merge.summary-    Dedicated logic registers : 0
ad9361_data_sub.hdl/target-1-stratix4/ad9361_data_sub_rv.merge.summary-Total registers : 0
ad9361_data_sub.hdl/target-1-stratix4/ad9361_data_sub_rv.merge.summary-Total pins : 75
ad9361_data_sub.hdl/target-1-stratix4/ad9361_data_sub_rv.merge.summary-Total virtual pins : 0
ad9361_data_sub.hdl/target-1-stratix4/ad9361_data_sub_rv.merge.summary-Total block memory bits : 0
ad9361_data_sub.hdl/target-1-stratix4/ad9361_data_sub_rv.merge.summary-DSP block 18-bit elements : 0
ad9361_data_sub.hdl/target-1-stratix4/ad9361_data_sub_rv.merge.summary-Total GXB Receiver Channel PCS : 0
ad9361_data_sub.hdl/target-1-stratix4/ad9361_data_sub_rv.merge.summary-Total GXB Receiver Channel PMA : 0
ad9361_data_sub.hdl/target-1-stratix4/ad9361_data_sub_rv.merge.summary-Total GXB Transmitter Channel PCS : 0
ad9361_data_sub.hdl/target-1-stratix4/ad9361_data_sub_rv.merge.summary-Total GXB Transmitter Channel PMA : 0
ad9361_data_sub.hdl/target-1-stratix4/ad9361_data_sub_rv.merge.summary-Total PLLs : 0
ad9361_data_sub.hdl/target-1-stratix4/ad9361_data_sub_rv.merge.summary-Total DLLs : 0
--
ad9361_data_sub.hdl/target-2-stratix4/ad9361_data_sub_rv.merge.summary:Partition Merge Status : Successful - Wed Dec  6 17:38:49 2017
ad9361_data_sub.hdl/target-2-stratix4/ad9361_data_sub_rv.merge.summary-Quartus Prime Version : 15.1.0 Build 185 10/21/2015 SJ Standard Edition
ad9361_data_sub.hdl/target-2-stratix4/ad9361_data_sub_rv.merge.summary-Revision Name : ad9361_data_sub_rv
ad9361_data_sub.hdl/target-2-stratix4/ad9361_data_sub_rv.merge.summary-Top-level Entity Name : ad9361_data_sub_rv_c2
ad9361_data_sub.hdl/target-2-stratix4/ad9361_data_sub_rv.merge.summary-Family : Stratix IV
ad9361_data_sub.hdl/target-2-stratix4/ad9361_data_sub_rv.merge.summary-Logic utilization : N/A
ad9361_data_sub.hdl/target-2-stratix4/ad9361_data_sub_rv.merge.summary-    Combinational ALUTs : 0
ad9361_data_sub.hdl/target-2-stratix4/ad9361_data_sub_rv.merge.summary-    Memory ALUTs : 0
ad9361_data_sub.hdl/target-2-stratix4/ad9361_data_sub_rv.merge.summary-    Dedicated logic registers : 0
ad9361_data_sub.hdl/target-2-stratix4/ad9361_data_sub_rv.merge.summary-Total registers : 0
ad9361_data_sub.hdl/target-2-stratix4/ad9361_data_sub_rv.merge.summary-Total pins : 75
ad9361_data_sub.hdl/target-2-stratix4/ad9361_data_sub_rv.merge.summary-Total virtual pins : 0
ad9361_data_sub.hdl/target-2-stratix4/ad9361_data_sub_rv.merge.summary-Total block memory bits : 0
ad9361_data_sub.hdl/target-2-stratix4/ad9361_data_sub_rv.merge.summary-DSP block 18-bit elements : 0
ad9361_data_sub.hdl/target-2-stratix4/ad9361_data_sub_rv.merge.summary-Total GXB Receiver Channel PCS : 0
ad9361_data_sub.hdl/target-2-stratix4/ad9361_data_sub_rv.merge.summary-Total GXB Receiver Channel PMA : 0
ad9361_data_sub.hdl/target-2-stratix4/ad9361_data_sub_rv.merge.summary-Total GXB Transmitter Channel PCS : 0
ad9361_data_sub.hdl/target-2-stratix4/ad9361_data_sub_rv.merge.summary-Total GXB Transmitter Channel PMA : 0
ad9361_data_sub.hdl/target-2-stratix4/ad9361_data_sub_rv.merge.summary-Total PLLs : 0
ad9361_data_sub.hdl/target-2-stratix4/ad9361_data_sub_rv.merge.summary-Total DLLs : 0
--
ad9361_data_sub.hdl/target-3-stratix4/ad9361_data_sub_rv.merge.summary:Partition Merge Status : Successful - Wed Dec  6 17:39:20 2017
ad9361_data_sub.hdl/target-3-stratix4/ad9361_data_sub_rv.merge.summary-Quartus Prime Version : 15.1.0 Build 185 10/21/2015 SJ Standard Edition
ad9361_data_sub.hdl/target-3-stratix4/ad9361_data_sub_rv.merge.summary-Revision Name : ad9361_data_sub_rv
ad9361_data_sub.hdl/target-3-stratix4/ad9361_data_sub_rv.merge.summary-Top-level Entity Name : ad9361_data_sub_rv_c3
ad9361_data_sub.hdl/target-3-stratix4/ad9361_data_sub_rv.merge.summary-Family : Stratix IV
ad9361_data_sub.hdl/target-3-stratix4/ad9361_data_sub_rv.merge.summary-Logic utilization : N/A
ad9361_data_sub.hdl/target-3-stratix4/ad9361_data_sub_rv.merge.summary-    Combinational ALUTs : 0
ad9361_data_sub.hdl/target-3-stratix4/ad9361_data_sub_rv.merge.summary-    Memory ALUTs : 0
ad9361_data_sub.hdl/target-3-stratix4/ad9361_data_sub_rv.merge.summary-    Dedicated logic registers : 0
ad9361_data_sub.hdl/target-3-stratix4/ad9361_data_sub_rv.merge.summary-Total registers : 0
ad9361_data_sub.hdl/target-3-stratix4/ad9361_data_sub_rv.merge.summary-Total pins : 75
ad9361_data_sub.hdl/target-3-stratix4/ad9361_data_sub_rv.merge.summary-Total virtual pins : 0
ad9361_data_sub.hdl/target-3-stratix4/ad9361_data_sub_rv.merge.summary-Total block memory bits : 0
ad9361_data_sub.hdl/target-3-stratix4/ad9361_data_sub_rv.merge.summary-DSP block 18-bit elements : 0
ad9361_data_sub.hdl/target-3-stratix4/ad9361_data_sub_rv.merge.summary-Total GXB Receiver Channel PCS : 0
ad9361_data_sub.hdl/target-3-stratix4/ad9361_data_sub_rv.merge.summary-Total GXB Receiver Channel PMA : 0
ad9361_data_sub.hdl/target-3-stratix4/ad9361_data_sub_rv.merge.summary-Total GXB Transmitter Channel PCS : 0
ad9361_data_sub.hdl/target-3-stratix4/ad9361_data_sub_rv.merge.summary-Total GXB Transmitter Channel PMA : 0
ad9361_data_sub.hdl/target-3-stratix4/ad9361_data_sub_rv.merge.summary-Total PLLs : 0
ad9361_data_sub.hdl/target-3-stratix4/ad9361_data_sub_rv.merge.summary-Total DLLs : 0
--
ad9361_data_sub.hdl/target-4-stratix4/ad9361_data_sub_rv.merge.summary:Partition Merge Status : Successful - Wed Dec  6 17:39:50 2017
ad9361_data_sub.hdl/target-4-stratix4/ad9361_data_sub_rv.merge.summary-Quartus Prime Version : 15.1.0 Build 185 10/21/2015 SJ Standard Edition
ad9361_data_sub.hdl/target-4-stratix4/ad9361_data_sub_rv.merge.summary-Revision Name : ad9361_data_sub_rv
ad9361_data_sub.hdl/target-4-stratix4/ad9361_data_sub_rv.merge.summary-Top-level Entity Name : ad9361_data_sub_rv_c4
ad9361_data_sub.hdl/target-4-stratix4/ad9361_data_sub_rv.merge.summary-Family : Stratix IV
ad9361_data_sub.hdl/target-4-stratix4/ad9361_data_sub_rv.merge.summary-Logic utilization : N/A
ad9361_data_sub.hdl/target-4-stratix4/ad9361_data_sub_rv.merge.summary-    Combinational ALUTs : 0
ad9361_data_sub.hdl/target-4-stratix4/ad9361_data_sub_rv.merge.summary-    Memory ALUTs : 0
ad9361_data_sub.hdl/target-4-stratix4/ad9361_data_sub_rv.merge.summary-    Dedicated logic registers : 0
ad9361_data_sub.hdl/target-4-stratix4/ad9361_data_sub_rv.merge.summary-Total registers : 0
ad9361_data_sub.hdl/target-4-stratix4/ad9361_data_sub_rv.merge.summary-Total pins : 87
ad9361_data_sub.hdl/target-4-stratix4/ad9361_data_sub_rv.merge.summary-Total virtual pins : 0
ad9361_data_sub.hdl/target-4-stratix4/ad9361_data_sub_rv.merge.summary-Total block memory bits : 0
ad9361_data_sub.hdl/target-4-stratix4/ad9361_data_sub_rv.merge.summary-DSP block 18-bit elements : 0
ad9361_data_sub.hdl/target-4-stratix4/ad9361_data_sub_rv.merge.summary-Total GXB Receiver Channel PCS : 0
ad9361_data_sub.hdl/target-4-stratix4/ad9361_data_sub_rv.merge.summary-Total GXB Receiver Channel PMA : 0
ad9361_data_sub.hdl/target-4-stratix4/ad9361_data_sub_rv.merge.summary-Total GXB Transmitter Channel PCS : 0
ad9361_data_sub.hdl/target-4-stratix4/ad9361_data_sub_rv.merge.summary-Total GXB Transmitter Channel PMA : 0
ad9361_data_sub.hdl/target-4-stratix4/ad9361_data_sub_rv.merge.summary-Total PLLs : 0
ad9361_data_sub.hdl/target-4-stratix4/ad9361_data_sub_rv.merge.summary-Total DLLs : 0
--
ad9361_data_sub.hdl/target-5-stratix4/ad9361_data_sub_rv.merge.summary:Partition Merge Status : Successful - Wed Dec  6 17:40:20 2017
ad9361_data_sub.hdl/target-5-stratix4/ad9361_data_sub_rv.merge.summary-Quartus Prime Version : 15.1.0 Build 185 10/21/2015 SJ Standard Edition
ad9361_data_sub.hdl/target-5-stratix4/ad9361_data_sub_rv.merge.summary-Revision Name : ad9361_data_sub_rv
ad9361_data_sub.hdl/target-5-stratix4/ad9361_data_sub_rv.merge.summary-Top-level Entity Name : ad9361_data_sub_rv_c5
ad9361_data_sub.hdl/target-5-stratix4/ad9361_data_sub_rv.merge.summary-Family : Stratix IV
ad9361_data_sub.hdl/target-5-stratix4/ad9361_data_sub_rv.merge.summary-Logic utilization : N/A
ad9361_data_sub.hdl/target-5-stratix4/ad9361_data_sub_rv.merge.summary-    Combinational ALUTs : 0
ad9361_data_sub.hdl/target-5-stratix4/ad9361_data_sub_rv.merge.summary-    Memory ALUTs : 0
ad9361_data_sub.hdl/target-5-stratix4/ad9361_data_sub_rv.merge.summary-    Dedicated logic registers : 0
ad9361_data_sub.hdl/target-5-stratix4/ad9361_data_sub_rv.merge.summary-Total registers : 0
ad9361_data_sub.hdl/target-5-stratix4/ad9361_data_sub_rv.merge.summary-Total pins : 87
ad9361_data_sub.hdl/target-5-stratix4/ad9361_data_sub_rv.merge.summary-Total virtual pins : 0
ad9361_data_sub.hdl/target-5-stratix4/ad9361_data_sub_rv.merge.summary-Total block memory bits : 0
ad9361_data_sub.hdl/target-5-stratix4/ad9361_data_sub_rv.merge.summary-DSP block 18-bit elements : 0
ad9361_data_sub.hdl/target-5-stratix4/ad9361_data_sub_rv.merge.summary-Total GXB Receiver Channel PCS : 0
ad9361_data_sub.hdl/target-5-stratix4/ad9361_data_sub_rv.merge.summary-Total GXB Receiver Channel PMA : 0
ad9361_data_sub.hdl/target-5-stratix4/ad9361_data_sub_rv.merge.summary-Total GXB Transmitter Channel PCS : 0
ad9361_data_sub.hdl/target-5-stratix4/ad9361_data_sub_rv.merge.summary-Total GXB Transmitter Channel PMA : 0
ad9361_data_sub.hdl/target-5-stratix4/ad9361_data_sub_rv.merge.summary-Total PLLs : 0
ad9361_data_sub.hdl/target-5-stratix4/ad9361_data_sub_rv.merge.summary-Total DLLs : 0
--
ad9361_data_sub.hdl/target-6-stratix4/ad9361_data_sub_rv.merge.summary:Partition Merge Status : Successful - Wed Dec  6 17:40:52 2017
ad9361_data_sub.hdl/target-6-stratix4/ad9361_data_sub_rv.merge.summary-Quartus Prime Version : 15.1.0 Build 185 10/21/2015 SJ Standard Edition
ad9361_data_sub.hdl/target-6-stratix4/ad9361_data_sub_rv.merge.summary-Revision Name : ad9361_data_sub_rv
ad9361_data_sub.hdl/target-6-stratix4/ad9361_data_sub_rv.merge.summary-Top-level Entity Name : ad9361_data_sub_rv_c6
ad9361_data_sub.hdl/target-6-stratix4/ad9361_data_sub_rv.merge.summary-Family : Stratix IV
ad9361_data_sub.hdl/target-6-stratix4/ad9361_data_sub_rv.merge.summary-Logic utilization : N/A
ad9361_data_sub.hdl/target-6-stratix4/ad9361_data_sub_rv.merge.summary-    Combinational ALUTs : 0
ad9361_data_sub.hdl/target-6-stratix4/ad9361_data_sub_rv.merge.summary-    Memory ALUTs : 0
ad9361_data_sub.hdl/target-6-stratix4/ad9361_data_sub_rv.merge.summary-    Dedicated logic registers : 0
ad9361_data_sub.hdl/target-6-stratix4/ad9361_data_sub_rv.merge.summary-Total registers : 0
ad9361_data_sub.hdl/target-6-stratix4/ad9361_data_sub_rv.merge.summary-Total pins : 87
ad9361_data_sub.hdl/target-6-stratix4/ad9361_data_sub_rv.merge.summary-Total virtual pins : 0
ad9361_data_sub.hdl/target-6-stratix4/ad9361_data_sub_rv.merge.summary-Total block memory bits : 0
ad9361_data_sub.hdl/target-6-stratix4/ad9361_data_sub_rv.merge.summary-DSP block 18-bit elements : 0
ad9361_data_sub.hdl/target-6-stratix4/ad9361_data_sub_rv.merge.summary-Total GXB Receiver Channel PCS : 0
ad9361_data_sub.hdl/target-6-stratix4/ad9361_data_sub_rv.merge.summary-Total GXB Receiver Channel PMA : 0
ad9361_data_sub.hdl/target-6-stratix4/ad9361_data_sub_rv.merge.summary-Total GXB Transmitter Channel PCS : 0
ad9361_data_sub.hdl/target-6-stratix4/ad9361_data_sub_rv.merge.summary-Total GXB Transmitter Channel PMA : 0
ad9361_data_sub.hdl/target-6-stratix4/ad9361_data_sub_rv.merge.summary-Total PLLs : 0
ad9361_data_sub.hdl/target-6-stratix4/ad9361_data_sub_rv.merge.summary-Total DLLs : 0
--
ad9361_data_sub.hdl/target-7-stratix4/ad9361_data_sub_rv.merge.summary:Partition Merge Status : Successful - Wed Dec  6 17:41:24 2017
ad9361_data_sub.hdl/target-7-stratix4/ad9361_data_sub_rv.merge.summary-Quartus Prime Version : 15.1.0 Build 185 10/21/2015 SJ Standard Edition
ad9361_data_sub.hdl/target-7-stratix4/ad9361_data_sub_rv.merge.summary-Revision Name : ad9361_data_sub_rv
ad9361_data_sub.hdl/target-7-stratix4/ad9361_data_sub_rv.merge.summary-Top-level Entity Name : ad9361_data_sub_rv_c7
ad9361_data_sub.hdl/target-7-stratix4/ad9361_data_sub_rv.merge.summary-Family : Stratix IV
ad9361_data_sub.hdl/target-7-stratix4/ad9361_data_sub_rv.merge.summary-Logic utilization : N/A
ad9361_data_sub.hdl/target-7-stratix4/ad9361_data_sub_rv.merge.summary-    Combinational ALUTs : 0
ad9361_data_sub.hdl/target-7-stratix4/ad9361_data_sub_rv.merge.summary-    Memory ALUTs : 0
ad9361_data_sub.hdl/target-7-stratix4/ad9361_data_sub_rv.merge.summary-    Dedicated logic registers : 0
ad9361_data_sub.hdl/target-7-stratix4/ad9361_data_sub_rv.merge.summary-Total registers : 0
ad9361_data_sub.hdl/target-7-stratix4/ad9361_data_sub_rv.merge.summary-Total pins : 91
ad9361_data_sub.hdl/target-7-stratix4/ad9361_data_sub_rv.merge.summary-Total virtual pins : 0
ad9361_data_sub.hdl/target-7-stratix4/ad9361_data_sub_rv.merge.summary-Total block memory bits : 0
ad9361_data_sub.hdl/target-7-stratix4/ad9361_data_sub_rv.merge.summary-DSP block 18-bit elements : 0
ad9361_data_sub.hdl/target-7-stratix4/ad9361_data_sub_rv.merge.summary-Total GXB Receiver Channel PCS : 0
ad9361_data_sub.hdl/target-7-stratix4/ad9361_data_sub_rv.merge.summary-Total GXB Receiver Channel PMA : 0
ad9361_data_sub.hdl/target-7-stratix4/ad9361_data_sub_rv.merge.summary-Total GXB Transmitter Channel PCS : 0
ad9361_data_sub.hdl/target-7-stratix4/ad9361_data_sub_rv.merge.summary-Total GXB Transmitter Channel PMA : 0
ad9361_data_sub.hdl/target-7-stratix4/ad9361_data_sub_rv.merge.summary-Total PLLs : 0
ad9361_data_sub.hdl/target-7-stratix4/ad9361_data_sub_rv.merge.summary-Total DLLs : 0
--
ad9361_data_sub.hdl/target-stratix4/ad9361_data_sub_rv.merge.summary:Partition Merge Status : Successful - Wed Dec  6 17:37:47 2017
ad9361_data_sub.hdl/target-stratix4/ad9361_data_sub_rv.merge.summary-Quartus Prime Version : 15.1.0 Build 185 10/21/2015 SJ Standard Edition
ad9361_data_sub.hdl/target-stratix4/ad9361_data_sub_rv.merge.summary-Revision Name : ad9361_data_sub_rv
ad9361_data_sub.hdl/target-stratix4/ad9361_data_sub_rv.merge.summary-Top-level Entity Name : ad9361_data_sub_rv
ad9361_data_sub.hdl/target-stratix4/ad9361_data_sub_rv.merge.summary-Family : Stratix IV
ad9361_data_sub.hdl/target-stratix4/ad9361_data_sub_rv.merge.summary-Logic utilization : N/A
ad9361_data_sub.hdl/target-stratix4/ad9361_data_sub_rv.merge.summary-    Combinational ALUTs : 0
ad9361_data_sub.hdl/target-stratix4/ad9361_data_sub_rv.merge.summary-    Memory ALUTs : 0
ad9361_data_sub.hdl/target-stratix4/ad9361_data_sub_rv.merge.summary-    Dedicated logic registers : 0
ad9361_data_sub.hdl/target-stratix4/ad9361_data_sub_rv.merge.summary-Total registers : 0
ad9361_data_sub.hdl/target-stratix4/ad9361_data_sub_rv.merge.summary-Total pins : 75
ad9361_data_sub.hdl/target-stratix4/ad9361_data_sub_rv.merge.summary-Total virtual pins : 0
ad9361_data_sub.hdl/target-stratix4/ad9361_data_sub_rv.merge.summary-Total block memory bits : 0
ad9361_data_sub.hdl/target-stratix4/ad9361_data_sub_rv.merge.summary-DSP block 18-bit elements : 0
ad9361_data_sub.hdl/target-stratix4/ad9361_data_sub_rv.merge.summary-Total GXB Receiver Channel PCS : 0
ad9361_data_sub.hdl/target-stratix4/ad9361_data_sub_rv.merge.summary-Total GXB Receiver Channel PMA : 0
ad9361_data_sub.hdl/target-stratix4/ad9361_data_sub_rv.merge.summary-Total GXB Transmitter Channel PCS : 0
ad9361_data_sub.hdl/target-stratix4/ad9361_data_sub_rv.merge.summary-Total GXB Transmitter Channel PMA : 0
ad9361_data_sub.hdl/target-stratix4/ad9361_data_sub_rv.merge.summary-Total PLLs : 0
ad9361_data_sub.hdl/target-stratix4/ad9361_data_sub_rv.merge.summary-Total DLLs : 0
