Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Nov 30 18:56:15 2020
| Host         : SBB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.918        0.000                      0                  182        0.150        0.000                      0                  182        4.500        0.000                       0                    83  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.918        0.000                      0                  182        0.150        0.000                      0                  182        4.500        0.000                       0                    83  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.918ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 btn_cond_1/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 0.890ns (23.093%)  route 2.964ns (76.907%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.557     5.141    btn_cond_1/CLK
    SLICE_X14Y56         FDRE                                         r  btn_cond_1/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y56         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  btn_cond_1/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.815     6.474    btn_cond_1/M_ctr_q_reg[12]
    SLICE_X15Y56         LUT4 (Prop_lut4_I1_O)        0.124     6.598 f  btn_cond_1/M_last_q_i_3/O
                         net (fo=1, routed)           0.797     7.395    btn_cond_1/M_last_q_i_3_n_0
    SLICE_X15Y55         LUT5 (Prop_lut5_I1_O)        0.124     7.519 r  btn_cond_1/M_last_q_i_1/O
                         net (fo=3, routed)           0.823     8.342    gameMachine/game_controlUnit/M_edge_detector_button1_in
    SLICE_X13Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.466 r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q[8]_i_1/O
                         net (fo=9, routed)           0.529     8.995    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q[8]_i_1_n_0
    SLICE_X12Y50         FDRE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.441    14.845    gameMachine/game_controlUnit/CLK
    SLICE_X12Y50         FDRE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[2]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X12Y50         FDRE (Setup_fdre_C_CE)      -0.169    14.913    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 btn_cond_1/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 0.890ns (23.093%)  route 2.964ns (76.907%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.557     5.141    btn_cond_1/CLK
    SLICE_X14Y56         FDRE                                         r  btn_cond_1/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y56         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  btn_cond_1/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.815     6.474    btn_cond_1/M_ctr_q_reg[12]
    SLICE_X15Y56         LUT4 (Prop_lut4_I1_O)        0.124     6.598 f  btn_cond_1/M_last_q_i_3/O
                         net (fo=1, routed)           0.797     7.395    btn_cond_1/M_last_q_i_3_n_0
    SLICE_X15Y55         LUT5 (Prop_lut5_I1_O)        0.124     7.519 r  btn_cond_1/M_last_q_i_1/O
                         net (fo=3, routed)           0.823     8.342    gameMachine/game_controlUnit/M_edge_detector_button1_in
    SLICE_X13Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.466 r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q[8]_i_1/O
                         net (fo=9, routed)           0.529     8.995    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q[8]_i_1_n_0
    SLICE_X12Y50         FDRE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.441    14.845    gameMachine/game_controlUnit/CLK
    SLICE_X12Y50         FDRE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[3]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X12Y50         FDRE (Setup_fdre_C_CE)      -0.169    14.913    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 btn_cond_1/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 0.890ns (23.093%)  route 2.964ns (76.907%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.557     5.141    btn_cond_1/CLK
    SLICE_X14Y56         FDRE                                         r  btn_cond_1/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y56         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  btn_cond_1/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.815     6.474    btn_cond_1/M_ctr_q_reg[12]
    SLICE_X15Y56         LUT4 (Prop_lut4_I1_O)        0.124     6.598 f  btn_cond_1/M_last_q_i_3/O
                         net (fo=1, routed)           0.797     7.395    btn_cond_1/M_last_q_i_3_n_0
    SLICE_X15Y55         LUT5 (Prop_lut5_I1_O)        0.124     7.519 r  btn_cond_1/M_last_q_i_1/O
                         net (fo=3, routed)           0.823     8.342    gameMachine/game_controlUnit/M_edge_detector_button1_in
    SLICE_X13Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.466 r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q[8]_i_1/O
                         net (fo=9, routed)           0.529     8.995    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q[8]_i_1_n_0
    SLICE_X12Y50         FDRE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.441    14.845    gameMachine/game_controlUnit/CLK
    SLICE_X12Y50         FDRE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[4]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X12Y50         FDRE (Setup_fdre_C_CE)      -0.169    14.913    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 btn_cond_1/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 0.890ns (23.093%)  route 2.964ns (76.907%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.557     5.141    btn_cond_1/CLK
    SLICE_X14Y56         FDRE                                         r  btn_cond_1/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y56         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  btn_cond_1/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.815     6.474    btn_cond_1/M_ctr_q_reg[12]
    SLICE_X15Y56         LUT4 (Prop_lut4_I1_O)        0.124     6.598 f  btn_cond_1/M_last_q_i_3/O
                         net (fo=1, routed)           0.797     7.395    btn_cond_1/M_last_q_i_3_n_0
    SLICE_X15Y55         LUT5 (Prop_lut5_I1_O)        0.124     7.519 r  btn_cond_1/M_last_q_i_1/O
                         net (fo=3, routed)           0.823     8.342    gameMachine/game_controlUnit/M_edge_detector_button1_in
    SLICE_X13Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.466 r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q[8]_i_1/O
                         net (fo=9, routed)           0.529     8.995    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q[8]_i_1_n_0
    SLICE_X12Y50         FDRE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.441    14.845    gameMachine/game_controlUnit/CLK
    SLICE_X12Y50         FDRE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[5]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X12Y50         FDRE (Setup_fdre_C_CE)      -0.169    14.913    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 btn_cond_1/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 0.890ns (23.093%)  route 2.964ns (76.907%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.557     5.141    btn_cond_1/CLK
    SLICE_X14Y56         FDRE                                         r  btn_cond_1/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y56         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  btn_cond_1/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.815     6.474    btn_cond_1/M_ctr_q_reg[12]
    SLICE_X15Y56         LUT4 (Prop_lut4_I1_O)        0.124     6.598 f  btn_cond_1/M_last_q_i_3/O
                         net (fo=1, routed)           0.797     7.395    btn_cond_1/M_last_q_i_3_n_0
    SLICE_X15Y55         LUT5 (Prop_lut5_I1_O)        0.124     7.519 r  btn_cond_1/M_last_q_i_1/O
                         net (fo=3, routed)           0.823     8.342    gameMachine/game_controlUnit/M_edge_detector_button1_in
    SLICE_X13Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.466 r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q[8]_i_1/O
                         net (fo=9, routed)           0.529     8.995    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q[8]_i_1_n_0
    SLICE_X12Y50         FDRE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.441    14.845    gameMachine/game_controlUnit/CLK
    SLICE_X12Y50         FDRE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[6]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X12Y50         FDRE (Setup_fdre_C_CE)      -0.169    14.913    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 btn_cond_1/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 0.890ns (23.093%)  route 2.964ns (76.907%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.557     5.141    btn_cond_1/CLK
    SLICE_X14Y56         FDRE                                         r  btn_cond_1/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y56         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  btn_cond_1/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.815     6.474    btn_cond_1/M_ctr_q_reg[12]
    SLICE_X15Y56         LUT4 (Prop_lut4_I1_O)        0.124     6.598 f  btn_cond_1/M_last_q_i_3/O
                         net (fo=1, routed)           0.797     7.395    btn_cond_1/M_last_q_i_3_n_0
    SLICE_X15Y55         LUT5 (Prop_lut5_I1_O)        0.124     7.519 r  btn_cond_1/M_last_q_i_1/O
                         net (fo=3, routed)           0.823     8.342    gameMachine/game_controlUnit/M_edge_detector_button1_in
    SLICE_X13Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.466 r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q[8]_i_1/O
                         net (fo=9, routed)           0.529     8.995    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q[8]_i_1_n_0
    SLICE_X12Y50         FDRE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.441    14.845    gameMachine/game_controlUnit/CLK
    SLICE_X12Y50         FDRE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[8]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X12Y50         FDRE (Setup_fdre_C_CE)      -0.169    14.913    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             6.071ns  (required time - arrival time)
  Source:                 btn_cond_1/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 0.890ns (24.285%)  route 2.775ns (75.714%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.557     5.141    btn_cond_1/CLK
    SLICE_X14Y56         FDRE                                         r  btn_cond_1/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y56         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  btn_cond_1/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.815     6.474    btn_cond_1/M_ctr_q_reg[12]
    SLICE_X15Y56         LUT4 (Prop_lut4_I1_O)        0.124     6.598 f  btn_cond_1/M_last_q_i_3/O
                         net (fo=1, routed)           0.797     7.395    btn_cond_1/M_last_q_i_3_n_0
    SLICE_X15Y55         LUT5 (Prop_lut5_I1_O)        0.124     7.519 r  btn_cond_1/M_last_q_i_1/O
                         net (fo=3, routed)           0.823     8.342    gameMachine/game_controlUnit/M_edge_detector_button1_in
    SLICE_X13Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.466 r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q[8]_i_1/O
                         net (fo=9, routed)           0.340     8.806    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q[8]_i_1_n_0
    SLICE_X13Y50         FDSE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.441    14.845    gameMachine/game_controlUnit/CLK
    SLICE_X13Y50         FDSE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[0]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X13Y50         FDSE (Setup_fdse_C_CE)      -0.205    14.877    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                          -8.806    
  -------------------------------------------------------------------
                         slack                                  6.071    

Slack (MET) :             6.071ns  (required time - arrival time)
  Source:                 btn_cond_1/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 0.890ns (24.285%)  route 2.775ns (75.714%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.557     5.141    btn_cond_1/CLK
    SLICE_X14Y56         FDRE                                         r  btn_cond_1/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y56         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  btn_cond_1/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.815     6.474    btn_cond_1/M_ctr_q_reg[12]
    SLICE_X15Y56         LUT4 (Prop_lut4_I1_O)        0.124     6.598 f  btn_cond_1/M_last_q_i_3/O
                         net (fo=1, routed)           0.797     7.395    btn_cond_1/M_last_q_i_3_n_0
    SLICE_X15Y55         LUT5 (Prop_lut5_I1_O)        0.124     7.519 r  btn_cond_1/M_last_q_i_1/O
                         net (fo=3, routed)           0.823     8.342    gameMachine/game_controlUnit/M_edge_detector_button1_in
    SLICE_X13Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.466 r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q[8]_i_1/O
                         net (fo=9, routed)           0.340     8.806    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q[8]_i_1_n_0
    SLICE_X13Y50         FDRE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.441    14.845    gameMachine/game_controlUnit/CLK
    SLICE_X13Y50         FDRE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[1]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X13Y50         FDRE (Setup_fdre_C_CE)      -0.205    14.877    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                          -8.806    
  -------------------------------------------------------------------
                         slack                                  6.071    

Slack (MET) :             6.071ns  (required time - arrival time)
  Source:                 btn_cond_1/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 0.890ns (24.285%)  route 2.775ns (75.714%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.557     5.141    btn_cond_1/CLK
    SLICE_X14Y56         FDRE                                         r  btn_cond_1/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y56         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  btn_cond_1/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.815     6.474    btn_cond_1/M_ctr_q_reg[12]
    SLICE_X15Y56         LUT4 (Prop_lut4_I1_O)        0.124     6.598 f  btn_cond_1/M_last_q_i_3/O
                         net (fo=1, routed)           0.797     7.395    btn_cond_1/M_last_q_i_3_n_0
    SLICE_X15Y55         LUT5 (Prop_lut5_I1_O)        0.124     7.519 r  btn_cond_1/M_last_q_i_1/O
                         net (fo=3, routed)           0.823     8.342    gameMachine/game_controlUnit/M_edge_detector_button1_in
    SLICE_X13Y51         LUT6 (Prop_lut6_I2_O)        0.124     8.466 r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q[8]_i_1/O
                         net (fo=9, routed)           0.340     8.806    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q[8]_i_1_n_0
    SLICE_X13Y50         FDRE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.441    14.845    gameMachine/game_controlUnit/CLK
    SLICE_X13Y50         FDRE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[7]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X13Y50         FDRE (Setup_fdre_C_CE)      -0.205    14.877    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                          -8.806    
  -------------------------------------------------------------------
                         slack                                  6.071    

Slack (MET) :             6.335ns  (required time - arrival time)
  Source:                 btn_cond_1/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_1/M_ctr_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 0.890ns (25.904%)  route 2.546ns (74.096%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.557     5.141    btn_cond_1/CLK
    SLICE_X14Y56         FDRE                                         r  btn_cond_1/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y56         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  btn_cond_1/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.815     6.474    btn_cond_1/M_ctr_q_reg[12]
    SLICE_X15Y56         LUT4 (Prop_lut4_I1_O)        0.124     6.598 r  btn_cond_1/M_last_q_i_3/O
                         net (fo=1, routed)           0.797     7.395    btn_cond_1/M_last_q_i_3_n_0
    SLICE_X15Y55         LUT5 (Prop_lut5_I1_O)        0.124     7.519 f  btn_cond_1/M_last_q_i_1/O
                         net (fo=3, routed)           0.417     7.936    btn_cond_1/M_edge_detector_button1_in
    SLICE_X15Y55         LUT1 (Prop_lut1_I0_O)        0.124     8.060 r  btn_cond_1/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.517     8.577    btn_cond_1/sel
    SLICE_X14Y53         FDRE                                         r  btn_cond_1/M_ctr_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.440    14.844    btn_cond_1/CLK
    SLICE_X14Y53         FDRE                                         r  btn_cond_1/M_ctr_q_reg[0]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X14Y53         FDRE (Setup_fdre_C_CE)      -0.169    14.912    btn_cond_1/M_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                          -8.577    
  -------------------------------------------------------------------
                         slack                                  6.335    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.597%)  route 0.098ns (34.403%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.565     1.509    gameMachine/game_controlUnit/CLK
    SLICE_X13Y50         FDRE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.141     1.650 f  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[1]/Q
                         net (fo=9, routed)           0.098     1.747    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg_n_0_[1]
    SLICE_X12Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.792 r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.792    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q[6]_i_1_n_0
    SLICE_X12Y50         FDRE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.834     2.024    gameMachine/game_controlUnit/CLK
    SLICE_X12Y50         FDRE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[6]/C
                         clock pessimism             -0.503     1.522    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.121     1.643    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.137%)  route 0.100ns (34.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.565     1.509    gameMachine/game_controlUnit/CLK
    SLICE_X13Y50         FDRE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.141     1.650 f  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[1]/Q
                         net (fo=9, routed)           0.100     1.749    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg_n_0_[1]
    SLICE_X12Y50         LUT6 (Prop_lut6_I3_O)        0.045     1.794 r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q[8]_i_2/O
                         net (fo=1, routed)           0.000     1.794    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q[8]_i_2_n_0
    SLICE_X12Y50         FDRE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.834     2.024    gameMachine/game_controlUnit/CLK
    SLICE_X12Y50         FDRE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[8]/C
                         clock pessimism             -0.503     1.522    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.121     1.643    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.188ns (50.463%)  route 0.185ns (49.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.565     1.509    gameMachine/game_controlUnit/CLK
    SLICE_X13Y50         FDRE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.141     1.650 f  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[1]/Q
                         net (fo=9, routed)           0.185     1.834    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg_n_0_[1]
    SLICE_X12Y50         LUT5 (Prop_lut5_I2_O)        0.047     1.881 r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.881    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q[5]_i_1_n_0
    SLICE_X12Y50         FDRE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.834     2.024    gameMachine/game_controlUnit/CLK
    SLICE_X12Y50         FDRE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[5]/C
                         clock pessimism             -0.503     1.522    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.131     1.653    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.187ns (50.195%)  route 0.186ns (49.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.565     1.509    gameMachine/game_controlUnit/CLK
    SLICE_X13Y50         FDRE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.141     1.650 f  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[1]/Q
                         net (fo=9, routed)           0.186     1.835    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg_n_0_[1]
    SLICE_X12Y50         LUT3 (Prop_lut3_I2_O)        0.046     1.881 r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.881    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q[3]_i_1_n_0
    SLICE_X12Y50         FDRE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.834     2.024    gameMachine/game_controlUnit/CLK
    SLICE_X12Y50         FDRE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[3]/C
                         clock pessimism             -0.503     1.522    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.131     1.653    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.196%)  route 0.185ns (49.804%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.565     1.509    gameMachine/game_controlUnit/CLK
    SLICE_X13Y50         FDRE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.141     1.650 f  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[1]/Q
                         net (fo=9, routed)           0.185     1.834    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg_n_0_[1]
    SLICE_X12Y50         LUT4 (Prop_lut4_I3_O)        0.045     1.879 r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.879    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q[4]_i_1_n_0
    SLICE_X12Y50         FDRE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.834     2.024    gameMachine/game_controlUnit/CLK
    SLICE_X12Y50         FDRE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[4]/C
                         clock pessimism             -0.503     1.522    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.121     1.643    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.060%)  route 0.186ns (49.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.565     1.509    gameMachine/game_controlUnit/CLK
    SLICE_X13Y50         FDRE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[1]/Q
                         net (fo=9, routed)           0.186     1.835    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg_n_0_[1]
    SLICE_X12Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.880 r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.880    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q[2]_i_1_n_0
    SLICE_X12Y50         FDRE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.834     2.024    gameMachine/game_controlUnit/CLK
    SLICE_X12Y50         FDRE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[2]/C
                         clock pessimism             -0.503     1.522    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.120     1.642    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 gameMachine/easy_timer/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/easy_timer/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.565     1.509    gameMachine/easy_timer/CLK
    SLICE_X12Y51         FDRE                                         r  gameMachine/easy_timer/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  gameMachine/easy_timer/M_ctr_q_reg[2]/Q
                         net (fo=1, routed)           0.114     1.787    gameMachine/easy_timer/M_ctr_q_reg_n_0_[2]
    SLICE_X12Y51         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.897 r  gameMachine/easy_timer/M_ctr_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.897    gameMachine/easy_timer/M_ctr_q_reg[0]_i_1_n_5
    SLICE_X12Y51         FDRE                                         r  gameMachine/easy_timer/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.834     2.024    gameMachine/easy_timer/CLK
    SLICE_X12Y51         FDRE                                         r  gameMachine/easy_timer/M_ctr_q_reg[2]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X12Y51         FDRE (Hold_fdre_C_D)         0.134     1.643    gameMachine/easy_timer/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 gameMachine/easy_timer/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/easy_timer/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.565     1.509    gameMachine/easy_timer/CLK
    SLICE_X12Y52         FDRE                                         r  gameMachine/easy_timer/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  gameMachine/easy_timer/M_ctr_q_reg[6]/Q
                         net (fo=1, routed)           0.114     1.787    gameMachine/easy_timer/M_ctr_q_reg_n_0_[6]
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.897 r  gameMachine/easy_timer/M_ctr_q_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.897    gameMachine/easy_timer/M_ctr_q_reg[4]_i_1__0_n_5
    SLICE_X12Y52         FDRE                                         r  gameMachine/easy_timer/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.834     2.024    gameMachine/easy_timer/CLK
    SLICE_X12Y52         FDRE                                         r  gameMachine/easy_timer/M_ctr_q_reg[6]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X12Y52         FDRE (Hold_fdre_C_D)         0.134     1.643    gameMachine/easy_timer/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 gameMachine/easy_timer/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/easy_timer/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.564     1.508    gameMachine/easy_timer/CLK
    SLICE_X12Y53         FDRE                                         r  gameMachine/easy_timer/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y53         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  gameMachine/easy_timer/M_ctr_q_reg[10]/Q
                         net (fo=1, routed)           0.114     1.786    gameMachine/easy_timer/M_ctr_q_reg_n_0_[10]
    SLICE_X12Y53         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.896 r  gameMachine/easy_timer/M_ctr_q_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.896    gameMachine/easy_timer/M_ctr_q_reg[8]_i_1__0_n_5
    SLICE_X12Y53         FDRE                                         r  gameMachine/easy_timer/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.833     2.023    gameMachine/easy_timer/CLK
    SLICE_X12Y53         FDRE                                         r  gameMachine/easy_timer/M_ctr_q_reg[10]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X12Y53         FDRE (Hold_fdre_C_D)         0.134     1.642    gameMachine/easy_timer/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 gameMachine/easy_timer/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/easy_timer/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.564     1.508    gameMachine/easy_timer/CLK
    SLICE_X12Y54         FDRE                                         r  gameMachine/easy_timer/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  gameMachine/easy_timer/M_ctr_q_reg[14]/Q
                         net (fo=1, routed)           0.114     1.786    gameMachine/easy_timer/M_ctr_q_reg_n_0_[14]
    SLICE_X12Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.896 r  gameMachine/easy_timer/M_ctr_q_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.896    gameMachine/easy_timer/M_ctr_q_reg[12]_i_1__0_n_5
    SLICE_X12Y54         FDRE                                         r  gameMachine/easy_timer/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.833     2.023    gameMachine/easy_timer/CLK
    SLICE_X12Y54         FDRE                                         r  gameMachine/easy_timer/M_ctr_q_reg[14]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X12Y54         FDRE (Hold_fdre_C_D)         0.134     1.642    gameMachine/easy_timer/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y53   btn_cond_1/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y55   btn_cond_1/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y55   btn_cond_1/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y56   btn_cond_1/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y56   btn_cond_1/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y56   btn_cond_1/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y56   btn_cond_1/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y57   btn_cond_1/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y57   btn_cond_1/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y53   btn_cond_1/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y55   btn_cond_1/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y55   btn_cond_1/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y56   btn_cond_1/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y56   btn_cond_1/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y56   btn_cond_1/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y56   btn_cond_1/M_ctr_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y57   btn_cond_1/M_ctr_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y57   btn_cond_1/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y57   btn_cond_1/M_ctr_q_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y53   btn_cond_1/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y55   btn_cond_1/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y55   btn_cond_1/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y56   btn_cond_1/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y56   btn_cond_1/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y56   btn_cond_1/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y56   btn_cond_1/M_ctr_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y57   btn_cond_1/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y57   btn_cond_1/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y57   btn_cond_1/M_ctr_q_reg[18]/C



