<?xml version='1.0' encoding='utf-8'?>
<!--This is an ISE project configuration file.-->
<!--It holds project specific layout data for the projectmgr plugin.-->
<!--Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.-->
<Project version="2" owner="projectmgr" name="Proj_ECS" >
   <!--This is an ISE project configuration file.-->
   <ItemView engineview="SynthesisOnly" guiview="Source" compilemode="AutoCompile" >
      <ClosedNodes>
         <ClosedNodesVersion>2</ClosedNodesVersion>
         <ClosedNode>/Proj_ECS D:|2_FPGA_program|Proj_ECS_sinoagg_v1_fft256_dac8551|Proj_ECS|src|Proj_ECS.v/DDS_Core_1 - DDS_Core</ClosedNode>
         <ClosedNode>/Proj_ECS D:|2_FPGA_program|Proj_ECS_sinoagg_v1_fft256_dac8551|Proj_ECS|src|Proj_ECS.v/Gen_clk_1 - Gen_clk</ClosedNode>
         <ClosedNode>/Proj_ECS D:|2_FPGA_program|Proj_ECS_sinoagg_v1_fft256_dac8551|Proj_ECS|src|Proj_ECS.v/uart_1 - uart</ClosedNode>
         <ClosedNode>/Proj_ECS D:|2_FPGA_program|Proj_ECS_sinoagg_v1_fft256|Proj_ECS|src|Proj_ECS.v/AD9244_2 - AD9244</ClosedNode>
         <ClosedNode>/Proj_ECS D:|2_FPGA_program|Proj_ECS_sinoagg_v1_fft256|Proj_ECS|src|Proj_ECS.v/DDS_Core_1 - DDS_Core/floper_N_1 - floper_N</ClosedNode>
         <ClosedNode>/Proj_ECS D:|2_FPGA_program|Proj_ECS_sinoagg_v1_fft256|Proj_ECS|src|Proj_ECS.v/Gen_clk_1 - Gen_clk</ClosedNode>
         <ClosedNode>/Proj_ECS D:|2_FPGA_program|Proj_ECS_sinoagg_v1_fft256|Proj_ECS|src|Proj_ECS.v/my_FFT_1 - my_FFT</ClosedNode>
         <ClosedNode>/Proj_ECS D:|2_FPGA_program|Proj_ECS_sinoagg_v1_fft256|Proj_ECS|src|Proj_ECS.v/uart_1 - uart</ClosedNode>
         <ClosedNode>/Proj_ECS D:|2_FPGA_program|Proj_ECS_sinoagg_v1|Proj_ECS|src|Proj_ECS.v/AD9244_2 - AD9244</ClosedNode>
         <ClosedNode>/Proj_ECS D:|2_FPGA_program|Proj_ECS_sinoagg_v1|Proj_ECS|src|Proj_ECS.v/DDS_Core_1 - DDS_Core</ClosedNode>
         <ClosedNode>/Proj_ECS D:|2_FPGA_program|Proj_ECS_sinoagg_v1|Proj_ECS|src|Proj_ECS.v/Gen_clk_1 - Gen_clk</ClosedNode>
         <ClosedNode>/Proj_ECS D:|2_FPGA_program|Proj_ECS_sinoagg_v1|Proj_ECS|src|Proj_ECS.v/my_FFT_1 - my_FFT</ClosedNode>
         <ClosedNode>/Proj_ECS D:|2_FPGA_program|Proj_ECS_sinoagg_v1|Proj_ECS|src|Proj_ECS.v/uart_1 - uart</ClosedNode>
         <ClosedNode>/Proj_ECS D:|2_FPGA_program|Proj_ECS_sinoagg_v22_fft256_dac8551_fir|Proj_ECS|src|Proj_ECS.v/AD9244_1 - AD9244/low_pass_filter - fir_module</ClosedNode>
         <ClosedNode>/Proj_ECS D:|2_FPGA_program|Proj_ECS_sinoagg_v22_fft256_dac8551_fir|Proj_ECS|src|Proj_ECS.v/AD9244_2 - AD9244/low_pass_filter - fir_module</ClosedNode>
         <ClosedNode>/Proj_ECS D:|2_FPGA_program|Proj_ECS_sinoagg_v22_fft256_dac8551_fir|Proj_ECS|src|Proj_ECS.v/DDS_Core_1 - DDS_Core/GenWave_1 - GenWave</ClosedNode>
         <ClosedNode>/Proj_ECS D:|2_FPGA_program|Proj_ECS_sinoagg_v22_fft256_dac8551_fir|Proj_ECS|src|Proj_ECS.v/DDS_Core_1 - DDS_Core/floper_N_1 - floper_N</ClosedNode>
         <ClosedNode>/Proj_ECS D:|2_FPGA_program|Proj_ECS_sinoagg_v22_fft256_dac8551_fir|Proj_ECS|src|Proj_ECS.v/Gen_clk_1 - Gen_clk</ClosedNode>
         <ClosedNode>/Proj_ECS D:|2_FPGA_program|Proj_ECS_sinoagg_v22_fft256_dac8551_fir|Proj_ECS|src|Proj_ECS.v/my_FFT_1 - my_FFT</ClosedNode>
         <ClosedNode>/Proj_ECS D:|2_FPGA_program|Proj_ECS_sinoagg_v22_fft256_dac8551_fir|Proj_ECS|src|Proj_ECS.v/uart_1 - uart</ClosedNode>
         <ClosedNode>/Proj_ECS D:|2_FPGA_program|Proj_ECS_sinoagg_v2_fft256_dac8551_fir|Proj_ECS|src|Proj_ECS.v/AD9244_1 - AD9244</ClosedNode>
         <ClosedNode>/Proj_ECS D:|2_FPGA_program|Proj_ECS_sinoagg_v2_fft256_dac8551_fir|Proj_ECS|src|Proj_ECS.v/AD9244_2 - AD9244</ClosedNode>
         <ClosedNode>/Proj_ECS D:|2_FPGA_program|Proj_ECS_sinoagg_v2_fft256_dac8551_fir|Proj_ECS|src|Proj_ECS.v/DDS_Core_1 - DDS_Core</ClosedNode>
         <ClosedNode>/Proj_ECS D:|2_FPGA_program|Proj_ECS_sinoagg_v2_fft256_dac8551_fir|Proj_ECS|src|Proj_ECS.v/Gen_clk_1 - Gen_clk</ClosedNode>
         <ClosedNode>/Proj_ECS D:|2_FPGA_program|Proj_ECS_sinoagg_v2_fft256_dac8551_fir|Proj_ECS|src|Proj_ECS.v/my_FFT_1 - my_FFT</ClosedNode>
         <ClosedNode>/Proj_ECS D:|2_FPGA_program|Proj_ECS_sinoagg_v2_fft256_dac8551_fir|Proj_ECS|src|Proj_ECS.v/uart_1 - uart</ClosedNode>
         <ClosedNode>/Proj_ECS D:|2_FPGA_program|Proj_ECS_sinoagg|Proj_ECS|src|Proj_ECS.v/AD9244_2 - AD9244</ClosedNode>
         <ClosedNode>/Proj_ECS D:|2_FPGA_program|Proj_ECS_sinoagg|Proj_ECS|src|Proj_ECS.v/DDS_Core_1 - DDS_Core/GenWave_1 - GenWave</ClosedNode>
         <ClosedNode>/Proj_ECS D:|2_FPGA_program|Proj_ECS_sinoagg|Proj_ECS|src|Proj_ECS.v/DDS_Core_1 - DDS_Core/floper_N_1 - floper_N</ClosedNode>
         <ClosedNode>/Proj_ECS D:|2_FPGA_program|Proj_ECS_sinoagg|Proj_ECS|src|Proj_ECS.v/Gen_clk_1 - Gen_clk</ClosedNode>
         <ClosedNode>/Proj_ECS D:|2_FPGA_program|Proj_ECS_sinoagg|Proj_ECS|src|Proj_ECS.v/my_FFT_1 - my_FFT</ClosedNode>
         <ClosedNode>/Proj_ECS D:|2_FPGA_program|Proj_ECS_sinoagg|Proj_ECS|src|Proj_ECS.v/my_FFT_1 - my_FFT/flop_N_1 - flop_N</ClosedNode>
         <ClosedNode>/Proj_ECS D:|2_FPGA_program|Proj_ECS_sinoagg|Proj_ECS|src|Proj_ECS.v/uart_1 - uart</ClosedNode>
         <ClosedNode>/flop_N D:|2_FPGA_program|Proj_ECS_sinoagg_v1|Proj_ECS|src|flop_N.v</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>Ctr_UART_1 - Ctr_UART (D:/2_FPGA_program/Proj_ECS_sinoagg_v22_fft256_dac8551_fir/Proj_ECS/src/Ctr_UART.v)</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >1</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff0000000000000001000000010000000000000000000000000000000002020000000100000001000000640000015b000000020000000000000000000000000200000064ffffffff0000008100000003000000020000015b0000000100000003000000000000000100000003</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >true</UserChangedColumnWidths>
      <CurrentItem>Ctr_UART_1 - Ctr_UART (D:/2_FPGA_program/Proj_ECS_sinoagg_v22_fft256_dac8551_fir/Proj_ECS/src/Ctr_UART.v)</CurrentItem>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Design Utilities/Compile HDL Simulation Libraries</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem/>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000000000000000000127000000010000000100000000000000000000000064ffffffff000000810000000000000001000001270000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem/>
   </ItemView>
   <ItemView guiview="File" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems/>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000000000000000100000000000000000000000000000000000002f2000000040101000100000000000000000000000064ffffffff0000008100000000000000040000003d0000000100000000000000240000000100000000000000780000000100000000000002190000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>AD9244.v</CurrentItem>
   </ItemView>
   <ItemView guiview="Library" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems/>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000000000000010000000000000000000000000000000000000110000000010001000100000000000000000000000064ffffffff000000810000000000000001000001100000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>work</CurrentItem>
   </ItemView>
   <SourceProcessView>000000ff00000000000000020000011d000000c101000000050100000002</SourceProcessView>
   <CurrentView>Implementation</CurrentView>
   <ItemView engineview="SynthesisOnly" sourcetype="DESUT_VERILOG" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Configure Target Device</ClosedNode>
         <ClosedNode>Design Utilities</ClosedNode>
         <ClosedNode>Design Utilities/Compile HDL Simulation Libraries</ClosedNode>
         <ClosedNode>Implement Design/Map/Generate Post-Map Static Timing</ClosedNode>
         <ClosedNode>Implement Design/Place &amp; Route</ClosedNode>
         <ClosedNode>Synthesize - XST</ClosedNode>
         <ClosedNode>User Constraints</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem></SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000000000000000000185000000010000000100000000000000000000000064ffffffff000000810000000000000001000001850000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem></CurrentItem>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="DESUT_XCO" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>CORE Generator</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000000000000000000166000000010000000100000000000000000000000064ffffffff000000810000000000000001000001660000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>CORE Generator</CurrentItem>
   </ItemView>
   <ItemView engineview="BehavioralSim" guiview="Source" compilemode="AutoCompile" >
      <ClosedNodes>
         <ClosedNodesVersion>2</ClosedNodesVersion>
         <ClosedNode>/Automatic `includes</ClosedNode>
         <ClosedNode>/Proj_ECS D:|2_FPGA_program|Proj_ECS_sinoagg|Proj_ECS|src|Proj_ECS.v</ClosedNode>
         <ClosedNode>/tbProj_ECS D:|2_FPGA_program|Proj_ECS_sinoagg|Proj_ECS|tb_project|tbProj_ECS.v/uut - Proj_ECS/AD9244_1 - AD9244</ClosedNode>
         <ClosedNode>/tbProj_ECS D:|2_FPGA_program|Proj_ECS_sinoagg|Proj_ECS|tb_project|tbProj_ECS.v/uut - Proj_ECS/AD9244_2 - AD9244</ClosedNode>
         <ClosedNode>/tbProj_ECS D:|2_FPGA_program|Proj_ECS_sinoagg|Proj_ECS|tb_project|tbProj_ECS.v/uut - Proj_ECS/DDS_Core_1 - DDS_Core</ClosedNode>
         <ClosedNode>/tbProj_ECS D:|2_FPGA_program|Proj_ECS_sinoagg|Proj_ECS|tb_project|tbProj_ECS.v/uut - Proj_ECS/Gen_clk_1 - Gen_clk</ClosedNode>
         <ClosedNode>/tbProj_ECS D:|2_FPGA_program|Proj_ECS_sinoagg|Proj_ECS|tb_project|tbProj_ECS.v/uut - Proj_ECS/my_FFT_1 - my_FFT/flop_N_1 - flop_N</ClosedNode>
         <ClosedNode>/tbProj_ECS D:|2_FPGA_program|Proj_ECS_sinoagg|Proj_ECS|tb_project|tbProj_ECS.v/uut - Proj_ECS/uart_1 - uart</ClosedNode>
         <ClosedNode>/tb_Ctr_uart D:|2_FPGA_program|Proj_ECS_sinoagg_v1_fft256|Proj_ECS|tb_project|tb_Ctr_uart.v</ClosedNode>
         <ClosedNode>/tb_Ctr_uart D:|2_FPGA_program|Proj_ECS_sinoagg|Proj_ECS|tb_project|tb_Ctr_uart.v</ClosedNode>
         <ClosedNode>/tb_Dram_fft_re D:|2_FPGA_program|Proj_ECS_sinoagg_v1_fft256_dac8551|Proj_ECS|tb_Dram_fft_re.v</ClosedNode>
         <ClosedNode>/tb_Dram_fft_re D:|2_FPGA_program|Proj_ECS_sinoagg_v1_fft256|Proj_ECS|tb_Dram_fft_re.v</ClosedNode>
         <ClosedNode>/tb_FFT D:|2_FPGA_program|Proj_ECS_sinoagg_v1_fft256_dac8551|Proj_ECS|tb_FFT.v</ClosedNode>
         <ClosedNode>/tb_FFT D:|2_FPGA_program|Proj_ECS_sinoagg_v1_fft256|Proj_ECS|tb_FFT.v</ClosedNode>
         <ClosedNode>/tb_FFT D:|2_FPGA_program|Proj_ECS_sinoagg_v1|Proj_ECS|tb_FFT.v</ClosedNode>
         <ClosedNode>/tb_FFT D:|2_FPGA_program|Proj_ECS_sinoagg|Proj_ECS|tb_FFT.v</ClosedNode>
         <ClosedNode>/tb_FFT D:|2_FPGA_program|Proj_ECS_sinoagg|Proj_ECS|tb_FFT.v/uut - my_FFT/flop_N_1 - flop_N</ClosedNode>
         <ClosedNode>/tb_FFT_IPCORE D:|2_FPGA_program|Proj_ECS_sinoagg_v1_fft256_dac8551|Proj_ECS|tb_FFT_IPCORE.v</ClosedNode>
         <ClosedNode>/tb_FFT_IPCORE D:|2_FPGA_program|Proj_ECS_sinoagg_v1_fft256|Proj_ECS|tb_FFT_IPCORE.v</ClosedNode>
         <ClosedNode>/tb_FFT_IPCORE D:|2_FPGA_program|Proj_ECS_sinoagg_v1|Proj_ECS|tb_FFT_IPCORE.v</ClosedNode>
         <ClosedNode>/tb_ad9244 D:|2_FPGA_program|Proj_ECS_sinoagg_v1_fft256_dac8551|Proj_ECS|tb_ad9244.v</ClosedNode>
         <ClosedNode>/tb_ad9244 D:|2_FPGA_program|Proj_ECS_sinoagg_v1_fft256|Proj_ECS|tb_ad9244.v</ClosedNode>
         <ClosedNode>/tb_ad9244 D:|2_FPGA_program|Proj_ECS_sinoagg_v1|Proj_ECS|tb_ad9244.v</ClosedNode>
         <ClosedNode>/tb_ad9244 D:|2_FPGA_program|Proj_ECS_sinoagg_v22_fft256_dac8551_fir|Proj_ECS|tb_ad9244.v</ClosedNode>
         <ClosedNode>/tb_ad9244 D:|2_FPGA_program|Proj_ECS_sinoagg|Proj_ECS|tb_ad9244.v</ClosedNode>
         <ClosedNode>/tb_ecs D:|2_FPGA_program|Proj_ECS_sinoagg_v1_fft256_dac8551|Proj_ECS|tb_project|tb_ecs.v/uut - Proj_ECS/AD9244_1 - AD9244</ClosedNode>
         <ClosedNode>/tb_ecs D:|2_FPGA_program|Proj_ECS_sinoagg_v1_fft256_dac8551|Proj_ECS|tb_project|tb_ecs.v/uut - Proj_ECS/AD9244_2 - AD9244</ClosedNode>
         <ClosedNode>/tb_ecs D:|2_FPGA_program|Proj_ECS_sinoagg_v1_fft256_dac8551|Proj_ECS|tb_project|tb_ecs.v/uut - Proj_ECS/DDS_Core_1 - DDS_Core</ClosedNode>
         <ClosedNode>/tb_ecs D:|2_FPGA_program|Proj_ECS_sinoagg_v1_fft256_dac8551|Proj_ECS|tb_project|tb_ecs.v/uut - Proj_ECS/Gen_clk_1 - Gen_clk</ClosedNode>
         <ClosedNode>/tb_ecs D:|2_FPGA_program|Proj_ECS_sinoagg_v1_fft256_dac8551|Proj_ECS|tb_project|tb_ecs.v/uut - Proj_ECS/my_FFT_1 - my_FFT</ClosedNode>
         <ClosedNode>/tb_ecs D:|2_FPGA_program|Proj_ECS_sinoagg_v1_fft256_dac8551|Proj_ECS|tb_project|tb_ecs.v/uut - Proj_ECS/uart_1 - uart</ClosedNode>
         <ClosedNode>/tb_ecs D:|2_FPGA_program|Proj_ECS_sinoagg_v1_fft256|Proj_ECS|tb_project|tb_ecs.v/uut - Proj_ECS/AD9244_1 - AD9244</ClosedNode>
         <ClosedNode>/tb_ecs D:|2_FPGA_program|Proj_ECS_sinoagg_v1_fft256|Proj_ECS|tb_project|tb_ecs.v/uut - Proj_ECS/AD9244_2 - AD9244</ClosedNode>
         <ClosedNode>/tb_ecs D:|2_FPGA_program|Proj_ECS_sinoagg_v1_fft256|Proj_ECS|tb_project|tb_ecs.v/uut - Proj_ECS/DDS_Core_1 - DDS_Core/GenWave_1 - GenWave</ClosedNode>
         <ClosedNode>/tb_ecs D:|2_FPGA_program|Proj_ECS_sinoagg_v1_fft256|Proj_ECS|tb_project|tb_ecs.v/uut - Proj_ECS/DDS_Core_1 - DDS_Core/floper_N_1 - floper_N</ClosedNode>
         <ClosedNode>/tb_ecs D:|2_FPGA_program|Proj_ECS_sinoagg_v1_fft256|Proj_ECS|tb_project|tb_ecs.v/uut - Proj_ECS/Gen_clk_1 - Gen_clk</ClosedNode>
         <ClosedNode>/tb_ecs D:|2_FPGA_program|Proj_ECS_sinoagg_v1_fft256|Proj_ECS|tb_project|tb_ecs.v/uut - Proj_ECS/my_FFT_1 - my_FFT</ClosedNode>
         <ClosedNode>/tb_ecs D:|2_FPGA_program|Proj_ECS_sinoagg_v1_fft256|Proj_ECS|tb_project|tb_ecs.v/uut - Proj_ECS/uart_1 - uart</ClosedNode>
         <ClosedNode>/tb_ecs D:|2_FPGA_program|Proj_ECS_sinoagg_v1|Proj_ECS|tb_project|tb_ecs.v</ClosedNode>
         <ClosedNode>/tb_ecs D:|2_FPGA_program|Proj_ECS_sinoagg_v1|Proj_ECS|tb_project|tb_ecs.v/uut - Proj_ECS/AD9244_1 - AD9244</ClosedNode>
         <ClosedNode>/tb_ecs D:|2_FPGA_program|Proj_ECS_sinoagg_v1|Proj_ECS|tb_project|tb_ecs.v/uut - Proj_ECS/AD9244_2 - AD9244</ClosedNode>
         <ClosedNode>/tb_ecs D:|2_FPGA_program|Proj_ECS_sinoagg_v1|Proj_ECS|tb_project|tb_ecs.v/uut - Proj_ECS/DDS_Core_1 - DDS_Core</ClosedNode>
         <ClosedNode>/tb_ecs D:|2_FPGA_program|Proj_ECS_sinoagg_v1|Proj_ECS|tb_project|tb_ecs.v/uut - Proj_ECS/Gen_clk_1 - Gen_clk</ClosedNode>
         <ClosedNode>/tb_ecs D:|2_FPGA_program|Proj_ECS_sinoagg_v1|Proj_ECS|tb_project|tb_ecs.v/uut - Proj_ECS/my_FFT_1 - my_FFT</ClosedNode>
         <ClosedNode>/tb_ecs D:|2_FPGA_program|Proj_ECS_sinoagg|Proj_ECS|tb_project|tb_ecs.v</ClosedNode>
         <ClosedNode>/tb_ecs D:|2_FPGA_program|Proj_ECS_sinoagg|Proj_ECS|tb_project|tb_ecs.v/uut - Proj_ECS/AD9244_1 - AD9244</ClosedNode>
         <ClosedNode>/tb_ecs D:|2_FPGA_program|Proj_ECS_sinoagg|Proj_ECS|tb_project|tb_ecs.v/uut - Proj_ECS/AD9244_2 - AD9244</ClosedNode>
         <ClosedNode>/tb_ecs D:|2_FPGA_program|Proj_ECS_sinoagg|Proj_ECS|tb_project|tb_ecs.v/uut - Proj_ECS/DDS_Core_1 - DDS_Core</ClosedNode>
         <ClosedNode>/tb_ecs D:|2_FPGA_program|Proj_ECS_sinoagg|Proj_ECS|tb_project|tb_ecs.v/uut - Proj_ECS/Gen_clk_1 - Gen_clk</ClosedNode>
         <ClosedNode>/tb_ecs D:|2_FPGA_program|Proj_ECS_sinoagg|Proj_ECS|tb_project|tb_ecs.v/uut - Proj_ECS/my_FFT_1 - my_FFT</ClosedNode>
         <ClosedNode>/tb_ecs D:|2_FPGA_program|Proj_ECS_sinoagg|Proj_ECS|tb_project|tb_ecs.v/uut - Proj_ECS/uart_1 - uart</ClosedNode>
         <ClosedNode>/tb_ecs_project D:|2_FPGA_program|Proj_ECS_sinoagg|Proj_ECS|tb_project|tb_ecs_project.v/uut - Proj_ECS/AD9244_1 - AD9244</ClosedNode>
         <ClosedNode>/tb_ecs_project D:|2_FPGA_program|Proj_ECS_sinoagg|Proj_ECS|tb_project|tb_ecs_project.v/uut - Proj_ECS/AD9244_2 - AD9244</ClosedNode>
         <ClosedNode>/tb_ecs_project D:|2_FPGA_program|Proj_ECS_sinoagg|Proj_ECS|tb_project|tb_ecs_project.v/uut - Proj_ECS/DDS_Core_1 - DDS_Core</ClosedNode>
         <ClosedNode>/tb_ecs_project D:|2_FPGA_program|Proj_ECS_sinoagg|Proj_ECS|tb_project|tb_ecs_project.v/uut - Proj_ECS/Gen_clk_1 - Gen_clk</ClosedNode>
         <ClosedNode>/tb_ecs_project D:|2_FPGA_program|Proj_ECS_sinoagg|Proj_ECS|tb_project|tb_ecs_project.v/uut - Proj_ECS/my_FFT_1 - my_FFT</ClosedNode>
         <ClosedNode>/tb_ecs_project D:|2_FPGA_program|Proj_ECS_sinoagg|Proj_ECS|tb_project|tb_ecs_project.v/uut - Proj_ECS/uart_1 - uart</ClosedNode>
         <ClosedNode>/tb_gen_clk D:|2_FPGA_program|Proj_ECS_sinoagg_v1_fft256_dac8551|Proj_ECS|tb_project|tb_gen_clk.v</ClosedNode>
         <ClosedNode>/tb_gen_clk D:|2_FPGA_program|Proj_ECS_sinoagg_v1_fft256|Proj_ECS|tb_project|tb_gen_clk.v</ClosedNode>
         <ClosedNode>/tb_gen_clk D:|2_FPGA_program|Proj_ECS_sinoagg_v1|Proj_ECS|tb_project|tb_gen_clk.v</ClosedNode>
         <ClosedNode>/tb_gen_clk D:|2_FPGA_program|Proj_ECS_sinoagg|Proj_ECS|tb_project|tb_gen_clk.v</ClosedNode>
         <ClosedNode>/tb_rx_bridge D:|2_FPGA_program|Proj_ECS_sinoagg_v1_fft256_dac8551|Proj_ECS|tb_rx_bridge.v</ClosedNode>
         <ClosedNode>/tb_rx_bridge D:|2_FPGA_program|Proj_ECS_sinoagg_v1_fft256|Proj_ECS|tb_rx_bridge.v</ClosedNode>
         <ClosedNode>/tb_uart D:|2_FPGA_program|Proj_ECS_sinoagg_v1_fft256_dac8551|Proj_ECS|tb_project|tb_uart.v</ClosedNode>
         <ClosedNode>/tb_uart D:|2_FPGA_program|Proj_ECS_sinoagg_v1_fft256|Proj_ECS|tb_project|tb_uart.v</ClosedNode>
         <ClosedNode>/tb_uart D:|2_FPGA_program|Proj_ECS_sinoagg_v1|Proj_ECS|tb_project|tb_uart.v</ClosedNode>
         <ClosedNode>/tb_uart D:|2_FPGA_program|Proj_ECS_sinoagg_v1|Proj_ECS|tb_project|tb_uart.v/uut - uart</ClosedNode>
         <ClosedNode>/tb_uart D:|2_FPGA_program|Proj_ECS_sinoagg|Proj_ECS|tb_project|tb_uart.v</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>tb_ecs (D:/2_FPGA_program/Proj_ECS_sinoagg_v22_fft256_dac8551_fir/Proj_ECS/tb_project/tb_ecs.v)</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >12</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000020200000001000000010000006400000185000000020000000000000000000000000200000064ffffffff000000810000000300000002000001850000000100000003000000000000000100000003</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >true</UserChangedColumnWidths>
      <CurrentItem>tb_ecs (D:/2_FPGA_program/Proj_ECS_sinoagg_v22_fft256_dac8551_fir/Proj_ECS/tb_project/tb_ecs.v)</CurrentItem>
   </ItemView>
   <ItemView engineview="BehavioralSim" sourcetype="" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Design Utilities</ClosedNode>
         <ClosedNode>ModelSim Simulator</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem/>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000000000000000000130000000010000000100000000000000000000000064ffffffff000000810000000000000001000001300000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem/>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="DESUT_UCF" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem/>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000000000000000000185000000010000000100000000000000000000000064ffffffff000000810000000000000001000001850000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem/>
   </ItemView>
   <ItemView engineview="BehavioralSim" sourcetype="DESUT_VERILOG" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>Simulate Behavioral Model</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff0000000000000001000000010000000000000000000000000000000000000000000000014f000000010000000100000000000000000000000064ffffffff0000008100000000000000010000014f0000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>Simulate Behavioral Model</CurrentItem>
   </ItemView>
   <ItemView engineview="PostRouteSim" guiview="Source" compilemode="AutoCompile" >
      <ClosedNodes>
         <ClosedNodesVersion>2</ClosedNodesVersion>
         <ClosedNode>/tb_ecs D:|2_FPGA_program|Proj_ECS_sinoagg|Proj_ECS|tb_project|tb_ecs.v</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>tb_ecs (D:/2_FPGA_program/Proj_ECS_sinoagg_v22_fft256_dac8551_fir/Proj_ECS/tb_project/tb_ecs.v)</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >9</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000020200000001000000010000006400000122000000020000000000000000000000000200000064ffffffff000000810000000300000002000001220000000100000003000000000000000100000003</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >true</UserChangedColumnWidths>
      <CurrentItem>tb_ecs (D:/2_FPGA_program/Proj_ECS_sinoagg_v22_fft256_dac8551_fir/Proj_ECS/tb_project/tb_ecs.v)</CurrentItem>
   </ItemView>
   <ItemView engineview="PostRouteSim" sourcetype="" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Design Utilities</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem/>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000000000000000000166000000010000000100000000000000000000000064ffffffff000000810000000000000001000001660000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem/>
   </ItemView>
   <ItemView engineview="PostRouteSim" sourcetype="DESUT_VERILOG" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>Simulate Post-Place &amp; Route Model</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000000000000000000166000000010000000100000000000000000000000064ffffffff000000810000000000000001000001660000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>Simulate Post-Place &amp; Route Model</CurrentItem>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="DESUT_CDC" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem/>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff0000000000000001000000010000000000000000000000000000000000000000000000014f000000010000000100000000000000000000000064ffffffff0000008100000000000000010000014f0000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem/>
   </ItemView>
   <ItemView engineview="BehavioralSim" sourcetype="DESUT_XCO" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem/>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000000000000000000191000000010000000100000000000000000000000064ffffffff000000810000000000000001000001910000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem/>
   </ItemView>
</Project>
