
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>ModelSim Coverage Report</title>
  <link rel="StyleSheet" media="screen" href="../css/hdl2html.css"/>
</head>
<body id="hdl2html">
  <tt><a name="1"/><span style="color:red">%s%%s%%s%%s%%s%1%s%%s%</span><span class="comment">--------------------------------------------------------------------------------</span><br/>
<a name="2"/><span style="color:red">%s%%s%%s%%s%%s%2%s%%s%</span><span class="comment">--%s%%s%%s%%s%%s%%s%%s%"Copyright%s%(C)%s%2013,%s%ApS%s%s.r.o%s%Brno,%s%All%s%Rights%s%Reserved"</span><br/>
<a name="3"/><span style="color:red">%s%%s%%s%%s%%s%3%s%%s%</span><span class="comment">--------------------------------------------------------------------------------</span><br/>
<a name="4"/><span style="color:red">%s%%s%%s%%s%%s%4%s%%s%</span><span class="comment">--!%s%@file</span><br/>
<a name="5"/><span style="color:red">%s%%s%%s%%s%%s%5%s%%s%</span><span class="comment">--!%s%@date%s%%s%%s%Mon%s%Apr%s%22%s%16:02:57%s%2013%s%by%s%Codasip%s%HW%s%generator%s%v2.0.0</span><br/>
<a name="6"/><span style="color:red">%s%%s%%s%%s%%s%6%s%%s%</span><span class="comment">--!%s%@brief%s%%s%Contains%s%definition%s%of%s%CPU%s%core%s%'codix_ca_core_t'.</span><br/>
<a name="7"/><span style="color:red">%s%%s%%s%%s%%s%7%s%%s%</span><span class="comment">--------------------------------------------------------------------------------</span><br/>
<a name="8"/><span style="color:red">%s%%s%%s%%s%%s%8%s%%s%</span><span class="keyword">library</span>%s%ieee;<br/>
<a name="9"/><span style="color:red">%s%%s%%s%%s%%s%9%s%%s%</span><span class="keyword">use</span>%s%ieee.std_logic_1164.<span class="keyword">all</span>;<br/>
<a name="10"/><span style="color:red">%s%%s%%s%%s%10%s%%s%</span><span class="keyword">use</span>%s%ieee.numeric_std.<span class="keyword">all</span>;<br/>
<a name="11"/><span style="color:red">%s%%s%%s%%s%11%s%%s%</span><br/>
<a name="12"/><span style="color:red">%s%%s%%s%%s%12%s%%s%</span><br/>
<a name="13"/><span style="color:red">%s%%s%%s%%s%13%s%%s%</span><span class="keyword">entity</span>%s%codix_ca_core_t%s%<span class="keyword">is</span><br/>
<a name="14"/><span style="color:red">%s%%s%%s%%s%14%s%%s%</span>%t%<span class="keyword">port</span>%s%(<br/>
<a name="15"/><span style="color:red">%s%%s%%s%%s%15%s%%s%</span>%t%%t%CLK%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="16"/><span style="color:red">%s%%s%%s%%s%16%s%%s%</span>%t%%t%ERST_Q0_main_reset_fu_semantics_3865%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="17"/><span style="color:red">%s%%s%%s%%s%17%s%%s%</span>%t%%t%IRST_D0_main_reset_fu_semantics_3867%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="18"/><span style="color:red">%s%%s%%s%%s%18%s%%s%</span>%t%%t%RST%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="19"/><span style="color:red">%s%%s%%s%%s%19%s%%s%</span>%t%%t%irq_Q0_main_id_id_controller_semantics_1615%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="20"/><span style="color:red">%s%%s%%s%%s%20%s%%s%</span>%t%%t%mem_D0_main_ex2_ex2_controller_semantics_1070%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="21"/><span style="color:red">%s%%s%%s%%s%21%s%%s%</span>%t%%t%mem_FR0_main_id_id_controller_semantics_1629%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="22"/><span style="color:red">%s%%s%%s%%s%22%s%%s%</span>%t%%t%mem_FR1_main_wb_wb_controller_semantics_4311%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="23"/><span style="color:red">%s%%s%%s%%s%23%s%%s%</span>%t%%t%mem_FW0_main_ex2_ex2_controller_semantics_1077%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="24"/><span style="color:red">%s%%s%%s%%s%24%s%%s%</span>%t%%t%mem_Q0_main_id_id_controller_semantics_1624%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="25"/><span style="color:red">%s%%s%%s%%s%25%s%%s%</span>%t%%t%mem_Q1_main_wb_wb_controller_semantics_4303%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="26"/><span style="color:red">%s%%s%%s%%s%26%s%%s%</span>%t%%t%mem_RA0_main_fe_fe_controller_semantics_1326%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(18%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="27"/><span style="color:red">%s%%s%%s%%s%27%s%%s%</span>%t%%t%mem_RA1_main_ex2_ex2_controller_semantics_911%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(18%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="28"/><span style="color:red">%s%%s%%s%%s%28%s%%s%</span>%t%%t%mem_RE0_main_fe_fe_controller_semantics_1322%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="29"/><span style="color:red">%s%%s%%s%%s%29%s%%s%</span>%t%%t%mem_RE1_main_ex2_ex2_controller_semantics_907%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="30"/><span style="color:red">%s%%s%%s%%s%30%s%%s%</span>%t%%t%mem_RR0_main_fe_fe_controller_semantics_1338%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="31"/><span style="color:red">%s%%s%%s%%s%31%s%%s%</span>%t%%t%mem_RR1_main_ex2_ex2_controller_semantics_923%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="32"/><span style="color:red">%s%%s%%s%%s%32%s%%s%</span>%t%%t%mem_RSC0_main_fe_fe_controller_semantics_1334%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="33"/><span style="color:red">%s%%s%%s%%s%33%s%%s%</span>%t%%t%mem_RSC1_main_ex2_ex2_controller_semantics_919%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="34"/><span style="color:red">%s%%s%%s%%s%34%s%%s%</span>%t%%t%mem_RSI0_main_fe_fe_controller_semantics_1330%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="35"/><span style="color:red">%s%%s%%s%%s%35%s%%s%</span>%t%%t%mem_RSI1_main_ex2_ex2_controller_semantics_915%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="36"/><span style="color:red">%s%%s%%s%%s%36%s%%s%</span>%t%%t%mem_RW0_main_ex2_ex2_controller_semantics_1018%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="37"/><span style="color:red">%s%%s%%s%%s%37%s%%s%</span>%t%%t%mem_WA0_main_ex2_ex2_controller_semantics_1006%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(18%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="38"/><span style="color:red">%s%%s%%s%%s%38%s%%s%</span>%t%%t%mem_WE0_main_ex2_ex2_controller_semantics_1002%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="39"/><span style="color:red">%s%%s%%s%%s%39%s%%s%</span>%t%%t%mem_WSC0_main_ex2_ex2_controller_semantics_1014%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="40"/><span style="color:red">%s%%s%%s%%s%40%s%%s%</span>%t%%t%mem_WSI0_main_ex2_ex2_controller_semantics_1010%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="41"/><span style="color:red">%s%%s%%s%%s%41%s%%s%</span>%t%%t%port_error_D0_main_ex2_ex2_controller_semantics_986%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="42"/><span style="color:red">%s%%s%%s%%s%42%s%%s%</span>%t%%t%port_error_D0_main_fe_fe_controller_semantics_1369%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="43"/><span style="color:red">%s%%s%%s%%s%43%s%%s%</span>%t%%t%port_error_D0_main_id_id_controller_semantics_1653%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="44"/><span style="color:red">%s%%s%%s%%s%44%s%%s%</span>%t%%t%port_error_D0_main_wb_wb_controller_semantics_4353%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="45"/><span style="color:red">%s%%s%%s%%s%45%s%%s%</span>%t%%t%port_halt_D0_main_wb_output_wb_output_fu_semantics_4283%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="46"/><span style="color:red">%s%%s%%s%%s%46%s%%s%</span>%t%%t%port_output_D0_main_wb_output_wb_output_fu_semantics_4253%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="47"/><span style="color:red">%s%%s%%s%%s%47%s%%s%</span>%t%%t%port_output_en_D0_main_wb_output_wb_output_fu_semantics_4261%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="48"/><span style="color:red">%s%%s%%s%%s%48%s%%s%</span>%s%%s%%s%%s%%s%%s%%s%%s%dbg_mode_regs%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="49"/><span style="color:red">%s%%s%%s%%s%49%s%%s%</span>%s%%s%%s%%s%%s%%s%%s%%s%dbg_mode_regs_Q0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="50"/><span style="color:red">%s%%s%%s%%s%50%s%%s%</span>%s%%s%%s%%s%%s%%s%%s%%s%dbg_mode_regs_RA0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="51"/><span style="color:red">%s%%s%%s%%s%51%s%%s%</span>%s%%s%%s%%s%%s%%s%%s%%s%dbg_mode_regs_RE0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span><br/>
<a name="52"/><span style="color:red">%s%%s%%s%%s%52%s%%s%</span>%t%);<br/>
<a name="53"/><span style="color:red">%s%%s%%s%%s%53%s%%s%</span><span class="keyword">end</span>%s%<span class="keyword">entity</span>%s%codix_ca_core_t;<br/>
<a name="54"/><span style="color:red">%s%%s%%s%%s%54%s%%s%</span><br/>
<a name="55"/><span style="color:red">%s%%s%%s%%s%55%s%%s%</span><span class="keyword">architecture</span>%s%behavioral_codix_ca_core_t%s%<span class="keyword">of</span>%s%codix_ca_core_t%s%<span class="keyword">is</span><br/>
<a name="56"/><span style="color:red">%s%%s%%s%%s%56%s%%s%</span>%t%<span class="comment">--%s%register%s%(standard)</span><br/>
<a name="57"/><span style="color:red">%s%%s%%s%%s%57%s%%s%</span>%t%<span class="keyword">component</span>%s%d_ff_plain_t<br/>
<a name="58"/><span style="color:red">%s%%s%%s%%s%58%s%%s%</span>%t%%t%<span class="keyword">generic</span>(%s%bit_width%s%:%s%<span class="keytype">natural</span>%s%:=%s%8%s%);<br/>
<a name="59"/><span style="color:red">%s%%s%%s%%s%59%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="60"/><span style="color:red">%s%%s%%s%%s%60%s%%s%</span>%t%%t%%t%CLK:%s%%s%%s%%s%<span class="keyattr">in</span>%s%%s%<span class="keytype">std_logic</span>;<br/>
<a name="61"/><span style="color:red">%s%%s%%s%%s%61%s%%s%</span>%t%%t%%t%WE0:%s%%s%%s%%s%<span class="keyattr">in</span>%s%%s%<span class="keytype">std_logic</span>;<br/>
<a name="62"/><span style="color:red">%s%%s%%s%%s%62%s%%s%</span>%t%%t%%t%RST:%s%%s%%s%%s%<span class="keyattr">in</span>%s%%s%<span class="keytype">std_logic</span>;<br/>
<a name="63"/><span style="color:red">%s%%s%%s%%s%63%s%%s%</span><br/>
<a name="64"/><span style="color:red">%s%%s%%s%%s%64%s%%s%</span>%t%%t%%t%D0:%s%%s%%s%%s%%s%<span class="keyattr">in</span>%s%%s%<span class="keytype">std_logic_vector</span>(bit_width-1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="65"/><span style="color:red">%s%%s%%s%%s%65%s%%s%</span>%t%%t%%t%Q0:%s%%s%%s%%s%%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(bit_width-1%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="66"/><span style="color:red">%s%%s%%s%%s%66%s%%s%</span>%t%%t%);<br/>
<a name="67"/><span style="color:red">%s%%s%%s%%s%67%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="68"/><span style="color:red">%s%%s%%s%%s%68%s%%s%</span>%t%<span class="comment">--%s%register%s%field</span><br/>
<a name="69"/><span style="color:red">%s%%s%%s%%s%69%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_regs_t<br/>
<a name="70"/><span style="color:red">%s%%s%%s%%s%70%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="71"/><span style="color:red">%s%%s%%s%%s%71%s%%s%</span>%t%%t%%t%CLK%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="72"/><span style="color:red">%s%%s%%s%%s%72%s%%s%</span>%t%%t%%t%D0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="73"/><span style="color:red">%s%%s%%s%%s%73%s%%s%</span>%t%%t%%t%Q0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="74"/><span style="color:red">%s%%s%%s%%s%74%s%%s%</span>%t%%t%%t%Q1%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="75"/><span style="color:red">%s%%s%%s%%s%75%s%%s%</span>%t%%t%%t%Q2%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="76"/><span style="color:red">%s%%s%%s%%s%76%s%%s%</span>%t%%t%%t%RA0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="77"/><span style="color:red">%s%%s%%s%%s%77%s%%s%</span>%t%%t%%t%RA1%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="78"/><span style="color:red">%s%%s%%s%%s%78%s%%s%</span>%t%%t%%t%RA2%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="79"/><span style="color:red">%s%%s%%s%%s%79%s%%s%</span>%t%%t%%t%RE0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="80"/><span style="color:red">%s%%s%%s%%s%80%s%%s%</span>%t%%t%%t%RE1%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="81"/><span style="color:red">%s%%s%%s%%s%81%s%%s%</span>%t%%t%%t%RE2%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="82"/><span style="color:red">%s%%s%%s%%s%82%s%%s%</span>%t%%t%%t%WA0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="83"/><span style="color:red">%s%%s%%s%%s%83%s%%s%</span>%t%%t%%t%WE0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span><br/>
<a name="84"/><span style="color:red">%s%%s%%s%%s%84%s%%s%</span>%t%%t%);<br/>
<a name="85"/><span style="color:red">%s%%s%%s%%s%85%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="86"/><span style="color:red">%s%%s%%s%%s%86%s%%s%</span>%t%<span class="comment">--%s%signal%s%(CodAL)</span><br/>
<a name="87"/><span style="color:red">%s%%s%%s%%s%87%s%%s%</span>%t%<span class="keyword">signal</span>%s%id_instr%s%:%s%<span class="keytype">std_logic_vector</span>(11%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="88"/><span style="color:red">%s%%s%%s%%s%88%s%%s%</span>%t%<span class="comment">--%s%register%s%(pipeline)</span><br/>
<a name="89"/><span style="color:red">%s%%s%%s%%s%89%s%%s%</span>%t%<span class="keyword">component</span>%s%d_ff_pipeline_t<br/>
<a name="90"/><span style="color:red">%s%%s%%s%%s%90%s%%s%</span>%t%%t%<span class="keyword">generic</span>(%s%bit_width%s%:%s%<span class="keytype">natural</span>%s%:=%s%8%s%);<br/>
<a name="91"/><span style="color:red">%s%%s%%s%%s%91%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="92"/><span style="color:red">%s%%s%%s%%s%92%s%%s%</span>%t%%t%%t%CLK:%s%%s%%s%%s%<span class="keyattr">in</span>%s%%s%<span class="keytype">std_logic</span>;<br/>
<a name="93"/><span style="color:red">%s%%s%%s%%s%93%s%%s%</span>%t%%t%%t%WE0:%s%%s%%s%%s%<span class="keyattr">in</span>%s%%s%<span class="keytype">std_logic</span>;<br/>
<a name="94"/><span style="color:red">%s%%s%%s%%s%94%s%%s%</span>%t%%t%%t%RST:%s%%s%%s%%s%<span class="keyattr">in</span>%s%%s%<span class="keytype">std_logic</span>;<br/>
<a name="95"/><span style="color:red">%s%%s%%s%%s%95%s%%s%</span>%t%%t%%t%CLEAR:%s%%s%<span class="keyattr">in</span>%s%%s%<span class="keytype">std_logic</span>;<br/>
<a name="96"/><span style="color:red">%s%%s%%s%%s%96%s%%s%</span>%t%%t%%t%STALL:%s%%s%<span class="keyattr">in</span>%s%%s%<span class="keytype">std_logic</span>;<br/>
<a name="97"/><span style="color:red">%s%%s%%s%%s%97%s%%s%</span><br/>
<a name="98"/><span style="color:red">%s%%s%%s%%s%98%s%%s%</span>%t%%t%%t%D0:%s%%s%%s%%s%%s%<span class="keyattr">in</span>%s%%s%<span class="keytype">std_logic_vector</span>(bit_width-1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="99"/><span style="color:red">%s%%s%%s%%s%99%s%%s%</span>%t%%t%%t%Q0:%s%%s%%s%%s%%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(bit_width-1%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="100"/><span style="color:red">%s%%s%%s%100%s%%s%</span>%t%%t%);<br/>
<a name="101"/><span style="color:red">%s%%s%%s%101%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="102"/><span style="color:red">%s%%s%%s%102%s%%s%</span>%t%<span class="comment">--%s%signal%s%(CodAL)</span><br/>
<a name="103"/><span style="color:red">%s%%s%%s%103%s%%s%</span>%t%<span class="keyword">signal</span>%s%rd_rA%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="104"/><span style="color:red">%s%%s%%s%104%s%%s%</span>%t%<span class="comment">--%s%signal%s%(CodAL)</span><br/>
<a name="105"/><span style="color:red">%s%%s%%s%105%s%%s%</span>%t%<span class="keyword">signal</span>%s%rd_rB%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="106"/><span style="color:red">%s%%s%%s%106%s%%s%</span>%t%<span class="comment">--%s%signal%s%(CodAL)</span><br/>
<a name="107"/><span style="color:red">%s%%s%%s%107%s%%s%</span>%t%<span class="keyword">signal</span>%s%rd_rC%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="108"/><span style="color:red">%s%%s%%s%108%s%%s%</span>%t%<span class="comment">--%s%signal%s%(CodAL)</span><br/>
<a name="109"/><span style="color:red">%s%%s%%s%109%s%%s%</span>%t%<span class="keyword">signal</span>%s%rd_rW%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="110"/><span style="color:red">%s%%s%%s%110%s%%s%</span>%t%<span class="comment">--%s%signal%s%(CodAL)</span><br/>
<a name="111"/><span style="color:red">%s%%s%%s%111%s%%s%</span>%t%<span class="keyword">signal</span>%s%rd_jump_abs%s%:%s%<span class="keytype">std_logic_vector</span>(25%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="112"/><span style="color:red">%s%%s%%s%112%s%%s%</span>%t%<span class="comment">--%s%signal%s%(CodAL)</span><br/>
<a name="113"/><span style="color:red">%s%%s%%s%113%s%%s%</span>%t%<span class="keyword">signal</span>%s%rd_jump_rel%s%:%s%<span class="keytype">std_logic_vector</span>(13%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="114"/><span style="color:red">%s%%s%%s%114%s%%s%</span>%t%<span class="comment">--%s%signal%s%(CodAL)</span><br/>
<a name="115"/><span style="color:red">%s%%s%%s%115%s%%s%</span>%t%<span class="keyword">signal</span>%s%rd_store%s%:%s%<span class="keytype">std_logic_vector</span>(15%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="116"/><span style="color:red">%s%%s%%s%116%s%%s%</span>%t%<span class="comment">--%s%signal%s%(CodAL)</span><br/>
<a name="117"/><span style="color:red">%s%%s%%s%117%s%%s%</span>%t%<span class="keyword">signal</span>%s%rd_imm%s%:%s%<span class="keytype">std_logic_vector</span>(15%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="118"/><span style="color:red">%s%%s%%s%118%s%%s%</span>%t%<span class="comment">--%s%signal%s%(CodAL)</span><br/>
<a name="119"/><span style="color:red">%s%%s%%s%119%s%%s%</span>%t%<span class="keyword">signal</span>%s%ex_alu_add%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="120"/><span style="color:red">%s%%s%%s%120%s%%s%</span>%t%<span class="comment">--%s%signal%s%(CodAL)</span><br/>
<a name="121"/><span style="color:red">%s%%s%%s%121%s%%s%</span>%t%<span class="keyword">signal</span>%s%ex_alu_logic%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="122"/><span style="color:red">%s%%s%%s%122%s%%s%</span>%t%<span class="comment">--%s%signal%s%(CodAL)</span><br/>
<a name="123"/><span style="color:red">%s%%s%%s%123%s%%s%</span>%t%<span class="keyword">signal</span>%s%ex_alu_arith%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="124"/><span style="color:red">%s%%s%%s%124%s%%s%</span>%t%<span class="comment">--%s%signal%s%(CodAL)</span><br/>
<a name="125"/><span style="color:red">%s%%s%%s%125%s%%s%</span>%t%<span class="keyword">signal</span>%s%ex_dest_en%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="126"/><span style="color:red">%s%%s%%s%126%s%%s%</span>%t%<span class="comment">--%s%signal%s%(CodAL)</span><br/>
<a name="127"/><span style="color:red">%s%%s%%s%127%s%%s%</span>%t%<span class="keyword">signal</span>%s%ex_cmp%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="128"/><span style="color:red">%s%%s%%s%128%s%%s%</span>%t%<span class="comment">--%s%signal%s%(CodAL)</span><br/>
<a name="129"/><span style="color:red">%s%%s%%s%129%s%%s%</span>%t%<span class="keyword">signal</span>%s%ex2_alu_wb%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="130"/><span style="color:red">%s%%s%%s%130%s%%s%</span>%t%<span class="comment">--%s%signal%s%(CodAL)</span><br/>
<a name="131"/><span style="color:red">%s%%s%%s%131%s%%s%</span>%t%<span class="keyword">signal</span>%s%wb_mem%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="132"/><span style="color:red">%s%%s%%s%132%s%%s%</span>%t%<span class="comment">--%s%signal%s%(CodAL)</span><br/>
<a name="133"/><span style="color:red">%s%%s%%s%133%s%%s%</span>%t%<span class="keyword">signal</span>%s%wb_regs_W%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="134"/><span style="color:red">%s%%s%%s%134%s%%s%</span>%t%<span class="comment">--%s%signal%s%(CodAL)</span><br/>
<a name="135"/><span style="color:red">%s%%s%%s%135%s%%s%</span>%t%<span class="keyword">signal</span>%s%wb_regs_addrW%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="136"/><span style="color:red">%s%%s%%s%136%s%%s%</span>%t%<span class="comment">--%s%signal%s%(CodAL)</span><br/>
<a name="137"/><span style="color:red">%s%%s%%s%137%s%%s%</span>%t%<span class="keyword">signal</span>%s%wb_regs_we%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="138"/><span style="color:red">%s%%s%%s%138%s%%s%</span>%t%<span class="comment">--%s%signal%s%(CodAL)</span><br/>
<a name="139"/><span style="color:red">%s%%s%%s%139%s%%s%</span>%t%<span class="keyword">signal</span>%s%wb_pc_W%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="140"/><span style="color:red">%s%%s%%s%140%s%%s%</span>%t%<span class="comment">--%s%signal%s%(CodAL)</span><br/>
<a name="141"/><span style="color:red">%s%%s%%s%141%s%%s%</span>%t%<span class="keyword">signal</span>%s%wb_pc_we%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="142"/><span style="color:red">%s%%s%%s%142%s%%s%</span>%t%<span class="comment">--%s%signal%s%(CodAL)</span><br/>
<a name="143"/><span style="color:red">%s%%s%%s%143%s%%s%</span>%t%<span class="keyword">signal</span>%s%fe_stall%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="144"/><span style="color:red">%s%%s%%s%144%s%%s%</span>%t%<span class="comment">--%s%signal%s%(CodAL)</span><br/>
<a name="145"/><span style="color:red">%s%%s%%s%145%s%%s%</span>%t%<span class="keyword">signal</span>%s%id_stall%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="146"/><span style="color:red">%s%%s%%s%146%s%%s%</span>%t%<span class="comment">--%s%signal%s%(CodAL)</span><br/>
<a name="147"/><span style="color:red">%s%%s%%s%147%s%%s%</span>%t%<span class="keyword">signal</span>%s%id_clear%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="148"/><span style="color:red">%s%%s%%s%148%s%%s%</span>%t%<span class="comment">--%s%signal%s%(CodAL)</span><br/>
<a name="149"/><span style="color:red">%s%%s%%s%149%s%%s%</span>%t%<span class="keyword">signal</span>%s%rd_stall%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="150"/><span style="color:red">%s%%s%%s%150%s%%s%</span>%t%<span class="comment">--%s%signal%s%(CodAL)</span><br/>
<a name="151"/><span style="color:red">%s%%s%%s%151%s%%s%</span>%t%<span class="keyword">signal</span>%s%rd_clear%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="152"/><span style="color:red">%s%%s%%s%152%s%%s%</span>%t%<span class="comment">--%s%signal%s%(CodAL)</span><br/>
<a name="153"/><span style="color:red">%s%%s%%s%153%s%%s%</span>%t%<span class="keyword">signal</span>%s%ex_stall%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="154"/><span style="color:red">%s%%s%%s%154%s%%s%</span>%t%<span class="comment">--%s%signal%s%(CodAL)</span><br/>
<a name="155"/><span style="color:red">%s%%s%%s%155%s%%s%</span>%t%<span class="keyword">signal</span>%s%ex_clear%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="156"/><span style="color:red">%s%%s%%s%156%s%%s%</span>%t%<span class="comment">--%s%signal%s%(CodAL)</span><br/>
<a name="157"/><span style="color:red">%s%%s%%s%157%s%%s%</span>%t%<span class="keyword">signal</span>%s%ex2_stall%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="158"/><span style="color:red">%s%%s%%s%158%s%%s%</span>%t%<span class="comment">--%s%signal%s%(CodAL)</span><br/>
<a name="159"/><span style="color:red">%s%%s%%s%159%s%%s%</span>%t%<span class="keyword">signal</span>%s%ex2_clear%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="160"/><span style="color:red">%s%%s%%s%160%s%%s%</span>%t%<span class="comment">--%s%signal%s%(CodAL)</span><br/>
<a name="161"/><span style="color:red">%s%%s%%s%161%s%%s%</span>%t%<span class="keyword">signal</span>%s%wb_stall%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="162"/><span style="color:red">%s%%s%%s%162%s%%s%</span>%t%<span class="comment">--%s%signal%s%(CodAL)</span><br/>
<a name="163"/><span style="color:red">%s%%s%%s%163%s%%s%</span>%t%<span class="keyword">signal</span>%s%wb_clear%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="164"/><span style="color:red">%s%%s%%s%164%s%%s%</span>%t%<span class="comment">--%s%signal%s%(CodAL)</span><br/>
<a name="165"/><span style="color:red">%s%%s%%s%165%s%%s%</span>%t%<span class="keyword">signal</span>%s%i_mem_rq_stall%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="166"/><span style="color:red">%s%%s%%s%166%s%%s%</span>%t%<span class="comment">--%s%signal%s%(CodAL)</span><br/>
<a name="167"/><span style="color:red">%s%%s%%s%167%s%%s%</span>%t%<span class="keyword">signal</span>%s%i_mem_rq_inv_stall%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="168"/><span style="color:red">%s%%s%%s%168%s%%s%</span>%t%<span class="comment">--%s%signal%s%(CodAL)</span><br/>
<a name="169"/><span style="color:red">%s%%s%%s%169%s%%s%</span>%t%<span class="keyword">signal</span>%s%i_mem_fr_stall%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="170"/><span style="color:red">%s%%s%%s%170%s%%s%</span>%t%<span class="comment">--%s%signal%s%(CodAL)</span><br/>
<a name="171"/><span style="color:red">%s%%s%%s%171%s%%s%</span>%t%<span class="keyword">signal</span>%s%d_mem_rq_stall%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="172"/><span style="color:red">%s%%s%%s%172%s%%s%</span>%t%<span class="comment">--%s%signal%s%(CodAL)</span><br/>
<a name="173"/><span style="color:red">%s%%s%%s%173%s%%s%</span>%t%<span class="keyword">signal</span>%s%d_mem_fr_stall%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="174"/><span style="color:red">%s%%s%%s%174%s%%s%</span>%t%<span class="comment">--%s%signal%s%(CodAL)</span><br/>
<a name="175"/><span style="color:red">%s%%s%%s%175%s%%s%</span>%t%<span class="keyword">signal</span>%s%d_mem_fw_stall%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="176"/><span style="color:red">%s%%s%%s%176%s%%s%</span>%t%<span class="comment">--%s%signal%s%(CodAL)</span><br/>
<a name="177"/><span style="color:red">%s%%s%%s%177%s%%s%</span>%t%<span class="keyword">signal</span>%s%ex_hazard_stall%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="178"/><span style="color:red">%s%%s%%s%178%s%%s%</span>%t%<span class="comment">--%s%signal%s%(CodAL)</span><br/>
<a name="179"/><span style="color:red">%s%%s%%s%179%s%%s%</span>%t%<span class="keyword">signal</span>%s%ex2_hazard_stall%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="180"/><span style="color:red">%s%%s%%s%180%s%%s%</span>%t%<span class="comment">--%s%signal%s%(inner)</span><br/>
<a name="181"/><span style="color:red">%s%%s%%s%181%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_RD_stall%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="182"/><span style="color:red">%s%%s%%s%182%s%%s%</span>%t%<span class="comment">--%s%signal%s%(inner)</span><br/>
<a name="183"/><span style="color:red">%s%%s%%s%183%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_RD_clear%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="184"/><span style="color:red">%s%%s%%s%184%s%%s%</span>%t%<span class="comment">--%s%signal%s%(inner)</span><br/>
<a name="185"/><span style="color:red">%s%%s%%s%185%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_EX_stall%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="186"/><span style="color:red">%s%%s%%s%186%s%%s%</span>%t%<span class="comment">--%s%signal%s%(inner)</span><br/>
<a name="187"/><span style="color:red">%s%%s%%s%187%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_EX_clear%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="188"/><span style="color:red">%s%%s%%s%188%s%%s%</span>%t%<span class="comment">--%s%signal%s%(inner)</span><br/>
<a name="189"/><span style="color:red">%s%%s%%s%189%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_EX2_stall%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="190"/><span style="color:red">%s%%s%%s%190%s%%s%</span>%t%<span class="comment">--%s%signal%s%(inner)</span><br/>
<a name="191"/><span style="color:red">%s%%s%%s%191%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_EX2_clear%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="192"/><span style="color:red">%s%%s%%s%192%s%%s%</span>%t%<span class="comment">--%s%signal%s%(inner)</span><br/>
<a name="193"/><span style="color:red">%s%%s%%s%193%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_WB_stall%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="194"/><span style="color:red">%s%%s%%s%194%s%%s%</span>%t%<span class="comment">--%s%signal%s%(inner)</span><br/>
<a name="195"/><span style="color:red">%s%%s%%s%195%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_WB_clear%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="196"/><span style="color:red">%s%%s%%s%196%s%%s%</span>%t%<span class="comment">--%s%signal%s%(inner)</span><br/>
<a name="197"/><span style="color:red">%s%%s%%s%197%s%%s%</span>%t%<span class="keyword">signal</span>%s%instr_hw_first_el_se%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="198"/><span style="color:red">%s%%s%%s%198%s%%s%</span>%t%<span class="comment">--%s%signal%s%(inner)</span><br/>
<a name="199"/><span style="color:red">%s%%s%%s%199%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_attr_val_imm1_srcB_op_1%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="200"/><span style="color:red">%s%%s%%s%200%s%%s%</span>%t%<span class="comment">--%s%signal%s%(inner)</span><br/>
<a name="201"/><span style="color:red">%s%%s%%s%201%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_attr_val_imm1_srcC_op_1%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="202"/><span style="color:red">%s%%s%%s%202%s%%s%</span>%t%<span class="comment">--%s%signal%s%(inner)</span><br/>
<a name="203"/><span style="color:red">%s%%s%%s%203%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_attr_val_imm3_srcB_am_1%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="204"/><span style="color:red">%s%%s%%s%204%s%%s%</span>%t%<span class="comment">--%s%signal%s%(inner)</span><br/>
<a name="205"/><span style="color:red">%s%%s%%s%205%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_inst_cond_cond_cmp_cond_1%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="206"/><span style="color:red">%s%%s%%s%206%s%%s%</span>%t%<span class="comment">--%s%signal%s%(inner)</span><br/>
<a name="207"/><span style="color:red">%s%%s%%s%207%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_inst_operation_opr_alu_imm_all_operation_1%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="208"/><span style="color:red">%s%%s%%s%208%s%%s%</span>%t%<span class="comment">--%s%signal%s%(inner)</span><br/>
<a name="209"/><span style="color:red">%s%%s%%s%209%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_inst_operation_opr_alu_reg_all_operation_1%s%:%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="210"/><span style="color:red">%s%%s%%s%210%s%%s%</span>%t%<span class="comment">--%s%signal%s%(inner)</span><br/>
<a name="211"/><span style="color:red">%s%%s%%s%211%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_inst_operation_opr_jump_call_operation_1%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="212"/><span style="color:red">%s%%s%%s%212%s%%s%</span>%t%<span class="comment">--%s%signal%s%(inner)</span><br/>
<a name="213"/><span style="color:red">%s%%s%%s%213%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_inst_operation_opr_jump_reg_operation_1%s%:%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="214"/><span style="color:red">%s%%s%%s%214%s%%s%</span>%t%<span class="comment">--%s%signal%s%(inner)</span><br/>
<a name="215"/><span style="color:red">%s%%s%%s%215%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_inst_operation_opr_ld_imm_operation_1%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="216"/><span style="color:red">%s%%s%%s%216%s%%s%</span>%t%<span class="comment">--%s%signal%s%(inner)</span><br/>
<a name="217"/><span style="color:red">%s%%s%%s%217%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_inst_operation_opr_ld_reg_operation_1%s%:%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="218"/><span style="color:red">%s%%s%%s%218%s%%s%</span>%t%<span class="comment">--%s%signal%s%(inner)</span><br/>
<a name="219"/><span style="color:red">%s%%s%%s%219%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_inst_operation_opr_move_operation_1%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="220"/><span style="color:red">%s%%s%%s%220%s%%s%</span>%t%<span class="comment">--%s%signal%s%(inner)</span><br/>
<a name="221"/><span style="color:red">%s%%s%%s%221%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_inst_operation_opr_st_imm_operation_1%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="222"/><span style="color:red">%s%%s%%s%222%s%%s%</span>%t%<span class="comment">--%s%signal%s%(inner)</span><br/>
<a name="223"/><span style="color:red">%s%%s%%s%223%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_inst_operation_opr_st_reg_operation_1%s%:%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="224"/><span style="color:red">%s%%s%%s%224%s%%s%</span>%t%<span class="comment">--%s%signal%s%(inner)</span><br/>
<a name="225"/><span style="color:red">%s%%s%%s%225%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_inst_operation_opr_system_operation_1%s%:%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="226"/><span style="color:red">%s%%s%%s%226%s%%s%</span>%t%<span class="comment">--%s%signal%s%(inner)</span><br/>
<a name="227"/><span style="color:red">%s%%s%%s%227%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_inst_operation_opr_system_rd_operation_1%s%:%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="228"/><span style="color:red">%s%%s%%s%228%s%%s%</span>%t%<span class="comment">--%s%signal%s%(inner)</span><br/>
<a name="229"/><span style="color:red">%s%%s%%s%229%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_inst_operation_opr_system_wr_operation_1%s%:%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="230"/><span style="color:red">%s%%s%%s%230%s%%s%</span>%t%<span class="comment">--%s%signal%s%(inner)</span><br/>
<a name="231"/><span style="color:red">%s%%s%%s%231%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_inst_srcB_am_imm3_srcB_am_1%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="232"/><span style="color:red">%s%%s%%s%232%s%%s%</span>%t%<span class="comment">--%s%signal%s%(inner)</span><br/>
<a name="233"/><span style="color:red">%s%%s%%s%233%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_inst_srcB_op_imm1_srcB_op_1%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="234"/><span style="color:red">%s%%s%%s%234%s%%s%</span>%t%<span class="comment">--%s%signal%s%(inner)</span><br/>
<a name="235"/><span style="color:red">%s%%s%%s%235%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_inst_srcC_op_imm1_srcC_op_1%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="236"/><span style="color:red">%s%%s%%s%236%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_alu_alu_fu_semantics_t<br/>
<a name="237"/><span style="color:red">%s%%s%%s%237%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="238"/><span style="color:red">%s%%s%%s%238%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="239"/><span style="color:red">%s%%s%%s%239%s%%s%</span>%t%%t%%t%ex_aluA_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="240"/><span style="color:red">%s%%s%%s%240%s%%s%</span>%t%%t%%t%ex_aluB_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="241"/><span style="color:red">%s%%s%%s%241%s%%s%</span>%t%%t%%t%ex_alu_add_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="242"/><span style="color:red">%s%%s%%s%242%s%%s%</span>%t%%t%%t%ex_alu_add_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="243"/><span style="color:red">%s%%s%%s%243%s%%s%</span>%t%%t%%t%ex_alu_arith_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="244"/><span style="color:red">%s%%s%%s%244%s%%s%</span>%t%%t%%t%ex_alu_logic_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="245"/><span style="color:red">%s%%s%%s%245%s%%s%</span>%t%%t%%t%ex_alu_op_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="246"/><span style="color:red">%s%%s%%s%246%s%%s%</span>%t%%t%%t%int_enabled_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span><br/>
<a name="247"/><span style="color:red">%s%%s%%s%247%s%%s%</span>%t%%t%);<br/>
<a name="248"/><span style="color:red">%s%%s%%s%248%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="249"/><span style="color:red">%s%%s%%s%249%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_cond_compare_cond_compare_fu_semantics_t<br/>
<a name="250"/><span style="color:red">%s%%s%%s%250%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="251"/><span style="color:red">%s%%s%%s%251%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="252"/><span style="color:red">%s%%s%%s%252%s%%s%</span>%t%%t%%t%ex2_cmp_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="253"/><span style="color:red">%s%%s%%s%253%s%%s%</span>%t%%t%%t%ex2_cmp_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="254"/><span style="color:red">%s%%s%%s%254%s%%s%</span>%t%%t%%t%ex_cmp_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="255"/><span style="color:red">%s%%s%%s%255%s%%s%</span>%t%%t%%t%ex_cmp_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="256"/><span style="color:red">%s%%s%%s%256%s%%s%</span>%t%%t%%t%ex_cond_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="257"/><span style="color:red">%s%%s%%s%257%s%%s%</span>%t%%t%%t%ex_regA_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="258"/><span style="color:red">%s%%s%%s%258%s%%s%</span>%t%%t%%t%ex_regB_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="259"/><span style="color:red">%s%%s%%s%259%s%%s%</span>%t%%t%);<br/>
<a name="260"/><span style="color:red">%s%%s%%s%260%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="261"/><span style="color:red">%s%%s%%s%261%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_ex2_ex2_controller_semantics_t<br/>
<a name="262"/><span style="color:red">%s%%s%%s%262%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="263"/><span style="color:red">%s%%s%%s%263%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="264"/><span style="color:red">%s%%s%%s%264%s%%s%</span>%t%%t%%t%d_mem_fr_stall_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="265"/><span style="color:red">%s%%s%%s%265%s%%s%</span>%t%%t%%t%d_mem_fw_stall_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="266"/><span style="color:red">%s%%s%%s%266%s%%s%</span>%t%%t%%t%d_mem_rq_stall_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="267"/><span style="color:red">%s%%s%%s%267%s%%s%</span>%t%%t%%t%ex2_alu_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="268"/><span style="color:red">%s%%s%%s%268%s%%s%</span>%t%%t%%t%ex2_alu_op_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="269"/><span style="color:red">%s%%s%%s%269%s%%s%</span>%t%%t%%t%ex2_alu_wb_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="270"/><span style="color:red">%s%%s%%s%270%s%%s%</span>%t%%t%%t%ex2_cmp_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="271"/><span style="color:red">%s%%s%%s%271%s%%s%</span>%t%%t%%t%ex2_dest_en_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="272"/><span style="color:red">%s%%s%%s%272%s%%s%</span>%t%%t%%t%ex2_mem_rw_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="273"/><span style="color:red">%s%%s%%s%273%s%%s%</span>%t%%t%%t%ex2_mul_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="274"/><span style="color:red">%s%%s%%s%274%s%%s%</span>%t%%t%%t%ex2_rW_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="275"/><span style="color:red">%s%%s%%s%275%s%%s%</span>%t%%t%%t%ex2_regB_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="276"/><span style="color:red">%s%%s%%s%276%s%%s%</span>%t%%t%%t%ex2_regC_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="277"/><span style="color:red">%s%%s%%s%277%s%%s%</span>%t%%t%%t%i_mem_rq_inv_stall_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="278"/><span style="color:red">%s%%s%%s%278%s%%s%</span>%t%%t%%t%mem_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="279"/><span style="color:red">%s%%s%%s%279%s%%s%</span>%t%%t%%t%mem_FW0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="280"/><span style="color:red">%s%%s%%s%280%s%%s%</span>%t%%t%%t%mem_RA1%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(18%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="281"/><span style="color:red">%s%%s%%s%281%s%%s%</span>%t%%t%%t%mem_RE1%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="282"/><span style="color:red">%s%%s%%s%282%s%%s%</span>%t%%t%%t%mem_RR1%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="283"/><span style="color:red">%s%%s%%s%283%s%%s%</span>%t%%t%%t%mem_RSC1%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="284"/><span style="color:red">%s%%s%%s%284%s%%s%</span>%t%%t%%t%mem_RSI1%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="285"/><span style="color:red">%s%%s%%s%285%s%%s%</span>%t%%t%%t%mem_RW0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="286"/><span style="color:red">%s%%s%%s%286%s%%s%</span>%t%%t%%t%mem_WA0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(18%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="287"/><span style="color:red">%s%%s%%s%287%s%%s%</span>%t%%t%%t%mem_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="288"/><span style="color:red">%s%%s%%s%288%s%%s%</span>%t%%t%%t%mem_WSC0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="289"/><span style="color:red">%s%%s%%s%289%s%%s%</span>%t%%t%%t%mem_WSI0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="290"/><span style="color:red">%s%%s%%s%290%s%%s%</span>%t%%t%%t%port_error_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="291"/><span style="color:red">%s%%s%%s%291%s%%s%</span>%t%%t%%t%wb_alu_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="292"/><span style="color:red">%s%%s%%s%292%s%%s%</span>%t%%t%%t%wb_alu_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="293"/><span style="color:red">%s%%s%%s%293%s%%s%</span>%t%%t%%t%wb_alu_op_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="294"/><span style="color:red">%s%%s%%s%294%s%%s%</span>%t%%t%%t%wb_alu_op_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="295"/><span style="color:red">%s%%s%%s%295%s%%s%</span>%t%%t%%t%wb_bus_cache_read_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="296"/><span style="color:red">%s%%s%%s%296%s%%s%</span>%t%%t%%t%wb_bus_cache_read_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="297"/><span style="color:red">%s%%s%%s%297%s%%s%</span>%t%%t%%t%wb_dest_en_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="298"/><span style="color:red">%s%%s%%s%298%s%%s%</span>%t%%t%%t%wb_dest_en_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="299"/><span style="color:red">%s%%s%%s%299%s%%s%</span>%t%%t%%t%wb_mem_rw_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="300"/><span style="color:red">%s%%s%%s%300%s%%s%</span>%t%%t%%t%wb_mem_rw_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="301"/><span style="color:red">%s%%s%%s%301%s%%s%</span>%t%%t%%t%wb_rW_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="302"/><span style="color:red">%s%%s%%s%302%s%%s%</span>%t%%t%%t%wb_rW_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span><br/>
<a name="303"/><span style="color:red">%s%%s%%s%303%s%%s%</span>%t%%t%);<br/>
<a name="304"/><span style="color:red">%s%%s%%s%304%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="305"/><span style="color:red">%s%%s%%s%305%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_ex_ex_controller_semantics_t<br/>
<a name="306"/><span style="color:red">%s%%s%%s%306%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="307"/><span style="color:red">%s%%s%%s%307%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="308"/><span style="color:red">%s%%s%%s%308%s%%s%</span>%t%%t%%t%ex2_mul_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="309"/><span style="color:red">%s%%s%%s%309%s%%s%</span>%t%%t%%t%ex2_mul_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="310"/><span style="color:red">%s%%s%%s%310%s%%s%</span>%t%%t%%t%ex_aluA_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="311"/><span style="color:red">%s%%s%%s%311%s%%s%</span>%t%%t%%t%ex_aluB_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="312"/><span style="color:red">%s%%s%%s%312%s%%s%</span>%t%%t%%t%ex_alu_op_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="313"/><span style="color:red">%s%%s%%s%313%s%%s%</span>%t%%t%%t%ex_ie_flag_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="314"/><span style="color:red">%s%%s%%s%314%s%%s%</span>%t%%t%%t%int_enabled_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="315"/><span style="color:red">%s%%s%%s%315%s%%s%</span>%t%%t%%t%int_enabled_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="316"/><span style="color:red">%s%%s%%s%316%s%%s%</span>%t%%t%%t%int_enabled_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span><br/>
<a name="317"/><span style="color:red">%s%%s%%s%317%s%%s%</span>%t%%t%);<br/>
<a name="318"/><span style="color:red">%s%%s%%s%318%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="319"/><span style="color:red">%s%%s%%s%319%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_ex_output_ex_output_fu_semantics_t<br/>
<a name="320"/><span style="color:red">%s%%s%%s%320%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="321"/><span style="color:red">%s%%s%%s%321%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="322"/><span style="color:red">%s%%s%%s%322%s%%s%</span>%t%%t%%t%ex2_alu_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="323"/><span style="color:red">%s%%s%%s%323%s%%s%</span>%t%%t%%t%ex2_alu_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="324"/><span style="color:red">%s%%s%%s%324%s%%s%</span>%t%%t%%t%ex2_alu_op_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="325"/><span style="color:red">%s%%s%%s%325%s%%s%</span>%t%%t%%t%ex2_alu_op_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="326"/><span style="color:red">%s%%s%%s%326%s%%s%</span>%t%%t%%t%ex2_dest_en_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="327"/><span style="color:red">%s%%s%%s%327%s%%s%</span>%t%%t%%t%ex2_dest_en_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="328"/><span style="color:red">%s%%s%%s%328%s%%s%</span>%t%%t%%t%ex2_mem_rw_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="329"/><span style="color:red">%s%%s%%s%329%s%%s%</span>%t%%t%%t%ex2_mem_rw_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="330"/><span style="color:red">%s%%s%%s%330%s%%s%</span>%t%%t%%t%ex2_rW_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="331"/><span style="color:red">%s%%s%%s%331%s%%s%</span>%t%%t%%t%ex2_rW_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="332"/><span style="color:red">%s%%s%%s%332%s%%s%</span>%t%%t%%t%ex2_regB_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="333"/><span style="color:red">%s%%s%%s%333%s%%s%</span>%t%%t%%t%ex2_regB_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="334"/><span style="color:red">%s%%s%%s%334%s%%s%</span>%t%%t%%t%ex2_regC_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="335"/><span style="color:red">%s%%s%%s%335%s%%s%</span>%t%%t%%t%ex2_regC_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="336"/><span style="color:red">%s%%s%%s%336%s%%s%</span>%t%%t%%t%ex_alu_arith_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="337"/><span style="color:red">%s%%s%%s%337%s%%s%</span>%t%%t%%t%ex_alu_op_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="338"/><span style="color:red">%s%%s%%s%338%s%%s%</span>%t%%t%%t%ex_cmp_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="339"/><span style="color:red">%s%%s%%s%339%s%%s%</span>%t%%t%%t%ex_dest_en_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="340"/><span style="color:red">%s%%s%%s%340%s%%s%</span>%t%%t%%t%ex_dest_en_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="341"/><span style="color:red">%s%%s%%s%341%s%%s%</span>%t%%t%%t%ex_dest_en_mux_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="342"/><span style="color:red">%s%%s%%s%342%s%%s%</span>%t%%t%%t%ex_mem_rw_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="343"/><span style="color:red">%s%%s%%s%343%s%%s%</span>%t%%t%%t%ex_rW_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="344"/><span style="color:red">%s%%s%%s%344%s%%s%</span>%t%%t%%t%ex_regB_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="345"/><span style="color:red">%s%%s%%s%345%s%%s%</span>%t%%t%%t%ex_regC_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="346"/><span style="color:red">%s%%s%%s%346%s%%s%</span>%t%%t%);<br/>
<a name="347"/><span style="color:red">%s%%s%%s%347%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="348"/><span style="color:red">%s%%s%%s%348%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_fe_fe_controller_semantics_t<br/>
<a name="349"/><span style="color:red">%s%%s%%s%349%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="350"/><span style="color:red">%s%%s%%s%350%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="351"/><span style="color:red">%s%%s%%s%351%s%%s%</span>%t%%t%%t%ex2_mem_rw_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="352"/><span style="color:red">%s%%s%%s%352%s%%s%</span>%t%%t%%t%fe_stall_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="353"/><span style="color:red">%s%%s%%s%353%s%%s%</span>%t%%t%%t%fe_stall_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="354"/><span style="color:red">%s%%s%%s%354%s%%s%</span>%t%%t%%t%i_mem_fr_stall_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="355"/><span style="color:red">%s%%s%%s%355%s%%s%</span>%t%%t%%t%i_mem_rq_stall_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="356"/><span style="color:red">%s%%s%%s%356%s%%s%</span>%t%%t%%t%i_mem_rq_stall_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="357"/><span style="color:red">%s%%s%%s%357%s%%s%</span>%t%%t%%t%id_clear_reg_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="358"/><span style="color:red">%s%%s%%s%358%s%%s%</span>%t%%t%%t%id_clear_reg_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="359"/><span style="color:red">%s%%s%%s%359%s%%s%</span>%t%%t%%t%id_clear_reg_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="360"/><span style="color:red">%s%%s%%s%360%s%%s%</span>%t%%t%%t%id_pc_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(18%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="361"/><span style="color:red">%s%%s%%s%361%s%%s%</span>%t%%t%%t%id_pc_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(18%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="362"/><span style="color:red">%s%%s%%s%362%s%%s%</span>%t%%t%%t%id_pc_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="363"/><span style="color:red">%s%%s%%s%363%s%%s%</span>%t%%t%%t%id_stall_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="364"/><span style="color:red">%s%%s%%s%364%s%%s%</span>%t%%t%%t%id_stall_reg_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="365"/><span style="color:red">%s%%s%%s%365%s%%s%</span>%t%%t%%t%id_stall_reg_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="366"/><span style="color:red">%s%%s%%s%366%s%%s%</span>%t%%t%%t%id_stall_reg_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="367"/><span style="color:red">%s%%s%%s%367%s%%s%</span>%t%%t%%t%mem_RA0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(18%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="368"/><span style="color:red">%s%%s%%s%368%s%%s%</span>%t%%t%%t%mem_RE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="369"/><span style="color:red">%s%%s%%s%369%s%%s%</span>%t%%t%%t%mem_RR0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="370"/><span style="color:red">%s%%s%%s%370%s%%s%</span>%t%%t%%t%mem_RSC0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="371"/><span style="color:red">%s%%s%%s%371%s%%s%</span>%t%%t%%t%mem_RSI0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="372"/><span style="color:red">%s%%s%%s%372%s%%s%</span>%t%%t%%t%pc_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(18%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="373"/><span style="color:red">%s%%s%%s%373%s%%s%</span>%t%%t%%t%pc_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(18%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="374"/><span style="color:red">%s%%s%%s%374%s%%s%</span>%t%%t%%t%pc_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="375"/><span style="color:red">%s%%s%%s%375%s%%s%</span>%t%%t%%t%port_error_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="376"/><span style="color:red">%s%%s%%s%376%s%%s%</span>%t%%t%%t%wb_pc_W_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="377"/><span style="color:red">%s%%s%%s%377%s%%s%</span>%t%%t%%t%wb_pc_we_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span><br/>
<a name="378"/><span style="color:red">%s%%s%%s%378%s%%s%</span>%t%%t%);<br/>
<a name="379"/><span style="color:red">%s%%s%%s%379%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="380"/><span style="color:red">%s%%s%%s%380%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_flow_logic_control_flow_logic_control_fu_semantics_t<br/>
<a name="381"/><span style="color:red">%s%%s%%s%381%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="382"/><span style="color:red">%s%%s%%s%382%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="383"/><span style="color:red">%s%%s%%s%383%s%%s%</span>%t%%t%%t%ex2_clear_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="384"/><span style="color:red">%s%%s%%s%384%s%%s%</span>%t%%t%%t%ex2_stall_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="385"/><span style="color:red">%s%%s%%s%385%s%%s%</span>%t%%t%%t%ex_clear_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="386"/><span style="color:red">%s%%s%%s%386%s%%s%</span>%t%%t%%t%ex_stall_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="387"/><span style="color:red">%s%%s%%s%387%s%%s%</span>%t%%t%%t%fe_stall_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="388"/><span style="color:red">%s%%s%%s%388%s%%s%</span>%t%%t%%t%id_clear_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="389"/><span style="color:red">%s%%s%%s%389%s%%s%</span>%t%%t%%t%id_stall_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="390"/><span style="color:red">%s%%s%%s%390%s%%s%</span>%t%%t%%t%pipe_EX2_clear_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="391"/><span style="color:red">%s%%s%%s%391%s%%s%</span>%t%%t%%t%pipe_EX2_stall_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="392"/><span style="color:red">%s%%s%%s%392%s%%s%</span>%t%%t%%t%pipe_EX_clear_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="393"/><span style="color:red">%s%%s%%s%393%s%%s%</span>%t%%t%%t%pipe_EX_stall_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="394"/><span style="color:red">%s%%s%%s%394%s%%s%</span>%t%%t%%t%pipe_RD_clear_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="395"/><span style="color:red">%s%%s%%s%395%s%%s%</span>%t%%t%%t%pipe_RD_stall_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="396"/><span style="color:red">%s%%s%%s%396%s%%s%</span>%t%%t%%t%pipe_WB_clear_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="397"/><span style="color:red">%s%%s%%s%397%s%%s%</span>%t%%t%%t%pipe_WB_stall_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="398"/><span style="color:red">%s%%s%%s%398%s%%s%</span>%t%%t%%t%rd_clear_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="399"/><span style="color:red">%s%%s%%s%399%s%%s%</span>%t%%t%%t%rd_stall_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="400"/><span style="color:red">%s%%s%%s%400%s%%s%</span>%t%%t%%t%wb_clear_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="401"/><span style="color:red">%s%%s%%s%401%s%%s%</span>%t%%t%%t%wb_stall_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span><br/>
<a name="402"/><span style="color:red">%s%%s%%s%402%s%%s%</span>%t%%t%);<br/>
<a name="403"/><span style="color:red">%s%%s%%s%403%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="404"/><span style="color:red">%s%%s%%s%404%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_fnc_ctrl_0_1_condition_t<br/>
<a name="405"/><span style="color:red">%s%%s%%s%405%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="406"/><span style="color:red">%s%%s%%s%406%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="407"/><span style="color:red">%s%%s%%s%407%s%%s%</span>%t%%t%%t%RET%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="408"/><span style="color:red">%s%%s%%s%408%s%%s%</span>%t%%t%%t%ex_alu_op_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="409"/><span style="color:red">%s%%s%%s%409%s%%s%</span>%t%%t%);<br/>
<a name="410"/><span style="color:red">%s%%s%%s%410%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="411"/><span style="color:red">%s%%s%%s%411%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_id_id_controller_semantics_t<br/>
<a name="412"/><span style="color:red">%s%%s%%s%412%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="413"/><span style="color:red">%s%%s%%s%413%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="414"/><span style="color:red">%s%%s%%s%414%s%%s%</span>%t%%t%%t%ex_alu_op_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="415"/><span style="color:red">%s%%s%%s%415%s%%s%</span>%t%%t%%t%ex_clear_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="416"/><span style="color:red">%s%%s%%s%416%s%%s%</span>%t%%t%%t%ex_ie_flag_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="417"/><span style="color:red">%s%%s%%s%417%s%%s%</span>%t%%t%%t%ex_stall_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="418"/><span style="color:red">%s%%s%%s%418%s%%s%</span>%t%%t%%t%i_mem_fr_stall_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="419"/><span style="color:red">%s%%s%%s%419%s%%s%</span>%t%%t%%t%id_clear_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="420"/><span style="color:red">%s%%s%%s%420%s%%s%</span>%t%%t%%t%id_clear_reg_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="421"/><span style="color:red">%s%%s%%s%421%s%%s%</span>%t%%t%%t%id_instr_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(11%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="422"/><span style="color:red">%s%%s%%s%422%s%%s%</span>%t%%t%%t%id_pc_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(18%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="423"/><span style="color:red">%s%%s%%s%423%s%%s%</span>%t%%t%%t%id_stall_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="424"/><span style="color:red">%s%%s%%s%424%s%%s%</span>%t%%t%%t%int_enabled_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="425"/><span style="color:red">%s%%s%%s%425%s%%s%</span>%t%%t%%t%irq_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="426"/><span style="color:red">%s%%s%%s%426%s%%s%</span>%t%%t%%t%mem_FR0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="427"/><span style="color:red">%s%%s%%s%427%s%%s%</span>%t%%t%%t%mem_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="428"/><span style="color:red">%s%%s%%s%428%s%%s%</span>%t%%t%%t%port_error_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="429"/><span style="color:red">%s%%s%%s%429%s%%s%</span>%t%%t%%t%rd_alu_op_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="430"/><span style="color:red">%s%%s%%s%430%s%%s%</span>%t%%t%%t%rd_clear_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="431"/><span style="color:red">%s%%s%%s%431%s%%s%</span>%t%%t%%t%rd_ie_flag_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="432"/><span style="color:red">%s%%s%%s%432%s%%s%</span>%t%%t%%t%rd_mem_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="433"/><span style="color:red">%s%%s%%s%433%s%%s%</span>%t%%t%%t%rd_mem_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="434"/><span style="color:red">%s%%s%%s%434%s%%s%</span>%t%%t%%t%rd_pc_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(18%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="435"/><span style="color:red">%s%%s%%s%435%s%%s%</span>%t%%t%%t%rd_pc_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="436"/><span style="color:red">%s%%s%%s%436%s%%s%</span>%t%%t%%t%rd_stall_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="437"/><span style="color:red">%s%%s%%s%437%s%%s%</span>%t%%t%%t%rd_stall_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="438"/><span style="color:red">%s%%s%%s%438%s%%s%</span>%t%%t%%t%wb_pc_we_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span><br/>
<a name="439"/><span style="color:red">%s%%s%%s%439%s%%s%</span>%t%%t%);<br/>
<a name="440"/><span style="color:red">%s%%s%%s%440%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="441"/><span style="color:red">%s%%s%%s%441%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_imm1_srcB_op_instr_hw_imm1_srcB_op_1_return_t<br/>
<a name="442"/><span style="color:red">%s%%s%%s%442%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="443"/><span style="color:red">%s%%s%%s%443%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="444"/><span style="color:red">%s%%s%%s%444%s%%s%</span>%t%%t%%t%main_attr_val_imm1_srcB_op_1_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="445"/><span style="color:red">%s%%s%%s%445%s%%s%</span>%t%%t%%t%main_inst_srcB_op_imm1_srcB_op_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span><br/>
<a name="446"/><span style="color:red">%s%%s%%s%446%s%%s%</span>%t%%t%);<br/>
<a name="447"/><span style="color:red">%s%%s%%s%447%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="448"/><span style="color:red">%s%%s%%s%448%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_imm1_srcC_op_instr_hw_imm1_srcC_op_1_return_t<br/>
<a name="449"/><span style="color:red">%s%%s%%s%449%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="450"/><span style="color:red">%s%%s%%s%450%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="451"/><span style="color:red">%s%%s%%s%451%s%%s%</span>%t%%t%%t%main_attr_val_imm1_srcC_op_1_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="452"/><span style="color:red">%s%%s%%s%452%s%%s%</span>%t%%t%%t%main_inst_srcC_op_imm1_srcC_op_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span><br/>
<a name="453"/><span style="color:red">%s%%s%%s%453%s%%s%</span>%t%%t%);<br/>
<a name="454"/><span style="color:red">%s%%s%%s%454%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="455"/><span style="color:red">%s%%s%%s%455%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_imm3_srcB_am_instr_hw_imm3_srcB_am_1_return_t<br/>
<a name="456"/><span style="color:red">%s%%s%%s%456%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="457"/><span style="color:red">%s%%s%%s%457%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="458"/><span style="color:red">%s%%s%%s%458%s%%s%</span>%t%%t%%t%main_attr_val_imm3_srcB_am_1_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="459"/><span style="color:red">%s%%s%%s%459%s%%s%</span>%t%%t%%t%main_inst_srcB_am_imm3_srcB_am_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="460"/><span style="color:red">%s%%s%%s%460%s%%s%</span>%t%%t%);<br/>
<a name="461"/><span style="color:red">%s%%s%%s%461%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="462"/><span style="color:red">%s%%s%%s%462%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_t<br/>
<a name="463"/><span style="color:red">%s%%s%%s%463%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="464"/><span style="color:red">%s%%s%%s%464%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="465"/><span style="color:red">%s%%s%%s%465%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_imm_all_operation_1_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="466"/><span style="color:red">%s%%s%%s%466%s%%s%</span>%t%%t%%t%rd_aluA_mux_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="467"/><span style="color:red">%s%%s%%s%467%s%%s%</span>%t%%t%%t%rd_aluA_mux_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="468"/><span style="color:red">%s%%s%%s%468%s%%s%</span>%t%%t%%t%rd_aluB_mux_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="469"/><span style="color:red">%s%%s%%s%469%s%%s%</span>%t%%t%%t%rd_aluB_mux_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="470"/><span style="color:red">%s%%s%%s%470%s%%s%</span>%t%%t%%t%rd_alu_op_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="471"/><span style="color:red">%s%%s%%s%471%s%%s%</span>%t%%t%%t%rd_alu_op_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="472"/><span style="color:red">%s%%s%%s%472%s%%s%</span>%t%%t%%t%rd_amB_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="473"/><span style="color:red">%s%%s%%s%473%s%%s%</span>%t%%t%%t%rd_amB_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="474"/><span style="color:red">%s%%s%%s%474%s%%s%</span>%t%%t%%t%rd_amC_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="475"/><span style="color:red">%s%%s%%s%475%s%%s%</span>%t%%t%%t%rd_amC_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="476"/><span style="color:red">%s%%s%%s%476%s%%s%</span>%t%%t%%t%rd_cond_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="477"/><span style="color:red">%s%%s%%s%477%s%%s%</span>%t%%t%%t%rd_cond_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="478"/><span style="color:red">%s%%s%%s%478%s%%s%</span>%t%%t%%t%rd_dest_en_mux_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="479"/><span style="color:red">%s%%s%%s%479%s%%s%</span>%t%%t%%t%rd_dest_en_mux_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="480"/><span style="color:red">%s%%s%%s%480%s%%s%</span>%t%%t%%t%rd_ie_flag_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="481"/><span style="color:red">%s%%s%%s%481%s%%s%</span>%t%%t%%t%rd_ie_flag_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="482"/><span style="color:red">%s%%s%%s%482%s%%s%</span>%t%%t%%t%rd_mem_rw_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="483"/><span style="color:red">%s%%s%%s%483%s%%s%</span>%t%%t%%t%rd_mem_rw_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span><br/>
<a name="484"/><span style="color:red">%s%%s%%s%484%s%%s%</span>%t%%t%);<br/>
<a name="485"/><span style="color:red">%s%%s%%s%485%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="486"/><span style="color:red">%s%%s%%s%486%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_t<br/>
<a name="487"/><span style="color:red">%s%%s%%s%487%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="488"/><span style="color:red">%s%%s%%s%488%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="489"/><span style="color:red">%s%%s%%s%489%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_reg_all_operation_1_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="490"/><span style="color:red">%s%%s%%s%490%s%%s%</span>%t%%t%%t%main_inst_srcB_am_imm3_srcB_am_1_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="491"/><span style="color:red">%s%%s%%s%491%s%%s%</span>%t%%t%%t%rd_aluA_mux_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="492"/><span style="color:red">%s%%s%%s%492%s%%s%</span>%t%%t%%t%rd_aluA_mux_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="493"/><span style="color:red">%s%%s%%s%493%s%%s%</span>%t%%t%%t%rd_aluB_mux_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="494"/><span style="color:red">%s%%s%%s%494%s%%s%</span>%t%%t%%t%rd_aluB_mux_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="495"/><span style="color:red">%s%%s%%s%495%s%%s%</span>%t%%t%%t%rd_alu_op_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="496"/><span style="color:red">%s%%s%%s%496%s%%s%</span>%t%%t%%t%rd_alu_op_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="497"/><span style="color:red">%s%%s%%s%497%s%%s%</span>%t%%t%%t%rd_amB_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="498"/><span style="color:red">%s%%s%%s%498%s%%s%</span>%t%%t%%t%rd_amB_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="499"/><span style="color:red">%s%%s%%s%499%s%%s%</span>%t%%t%%t%rd_amC_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="500"/><span style="color:red">%s%%s%%s%500%s%%s%</span>%t%%t%%t%rd_amC_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="501"/><span style="color:red">%s%%s%%s%501%s%%s%</span>%t%%t%%t%rd_cond_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="502"/><span style="color:red">%s%%s%%s%502%s%%s%</span>%t%%t%%t%rd_cond_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="503"/><span style="color:red">%s%%s%%s%503%s%%s%</span>%t%%t%%t%rd_dest_en_mux_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="504"/><span style="color:red">%s%%s%%s%504%s%%s%</span>%t%%t%%t%rd_dest_en_mux_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="505"/><span style="color:red">%s%%s%%s%505%s%%s%</span>%t%%t%%t%rd_ie_flag_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="506"/><span style="color:red">%s%%s%%s%506%s%%s%</span>%t%%t%%t%rd_ie_flag_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="507"/><span style="color:red">%s%%s%%s%507%s%%s%</span>%t%%t%%t%rd_mem_rw_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="508"/><span style="color:red">%s%%s%%s%508%s%%s%</span>%t%%t%%t%rd_mem_rw_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span><br/>
<a name="509"/><span style="color:red">%s%%s%%s%509%s%%s%</span>%t%%t%);<br/>
<a name="510"/><span style="color:red">%s%%s%%s%510%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="511"/><span style="color:red">%s%%s%%s%511%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_t<br/>
<a name="512"/><span style="color:red">%s%%s%%s%512%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="513"/><span style="color:red">%s%%s%%s%513%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="514"/><span style="color:red">%s%%s%%s%514%s%%s%</span>%t%%t%%t%main_inst_operation_opr_jump_call_operation_1_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="515"/><span style="color:red">%s%%s%%s%515%s%%s%</span>%t%%t%%t%rd_aluA_mux_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="516"/><span style="color:red">%s%%s%%s%516%s%%s%</span>%t%%t%%t%rd_aluA_mux_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="517"/><span style="color:red">%s%%s%%s%517%s%%s%</span>%t%%t%%t%rd_aluB_mux_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="518"/><span style="color:red">%s%%s%%s%518%s%%s%</span>%t%%t%%t%rd_aluB_mux_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="519"/><span style="color:red">%s%%s%%s%519%s%%s%</span>%t%%t%%t%rd_alu_op_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="520"/><span style="color:red">%s%%s%%s%520%s%%s%</span>%t%%t%%t%rd_alu_op_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="521"/><span style="color:red">%s%%s%%s%521%s%%s%</span>%t%%t%%t%rd_amB_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="522"/><span style="color:red">%s%%s%%s%522%s%%s%</span>%t%%t%%t%rd_amB_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="523"/><span style="color:red">%s%%s%%s%523%s%%s%</span>%t%%t%%t%rd_amC_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="524"/><span style="color:red">%s%%s%%s%524%s%%s%</span>%t%%t%%t%rd_amC_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="525"/><span style="color:red">%s%%s%%s%525%s%%s%</span>%t%%t%%t%rd_cond_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="526"/><span style="color:red">%s%%s%%s%526%s%%s%</span>%t%%t%%t%rd_cond_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="527"/><span style="color:red">%s%%s%%s%527%s%%s%</span>%t%%t%%t%rd_dest_en_mux_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="528"/><span style="color:red">%s%%s%%s%528%s%%s%</span>%t%%t%%t%rd_dest_en_mux_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="529"/><span style="color:red">%s%%s%%s%529%s%%s%</span>%t%%t%%t%rd_ie_flag_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="530"/><span style="color:red">%s%%s%%s%530%s%%s%</span>%t%%t%%t%rd_ie_flag_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="531"/><span style="color:red">%s%%s%%s%531%s%%s%</span>%t%%t%%t%rd_mem_rw_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="532"/><span style="color:red">%s%%s%%s%532%s%%s%</span>%t%%t%%t%rd_mem_rw_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span><br/>
<a name="533"/><span style="color:red">%s%%s%%s%533%s%%s%</span>%t%%t%);<br/>
<a name="534"/><span style="color:red">%s%%s%%s%534%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="535"/><span style="color:red">%s%%s%%s%535%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_t<br/>
<a name="536"/><span style="color:red">%s%%s%%s%536%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="537"/><span style="color:red">%s%%s%%s%537%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="538"/><span style="color:red">%s%%s%%s%538%s%%s%</span>%t%%t%%t%main_inst_operation_opr_jump_reg_operation_1_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="539"/><span style="color:red">%s%%s%%s%539%s%%s%</span>%t%%t%%t%rd_aluA_mux_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="540"/><span style="color:red">%s%%s%%s%540%s%%s%</span>%t%%t%%t%rd_aluA_mux_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="541"/><span style="color:red">%s%%s%%s%541%s%%s%</span>%t%%t%%t%rd_aluB_mux_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="542"/><span style="color:red">%s%%s%%s%542%s%%s%</span>%t%%t%%t%rd_aluB_mux_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="543"/><span style="color:red">%s%%s%%s%543%s%%s%</span>%t%%t%%t%rd_alu_op_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="544"/><span style="color:red">%s%%s%%s%544%s%%s%</span>%t%%t%%t%rd_alu_op_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="545"/><span style="color:red">%s%%s%%s%545%s%%s%</span>%t%%t%%t%rd_amB_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="546"/><span style="color:red">%s%%s%%s%546%s%%s%</span>%t%%t%%t%rd_amB_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="547"/><span style="color:red">%s%%s%%s%547%s%%s%</span>%t%%t%%t%rd_amC_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="548"/><span style="color:red">%s%%s%%s%548%s%%s%</span>%t%%t%%t%rd_amC_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="549"/><span style="color:red">%s%%s%%s%549%s%%s%</span>%t%%t%%t%rd_cond_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="550"/><span style="color:red">%s%%s%%s%550%s%%s%</span>%t%%t%%t%rd_cond_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="551"/><span style="color:red">%s%%s%%s%551%s%%s%</span>%t%%t%%t%rd_dest_en_mux_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="552"/><span style="color:red">%s%%s%%s%552%s%%s%</span>%t%%t%%t%rd_dest_en_mux_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="553"/><span style="color:red">%s%%s%%s%553%s%%s%</span>%t%%t%%t%rd_ie_flag_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="554"/><span style="color:red">%s%%s%%s%554%s%%s%</span>%t%%t%%t%rd_ie_flag_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="555"/><span style="color:red">%s%%s%%s%555%s%%s%</span>%t%%t%%t%rd_mem_rw_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="556"/><span style="color:red">%s%%s%%s%556%s%%s%</span>%t%%t%%t%rd_mem_rw_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span><br/>
<a name="557"/><span style="color:red">%s%%s%%s%557%s%%s%</span>%t%%t%);<br/>
<a name="558"/><span style="color:red">%s%%s%%s%558%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="559"/><span style="color:red">%s%%s%%s%559%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_t<br/>
<a name="560"/><span style="color:red">%s%%s%%s%560%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="561"/><span style="color:red">%s%%s%%s%561%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="562"/><span style="color:red">%s%%s%%s%562%s%%s%</span>%t%%t%%t%main_inst_cond_cond_cmp_cond_1_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="563"/><span style="color:red">%s%%s%%s%563%s%%s%</span>%t%%t%%t%main_inst_srcB_op_imm1_srcB_op_1_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="564"/><span style="color:red">%s%%s%%s%564%s%%s%</span>%t%%t%%t%rd_aluA_mux_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="565"/><span style="color:red">%s%%s%%s%565%s%%s%</span>%t%%t%%t%rd_aluA_mux_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="566"/><span style="color:red">%s%%s%%s%566%s%%s%</span>%t%%t%%t%rd_aluB_mux_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="567"/><span style="color:red">%s%%s%%s%567%s%%s%</span>%t%%t%%t%rd_aluB_mux_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="568"/><span style="color:red">%s%%s%%s%568%s%%s%</span>%t%%t%%t%rd_alu_op_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="569"/><span style="color:red">%s%%s%%s%569%s%%s%</span>%t%%t%%t%rd_alu_op_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="570"/><span style="color:red">%s%%s%%s%570%s%%s%</span>%t%%t%%t%rd_amB_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="571"/><span style="color:red">%s%%s%%s%571%s%%s%</span>%t%%t%%t%rd_amB_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="572"/><span style="color:red">%s%%s%%s%572%s%%s%</span>%t%%t%%t%rd_amC_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="573"/><span style="color:red">%s%%s%%s%573%s%%s%</span>%t%%t%%t%rd_amC_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="574"/><span style="color:red">%s%%s%%s%574%s%%s%</span>%t%%t%%t%rd_cond_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="575"/><span style="color:red">%s%%s%%s%575%s%%s%</span>%t%%t%%t%rd_cond_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="576"/><span style="color:red">%s%%s%%s%576%s%%s%</span>%t%%t%%t%rd_dest_en_mux_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="577"/><span style="color:red">%s%%s%%s%577%s%%s%</span>%t%%t%%t%rd_dest_en_mux_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="578"/><span style="color:red">%s%%s%%s%578%s%%s%</span>%t%%t%%t%rd_ie_flag_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="579"/><span style="color:red">%s%%s%%s%579%s%%s%</span>%t%%t%%t%rd_ie_flag_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="580"/><span style="color:red">%s%%s%%s%580%s%%s%</span>%t%%t%%t%rd_mem_rw_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="581"/><span style="color:red">%s%%s%%s%581%s%%s%</span>%t%%t%%t%rd_mem_rw_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span><br/>
<a name="582"/><span style="color:red">%s%%s%%s%582%s%%s%</span>%t%%t%);<br/>
<a name="583"/><span style="color:red">%s%%s%%s%583%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="584"/><span style="color:red">%s%%s%%s%584%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_t<br/>
<a name="585"/><span style="color:red">%s%%s%%s%585%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="586"/><span style="color:red">%s%%s%%s%586%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="587"/><span style="color:red">%s%%s%%s%587%s%%s%</span>%t%%t%%t%main_inst_operation_opr_ld_imm_operation_1_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="588"/><span style="color:red">%s%%s%%s%588%s%%s%</span>%t%%t%%t%rd_aluA_mux_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="589"/><span style="color:red">%s%%s%%s%589%s%%s%</span>%t%%t%%t%rd_aluA_mux_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="590"/><span style="color:red">%s%%s%%s%590%s%%s%</span>%t%%t%%t%rd_aluB_mux_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="591"/><span style="color:red">%s%%s%%s%591%s%%s%</span>%t%%t%%t%rd_aluB_mux_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="592"/><span style="color:red">%s%%s%%s%592%s%%s%</span>%t%%t%%t%rd_alu_op_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="593"/><span style="color:red">%s%%s%%s%593%s%%s%</span>%t%%t%%t%rd_alu_op_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="594"/><span style="color:red">%s%%s%%s%594%s%%s%</span>%t%%t%%t%rd_amB_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="595"/><span style="color:red">%s%%s%%s%595%s%%s%</span>%t%%t%%t%rd_amB_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="596"/><span style="color:red">%s%%s%%s%596%s%%s%</span>%t%%t%%t%rd_amC_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="597"/><span style="color:red">%s%%s%%s%597%s%%s%</span>%t%%t%%t%rd_amC_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="598"/><span style="color:red">%s%%s%%s%598%s%%s%</span>%t%%t%%t%rd_cond_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="599"/><span style="color:red">%s%%s%%s%599%s%%s%</span>%t%%t%%t%rd_cond_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="600"/><span style="color:red">%s%%s%%s%600%s%%s%</span>%t%%t%%t%rd_dest_en_mux_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="601"/><span style="color:red">%s%%s%%s%601%s%%s%</span>%t%%t%%t%rd_dest_en_mux_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="602"/><span style="color:red">%s%%s%%s%602%s%%s%</span>%t%%t%%t%rd_ie_flag_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="603"/><span style="color:red">%s%%s%%s%603%s%%s%</span>%t%%t%%t%rd_ie_flag_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="604"/><span style="color:red">%s%%s%%s%604%s%%s%</span>%t%%t%%t%rd_mem_rw_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="605"/><span style="color:red">%s%%s%%s%605%s%%s%</span>%t%%t%%t%rd_mem_rw_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span><br/>
<a name="606"/><span style="color:red">%s%%s%%s%606%s%%s%</span>%t%%t%);<br/>
<a name="607"/><span style="color:red">%s%%s%%s%607%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="608"/><span style="color:red">%s%%s%%s%608%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_t<br/>
<a name="609"/><span style="color:red">%s%%s%%s%609%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="610"/><span style="color:red">%s%%s%%s%610%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="611"/><span style="color:red">%s%%s%%s%611%s%%s%</span>%t%%t%%t%main_inst_operation_opr_ld_reg_operation_1_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="612"/><span style="color:red">%s%%s%%s%612%s%%s%</span>%t%%t%%t%main_inst_srcB_am_imm3_srcB_am_1_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="613"/><span style="color:red">%s%%s%%s%613%s%%s%</span>%t%%t%%t%rd_aluA_mux_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="614"/><span style="color:red">%s%%s%%s%614%s%%s%</span>%t%%t%%t%rd_aluA_mux_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="615"/><span style="color:red">%s%%s%%s%615%s%%s%</span>%t%%t%%t%rd_aluB_mux_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="616"/><span style="color:red">%s%%s%%s%616%s%%s%</span>%t%%t%%t%rd_aluB_mux_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="617"/><span style="color:red">%s%%s%%s%617%s%%s%</span>%t%%t%%t%rd_alu_op_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="618"/><span style="color:red">%s%%s%%s%618%s%%s%</span>%t%%t%%t%rd_alu_op_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="619"/><span style="color:red">%s%%s%%s%619%s%%s%</span>%t%%t%%t%rd_amB_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="620"/><span style="color:red">%s%%s%%s%620%s%%s%</span>%t%%t%%t%rd_amB_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="621"/><span style="color:red">%s%%s%%s%621%s%%s%</span>%t%%t%%t%rd_amC_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="622"/><span style="color:red">%s%%s%%s%622%s%%s%</span>%t%%t%%t%rd_amC_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="623"/><span style="color:red">%s%%s%%s%623%s%%s%</span>%t%%t%%t%rd_cond_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="624"/><span style="color:red">%s%%s%%s%624%s%%s%</span>%t%%t%%t%rd_cond_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="625"/><span style="color:red">%s%%s%%s%625%s%%s%</span>%t%%t%%t%rd_dest_en_mux_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="626"/><span style="color:red">%s%%s%%s%626%s%%s%</span>%t%%t%%t%rd_dest_en_mux_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="627"/><span style="color:red">%s%%s%%s%627%s%%s%</span>%t%%t%%t%rd_ie_flag_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="628"/><span style="color:red">%s%%s%%s%628%s%%s%</span>%t%%t%%t%rd_ie_flag_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="629"/><span style="color:red">%s%%s%%s%629%s%%s%</span>%t%%t%%t%rd_mem_rw_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="630"/><span style="color:red">%s%%s%%s%630%s%%s%</span>%t%%t%%t%rd_mem_rw_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span><br/>
<a name="631"/><span style="color:red">%s%%s%%s%631%s%%s%</span>%t%%t%);<br/>
<a name="632"/><span style="color:red">%s%%s%%s%632%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="633"/><span style="color:red">%s%%s%%s%633%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_t<br/>
<a name="634"/><span style="color:red">%s%%s%%s%634%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="635"/><span style="color:red">%s%%s%%s%635%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="636"/><span style="color:red">%s%%s%%s%636%s%%s%</span>%t%%t%%t%main_inst_cond_cond_cmp_cond_1_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="637"/><span style="color:red">%s%%s%%s%637%s%%s%</span>%t%%t%%t%main_inst_operation_opr_move_operation_1_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="638"/><span style="color:red">%s%%s%%s%638%s%%s%</span>%t%%t%%t%main_inst_srcB_op_imm1_srcB_op_1_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="639"/><span style="color:red">%s%%s%%s%639%s%%s%</span>%t%%t%%t%main_inst_srcC_op_imm1_srcC_op_1_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="640"/><span style="color:red">%s%%s%%s%640%s%%s%</span>%t%%t%%t%rd_aluA_mux_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="641"/><span style="color:red">%s%%s%%s%641%s%%s%</span>%t%%t%%t%rd_aluA_mux_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="642"/><span style="color:red">%s%%s%%s%642%s%%s%</span>%t%%t%%t%rd_aluB_mux_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="643"/><span style="color:red">%s%%s%%s%643%s%%s%</span>%t%%t%%t%rd_aluB_mux_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="644"/><span style="color:red">%s%%s%%s%644%s%%s%</span>%t%%t%%t%rd_alu_op_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="645"/><span style="color:red">%s%%s%%s%645%s%%s%</span>%t%%t%%t%rd_alu_op_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="646"/><span style="color:red">%s%%s%%s%646%s%%s%</span>%t%%t%%t%rd_amB_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="647"/><span style="color:red">%s%%s%%s%647%s%%s%</span>%t%%t%%t%rd_amB_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="648"/><span style="color:red">%s%%s%%s%648%s%%s%</span>%t%%t%%t%rd_amC_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="649"/><span style="color:red">%s%%s%%s%649%s%%s%</span>%t%%t%%t%rd_amC_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="650"/><span style="color:red">%s%%s%%s%650%s%%s%</span>%t%%t%%t%rd_cond_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="651"/><span style="color:red">%s%%s%%s%651%s%%s%</span>%t%%t%%t%rd_cond_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="652"/><span style="color:red">%s%%s%%s%652%s%%s%</span>%t%%t%%t%rd_dest_en_mux_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="653"/><span style="color:red">%s%%s%%s%653%s%%s%</span>%t%%t%%t%rd_dest_en_mux_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="654"/><span style="color:red">%s%%s%%s%654%s%%s%</span>%t%%t%%t%rd_ie_flag_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="655"/><span style="color:red">%s%%s%%s%655%s%%s%</span>%t%%t%%t%rd_ie_flag_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="656"/><span style="color:red">%s%%s%%s%656%s%%s%</span>%t%%t%%t%rd_mem_rw_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="657"/><span style="color:red">%s%%s%%s%657%s%%s%</span>%t%%t%%t%rd_mem_rw_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span><br/>
<a name="658"/><span style="color:red">%s%%s%%s%658%s%%s%</span>%t%%t%);<br/>
<a name="659"/><span style="color:red">%s%%s%%s%659%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="660"/><span style="color:red">%s%%s%%s%660%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_t<br/>
<a name="661"/><span style="color:red">%s%%s%%s%661%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="662"/><span style="color:red">%s%%s%%s%662%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="663"/><span style="color:red">%s%%s%%s%663%s%%s%</span>%t%%t%%t%main_inst_operation_opr_st_imm_operation_1_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="664"/><span style="color:red">%s%%s%%s%664%s%%s%</span>%t%%t%%t%rd_aluA_mux_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="665"/><span style="color:red">%s%%s%%s%665%s%%s%</span>%t%%t%%t%rd_aluA_mux_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="666"/><span style="color:red">%s%%s%%s%666%s%%s%</span>%t%%t%%t%rd_aluB_mux_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="667"/><span style="color:red">%s%%s%%s%667%s%%s%</span>%t%%t%%t%rd_aluB_mux_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="668"/><span style="color:red">%s%%s%%s%668%s%%s%</span>%t%%t%%t%rd_alu_op_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="669"/><span style="color:red">%s%%s%%s%669%s%%s%</span>%t%%t%%t%rd_alu_op_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="670"/><span style="color:red">%s%%s%%s%670%s%%s%</span>%t%%t%%t%rd_amB_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="671"/><span style="color:red">%s%%s%%s%671%s%%s%</span>%t%%t%%t%rd_amB_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="672"/><span style="color:red">%s%%s%%s%672%s%%s%</span>%t%%t%%t%rd_amC_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="673"/><span style="color:red">%s%%s%%s%673%s%%s%</span>%t%%t%%t%rd_amC_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="674"/><span style="color:red">%s%%s%%s%674%s%%s%</span>%t%%t%%t%rd_cond_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="675"/><span style="color:red">%s%%s%%s%675%s%%s%</span>%t%%t%%t%rd_cond_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="676"/><span style="color:red">%s%%s%%s%676%s%%s%</span>%t%%t%%t%rd_dest_en_mux_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="677"/><span style="color:red">%s%%s%%s%677%s%%s%</span>%t%%t%%t%rd_dest_en_mux_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="678"/><span style="color:red">%s%%s%%s%678%s%%s%</span>%t%%t%%t%rd_ie_flag_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="679"/><span style="color:red">%s%%s%%s%679%s%%s%</span>%t%%t%%t%rd_ie_flag_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="680"/><span style="color:red">%s%%s%%s%680%s%%s%</span>%t%%t%%t%rd_mem_rw_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="681"/><span style="color:red">%s%%s%%s%681%s%%s%</span>%t%%t%%t%rd_mem_rw_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span><br/>
<a name="682"/><span style="color:red">%s%%s%%s%682%s%%s%</span>%t%%t%);<br/>
<a name="683"/><span style="color:red">%s%%s%%s%683%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="684"/><span style="color:red">%s%%s%%s%684%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_t<br/>
<a name="685"/><span style="color:red">%s%%s%%s%685%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="686"/><span style="color:red">%s%%s%%s%686%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="687"/><span style="color:red">%s%%s%%s%687%s%%s%</span>%t%%t%%t%main_inst_operation_opr_st_reg_operation_1_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="688"/><span style="color:red">%s%%s%%s%688%s%%s%</span>%t%%t%%t%main_inst_srcB_am_imm3_srcB_am_1_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="689"/><span style="color:red">%s%%s%%s%689%s%%s%</span>%t%%t%%t%rd_aluA_mux_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="690"/><span style="color:red">%s%%s%%s%690%s%%s%</span>%t%%t%%t%rd_aluA_mux_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="691"/><span style="color:red">%s%%s%%s%691%s%%s%</span>%t%%t%%t%rd_aluB_mux_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="692"/><span style="color:red">%s%%s%%s%692%s%%s%</span>%t%%t%%t%rd_aluB_mux_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="693"/><span style="color:red">%s%%s%%s%693%s%%s%</span>%t%%t%%t%rd_alu_op_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="694"/><span style="color:red">%s%%s%%s%694%s%%s%</span>%t%%t%%t%rd_alu_op_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="695"/><span style="color:red">%s%%s%%s%695%s%%s%</span>%t%%t%%t%rd_amB_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="696"/><span style="color:red">%s%%s%%s%696%s%%s%</span>%t%%t%%t%rd_amB_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="697"/><span style="color:red">%s%%s%%s%697%s%%s%</span>%t%%t%%t%rd_amC_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="698"/><span style="color:red">%s%%s%%s%698%s%%s%</span>%t%%t%%t%rd_amC_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="699"/><span style="color:red">%s%%s%%s%699%s%%s%</span>%t%%t%%t%rd_cond_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="700"/><span style="color:red">%s%%s%%s%700%s%%s%</span>%t%%t%%t%rd_cond_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="701"/><span style="color:red">%s%%s%%s%701%s%%s%</span>%t%%t%%t%rd_dest_en_mux_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="702"/><span style="color:red">%s%%s%%s%702%s%%s%</span>%t%%t%%t%rd_dest_en_mux_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="703"/><span style="color:red">%s%%s%%s%703%s%%s%</span>%t%%t%%t%rd_ie_flag_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="704"/><span style="color:red">%s%%s%%s%704%s%%s%</span>%t%%t%%t%rd_ie_flag_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="705"/><span style="color:red">%s%%s%%s%705%s%%s%</span>%t%%t%%t%rd_mem_rw_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="706"/><span style="color:red">%s%%s%%s%706%s%%s%</span>%t%%t%%t%rd_mem_rw_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span><br/>
<a name="707"/><span style="color:red">%s%%s%%s%707%s%%s%</span>%t%%t%);<br/>
<a name="708"/><span style="color:red">%s%%s%%s%708%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="709"/><span style="color:red">%s%%s%%s%709%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_t<br/>
<a name="710"/><span style="color:red">%s%%s%%s%710%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="711"/><span style="color:red">%s%%s%%s%711%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="712"/><span style="color:red">%s%%s%%s%712%s%%s%</span>%t%%t%%t%main_inst_operation_opr_system_operation_1_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="713"/><span style="color:red">%s%%s%%s%713%s%%s%</span>%t%%t%%t%rd_aluA_mux_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="714"/><span style="color:red">%s%%s%%s%714%s%%s%</span>%t%%t%%t%rd_aluA_mux_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="715"/><span style="color:red">%s%%s%%s%715%s%%s%</span>%t%%t%%t%rd_aluB_mux_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="716"/><span style="color:red">%s%%s%%s%716%s%%s%</span>%t%%t%%t%rd_aluB_mux_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="717"/><span style="color:red">%s%%s%%s%717%s%%s%</span>%t%%t%%t%rd_alu_op_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="718"/><span style="color:red">%s%%s%%s%718%s%%s%</span>%t%%t%%t%rd_alu_op_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="719"/><span style="color:red">%s%%s%%s%719%s%%s%</span>%t%%t%%t%rd_amB_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="720"/><span style="color:red">%s%%s%%s%720%s%%s%</span>%t%%t%%t%rd_amB_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="721"/><span style="color:red">%s%%s%%s%721%s%%s%</span>%t%%t%%t%rd_amC_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="722"/><span style="color:red">%s%%s%%s%722%s%%s%</span>%t%%t%%t%rd_amC_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="723"/><span style="color:red">%s%%s%%s%723%s%%s%</span>%t%%t%%t%rd_cond_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="724"/><span style="color:red">%s%%s%%s%724%s%%s%</span>%t%%t%%t%rd_cond_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="725"/><span style="color:red">%s%%s%%s%725%s%%s%</span>%t%%t%%t%rd_dest_en_mux_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="726"/><span style="color:red">%s%%s%%s%726%s%%s%</span>%t%%t%%t%rd_dest_en_mux_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="727"/><span style="color:red">%s%%s%%s%727%s%%s%</span>%t%%t%%t%rd_ie_flag_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="728"/><span style="color:red">%s%%s%%s%728%s%%s%</span>%t%%t%%t%rd_ie_flag_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="729"/><span style="color:red">%s%%s%%s%729%s%%s%</span>%t%%t%%t%rd_mem_rw_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="730"/><span style="color:red">%s%%s%%s%730%s%%s%</span>%t%%t%%t%rd_mem_rw_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span><br/>
<a name="731"/><span style="color:red">%s%%s%%s%731%s%%s%</span>%t%%t%);<br/>
<a name="732"/><span style="color:red">%s%%s%%s%732%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="733"/><span style="color:red">%s%%s%%s%733%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_t<br/>
<a name="734"/><span style="color:red">%s%%s%%s%734%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="735"/><span style="color:red">%s%%s%%s%735%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="736"/><span style="color:red">%s%%s%%s%736%s%%s%</span>%t%%t%%t%main_inst_operation_opr_system_rd_operation_1_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="737"/><span style="color:red">%s%%s%%s%737%s%%s%</span>%t%%t%%t%rd_aluA_mux_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="738"/><span style="color:red">%s%%s%%s%738%s%%s%</span>%t%%t%%t%rd_aluA_mux_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="739"/><span style="color:red">%s%%s%%s%739%s%%s%</span>%t%%t%%t%rd_aluB_mux_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="740"/><span style="color:red">%s%%s%%s%740%s%%s%</span>%t%%t%%t%rd_aluB_mux_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="741"/><span style="color:red">%s%%s%%s%741%s%%s%</span>%t%%t%%t%rd_alu_op_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="742"/><span style="color:red">%s%%s%%s%742%s%%s%</span>%t%%t%%t%rd_alu_op_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="743"/><span style="color:red">%s%%s%%s%743%s%%s%</span>%t%%t%%t%rd_amB_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="744"/><span style="color:red">%s%%s%%s%744%s%%s%</span>%t%%t%%t%rd_amB_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="745"/><span style="color:red">%s%%s%%s%745%s%%s%</span>%t%%t%%t%rd_amC_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="746"/><span style="color:red">%s%%s%%s%746%s%%s%</span>%t%%t%%t%rd_amC_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="747"/><span style="color:red">%s%%s%%s%747%s%%s%</span>%t%%t%%t%rd_cond_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="748"/><span style="color:red">%s%%s%%s%748%s%%s%</span>%t%%t%%t%rd_cond_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="749"/><span style="color:red">%s%%s%%s%749%s%%s%</span>%t%%t%%t%rd_dest_en_mux_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="750"/><span style="color:red">%s%%s%%s%750%s%%s%</span>%t%%t%%t%rd_dest_en_mux_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="751"/><span style="color:red">%s%%s%%s%751%s%%s%</span>%t%%t%%t%rd_ie_flag_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="752"/><span style="color:red">%s%%s%%s%752%s%%s%</span>%t%%t%%t%rd_ie_flag_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="753"/><span style="color:red">%s%%s%%s%753%s%%s%</span>%t%%t%%t%rd_mem_rw_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="754"/><span style="color:red">%s%%s%%s%754%s%%s%</span>%t%%t%%t%rd_mem_rw_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span><br/>
<a name="755"/><span style="color:red">%s%%s%%s%755%s%%s%</span>%t%%t%);<br/>
<a name="756"/><span style="color:red">%s%%s%%s%756%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="757"/><span style="color:red">%s%%s%%s%757%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_t<br/>
<a name="758"/><span style="color:red">%s%%s%%s%758%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="759"/><span style="color:red">%s%%s%%s%759%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="760"/><span style="color:red">%s%%s%%s%760%s%%s%</span>%t%%t%%t%rd_aluA_mux_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="761"/><span style="color:red">%s%%s%%s%761%s%%s%</span>%t%%t%%t%rd_aluA_mux_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="762"/><span style="color:red">%s%%s%%s%762%s%%s%</span>%t%%t%%t%rd_aluB_mux_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="763"/><span style="color:red">%s%%s%%s%763%s%%s%</span>%t%%t%%t%rd_aluB_mux_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="764"/><span style="color:red">%s%%s%%s%764%s%%s%</span>%t%%t%%t%rd_alu_op_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="765"/><span style="color:red">%s%%s%%s%765%s%%s%</span>%t%%t%%t%rd_alu_op_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="766"/><span style="color:red">%s%%s%%s%766%s%%s%</span>%t%%t%%t%rd_amB_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="767"/><span style="color:red">%s%%s%%s%767%s%%s%</span>%t%%t%%t%rd_amB_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="768"/><span style="color:red">%s%%s%%s%768%s%%s%</span>%t%%t%%t%rd_amC_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="769"/><span style="color:red">%s%%s%%s%769%s%%s%</span>%t%%t%%t%rd_amC_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="770"/><span style="color:red">%s%%s%%s%770%s%%s%</span>%t%%t%%t%rd_cond_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="771"/><span style="color:red">%s%%s%%s%771%s%%s%</span>%t%%t%%t%rd_cond_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="772"/><span style="color:red">%s%%s%%s%772%s%%s%</span>%t%%t%%t%rd_dest_en_mux_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="773"/><span style="color:red">%s%%s%%s%773%s%%s%</span>%t%%t%%t%rd_dest_en_mux_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="774"/><span style="color:red">%s%%s%%s%774%s%%s%</span>%t%%t%%t%rd_ie_flag_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="775"/><span style="color:red">%s%%s%%s%775%s%%s%</span>%t%%t%%t%rd_ie_flag_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="776"/><span style="color:red">%s%%s%%s%776%s%%s%</span>%t%%t%%t%rd_mem_rw_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="777"/><span style="color:red">%s%%s%%s%777%s%%s%</span>%t%%t%%t%rd_mem_rw_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span><br/>
<a name="778"/><span style="color:red">%s%%s%%s%778%s%%s%</span>%t%%t%);<br/>
<a name="779"/><span style="color:red">%s%%s%%s%779%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="780"/><span style="color:red">%s%%s%%s%780%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_add_operation_instr_hw_opr_alu_reg_all_operation_1_return_t<br/>
<a name="781"/><span style="color:red">%s%%s%%s%781%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="782"/><span style="color:red">%s%%s%%s%782%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="783"/><span style="color:red">%s%%s%%s%783%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_reg_all_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="784"/><span style="color:red">%s%%s%%s%784%s%%s%</span>%t%%t%);<br/>
<a name="785"/><span style="color:red">%s%%s%%s%785%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="786"/><span style="color:red">%s%%s%%s%786%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_addadd_operation_instr_hw_opr_alu_reg_all_operation_1_return_t<br/>
<a name="787"/><span style="color:red">%s%%s%%s%787%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="788"/><span style="color:red">%s%%s%%s%788%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="789"/><span style="color:red">%s%%s%%s%789%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_reg_all_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="790"/><span style="color:red">%s%%s%%s%790%s%%s%</span>%t%%t%);<br/>
<a name="791"/><span style="color:red">%s%%s%%s%791%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="792"/><span style="color:red">%s%%s%%s%792%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_addi_operation_instr_hw_opr_alu_imm_all_operation_1_return_t<br/>
<a name="793"/><span style="color:red">%s%%s%%s%793%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="794"/><span style="color:red">%s%%s%%s%794%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="795"/><span style="color:red">%s%%s%%s%795%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_imm_all_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="796"/><span style="color:red">%s%%s%%s%796%s%%s%</span>%t%%t%);<br/>
<a name="797"/><span style="color:red">%s%%s%%s%797%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="798"/><span style="color:red">%s%%s%%s%798%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_addmul_operation_instr_hw_opr_alu_reg_all_operation_1_return_t<br/>
<a name="799"/><span style="color:red">%s%%s%%s%799%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="800"/><span style="color:red">%s%%s%%s%800%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="801"/><span style="color:red">%s%%s%%s%801%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_reg_all_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="802"/><span style="color:red">%s%%s%%s%802%s%%s%</span>%t%%t%);<br/>
<a name="803"/><span style="color:red">%s%%s%%s%803%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="804"/><span style="color:red">%s%%s%%s%804%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_addsub_operation_instr_hw_opr_alu_reg_all_operation_1_return_t<br/>
<a name="805"/><span style="color:red">%s%%s%%s%805%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="806"/><span style="color:red">%s%%s%%s%806%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="807"/><span style="color:red">%s%%s%%s%807%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_reg_all_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="808"/><span style="color:red">%s%%s%%s%808%s%%s%</span>%t%%t%);<br/>
<a name="809"/><span style="color:red">%s%%s%%s%809%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="810"/><span style="color:red">%s%%s%%s%810%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_and_operation_instr_hw_opr_alu_reg_all_operation_1_return_t<br/>
<a name="811"/><span style="color:red">%s%%s%%s%811%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="812"/><span style="color:red">%s%%s%%s%812%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="813"/><span style="color:red">%s%%s%%s%813%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_reg_all_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="814"/><span style="color:red">%s%%s%%s%814%s%%s%</span>%t%%t%);<br/>
<a name="815"/><span style="color:red">%s%%s%%s%815%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="816"/><span style="color:red">%s%%s%%s%816%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_andi_operation_instr_hw_opr_alu_imm_all_operation_1_return_t<br/>
<a name="817"/><span style="color:red">%s%%s%%s%817%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="818"/><span style="color:red">%s%%s%%s%818%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="819"/><span style="color:red">%s%%s%%s%819%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_imm_all_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="820"/><span style="color:red">%s%%s%%s%820%s%%s%</span>%t%%t%);<br/>
<a name="821"/><span style="color:red">%s%%s%%s%821%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="822"/><span style="color:red">%s%%s%%s%822%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_ashr_operation_instr_hw_opr_alu_reg_all_operation_1_return_t<br/>
<a name="823"/><span style="color:red">%s%%s%%s%823%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="824"/><span style="color:red">%s%%s%%s%824%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="825"/><span style="color:red">%s%%s%%s%825%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_reg_all_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="826"/><span style="color:red">%s%%s%%s%826%s%%s%</span>%t%%t%);<br/>
<a name="827"/><span style="color:red">%s%%s%%s%827%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="828"/><span style="color:red">%s%%s%%s%828%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_ashri_operation_instr_hw_opr_alu_imm_all_operation_1_return_t<br/>
<a name="829"/><span style="color:red">%s%%s%%s%829%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="830"/><span style="color:red">%s%%s%%s%830%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="831"/><span style="color:red">%s%%s%%s%831%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_imm_all_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="832"/><span style="color:red">%s%%s%%s%832%s%%s%</span>%t%%t%);<br/>
<a name="833"/><span style="color:red">%s%%s%%s%833%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="834"/><span style="color:red">%s%%s%%s%834%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_binand_cond_instr_hw_cond_cmp_cond_1_return_t<br/>
<a name="835"/><span style="color:red">%s%%s%%s%835%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="836"/><span style="color:red">%s%%s%%s%836%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="837"/><span style="color:red">%s%%s%%s%837%s%%s%</span>%t%%t%%t%main_inst_cond_cond_cmp_cond_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="838"/><span style="color:red">%s%%s%%s%838%s%%s%</span>%t%%t%);<br/>
<a name="839"/><span style="color:red">%s%%s%%s%839%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="840"/><span style="color:red">%s%%s%%s%840%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_binnand_cond_instr_hw_cond_cmp_cond_1_return_t<br/>
<a name="841"/><span style="color:red">%s%%s%%s%841%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="842"/><span style="color:red">%s%%s%%s%842%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="843"/><span style="color:red">%s%%s%%s%843%s%%s%</span>%t%%t%%t%main_inst_cond_cond_cmp_cond_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="844"/><span style="color:red">%s%%s%%s%844%s%%s%</span>%t%%t%);<br/>
<a name="845"/><span style="color:red">%s%%s%%s%845%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="846"/><span style="color:red">%s%%s%%s%846%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_call_exc_operation_instr_hw_opr_jump_call_operation_1_return_t<br/>
<a name="847"/><span style="color:red">%s%%s%%s%847%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="848"/><span style="color:red">%s%%s%%s%848%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="849"/><span style="color:red">%s%%s%%s%849%s%%s%</span>%t%%t%%t%main_inst_operation_opr_jump_call_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="850"/><span style="color:red">%s%%s%%s%850%s%%s%</span>%t%%t%);<br/>
<a name="851"/><span style="color:red">%s%%s%%s%851%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="852"/><span style="color:red">%s%%s%%s%852%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_call_int_operation_instr_hw_opr_jump_call_operation_1_return_t<br/>
<a name="853"/><span style="color:red">%s%%s%%s%853%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="854"/><span style="color:red">%s%%s%%s%854%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="855"/><span style="color:red">%s%%s%%s%855%s%%s%</span>%t%%t%%t%main_inst_operation_opr_jump_call_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="856"/><span style="color:red">%s%%s%%s%856%s%%s%</span>%t%%t%);<br/>
<a name="857"/><span style="color:red">%s%%s%%s%857%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="858"/><span style="color:red">%s%%s%%s%858%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_call_operation_instr_hw_opr_jump_call_operation_1_return_t<br/>
<a name="859"/><span style="color:red">%s%%s%%s%859%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="860"/><span style="color:red">%s%%s%%s%860%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="861"/><span style="color:red">%s%%s%%s%861%s%%s%</span>%t%%t%%t%main_inst_operation_opr_jump_call_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="862"/><span style="color:red">%s%%s%%s%862%s%%s%</span>%t%%t%);<br/>
<a name="863"/><span style="color:red">%s%%s%%s%863%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="864"/><span style="color:red">%s%%s%%s%864%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_call_reg_operation_instr_hw_opr_jump_reg_operation_1_return_t<br/>
<a name="865"/><span style="color:red">%s%%s%%s%865%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="866"/><span style="color:red">%s%%s%%s%866%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="867"/><span style="color:red">%s%%s%%s%867%s%%s%</span>%t%%t%%t%main_inst_operation_opr_jump_reg_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="868"/><span style="color:red">%s%%s%%s%868%s%%s%</span>%t%%t%);<br/>
<a name="869"/><span style="color:red">%s%%s%%s%869%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="870"/><span style="color:red">%s%%s%%s%870%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_eq_cond_instr_hw_cond_cmp_cond_1_return_t<br/>
<a name="871"/><span style="color:red">%s%%s%%s%871%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="872"/><span style="color:red">%s%%s%%s%872%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="873"/><span style="color:red">%s%%s%%s%873%s%%s%</span>%t%%t%%t%main_inst_cond_cond_cmp_cond_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="874"/><span style="color:red">%s%%s%%s%874%s%%s%</span>%t%%t%);<br/>
<a name="875"/><span style="color:red">%s%%s%%s%875%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="876"/><span style="color:red">%s%%s%%s%876%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_get_status_operation_instr_hw_opr_system_wr_operation_1_return_t<br/>
<a name="877"/><span style="color:red">%s%%s%%s%877%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="878"/><span style="color:red">%s%%s%%s%878%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="879"/><span style="color:red">%s%%s%%s%879%s%%s%</span>%t%%t%%t%main_inst_operation_opr_system_wr_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="880"/><span style="color:red">%s%%s%%s%880%s%%s%</span>%t%%t%);<br/>
<a name="881"/><span style="color:red">%s%%s%%s%881%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="882"/><span style="color:red">%s%%s%%s%882%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_halt_operation_instr_hw_opr_system_operation_1_return_t<br/>
<a name="883"/><span style="color:red">%s%%s%%s%883%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="884"/><span style="color:red">%s%%s%%s%884%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="885"/><span style="color:red">%s%%s%%s%885%s%%s%</span>%t%%t%%t%main_inst_operation_opr_system_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="886"/><span style="color:red">%s%%s%%s%886%s%%s%</span>%t%%t%);<br/>
<a name="887"/><span style="color:red">%s%%s%%s%887%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="888"/><span style="color:red">%s%%s%%s%888%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_int_dis_operation_instr_hw_opr_system_operation_1_return_t<br/>
<a name="889"/><span style="color:red">%s%%s%%s%889%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="890"/><span style="color:red">%s%%s%%s%890%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="891"/><span style="color:red">%s%%s%%s%891%s%%s%</span>%t%%t%%t%main_inst_operation_opr_system_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="892"/><span style="color:red">%s%%s%%s%892%s%%s%</span>%t%%t%);<br/>
<a name="893"/><span style="color:red">%s%%s%%s%893%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="894"/><span style="color:red">%s%%s%%s%894%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_int_en_operation_instr_hw_opr_system_operation_1_return_t<br/>
<a name="895"/><span style="color:red">%s%%s%%s%895%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="896"/><span style="color:red">%s%%s%%s%896%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="897"/><span style="color:red">%s%%s%%s%897%s%%s%</span>%t%%t%%t%main_inst_operation_opr_system_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="898"/><span style="color:red">%s%%s%%s%898%s%%s%</span>%t%%t%);<br/>
<a name="899"/><span style="color:red">%s%%s%%s%899%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="900"/><span style="color:red">%s%%s%%s%900%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_jump_ie_operation_instr_hw_opr_jump_reg_operation_1_return_t<br/>
<a name="901"/><span style="color:red">%s%%s%%s%901%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="902"/><span style="color:red">%s%%s%%s%902%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="903"/><span style="color:red">%s%%s%%s%903%s%%s%</span>%t%%t%%t%main_inst_operation_opr_jump_reg_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="904"/><span style="color:red">%s%%s%%s%904%s%%s%</span>%t%%t%);<br/>
<a name="905"/><span style="color:red">%s%%s%%s%905%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="906"/><span style="color:red">%s%%s%%s%906%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_jump_operation_instr_hw_opr_jump_call_operation_1_return_t<br/>
<a name="907"/><span style="color:red">%s%%s%%s%907%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="908"/><span style="color:red">%s%%s%%s%908%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="909"/><span style="color:red">%s%%s%%s%909%s%%s%</span>%t%%t%%t%main_inst_operation_opr_jump_call_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="910"/><span style="color:red">%s%%s%%s%910%s%%s%</span>%t%%t%);<br/>
<a name="911"/><span style="color:red">%s%%s%%s%911%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="912"/><span style="color:red">%s%%s%%s%912%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_jump_reg_operation_instr_hw_opr_jump_reg_operation_1_return_t<br/>
<a name="913"/><span style="color:red">%s%%s%%s%913%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="914"/><span style="color:red">%s%%s%%s%914%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="915"/><span style="color:red">%s%%s%%s%915%s%%s%</span>%t%%t%%t%main_inst_operation_opr_jump_reg_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="916"/><span style="color:red">%s%%s%%s%916%s%%s%</span>%t%%t%);<br/>
<a name="917"/><span style="color:red">%s%%s%%s%917%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="918"/><span style="color:red">%s%%s%%s%918%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_ld_operation_instr_hw_opr_ld_imm_operation_1_return_t<br/>
<a name="919"/><span style="color:red">%s%%s%%s%919%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="920"/><span style="color:red">%s%%s%%s%920%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="921"/><span style="color:red">%s%%s%%s%921%s%%s%</span>%t%%t%%t%main_inst_operation_opr_ld_imm_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="922"/><span style="color:red">%s%%s%%s%922%s%%s%</span>%t%%t%);<br/>
<a name="923"/><span style="color:red">%s%%s%%s%923%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="924"/><span style="color:red">%s%%s%%s%924%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_ldbs_operation_instr_hw_opr_ld_imm_operation_1_return_t<br/>
<a name="925"/><span style="color:red">%s%%s%%s%925%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="926"/><span style="color:red">%s%%s%%s%926%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="927"/><span style="color:red">%s%%s%%s%927%s%%s%</span>%t%%t%%t%main_inst_operation_opr_ld_imm_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="928"/><span style="color:red">%s%%s%%s%928%s%%s%</span>%t%%t%);<br/>
<a name="929"/><span style="color:red">%s%%s%%s%929%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="930"/><span style="color:red">%s%%s%%s%930%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_ldbsx_operation_instr_hw_opr_ld_reg_operation_1_return_t<br/>
<a name="931"/><span style="color:red">%s%%s%%s%931%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="932"/><span style="color:red">%s%%s%%s%932%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="933"/><span style="color:red">%s%%s%%s%933%s%%s%</span>%t%%t%%t%main_inst_operation_opr_ld_reg_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="934"/><span style="color:red">%s%%s%%s%934%s%%s%</span>%t%%t%);<br/>
<a name="935"/><span style="color:red">%s%%s%%s%935%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="936"/><span style="color:red">%s%%s%%s%936%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_ldbu_operation_instr_hw_opr_ld_imm_operation_1_return_t<br/>
<a name="937"/><span style="color:red">%s%%s%%s%937%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="938"/><span style="color:red">%s%%s%%s%938%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="939"/><span style="color:red">%s%%s%%s%939%s%%s%</span>%t%%t%%t%main_inst_operation_opr_ld_imm_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="940"/><span style="color:red">%s%%s%%s%940%s%%s%</span>%t%%t%);<br/>
<a name="941"/><span style="color:red">%s%%s%%s%941%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="942"/><span style="color:red">%s%%s%%s%942%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_ldbux_operation_instr_hw_opr_ld_reg_operation_1_return_t<br/>
<a name="943"/><span style="color:red">%s%%s%%s%943%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="944"/><span style="color:red">%s%%s%%s%944%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="945"/><span style="color:red">%s%%s%%s%945%s%%s%</span>%t%%t%%t%main_inst_operation_opr_ld_reg_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="946"/><span style="color:red">%s%%s%%s%946%s%%s%</span>%t%%t%);<br/>
<a name="947"/><span style="color:red">%s%%s%%s%947%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="948"/><span style="color:red">%s%%s%%s%948%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_ldhs_operation_instr_hw_opr_ld_imm_operation_1_return_t<br/>
<a name="949"/><span style="color:red">%s%%s%%s%949%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="950"/><span style="color:red">%s%%s%%s%950%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="951"/><span style="color:red">%s%%s%%s%951%s%%s%</span>%t%%t%%t%main_inst_operation_opr_ld_imm_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="952"/><span style="color:red">%s%%s%%s%952%s%%s%</span>%t%%t%);<br/>
<a name="953"/><span style="color:red">%s%%s%%s%953%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="954"/><span style="color:red">%s%%s%%s%954%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_ldhsx_operation_instr_hw_opr_ld_reg_operation_1_return_t<br/>
<a name="955"/><span style="color:red">%s%%s%%s%955%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="956"/><span style="color:red">%s%%s%%s%956%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="957"/><span style="color:red">%s%%s%%s%957%s%%s%</span>%t%%t%%t%main_inst_operation_opr_ld_reg_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="958"/><span style="color:red">%s%%s%%s%958%s%%s%</span>%t%%t%);<br/>
<a name="959"/><span style="color:red">%s%%s%%s%959%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="960"/><span style="color:red">%s%%s%%s%960%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_ldhu_operation_instr_hw_opr_ld_imm_operation_1_return_t<br/>
<a name="961"/><span style="color:red">%s%%s%%s%961%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="962"/><span style="color:red">%s%%s%%s%962%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="963"/><span style="color:red">%s%%s%%s%963%s%%s%</span>%t%%t%%t%main_inst_operation_opr_ld_imm_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="964"/><span style="color:red">%s%%s%%s%964%s%%s%</span>%t%%t%);<br/>
<a name="965"/><span style="color:red">%s%%s%%s%965%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="966"/><span style="color:red">%s%%s%%s%966%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_ldhux_operation_instr_hw_opr_ld_reg_operation_1_return_t<br/>
<a name="967"/><span style="color:red">%s%%s%%s%967%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="968"/><span style="color:red">%s%%s%%s%968%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="969"/><span style="color:red">%s%%s%%s%969%s%%s%</span>%t%%t%%t%main_inst_operation_opr_ld_reg_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="970"/><span style="color:red">%s%%s%%s%970%s%%s%</span>%t%%t%);<br/>
<a name="971"/><span style="color:red">%s%%s%%s%971%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="972"/><span style="color:red">%s%%s%%s%972%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_ldx_operation_instr_hw_opr_ld_reg_operation_1_return_t<br/>
<a name="973"/><span style="color:red">%s%%s%%s%973%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="974"/><span style="color:red">%s%%s%%s%974%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="975"/><span style="color:red">%s%%s%%s%975%s%%s%</span>%t%%t%%t%main_inst_operation_opr_ld_reg_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="976"/><span style="color:red">%s%%s%%s%976%s%%s%</span>%t%%t%);<br/>
<a name="977"/><span style="color:red">%s%%s%%s%977%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="978"/><span style="color:red">%s%%s%%s%978%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_logand_cond_instr_hw_cond_cmp_cond_1_return_t<br/>
<a name="979"/><span style="color:red">%s%%s%%s%979%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="980"/><span style="color:red">%s%%s%%s%980%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="981"/><span style="color:red">%s%%s%%s%981%s%%s%</span>%t%%t%%t%main_inst_cond_cond_cmp_cond_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="982"/><span style="color:red">%s%%s%%s%982%s%%s%</span>%t%%t%);<br/>
<a name="983"/><span style="color:red">%s%%s%%s%983%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="984"/><span style="color:red">%s%%s%%s%984%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_lognand_cond_instr_hw_cond_cmp_cond_1_return_t<br/>
<a name="985"/><span style="color:red">%s%%s%%s%985%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="986"/><span style="color:red">%s%%s%%s%986%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="987"/><span style="color:red">%s%%s%%s%987%s%%s%</span>%t%%t%%t%main_inst_cond_cond_cmp_cond_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="988"/><span style="color:red">%s%%s%%s%988%s%%s%</span>%t%%t%);<br/>
<a name="989"/><span style="color:red">%s%%s%%s%989%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="990"/><span style="color:red">%s%%s%%s%990%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_lognor_cond_instr_hw_cond_cmp_cond_1_return_t<br/>
<a name="991"/><span style="color:red">%s%%s%%s%991%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="992"/><span style="color:red">%s%%s%%s%992%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="993"/><span style="color:red">%s%%s%%s%993%s%%s%</span>%t%%t%%t%main_inst_cond_cond_cmp_cond_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="994"/><span style="color:red">%s%%s%%s%994%s%%s%</span>%t%%t%);<br/>
<a name="995"/><span style="color:red">%s%%s%%s%995%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="996"/><span style="color:red">%s%%s%%s%996%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_logor_cond_instr_hw_cond_cmp_cond_1_return_t<br/>
<a name="997"/><span style="color:red">%s%%s%%s%997%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="998"/><span style="color:red">%s%%s%%s%998%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="999"/><span style="color:red">%s%%s%%s%999%s%%s%</span>%t%%t%%t%main_inst_cond_cond_cmp_cond_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="1000"/><span style="color:red">%s%%s%1000%s%%s%</span>%t%%t%);<br/>
<a name="1001"/><span style="color:red">%s%%s%1001%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="1002"/><span style="color:red">%s%%s%1002%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_lshr_operation_instr_hw_opr_alu_reg_all_operation_1_return_t<br/>
<a name="1003"/><span style="color:red">%s%%s%1003%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="1004"/><span style="color:red">%s%%s%1004%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1005"/><span style="color:red">%s%%s%1005%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_reg_all_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="1006"/><span style="color:red">%s%%s%1006%s%%s%</span>%t%%t%);<br/>
<a name="1007"/><span style="color:red">%s%%s%1007%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="1008"/><span style="color:red">%s%%s%1008%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_lshri_operation_instr_hw_opr_alu_imm_all_operation_1_return_t<br/>
<a name="1009"/><span style="color:red">%s%%s%1009%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="1010"/><span style="color:red">%s%%s%1010%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1011"/><span style="color:red">%s%%s%1011%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_imm_all_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="1012"/><span style="color:red">%s%%s%1012%s%%s%</span>%t%%t%);<br/>
<a name="1013"/><span style="color:red">%s%%s%1013%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="1014"/><span style="color:red">%s%%s%1014%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_lui_operation_instr_hw_opr_alu_imm_all_operation_1_return_t<br/>
<a name="1015"/><span style="color:red">%s%%s%1015%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="1016"/><span style="color:red">%s%%s%1016%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1017"/><span style="color:red">%s%%s%1017%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_imm_all_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="1018"/><span style="color:red">%s%%s%1018%s%%s%</span>%t%%t%);<br/>
<a name="1019"/><span style="color:red">%s%%s%1019%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="1020"/><span style="color:red">%s%%s%1020%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_move_operation_instr_hw_opr_move_operation_1_return_t<br/>
<a name="1021"/><span style="color:red">%s%%s%1021%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="1022"/><span style="color:red">%s%%s%1022%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1023"/><span style="color:red">%s%%s%1023%s%%s%</span>%t%%t%%t%main_inst_operation_opr_move_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="1024"/><span style="color:red">%s%%s%1024%s%%s%</span>%t%%t%);<br/>
<a name="1025"/><span style="color:red">%s%%s%1025%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="1026"/><span style="color:red">%s%%s%1026%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_mul_operation_instr_hw_opr_alu_reg_all_operation_1_return_t<br/>
<a name="1027"/><span style="color:red">%s%%s%1027%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="1028"/><span style="color:red">%s%%s%1028%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1029"/><span style="color:red">%s%%s%1029%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_reg_all_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="1030"/><span style="color:red">%s%%s%1030%s%%s%</span>%t%%t%);<br/>
<a name="1031"/><span style="color:red">%s%%s%1031%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="1032"/><span style="color:red">%s%%s%1032%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_mulsi_operation_instr_hw_opr_alu_imm_all_operation_1_return_t<br/>
<a name="1033"/><span style="color:red">%s%%s%1033%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="1034"/><span style="color:red">%s%%s%1034%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1035"/><span style="color:red">%s%%s%1035%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_imm_all_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="1036"/><span style="color:red">%s%%s%1036%s%%s%</span>%t%%t%);<br/>
<a name="1037"/><span style="color:red">%s%%s%1037%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="1038"/><span style="color:red">%s%%s%1038%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_mului_operation_instr_hw_opr_alu_imm_all_operation_1_return_t<br/>
<a name="1039"/><span style="color:red">%s%%s%1039%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="1040"/><span style="color:red">%s%%s%1040%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1041"/><span style="color:red">%s%%s%1041%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_imm_all_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="1042"/><span style="color:red">%s%%s%1042%s%%s%</span>%t%%t%);<br/>
<a name="1043"/><span style="color:red">%s%%s%1043%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="1044"/><span style="color:red">%s%%s%1044%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_ne_cond_instr_hw_cond_cmp_cond_1_return_t<br/>
<a name="1045"/><span style="color:red">%s%%s%1045%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="1046"/><span style="color:red">%s%%s%1046%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1047"/><span style="color:red">%s%%s%1047%s%%s%</span>%t%%t%%t%main_inst_cond_cond_cmp_cond_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="1048"/><span style="color:red">%s%%s%1048%s%%s%</span>%t%%t%);<br/>
<a name="1049"/><span style="color:red">%s%%s%1049%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="1050"/><span style="color:red">%s%%s%1050%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_nor_operation_instr_hw_opr_alu_reg_all_operation_1_return_t<br/>
<a name="1051"/><span style="color:red">%s%%s%1051%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="1052"/><span style="color:red">%s%%s%1052%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1053"/><span style="color:red">%s%%s%1053%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_reg_all_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="1054"/><span style="color:red">%s%%s%1054%s%%s%</span>%t%%t%);<br/>
<a name="1055"/><span style="color:red">%s%%s%1055%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="1056"/><span style="color:red">%s%%s%1056%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_nori_operation_instr_hw_opr_alu_imm_all_operation_1_return_t<br/>
<a name="1057"/><span style="color:red">%s%%s%1057%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="1058"/><span style="color:red">%s%%s%1058%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1059"/><span style="color:red">%s%%s%1059%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_imm_all_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="1060"/><span style="color:red">%s%%s%1060%s%%s%</span>%t%%t%);<br/>
<a name="1061"/><span style="color:red">%s%%s%1061%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="1062"/><span style="color:red">%s%%s%1062%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_or_operation_instr_hw_opr_alu_reg_all_operation_1_return_t<br/>
<a name="1063"/><span style="color:red">%s%%s%1063%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="1064"/><span style="color:red">%s%%s%1064%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1065"/><span style="color:red">%s%%s%1065%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_reg_all_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="1066"/><span style="color:red">%s%%s%1066%s%%s%</span>%t%%t%);<br/>
<a name="1067"/><span style="color:red">%s%%s%1067%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="1068"/><span style="color:red">%s%%s%1068%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_ori_operation_instr_hw_opr_alu_imm_all_operation_1_return_t<br/>
<a name="1069"/><span style="color:red">%s%%s%1069%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="1070"/><span style="color:red">%s%%s%1070%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1071"/><span style="color:red">%s%%s%1071%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_imm_all_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="1072"/><span style="color:red">%s%%s%1072%s%%s%</span>%t%%t%);<br/>
<a name="1073"/><span style="color:red">%s%%s%1073%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="1074"/><span style="color:red">%s%%s%1074%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_printreg_operation_instr_hw_opr_system_rd_operation_1_return_t<br/>
<a name="1075"/><span style="color:red">%s%%s%1075%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="1076"/><span style="color:red">%s%%s%1076%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1077"/><span style="color:red">%s%%s%1077%s%%s%</span>%t%%t%%t%main_inst_operation_opr_system_rd_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="1078"/><span style="color:red">%s%%s%1078%s%%s%</span>%t%%t%);<br/>
<a name="1079"/><span style="color:red">%s%%s%1079%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="1080"/><span style="color:red">%s%%s%1080%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_select_operation_instr_hw_opr_move_operation_1_return_t<br/>
<a name="1081"/><span style="color:red">%s%%s%1081%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="1082"/><span style="color:red">%s%%s%1082%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1083"/><span style="color:red">%s%%s%1083%s%%s%</span>%t%%t%%t%main_inst_operation_opr_move_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="1084"/><span style="color:red">%s%%s%1084%s%%s%</span>%t%%t%);<br/>
<a name="1085"/><span style="color:red">%s%%s%1085%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="1086"/><span style="color:red">%s%%s%1086%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_set_status_operation_instr_hw_opr_system_rd_operation_1_return_t<br/>
<a name="1087"/><span style="color:red">%s%%s%1087%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="1088"/><span style="color:red">%s%%s%1088%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1089"/><span style="color:red">%s%%s%1089%s%%s%</span>%t%%t%%t%main_inst_operation_opr_system_rd_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="1090"/><span style="color:red">%s%%s%1090%s%%s%</span>%t%%t%);<br/>
<a name="1091"/><span style="color:red">%s%%s%1091%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="1092"/><span style="color:red">%s%%s%1092%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_sext16_operation_instr_hw_opr_alu_reg_all_operation_1_return_t<br/>
<a name="1093"/><span style="color:red">%s%%s%1093%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="1094"/><span style="color:red">%s%%s%1094%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1095"/><span style="color:red">%s%%s%1095%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_reg_all_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="1096"/><span style="color:red">%s%%s%1096%s%%s%</span>%t%%t%);<br/>
<a name="1097"/><span style="color:red">%s%%s%1097%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="1098"/><span style="color:red">%s%%s%1098%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_sext8_operation_instr_hw_opr_alu_reg_all_operation_1_return_t<br/>
<a name="1099"/><span style="color:red">%s%%s%1099%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="1100"/><span style="color:red">%s%%s%1100%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1101"/><span style="color:red">%s%%s%1101%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_reg_all_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="1102"/><span style="color:red">%s%%s%1102%s%%s%</span>%t%%t%);<br/>
<a name="1103"/><span style="color:red">%s%%s%1103%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="1104"/><span style="color:red">%s%%s%1104%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_sge_cond_instr_hw_cond_cmp_cond_1_return_t<br/>
<a name="1105"/><span style="color:red">%s%%s%1105%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="1106"/><span style="color:red">%s%%s%1106%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1107"/><span style="color:red">%s%%s%1107%s%%s%</span>%t%%t%%t%main_inst_cond_cond_cmp_cond_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="1108"/><span style="color:red">%s%%s%1108%s%%s%</span>%t%%t%);<br/>
<a name="1109"/><span style="color:red">%s%%s%1109%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="1110"/><span style="color:red">%s%%s%1110%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_sgt_cond_instr_hw_cond_cmp_cond_1_return_t<br/>
<a name="1111"/><span style="color:red">%s%%s%1111%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="1112"/><span style="color:red">%s%%s%1112%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1113"/><span style="color:red">%s%%s%1113%s%%s%</span>%t%%t%%t%main_inst_cond_cond_cmp_cond_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="1114"/><span style="color:red">%s%%s%1114%s%%s%</span>%t%%t%);<br/>
<a name="1115"/><span style="color:red">%s%%s%1115%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="1116"/><span style="color:red">%s%%s%1116%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_shl_operation_instr_hw_opr_alu_reg_all_operation_1_return_t<br/>
<a name="1117"/><span style="color:red">%s%%s%1117%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="1118"/><span style="color:red">%s%%s%1118%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1119"/><span style="color:red">%s%%s%1119%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_reg_all_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="1120"/><span style="color:red">%s%%s%1120%s%%s%</span>%t%%t%);<br/>
<a name="1121"/><span style="color:red">%s%%s%1121%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="1122"/><span style="color:red">%s%%s%1122%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_shli_operation_instr_hw_opr_alu_imm_all_operation_1_return_t<br/>
<a name="1123"/><span style="color:red">%s%%s%1123%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="1124"/><span style="color:red">%s%%s%1124%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1125"/><span style="color:red">%s%%s%1125%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_imm_all_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="1126"/><span style="color:red">%s%%s%1126%s%%s%</span>%t%%t%);<br/>
<a name="1127"/><span style="color:red">%s%%s%1127%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="1128"/><span style="color:red">%s%%s%1128%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_sle_cond_instr_hw_cond_cmp_cond_1_return_t<br/>
<a name="1129"/><span style="color:red">%s%%s%1129%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="1130"/><span style="color:red">%s%%s%1130%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1131"/><span style="color:red">%s%%s%1131%s%%s%</span>%t%%t%%t%main_inst_cond_cond_cmp_cond_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="1132"/><span style="color:red">%s%%s%1132%s%%s%</span>%t%%t%);<br/>
<a name="1133"/><span style="color:red">%s%%s%1133%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="1134"/><span style="color:red">%s%%s%1134%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_slt_cond_instr_hw_cond_cmp_cond_1_return_t<br/>
<a name="1135"/><span style="color:red">%s%%s%1135%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="1136"/><span style="color:red">%s%%s%1136%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1137"/><span style="color:red">%s%%s%1137%s%%s%</span>%t%%t%%t%main_inst_cond_cond_cmp_cond_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="1138"/><span style="color:red">%s%%s%1138%s%%s%</span>%t%%t%);<br/>
<a name="1139"/><span style="color:red">%s%%s%1139%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="1140"/><span style="color:red">%s%%s%1140%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_st_operation_instr_hw_opr_st_imm_operation_1_return_t<br/>
<a name="1141"/><span style="color:red">%s%%s%1141%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="1142"/><span style="color:red">%s%%s%1142%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1143"/><span style="color:red">%s%%s%1143%s%%s%</span>%t%%t%%t%main_inst_operation_opr_st_imm_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="1144"/><span style="color:red">%s%%s%1144%s%%s%</span>%t%%t%);<br/>
<a name="1145"/><span style="color:red">%s%%s%1145%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="1146"/><span style="color:red">%s%%s%1146%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_stb_operation_instr_hw_opr_st_imm_operation_1_return_t<br/>
<a name="1147"/><span style="color:red">%s%%s%1147%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="1148"/><span style="color:red">%s%%s%1148%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1149"/><span style="color:red">%s%%s%1149%s%%s%</span>%t%%t%%t%main_inst_operation_opr_st_imm_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="1150"/><span style="color:red">%s%%s%1150%s%%s%</span>%t%%t%);<br/>
<a name="1151"/><span style="color:red">%s%%s%1151%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="1152"/><span style="color:red">%s%%s%1152%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_stbx_operation_instr_hw_opr_st_reg_operation_1_return_t<br/>
<a name="1153"/><span style="color:red">%s%%s%1153%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="1154"/><span style="color:red">%s%%s%1154%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1155"/><span style="color:red">%s%%s%1155%s%%s%</span>%t%%t%%t%main_inst_operation_opr_st_reg_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="1156"/><span style="color:red">%s%%s%1156%s%%s%</span>%t%%t%);<br/>
<a name="1157"/><span style="color:red">%s%%s%1157%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="1158"/><span style="color:red">%s%%s%1158%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_sth_operation_instr_hw_opr_st_imm_operation_1_return_t<br/>
<a name="1159"/><span style="color:red">%s%%s%1159%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="1160"/><span style="color:red">%s%%s%1160%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1161"/><span style="color:red">%s%%s%1161%s%%s%</span>%t%%t%%t%main_inst_operation_opr_st_imm_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="1162"/><span style="color:red">%s%%s%1162%s%%s%</span>%t%%t%);<br/>
<a name="1163"/><span style="color:red">%s%%s%1163%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="1164"/><span style="color:red">%s%%s%1164%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_sthx_operation_instr_hw_opr_st_reg_operation_1_return_t<br/>
<a name="1165"/><span style="color:red">%s%%s%1165%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="1166"/><span style="color:red">%s%%s%1166%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1167"/><span style="color:red">%s%%s%1167%s%%s%</span>%t%%t%%t%main_inst_operation_opr_st_reg_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="1168"/><span style="color:red">%s%%s%1168%s%%s%</span>%t%%t%);<br/>
<a name="1169"/><span style="color:red">%s%%s%1169%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="1170"/><span style="color:red">%s%%s%1170%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_stx_operation_instr_hw_opr_st_reg_operation_1_return_t<br/>
<a name="1171"/><span style="color:red">%s%%s%1171%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="1172"/><span style="color:red">%s%%s%1172%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1173"/><span style="color:red">%s%%s%1173%s%%s%</span>%t%%t%%t%main_inst_operation_opr_st_reg_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="1174"/><span style="color:red">%s%%s%1174%s%%s%</span>%t%%t%);<br/>
<a name="1175"/><span style="color:red">%s%%s%1175%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="1176"/><span style="color:red">%s%%s%1176%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_sub_operation_instr_hw_opr_alu_reg_all_operation_1_return_t<br/>
<a name="1177"/><span style="color:red">%s%%s%1177%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="1178"/><span style="color:red">%s%%s%1178%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1179"/><span style="color:red">%s%%s%1179%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_reg_all_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="1180"/><span style="color:red">%s%%s%1180%s%%s%</span>%t%%t%);<br/>
<a name="1181"/><span style="color:red">%s%%s%1181%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="1182"/><span style="color:red">%s%%s%1182%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_subadd_operation_instr_hw_opr_alu_reg_all_operation_1_return_t<br/>
<a name="1183"/><span style="color:red">%s%%s%1183%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="1184"/><span style="color:red">%s%%s%1184%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1185"/><span style="color:red">%s%%s%1185%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_reg_all_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="1186"/><span style="color:red">%s%%s%1186%s%%s%</span>%t%%t%);<br/>
<a name="1187"/><span style="color:red">%s%%s%1187%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="1188"/><span style="color:red">%s%%s%1188%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_subi_operation_instr_hw_opr_alu_imm_all_operation_1_return_t<br/>
<a name="1189"/><span style="color:red">%s%%s%1189%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="1190"/><span style="color:red">%s%%s%1190%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1191"/><span style="color:red">%s%%s%1191%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_imm_all_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="1192"/><span style="color:red">%s%%s%1192%s%%s%</span>%t%%t%);<br/>
<a name="1193"/><span style="color:red">%s%%s%1193%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="1194"/><span style="color:red">%s%%s%1194%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_submul_operation_instr_hw_opr_alu_reg_all_operation_1_return_t<br/>
<a name="1195"/><span style="color:red">%s%%s%1195%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="1196"/><span style="color:red">%s%%s%1196%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1197"/><span style="color:red">%s%%s%1197%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_reg_all_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="1198"/><span style="color:red">%s%%s%1198%s%%s%</span>%t%%t%);<br/>
<a name="1199"/><span style="color:red">%s%%s%1199%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="1200"/><span style="color:red">%s%%s%1200%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_subsub_operation_instr_hw_opr_alu_reg_all_operation_1_return_t<br/>
<a name="1201"/><span style="color:red">%s%%s%1201%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="1202"/><span style="color:red">%s%%s%1202%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1203"/><span style="color:red">%s%%s%1203%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_reg_all_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="1204"/><span style="color:red">%s%%s%1204%s%%s%</span>%t%%t%);<br/>
<a name="1205"/><span style="color:red">%s%%s%1205%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="1206"/><span style="color:red">%s%%s%1206%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_test_operation_instr_hw_opr_move_operation_1_return_t<br/>
<a name="1207"/><span style="color:red">%s%%s%1207%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="1208"/><span style="color:red">%s%%s%1208%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1209"/><span style="color:red">%s%%s%1209%s%%s%</span>%t%%t%%t%main_inst_operation_opr_move_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="1210"/><span style="color:red">%s%%s%1210%s%%s%</span>%t%%t%);<br/>
<a name="1211"/><span style="color:red">%s%%s%1211%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="1212"/><span style="color:red">%s%%s%1212%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_uge_cond_instr_hw_cond_cmp_cond_1_return_t<br/>
<a name="1213"/><span style="color:red">%s%%s%1213%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="1214"/><span style="color:red">%s%%s%1214%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1215"/><span style="color:red">%s%%s%1215%s%%s%</span>%t%%t%%t%main_inst_cond_cond_cmp_cond_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="1216"/><span style="color:red">%s%%s%1216%s%%s%</span>%t%%t%);<br/>
<a name="1217"/><span style="color:red">%s%%s%1217%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="1218"/><span style="color:red">%s%%s%1218%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_ugt_cond_instr_hw_cond_cmp_cond_1_return_t<br/>
<a name="1219"/><span style="color:red">%s%%s%1219%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="1220"/><span style="color:red">%s%%s%1220%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1221"/><span style="color:red">%s%%s%1221%s%%s%</span>%t%%t%%t%main_inst_cond_cond_cmp_cond_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="1222"/><span style="color:red">%s%%s%1222%s%%s%</span>%t%%t%);<br/>
<a name="1223"/><span style="color:red">%s%%s%1223%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="1224"/><span style="color:red">%s%%s%1224%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_ule_cond_instr_hw_cond_cmp_cond_1_return_t<br/>
<a name="1225"/><span style="color:red">%s%%s%1225%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="1226"/><span style="color:red">%s%%s%1226%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1227"/><span style="color:red">%s%%s%1227%s%%s%</span>%t%%t%%t%main_inst_cond_cond_cmp_cond_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="1228"/><span style="color:red">%s%%s%1228%s%%s%</span>%t%%t%);<br/>
<a name="1229"/><span style="color:red">%s%%s%1229%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="1230"/><span style="color:red">%s%%s%1230%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_ult_cond_instr_hw_cond_cmp_cond_1_return_t<br/>
<a name="1231"/><span style="color:red">%s%%s%1231%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="1232"/><span style="color:red">%s%%s%1232%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1233"/><span style="color:red">%s%%s%1233%s%%s%</span>%t%%t%%t%main_inst_cond_cond_cmp_cond_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="1234"/><span style="color:red">%s%%s%1234%s%%s%</span>%t%%t%);<br/>
<a name="1235"/><span style="color:red">%s%%s%1235%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="1236"/><span style="color:red">%s%%s%1236%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_xor_operation_instr_hw_opr_alu_reg_all_operation_1_return_t<br/>
<a name="1237"/><span style="color:red">%s%%s%1237%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="1238"/><span style="color:red">%s%%s%1238%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1239"/><span style="color:red">%s%%s%1239%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_reg_all_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="1240"/><span style="color:red">%s%%s%1240%s%%s%</span>%t%%t%);<br/>
<a name="1241"/><span style="color:red">%s%%s%1241%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="1242"/><span style="color:red">%s%%s%1242%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_op_xori_operation_instr_hw_opr_alu_imm_all_operation_1_return_t<br/>
<a name="1243"/><span style="color:red">%s%%s%1243%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="1244"/><span style="color:red">%s%%s%1244%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1245"/><span style="color:red">%s%%s%1245%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_imm_all_operation_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="1246"/><span style="color:red">%s%%s%1246%s%%s%</span>%t%%t%);<br/>
<a name="1247"/><span style="color:red">%s%%s%1247%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="1248"/><span style="color:red">%s%%s%1248%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_rd_rd_controller_semantics_t<br/>
<a name="1249"/><span style="color:red">%s%%s%1249%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="1250"/><span style="color:red">%s%%s%1250%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1251"/><span style="color:red">%s%%s%1251%s%%s%</span>%t%%t%%t%ex_aluA_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1252"/><span style="color:red">%s%%s%1252%s%%s%</span>%t%%t%%t%ex_aluA_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1253"/><span style="color:red">%s%%s%1253%s%%s%</span>%t%%t%%t%ex_aluB_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1254"/><span style="color:red">%s%%s%1254%s%%s%</span>%t%%t%%t%ex_aluB_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1255"/><span style="color:red">%s%%s%1255%s%%s%</span>%t%%t%%t%ex_alu_op_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1256"/><span style="color:red">%s%%s%1256%s%%s%</span>%t%%t%%t%ex_alu_op_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1257"/><span style="color:red">%s%%s%1257%s%%s%</span>%t%%t%%t%ex_cond_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1258"/><span style="color:red">%s%%s%1258%s%%s%</span>%t%%t%%t%ex_cond_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1259"/><span style="color:red">%s%%s%1259%s%%s%</span>%t%%t%%t%ex_dest_en_mux_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1260"/><span style="color:red">%s%%s%1260%s%%s%</span>%t%%t%%t%ex_dest_en_mux_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1261"/><span style="color:red">%s%%s%1261%s%%s%</span>%t%%t%%t%ex_ie_flag_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1262"/><span style="color:red">%s%%s%1262%s%%s%</span>%t%%t%%t%ex_ie_flag_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1263"/><span style="color:red">%s%%s%1263%s%%s%</span>%t%%t%%t%ex_mem_rw_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1264"/><span style="color:red">%s%%s%1264%s%%s%</span>%t%%t%%t%ex_mem_rw_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1265"/><span style="color:red">%s%%s%1265%s%%s%</span>%t%%t%%t%ex_rW_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1266"/><span style="color:red">%s%%s%1266%s%%s%</span>%t%%t%%t%ex_rW_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1267"/><span style="color:red">%s%%s%1267%s%%s%</span>%t%%t%%t%ex_regA_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1268"/><span style="color:red">%s%%s%1268%s%%s%</span>%t%%t%%t%ex_regA_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1269"/><span style="color:red">%s%%s%1269%s%%s%</span>%t%%t%%t%ex_regB_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1270"/><span style="color:red">%s%%s%1270%s%%s%</span>%t%%t%%t%ex_regB_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1271"/><span style="color:red">%s%%s%1271%s%%s%</span>%t%%t%%t%ex_regC_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1272"/><span style="color:red">%s%%s%1272%s%%s%</span>%t%%t%%t%ex_regC_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1273"/><span style="color:red">%s%%s%1273%s%%s%</span>%t%%t%%t%rd_aluA_mux_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1274"/><span style="color:red">%s%%s%1274%s%%s%</span>%t%%t%%t%rd_aluB_mux_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1275"/><span style="color:red">%s%%s%1275%s%%s%</span>%t%%t%%t%rd_alu_op_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1276"/><span style="color:red">%s%%s%1276%s%%s%</span>%t%%t%%t%rd_amB_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1277"/><span style="color:red">%s%%s%1277%s%%s%</span>%t%%t%%t%rd_amC_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1278"/><span style="color:red">%s%%s%1278%s%%s%</span>%t%%t%%t%rd_cond_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1279"/><span style="color:red">%s%%s%1279%s%%s%</span>%t%%t%%t%rd_dest_en_mux_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1280"/><span style="color:red">%s%%s%1280%s%%s%</span>%t%%t%%t%rd_ie_flag_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1281"/><span style="color:red">%s%%s%1281%s%%s%</span>%t%%t%%t%rd_imm_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(15%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1282"/><span style="color:red">%s%%s%1282%s%%s%</span>%t%%t%%t%rd_imm_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(15%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1283"/><span style="color:red">%s%%s%1283%s%%s%</span>%t%%t%%t%rd_jump_abs_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(25%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1284"/><span style="color:red">%s%%s%1284%s%%s%</span>%t%%t%%t%rd_jump_abs_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(25%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1285"/><span style="color:red">%s%%s%1285%s%%s%</span>%t%%t%%t%rd_jump_rel_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(13%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1286"/><span style="color:red">%s%%s%1286%s%%s%</span>%t%%t%%t%rd_jump_rel_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(13%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1287"/><span style="color:red">%s%%s%1287%s%%s%</span>%t%%t%%t%rd_mem_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1288"/><span style="color:red">%s%%s%1288%s%%s%</span>%t%%t%%t%rd_mem_rw_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1289"/><span style="color:red">%s%%s%1289%s%%s%</span>%t%%t%%t%rd_pc_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(18%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1290"/><span style="color:red">%s%%s%1290%s%%s%</span>%t%%t%%t%rd_rA_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1291"/><span style="color:red">%s%%s%1291%s%%s%</span>%t%%t%%t%rd_rA_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1292"/><span style="color:red">%s%%s%1292%s%%s%</span>%t%%t%%t%rd_rB_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1293"/><span style="color:red">%s%%s%1293%s%%s%</span>%t%%t%%t%rd_rB_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1294"/><span style="color:red">%s%%s%1294%s%%s%</span>%t%%t%%t%rd_rC_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1295"/><span style="color:red">%s%%s%1295%s%%s%</span>%t%%t%%t%rd_rC_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1296"/><span style="color:red">%s%%s%1296%s%%s%</span>%t%%t%%t%rd_rW_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1297"/><span style="color:red">%s%%s%1297%s%%s%</span>%t%%t%%t%rd_rW_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1298"/><span style="color:red">%s%%s%1298%s%%s%</span>%t%%t%%t%rd_store_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(15%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1299"/><span style="color:red">%s%%s%1299%s%%s%</span>%t%%t%%t%rd_store_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(15%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1300"/><span style="color:red">%s%%s%1300%s%%s%</span>%t%%t%%t%regs_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1301"/><span style="color:red">%s%%s%1301%s%%s%</span>%t%%t%%t%regs_Q1%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1302"/><span style="color:red">%s%%s%1302%s%%s%</span>%t%%t%%t%regs_Q2%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1303"/><span style="color:red">%s%%s%1303%s%%s%</span>%t%%t%%t%regs_RA0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1304"/><span style="color:red">%s%%s%1304%s%%s%</span>%t%%t%%t%regs_RA1%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1305"/><span style="color:red">%s%%s%1305%s%%s%</span>%t%%t%%t%regs_RA2%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1306"/><span style="color:red">%s%%s%1306%s%%s%</span>%t%%t%%t%regs_RE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1307"/><span style="color:red">%s%%s%1307%s%%s%</span>%t%%t%%t%regs_RE1%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1308"/><span style="color:red">%s%%s%1308%s%%s%</span>%t%%t%%t%regs_RE2%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1309"/><span style="color:red">%s%%s%1309%s%%s%</span>%t%%t%%t%wb_regs_W_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1310"/><span style="color:red">%s%%s%1310%s%%s%</span>%t%%t%%t%wb_regs_addrW_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1311"/><span style="color:red">%s%%s%1311%s%%s%</span>%t%%t%%t%wb_regs_we_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span><br/>
<a name="1312"/><span style="color:red">%s%%s%1312%s%%s%</span>%t%%t%);<br/>
<a name="1313"/><span style="color:red">%s%%s%1313%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="1314"/><span style="color:red">%s%%s%1314%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_reset_fu_semantics_t<br/>
<a name="1315"/><span style="color:red">%s%%s%1315%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="1316"/><span style="color:red">%s%%s%1316%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1317"/><span style="color:red">%s%%s%1317%s%%s%</span>%t%%t%%t%IRST_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1318"/><span style="color:red">%s%%s%1318%s%%s%</span>%t%%t%%t%RST%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span><br/>
<a name="1319"/><span style="color:red">%s%%s%1319%s%%s%</span>%t%%t%);<br/>
<a name="1320"/><span style="color:red">%s%%s%1320%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="1321"/><span style="color:red">%s%%s%1321%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_wb_output_wb_output_fu_semantics_t<br/>
<a name="1322"/><span style="color:red">%s%%s%1322%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="1323"/><span style="color:red">%s%%s%1323%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1324"/><span style="color:red">%s%%s%1324%s%%s%</span>%t%%t%%t%d_mem_fr_stall_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1325"/><span style="color:red">%s%%s%1325%s%%s%</span>%t%%t%%t%d_mem_fw_stall_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1326"/><span style="color:red">%s%%s%1326%s%%s%</span>%t%%t%%t%d_mem_rq_stall_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1327"/><span style="color:red">%s%%s%1327%s%%s%</span>%t%%t%%t%ex2_alu_op_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1328"/><span style="color:red">%s%%s%1328%s%%s%</span>%t%%t%%t%ex2_alu_wb_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1329"/><span style="color:red">%s%%s%1329%s%%s%</span>%t%%t%%t%ex2_clear_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1330"/><span style="color:red">%s%%s%1330%s%%s%</span>%t%%t%%t%ex2_dest_en_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1331"/><span style="color:red">%s%%s%1331%s%%s%</span>%t%%t%%t%ex2_hazard_stall_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1332"/><span style="color:red">%s%%s%1332%s%%s%</span>%t%%t%%t%ex2_hazard_stall_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1333"/><span style="color:red">%s%%s%1333%s%%s%</span>%t%%t%%t%ex2_mul_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1334"/><span style="color:red">%s%%s%1334%s%%s%</span>%t%%t%%t%ex2_rW_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1335"/><span style="color:red">%s%%s%1335%s%%s%</span>%t%%t%%t%ex2_stall_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1336"/><span style="color:red">%s%%s%1336%s%%s%</span>%t%%t%%t%ex2_stall_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1337"/><span style="color:red">%s%%s%1337%s%%s%</span>%t%%t%%t%ex_aluB_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1338"/><span style="color:red">%s%%s%1338%s%%s%</span>%t%%t%%t%ex_alu_add_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1339"/><span style="color:red">%s%%s%1339%s%%s%</span>%t%%t%%t%ex_alu_logic_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1340"/><span style="color:red">%s%%s%1340%s%%s%</span>%t%%t%%t%ex_alu_op_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1341"/><span style="color:red">%s%%s%1341%s%%s%</span>%t%%t%%t%ex_dest_en_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1342"/><span style="color:red">%s%%s%1342%s%%s%</span>%t%%t%%t%ex_hazard_stall_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1343"/><span style="color:red">%s%%s%1343%s%%s%</span>%t%%t%%t%ex_hazard_stall_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1344"/><span style="color:red">%s%%s%1344%s%%s%</span>%t%%t%%t%ex_rW_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1345"/><span style="color:red">%s%%s%1345%s%%s%</span>%t%%t%%t%ex_stall_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1346"/><span style="color:red">%s%%s%1346%s%%s%</span>%t%%t%%t%ex_stall_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1347"/><span style="color:red">%s%%s%1347%s%%s%</span>%t%%t%%t%i_mem_rq_inv_stall_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1348"/><span style="color:red">%s%%s%1348%s%%s%</span>%t%%t%%t%port_halt_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1349"/><span style="color:red">%s%%s%1349%s%%s%</span>%t%%t%%t%port_output_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1350"/><span style="color:red">%s%%s%1350%s%%s%</span>%t%%t%%t%port_output_en_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1351"/><span style="color:red">%s%%s%1351%s%%s%</span>%t%%t%%t%regs_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1352"/><span style="color:red">%s%%s%1352%s%%s%</span>%t%%t%%t%regs_WA0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1353"/><span style="color:red">%s%%s%1353%s%%s%</span>%t%%t%%t%regs_WE0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1354"/><span style="color:red">%s%%s%1354%s%%s%</span>%t%%t%%t%wb_alu_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1355"/><span style="color:red">%s%%s%1355%s%%s%</span>%t%%t%%t%wb_alu_op_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1356"/><span style="color:red">%s%%s%1356%s%%s%</span>%t%%t%%t%wb_clear_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1357"/><span style="color:red">%s%%s%1357%s%%s%</span>%t%%t%%t%wb_dest_en_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1358"/><span style="color:red">%s%%s%1358%s%%s%</span>%t%%t%%t%wb_mem_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1359"/><span style="color:red">%s%%s%1359%s%%s%</span>%t%%t%%t%wb_pc_W_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1360"/><span style="color:red">%s%%s%1360%s%%s%</span>%t%%t%%t%wb_pc_we_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1361"/><span style="color:red">%s%%s%1361%s%%s%</span>%t%%t%%t%wb_rW_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1362"/><span style="color:red">%s%%s%1362%s%%s%</span>%t%%t%%t%wb_regs_W_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1363"/><span style="color:red">%s%%s%1363%s%%s%</span>%t%%t%%t%wb_regs_W_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1364"/><span style="color:red">%s%%s%1364%s%%s%</span>%t%%t%%t%wb_regs_addrW_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1365"/><span style="color:red">%s%%s%1365%s%%s%</span>%t%%t%%t%wb_regs_addrW_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1366"/><span style="color:red">%s%%s%1366%s%%s%</span>%t%%t%%t%wb_regs_we_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1367"/><span style="color:red">%s%%s%1367%s%%s%</span>%t%%t%%t%wb_regs_we_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1368"/><span style="color:red">%s%%s%1368%s%%s%</span>%t%%t%%t%wb_stall_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1369"/><span style="color:red">%s%%s%1369%s%%s%</span>%t%%t%%t%wb_stall_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span><br/>
<a name="1370"/><span style="color:red">%s%%s%1370%s%%s%</span>%t%%t%);<br/>
<a name="1371"/><span style="color:red">%s%%s%1371%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="1372"/><span style="color:red">%s%%s%1372%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_wb_wb_controller_semantics_t<br/>
<a name="1373"/><span style="color:red">%s%%s%1373%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="1374"/><span style="color:red">%s%%s%1374%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1375"/><span style="color:red">%s%%s%1375%s%%s%</span>%t%%t%%t%d_mem_fr_stall_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1376"/><span style="color:red">%s%%s%1376%s%%s%</span>%t%%t%%t%mem_FR1%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1377"/><span style="color:red">%s%%s%1377%s%%s%</span>%t%%t%%t%mem_Q1%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1378"/><span style="color:red">%s%%s%1378%s%%s%</span>%t%%t%%t%port_error_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1379"/><span style="color:red">%s%%s%1379%s%%s%</span>%t%%t%%t%wb_mem_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1380"/><span style="color:red">%s%%s%1380%s%%s%</span>%t%%t%%t%wb_mem_rw_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0)<br/>
<a name="1381"/><span style="color:red">%s%%s%1381%s%%s%</span>%t%%t%);<br/>
<a name="1382"/><span style="color:red">%s%%s%1382%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="1383"/><span style="color:red">%s%%s%1383%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_instr_hw_instr_hw_t<br/>
<a name="1384"/><span style="color:red">%s%%s%1384%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="1385"/><span style="color:red">%s%%s%1385%s%%s%</span>%t%%t%%t%ACT%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1386"/><span style="color:red">%s%%s%1386%s%%s%</span>%t%%t%%t%id_instr_Q0%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic_vector</span>(11%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1387"/><span style="color:red">%s%%s%1387%s%%s%</span>%t%%t%%t%invalid_instruction%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1388"/><span style="color:red">%s%%s%1388%s%%s%</span>%t%%t%%t%main_attr_val_imm1_srcB_op_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1389"/><span style="color:red">%s%%s%1389%s%%s%</span>%t%%t%%t%main_attr_val_imm1_srcC_op_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1390"/><span style="color:red">%s%%s%1390%s%%s%</span>%t%%t%%t%main_attr_val_imm3_srcB_am_1_D0%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1391"/><span style="color:red">%s%%s%1391%s%%s%</span>%t%%t%%t%main_imm1_srcB_op_instr_hw_imm1_srcB_op_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1392"/><span style="color:red">%s%%s%1392%s%%s%</span>%t%%t%%t%main_imm1_srcC_op_instr_hw_imm1_srcC_op_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1393"/><span style="color:red">%s%%s%1393%s%%s%</span>%t%%t%%t%main_imm3_srcB_am_instr_hw_imm3_srcB_am_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1394"/><span style="color:red">%s%%s%1394%s%%s%</span>%t%%t%%t%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1395"/><span style="color:red">%s%%s%1395%s%%s%</span>%t%%t%%t%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1396"/><span style="color:red">%s%%s%1396%s%%s%</span>%t%%t%%t%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1397"/><span style="color:red">%s%%s%1397%s%%s%</span>%t%%t%%t%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1398"/><span style="color:red">%s%%s%1398%s%%s%</span>%t%%t%%t%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1399"/><span style="color:red">%s%%s%1399%s%%s%</span>%t%%t%%t%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1400"/><span style="color:red">%s%%s%1400%s%%s%</span>%t%%t%%t%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1401"/><span style="color:red">%s%%s%1401%s%%s%</span>%t%%t%%t%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1402"/><span style="color:red">%s%%s%1402%s%%s%</span>%t%%t%%t%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1403"/><span style="color:red">%s%%s%1403%s%%s%</span>%t%%t%%t%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1404"/><span style="color:red">%s%%s%1404%s%%s%</span>%t%%t%%t%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1405"/><span style="color:red">%s%%s%1405%s%%s%</span>%t%%t%%t%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1406"/><span style="color:red">%s%%s%1406%s%%s%</span>%t%%t%%t%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1407"/><span style="color:red">%s%%s%1407%s%%s%</span>%t%%t%%t%main_op_add_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1408"/><span style="color:red">%s%%s%1408%s%%s%</span>%t%%t%%t%main_op_addadd_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1409"/><span style="color:red">%s%%s%1409%s%%s%</span>%t%%t%%t%main_op_addi_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1410"/><span style="color:red">%s%%s%1410%s%%s%</span>%t%%t%%t%main_op_addmul_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1411"/><span style="color:red">%s%%s%1411%s%%s%</span>%t%%t%%t%main_op_addsub_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1412"/><span style="color:red">%s%%s%1412%s%%s%</span>%t%%t%%t%main_op_and_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1413"/><span style="color:red">%s%%s%1413%s%%s%</span>%t%%t%%t%main_op_andi_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1414"/><span style="color:red">%s%%s%1414%s%%s%</span>%t%%t%%t%main_op_ashr_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1415"/><span style="color:red">%s%%s%1415%s%%s%</span>%t%%t%%t%main_op_ashri_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1416"/><span style="color:red">%s%%s%1416%s%%s%</span>%t%%t%%t%main_op_binand_cond_instr_hw_cond_cmp_cond_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1417"/><span style="color:red">%s%%s%1417%s%%s%</span>%t%%t%%t%main_op_binnand_cond_instr_hw_cond_cmp_cond_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1418"/><span style="color:red">%s%%s%1418%s%%s%</span>%t%%t%%t%main_op_call_exc_operation_instr_hw_opr_jump_call_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1419"/><span style="color:red">%s%%s%1419%s%%s%</span>%t%%t%%t%main_op_call_int_operation_instr_hw_opr_jump_call_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1420"/><span style="color:red">%s%%s%1420%s%%s%</span>%t%%t%%t%main_op_call_operation_instr_hw_opr_jump_call_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1421"/><span style="color:red">%s%%s%1421%s%%s%</span>%t%%t%%t%main_op_call_reg_operation_instr_hw_opr_jump_reg_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1422"/><span style="color:red">%s%%s%1422%s%%s%</span>%t%%t%%t%main_op_eq_cond_instr_hw_cond_cmp_cond_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1423"/><span style="color:red">%s%%s%1423%s%%s%</span>%t%%t%%t%main_op_get_status_operation_instr_hw_opr_system_wr_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1424"/><span style="color:red">%s%%s%1424%s%%s%</span>%t%%t%%t%main_op_halt_operation_instr_hw_opr_system_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1425"/><span style="color:red">%s%%s%1425%s%%s%</span>%t%%t%%t%main_op_int_dis_operation_instr_hw_opr_system_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1426"/><span style="color:red">%s%%s%1426%s%%s%</span>%t%%t%%t%main_op_int_en_operation_instr_hw_opr_system_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1427"/><span style="color:red">%s%%s%1427%s%%s%</span>%t%%t%%t%main_op_jump_ie_operation_instr_hw_opr_jump_reg_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1428"/><span style="color:red">%s%%s%1428%s%%s%</span>%t%%t%%t%main_op_jump_operation_instr_hw_opr_jump_call_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1429"/><span style="color:red">%s%%s%1429%s%%s%</span>%t%%t%%t%main_op_jump_reg_operation_instr_hw_opr_jump_reg_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1430"/><span style="color:red">%s%%s%1430%s%%s%</span>%t%%t%%t%main_op_ld_operation_instr_hw_opr_ld_imm_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1431"/><span style="color:red">%s%%s%1431%s%%s%</span>%t%%t%%t%main_op_ldbs_operation_instr_hw_opr_ld_imm_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1432"/><span style="color:red">%s%%s%1432%s%%s%</span>%t%%t%%t%main_op_ldbsx_operation_instr_hw_opr_ld_reg_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1433"/><span style="color:red">%s%%s%1433%s%%s%</span>%t%%t%%t%main_op_ldbu_operation_instr_hw_opr_ld_imm_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1434"/><span style="color:red">%s%%s%1434%s%%s%</span>%t%%t%%t%main_op_ldbux_operation_instr_hw_opr_ld_reg_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1435"/><span style="color:red">%s%%s%1435%s%%s%</span>%t%%t%%t%main_op_ldhs_operation_instr_hw_opr_ld_imm_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1436"/><span style="color:red">%s%%s%1436%s%%s%</span>%t%%t%%t%main_op_ldhsx_operation_instr_hw_opr_ld_reg_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1437"/><span style="color:red">%s%%s%1437%s%%s%</span>%t%%t%%t%main_op_ldhu_operation_instr_hw_opr_ld_imm_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1438"/><span style="color:red">%s%%s%1438%s%%s%</span>%t%%t%%t%main_op_ldhux_operation_instr_hw_opr_ld_reg_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1439"/><span style="color:red">%s%%s%1439%s%%s%</span>%t%%t%%t%main_op_ldx_operation_instr_hw_opr_ld_reg_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1440"/><span style="color:red">%s%%s%1440%s%%s%</span>%t%%t%%t%main_op_logand_cond_instr_hw_cond_cmp_cond_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1441"/><span style="color:red">%s%%s%1441%s%%s%</span>%t%%t%%t%main_op_lognand_cond_instr_hw_cond_cmp_cond_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1442"/><span style="color:red">%s%%s%1442%s%%s%</span>%t%%t%%t%main_op_lognor_cond_instr_hw_cond_cmp_cond_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1443"/><span style="color:red">%s%%s%1443%s%%s%</span>%t%%t%%t%main_op_logor_cond_instr_hw_cond_cmp_cond_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1444"/><span style="color:red">%s%%s%1444%s%%s%</span>%t%%t%%t%main_op_lshr_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1445"/><span style="color:red">%s%%s%1445%s%%s%</span>%t%%t%%t%main_op_lshri_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1446"/><span style="color:red">%s%%s%1446%s%%s%</span>%t%%t%%t%main_op_lui_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1447"/><span style="color:red">%s%%s%1447%s%%s%</span>%t%%t%%t%main_op_move_operation_instr_hw_opr_move_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1448"/><span style="color:red">%s%%s%1448%s%%s%</span>%t%%t%%t%main_op_mul_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1449"/><span style="color:red">%s%%s%1449%s%%s%</span>%t%%t%%t%main_op_mulsi_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1450"/><span style="color:red">%s%%s%1450%s%%s%</span>%t%%t%%t%main_op_mului_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1451"/><span style="color:red">%s%%s%1451%s%%s%</span>%t%%t%%t%main_op_ne_cond_instr_hw_cond_cmp_cond_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1452"/><span style="color:red">%s%%s%1452%s%%s%</span>%t%%t%%t%main_op_nor_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1453"/><span style="color:red">%s%%s%1453%s%%s%</span>%t%%t%%t%main_op_nori_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1454"/><span style="color:red">%s%%s%1454%s%%s%</span>%t%%t%%t%main_op_or_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1455"/><span style="color:red">%s%%s%1455%s%%s%</span>%t%%t%%t%main_op_ori_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1456"/><span style="color:red">%s%%s%1456%s%%s%</span>%t%%t%%t%main_op_printreg_operation_instr_hw_opr_system_rd_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1457"/><span style="color:red">%s%%s%1457%s%%s%</span>%t%%t%%t%main_op_select_operation_instr_hw_opr_move_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1458"/><span style="color:red">%s%%s%1458%s%%s%</span>%t%%t%%t%main_op_set_status_operation_instr_hw_opr_system_rd_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1459"/><span style="color:red">%s%%s%1459%s%%s%</span>%t%%t%%t%main_op_sext16_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1460"/><span style="color:red">%s%%s%1460%s%%s%</span>%t%%t%%t%main_op_sext8_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1461"/><span style="color:red">%s%%s%1461%s%%s%</span>%t%%t%%t%main_op_sge_cond_instr_hw_cond_cmp_cond_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1462"/><span style="color:red">%s%%s%1462%s%%s%</span>%t%%t%%t%main_op_sgt_cond_instr_hw_cond_cmp_cond_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1463"/><span style="color:red">%s%%s%1463%s%%s%</span>%t%%t%%t%main_op_shl_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1464"/><span style="color:red">%s%%s%1464%s%%s%</span>%t%%t%%t%main_op_shli_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1465"/><span style="color:red">%s%%s%1465%s%%s%</span>%t%%t%%t%main_op_sle_cond_instr_hw_cond_cmp_cond_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1466"/><span style="color:red">%s%%s%1466%s%%s%</span>%t%%t%%t%main_op_slt_cond_instr_hw_cond_cmp_cond_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1467"/><span style="color:red">%s%%s%1467%s%%s%</span>%t%%t%%t%main_op_st_operation_instr_hw_opr_st_imm_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1468"/><span style="color:red">%s%%s%1468%s%%s%</span>%t%%t%%t%main_op_stb_operation_instr_hw_opr_st_imm_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1469"/><span style="color:red">%s%%s%1469%s%%s%</span>%t%%t%%t%main_op_stbx_operation_instr_hw_opr_st_reg_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1470"/><span style="color:red">%s%%s%1470%s%%s%</span>%t%%t%%t%main_op_sth_operation_instr_hw_opr_st_imm_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1471"/><span style="color:red">%s%%s%1471%s%%s%</span>%t%%t%%t%main_op_sthx_operation_instr_hw_opr_st_reg_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1472"/><span style="color:red">%s%%s%1472%s%%s%</span>%t%%t%%t%main_op_stx_operation_instr_hw_opr_st_reg_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1473"/><span style="color:red">%s%%s%1473%s%%s%</span>%t%%t%%t%main_op_sub_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1474"/><span style="color:red">%s%%s%1474%s%%s%</span>%t%%t%%t%main_op_subadd_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1475"/><span style="color:red">%s%%s%1475%s%%s%</span>%t%%t%%t%main_op_subi_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1476"/><span style="color:red">%s%%s%1476%s%%s%</span>%t%%t%%t%main_op_submul_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1477"/><span style="color:red">%s%%s%1477%s%%s%</span>%t%%t%%t%main_op_subsub_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1478"/><span style="color:red">%s%%s%1478%s%%s%</span>%t%%t%%t%main_op_test_operation_instr_hw_opr_move_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1479"/><span style="color:red">%s%%s%1479%s%%s%</span>%t%%t%%t%main_op_uge_cond_instr_hw_cond_cmp_cond_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1480"/><span style="color:red">%s%%s%1480%s%%s%</span>%t%%t%%t%main_op_ugt_cond_instr_hw_cond_cmp_cond_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1481"/><span style="color:red">%s%%s%1481%s%%s%</span>%t%%t%%t%main_op_ule_cond_instr_hw_cond_cmp_cond_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1482"/><span style="color:red">%s%%s%1482%s%%s%</span>%t%%t%%t%main_op_ult_cond_instr_hw_cond_cmp_cond_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1483"/><span style="color:red">%s%%s%1483%s%%s%</span>%t%%t%%t%main_op_xor_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1484"/><span style="color:red">%s%%s%1484%s%%s%</span>%t%%t%%t%main_op_xori_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span><br/>
<a name="1485"/><span style="color:red">%s%%s%1485%s%%s%</span>%t%%t%);<br/>
<a name="1486"/><span style="color:red">%s%%s%1486%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="1487"/><span style="color:red">%s%%s%1487%s%%s%</span>%t%<span class="keyword">component</span>%s%codix_ca_core_main_controller_t<br/>
<a name="1488"/><span style="color:red">%s%%s%1488%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%(<br/>
<a name="1489"/><span style="color:red">%s%%s%1489%s%%s%</span>%t%%t%%t%CLK%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1490"/><span style="color:red">%s%%s%1490%s%%s%</span>%t%%t%%t%RST%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1491"/><span style="color:red">%s%%s%1491%s%%s%</span>%t%%t%%t%main_alu_alu_fu_semantics_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1492"/><span style="color:red">%s%%s%1492%s%%s%</span>%t%%t%%t%main_cond_compare_cond_compare_fu_semantics_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1493"/><span style="color:red">%s%%s%1493%s%%s%</span>%t%%t%%t%main_ex2_ex2_controller_semantics_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1494"/><span style="color:red">%s%%s%1494%s%%s%</span>%t%%t%%t%main_ex_ex_controller_semantics_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1495"/><span style="color:red">%s%%s%1495%s%%s%</span>%t%%t%%t%main_ex_output_ex_output_fu_semantics_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1496"/><span style="color:red">%s%%s%1496%s%%s%</span>%t%%t%%t%main_fe_fe_controller_semantics_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1497"/><span style="color:red">%s%%s%1497%s%%s%</span>%t%%t%%t%main_flow_logic_control_flow_logic_control_fu_semantics_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1498"/><span style="color:red">%s%%s%1498%s%%s%</span>%t%%t%%t%main_fnc_ctrl_0_1_condition_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1499"/><span style="color:red">%s%%s%1499%s%%s%</span>%t%%t%%t%main_fnc_ctrl_0_1_condition_RET%s%:%s%<span class="keyattr">in</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1500"/><span style="color:red">%s%%s%1500%s%%s%</span>%t%%t%%t%main_halt_halt_fu_semantics_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1501"/><span style="color:red">%s%%s%1501%s%%s%</span>%t%%t%%t%main_id_id_controller_semantics_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1502"/><span style="color:red">%s%%s%1502%s%%s%</span>%t%%t%%t%main_instr_hw_instr_hw_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1503"/><span style="color:red">%s%%s%1503%s%%s%</span>%t%%t%%t%main_main_controller_semantics_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1504"/><span style="color:red">%s%%s%1504%s%%s%</span>%t%%t%%t%main_rd_rd_controller_semantics_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1505"/><span style="color:red">%s%%s%1505%s%%s%</span>%t%%t%%t%main_wb_output_wb_output_fu_semantics_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span>;<br/>
<a name="1506"/><span style="color:red">%s%%s%1506%s%%s%</span>%t%%t%%t%main_wb_wb_controller_semantics_ACT%s%:%s%<span class="keyattr">out</span>%s%<span class="keytype">std_logic</span><br/>
<a name="1507"/><span style="color:red">%s%%s%1507%s%%s%</span>%t%%t%);<br/>
<a name="1508"/><span style="color:red">%s%%s%1508%s%%s%</span>%t%<span class="keyword">end</span>%s%<span class="keyword">component</span>;<br/>
<a name="1509"/><span style="color:red">%s%%s%1509%s%%s%</span><br/>
<a name="1510"/><span style="color:red">%s%%s%1510%s%%s%</span>%t%<span class="comment">--%s%instances%s%connection%s%signals</span><br/>
<a name="1511"/><span style="color:red">%s%%s%1511%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_fe_fe_controller_semantics_pc_Q0_2%s%:%s%<span class="keytype">std_logic_vector</span>(18%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1512"/><span style="color:red">%s%%s%1512%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_fe_fe_controller_semantics_pc_D0_3%s%:%s%<span class="keytype">std_logic_vector</span>(18%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1513"/><span style="color:red">%s%%s%1513%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_fe_fe_controller_semantics_pc_WE0_4%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1514"/><span style="color:red">%s%%s%1514%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_regs_Q0_6%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1515"/><span style="color:red">%s%%s%1515%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_regs_RA0_7%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1516"/><span style="color:red">%s%%s%1516%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_regs_RE0_8%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1517"/><span style="color:red">%s%%s%1517%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_regs_Q1_9%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1518"/><span style="color:red">%s%%s%1518%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_regs_RA1_10%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1519"/><span style="color:red">%s%%s%1519%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_regs_RE1_11%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1520"/><span style="color:red">%s%%s%1520%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_regs_Q2_12%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1521"/><span style="color:red">%s%%s%1521%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_regs_RA2_13%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1522"/><span style="color:red">%s%%s%1522%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_regs_RE2_14%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1523"/><span style="color:red">%s%%s%1523%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_wb_output_wb_output_fu_semantics_regs_D0_15%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1524"/><span style="color:red">%s%%s%1524%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_wb_output_wb_output_fu_semantics_regs_WE0_16%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1525"/><span style="color:red">%s%%s%1525%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_wb_output_wb_output_fu_semantics_regs_WA0_17%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1526"/><span style="color:red">%s%%s%1526%s%%s%</span>%t%<span class="keyword">signal</span>%s%int_enabled_Q0%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1527"/><span style="color:red">%s%%s%1527%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_alu_alu_fu_semantics_int_enabled_Q0_20%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1528"/><span style="color:red">%s%%s%1528%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex_ex_controller_semantics_int_enabled_Q0_21%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1529"/><span style="color:red">%s%%s%1529%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_id_id_controller_semantics_int_enabled_Q0_22%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1530"/><span style="color:red">%s%%s%1530%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex_ex_controller_semantics_int_enabled_D0_23%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1531"/><span style="color:red">%s%%s%1531%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex_ex_controller_semantics_int_enabled_WE0_24%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1532"/><span style="color:red">%s%%s%1532%s%%s%</span>%t%<span class="keyword">signal</span>%s%id_pc_Q0%s%:%s%<span class="keytype">std_logic_vector</span>(18%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1533"/><span style="color:red">%s%%s%1533%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_fe_fe_controller_semantics_id_pc_Q0_27%s%:%s%<span class="keytype">std_logic_vector</span>(18%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1534"/><span style="color:red">%s%%s%1534%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_id_id_controller_semantics_id_pc_Q0_28%s%:%s%<span class="keytype">std_logic_vector</span>(18%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1535"/><span style="color:red">%s%%s%1535%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_fe_fe_controller_semantics_id_pc_D0_29%s%:%s%<span class="keytype">std_logic_vector</span>(18%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1536"/><span style="color:red">%s%%s%1536%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_fe_fe_controller_semantics_id_pc_WE0_30%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1537"/><span style="color:red">%s%%s%1537%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_id_instr_Q0_31%s%:%s%<span class="keytype">std_logic_vector</span>(11%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1538"/><span style="color:red">%s%%s%1538%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_id_id_controller_semantics_id_instr_D0_32%s%:%s%<span class="keytype">std_logic_vector</span>(11%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1539"/><span style="color:red">%s%%s%1539%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_RD_clear_Q0_35%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1540"/><span style="color:red">%s%%s%1540%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_RD_stall_Q0_36%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1541"/><span style="color:red">%s%%s%1541%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_rd_mem_rw_Q0_37%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1542"/><span style="color:red">%s%%s%1542%s%%s%</span>%t%<span class="keyword">signal</span>%s%rd_mem_rw_D0%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1543"/><span style="color:red">%s%%s%1543%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_D0_38%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1544"/><span style="color:red">%s%%s%1544%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_D0_39%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1545"/><span style="color:red">%s%%s%1545%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_D0_40%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1546"/><span style="color:red">%s%%s%1546%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_D0_41%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1547"/><span style="color:red">%s%%s%1547%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_D0_42%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1548"/><span style="color:red">%s%%s%1548%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_D0_43%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1549"/><span style="color:red">%s%%s%1549%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_D0_44%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1550"/><span style="color:red">%s%%s%1550%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_D0_45%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1551"/><span style="color:red">%s%%s%1551%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_D0_46%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1552"/><span style="color:red">%s%%s%1552%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_D0_47%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1553"/><span style="color:red">%s%%s%1553%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_D0_48%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1554"/><span style="color:red">%s%%s%1554%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_D0_49%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1555"/><span style="color:red">%s%%s%1555%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_D0_50%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1556"/><span style="color:red">%s%%s%1556%s%%s%</span>%t%<span class="keyword">signal</span>%s%rd_mem_rw_WE0%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1557"/><span style="color:red">%s%%s%1557%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_WE0_51%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1558"/><span style="color:red">%s%%s%1558%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_WE0_52%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1559"/><span style="color:red">%s%%s%1559%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_WE0_53%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1560"/><span style="color:red">%s%%s%1560%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_WE0_54%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1561"/><span style="color:red">%s%%s%1561%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_WE0_55%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1562"/><span style="color:red">%s%%s%1562%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_WE0_56%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1563"/><span style="color:red">%s%%s%1563%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_WE0_57%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1564"/><span style="color:red">%s%%s%1564%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_WE0_58%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1565"/><span style="color:red">%s%%s%1565%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_WE0_59%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1566"/><span style="color:red">%s%%s%1566%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_WE0_60%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1567"/><span style="color:red">%s%%s%1567%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_WE0_61%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1568"/><span style="color:red">%s%%s%1568%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_WE0_62%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1569"/><span style="color:red">%s%%s%1569%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_WE0_63%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1570"/><span style="color:red">%s%%s%1570%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_RD_clear_Q0_66%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1571"/><span style="color:red">%s%%s%1571%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_RD_stall_Q0_67%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1572"/><span style="color:red">%s%%s%1572%s%%s%</span>%t%<span class="keyword">signal</span>%s%rd_alu_op_Q0%s%:%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1573"/><span style="color:red">%s%%s%1573%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_id_id_controller_semantics_rd_alu_op_Q0_68%s%:%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1574"/><span style="color:red">%s%%s%1574%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_rd_alu_op_Q0_69%s%:%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1575"/><span style="color:red">%s%%s%1575%s%%s%</span>%t%<span class="keyword">signal</span>%s%rd_alu_op_D0%s%:%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1576"/><span style="color:red">%s%%s%1576%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_D0_70%s%:%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1577"/><span style="color:red">%s%%s%1577%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_D0_71%s%:%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1578"/><span style="color:red">%s%%s%1578%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_D0_72%s%:%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1579"/><span style="color:red">%s%%s%1579%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_D0_73%s%:%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1580"/><span style="color:red">%s%%s%1580%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_D0_74%s%:%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1581"/><span style="color:red">%s%%s%1581%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_D0_75%s%:%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1582"/><span style="color:red">%s%%s%1582%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_D0_76%s%:%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1583"/><span style="color:red">%s%%s%1583%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_D0_77%s%:%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1584"/><span style="color:red">%s%%s%1584%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_D0_78%s%:%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1585"/><span style="color:red">%s%%s%1585%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_D0_79%s%:%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1586"/><span style="color:red">%s%%s%1586%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_D0_80%s%:%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1587"/><span style="color:red">%s%%s%1587%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_D0_81%s%:%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1588"/><span style="color:red">%s%%s%1588%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_D0_82%s%:%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1589"/><span style="color:red">%s%%s%1589%s%%s%</span>%t%<span class="keyword">signal</span>%s%rd_alu_op_WE0%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1590"/><span style="color:red">%s%%s%1590%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_WE0_83%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1591"/><span style="color:red">%s%%s%1591%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_WE0_84%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1592"/><span style="color:red">%s%%s%1592%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_WE0_85%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1593"/><span style="color:red">%s%%s%1593%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_WE0_86%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1594"/><span style="color:red">%s%%s%1594%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_WE0_87%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1595"/><span style="color:red">%s%%s%1595%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_WE0_88%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1596"/><span style="color:red">%s%%s%1596%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_WE0_89%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1597"/><span style="color:red">%s%%s%1597%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_WE0_90%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1598"/><span style="color:red">%s%%s%1598%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_WE0_91%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1599"/><span style="color:red">%s%%s%1599%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_WE0_92%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1600"/><span style="color:red">%s%%s%1600%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_WE0_93%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1601"/><span style="color:red">%s%%s%1601%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_WE0_94%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1602"/><span style="color:red">%s%%s%1602%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_WE0_95%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1603"/><span style="color:red">%s%%s%1603%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_RD_clear_Q0_98%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1604"/><span style="color:red">%s%%s%1604%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_RD_stall_Q0_99%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1605"/><span style="color:red">%s%%s%1605%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_rd_cond_Q0_100%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1606"/><span style="color:red">%s%%s%1606%s%%s%</span>%t%<span class="keyword">signal</span>%s%rd_cond_D0%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1607"/><span style="color:red">%s%%s%1607%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_D0_101%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1608"/><span style="color:red">%s%%s%1608%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_D0_102%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1609"/><span style="color:red">%s%%s%1609%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_D0_103%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1610"/><span style="color:red">%s%%s%1610%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_D0_104%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1611"/><span style="color:red">%s%%s%1611%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_D0_105%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1612"/><span style="color:red">%s%%s%1612%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_D0_106%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1613"/><span style="color:red">%s%%s%1613%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_D0_107%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1614"/><span style="color:red">%s%%s%1614%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_D0_108%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1615"/><span style="color:red">%s%%s%1615%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_D0_109%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1616"/><span style="color:red">%s%%s%1616%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_D0_110%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1617"/><span style="color:red">%s%%s%1617%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_D0_111%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1618"/><span style="color:red">%s%%s%1618%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_D0_112%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1619"/><span style="color:red">%s%%s%1619%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_D0_113%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1620"/><span style="color:red">%s%%s%1620%s%%s%</span>%t%<span class="keyword">signal</span>%s%rd_cond_WE0%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1621"/><span style="color:red">%s%%s%1621%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_WE0_114%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1622"/><span style="color:red">%s%%s%1622%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_WE0_115%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1623"/><span style="color:red">%s%%s%1623%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_WE0_116%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1624"/><span style="color:red">%s%%s%1624%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_WE0_117%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1625"/><span style="color:red">%s%%s%1625%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_WE0_118%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1626"/><span style="color:red">%s%%s%1626%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_WE0_119%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1627"/><span style="color:red">%s%%s%1627%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_WE0_120%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1628"/><span style="color:red">%s%%s%1628%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_WE0_121%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1629"/><span style="color:red">%s%%s%1629%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_WE0_122%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1630"/><span style="color:red">%s%%s%1630%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_WE0_123%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1631"/><span style="color:red">%s%%s%1631%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_WE0_124%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1632"/><span style="color:red">%s%%s%1632%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_WE0_125%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1633"/><span style="color:red">%s%%s%1633%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_WE0_126%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1634"/><span style="color:red">%s%%s%1634%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_RD_clear_Q0_129%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1635"/><span style="color:red">%s%%s%1635%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_RD_stall_Q0_130%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1636"/><span style="color:red">%s%%s%1636%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_rd_dest_en_mux_Q0_131%s%:%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1637"/><span style="color:red">%s%%s%1637%s%%s%</span>%t%<span class="keyword">signal</span>%s%rd_dest_en_mux_D0%s%:%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1638"/><span style="color:red">%s%%s%1638%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_D0_132%s%:%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1639"/><span style="color:red">%s%%s%1639%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_D0_133%s%:%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1640"/><span style="color:red">%s%%s%1640%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_D0_134%s%:%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1641"/><span style="color:red">%s%%s%1641%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_D0_135%s%:%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1642"/><span style="color:red">%s%%s%1642%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_D0_136%s%:%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1643"/><span style="color:red">%s%%s%1643%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_D0_137%s%:%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1644"/><span style="color:red">%s%%s%1644%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_D0_138%s%:%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1645"/><span style="color:red">%s%%s%1645%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_D0_139%s%:%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1646"/><span style="color:red">%s%%s%1646%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_D0_140%s%:%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1647"/><span style="color:red">%s%%s%1647%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_D0_141%s%:%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1648"/><span style="color:red">%s%%s%1648%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_D0_142%s%:%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1649"/><span style="color:red">%s%%s%1649%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_D0_143%s%:%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1650"/><span style="color:red">%s%%s%1650%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_D0_144%s%:%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1651"/><span style="color:red">%s%%s%1651%s%%s%</span>%t%<span class="keyword">signal</span>%s%rd_dest_en_mux_WE0%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1652"/><span style="color:red">%s%%s%1652%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_WE0_145%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1653"/><span style="color:red">%s%%s%1653%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_WE0_146%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1654"/><span style="color:red">%s%%s%1654%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_WE0_147%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1655"/><span style="color:red">%s%%s%1655%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_WE0_148%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1656"/><span style="color:red">%s%%s%1656%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_WE0_149%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1657"/><span style="color:red">%s%%s%1657%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_WE0_150%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1658"/><span style="color:red">%s%%s%1658%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_WE0_151%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1659"/><span style="color:red">%s%%s%1659%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_WE0_152%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1660"/><span style="color:red">%s%%s%1660%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_WE0_153%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1661"/><span style="color:red">%s%%s%1661%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_WE0_154%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1662"/><span style="color:red">%s%%s%1662%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_WE0_155%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1663"/><span style="color:red">%s%%s%1663%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_WE0_156%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1664"/><span style="color:red">%s%%s%1664%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_WE0_157%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1665"/><span style="color:red">%s%%s%1665%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_RD_clear_Q0_160%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1666"/><span style="color:red">%s%%s%1666%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_RD_stall_Q0_161%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1667"/><span style="color:red">%s%%s%1667%s%%s%</span>%t%<span class="keyword">signal</span>%s%rd_ie_flag_Q0%s%:%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1668"/><span style="color:red">%s%%s%1668%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_id_id_controller_semantics_rd_ie_flag_Q0_162%s%:%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1669"/><span style="color:red">%s%%s%1669%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_rd_ie_flag_Q0_163%s%:%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1670"/><span style="color:red">%s%%s%1670%s%%s%</span>%t%<span class="keyword">signal</span>%s%rd_ie_flag_D0%s%:%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1671"/><span style="color:red">%s%%s%1671%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_D0_164%s%:%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1672"/><span style="color:red">%s%%s%1672%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_D0_165%s%:%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1673"/><span style="color:red">%s%%s%1673%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_D0_166%s%:%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1674"/><span style="color:red">%s%%s%1674%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_D0_167%s%:%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1675"/><span style="color:red">%s%%s%1675%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_D0_168%s%:%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1676"/><span style="color:red">%s%%s%1676%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_D0_169%s%:%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1677"/><span style="color:red">%s%%s%1677%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_D0_170%s%:%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1678"/><span style="color:red">%s%%s%1678%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_D0_171%s%:%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1679"/><span style="color:red">%s%%s%1679%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_D0_172%s%:%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1680"/><span style="color:red">%s%%s%1680%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_D0_173%s%:%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1681"/><span style="color:red">%s%%s%1681%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_D0_174%s%:%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1682"/><span style="color:red">%s%%s%1682%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_D0_175%s%:%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1683"/><span style="color:red">%s%%s%1683%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_D0_176%s%:%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1684"/><span style="color:red">%s%%s%1684%s%%s%</span>%t%<span class="keyword">signal</span>%s%rd_ie_flag_WE0%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1685"/><span style="color:red">%s%%s%1685%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_WE0_177%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1686"/><span style="color:red">%s%%s%1686%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_WE0_178%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1687"/><span style="color:red">%s%%s%1687%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_WE0_179%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1688"/><span style="color:red">%s%%s%1688%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_WE0_180%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1689"/><span style="color:red">%s%%s%1689%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_WE0_181%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1690"/><span style="color:red">%s%%s%1690%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_WE0_182%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1691"/><span style="color:red">%s%%s%1691%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_WE0_183%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1692"/><span style="color:red">%s%%s%1692%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_WE0_184%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1693"/><span style="color:red">%s%%s%1693%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_WE0_185%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1694"/><span style="color:red">%s%%s%1694%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_WE0_186%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1695"/><span style="color:red">%s%%s%1695%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_WE0_187%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1696"/><span style="color:red">%s%%s%1696%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_WE0_188%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1697"/><span style="color:red">%s%%s%1697%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_WE0_189%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1698"/><span style="color:red">%s%%s%1698%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_RD_clear_Q0_192%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1699"/><span style="color:red">%s%%s%1699%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_RD_stall_Q0_193%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1700"/><span style="color:red">%s%%s%1700%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_rd_aluA_mux_Q0_194%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1701"/><span style="color:red">%s%%s%1701%s%%s%</span>%t%<span class="keyword">signal</span>%s%rd_aluA_mux_D0%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1702"/><span style="color:red">%s%%s%1702%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_D0_195%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1703"/><span style="color:red">%s%%s%1703%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_D0_196%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1704"/><span style="color:red">%s%%s%1704%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_D0_197%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1705"/><span style="color:red">%s%%s%1705%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_D0_198%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1706"/><span style="color:red">%s%%s%1706%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_D0_199%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1707"/><span style="color:red">%s%%s%1707%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_D0_200%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1708"/><span style="color:red">%s%%s%1708%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_D0_201%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1709"/><span style="color:red">%s%%s%1709%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_D0_202%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1710"/><span style="color:red">%s%%s%1710%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_D0_203%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1711"/><span style="color:red">%s%%s%1711%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_D0_204%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1712"/><span style="color:red">%s%%s%1712%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_D0_205%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1713"/><span style="color:red">%s%%s%1713%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_D0_206%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1714"/><span style="color:red">%s%%s%1714%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_D0_207%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1715"/><span style="color:red">%s%%s%1715%s%%s%</span>%t%<span class="keyword">signal</span>%s%rd_aluA_mux_WE0%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1716"/><span style="color:red">%s%%s%1716%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_WE0_208%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1717"/><span style="color:red">%s%%s%1717%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_WE0_209%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1718"/><span style="color:red">%s%%s%1718%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_WE0_210%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1719"/><span style="color:red">%s%%s%1719%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_WE0_211%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1720"/><span style="color:red">%s%%s%1720%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_WE0_212%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1721"/><span style="color:red">%s%%s%1721%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_WE0_213%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1722"/><span style="color:red">%s%%s%1722%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_WE0_214%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1723"/><span style="color:red">%s%%s%1723%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_WE0_215%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1724"/><span style="color:red">%s%%s%1724%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_WE0_216%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1725"/><span style="color:red">%s%%s%1725%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_WE0_217%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1726"/><span style="color:red">%s%%s%1726%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_WE0_218%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1727"/><span style="color:red">%s%%s%1727%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_WE0_219%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1728"/><span style="color:red">%s%%s%1728%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_WE0_220%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1729"/><span style="color:red">%s%%s%1729%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_RD_clear_Q0_223%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1730"/><span style="color:red">%s%%s%1730%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_RD_stall_Q0_224%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1731"/><span style="color:red">%s%%s%1731%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_rd_aluB_mux_Q0_225%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1732"/><span style="color:red">%s%%s%1732%s%%s%</span>%t%<span class="keyword">signal</span>%s%rd_aluB_mux_D0%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1733"/><span style="color:red">%s%%s%1733%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_D0_226%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1734"/><span style="color:red">%s%%s%1734%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_D0_227%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1735"/><span style="color:red">%s%%s%1735%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_D0_228%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1736"/><span style="color:red">%s%%s%1736%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_D0_229%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1737"/><span style="color:red">%s%%s%1737%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_D0_230%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1738"/><span style="color:red">%s%%s%1738%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_D0_231%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1739"/><span style="color:red">%s%%s%1739%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_D0_232%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1740"/><span style="color:red">%s%%s%1740%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_D0_233%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1741"/><span style="color:red">%s%%s%1741%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_D0_234%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1742"/><span style="color:red">%s%%s%1742%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_D0_235%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1743"/><span style="color:red">%s%%s%1743%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_D0_236%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1744"/><span style="color:red">%s%%s%1744%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_D0_237%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1745"/><span style="color:red">%s%%s%1745%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_D0_238%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1746"/><span style="color:red">%s%%s%1746%s%%s%</span>%t%<span class="keyword">signal</span>%s%rd_aluB_mux_WE0%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1747"/><span style="color:red">%s%%s%1747%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_WE0_239%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1748"/><span style="color:red">%s%%s%1748%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_WE0_240%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1749"/><span style="color:red">%s%%s%1749%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_WE0_241%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1750"/><span style="color:red">%s%%s%1750%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_WE0_242%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1751"/><span style="color:red">%s%%s%1751%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_WE0_243%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1752"/><span style="color:red">%s%%s%1752%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_WE0_244%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1753"/><span style="color:red">%s%%s%1753%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_WE0_245%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1754"/><span style="color:red">%s%%s%1754%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_WE0_246%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1755"/><span style="color:red">%s%%s%1755%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_WE0_247%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1756"/><span style="color:red">%s%%s%1756%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_WE0_248%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1757"/><span style="color:red">%s%%s%1757%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_WE0_249%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1758"/><span style="color:red">%s%%s%1758%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_WE0_250%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1759"/><span style="color:red">%s%%s%1759%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_WE0_251%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1760"/><span style="color:red">%s%%s%1760%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_RD_clear_Q0_254%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1761"/><span style="color:red">%s%%s%1761%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_RD_stall_Q0_255%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1762"/><span style="color:red">%s%%s%1762%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_rd_amB_Q0_256%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1763"/><span style="color:red">%s%%s%1763%s%%s%</span>%t%<span class="keyword">signal</span>%s%rd_amB_D0%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1764"/><span style="color:red">%s%%s%1764%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_D0_257%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1765"/><span style="color:red">%s%%s%1765%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_D0_258%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1766"/><span style="color:red">%s%%s%1766%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_D0_259%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1767"/><span style="color:red">%s%%s%1767%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_D0_260%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1768"/><span style="color:red">%s%%s%1768%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_D0_261%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1769"/><span style="color:red">%s%%s%1769%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_D0_262%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1770"/><span style="color:red">%s%%s%1770%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_D0_263%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1771"/><span style="color:red">%s%%s%1771%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_D0_264%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1772"/><span style="color:red">%s%%s%1772%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_D0_265%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1773"/><span style="color:red">%s%%s%1773%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_D0_266%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1774"/><span style="color:red">%s%%s%1774%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_D0_267%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1775"/><span style="color:red">%s%%s%1775%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_D0_268%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1776"/><span style="color:red">%s%%s%1776%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_D0_269%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1777"/><span style="color:red">%s%%s%1777%s%%s%</span>%t%<span class="keyword">signal</span>%s%rd_amB_WE0%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1778"/><span style="color:red">%s%%s%1778%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_WE0_270%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1779"/><span style="color:red">%s%%s%1779%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_WE0_271%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1780"/><span style="color:red">%s%%s%1780%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_WE0_272%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1781"/><span style="color:red">%s%%s%1781%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_WE0_273%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1782"/><span style="color:red">%s%%s%1782%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_WE0_274%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1783"/><span style="color:red">%s%%s%1783%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_WE0_275%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1784"/><span style="color:red">%s%%s%1784%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_WE0_276%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1785"/><span style="color:red">%s%%s%1785%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_WE0_277%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1786"/><span style="color:red">%s%%s%1786%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_WE0_278%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1787"/><span style="color:red">%s%%s%1787%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_WE0_279%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1788"/><span style="color:red">%s%%s%1788%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_WE0_280%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1789"/><span style="color:red">%s%%s%1789%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_WE0_281%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1790"/><span style="color:red">%s%%s%1790%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_WE0_282%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1791"/><span style="color:red">%s%%s%1791%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_RD_clear_Q0_285%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1792"/><span style="color:red">%s%%s%1792%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_RD_stall_Q0_286%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1793"/><span style="color:red">%s%%s%1793%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_rd_amC_Q0_287%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1794"/><span style="color:red">%s%%s%1794%s%%s%</span>%t%<span class="keyword">signal</span>%s%rd_amC_D0%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1795"/><span style="color:red">%s%%s%1795%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_D0_288%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1796"/><span style="color:red">%s%%s%1796%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_D0_289%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1797"/><span style="color:red">%s%%s%1797%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_D0_290%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1798"/><span style="color:red">%s%%s%1798%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_D0_291%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1799"/><span style="color:red">%s%%s%1799%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_D0_292%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1800"/><span style="color:red">%s%%s%1800%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_D0_293%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1801"/><span style="color:red">%s%%s%1801%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_D0_294%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1802"/><span style="color:red">%s%%s%1802%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_D0_295%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1803"/><span style="color:red">%s%%s%1803%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_D0_296%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1804"/><span style="color:red">%s%%s%1804%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_D0_297%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1805"/><span style="color:red">%s%%s%1805%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_D0_298%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1806"/><span style="color:red">%s%%s%1806%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_D0_299%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1807"/><span style="color:red">%s%%s%1807%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_D0_300%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1808"/><span style="color:red">%s%%s%1808%s%%s%</span>%t%<span class="keyword">signal</span>%s%rd_amC_WE0%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1809"/><span style="color:red">%s%%s%1809%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_WE0_301%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1810"/><span style="color:red">%s%%s%1810%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_WE0_302%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1811"/><span style="color:red">%s%%s%1811%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_WE0_303%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1812"/><span style="color:red">%s%%s%1812%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_WE0_304%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1813"/><span style="color:red">%s%%s%1813%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_WE0_305%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1814"/><span style="color:red">%s%%s%1814%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_WE0_306%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1815"/><span style="color:red">%s%%s%1815%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_WE0_307%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1816"/><span style="color:red">%s%%s%1816%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_WE0_308%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1817"/><span style="color:red">%s%%s%1817%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_WE0_309%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1818"/><span style="color:red">%s%%s%1818%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_WE0_310%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1819"/><span style="color:red">%s%%s%1819%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_WE0_311%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1820"/><span style="color:red">%s%%s%1820%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_WE0_312%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1821"/><span style="color:red">%s%%s%1821%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_WE0_313%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1822"/><span style="color:red">%s%%s%1822%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_RD_clear_Q0_316%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1823"/><span style="color:red">%s%%s%1823%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_RD_stall_Q0_317%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1824"/><span style="color:red">%s%%s%1824%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_rd_mem_Q0_318%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1825"/><span style="color:red">%s%%s%1825%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_id_id_controller_semantics_rd_mem_D0_319%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1826"/><span style="color:red">%s%%s%1826%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_id_id_controller_semantics_rd_mem_WE0_320%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1827"/><span style="color:red">%s%%s%1827%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_RD_clear_Q0_323%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1828"/><span style="color:red">%s%%s%1828%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_RD_stall_Q0_324%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1829"/><span style="color:red">%s%%s%1829%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_rd_pc_Q0_325%s%:%s%<span class="keytype">std_logic_vector</span>(18%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1830"/><span style="color:red">%s%%s%1830%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_id_id_controller_semantics_rd_pc_D0_326%s%:%s%<span class="keytype">std_logic_vector</span>(18%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1831"/><span style="color:red">%s%%s%1831%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_id_id_controller_semantics_rd_pc_WE0_327%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1832"/><span style="color:red">%s%%s%1832%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_rd_rA_Q0_328%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1833"/><span style="color:red">%s%%s%1833%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_rd_rA_D0_329%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1834"/><span style="color:red">%s%%s%1834%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_rd_rB_Q0_330%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1835"/><span style="color:red">%s%%s%1835%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_rd_rB_D0_331%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1836"/><span style="color:red">%s%%s%1836%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_rd_rC_Q0_332%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1837"/><span style="color:red">%s%%s%1837%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_rd_rC_D0_333%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1838"/><span style="color:red">%s%%s%1838%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_rd_rW_Q0_334%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1839"/><span style="color:red">%s%%s%1839%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_rd_rW_D0_335%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1840"/><span style="color:red">%s%%s%1840%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_rd_jump_abs_Q0_336%s%:%s%<span class="keytype">std_logic_vector</span>(25%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1841"/><span style="color:red">%s%%s%1841%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_rd_jump_abs_D0_337%s%:%s%<span class="keytype">std_logic_vector</span>(25%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1842"/><span style="color:red">%s%%s%1842%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_rd_jump_rel_Q0_338%s%:%s%<span class="keytype">std_logic_vector</span>(13%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1843"/><span style="color:red">%s%%s%1843%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_rd_jump_rel_D0_339%s%:%s%<span class="keytype">std_logic_vector</span>(13%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1844"/><span style="color:red">%s%%s%1844%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_rd_store_Q0_340%s%:%s%<span class="keytype">std_logic_vector</span>(15%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1845"/><span style="color:red">%s%%s%1845%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_rd_store_D0_341%s%:%s%<span class="keytype">std_logic_vector</span>(15%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1846"/><span style="color:red">%s%%s%1846%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_rd_imm_Q0_342%s%:%s%<span class="keytype">std_logic_vector</span>(15%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1847"/><span style="color:red">%s%%s%1847%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_rd_imm_D0_343%s%:%s%<span class="keytype">std_logic_vector</span>(15%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1848"/><span style="color:red">%s%%s%1848%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_EX_clear_Q0_346%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1849"/><span style="color:red">%s%%s%1849%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_EX_stall_Q0_347%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1850"/><span style="color:red">%s%%s%1850%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex_output_ex_output_fu_semantics_ex_mem_rw_Q0_348%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1851"/><span style="color:red">%s%%s%1851%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_ex_mem_rw_D0_349%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1852"/><span style="color:red">%s%%s%1852%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_ex_mem_rw_WE0_350%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1853"/><span style="color:red">%s%%s%1853%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_EX_clear_Q0_353%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1854"/><span style="color:red">%s%%s%1854%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_EX_stall_Q0_354%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1855"/><span style="color:red">%s%%s%1855%s%%s%</span>%t%<span class="keyword">signal</span>%s%ex_alu_op_Q0%s%:%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1856"/><span style="color:red">%s%%s%1856%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_alu_alu_fu_semantics_ex_alu_op_Q0_355%s%:%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1857"/><span style="color:red">%s%%s%1857%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex_ex_controller_semantics_ex_alu_op_Q0_356%s%:%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1858"/><span style="color:red">%s%%s%1858%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex_output_ex_output_fu_semantics_ex_alu_op_Q0_357%s%:%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1859"/><span style="color:red">%s%%s%1859%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_fnc_ctrl_0_1_condition_ex_alu_op_Q0_358%s%:%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1860"/><span style="color:red">%s%%s%1860%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_id_id_controller_semantics_ex_alu_op_Q0_359%s%:%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1861"/><span style="color:red">%s%%s%1861%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_wb_output_wb_output_fu_semantics_ex_alu_op_Q0_360%s%:%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1862"/><span style="color:red">%s%%s%1862%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_ex_alu_op_D0_361%s%:%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1863"/><span style="color:red">%s%%s%1863%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_ex_alu_op_WE0_362%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1864"/><span style="color:red">%s%%s%1864%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_EX_clear_Q0_365%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1865"/><span style="color:red">%s%%s%1865%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_EX_stall_Q0_366%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1866"/><span style="color:red">%s%%s%1866%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_cond_compare_cond_compare_fu_semantics_ex_cond_Q0_367%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1867"/><span style="color:red">%s%%s%1867%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_ex_cond_D0_368%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1868"/><span style="color:red">%s%%s%1868%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_ex_cond_WE0_369%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1869"/><span style="color:red">%s%%s%1869%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_EX_clear_Q0_372%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1870"/><span style="color:red">%s%%s%1870%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_EX_stall_Q0_373%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1871"/><span style="color:red">%s%%s%1871%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex_output_ex_output_fu_semantics_ex_dest_en_mux_Q0_374%s%:%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1872"/><span style="color:red">%s%%s%1872%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_ex_dest_en_mux_D0_375%s%:%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1873"/><span style="color:red">%s%%s%1873%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_ex_dest_en_mux_WE0_376%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1874"/><span style="color:red">%s%%s%1874%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_EX_clear_Q0_379%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1875"/><span style="color:red">%s%%s%1875%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_EX_stall_Q0_380%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1876"/><span style="color:red">%s%%s%1876%s%%s%</span>%t%<span class="keyword">signal</span>%s%ex_ie_flag_Q0%s%:%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1877"/><span style="color:red">%s%%s%1877%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex_ex_controller_semantics_ex_ie_flag_Q0_381%s%:%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1878"/><span style="color:red">%s%%s%1878%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_id_id_controller_semantics_ex_ie_flag_Q0_382%s%:%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1879"/><span style="color:red">%s%%s%1879%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_ex_ie_flag_D0_383%s%:%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1880"/><span style="color:red">%s%%s%1880%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_ex_ie_flag_WE0_384%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1881"/><span style="color:red">%s%%s%1881%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_EX_clear_Q0_387%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1882"/><span style="color:red">%s%%s%1882%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_EX_stall_Q0_388%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1883"/><span style="color:red">%s%%s%1883%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_cond_compare_cond_compare_fu_semantics_ex_regA_Q0_389%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1884"/><span style="color:red">%s%%s%1884%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_ex_regA_D0_390%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1885"/><span style="color:red">%s%%s%1885%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_ex_regA_WE0_391%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1886"/><span style="color:red">%s%%s%1886%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_EX_clear_Q0_394%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1887"/><span style="color:red">%s%%s%1887%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_EX_stall_Q0_395%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1888"/><span style="color:red">%s%%s%1888%s%%s%</span>%t%<span class="keyword">signal</span>%s%ex_regB_Q0%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1889"/><span style="color:red">%s%%s%1889%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_cond_compare_cond_compare_fu_semantics_ex_regB_Q0_396%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1890"/><span style="color:red">%s%%s%1890%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex_output_ex_output_fu_semantics_ex_regB_Q0_397%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1891"/><span style="color:red">%s%%s%1891%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_ex_regB_D0_398%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1892"/><span style="color:red">%s%%s%1892%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_ex_regB_WE0_399%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1893"/><span style="color:red">%s%%s%1893%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_EX_clear_Q0_402%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1894"/><span style="color:red">%s%%s%1894%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_EX_stall_Q0_403%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1895"/><span style="color:red">%s%%s%1895%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex_output_ex_output_fu_semantics_ex_regC_Q0_404%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1896"/><span style="color:red">%s%%s%1896%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_ex_regC_D0_405%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1897"/><span style="color:red">%s%%s%1897%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_ex_regC_WE0_406%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1898"/><span style="color:red">%s%%s%1898%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_EX_clear_Q0_409%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1899"/><span style="color:red">%s%%s%1899%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_EX_stall_Q0_410%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1900"/><span style="color:red">%s%%s%1900%s%%s%</span>%t%<span class="keyword">signal</span>%s%ex_aluA_Q0%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1901"/><span style="color:red">%s%%s%1901%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_alu_alu_fu_semantics_ex_aluA_Q0_411%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1902"/><span style="color:red">%s%%s%1902%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex_ex_controller_semantics_ex_aluA_Q0_412%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1903"/><span style="color:red">%s%%s%1903%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_ex_aluA_D0_413%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1904"/><span style="color:red">%s%%s%1904%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_ex_aluA_WE0_414%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1905"/><span style="color:red">%s%%s%1905%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_EX_clear_Q0_417%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1906"/><span style="color:red">%s%%s%1906%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_EX_stall_Q0_418%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1907"/><span style="color:red">%s%%s%1907%s%%s%</span>%t%<span class="keyword">signal</span>%s%ex_aluB_Q0%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1908"/><span style="color:red">%s%%s%1908%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_alu_alu_fu_semantics_ex_aluB_Q0_419%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1909"/><span style="color:red">%s%%s%1909%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex_ex_controller_semantics_ex_aluB_Q0_420%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1910"/><span style="color:red">%s%%s%1910%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_wb_output_wb_output_fu_semantics_ex_aluB_Q0_421%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1911"/><span style="color:red">%s%%s%1911%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_ex_aluB_D0_422%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1912"/><span style="color:red">%s%%s%1912%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_ex_aluB_WE0_423%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1913"/><span style="color:red">%s%%s%1913%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_EX_clear_Q0_426%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1914"/><span style="color:red">%s%%s%1914%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_EX_stall_Q0_427%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1915"/><span style="color:red">%s%%s%1915%s%%s%</span>%t%<span class="keyword">signal</span>%s%ex_rW_Q0%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1916"/><span style="color:red">%s%%s%1916%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex_output_ex_output_fu_semantics_ex_rW_Q0_428%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1917"/><span style="color:red">%s%%s%1917%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_wb_output_wb_output_fu_semantics_ex_rW_Q0_429%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1918"/><span style="color:red">%s%%s%1918%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_ex_rW_D0_430%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1919"/><span style="color:red">%s%%s%1919%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_ex_rW_WE0_431%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1920"/><span style="color:red">%s%%s%1920%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_alu_alu_fu_semantics_ex_alu_add_Q0_432%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1921"/><span style="color:red">%s%%s%1921%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_wb_output_wb_output_fu_semantics_ex_alu_add_Q0_433%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1922"/><span style="color:red">%s%%s%1922%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_alu_alu_fu_semantics_ex_alu_add_D0_434%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1923"/><span style="color:red">%s%%s%1923%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_wb_output_wb_output_fu_semantics_ex_alu_logic_Q0_435%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1924"/><span style="color:red">%s%%s%1924%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_alu_alu_fu_semantics_ex_alu_logic_D0_436%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1925"/><span style="color:red">%s%%s%1925%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex_output_ex_output_fu_semantics_ex_alu_arith_Q0_437%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1926"/><span style="color:red">%s%%s%1926%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_alu_alu_fu_semantics_ex_alu_arith_D0_438%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1927"/><span style="color:red">%s%%s%1927%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex_output_ex_output_fu_semantics_ex_dest_en_Q0_439%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1928"/><span style="color:red">%s%%s%1928%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_wb_output_wb_output_fu_semantics_ex_dest_en_Q0_440%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1929"/><span style="color:red">%s%%s%1929%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex_output_ex_output_fu_semantics_ex_dest_en_D0_441%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1930"/><span style="color:red">%s%%s%1930%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_cond_compare_cond_compare_fu_semantics_ex_cmp_Q0_442%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1931"/><span style="color:red">%s%%s%1931%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex_output_ex_output_fu_semantics_ex_cmp_Q0_443%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1932"/><span style="color:red">%s%%s%1932%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_cond_compare_cond_compare_fu_semantics_ex_cmp_D0_444%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1933"/><span style="color:red">%s%%s%1933%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_EX2_clear_Q0_447%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1934"/><span style="color:red">%s%%s%1934%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_EX2_stall_Q0_448%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1935"/><span style="color:red">%s%%s%1935%s%%s%</span>%t%<span class="keyword">signal</span>%s%ex2_alu_op_Q0%s%:%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1936"/><span style="color:red">%s%%s%1936%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex2_ex2_controller_semantics_ex2_alu_op_Q0_449%s%:%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1937"/><span style="color:red">%s%%s%1937%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_wb_output_wb_output_fu_semantics_ex2_alu_op_Q0_450%s%:%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1938"/><span style="color:red">%s%%s%1938%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex_output_ex_output_fu_semantics_ex2_alu_op_D0_451%s%:%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1939"/><span style="color:red">%s%%s%1939%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex_output_ex_output_fu_semantics_ex2_alu_op_WE0_452%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1940"/><span style="color:red">%s%%s%1940%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_EX2_clear_Q0_455%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1941"/><span style="color:red">%s%%s%1941%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_EX2_stall_Q0_456%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1942"/><span style="color:red">%s%%s%1942%s%%s%</span>%t%<span class="keyword">signal</span>%s%ex2_rW_Q0%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1943"/><span style="color:red">%s%%s%1943%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex2_ex2_controller_semantics_ex2_rW_Q0_457%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1944"/><span style="color:red">%s%%s%1944%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_wb_output_wb_output_fu_semantics_ex2_rW_Q0_458%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1945"/><span style="color:red">%s%%s%1945%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex_output_ex_output_fu_semantics_ex2_rW_D0_459%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1946"/><span style="color:red">%s%%s%1946%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex_output_ex_output_fu_semantics_ex2_rW_WE0_460%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1947"/><span style="color:red">%s%%s%1947%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_EX2_clear_Q0_463%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1948"/><span style="color:red">%s%%s%1948%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_EX2_stall_Q0_464%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1949"/><span style="color:red">%s%%s%1949%s%%s%</span>%t%<span class="keyword">signal</span>%s%ex2_mem_rw_Q0%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1950"/><span style="color:red">%s%%s%1950%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex2_ex2_controller_semantics_ex2_mem_rw_Q0_465%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1951"/><span style="color:red">%s%%s%1951%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_fe_fe_controller_semantics_ex2_mem_rw_Q0_466%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1952"/><span style="color:red">%s%%s%1952%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex_output_ex_output_fu_semantics_ex2_mem_rw_D0_467%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1953"/><span style="color:red">%s%%s%1953%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex_output_ex_output_fu_semantics_ex2_mem_rw_WE0_468%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1954"/><span style="color:red">%s%%s%1954%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_EX2_clear_Q0_471%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1955"/><span style="color:red">%s%%s%1955%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_EX2_stall_Q0_472%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1956"/><span style="color:red">%s%%s%1956%s%%s%</span>%t%<span class="keyword">signal</span>%s%ex2_dest_en_Q0%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1957"/><span style="color:red">%s%%s%1957%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex2_ex2_controller_semantics_ex2_dest_en_Q0_473%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1958"/><span style="color:red">%s%%s%1958%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_wb_output_wb_output_fu_semantics_ex2_dest_en_Q0_474%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1959"/><span style="color:red">%s%%s%1959%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex_output_ex_output_fu_semantics_ex2_dest_en_D0_475%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1960"/><span style="color:red">%s%%s%1960%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex_output_ex_output_fu_semantics_ex2_dest_en_WE0_476%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1961"/><span style="color:red">%s%%s%1961%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_EX2_clear_Q0_479%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1962"/><span style="color:red">%s%%s%1962%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_EX2_stall_Q0_480%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1963"/><span style="color:red">%s%%s%1963%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex2_ex2_controller_semantics_ex2_cmp_Q0_481%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1964"/><span style="color:red">%s%%s%1964%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_cond_compare_cond_compare_fu_semantics_ex2_cmp_D0_482%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1965"/><span style="color:red">%s%%s%1965%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_cond_compare_cond_compare_fu_semantics_ex2_cmp_WE0_483%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1966"/><span style="color:red">%s%%s%1966%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_EX2_clear_Q0_486%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1967"/><span style="color:red">%s%%s%1967%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_EX2_stall_Q0_487%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1968"/><span style="color:red">%s%%s%1968%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex2_ex2_controller_semantics_ex2_alu_Q0_488%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1969"/><span style="color:red">%s%%s%1969%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex_output_ex_output_fu_semantics_ex2_alu_D0_489%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1970"/><span style="color:red">%s%%s%1970%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex_output_ex_output_fu_semantics_ex2_alu_WE0_490%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1971"/><span style="color:red">%s%%s%1971%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_EX2_clear_Q0_493%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1972"/><span style="color:red">%s%%s%1972%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_EX2_stall_Q0_494%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1973"/><span style="color:red">%s%%s%1973%s%%s%</span>%t%<span class="keyword">signal</span>%s%ex2_mul_Q0%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1974"/><span style="color:red">%s%%s%1974%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex2_ex2_controller_semantics_ex2_mul_Q0_495%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1975"/><span style="color:red">%s%%s%1975%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_wb_output_wb_output_fu_semantics_ex2_mul_Q0_496%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1976"/><span style="color:red">%s%%s%1976%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex_ex_controller_semantics_ex2_mul_D0_497%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1977"/><span style="color:red">%s%%s%1977%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex_ex_controller_semantics_ex2_mul_WE0_498%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1978"/><span style="color:red">%s%%s%1978%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_EX2_clear_Q0_501%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1979"/><span style="color:red">%s%%s%1979%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_EX2_stall_Q0_502%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1980"/><span style="color:red">%s%%s%1980%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex2_ex2_controller_semantics_ex2_regB_Q0_503%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1981"/><span style="color:red">%s%%s%1981%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex_output_ex_output_fu_semantics_ex2_regB_D0_504%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1982"/><span style="color:red">%s%%s%1982%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex_output_ex_output_fu_semantics_ex2_regB_WE0_505%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1983"/><span style="color:red">%s%%s%1983%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_EX2_clear_Q0_508%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1984"/><span style="color:red">%s%%s%1984%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_EX2_stall_Q0_509%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1985"/><span style="color:red">%s%%s%1985%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex2_ex2_controller_semantics_ex2_regC_Q0_510%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1986"/><span style="color:red">%s%%s%1986%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex_output_ex_output_fu_semantics_ex2_regC_D0_511%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1987"/><span style="color:red">%s%%s%1987%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex_output_ex_output_fu_semantics_ex2_regC_WE0_512%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1988"/><span style="color:red">%s%%s%1988%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_wb_output_wb_output_fu_semantics_ex2_alu_wb_Q0_513%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1989"/><span style="color:red">%s%%s%1989%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex2_ex2_controller_semantics_ex2_alu_wb_D0_514%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1990"/><span style="color:red">%s%%s%1990%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_wb_output_wb_output_fu_semantics_wb_alu_Q0_517%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1991"/><span style="color:red">%s%%s%1991%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex2_ex2_controller_semantics_wb_alu_D0_518%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1992"/><span style="color:red">%s%%s%1992%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex2_ex2_controller_semantics_wb_alu_WE0_519%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1993"/><span style="color:red">%s%%s%1993%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_WB_clear_Q0_522%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1994"/><span style="color:red">%s%%s%1994%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_WB_stall_Q0_523%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1995"/><span style="color:red">%s%%s%1995%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_wb_output_wb_output_fu_semantics_wb_alu_op_Q0_524%s%:%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1996"/><span style="color:red">%s%%s%1996%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex2_ex2_controller_semantics_wb_alu_op_D0_525%s%:%s%<span class="keytype">std_logic_vector</span>(5%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="1997"/><span style="color:red">%s%%s%1997%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex2_ex2_controller_semantics_wb_alu_op_WE0_526%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1998"/><span style="color:red">%s%%s%1998%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_WB_clear_Q0_529%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="1999"/><span style="color:red">%s%%s%1999%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_WB_stall_Q0_530%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2000"/><span style="color:red">%s%%s%2000%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_wb_output_wb_output_fu_semantics_wb_rW_Q0_531%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2001"/><span style="color:red">%s%%s%2001%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex2_ex2_controller_semantics_wb_rW_D0_532%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2002"/><span style="color:red">%s%%s%2002%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex2_ex2_controller_semantics_wb_rW_WE0_533%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2003"/><span style="color:red">%s%%s%2003%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_WB_clear_Q0_536%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2004"/><span style="color:red">%s%%s%2004%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_WB_stall_Q0_537%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2005"/><span style="color:red">%s%%s%2005%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_wb_wb_controller_semantics_wb_mem_rw_Q0_538%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2006"/><span style="color:red">%s%%s%2006%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex2_ex2_controller_semantics_wb_mem_rw_D0_539%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2007"/><span style="color:red">%s%%s%2007%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex2_ex2_controller_semantics_wb_mem_rw_WE0_540%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2008"/><span style="color:red">%s%%s%2008%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_WB_clear_Q0_543%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2009"/><span style="color:red">%s%%s%2009%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_WB_stall_Q0_544%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2010"/><span style="color:red">%s%%s%2010%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_wb_output_wb_output_fu_semantics_wb_dest_en_Q0_545%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2011"/><span style="color:red">%s%%s%2011%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex2_ex2_controller_semantics_wb_dest_en_D0_546%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2012"/><span style="color:red">%s%%s%2012%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex2_ex2_controller_semantics_wb_dest_en_WE0_547%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2013"/><span style="color:red">%s%%s%2013%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_WB_clear_Q0_550%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2014"/><span style="color:red">%s%%s%2014%s%%s%</span>%t%<span class="keyword">signal</span>%s%pipe_WB_stall_Q0_551%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2015"/><span style="color:red">%s%%s%2015%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex2_ex2_controller_semantics_wb_bus_cache_read_D0_552%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2016"/><span style="color:red">%s%%s%2016%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex2_ex2_controller_semantics_wb_bus_cache_read_WE0_553%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2017"/><span style="color:red">%s%%s%2017%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_wb_output_wb_output_fu_semantics_wb_mem_Q0_554%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2018"/><span style="color:red">%s%%s%2018%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_wb_wb_controller_semantics_wb_mem_D0_555%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2019"/><span style="color:red">%s%%s%2019%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_wb_regs_W_Q0_556%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2020"/><span style="color:red">%s%%s%2020%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_wb_output_wb_output_fu_semantics_wb_regs_W_Q0_557%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2021"/><span style="color:red">%s%%s%2021%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_wb_output_wb_output_fu_semantics_wb_regs_W_D0_558%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2022"/><span style="color:red">%s%%s%2022%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_wb_regs_addrW_Q0_559%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2023"/><span style="color:red">%s%%s%2023%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_wb_output_wb_output_fu_semantics_wb_regs_addrW_Q0_560%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2024"/><span style="color:red">%s%%s%2024%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_wb_output_wb_output_fu_semantics_wb_regs_addrW_D0_561%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2025"/><span style="color:red">%s%%s%2025%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_rd_rd_controller_semantics_wb_regs_we_Q0_562%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2026"/><span style="color:red">%s%%s%2026%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_wb_output_wb_output_fu_semantics_wb_regs_we_Q0_563%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2027"/><span style="color:red">%s%%s%2027%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_wb_output_wb_output_fu_semantics_wb_regs_we_D0_564%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2028"/><span style="color:red">%s%%s%2028%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_fe_fe_controller_semantics_wb_pc_W_Q0_565%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2029"/><span style="color:red">%s%%s%2029%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_wb_output_wb_output_fu_semantics_wb_pc_W_D0_566%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2030"/><span style="color:red">%s%%s%2030%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_fe_fe_controller_semantics_wb_pc_we_Q0_567%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2031"/><span style="color:red">%s%%s%2031%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_id_id_controller_semantics_wb_pc_we_Q0_568%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2032"/><span style="color:red">%s%%s%2032%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_wb_output_wb_output_fu_semantics_wb_pc_we_D0_569%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2033"/><span style="color:red">%s%%s%2033%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_fe_fe_controller_semantics_fe_stall_Q0_570%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2034"/><span style="color:red">%s%%s%2034%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_flow_logic_control_flow_logic_control_fu_semantics_fe_stall_Q0_571%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2035"/><span style="color:red">%s%%s%2035%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_fe_fe_controller_semantics_fe_stall_D0_572%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2036"/><span style="color:red">%s%%s%2036%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_fe_fe_controller_semantics_id_stall_Q0_573%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2037"/><span style="color:red">%s%%s%2037%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_flow_logic_control_flow_logic_control_fu_semantics_id_stall_Q0_574%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2038"/><span style="color:red">%s%%s%2038%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_id_id_controller_semantics_id_stall_D0_575%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2039"/><span style="color:red">%s%%s%2039%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_flow_logic_control_flow_logic_control_fu_semantics_id_clear_Q0_576%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2040"/><span style="color:red">%s%%s%2040%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_id_id_controller_semantics_id_clear_D0_577%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2041"/><span style="color:red">%s%%s%2041%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_flow_logic_control_flow_logic_control_fu_semantics_rd_stall_Q0_578%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2042"/><span style="color:red">%s%%s%2042%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_id_id_controller_semantics_rd_stall_Q0_579%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2043"/><span style="color:red">%s%%s%2043%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_id_id_controller_semantics_rd_stall_D0_580%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2044"/><span style="color:red">%s%%s%2044%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_flow_logic_control_flow_logic_control_fu_semantics_rd_clear_Q0_581%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2045"/><span style="color:red">%s%%s%2045%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_id_id_controller_semantics_rd_clear_D0_582%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2046"/><span style="color:red">%s%%s%2046%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_flow_logic_control_flow_logic_control_fu_semantics_ex_stall_Q0_583%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2047"/><span style="color:red">%s%%s%2047%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_id_id_controller_semantics_ex_stall_Q0_584%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2048"/><span style="color:red">%s%%s%2048%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_wb_output_wb_output_fu_semantics_ex_stall_Q0_585%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2049"/><span style="color:red">%s%%s%2049%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_wb_output_wb_output_fu_semantics_ex_stall_D0_586%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2050"/><span style="color:red">%s%%s%2050%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_flow_logic_control_flow_logic_control_fu_semantics_ex_clear_Q0_587%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2051"/><span style="color:red">%s%%s%2051%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_id_id_controller_semantics_ex_clear_D0_588%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2052"/><span style="color:red">%s%%s%2052%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_flow_logic_control_flow_logic_control_fu_semantics_ex2_stall_Q0_589%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2053"/><span style="color:red">%s%%s%2053%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_wb_output_wb_output_fu_semantics_ex2_stall_Q0_590%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2054"/><span style="color:red">%s%%s%2054%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_wb_output_wb_output_fu_semantics_ex2_stall_D0_591%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2055"/><span style="color:red">%s%%s%2055%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_flow_logic_control_flow_logic_control_fu_semantics_ex2_clear_Q0_592%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2056"/><span style="color:red">%s%%s%2056%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_wb_output_wb_output_fu_semantics_ex2_clear_D0_593%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2057"/><span style="color:red">%s%%s%2057%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_flow_logic_control_flow_logic_control_fu_semantics_wb_stall_Q0_594%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2058"/><span style="color:red">%s%%s%2058%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_wb_output_wb_output_fu_semantics_wb_stall_Q0_595%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2059"/><span style="color:red">%s%%s%2059%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_wb_output_wb_output_fu_semantics_wb_stall_D0_596%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2060"/><span style="color:red">%s%%s%2060%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_flow_logic_control_flow_logic_control_fu_semantics_wb_clear_Q0_597%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2061"/><span style="color:red">%s%%s%2061%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_wb_output_wb_output_fu_semantics_wb_clear_D0_598%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2062"/><span style="color:red">%s%%s%2062%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_fe_fe_controller_semantics_i_mem_rq_stall_Q0_599%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2063"/><span style="color:red">%s%%s%2063%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_fe_fe_controller_semantics_i_mem_rq_stall_D0_600%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2064"/><span style="color:red">%s%%s%2064%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_wb_output_wb_output_fu_semantics_i_mem_rq_inv_stall_Q0_601%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2065"/><span style="color:red">%s%%s%2065%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex2_ex2_controller_semantics_i_mem_rq_inv_stall_D0_602%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2066"/><span style="color:red">%s%%s%2066%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_fe_fe_controller_semantics_i_mem_fr_stall_Q0_603%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2067"/><span style="color:red">%s%%s%2067%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_id_id_controller_semantics_i_mem_fr_stall_D0_604%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2068"/><span style="color:red">%s%%s%2068%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_wb_output_wb_output_fu_semantics_d_mem_rq_stall_Q0_605%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2069"/><span style="color:red">%s%%s%2069%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex2_ex2_controller_semantics_d_mem_rq_stall_D0_606%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2070"/><span style="color:red">%s%%s%2070%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex2_ex2_controller_semantics_d_mem_fr_stall_Q0_607%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2071"/><span style="color:red">%s%%s%2071%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_wb_output_wb_output_fu_semantics_d_mem_fr_stall_Q0_608%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2072"/><span style="color:red">%s%%s%2072%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_wb_wb_controller_semantics_d_mem_fr_stall_D0_609%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2073"/><span style="color:red">%s%%s%2073%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_wb_output_wb_output_fu_semantics_d_mem_fw_stall_Q0_610%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2074"/><span style="color:red">%s%%s%2074%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_ex2_ex2_controller_semantics_d_mem_fw_stall_D0_611%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2075"/><span style="color:red">%s%%s%2075%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_wb_output_wb_output_fu_semantics_ex_hazard_stall_Q0_612%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2076"/><span style="color:red">%s%%s%2076%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_wb_output_wb_output_fu_semantics_ex_hazard_stall_D0_613%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2077"/><span style="color:red">%s%%s%2077%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_wb_output_wb_output_fu_semantics_ex2_hazard_stall_Q0_614%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2078"/><span style="color:red">%s%%s%2078%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_wb_output_wb_output_fu_semantics_ex2_hazard_stall_D0_615%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2079"/><span style="color:red">%s%%s%2079%s%%s%</span>%t%<span class="keyword">signal</span>%s%id_clear_reg_Q0%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2080"/><span style="color:red">%s%%s%2080%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_fe_fe_controller_semantics_id_clear_reg_Q0_618%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2081"/><span style="color:red">%s%%s%2081%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_id_id_controller_semantics_id_clear_reg_Q0_619%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2082"/><span style="color:red">%s%%s%2082%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_fe_fe_controller_semantics_id_clear_reg_D0_620%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2083"/><span style="color:red">%s%%s%2083%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_fe_fe_controller_semantics_id_clear_reg_WE0_621%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2084"/><span style="color:red">%s%%s%2084%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_fe_fe_controller_semantics_id_stall_reg_Q0_624%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2085"/><span style="color:red">%s%%s%2085%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_fe_fe_controller_semantics_id_stall_reg_D0_625%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2086"/><span style="color:red">%s%%s%2086%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_fe_fe_controller_semantics_id_stall_reg_WE0_626%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2087"/><span style="color:red">%s%%s%2087%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_flow_logic_control_flow_logic_control_fu_semantics_pipe_RD_stall_D0_627%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2088"/><span style="color:red">%s%%s%2088%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_flow_logic_control_flow_logic_control_fu_semantics_pipe_RD_clear_D0_628%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2089"/><span style="color:red">%s%%s%2089%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_flow_logic_control_flow_logic_control_fu_semantics_pipe_EX_stall_D0_629%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2090"/><span style="color:red">%s%%s%2090%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_flow_logic_control_flow_logic_control_fu_semantics_pipe_EX_clear_D0_630%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2091"/><span style="color:red">%s%%s%2091%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_flow_logic_control_flow_logic_control_fu_semantics_pipe_EX2_stall_D0_631%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2092"/><span style="color:red">%s%%s%2092%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_flow_logic_control_flow_logic_control_fu_semantics_pipe_EX2_clear_D0_632%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2093"/><span style="color:red">%s%%s%2093%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_flow_logic_control_flow_logic_control_fu_semantics_pipe_WB_stall_D0_633%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2094"/><span style="color:red">%s%%s%2094%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_flow_logic_control_flow_logic_control_fu_semantics_pipe_WB_clear_D0_634%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2095"/><span style="color:red">%s%%s%2095%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_imm1_srcB_op_instr_hw_imm1_srcB_op_1_return_main_attr_val_imm1_srcB_op_1_Q0_635%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2096"/><span style="color:red">%s%%s%2096%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_attr_val_imm1_srcB_op_1_D0_636%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2097"/><span style="color:red">%s%%s%2097%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_imm1_srcC_op_instr_hw_imm1_srcC_op_1_return_main_attr_val_imm1_srcC_op_1_Q0_637%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2098"/><span style="color:red">%s%%s%2098%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_attr_val_imm1_srcC_op_1_D0_638%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2099"/><span style="color:red">%s%%s%2099%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_imm3_srcB_am_instr_hw_imm3_srcB_am_1_return_main_attr_val_imm3_srcB_am_1_Q0_639%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2100"/><span style="color:red">%s%%s%2100%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_attr_val_imm3_srcB_am_1_D0_640%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2101"/><span style="color:red">%s%%s%2101%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_cond_cond_cmp_cond_1_Q0_641%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2102"/><span style="color:red">%s%%s%2102%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_cond_cond_cmp_cond_1_Q0_642%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2103"/><span style="color:red">%s%%s%2103%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_binand_cond_instr_hw_cond_cmp_cond_1_return_main_inst_cond_cond_cmp_cond_1_D0_643%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2104"/><span style="color:red">%s%%s%2104%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_binnand_cond_instr_hw_cond_cmp_cond_1_return_main_inst_cond_cond_cmp_cond_1_D0_644%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2105"/><span style="color:red">%s%%s%2105%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_eq_cond_instr_hw_cond_cmp_cond_1_return_main_inst_cond_cond_cmp_cond_1_D0_645%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2106"/><span style="color:red">%s%%s%2106%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_logand_cond_instr_hw_cond_cmp_cond_1_return_main_inst_cond_cond_cmp_cond_1_D0_646%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2107"/><span style="color:red">%s%%s%2107%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_lognand_cond_instr_hw_cond_cmp_cond_1_return_main_inst_cond_cond_cmp_cond_1_D0_647%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2108"/><span style="color:red">%s%%s%2108%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_lognor_cond_instr_hw_cond_cmp_cond_1_return_main_inst_cond_cond_cmp_cond_1_D0_648%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2109"/><span style="color:red">%s%%s%2109%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_logor_cond_instr_hw_cond_cmp_cond_1_return_main_inst_cond_cond_cmp_cond_1_D0_649%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2110"/><span style="color:red">%s%%s%2110%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_ne_cond_instr_hw_cond_cmp_cond_1_return_main_inst_cond_cond_cmp_cond_1_D0_650%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2111"/><span style="color:red">%s%%s%2111%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_sge_cond_instr_hw_cond_cmp_cond_1_return_main_inst_cond_cond_cmp_cond_1_D0_651%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2112"/><span style="color:red">%s%%s%2112%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_sgt_cond_instr_hw_cond_cmp_cond_1_return_main_inst_cond_cond_cmp_cond_1_D0_652%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2113"/><span style="color:red">%s%%s%2113%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_sle_cond_instr_hw_cond_cmp_cond_1_return_main_inst_cond_cond_cmp_cond_1_D0_653%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2114"/><span style="color:red">%s%%s%2114%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_slt_cond_instr_hw_cond_cmp_cond_1_return_main_inst_cond_cond_cmp_cond_1_D0_654%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2115"/><span style="color:red">%s%%s%2115%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_uge_cond_instr_hw_cond_cmp_cond_1_return_main_inst_cond_cond_cmp_cond_1_D0_655%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2116"/><span style="color:red">%s%%s%2116%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_ugt_cond_instr_hw_cond_cmp_cond_1_return_main_inst_cond_cond_cmp_cond_1_D0_656%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2117"/><span style="color:red">%s%%s%2117%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_ule_cond_instr_hw_cond_cmp_cond_1_return_main_inst_cond_cond_cmp_cond_1_D0_657%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2118"/><span style="color:red">%s%%s%2118%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_ult_cond_instr_hw_cond_cmp_cond_1_return_main_inst_cond_cond_cmp_cond_1_D0_658%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2119"/><span style="color:red">%s%%s%2119%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_operation_opr_alu_imm_all_operation_1_Q0_659%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2120"/><span style="color:red">%s%%s%2120%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_addi_operation_instr_hw_opr_alu_imm_all_operation_1_return_main_inst_operation_opr_alu_imm_all_operation_1_D0_660%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2121"/><span style="color:red">%s%%s%2121%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_andi_operation_instr_hw_opr_alu_imm_all_operation_1_return_main_inst_operation_opr_alu_imm_all_operation_1_D0_661%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2122"/><span style="color:red">%s%%s%2122%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_ashri_operation_instr_hw_opr_alu_imm_all_operation_1_return_main_inst_operation_opr_alu_imm_all_operation_1_D0_662%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2123"/><span style="color:red">%s%%s%2123%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_lshri_operation_instr_hw_opr_alu_imm_all_operation_1_return_main_inst_operation_opr_alu_imm_all_operation_1_D0_663%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2124"/><span style="color:red">%s%%s%2124%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_lui_operation_instr_hw_opr_alu_imm_all_operation_1_return_main_inst_operation_opr_alu_imm_all_operation_1_D0_664%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2125"/><span style="color:red">%s%%s%2125%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_mulsi_operation_instr_hw_opr_alu_imm_all_operation_1_return_main_inst_operation_opr_alu_imm_all_operation_1_D0_665%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2126"/><span style="color:red">%s%%s%2126%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_mului_operation_instr_hw_opr_alu_imm_all_operation_1_return_main_inst_operation_opr_alu_imm_all_operation_1_D0_666%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2127"/><span style="color:red">%s%%s%2127%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_nori_operation_instr_hw_opr_alu_imm_all_operation_1_return_main_inst_operation_opr_alu_imm_all_operation_1_D0_667%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2128"/><span style="color:red">%s%%s%2128%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_ori_operation_instr_hw_opr_alu_imm_all_operation_1_return_main_inst_operation_opr_alu_imm_all_operation_1_D0_668%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2129"/><span style="color:red">%s%%s%2129%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_shli_operation_instr_hw_opr_alu_imm_all_operation_1_return_main_inst_operation_opr_alu_imm_all_operation_1_D0_669%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2130"/><span style="color:red">%s%%s%2130%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_subi_operation_instr_hw_opr_alu_imm_all_operation_1_return_main_inst_operation_opr_alu_imm_all_operation_1_D0_670%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2131"/><span style="color:red">%s%%s%2131%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_xori_operation_instr_hw_opr_alu_imm_all_operation_1_return_main_inst_operation_opr_alu_imm_all_operation_1_D0_671%s%:%s%<span class="keytype">std_logic_vector</span>(3%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2132"/><span style="color:red">%s%%s%2132%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_operation_opr_alu_reg_all_operation_1_Q0_672%s%:%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2133"/><span style="color:red">%s%%s%2133%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_add_operation_instr_hw_opr_alu_reg_all_operation_1_return_main_inst_operation_opr_alu_reg_all_operation_1_D0_673%s%:%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2134"/><span style="color:red">%s%%s%2134%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_addadd_operation_instr_hw_opr_alu_reg_all_operation_1_return_main_inst_operation_opr_alu_reg_all_operation_1_D0_674%s%:%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2135"/><span style="color:red">%s%%s%2135%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_addmul_operation_instr_hw_opr_alu_reg_all_operation_1_return_main_inst_operation_opr_alu_reg_all_operation_1_D0_675%s%:%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2136"/><span style="color:red">%s%%s%2136%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_addsub_operation_instr_hw_opr_alu_reg_all_operation_1_return_main_inst_operation_opr_alu_reg_all_operation_1_D0_676%s%:%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2137"/><span style="color:red">%s%%s%2137%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_and_operation_instr_hw_opr_alu_reg_all_operation_1_return_main_inst_operation_opr_alu_reg_all_operation_1_D0_677%s%:%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2138"/><span style="color:red">%s%%s%2138%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_ashr_operation_instr_hw_opr_alu_reg_all_operation_1_return_main_inst_operation_opr_alu_reg_all_operation_1_D0_678%s%:%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2139"/><span style="color:red">%s%%s%2139%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_lshr_operation_instr_hw_opr_alu_reg_all_operation_1_return_main_inst_operation_opr_alu_reg_all_operation_1_D0_679%s%:%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2140"/><span style="color:red">%s%%s%2140%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_mul_operation_instr_hw_opr_alu_reg_all_operation_1_return_main_inst_operation_opr_alu_reg_all_operation_1_D0_680%s%:%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2141"/><span style="color:red">%s%%s%2141%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_nor_operation_instr_hw_opr_alu_reg_all_operation_1_return_main_inst_operation_opr_alu_reg_all_operation_1_D0_681%s%:%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2142"/><span style="color:red">%s%%s%2142%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_or_operation_instr_hw_opr_alu_reg_all_operation_1_return_main_inst_operation_opr_alu_reg_all_operation_1_D0_682%s%:%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2143"/><span style="color:red">%s%%s%2143%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_sext16_operation_instr_hw_opr_alu_reg_all_operation_1_return_main_inst_operation_opr_alu_reg_all_operation_1_D0_683%s%:%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2144"/><span style="color:red">%s%%s%2144%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_sext8_operation_instr_hw_opr_alu_reg_all_operation_1_return_main_inst_operation_opr_alu_reg_all_operation_1_D0_684%s%:%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2145"/><span style="color:red">%s%%s%2145%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_shl_operation_instr_hw_opr_alu_reg_all_operation_1_return_main_inst_operation_opr_alu_reg_all_operation_1_D0_685%s%:%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2146"/><span style="color:red">%s%%s%2146%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_sub_operation_instr_hw_opr_alu_reg_all_operation_1_return_main_inst_operation_opr_alu_reg_all_operation_1_D0_686%s%:%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2147"/><span style="color:red">%s%%s%2147%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_subadd_operation_instr_hw_opr_alu_reg_all_operation_1_return_main_inst_operation_opr_alu_reg_all_operation_1_D0_687%s%:%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2148"/><span style="color:red">%s%%s%2148%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_submul_operation_instr_hw_opr_alu_reg_all_operation_1_return_main_inst_operation_opr_alu_reg_all_operation_1_D0_688%s%:%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2149"/><span style="color:red">%s%%s%2149%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_subsub_operation_instr_hw_opr_alu_reg_all_operation_1_return_main_inst_operation_opr_alu_reg_all_operation_1_D0_689%s%:%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2150"/><span style="color:red">%s%%s%2150%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_xor_operation_instr_hw_opr_alu_reg_all_operation_1_return_main_inst_operation_opr_alu_reg_all_operation_1_D0_690%s%:%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2151"/><span style="color:red">%s%%s%2151%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_operation_opr_jump_call_operation_1_Q0_691%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2152"/><span style="color:red">%s%%s%2152%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_call_exc_operation_instr_hw_opr_jump_call_operation_1_return_main_inst_operation_opr_jump_call_operation_1_D0_692%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2153"/><span style="color:red">%s%%s%2153%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_call_int_operation_instr_hw_opr_jump_call_operation_1_return_main_inst_operation_opr_jump_call_operation_1_D0_693%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2154"/><span style="color:red">%s%%s%2154%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_call_operation_instr_hw_opr_jump_call_operation_1_return_main_inst_operation_opr_jump_call_operation_1_D0_694%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2155"/><span style="color:red">%s%%s%2155%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_jump_operation_instr_hw_opr_jump_call_operation_1_return_main_inst_operation_opr_jump_call_operation_1_D0_695%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2156"/><span style="color:red">%s%%s%2156%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_operation_opr_jump_reg_operation_1_Q0_696%s%:%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2157"/><span style="color:red">%s%%s%2157%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_call_reg_operation_instr_hw_opr_jump_reg_operation_1_return_main_inst_operation_opr_jump_reg_operation_1_D0_697%s%:%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2158"/><span style="color:red">%s%%s%2158%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_jump_ie_operation_instr_hw_opr_jump_reg_operation_1_return_main_inst_operation_opr_jump_reg_operation_1_D0_698%s%:%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2159"/><span style="color:red">%s%%s%2159%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_jump_reg_operation_instr_hw_opr_jump_reg_operation_1_return_main_inst_operation_opr_jump_reg_operation_1_D0_699%s%:%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2160"/><span style="color:red">%s%%s%2160%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_operation_opr_ld_imm_operation_1_Q0_700%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2161"/><span style="color:red">%s%%s%2161%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_ld_operation_instr_hw_opr_ld_imm_operation_1_return_main_inst_operation_opr_ld_imm_operation_1_D0_701%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2162"/><span style="color:red">%s%%s%2162%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_ldbs_operation_instr_hw_opr_ld_imm_operation_1_return_main_inst_operation_opr_ld_imm_operation_1_D0_702%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2163"/><span style="color:red">%s%%s%2163%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_ldbu_operation_instr_hw_opr_ld_imm_operation_1_return_main_inst_operation_opr_ld_imm_operation_1_D0_703%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2164"/><span style="color:red">%s%%s%2164%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_ldhs_operation_instr_hw_opr_ld_imm_operation_1_return_main_inst_operation_opr_ld_imm_operation_1_D0_704%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2165"/><span style="color:red">%s%%s%2165%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_ldhu_operation_instr_hw_opr_ld_imm_operation_1_return_main_inst_operation_opr_ld_imm_operation_1_D0_705%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2166"/><span style="color:red">%s%%s%2166%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_operation_opr_ld_reg_operation_1_Q0_706%s%:%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2167"/><span style="color:red">%s%%s%2167%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_ldbsx_operation_instr_hw_opr_ld_reg_operation_1_return_main_inst_operation_opr_ld_reg_operation_1_D0_707%s%:%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2168"/><span style="color:red">%s%%s%2168%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_ldbux_operation_instr_hw_opr_ld_reg_operation_1_return_main_inst_operation_opr_ld_reg_operation_1_D0_708%s%:%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2169"/><span style="color:red">%s%%s%2169%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_ldhsx_operation_instr_hw_opr_ld_reg_operation_1_return_main_inst_operation_opr_ld_reg_operation_1_D0_709%s%:%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2170"/><span style="color:red">%s%%s%2170%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_ldhux_operation_instr_hw_opr_ld_reg_operation_1_return_main_inst_operation_opr_ld_reg_operation_1_D0_710%s%:%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2171"/><span style="color:red">%s%%s%2171%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_ldx_operation_instr_hw_opr_ld_reg_operation_1_return_main_inst_operation_opr_ld_reg_operation_1_D0_711%s%:%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2172"/><span style="color:red">%s%%s%2172%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_operation_opr_move_operation_1_Q0_712%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2173"/><span style="color:red">%s%%s%2173%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_move_operation_instr_hw_opr_move_operation_1_return_main_inst_operation_opr_move_operation_1_D0_713%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2174"/><span style="color:red">%s%%s%2174%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_select_operation_instr_hw_opr_move_operation_1_return_main_inst_operation_opr_move_operation_1_D0_714%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2175"/><span style="color:red">%s%%s%2175%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_test_operation_instr_hw_opr_move_operation_1_return_main_inst_operation_opr_move_operation_1_D0_715%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2176"/><span style="color:red">%s%%s%2176%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_operation_opr_st_imm_operation_1_Q0_716%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2177"/><span style="color:red">%s%%s%2177%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_st_operation_instr_hw_opr_st_imm_operation_1_return_main_inst_operation_opr_st_imm_operation_1_D0_717%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2178"/><span style="color:red">%s%%s%2178%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_stb_operation_instr_hw_opr_st_imm_operation_1_return_main_inst_operation_opr_st_imm_operation_1_D0_718%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2179"/><span style="color:red">%s%%s%2179%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_sth_operation_instr_hw_opr_st_imm_operation_1_return_main_inst_operation_opr_st_imm_operation_1_D0_719%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2180"/><span style="color:red">%s%%s%2180%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_operation_opr_st_reg_operation_1_Q0_720%s%:%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2181"/><span style="color:red">%s%%s%2181%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_stbx_operation_instr_hw_opr_st_reg_operation_1_return_main_inst_operation_opr_st_reg_operation_1_D0_721%s%:%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2182"/><span style="color:red">%s%%s%2182%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_sthx_operation_instr_hw_opr_st_reg_operation_1_return_main_inst_operation_opr_st_reg_operation_1_D0_722%s%:%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2183"/><span style="color:red">%s%%s%2183%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_stx_operation_instr_hw_opr_st_reg_operation_1_return_main_inst_operation_opr_st_reg_operation_1_D0_723%s%:%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2184"/><span style="color:red">%s%%s%2184%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_operation_opr_system_operation_1_Q0_724%s%:%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2185"/><span style="color:red">%s%%s%2185%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_halt_operation_instr_hw_opr_system_operation_1_return_main_inst_operation_opr_system_operation_1_D0_725%s%:%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2186"/><span style="color:red">%s%%s%2186%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_int_dis_operation_instr_hw_opr_system_operation_1_return_main_inst_operation_opr_system_operation_1_D0_726%s%:%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2187"/><span style="color:red">%s%%s%2187%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_int_en_operation_instr_hw_opr_system_operation_1_return_main_inst_operation_opr_system_operation_1_D0_727%s%:%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2188"/><span style="color:red">%s%%s%2188%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_operation_opr_system_rd_operation_1_Q0_728%s%:%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2189"/><span style="color:red">%s%%s%2189%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_printreg_operation_instr_hw_opr_system_rd_operation_1_return_main_inst_operation_opr_system_rd_operation_1_D0_729%s%:%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2190"/><span style="color:red">%s%%s%2190%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_set_status_operation_instr_hw_opr_system_rd_operation_1_return_main_inst_operation_opr_system_rd_operation_1_D0_730%s%:%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2191"/><span style="color:red">%s%%s%2191%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_op_get_status_operation_instr_hw_opr_system_wr_operation_1_return_main_inst_operation_opr_system_wr_operation_1_D0_731%s%:%s%<span class="keytype">std_logic_vector</span>(8%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2192"/><span style="color:red">%s%%s%2192%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_srcB_am_imm3_srcB_am_1_Q0_732%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2193"/><span style="color:red">%s%%s%2193%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_srcB_am_imm3_srcB_am_1_Q0_733%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2194"/><span style="color:red">%s%%s%2194%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_srcB_am_imm3_srcB_am_1_Q0_734%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2195"/><span style="color:red">%s%%s%2195%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_imm3_srcB_am_instr_hw_imm3_srcB_am_1_return_main_inst_srcB_am_imm3_srcB_am_1_D0_735%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2196"/><span style="color:red">%s%%s%2196%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_srcB_op_imm1_srcB_op_1_Q0_736%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2197"/><span style="color:red">%s%%s%2197%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_srcB_op_imm1_srcB_op_1_Q0_737%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2198"/><span style="color:red">%s%%s%2198%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_imm1_srcB_op_instr_hw_imm1_srcB_op_1_return_main_inst_srcB_op_imm1_srcB_op_1_D0_738%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2199"/><span style="color:red">%s%%s%2199%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_srcC_op_imm1_srcC_op_1_Q0_739%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2200"/><span style="color:red">%s%%s%2200%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_imm1_srcC_op_instr_hw_imm1_srcC_op_1_return_main_inst_srcC_op_imm1_srcC_op_1_D0_740%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2201"/><span style="color:red">%s%%s%2201%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_controller_main_alu_alu_fu_semantics_ACT_741%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2202"/><span style="color:red">%s%%s%2202%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_controller_main_cond_compare_cond_compare_fu_semantics_ACT_742%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2203"/><span style="color:red">%s%%s%2203%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_controller_main_ex2_ex2_controller_semantics_ACT_743%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2204"/><span style="color:red">%s%%s%2204%s%%s%</span>%t%<span class="keyword">signal</span>%s%core_mem_RE1_main_ex2_ex2_controller_semantics_907_744%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2205"/><span style="color:red">%s%%s%2205%s%%s%</span>%t%<span class="keyword">signal</span>%s%core_mem_RA1_main_ex2_ex2_controller_semantics_911_745%s%:%s%<span class="keytype">std_logic_vector</span>(18%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2206"/><span style="color:red">%s%%s%2206%s%%s%</span>%t%<span class="keyword">signal</span>%s%core_mem_RSI1_main_ex2_ex2_controller_semantics_915_746%s%:%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2207"/><span style="color:red">%s%%s%2207%s%%s%</span>%t%<span class="keyword">signal</span>%s%core_mem_RSC1_main_ex2_ex2_controller_semantics_919_747%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2208"/><span style="color:red">%s%%s%2208%s%%s%</span>%t%<span class="keyword">signal</span>%s%core_mem_RR1_main_ex2_ex2_controller_semantics_923_748%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2209"/><span style="color:red">%s%%s%2209%s%%s%</span>%t%<span class="keyword">signal</span>%s%core_port_error_D0_main_ex2_ex2_controller_semantics_986_749%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2210"/><span style="color:red">%s%%s%2210%s%%s%</span>%t%<span class="keyword">signal</span>%s%core_mem_WE0_main_ex2_ex2_controller_semantics_1002_750%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2211"/><span style="color:red">%s%%s%2211%s%%s%</span>%t%<span class="keyword">signal</span>%s%core_mem_WA0_main_ex2_ex2_controller_semantics_1006_751%s%:%s%<span class="keytype">std_logic_vector</span>(18%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2212"/><span style="color:red">%s%%s%2212%s%%s%</span>%t%<span class="keyword">signal</span>%s%core_mem_WSI0_main_ex2_ex2_controller_semantics_1010_752%s%:%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2213"/><span style="color:red">%s%%s%2213%s%%s%</span>%t%<span class="keyword">signal</span>%s%core_mem_WSC0_main_ex2_ex2_controller_semantics_1014_753%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2214"/><span style="color:red">%s%%s%2214%s%%s%</span>%t%<span class="keyword">signal</span>%s%core_mem_RW0_main_ex2_ex2_controller_semantics_1018_754%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2215"/><span style="color:red">%s%%s%2215%s%%s%</span>%t%<span class="keyword">signal</span>%s%core_mem_D0_main_ex2_ex2_controller_semantics_1070_755%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2216"/><span style="color:red">%s%%s%2216%s%%s%</span>%t%<span class="keyword">signal</span>%s%core_mem_FW0_main_ex2_ex2_controller_semantics_1077_756%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2217"/><span style="color:red">%s%%s%2217%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_controller_main_ex_ex_controller_semantics_ACT_757%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2218"/><span style="color:red">%s%%s%2218%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_controller_main_ex_output_ex_output_fu_semantics_ACT_758%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2219"/><span style="color:red">%s%%s%2219%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_controller_main_fe_fe_controller_semantics_ACT_759%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2220"/><span style="color:red">%s%%s%2220%s%%s%</span>%t%<span class="keyword">signal</span>%s%core_mem_RE0_main_fe_fe_controller_semantics_1322_760%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2221"/><span style="color:red">%s%%s%2221%s%%s%</span>%t%<span class="keyword">signal</span>%s%core_mem_RA0_main_fe_fe_controller_semantics_1326_761%s%:%s%<span class="keytype">std_logic_vector</span>(18%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2222"/><span style="color:red">%s%%s%2222%s%%s%</span>%t%<span class="keyword">signal</span>%s%core_mem_RSI0_main_fe_fe_controller_semantics_1330_762%s%:%s%<span class="keytype">std_logic_vector</span>(1%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2223"/><span style="color:red">%s%%s%2223%s%%s%</span>%t%<span class="keyword">signal</span>%s%core_mem_RSC0_main_fe_fe_controller_semantics_1334_763%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2224"/><span style="color:red">%s%%s%2224%s%%s%</span>%t%<span class="keyword">signal</span>%s%core_mem_RR0_main_fe_fe_controller_semantics_1338_764%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2225"/><span style="color:red">%s%%s%2225%s%%s%</span>%t%<span class="keyword">signal</span>%s%core_port_error_D0_main_fe_fe_controller_semantics_1369_765%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2226"/><span style="color:red">%s%%s%2226%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_controller_main_flow_logic_control_flow_logic_control_fu_semantics_ACT_766%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2227"/><span style="color:red">%s%%s%2227%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_controller_main_fnc_ctrl_0_1_condition_ACT_767%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2228"/><span style="color:red">%s%%s%2228%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_controller_main_fnc_ctrl_0_1_condition_RET_768%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2229"/><span style="color:red">%s%%s%2229%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_controller_main_id_id_controller_semantics_ACT_769%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2230"/><span style="color:red">%s%%s%2230%s%%s%</span>%t%<span class="keyword">signal</span>%s%core_irq_Q0_main_id_id_controller_semantics_1615_770%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2231"/><span style="color:red">%s%%s%2231%s%%s%</span>%t%<span class="keyword">signal</span>%s%core_mem_Q0_main_id_id_controller_semantics_1624_771%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2232"/><span style="color:red">%s%%s%2232%s%%s%</span>%t%<span class="keyword">signal</span>%s%core_mem_FR0_main_id_id_controller_semantics_1629_772%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2233"/><span style="color:red">%s%%s%2233%s%%s%</span>%t%<span class="keyword">signal</span>%s%core_port_error_D0_main_id_id_controller_semantics_1653_773%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2234"/><span style="color:red">%s%%s%2234%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_imm1_srcB_op_instr_hw_imm1_srcB_op_1_return_ACT_774%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2235"/><span style="color:red">%s%%s%2235%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_imm1_srcC_op_instr_hw_imm1_srcC_op_1_return_ACT_775%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2236"/><span style="color:red">%s%%s%2236%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_imm3_srcB_am_instr_hw_imm3_srcB_am_1_return_ACT_776%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2237"/><span style="color:red">%s%%s%2237%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT_777%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2238"/><span style="color:red">%s%%s%2238%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT_778%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2239"/><span style="color:red">%s%%s%2239%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT_779%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2240"/><span style="color:red">%s%%s%2240%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT_780%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2241"/><span style="color:red">%s%%s%2241%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT_781%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2242"/><span style="color:red">%s%%s%2242%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT_782%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2243"/><span style="color:red">%s%%s%2243%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT_783%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2244"/><span style="color:red">%s%%s%2244%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT_784%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2245"/><span style="color:red">%s%%s%2245%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT_785%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2246"/><span style="color:red">%s%%s%2246%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT_786%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2247"/><span style="color:red">%s%%s%2247%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT_787%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2248"/><span style="color:red">%s%%s%2248%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT_788%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2249"/><span style="color:red">%s%%s%2249%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT_789%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2250"/><span style="color:red">%s%%s%2250%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_add_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT_790%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2251"/><span style="color:red">%s%%s%2251%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_addadd_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT_791%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2252"/><span style="color:red">%s%%s%2252%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_addi_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT_792%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2253"/><span style="color:red">%s%%s%2253%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_addmul_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT_793%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2254"/><span style="color:red">%s%%s%2254%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_addsub_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT_794%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2255"/><span style="color:red">%s%%s%2255%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_and_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT_795%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2256"/><span style="color:red">%s%%s%2256%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_andi_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT_796%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2257"/><span style="color:red">%s%%s%2257%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_ashr_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT_797%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2258"/><span style="color:red">%s%%s%2258%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_ashri_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT_798%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2259"/><span style="color:red">%s%%s%2259%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_binand_cond_instr_hw_cond_cmp_cond_1_return_ACT_799%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2260"/><span style="color:red">%s%%s%2260%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_binnand_cond_instr_hw_cond_cmp_cond_1_return_ACT_800%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2261"/><span style="color:red">%s%%s%2261%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_call_exc_operation_instr_hw_opr_jump_call_operation_1_return_ACT_801%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2262"/><span style="color:red">%s%%s%2262%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_call_int_operation_instr_hw_opr_jump_call_operation_1_return_ACT_802%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2263"/><span style="color:red">%s%%s%2263%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_call_operation_instr_hw_opr_jump_call_operation_1_return_ACT_803%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2264"/><span style="color:red">%s%%s%2264%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_call_reg_operation_instr_hw_opr_jump_reg_operation_1_return_ACT_804%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2265"/><span style="color:red">%s%%s%2265%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_eq_cond_instr_hw_cond_cmp_cond_1_return_ACT_805%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2266"/><span style="color:red">%s%%s%2266%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_get_status_operation_instr_hw_opr_system_wr_operation_1_return_ACT_806%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2267"/><span style="color:red">%s%%s%2267%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_halt_operation_instr_hw_opr_system_operation_1_return_ACT_807%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2268"/><span style="color:red">%s%%s%2268%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_int_dis_operation_instr_hw_opr_system_operation_1_return_ACT_808%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2269"/><span style="color:red">%s%%s%2269%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_int_en_operation_instr_hw_opr_system_operation_1_return_ACT_809%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2270"/><span style="color:red">%s%%s%2270%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_jump_ie_operation_instr_hw_opr_jump_reg_operation_1_return_ACT_810%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2271"/><span style="color:red">%s%%s%2271%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_jump_operation_instr_hw_opr_jump_call_operation_1_return_ACT_811%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2272"/><span style="color:red">%s%%s%2272%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_jump_reg_operation_instr_hw_opr_jump_reg_operation_1_return_ACT_812%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2273"/><span style="color:red">%s%%s%2273%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_ld_operation_instr_hw_opr_ld_imm_operation_1_return_ACT_813%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2274"/><span style="color:red">%s%%s%2274%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_ldbs_operation_instr_hw_opr_ld_imm_operation_1_return_ACT_814%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2275"/><span style="color:red">%s%%s%2275%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_ldbsx_operation_instr_hw_opr_ld_reg_operation_1_return_ACT_815%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2276"/><span style="color:red">%s%%s%2276%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_ldbu_operation_instr_hw_opr_ld_imm_operation_1_return_ACT_816%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2277"/><span style="color:red">%s%%s%2277%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_ldbux_operation_instr_hw_opr_ld_reg_operation_1_return_ACT_817%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2278"/><span style="color:red">%s%%s%2278%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_ldhs_operation_instr_hw_opr_ld_imm_operation_1_return_ACT_818%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2279"/><span style="color:red">%s%%s%2279%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_ldhsx_operation_instr_hw_opr_ld_reg_operation_1_return_ACT_819%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2280"/><span style="color:red">%s%%s%2280%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_ldhu_operation_instr_hw_opr_ld_imm_operation_1_return_ACT_820%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2281"/><span style="color:red">%s%%s%2281%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_ldhux_operation_instr_hw_opr_ld_reg_operation_1_return_ACT_821%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2282"/><span style="color:red">%s%%s%2282%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_ldx_operation_instr_hw_opr_ld_reg_operation_1_return_ACT_822%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2283"/><span style="color:red">%s%%s%2283%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_logand_cond_instr_hw_cond_cmp_cond_1_return_ACT_823%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2284"/><span style="color:red">%s%%s%2284%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_lognand_cond_instr_hw_cond_cmp_cond_1_return_ACT_824%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2285"/><span style="color:red">%s%%s%2285%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_lognor_cond_instr_hw_cond_cmp_cond_1_return_ACT_825%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2286"/><span style="color:red">%s%%s%2286%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_logor_cond_instr_hw_cond_cmp_cond_1_return_ACT_826%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2287"/><span style="color:red">%s%%s%2287%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_lshr_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT_827%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2288"/><span style="color:red">%s%%s%2288%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_lshri_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT_828%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2289"/><span style="color:red">%s%%s%2289%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_lui_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT_829%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2290"/><span style="color:red">%s%%s%2290%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_move_operation_instr_hw_opr_move_operation_1_return_ACT_830%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2291"/><span style="color:red">%s%%s%2291%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_mul_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT_831%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2292"/><span style="color:red">%s%%s%2292%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_mulsi_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT_832%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2293"/><span style="color:red">%s%%s%2293%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_mului_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT_833%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2294"/><span style="color:red">%s%%s%2294%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_ne_cond_instr_hw_cond_cmp_cond_1_return_ACT_834%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2295"/><span style="color:red">%s%%s%2295%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_nor_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT_835%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2296"/><span style="color:red">%s%%s%2296%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_nori_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT_836%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2297"/><span style="color:red">%s%%s%2297%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_or_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT_837%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2298"/><span style="color:red">%s%%s%2298%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_ori_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT_838%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2299"/><span style="color:red">%s%%s%2299%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_printreg_operation_instr_hw_opr_system_rd_operation_1_return_ACT_839%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2300"/><span style="color:red">%s%%s%2300%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_select_operation_instr_hw_opr_move_operation_1_return_ACT_840%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2301"/><span style="color:red">%s%%s%2301%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_set_status_operation_instr_hw_opr_system_rd_operation_1_return_ACT_841%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2302"/><span style="color:red">%s%%s%2302%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_sext16_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT_842%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2303"/><span style="color:red">%s%%s%2303%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_sext8_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT_843%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2304"/><span style="color:red">%s%%s%2304%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_sge_cond_instr_hw_cond_cmp_cond_1_return_ACT_844%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2305"/><span style="color:red">%s%%s%2305%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_sgt_cond_instr_hw_cond_cmp_cond_1_return_ACT_845%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2306"/><span style="color:red">%s%%s%2306%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_shl_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT_846%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2307"/><span style="color:red">%s%%s%2307%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_shli_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT_847%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2308"/><span style="color:red">%s%%s%2308%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_sle_cond_instr_hw_cond_cmp_cond_1_return_ACT_848%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2309"/><span style="color:red">%s%%s%2309%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_slt_cond_instr_hw_cond_cmp_cond_1_return_ACT_849%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2310"/><span style="color:red">%s%%s%2310%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_st_operation_instr_hw_opr_st_imm_operation_1_return_ACT_850%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2311"/><span style="color:red">%s%%s%2311%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_stb_operation_instr_hw_opr_st_imm_operation_1_return_ACT_851%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2312"/><span style="color:red">%s%%s%2312%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_stbx_operation_instr_hw_opr_st_reg_operation_1_return_ACT_852%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2313"/><span style="color:red">%s%%s%2313%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_sth_operation_instr_hw_opr_st_imm_operation_1_return_ACT_853%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2314"/><span style="color:red">%s%%s%2314%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_sthx_operation_instr_hw_opr_st_reg_operation_1_return_ACT_854%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2315"/><span style="color:red">%s%%s%2315%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_stx_operation_instr_hw_opr_st_reg_operation_1_return_ACT_855%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2316"/><span style="color:red">%s%%s%2316%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_sub_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT_856%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2317"/><span style="color:red">%s%%s%2317%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_subadd_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT_857%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2318"/><span style="color:red">%s%%s%2318%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_subi_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT_858%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2319"/><span style="color:red">%s%%s%2319%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_submul_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT_859%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2320"/><span style="color:red">%s%%s%2320%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_subsub_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT_860%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2321"/><span style="color:red">%s%%s%2321%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_test_operation_instr_hw_opr_move_operation_1_return_ACT_861%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2322"/><span style="color:red">%s%%s%2322%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_uge_cond_instr_hw_cond_cmp_cond_1_return_ACT_862%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2323"/><span style="color:red">%s%%s%2323%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_ugt_cond_instr_hw_cond_cmp_cond_1_return_ACT_863%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2324"/><span style="color:red">%s%%s%2324%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_ule_cond_instr_hw_cond_cmp_cond_1_return_ACT_864%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2325"/><span style="color:red">%s%%s%2325%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_ult_cond_instr_hw_cond_cmp_cond_1_return_ACT_865%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2326"/><span style="color:red">%s%%s%2326%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_xor_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT_866%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2327"/><span style="color:red">%s%%s%2327%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_instr_hw_instr_hw_main_op_xori_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT_867%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2328"/><span style="color:red">%s%%s%2328%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_controller_main_rd_rd_controller_semantics_ACT_868%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2329"/><span style="color:red">%s%%s%2329%s%%s%</span>%t%<span class="keyword">signal</span>%s%core_ERST_Q0_main_reset_fu_semantics_3865_869%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2330"/><span style="color:red">%s%%s%2330%s%%s%</span>%t%<span class="keyword">signal</span>%s%core_IRST_D0_main_reset_fu_semantics_3867_870%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2331"/><span style="color:red">%s%%s%2331%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_controller_main_wb_output_wb_output_fu_semantics_ACT_871%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2332"/><span style="color:red">%s%%s%2332%s%%s%</span>%t%<span class="keyword">signal</span>%s%core_port_output_D0_main_wb_output_wb_output_fu_semantics_4253_872%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2333"/><span style="color:red">%s%%s%2333%s%%s%</span>%t%<span class="keyword">signal</span>%s%core_port_output_en_D0_main_wb_output_wb_output_fu_semantics_4261_873%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2334"/><span style="color:red">%s%%s%2334%s%%s%</span>%t%<span class="keyword">signal</span>%s%core_port_halt_D0_main_wb_output_wb_output_fu_semantics_4283_874%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2335"/><span style="color:red">%s%%s%2335%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_controller_main_wb_wb_controller_semantics_ACT_875%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2336"/><span style="color:red">%s%%s%2336%s%%s%</span>%t%<span class="keyword">signal</span>%s%core_mem_Q1_main_wb_wb_controller_semantics_4303_876%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2337"/><span style="color:red">%s%%s%2337%s%%s%</span>%t%<span class="keyword">signal</span>%s%core_mem_FR1_main_wb_wb_controller_semantics_4311_877%s%:%s%<span class="keytype">std_logic_vector</span>(2%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2338"/><span style="color:red">%s%%s%2338%s%%s%</span>%t%<span class="keyword">signal</span>%s%core_port_error_D0_main_wb_wb_controller_semantics_4353_878%s%:%s%<span class="keytype">std_logic_vector</span>(31%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2339"/><span style="color:red">%s%%s%2339%s%%s%</span>%t%<span class="keyword">signal</span>%s%main_controller_main_instr_hw_instr_hw_ACT_879%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2340"/><span style="color:red">%s%%s%2340%s%%s%</span><br/>
<a name="2341"/><span style="color:red">%s%%s%2341%s%%s%</span>%s%%s%%s%%s%<span class="comment">--%s%rucne%s%pridane%s%signaly%s%pridane%s%kvuli%s%debug%s%modu%s%registroveho%s%pole</span><br/>
<a name="2342"/><span style="color:red">%s%%s%2342%s%%s%</span>%s%%s%%s%%s%<span class="keyword">signal</span>%s%regs_RA0%s%:%s%<span class="keytype">std_logic_vector</span>(4%s%<span class="keyword">downto</span>%s%0);<br/>
<a name="2343"/><span style="color:red">%s%%s%2343%s%%s%</span>%s%%s%%s%%s%<span class="keyword">signal</span>%s%regs_RE0%s%:%s%<span class="keytype">std_logic</span>;<br/>
<a name="2344"/><span style="color:red">%s%%s%2344%s%%s%</span><br/>
<a name="2345"/><span style="color:red">%s%%s%2345%s%%s%</span><span class="keyword">begin</span><br/>
<a name="2346"/><span style="color:red">%s%%s%2346%s%%s%</span>%t%<span class="comment">--%s%Components%s%inside%s%core</span><br/>
<a name="2347"/><span style="color:red">%s%%s%2347%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%register%s%pc</span><br/>
<a name="2348"/><span style="color:red">%s%%s%2348%s%%s%</span>%t%pc%s%:%s%d_ff_plain_t<br/>
<a name="2349"/><span style="color:red">%s%%s%2349%s%%s%</span>%t%%t%<span class="keyword">generic</span>%s%<span class="keyword">map</span>%s%(bit_width%s%=&gt;%s%19)<br/>
<a name="2350"/><span style="color:red">%s%%s%2350%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="2351"/><span style="color:red">%s%%s%2351%s%%s%</span>%t%%t%%t%CLK%s%=&gt;%s%CLK,<br/>
<a name="2352"/><span style="color:red">%s%%s%2352%s%%s%</span>%t%%t%%t%RST%s%=&gt;%s%RST,<br/>
<a name="2353"/><span style="color:red">%s%%s%2353%s%%s%</span>%t%%t%%t%Q0%s%=&gt;%s%main_fe_fe_controller_semantics_pc_Q0_2,<br/>
<a name="2354"/><span style="color:red">%s%%s%2354%s%%s%</span>%t%%t%%t%D0%s%=&gt;%s%main_fe_fe_controller_semantics_pc_D0_3,<br/>
<a name="2355"/><span style="color:red">%s%%s%2355%s%%s%</span>%t%%t%%t%WE0%s%=&gt;%s%main_fe_fe_controller_semantics_pc_WE0_4<br/>
<a name="2356"/><span style="color:red">%s%%s%2356%s%%s%</span>%t%%t%);<br/>
<a name="2357"/><span style="color:red">%s%%s%2357%s%%s%</span><br/>
<a name="2358"/><span style="color:red">%s%%s%2358%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%register%s%field%s%regs</span><br/>
<a name="2359"/><span style="color:red">%s%%s%2359%s%%s%</span>%t%regs%s%:%s%codix_ca_core_regs_t<br/>
<a name="2360"/><span style="color:red">%s%%s%2360%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="2361"/><span style="color:red">%s%%s%2361%s%%s%</span>%t%%t%%t%CLK%s%=&gt;%s%CLK,<br/>
<a name="2362"/><span style="color:red">%s%%s%2362%s%%s%</span>%t%%t%%t%Q0%s%=&gt;%s%main_rd_rd_controller_semantics_regs_Q0_6,<br/>
<a name="2363"/><span style="color:red">%s%%s%2363%s%%s%</span><span class="comment">--%s%%t%%t%%t%RA0%s%=&gt;%s%main_rd_rd_controller_semantics_regs_RA0_7,</span><br/>
<a name="2364"/><span style="color:red">%s%%s%2364%s%%s%</span><span class="comment">--%s%%t%%t%%t%RE0%s%=&gt;%s%main_rd_rd_controller_semantics_regs_RE0_8,</span><br/>
<a name="2365"/><span style="color:red">%s%%s%2365%s%%s%</span>%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%RA0%s%=&gt;%s%regs_RA0,<br/>
<a name="2366"/><span style="color:red">%s%%s%2366%s%%s%</span>%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%RE0%s%=&gt;%s%regs_RE0,<br/>
<a name="2367"/><span style="color:red">%s%%s%2367%s%%s%</span>%t%%t%%t%Q1%s%=&gt;%s%main_rd_rd_controller_semantics_regs_Q1_9,<br/>
<a name="2368"/><span style="color:red">%s%%s%2368%s%%s%</span>%t%%t%%t%RA1%s%=&gt;%s%main_rd_rd_controller_semantics_regs_RA1_10,<br/>
<a name="2369"/><span style="color:red">%s%%s%2369%s%%s%</span>%t%%t%%t%RE1%s%=&gt;%s%main_rd_rd_controller_semantics_regs_RE1_11,<br/>
<a name="2370"/><span style="color:red">%s%%s%2370%s%%s%</span>%t%%t%%t%Q2%s%=&gt;%s%main_rd_rd_controller_semantics_regs_Q2_12,<br/>
<a name="2371"/><span style="color:red">%s%%s%2371%s%%s%</span>%t%%t%%t%RA2%s%=&gt;%s%main_rd_rd_controller_semantics_regs_RA2_13,<br/>
<a name="2372"/><span style="color:red">%s%%s%2372%s%%s%</span>%t%%t%%t%RE2%s%=&gt;%s%main_rd_rd_controller_semantics_regs_RE2_14,<br/>
<a name="2373"/><span style="color:red">%s%%s%2373%s%%s%</span>%t%%t%%t%D0%s%=&gt;%s%main_wb_output_wb_output_fu_semantics_regs_D0_15,<br/>
<a name="2374"/><span style="color:red">%s%%s%2374%s%%s%</span>%t%%t%%t%WE0%s%=&gt;%s%main_wb_output_wb_output_fu_semantics_regs_WE0_16,<br/>
<a name="2375"/><span style="color:red">%s%%s%2375%s%%s%</span>%t%%t%%t%WA0%s%=&gt;%s%main_wb_output_wb_output_fu_semantics_regs_WA0_17<br/>
<a name="2376"/><span style="color:red">%s%%s%2376%s%%s%</span>%t%%t%);<br/>
<a name="2377"/><span style="color:red">%s%%s%2377%s%%s%</span><br/>
<a name="2378"/><span style="color:red">%s%%s%2378%s%%s%</span>%s%%s%%s%%s%dbg_mode_regs_Q0%s%&lt;=%s%main_rd_rd_controller_semantics_regs_Q0_6;<br/>
<a name="2379"/><span style="color:red">%s%%s%2379%s%%s%</span>%s%%s%%s%%s%regs_RA0%s%&lt;=%s%dbg_mode_regs_RA0%s%<span class="keyword">when</span>%s%(dbg_mode_regs%s%=%s%'1')%s%<span class="keyword">else</span>%s%main_rd_rd_controller_semantics_regs_RA0_7;<br/>
<a name="2380"/><span style="color:red">%s%%s%2380%s%%s%</span>%s%%s%%s%%s%regs_RE0%s%&lt;=%s%dbg_mode_regs_RE0%s%<span class="keyword">when</span>%s%(dbg_mode_regs%s%=%s%'1')%s%<span class="keyword">else</span>%s%main_rd_rd_controller_semantics_regs_RE0_8;<br/>
<a name="2381"/><span style="color:red">%s%%s%2381%s%%s%</span><br/>
<a name="2382"/><span style="color:red">%s%%s%2382%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%register%s%int_enabled</span><br/>
<a name="2383"/><span style="color:red">%s%%s%2383%s%%s%</span>%t%int_enabled%s%:%s%d_ff_plain_t<br/>
<a name="2384"/><span style="color:red">%s%%s%2384%s%%s%</span>%t%%t%<span class="keyword">generic</span>%s%<span class="keyword">map</span>%s%(bit_width%s%=&gt;%s%1)<br/>
<a name="2385"/><span style="color:red">%s%%s%2385%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="2386"/><span style="color:red">%s%%s%2386%s%%s%</span>%t%%t%%t%CLK%s%=&gt;%s%CLK,<br/>
<a name="2387"/><span style="color:red">%s%%s%2387%s%%s%</span>%t%%t%%t%RST%s%=&gt;%s%RST,<br/>
<a name="2388"/><span style="color:red">%s%%s%2388%s%%s%</span>%t%%t%%t%Q0(0)%s%=&gt;%s%int_enabled_Q0,<br/>
<a name="2389"/><span style="color:red">%s%%s%2389%s%%s%</span>%t%%t%%t%D0(0)%s%=&gt;%s%main_ex_ex_controller_semantics_int_enabled_D0_23,<br/>
<a name="2390"/><span style="color:red">%s%%s%2390%s%%s%</span>%t%%t%%t%WE0%s%=&gt;%s%main_ex_ex_controller_semantics_int_enabled_WE0_24<br/>
<a name="2391"/><span style="color:red">%s%%s%2391%s%%s%</span>%t%%t%);<br/>
<a name="2392"/><span style="color:red">%s%%s%2392%s%%s%</span>%t%main_alu_alu_fu_semantics_int_enabled_Q0_20%s%&lt;=%s%int_enabled_Q0;<br/>
<a name="2393"/><span style="color:red">%s%%s%2393%s%%s%</span>%t%main_ex_ex_controller_semantics_int_enabled_Q0_21%s%&lt;=%s%int_enabled_Q0;<br/>
<a name="2394"/><span style="color:red">%s%%s%2394%s%%s%</span>%t%main_id_id_controller_semantics_int_enabled_Q0_22%s%&lt;=%s%int_enabled_Q0;<br/>
<a name="2395"/><span style="color:red">%s%%s%2395%s%%s%</span><br/>
<a name="2396"/><span style="color:red">%s%%s%2396%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%register%s%id_pc</span><br/>
<a name="2397"/><span style="color:red">%s%%s%2397%s%%s%</span>%t%id_pc%s%:%s%d_ff_plain_t<br/>
<a name="2398"/><span style="color:red">%s%%s%2398%s%%s%</span>%t%%t%<span class="keyword">generic</span>%s%<span class="keyword">map</span>%s%(bit_width%s%=&gt;%s%19)<br/>
<a name="2399"/><span style="color:red">%s%%s%2399%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="2400"/><span style="color:red">%s%%s%2400%s%%s%</span>%t%%t%%t%CLK%s%=&gt;%s%CLK,<br/>
<a name="2401"/><span style="color:red">%s%%s%2401%s%%s%</span>%t%%t%%t%RST%s%=&gt;%s%RST,<br/>
<a name="2402"/><span style="color:red">%s%%s%2402%s%%s%</span>%t%%t%%t%Q0%s%=&gt;%s%id_pc_Q0,<br/>
<a name="2403"/><span style="color:red">%s%%s%2403%s%%s%</span>%t%%t%%t%D0%s%=&gt;%s%main_fe_fe_controller_semantics_id_pc_D0_29,<br/>
<a name="2404"/><span style="color:red">%s%%s%2404%s%%s%</span>%t%%t%%t%WE0%s%=&gt;%s%main_fe_fe_controller_semantics_id_pc_WE0_30<br/>
<a name="2405"/><span style="color:red">%s%%s%2405%s%%s%</span>%t%%t%);<br/>
<a name="2406"/><span style="color:red">%s%%s%2406%s%%s%</span>%t%main_fe_fe_controller_semantics_id_pc_Q0_27%s%&lt;=%s%id_pc_Q0;<br/>
<a name="2407"/><span style="color:red">%s%%s%2407%s%%s%</span>%t%main_id_id_controller_semantics_id_pc_Q0_28%s%&lt;=%s%id_pc_Q0;<br/>
<a name="2408"/><span style="color:red">%s%%s%2408%s%%s%</span><br/>
<a name="2409"/><span style="color:red">%s%%s%2409%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%id_instr</span><br/>
<a name="2410"/><span style="color:red">%s%%s%2410%s%%s%</span>%t%main_instr_hw_instr_hw_id_instr_Q0_31%s%&lt;=%s%id_instr;<br/>
<a name="2411"/><span style="color:red">%s%%s%2411%s%%s%</span><br/>
<a name="2412"/><span style="color:red">%s%%s%2412%s%%s%</span>%t%id_instr%s%&lt;=%s%main_id_id_controller_semantics_id_instr_D0_32;<br/>
<a name="2413"/><span style="color:red">%s%%s%2413%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%register%s%rd_mem_rw</span><br/>
<a name="2414"/><span style="color:red">%s%%s%2414%s%%s%</span>%t%rd_mem_rw%s%:%s%d_ff_pipeline_t<br/>
<a name="2415"/><span style="color:red">%s%%s%2415%s%%s%</span>%t%%t%<span class="keyword">generic</span>%s%<span class="keyword">map</span>%s%(bit_width%s%=&gt;%s%4)<br/>
<a name="2416"/><span style="color:red">%s%%s%2416%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="2417"/><span style="color:red">%s%%s%2417%s%%s%</span>%t%%t%%t%CLK%s%=&gt;%s%CLK,<br/>
<a name="2418"/><span style="color:red">%s%%s%2418%s%%s%</span>%t%%t%%t%RST%s%=&gt;%s%RST,<br/>
<a name="2419"/><span style="color:red">%s%%s%2419%s%%s%</span>%t%%t%%t%CLEAR%s%=&gt;%s%pipe_RD_clear_Q0_35,<br/>
<a name="2420"/><span style="color:red">%s%%s%2420%s%%s%</span>%t%%t%%t%STALL%s%=&gt;%s%pipe_RD_stall_Q0_36,<br/>
<a name="2421"/><span style="color:red">%s%%s%2421%s%%s%</span>%t%%t%%t%Q0%s%=&gt;%s%main_rd_rd_controller_semantics_rd_mem_rw_Q0_37,<br/>
<a name="2422"/><span style="color:red">%s%%s%2422%s%%s%</span>%t%%t%%t%D0%s%=&gt;%s%rd_mem_rw_D0,<br/>
<a name="2423"/><span style="color:red">%s%%s%2423%s%%s%</span>%t%%t%%t%WE0%s%=&gt;%s%rd_mem_rw_WE0<br/>
<a name="2424"/><span style="color:red">%s%%s%2424%s%%s%</span>%t%%t%);<br/>
<a name="2425"/><span style="color:red">%s%%s%2425%s%%s%</span>%t%rd_mem_rw_D0%s%&lt;=%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_D0_38%s%<span class="keyword">or</span><br/>
<a name="2426"/><span style="color:red">%s%%s%2426%s%%s%</span>%t%%t%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_D0_39%s%<span class="keyword">or</span><br/>
<a name="2427"/><span style="color:red">%s%%s%2427%s%%s%</span>%t%%t%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_D0_40%s%<span class="keyword">or</span><br/>
<a name="2428"/><span style="color:red">%s%%s%2428%s%%s%</span>%t%%t%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_D0_41%s%<span class="keyword">or</span><br/>
<a name="2429"/><span style="color:red">%s%%s%2429%s%%s%</span>%t%%t%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_D0_42%s%<span class="keyword">or</span><br/>
<a name="2430"/><span style="color:red">%s%%s%2430%s%%s%</span>%t%%t%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_D0_43%s%<span class="keyword">or</span><br/>
<a name="2431"/><span style="color:red">%s%%s%2431%s%%s%</span>%t%%t%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_D0_44%s%<span class="keyword">or</span><br/>
<a name="2432"/><span style="color:red">%s%%s%2432%s%%s%</span>%t%%t%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_D0_45%s%<span class="keyword">or</span><br/>
<a name="2433"/><span style="color:red">%s%%s%2433%s%%s%</span>%t%%t%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_D0_46%s%<span class="keyword">or</span><br/>
<a name="2434"/><span style="color:red">%s%%s%2434%s%%s%</span>%t%%t%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_D0_47%s%<span class="keyword">or</span><br/>
<a name="2435"/><span style="color:red">%s%%s%2435%s%%s%</span>%t%%t%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_D0_48%s%<span class="keyword">or</span><br/>
<a name="2436"/><span style="color:red">%s%%s%2436%s%%s%</span>%t%%t%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_D0_49%s%<span class="keyword">or</span><br/>
<a name="2437"/><span style="color:red">%s%%s%2437%s%%s%</span>%t%%t%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_D0_50;<br/>
<a name="2438"/><span style="color:red">%s%%s%2438%s%%s%</span>%t%rd_mem_rw_WE0%s%&lt;=%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_WE0_51%s%<span class="keyword">or</span><br/>
<a name="2439"/><span style="color:red">%s%%s%2439%s%%s%</span>%t%%t%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_WE0_52%s%<span class="keyword">or</span><br/>
<a name="2440"/><span style="color:red">%s%%s%2440%s%%s%</span>%t%%t%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_WE0_53%s%<span class="keyword">or</span><br/>
<a name="2441"/><span style="color:red">%s%%s%2441%s%%s%</span>%t%%t%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_WE0_54%s%<span class="keyword">or</span><br/>
<a name="2442"/><span style="color:red">%s%%s%2442%s%%s%</span>%t%%t%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_WE0_55%s%<span class="keyword">or</span><br/>
<a name="2443"/><span style="color:red">%s%%s%2443%s%%s%</span>%t%%t%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_WE0_56%s%<span class="keyword">or</span><br/>
<a name="2444"/><span style="color:red">%s%%s%2444%s%%s%</span>%t%%t%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_WE0_57%s%<span class="keyword">or</span><br/>
<a name="2445"/><span style="color:red">%s%%s%2445%s%%s%</span>%t%%t%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_WE0_58%s%<span class="keyword">or</span><br/>
<a name="2446"/><span style="color:red">%s%%s%2446%s%%s%</span>%t%%t%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_WE0_59%s%<span class="keyword">or</span><br/>
<a name="2447"/><span style="color:red">%s%%s%2447%s%%s%</span>%t%%t%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_WE0_60%s%<span class="keyword">or</span><br/>
<a name="2448"/><span style="color:red">%s%%s%2448%s%%s%</span>%t%%t%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_WE0_61%s%<span class="keyword">or</span><br/>
<a name="2449"/><span style="color:red">%s%%s%2449%s%%s%</span>%t%%t%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_WE0_62%s%<span class="keyword">or</span><br/>
<a name="2450"/><span style="color:red">%s%%s%2450%s%%s%</span>%t%%t%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_WE0_63;<br/>
<a name="2451"/><span style="color:red">%s%%s%2451%s%%s%</span><br/>
<a name="2452"/><span style="color:red">%s%%s%2452%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%register%s%rd_alu_op</span><br/>
<a name="2453"/><span style="color:red">%s%%s%2453%s%%s%</span>%t%rd_alu_op%s%:%s%d_ff_pipeline_t<br/>
<a name="2454"/><span style="color:red">%s%%s%2454%s%%s%</span>%t%%t%<span class="keyword">generic</span>%s%<span class="keyword">map</span>%s%(bit_width%s%=&gt;%s%6)<br/>
<a name="2455"/><span style="color:red">%s%%s%2455%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="2456"/><span style="color:red">%s%%s%2456%s%%s%</span>%t%%t%%t%CLK%s%=&gt;%s%CLK,<br/>
<a name="2457"/><span style="color:red">%s%%s%2457%s%%s%</span>%t%%t%%t%RST%s%=&gt;%s%RST,<br/>
<a name="2458"/><span style="color:red">%s%%s%2458%s%%s%</span>%t%%t%%t%CLEAR%s%=&gt;%s%pipe_RD_clear_Q0_66,<br/>
<a name="2459"/><span style="color:red">%s%%s%2459%s%%s%</span>%t%%t%%t%STALL%s%=&gt;%s%pipe_RD_stall_Q0_67,<br/>
<a name="2460"/><span style="color:red">%s%%s%2460%s%%s%</span>%t%%t%%t%Q0%s%=&gt;%s%rd_alu_op_Q0,<br/>
<a name="2461"/><span style="color:red">%s%%s%2461%s%%s%</span>%t%%t%%t%D0%s%=&gt;%s%rd_alu_op_D0,<br/>
<a name="2462"/><span style="color:red">%s%%s%2462%s%%s%</span>%t%%t%%t%WE0%s%=&gt;%s%rd_alu_op_WE0<br/>
<a name="2463"/><span style="color:red">%s%%s%2463%s%%s%</span>%t%%t%);<br/>
<a name="2464"/><span style="color:red">%s%%s%2464%s%%s%</span>%t%main_id_id_controller_semantics_rd_alu_op_Q0_68%s%&lt;=%s%rd_alu_op_Q0;<br/>
<a name="2465"/><span style="color:red">%s%%s%2465%s%%s%</span>%t%main_rd_rd_controller_semantics_rd_alu_op_Q0_69%s%&lt;=%s%rd_alu_op_Q0;<br/>
<a name="2466"/><span style="color:red">%s%%s%2466%s%%s%</span>%t%rd_alu_op_D0%s%&lt;=%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_D0_70%s%<span class="keyword">or</span><br/>
<a name="2467"/><span style="color:red">%s%%s%2467%s%%s%</span>%t%%t%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_D0_71%s%<span class="keyword">or</span><br/>
<a name="2468"/><span style="color:red">%s%%s%2468%s%%s%</span>%t%%t%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_D0_72%s%<span class="keyword">or</span><br/>
<a name="2469"/><span style="color:red">%s%%s%2469%s%%s%</span>%t%%t%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_D0_73%s%<span class="keyword">or</span><br/>
<a name="2470"/><span style="color:red">%s%%s%2470%s%%s%</span>%t%%t%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_D0_74%s%<span class="keyword">or</span><br/>
<a name="2471"/><span style="color:red">%s%%s%2471%s%%s%</span>%t%%t%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_D0_75%s%<span class="keyword">or</span><br/>
<a name="2472"/><span style="color:red">%s%%s%2472%s%%s%</span>%t%%t%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_D0_76%s%<span class="keyword">or</span><br/>
<a name="2473"/><span style="color:red">%s%%s%2473%s%%s%</span>%t%%t%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_D0_77%s%<span class="keyword">or</span><br/>
<a name="2474"/><span style="color:red">%s%%s%2474%s%%s%</span>%t%%t%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_D0_78%s%<span class="keyword">or</span><br/>
<a name="2475"/><span style="color:red">%s%%s%2475%s%%s%</span>%t%%t%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_D0_79%s%<span class="keyword">or</span><br/>
<a name="2476"/><span style="color:red">%s%%s%2476%s%%s%</span>%t%%t%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_D0_80%s%<span class="keyword">or</span><br/>
<a name="2477"/><span style="color:red">%s%%s%2477%s%%s%</span>%t%%t%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_D0_81%s%<span class="keyword">or</span><br/>
<a name="2478"/><span style="color:red">%s%%s%2478%s%%s%</span>%t%%t%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_D0_82;<br/>
<a name="2479"/><span style="color:red">%s%%s%2479%s%%s%</span>%t%rd_alu_op_WE0%s%&lt;=%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_WE0_83%s%<span class="keyword">or</span><br/>
<a name="2480"/><span style="color:red">%s%%s%2480%s%%s%</span>%t%%t%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_WE0_84%s%<span class="keyword">or</span><br/>
<a name="2481"/><span style="color:red">%s%%s%2481%s%%s%</span>%t%%t%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_WE0_85%s%<span class="keyword">or</span><br/>
<a name="2482"/><span style="color:red">%s%%s%2482%s%%s%</span>%t%%t%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_WE0_86%s%<span class="keyword">or</span><br/>
<a name="2483"/><span style="color:red">%s%%s%2483%s%%s%</span>%t%%t%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_WE0_87%s%<span class="keyword">or</span><br/>
<a name="2484"/><span style="color:red">%s%%s%2484%s%%s%</span>%t%%t%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_WE0_88%s%<span class="keyword">or</span><br/>
<a name="2485"/><span style="color:red">%s%%s%2485%s%%s%</span>%t%%t%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_WE0_89%s%<span class="keyword">or</span><br/>
<a name="2486"/><span style="color:red">%s%%s%2486%s%%s%</span>%t%%t%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_WE0_90%s%<span class="keyword">or</span><br/>
<a name="2487"/><span style="color:red">%s%%s%2487%s%%s%</span>%t%%t%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_WE0_91%s%<span class="keyword">or</span><br/>
<a name="2488"/><span style="color:red">%s%%s%2488%s%%s%</span>%t%%t%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_WE0_92%s%<span class="keyword">or</span><br/>
<a name="2489"/><span style="color:red">%s%%s%2489%s%%s%</span>%t%%t%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_WE0_93%s%<span class="keyword">or</span><br/>
<a name="2490"/><span style="color:red">%s%%s%2490%s%%s%</span>%t%%t%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_WE0_94%s%<span class="keyword">or</span><br/>
<a name="2491"/><span style="color:red">%s%%s%2491%s%%s%</span>%t%%t%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_WE0_95;<br/>
<a name="2492"/><span style="color:red">%s%%s%2492%s%%s%</span><br/>
<a name="2493"/><span style="color:red">%s%%s%2493%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%register%s%rd_cond</span><br/>
<a name="2494"/><span style="color:red">%s%%s%2494%s%%s%</span>%t%rd_cond%s%:%s%d_ff_pipeline_t<br/>
<a name="2495"/><span style="color:red">%s%%s%2495%s%%s%</span>%t%%t%<span class="keyword">generic</span>%s%<span class="keyword">map</span>%s%(bit_width%s%=&gt;%s%5)<br/>
<a name="2496"/><span style="color:red">%s%%s%2496%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="2497"/><span style="color:red">%s%%s%2497%s%%s%</span>%t%%t%%t%CLK%s%=&gt;%s%CLK,<br/>
<a name="2498"/><span style="color:red">%s%%s%2498%s%%s%</span>%t%%t%%t%RST%s%=&gt;%s%RST,<br/>
<a name="2499"/><span style="color:red">%s%%s%2499%s%%s%</span>%t%%t%%t%CLEAR%s%=&gt;%s%pipe_RD_clear_Q0_98,<br/>
<a name="2500"/><span style="color:red">%s%%s%2500%s%%s%</span>%t%%t%%t%STALL%s%=&gt;%s%pipe_RD_stall_Q0_99,<br/>
<a name="2501"/><span style="color:red">%s%%s%2501%s%%s%</span>%t%%t%%t%Q0%s%=&gt;%s%main_rd_rd_controller_semantics_rd_cond_Q0_100,<br/>
<a name="2502"/><span style="color:red">%s%%s%2502%s%%s%</span>%t%%t%%t%D0%s%=&gt;%s%rd_cond_D0,<br/>
<a name="2503"/><span style="color:red">%s%%s%2503%s%%s%</span>%t%%t%%t%WE0%s%=&gt;%s%rd_cond_WE0<br/>
<a name="2504"/><span style="color:red">%s%%s%2504%s%%s%</span>%t%%t%);<br/>
<a name="2505"/><span style="color:red">%s%%s%2505%s%%s%</span>%t%rd_cond_D0%s%&lt;=%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_D0_101%s%<span class="keyword">or</span><br/>
<a name="2506"/><span style="color:red">%s%%s%2506%s%%s%</span>%t%%t%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_D0_102%s%<span class="keyword">or</span><br/>
<a name="2507"/><span style="color:red">%s%%s%2507%s%%s%</span>%t%%t%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_D0_103%s%<span class="keyword">or</span><br/>
<a name="2508"/><span style="color:red">%s%%s%2508%s%%s%</span>%t%%t%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_D0_104%s%<span class="keyword">or</span><br/>
<a name="2509"/><span style="color:red">%s%%s%2509%s%%s%</span>%t%%t%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_D0_105%s%<span class="keyword">or</span><br/>
<a name="2510"/><span style="color:red">%s%%s%2510%s%%s%</span>%t%%t%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_D0_106%s%<span class="keyword">or</span><br/>
<a name="2511"/><span style="color:red">%s%%s%2511%s%%s%</span>%t%%t%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_D0_107%s%<span class="keyword">or</span><br/>
<a name="2512"/><span style="color:red">%s%%s%2512%s%%s%</span>%t%%t%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_D0_108%s%<span class="keyword">or</span><br/>
<a name="2513"/><span style="color:red">%s%%s%2513%s%%s%</span>%t%%t%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_D0_109%s%<span class="keyword">or</span><br/>
<a name="2514"/><span style="color:red">%s%%s%2514%s%%s%</span>%t%%t%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_D0_110%s%<span class="keyword">or</span><br/>
<a name="2515"/><span style="color:red">%s%%s%2515%s%%s%</span>%t%%t%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_D0_111%s%<span class="keyword">or</span><br/>
<a name="2516"/><span style="color:red">%s%%s%2516%s%%s%</span>%t%%t%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_D0_112%s%<span class="keyword">or</span><br/>
<a name="2517"/><span style="color:red">%s%%s%2517%s%%s%</span>%t%%t%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_D0_113;<br/>
<a name="2518"/><span style="color:red">%s%%s%2518%s%%s%</span>%t%rd_cond_WE0%s%&lt;=%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_WE0_114%s%<span class="keyword">or</span><br/>
<a name="2519"/><span style="color:red">%s%%s%2519%s%%s%</span>%t%%t%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_WE0_115%s%<span class="keyword">or</span><br/>
<a name="2520"/><span style="color:red">%s%%s%2520%s%%s%</span>%t%%t%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_WE0_116%s%<span class="keyword">or</span><br/>
<a name="2521"/><span style="color:red">%s%%s%2521%s%%s%</span>%t%%t%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_WE0_117%s%<span class="keyword">or</span><br/>
<a name="2522"/><span style="color:red">%s%%s%2522%s%%s%</span>%t%%t%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_WE0_118%s%<span class="keyword">or</span><br/>
<a name="2523"/><span style="color:red">%s%%s%2523%s%%s%</span>%t%%t%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_WE0_119%s%<span class="keyword">or</span><br/>
<a name="2524"/><span style="color:red">%s%%s%2524%s%%s%</span>%t%%t%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_WE0_120%s%<span class="keyword">or</span><br/>
<a name="2525"/><span style="color:red">%s%%s%2525%s%%s%</span>%t%%t%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_WE0_121%s%<span class="keyword">or</span><br/>
<a name="2526"/><span style="color:red">%s%%s%2526%s%%s%</span>%t%%t%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_WE0_122%s%<span class="keyword">or</span><br/>
<a name="2527"/><span style="color:red">%s%%s%2527%s%%s%</span>%t%%t%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_WE0_123%s%<span class="keyword">or</span><br/>
<a name="2528"/><span style="color:red">%s%%s%2528%s%%s%</span>%t%%t%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_WE0_124%s%<span class="keyword">or</span><br/>
<a name="2529"/><span style="color:red">%s%%s%2529%s%%s%</span>%t%%t%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_WE0_125%s%<span class="keyword">or</span><br/>
<a name="2530"/><span style="color:red">%s%%s%2530%s%%s%</span>%t%%t%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_WE0_126;<br/>
<a name="2531"/><span style="color:red">%s%%s%2531%s%%s%</span><br/>
<a name="2532"/><span style="color:red">%s%%s%2532%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%register%s%rd_dest_en_mux</span><br/>
<a name="2533"/><span style="color:red">%s%%s%2533%s%%s%</span>%t%rd_dest_en_mux%s%:%s%d_ff_pipeline_t<br/>
<a name="2534"/><span style="color:red">%s%%s%2534%s%%s%</span>%t%%t%<span class="keyword">generic</span>%s%<span class="keyword">map</span>%s%(bit_width%s%=&gt;%s%2)<br/>
<a name="2535"/><span style="color:red">%s%%s%2535%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="2536"/><span style="color:red">%s%%s%2536%s%%s%</span>%t%%t%%t%CLK%s%=&gt;%s%CLK,<br/>
<a name="2537"/><span style="color:red">%s%%s%2537%s%%s%</span>%t%%t%%t%RST%s%=&gt;%s%RST,<br/>
<a name="2538"/><span style="color:red">%s%%s%2538%s%%s%</span>%t%%t%%t%CLEAR%s%=&gt;%s%pipe_RD_clear_Q0_129,<br/>
<a name="2539"/><span style="color:red">%s%%s%2539%s%%s%</span>%t%%t%%t%STALL%s%=&gt;%s%pipe_RD_stall_Q0_130,<br/>
<a name="2540"/><span style="color:red">%s%%s%2540%s%%s%</span>%t%%t%%t%Q0%s%=&gt;%s%main_rd_rd_controller_semantics_rd_dest_en_mux_Q0_131,<br/>
<a name="2541"/><span style="color:red">%s%%s%2541%s%%s%</span>%t%%t%%t%D0%s%=&gt;%s%rd_dest_en_mux_D0,<br/>
<a name="2542"/><span style="color:red">%s%%s%2542%s%%s%</span>%t%%t%%t%WE0%s%=&gt;%s%rd_dest_en_mux_WE0<br/>
<a name="2543"/><span style="color:red">%s%%s%2543%s%%s%</span>%t%%t%);<br/>
<a name="2544"/><span style="color:red">%s%%s%2544%s%%s%</span>%t%rd_dest_en_mux_D0%s%&lt;=%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_D0_132%s%<span class="keyword">or</span><br/>
<a name="2545"/><span style="color:red">%s%%s%2545%s%%s%</span>%t%%t%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_D0_133%s%<span class="keyword">or</span><br/>
<a name="2546"/><span style="color:red">%s%%s%2546%s%%s%</span>%t%%t%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_D0_134%s%<span class="keyword">or</span><br/>
<a name="2547"/><span style="color:red">%s%%s%2547%s%%s%</span>%t%%t%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_D0_135%s%<span class="keyword">or</span><br/>
<a name="2548"/><span style="color:red">%s%%s%2548%s%%s%</span>%t%%t%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_D0_136%s%<span class="keyword">or</span><br/>
<a name="2549"/><span style="color:red">%s%%s%2549%s%%s%</span>%t%%t%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_D0_137%s%<span class="keyword">or</span><br/>
<a name="2550"/><span style="color:red">%s%%s%2550%s%%s%</span>%t%%t%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_D0_138%s%<span class="keyword">or</span><br/>
<a name="2551"/><span style="color:red">%s%%s%2551%s%%s%</span>%t%%t%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_D0_139%s%<span class="keyword">or</span><br/>
<a name="2552"/><span style="color:red">%s%%s%2552%s%%s%</span>%t%%t%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_D0_140%s%<span class="keyword">or</span><br/>
<a name="2553"/><span style="color:red">%s%%s%2553%s%%s%</span>%t%%t%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_D0_141%s%<span class="keyword">or</span><br/>
<a name="2554"/><span style="color:red">%s%%s%2554%s%%s%</span>%t%%t%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_D0_142%s%<span class="keyword">or</span><br/>
<a name="2555"/><span style="color:red">%s%%s%2555%s%%s%</span>%t%%t%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_D0_143%s%<span class="keyword">or</span><br/>
<a name="2556"/><span style="color:red">%s%%s%2556%s%%s%</span>%t%%t%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_D0_144;<br/>
<a name="2557"/><span style="color:red">%s%%s%2557%s%%s%</span>%t%rd_dest_en_mux_WE0%s%&lt;=%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_WE0_145%s%<span class="keyword">or</span><br/>
<a name="2558"/><span style="color:red">%s%%s%2558%s%%s%</span>%t%%t%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_WE0_146%s%<span class="keyword">or</span><br/>
<a name="2559"/><span style="color:red">%s%%s%2559%s%%s%</span>%t%%t%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_WE0_147%s%<span class="keyword">or</span><br/>
<a name="2560"/><span style="color:red">%s%%s%2560%s%%s%</span>%t%%t%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_WE0_148%s%<span class="keyword">or</span><br/>
<a name="2561"/><span style="color:red">%s%%s%2561%s%%s%</span>%t%%t%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_WE0_149%s%<span class="keyword">or</span><br/>
<a name="2562"/><span style="color:red">%s%%s%2562%s%%s%</span>%t%%t%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_WE0_150%s%<span class="keyword">or</span><br/>
<a name="2563"/><span style="color:red">%s%%s%2563%s%%s%</span>%t%%t%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_WE0_151%s%<span class="keyword">or</span><br/>
<a name="2564"/><span style="color:red">%s%%s%2564%s%%s%</span>%t%%t%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_WE0_152%s%<span class="keyword">or</span><br/>
<a name="2565"/><span style="color:red">%s%%s%2565%s%%s%</span>%t%%t%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_WE0_153%s%<span class="keyword">or</span><br/>
<a name="2566"/><span style="color:red">%s%%s%2566%s%%s%</span>%t%%t%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_WE0_154%s%<span class="keyword">or</span><br/>
<a name="2567"/><span style="color:red">%s%%s%2567%s%%s%</span>%t%%t%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_WE0_155%s%<span class="keyword">or</span><br/>
<a name="2568"/><span style="color:red">%s%%s%2568%s%%s%</span>%t%%t%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_WE0_156%s%<span class="keyword">or</span><br/>
<a name="2569"/><span style="color:red">%s%%s%2569%s%%s%</span>%t%%t%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_WE0_157;<br/>
<a name="2570"/><span style="color:red">%s%%s%2570%s%%s%</span><br/>
<a name="2571"/><span style="color:red">%s%%s%2571%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%register%s%rd_ie_flag</span><br/>
<a name="2572"/><span style="color:red">%s%%s%2572%s%%s%</span>%t%rd_ie_flag%s%:%s%d_ff_pipeline_t<br/>
<a name="2573"/><span style="color:red">%s%%s%2573%s%%s%</span>%t%%t%<span class="keyword">generic</span>%s%<span class="keyword">map</span>%s%(bit_width%s%=&gt;%s%2)<br/>
<a name="2574"/><span style="color:red">%s%%s%2574%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="2575"/><span style="color:red">%s%%s%2575%s%%s%</span>%t%%t%%t%CLK%s%=&gt;%s%CLK,<br/>
<a name="2576"/><span style="color:red">%s%%s%2576%s%%s%</span>%t%%t%%t%RST%s%=&gt;%s%RST,<br/>
<a name="2577"/><span style="color:red">%s%%s%2577%s%%s%</span>%t%%t%%t%CLEAR%s%=&gt;%s%pipe_RD_clear_Q0_160,<br/>
<a name="2578"/><span style="color:red">%s%%s%2578%s%%s%</span>%t%%t%%t%STALL%s%=&gt;%s%pipe_RD_stall_Q0_161,<br/>
<a name="2579"/><span style="color:red">%s%%s%2579%s%%s%</span>%t%%t%%t%Q0%s%=&gt;%s%rd_ie_flag_Q0,<br/>
<a name="2580"/><span style="color:red">%s%%s%2580%s%%s%</span>%t%%t%%t%D0%s%=&gt;%s%rd_ie_flag_D0,<br/>
<a name="2581"/><span style="color:red">%s%%s%2581%s%%s%</span>%t%%t%%t%WE0%s%=&gt;%s%rd_ie_flag_WE0<br/>
<a name="2582"/><span style="color:red">%s%%s%2582%s%%s%</span>%t%%t%);<br/>
<a name="2583"/><span style="color:red">%s%%s%2583%s%%s%</span>%t%main_id_id_controller_semantics_rd_ie_flag_Q0_162%s%&lt;=%s%rd_ie_flag_Q0;<br/>
<a name="2584"/><span style="color:red">%s%%s%2584%s%%s%</span>%t%main_rd_rd_controller_semantics_rd_ie_flag_Q0_163%s%&lt;=%s%rd_ie_flag_Q0;<br/>
<a name="2585"/><span style="color:red">%s%%s%2585%s%%s%</span>%t%rd_ie_flag_D0%s%&lt;=%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_D0_164%s%<span class="keyword">or</span><br/>
<a name="2586"/><span style="color:red">%s%%s%2586%s%%s%</span>%t%%t%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_D0_165%s%<span class="keyword">or</span><br/>
<a name="2587"/><span style="color:red">%s%%s%2587%s%%s%</span>%t%%t%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_D0_166%s%<span class="keyword">or</span><br/>
<a name="2588"/><span style="color:red">%s%%s%2588%s%%s%</span>%t%%t%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_D0_167%s%<span class="keyword">or</span><br/>
<a name="2589"/><span style="color:red">%s%%s%2589%s%%s%</span>%t%%t%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_D0_168%s%<span class="keyword">or</span><br/>
<a name="2590"/><span style="color:red">%s%%s%2590%s%%s%</span>%t%%t%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_D0_169%s%<span class="keyword">or</span><br/>
<a name="2591"/><span style="color:red">%s%%s%2591%s%%s%</span>%t%%t%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_D0_170%s%<span class="keyword">or</span><br/>
<a name="2592"/><span style="color:red">%s%%s%2592%s%%s%</span>%t%%t%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_D0_171%s%<span class="keyword">or</span><br/>
<a name="2593"/><span style="color:red">%s%%s%2593%s%%s%</span>%t%%t%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_D0_172%s%<span class="keyword">or</span><br/>
<a name="2594"/><span style="color:red">%s%%s%2594%s%%s%</span>%t%%t%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_D0_173%s%<span class="keyword">or</span><br/>
<a name="2595"/><span style="color:red">%s%%s%2595%s%%s%</span>%t%%t%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_D0_174%s%<span class="keyword">or</span><br/>
<a name="2596"/><span style="color:red">%s%%s%2596%s%%s%</span>%t%%t%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_D0_175%s%<span class="keyword">or</span><br/>
<a name="2597"/><span style="color:red">%s%%s%2597%s%%s%</span>%t%%t%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_D0_176;<br/>
<a name="2598"/><span style="color:red">%s%%s%2598%s%%s%</span>%t%rd_ie_flag_WE0%s%&lt;=%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_WE0_177%s%<span class="keyword">or</span><br/>
<a name="2599"/><span style="color:red">%s%%s%2599%s%%s%</span>%t%%t%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_WE0_178%s%<span class="keyword">or</span><br/>
<a name="2600"/><span style="color:red">%s%%s%2600%s%%s%</span>%t%%t%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_WE0_179%s%<span class="keyword">or</span><br/>
<a name="2601"/><span style="color:red">%s%%s%2601%s%%s%</span>%t%%t%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_WE0_180%s%<span class="keyword">or</span><br/>
<a name="2602"/><span style="color:red">%s%%s%2602%s%%s%</span>%t%%t%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_WE0_181%s%<span class="keyword">or</span><br/>
<a name="2603"/><span style="color:red">%s%%s%2603%s%%s%</span>%t%%t%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_WE0_182%s%<span class="keyword">or</span><br/>
<a name="2604"/><span style="color:red">%s%%s%2604%s%%s%</span>%t%%t%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_WE0_183%s%<span class="keyword">or</span><br/>
<a name="2605"/><span style="color:red">%s%%s%2605%s%%s%</span>%t%%t%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_WE0_184%s%<span class="keyword">or</span><br/>
<a name="2606"/><span style="color:red">%s%%s%2606%s%%s%</span>%t%%t%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_WE0_185%s%<span class="keyword">or</span><br/>
<a name="2607"/><span style="color:red">%s%%s%2607%s%%s%</span>%t%%t%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_WE0_186%s%<span class="keyword">or</span><br/>
<a name="2608"/><span style="color:red">%s%%s%2608%s%%s%</span>%t%%t%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_WE0_187%s%<span class="keyword">or</span><br/>
<a name="2609"/><span style="color:red">%s%%s%2609%s%%s%</span>%t%%t%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_WE0_188%s%<span class="keyword">or</span><br/>
<a name="2610"/><span style="color:red">%s%%s%2610%s%%s%</span>%t%%t%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_WE0_189;<br/>
<a name="2611"/><span style="color:red">%s%%s%2611%s%%s%</span><br/>
<a name="2612"/><span style="color:red">%s%%s%2612%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%register%s%rd_aluA_mux</span><br/>
<a name="2613"/><span style="color:red">%s%%s%2613%s%%s%</span>%t%rd_aluA_mux%s%:%s%d_ff_pipeline_t<br/>
<a name="2614"/><span style="color:red">%s%%s%2614%s%%s%</span>%t%%t%<span class="keyword">generic</span>%s%<span class="keyword">map</span>%s%(bit_width%s%=&gt;%s%1)<br/>
<a name="2615"/><span style="color:red">%s%%s%2615%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="2616"/><span style="color:red">%s%%s%2616%s%%s%</span>%t%%t%%t%CLK%s%=&gt;%s%CLK,<br/>
<a name="2617"/><span style="color:red">%s%%s%2617%s%%s%</span>%t%%t%%t%RST%s%=&gt;%s%RST,<br/>
<a name="2618"/><span style="color:red">%s%%s%2618%s%%s%</span>%t%%t%%t%CLEAR%s%=&gt;%s%pipe_RD_clear_Q0_192,<br/>
<a name="2619"/><span style="color:red">%s%%s%2619%s%%s%</span>%t%%t%%t%STALL%s%=&gt;%s%pipe_RD_stall_Q0_193,<br/>
<a name="2620"/><span style="color:red">%s%%s%2620%s%%s%</span>%t%%t%%t%Q0(0)%s%=&gt;%s%main_rd_rd_controller_semantics_rd_aluA_mux_Q0_194,<br/>
<a name="2621"/><span style="color:red">%s%%s%2621%s%%s%</span>%t%%t%%t%D0(0)%s%=&gt;%s%rd_aluA_mux_D0,<br/>
<a name="2622"/><span style="color:red">%s%%s%2622%s%%s%</span>%t%%t%%t%WE0%s%=&gt;%s%rd_aluA_mux_WE0<br/>
<a name="2623"/><span style="color:red">%s%%s%2623%s%%s%</span>%t%%t%);<br/>
<a name="2624"/><span style="color:red">%s%%s%2624%s%%s%</span>%t%rd_aluA_mux_D0%s%&lt;=%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_D0_195%s%<span class="keyword">or</span><br/>
<a name="2625"/><span style="color:red">%s%%s%2625%s%%s%</span>%t%%t%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_D0_196%s%<span class="keyword">or</span><br/>
<a name="2626"/><span style="color:red">%s%%s%2626%s%%s%</span>%t%%t%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_D0_197%s%<span class="keyword">or</span><br/>
<a name="2627"/><span style="color:red">%s%%s%2627%s%%s%</span>%t%%t%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_D0_198%s%<span class="keyword">or</span><br/>
<a name="2628"/><span style="color:red">%s%%s%2628%s%%s%</span>%t%%t%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_D0_199%s%<span class="keyword">or</span><br/>
<a name="2629"/><span style="color:red">%s%%s%2629%s%%s%</span>%t%%t%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_D0_200%s%<span class="keyword">or</span><br/>
<a name="2630"/><span style="color:red">%s%%s%2630%s%%s%</span>%t%%t%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_D0_201%s%<span class="keyword">or</span><br/>
<a name="2631"/><span style="color:red">%s%%s%2631%s%%s%</span>%t%%t%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_D0_202%s%<span class="keyword">or</span><br/>
<a name="2632"/><span style="color:red">%s%%s%2632%s%%s%</span>%t%%t%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_D0_203%s%<span class="keyword">or</span><br/>
<a name="2633"/><span style="color:red">%s%%s%2633%s%%s%</span>%t%%t%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_D0_204%s%<span class="keyword">or</span><br/>
<a name="2634"/><span style="color:red">%s%%s%2634%s%%s%</span>%t%%t%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_D0_205%s%<span class="keyword">or</span><br/>
<a name="2635"/><span style="color:red">%s%%s%2635%s%%s%</span>%t%%t%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_D0_206%s%<span class="keyword">or</span><br/>
<a name="2636"/><span style="color:red">%s%%s%2636%s%%s%</span>%t%%t%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_D0_207;<br/>
<a name="2637"/><span style="color:red">%s%%s%2637%s%%s%</span>%t%rd_aluA_mux_WE0%s%&lt;=%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_WE0_208%s%<span class="keyword">or</span><br/>
<a name="2638"/><span style="color:red">%s%%s%2638%s%%s%</span>%t%%t%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_WE0_209%s%<span class="keyword">or</span><br/>
<a name="2639"/><span style="color:red">%s%%s%2639%s%%s%</span>%t%%t%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_WE0_210%s%<span class="keyword">or</span><br/>
<a name="2640"/><span style="color:red">%s%%s%2640%s%%s%</span>%t%%t%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_WE0_211%s%<span class="keyword">or</span><br/>
<a name="2641"/><span style="color:red">%s%%s%2641%s%%s%</span>%t%%t%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_WE0_212%s%<span class="keyword">or</span><br/>
<a name="2642"/><span style="color:red">%s%%s%2642%s%%s%</span>%t%%t%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_WE0_213%s%<span class="keyword">or</span><br/>
<a name="2643"/><span style="color:red">%s%%s%2643%s%%s%</span>%t%%t%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_WE0_214%s%<span class="keyword">or</span><br/>
<a name="2644"/><span style="color:red">%s%%s%2644%s%%s%</span>%t%%t%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_WE0_215%s%<span class="keyword">or</span><br/>
<a name="2645"/><span style="color:red">%s%%s%2645%s%%s%</span>%t%%t%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_WE0_216%s%<span class="keyword">or</span><br/>
<a name="2646"/><span style="color:red">%s%%s%2646%s%%s%</span>%t%%t%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_WE0_217%s%<span class="keyword">or</span><br/>
<a name="2647"/><span style="color:red">%s%%s%2647%s%%s%</span>%t%%t%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_WE0_218%s%<span class="keyword">or</span><br/>
<a name="2648"/><span style="color:red">%s%%s%2648%s%%s%</span>%t%%t%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_WE0_219%s%<span class="keyword">or</span><br/>
<a name="2649"/><span style="color:red">%s%%s%2649%s%%s%</span>%t%%t%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_WE0_220;<br/>
<a name="2650"/><span style="color:red">%s%%s%2650%s%%s%</span><br/>
<a name="2651"/><span style="color:red">%s%%s%2651%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%register%s%rd_aluB_mux</span><br/>
<a name="2652"/><span style="color:red">%s%%s%2652%s%%s%</span>%t%rd_aluB_mux%s%:%s%d_ff_pipeline_t<br/>
<a name="2653"/><span style="color:red">%s%%s%2653%s%%s%</span>%t%%t%<span class="keyword">generic</span>%s%<span class="keyword">map</span>%s%(bit_width%s%=&gt;%s%3)<br/>
<a name="2654"/><span style="color:red">%s%%s%2654%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="2655"/><span style="color:red">%s%%s%2655%s%%s%</span>%t%%t%%t%CLK%s%=&gt;%s%CLK,<br/>
<a name="2656"/><span style="color:red">%s%%s%2656%s%%s%</span>%t%%t%%t%RST%s%=&gt;%s%RST,<br/>
<a name="2657"/><span style="color:red">%s%%s%2657%s%%s%</span>%t%%t%%t%CLEAR%s%=&gt;%s%pipe_RD_clear_Q0_223,<br/>
<a name="2658"/><span style="color:red">%s%%s%2658%s%%s%</span>%t%%t%%t%STALL%s%=&gt;%s%pipe_RD_stall_Q0_224,<br/>
<a name="2659"/><span style="color:red">%s%%s%2659%s%%s%</span>%t%%t%%t%Q0%s%=&gt;%s%main_rd_rd_controller_semantics_rd_aluB_mux_Q0_225,<br/>
<a name="2660"/><span style="color:red">%s%%s%2660%s%%s%</span>%t%%t%%t%D0%s%=&gt;%s%rd_aluB_mux_D0,<br/>
<a name="2661"/><span style="color:red">%s%%s%2661%s%%s%</span>%t%%t%%t%WE0%s%=&gt;%s%rd_aluB_mux_WE0<br/>
<a name="2662"/><span style="color:red">%s%%s%2662%s%%s%</span>%t%%t%);<br/>
<a name="2663"/><span style="color:red">%s%%s%2663%s%%s%</span>%t%rd_aluB_mux_D0%s%&lt;=%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_D0_226%s%<span class="keyword">or</span><br/>
<a name="2664"/><span style="color:red">%s%%s%2664%s%%s%</span>%t%%t%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_D0_227%s%<span class="keyword">or</span><br/>
<a name="2665"/><span style="color:red">%s%%s%2665%s%%s%</span>%t%%t%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_D0_228%s%<span class="keyword">or</span><br/>
<a name="2666"/><span style="color:red">%s%%s%2666%s%%s%</span>%t%%t%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_D0_229%s%<span class="keyword">or</span><br/>
<a name="2667"/><span style="color:red">%s%%s%2667%s%%s%</span>%t%%t%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_D0_230%s%<span class="keyword">or</span><br/>
<a name="2668"/><span style="color:red">%s%%s%2668%s%%s%</span>%t%%t%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_D0_231%s%<span class="keyword">or</span><br/>
<a name="2669"/><span style="color:red">%s%%s%2669%s%%s%</span>%t%%t%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_D0_232%s%<span class="keyword">or</span><br/>
<a name="2670"/><span style="color:red">%s%%s%2670%s%%s%</span>%t%%t%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_D0_233%s%<span class="keyword">or</span><br/>
<a name="2671"/><span style="color:red">%s%%s%2671%s%%s%</span>%t%%t%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_D0_234%s%<span class="keyword">or</span><br/>
<a name="2672"/><span style="color:red">%s%%s%2672%s%%s%</span>%t%%t%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_D0_235%s%<span class="keyword">or</span><br/>
<a name="2673"/><span style="color:red">%s%%s%2673%s%%s%</span>%t%%t%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_D0_236%s%<span class="keyword">or</span><br/>
<a name="2674"/><span style="color:red">%s%%s%2674%s%%s%</span>%t%%t%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_D0_237%s%<span class="keyword">or</span><br/>
<a name="2675"/><span style="color:red">%s%%s%2675%s%%s%</span>%t%%t%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_D0_238;<br/>
<a name="2676"/><span style="color:red">%s%%s%2676%s%%s%</span>%t%rd_aluB_mux_WE0%s%&lt;=%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_WE0_239%s%<span class="keyword">or</span><br/>
<a name="2677"/><span style="color:red">%s%%s%2677%s%%s%</span>%t%%t%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_WE0_240%s%<span class="keyword">or</span><br/>
<a name="2678"/><span style="color:red">%s%%s%2678%s%%s%</span>%t%%t%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_WE0_241%s%<span class="keyword">or</span><br/>
<a name="2679"/><span style="color:red">%s%%s%2679%s%%s%</span>%t%%t%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_WE0_242%s%<span class="keyword">or</span><br/>
<a name="2680"/><span style="color:red">%s%%s%2680%s%%s%</span>%t%%t%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_WE0_243%s%<span class="keyword">or</span><br/>
<a name="2681"/><span style="color:red">%s%%s%2681%s%%s%</span>%t%%t%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_WE0_244%s%<span class="keyword">or</span><br/>
<a name="2682"/><span style="color:red">%s%%s%2682%s%%s%</span>%t%%t%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_WE0_245%s%<span class="keyword">or</span><br/>
<a name="2683"/><span style="color:red">%s%%s%2683%s%%s%</span>%t%%t%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_WE0_246%s%<span class="keyword">or</span><br/>
<a name="2684"/><span style="color:red">%s%%s%2684%s%%s%</span>%t%%t%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_WE0_247%s%<span class="keyword">or</span><br/>
<a name="2685"/><span style="color:red">%s%%s%2685%s%%s%</span>%t%%t%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_WE0_248%s%<span class="keyword">or</span><br/>
<a name="2686"/><span style="color:red">%s%%s%2686%s%%s%</span>%t%%t%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_WE0_249%s%<span class="keyword">or</span><br/>
<a name="2687"/><span style="color:red">%s%%s%2687%s%%s%</span>%t%%t%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_WE0_250%s%<span class="keyword">or</span><br/>
<a name="2688"/><span style="color:red">%s%%s%2688%s%%s%</span>%t%%t%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_WE0_251;<br/>
<a name="2689"/><span style="color:red">%s%%s%2689%s%%s%</span><br/>
<a name="2690"/><span style="color:red">%s%%s%2690%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%register%s%rd_amB</span><br/>
<a name="2691"/><span style="color:red">%s%%s%2691%s%%s%</span>%t%rd_amB%s%:%s%d_ff_pipeline_t<br/>
<a name="2692"/><span style="color:red">%s%%s%2692%s%%s%</span>%t%%t%<span class="keyword">generic</span>%s%<span class="keyword">map</span>%s%(bit_width%s%=&gt;%s%3)<br/>
<a name="2693"/><span style="color:red">%s%%s%2693%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="2694"/><span style="color:red">%s%%s%2694%s%%s%</span>%t%%t%%t%CLK%s%=&gt;%s%CLK,<br/>
<a name="2695"/><span style="color:red">%s%%s%2695%s%%s%</span>%t%%t%%t%RST%s%=&gt;%s%RST,<br/>
<a name="2696"/><span style="color:red">%s%%s%2696%s%%s%</span>%t%%t%%t%CLEAR%s%=&gt;%s%pipe_RD_clear_Q0_254,<br/>
<a name="2697"/><span style="color:red">%s%%s%2697%s%%s%</span>%t%%t%%t%STALL%s%=&gt;%s%pipe_RD_stall_Q0_255,<br/>
<a name="2698"/><span style="color:red">%s%%s%2698%s%%s%</span>%t%%t%%t%Q0%s%=&gt;%s%main_rd_rd_controller_semantics_rd_amB_Q0_256,<br/>
<a name="2699"/><span style="color:red">%s%%s%2699%s%%s%</span>%t%%t%%t%D0%s%=&gt;%s%rd_amB_D0,<br/>
<a name="2700"/><span style="color:red">%s%%s%2700%s%%s%</span>%t%%t%%t%WE0%s%=&gt;%s%rd_amB_WE0<br/>
<a name="2701"/><span style="color:red">%s%%s%2701%s%%s%</span>%t%%t%);<br/>
<a name="2702"/><span style="color:red">%s%%s%2702%s%%s%</span>%t%rd_amB_D0%s%&lt;=%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_D0_257%s%<span class="keyword">or</span><br/>
<a name="2703"/><span style="color:red">%s%%s%2703%s%%s%</span>%t%%t%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_D0_258%s%<span class="keyword">or</span><br/>
<a name="2704"/><span style="color:red">%s%%s%2704%s%%s%</span>%t%%t%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_D0_259%s%<span class="keyword">or</span><br/>
<a name="2705"/><span style="color:red">%s%%s%2705%s%%s%</span>%t%%t%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_D0_260%s%<span class="keyword">or</span><br/>
<a name="2706"/><span style="color:red">%s%%s%2706%s%%s%</span>%t%%t%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_D0_261%s%<span class="keyword">or</span><br/>
<a name="2707"/><span style="color:red">%s%%s%2707%s%%s%</span>%t%%t%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_D0_262%s%<span class="keyword">or</span><br/>
<a name="2708"/><span style="color:red">%s%%s%2708%s%%s%</span>%t%%t%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_D0_263%s%<span class="keyword">or</span><br/>
<a name="2709"/><span style="color:red">%s%%s%2709%s%%s%</span>%t%%t%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_D0_264%s%<span class="keyword">or</span><br/>
<a name="2710"/><span style="color:red">%s%%s%2710%s%%s%</span>%t%%t%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_D0_265%s%<span class="keyword">or</span><br/>
<a name="2711"/><span style="color:red">%s%%s%2711%s%%s%</span>%t%%t%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_D0_266%s%<span class="keyword">or</span><br/>
<a name="2712"/><span style="color:red">%s%%s%2712%s%%s%</span>%t%%t%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_D0_267%s%<span class="keyword">or</span><br/>
<a name="2713"/><span style="color:red">%s%%s%2713%s%%s%</span>%t%%t%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_D0_268%s%<span class="keyword">or</span><br/>
<a name="2714"/><span style="color:red">%s%%s%2714%s%%s%</span>%t%%t%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_D0_269;<br/>
<a name="2715"/><span style="color:red">%s%%s%2715%s%%s%</span>%t%rd_amB_WE0%s%&lt;=%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_WE0_270%s%<span class="keyword">or</span><br/>
<a name="2716"/><span style="color:red">%s%%s%2716%s%%s%</span>%t%%t%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_WE0_271%s%<span class="keyword">or</span><br/>
<a name="2717"/><span style="color:red">%s%%s%2717%s%%s%</span>%t%%t%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_WE0_272%s%<span class="keyword">or</span><br/>
<a name="2718"/><span style="color:red">%s%%s%2718%s%%s%</span>%t%%t%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_WE0_273%s%<span class="keyword">or</span><br/>
<a name="2719"/><span style="color:red">%s%%s%2719%s%%s%</span>%t%%t%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_WE0_274%s%<span class="keyword">or</span><br/>
<a name="2720"/><span style="color:red">%s%%s%2720%s%%s%</span>%t%%t%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_WE0_275%s%<span class="keyword">or</span><br/>
<a name="2721"/><span style="color:red">%s%%s%2721%s%%s%</span>%t%%t%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_WE0_276%s%<span class="keyword">or</span><br/>
<a name="2722"/><span style="color:red">%s%%s%2722%s%%s%</span>%t%%t%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_WE0_277%s%<span class="keyword">or</span><br/>
<a name="2723"/><span style="color:red">%s%%s%2723%s%%s%</span>%t%%t%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_WE0_278%s%<span class="keyword">or</span><br/>
<a name="2724"/><span style="color:red">%s%%s%2724%s%%s%</span>%t%%t%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_WE0_279%s%<span class="keyword">or</span><br/>
<a name="2725"/><span style="color:red">%s%%s%2725%s%%s%</span>%t%%t%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_WE0_280%s%<span class="keyword">or</span><br/>
<a name="2726"/><span style="color:red">%s%%s%2726%s%%s%</span>%t%%t%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_WE0_281%s%<span class="keyword">or</span><br/>
<a name="2727"/><span style="color:red">%s%%s%2727%s%%s%</span>%t%%t%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_WE0_282;<br/>
<a name="2728"/><span style="color:red">%s%%s%2728%s%%s%</span><br/>
<a name="2729"/><span style="color:red">%s%%s%2729%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%register%s%rd_amC</span><br/>
<a name="2730"/><span style="color:red">%s%%s%2730%s%%s%</span>%t%rd_amC%s%:%s%d_ff_pipeline_t<br/>
<a name="2731"/><span style="color:red">%s%%s%2731%s%%s%</span>%t%%t%<span class="keyword">generic</span>%s%<span class="keyword">map</span>%s%(bit_width%s%=&gt;%s%1)<br/>
<a name="2732"/><span style="color:red">%s%%s%2732%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="2733"/><span style="color:red">%s%%s%2733%s%%s%</span>%t%%t%%t%CLK%s%=&gt;%s%CLK,<br/>
<a name="2734"/><span style="color:red">%s%%s%2734%s%%s%</span>%t%%t%%t%RST%s%=&gt;%s%RST,<br/>
<a name="2735"/><span style="color:red">%s%%s%2735%s%%s%</span>%t%%t%%t%CLEAR%s%=&gt;%s%pipe_RD_clear_Q0_285,<br/>
<a name="2736"/><span style="color:red">%s%%s%2736%s%%s%</span>%t%%t%%t%STALL%s%=&gt;%s%pipe_RD_stall_Q0_286,<br/>
<a name="2737"/><span style="color:red">%s%%s%2737%s%%s%</span>%t%%t%%t%Q0(0)%s%=&gt;%s%main_rd_rd_controller_semantics_rd_amC_Q0_287,<br/>
<a name="2738"/><span style="color:red">%s%%s%2738%s%%s%</span>%t%%t%%t%D0(0)%s%=&gt;%s%rd_amC_D0,<br/>
<a name="2739"/><span style="color:red">%s%%s%2739%s%%s%</span>%t%%t%%t%WE0%s%=&gt;%s%rd_amC_WE0<br/>
<a name="2740"/><span style="color:red">%s%%s%2740%s%%s%</span>%t%%t%);<br/>
<a name="2741"/><span style="color:red">%s%%s%2741%s%%s%</span>%t%rd_amC_D0%s%&lt;=%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_D0_288%s%<span class="keyword">or</span><br/>
<a name="2742"/><span style="color:red">%s%%s%2742%s%%s%</span>%t%%t%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_D0_289%s%<span class="keyword">or</span><br/>
<a name="2743"/><span style="color:red">%s%%s%2743%s%%s%</span>%t%%t%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_D0_290%s%<span class="keyword">or</span><br/>
<a name="2744"/><span style="color:red">%s%%s%2744%s%%s%</span>%t%%t%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_D0_291%s%<span class="keyword">or</span><br/>
<a name="2745"/><span style="color:red">%s%%s%2745%s%%s%</span>%t%%t%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_D0_292%s%<span class="keyword">or</span><br/>
<a name="2746"/><span style="color:red">%s%%s%2746%s%%s%</span>%t%%t%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_D0_293%s%<span class="keyword">or</span><br/>
<a name="2747"/><span style="color:red">%s%%s%2747%s%%s%</span>%t%%t%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_D0_294%s%<span class="keyword">or</span><br/>
<a name="2748"/><span style="color:red">%s%%s%2748%s%%s%</span>%t%%t%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_D0_295%s%<span class="keyword">or</span><br/>
<a name="2749"/><span style="color:red">%s%%s%2749%s%%s%</span>%t%%t%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_D0_296%s%<span class="keyword">or</span><br/>
<a name="2750"/><span style="color:red">%s%%s%2750%s%%s%</span>%t%%t%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_D0_297%s%<span class="keyword">or</span><br/>
<a name="2751"/><span style="color:red">%s%%s%2751%s%%s%</span>%t%%t%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_D0_298%s%<span class="keyword">or</span><br/>
<a name="2752"/><span style="color:red">%s%%s%2752%s%%s%</span>%t%%t%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_D0_299%s%<span class="keyword">or</span><br/>
<a name="2753"/><span style="color:red">%s%%s%2753%s%%s%</span>%t%%t%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_D0_300;<br/>
<a name="2754"/><span style="color:red">%s%%s%2754%s%%s%</span>%t%rd_amC_WE0%s%&lt;=%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_WE0_301%s%<span class="keyword">or</span><br/>
<a name="2755"/><span style="color:red">%s%%s%2755%s%%s%</span>%t%%t%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_WE0_302%s%<span class="keyword">or</span><br/>
<a name="2756"/><span style="color:red">%s%%s%2756%s%%s%</span>%t%%t%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_WE0_303%s%<span class="keyword">or</span><br/>
<a name="2757"/><span style="color:red">%s%%s%2757%s%%s%</span>%t%%t%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_WE0_304%s%<span class="keyword">or</span><br/>
<a name="2758"/><span style="color:red">%s%%s%2758%s%%s%</span>%t%%t%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_WE0_305%s%<span class="keyword">or</span><br/>
<a name="2759"/><span style="color:red">%s%%s%2759%s%%s%</span>%t%%t%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_WE0_306%s%<span class="keyword">or</span><br/>
<a name="2760"/><span style="color:red">%s%%s%2760%s%%s%</span>%t%%t%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_WE0_307%s%<span class="keyword">or</span><br/>
<a name="2761"/><span style="color:red">%s%%s%2761%s%%s%</span>%t%%t%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_WE0_308%s%<span class="keyword">or</span><br/>
<a name="2762"/><span style="color:red">%s%%s%2762%s%%s%</span>%t%%t%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_WE0_309%s%<span class="keyword">or</span><br/>
<a name="2763"/><span style="color:red">%s%%s%2763%s%%s%</span>%t%%t%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_WE0_310%s%<span class="keyword">or</span><br/>
<a name="2764"/><span style="color:red">%s%%s%2764%s%%s%</span>%t%%t%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_WE0_311%s%<span class="keyword">or</span><br/>
<a name="2765"/><span style="color:red">%s%%s%2765%s%%s%</span>%t%%t%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_WE0_312%s%<span class="keyword">or</span><br/>
<a name="2766"/><span style="color:red">%s%%s%2766%s%%s%</span>%t%%t%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_WE0_313;<br/>
<a name="2767"/><span style="color:red">%s%%s%2767%s%%s%</span><br/>
<a name="2768"/><span style="color:red">%s%%s%2768%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%register%s%rd_mem</span><br/>
<a name="2769"/><span style="color:red">%s%%s%2769%s%%s%</span>%t%rd_mem%s%:%s%d_ff_pipeline_t<br/>
<a name="2770"/><span style="color:red">%s%%s%2770%s%%s%</span>%t%%t%<span class="keyword">generic</span>%s%<span class="keyword">map</span>%s%(bit_width%s%=&gt;%s%32)<br/>
<a name="2771"/><span style="color:red">%s%%s%2771%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="2772"/><span style="color:red">%s%%s%2772%s%%s%</span>%t%%t%%t%CLK%s%=&gt;%s%CLK,<br/>
<a name="2773"/><span style="color:red">%s%%s%2773%s%%s%</span>%t%%t%%t%RST%s%=&gt;%s%RST,<br/>
<a name="2774"/><span style="color:red">%s%%s%2774%s%%s%</span>%t%%t%%t%CLEAR%s%=&gt;%s%pipe_RD_clear_Q0_316,<br/>
<a name="2775"/><span style="color:red">%s%%s%2775%s%%s%</span>%t%%t%%t%STALL%s%=&gt;%s%pipe_RD_stall_Q0_317,<br/>
<a name="2776"/><span style="color:red">%s%%s%2776%s%%s%</span>%t%%t%%t%Q0%s%=&gt;%s%main_rd_rd_controller_semantics_rd_mem_Q0_318,<br/>
<a name="2777"/><span style="color:red">%s%%s%2777%s%%s%</span>%t%%t%%t%D0%s%=&gt;%s%main_id_id_controller_semantics_rd_mem_D0_319,<br/>
<a name="2778"/><span style="color:red">%s%%s%2778%s%%s%</span>%t%%t%%t%WE0%s%=&gt;%s%main_id_id_controller_semantics_rd_mem_WE0_320<br/>
<a name="2779"/><span style="color:red">%s%%s%2779%s%%s%</span>%t%%t%);<br/>
<a name="2780"/><span style="color:red">%s%%s%2780%s%%s%</span><br/>
<a name="2781"/><span style="color:red">%s%%s%2781%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%register%s%rd_pc</span><br/>
<a name="2782"/><span style="color:red">%s%%s%2782%s%%s%</span>%t%rd_pc%s%:%s%d_ff_pipeline_t<br/>
<a name="2783"/><span style="color:red">%s%%s%2783%s%%s%</span>%t%%t%<span class="keyword">generic</span>%s%<span class="keyword">map</span>%s%(bit_width%s%=&gt;%s%19)<br/>
<a name="2784"/><span style="color:red">%s%%s%2784%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="2785"/><span style="color:red">%s%%s%2785%s%%s%</span>%t%%t%%t%CLK%s%=&gt;%s%CLK,<br/>
<a name="2786"/><span style="color:red">%s%%s%2786%s%%s%</span>%t%%t%%t%RST%s%=&gt;%s%RST,<br/>
<a name="2787"/><span style="color:red">%s%%s%2787%s%%s%</span>%t%%t%%t%CLEAR%s%=&gt;%s%pipe_RD_clear_Q0_323,<br/>
<a name="2788"/><span style="color:red">%s%%s%2788%s%%s%</span>%t%%t%%t%STALL%s%=&gt;%s%pipe_RD_stall_Q0_324,<br/>
<a name="2789"/><span style="color:red">%s%%s%2789%s%%s%</span>%t%%t%%t%Q0%s%=&gt;%s%main_rd_rd_controller_semantics_rd_pc_Q0_325,<br/>
<a name="2790"/><span style="color:red">%s%%s%2790%s%%s%</span>%t%%t%%t%D0%s%=&gt;%s%main_id_id_controller_semantics_rd_pc_D0_326,<br/>
<a name="2791"/><span style="color:red">%s%%s%2791%s%%s%</span>%t%%t%%t%WE0%s%=&gt;%s%main_id_id_controller_semantics_rd_pc_WE0_327<br/>
<a name="2792"/><span style="color:red">%s%%s%2792%s%%s%</span>%t%%t%);<br/>
<a name="2793"/><span style="color:red">%s%%s%2793%s%%s%</span><br/>
<a name="2794"/><span style="color:red">%s%%s%2794%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%rd_rA</span><br/>
<a name="2795"/><span style="color:red">%s%%s%2795%s%%s%</span>%t%main_rd_rd_controller_semantics_rd_rA_Q0_328%s%&lt;=%s%rd_rA;<br/>
<a name="2796"/><span style="color:red">%s%%s%2796%s%%s%</span><br/>
<a name="2797"/><span style="color:red">%s%%s%2797%s%%s%</span>%t%rd_rA%s%&lt;=%s%main_rd_rd_controller_semantics_rd_rA_D0_329;<br/>
<a name="2798"/><span style="color:red">%s%%s%2798%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%rd_rB</span><br/>
<a name="2799"/><span style="color:red">%s%%s%2799%s%%s%</span>%t%main_rd_rd_controller_semantics_rd_rB_Q0_330%s%&lt;=%s%rd_rB;<br/>
<a name="2800"/><span style="color:red">%s%%s%2800%s%%s%</span><br/>
<a name="2801"/><span style="color:red">%s%%s%2801%s%%s%</span>%t%rd_rB%s%&lt;=%s%main_rd_rd_controller_semantics_rd_rB_D0_331;<br/>
<a name="2802"/><span style="color:red">%s%%s%2802%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%rd_rC</span><br/>
<a name="2803"/><span style="color:red">%s%%s%2803%s%%s%</span>%t%main_rd_rd_controller_semantics_rd_rC_Q0_332%s%&lt;=%s%rd_rC;<br/>
<a name="2804"/><span style="color:red">%s%%s%2804%s%%s%</span><br/>
<a name="2805"/><span style="color:red">%s%%s%2805%s%%s%</span>%t%rd_rC%s%&lt;=%s%main_rd_rd_controller_semantics_rd_rC_D0_333;<br/>
<a name="2806"/><span style="color:red">%s%%s%2806%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%rd_rW</span><br/>
<a name="2807"/><span style="color:red">%s%%s%2807%s%%s%</span>%t%main_rd_rd_controller_semantics_rd_rW_Q0_334%s%&lt;=%s%rd_rW;<br/>
<a name="2808"/><span style="color:red">%s%%s%2808%s%%s%</span><br/>
<a name="2809"/><span style="color:red">%s%%s%2809%s%%s%</span>%t%rd_rW%s%&lt;=%s%main_rd_rd_controller_semantics_rd_rW_D0_335;<br/>
<a name="2810"/><span style="color:red">%s%%s%2810%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%rd_jump_abs</span><br/>
<a name="2811"/><span style="color:red">%s%%s%2811%s%%s%</span>%t%main_rd_rd_controller_semantics_rd_jump_abs_Q0_336%s%&lt;=%s%rd_jump_abs;<br/>
<a name="2812"/><span style="color:red">%s%%s%2812%s%%s%</span><br/>
<a name="2813"/><span style="color:red">%s%%s%2813%s%%s%</span>%t%rd_jump_abs%s%&lt;=%s%main_rd_rd_controller_semantics_rd_jump_abs_D0_337;<br/>
<a name="2814"/><span style="color:red">%s%%s%2814%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%rd_jump_rel</span><br/>
<a name="2815"/><span style="color:red">%s%%s%2815%s%%s%</span>%t%main_rd_rd_controller_semantics_rd_jump_rel_Q0_338%s%&lt;=%s%rd_jump_rel;<br/>
<a name="2816"/><span style="color:red">%s%%s%2816%s%%s%</span><br/>
<a name="2817"/><span style="color:red">%s%%s%2817%s%%s%</span>%t%rd_jump_rel%s%&lt;=%s%main_rd_rd_controller_semantics_rd_jump_rel_D0_339;<br/>
<a name="2818"/><span style="color:red">%s%%s%2818%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%rd_store</span><br/>
<a name="2819"/><span style="color:red">%s%%s%2819%s%%s%</span>%t%main_rd_rd_controller_semantics_rd_store_Q0_340%s%&lt;=%s%rd_store;<br/>
<a name="2820"/><span style="color:red">%s%%s%2820%s%%s%</span><br/>
<a name="2821"/><span style="color:red">%s%%s%2821%s%%s%</span>%t%rd_store%s%&lt;=%s%main_rd_rd_controller_semantics_rd_store_D0_341;<br/>
<a name="2822"/><span style="color:red">%s%%s%2822%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%rd_imm</span><br/>
<a name="2823"/><span style="color:red">%s%%s%2823%s%%s%</span>%t%main_rd_rd_controller_semantics_rd_imm_Q0_342%s%&lt;=%s%rd_imm;<br/>
<a name="2824"/><span style="color:red">%s%%s%2824%s%%s%</span><br/>
<a name="2825"/><span style="color:red">%s%%s%2825%s%%s%</span>%t%rd_imm%s%&lt;=%s%main_rd_rd_controller_semantics_rd_imm_D0_343;<br/>
<a name="2826"/><span style="color:red">%s%%s%2826%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%register%s%ex_mem_rw</span><br/>
<a name="2827"/><span style="color:red">%s%%s%2827%s%%s%</span>%t%ex_mem_rw%s%:%s%d_ff_pipeline_t<br/>
<a name="2828"/><span style="color:red">%s%%s%2828%s%%s%</span>%t%%t%<span class="keyword">generic</span>%s%<span class="keyword">map</span>%s%(bit_width%s%=&gt;%s%4)<br/>
<a name="2829"/><span style="color:red">%s%%s%2829%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="2830"/><span style="color:red">%s%%s%2830%s%%s%</span>%t%%t%%t%CLK%s%=&gt;%s%CLK,<br/>
<a name="2831"/><span style="color:red">%s%%s%2831%s%%s%</span>%t%%t%%t%RST%s%=&gt;%s%RST,<br/>
<a name="2832"/><span style="color:red">%s%%s%2832%s%%s%</span>%t%%t%%t%CLEAR%s%=&gt;%s%pipe_EX_clear_Q0_346,<br/>
<a name="2833"/><span style="color:red">%s%%s%2833%s%%s%</span>%t%%t%%t%STALL%s%=&gt;%s%pipe_EX_stall_Q0_347,<br/>
<a name="2834"/><span style="color:red">%s%%s%2834%s%%s%</span>%t%%t%%t%Q0%s%=&gt;%s%main_ex_output_ex_output_fu_semantics_ex_mem_rw_Q0_348,<br/>
<a name="2835"/><span style="color:red">%s%%s%2835%s%%s%</span>%t%%t%%t%D0%s%=&gt;%s%main_rd_rd_controller_semantics_ex_mem_rw_D0_349,<br/>
<a name="2836"/><span style="color:red">%s%%s%2836%s%%s%</span>%t%%t%%t%WE0%s%=&gt;%s%main_rd_rd_controller_semantics_ex_mem_rw_WE0_350<br/>
<a name="2837"/><span style="color:red">%s%%s%2837%s%%s%</span>%t%%t%);<br/>
<a name="2838"/><span style="color:red">%s%%s%2838%s%%s%</span><br/>
<a name="2839"/><span style="color:red">%s%%s%2839%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%register%s%ex_alu_op</span><br/>
<a name="2840"/><span style="color:red">%s%%s%2840%s%%s%</span>%t%ex_alu_op%s%:%s%d_ff_pipeline_t<br/>
<a name="2841"/><span style="color:red">%s%%s%2841%s%%s%</span>%t%%t%<span class="keyword">generic</span>%s%<span class="keyword">map</span>%s%(bit_width%s%=&gt;%s%6)<br/>
<a name="2842"/><span style="color:red">%s%%s%2842%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="2843"/><span style="color:red">%s%%s%2843%s%%s%</span>%t%%t%%t%CLK%s%=&gt;%s%CLK,<br/>
<a name="2844"/><span style="color:red">%s%%s%2844%s%%s%</span>%t%%t%%t%RST%s%=&gt;%s%RST,<br/>
<a name="2845"/><span style="color:red">%s%%s%2845%s%%s%</span>%t%%t%%t%CLEAR%s%=&gt;%s%pipe_EX_clear_Q0_353,<br/>
<a name="2846"/><span style="color:red">%s%%s%2846%s%%s%</span>%t%%t%%t%STALL%s%=&gt;%s%pipe_EX_stall_Q0_354,<br/>
<a name="2847"/><span style="color:red">%s%%s%2847%s%%s%</span>%t%%t%%t%Q0%s%=&gt;%s%ex_alu_op_Q0,<br/>
<a name="2848"/><span style="color:red">%s%%s%2848%s%%s%</span>%t%%t%%t%D0%s%=&gt;%s%main_rd_rd_controller_semantics_ex_alu_op_D0_361,<br/>
<a name="2849"/><span style="color:red">%s%%s%2849%s%%s%</span>%t%%t%%t%WE0%s%=&gt;%s%main_rd_rd_controller_semantics_ex_alu_op_WE0_362<br/>
<a name="2850"/><span style="color:red">%s%%s%2850%s%%s%</span>%t%%t%);<br/>
<a name="2851"/><span style="color:red">%s%%s%2851%s%%s%</span>%t%main_alu_alu_fu_semantics_ex_alu_op_Q0_355%s%&lt;=%s%ex_alu_op_Q0;<br/>
<a name="2852"/><span style="color:red">%s%%s%2852%s%%s%</span>%t%main_ex_ex_controller_semantics_ex_alu_op_Q0_356%s%&lt;=%s%ex_alu_op_Q0;<br/>
<a name="2853"/><span style="color:red">%s%%s%2853%s%%s%</span>%t%main_ex_output_ex_output_fu_semantics_ex_alu_op_Q0_357%s%&lt;=%s%ex_alu_op_Q0;<br/>
<a name="2854"/><span style="color:red">%s%%s%2854%s%%s%</span>%t%main_fnc_ctrl_0_1_condition_ex_alu_op_Q0_358%s%&lt;=%s%ex_alu_op_Q0;<br/>
<a name="2855"/><span style="color:red">%s%%s%2855%s%%s%</span>%t%main_id_id_controller_semantics_ex_alu_op_Q0_359%s%&lt;=%s%ex_alu_op_Q0;<br/>
<a name="2856"/><span style="color:red">%s%%s%2856%s%%s%</span>%t%main_wb_output_wb_output_fu_semantics_ex_alu_op_Q0_360%s%&lt;=%s%ex_alu_op_Q0;<br/>
<a name="2857"/><span style="color:red">%s%%s%2857%s%%s%</span><br/>
<a name="2858"/><span style="color:red">%s%%s%2858%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%register%s%ex_cond</span><br/>
<a name="2859"/><span style="color:red">%s%%s%2859%s%%s%</span>%t%ex_cond%s%:%s%d_ff_pipeline_t<br/>
<a name="2860"/><span style="color:red">%s%%s%2860%s%%s%</span>%t%%t%<span class="keyword">generic</span>%s%<span class="keyword">map</span>%s%(bit_width%s%=&gt;%s%5)<br/>
<a name="2861"/><span style="color:red">%s%%s%2861%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="2862"/><span style="color:red">%s%%s%2862%s%%s%</span>%t%%t%%t%CLK%s%=&gt;%s%CLK,<br/>
<a name="2863"/><span style="color:red">%s%%s%2863%s%%s%</span>%t%%t%%t%RST%s%=&gt;%s%RST,<br/>
<a name="2864"/><span style="color:red">%s%%s%2864%s%%s%</span>%t%%t%%t%CLEAR%s%=&gt;%s%pipe_EX_clear_Q0_365,<br/>
<a name="2865"/><span style="color:red">%s%%s%2865%s%%s%</span>%t%%t%%t%STALL%s%=&gt;%s%pipe_EX_stall_Q0_366,<br/>
<a name="2866"/><span style="color:red">%s%%s%2866%s%%s%</span>%t%%t%%t%Q0%s%=&gt;%s%main_cond_compare_cond_compare_fu_semantics_ex_cond_Q0_367,<br/>
<a name="2867"/><span style="color:red">%s%%s%2867%s%%s%</span>%t%%t%%t%D0%s%=&gt;%s%main_rd_rd_controller_semantics_ex_cond_D0_368,<br/>
<a name="2868"/><span style="color:red">%s%%s%2868%s%%s%</span>%t%%t%%t%WE0%s%=&gt;%s%main_rd_rd_controller_semantics_ex_cond_WE0_369<br/>
<a name="2869"/><span style="color:red">%s%%s%2869%s%%s%</span>%t%%t%);<br/>
<a name="2870"/><span style="color:red">%s%%s%2870%s%%s%</span><br/>
<a name="2871"/><span style="color:red">%s%%s%2871%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%register%s%ex_dest_en_mux</span><br/>
<a name="2872"/><span style="color:red">%s%%s%2872%s%%s%</span>%t%ex_dest_en_mux%s%:%s%d_ff_pipeline_t<br/>
<a name="2873"/><span style="color:red">%s%%s%2873%s%%s%</span>%t%%t%<span class="keyword">generic</span>%s%<span class="keyword">map</span>%s%(bit_width%s%=&gt;%s%2)<br/>
<a name="2874"/><span style="color:red">%s%%s%2874%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="2875"/><span style="color:red">%s%%s%2875%s%%s%</span>%t%%t%%t%CLK%s%=&gt;%s%CLK,<br/>
<a name="2876"/><span style="color:red">%s%%s%2876%s%%s%</span>%t%%t%%t%RST%s%=&gt;%s%RST,<br/>
<a name="2877"/><span style="color:red">%s%%s%2877%s%%s%</span>%t%%t%%t%CLEAR%s%=&gt;%s%pipe_EX_clear_Q0_372,<br/>
<a name="2878"/><span style="color:red">%s%%s%2878%s%%s%</span>%t%%t%%t%STALL%s%=&gt;%s%pipe_EX_stall_Q0_373,<br/>
<a name="2879"/><span style="color:red">%s%%s%2879%s%%s%</span>%t%%t%%t%Q0%s%=&gt;%s%main_ex_output_ex_output_fu_semantics_ex_dest_en_mux_Q0_374,<br/>
<a name="2880"/><span style="color:red">%s%%s%2880%s%%s%</span>%t%%t%%t%D0%s%=&gt;%s%main_rd_rd_controller_semantics_ex_dest_en_mux_D0_375,<br/>
<a name="2881"/><span style="color:red">%s%%s%2881%s%%s%</span>%t%%t%%t%WE0%s%=&gt;%s%main_rd_rd_controller_semantics_ex_dest_en_mux_WE0_376<br/>
<a name="2882"/><span style="color:red">%s%%s%2882%s%%s%</span>%t%%t%);<br/>
<a name="2883"/><span style="color:red">%s%%s%2883%s%%s%</span><br/>
<a name="2884"/><span style="color:red">%s%%s%2884%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%register%s%ex_ie_flag</span><br/>
<a name="2885"/><span style="color:red">%s%%s%2885%s%%s%</span>%t%ex_ie_flag%s%:%s%d_ff_pipeline_t<br/>
<a name="2886"/><span style="color:red">%s%%s%2886%s%%s%</span>%t%%t%<span class="keyword">generic</span>%s%<span class="keyword">map</span>%s%(bit_width%s%=&gt;%s%2)<br/>
<a name="2887"/><span style="color:red">%s%%s%2887%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="2888"/><span style="color:red">%s%%s%2888%s%%s%</span>%t%%t%%t%CLK%s%=&gt;%s%CLK,<br/>
<a name="2889"/><span style="color:red">%s%%s%2889%s%%s%</span>%t%%t%%t%RST%s%=&gt;%s%RST,<br/>
<a name="2890"/><span style="color:red">%s%%s%2890%s%%s%</span>%t%%t%%t%CLEAR%s%=&gt;%s%pipe_EX_clear_Q0_379,<br/>
<a name="2891"/><span style="color:red">%s%%s%2891%s%%s%</span>%t%%t%%t%STALL%s%=&gt;%s%pipe_EX_stall_Q0_380,<br/>
<a name="2892"/><span style="color:red">%s%%s%2892%s%%s%</span>%t%%t%%t%Q0%s%=&gt;%s%ex_ie_flag_Q0,<br/>
<a name="2893"/><span style="color:red">%s%%s%2893%s%%s%</span>%t%%t%%t%D0%s%=&gt;%s%main_rd_rd_controller_semantics_ex_ie_flag_D0_383,<br/>
<a name="2894"/><span style="color:red">%s%%s%2894%s%%s%</span>%t%%t%%t%WE0%s%=&gt;%s%main_rd_rd_controller_semantics_ex_ie_flag_WE0_384<br/>
<a name="2895"/><span style="color:red">%s%%s%2895%s%%s%</span>%t%%t%);<br/>
<a name="2896"/><span style="color:red">%s%%s%2896%s%%s%</span>%t%main_ex_ex_controller_semantics_ex_ie_flag_Q0_381%s%&lt;=%s%ex_ie_flag_Q0;<br/>
<a name="2897"/><span style="color:red">%s%%s%2897%s%%s%</span>%t%main_id_id_controller_semantics_ex_ie_flag_Q0_382%s%&lt;=%s%ex_ie_flag_Q0;<br/>
<a name="2898"/><span style="color:red">%s%%s%2898%s%%s%</span><br/>
<a name="2899"/><span style="color:red">%s%%s%2899%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%register%s%ex_regA</span><br/>
<a name="2900"/><span style="color:red">%s%%s%2900%s%%s%</span>%t%ex_regA%s%:%s%d_ff_pipeline_t<br/>
<a name="2901"/><span style="color:red">%s%%s%2901%s%%s%</span>%t%%t%<span class="keyword">generic</span>%s%<span class="keyword">map</span>%s%(bit_width%s%=&gt;%s%32)<br/>
<a name="2902"/><span style="color:red">%s%%s%2902%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="2903"/><span style="color:red">%s%%s%2903%s%%s%</span>%t%%t%%t%CLK%s%=&gt;%s%CLK,<br/>
<a name="2904"/><span style="color:red">%s%%s%2904%s%%s%</span>%t%%t%%t%RST%s%=&gt;%s%RST,<br/>
<a name="2905"/><span style="color:red">%s%%s%2905%s%%s%</span>%t%%t%%t%CLEAR%s%=&gt;%s%pipe_EX_clear_Q0_387,<br/>
<a name="2906"/><span style="color:red">%s%%s%2906%s%%s%</span>%t%%t%%t%STALL%s%=&gt;%s%pipe_EX_stall_Q0_388,<br/>
<a name="2907"/><span style="color:red">%s%%s%2907%s%%s%</span>%t%%t%%t%Q0%s%=&gt;%s%main_cond_compare_cond_compare_fu_semantics_ex_regA_Q0_389,<br/>
<a name="2908"/><span style="color:red">%s%%s%2908%s%%s%</span>%t%%t%%t%D0%s%=&gt;%s%main_rd_rd_controller_semantics_ex_regA_D0_390,<br/>
<a name="2909"/><span style="color:red">%s%%s%2909%s%%s%</span>%t%%t%%t%WE0%s%=&gt;%s%main_rd_rd_controller_semantics_ex_regA_WE0_391<br/>
<a name="2910"/><span style="color:red">%s%%s%2910%s%%s%</span>%t%%t%);<br/>
<a name="2911"/><span style="color:red">%s%%s%2911%s%%s%</span><br/>
<a name="2912"/><span style="color:red">%s%%s%2912%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%register%s%ex_regB</span><br/>
<a name="2913"/><span style="color:red">%s%%s%2913%s%%s%</span>%t%ex_regB%s%:%s%d_ff_pipeline_t<br/>
<a name="2914"/><span style="color:red">%s%%s%2914%s%%s%</span>%t%%t%<span class="keyword">generic</span>%s%<span class="keyword">map</span>%s%(bit_width%s%=&gt;%s%32)<br/>
<a name="2915"/><span style="color:red">%s%%s%2915%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="2916"/><span style="color:red">%s%%s%2916%s%%s%</span>%t%%t%%t%CLK%s%=&gt;%s%CLK,<br/>
<a name="2917"/><span style="color:red">%s%%s%2917%s%%s%</span>%t%%t%%t%RST%s%=&gt;%s%RST,<br/>
<a name="2918"/><span style="color:red">%s%%s%2918%s%%s%</span>%t%%t%%t%CLEAR%s%=&gt;%s%pipe_EX_clear_Q0_394,<br/>
<a name="2919"/><span style="color:red">%s%%s%2919%s%%s%</span>%t%%t%%t%STALL%s%=&gt;%s%pipe_EX_stall_Q0_395,<br/>
<a name="2920"/><span style="color:red">%s%%s%2920%s%%s%</span>%t%%t%%t%Q0%s%=&gt;%s%ex_regB_Q0,<br/>
<a name="2921"/><span style="color:red">%s%%s%2921%s%%s%</span>%t%%t%%t%D0%s%=&gt;%s%main_rd_rd_controller_semantics_ex_regB_D0_398,<br/>
<a name="2922"/><span style="color:red">%s%%s%2922%s%%s%</span>%t%%t%%t%WE0%s%=&gt;%s%main_rd_rd_controller_semantics_ex_regB_WE0_399<br/>
<a name="2923"/><span style="color:red">%s%%s%2923%s%%s%</span>%t%%t%);<br/>
<a name="2924"/><span style="color:red">%s%%s%2924%s%%s%</span>%t%main_cond_compare_cond_compare_fu_semantics_ex_regB_Q0_396%s%&lt;=%s%ex_regB_Q0;<br/>
<a name="2925"/><span style="color:red">%s%%s%2925%s%%s%</span>%t%main_ex_output_ex_output_fu_semantics_ex_regB_Q0_397%s%&lt;=%s%ex_regB_Q0;<br/>
<a name="2926"/><span style="color:red">%s%%s%2926%s%%s%</span><br/>
<a name="2927"/><span style="color:red">%s%%s%2927%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%register%s%ex_regC</span><br/>
<a name="2928"/><span style="color:red">%s%%s%2928%s%%s%</span>%t%ex_regC%s%:%s%d_ff_pipeline_t<br/>
<a name="2929"/><span style="color:red">%s%%s%2929%s%%s%</span>%t%%t%<span class="keyword">generic</span>%s%<span class="keyword">map</span>%s%(bit_width%s%=&gt;%s%32)<br/>
<a name="2930"/><span style="color:red">%s%%s%2930%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="2931"/><span style="color:red">%s%%s%2931%s%%s%</span>%t%%t%%t%CLK%s%=&gt;%s%CLK,<br/>
<a name="2932"/><span style="color:red">%s%%s%2932%s%%s%</span>%t%%t%%t%RST%s%=&gt;%s%RST,<br/>
<a name="2933"/><span style="color:red">%s%%s%2933%s%%s%</span>%t%%t%%t%CLEAR%s%=&gt;%s%pipe_EX_clear_Q0_402,<br/>
<a name="2934"/><span style="color:red">%s%%s%2934%s%%s%</span>%t%%t%%t%STALL%s%=&gt;%s%pipe_EX_stall_Q0_403,<br/>
<a name="2935"/><span style="color:red">%s%%s%2935%s%%s%</span>%t%%t%%t%Q0%s%=&gt;%s%main_ex_output_ex_output_fu_semantics_ex_regC_Q0_404,<br/>
<a name="2936"/><span style="color:red">%s%%s%2936%s%%s%</span>%t%%t%%t%D0%s%=&gt;%s%main_rd_rd_controller_semantics_ex_regC_D0_405,<br/>
<a name="2937"/><span style="color:red">%s%%s%2937%s%%s%</span>%t%%t%%t%WE0%s%=&gt;%s%main_rd_rd_controller_semantics_ex_regC_WE0_406<br/>
<a name="2938"/><span style="color:red">%s%%s%2938%s%%s%</span>%t%%t%);<br/>
<a name="2939"/><span style="color:red">%s%%s%2939%s%%s%</span><br/>
<a name="2940"/><span style="color:red">%s%%s%2940%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%register%s%ex_aluA</span><br/>
<a name="2941"/><span style="color:red">%s%%s%2941%s%%s%</span>%t%ex_aluA%s%:%s%d_ff_pipeline_t<br/>
<a name="2942"/><span style="color:red">%s%%s%2942%s%%s%</span>%t%%t%<span class="keyword">generic</span>%s%<span class="keyword">map</span>%s%(bit_width%s%=&gt;%s%32)<br/>
<a name="2943"/><span style="color:red">%s%%s%2943%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="2944"/><span style="color:red">%s%%s%2944%s%%s%</span>%t%%t%%t%CLK%s%=&gt;%s%CLK,<br/>
<a name="2945"/><span style="color:red">%s%%s%2945%s%%s%</span>%t%%t%%t%RST%s%=&gt;%s%RST,<br/>
<a name="2946"/><span style="color:red">%s%%s%2946%s%%s%</span>%t%%t%%t%CLEAR%s%=&gt;%s%pipe_EX_clear_Q0_409,<br/>
<a name="2947"/><span style="color:red">%s%%s%2947%s%%s%</span>%t%%t%%t%STALL%s%=&gt;%s%pipe_EX_stall_Q0_410,<br/>
<a name="2948"/><span style="color:red">%s%%s%2948%s%%s%</span>%t%%t%%t%Q0%s%=&gt;%s%ex_aluA_Q0,<br/>
<a name="2949"/><span style="color:red">%s%%s%2949%s%%s%</span>%t%%t%%t%D0%s%=&gt;%s%main_rd_rd_controller_semantics_ex_aluA_D0_413,<br/>
<a name="2950"/><span style="color:red">%s%%s%2950%s%%s%</span>%t%%t%%t%WE0%s%=&gt;%s%main_rd_rd_controller_semantics_ex_aluA_WE0_414<br/>
<a name="2951"/><span style="color:red">%s%%s%2951%s%%s%</span>%t%%t%);<br/>
<a name="2952"/><span style="color:red">%s%%s%2952%s%%s%</span>%t%main_alu_alu_fu_semantics_ex_aluA_Q0_411%s%&lt;=%s%ex_aluA_Q0;<br/>
<a name="2953"/><span style="color:red">%s%%s%2953%s%%s%</span>%t%main_ex_ex_controller_semantics_ex_aluA_Q0_412%s%&lt;=%s%ex_aluA_Q0;<br/>
<a name="2954"/><span style="color:red">%s%%s%2954%s%%s%</span><br/>
<a name="2955"/><span style="color:red">%s%%s%2955%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%register%s%ex_aluB</span><br/>
<a name="2956"/><span style="color:red">%s%%s%2956%s%%s%</span>%t%ex_aluB%s%:%s%d_ff_pipeline_t<br/>
<a name="2957"/><span style="color:red">%s%%s%2957%s%%s%</span>%t%%t%<span class="keyword">generic</span>%s%<span class="keyword">map</span>%s%(bit_width%s%=&gt;%s%32)<br/>
<a name="2958"/><span style="color:red">%s%%s%2958%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="2959"/><span style="color:red">%s%%s%2959%s%%s%</span>%t%%t%%t%CLK%s%=&gt;%s%CLK,<br/>
<a name="2960"/><span style="color:red">%s%%s%2960%s%%s%</span>%t%%t%%t%RST%s%=&gt;%s%RST,<br/>
<a name="2961"/><span style="color:red">%s%%s%2961%s%%s%</span>%t%%t%%t%CLEAR%s%=&gt;%s%pipe_EX_clear_Q0_417,<br/>
<a name="2962"/><span style="color:red">%s%%s%2962%s%%s%</span>%t%%t%%t%STALL%s%=&gt;%s%pipe_EX_stall_Q0_418,<br/>
<a name="2963"/><span style="color:red">%s%%s%2963%s%%s%</span>%t%%t%%t%Q0%s%=&gt;%s%ex_aluB_Q0,<br/>
<a name="2964"/><span style="color:red">%s%%s%2964%s%%s%</span>%t%%t%%t%D0%s%=&gt;%s%main_rd_rd_controller_semantics_ex_aluB_D0_422,<br/>
<a name="2965"/><span style="color:red">%s%%s%2965%s%%s%</span>%t%%t%%t%WE0%s%=&gt;%s%main_rd_rd_controller_semantics_ex_aluB_WE0_423<br/>
<a name="2966"/><span style="color:red">%s%%s%2966%s%%s%</span>%t%%t%);<br/>
<a name="2967"/><span style="color:red">%s%%s%2967%s%%s%</span>%t%main_alu_alu_fu_semantics_ex_aluB_Q0_419%s%&lt;=%s%ex_aluB_Q0;<br/>
<a name="2968"/><span style="color:red">%s%%s%2968%s%%s%</span>%t%main_ex_ex_controller_semantics_ex_aluB_Q0_420%s%&lt;=%s%ex_aluB_Q0;<br/>
<a name="2969"/><span style="color:red">%s%%s%2969%s%%s%</span>%t%main_wb_output_wb_output_fu_semantics_ex_aluB_Q0_421%s%&lt;=%s%ex_aluB_Q0;<br/>
<a name="2970"/><span style="color:red">%s%%s%2970%s%%s%</span><br/>
<a name="2971"/><span style="color:red">%s%%s%2971%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%register%s%ex_rW</span><br/>
<a name="2972"/><span style="color:red">%s%%s%2972%s%%s%</span>%t%ex_rW%s%:%s%d_ff_pipeline_t<br/>
<a name="2973"/><span style="color:red">%s%%s%2973%s%%s%</span>%t%%t%<span class="keyword">generic</span>%s%<span class="keyword">map</span>%s%(bit_width%s%=&gt;%s%5)<br/>
<a name="2974"/><span style="color:red">%s%%s%2974%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="2975"/><span style="color:red">%s%%s%2975%s%%s%</span>%t%%t%%t%CLK%s%=&gt;%s%CLK,<br/>
<a name="2976"/><span style="color:red">%s%%s%2976%s%%s%</span>%t%%t%%t%RST%s%=&gt;%s%RST,<br/>
<a name="2977"/><span style="color:red">%s%%s%2977%s%%s%</span>%t%%t%%t%CLEAR%s%=&gt;%s%pipe_EX_clear_Q0_426,<br/>
<a name="2978"/><span style="color:red">%s%%s%2978%s%%s%</span>%t%%t%%t%STALL%s%=&gt;%s%pipe_EX_stall_Q0_427,<br/>
<a name="2979"/><span style="color:red">%s%%s%2979%s%%s%</span>%t%%t%%t%Q0%s%=&gt;%s%ex_rW_Q0,<br/>
<a name="2980"/><span style="color:red">%s%%s%2980%s%%s%</span>%t%%t%%t%D0%s%=&gt;%s%main_rd_rd_controller_semantics_ex_rW_D0_430,<br/>
<a name="2981"/><span style="color:red">%s%%s%2981%s%%s%</span>%t%%t%%t%WE0%s%=&gt;%s%main_rd_rd_controller_semantics_ex_rW_WE0_431<br/>
<a name="2982"/><span style="color:red">%s%%s%2982%s%%s%</span>%t%%t%);<br/>
<a name="2983"/><span style="color:red">%s%%s%2983%s%%s%</span>%t%main_ex_output_ex_output_fu_semantics_ex_rW_Q0_428%s%&lt;=%s%ex_rW_Q0;<br/>
<a name="2984"/><span style="color:red">%s%%s%2984%s%%s%</span>%t%main_wb_output_wb_output_fu_semantics_ex_rW_Q0_429%s%&lt;=%s%ex_rW_Q0;<br/>
<a name="2985"/><span style="color:red">%s%%s%2985%s%%s%</span><br/>
<a name="2986"/><span style="color:red">%s%%s%2986%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%ex_alu_add</span><br/>
<a name="2987"/><span style="color:red">%s%%s%2987%s%%s%</span>%t%main_alu_alu_fu_semantics_ex_alu_add_Q0_432%s%&lt;=%s%ex_alu_add;<br/>
<a name="2988"/><span style="color:red">%s%%s%2988%s%%s%</span>%t%main_wb_output_wb_output_fu_semantics_ex_alu_add_Q0_433%s%&lt;=%s%ex_alu_add;<br/>
<a name="2989"/><span style="color:red">%s%%s%2989%s%%s%</span><br/>
<a name="2990"/><span style="color:red">%s%%s%2990%s%%s%</span>%t%ex_alu_add%s%&lt;=%s%main_alu_alu_fu_semantics_ex_alu_add_D0_434;<br/>
<a name="2991"/><span style="color:red">%s%%s%2991%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%ex_alu_logic</span><br/>
<a name="2992"/><span style="color:red">%s%%s%2992%s%%s%</span>%t%main_wb_output_wb_output_fu_semantics_ex_alu_logic_Q0_435%s%&lt;=%s%ex_alu_logic;<br/>
<a name="2993"/><span style="color:red">%s%%s%2993%s%%s%</span><br/>
<a name="2994"/><span style="color:red">%s%%s%2994%s%%s%</span>%t%ex_alu_logic%s%&lt;=%s%main_alu_alu_fu_semantics_ex_alu_logic_D0_436;<br/>
<a name="2995"/><span style="color:red">%s%%s%2995%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%ex_alu_arith</span><br/>
<a name="2996"/><span style="color:red">%s%%s%2996%s%%s%</span>%t%main_ex_output_ex_output_fu_semantics_ex_alu_arith_Q0_437%s%&lt;=%s%ex_alu_arith;<br/>
<a name="2997"/><span style="color:red">%s%%s%2997%s%%s%</span><br/>
<a name="2998"/><span style="color:red">%s%%s%2998%s%%s%</span>%t%ex_alu_arith%s%&lt;=%s%main_alu_alu_fu_semantics_ex_alu_arith_D0_438;<br/>
<a name="2999"/><span style="color:red">%s%%s%2999%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%ex_dest_en</span><br/>
<a name="3000"/><span style="color:red">%s%%s%3000%s%%s%</span>%t%main_ex_output_ex_output_fu_semantics_ex_dest_en_Q0_439%s%&lt;=%s%ex_dest_en;<br/>
<a name="3001"/><span style="color:red">%s%%s%3001%s%%s%</span>%t%main_wb_output_wb_output_fu_semantics_ex_dest_en_Q0_440%s%&lt;=%s%ex_dest_en;<br/>
<a name="3002"/><span style="color:red">%s%%s%3002%s%%s%</span><br/>
<a name="3003"/><span style="color:red">%s%%s%3003%s%%s%</span>%t%ex_dest_en%s%&lt;=%s%main_ex_output_ex_output_fu_semantics_ex_dest_en_D0_441;<br/>
<a name="3004"/><span style="color:red">%s%%s%3004%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%ex_cmp</span><br/>
<a name="3005"/><span style="color:red">%s%%s%3005%s%%s%</span>%t%main_cond_compare_cond_compare_fu_semantics_ex_cmp_Q0_442%s%&lt;=%s%ex_cmp;<br/>
<a name="3006"/><span style="color:red">%s%%s%3006%s%%s%</span>%t%main_ex_output_ex_output_fu_semantics_ex_cmp_Q0_443%s%&lt;=%s%ex_cmp;<br/>
<a name="3007"/><span style="color:red">%s%%s%3007%s%%s%</span><br/>
<a name="3008"/><span style="color:red">%s%%s%3008%s%%s%</span>%t%ex_cmp%s%&lt;=%s%main_cond_compare_cond_compare_fu_semantics_ex_cmp_D0_444;<br/>
<a name="3009"/><span style="color:red">%s%%s%3009%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%register%s%ex2_alu_op</span><br/>
<a name="3010"/><span style="color:red">%s%%s%3010%s%%s%</span>%t%ex2_alu_op%s%:%s%d_ff_pipeline_t<br/>
<a name="3011"/><span style="color:red">%s%%s%3011%s%%s%</span>%t%%t%<span class="keyword">generic</span>%s%<span class="keyword">map</span>%s%(bit_width%s%=&gt;%s%6)<br/>
<a name="3012"/><span style="color:red">%s%%s%3012%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="3013"/><span style="color:red">%s%%s%3013%s%%s%</span>%t%%t%%t%CLK%s%=&gt;%s%CLK,<br/>
<a name="3014"/><span style="color:red">%s%%s%3014%s%%s%</span>%t%%t%%t%RST%s%=&gt;%s%RST,<br/>
<a name="3015"/><span style="color:red">%s%%s%3015%s%%s%</span>%t%%t%%t%CLEAR%s%=&gt;%s%pipe_EX2_clear_Q0_447,<br/>
<a name="3016"/><span style="color:red">%s%%s%3016%s%%s%</span>%t%%t%%t%STALL%s%=&gt;%s%pipe_EX2_stall_Q0_448,<br/>
<a name="3017"/><span style="color:red">%s%%s%3017%s%%s%</span>%t%%t%%t%Q0%s%=&gt;%s%ex2_alu_op_Q0,<br/>
<a name="3018"/><span style="color:red">%s%%s%3018%s%%s%</span>%t%%t%%t%D0%s%=&gt;%s%main_ex_output_ex_output_fu_semantics_ex2_alu_op_D0_451,<br/>
<a name="3019"/><span style="color:red">%s%%s%3019%s%%s%</span>%t%%t%%t%WE0%s%=&gt;%s%main_ex_output_ex_output_fu_semantics_ex2_alu_op_WE0_452<br/>
<a name="3020"/><span style="color:red">%s%%s%3020%s%%s%</span>%t%%t%);<br/>
<a name="3021"/><span style="color:red">%s%%s%3021%s%%s%</span>%t%main_ex2_ex2_controller_semantics_ex2_alu_op_Q0_449%s%&lt;=%s%ex2_alu_op_Q0;<br/>
<a name="3022"/><span style="color:red">%s%%s%3022%s%%s%</span>%t%main_wb_output_wb_output_fu_semantics_ex2_alu_op_Q0_450%s%&lt;=%s%ex2_alu_op_Q0;<br/>
<a name="3023"/><span style="color:red">%s%%s%3023%s%%s%</span><br/>
<a name="3024"/><span style="color:red">%s%%s%3024%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%register%s%ex2_rW</span><br/>
<a name="3025"/><span style="color:red">%s%%s%3025%s%%s%</span>%t%ex2_rW%s%:%s%d_ff_pipeline_t<br/>
<a name="3026"/><span style="color:red">%s%%s%3026%s%%s%</span>%t%%t%<span class="keyword">generic</span>%s%<span class="keyword">map</span>%s%(bit_width%s%=&gt;%s%5)<br/>
<a name="3027"/><span style="color:red">%s%%s%3027%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="3028"/><span style="color:red">%s%%s%3028%s%%s%</span>%t%%t%%t%CLK%s%=&gt;%s%CLK,<br/>
<a name="3029"/><span style="color:red">%s%%s%3029%s%%s%</span>%t%%t%%t%RST%s%=&gt;%s%RST,<br/>
<a name="3030"/><span style="color:red">%s%%s%3030%s%%s%</span>%t%%t%%t%CLEAR%s%=&gt;%s%pipe_EX2_clear_Q0_455,<br/>
<a name="3031"/><span style="color:red">%s%%s%3031%s%%s%</span>%t%%t%%t%STALL%s%=&gt;%s%pipe_EX2_stall_Q0_456,<br/>
<a name="3032"/><span style="color:red">%s%%s%3032%s%%s%</span>%t%%t%%t%Q0%s%=&gt;%s%ex2_rW_Q0,<br/>
<a name="3033"/><span style="color:red">%s%%s%3033%s%%s%</span>%t%%t%%t%D0%s%=&gt;%s%main_ex_output_ex_output_fu_semantics_ex2_rW_D0_459,<br/>
<a name="3034"/><span style="color:red">%s%%s%3034%s%%s%</span>%t%%t%%t%WE0%s%=&gt;%s%main_ex_output_ex_output_fu_semantics_ex2_rW_WE0_460<br/>
<a name="3035"/><span style="color:red">%s%%s%3035%s%%s%</span>%t%%t%);<br/>
<a name="3036"/><span style="color:red">%s%%s%3036%s%%s%</span>%t%main_ex2_ex2_controller_semantics_ex2_rW_Q0_457%s%&lt;=%s%ex2_rW_Q0;<br/>
<a name="3037"/><span style="color:red">%s%%s%3037%s%%s%</span>%t%main_wb_output_wb_output_fu_semantics_ex2_rW_Q0_458%s%&lt;=%s%ex2_rW_Q0;<br/>
<a name="3038"/><span style="color:red">%s%%s%3038%s%%s%</span><br/>
<a name="3039"/><span style="color:red">%s%%s%3039%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%register%s%ex2_mem_rw</span><br/>
<a name="3040"/><span style="color:red">%s%%s%3040%s%%s%</span>%t%ex2_mem_rw%s%:%s%d_ff_pipeline_t<br/>
<a name="3041"/><span style="color:red">%s%%s%3041%s%%s%</span>%t%%t%<span class="keyword">generic</span>%s%<span class="keyword">map</span>%s%(bit_width%s%=&gt;%s%4)<br/>
<a name="3042"/><span style="color:red">%s%%s%3042%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="3043"/><span style="color:red">%s%%s%3043%s%%s%</span>%t%%t%%t%CLK%s%=&gt;%s%CLK,<br/>
<a name="3044"/><span style="color:red">%s%%s%3044%s%%s%</span>%t%%t%%t%RST%s%=&gt;%s%RST,<br/>
<a name="3045"/><span style="color:red">%s%%s%3045%s%%s%</span>%t%%t%%t%CLEAR%s%=&gt;%s%pipe_EX2_clear_Q0_463,<br/>
<a name="3046"/><span style="color:red">%s%%s%3046%s%%s%</span>%t%%t%%t%STALL%s%=&gt;%s%pipe_EX2_stall_Q0_464,<br/>
<a name="3047"/><span style="color:red">%s%%s%3047%s%%s%</span>%t%%t%%t%Q0%s%=&gt;%s%ex2_mem_rw_Q0,<br/>
<a name="3048"/><span style="color:red">%s%%s%3048%s%%s%</span>%t%%t%%t%D0%s%=&gt;%s%main_ex_output_ex_output_fu_semantics_ex2_mem_rw_D0_467,<br/>
<a name="3049"/><span style="color:red">%s%%s%3049%s%%s%</span>%t%%t%%t%WE0%s%=&gt;%s%main_ex_output_ex_output_fu_semantics_ex2_mem_rw_WE0_468<br/>
<a name="3050"/><span style="color:red">%s%%s%3050%s%%s%</span>%t%%t%);<br/>
<a name="3051"/><span style="color:red">%s%%s%3051%s%%s%</span>%t%main_ex2_ex2_controller_semantics_ex2_mem_rw_Q0_465%s%&lt;=%s%ex2_mem_rw_Q0;<br/>
<a name="3052"/><span style="color:red">%s%%s%3052%s%%s%</span>%t%main_fe_fe_controller_semantics_ex2_mem_rw_Q0_466%s%&lt;=%s%ex2_mem_rw_Q0;<br/>
<a name="3053"/><span style="color:red">%s%%s%3053%s%%s%</span><br/>
<a name="3054"/><span style="color:red">%s%%s%3054%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%register%s%ex2_dest_en</span><br/>
<a name="3055"/><span style="color:red">%s%%s%3055%s%%s%</span>%t%ex2_dest_en%s%:%s%d_ff_pipeline_t<br/>
<a name="3056"/><span style="color:red">%s%%s%3056%s%%s%</span>%t%%t%<span class="keyword">generic</span>%s%<span class="keyword">map</span>%s%(bit_width%s%=&gt;%s%1)<br/>
<a name="3057"/><span style="color:red">%s%%s%3057%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="3058"/><span style="color:red">%s%%s%3058%s%%s%</span>%t%%t%%t%CLK%s%=&gt;%s%CLK,<br/>
<a name="3059"/><span style="color:red">%s%%s%3059%s%%s%</span>%t%%t%%t%RST%s%=&gt;%s%RST,<br/>
<a name="3060"/><span style="color:red">%s%%s%3060%s%%s%</span>%t%%t%%t%CLEAR%s%=&gt;%s%pipe_EX2_clear_Q0_471,<br/>
<a name="3061"/><span style="color:red">%s%%s%3061%s%%s%</span>%t%%t%%t%STALL%s%=&gt;%s%pipe_EX2_stall_Q0_472,<br/>
<a name="3062"/><span style="color:red">%s%%s%3062%s%%s%</span>%t%%t%%t%Q0(0)%s%=&gt;%s%ex2_dest_en_Q0,<br/>
<a name="3063"/><span style="color:red">%s%%s%3063%s%%s%</span>%t%%t%%t%D0(0)%s%=&gt;%s%main_ex_output_ex_output_fu_semantics_ex2_dest_en_D0_475,<br/>
<a name="3064"/><span style="color:red">%s%%s%3064%s%%s%</span>%t%%t%%t%WE0%s%=&gt;%s%main_ex_output_ex_output_fu_semantics_ex2_dest_en_WE0_476<br/>
<a name="3065"/><span style="color:red">%s%%s%3065%s%%s%</span>%t%%t%);<br/>
<a name="3066"/><span style="color:red">%s%%s%3066%s%%s%</span>%t%main_ex2_ex2_controller_semantics_ex2_dest_en_Q0_473%s%&lt;=%s%ex2_dest_en_Q0;<br/>
<a name="3067"/><span style="color:red">%s%%s%3067%s%%s%</span>%t%main_wb_output_wb_output_fu_semantics_ex2_dest_en_Q0_474%s%&lt;=%s%ex2_dest_en_Q0;<br/>
<a name="3068"/><span style="color:red">%s%%s%3068%s%%s%</span><br/>
<a name="3069"/><span style="color:red">%s%%s%3069%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%register%s%ex2_cmp</span><br/>
<a name="3070"/><span style="color:red">%s%%s%3070%s%%s%</span>%t%ex2_cmp%s%:%s%d_ff_pipeline_t<br/>
<a name="3071"/><span style="color:red">%s%%s%3071%s%%s%</span>%t%%t%<span class="keyword">generic</span>%s%<span class="keyword">map</span>%s%(bit_width%s%=&gt;%s%1)<br/>
<a name="3072"/><span style="color:red">%s%%s%3072%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="3073"/><span style="color:red">%s%%s%3073%s%%s%</span>%t%%t%%t%CLK%s%=&gt;%s%CLK,<br/>
<a name="3074"/><span style="color:red">%s%%s%3074%s%%s%</span>%t%%t%%t%RST%s%=&gt;%s%RST,<br/>
<a name="3075"/><span style="color:red">%s%%s%3075%s%%s%</span>%t%%t%%t%CLEAR%s%=&gt;%s%pipe_EX2_clear_Q0_479,<br/>
<a name="3076"/><span style="color:red">%s%%s%3076%s%%s%</span>%t%%t%%t%STALL%s%=&gt;%s%pipe_EX2_stall_Q0_480,<br/>
<a name="3077"/><span style="color:red">%s%%s%3077%s%%s%</span>%t%%t%%t%Q0(0)%s%=&gt;%s%main_ex2_ex2_controller_semantics_ex2_cmp_Q0_481,<br/>
<a name="3078"/><span style="color:red">%s%%s%3078%s%%s%</span>%t%%t%%t%D0(0)%s%=&gt;%s%main_cond_compare_cond_compare_fu_semantics_ex2_cmp_D0_482,<br/>
<a name="3079"/><span style="color:red">%s%%s%3079%s%%s%</span>%t%%t%%t%WE0%s%=&gt;%s%main_cond_compare_cond_compare_fu_semantics_ex2_cmp_WE0_483<br/>
<a name="3080"/><span style="color:red">%s%%s%3080%s%%s%</span>%t%%t%);<br/>
<a name="3081"/><span style="color:red">%s%%s%3081%s%%s%</span><br/>
<a name="3082"/><span style="color:red">%s%%s%3082%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%register%s%ex2_alu</span><br/>
<a name="3083"/><span style="color:red">%s%%s%3083%s%%s%</span>%t%ex2_alu%s%:%s%d_ff_pipeline_t<br/>
<a name="3084"/><span style="color:red">%s%%s%3084%s%%s%</span>%t%%t%<span class="keyword">generic</span>%s%<span class="keyword">map</span>%s%(bit_width%s%=&gt;%s%32)<br/>
<a name="3085"/><span style="color:red">%s%%s%3085%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="3086"/><span style="color:red">%s%%s%3086%s%%s%</span>%t%%t%%t%CLK%s%=&gt;%s%CLK,<br/>
<a name="3087"/><span style="color:red">%s%%s%3087%s%%s%</span>%t%%t%%t%RST%s%=&gt;%s%RST,<br/>
<a name="3088"/><span style="color:red">%s%%s%3088%s%%s%</span>%t%%t%%t%CLEAR%s%=&gt;%s%pipe_EX2_clear_Q0_486,<br/>
<a name="3089"/><span style="color:red">%s%%s%3089%s%%s%</span>%t%%t%%t%STALL%s%=&gt;%s%pipe_EX2_stall_Q0_487,<br/>
<a name="3090"/><span style="color:red">%s%%s%3090%s%%s%</span>%t%%t%%t%Q0%s%=&gt;%s%main_ex2_ex2_controller_semantics_ex2_alu_Q0_488,<br/>
<a name="3091"/><span style="color:red">%s%%s%3091%s%%s%</span>%t%%t%%t%D0%s%=&gt;%s%main_ex_output_ex_output_fu_semantics_ex2_alu_D0_489,<br/>
<a name="3092"/><span style="color:red">%s%%s%3092%s%%s%</span>%t%%t%%t%WE0%s%=&gt;%s%main_ex_output_ex_output_fu_semantics_ex2_alu_WE0_490<br/>
<a name="3093"/><span style="color:red">%s%%s%3093%s%%s%</span>%t%%t%);<br/>
<a name="3094"/><span style="color:red">%s%%s%3094%s%%s%</span><br/>
<a name="3095"/><span style="color:red">%s%%s%3095%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%register%s%ex2_mul</span><br/>
<a name="3096"/><span style="color:red">%s%%s%3096%s%%s%</span>%t%ex2_mul%s%:%s%d_ff_pipeline_t<br/>
<a name="3097"/><span style="color:red">%s%%s%3097%s%%s%</span>%t%%t%<span class="keyword">generic</span>%s%<span class="keyword">map</span>%s%(bit_width%s%=&gt;%s%32)<br/>
<a name="3098"/><span style="color:red">%s%%s%3098%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="3099"/><span style="color:red">%s%%s%3099%s%%s%</span>%t%%t%%t%CLK%s%=&gt;%s%CLK,<br/>
<a name="3100"/><span style="color:red">%s%%s%3100%s%%s%</span>%t%%t%%t%RST%s%=&gt;%s%RST,<br/>
<a name="3101"/><span style="color:red">%s%%s%3101%s%%s%</span>%t%%t%%t%CLEAR%s%=&gt;%s%pipe_EX2_clear_Q0_493,<br/>
<a name="3102"/><span style="color:red">%s%%s%3102%s%%s%</span>%t%%t%%t%STALL%s%=&gt;%s%pipe_EX2_stall_Q0_494,<br/>
<a name="3103"/><span style="color:red">%s%%s%3103%s%%s%</span>%t%%t%%t%Q0%s%=&gt;%s%ex2_mul_Q0,<br/>
<a name="3104"/><span style="color:red">%s%%s%3104%s%%s%</span>%t%%t%%t%D0%s%=&gt;%s%main_ex_ex_controller_semantics_ex2_mul_D0_497,<br/>
<a name="3105"/><span style="color:red">%s%%s%3105%s%%s%</span>%t%%t%%t%WE0%s%=&gt;%s%main_ex_ex_controller_semantics_ex2_mul_WE0_498<br/>
<a name="3106"/><span style="color:red">%s%%s%3106%s%%s%</span>%t%%t%);<br/>
<a name="3107"/><span style="color:red">%s%%s%3107%s%%s%</span>%t%main_ex2_ex2_controller_semantics_ex2_mul_Q0_495%s%&lt;=%s%ex2_mul_Q0;<br/>
<a name="3108"/><span style="color:red">%s%%s%3108%s%%s%</span>%t%main_wb_output_wb_output_fu_semantics_ex2_mul_Q0_496%s%&lt;=%s%ex2_mul_Q0;<br/>
<a name="3109"/><span style="color:red">%s%%s%3109%s%%s%</span><br/>
<a name="3110"/><span style="color:red">%s%%s%3110%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%register%s%ex2_regB</span><br/>
<a name="3111"/><span style="color:red">%s%%s%3111%s%%s%</span>%t%ex2_regB%s%:%s%d_ff_pipeline_t<br/>
<a name="3112"/><span style="color:red">%s%%s%3112%s%%s%</span>%t%%t%<span class="keyword">generic</span>%s%<span class="keyword">map</span>%s%(bit_width%s%=&gt;%s%32)<br/>
<a name="3113"/><span style="color:red">%s%%s%3113%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="3114"/><span style="color:red">%s%%s%3114%s%%s%</span>%t%%t%%t%CLK%s%=&gt;%s%CLK,<br/>
<a name="3115"/><span style="color:red">%s%%s%3115%s%%s%</span>%t%%t%%t%RST%s%=&gt;%s%RST,<br/>
<a name="3116"/><span style="color:red">%s%%s%3116%s%%s%</span>%t%%t%%t%CLEAR%s%=&gt;%s%pipe_EX2_clear_Q0_501,<br/>
<a name="3117"/><span style="color:red">%s%%s%3117%s%%s%</span>%t%%t%%t%STALL%s%=&gt;%s%pipe_EX2_stall_Q0_502,<br/>
<a name="3118"/><span style="color:red">%s%%s%3118%s%%s%</span>%t%%t%%t%Q0%s%=&gt;%s%main_ex2_ex2_controller_semantics_ex2_regB_Q0_503,<br/>
<a name="3119"/><span style="color:red">%s%%s%3119%s%%s%</span>%t%%t%%t%D0%s%=&gt;%s%main_ex_output_ex_output_fu_semantics_ex2_regB_D0_504,<br/>
<a name="3120"/><span style="color:red">%s%%s%3120%s%%s%</span>%t%%t%%t%WE0%s%=&gt;%s%main_ex_output_ex_output_fu_semantics_ex2_regB_WE0_505<br/>
<a name="3121"/><span style="color:red">%s%%s%3121%s%%s%</span>%t%%t%);<br/>
<a name="3122"/><span style="color:red">%s%%s%3122%s%%s%</span><br/>
<a name="3123"/><span style="color:red">%s%%s%3123%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%register%s%ex2_regC</span><br/>
<a name="3124"/><span style="color:red">%s%%s%3124%s%%s%</span>%t%ex2_regC%s%:%s%d_ff_pipeline_t<br/>
<a name="3125"/><span style="color:red">%s%%s%3125%s%%s%</span>%t%%t%<span class="keyword">generic</span>%s%<span class="keyword">map</span>%s%(bit_width%s%=&gt;%s%32)<br/>
<a name="3126"/><span style="color:red">%s%%s%3126%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="3127"/><span style="color:red">%s%%s%3127%s%%s%</span>%t%%t%%t%CLK%s%=&gt;%s%CLK,<br/>
<a name="3128"/><span style="color:red">%s%%s%3128%s%%s%</span>%t%%t%%t%RST%s%=&gt;%s%RST,<br/>
<a name="3129"/><span style="color:red">%s%%s%3129%s%%s%</span>%t%%t%%t%CLEAR%s%=&gt;%s%pipe_EX2_clear_Q0_508,<br/>
<a name="3130"/><span style="color:red">%s%%s%3130%s%%s%</span>%t%%t%%t%STALL%s%=&gt;%s%pipe_EX2_stall_Q0_509,<br/>
<a name="3131"/><span style="color:red">%s%%s%3131%s%%s%</span>%t%%t%%t%Q0%s%=&gt;%s%main_ex2_ex2_controller_semantics_ex2_regC_Q0_510,<br/>
<a name="3132"/><span style="color:red">%s%%s%3132%s%%s%</span>%t%%t%%t%D0%s%=&gt;%s%main_ex_output_ex_output_fu_semantics_ex2_regC_D0_511,<br/>
<a name="3133"/><span style="color:red">%s%%s%3133%s%%s%</span>%t%%t%%t%WE0%s%=&gt;%s%main_ex_output_ex_output_fu_semantics_ex2_regC_WE0_512<br/>
<a name="3134"/><span style="color:red">%s%%s%3134%s%%s%</span>%t%%t%);<br/>
<a name="3135"/><span style="color:red">%s%%s%3135%s%%s%</span><br/>
<a name="3136"/><span style="color:red">%s%%s%3136%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%ex2_alu_wb</span><br/>
<a name="3137"/><span style="color:red">%s%%s%3137%s%%s%</span>%t%main_wb_output_wb_output_fu_semantics_ex2_alu_wb_Q0_513%s%&lt;=%s%ex2_alu_wb;<br/>
<a name="3138"/><span style="color:red">%s%%s%3138%s%%s%</span><br/>
<a name="3139"/><span style="color:red">%s%%s%3139%s%%s%</span>%t%ex2_alu_wb%s%&lt;=%s%main_ex2_ex2_controller_semantics_ex2_alu_wb_D0_514;<br/>
<a name="3140"/><span style="color:red">%s%%s%3140%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%register%s%wb_alu</span><br/>
<a name="3141"/><span style="color:red">%s%%s%3141%s%%s%</span>%t%wb_alu%s%:%s%d_ff_plain_t<br/>
<a name="3142"/><span style="color:red">%s%%s%3142%s%%s%</span>%t%%t%<span class="keyword">generic</span>%s%<span class="keyword">map</span>%s%(bit_width%s%=&gt;%s%32)<br/>
<a name="3143"/><span style="color:red">%s%%s%3143%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="3144"/><span style="color:red">%s%%s%3144%s%%s%</span>%t%%t%%t%CLK%s%=&gt;%s%CLK,<br/>
<a name="3145"/><span style="color:red">%s%%s%3145%s%%s%</span>%t%%t%%t%RST%s%=&gt;%s%RST,<br/>
<a name="3146"/><span style="color:red">%s%%s%3146%s%%s%</span>%t%%t%%t%Q0%s%=&gt;%s%main_wb_output_wb_output_fu_semantics_wb_alu_Q0_517,<br/>
<a name="3147"/><span style="color:red">%s%%s%3147%s%%s%</span>%t%%t%%t%D0%s%=&gt;%s%main_ex2_ex2_controller_semantics_wb_alu_D0_518,<br/>
<a name="3148"/><span style="color:red">%s%%s%3148%s%%s%</span>%t%%t%%t%WE0%s%=&gt;%s%main_ex2_ex2_controller_semantics_wb_alu_WE0_519<br/>
<a name="3149"/><span style="color:red">%s%%s%3149%s%%s%</span>%t%%t%);<br/>
<a name="3150"/><span style="color:red">%s%%s%3150%s%%s%</span><br/>
<a name="3151"/><span style="color:red">%s%%s%3151%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%register%s%wb_alu_op</span><br/>
<a name="3152"/><span style="color:red">%s%%s%3152%s%%s%</span>%t%wb_alu_op%s%:%s%d_ff_pipeline_t<br/>
<a name="3153"/><span style="color:red">%s%%s%3153%s%%s%</span>%t%%t%<span class="keyword">generic</span>%s%<span class="keyword">map</span>%s%(bit_width%s%=&gt;%s%6)<br/>
<a name="3154"/><span style="color:red">%s%%s%3154%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="3155"/><span style="color:red">%s%%s%3155%s%%s%</span>%t%%t%%t%CLK%s%=&gt;%s%CLK,<br/>
<a name="3156"/><span style="color:red">%s%%s%3156%s%%s%</span>%t%%t%%t%RST%s%=&gt;%s%RST,<br/>
<a name="3157"/><span style="color:red">%s%%s%3157%s%%s%</span>%t%%t%%t%CLEAR%s%=&gt;%s%pipe_WB_clear_Q0_522,<br/>
<a name="3158"/><span style="color:red">%s%%s%3158%s%%s%</span>%t%%t%%t%STALL%s%=&gt;%s%pipe_WB_stall_Q0_523,<br/>
<a name="3159"/><span style="color:red">%s%%s%3159%s%%s%</span>%t%%t%%t%Q0%s%=&gt;%s%main_wb_output_wb_output_fu_semantics_wb_alu_op_Q0_524,<br/>
<a name="3160"/><span style="color:red">%s%%s%3160%s%%s%</span>%t%%t%%t%D0%s%=&gt;%s%main_ex2_ex2_controller_semantics_wb_alu_op_D0_525,<br/>
<a name="3161"/><span style="color:red">%s%%s%3161%s%%s%</span>%t%%t%%t%WE0%s%=&gt;%s%main_ex2_ex2_controller_semantics_wb_alu_op_WE0_526<br/>
<a name="3162"/><span style="color:red">%s%%s%3162%s%%s%</span>%t%%t%);<br/>
<a name="3163"/><span style="color:red">%s%%s%3163%s%%s%</span><br/>
<a name="3164"/><span style="color:red">%s%%s%3164%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%register%s%wb_rW</span><br/>
<a name="3165"/><span style="color:red">%s%%s%3165%s%%s%</span>%t%wb_rW%s%:%s%d_ff_pipeline_t<br/>
<a name="3166"/><span style="color:red">%s%%s%3166%s%%s%</span>%t%%t%<span class="keyword">generic</span>%s%<span class="keyword">map</span>%s%(bit_width%s%=&gt;%s%5)<br/>
<a name="3167"/><span style="color:red">%s%%s%3167%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="3168"/><span style="color:red">%s%%s%3168%s%%s%</span>%t%%t%%t%CLK%s%=&gt;%s%CLK,<br/>
<a name="3169"/><span style="color:red">%s%%s%3169%s%%s%</span>%t%%t%%t%RST%s%=&gt;%s%RST,<br/>
<a name="3170"/><span style="color:red">%s%%s%3170%s%%s%</span>%t%%t%%t%CLEAR%s%=&gt;%s%pipe_WB_clear_Q0_529,<br/>
<a name="3171"/><span style="color:red">%s%%s%3171%s%%s%</span>%t%%t%%t%STALL%s%=&gt;%s%pipe_WB_stall_Q0_530,<br/>
<a name="3172"/><span style="color:red">%s%%s%3172%s%%s%</span>%t%%t%%t%Q0%s%=&gt;%s%main_wb_output_wb_output_fu_semantics_wb_rW_Q0_531,<br/>
<a name="3173"/><span style="color:red">%s%%s%3173%s%%s%</span>%t%%t%%t%D0%s%=&gt;%s%main_ex2_ex2_controller_semantics_wb_rW_D0_532,<br/>
<a name="3174"/><span style="color:red">%s%%s%3174%s%%s%</span>%t%%t%%t%WE0%s%=&gt;%s%main_ex2_ex2_controller_semantics_wb_rW_WE0_533<br/>
<a name="3175"/><span style="color:red">%s%%s%3175%s%%s%</span>%t%%t%);<br/>
<a name="3176"/><span style="color:red">%s%%s%3176%s%%s%</span><br/>
<a name="3177"/><span style="color:red">%s%%s%3177%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%register%s%wb_mem_rw</span><br/>
<a name="3178"/><span style="color:red">%s%%s%3178%s%%s%</span>%t%wb_mem_rw%s%:%s%d_ff_pipeline_t<br/>
<a name="3179"/><span style="color:red">%s%%s%3179%s%%s%</span>%t%%t%<span class="keyword">generic</span>%s%<span class="keyword">map</span>%s%(bit_width%s%=&gt;%s%4)<br/>
<a name="3180"/><span style="color:red">%s%%s%3180%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="3181"/><span style="color:red">%s%%s%3181%s%%s%</span>%t%%t%%t%CLK%s%=&gt;%s%CLK,<br/>
<a name="3182"/><span style="color:red">%s%%s%3182%s%%s%</span>%t%%t%%t%RST%s%=&gt;%s%RST,<br/>
<a name="3183"/><span style="color:red">%s%%s%3183%s%%s%</span>%t%%t%%t%CLEAR%s%=&gt;%s%pipe_WB_clear_Q0_536,<br/>
<a name="3184"/><span style="color:red">%s%%s%3184%s%%s%</span>%t%%t%%t%STALL%s%=&gt;%s%pipe_WB_stall_Q0_537,<br/>
<a name="3185"/><span style="color:red">%s%%s%3185%s%%s%</span>%t%%t%%t%Q0%s%=&gt;%s%main_wb_wb_controller_semantics_wb_mem_rw_Q0_538,<br/>
<a name="3186"/><span style="color:red">%s%%s%3186%s%%s%</span>%t%%t%%t%D0%s%=&gt;%s%main_ex2_ex2_controller_semantics_wb_mem_rw_D0_539,<br/>
<a name="3187"/><span style="color:red">%s%%s%3187%s%%s%</span>%t%%t%%t%WE0%s%=&gt;%s%main_ex2_ex2_controller_semantics_wb_mem_rw_WE0_540<br/>
<a name="3188"/><span style="color:red">%s%%s%3188%s%%s%</span>%t%%t%);<br/>
<a name="3189"/><span style="color:red">%s%%s%3189%s%%s%</span><br/>
<a name="3190"/><span style="color:red">%s%%s%3190%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%register%s%wb_dest_en</span><br/>
<a name="3191"/><span style="color:red">%s%%s%3191%s%%s%</span>%t%wb_dest_en%s%:%s%d_ff_pipeline_t<br/>
<a name="3192"/><span style="color:red">%s%%s%3192%s%%s%</span>%t%%t%<span class="keyword">generic</span>%s%<span class="keyword">map</span>%s%(bit_width%s%=&gt;%s%1)<br/>
<a name="3193"/><span style="color:red">%s%%s%3193%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="3194"/><span style="color:red">%s%%s%3194%s%%s%</span>%t%%t%%t%CLK%s%=&gt;%s%CLK,<br/>
<a name="3195"/><span style="color:red">%s%%s%3195%s%%s%</span>%t%%t%%t%RST%s%=&gt;%s%RST,<br/>
<a name="3196"/><span style="color:red">%s%%s%3196%s%%s%</span>%t%%t%%t%CLEAR%s%=&gt;%s%pipe_WB_clear_Q0_543,<br/>
<a name="3197"/><span style="color:red">%s%%s%3197%s%%s%</span>%t%%t%%t%STALL%s%=&gt;%s%pipe_WB_stall_Q0_544,<br/>
<a name="3198"/><span style="color:red">%s%%s%3198%s%%s%</span>%t%%t%%t%Q0(0)%s%=&gt;%s%main_wb_output_wb_output_fu_semantics_wb_dest_en_Q0_545,<br/>
<a name="3199"/><span style="color:red">%s%%s%3199%s%%s%</span>%t%%t%%t%D0(0)%s%=&gt;%s%main_ex2_ex2_controller_semantics_wb_dest_en_D0_546,<br/>
<a name="3200"/><span style="color:red">%s%%s%3200%s%%s%</span>%t%%t%%t%WE0%s%=&gt;%s%main_ex2_ex2_controller_semantics_wb_dest_en_WE0_547<br/>
<a name="3201"/><span style="color:red">%s%%s%3201%s%%s%</span>%t%%t%);<br/>
<a name="3202"/><span style="color:red">%s%%s%3202%s%%s%</span><br/>
<a name="3203"/><span style="color:red">%s%%s%3203%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%register%s%wb_bus_cache_read</span><br/>
<a name="3204"/><span style="color:red">%s%%s%3204%s%%s%</span>%t%wb_bus_cache_read%s%:%s%d_ff_pipeline_t<br/>
<a name="3205"/><span style="color:red">%s%%s%3205%s%%s%</span>%t%%t%<span class="keyword">generic</span>%s%<span class="keyword">map</span>%s%(bit_width%s%=&gt;%s%1)<br/>
<a name="3206"/><span style="color:red">%s%%s%3206%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="3207"/><span style="color:red">%s%%s%3207%s%%s%</span>%t%%t%%t%CLK%s%=&gt;%s%CLK,<br/>
<a name="3208"/><span style="color:red">%s%%s%3208%s%%s%</span>%t%%t%%t%RST%s%=&gt;%s%RST,<br/>
<a name="3209"/><span style="color:red">%s%%s%3209%s%%s%</span>%t%%t%%t%CLEAR%s%=&gt;%s%pipe_WB_clear_Q0_550,<br/>
<a name="3210"/><span style="color:red">%s%%s%3210%s%%s%</span>%t%%t%%t%STALL%s%=&gt;%s%pipe_WB_stall_Q0_551,<br/>
<a name="3211"/><span style="color:red">%s%%s%3211%s%%s%</span>%t%%t%%t%Q0%s%=&gt;%s%<span class="keyword">open</span>,<br/>
<a name="3212"/><span style="color:red">%s%%s%3212%s%%s%</span>%t%%t%%t%D0(0)%s%=&gt;%s%main_ex2_ex2_controller_semantics_wb_bus_cache_read_D0_552,<br/>
<a name="3213"/><span style="color:red">%s%%s%3213%s%%s%</span>%t%%t%%t%WE0%s%=&gt;%s%main_ex2_ex2_controller_semantics_wb_bus_cache_read_WE0_553<br/>
<a name="3214"/><span style="color:red">%s%%s%3214%s%%s%</span>%t%%t%);<br/>
<a name="3215"/><span style="color:red">%s%%s%3215%s%%s%</span><br/>
<a name="3216"/><span style="color:red">%s%%s%3216%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%wb_mem</span><br/>
<a name="3217"/><span style="color:red">%s%%s%3217%s%%s%</span>%t%main_wb_output_wb_output_fu_semantics_wb_mem_Q0_554%s%&lt;=%s%wb_mem;<br/>
<a name="3218"/><span style="color:red">%s%%s%3218%s%%s%</span><br/>
<a name="3219"/><span style="color:red">%s%%s%3219%s%%s%</span>%t%wb_mem%s%&lt;=%s%main_wb_wb_controller_semantics_wb_mem_D0_555;<br/>
<a name="3220"/><span style="color:red">%s%%s%3220%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%wb_regs_W</span><br/>
<a name="3221"/><span style="color:red">%s%%s%3221%s%%s%</span>%t%main_rd_rd_controller_semantics_wb_regs_W_Q0_556%s%&lt;=%s%wb_regs_W;<br/>
<a name="3222"/><span style="color:red">%s%%s%3222%s%%s%</span>%t%main_wb_output_wb_output_fu_semantics_wb_regs_W_Q0_557%s%&lt;=%s%wb_regs_W;<br/>
<a name="3223"/><span style="color:red">%s%%s%3223%s%%s%</span><br/>
<a name="3224"/><span style="color:red">%s%%s%3224%s%%s%</span>%t%wb_regs_W%s%&lt;=%s%main_wb_output_wb_output_fu_semantics_wb_regs_W_D0_558;<br/>
<a name="3225"/><span style="color:red">%s%%s%3225%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%wb_regs_addrW</span><br/>
<a name="3226"/><span style="color:red">%s%%s%3226%s%%s%</span>%t%main_rd_rd_controller_semantics_wb_regs_addrW_Q0_559%s%&lt;=%s%wb_regs_addrW;<br/>
<a name="3227"/><span style="color:red">%s%%s%3227%s%%s%</span>%t%main_wb_output_wb_output_fu_semantics_wb_regs_addrW_Q0_560%s%&lt;=%s%wb_regs_addrW;<br/>
<a name="3228"/><span style="color:red">%s%%s%3228%s%%s%</span><br/>
<a name="3229"/><span style="color:red">%s%%s%3229%s%%s%</span>%t%wb_regs_addrW%s%&lt;=%s%main_wb_output_wb_output_fu_semantics_wb_regs_addrW_D0_561;<br/>
<a name="3230"/><span style="color:red">%s%%s%3230%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%wb_regs_we</span><br/>
<a name="3231"/><span style="color:red">%s%%s%3231%s%%s%</span>%t%main_rd_rd_controller_semantics_wb_regs_we_Q0_562%s%&lt;=%s%wb_regs_we;<br/>
<a name="3232"/><span style="color:red">%s%%s%3232%s%%s%</span>%t%main_wb_output_wb_output_fu_semantics_wb_regs_we_Q0_563%s%&lt;=%s%wb_regs_we;<br/>
<a name="3233"/><span style="color:red">%s%%s%3233%s%%s%</span><br/>
<a name="3234"/><span style="color:red">%s%%s%3234%s%%s%</span>%t%wb_regs_we%s%&lt;=%s%main_wb_output_wb_output_fu_semantics_wb_regs_we_D0_564;<br/>
<a name="3235"/><span style="color:red">%s%%s%3235%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%wb_pc_W</span><br/>
<a name="3236"/><span style="color:red">%s%%s%3236%s%%s%</span>%t%main_fe_fe_controller_semantics_wb_pc_W_Q0_565%s%&lt;=%s%wb_pc_W;<br/>
<a name="3237"/><span style="color:red">%s%%s%3237%s%%s%</span><br/>
<a name="3238"/><span style="color:red">%s%%s%3238%s%%s%</span>%t%wb_pc_W%s%&lt;=%s%main_wb_output_wb_output_fu_semantics_wb_pc_W_D0_566;<br/>
<a name="3239"/><span style="color:red">%s%%s%3239%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%wb_pc_we</span><br/>
<a name="3240"/><span style="color:red">%s%%s%3240%s%%s%</span>%t%main_fe_fe_controller_semantics_wb_pc_we_Q0_567%s%&lt;=%s%wb_pc_we;<br/>
<a name="3241"/><span style="color:red">%s%%s%3241%s%%s%</span>%t%main_id_id_controller_semantics_wb_pc_we_Q0_568%s%&lt;=%s%wb_pc_we;<br/>
<a name="3242"/><span style="color:red">%s%%s%3242%s%%s%</span><br/>
<a name="3243"/><span style="color:red">%s%%s%3243%s%%s%</span>%t%wb_pc_we%s%&lt;=%s%main_wb_output_wb_output_fu_semantics_wb_pc_we_D0_569;<br/>
<a name="3244"/><span style="color:red">%s%%s%3244%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%fe_stall</span><br/>
<a name="3245"/><span style="color:red">%s%%s%3245%s%%s%</span>%t%main_fe_fe_controller_semantics_fe_stall_Q0_570%s%&lt;=%s%fe_stall;<br/>
<a name="3246"/><span style="color:red">%s%%s%3246%s%%s%</span>%t%main_flow_logic_control_flow_logic_control_fu_semantics_fe_stall_Q0_571%s%&lt;=%s%fe_stall;<br/>
<a name="3247"/><span style="color:red">%s%%s%3247%s%%s%</span><br/>
<a name="3248"/><span style="color:red">%s%%s%3248%s%%s%</span>%t%fe_stall%s%&lt;=%s%main_fe_fe_controller_semantics_fe_stall_D0_572;<br/>
<a name="3249"/><span style="color:red">%s%%s%3249%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%id_stall</span><br/>
<a name="3250"/><span style="color:red">%s%%s%3250%s%%s%</span>%t%main_fe_fe_controller_semantics_id_stall_Q0_573%s%&lt;=%s%id_stall;<br/>
<a name="3251"/><span style="color:red">%s%%s%3251%s%%s%</span>%t%main_flow_logic_control_flow_logic_control_fu_semantics_id_stall_Q0_574%s%&lt;=%s%id_stall;<br/>
<a name="3252"/><span style="color:red">%s%%s%3252%s%%s%</span><br/>
<a name="3253"/><span style="color:red">%s%%s%3253%s%%s%</span>%t%id_stall%s%&lt;=%s%main_id_id_controller_semantics_id_stall_D0_575;<br/>
<a name="3254"/><span style="color:red">%s%%s%3254%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%id_clear</span><br/>
<a name="3255"/><span style="color:red">%s%%s%3255%s%%s%</span>%t%main_flow_logic_control_flow_logic_control_fu_semantics_id_clear_Q0_576%s%&lt;=%s%id_clear;<br/>
<a name="3256"/><span style="color:red">%s%%s%3256%s%%s%</span><br/>
<a name="3257"/><span style="color:red">%s%%s%3257%s%%s%</span>%t%id_clear%s%&lt;=%s%main_id_id_controller_semantics_id_clear_D0_577;<br/>
<a name="3258"/><span style="color:red">%s%%s%3258%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%rd_stall</span><br/>
<a name="3259"/><span style="color:red">%s%%s%3259%s%%s%</span>%t%main_flow_logic_control_flow_logic_control_fu_semantics_rd_stall_Q0_578%s%&lt;=%s%rd_stall;<br/>
<a name="3260"/><span style="color:red">%s%%s%3260%s%%s%</span>%t%main_id_id_controller_semantics_rd_stall_Q0_579%s%&lt;=%s%rd_stall;<br/>
<a name="3261"/><span style="color:red">%s%%s%3261%s%%s%</span><br/>
<a name="3262"/><span style="color:red">%s%%s%3262%s%%s%</span>%t%rd_stall%s%&lt;=%s%main_id_id_controller_semantics_rd_stall_D0_580;<br/>
<a name="3263"/><span style="color:red">%s%%s%3263%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%rd_clear</span><br/>
<a name="3264"/><span style="color:red">%s%%s%3264%s%%s%</span>%t%main_flow_logic_control_flow_logic_control_fu_semantics_rd_clear_Q0_581%s%&lt;=%s%rd_clear;<br/>
<a name="3265"/><span style="color:red">%s%%s%3265%s%%s%</span><br/>
<a name="3266"/><span style="color:red">%s%%s%3266%s%%s%</span>%t%rd_clear%s%&lt;=%s%main_id_id_controller_semantics_rd_clear_D0_582;<br/>
<a name="3267"/><span style="color:red">%s%%s%3267%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%ex_stall</span><br/>
<a name="3268"/><span style="color:red">%s%%s%3268%s%%s%</span>%t%main_flow_logic_control_flow_logic_control_fu_semantics_ex_stall_Q0_583%s%&lt;=%s%ex_stall;<br/>
<a name="3269"/><span style="color:red">%s%%s%3269%s%%s%</span>%t%main_id_id_controller_semantics_ex_stall_Q0_584%s%&lt;=%s%ex_stall;<br/>
<a name="3270"/><span style="color:red">%s%%s%3270%s%%s%</span>%t%main_wb_output_wb_output_fu_semantics_ex_stall_Q0_585%s%&lt;=%s%ex_stall;<br/>
<a name="3271"/><span style="color:red">%s%%s%3271%s%%s%</span><br/>
<a name="3272"/><span style="color:red">%s%%s%3272%s%%s%</span>%t%ex_stall%s%&lt;=%s%main_wb_output_wb_output_fu_semantics_ex_stall_D0_586;<br/>
<a name="3273"/><span style="color:red">%s%%s%3273%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%ex_clear</span><br/>
<a name="3274"/><span style="color:red">%s%%s%3274%s%%s%</span>%t%main_flow_logic_control_flow_logic_control_fu_semantics_ex_clear_Q0_587%s%&lt;=%s%ex_clear;<br/>
<a name="3275"/><span style="color:red">%s%%s%3275%s%%s%</span><br/>
<a name="3276"/><span style="color:red">%s%%s%3276%s%%s%</span>%t%ex_clear%s%&lt;=%s%main_id_id_controller_semantics_ex_clear_D0_588;<br/>
<a name="3277"/><span style="color:red">%s%%s%3277%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%ex2_stall</span><br/>
<a name="3278"/><span style="color:red">%s%%s%3278%s%%s%</span>%t%main_flow_logic_control_flow_logic_control_fu_semantics_ex2_stall_Q0_589%s%&lt;=%s%ex2_stall;<br/>
<a name="3279"/><span style="color:red">%s%%s%3279%s%%s%</span>%t%main_wb_output_wb_output_fu_semantics_ex2_stall_Q0_590%s%&lt;=%s%ex2_stall;<br/>
<a name="3280"/><span style="color:red">%s%%s%3280%s%%s%</span><br/>
<a name="3281"/><span style="color:red">%s%%s%3281%s%%s%</span>%t%ex2_stall%s%&lt;=%s%main_wb_output_wb_output_fu_semantics_ex2_stall_D0_591;<br/>
<a name="3282"/><span style="color:red">%s%%s%3282%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%ex2_clear</span><br/>
<a name="3283"/><span style="color:red">%s%%s%3283%s%%s%</span>%t%main_flow_logic_control_flow_logic_control_fu_semantics_ex2_clear_Q0_592%s%&lt;=%s%ex2_clear;<br/>
<a name="3284"/><span style="color:red">%s%%s%3284%s%%s%</span><br/>
<a name="3285"/><span style="color:red">%s%%s%3285%s%%s%</span>%t%ex2_clear%s%&lt;=%s%main_wb_output_wb_output_fu_semantics_ex2_clear_D0_593;<br/>
<a name="3286"/><span style="color:red">%s%%s%3286%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%wb_stall</span><br/>
<a name="3287"/><span style="color:red">%s%%s%3287%s%%s%</span>%t%main_flow_logic_control_flow_logic_control_fu_semantics_wb_stall_Q0_594%s%&lt;=%s%wb_stall;<br/>
<a name="3288"/><span style="color:red">%s%%s%3288%s%%s%</span>%t%main_wb_output_wb_output_fu_semantics_wb_stall_Q0_595%s%&lt;=%s%wb_stall;<br/>
<a name="3289"/><span style="color:red">%s%%s%3289%s%%s%</span><br/>
<a name="3290"/><span style="color:red">%s%%s%3290%s%%s%</span>%t%wb_stall%s%&lt;=%s%main_wb_output_wb_output_fu_semantics_wb_stall_D0_596;<br/>
<a name="3291"/><span style="color:red">%s%%s%3291%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%wb_clear</span><br/>
<a name="3292"/><span style="color:red">%s%%s%3292%s%%s%</span>%t%main_flow_logic_control_flow_logic_control_fu_semantics_wb_clear_Q0_597%s%&lt;=%s%wb_clear;<br/>
<a name="3293"/><span style="color:red">%s%%s%3293%s%%s%</span><br/>
<a name="3294"/><span style="color:red">%s%%s%3294%s%%s%</span>%t%wb_clear%s%&lt;=%s%main_wb_output_wb_output_fu_semantics_wb_clear_D0_598;<br/>
<a name="3295"/><span style="color:red">%s%%s%3295%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%i_mem_rq_stall</span><br/>
<a name="3296"/><span style="color:red">%s%%s%3296%s%%s%</span>%t%main_fe_fe_controller_semantics_i_mem_rq_stall_Q0_599%s%&lt;=%s%i_mem_rq_stall;<br/>
<a name="3297"/><span style="color:red">%s%%s%3297%s%%s%</span><br/>
<a name="3298"/><span style="color:red">%s%%s%3298%s%%s%</span>%t%i_mem_rq_stall%s%&lt;=%s%main_fe_fe_controller_semantics_i_mem_rq_stall_D0_600;<br/>
<a name="3299"/><span style="color:red">%s%%s%3299%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%i_mem_rq_inv_stall</span><br/>
<a name="3300"/><span style="color:red">%s%%s%3300%s%%s%</span>%t%main_wb_output_wb_output_fu_semantics_i_mem_rq_inv_stall_Q0_601%s%&lt;=%s%i_mem_rq_inv_stall;<br/>
<a name="3301"/><span style="color:red">%s%%s%3301%s%%s%</span><br/>
<a name="3302"/><span style="color:red">%s%%s%3302%s%%s%</span>%t%i_mem_rq_inv_stall%s%&lt;=%s%main_ex2_ex2_controller_semantics_i_mem_rq_inv_stall_D0_602;<br/>
<a name="3303"/><span style="color:red">%s%%s%3303%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%i_mem_fr_stall</span><br/>
<a name="3304"/><span style="color:red">%s%%s%3304%s%%s%</span>%t%main_fe_fe_controller_semantics_i_mem_fr_stall_Q0_603%s%&lt;=%s%i_mem_fr_stall;<br/>
<a name="3305"/><span style="color:red">%s%%s%3305%s%%s%</span><br/>
<a name="3306"/><span style="color:red">%s%%s%3306%s%%s%</span>%t%i_mem_fr_stall%s%&lt;=%s%main_id_id_controller_semantics_i_mem_fr_stall_D0_604;<br/>
<a name="3307"/><span style="color:red">%s%%s%3307%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%d_mem_rq_stall</span><br/>
<a name="3308"/><span style="color:red">%s%%s%3308%s%%s%</span>%t%main_wb_output_wb_output_fu_semantics_d_mem_rq_stall_Q0_605%s%&lt;=%s%d_mem_rq_stall;<br/>
<a name="3309"/><span style="color:red">%s%%s%3309%s%%s%</span><br/>
<a name="3310"/><span style="color:red">%s%%s%3310%s%%s%</span>%t%d_mem_rq_stall%s%&lt;=%s%main_ex2_ex2_controller_semantics_d_mem_rq_stall_D0_606;<br/>
<a name="3311"/><span style="color:red">%s%%s%3311%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%d_mem_fr_stall</span><br/>
<a name="3312"/><span style="color:red">%s%%s%3312%s%%s%</span>%t%main_ex2_ex2_controller_semantics_d_mem_fr_stall_Q0_607%s%&lt;=%s%d_mem_fr_stall;<br/>
<a name="3313"/><span style="color:red">%s%%s%3313%s%%s%</span>%t%main_wb_output_wb_output_fu_semantics_d_mem_fr_stall_Q0_608%s%&lt;=%s%d_mem_fr_stall;<br/>
<a name="3314"/><span style="color:red">%s%%s%3314%s%%s%</span><br/>
<a name="3315"/><span style="color:red">%s%%s%3315%s%%s%</span>%t%d_mem_fr_stall%s%&lt;=%s%main_wb_wb_controller_semantics_d_mem_fr_stall_D0_609;<br/>
<a name="3316"/><span style="color:red">%s%%s%3316%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%d_mem_fw_stall</span><br/>
<a name="3317"/><span style="color:red">%s%%s%3317%s%%s%</span>%t%main_wb_output_wb_output_fu_semantics_d_mem_fw_stall_Q0_610%s%&lt;=%s%d_mem_fw_stall;<br/>
<a name="3318"/><span style="color:red">%s%%s%3318%s%%s%</span><br/>
<a name="3319"/><span style="color:red">%s%%s%3319%s%%s%</span>%t%d_mem_fw_stall%s%&lt;=%s%main_ex2_ex2_controller_semantics_d_mem_fw_stall_D0_611;<br/>
<a name="3320"/><span style="color:red">%s%%s%3320%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%ex_hazard_stall</span><br/>
<a name="3321"/><span style="color:red">%s%%s%3321%s%%s%</span>%t%main_wb_output_wb_output_fu_semantics_ex_hazard_stall_Q0_612%s%&lt;=%s%ex_hazard_stall;<br/>
<a name="3322"/><span style="color:red">%s%%s%3322%s%%s%</span><br/>
<a name="3323"/><span style="color:red">%s%%s%3323%s%%s%</span>%t%ex_hazard_stall%s%&lt;=%s%main_wb_output_wb_output_fu_semantics_ex_hazard_stall_D0_613;<br/>
<a name="3324"/><span style="color:red">%s%%s%3324%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%ex2_hazard_stall</span><br/>
<a name="3325"/><span style="color:red">%s%%s%3325%s%%s%</span>%t%main_wb_output_wb_output_fu_semantics_ex2_hazard_stall_Q0_614%s%&lt;=%s%ex2_hazard_stall;<br/>
<a name="3326"/><span style="color:red">%s%%s%3326%s%%s%</span><br/>
<a name="3327"/><span style="color:red">%s%%s%3327%s%%s%</span>%t%ex2_hazard_stall%s%&lt;=%s%main_wb_output_wb_output_fu_semantics_ex2_hazard_stall_D0_615;<br/>
<a name="3328"/><span style="color:red">%s%%s%3328%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%register%s%id_clear_reg</span><br/>
<a name="3329"/><span style="color:red">%s%%s%3329%s%%s%</span>%t%id_clear_reg%s%:%s%d_ff_plain_t<br/>
<a name="3330"/><span style="color:red">%s%%s%3330%s%%s%</span>%t%%t%<span class="keyword">generic</span>%s%<span class="keyword">map</span>%s%(bit_width%s%=&gt;%s%1)<br/>
<a name="3331"/><span style="color:red">%s%%s%3331%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="3332"/><span style="color:red">%s%%s%3332%s%%s%</span>%t%%t%%t%CLK%s%=&gt;%s%CLK,<br/>
<a name="3333"/><span style="color:red">%s%%s%3333%s%%s%</span>%t%%t%%t%RST%s%=&gt;%s%RST,<br/>
<a name="3334"/><span style="color:red">%s%%s%3334%s%%s%</span>%t%%t%%t%Q0(0)%s%=&gt;%s%id_clear_reg_Q0,<br/>
<a name="3335"/><span style="color:red">%s%%s%3335%s%%s%</span>%t%%t%%t%D0(0)%s%=&gt;%s%main_fe_fe_controller_semantics_id_clear_reg_D0_620,<br/>
<a name="3336"/><span style="color:red">%s%%s%3336%s%%s%</span>%t%%t%%t%WE0%s%=&gt;%s%main_fe_fe_controller_semantics_id_clear_reg_WE0_621<br/>
<a name="3337"/><span style="color:red">%s%%s%3337%s%%s%</span>%t%%t%);<br/>
<a name="3338"/><span style="color:red">%s%%s%3338%s%%s%</span>%t%main_fe_fe_controller_semantics_id_clear_reg_Q0_618%s%&lt;=%s%id_clear_reg_Q0;<br/>
<a name="3339"/><span style="color:red">%s%%s%3339%s%%s%</span>%t%main_id_id_controller_semantics_id_clear_reg_Q0_619%s%&lt;=%s%id_clear_reg_Q0;<br/>
<a name="3340"/><span style="color:red">%s%%s%3340%s%%s%</span><br/>
<a name="3341"/><span style="color:red">%s%%s%3341%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%register%s%id_stall_reg</span><br/>
<a name="3342"/><span style="color:red">%s%%s%3342%s%%s%</span>%t%id_stall_reg%s%:%s%d_ff_plain_t<br/>
<a name="3343"/><span style="color:red">%s%%s%3343%s%%s%</span>%t%%t%<span class="keyword">generic</span>%s%<span class="keyword">map</span>%s%(bit_width%s%=&gt;%s%1)<br/>
<a name="3344"/><span style="color:red">%s%%s%3344%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="3345"/><span style="color:red">%s%%s%3345%s%%s%</span>%t%%t%%t%CLK%s%=&gt;%s%CLK,<br/>
<a name="3346"/><span style="color:red">%s%%s%3346%s%%s%</span>%t%%t%%t%RST%s%=&gt;%s%RST,<br/>
<a name="3347"/><span style="color:red">%s%%s%3347%s%%s%</span>%t%%t%%t%Q0(0)%s%=&gt;%s%main_fe_fe_controller_semantics_id_stall_reg_Q0_624,<br/>
<a name="3348"/><span style="color:red">%s%%s%3348%s%%s%</span>%t%%t%%t%D0(0)%s%=&gt;%s%main_fe_fe_controller_semantics_id_stall_reg_D0_625,<br/>
<a name="3349"/><span style="color:red">%s%%s%3349%s%%s%</span>%t%%t%%t%WE0%s%=&gt;%s%main_fe_fe_controller_semantics_id_stall_reg_WE0_626<br/>
<a name="3350"/><span style="color:red">%s%%s%3350%s%%s%</span>%t%%t%);<br/>
<a name="3351"/><span style="color:red">%s%%s%3351%s%%s%</span><br/>
<a name="3352"/><span style="color:red">%s%%s%3352%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%pipe_RD_stall</span><br/>
<a name="3353"/><span style="color:red">%s%%s%3353%s%%s%</span>%t%pipe_RD_stall_Q0_36%s%&lt;=%s%pipe_RD_stall;<br/>
<a name="3354"/><span style="color:red">%s%%s%3354%s%%s%</span>%t%pipe_RD_stall_Q0_67%s%&lt;=%s%pipe_RD_stall;<br/>
<a name="3355"/><span style="color:red">%s%%s%3355%s%%s%</span>%t%pipe_RD_stall_Q0_99%s%&lt;=%s%pipe_RD_stall;<br/>
<a name="3356"/><span style="color:red">%s%%s%3356%s%%s%</span>%t%pipe_RD_stall_Q0_130%s%&lt;=%s%pipe_RD_stall;<br/>
<a name="3357"/><span style="color:red">%s%%s%3357%s%%s%</span>%t%pipe_RD_stall_Q0_161%s%&lt;=%s%pipe_RD_stall;<br/>
<a name="3358"/><span style="color:red">%s%%s%3358%s%%s%</span>%t%pipe_RD_stall_Q0_193%s%&lt;=%s%pipe_RD_stall;<br/>
<a name="3359"/><span style="color:red">%s%%s%3359%s%%s%</span>%t%pipe_RD_stall_Q0_224%s%&lt;=%s%pipe_RD_stall;<br/>
<a name="3360"/><span style="color:red">%s%%s%3360%s%%s%</span>%t%pipe_RD_stall_Q0_255%s%&lt;=%s%pipe_RD_stall;<br/>
<a name="3361"/><span style="color:red">%s%%s%3361%s%%s%</span>%t%pipe_RD_stall_Q0_286%s%&lt;=%s%pipe_RD_stall;<br/>
<a name="3362"/><span style="color:red">%s%%s%3362%s%%s%</span>%t%pipe_RD_stall_Q0_317%s%&lt;=%s%pipe_RD_stall;<br/>
<a name="3363"/><span style="color:red">%s%%s%3363%s%%s%</span>%t%pipe_RD_stall_Q0_324%s%&lt;=%s%pipe_RD_stall;<br/>
<a name="3364"/><span style="color:red">%s%%s%3364%s%%s%</span><br/>
<a name="3365"/><span style="color:red">%s%%s%3365%s%%s%</span>%t%pipe_RD_stall%s%&lt;=%s%main_flow_logic_control_flow_logic_control_fu_semantics_pipe_RD_stall_D0_627;<br/>
<a name="3366"/><span style="color:red">%s%%s%3366%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%pipe_RD_clear</span><br/>
<a name="3367"/><span style="color:red">%s%%s%3367%s%%s%</span>%t%pipe_RD_clear_Q0_35%s%&lt;=%s%pipe_RD_clear;<br/>
<a name="3368"/><span style="color:red">%s%%s%3368%s%%s%</span>%t%pipe_RD_clear_Q0_66%s%&lt;=%s%pipe_RD_clear;<br/>
<a name="3369"/><span style="color:red">%s%%s%3369%s%%s%</span>%t%pipe_RD_clear_Q0_98%s%&lt;=%s%pipe_RD_clear;<br/>
<a name="3370"/><span style="color:red">%s%%s%3370%s%%s%</span>%t%pipe_RD_clear_Q0_129%s%&lt;=%s%pipe_RD_clear;<br/>
<a name="3371"/><span style="color:red">%s%%s%3371%s%%s%</span>%t%pipe_RD_clear_Q0_160%s%&lt;=%s%pipe_RD_clear;<br/>
<a name="3372"/><span style="color:red">%s%%s%3372%s%%s%</span>%t%pipe_RD_clear_Q0_192%s%&lt;=%s%pipe_RD_clear;<br/>
<a name="3373"/><span style="color:red">%s%%s%3373%s%%s%</span>%t%pipe_RD_clear_Q0_223%s%&lt;=%s%pipe_RD_clear;<br/>
<a name="3374"/><span style="color:red">%s%%s%3374%s%%s%</span>%t%pipe_RD_clear_Q0_254%s%&lt;=%s%pipe_RD_clear;<br/>
<a name="3375"/><span style="color:red">%s%%s%3375%s%%s%</span>%t%pipe_RD_clear_Q0_285%s%&lt;=%s%pipe_RD_clear;<br/>
<a name="3376"/><span style="color:red">%s%%s%3376%s%%s%</span>%t%pipe_RD_clear_Q0_316%s%&lt;=%s%pipe_RD_clear;<br/>
<a name="3377"/><span style="color:red">%s%%s%3377%s%%s%</span>%t%pipe_RD_clear_Q0_323%s%&lt;=%s%pipe_RD_clear;<br/>
<a name="3378"/><span style="color:red">%s%%s%3378%s%%s%</span><br/>
<a name="3379"/><span style="color:red">%s%%s%3379%s%%s%</span>%t%pipe_RD_clear%s%&lt;=%s%main_flow_logic_control_flow_logic_control_fu_semantics_pipe_RD_clear_D0_628;<br/>
<a name="3380"/><span style="color:red">%s%%s%3380%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%pipe_EX_stall</span><br/>
<a name="3381"/><span style="color:red">%s%%s%3381%s%%s%</span>%t%pipe_EX_stall_Q0_388%s%&lt;=%s%pipe_EX_stall;<br/>
<a name="3382"/><span style="color:red">%s%%s%3382%s%%s%</span>%t%pipe_EX_stall_Q0_395%s%&lt;=%s%pipe_EX_stall;<br/>
<a name="3383"/><span style="color:red">%s%%s%3383%s%%s%</span>%t%pipe_EX_stall_Q0_403%s%&lt;=%s%pipe_EX_stall;<br/>
<a name="3384"/><span style="color:red">%s%%s%3384%s%%s%</span>%t%pipe_EX_stall_Q0_410%s%&lt;=%s%pipe_EX_stall;<br/>
<a name="3385"/><span style="color:red">%s%%s%3385%s%%s%</span>%t%pipe_EX_stall_Q0_418%s%&lt;=%s%pipe_EX_stall;<br/>
<a name="3386"/><span style="color:red">%s%%s%3386%s%%s%</span>%t%pipe_EX_stall_Q0_427%s%&lt;=%s%pipe_EX_stall;<br/>
<a name="3387"/><span style="color:red">%s%%s%3387%s%%s%</span>%t%pipe_EX_stall_Q0_347%s%&lt;=%s%pipe_EX_stall;<br/>
<a name="3388"/><span style="color:red">%s%%s%3388%s%%s%</span>%t%pipe_EX_stall_Q0_354%s%&lt;=%s%pipe_EX_stall;<br/>
<a name="3389"/><span style="color:red">%s%%s%3389%s%%s%</span>%t%pipe_EX_stall_Q0_366%s%&lt;=%s%pipe_EX_stall;<br/>
<a name="3390"/><span style="color:red">%s%%s%3390%s%%s%</span>%t%pipe_EX_stall_Q0_373%s%&lt;=%s%pipe_EX_stall;<br/>
<a name="3391"/><span style="color:red">%s%%s%3391%s%%s%</span>%t%pipe_EX_stall_Q0_380%s%&lt;=%s%pipe_EX_stall;<br/>
<a name="3392"/><span style="color:red">%s%%s%3392%s%%s%</span><br/>
<a name="3393"/><span style="color:red">%s%%s%3393%s%%s%</span>%t%pipe_EX_stall%s%&lt;=%s%main_flow_logic_control_flow_logic_control_fu_semantics_pipe_EX_stall_D0_629;<br/>
<a name="3394"/><span style="color:red">%s%%s%3394%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%pipe_EX_clear</span><br/>
<a name="3395"/><span style="color:red">%s%%s%3395%s%%s%</span>%t%pipe_EX_clear_Q0_387%s%&lt;=%s%pipe_EX_clear;<br/>
<a name="3396"/><span style="color:red">%s%%s%3396%s%%s%</span>%t%pipe_EX_clear_Q0_394%s%&lt;=%s%pipe_EX_clear;<br/>
<a name="3397"/><span style="color:red">%s%%s%3397%s%%s%</span>%t%pipe_EX_clear_Q0_402%s%&lt;=%s%pipe_EX_clear;<br/>
<a name="3398"/><span style="color:red">%s%%s%3398%s%%s%</span>%t%pipe_EX_clear_Q0_409%s%&lt;=%s%pipe_EX_clear;<br/>
<a name="3399"/><span style="color:red">%s%%s%3399%s%%s%</span>%t%pipe_EX_clear_Q0_417%s%&lt;=%s%pipe_EX_clear;<br/>
<a name="3400"/><span style="color:red">%s%%s%3400%s%%s%</span>%t%pipe_EX_clear_Q0_426%s%&lt;=%s%pipe_EX_clear;<br/>
<a name="3401"/><span style="color:red">%s%%s%3401%s%%s%</span>%t%pipe_EX_clear_Q0_346%s%&lt;=%s%pipe_EX_clear;<br/>
<a name="3402"/><span style="color:red">%s%%s%3402%s%%s%</span>%t%pipe_EX_clear_Q0_353%s%&lt;=%s%pipe_EX_clear;<br/>
<a name="3403"/><span style="color:red">%s%%s%3403%s%%s%</span>%t%pipe_EX_clear_Q0_365%s%&lt;=%s%pipe_EX_clear;<br/>
<a name="3404"/><span style="color:red">%s%%s%3404%s%%s%</span>%t%pipe_EX_clear_Q0_372%s%&lt;=%s%pipe_EX_clear;<br/>
<a name="3405"/><span style="color:red">%s%%s%3405%s%%s%</span>%t%pipe_EX_clear_Q0_379%s%&lt;=%s%pipe_EX_clear;<br/>
<a name="3406"/><span style="color:red">%s%%s%3406%s%%s%</span><br/>
<a name="3407"/><span style="color:red">%s%%s%3407%s%%s%</span>%t%pipe_EX_clear%s%&lt;=%s%main_flow_logic_control_flow_logic_control_fu_semantics_pipe_EX_clear_D0_630;<br/>
<a name="3408"/><span style="color:red">%s%%s%3408%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%pipe_EX2_stall</span><br/>
<a name="3409"/><span style="color:red">%s%%s%3409%s%%s%</span>%t%pipe_EX2_stall_Q0_448%s%&lt;=%s%pipe_EX2_stall;<br/>
<a name="3410"/><span style="color:red">%s%%s%3410%s%%s%</span>%t%pipe_EX2_stall_Q0_456%s%&lt;=%s%pipe_EX2_stall;<br/>
<a name="3411"/><span style="color:red">%s%%s%3411%s%%s%</span>%t%pipe_EX2_stall_Q0_487%s%&lt;=%s%pipe_EX2_stall;<br/>
<a name="3412"/><span style="color:red">%s%%s%3412%s%%s%</span>%t%pipe_EX2_stall_Q0_464%s%&lt;=%s%pipe_EX2_stall;<br/>
<a name="3413"/><span style="color:red">%s%%s%3413%s%%s%</span>%t%pipe_EX2_stall_Q0_472%s%&lt;=%s%pipe_EX2_stall;<br/>
<a name="3414"/><span style="color:red">%s%%s%3414%s%%s%</span>%t%pipe_EX2_stall_Q0_480%s%&lt;=%s%pipe_EX2_stall;<br/>
<a name="3415"/><span style="color:red">%s%%s%3415%s%%s%</span>%t%pipe_EX2_stall_Q0_502%s%&lt;=%s%pipe_EX2_stall;<br/>
<a name="3416"/><span style="color:red">%s%%s%3416%s%%s%</span>%t%pipe_EX2_stall_Q0_509%s%&lt;=%s%pipe_EX2_stall;<br/>
<a name="3417"/><span style="color:red">%s%%s%3417%s%%s%</span>%t%pipe_EX2_stall_Q0_494%s%&lt;=%s%pipe_EX2_stall;<br/>
<a name="3418"/><span style="color:red">%s%%s%3418%s%%s%</span><br/>
<a name="3419"/><span style="color:red">%s%%s%3419%s%%s%</span>%t%pipe_EX2_stall%s%&lt;=%s%main_flow_logic_control_flow_logic_control_fu_semantics_pipe_EX2_stall_D0_631;<br/>
<a name="3420"/><span style="color:red">%s%%s%3420%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%pipe_EX2_clear</span><br/>
<a name="3421"/><span style="color:red">%s%%s%3421%s%%s%</span>%t%pipe_EX2_clear_Q0_447%s%&lt;=%s%pipe_EX2_clear;<br/>
<a name="3422"/><span style="color:red">%s%%s%3422%s%%s%</span>%t%pipe_EX2_clear_Q0_455%s%&lt;=%s%pipe_EX2_clear;<br/>
<a name="3423"/><span style="color:red">%s%%s%3423%s%%s%</span>%t%pipe_EX2_clear_Q0_486%s%&lt;=%s%pipe_EX2_clear;<br/>
<a name="3424"/><span style="color:red">%s%%s%3424%s%%s%</span>%t%pipe_EX2_clear_Q0_463%s%&lt;=%s%pipe_EX2_clear;<br/>
<a name="3425"/><span style="color:red">%s%%s%3425%s%%s%</span>%t%pipe_EX2_clear_Q0_471%s%&lt;=%s%pipe_EX2_clear;<br/>
<a name="3426"/><span style="color:red">%s%%s%3426%s%%s%</span>%t%pipe_EX2_clear_Q0_479%s%&lt;=%s%pipe_EX2_clear;<br/>
<a name="3427"/><span style="color:red">%s%%s%3427%s%%s%</span>%t%pipe_EX2_clear_Q0_501%s%&lt;=%s%pipe_EX2_clear;<br/>
<a name="3428"/><span style="color:red">%s%%s%3428%s%%s%</span>%t%pipe_EX2_clear_Q0_508%s%&lt;=%s%pipe_EX2_clear;<br/>
<a name="3429"/><span style="color:red">%s%%s%3429%s%%s%</span>%t%pipe_EX2_clear_Q0_493%s%&lt;=%s%pipe_EX2_clear;<br/>
<a name="3430"/><span style="color:red">%s%%s%3430%s%%s%</span><br/>
<a name="3431"/><span style="color:red">%s%%s%3431%s%%s%</span>%t%pipe_EX2_clear%s%&lt;=%s%main_flow_logic_control_flow_logic_control_fu_semantics_pipe_EX2_clear_D0_632;<br/>
<a name="3432"/><span style="color:red">%s%%s%3432%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%pipe_WB_stall</span><br/>
<a name="3433"/><span style="color:red">%s%%s%3433%s%%s%</span>%t%pipe_WB_stall_Q0_523%s%&lt;=%s%pipe_WB_stall;<br/>
<a name="3434"/><span style="color:red">%s%%s%3434%s%%s%</span>%t%pipe_WB_stall_Q0_530%s%&lt;=%s%pipe_WB_stall;<br/>
<a name="3435"/><span style="color:red">%s%%s%3435%s%%s%</span>%t%pipe_WB_stall_Q0_544%s%&lt;=%s%pipe_WB_stall;<br/>
<a name="3436"/><span style="color:red">%s%%s%3436%s%%s%</span>%t%pipe_WB_stall_Q0_537%s%&lt;=%s%pipe_WB_stall;<br/>
<a name="3437"/><span style="color:red">%s%%s%3437%s%%s%</span>%t%pipe_WB_stall_Q0_551%s%&lt;=%s%pipe_WB_stall;<br/>
<a name="3438"/><span style="color:red">%s%%s%3438%s%%s%</span><br/>
<a name="3439"/><span style="color:red">%s%%s%3439%s%%s%</span>%t%pipe_WB_stall%s%&lt;=%s%main_flow_logic_control_flow_logic_control_fu_semantics_pipe_WB_stall_D0_633;<br/>
<a name="3440"/><span style="color:red">%s%%s%3440%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%pipe_WB_clear</span><br/>
<a name="3441"/><span style="color:red">%s%%s%3441%s%%s%</span>%t%pipe_WB_clear_Q0_522%s%&lt;=%s%pipe_WB_clear;<br/>
<a name="3442"/><span style="color:red">%s%%s%3442%s%%s%</span>%t%pipe_WB_clear_Q0_529%s%&lt;=%s%pipe_WB_clear;<br/>
<a name="3443"/><span style="color:red">%s%%s%3443%s%%s%</span>%t%pipe_WB_clear_Q0_543%s%&lt;=%s%pipe_WB_clear;<br/>
<a name="3444"/><span style="color:red">%s%%s%3444%s%%s%</span>%t%pipe_WB_clear_Q0_536%s%&lt;=%s%pipe_WB_clear;<br/>
<a name="3445"/><span style="color:red">%s%%s%3445%s%%s%</span>%t%pipe_WB_clear_Q0_550%s%&lt;=%s%pipe_WB_clear;<br/>
<a name="3446"/><span style="color:red">%s%%s%3446%s%%s%</span><br/>
<a name="3447"/><span style="color:red">%s%%s%3447%s%%s%</span>%t%pipe_WB_clear%s%&lt;=%s%main_flow_logic_control_flow_logic_control_fu_semantics_pipe_WB_clear_D0_634;<br/>
<a name="3448"/><span style="color:red">%s%%s%3448%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%instr_hw_first_el_se</span><br/>
<a name="3449"/><span style="color:red">%s%%s%3449%s%%s%</span><br/>
<a name="3450"/><span style="color:red">%s%%s%3450%s%%s%</span><br/>
<a name="3451"/><span style="color:red">%s%%s%3451%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%main_attr_val_imm1_srcB_op_1</span><br/>
<a name="3452"/><span style="color:red">%s%%s%3452%s%%s%</span>%t%main_imm1_srcB_op_instr_hw_imm1_srcB_op_1_return_main_attr_val_imm1_srcB_op_1_Q0_635%s%&lt;=%s%main_attr_val_imm1_srcB_op_1;<br/>
<a name="3453"/><span style="color:red">%s%%s%3453%s%%s%</span><br/>
<a name="3454"/><span style="color:red">%s%%s%3454%s%%s%</span>%t%main_attr_val_imm1_srcB_op_1%s%&lt;=%s%main_instr_hw_instr_hw_main_attr_val_imm1_srcB_op_1_D0_636;<br/>
<a name="3455"/><span style="color:red">%s%%s%3455%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%main_attr_val_imm1_srcC_op_1</span><br/>
<a name="3456"/><span style="color:red">%s%%s%3456%s%%s%</span>%t%main_imm1_srcC_op_instr_hw_imm1_srcC_op_1_return_main_attr_val_imm1_srcC_op_1_Q0_637%s%&lt;=%s%main_attr_val_imm1_srcC_op_1;<br/>
<a name="3457"/><span style="color:red">%s%%s%3457%s%%s%</span><br/>
<a name="3458"/><span style="color:red">%s%%s%3458%s%%s%</span>%t%main_attr_val_imm1_srcC_op_1%s%&lt;=%s%main_instr_hw_instr_hw_main_attr_val_imm1_srcC_op_1_D0_638;<br/>
<a name="3459"/><span style="color:red">%s%%s%3459%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%main_attr_val_imm3_srcB_am_1</span><br/>
<a name="3460"/><span style="color:red">%s%%s%3460%s%%s%</span>%t%main_imm3_srcB_am_instr_hw_imm3_srcB_am_1_return_main_attr_val_imm3_srcB_am_1_Q0_639%s%&lt;=%s%main_attr_val_imm3_srcB_am_1;<br/>
<a name="3461"/><span style="color:red">%s%%s%3461%s%%s%</span><br/>
<a name="3462"/><span style="color:red">%s%%s%3462%s%%s%</span>%t%main_attr_val_imm3_srcB_am_1%s%&lt;=%s%main_instr_hw_instr_hw_main_attr_val_imm3_srcB_am_1_D0_640;<br/>
<a name="3463"/><span style="color:red">%s%%s%3463%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%main_inst_cond_cond_cmp_cond_1</span><br/>
<a name="3464"/><span style="color:red">%s%%s%3464%s%%s%</span>%t%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_cond_cond_cmp_cond_1_Q0_641%s%&lt;=%s%main_inst_cond_cond_cmp_cond_1;<br/>
<a name="3465"/><span style="color:red">%s%%s%3465%s%%s%</span>%t%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_cond_cond_cmp_cond_1_Q0_642%s%&lt;=%s%main_inst_cond_cond_cmp_cond_1;<br/>
<a name="3466"/><span style="color:red">%s%%s%3466%s%%s%</span><br/>
<a name="3467"/><span style="color:red">%s%%s%3467%s%%s%</span>%t%main_inst_cond_cond_cmp_cond_1%s%&lt;=%s%main_op_binand_cond_instr_hw_cond_cmp_cond_1_return_main_inst_cond_cond_cmp_cond_1_D0_643%s%<span class="keyword">or</span><br/>
<a name="3468"/><span style="color:red">%s%%s%3468%s%%s%</span>%t%%t%main_op_binnand_cond_instr_hw_cond_cmp_cond_1_return_main_inst_cond_cond_cmp_cond_1_D0_644%s%<span class="keyword">or</span><br/>
<a name="3469"/><span style="color:red">%s%%s%3469%s%%s%</span>%t%%t%main_op_eq_cond_instr_hw_cond_cmp_cond_1_return_main_inst_cond_cond_cmp_cond_1_D0_645%s%<span class="keyword">or</span><br/>
<a name="3470"/><span style="color:red">%s%%s%3470%s%%s%</span>%t%%t%main_op_logand_cond_instr_hw_cond_cmp_cond_1_return_main_inst_cond_cond_cmp_cond_1_D0_646%s%<span class="keyword">or</span><br/>
<a name="3471"/><span style="color:red">%s%%s%3471%s%%s%</span>%t%%t%main_op_lognand_cond_instr_hw_cond_cmp_cond_1_return_main_inst_cond_cond_cmp_cond_1_D0_647%s%<span class="keyword">or</span><br/>
<a name="3472"/><span style="color:red">%s%%s%3472%s%%s%</span>%t%%t%main_op_lognor_cond_instr_hw_cond_cmp_cond_1_return_main_inst_cond_cond_cmp_cond_1_D0_648%s%<span class="keyword">or</span><br/>
<a name="3473"/><span style="color:red">%s%%s%3473%s%%s%</span>%t%%t%main_op_logor_cond_instr_hw_cond_cmp_cond_1_return_main_inst_cond_cond_cmp_cond_1_D0_649%s%<span class="keyword">or</span><br/>
<a name="3474"/><span style="color:red">%s%%s%3474%s%%s%</span>%t%%t%main_op_ne_cond_instr_hw_cond_cmp_cond_1_return_main_inst_cond_cond_cmp_cond_1_D0_650%s%<span class="keyword">or</span><br/>
<a name="3475"/><span style="color:red">%s%%s%3475%s%%s%</span>%t%%t%main_op_sge_cond_instr_hw_cond_cmp_cond_1_return_main_inst_cond_cond_cmp_cond_1_D0_651%s%<span class="keyword">or</span><br/>
<a name="3476"/><span style="color:red">%s%%s%3476%s%%s%</span>%t%%t%main_op_sgt_cond_instr_hw_cond_cmp_cond_1_return_main_inst_cond_cond_cmp_cond_1_D0_652%s%<span class="keyword">or</span><br/>
<a name="3477"/><span style="color:red">%s%%s%3477%s%%s%</span>%t%%t%main_op_sle_cond_instr_hw_cond_cmp_cond_1_return_main_inst_cond_cond_cmp_cond_1_D0_653%s%<span class="keyword">or</span><br/>
<a name="3478"/><span style="color:red">%s%%s%3478%s%%s%</span>%t%%t%main_op_slt_cond_instr_hw_cond_cmp_cond_1_return_main_inst_cond_cond_cmp_cond_1_D0_654%s%<span class="keyword">or</span><br/>
<a name="3479"/><span style="color:red">%s%%s%3479%s%%s%</span>%t%%t%main_op_uge_cond_instr_hw_cond_cmp_cond_1_return_main_inst_cond_cond_cmp_cond_1_D0_655%s%<span class="keyword">or</span><br/>
<a name="3480"/><span style="color:red">%s%%s%3480%s%%s%</span>%t%%t%main_op_ugt_cond_instr_hw_cond_cmp_cond_1_return_main_inst_cond_cond_cmp_cond_1_D0_656%s%<span class="keyword">or</span><br/>
<a name="3481"/><span style="color:red">%s%%s%3481%s%%s%</span>%t%%t%main_op_ule_cond_instr_hw_cond_cmp_cond_1_return_main_inst_cond_cond_cmp_cond_1_D0_657%s%<span class="keyword">or</span><br/>
<a name="3482"/><span style="color:red">%s%%s%3482%s%%s%</span>%t%%t%main_op_ult_cond_instr_hw_cond_cmp_cond_1_return_main_inst_cond_cond_cmp_cond_1_D0_658;<br/>
<a name="3483"/><span style="color:red">%s%%s%3483%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%main_inst_operation_opr_alu_imm_all_operation_1</span><br/>
<a name="3484"/><span style="color:red">%s%%s%3484%s%%s%</span>%t%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_operation_opr_alu_imm_all_operation_1_Q0_659%s%&lt;=%s%main_inst_operation_opr_alu_imm_all_operation_1;<br/>
<a name="3485"/><span style="color:red">%s%%s%3485%s%%s%</span><br/>
<a name="3486"/><span style="color:red">%s%%s%3486%s%%s%</span>%t%main_inst_operation_opr_alu_imm_all_operation_1%s%&lt;=%s%main_op_addi_operation_instr_hw_opr_alu_imm_all_operation_1_return_main_inst_operation_opr_alu_imm_all_operation_1_D0_660%s%<span class="keyword">or</span><br/>
<a name="3487"/><span style="color:red">%s%%s%3487%s%%s%</span>%t%%t%main_op_andi_operation_instr_hw_opr_alu_imm_all_operation_1_return_main_inst_operation_opr_alu_imm_all_operation_1_D0_661%s%<span class="keyword">or</span><br/>
<a name="3488"/><span style="color:red">%s%%s%3488%s%%s%</span>%t%%t%main_op_ashri_operation_instr_hw_opr_alu_imm_all_operation_1_return_main_inst_operation_opr_alu_imm_all_operation_1_D0_662%s%<span class="keyword">or</span><br/>
<a name="3489"/><span style="color:red">%s%%s%3489%s%%s%</span>%t%%t%main_op_lshri_operation_instr_hw_opr_alu_imm_all_operation_1_return_main_inst_operation_opr_alu_imm_all_operation_1_D0_663%s%<span class="keyword">or</span><br/>
<a name="3490"/><span style="color:red">%s%%s%3490%s%%s%</span>%t%%t%main_op_lui_operation_instr_hw_opr_alu_imm_all_operation_1_return_main_inst_operation_opr_alu_imm_all_operation_1_D0_664%s%<span class="keyword">or</span><br/>
<a name="3491"/><span style="color:red">%s%%s%3491%s%%s%</span>%t%%t%main_op_mulsi_operation_instr_hw_opr_alu_imm_all_operation_1_return_main_inst_operation_opr_alu_imm_all_operation_1_D0_665%s%<span class="keyword">or</span><br/>
<a name="3492"/><span style="color:red">%s%%s%3492%s%%s%</span>%t%%t%main_op_mului_operation_instr_hw_opr_alu_imm_all_operation_1_return_main_inst_operation_opr_alu_imm_all_operation_1_D0_666%s%<span class="keyword">or</span><br/>
<a name="3493"/><span style="color:red">%s%%s%3493%s%%s%</span>%t%%t%main_op_nori_operation_instr_hw_opr_alu_imm_all_operation_1_return_main_inst_operation_opr_alu_imm_all_operation_1_D0_667%s%<span class="keyword">or</span><br/>
<a name="3494"/><span style="color:red">%s%%s%3494%s%%s%</span>%t%%t%main_op_ori_operation_instr_hw_opr_alu_imm_all_operation_1_return_main_inst_operation_opr_alu_imm_all_operation_1_D0_668%s%<span class="keyword">or</span><br/>
<a name="3495"/><span style="color:red">%s%%s%3495%s%%s%</span>%t%%t%main_op_shli_operation_instr_hw_opr_alu_imm_all_operation_1_return_main_inst_operation_opr_alu_imm_all_operation_1_D0_669%s%<span class="keyword">or</span><br/>
<a name="3496"/><span style="color:red">%s%%s%3496%s%%s%</span>%t%%t%main_op_subi_operation_instr_hw_opr_alu_imm_all_operation_1_return_main_inst_operation_opr_alu_imm_all_operation_1_D0_670%s%<span class="keyword">or</span><br/>
<a name="3497"/><span style="color:red">%s%%s%3497%s%%s%</span>%t%%t%main_op_xori_operation_instr_hw_opr_alu_imm_all_operation_1_return_main_inst_operation_opr_alu_imm_all_operation_1_D0_671;<br/>
<a name="3498"/><span style="color:red">%s%%s%3498%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%main_inst_operation_opr_alu_reg_all_operation_1</span><br/>
<a name="3499"/><span style="color:red">%s%%s%3499%s%%s%</span>%t%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_operation_opr_alu_reg_all_operation_1_Q0_672%s%&lt;=%s%main_inst_operation_opr_alu_reg_all_operation_1;<br/>
<a name="3500"/><span style="color:red">%s%%s%3500%s%%s%</span><br/>
<a name="3501"/><span style="color:red">%s%%s%3501%s%%s%</span>%t%main_inst_operation_opr_alu_reg_all_operation_1%s%&lt;=%s%main_op_add_operation_instr_hw_opr_alu_reg_all_operation_1_return_main_inst_operation_opr_alu_reg_all_operation_1_D0_673%s%<span class="keyword">or</span><br/>
<a name="3502"/><span style="color:red">%s%%s%3502%s%%s%</span>%t%%t%main_op_addadd_operation_instr_hw_opr_alu_reg_all_operation_1_return_main_inst_operation_opr_alu_reg_all_operation_1_D0_674%s%<span class="keyword">or</span><br/>
<a name="3503"/><span style="color:red">%s%%s%3503%s%%s%</span>%t%%t%main_op_addmul_operation_instr_hw_opr_alu_reg_all_operation_1_return_main_inst_operation_opr_alu_reg_all_operation_1_D0_675%s%<span class="keyword">or</span><br/>
<a name="3504"/><span style="color:red">%s%%s%3504%s%%s%</span>%t%%t%main_op_addsub_operation_instr_hw_opr_alu_reg_all_operation_1_return_main_inst_operation_opr_alu_reg_all_operation_1_D0_676%s%<span class="keyword">or</span><br/>
<a name="3505"/><span style="color:red">%s%%s%3505%s%%s%</span>%t%%t%main_op_and_operation_instr_hw_opr_alu_reg_all_operation_1_return_main_inst_operation_opr_alu_reg_all_operation_1_D0_677%s%<span class="keyword">or</span><br/>
<a name="3506"/><span style="color:red">%s%%s%3506%s%%s%</span>%t%%t%main_op_ashr_operation_instr_hw_opr_alu_reg_all_operation_1_return_main_inst_operation_opr_alu_reg_all_operation_1_D0_678%s%<span class="keyword">or</span><br/>
<a name="3507"/><span style="color:red">%s%%s%3507%s%%s%</span>%t%%t%main_op_lshr_operation_instr_hw_opr_alu_reg_all_operation_1_return_main_inst_operation_opr_alu_reg_all_operation_1_D0_679%s%<span class="keyword">or</span><br/>
<a name="3508"/><span style="color:red">%s%%s%3508%s%%s%</span>%t%%t%main_op_mul_operation_instr_hw_opr_alu_reg_all_operation_1_return_main_inst_operation_opr_alu_reg_all_operation_1_D0_680%s%<span class="keyword">or</span><br/>
<a name="3509"/><span style="color:red">%s%%s%3509%s%%s%</span>%t%%t%main_op_nor_operation_instr_hw_opr_alu_reg_all_operation_1_return_main_inst_operation_opr_alu_reg_all_operation_1_D0_681%s%<span class="keyword">or</span><br/>
<a name="3510"/><span style="color:red">%s%%s%3510%s%%s%</span>%t%%t%main_op_or_operation_instr_hw_opr_alu_reg_all_operation_1_return_main_inst_operation_opr_alu_reg_all_operation_1_D0_682%s%<span class="keyword">or</span><br/>
<a name="3511"/><span style="color:red">%s%%s%3511%s%%s%</span>%t%%t%main_op_sext16_operation_instr_hw_opr_alu_reg_all_operation_1_return_main_inst_operation_opr_alu_reg_all_operation_1_D0_683%s%<span class="keyword">or</span><br/>
<a name="3512"/><span style="color:red">%s%%s%3512%s%%s%</span>%t%%t%main_op_sext8_operation_instr_hw_opr_alu_reg_all_operation_1_return_main_inst_operation_opr_alu_reg_all_operation_1_D0_684%s%<span class="keyword">or</span><br/>
<a name="3513"/><span style="color:red">%s%%s%3513%s%%s%</span>%t%%t%main_op_shl_operation_instr_hw_opr_alu_reg_all_operation_1_return_main_inst_operation_opr_alu_reg_all_operation_1_D0_685%s%<span class="keyword">or</span><br/>
<a name="3514"/><span style="color:red">%s%%s%3514%s%%s%</span>%t%%t%main_op_sub_operation_instr_hw_opr_alu_reg_all_operation_1_return_main_inst_operation_opr_alu_reg_all_operation_1_D0_686%s%<span class="keyword">or</span><br/>
<a name="3515"/><span style="color:red">%s%%s%3515%s%%s%</span>%t%%t%main_op_subadd_operation_instr_hw_opr_alu_reg_all_operation_1_return_main_inst_operation_opr_alu_reg_all_operation_1_D0_687%s%<span class="keyword">or</span><br/>
<a name="3516"/><span style="color:red">%s%%s%3516%s%%s%</span>%t%%t%main_op_submul_operation_instr_hw_opr_alu_reg_all_operation_1_return_main_inst_operation_opr_alu_reg_all_operation_1_D0_688%s%<span class="keyword">or</span><br/>
<a name="3517"/><span style="color:red">%s%%s%3517%s%%s%</span>%t%%t%main_op_subsub_operation_instr_hw_opr_alu_reg_all_operation_1_return_main_inst_operation_opr_alu_reg_all_operation_1_D0_689%s%<span class="keyword">or</span><br/>
<a name="3518"/><span style="color:red">%s%%s%3518%s%%s%</span>%t%%t%main_op_xor_operation_instr_hw_opr_alu_reg_all_operation_1_return_main_inst_operation_opr_alu_reg_all_operation_1_D0_690;<br/>
<a name="3519"/><span style="color:red">%s%%s%3519%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%main_inst_operation_opr_jump_call_operation_1</span><br/>
<a name="3520"/><span style="color:red">%s%%s%3520%s%%s%</span>%t%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_operation_opr_jump_call_operation_1_Q0_691%s%&lt;=%s%main_inst_operation_opr_jump_call_operation_1;<br/>
<a name="3521"/><span style="color:red">%s%%s%3521%s%%s%</span><br/>
<a name="3522"/><span style="color:red">%s%%s%3522%s%%s%</span>%t%main_inst_operation_opr_jump_call_operation_1%s%&lt;=%s%main_op_call_exc_operation_instr_hw_opr_jump_call_operation_1_return_main_inst_operation_opr_jump_call_operation_1_D0_692%s%<span class="keyword">or</span><br/>
<a name="3523"/><span style="color:red">%s%%s%3523%s%%s%</span>%t%%t%main_op_call_int_operation_instr_hw_opr_jump_call_operation_1_return_main_inst_operation_opr_jump_call_operation_1_D0_693%s%<span class="keyword">or</span><br/>
<a name="3524"/><span style="color:red">%s%%s%3524%s%%s%</span>%t%%t%main_op_call_operation_instr_hw_opr_jump_call_operation_1_return_main_inst_operation_opr_jump_call_operation_1_D0_694%s%<span class="keyword">or</span><br/>
<a name="3525"/><span style="color:red">%s%%s%3525%s%%s%</span>%t%%t%main_op_jump_operation_instr_hw_opr_jump_call_operation_1_return_main_inst_operation_opr_jump_call_operation_1_D0_695;<br/>
<a name="3526"/><span style="color:red">%s%%s%3526%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%main_inst_operation_opr_jump_reg_operation_1</span><br/>
<a name="3527"/><span style="color:red">%s%%s%3527%s%%s%</span>%t%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_operation_opr_jump_reg_operation_1_Q0_696%s%&lt;=%s%main_inst_operation_opr_jump_reg_operation_1;<br/>
<a name="3528"/><span style="color:red">%s%%s%3528%s%%s%</span><br/>
<a name="3529"/><span style="color:red">%s%%s%3529%s%%s%</span>%t%main_inst_operation_opr_jump_reg_operation_1%s%&lt;=%s%main_op_call_reg_operation_instr_hw_opr_jump_reg_operation_1_return_main_inst_operation_opr_jump_reg_operation_1_D0_697%s%<span class="keyword">or</span><br/>
<a name="3530"/><span style="color:red">%s%%s%3530%s%%s%</span>%t%%t%main_op_jump_ie_operation_instr_hw_opr_jump_reg_operation_1_return_main_inst_operation_opr_jump_reg_operation_1_D0_698%s%<span class="keyword">or</span><br/>
<a name="3531"/><span style="color:red">%s%%s%3531%s%%s%</span>%t%%t%main_op_jump_reg_operation_instr_hw_opr_jump_reg_operation_1_return_main_inst_operation_opr_jump_reg_operation_1_D0_699;<br/>
<a name="3532"/><span style="color:red">%s%%s%3532%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%main_inst_operation_opr_ld_imm_operation_1</span><br/>
<a name="3533"/><span style="color:red">%s%%s%3533%s%%s%</span>%t%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_operation_opr_ld_imm_operation_1_Q0_700%s%&lt;=%s%main_inst_operation_opr_ld_imm_operation_1;<br/>
<a name="3534"/><span style="color:red">%s%%s%3534%s%%s%</span><br/>
<a name="3535"/><span style="color:red">%s%%s%3535%s%%s%</span>%t%main_inst_operation_opr_ld_imm_operation_1%s%&lt;=%s%main_op_ld_operation_instr_hw_opr_ld_imm_operation_1_return_main_inst_operation_opr_ld_imm_operation_1_D0_701%s%<span class="keyword">or</span><br/>
<a name="3536"/><span style="color:red">%s%%s%3536%s%%s%</span>%t%%t%main_op_ldbs_operation_instr_hw_opr_ld_imm_operation_1_return_main_inst_operation_opr_ld_imm_operation_1_D0_702%s%<span class="keyword">or</span><br/>
<a name="3537"/><span style="color:red">%s%%s%3537%s%%s%</span>%t%%t%main_op_ldbu_operation_instr_hw_opr_ld_imm_operation_1_return_main_inst_operation_opr_ld_imm_operation_1_D0_703%s%<span class="keyword">or</span><br/>
<a name="3538"/><span style="color:red">%s%%s%3538%s%%s%</span>%t%%t%main_op_ldhs_operation_instr_hw_opr_ld_imm_operation_1_return_main_inst_operation_opr_ld_imm_operation_1_D0_704%s%<span class="keyword">or</span><br/>
<a name="3539"/><span style="color:red">%s%%s%3539%s%%s%</span>%t%%t%main_op_ldhu_operation_instr_hw_opr_ld_imm_operation_1_return_main_inst_operation_opr_ld_imm_operation_1_D0_705;<br/>
<a name="3540"/><span style="color:red">%s%%s%3540%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%main_inst_operation_opr_ld_reg_operation_1</span><br/>
<a name="3541"/><span style="color:red">%s%%s%3541%s%%s%</span>%t%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_operation_opr_ld_reg_operation_1_Q0_706%s%&lt;=%s%main_inst_operation_opr_ld_reg_operation_1;<br/>
<a name="3542"/><span style="color:red">%s%%s%3542%s%%s%</span><br/>
<a name="3543"/><span style="color:red">%s%%s%3543%s%%s%</span>%t%main_inst_operation_opr_ld_reg_operation_1%s%&lt;=%s%main_op_ldbsx_operation_instr_hw_opr_ld_reg_operation_1_return_main_inst_operation_opr_ld_reg_operation_1_D0_707%s%<span class="keyword">or</span><br/>
<a name="3544"/><span style="color:red">%s%%s%3544%s%%s%</span>%t%%t%main_op_ldbux_operation_instr_hw_opr_ld_reg_operation_1_return_main_inst_operation_opr_ld_reg_operation_1_D0_708%s%<span class="keyword">or</span><br/>
<a name="3545"/><span style="color:red">%s%%s%3545%s%%s%</span>%t%%t%main_op_ldhsx_operation_instr_hw_opr_ld_reg_operation_1_return_main_inst_operation_opr_ld_reg_operation_1_D0_709%s%<span class="keyword">or</span><br/>
<a name="3546"/><span style="color:red">%s%%s%3546%s%%s%</span>%t%%t%main_op_ldhux_operation_instr_hw_opr_ld_reg_operation_1_return_main_inst_operation_opr_ld_reg_operation_1_D0_710%s%<span class="keyword">or</span><br/>
<a name="3547"/><span style="color:red">%s%%s%3547%s%%s%</span>%t%%t%main_op_ldx_operation_instr_hw_opr_ld_reg_operation_1_return_main_inst_operation_opr_ld_reg_operation_1_D0_711;<br/>
<a name="3548"/><span style="color:red">%s%%s%3548%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%main_inst_operation_opr_move_operation_1</span><br/>
<a name="3549"/><span style="color:red">%s%%s%3549%s%%s%</span>%t%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_operation_opr_move_operation_1_Q0_712%s%&lt;=%s%main_inst_operation_opr_move_operation_1;<br/>
<a name="3550"/><span style="color:red">%s%%s%3550%s%%s%</span><br/>
<a name="3551"/><span style="color:red">%s%%s%3551%s%%s%</span>%t%main_inst_operation_opr_move_operation_1%s%&lt;=%s%main_op_move_operation_instr_hw_opr_move_operation_1_return_main_inst_operation_opr_move_operation_1_D0_713%s%<span class="keyword">or</span><br/>
<a name="3552"/><span style="color:red">%s%%s%3552%s%%s%</span>%t%%t%main_op_select_operation_instr_hw_opr_move_operation_1_return_main_inst_operation_opr_move_operation_1_D0_714%s%<span class="keyword">or</span><br/>
<a name="3553"/><span style="color:red">%s%%s%3553%s%%s%</span>%t%%t%main_op_test_operation_instr_hw_opr_move_operation_1_return_main_inst_operation_opr_move_operation_1_D0_715;<br/>
<a name="3554"/><span style="color:red">%s%%s%3554%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%main_inst_operation_opr_st_imm_operation_1</span><br/>
<a name="3555"/><span style="color:red">%s%%s%3555%s%%s%</span>%t%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_operation_opr_st_imm_operation_1_Q0_716%s%&lt;=%s%main_inst_operation_opr_st_imm_operation_1;<br/>
<a name="3556"/><span style="color:red">%s%%s%3556%s%%s%</span><br/>
<a name="3557"/><span style="color:red">%s%%s%3557%s%%s%</span>%t%main_inst_operation_opr_st_imm_operation_1%s%&lt;=%s%main_op_st_operation_instr_hw_opr_st_imm_operation_1_return_main_inst_operation_opr_st_imm_operation_1_D0_717%s%<span class="keyword">or</span><br/>
<a name="3558"/><span style="color:red">%s%%s%3558%s%%s%</span>%t%%t%main_op_stb_operation_instr_hw_opr_st_imm_operation_1_return_main_inst_operation_opr_st_imm_operation_1_D0_718%s%<span class="keyword">or</span><br/>
<a name="3559"/><span style="color:red">%s%%s%3559%s%%s%</span>%t%%t%main_op_sth_operation_instr_hw_opr_st_imm_operation_1_return_main_inst_operation_opr_st_imm_operation_1_D0_719;<br/>
<a name="3560"/><span style="color:red">%s%%s%3560%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%main_inst_operation_opr_st_reg_operation_1</span><br/>
<a name="3561"/><span style="color:red">%s%%s%3561%s%%s%</span>%t%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_operation_opr_st_reg_operation_1_Q0_720%s%&lt;=%s%main_inst_operation_opr_st_reg_operation_1;<br/>
<a name="3562"/><span style="color:red">%s%%s%3562%s%%s%</span><br/>
<a name="3563"/><span style="color:red">%s%%s%3563%s%%s%</span>%t%main_inst_operation_opr_st_reg_operation_1%s%&lt;=%s%main_op_stbx_operation_instr_hw_opr_st_reg_operation_1_return_main_inst_operation_opr_st_reg_operation_1_D0_721%s%<span class="keyword">or</span><br/>
<a name="3564"/><span style="color:red">%s%%s%3564%s%%s%</span>%t%%t%main_op_sthx_operation_instr_hw_opr_st_reg_operation_1_return_main_inst_operation_opr_st_reg_operation_1_D0_722%s%<span class="keyword">or</span><br/>
<a name="3565"/><span style="color:red">%s%%s%3565%s%%s%</span>%t%%t%main_op_stx_operation_instr_hw_opr_st_reg_operation_1_return_main_inst_operation_opr_st_reg_operation_1_D0_723;<br/>
<a name="3566"/><span style="color:red">%s%%s%3566%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%main_inst_operation_opr_system_operation_1</span><br/>
<a name="3567"/><span style="color:red">%s%%s%3567%s%%s%</span>%t%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_operation_opr_system_operation_1_Q0_724%s%&lt;=%s%main_inst_operation_opr_system_operation_1;<br/>
<a name="3568"/><span style="color:red">%s%%s%3568%s%%s%</span><br/>
<a name="3569"/><span style="color:red">%s%%s%3569%s%%s%</span>%t%main_inst_operation_opr_system_operation_1%s%&lt;=%s%main_op_halt_operation_instr_hw_opr_system_operation_1_return_main_inst_operation_opr_system_operation_1_D0_725%s%<span class="keyword">or</span><br/>
<a name="3570"/><span style="color:red">%s%%s%3570%s%%s%</span>%t%%t%main_op_int_dis_operation_instr_hw_opr_system_operation_1_return_main_inst_operation_opr_system_operation_1_D0_726%s%<span class="keyword">or</span><br/>
<a name="3571"/><span style="color:red">%s%%s%3571%s%%s%</span>%t%%t%main_op_int_en_operation_instr_hw_opr_system_operation_1_return_main_inst_operation_opr_system_operation_1_D0_727;<br/>
<a name="3572"/><span style="color:red">%s%%s%3572%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%main_inst_operation_opr_system_rd_operation_1</span><br/>
<a name="3573"/><span style="color:red">%s%%s%3573%s%%s%</span>%t%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_operation_opr_system_rd_operation_1_Q0_728%s%&lt;=%s%main_inst_operation_opr_system_rd_operation_1;<br/>
<a name="3574"/><span style="color:red">%s%%s%3574%s%%s%</span><br/>
<a name="3575"/><span style="color:red">%s%%s%3575%s%%s%</span>%t%main_inst_operation_opr_system_rd_operation_1%s%&lt;=%s%main_op_printreg_operation_instr_hw_opr_system_rd_operation_1_return_main_inst_operation_opr_system_rd_operation_1_D0_729%s%<span class="keyword">or</span><br/>
<a name="3576"/><span style="color:red">%s%%s%3576%s%%s%</span>%t%%t%main_op_set_status_operation_instr_hw_opr_system_rd_operation_1_return_main_inst_operation_opr_system_rd_operation_1_D0_730;<br/>
<a name="3577"/><span style="color:red">%s%%s%3577%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%main_inst_operation_opr_system_wr_operation_1</span><br/>
<a name="3578"/><span style="color:red">%s%%s%3578%s%%s%</span><br/>
<a name="3579"/><span style="color:red">%s%%s%3579%s%%s%</span>%t%main_inst_operation_opr_system_wr_operation_1%s%&lt;=%s%main_op_get_status_operation_instr_hw_opr_system_wr_operation_1_return_main_inst_operation_opr_system_wr_operation_1_D0_731;<br/>
<a name="3580"/><span style="color:red">%s%%s%3580%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%main_inst_srcB_am_imm3_srcB_am_1</span><br/>
<a name="3581"/><span style="color:red">%s%%s%3581%s%%s%</span>%t%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_srcB_am_imm3_srcB_am_1_Q0_732%s%&lt;=%s%main_inst_srcB_am_imm3_srcB_am_1;<br/>
<a name="3582"/><span style="color:red">%s%%s%3582%s%%s%</span>%t%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_srcB_am_imm3_srcB_am_1_Q0_733%s%&lt;=%s%main_inst_srcB_am_imm3_srcB_am_1;<br/>
<a name="3583"/><span style="color:red">%s%%s%3583%s%%s%</span>%t%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_srcB_am_imm3_srcB_am_1_Q0_734%s%&lt;=%s%main_inst_srcB_am_imm3_srcB_am_1;<br/>
<a name="3584"/><span style="color:red">%s%%s%3584%s%%s%</span><br/>
<a name="3585"/><span style="color:red">%s%%s%3585%s%%s%</span>%t%main_inst_srcB_am_imm3_srcB_am_1%s%&lt;=%s%main_imm3_srcB_am_instr_hw_imm3_srcB_am_1_return_main_inst_srcB_am_imm3_srcB_am_1_D0_735;<br/>
<a name="3586"/><span style="color:red">%s%%s%3586%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%main_inst_srcB_op_imm1_srcB_op_1</span><br/>
<a name="3587"/><span style="color:red">%s%%s%3587%s%%s%</span>%t%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_srcB_op_imm1_srcB_op_1_Q0_736%s%&lt;=%s%main_inst_srcB_op_imm1_srcB_op_1;<br/>
<a name="3588"/><span style="color:red">%s%%s%3588%s%%s%</span>%t%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_srcB_op_imm1_srcB_op_1_Q0_737%s%&lt;=%s%main_inst_srcB_op_imm1_srcB_op_1;<br/>
<a name="3589"/><span style="color:red">%s%%s%3589%s%%s%</span><br/>
<a name="3590"/><span style="color:red">%s%%s%3590%s%%s%</span>%t%main_inst_srcB_op_imm1_srcB_op_1%s%&lt;=%s%main_imm1_srcB_op_instr_hw_imm1_srcB_op_1_return_main_inst_srcB_op_imm1_srcB_op_1_D0_738;<br/>
<a name="3591"/><span style="color:red">%s%%s%3591%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%signal%s%main_inst_srcC_op_imm1_srcC_op_1</span><br/>
<a name="3592"/><span style="color:red">%s%%s%3592%s%%s%</span>%t%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_srcC_op_imm1_srcC_op_1_Q0_739%s%&lt;=%s%main_inst_srcC_op_imm1_srcC_op_1;<br/>
<a name="3593"/><span style="color:red">%s%%s%3593%s%%s%</span><br/>
<a name="3594"/><span style="color:red">%s%%s%3594%s%%s%</span>%t%main_inst_srcC_op_imm1_srcC_op_1%s%&lt;=%s%main_imm1_srcC_op_instr_hw_imm1_srcC_op_1_return_main_inst_srcC_op_imm1_srcC_op_1_D0_740;<br/>
<a name="3595"/><span style="color:red">%s%%s%3595%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="3596"/><span style="color:red">%s%%s%3596%s%%s%</span>%t%main_alu_alu_fu_semantics%s%:%s%codix_ca_core_main_alu_alu_fu_semantics_t<br/>
<a name="3597"/><span style="color:red">%s%%s%3597%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="3598"/><span style="color:red">%s%%s%3598%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_controller_main_alu_alu_fu_semantics_ACT_741,<br/>
<a name="3599"/><span style="color:red">%s%%s%3599%s%%s%</span>%t%%t%%t%ex_aluB_Q0%s%=&gt;%s%main_alu_alu_fu_semantics_ex_aluB_Q0_419,<br/>
<a name="3600"/><span style="color:red">%s%%s%3600%s%%s%</span>%t%%t%%t%ex_alu_op_Q0%s%=&gt;%s%main_alu_alu_fu_semantics_ex_alu_op_Q0_355,<br/>
<a name="3601"/><span style="color:red">%s%%s%3601%s%%s%</span>%t%%t%%t%ex_aluA_Q0%s%=&gt;%s%main_alu_alu_fu_semantics_ex_aluA_Q0_411,<br/>
<a name="3602"/><span style="color:red">%s%%s%3602%s%%s%</span>%t%%t%%t%ex_alu_logic_D0%s%=&gt;%s%main_alu_alu_fu_semantics_ex_alu_logic_D0_436,<br/>
<a name="3603"/><span style="color:red">%s%%s%3603%s%%s%</span>%t%%t%%t%int_enabled_Q0%s%=&gt;%s%main_alu_alu_fu_semantics_int_enabled_Q0_20,<br/>
<a name="3604"/><span style="color:red">%s%%s%3604%s%%s%</span>%t%%t%%t%ex_alu_add_D0%s%=&gt;%s%main_alu_alu_fu_semantics_ex_alu_add_D0_434,<br/>
<a name="3605"/><span style="color:red">%s%%s%3605%s%%s%</span>%t%%t%%t%ex_alu_arith_D0%s%=&gt;%s%main_alu_alu_fu_semantics_ex_alu_arith_D0_438,<br/>
<a name="3606"/><span style="color:red">%s%%s%3606%s%%s%</span>%t%%t%%t%ex_alu_add_Q0%s%=&gt;%s%main_alu_alu_fu_semantics_ex_alu_add_Q0_432<br/>
<a name="3607"/><span style="color:red">%s%%s%3607%s%%s%</span>%t%%t%);<br/>
<a name="3608"/><span style="color:red">%s%%s%3608%s%%s%</span><br/>
<a name="3609"/><span style="color:red">%s%%s%3609%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="3610"/><span style="color:red">%s%%s%3610%s%%s%</span>%t%main_cond_compare_cond_compare_fu_semantics%s%:%s%codix_ca_core_main_cond_compare_cond_compare_fu_semantics_t<br/>
<a name="3611"/><span style="color:red">%s%%s%3611%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="3612"/><span style="color:red">%s%%s%3612%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_controller_main_cond_compare_cond_compare_fu_semantics_ACT_742,<br/>
<a name="3613"/><span style="color:red">%s%%s%3613%s%%s%</span>%t%%t%%t%ex_regA_Q0%s%=&gt;%s%main_cond_compare_cond_compare_fu_semantics_ex_regA_Q0_389,<br/>
<a name="3614"/><span style="color:red">%s%%s%3614%s%%s%</span>%t%%t%%t%ex_cond_Q0%s%=&gt;%s%main_cond_compare_cond_compare_fu_semantics_ex_cond_Q0_367,<br/>
<a name="3615"/><span style="color:red">%s%%s%3615%s%%s%</span>%t%%t%%t%ex_regB_Q0%s%=&gt;%s%main_cond_compare_cond_compare_fu_semantics_ex_regB_Q0_396,<br/>
<a name="3616"/><span style="color:red">%s%%s%3616%s%%s%</span>%t%%t%%t%ex_cmp_D0%s%=&gt;%s%main_cond_compare_cond_compare_fu_semantics_ex_cmp_D0_444,<br/>
<a name="3617"/><span style="color:red">%s%%s%3617%s%%s%</span>%t%%t%%t%ex_cmp_Q0%s%=&gt;%s%main_cond_compare_cond_compare_fu_semantics_ex_cmp_Q0_442,<br/>
<a name="3618"/><span style="color:red">%s%%s%3618%s%%s%</span>%t%%t%%t%ex2_cmp_D0%s%=&gt;%s%main_cond_compare_cond_compare_fu_semantics_ex2_cmp_D0_482,<br/>
<a name="3619"/><span style="color:red">%s%%s%3619%s%%s%</span>%t%%t%%t%ex2_cmp_WE0%s%=&gt;%s%main_cond_compare_cond_compare_fu_semantics_ex2_cmp_WE0_483<br/>
<a name="3620"/><span style="color:red">%s%%s%3620%s%%s%</span>%t%%t%);<br/>
<a name="3621"/><span style="color:red">%s%%s%3621%s%%s%</span><br/>
<a name="3622"/><span style="color:red">%s%%s%3622%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="3623"/><span style="color:red">%s%%s%3623%s%%s%</span>%t%main_ex2_ex2_controller_semantics%s%:%s%codix_ca_core_main_ex2_ex2_controller_semantics_t<br/>
<a name="3624"/><span style="color:red">%s%%s%3624%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="3625"/><span style="color:red">%s%%s%3625%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_controller_main_ex2_ex2_controller_semantics_ACT_743,<br/>
<a name="3626"/><span style="color:red">%s%%s%3626%s%%s%</span>%t%%t%%t%ex2_alu_op_Q0%s%=&gt;%s%main_ex2_ex2_controller_semantics_ex2_alu_op_Q0_449,<br/>
<a name="3627"/><span style="color:red">%s%%s%3627%s%%s%</span>%t%%t%%t%ex2_regC_Q0%s%=&gt;%s%main_ex2_ex2_controller_semantics_ex2_regC_Q0_510,<br/>
<a name="3628"/><span style="color:red">%s%%s%3628%s%%s%</span>%t%%t%%t%ex2_alu_wb_D0%s%=&gt;%s%main_ex2_ex2_controller_semantics_ex2_alu_wb_D0_514,<br/>
<a name="3629"/><span style="color:red">%s%%s%3629%s%%s%</span>%t%%t%%t%ex2_cmp_Q0%s%=&gt;%s%main_ex2_ex2_controller_semantics_ex2_cmp_Q0_481,<br/>
<a name="3630"/><span style="color:red">%s%%s%3630%s%%s%</span>%t%%t%%t%ex2_regB_Q0%s%=&gt;%s%main_ex2_ex2_controller_semantics_ex2_regB_Q0_503,<br/>
<a name="3631"/><span style="color:red">%s%%s%3631%s%%s%</span>%t%%t%%t%ex2_alu_Q0%s%=&gt;%s%main_ex2_ex2_controller_semantics_ex2_alu_Q0_488,<br/>
<a name="3632"/><span style="color:red">%s%%s%3632%s%%s%</span>%t%%t%%t%ex2_mul_Q0%s%=&gt;%s%main_ex2_ex2_controller_semantics_ex2_mul_Q0_495,<br/>
<a name="3633"/><span style="color:red">%s%%s%3633%s%%s%</span>%t%%t%%t%wb_alu_D0%s%=&gt;%s%main_ex2_ex2_controller_semantics_wb_alu_D0_518,<br/>
<a name="3634"/><span style="color:red">%s%%s%3634%s%%s%</span>%t%%t%%t%wb_alu_WE0%s%=&gt;%s%main_ex2_ex2_controller_semantics_wb_alu_WE0_519,<br/>
<a name="3635"/><span style="color:red">%s%%s%3635%s%%s%</span>%t%%t%%t%ex2_mem_rw_Q0%s%=&gt;%s%main_ex2_ex2_controller_semantics_ex2_mem_rw_Q0_465,<br/>
<a name="3636"/><span style="color:red">%s%%s%3636%s%%s%</span>%t%%t%%t%d_mem_fr_stall_Q0%s%=&gt;%s%main_ex2_ex2_controller_semantics_d_mem_fr_stall_Q0_607,<br/>
<a name="3637"/><span style="color:red">%s%%s%3637%s%%s%</span>%t%%t%%t%mem_RE1%s%=&gt;%s%core_mem_RE1_main_ex2_ex2_controller_semantics_907_744,<br/>
<a name="3638"/><span style="color:red">%s%%s%3638%s%%s%</span>%t%%t%%t%mem_RA1%s%=&gt;%s%core_mem_RA1_main_ex2_ex2_controller_semantics_911_745,<br/>
<a name="3639"/><span style="color:red">%s%%s%3639%s%%s%</span>%t%%t%%t%mem_RSI1%s%=&gt;%s%core_mem_RSI1_main_ex2_ex2_controller_semantics_915_746,<br/>
<a name="3640"/><span style="color:red">%s%%s%3640%s%%s%</span>%t%%t%%t%mem_RSC1%s%=&gt;%s%core_mem_RSC1_main_ex2_ex2_controller_semantics_919_747,<br/>
<a name="3641"/><span style="color:red">%s%%s%3641%s%%s%</span>%t%%t%%t%mem_RR1%s%=&gt;%s%core_mem_RR1_main_ex2_ex2_controller_semantics_923_748,<br/>
<a name="3642"/><span style="color:red">%s%%s%3642%s%%s%</span>%t%%t%%t%wb_bus_cache_read_D0%s%=&gt;%s%main_ex2_ex2_controller_semantics_wb_bus_cache_read_D0_552,<br/>
<a name="3643"/><span style="color:red">%s%%s%3643%s%%s%</span>%t%%t%%t%wb_bus_cache_read_WE0%s%=&gt;%s%main_ex2_ex2_controller_semantics_wb_bus_cache_read_WE0_553,<br/>
<a name="3644"/><span style="color:red">%s%%s%3644%s%%s%</span>%t%%t%%t%d_mem_rq_stall_D0%s%=&gt;%s%main_ex2_ex2_controller_semantics_d_mem_rq_stall_D0_606,<br/>
<a name="3645"/><span style="color:red">%s%%s%3645%s%%s%</span>%t%%t%%t%port_error_D0%s%=&gt;%s%core_port_error_D0_main_ex2_ex2_controller_semantics_986_749,<br/>
<a name="3646"/><span style="color:red">%s%%s%3646%s%%s%</span>%t%%t%%t%mem_WE0%s%=&gt;%s%core_mem_WE0_main_ex2_ex2_controller_semantics_1002_750,<br/>
<a name="3647"/><span style="color:red">%s%%s%3647%s%%s%</span>%t%%t%%t%mem_WA0%s%=&gt;%s%core_mem_WA0_main_ex2_ex2_controller_semantics_1006_751,<br/>
<a name="3648"/><span style="color:red">%s%%s%3648%s%%s%</span>%t%%t%%t%mem_WSI0%s%=&gt;%s%core_mem_WSI0_main_ex2_ex2_controller_semantics_1010_752,<br/>
<a name="3649"/><span style="color:red">%s%%s%3649%s%%s%</span>%t%%t%%t%mem_WSC0%s%=&gt;%s%core_mem_WSC0_main_ex2_ex2_controller_semantics_1014_753,<br/>
<a name="3650"/><span style="color:red">%s%%s%3650%s%%s%</span>%t%%t%%t%mem_RW0%s%=&gt;%s%core_mem_RW0_main_ex2_ex2_controller_semantics_1018_754,<br/>
<a name="3651"/><span style="color:red">%s%%s%3651%s%%s%</span>%t%%t%%t%mem_D0%s%=&gt;%s%core_mem_D0_main_ex2_ex2_controller_semantics_1070_755,<br/>
<a name="3652"/><span style="color:red">%s%%s%3652%s%%s%</span>%t%%t%%t%mem_FW0%s%=&gt;%s%core_mem_FW0_main_ex2_ex2_controller_semantics_1077_756,<br/>
<a name="3653"/><span style="color:red">%s%%s%3653%s%%s%</span>%t%%t%%t%d_mem_fw_stall_D0%s%=&gt;%s%main_ex2_ex2_controller_semantics_d_mem_fw_stall_D0_611,<br/>
<a name="3654"/><span style="color:red">%s%%s%3654%s%%s%</span>%t%%t%%t%i_mem_rq_inv_stall_D0%s%=&gt;%s%main_ex2_ex2_controller_semantics_i_mem_rq_inv_stall_D0_602,<br/>
<a name="3655"/><span style="color:red">%s%%s%3655%s%%s%</span>%t%%t%%t%wb_alu_op_D0%s%=&gt;%s%main_ex2_ex2_controller_semantics_wb_alu_op_D0_525,<br/>
<a name="3656"/><span style="color:red">%s%%s%3656%s%%s%</span>%t%%t%%t%wb_alu_op_WE0%s%=&gt;%s%main_ex2_ex2_controller_semantics_wb_alu_op_WE0_526,<br/>
<a name="3657"/><span style="color:red">%s%%s%3657%s%%s%</span>%t%%t%%t%ex2_rW_Q0%s%=&gt;%s%main_ex2_ex2_controller_semantics_ex2_rW_Q0_457,<br/>
<a name="3658"/><span style="color:red">%s%%s%3658%s%%s%</span>%t%%t%%t%wb_rW_D0%s%=&gt;%s%main_ex2_ex2_controller_semantics_wb_rW_D0_532,<br/>
<a name="3659"/><span style="color:red">%s%%s%3659%s%%s%</span>%t%%t%%t%wb_rW_WE0%s%=&gt;%s%main_ex2_ex2_controller_semantics_wb_rW_WE0_533,<br/>
<a name="3660"/><span style="color:red">%s%%s%3660%s%%s%</span>%t%%t%%t%wb_mem_rw_D0%s%=&gt;%s%main_ex2_ex2_controller_semantics_wb_mem_rw_D0_539,<br/>
<a name="3661"/><span style="color:red">%s%%s%3661%s%%s%</span>%t%%t%%t%wb_mem_rw_WE0%s%=&gt;%s%main_ex2_ex2_controller_semantics_wb_mem_rw_WE0_540,<br/>
<a name="3662"/><span style="color:red">%s%%s%3662%s%%s%</span>%t%%t%%t%ex2_dest_en_Q0%s%=&gt;%s%main_ex2_ex2_controller_semantics_ex2_dest_en_Q0_473,<br/>
<a name="3663"/><span style="color:red">%s%%s%3663%s%%s%</span>%t%%t%%t%wb_dest_en_D0%s%=&gt;%s%main_ex2_ex2_controller_semantics_wb_dest_en_D0_546,<br/>
<a name="3664"/><span style="color:red">%s%%s%3664%s%%s%</span>%t%%t%%t%wb_dest_en_WE0%s%=&gt;%s%main_ex2_ex2_controller_semantics_wb_dest_en_WE0_547<br/>
<a name="3665"/><span style="color:red">%s%%s%3665%s%%s%</span>%t%%t%);<br/>
<a name="3666"/><span style="color:red">%s%%s%3666%s%%s%</span><br/>
<a name="3667"/><span style="color:red">%s%%s%3667%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="3668"/><span style="color:red">%s%%s%3668%s%%s%</span>%t%main_ex_ex_controller_semantics%s%:%s%codix_ca_core_main_ex_ex_controller_semantics_t<br/>
<a name="3669"/><span style="color:red">%s%%s%3669%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="3670"/><span style="color:red">%s%%s%3670%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_controller_main_ex_ex_controller_semantics_ACT_757,<br/>
<a name="3671"/><span style="color:red">%s%%s%3671%s%%s%</span>%t%%t%%t%ex_ie_flag_Q0%s%=&gt;%s%main_ex_ex_controller_semantics_ex_ie_flag_Q0_381,<br/>
<a name="3672"/><span style="color:red">%s%%s%3672%s%%s%</span>%t%%t%%t%ex_alu_op_Q0%s%=&gt;%s%main_ex_ex_controller_semantics_ex_alu_op_Q0_356,<br/>
<a name="3673"/><span style="color:red">%s%%s%3673%s%%s%</span>%t%%t%%t%int_enabled_Q0%s%=&gt;%s%main_ex_ex_controller_semantics_int_enabled_Q0_21,<br/>
<a name="3674"/><span style="color:red">%s%%s%3674%s%%s%</span>%t%%t%%t%ex_aluB_Q0%s%=&gt;%s%main_ex_ex_controller_semantics_ex_aluB_Q0_420,<br/>
<a name="3675"/><span style="color:red">%s%%s%3675%s%%s%</span>%t%%t%%t%int_enabled_D0%s%=&gt;%s%main_ex_ex_controller_semantics_int_enabled_D0_23,<br/>
<a name="3676"/><span style="color:red">%s%%s%3676%s%%s%</span>%t%%t%%t%int_enabled_WE0%s%=&gt;%s%main_ex_ex_controller_semantics_int_enabled_WE0_24,<br/>
<a name="3677"/><span style="color:red">%s%%s%3677%s%%s%</span>%t%%t%%t%ex_aluA_Q0%s%=&gt;%s%main_ex_ex_controller_semantics_ex_aluA_Q0_412,<br/>
<a name="3678"/><span style="color:red">%s%%s%3678%s%%s%</span>%t%%t%%t%ex2_mul_D0%s%=&gt;%s%main_ex_ex_controller_semantics_ex2_mul_D0_497,<br/>
<a name="3679"/><span style="color:red">%s%%s%3679%s%%s%</span>%t%%t%%t%ex2_mul_WE0%s%=&gt;%s%main_ex_ex_controller_semantics_ex2_mul_WE0_498<br/>
<a name="3680"/><span style="color:red">%s%%s%3680%s%%s%</span>%t%%t%);<br/>
<a name="3681"/><span style="color:red">%s%%s%3681%s%%s%</span><br/>
<a name="3682"/><span style="color:red">%s%%s%3682%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="3683"/><span style="color:red">%s%%s%3683%s%%s%</span>%t%main_ex_output_ex_output_fu_semantics%s%:%s%codix_ca_core_main_ex_output_ex_output_fu_semantics_t<br/>
<a name="3684"/><span style="color:red">%s%%s%3684%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="3685"/><span style="color:red">%s%%s%3685%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_controller_main_ex_output_ex_output_fu_semantics_ACT_758,<br/>
<a name="3686"/><span style="color:red">%s%%s%3686%s%%s%</span>%t%%t%%t%ex_dest_en_mux_Q0%s%=&gt;%s%main_ex_output_ex_output_fu_semantics_ex_dest_en_mux_Q0_374,<br/>
<a name="3687"/><span style="color:red">%s%%s%3687%s%%s%</span>%t%%t%%t%ex_cmp_Q0%s%=&gt;%s%main_ex_output_ex_output_fu_semantics_ex_cmp_Q0_443,<br/>
<a name="3688"/><span style="color:red">%s%%s%3688%s%%s%</span>%t%%t%%t%ex_dest_en_D0%s%=&gt;%s%main_ex_output_ex_output_fu_semantics_ex_dest_en_D0_441,<br/>
<a name="3689"/><span style="color:red">%s%%s%3689%s%%s%</span>%t%%t%%t%ex_alu_op_Q0%s%=&gt;%s%main_ex_output_ex_output_fu_semantics_ex_alu_op_Q0_357,<br/>
<a name="3690"/><span style="color:red">%s%%s%3690%s%%s%</span>%t%%t%%t%ex2_alu_op_D0%s%=&gt;%s%main_ex_output_ex_output_fu_semantics_ex2_alu_op_D0_451,<br/>
<a name="3691"/><span style="color:red">%s%%s%3691%s%%s%</span>%t%%t%%t%ex2_alu_op_WE0%s%=&gt;%s%main_ex_output_ex_output_fu_semantics_ex2_alu_op_WE0_452,<br/>
<a name="3692"/><span style="color:red">%s%%s%3692%s%%s%</span>%t%%t%%t%ex_rW_Q0%s%=&gt;%s%main_ex_output_ex_output_fu_semantics_ex_rW_Q0_428,<br/>
<a name="3693"/><span style="color:red">%s%%s%3693%s%%s%</span>%t%%t%%t%ex2_rW_D0%s%=&gt;%s%main_ex_output_ex_output_fu_semantics_ex2_rW_D0_459,<br/>
<a name="3694"/><span style="color:red">%s%%s%3694%s%%s%</span>%t%%t%%t%ex2_rW_WE0%s%=&gt;%s%main_ex_output_ex_output_fu_semantics_ex2_rW_WE0_460,<br/>
<a name="3695"/><span style="color:red">%s%%s%3695%s%%s%</span>%t%%t%%t%ex_mem_rw_Q0%s%=&gt;%s%main_ex_output_ex_output_fu_semantics_ex_mem_rw_Q0_348,<br/>
<a name="3696"/><span style="color:red">%s%%s%3696%s%%s%</span>%t%%t%%t%ex2_mem_rw_D0%s%=&gt;%s%main_ex_output_ex_output_fu_semantics_ex2_mem_rw_D0_467,<br/>
<a name="3697"/><span style="color:red">%s%%s%3697%s%%s%</span>%t%%t%%t%ex2_mem_rw_WE0%s%=&gt;%s%main_ex_output_ex_output_fu_semantics_ex2_mem_rw_WE0_468,<br/>
<a name="3698"/><span style="color:red">%s%%s%3698%s%%s%</span>%t%%t%%t%ex_dest_en_Q0%s%=&gt;%s%main_ex_output_ex_output_fu_semantics_ex_dest_en_Q0_439,<br/>
<a name="3699"/><span style="color:red">%s%%s%3699%s%%s%</span>%t%%t%%t%ex2_dest_en_D0%s%=&gt;%s%main_ex_output_ex_output_fu_semantics_ex2_dest_en_D0_475,<br/>
<a name="3700"/><span style="color:red">%s%%s%3700%s%%s%</span>%t%%t%%t%ex2_dest_en_WE0%s%=&gt;%s%main_ex_output_ex_output_fu_semantics_ex2_dest_en_WE0_476,<br/>
<a name="3701"/><span style="color:red">%s%%s%3701%s%%s%</span>%t%%t%%t%ex_alu_arith_Q0%s%=&gt;%s%main_ex_output_ex_output_fu_semantics_ex_alu_arith_Q0_437,<br/>
<a name="3702"/><span style="color:red">%s%%s%3702%s%%s%</span>%t%%t%%t%ex2_alu_D0%s%=&gt;%s%main_ex_output_ex_output_fu_semantics_ex2_alu_D0_489,<br/>
<a name="3703"/><span style="color:red">%s%%s%3703%s%%s%</span>%t%%t%%t%ex2_alu_WE0%s%=&gt;%s%main_ex_output_ex_output_fu_semantics_ex2_alu_WE0_490,<br/>
<a name="3704"/><span style="color:red">%s%%s%3704%s%%s%</span>%t%%t%%t%ex_regB_Q0%s%=&gt;%s%main_ex_output_ex_output_fu_semantics_ex_regB_Q0_397,<br/>
<a name="3705"/><span style="color:red">%s%%s%3705%s%%s%</span>%t%%t%%t%ex2_regB_D0%s%=&gt;%s%main_ex_output_ex_output_fu_semantics_ex2_regB_D0_504,<br/>
<a name="3706"/><span style="color:red">%s%%s%3706%s%%s%</span>%t%%t%%t%ex2_regB_WE0%s%=&gt;%s%main_ex_output_ex_output_fu_semantics_ex2_regB_WE0_505,<br/>
<a name="3707"/><span style="color:red">%s%%s%3707%s%%s%</span>%t%%t%%t%ex_regC_Q0%s%=&gt;%s%main_ex_output_ex_output_fu_semantics_ex_regC_Q0_404,<br/>
<a name="3708"/><span style="color:red">%s%%s%3708%s%%s%</span>%t%%t%%t%ex2_regC_D0%s%=&gt;%s%main_ex_output_ex_output_fu_semantics_ex2_regC_D0_511,<br/>
<a name="3709"/><span style="color:red">%s%%s%3709%s%%s%</span>%t%%t%%t%ex2_regC_WE0%s%=&gt;%s%main_ex_output_ex_output_fu_semantics_ex2_regC_WE0_512<br/>
<a name="3710"/><span style="color:red">%s%%s%3710%s%%s%</span>%t%%t%);<br/>
<a name="3711"/><span style="color:red">%s%%s%3711%s%%s%</span><br/>
<a name="3712"/><span style="color:red">%s%%s%3712%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="3713"/><span style="color:red">%s%%s%3713%s%%s%</span>%t%main_fe_fe_controller_semantics%s%:%s%codix_ca_core_main_fe_fe_controller_semantics_t<br/>
<a name="3714"/><span style="color:red">%s%%s%3714%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="3715"/><span style="color:red">%s%%s%3715%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_controller_main_fe_fe_controller_semantics_ACT_759,<br/>
<a name="3716"/><span style="color:red">%s%%s%3716%s%%s%</span>%t%%t%%t%id_stall_reg_Q0%s%=&gt;%s%main_fe_fe_controller_semantics_id_stall_reg_Q0_624,<br/>
<a name="3717"/><span style="color:red">%s%%s%3717%s%%s%</span>%t%%t%%t%id_stall_Q0%s%=&gt;%s%main_fe_fe_controller_semantics_id_stall_Q0_573,<br/>
<a name="3718"/><span style="color:red">%s%%s%3718%s%%s%</span>%t%%t%%t%pc_Q0%s%=&gt;%s%main_fe_fe_controller_semantics_pc_Q0_2,<br/>
<a name="3719"/><span style="color:red">%s%%s%3719%s%%s%</span>%t%%t%%t%id_pc_Q0%s%=&gt;%s%main_fe_fe_controller_semantics_id_pc_Q0_27,<br/>
<a name="3720"/><span style="color:red">%s%%s%3720%s%%s%</span>%t%%t%%t%ex2_mem_rw_Q0%s%=&gt;%s%main_fe_fe_controller_semantics_ex2_mem_rw_Q0_466,<br/>
<a name="3721"/><span style="color:red">%s%%s%3721%s%%s%</span>%t%%t%%t%mem_RE0%s%=&gt;%s%core_mem_RE0_main_fe_fe_controller_semantics_1322_760,<br/>
<a name="3722"/><span style="color:red">%s%%s%3722%s%%s%</span>%t%%t%%t%mem_RA0%s%=&gt;%s%core_mem_RA0_main_fe_fe_controller_semantics_1326_761,<br/>
<a name="3723"/><span style="color:red">%s%%s%3723%s%%s%</span>%t%%t%%t%mem_RSI0%s%=&gt;%s%core_mem_RSI0_main_fe_fe_controller_semantics_1330_762,<br/>
<a name="3724"/><span style="color:red">%s%%s%3724%s%%s%</span>%t%%t%%t%mem_RSC0%s%=&gt;%s%core_mem_RSC0_main_fe_fe_controller_semantics_1334_763,<br/>
<a name="3725"/><span style="color:red">%s%%s%3725%s%%s%</span>%t%%t%%t%mem_RR0%s%=&gt;%s%core_mem_RR0_main_fe_fe_controller_semantics_1338_764,<br/>
<a name="3726"/><span style="color:red">%s%%s%3726%s%%s%</span>%t%%t%%t%i_mem_rq_stall_D0%s%=&gt;%s%main_fe_fe_controller_semantics_i_mem_rq_stall_D0_600,<br/>
<a name="3727"/><span style="color:red">%s%%s%3727%s%%s%</span>%t%%t%%t%port_error_D0%s%=&gt;%s%core_port_error_D0_main_fe_fe_controller_semantics_1369_765,<br/>
<a name="3728"/><span style="color:red">%s%%s%3728%s%%s%</span>%t%%t%%t%i_mem_rq_stall_Q0%s%=&gt;%s%main_fe_fe_controller_semantics_i_mem_rq_stall_Q0_599,<br/>
<a name="3729"/><span style="color:red">%s%%s%3729%s%%s%</span>%t%%t%%t%fe_stall_D0%s%=&gt;%s%main_fe_fe_controller_semantics_fe_stall_D0_572,<br/>
<a name="3730"/><span style="color:red">%s%%s%3730%s%%s%</span>%t%%t%%t%id_pc_D0%s%=&gt;%s%main_fe_fe_controller_semantics_id_pc_D0_29,<br/>
<a name="3731"/><span style="color:red">%s%%s%3731%s%%s%</span>%t%%t%%t%id_pc_WE0%s%=&gt;%s%main_fe_fe_controller_semantics_id_pc_WE0_30,<br/>
<a name="3732"/><span style="color:red">%s%%s%3732%s%%s%</span>%t%%t%%t%wb_pc_we_Q0%s%=&gt;%s%main_fe_fe_controller_semantics_wb_pc_we_Q0_567,<br/>
<a name="3733"/><span style="color:red">%s%%s%3733%s%%s%</span>%t%%t%%t%fe_stall_Q0%s%=&gt;%s%main_fe_fe_controller_semantics_fe_stall_Q0_570,<br/>
<a name="3734"/><span style="color:red">%s%%s%3734%s%%s%</span>%t%%t%%t%wb_pc_W_Q0%s%=&gt;%s%main_fe_fe_controller_semantics_wb_pc_W_Q0_565,<br/>
<a name="3735"/><span style="color:red">%s%%s%3735%s%%s%</span>%t%%t%%t%pc_D0%s%=&gt;%s%main_fe_fe_controller_semantics_pc_D0_3,<br/>
<a name="3736"/><span style="color:red">%s%%s%3736%s%%s%</span>%t%%t%%t%pc_WE0%s%=&gt;%s%main_fe_fe_controller_semantics_pc_WE0_4,<br/>
<a name="3737"/><span style="color:red">%s%%s%3737%s%%s%</span>%t%%t%%t%id_clear_reg_Q0%s%=&gt;%s%main_fe_fe_controller_semantics_id_clear_reg_Q0_618,<br/>
<a name="3738"/><span style="color:red">%s%%s%3738%s%%s%</span>%t%%t%%t%id_clear_reg_D0%s%=&gt;%s%main_fe_fe_controller_semantics_id_clear_reg_D0_620,<br/>
<a name="3739"/><span style="color:red">%s%%s%3739%s%%s%</span>%t%%t%%t%id_clear_reg_WE0%s%=&gt;%s%main_fe_fe_controller_semantics_id_clear_reg_WE0_621,<br/>
<a name="3740"/><span style="color:red">%s%%s%3740%s%%s%</span>%t%%t%%t%i_mem_fr_stall_Q0%s%=&gt;%s%main_fe_fe_controller_semantics_i_mem_fr_stall_Q0_603,<br/>
<a name="3741"/><span style="color:red">%s%%s%3741%s%%s%</span>%t%%t%%t%id_stall_reg_D0%s%=&gt;%s%main_fe_fe_controller_semantics_id_stall_reg_D0_625,<br/>
<a name="3742"/><span style="color:red">%s%%s%3742%s%%s%</span>%t%%t%%t%id_stall_reg_WE0%s%=&gt;%s%main_fe_fe_controller_semantics_id_stall_reg_WE0_626<br/>
<a name="3743"/><span style="color:red">%s%%s%3743%s%%s%</span>%t%%t%);<br/>
<a name="3744"/><span style="color:red">%s%%s%3744%s%%s%</span><br/>
<a name="3745"/><span style="color:red">%s%%s%3745%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="3746"/><span style="color:red">%s%%s%3746%s%%s%</span>%t%main_flow_logic_control_flow_logic_control_fu_semantics%s%:%s%codix_ca_core_main_flow_logic_control_flow_logic_control_fu_semantics_t<br/>
<a name="3747"/><span style="color:red">%s%%s%3747%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="3748"/><span style="color:red">%s%%s%3748%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_controller_main_flow_logic_control_flow_logic_control_fu_semantics_ACT_766,<br/>
<a name="3749"/><span style="color:red">%s%%s%3749%s%%s%</span>%t%%t%%t%fe_stall_Q0%s%=&gt;%s%main_flow_logic_control_flow_logic_control_fu_semantics_fe_stall_Q0_571,<br/>
<a name="3750"/><span style="color:red">%s%%s%3750%s%%s%</span>%t%%t%%t%id_stall_Q0%s%=&gt;%s%main_flow_logic_control_flow_logic_control_fu_semantics_id_stall_Q0_574,<br/>
<a name="3751"/><span style="color:red">%s%%s%3751%s%%s%</span>%t%%t%%t%id_clear_Q0%s%=&gt;%s%main_flow_logic_control_flow_logic_control_fu_semantics_id_clear_Q0_576,<br/>
<a name="3752"/><span style="color:red">%s%%s%3752%s%%s%</span>%t%%t%%t%rd_stall_Q0%s%=&gt;%s%main_flow_logic_control_flow_logic_control_fu_semantics_rd_stall_Q0_578,<br/>
<a name="3753"/><span style="color:red">%s%%s%3753%s%%s%</span>%t%%t%%t%pipe_RD_stall_D0%s%=&gt;%s%main_flow_logic_control_flow_logic_control_fu_semantics_pipe_RD_stall_D0_627,<br/>
<a name="3754"/><span style="color:red">%s%%s%3754%s%%s%</span>%t%%t%%t%rd_clear_Q0%s%=&gt;%s%main_flow_logic_control_flow_logic_control_fu_semantics_rd_clear_Q0_581,<br/>
<a name="3755"/><span style="color:red">%s%%s%3755%s%%s%</span>%t%%t%%t%pipe_RD_clear_D0%s%=&gt;%s%main_flow_logic_control_flow_logic_control_fu_semantics_pipe_RD_clear_D0_628,<br/>
<a name="3756"/><span style="color:red">%s%%s%3756%s%%s%</span>%t%%t%%t%ex_stall_Q0%s%=&gt;%s%main_flow_logic_control_flow_logic_control_fu_semantics_ex_stall_Q0_583,<br/>
<a name="3757"/><span style="color:red">%s%%s%3757%s%%s%</span>%t%%t%%t%pipe_EX_stall_D0%s%=&gt;%s%main_flow_logic_control_flow_logic_control_fu_semantics_pipe_EX_stall_D0_629,<br/>
<a name="3758"/><span style="color:red">%s%%s%3758%s%%s%</span>%t%%t%%t%ex_clear_Q0%s%=&gt;%s%main_flow_logic_control_flow_logic_control_fu_semantics_ex_clear_Q0_587,<br/>
<a name="3759"/><span style="color:red">%s%%s%3759%s%%s%</span>%t%%t%%t%pipe_EX_clear_D0%s%=&gt;%s%main_flow_logic_control_flow_logic_control_fu_semantics_pipe_EX_clear_D0_630,<br/>
<a name="3760"/><span style="color:red">%s%%s%3760%s%%s%</span>%t%%t%%t%ex2_stall_Q0%s%=&gt;%s%main_flow_logic_control_flow_logic_control_fu_semantics_ex2_stall_Q0_589,<br/>
<a name="3761"/><span style="color:red">%s%%s%3761%s%%s%</span>%t%%t%%t%ex2_clear_Q0%s%=&gt;%s%main_flow_logic_control_flow_logic_control_fu_semantics_ex2_clear_Q0_592,<br/>
<a name="3762"/><span style="color:red">%s%%s%3762%s%%s%</span>%t%%t%%t%pipe_EX2_stall_D0%s%=&gt;%s%main_flow_logic_control_flow_logic_control_fu_semantics_pipe_EX2_stall_D0_631,<br/>
<a name="3763"/><span style="color:red">%s%%s%3763%s%%s%</span>%t%%t%%t%pipe_EX2_clear_D0%s%=&gt;%s%main_flow_logic_control_flow_logic_control_fu_semantics_pipe_EX2_clear_D0_632,<br/>
<a name="3764"/><span style="color:red">%s%%s%3764%s%%s%</span>%t%%t%%t%wb_stall_Q0%s%=&gt;%s%main_flow_logic_control_flow_logic_control_fu_semantics_wb_stall_Q0_594,<br/>
<a name="3765"/><span style="color:red">%s%%s%3765%s%%s%</span>%t%%t%%t%wb_clear_Q0%s%=&gt;%s%main_flow_logic_control_flow_logic_control_fu_semantics_wb_clear_Q0_597,<br/>
<a name="3766"/><span style="color:red">%s%%s%3766%s%%s%</span>%t%%t%%t%pipe_WB_stall_D0%s%=&gt;%s%main_flow_logic_control_flow_logic_control_fu_semantics_pipe_WB_stall_D0_633,<br/>
<a name="3767"/><span style="color:red">%s%%s%3767%s%%s%</span>%t%%t%%t%pipe_WB_clear_D0%s%=&gt;%s%main_flow_logic_control_flow_logic_control_fu_semantics_pipe_WB_clear_D0_634<br/>
<a name="3768"/><span style="color:red">%s%%s%3768%s%%s%</span>%t%%t%);<br/>
<a name="3769"/><span style="color:red">%s%%s%3769%s%%s%</span><br/>
<a name="3770"/><span style="color:red">%s%%s%3770%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="3771"/><span style="color:red">%s%%s%3771%s%%s%</span>%t%main_fnc_ctrl_0_1_condition%s%:%s%codix_ca_core_main_fnc_ctrl_0_1_condition_t<br/>
<a name="3772"/><span style="color:red">%s%%s%3772%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="3773"/><span style="color:red">%s%%s%3773%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_controller_main_fnc_ctrl_0_1_condition_ACT_767,<br/>
<a name="3774"/><span style="color:red">%s%%s%3774%s%%s%</span>%t%%t%%t%RET%s%=&gt;%s%main_controller_main_fnc_ctrl_0_1_condition_RET_768,<br/>
<a name="3775"/><span style="color:red">%s%%s%3775%s%%s%</span>%t%%t%%t%ex_alu_op_Q0%s%=&gt;%s%main_fnc_ctrl_0_1_condition_ex_alu_op_Q0_358<br/>
<a name="3776"/><span style="color:red">%s%%s%3776%s%%s%</span>%t%%t%);<br/>
<a name="3777"/><span style="color:red">%s%%s%3777%s%%s%</span><br/>
<a name="3778"/><span style="color:red">%s%%s%3778%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="3779"/><span style="color:red">%s%%s%3779%s%%s%</span>%t%main_id_id_controller_semantics%s%:%s%codix_ca_core_main_id_id_controller_semantics_t<br/>
<a name="3780"/><span style="color:red">%s%%s%3780%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="3781"/><span style="color:red">%s%%s%3781%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_controller_main_id_id_controller_semantics_ACT_769,<br/>
<a name="3782"/><span style="color:red">%s%%s%3782%s%%s%</span>%t%%t%%t%id_clear_reg_Q0%s%=&gt;%s%main_id_id_controller_semantics_id_clear_reg_Q0_619,<br/>
<a name="3783"/><span style="color:red">%s%%s%3783%s%%s%</span>%t%%t%%t%ex_ie_flag_Q0%s%=&gt;%s%main_id_id_controller_semantics_ex_ie_flag_Q0_382,<br/>
<a name="3784"/><span style="color:red">%s%%s%3784%s%%s%</span>%t%%t%%t%rd_ie_flag_Q0%s%=&gt;%s%main_id_id_controller_semantics_rd_ie_flag_Q0_162,<br/>
<a name="3785"/><span style="color:red">%s%%s%3785%s%%s%</span>%t%%t%%t%ex_alu_op_Q0%s%=&gt;%s%main_id_id_controller_semantics_ex_alu_op_Q0_359,<br/>
<a name="3786"/><span style="color:red">%s%%s%3786%s%%s%</span>%t%%t%%t%rd_alu_op_Q0%s%=&gt;%s%main_id_id_controller_semantics_rd_alu_op_Q0_68,<br/>
<a name="3787"/><span style="color:red">%s%%s%3787%s%%s%</span>%t%%t%%t%int_enabled_Q0%s%=&gt;%s%main_id_id_controller_semantics_int_enabled_Q0_22,<br/>
<a name="3788"/><span style="color:red">%s%%s%3788%s%%s%</span>%t%%t%%t%irq_Q0%s%=&gt;%s%core_irq_Q0_main_id_id_controller_semantics_1615_770,<br/>
<a name="3789"/><span style="color:red">%s%%s%3789%s%%s%</span>%t%%t%%t%mem_Q0%s%=&gt;%s%core_mem_Q0_main_id_id_controller_semantics_1624_771,<br/>
<a name="3790"/><span style="color:red">%s%%s%3790%s%%s%</span>%t%%t%%t%mem_FR0%s%=&gt;%s%core_mem_FR0_main_id_id_controller_semantics_1629_772,<br/>
<a name="3791"/><span style="color:red">%s%%s%3791%s%%s%</span>%t%%t%%t%i_mem_fr_stall_D0%s%=&gt;%s%main_id_id_controller_semantics_i_mem_fr_stall_D0_604,<br/>
<a name="3792"/><span style="color:red">%s%%s%3792%s%%s%</span>%t%%t%%t%port_error_D0%s%=&gt;%s%core_port_error_D0_main_id_id_controller_semantics_1653_773,<br/>
<a name="3793"/><span style="color:red">%s%%s%3793%s%%s%</span>%t%%t%%t%id_instr_D0%s%=&gt;%s%main_id_id_controller_semantics_id_instr_D0_32,<br/>
<a name="3794"/><span style="color:red">%s%%s%3794%s%%s%</span>%t%%t%%t%rd_mem_D0%s%=&gt;%s%main_id_id_controller_semantics_rd_mem_D0_319,<br/>
<a name="3795"/><span style="color:red">%s%%s%3795%s%%s%</span>%t%%t%%t%rd_mem_WE0%s%=&gt;%s%main_id_id_controller_semantics_rd_mem_WE0_320,<br/>
<a name="3796"/><span style="color:red">%s%%s%3796%s%%s%</span>%t%%t%%t%id_pc_Q0%s%=&gt;%s%main_id_id_controller_semantics_id_pc_Q0_28,<br/>
<a name="3797"/><span style="color:red">%s%%s%3797%s%%s%</span>%t%%t%%t%rd_pc_D0%s%=&gt;%s%main_id_id_controller_semantics_rd_pc_D0_326,<br/>
<a name="3798"/><span style="color:red">%s%%s%3798%s%%s%</span>%t%%t%%t%rd_pc_WE0%s%=&gt;%s%main_id_id_controller_semantics_rd_pc_WE0_327,<br/>
<a name="3799"/><span style="color:red">%s%%s%3799%s%%s%</span>%t%%t%%t%wb_pc_we_Q0%s%=&gt;%s%main_id_id_controller_semantics_wb_pc_we_Q0_568,<br/>
<a name="3800"/><span style="color:red">%s%%s%3800%s%%s%</span>%t%%t%%t%ex_clear_D0%s%=&gt;%s%main_id_id_controller_semantics_ex_clear_D0_588,<br/>
<a name="3801"/><span style="color:red">%s%%s%3801%s%%s%</span>%t%%t%%t%ex_stall_Q0%s%=&gt;%s%main_id_id_controller_semantics_ex_stall_Q0_584,<br/>
<a name="3802"/><span style="color:red">%s%%s%3802%s%%s%</span>%t%%t%%t%rd_stall_D0%s%=&gt;%s%main_id_id_controller_semantics_rd_stall_D0_580,<br/>
<a name="3803"/><span style="color:red">%s%%s%3803%s%%s%</span>%t%%t%%t%rd_clear_D0%s%=&gt;%s%main_id_id_controller_semantics_rd_clear_D0_582,<br/>
<a name="3804"/><span style="color:red">%s%%s%3804%s%%s%</span>%t%%t%%t%rd_stall_Q0%s%=&gt;%s%main_id_id_controller_semantics_rd_stall_Q0_579,<br/>
<a name="3805"/><span style="color:red">%s%%s%3805%s%%s%</span>%t%%t%%t%id_stall_D0%s%=&gt;%s%main_id_id_controller_semantics_id_stall_D0_575,<br/>
<a name="3806"/><span style="color:red">%s%%s%3806%s%%s%</span>%t%%t%%t%id_clear_D0%s%=&gt;%s%main_id_id_controller_semantics_id_clear_D0_577<br/>
<a name="3807"/><span style="color:red">%s%%s%3807%s%%s%</span>%t%%t%);<br/>
<a name="3808"/><span style="color:red">%s%%s%3808%s%%s%</span><br/>
<a name="3809"/><span style="color:red">%s%%s%3809%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="3810"/><span style="color:red">%s%%s%3810%s%%s%</span>%t%main_imm1_srcB_op_instr_hw_imm1_srcB_op_1_return%s%:%s%codix_ca_core_main_imm1_srcB_op_instr_hw_imm1_srcB_op_1_return_t<br/>
<a name="3811"/><span style="color:red">%s%%s%3811%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="3812"/><span style="color:red">%s%%s%3812%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_imm1_srcB_op_instr_hw_imm1_srcB_op_1_return_ACT_774,<br/>
<a name="3813"/><span style="color:red">%s%%s%3813%s%%s%</span>%t%%t%%t%main_attr_val_imm1_srcB_op_1_Q0%s%=&gt;%s%main_imm1_srcB_op_instr_hw_imm1_srcB_op_1_return_main_attr_val_imm1_srcB_op_1_Q0_635,<br/>
<a name="3814"/><span style="color:red">%s%%s%3814%s%%s%</span>%t%%t%%t%main_inst_srcB_op_imm1_srcB_op_1_D0%s%=&gt;%s%main_imm1_srcB_op_instr_hw_imm1_srcB_op_1_return_main_inst_srcB_op_imm1_srcB_op_1_D0_738<br/>
<a name="3815"/><span style="color:red">%s%%s%3815%s%%s%</span>%t%%t%);<br/>
<a name="3816"/><span style="color:red">%s%%s%3816%s%%s%</span><br/>
<a name="3817"/><span style="color:red">%s%%s%3817%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="3818"/><span style="color:red">%s%%s%3818%s%%s%</span>%t%main_imm1_srcC_op_instr_hw_imm1_srcC_op_1_return%s%:%s%codix_ca_core_main_imm1_srcC_op_instr_hw_imm1_srcC_op_1_return_t<br/>
<a name="3819"/><span style="color:red">%s%%s%3819%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="3820"/><span style="color:red">%s%%s%3820%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_imm1_srcC_op_instr_hw_imm1_srcC_op_1_return_ACT_775,<br/>
<a name="3821"/><span style="color:red">%s%%s%3821%s%%s%</span>%t%%t%%t%main_attr_val_imm1_srcC_op_1_Q0%s%=&gt;%s%main_imm1_srcC_op_instr_hw_imm1_srcC_op_1_return_main_attr_val_imm1_srcC_op_1_Q0_637,<br/>
<a name="3822"/><span style="color:red">%s%%s%3822%s%%s%</span>%t%%t%%t%main_inst_srcC_op_imm1_srcC_op_1_D0%s%=&gt;%s%main_imm1_srcC_op_instr_hw_imm1_srcC_op_1_return_main_inst_srcC_op_imm1_srcC_op_1_D0_740<br/>
<a name="3823"/><span style="color:red">%s%%s%3823%s%%s%</span>%t%%t%);<br/>
<a name="3824"/><span style="color:red">%s%%s%3824%s%%s%</span><br/>
<a name="3825"/><span style="color:red">%s%%s%3825%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="3826"/><span style="color:red">%s%%s%3826%s%%s%</span>%t%main_imm3_srcB_am_instr_hw_imm3_srcB_am_1_return%s%:%s%codix_ca_core_main_imm3_srcB_am_instr_hw_imm3_srcB_am_1_return_t<br/>
<a name="3827"/><span style="color:red">%s%%s%3827%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="3828"/><span style="color:red">%s%%s%3828%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_imm3_srcB_am_instr_hw_imm3_srcB_am_1_return_ACT_776,<br/>
<a name="3829"/><span style="color:red">%s%%s%3829%s%%s%</span>%t%%t%%t%main_attr_val_imm3_srcB_am_1_Q0%s%=&gt;%s%main_imm3_srcB_am_instr_hw_imm3_srcB_am_1_return_main_attr_val_imm3_srcB_am_1_Q0_639,<br/>
<a name="3830"/><span style="color:red">%s%%s%3830%s%%s%</span>%t%%t%%t%main_inst_srcB_am_imm3_srcB_am_1_D0%s%=&gt;%s%main_imm3_srcB_am_instr_hw_imm3_srcB_am_1_return_main_inst_srcB_am_imm3_srcB_am_1_D0_735<br/>
<a name="3831"/><span style="color:red">%s%%s%3831%s%%s%</span>%t%%t%);<br/>
<a name="3832"/><span style="color:red">%s%%s%3832%s%%s%</span><br/>
<a name="3833"/><span style="color:red">%s%%s%3833%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="3834"/><span style="color:red">%s%%s%3834%s%%s%</span>%t%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics%s%:%s%codix_ca_core_main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_t<br/>
<a name="3835"/><span style="color:red">%s%%s%3835%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="3836"/><span style="color:red">%s%%s%3836%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT_777,<br/>
<a name="3837"/><span style="color:red">%s%%s%3837%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_imm_all_operation_1_Q0%s%=&gt;%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_operation_opr_alu_imm_all_operation_1_Q0_659,<br/>
<a name="3838"/><span style="color:red">%s%%s%3838%s%%s%</span>%t%%t%%t%rd_alu_op_D0%s%=&gt;%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_D0_70,<br/>
<a name="3839"/><span style="color:red">%s%%s%3839%s%%s%</span>%t%%t%%t%rd_alu_op_WE0%s%=&gt;%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_WE0_83,<br/>
<a name="3840"/><span style="color:red">%s%%s%3840%s%%s%</span>%t%%t%%t%rd_mem_rw_D0%s%=&gt;%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_D0_38,<br/>
<a name="3841"/><span style="color:red">%s%%s%3841%s%%s%</span>%t%%t%%t%rd_mem_rw_WE0%s%=&gt;%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_WE0_51,<br/>
<a name="3842"/><span style="color:red">%s%%s%3842%s%%s%</span>%t%%t%%t%rd_dest_en_mux_D0%s%=&gt;%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_D0_132,<br/>
<a name="3843"/><span style="color:red">%s%%s%3843%s%%s%</span>%t%%t%%t%rd_dest_en_mux_WE0%s%=&gt;%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_WE0_145,<br/>
<a name="3844"/><span style="color:red">%s%%s%3844%s%%s%</span>%t%%t%%t%rd_cond_D0%s%=&gt;%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_D0_101,<br/>
<a name="3845"/><span style="color:red">%s%%s%3845%s%%s%</span>%t%%t%%t%rd_cond_WE0%s%=&gt;%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_WE0_114,<br/>
<a name="3846"/><span style="color:red">%s%%s%3846%s%%s%</span>%t%%t%%t%rd_ie_flag_D0%s%=&gt;%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_D0_164,<br/>
<a name="3847"/><span style="color:red">%s%%s%3847%s%%s%</span>%t%%t%%t%rd_ie_flag_WE0%s%=&gt;%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_WE0_177,<br/>
<a name="3848"/><span style="color:red">%s%%s%3848%s%%s%</span>%t%%t%%t%rd_amB_D0%s%=&gt;%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_D0_257,<br/>
<a name="3849"/><span style="color:red">%s%%s%3849%s%%s%</span>%t%%t%%t%rd_amB_WE0%s%=&gt;%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_WE0_270,<br/>
<a name="3850"/><span style="color:red">%s%%s%3850%s%%s%</span>%t%%t%%t%rd_amC_D0%s%=&gt;%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_D0_288,<br/>
<a name="3851"/><span style="color:red">%s%%s%3851%s%%s%</span>%t%%t%%t%rd_amC_WE0%s%=&gt;%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_WE0_301,<br/>
<a name="3852"/><span style="color:red">%s%%s%3852%s%%s%</span>%t%%t%%t%rd_aluA_mux_D0%s%=&gt;%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_D0_195,<br/>
<a name="3853"/><span style="color:red">%s%%s%3853%s%%s%</span>%t%%t%%t%rd_aluA_mux_WE0%s%=&gt;%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_WE0_208,<br/>
<a name="3854"/><span style="color:red">%s%%s%3854%s%%s%</span>%t%%t%%t%rd_aluB_mux_D0%s%=&gt;%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_D0_226,<br/>
<a name="3855"/><span style="color:red">%s%%s%3855%s%%s%</span>%t%%t%%t%rd_aluB_mux_WE0%s%=&gt;%s%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_WE0_239<br/>
<a name="3856"/><span style="color:red">%s%%s%3856%s%%s%</span>%t%%t%);<br/>
<a name="3857"/><span style="color:red">%s%%s%3857%s%%s%</span><br/>
<a name="3858"/><span style="color:red">%s%%s%3858%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="3859"/><span style="color:red">%s%%s%3859%s%%s%</span>%t%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics%s%:%s%codix_ca_core_main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_t<br/>
<a name="3860"/><span style="color:red">%s%%s%3860%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="3861"/><span style="color:red">%s%%s%3861%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT_778,<br/>
<a name="3862"/><span style="color:red">%s%%s%3862%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_reg_all_operation_1_Q0%s%=&gt;%s%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_operation_opr_alu_reg_all_operation_1_Q0_672,<br/>
<a name="3863"/><span style="color:red">%s%%s%3863%s%%s%</span>%t%%t%%t%rd_alu_op_D0%s%=&gt;%s%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_D0_71,<br/>
<a name="3864"/><span style="color:red">%s%%s%3864%s%%s%</span>%t%%t%%t%rd_alu_op_WE0%s%=&gt;%s%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_WE0_84,<br/>
<a name="3865"/><span style="color:red">%s%%s%3865%s%%s%</span>%t%%t%%t%rd_mem_rw_D0%s%=&gt;%s%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_D0_39,<br/>
<a name="3866"/><span style="color:red">%s%%s%3866%s%%s%</span>%t%%t%%t%rd_mem_rw_WE0%s%=&gt;%s%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_WE0_52,<br/>
<a name="3867"/><span style="color:red">%s%%s%3867%s%%s%</span>%t%%t%%t%rd_dest_en_mux_D0%s%=&gt;%s%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_D0_133,<br/>
<a name="3868"/><span style="color:red">%s%%s%3868%s%%s%</span>%t%%t%%t%rd_dest_en_mux_WE0%s%=&gt;%s%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_WE0_146,<br/>
<a name="3869"/><span style="color:red">%s%%s%3869%s%%s%</span>%t%%t%%t%rd_cond_D0%s%=&gt;%s%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_D0_102,<br/>
<a name="3870"/><span style="color:red">%s%%s%3870%s%%s%</span>%t%%t%%t%rd_cond_WE0%s%=&gt;%s%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_WE0_115,<br/>
<a name="3871"/><span style="color:red">%s%%s%3871%s%%s%</span>%t%%t%%t%rd_ie_flag_D0%s%=&gt;%s%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_D0_165,<br/>
<a name="3872"/><span style="color:red">%s%%s%3872%s%%s%</span>%t%%t%%t%rd_ie_flag_WE0%s%=&gt;%s%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_WE0_178,<br/>
<a name="3873"/><span style="color:red">%s%%s%3873%s%%s%</span>%t%%t%%t%main_inst_srcB_am_imm3_srcB_am_1_Q0%s%=&gt;%s%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_srcB_am_imm3_srcB_am_1_Q0_732,<br/>
<a name="3874"/><span style="color:red">%s%%s%3874%s%%s%</span>%t%%t%%t%rd_amB_D0%s%=&gt;%s%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_D0_258,<br/>
<a name="3875"/><span style="color:red">%s%%s%3875%s%%s%</span>%t%%t%%t%rd_amB_WE0%s%=&gt;%s%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_WE0_271,<br/>
<a name="3876"/><span style="color:red">%s%%s%3876%s%%s%</span>%t%%t%%t%rd_amC_D0%s%=&gt;%s%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_D0_289,<br/>
<a name="3877"/><span style="color:red">%s%%s%3877%s%%s%</span>%t%%t%%t%rd_amC_WE0%s%=&gt;%s%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_WE0_302,<br/>
<a name="3878"/><span style="color:red">%s%%s%3878%s%%s%</span>%t%%t%%t%rd_aluA_mux_D0%s%=&gt;%s%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_D0_196,<br/>
<a name="3879"/><span style="color:red">%s%%s%3879%s%%s%</span>%t%%t%%t%rd_aluA_mux_WE0%s%=&gt;%s%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_WE0_209,<br/>
<a name="3880"/><span style="color:red">%s%%s%3880%s%%s%</span>%t%%t%%t%rd_aluB_mux_D0%s%=&gt;%s%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_D0_227,<br/>
<a name="3881"/><span style="color:red">%s%%s%3881%s%%s%</span>%t%%t%%t%rd_aluB_mux_WE0%s%=&gt;%s%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_WE0_240<br/>
<a name="3882"/><span style="color:red">%s%%s%3882%s%%s%</span>%t%%t%);<br/>
<a name="3883"/><span style="color:red">%s%%s%3883%s%%s%</span><br/>
<a name="3884"/><span style="color:red">%s%%s%3884%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="3885"/><span style="color:red">%s%%s%3885%s%%s%</span>%t%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics%s%:%s%codix_ca_core_main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_t<br/>
<a name="3886"/><span style="color:red">%s%%s%3886%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="3887"/><span style="color:red">%s%%s%3887%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT_779,<br/>
<a name="3888"/><span style="color:red">%s%%s%3888%s%%s%</span>%t%%t%%t%rd_mem_rw_D0%s%=&gt;%s%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_D0_40,<br/>
<a name="3889"/><span style="color:red">%s%%s%3889%s%%s%</span>%t%%t%%t%rd_mem_rw_WE0%s%=&gt;%s%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_WE0_53,<br/>
<a name="3890"/><span style="color:red">%s%%s%3890%s%%s%</span>%t%%t%%t%rd_dest_en_mux_D0%s%=&gt;%s%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_D0_134,<br/>
<a name="3891"/><span style="color:red">%s%%s%3891%s%%s%</span>%t%%t%%t%rd_dest_en_mux_WE0%s%=&gt;%s%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_WE0_147,<br/>
<a name="3892"/><span style="color:red">%s%%s%3892%s%%s%</span>%t%%t%%t%rd_cond_D0%s%=&gt;%s%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_D0_103,<br/>
<a name="3893"/><span style="color:red">%s%%s%3893%s%%s%</span>%t%%t%%t%rd_cond_WE0%s%=&gt;%s%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_WE0_116,<br/>
<a name="3894"/><span style="color:red">%s%%s%3894%s%%s%</span>%t%%t%%t%main_inst_operation_opr_jump_call_operation_1_Q0%s%=&gt;%s%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_operation_opr_jump_call_operation_1_Q0_691,<br/>
<a name="3895"/><span style="color:red">%s%%s%3895%s%%s%</span>%t%%t%%t%rd_ie_flag_D0%s%=&gt;%s%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_D0_166,<br/>
<a name="3896"/><span style="color:red">%s%%s%3896%s%%s%</span>%t%%t%%t%rd_ie_flag_WE0%s%=&gt;%s%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_WE0_179,<br/>
<a name="3897"/><span style="color:red">%s%%s%3897%s%%s%</span>%t%%t%%t%rd_amB_D0%s%=&gt;%s%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_D0_259,<br/>
<a name="3898"/><span style="color:red">%s%%s%3898%s%%s%</span>%t%%t%%t%rd_amB_WE0%s%=&gt;%s%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_WE0_272,<br/>
<a name="3899"/><span style="color:red">%s%%s%3899%s%%s%</span>%t%%t%%t%rd_amC_D0%s%=&gt;%s%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_D0_290,<br/>
<a name="3900"/><span style="color:red">%s%%s%3900%s%%s%</span>%t%%t%%t%rd_amC_WE0%s%=&gt;%s%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_WE0_303,<br/>
<a name="3901"/><span style="color:red">%s%%s%3901%s%%s%</span>%t%%t%%t%rd_aluA_mux_D0%s%=&gt;%s%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_D0_197,<br/>
<a name="3902"/><span style="color:red">%s%%s%3902%s%%s%</span>%t%%t%%t%rd_aluA_mux_WE0%s%=&gt;%s%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_WE0_210,<br/>
<a name="3903"/><span style="color:red">%s%%s%3903%s%%s%</span>%t%%t%%t%rd_aluB_mux_D0%s%=&gt;%s%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_D0_228,<br/>
<a name="3904"/><span style="color:red">%s%%s%3904%s%%s%</span>%t%%t%%t%rd_aluB_mux_WE0%s%=&gt;%s%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_WE0_241,<br/>
<a name="3905"/><span style="color:red">%s%%s%3905%s%%s%</span>%t%%t%%t%rd_alu_op_D0%s%=&gt;%s%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_D0_72,<br/>
<a name="3906"/><span style="color:red">%s%%s%3906%s%%s%</span>%t%%t%%t%rd_alu_op_WE0%s%=&gt;%s%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_WE0_85<br/>
<a name="3907"/><span style="color:red">%s%%s%3907%s%%s%</span>%t%%t%);<br/>
<a name="3908"/><span style="color:red">%s%%s%3908%s%%s%</span><br/>
<a name="3909"/><span style="color:red">%s%%s%3909%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="3910"/><span style="color:red">%s%%s%3910%s%%s%</span>%t%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics%s%:%s%codix_ca_core_main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_t<br/>
<a name="3911"/><span style="color:red">%s%%s%3911%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="3912"/><span style="color:red">%s%%s%3912%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT_780,<br/>
<a name="3913"/><span style="color:red">%s%%s%3913%s%%s%</span>%t%%t%%t%main_inst_operation_opr_jump_reg_operation_1_Q0%s%=&gt;%s%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_operation_opr_jump_reg_operation_1_Q0_696,<br/>
<a name="3914"/><span style="color:red">%s%%s%3914%s%%s%</span>%t%%t%%t%rd_alu_op_D0%s%=&gt;%s%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_D0_73,<br/>
<a name="3915"/><span style="color:red">%s%%s%3915%s%%s%</span>%t%%t%%t%rd_alu_op_WE0%s%=&gt;%s%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_WE0_86,<br/>
<a name="3916"/><span style="color:red">%s%%s%3916%s%%s%</span>%t%%t%%t%rd_mem_rw_D0%s%=&gt;%s%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_D0_41,<br/>
<a name="3917"/><span style="color:red">%s%%s%3917%s%%s%</span>%t%%t%%t%rd_mem_rw_WE0%s%=&gt;%s%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_WE0_54,<br/>
<a name="3918"/><span style="color:red">%s%%s%3918%s%%s%</span>%t%%t%%t%rd_dest_en_mux_D0%s%=&gt;%s%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_D0_135,<br/>
<a name="3919"/><span style="color:red">%s%%s%3919%s%%s%</span>%t%%t%%t%rd_dest_en_mux_WE0%s%=&gt;%s%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_WE0_148,<br/>
<a name="3920"/><span style="color:red">%s%%s%3920%s%%s%</span>%t%%t%%t%rd_cond_D0%s%=&gt;%s%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_D0_104,<br/>
<a name="3921"/><span style="color:red">%s%%s%3921%s%%s%</span>%t%%t%%t%rd_cond_WE0%s%=&gt;%s%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_WE0_117,<br/>
<a name="3922"/><span style="color:red">%s%%s%3922%s%%s%</span>%t%%t%%t%rd_ie_flag_D0%s%=&gt;%s%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_D0_167,<br/>
<a name="3923"/><span style="color:red">%s%%s%3923%s%%s%</span>%t%%t%%t%rd_ie_flag_WE0%s%=&gt;%s%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_WE0_180,<br/>
<a name="3924"/><span style="color:red">%s%%s%3924%s%%s%</span>%t%%t%%t%rd_amB_D0%s%=&gt;%s%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_D0_260,<br/>
<a name="3925"/><span style="color:red">%s%%s%3925%s%%s%</span>%t%%t%%t%rd_amB_WE0%s%=&gt;%s%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_WE0_273,<br/>
<a name="3926"/><span style="color:red">%s%%s%3926%s%%s%</span>%t%%t%%t%rd_amC_D0%s%=&gt;%s%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_D0_291,<br/>
<a name="3927"/><span style="color:red">%s%%s%3927%s%%s%</span>%t%%t%%t%rd_amC_WE0%s%=&gt;%s%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_WE0_304,<br/>
<a name="3928"/><span style="color:red">%s%%s%3928%s%%s%</span>%t%%t%%t%rd_aluA_mux_D0%s%=&gt;%s%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_D0_198,<br/>
<a name="3929"/><span style="color:red">%s%%s%3929%s%%s%</span>%t%%t%%t%rd_aluA_mux_WE0%s%=&gt;%s%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_WE0_211,<br/>
<a name="3930"/><span style="color:red">%s%%s%3930%s%%s%</span>%t%%t%%t%rd_aluB_mux_D0%s%=&gt;%s%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_D0_229,<br/>
<a name="3931"/><span style="color:red">%s%%s%3931%s%%s%</span>%t%%t%%t%rd_aluB_mux_WE0%s%=&gt;%s%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_WE0_242<br/>
<a name="3932"/><span style="color:red">%s%%s%3932%s%%s%</span>%t%%t%);<br/>
<a name="3933"/><span style="color:red">%s%%s%3933%s%%s%</span><br/>
<a name="3934"/><span style="color:red">%s%%s%3934%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="3935"/><span style="color:red">%s%%s%3935%s%%s%</span>%t%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics%s%:%s%codix_ca_core_main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_t<br/>
<a name="3936"/><span style="color:red">%s%%s%3936%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="3937"/><span style="color:red">%s%%s%3937%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT_781,<br/>
<a name="3938"/><span style="color:red">%s%%s%3938%s%%s%</span>%t%%t%%t%rd_alu_op_D0%s%=&gt;%s%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_D0_74,<br/>
<a name="3939"/><span style="color:red">%s%%s%3939%s%%s%</span>%t%%t%%t%rd_alu_op_WE0%s%=&gt;%s%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_WE0_87,<br/>
<a name="3940"/><span style="color:red">%s%%s%3940%s%%s%</span>%t%%t%%t%rd_mem_rw_D0%s%=&gt;%s%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_D0_42,<br/>
<a name="3941"/><span style="color:red">%s%%s%3941%s%%s%</span>%t%%t%%t%rd_mem_rw_WE0%s%=&gt;%s%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_WE0_55,<br/>
<a name="3942"/><span style="color:red">%s%%s%3942%s%%s%</span>%t%%t%%t%rd_dest_en_mux_D0%s%=&gt;%s%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_D0_136,<br/>
<a name="3943"/><span style="color:red">%s%%s%3943%s%%s%</span>%t%%t%%t%rd_dest_en_mux_WE0%s%=&gt;%s%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_WE0_149,<br/>
<a name="3944"/><span style="color:red">%s%%s%3944%s%%s%</span>%t%%t%%t%main_inst_cond_cond_cmp_cond_1_Q0%s%=&gt;%s%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_cond_cond_cmp_cond_1_Q0_641,<br/>
<a name="3945"/><span style="color:red">%s%%s%3945%s%%s%</span>%t%%t%%t%rd_cond_D0%s%=&gt;%s%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_D0_105,<br/>
<a name="3946"/><span style="color:red">%s%%s%3946%s%%s%</span>%t%%t%%t%rd_cond_WE0%s%=&gt;%s%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_WE0_118,<br/>
<a name="3947"/><span style="color:red">%s%%s%3947%s%%s%</span>%t%%t%%t%rd_ie_flag_D0%s%=&gt;%s%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_D0_168,<br/>
<a name="3948"/><span style="color:red">%s%%s%3948%s%%s%</span>%t%%t%%t%rd_ie_flag_WE0%s%=&gt;%s%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_WE0_181,<br/>
<a name="3949"/><span style="color:red">%s%%s%3949%s%%s%</span>%t%%t%%t%main_inst_srcB_op_imm1_srcB_op_1_Q0%s%=&gt;%s%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_srcB_op_imm1_srcB_op_1_Q0_736,<br/>
<a name="3950"/><span style="color:red">%s%%s%3950%s%%s%</span>%t%%t%%t%rd_amB_D0%s%=&gt;%s%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_D0_261,<br/>
<a name="3951"/><span style="color:red">%s%%s%3951%s%%s%</span>%t%%t%%t%rd_amB_WE0%s%=&gt;%s%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_WE0_274,<br/>
<a name="3952"/><span style="color:red">%s%%s%3952%s%%s%</span>%t%%t%%t%rd_amC_D0%s%=&gt;%s%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_D0_292,<br/>
<a name="3953"/><span style="color:red">%s%%s%3953%s%%s%</span>%t%%t%%t%rd_amC_WE0%s%=&gt;%s%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_WE0_305,<br/>
<a name="3954"/><span style="color:red">%s%%s%3954%s%%s%</span>%t%%t%%t%rd_aluA_mux_D0%s%=&gt;%s%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_D0_199,<br/>
<a name="3955"/><span style="color:red">%s%%s%3955%s%%s%</span>%t%%t%%t%rd_aluA_mux_WE0%s%=&gt;%s%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_WE0_212,<br/>
<a name="3956"/><span style="color:red">%s%%s%3956%s%%s%</span>%t%%t%%t%rd_aluB_mux_D0%s%=&gt;%s%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_D0_230,<br/>
<a name="3957"/><span style="color:red">%s%%s%3957%s%%s%</span>%t%%t%%t%rd_aluB_mux_WE0%s%=&gt;%s%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_WE0_243<br/>
<a name="3958"/><span style="color:red">%s%%s%3958%s%%s%</span>%t%%t%);<br/>
<a name="3959"/><span style="color:red">%s%%s%3959%s%%s%</span><br/>
<a name="3960"/><span style="color:red">%s%%s%3960%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="3961"/><span style="color:red">%s%%s%3961%s%%s%</span>%t%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics%s%:%s%codix_ca_core_main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_t<br/>
<a name="3962"/><span style="color:red">%s%%s%3962%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="3963"/><span style="color:red">%s%%s%3963%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT_782,<br/>
<a name="3964"/><span style="color:red">%s%%s%3964%s%%s%</span>%t%%t%%t%rd_alu_op_D0%s%=&gt;%s%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_D0_75,<br/>
<a name="3965"/><span style="color:red">%s%%s%3965%s%%s%</span>%t%%t%%t%rd_alu_op_WE0%s%=&gt;%s%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_WE0_88,<br/>
<a name="3966"/><span style="color:red">%s%%s%3966%s%%s%</span>%t%%t%%t%main_inst_operation_opr_ld_imm_operation_1_Q0%s%=&gt;%s%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_operation_opr_ld_imm_operation_1_Q0_700,<br/>
<a name="3967"/><span style="color:red">%s%%s%3967%s%%s%</span>%t%%t%%t%rd_mem_rw_D0%s%=&gt;%s%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_D0_43,<br/>
<a name="3968"/><span style="color:red">%s%%s%3968%s%%s%</span>%t%%t%%t%rd_mem_rw_WE0%s%=&gt;%s%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_WE0_56,<br/>
<a name="3969"/><span style="color:red">%s%%s%3969%s%%s%</span>%t%%t%%t%rd_dest_en_mux_D0%s%=&gt;%s%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_D0_137,<br/>
<a name="3970"/><span style="color:red">%s%%s%3970%s%%s%</span>%t%%t%%t%rd_dest_en_mux_WE0%s%=&gt;%s%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_WE0_150,<br/>
<a name="3971"/><span style="color:red">%s%%s%3971%s%%s%</span>%t%%t%%t%rd_cond_D0%s%=&gt;%s%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_D0_106,<br/>
<a name="3972"/><span style="color:red">%s%%s%3972%s%%s%</span>%t%%t%%t%rd_cond_WE0%s%=&gt;%s%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_WE0_119,<br/>
<a name="3973"/><span style="color:red">%s%%s%3973%s%%s%</span>%t%%t%%t%rd_ie_flag_D0%s%=&gt;%s%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_D0_169,<br/>
<a name="3974"/><span style="color:red">%s%%s%3974%s%%s%</span>%t%%t%%t%rd_ie_flag_WE0%s%=&gt;%s%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_WE0_182,<br/>
<a name="3975"/><span style="color:red">%s%%s%3975%s%%s%</span>%t%%t%%t%rd_amB_D0%s%=&gt;%s%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_D0_262,<br/>
<a name="3976"/><span style="color:red">%s%%s%3976%s%%s%</span>%t%%t%%t%rd_amB_WE0%s%=&gt;%s%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_WE0_275,<br/>
<a name="3977"/><span style="color:red">%s%%s%3977%s%%s%</span>%t%%t%%t%rd_amC_D0%s%=&gt;%s%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_D0_293,<br/>
<a name="3978"/><span style="color:red">%s%%s%3978%s%%s%</span>%t%%t%%t%rd_amC_WE0%s%=&gt;%s%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_WE0_306,<br/>
<a name="3979"/><span style="color:red">%s%%s%3979%s%%s%</span>%t%%t%%t%rd_aluA_mux_D0%s%=&gt;%s%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_D0_200,<br/>
<a name="3980"/><span style="color:red">%s%%s%3980%s%%s%</span>%t%%t%%t%rd_aluA_mux_WE0%s%=&gt;%s%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_WE0_213,<br/>
<a name="3981"/><span style="color:red">%s%%s%3981%s%%s%</span>%t%%t%%t%rd_aluB_mux_D0%s%=&gt;%s%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_D0_231,<br/>
<a name="3982"/><span style="color:red">%s%%s%3982%s%%s%</span>%t%%t%%t%rd_aluB_mux_WE0%s%=&gt;%s%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_WE0_244<br/>
<a name="3983"/><span style="color:red">%s%%s%3983%s%%s%</span>%t%%t%);<br/>
<a name="3984"/><span style="color:red">%s%%s%3984%s%%s%</span><br/>
<a name="3985"/><span style="color:red">%s%%s%3985%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="3986"/><span style="color:red">%s%%s%3986%s%%s%</span>%t%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics%s%:%s%codix_ca_core_main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_t<br/>
<a name="3987"/><span style="color:red">%s%%s%3987%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="3988"/><span style="color:red">%s%%s%3988%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT_783,<br/>
<a name="3989"/><span style="color:red">%s%%s%3989%s%%s%</span>%t%%t%%t%rd_alu_op_D0%s%=&gt;%s%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_D0_76,<br/>
<a name="3990"/><span style="color:red">%s%%s%3990%s%%s%</span>%t%%t%%t%rd_alu_op_WE0%s%=&gt;%s%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_WE0_89,<br/>
<a name="3991"/><span style="color:red">%s%%s%3991%s%%s%</span>%t%%t%%t%main_inst_operation_opr_ld_reg_operation_1_Q0%s%=&gt;%s%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_operation_opr_ld_reg_operation_1_Q0_706,<br/>
<a name="3992"/><span style="color:red">%s%%s%3992%s%%s%</span>%t%%t%%t%rd_mem_rw_D0%s%=&gt;%s%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_D0_44,<br/>
<a name="3993"/><span style="color:red">%s%%s%3993%s%%s%</span>%t%%t%%t%rd_mem_rw_WE0%s%=&gt;%s%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_WE0_57,<br/>
<a name="3994"/><span style="color:red">%s%%s%3994%s%%s%</span>%t%%t%%t%rd_dest_en_mux_D0%s%=&gt;%s%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_D0_138,<br/>
<a name="3995"/><span style="color:red">%s%%s%3995%s%%s%</span>%t%%t%%t%rd_dest_en_mux_WE0%s%=&gt;%s%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_WE0_151,<br/>
<a name="3996"/><span style="color:red">%s%%s%3996%s%%s%</span>%t%%t%%t%rd_cond_D0%s%=&gt;%s%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_D0_107,<br/>
<a name="3997"/><span style="color:red">%s%%s%3997%s%%s%</span>%t%%t%%t%rd_cond_WE0%s%=&gt;%s%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_WE0_120,<br/>
<a name="3998"/><span style="color:red">%s%%s%3998%s%%s%</span>%t%%t%%t%rd_ie_flag_D0%s%=&gt;%s%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_D0_170,<br/>
<a name="3999"/><span style="color:red">%s%%s%3999%s%%s%</span>%t%%t%%t%rd_ie_flag_WE0%s%=&gt;%s%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_WE0_183,<br/>
<a name="4000"/><span style="color:red">%s%%s%4000%s%%s%</span>%t%%t%%t%main_inst_srcB_am_imm3_srcB_am_1_Q0%s%=&gt;%s%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_srcB_am_imm3_srcB_am_1_Q0_733,<br/>
<a name="4001"/><span style="color:red">%s%%s%4001%s%%s%</span>%t%%t%%t%rd_amB_D0%s%=&gt;%s%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_D0_263,<br/>
<a name="4002"/><span style="color:red">%s%%s%4002%s%%s%</span>%t%%t%%t%rd_amB_WE0%s%=&gt;%s%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_WE0_276,<br/>
<a name="4003"/><span style="color:red">%s%%s%4003%s%%s%</span>%t%%t%%t%rd_amC_D0%s%=&gt;%s%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_D0_294,<br/>
<a name="4004"/><span style="color:red">%s%%s%4004%s%%s%</span>%t%%t%%t%rd_amC_WE0%s%=&gt;%s%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_WE0_307,<br/>
<a name="4005"/><span style="color:red">%s%%s%4005%s%%s%</span>%t%%t%%t%rd_aluA_mux_D0%s%=&gt;%s%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_D0_201,<br/>
<a name="4006"/><span style="color:red">%s%%s%4006%s%%s%</span>%t%%t%%t%rd_aluA_mux_WE0%s%=&gt;%s%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_WE0_214,<br/>
<a name="4007"/><span style="color:red">%s%%s%4007%s%%s%</span>%t%%t%%t%rd_aluB_mux_D0%s%=&gt;%s%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_D0_232,<br/>
<a name="4008"/><span style="color:red">%s%%s%4008%s%%s%</span>%t%%t%%t%rd_aluB_mux_WE0%s%=&gt;%s%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_WE0_245<br/>
<a name="4009"/><span style="color:red">%s%%s%4009%s%%s%</span>%t%%t%);<br/>
<a name="4010"/><span style="color:red">%s%%s%4010%s%%s%</span><br/>
<a name="4011"/><span style="color:red">%s%%s%4011%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4012"/><span style="color:red">%s%%s%4012%s%%s%</span>%t%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics%s%:%s%codix_ca_core_main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_t<br/>
<a name="4013"/><span style="color:red">%s%%s%4013%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4014"/><span style="color:red">%s%%s%4014%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT_784,<br/>
<a name="4015"/><span style="color:red">%s%%s%4015%s%%s%</span>%t%%t%%t%main_inst_operation_opr_move_operation_1_Q0%s%=&gt;%s%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_operation_opr_move_operation_1_Q0_712,<br/>
<a name="4016"/><span style="color:red">%s%%s%4016%s%%s%</span>%t%%t%%t%rd_alu_op_D0%s%=&gt;%s%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_D0_77,<br/>
<a name="4017"/><span style="color:red">%s%%s%4017%s%%s%</span>%t%%t%%t%rd_alu_op_WE0%s%=&gt;%s%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_WE0_90,<br/>
<a name="4018"/><span style="color:red">%s%%s%4018%s%%s%</span>%t%%t%%t%rd_dest_en_mux_D0%s%=&gt;%s%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_D0_139,<br/>
<a name="4019"/><span style="color:red">%s%%s%4019%s%%s%</span>%t%%t%%t%rd_dest_en_mux_WE0%s%=&gt;%s%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_WE0_152,<br/>
<a name="4020"/><span style="color:red">%s%%s%4020%s%%s%</span>%t%%t%%t%main_inst_cond_cond_cmp_cond_1_Q0%s%=&gt;%s%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_cond_cond_cmp_cond_1_Q0_642,<br/>
<a name="4021"/><span style="color:red">%s%%s%4021%s%%s%</span>%t%%t%%t%rd_cond_D0%s%=&gt;%s%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_D0_108,<br/>
<a name="4022"/><span style="color:red">%s%%s%4022%s%%s%</span>%t%%t%%t%rd_cond_WE0%s%=&gt;%s%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_WE0_121,<br/>
<a name="4023"/><span style="color:red">%s%%s%4023%s%%s%</span>%t%%t%%t%rd_mem_rw_D0%s%=&gt;%s%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_D0_45,<br/>
<a name="4024"/><span style="color:red">%s%%s%4024%s%%s%</span>%t%%t%%t%rd_mem_rw_WE0%s%=&gt;%s%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_WE0_58,<br/>
<a name="4025"/><span style="color:red">%s%%s%4025%s%%s%</span>%t%%t%%t%rd_ie_flag_D0%s%=&gt;%s%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_D0_171,<br/>
<a name="4026"/><span style="color:red">%s%%s%4026%s%%s%</span>%t%%t%%t%rd_ie_flag_WE0%s%=&gt;%s%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_WE0_184,<br/>
<a name="4027"/><span style="color:red">%s%%s%4027%s%%s%</span>%t%%t%%t%main_inst_srcB_op_imm1_srcB_op_1_Q0%s%=&gt;%s%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_srcB_op_imm1_srcB_op_1_Q0_737,<br/>
<a name="4028"/><span style="color:red">%s%%s%4028%s%%s%</span>%t%%t%%t%rd_amB_D0%s%=&gt;%s%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_D0_264,<br/>
<a name="4029"/><span style="color:red">%s%%s%4029%s%%s%</span>%t%%t%%t%rd_amB_WE0%s%=&gt;%s%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_WE0_277,<br/>
<a name="4030"/><span style="color:red">%s%%s%4030%s%%s%</span>%t%%t%%t%main_inst_srcC_op_imm1_srcC_op_1_Q0%s%=&gt;%s%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_srcC_op_imm1_srcC_op_1_Q0_739,<br/>
<a name="4031"/><span style="color:red">%s%%s%4031%s%%s%</span>%t%%t%%t%rd_amC_D0%s%=&gt;%s%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_D0_295,<br/>
<a name="4032"/><span style="color:red">%s%%s%4032%s%%s%</span>%t%%t%%t%rd_amC_WE0%s%=&gt;%s%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_WE0_308,<br/>
<a name="4033"/><span style="color:red">%s%%s%4033%s%%s%</span>%t%%t%%t%rd_aluA_mux_D0%s%=&gt;%s%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_D0_202,<br/>
<a name="4034"/><span style="color:red">%s%%s%4034%s%%s%</span>%t%%t%%t%rd_aluA_mux_WE0%s%=&gt;%s%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_WE0_215,<br/>
<a name="4035"/><span style="color:red">%s%%s%4035%s%%s%</span>%t%%t%%t%rd_aluB_mux_D0%s%=&gt;%s%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_D0_233,<br/>
<a name="4036"/><span style="color:red">%s%%s%4036%s%%s%</span>%t%%t%%t%rd_aluB_mux_WE0%s%=&gt;%s%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_WE0_246<br/>
<a name="4037"/><span style="color:red">%s%%s%4037%s%%s%</span>%t%%t%);<br/>
<a name="4038"/><span style="color:red">%s%%s%4038%s%%s%</span><br/>
<a name="4039"/><span style="color:red">%s%%s%4039%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4040"/><span style="color:red">%s%%s%4040%s%%s%</span>%t%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics%s%:%s%codix_ca_core_main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_t<br/>
<a name="4041"/><span style="color:red">%s%%s%4041%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4042"/><span style="color:red">%s%%s%4042%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT_785,<br/>
<a name="4043"/><span style="color:red">%s%%s%4043%s%%s%</span>%t%%t%%t%rd_alu_op_D0%s%=&gt;%s%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_D0_78,<br/>
<a name="4044"/><span style="color:red">%s%%s%4044%s%%s%</span>%t%%t%%t%rd_alu_op_WE0%s%=&gt;%s%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_WE0_91,<br/>
<a name="4045"/><span style="color:red">%s%%s%4045%s%%s%</span>%t%%t%%t%main_inst_operation_opr_st_imm_operation_1_Q0%s%=&gt;%s%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_operation_opr_st_imm_operation_1_Q0_716,<br/>
<a name="4046"/><span style="color:red">%s%%s%4046%s%%s%</span>%t%%t%%t%rd_mem_rw_D0%s%=&gt;%s%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_D0_46,<br/>
<a name="4047"/><span style="color:red">%s%%s%4047%s%%s%</span>%t%%t%%t%rd_mem_rw_WE0%s%=&gt;%s%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_WE0_59,<br/>
<a name="4048"/><span style="color:red">%s%%s%4048%s%%s%</span>%t%%t%%t%rd_dest_en_mux_D0%s%=&gt;%s%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_D0_140,<br/>
<a name="4049"/><span style="color:red">%s%%s%4049%s%%s%</span>%t%%t%%t%rd_dest_en_mux_WE0%s%=&gt;%s%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_WE0_153,<br/>
<a name="4050"/><span style="color:red">%s%%s%4050%s%%s%</span>%t%%t%%t%rd_cond_D0%s%=&gt;%s%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_D0_109,<br/>
<a name="4051"/><span style="color:red">%s%%s%4051%s%%s%</span>%t%%t%%t%rd_cond_WE0%s%=&gt;%s%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_WE0_122,<br/>
<a name="4052"/><span style="color:red">%s%%s%4052%s%%s%</span>%t%%t%%t%rd_ie_flag_D0%s%=&gt;%s%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_D0_172,<br/>
<a name="4053"/><span style="color:red">%s%%s%4053%s%%s%</span>%t%%t%%t%rd_ie_flag_WE0%s%=&gt;%s%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_WE0_185,<br/>
<a name="4054"/><span style="color:red">%s%%s%4054%s%%s%</span>%t%%t%%t%rd_amB_D0%s%=&gt;%s%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_D0_265,<br/>
<a name="4055"/><span style="color:red">%s%%s%4055%s%%s%</span>%t%%t%%t%rd_amB_WE0%s%=&gt;%s%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_WE0_278,<br/>
<a name="4056"/><span style="color:red">%s%%s%4056%s%%s%</span>%t%%t%%t%rd_amC_D0%s%=&gt;%s%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_D0_296,<br/>
<a name="4057"/><span style="color:red">%s%%s%4057%s%%s%</span>%t%%t%%t%rd_amC_WE0%s%=&gt;%s%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_WE0_309,<br/>
<a name="4058"/><span style="color:red">%s%%s%4058%s%%s%</span>%t%%t%%t%rd_aluA_mux_D0%s%=&gt;%s%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_D0_203,<br/>
<a name="4059"/><span style="color:red">%s%%s%4059%s%%s%</span>%t%%t%%t%rd_aluA_mux_WE0%s%=&gt;%s%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_WE0_216,<br/>
<a name="4060"/><span style="color:red">%s%%s%4060%s%%s%</span>%t%%t%%t%rd_aluB_mux_D0%s%=&gt;%s%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_D0_234,<br/>
<a name="4061"/><span style="color:red">%s%%s%4061%s%%s%</span>%t%%t%%t%rd_aluB_mux_WE0%s%=&gt;%s%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_WE0_247<br/>
<a name="4062"/><span style="color:red">%s%%s%4062%s%%s%</span>%t%%t%);<br/>
<a name="4063"/><span style="color:red">%s%%s%4063%s%%s%</span><br/>
<a name="4064"/><span style="color:red">%s%%s%4064%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4065"/><span style="color:red">%s%%s%4065%s%%s%</span>%t%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics%s%:%s%codix_ca_core_main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_t<br/>
<a name="4066"/><span style="color:red">%s%%s%4066%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4067"/><span style="color:red">%s%%s%4067%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT_786,<br/>
<a name="4068"/><span style="color:red">%s%%s%4068%s%%s%</span>%t%%t%%t%rd_alu_op_D0%s%=&gt;%s%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_D0_79,<br/>
<a name="4069"/><span style="color:red">%s%%s%4069%s%%s%</span>%t%%t%%t%rd_alu_op_WE0%s%=&gt;%s%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_WE0_92,<br/>
<a name="4070"/><span style="color:red">%s%%s%4070%s%%s%</span>%t%%t%%t%main_inst_operation_opr_st_reg_operation_1_Q0%s%=&gt;%s%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_operation_opr_st_reg_operation_1_Q0_720,<br/>
<a name="4071"/><span style="color:red">%s%%s%4071%s%%s%</span>%t%%t%%t%rd_mem_rw_D0%s%=&gt;%s%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_D0_47,<br/>
<a name="4072"/><span style="color:red">%s%%s%4072%s%%s%</span>%t%%t%%t%rd_mem_rw_WE0%s%=&gt;%s%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_WE0_60,<br/>
<a name="4073"/><span style="color:red">%s%%s%4073%s%%s%</span>%t%%t%%t%rd_dest_en_mux_D0%s%=&gt;%s%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_D0_141,<br/>
<a name="4074"/><span style="color:red">%s%%s%4074%s%%s%</span>%t%%t%%t%rd_dest_en_mux_WE0%s%=&gt;%s%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_WE0_154,<br/>
<a name="4075"/><span style="color:red">%s%%s%4075%s%%s%</span>%t%%t%%t%rd_cond_D0%s%=&gt;%s%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_D0_110,<br/>
<a name="4076"/><span style="color:red">%s%%s%4076%s%%s%</span>%t%%t%%t%rd_cond_WE0%s%=&gt;%s%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_WE0_123,<br/>
<a name="4077"/><span style="color:red">%s%%s%4077%s%%s%</span>%t%%t%%t%rd_ie_flag_D0%s%=&gt;%s%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_D0_173,<br/>
<a name="4078"/><span style="color:red">%s%%s%4078%s%%s%</span>%t%%t%%t%rd_ie_flag_WE0%s%=&gt;%s%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_WE0_186,<br/>
<a name="4079"/><span style="color:red">%s%%s%4079%s%%s%</span>%t%%t%%t%main_inst_srcB_am_imm3_srcB_am_1_Q0%s%=&gt;%s%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_srcB_am_imm3_srcB_am_1_Q0_734,<br/>
<a name="4080"/><span style="color:red">%s%%s%4080%s%%s%</span>%t%%t%%t%rd_amB_D0%s%=&gt;%s%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_D0_266,<br/>
<a name="4081"/><span style="color:red">%s%%s%4081%s%%s%</span>%t%%t%%t%rd_amB_WE0%s%=&gt;%s%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_WE0_279,<br/>
<a name="4082"/><span style="color:red">%s%%s%4082%s%%s%</span>%t%%t%%t%rd_amC_D0%s%=&gt;%s%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_D0_297,<br/>
<a name="4083"/><span style="color:red">%s%%s%4083%s%%s%</span>%t%%t%%t%rd_amC_WE0%s%=&gt;%s%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_WE0_310,<br/>
<a name="4084"/><span style="color:red">%s%%s%4084%s%%s%</span>%t%%t%%t%rd_aluA_mux_D0%s%=&gt;%s%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_D0_204,<br/>
<a name="4085"/><span style="color:red">%s%%s%4085%s%%s%</span>%t%%t%%t%rd_aluA_mux_WE0%s%=&gt;%s%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_WE0_217,<br/>
<a name="4086"/><span style="color:red">%s%%s%4086%s%%s%</span>%t%%t%%t%rd_aluB_mux_D0%s%=&gt;%s%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_D0_235,<br/>
<a name="4087"/><span style="color:red">%s%%s%4087%s%%s%</span>%t%%t%%t%rd_aluB_mux_WE0%s%=&gt;%s%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_WE0_248<br/>
<a name="4088"/><span style="color:red">%s%%s%4088%s%%s%</span>%t%%t%);<br/>
<a name="4089"/><span style="color:red">%s%%s%4089%s%%s%</span><br/>
<a name="4090"/><span style="color:red">%s%%s%4090%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4091"/><span style="color:red">%s%%s%4091%s%%s%</span>%t%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics%s%:%s%codix_ca_core_main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_t<br/>
<a name="4092"/><span style="color:red">%s%%s%4092%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4093"/><span style="color:red">%s%%s%4093%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT_787,<br/>
<a name="4094"/><span style="color:red">%s%%s%4094%s%%s%</span>%t%%t%%t%main_inst_operation_opr_system_operation_1_Q0%s%=&gt;%s%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_operation_opr_system_operation_1_Q0_724,<br/>
<a name="4095"/><span style="color:red">%s%%s%4095%s%%s%</span>%t%%t%%t%rd_alu_op_D0%s%=&gt;%s%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_D0_80,<br/>
<a name="4096"/><span style="color:red">%s%%s%4096%s%%s%</span>%t%%t%%t%rd_alu_op_WE0%s%=&gt;%s%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_WE0_93,<br/>
<a name="4097"/><span style="color:red">%s%%s%4097%s%%s%</span>%t%%t%%t%rd_mem_rw_D0%s%=&gt;%s%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_D0_48,<br/>
<a name="4098"/><span style="color:red">%s%%s%4098%s%%s%</span>%t%%t%%t%rd_mem_rw_WE0%s%=&gt;%s%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_WE0_61,<br/>
<a name="4099"/><span style="color:red">%s%%s%4099%s%%s%</span>%t%%t%%t%rd_dest_en_mux_D0%s%=&gt;%s%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_D0_142,<br/>
<a name="4100"/><span style="color:red">%s%%s%4100%s%%s%</span>%t%%t%%t%rd_dest_en_mux_WE0%s%=&gt;%s%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_WE0_155,<br/>
<a name="4101"/><span style="color:red">%s%%s%4101%s%%s%</span>%t%%t%%t%rd_cond_D0%s%=&gt;%s%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_D0_111,<br/>
<a name="4102"/><span style="color:red">%s%%s%4102%s%%s%</span>%t%%t%%t%rd_cond_WE0%s%=&gt;%s%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_WE0_124,<br/>
<a name="4103"/><span style="color:red">%s%%s%4103%s%%s%</span>%t%%t%%t%rd_ie_flag_D0%s%=&gt;%s%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_D0_174,<br/>
<a name="4104"/><span style="color:red">%s%%s%4104%s%%s%</span>%t%%t%%t%rd_ie_flag_WE0%s%=&gt;%s%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_WE0_187,<br/>
<a name="4105"/><span style="color:red">%s%%s%4105%s%%s%</span>%t%%t%%t%rd_amB_D0%s%=&gt;%s%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_D0_267,<br/>
<a name="4106"/><span style="color:red">%s%%s%4106%s%%s%</span>%t%%t%%t%rd_amB_WE0%s%=&gt;%s%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_WE0_280,<br/>
<a name="4107"/><span style="color:red">%s%%s%4107%s%%s%</span>%t%%t%%t%rd_amC_D0%s%=&gt;%s%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_D0_298,<br/>
<a name="4108"/><span style="color:red">%s%%s%4108%s%%s%</span>%t%%t%%t%rd_amC_WE0%s%=&gt;%s%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_WE0_311,<br/>
<a name="4109"/><span style="color:red">%s%%s%4109%s%%s%</span>%t%%t%%t%rd_aluA_mux_D0%s%=&gt;%s%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_D0_205,<br/>
<a name="4110"/><span style="color:red">%s%%s%4110%s%%s%</span>%t%%t%%t%rd_aluA_mux_WE0%s%=&gt;%s%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_WE0_218,<br/>
<a name="4111"/><span style="color:red">%s%%s%4111%s%%s%</span>%t%%t%%t%rd_aluB_mux_D0%s%=&gt;%s%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_D0_236,<br/>
<a name="4112"/><span style="color:red">%s%%s%4112%s%%s%</span>%t%%t%%t%rd_aluB_mux_WE0%s%=&gt;%s%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_WE0_249<br/>
<a name="4113"/><span style="color:red">%s%%s%4113%s%%s%</span>%t%%t%);<br/>
<a name="4114"/><span style="color:red">%s%%s%4114%s%%s%</span><br/>
<a name="4115"/><span style="color:red">%s%%s%4115%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4116"/><span style="color:red">%s%%s%4116%s%%s%</span>%t%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics%s%:%s%codix_ca_core_main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_t<br/>
<a name="4117"/><span style="color:red">%s%%s%4117%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4118"/><span style="color:red">%s%%s%4118%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT_788,<br/>
<a name="4119"/><span style="color:red">%s%%s%4119%s%%s%</span>%t%%t%%t%main_inst_operation_opr_system_rd_operation_1_Q0%s%=&gt;%s%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_main_inst_operation_opr_system_rd_operation_1_Q0_728,<br/>
<a name="4120"/><span style="color:red">%s%%s%4120%s%%s%</span>%t%%t%%t%rd_alu_op_D0%s%=&gt;%s%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_D0_81,<br/>
<a name="4121"/><span style="color:red">%s%%s%4121%s%%s%</span>%t%%t%%t%rd_alu_op_WE0%s%=&gt;%s%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_WE0_94,<br/>
<a name="4122"/><span style="color:red">%s%%s%4122%s%%s%</span>%t%%t%%t%rd_mem_rw_D0%s%=&gt;%s%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_D0_49,<br/>
<a name="4123"/><span style="color:red">%s%%s%4123%s%%s%</span>%t%%t%%t%rd_mem_rw_WE0%s%=&gt;%s%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_WE0_62,<br/>
<a name="4124"/><span style="color:red">%s%%s%4124%s%%s%</span>%t%%t%%t%rd_dest_en_mux_D0%s%=&gt;%s%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_D0_143,<br/>
<a name="4125"/><span style="color:red">%s%%s%4125%s%%s%</span>%t%%t%%t%rd_dest_en_mux_WE0%s%=&gt;%s%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_WE0_156,<br/>
<a name="4126"/><span style="color:red">%s%%s%4126%s%%s%</span>%t%%t%%t%rd_cond_D0%s%=&gt;%s%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_D0_112,<br/>
<a name="4127"/><span style="color:red">%s%%s%4127%s%%s%</span>%t%%t%%t%rd_cond_WE0%s%=&gt;%s%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_WE0_125,<br/>
<a name="4128"/><span style="color:red">%s%%s%4128%s%%s%</span>%t%%t%%t%rd_ie_flag_D0%s%=&gt;%s%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_D0_175,<br/>
<a name="4129"/><span style="color:red">%s%%s%4129%s%%s%</span>%t%%t%%t%rd_ie_flag_WE0%s%=&gt;%s%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_WE0_188,<br/>
<a name="4130"/><span style="color:red">%s%%s%4130%s%%s%</span>%t%%t%%t%rd_amB_D0%s%=&gt;%s%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_D0_268,<br/>
<a name="4131"/><span style="color:red">%s%%s%4131%s%%s%</span>%t%%t%%t%rd_amB_WE0%s%=&gt;%s%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_WE0_281,<br/>
<a name="4132"/><span style="color:red">%s%%s%4132%s%%s%</span>%t%%t%%t%rd_amC_D0%s%=&gt;%s%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_D0_299,<br/>
<a name="4133"/><span style="color:red">%s%%s%4133%s%%s%</span>%t%%t%%t%rd_amC_WE0%s%=&gt;%s%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_WE0_312,<br/>
<a name="4134"/><span style="color:red">%s%%s%4134%s%%s%</span>%t%%t%%t%rd_aluA_mux_D0%s%=&gt;%s%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_D0_206,<br/>
<a name="4135"/><span style="color:red">%s%%s%4135%s%%s%</span>%t%%t%%t%rd_aluA_mux_WE0%s%=&gt;%s%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_WE0_219,<br/>
<a name="4136"/><span style="color:red">%s%%s%4136%s%%s%</span>%t%%t%%t%rd_aluB_mux_D0%s%=&gt;%s%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_D0_237,<br/>
<a name="4137"/><span style="color:red">%s%%s%4137%s%%s%</span>%t%%t%%t%rd_aluB_mux_WE0%s%=&gt;%s%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_WE0_250<br/>
<a name="4138"/><span style="color:red">%s%%s%4138%s%%s%</span>%t%%t%);<br/>
<a name="4139"/><span style="color:red">%s%%s%4139%s%%s%</span><br/>
<a name="4140"/><span style="color:red">%s%%s%4140%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4141"/><span style="color:red">%s%%s%4141%s%%s%</span>%t%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics%s%:%s%codix_ca_core_main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_t<br/>
<a name="4142"/><span style="color:red">%s%%s%4142%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4143"/><span style="color:red">%s%%s%4143%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT_789,<br/>
<a name="4144"/><span style="color:red">%s%%s%4144%s%%s%</span>%t%%t%%t%rd_alu_op_D0%s%=&gt;%s%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_D0_82,<br/>
<a name="4145"/><span style="color:red">%s%%s%4145%s%%s%</span>%t%%t%%t%rd_alu_op_WE0%s%=&gt;%s%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_alu_op_WE0_95,<br/>
<a name="4146"/><span style="color:red">%s%%s%4146%s%%s%</span>%t%%t%%t%rd_mem_rw_D0%s%=&gt;%s%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_D0_50,<br/>
<a name="4147"/><span style="color:red">%s%%s%4147%s%%s%</span>%t%%t%%t%rd_mem_rw_WE0%s%=&gt;%s%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_mem_rw_WE0_63,<br/>
<a name="4148"/><span style="color:red">%s%%s%4148%s%%s%</span>%t%%t%%t%rd_dest_en_mux_D0%s%=&gt;%s%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_D0_144,<br/>
<a name="4149"/><span style="color:red">%s%%s%4149%s%%s%</span>%t%%t%%t%rd_dest_en_mux_WE0%s%=&gt;%s%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_dest_en_mux_WE0_157,<br/>
<a name="4150"/><span style="color:red">%s%%s%4150%s%%s%</span>%t%%t%%t%rd_cond_D0%s%=&gt;%s%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_D0_113,<br/>
<a name="4151"/><span style="color:red">%s%%s%4151%s%%s%</span>%t%%t%%t%rd_cond_WE0%s%=&gt;%s%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_cond_WE0_126,<br/>
<a name="4152"/><span style="color:red">%s%%s%4152%s%%s%</span>%t%%t%%t%rd_ie_flag_D0%s%=&gt;%s%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_D0_176,<br/>
<a name="4153"/><span style="color:red">%s%%s%4153%s%%s%</span>%t%%t%%t%rd_ie_flag_WE0%s%=&gt;%s%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_ie_flag_WE0_189,<br/>
<a name="4154"/><span style="color:red">%s%%s%4154%s%%s%</span>%t%%t%%t%rd_amB_D0%s%=&gt;%s%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_D0_269,<br/>
<a name="4155"/><span style="color:red">%s%%s%4155%s%%s%</span>%t%%t%%t%rd_amB_WE0%s%=&gt;%s%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amB_WE0_282,<br/>
<a name="4156"/><span style="color:red">%s%%s%4156%s%%s%</span>%t%%t%%t%rd_amC_D0%s%=&gt;%s%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_D0_300,<br/>
<a name="4157"/><span style="color:red">%s%%s%4157%s%%s%</span>%t%%t%%t%rd_amC_WE0%s%=&gt;%s%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_amC_WE0_313,<br/>
<a name="4158"/><span style="color:red">%s%%s%4158%s%%s%</span>%t%%t%%t%rd_aluA_mux_D0%s%=&gt;%s%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_D0_207,<br/>
<a name="4159"/><span style="color:red">%s%%s%4159%s%%s%</span>%t%%t%%t%rd_aluA_mux_WE0%s%=&gt;%s%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluA_mux_WE0_220,<br/>
<a name="4160"/><span style="color:red">%s%%s%4160%s%%s%</span>%t%%t%%t%rd_aluB_mux_D0%s%=&gt;%s%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_D0_238,<br/>
<a name="4161"/><span style="color:red">%s%%s%4161%s%%s%</span>%t%%t%%t%rd_aluB_mux_WE0%s%=&gt;%s%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_rd_aluB_mux_WE0_251<br/>
<a name="4162"/><span style="color:red">%s%%s%4162%s%%s%</span>%t%%t%);<br/>
<a name="4163"/><span style="color:red">%s%%s%4163%s%%s%</span><br/>
<a name="4164"/><span style="color:red">%s%%s%4164%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4165"/><span style="color:red">%s%%s%4165%s%%s%</span>%t%main_op_add_operation_instr_hw_opr_alu_reg_all_operation_1_return%s%:%s%codix_ca_core_main_op_add_operation_instr_hw_opr_alu_reg_all_operation_1_return_t<br/>
<a name="4166"/><span style="color:red">%s%%s%4166%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4167"/><span style="color:red">%s%%s%4167%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_add_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT_790,<br/>
<a name="4168"/><span style="color:red">%s%%s%4168%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_reg_all_operation_1_D0%s%=&gt;%s%main_op_add_operation_instr_hw_opr_alu_reg_all_operation_1_return_main_inst_operation_opr_alu_reg_all_operation_1_D0_673<br/>
<a name="4169"/><span style="color:red">%s%%s%4169%s%%s%</span>%t%%t%);<br/>
<a name="4170"/><span style="color:red">%s%%s%4170%s%%s%</span><br/>
<a name="4171"/><span style="color:red">%s%%s%4171%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4172"/><span style="color:red">%s%%s%4172%s%%s%</span>%t%main_op_addadd_operation_instr_hw_opr_alu_reg_all_operation_1_return%s%:%s%codix_ca_core_main_op_addadd_operation_instr_hw_opr_alu_reg_all_operation_1_return_t<br/>
<a name="4173"/><span style="color:red">%s%%s%4173%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4174"/><span style="color:red">%s%%s%4174%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_addadd_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT_791,<br/>
<a name="4175"/><span style="color:red">%s%%s%4175%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_reg_all_operation_1_D0%s%=&gt;%s%main_op_addadd_operation_instr_hw_opr_alu_reg_all_operation_1_return_main_inst_operation_opr_alu_reg_all_operation_1_D0_674<br/>
<a name="4176"/><span style="color:red">%s%%s%4176%s%%s%</span>%t%%t%);<br/>
<a name="4177"/><span style="color:red">%s%%s%4177%s%%s%</span><br/>
<a name="4178"/><span style="color:red">%s%%s%4178%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4179"/><span style="color:red">%s%%s%4179%s%%s%</span>%t%main_op_addi_operation_instr_hw_opr_alu_imm_all_operation_1_return%s%:%s%codix_ca_core_main_op_addi_operation_instr_hw_opr_alu_imm_all_operation_1_return_t<br/>
<a name="4180"/><span style="color:red">%s%%s%4180%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4181"/><span style="color:red">%s%%s%4181%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_addi_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT_792,<br/>
<a name="4182"/><span style="color:red">%s%%s%4182%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_imm_all_operation_1_D0%s%=&gt;%s%main_op_addi_operation_instr_hw_opr_alu_imm_all_operation_1_return_main_inst_operation_opr_alu_imm_all_operation_1_D0_660<br/>
<a name="4183"/><span style="color:red">%s%%s%4183%s%%s%</span>%t%%t%);<br/>
<a name="4184"/><span style="color:red">%s%%s%4184%s%%s%</span><br/>
<a name="4185"/><span style="color:red">%s%%s%4185%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4186"/><span style="color:red">%s%%s%4186%s%%s%</span>%t%main_op_addmul_operation_instr_hw_opr_alu_reg_all_operation_1_return%s%:%s%codix_ca_core_main_op_addmul_operation_instr_hw_opr_alu_reg_all_operation_1_return_t<br/>
<a name="4187"/><span style="color:red">%s%%s%4187%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4188"/><span style="color:red">%s%%s%4188%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_addmul_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT_793,<br/>
<a name="4189"/><span style="color:red">%s%%s%4189%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_reg_all_operation_1_D0%s%=&gt;%s%main_op_addmul_operation_instr_hw_opr_alu_reg_all_operation_1_return_main_inst_operation_opr_alu_reg_all_operation_1_D0_675<br/>
<a name="4190"/><span style="color:red">%s%%s%4190%s%%s%</span>%t%%t%);<br/>
<a name="4191"/><span style="color:red">%s%%s%4191%s%%s%</span><br/>
<a name="4192"/><span style="color:red">%s%%s%4192%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4193"/><span style="color:red">%s%%s%4193%s%%s%</span>%t%main_op_addsub_operation_instr_hw_opr_alu_reg_all_operation_1_return%s%:%s%codix_ca_core_main_op_addsub_operation_instr_hw_opr_alu_reg_all_operation_1_return_t<br/>
<a name="4194"/><span style="color:red">%s%%s%4194%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4195"/><span style="color:red">%s%%s%4195%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_addsub_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT_794,<br/>
<a name="4196"/><span style="color:red">%s%%s%4196%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_reg_all_operation_1_D0%s%=&gt;%s%main_op_addsub_operation_instr_hw_opr_alu_reg_all_operation_1_return_main_inst_operation_opr_alu_reg_all_operation_1_D0_676<br/>
<a name="4197"/><span style="color:red">%s%%s%4197%s%%s%</span>%t%%t%);<br/>
<a name="4198"/><span style="color:red">%s%%s%4198%s%%s%</span><br/>
<a name="4199"/><span style="color:red">%s%%s%4199%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4200"/><span style="color:red">%s%%s%4200%s%%s%</span>%t%main_op_and_operation_instr_hw_opr_alu_reg_all_operation_1_return%s%:%s%codix_ca_core_main_op_and_operation_instr_hw_opr_alu_reg_all_operation_1_return_t<br/>
<a name="4201"/><span style="color:red">%s%%s%4201%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4202"/><span style="color:red">%s%%s%4202%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_and_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT_795,<br/>
<a name="4203"/><span style="color:red">%s%%s%4203%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_reg_all_operation_1_D0%s%=&gt;%s%main_op_and_operation_instr_hw_opr_alu_reg_all_operation_1_return_main_inst_operation_opr_alu_reg_all_operation_1_D0_677<br/>
<a name="4204"/><span style="color:red">%s%%s%4204%s%%s%</span>%t%%t%);<br/>
<a name="4205"/><span style="color:red">%s%%s%4205%s%%s%</span><br/>
<a name="4206"/><span style="color:red">%s%%s%4206%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4207"/><span style="color:red">%s%%s%4207%s%%s%</span>%t%main_op_andi_operation_instr_hw_opr_alu_imm_all_operation_1_return%s%:%s%codix_ca_core_main_op_andi_operation_instr_hw_opr_alu_imm_all_operation_1_return_t<br/>
<a name="4208"/><span style="color:red">%s%%s%4208%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4209"/><span style="color:red">%s%%s%4209%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_andi_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT_796,<br/>
<a name="4210"/><span style="color:red">%s%%s%4210%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_imm_all_operation_1_D0%s%=&gt;%s%main_op_andi_operation_instr_hw_opr_alu_imm_all_operation_1_return_main_inst_operation_opr_alu_imm_all_operation_1_D0_661<br/>
<a name="4211"/><span style="color:red">%s%%s%4211%s%%s%</span>%t%%t%);<br/>
<a name="4212"/><span style="color:red">%s%%s%4212%s%%s%</span><br/>
<a name="4213"/><span style="color:red">%s%%s%4213%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4214"/><span style="color:red">%s%%s%4214%s%%s%</span>%t%main_op_ashr_operation_instr_hw_opr_alu_reg_all_operation_1_return%s%:%s%codix_ca_core_main_op_ashr_operation_instr_hw_opr_alu_reg_all_operation_1_return_t<br/>
<a name="4215"/><span style="color:red">%s%%s%4215%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4216"/><span style="color:red">%s%%s%4216%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_ashr_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT_797,<br/>
<a name="4217"/><span style="color:red">%s%%s%4217%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_reg_all_operation_1_D0%s%=&gt;%s%main_op_ashr_operation_instr_hw_opr_alu_reg_all_operation_1_return_main_inst_operation_opr_alu_reg_all_operation_1_D0_678<br/>
<a name="4218"/><span style="color:red">%s%%s%4218%s%%s%</span>%t%%t%);<br/>
<a name="4219"/><span style="color:red">%s%%s%4219%s%%s%</span><br/>
<a name="4220"/><span style="color:red">%s%%s%4220%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4221"/><span style="color:red">%s%%s%4221%s%%s%</span>%t%main_op_ashri_operation_instr_hw_opr_alu_imm_all_operation_1_return%s%:%s%codix_ca_core_main_op_ashri_operation_instr_hw_opr_alu_imm_all_operation_1_return_t<br/>
<a name="4222"/><span style="color:red">%s%%s%4222%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4223"/><span style="color:red">%s%%s%4223%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_ashri_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT_798,<br/>
<a name="4224"/><span style="color:red">%s%%s%4224%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_imm_all_operation_1_D0%s%=&gt;%s%main_op_ashri_operation_instr_hw_opr_alu_imm_all_operation_1_return_main_inst_operation_opr_alu_imm_all_operation_1_D0_662<br/>
<a name="4225"/><span style="color:red">%s%%s%4225%s%%s%</span>%t%%t%);<br/>
<a name="4226"/><span style="color:red">%s%%s%4226%s%%s%</span><br/>
<a name="4227"/><span style="color:red">%s%%s%4227%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4228"/><span style="color:red">%s%%s%4228%s%%s%</span>%t%main_op_binand_cond_instr_hw_cond_cmp_cond_1_return%s%:%s%codix_ca_core_main_op_binand_cond_instr_hw_cond_cmp_cond_1_return_t<br/>
<a name="4229"/><span style="color:red">%s%%s%4229%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4230"/><span style="color:red">%s%%s%4230%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_binand_cond_instr_hw_cond_cmp_cond_1_return_ACT_799,<br/>
<a name="4231"/><span style="color:red">%s%%s%4231%s%%s%</span>%t%%t%%t%main_inst_cond_cond_cmp_cond_1_D0%s%=&gt;%s%main_op_binand_cond_instr_hw_cond_cmp_cond_1_return_main_inst_cond_cond_cmp_cond_1_D0_643<br/>
<a name="4232"/><span style="color:red">%s%%s%4232%s%%s%</span>%t%%t%);<br/>
<a name="4233"/><span style="color:red">%s%%s%4233%s%%s%</span><br/>
<a name="4234"/><span style="color:red">%s%%s%4234%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4235"/><span style="color:red">%s%%s%4235%s%%s%</span>%t%main_op_binnand_cond_instr_hw_cond_cmp_cond_1_return%s%:%s%codix_ca_core_main_op_binnand_cond_instr_hw_cond_cmp_cond_1_return_t<br/>
<a name="4236"/><span style="color:red">%s%%s%4236%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4237"/><span style="color:red">%s%%s%4237%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_binnand_cond_instr_hw_cond_cmp_cond_1_return_ACT_800,<br/>
<a name="4238"/><span style="color:red">%s%%s%4238%s%%s%</span>%t%%t%%t%main_inst_cond_cond_cmp_cond_1_D0%s%=&gt;%s%main_op_binnand_cond_instr_hw_cond_cmp_cond_1_return_main_inst_cond_cond_cmp_cond_1_D0_644<br/>
<a name="4239"/><span style="color:red">%s%%s%4239%s%%s%</span>%t%%t%);<br/>
<a name="4240"/><span style="color:red">%s%%s%4240%s%%s%</span><br/>
<a name="4241"/><span style="color:red">%s%%s%4241%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4242"/><span style="color:red">%s%%s%4242%s%%s%</span>%t%main_op_call_exc_operation_instr_hw_opr_jump_call_operation_1_return%s%:%s%codix_ca_core_main_op_call_exc_operation_instr_hw_opr_jump_call_operation_1_return_t<br/>
<a name="4243"/><span style="color:red">%s%%s%4243%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4244"/><span style="color:red">%s%%s%4244%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_call_exc_operation_instr_hw_opr_jump_call_operation_1_return_ACT_801,<br/>
<a name="4245"/><span style="color:red">%s%%s%4245%s%%s%</span>%t%%t%%t%main_inst_operation_opr_jump_call_operation_1_D0%s%=&gt;%s%main_op_call_exc_operation_instr_hw_opr_jump_call_operation_1_return_main_inst_operation_opr_jump_call_operation_1_D0_692<br/>
<a name="4246"/><span style="color:red">%s%%s%4246%s%%s%</span>%t%%t%);<br/>
<a name="4247"/><span style="color:red">%s%%s%4247%s%%s%</span><br/>
<a name="4248"/><span style="color:red">%s%%s%4248%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4249"/><span style="color:red">%s%%s%4249%s%%s%</span>%t%main_op_call_int_operation_instr_hw_opr_jump_call_operation_1_return%s%:%s%codix_ca_core_main_op_call_int_operation_instr_hw_opr_jump_call_operation_1_return_t<br/>
<a name="4250"/><span style="color:red">%s%%s%4250%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4251"/><span style="color:red">%s%%s%4251%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_call_int_operation_instr_hw_opr_jump_call_operation_1_return_ACT_802,<br/>
<a name="4252"/><span style="color:red">%s%%s%4252%s%%s%</span>%t%%t%%t%main_inst_operation_opr_jump_call_operation_1_D0%s%=&gt;%s%main_op_call_int_operation_instr_hw_opr_jump_call_operation_1_return_main_inst_operation_opr_jump_call_operation_1_D0_693<br/>
<a name="4253"/><span style="color:red">%s%%s%4253%s%%s%</span>%t%%t%);<br/>
<a name="4254"/><span style="color:red">%s%%s%4254%s%%s%</span><br/>
<a name="4255"/><span style="color:red">%s%%s%4255%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4256"/><span style="color:red">%s%%s%4256%s%%s%</span>%t%main_op_call_operation_instr_hw_opr_jump_call_operation_1_return%s%:%s%codix_ca_core_main_op_call_operation_instr_hw_opr_jump_call_operation_1_return_t<br/>
<a name="4257"/><span style="color:red">%s%%s%4257%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4258"/><span style="color:red">%s%%s%4258%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_call_operation_instr_hw_opr_jump_call_operation_1_return_ACT_803,<br/>
<a name="4259"/><span style="color:red">%s%%s%4259%s%%s%</span>%t%%t%%t%main_inst_operation_opr_jump_call_operation_1_D0%s%=&gt;%s%main_op_call_operation_instr_hw_opr_jump_call_operation_1_return_main_inst_operation_opr_jump_call_operation_1_D0_694<br/>
<a name="4260"/><span style="color:red">%s%%s%4260%s%%s%</span>%t%%t%);<br/>
<a name="4261"/><span style="color:red">%s%%s%4261%s%%s%</span><br/>
<a name="4262"/><span style="color:red">%s%%s%4262%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4263"/><span style="color:red">%s%%s%4263%s%%s%</span>%t%main_op_call_reg_operation_instr_hw_opr_jump_reg_operation_1_return%s%:%s%codix_ca_core_main_op_call_reg_operation_instr_hw_opr_jump_reg_operation_1_return_t<br/>
<a name="4264"/><span style="color:red">%s%%s%4264%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4265"/><span style="color:red">%s%%s%4265%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_call_reg_operation_instr_hw_opr_jump_reg_operation_1_return_ACT_804,<br/>
<a name="4266"/><span style="color:red">%s%%s%4266%s%%s%</span>%t%%t%%t%main_inst_operation_opr_jump_reg_operation_1_D0%s%=&gt;%s%main_op_call_reg_operation_instr_hw_opr_jump_reg_operation_1_return_main_inst_operation_opr_jump_reg_operation_1_D0_697<br/>
<a name="4267"/><span style="color:red">%s%%s%4267%s%%s%</span>%t%%t%);<br/>
<a name="4268"/><span style="color:red">%s%%s%4268%s%%s%</span><br/>
<a name="4269"/><span style="color:red">%s%%s%4269%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4270"/><span style="color:red">%s%%s%4270%s%%s%</span>%t%main_op_eq_cond_instr_hw_cond_cmp_cond_1_return%s%:%s%codix_ca_core_main_op_eq_cond_instr_hw_cond_cmp_cond_1_return_t<br/>
<a name="4271"/><span style="color:red">%s%%s%4271%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4272"/><span style="color:red">%s%%s%4272%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_eq_cond_instr_hw_cond_cmp_cond_1_return_ACT_805,<br/>
<a name="4273"/><span style="color:red">%s%%s%4273%s%%s%</span>%t%%t%%t%main_inst_cond_cond_cmp_cond_1_D0%s%=&gt;%s%main_op_eq_cond_instr_hw_cond_cmp_cond_1_return_main_inst_cond_cond_cmp_cond_1_D0_645<br/>
<a name="4274"/><span style="color:red">%s%%s%4274%s%%s%</span>%t%%t%);<br/>
<a name="4275"/><span style="color:red">%s%%s%4275%s%%s%</span><br/>
<a name="4276"/><span style="color:red">%s%%s%4276%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4277"/><span style="color:red">%s%%s%4277%s%%s%</span>%t%main_op_get_status_operation_instr_hw_opr_system_wr_operation_1_return%s%:%s%codix_ca_core_main_op_get_status_operation_instr_hw_opr_system_wr_operation_1_return_t<br/>
<a name="4278"/><span style="color:red">%s%%s%4278%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4279"/><span style="color:red">%s%%s%4279%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_get_status_operation_instr_hw_opr_system_wr_operation_1_return_ACT_806,<br/>
<a name="4280"/><span style="color:red">%s%%s%4280%s%%s%</span>%t%%t%%t%main_inst_operation_opr_system_wr_operation_1_D0%s%=&gt;%s%main_op_get_status_operation_instr_hw_opr_system_wr_operation_1_return_main_inst_operation_opr_system_wr_operation_1_D0_731<br/>
<a name="4281"/><span style="color:red">%s%%s%4281%s%%s%</span>%t%%t%);<br/>
<a name="4282"/><span style="color:red">%s%%s%4282%s%%s%</span><br/>
<a name="4283"/><span style="color:red">%s%%s%4283%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4284"/><span style="color:red">%s%%s%4284%s%%s%</span>%t%main_op_halt_operation_instr_hw_opr_system_operation_1_return%s%:%s%codix_ca_core_main_op_halt_operation_instr_hw_opr_system_operation_1_return_t<br/>
<a name="4285"/><span style="color:red">%s%%s%4285%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4286"/><span style="color:red">%s%%s%4286%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_halt_operation_instr_hw_opr_system_operation_1_return_ACT_807,<br/>
<a name="4287"/><span style="color:red">%s%%s%4287%s%%s%</span>%t%%t%%t%main_inst_operation_opr_system_operation_1_D0%s%=&gt;%s%main_op_halt_operation_instr_hw_opr_system_operation_1_return_main_inst_operation_opr_system_operation_1_D0_725<br/>
<a name="4288"/><span style="color:red">%s%%s%4288%s%%s%</span>%t%%t%);<br/>
<a name="4289"/><span style="color:red">%s%%s%4289%s%%s%</span><br/>
<a name="4290"/><span style="color:red">%s%%s%4290%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4291"/><span style="color:red">%s%%s%4291%s%%s%</span>%t%main_op_int_dis_operation_instr_hw_opr_system_operation_1_return%s%:%s%codix_ca_core_main_op_int_dis_operation_instr_hw_opr_system_operation_1_return_t<br/>
<a name="4292"/><span style="color:red">%s%%s%4292%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4293"/><span style="color:red">%s%%s%4293%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_int_dis_operation_instr_hw_opr_system_operation_1_return_ACT_808,<br/>
<a name="4294"/><span style="color:red">%s%%s%4294%s%%s%</span>%t%%t%%t%main_inst_operation_opr_system_operation_1_D0%s%=&gt;%s%main_op_int_dis_operation_instr_hw_opr_system_operation_1_return_main_inst_operation_opr_system_operation_1_D0_726<br/>
<a name="4295"/><span style="color:red">%s%%s%4295%s%%s%</span>%t%%t%);<br/>
<a name="4296"/><span style="color:red">%s%%s%4296%s%%s%</span><br/>
<a name="4297"/><span style="color:red">%s%%s%4297%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4298"/><span style="color:red">%s%%s%4298%s%%s%</span>%t%main_op_int_en_operation_instr_hw_opr_system_operation_1_return%s%:%s%codix_ca_core_main_op_int_en_operation_instr_hw_opr_system_operation_1_return_t<br/>
<a name="4299"/><span style="color:red">%s%%s%4299%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4300"/><span style="color:red">%s%%s%4300%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_int_en_operation_instr_hw_opr_system_operation_1_return_ACT_809,<br/>
<a name="4301"/><span style="color:red">%s%%s%4301%s%%s%</span>%t%%t%%t%main_inst_operation_opr_system_operation_1_D0%s%=&gt;%s%main_op_int_en_operation_instr_hw_opr_system_operation_1_return_main_inst_operation_opr_system_operation_1_D0_727<br/>
<a name="4302"/><span style="color:red">%s%%s%4302%s%%s%</span>%t%%t%);<br/>
<a name="4303"/><span style="color:red">%s%%s%4303%s%%s%</span><br/>
<a name="4304"/><span style="color:red">%s%%s%4304%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4305"/><span style="color:red">%s%%s%4305%s%%s%</span>%t%main_op_jump_ie_operation_instr_hw_opr_jump_reg_operation_1_return%s%:%s%codix_ca_core_main_op_jump_ie_operation_instr_hw_opr_jump_reg_operation_1_return_t<br/>
<a name="4306"/><span style="color:red">%s%%s%4306%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4307"/><span style="color:red">%s%%s%4307%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_jump_ie_operation_instr_hw_opr_jump_reg_operation_1_return_ACT_810,<br/>
<a name="4308"/><span style="color:red">%s%%s%4308%s%%s%</span>%t%%t%%t%main_inst_operation_opr_jump_reg_operation_1_D0%s%=&gt;%s%main_op_jump_ie_operation_instr_hw_opr_jump_reg_operation_1_return_main_inst_operation_opr_jump_reg_operation_1_D0_698<br/>
<a name="4309"/><span style="color:red">%s%%s%4309%s%%s%</span>%t%%t%);<br/>
<a name="4310"/><span style="color:red">%s%%s%4310%s%%s%</span><br/>
<a name="4311"/><span style="color:red">%s%%s%4311%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4312"/><span style="color:red">%s%%s%4312%s%%s%</span>%t%main_op_jump_operation_instr_hw_opr_jump_call_operation_1_return%s%:%s%codix_ca_core_main_op_jump_operation_instr_hw_opr_jump_call_operation_1_return_t<br/>
<a name="4313"/><span style="color:red">%s%%s%4313%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4314"/><span style="color:red">%s%%s%4314%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_jump_operation_instr_hw_opr_jump_call_operation_1_return_ACT_811,<br/>
<a name="4315"/><span style="color:red">%s%%s%4315%s%%s%</span>%t%%t%%t%main_inst_operation_opr_jump_call_operation_1_D0%s%=&gt;%s%main_op_jump_operation_instr_hw_opr_jump_call_operation_1_return_main_inst_operation_opr_jump_call_operation_1_D0_695<br/>
<a name="4316"/><span style="color:red">%s%%s%4316%s%%s%</span>%t%%t%);<br/>
<a name="4317"/><span style="color:red">%s%%s%4317%s%%s%</span><br/>
<a name="4318"/><span style="color:red">%s%%s%4318%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4319"/><span style="color:red">%s%%s%4319%s%%s%</span>%t%main_op_jump_reg_operation_instr_hw_opr_jump_reg_operation_1_return%s%:%s%codix_ca_core_main_op_jump_reg_operation_instr_hw_opr_jump_reg_operation_1_return_t<br/>
<a name="4320"/><span style="color:red">%s%%s%4320%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4321"/><span style="color:red">%s%%s%4321%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_jump_reg_operation_instr_hw_opr_jump_reg_operation_1_return_ACT_812,<br/>
<a name="4322"/><span style="color:red">%s%%s%4322%s%%s%</span>%t%%t%%t%main_inst_operation_opr_jump_reg_operation_1_D0%s%=&gt;%s%main_op_jump_reg_operation_instr_hw_opr_jump_reg_operation_1_return_main_inst_operation_opr_jump_reg_operation_1_D0_699<br/>
<a name="4323"/><span style="color:red">%s%%s%4323%s%%s%</span>%t%%t%);<br/>
<a name="4324"/><span style="color:red">%s%%s%4324%s%%s%</span><br/>
<a name="4325"/><span style="color:red">%s%%s%4325%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4326"/><span style="color:red">%s%%s%4326%s%%s%</span>%t%main_op_ld_operation_instr_hw_opr_ld_imm_operation_1_return%s%:%s%codix_ca_core_main_op_ld_operation_instr_hw_opr_ld_imm_operation_1_return_t<br/>
<a name="4327"/><span style="color:red">%s%%s%4327%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4328"/><span style="color:red">%s%%s%4328%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_ld_operation_instr_hw_opr_ld_imm_operation_1_return_ACT_813,<br/>
<a name="4329"/><span style="color:red">%s%%s%4329%s%%s%</span>%t%%t%%t%main_inst_operation_opr_ld_imm_operation_1_D0%s%=&gt;%s%main_op_ld_operation_instr_hw_opr_ld_imm_operation_1_return_main_inst_operation_opr_ld_imm_operation_1_D0_701<br/>
<a name="4330"/><span style="color:red">%s%%s%4330%s%%s%</span>%t%%t%);<br/>
<a name="4331"/><span style="color:red">%s%%s%4331%s%%s%</span><br/>
<a name="4332"/><span style="color:red">%s%%s%4332%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4333"/><span style="color:red">%s%%s%4333%s%%s%</span>%t%main_op_ldbs_operation_instr_hw_opr_ld_imm_operation_1_return%s%:%s%codix_ca_core_main_op_ldbs_operation_instr_hw_opr_ld_imm_operation_1_return_t<br/>
<a name="4334"/><span style="color:red">%s%%s%4334%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4335"/><span style="color:red">%s%%s%4335%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_ldbs_operation_instr_hw_opr_ld_imm_operation_1_return_ACT_814,<br/>
<a name="4336"/><span style="color:red">%s%%s%4336%s%%s%</span>%t%%t%%t%main_inst_operation_opr_ld_imm_operation_1_D0%s%=&gt;%s%main_op_ldbs_operation_instr_hw_opr_ld_imm_operation_1_return_main_inst_operation_opr_ld_imm_operation_1_D0_702<br/>
<a name="4337"/><span style="color:red">%s%%s%4337%s%%s%</span>%t%%t%);<br/>
<a name="4338"/><span style="color:red">%s%%s%4338%s%%s%</span><br/>
<a name="4339"/><span style="color:red">%s%%s%4339%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4340"/><span style="color:red">%s%%s%4340%s%%s%</span>%t%main_op_ldbsx_operation_instr_hw_opr_ld_reg_operation_1_return%s%:%s%codix_ca_core_main_op_ldbsx_operation_instr_hw_opr_ld_reg_operation_1_return_t<br/>
<a name="4341"/><span style="color:red">%s%%s%4341%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4342"/><span style="color:red">%s%%s%4342%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_ldbsx_operation_instr_hw_opr_ld_reg_operation_1_return_ACT_815,<br/>
<a name="4343"/><span style="color:red">%s%%s%4343%s%%s%</span>%t%%t%%t%main_inst_operation_opr_ld_reg_operation_1_D0%s%=&gt;%s%main_op_ldbsx_operation_instr_hw_opr_ld_reg_operation_1_return_main_inst_operation_opr_ld_reg_operation_1_D0_707<br/>
<a name="4344"/><span style="color:red">%s%%s%4344%s%%s%</span>%t%%t%);<br/>
<a name="4345"/><span style="color:red">%s%%s%4345%s%%s%</span><br/>
<a name="4346"/><span style="color:red">%s%%s%4346%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4347"/><span style="color:red">%s%%s%4347%s%%s%</span>%t%main_op_ldbu_operation_instr_hw_opr_ld_imm_operation_1_return%s%:%s%codix_ca_core_main_op_ldbu_operation_instr_hw_opr_ld_imm_operation_1_return_t<br/>
<a name="4348"/><span style="color:red">%s%%s%4348%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4349"/><span style="color:red">%s%%s%4349%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_ldbu_operation_instr_hw_opr_ld_imm_operation_1_return_ACT_816,<br/>
<a name="4350"/><span style="color:red">%s%%s%4350%s%%s%</span>%t%%t%%t%main_inst_operation_opr_ld_imm_operation_1_D0%s%=&gt;%s%main_op_ldbu_operation_instr_hw_opr_ld_imm_operation_1_return_main_inst_operation_opr_ld_imm_operation_1_D0_703<br/>
<a name="4351"/><span style="color:red">%s%%s%4351%s%%s%</span>%t%%t%);<br/>
<a name="4352"/><span style="color:red">%s%%s%4352%s%%s%</span><br/>
<a name="4353"/><span style="color:red">%s%%s%4353%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4354"/><span style="color:red">%s%%s%4354%s%%s%</span>%t%main_op_ldbux_operation_instr_hw_opr_ld_reg_operation_1_return%s%:%s%codix_ca_core_main_op_ldbux_operation_instr_hw_opr_ld_reg_operation_1_return_t<br/>
<a name="4355"/><span style="color:red">%s%%s%4355%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4356"/><span style="color:red">%s%%s%4356%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_ldbux_operation_instr_hw_opr_ld_reg_operation_1_return_ACT_817,<br/>
<a name="4357"/><span style="color:red">%s%%s%4357%s%%s%</span>%t%%t%%t%main_inst_operation_opr_ld_reg_operation_1_D0%s%=&gt;%s%main_op_ldbux_operation_instr_hw_opr_ld_reg_operation_1_return_main_inst_operation_opr_ld_reg_operation_1_D0_708<br/>
<a name="4358"/><span style="color:red">%s%%s%4358%s%%s%</span>%t%%t%);<br/>
<a name="4359"/><span style="color:red">%s%%s%4359%s%%s%</span><br/>
<a name="4360"/><span style="color:red">%s%%s%4360%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4361"/><span style="color:red">%s%%s%4361%s%%s%</span>%t%main_op_ldhs_operation_instr_hw_opr_ld_imm_operation_1_return%s%:%s%codix_ca_core_main_op_ldhs_operation_instr_hw_opr_ld_imm_operation_1_return_t<br/>
<a name="4362"/><span style="color:red">%s%%s%4362%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4363"/><span style="color:red">%s%%s%4363%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_ldhs_operation_instr_hw_opr_ld_imm_operation_1_return_ACT_818,<br/>
<a name="4364"/><span style="color:red">%s%%s%4364%s%%s%</span>%t%%t%%t%main_inst_operation_opr_ld_imm_operation_1_D0%s%=&gt;%s%main_op_ldhs_operation_instr_hw_opr_ld_imm_operation_1_return_main_inst_operation_opr_ld_imm_operation_1_D0_704<br/>
<a name="4365"/><span style="color:red">%s%%s%4365%s%%s%</span>%t%%t%);<br/>
<a name="4366"/><span style="color:red">%s%%s%4366%s%%s%</span><br/>
<a name="4367"/><span style="color:red">%s%%s%4367%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4368"/><span style="color:red">%s%%s%4368%s%%s%</span>%t%main_op_ldhsx_operation_instr_hw_opr_ld_reg_operation_1_return%s%:%s%codix_ca_core_main_op_ldhsx_operation_instr_hw_opr_ld_reg_operation_1_return_t<br/>
<a name="4369"/><span style="color:red">%s%%s%4369%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4370"/><span style="color:red">%s%%s%4370%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_ldhsx_operation_instr_hw_opr_ld_reg_operation_1_return_ACT_819,<br/>
<a name="4371"/><span style="color:red">%s%%s%4371%s%%s%</span>%t%%t%%t%main_inst_operation_opr_ld_reg_operation_1_D0%s%=&gt;%s%main_op_ldhsx_operation_instr_hw_opr_ld_reg_operation_1_return_main_inst_operation_opr_ld_reg_operation_1_D0_709<br/>
<a name="4372"/><span style="color:red">%s%%s%4372%s%%s%</span>%t%%t%);<br/>
<a name="4373"/><span style="color:red">%s%%s%4373%s%%s%</span><br/>
<a name="4374"/><span style="color:red">%s%%s%4374%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4375"/><span style="color:red">%s%%s%4375%s%%s%</span>%t%main_op_ldhu_operation_instr_hw_opr_ld_imm_operation_1_return%s%:%s%codix_ca_core_main_op_ldhu_operation_instr_hw_opr_ld_imm_operation_1_return_t<br/>
<a name="4376"/><span style="color:red">%s%%s%4376%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4377"/><span style="color:red">%s%%s%4377%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_ldhu_operation_instr_hw_opr_ld_imm_operation_1_return_ACT_820,<br/>
<a name="4378"/><span style="color:red">%s%%s%4378%s%%s%</span>%t%%t%%t%main_inst_operation_opr_ld_imm_operation_1_D0%s%=&gt;%s%main_op_ldhu_operation_instr_hw_opr_ld_imm_operation_1_return_main_inst_operation_opr_ld_imm_operation_1_D0_705<br/>
<a name="4379"/><span style="color:red">%s%%s%4379%s%%s%</span>%t%%t%);<br/>
<a name="4380"/><span style="color:red">%s%%s%4380%s%%s%</span><br/>
<a name="4381"/><span style="color:red">%s%%s%4381%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4382"/><span style="color:red">%s%%s%4382%s%%s%</span>%t%main_op_ldhux_operation_instr_hw_opr_ld_reg_operation_1_return%s%:%s%codix_ca_core_main_op_ldhux_operation_instr_hw_opr_ld_reg_operation_1_return_t<br/>
<a name="4383"/><span style="color:red">%s%%s%4383%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4384"/><span style="color:red">%s%%s%4384%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_ldhux_operation_instr_hw_opr_ld_reg_operation_1_return_ACT_821,<br/>
<a name="4385"/><span style="color:red">%s%%s%4385%s%%s%</span>%t%%t%%t%main_inst_operation_opr_ld_reg_operation_1_D0%s%=&gt;%s%main_op_ldhux_operation_instr_hw_opr_ld_reg_operation_1_return_main_inst_operation_opr_ld_reg_operation_1_D0_710<br/>
<a name="4386"/><span style="color:red">%s%%s%4386%s%%s%</span>%t%%t%);<br/>
<a name="4387"/><span style="color:red">%s%%s%4387%s%%s%</span><br/>
<a name="4388"/><span style="color:red">%s%%s%4388%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4389"/><span style="color:red">%s%%s%4389%s%%s%</span>%t%main_op_ldx_operation_instr_hw_opr_ld_reg_operation_1_return%s%:%s%codix_ca_core_main_op_ldx_operation_instr_hw_opr_ld_reg_operation_1_return_t<br/>
<a name="4390"/><span style="color:red">%s%%s%4390%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4391"/><span style="color:red">%s%%s%4391%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_ldx_operation_instr_hw_opr_ld_reg_operation_1_return_ACT_822,<br/>
<a name="4392"/><span style="color:red">%s%%s%4392%s%%s%</span>%t%%t%%t%main_inst_operation_opr_ld_reg_operation_1_D0%s%=&gt;%s%main_op_ldx_operation_instr_hw_opr_ld_reg_operation_1_return_main_inst_operation_opr_ld_reg_operation_1_D0_711<br/>
<a name="4393"/><span style="color:red">%s%%s%4393%s%%s%</span>%t%%t%);<br/>
<a name="4394"/><span style="color:red">%s%%s%4394%s%%s%</span><br/>
<a name="4395"/><span style="color:red">%s%%s%4395%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4396"/><span style="color:red">%s%%s%4396%s%%s%</span>%t%main_op_logand_cond_instr_hw_cond_cmp_cond_1_return%s%:%s%codix_ca_core_main_op_logand_cond_instr_hw_cond_cmp_cond_1_return_t<br/>
<a name="4397"/><span style="color:red">%s%%s%4397%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4398"/><span style="color:red">%s%%s%4398%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_logand_cond_instr_hw_cond_cmp_cond_1_return_ACT_823,<br/>
<a name="4399"/><span style="color:red">%s%%s%4399%s%%s%</span>%t%%t%%t%main_inst_cond_cond_cmp_cond_1_D0%s%=&gt;%s%main_op_logand_cond_instr_hw_cond_cmp_cond_1_return_main_inst_cond_cond_cmp_cond_1_D0_646<br/>
<a name="4400"/><span style="color:red">%s%%s%4400%s%%s%</span>%t%%t%);<br/>
<a name="4401"/><span style="color:red">%s%%s%4401%s%%s%</span><br/>
<a name="4402"/><span style="color:red">%s%%s%4402%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4403"/><span style="color:red">%s%%s%4403%s%%s%</span>%t%main_op_lognand_cond_instr_hw_cond_cmp_cond_1_return%s%:%s%codix_ca_core_main_op_lognand_cond_instr_hw_cond_cmp_cond_1_return_t<br/>
<a name="4404"/><span style="color:red">%s%%s%4404%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4405"/><span style="color:red">%s%%s%4405%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_lognand_cond_instr_hw_cond_cmp_cond_1_return_ACT_824,<br/>
<a name="4406"/><span style="color:red">%s%%s%4406%s%%s%</span>%t%%t%%t%main_inst_cond_cond_cmp_cond_1_D0%s%=&gt;%s%main_op_lognand_cond_instr_hw_cond_cmp_cond_1_return_main_inst_cond_cond_cmp_cond_1_D0_647<br/>
<a name="4407"/><span style="color:red">%s%%s%4407%s%%s%</span>%t%%t%);<br/>
<a name="4408"/><span style="color:red">%s%%s%4408%s%%s%</span><br/>
<a name="4409"/><span style="color:red">%s%%s%4409%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4410"/><span style="color:red">%s%%s%4410%s%%s%</span>%t%main_op_lognor_cond_instr_hw_cond_cmp_cond_1_return%s%:%s%codix_ca_core_main_op_lognor_cond_instr_hw_cond_cmp_cond_1_return_t<br/>
<a name="4411"/><span style="color:red">%s%%s%4411%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4412"/><span style="color:red">%s%%s%4412%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_lognor_cond_instr_hw_cond_cmp_cond_1_return_ACT_825,<br/>
<a name="4413"/><span style="color:red">%s%%s%4413%s%%s%</span>%t%%t%%t%main_inst_cond_cond_cmp_cond_1_D0%s%=&gt;%s%main_op_lognor_cond_instr_hw_cond_cmp_cond_1_return_main_inst_cond_cond_cmp_cond_1_D0_648<br/>
<a name="4414"/><span style="color:red">%s%%s%4414%s%%s%</span>%t%%t%);<br/>
<a name="4415"/><span style="color:red">%s%%s%4415%s%%s%</span><br/>
<a name="4416"/><span style="color:red">%s%%s%4416%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4417"/><span style="color:red">%s%%s%4417%s%%s%</span>%t%main_op_logor_cond_instr_hw_cond_cmp_cond_1_return%s%:%s%codix_ca_core_main_op_logor_cond_instr_hw_cond_cmp_cond_1_return_t<br/>
<a name="4418"/><span style="color:red">%s%%s%4418%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4419"/><span style="color:red">%s%%s%4419%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_logor_cond_instr_hw_cond_cmp_cond_1_return_ACT_826,<br/>
<a name="4420"/><span style="color:red">%s%%s%4420%s%%s%</span>%t%%t%%t%main_inst_cond_cond_cmp_cond_1_D0%s%=&gt;%s%main_op_logor_cond_instr_hw_cond_cmp_cond_1_return_main_inst_cond_cond_cmp_cond_1_D0_649<br/>
<a name="4421"/><span style="color:red">%s%%s%4421%s%%s%</span>%t%%t%);<br/>
<a name="4422"/><span style="color:red">%s%%s%4422%s%%s%</span><br/>
<a name="4423"/><span style="color:red">%s%%s%4423%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4424"/><span style="color:red">%s%%s%4424%s%%s%</span>%t%main_op_lshr_operation_instr_hw_opr_alu_reg_all_operation_1_return%s%:%s%codix_ca_core_main_op_lshr_operation_instr_hw_opr_alu_reg_all_operation_1_return_t<br/>
<a name="4425"/><span style="color:red">%s%%s%4425%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4426"/><span style="color:red">%s%%s%4426%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_lshr_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT_827,<br/>
<a name="4427"/><span style="color:red">%s%%s%4427%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_reg_all_operation_1_D0%s%=&gt;%s%main_op_lshr_operation_instr_hw_opr_alu_reg_all_operation_1_return_main_inst_operation_opr_alu_reg_all_operation_1_D0_679<br/>
<a name="4428"/><span style="color:red">%s%%s%4428%s%%s%</span>%t%%t%);<br/>
<a name="4429"/><span style="color:red">%s%%s%4429%s%%s%</span><br/>
<a name="4430"/><span style="color:red">%s%%s%4430%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4431"/><span style="color:red">%s%%s%4431%s%%s%</span>%t%main_op_lshri_operation_instr_hw_opr_alu_imm_all_operation_1_return%s%:%s%codix_ca_core_main_op_lshri_operation_instr_hw_opr_alu_imm_all_operation_1_return_t<br/>
<a name="4432"/><span style="color:red">%s%%s%4432%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4433"/><span style="color:red">%s%%s%4433%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_lshri_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT_828,<br/>
<a name="4434"/><span style="color:red">%s%%s%4434%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_imm_all_operation_1_D0%s%=&gt;%s%main_op_lshri_operation_instr_hw_opr_alu_imm_all_operation_1_return_main_inst_operation_opr_alu_imm_all_operation_1_D0_663<br/>
<a name="4435"/><span style="color:red">%s%%s%4435%s%%s%</span>%t%%t%);<br/>
<a name="4436"/><span style="color:red">%s%%s%4436%s%%s%</span><br/>
<a name="4437"/><span style="color:red">%s%%s%4437%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4438"/><span style="color:red">%s%%s%4438%s%%s%</span>%t%main_op_lui_operation_instr_hw_opr_alu_imm_all_operation_1_return%s%:%s%codix_ca_core_main_op_lui_operation_instr_hw_opr_alu_imm_all_operation_1_return_t<br/>
<a name="4439"/><span style="color:red">%s%%s%4439%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4440"/><span style="color:red">%s%%s%4440%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_lui_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT_829,<br/>
<a name="4441"/><span style="color:red">%s%%s%4441%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_imm_all_operation_1_D0%s%=&gt;%s%main_op_lui_operation_instr_hw_opr_alu_imm_all_operation_1_return_main_inst_operation_opr_alu_imm_all_operation_1_D0_664<br/>
<a name="4442"/><span style="color:red">%s%%s%4442%s%%s%</span>%t%%t%);<br/>
<a name="4443"/><span style="color:red">%s%%s%4443%s%%s%</span><br/>
<a name="4444"/><span style="color:red">%s%%s%4444%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4445"/><span style="color:red">%s%%s%4445%s%%s%</span>%t%main_op_move_operation_instr_hw_opr_move_operation_1_return%s%:%s%codix_ca_core_main_op_move_operation_instr_hw_opr_move_operation_1_return_t<br/>
<a name="4446"/><span style="color:red">%s%%s%4446%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4447"/><span style="color:red">%s%%s%4447%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_move_operation_instr_hw_opr_move_operation_1_return_ACT_830,<br/>
<a name="4448"/><span style="color:red">%s%%s%4448%s%%s%</span>%t%%t%%t%main_inst_operation_opr_move_operation_1_D0%s%=&gt;%s%main_op_move_operation_instr_hw_opr_move_operation_1_return_main_inst_operation_opr_move_operation_1_D0_713<br/>
<a name="4449"/><span style="color:red">%s%%s%4449%s%%s%</span>%t%%t%);<br/>
<a name="4450"/><span style="color:red">%s%%s%4450%s%%s%</span><br/>
<a name="4451"/><span style="color:red">%s%%s%4451%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4452"/><span style="color:red">%s%%s%4452%s%%s%</span>%t%main_op_mul_operation_instr_hw_opr_alu_reg_all_operation_1_return%s%:%s%codix_ca_core_main_op_mul_operation_instr_hw_opr_alu_reg_all_operation_1_return_t<br/>
<a name="4453"/><span style="color:red">%s%%s%4453%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4454"/><span style="color:red">%s%%s%4454%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_mul_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT_831,<br/>
<a name="4455"/><span style="color:red">%s%%s%4455%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_reg_all_operation_1_D0%s%=&gt;%s%main_op_mul_operation_instr_hw_opr_alu_reg_all_operation_1_return_main_inst_operation_opr_alu_reg_all_operation_1_D0_680<br/>
<a name="4456"/><span style="color:red">%s%%s%4456%s%%s%</span>%t%%t%);<br/>
<a name="4457"/><span style="color:red">%s%%s%4457%s%%s%</span><br/>
<a name="4458"/><span style="color:red">%s%%s%4458%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4459"/><span style="color:red">%s%%s%4459%s%%s%</span>%t%main_op_mulsi_operation_instr_hw_opr_alu_imm_all_operation_1_return%s%:%s%codix_ca_core_main_op_mulsi_operation_instr_hw_opr_alu_imm_all_operation_1_return_t<br/>
<a name="4460"/><span style="color:red">%s%%s%4460%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4461"/><span style="color:red">%s%%s%4461%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_mulsi_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT_832,<br/>
<a name="4462"/><span style="color:red">%s%%s%4462%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_imm_all_operation_1_D0%s%=&gt;%s%main_op_mulsi_operation_instr_hw_opr_alu_imm_all_operation_1_return_main_inst_operation_opr_alu_imm_all_operation_1_D0_665<br/>
<a name="4463"/><span style="color:red">%s%%s%4463%s%%s%</span>%t%%t%);<br/>
<a name="4464"/><span style="color:red">%s%%s%4464%s%%s%</span><br/>
<a name="4465"/><span style="color:red">%s%%s%4465%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4466"/><span style="color:red">%s%%s%4466%s%%s%</span>%t%main_op_mului_operation_instr_hw_opr_alu_imm_all_operation_1_return%s%:%s%codix_ca_core_main_op_mului_operation_instr_hw_opr_alu_imm_all_operation_1_return_t<br/>
<a name="4467"/><span style="color:red">%s%%s%4467%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4468"/><span style="color:red">%s%%s%4468%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_mului_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT_833,<br/>
<a name="4469"/><span style="color:red">%s%%s%4469%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_imm_all_operation_1_D0%s%=&gt;%s%main_op_mului_operation_instr_hw_opr_alu_imm_all_operation_1_return_main_inst_operation_opr_alu_imm_all_operation_1_D0_666<br/>
<a name="4470"/><span style="color:red">%s%%s%4470%s%%s%</span>%t%%t%);<br/>
<a name="4471"/><span style="color:red">%s%%s%4471%s%%s%</span><br/>
<a name="4472"/><span style="color:red">%s%%s%4472%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4473"/><span style="color:red">%s%%s%4473%s%%s%</span>%t%main_op_ne_cond_instr_hw_cond_cmp_cond_1_return%s%:%s%codix_ca_core_main_op_ne_cond_instr_hw_cond_cmp_cond_1_return_t<br/>
<a name="4474"/><span style="color:red">%s%%s%4474%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4475"/><span style="color:red">%s%%s%4475%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_ne_cond_instr_hw_cond_cmp_cond_1_return_ACT_834,<br/>
<a name="4476"/><span style="color:red">%s%%s%4476%s%%s%</span>%t%%t%%t%main_inst_cond_cond_cmp_cond_1_D0%s%=&gt;%s%main_op_ne_cond_instr_hw_cond_cmp_cond_1_return_main_inst_cond_cond_cmp_cond_1_D0_650<br/>
<a name="4477"/><span style="color:red">%s%%s%4477%s%%s%</span>%t%%t%);<br/>
<a name="4478"/><span style="color:red">%s%%s%4478%s%%s%</span><br/>
<a name="4479"/><span style="color:red">%s%%s%4479%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4480"/><span style="color:red">%s%%s%4480%s%%s%</span>%t%main_op_nor_operation_instr_hw_opr_alu_reg_all_operation_1_return%s%:%s%codix_ca_core_main_op_nor_operation_instr_hw_opr_alu_reg_all_operation_1_return_t<br/>
<a name="4481"/><span style="color:red">%s%%s%4481%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4482"/><span style="color:red">%s%%s%4482%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_nor_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT_835,<br/>
<a name="4483"/><span style="color:red">%s%%s%4483%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_reg_all_operation_1_D0%s%=&gt;%s%main_op_nor_operation_instr_hw_opr_alu_reg_all_operation_1_return_main_inst_operation_opr_alu_reg_all_operation_1_D0_681<br/>
<a name="4484"/><span style="color:red">%s%%s%4484%s%%s%</span>%t%%t%);<br/>
<a name="4485"/><span style="color:red">%s%%s%4485%s%%s%</span><br/>
<a name="4486"/><span style="color:red">%s%%s%4486%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4487"/><span style="color:red">%s%%s%4487%s%%s%</span>%t%main_op_nori_operation_instr_hw_opr_alu_imm_all_operation_1_return%s%:%s%codix_ca_core_main_op_nori_operation_instr_hw_opr_alu_imm_all_operation_1_return_t<br/>
<a name="4488"/><span style="color:red">%s%%s%4488%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4489"/><span style="color:red">%s%%s%4489%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_nori_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT_836,<br/>
<a name="4490"/><span style="color:red">%s%%s%4490%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_imm_all_operation_1_D0%s%=&gt;%s%main_op_nori_operation_instr_hw_opr_alu_imm_all_operation_1_return_main_inst_operation_opr_alu_imm_all_operation_1_D0_667<br/>
<a name="4491"/><span style="color:red">%s%%s%4491%s%%s%</span>%t%%t%);<br/>
<a name="4492"/><span style="color:red">%s%%s%4492%s%%s%</span><br/>
<a name="4493"/><span style="color:red">%s%%s%4493%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4494"/><span style="color:red">%s%%s%4494%s%%s%</span>%t%main_op_or_operation_instr_hw_opr_alu_reg_all_operation_1_return%s%:%s%codix_ca_core_main_op_or_operation_instr_hw_opr_alu_reg_all_operation_1_return_t<br/>
<a name="4495"/><span style="color:red">%s%%s%4495%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4496"/><span style="color:red">%s%%s%4496%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_or_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT_837,<br/>
<a name="4497"/><span style="color:red">%s%%s%4497%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_reg_all_operation_1_D0%s%=&gt;%s%main_op_or_operation_instr_hw_opr_alu_reg_all_operation_1_return_main_inst_operation_opr_alu_reg_all_operation_1_D0_682<br/>
<a name="4498"/><span style="color:red">%s%%s%4498%s%%s%</span>%t%%t%);<br/>
<a name="4499"/><span style="color:red">%s%%s%4499%s%%s%</span><br/>
<a name="4500"/><span style="color:red">%s%%s%4500%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4501"/><span style="color:red">%s%%s%4501%s%%s%</span>%t%main_op_ori_operation_instr_hw_opr_alu_imm_all_operation_1_return%s%:%s%codix_ca_core_main_op_ori_operation_instr_hw_opr_alu_imm_all_operation_1_return_t<br/>
<a name="4502"/><span style="color:red">%s%%s%4502%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4503"/><span style="color:red">%s%%s%4503%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_ori_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT_838,<br/>
<a name="4504"/><span style="color:red">%s%%s%4504%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_imm_all_operation_1_D0%s%=&gt;%s%main_op_ori_operation_instr_hw_opr_alu_imm_all_operation_1_return_main_inst_operation_opr_alu_imm_all_operation_1_D0_668<br/>
<a name="4505"/><span style="color:red">%s%%s%4505%s%%s%</span>%t%%t%);<br/>
<a name="4506"/><span style="color:red">%s%%s%4506%s%%s%</span><br/>
<a name="4507"/><span style="color:red">%s%%s%4507%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4508"/><span style="color:red">%s%%s%4508%s%%s%</span>%t%main_op_printreg_operation_instr_hw_opr_system_rd_operation_1_return%s%:%s%codix_ca_core_main_op_printreg_operation_instr_hw_opr_system_rd_operation_1_return_t<br/>
<a name="4509"/><span style="color:red">%s%%s%4509%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4510"/><span style="color:red">%s%%s%4510%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_printreg_operation_instr_hw_opr_system_rd_operation_1_return_ACT_839,<br/>
<a name="4511"/><span style="color:red">%s%%s%4511%s%%s%</span>%t%%t%%t%main_inst_operation_opr_system_rd_operation_1_D0%s%=&gt;%s%main_op_printreg_operation_instr_hw_opr_system_rd_operation_1_return_main_inst_operation_opr_system_rd_operation_1_D0_729<br/>
<a name="4512"/><span style="color:red">%s%%s%4512%s%%s%</span>%t%%t%);<br/>
<a name="4513"/><span style="color:red">%s%%s%4513%s%%s%</span><br/>
<a name="4514"/><span style="color:red">%s%%s%4514%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4515"/><span style="color:red">%s%%s%4515%s%%s%</span>%t%main_op_select_operation_instr_hw_opr_move_operation_1_return%s%:%s%codix_ca_core_main_op_select_operation_instr_hw_opr_move_operation_1_return_t<br/>
<a name="4516"/><span style="color:red">%s%%s%4516%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4517"/><span style="color:red">%s%%s%4517%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_select_operation_instr_hw_opr_move_operation_1_return_ACT_840,<br/>
<a name="4518"/><span style="color:red">%s%%s%4518%s%%s%</span>%t%%t%%t%main_inst_operation_opr_move_operation_1_D0%s%=&gt;%s%main_op_select_operation_instr_hw_opr_move_operation_1_return_main_inst_operation_opr_move_operation_1_D0_714<br/>
<a name="4519"/><span style="color:red">%s%%s%4519%s%%s%</span>%t%%t%);<br/>
<a name="4520"/><span style="color:red">%s%%s%4520%s%%s%</span><br/>
<a name="4521"/><span style="color:red">%s%%s%4521%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4522"/><span style="color:red">%s%%s%4522%s%%s%</span>%t%main_op_set_status_operation_instr_hw_opr_system_rd_operation_1_return%s%:%s%codix_ca_core_main_op_set_status_operation_instr_hw_opr_system_rd_operation_1_return_t<br/>
<a name="4523"/><span style="color:red">%s%%s%4523%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4524"/><span style="color:red">%s%%s%4524%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_set_status_operation_instr_hw_opr_system_rd_operation_1_return_ACT_841,<br/>
<a name="4525"/><span style="color:red">%s%%s%4525%s%%s%</span>%t%%t%%t%main_inst_operation_opr_system_rd_operation_1_D0%s%=&gt;%s%main_op_set_status_operation_instr_hw_opr_system_rd_operation_1_return_main_inst_operation_opr_system_rd_operation_1_D0_730<br/>
<a name="4526"/><span style="color:red">%s%%s%4526%s%%s%</span>%t%%t%);<br/>
<a name="4527"/><span style="color:red">%s%%s%4527%s%%s%</span><br/>
<a name="4528"/><span style="color:red">%s%%s%4528%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4529"/><span style="color:red">%s%%s%4529%s%%s%</span>%t%main_op_sext16_operation_instr_hw_opr_alu_reg_all_operation_1_return%s%:%s%codix_ca_core_main_op_sext16_operation_instr_hw_opr_alu_reg_all_operation_1_return_t<br/>
<a name="4530"/><span style="color:red">%s%%s%4530%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4531"/><span style="color:red">%s%%s%4531%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_sext16_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT_842,<br/>
<a name="4532"/><span style="color:red">%s%%s%4532%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_reg_all_operation_1_D0%s%=&gt;%s%main_op_sext16_operation_instr_hw_opr_alu_reg_all_operation_1_return_main_inst_operation_opr_alu_reg_all_operation_1_D0_683<br/>
<a name="4533"/><span style="color:red">%s%%s%4533%s%%s%</span>%t%%t%);<br/>
<a name="4534"/><span style="color:red">%s%%s%4534%s%%s%</span><br/>
<a name="4535"/><span style="color:red">%s%%s%4535%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4536"/><span style="color:red">%s%%s%4536%s%%s%</span>%t%main_op_sext8_operation_instr_hw_opr_alu_reg_all_operation_1_return%s%:%s%codix_ca_core_main_op_sext8_operation_instr_hw_opr_alu_reg_all_operation_1_return_t<br/>
<a name="4537"/><span style="color:red">%s%%s%4537%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4538"/><span style="color:red">%s%%s%4538%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_sext8_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT_843,<br/>
<a name="4539"/><span style="color:red">%s%%s%4539%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_reg_all_operation_1_D0%s%=&gt;%s%main_op_sext8_operation_instr_hw_opr_alu_reg_all_operation_1_return_main_inst_operation_opr_alu_reg_all_operation_1_D0_684<br/>
<a name="4540"/><span style="color:red">%s%%s%4540%s%%s%</span>%t%%t%);<br/>
<a name="4541"/><span style="color:red">%s%%s%4541%s%%s%</span><br/>
<a name="4542"/><span style="color:red">%s%%s%4542%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4543"/><span style="color:red">%s%%s%4543%s%%s%</span>%t%main_op_sge_cond_instr_hw_cond_cmp_cond_1_return%s%:%s%codix_ca_core_main_op_sge_cond_instr_hw_cond_cmp_cond_1_return_t<br/>
<a name="4544"/><span style="color:red">%s%%s%4544%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4545"/><span style="color:red">%s%%s%4545%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_sge_cond_instr_hw_cond_cmp_cond_1_return_ACT_844,<br/>
<a name="4546"/><span style="color:red">%s%%s%4546%s%%s%</span>%t%%t%%t%main_inst_cond_cond_cmp_cond_1_D0%s%=&gt;%s%main_op_sge_cond_instr_hw_cond_cmp_cond_1_return_main_inst_cond_cond_cmp_cond_1_D0_651<br/>
<a name="4547"/><span style="color:red">%s%%s%4547%s%%s%</span>%t%%t%);<br/>
<a name="4548"/><span style="color:red">%s%%s%4548%s%%s%</span><br/>
<a name="4549"/><span style="color:red">%s%%s%4549%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4550"/><span style="color:red">%s%%s%4550%s%%s%</span>%t%main_op_sgt_cond_instr_hw_cond_cmp_cond_1_return%s%:%s%codix_ca_core_main_op_sgt_cond_instr_hw_cond_cmp_cond_1_return_t<br/>
<a name="4551"/><span style="color:red">%s%%s%4551%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4552"/><span style="color:red">%s%%s%4552%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_sgt_cond_instr_hw_cond_cmp_cond_1_return_ACT_845,<br/>
<a name="4553"/><span style="color:red">%s%%s%4553%s%%s%</span>%t%%t%%t%main_inst_cond_cond_cmp_cond_1_D0%s%=&gt;%s%main_op_sgt_cond_instr_hw_cond_cmp_cond_1_return_main_inst_cond_cond_cmp_cond_1_D0_652<br/>
<a name="4554"/><span style="color:red">%s%%s%4554%s%%s%</span>%t%%t%);<br/>
<a name="4555"/><span style="color:red">%s%%s%4555%s%%s%</span><br/>
<a name="4556"/><span style="color:red">%s%%s%4556%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4557"/><span style="color:red">%s%%s%4557%s%%s%</span>%t%main_op_shl_operation_instr_hw_opr_alu_reg_all_operation_1_return%s%:%s%codix_ca_core_main_op_shl_operation_instr_hw_opr_alu_reg_all_operation_1_return_t<br/>
<a name="4558"/><span style="color:red">%s%%s%4558%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4559"/><span style="color:red">%s%%s%4559%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_shl_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT_846,<br/>
<a name="4560"/><span style="color:red">%s%%s%4560%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_reg_all_operation_1_D0%s%=&gt;%s%main_op_shl_operation_instr_hw_opr_alu_reg_all_operation_1_return_main_inst_operation_opr_alu_reg_all_operation_1_D0_685<br/>
<a name="4561"/><span style="color:red">%s%%s%4561%s%%s%</span>%t%%t%);<br/>
<a name="4562"/><span style="color:red">%s%%s%4562%s%%s%</span><br/>
<a name="4563"/><span style="color:red">%s%%s%4563%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4564"/><span style="color:red">%s%%s%4564%s%%s%</span>%t%main_op_shli_operation_instr_hw_opr_alu_imm_all_operation_1_return%s%:%s%codix_ca_core_main_op_shli_operation_instr_hw_opr_alu_imm_all_operation_1_return_t<br/>
<a name="4565"/><span style="color:red">%s%%s%4565%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4566"/><span style="color:red">%s%%s%4566%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_shli_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT_847,<br/>
<a name="4567"/><span style="color:red">%s%%s%4567%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_imm_all_operation_1_D0%s%=&gt;%s%main_op_shli_operation_instr_hw_opr_alu_imm_all_operation_1_return_main_inst_operation_opr_alu_imm_all_operation_1_D0_669<br/>
<a name="4568"/><span style="color:red">%s%%s%4568%s%%s%</span>%t%%t%);<br/>
<a name="4569"/><span style="color:red">%s%%s%4569%s%%s%</span><br/>
<a name="4570"/><span style="color:red">%s%%s%4570%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4571"/><span style="color:red">%s%%s%4571%s%%s%</span>%t%main_op_sle_cond_instr_hw_cond_cmp_cond_1_return%s%:%s%codix_ca_core_main_op_sle_cond_instr_hw_cond_cmp_cond_1_return_t<br/>
<a name="4572"/><span style="color:red">%s%%s%4572%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4573"/><span style="color:red">%s%%s%4573%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_sle_cond_instr_hw_cond_cmp_cond_1_return_ACT_848,<br/>
<a name="4574"/><span style="color:red">%s%%s%4574%s%%s%</span>%t%%t%%t%main_inst_cond_cond_cmp_cond_1_D0%s%=&gt;%s%main_op_sle_cond_instr_hw_cond_cmp_cond_1_return_main_inst_cond_cond_cmp_cond_1_D0_653<br/>
<a name="4575"/><span style="color:red">%s%%s%4575%s%%s%</span>%t%%t%);<br/>
<a name="4576"/><span style="color:red">%s%%s%4576%s%%s%</span><br/>
<a name="4577"/><span style="color:red">%s%%s%4577%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4578"/><span style="color:red">%s%%s%4578%s%%s%</span>%t%main_op_slt_cond_instr_hw_cond_cmp_cond_1_return%s%:%s%codix_ca_core_main_op_slt_cond_instr_hw_cond_cmp_cond_1_return_t<br/>
<a name="4579"/><span style="color:red">%s%%s%4579%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4580"/><span style="color:red">%s%%s%4580%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_slt_cond_instr_hw_cond_cmp_cond_1_return_ACT_849,<br/>
<a name="4581"/><span style="color:red">%s%%s%4581%s%%s%</span>%t%%t%%t%main_inst_cond_cond_cmp_cond_1_D0%s%=&gt;%s%main_op_slt_cond_instr_hw_cond_cmp_cond_1_return_main_inst_cond_cond_cmp_cond_1_D0_654<br/>
<a name="4582"/><span style="color:red">%s%%s%4582%s%%s%</span>%t%%t%);<br/>
<a name="4583"/><span style="color:red">%s%%s%4583%s%%s%</span><br/>
<a name="4584"/><span style="color:red">%s%%s%4584%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4585"/><span style="color:red">%s%%s%4585%s%%s%</span>%t%main_op_st_operation_instr_hw_opr_st_imm_operation_1_return%s%:%s%codix_ca_core_main_op_st_operation_instr_hw_opr_st_imm_operation_1_return_t<br/>
<a name="4586"/><span style="color:red">%s%%s%4586%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4587"/><span style="color:red">%s%%s%4587%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_st_operation_instr_hw_opr_st_imm_operation_1_return_ACT_850,<br/>
<a name="4588"/><span style="color:red">%s%%s%4588%s%%s%</span>%t%%t%%t%main_inst_operation_opr_st_imm_operation_1_D0%s%=&gt;%s%main_op_st_operation_instr_hw_opr_st_imm_operation_1_return_main_inst_operation_opr_st_imm_operation_1_D0_717<br/>
<a name="4589"/><span style="color:red">%s%%s%4589%s%%s%</span>%t%%t%);<br/>
<a name="4590"/><span style="color:red">%s%%s%4590%s%%s%</span><br/>
<a name="4591"/><span style="color:red">%s%%s%4591%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4592"/><span style="color:red">%s%%s%4592%s%%s%</span>%t%main_op_stb_operation_instr_hw_opr_st_imm_operation_1_return%s%:%s%codix_ca_core_main_op_stb_operation_instr_hw_opr_st_imm_operation_1_return_t<br/>
<a name="4593"/><span style="color:red">%s%%s%4593%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4594"/><span style="color:red">%s%%s%4594%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_stb_operation_instr_hw_opr_st_imm_operation_1_return_ACT_851,<br/>
<a name="4595"/><span style="color:red">%s%%s%4595%s%%s%</span>%t%%t%%t%main_inst_operation_opr_st_imm_operation_1_D0%s%=&gt;%s%main_op_stb_operation_instr_hw_opr_st_imm_operation_1_return_main_inst_operation_opr_st_imm_operation_1_D0_718<br/>
<a name="4596"/><span style="color:red">%s%%s%4596%s%%s%</span>%t%%t%);<br/>
<a name="4597"/><span style="color:red">%s%%s%4597%s%%s%</span><br/>
<a name="4598"/><span style="color:red">%s%%s%4598%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4599"/><span style="color:red">%s%%s%4599%s%%s%</span>%t%main_op_stbx_operation_instr_hw_opr_st_reg_operation_1_return%s%:%s%codix_ca_core_main_op_stbx_operation_instr_hw_opr_st_reg_operation_1_return_t<br/>
<a name="4600"/><span style="color:red">%s%%s%4600%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4601"/><span style="color:red">%s%%s%4601%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_stbx_operation_instr_hw_opr_st_reg_operation_1_return_ACT_852,<br/>
<a name="4602"/><span style="color:red">%s%%s%4602%s%%s%</span>%t%%t%%t%main_inst_operation_opr_st_reg_operation_1_D0%s%=&gt;%s%main_op_stbx_operation_instr_hw_opr_st_reg_operation_1_return_main_inst_operation_opr_st_reg_operation_1_D0_721<br/>
<a name="4603"/><span style="color:red">%s%%s%4603%s%%s%</span>%t%%t%);<br/>
<a name="4604"/><span style="color:red">%s%%s%4604%s%%s%</span><br/>
<a name="4605"/><span style="color:red">%s%%s%4605%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4606"/><span style="color:red">%s%%s%4606%s%%s%</span>%t%main_op_sth_operation_instr_hw_opr_st_imm_operation_1_return%s%:%s%codix_ca_core_main_op_sth_operation_instr_hw_opr_st_imm_operation_1_return_t<br/>
<a name="4607"/><span style="color:red">%s%%s%4607%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4608"/><span style="color:red">%s%%s%4608%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_sth_operation_instr_hw_opr_st_imm_operation_1_return_ACT_853,<br/>
<a name="4609"/><span style="color:red">%s%%s%4609%s%%s%</span>%t%%t%%t%main_inst_operation_opr_st_imm_operation_1_D0%s%=&gt;%s%main_op_sth_operation_instr_hw_opr_st_imm_operation_1_return_main_inst_operation_opr_st_imm_operation_1_D0_719<br/>
<a name="4610"/><span style="color:red">%s%%s%4610%s%%s%</span>%t%%t%);<br/>
<a name="4611"/><span style="color:red">%s%%s%4611%s%%s%</span><br/>
<a name="4612"/><span style="color:red">%s%%s%4612%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4613"/><span style="color:red">%s%%s%4613%s%%s%</span>%t%main_op_sthx_operation_instr_hw_opr_st_reg_operation_1_return%s%:%s%codix_ca_core_main_op_sthx_operation_instr_hw_opr_st_reg_operation_1_return_t<br/>
<a name="4614"/><span style="color:red">%s%%s%4614%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4615"/><span style="color:red">%s%%s%4615%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_sthx_operation_instr_hw_opr_st_reg_operation_1_return_ACT_854,<br/>
<a name="4616"/><span style="color:red">%s%%s%4616%s%%s%</span>%t%%t%%t%main_inst_operation_opr_st_reg_operation_1_D0%s%=&gt;%s%main_op_sthx_operation_instr_hw_opr_st_reg_operation_1_return_main_inst_operation_opr_st_reg_operation_1_D0_722<br/>
<a name="4617"/><span style="color:red">%s%%s%4617%s%%s%</span>%t%%t%);<br/>
<a name="4618"/><span style="color:red">%s%%s%4618%s%%s%</span><br/>
<a name="4619"/><span style="color:red">%s%%s%4619%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4620"/><span style="color:red">%s%%s%4620%s%%s%</span>%t%main_op_stx_operation_instr_hw_opr_st_reg_operation_1_return%s%:%s%codix_ca_core_main_op_stx_operation_instr_hw_opr_st_reg_operation_1_return_t<br/>
<a name="4621"/><span style="color:red">%s%%s%4621%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4622"/><span style="color:red">%s%%s%4622%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_stx_operation_instr_hw_opr_st_reg_operation_1_return_ACT_855,<br/>
<a name="4623"/><span style="color:red">%s%%s%4623%s%%s%</span>%t%%t%%t%main_inst_operation_opr_st_reg_operation_1_D0%s%=&gt;%s%main_op_stx_operation_instr_hw_opr_st_reg_operation_1_return_main_inst_operation_opr_st_reg_operation_1_D0_723<br/>
<a name="4624"/><span style="color:red">%s%%s%4624%s%%s%</span>%t%%t%);<br/>
<a name="4625"/><span style="color:red">%s%%s%4625%s%%s%</span><br/>
<a name="4626"/><span style="color:red">%s%%s%4626%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4627"/><span style="color:red">%s%%s%4627%s%%s%</span>%t%main_op_sub_operation_instr_hw_opr_alu_reg_all_operation_1_return%s%:%s%codix_ca_core_main_op_sub_operation_instr_hw_opr_alu_reg_all_operation_1_return_t<br/>
<a name="4628"/><span style="color:red">%s%%s%4628%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4629"/><span style="color:red">%s%%s%4629%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_sub_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT_856,<br/>
<a name="4630"/><span style="color:red">%s%%s%4630%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_reg_all_operation_1_D0%s%=&gt;%s%main_op_sub_operation_instr_hw_opr_alu_reg_all_operation_1_return_main_inst_operation_opr_alu_reg_all_operation_1_D0_686<br/>
<a name="4631"/><span style="color:red">%s%%s%4631%s%%s%</span>%t%%t%);<br/>
<a name="4632"/><span style="color:red">%s%%s%4632%s%%s%</span><br/>
<a name="4633"/><span style="color:red">%s%%s%4633%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4634"/><span style="color:red">%s%%s%4634%s%%s%</span>%t%main_op_subadd_operation_instr_hw_opr_alu_reg_all_operation_1_return%s%:%s%codix_ca_core_main_op_subadd_operation_instr_hw_opr_alu_reg_all_operation_1_return_t<br/>
<a name="4635"/><span style="color:red">%s%%s%4635%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4636"/><span style="color:red">%s%%s%4636%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_subadd_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT_857,<br/>
<a name="4637"/><span style="color:red">%s%%s%4637%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_reg_all_operation_1_D0%s%=&gt;%s%main_op_subadd_operation_instr_hw_opr_alu_reg_all_operation_1_return_main_inst_operation_opr_alu_reg_all_operation_1_D0_687<br/>
<a name="4638"/><span style="color:red">%s%%s%4638%s%%s%</span>%t%%t%);<br/>
<a name="4639"/><span style="color:red">%s%%s%4639%s%%s%</span><br/>
<a name="4640"/><span style="color:red">%s%%s%4640%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4641"/><span style="color:red">%s%%s%4641%s%%s%</span>%t%main_op_subi_operation_instr_hw_opr_alu_imm_all_operation_1_return%s%:%s%codix_ca_core_main_op_subi_operation_instr_hw_opr_alu_imm_all_operation_1_return_t<br/>
<a name="4642"/><span style="color:red">%s%%s%4642%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4643"/><span style="color:red">%s%%s%4643%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_subi_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT_858,<br/>
<a name="4644"/><span style="color:red">%s%%s%4644%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_imm_all_operation_1_D0%s%=&gt;%s%main_op_subi_operation_instr_hw_opr_alu_imm_all_operation_1_return_main_inst_operation_opr_alu_imm_all_operation_1_D0_670<br/>
<a name="4645"/><span style="color:red">%s%%s%4645%s%%s%</span>%t%%t%);<br/>
<a name="4646"/><span style="color:red">%s%%s%4646%s%%s%</span><br/>
<a name="4647"/><span style="color:red">%s%%s%4647%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4648"/><span style="color:red">%s%%s%4648%s%%s%</span>%t%main_op_submul_operation_instr_hw_opr_alu_reg_all_operation_1_return%s%:%s%codix_ca_core_main_op_submul_operation_instr_hw_opr_alu_reg_all_operation_1_return_t<br/>
<a name="4649"/><span style="color:red">%s%%s%4649%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4650"/><span style="color:red">%s%%s%4650%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_submul_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT_859,<br/>
<a name="4651"/><span style="color:red">%s%%s%4651%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_reg_all_operation_1_D0%s%=&gt;%s%main_op_submul_operation_instr_hw_opr_alu_reg_all_operation_1_return_main_inst_operation_opr_alu_reg_all_operation_1_D0_688<br/>
<a name="4652"/><span style="color:red">%s%%s%4652%s%%s%</span>%t%%t%);<br/>
<a name="4653"/><span style="color:red">%s%%s%4653%s%%s%</span><br/>
<a name="4654"/><span style="color:red">%s%%s%4654%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4655"/><span style="color:red">%s%%s%4655%s%%s%</span>%t%main_op_subsub_operation_instr_hw_opr_alu_reg_all_operation_1_return%s%:%s%codix_ca_core_main_op_subsub_operation_instr_hw_opr_alu_reg_all_operation_1_return_t<br/>
<a name="4656"/><span style="color:red">%s%%s%4656%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4657"/><span style="color:red">%s%%s%4657%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_subsub_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT_860,<br/>
<a name="4658"/><span style="color:red">%s%%s%4658%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_reg_all_operation_1_D0%s%=&gt;%s%main_op_subsub_operation_instr_hw_opr_alu_reg_all_operation_1_return_main_inst_operation_opr_alu_reg_all_operation_1_D0_689<br/>
<a name="4659"/><span style="color:red">%s%%s%4659%s%%s%</span>%t%%t%);<br/>
<a name="4660"/><span style="color:red">%s%%s%4660%s%%s%</span><br/>
<a name="4661"/><span style="color:red">%s%%s%4661%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4662"/><span style="color:red">%s%%s%4662%s%%s%</span>%t%main_op_test_operation_instr_hw_opr_move_operation_1_return%s%:%s%codix_ca_core_main_op_test_operation_instr_hw_opr_move_operation_1_return_t<br/>
<a name="4663"/><span style="color:red">%s%%s%4663%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4664"/><span style="color:red">%s%%s%4664%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_test_operation_instr_hw_opr_move_operation_1_return_ACT_861,<br/>
<a name="4665"/><span style="color:red">%s%%s%4665%s%%s%</span>%t%%t%%t%main_inst_operation_opr_move_operation_1_D0%s%=&gt;%s%main_op_test_operation_instr_hw_opr_move_operation_1_return_main_inst_operation_opr_move_operation_1_D0_715<br/>
<a name="4666"/><span style="color:red">%s%%s%4666%s%%s%</span>%t%%t%);<br/>
<a name="4667"/><span style="color:red">%s%%s%4667%s%%s%</span><br/>
<a name="4668"/><span style="color:red">%s%%s%4668%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4669"/><span style="color:red">%s%%s%4669%s%%s%</span>%t%main_op_uge_cond_instr_hw_cond_cmp_cond_1_return%s%:%s%codix_ca_core_main_op_uge_cond_instr_hw_cond_cmp_cond_1_return_t<br/>
<a name="4670"/><span style="color:red">%s%%s%4670%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4671"/><span style="color:red">%s%%s%4671%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_uge_cond_instr_hw_cond_cmp_cond_1_return_ACT_862,<br/>
<a name="4672"/><span style="color:red">%s%%s%4672%s%%s%</span>%t%%t%%t%main_inst_cond_cond_cmp_cond_1_D0%s%=&gt;%s%main_op_uge_cond_instr_hw_cond_cmp_cond_1_return_main_inst_cond_cond_cmp_cond_1_D0_655<br/>
<a name="4673"/><span style="color:red">%s%%s%4673%s%%s%</span>%t%%t%);<br/>
<a name="4674"/><span style="color:red">%s%%s%4674%s%%s%</span><br/>
<a name="4675"/><span style="color:red">%s%%s%4675%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4676"/><span style="color:red">%s%%s%4676%s%%s%</span>%t%main_op_ugt_cond_instr_hw_cond_cmp_cond_1_return%s%:%s%codix_ca_core_main_op_ugt_cond_instr_hw_cond_cmp_cond_1_return_t<br/>
<a name="4677"/><span style="color:red">%s%%s%4677%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4678"/><span style="color:red">%s%%s%4678%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_ugt_cond_instr_hw_cond_cmp_cond_1_return_ACT_863,<br/>
<a name="4679"/><span style="color:red">%s%%s%4679%s%%s%</span>%t%%t%%t%main_inst_cond_cond_cmp_cond_1_D0%s%=&gt;%s%main_op_ugt_cond_instr_hw_cond_cmp_cond_1_return_main_inst_cond_cond_cmp_cond_1_D0_656<br/>
<a name="4680"/><span style="color:red">%s%%s%4680%s%%s%</span>%t%%t%);<br/>
<a name="4681"/><span style="color:red">%s%%s%4681%s%%s%</span><br/>
<a name="4682"/><span style="color:red">%s%%s%4682%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4683"/><span style="color:red">%s%%s%4683%s%%s%</span>%t%main_op_ule_cond_instr_hw_cond_cmp_cond_1_return%s%:%s%codix_ca_core_main_op_ule_cond_instr_hw_cond_cmp_cond_1_return_t<br/>
<a name="4684"/><span style="color:red">%s%%s%4684%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4685"/><span style="color:red">%s%%s%4685%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_ule_cond_instr_hw_cond_cmp_cond_1_return_ACT_864,<br/>
<a name="4686"/><span style="color:red">%s%%s%4686%s%%s%</span>%t%%t%%t%main_inst_cond_cond_cmp_cond_1_D0%s%=&gt;%s%main_op_ule_cond_instr_hw_cond_cmp_cond_1_return_main_inst_cond_cond_cmp_cond_1_D0_657<br/>
<a name="4687"/><span style="color:red">%s%%s%4687%s%%s%</span>%t%%t%);<br/>
<a name="4688"/><span style="color:red">%s%%s%4688%s%%s%</span><br/>
<a name="4689"/><span style="color:red">%s%%s%4689%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4690"/><span style="color:red">%s%%s%4690%s%%s%</span>%t%main_op_ult_cond_instr_hw_cond_cmp_cond_1_return%s%:%s%codix_ca_core_main_op_ult_cond_instr_hw_cond_cmp_cond_1_return_t<br/>
<a name="4691"/><span style="color:red">%s%%s%4691%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4692"/><span style="color:red">%s%%s%4692%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_ult_cond_instr_hw_cond_cmp_cond_1_return_ACT_865,<br/>
<a name="4693"/><span style="color:red">%s%%s%4693%s%%s%</span>%t%%t%%t%main_inst_cond_cond_cmp_cond_1_D0%s%=&gt;%s%main_op_ult_cond_instr_hw_cond_cmp_cond_1_return_main_inst_cond_cond_cmp_cond_1_D0_658<br/>
<a name="4694"/><span style="color:red">%s%%s%4694%s%%s%</span>%t%%t%);<br/>
<a name="4695"/><span style="color:red">%s%%s%4695%s%%s%</span><br/>
<a name="4696"/><span style="color:red">%s%%s%4696%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4697"/><span style="color:red">%s%%s%4697%s%%s%</span>%t%main_op_xor_operation_instr_hw_opr_alu_reg_all_operation_1_return%s%:%s%codix_ca_core_main_op_xor_operation_instr_hw_opr_alu_reg_all_operation_1_return_t<br/>
<a name="4698"/><span style="color:red">%s%%s%4698%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4699"/><span style="color:red">%s%%s%4699%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_xor_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT_866,<br/>
<a name="4700"/><span style="color:red">%s%%s%4700%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_reg_all_operation_1_D0%s%=&gt;%s%main_op_xor_operation_instr_hw_opr_alu_reg_all_operation_1_return_main_inst_operation_opr_alu_reg_all_operation_1_D0_690<br/>
<a name="4701"/><span style="color:red">%s%%s%4701%s%%s%</span>%t%%t%);<br/>
<a name="4702"/><span style="color:red">%s%%s%4702%s%%s%</span><br/>
<a name="4703"/><span style="color:red">%s%%s%4703%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4704"/><span style="color:red">%s%%s%4704%s%%s%</span>%t%main_op_xori_operation_instr_hw_opr_alu_imm_all_operation_1_return%s%:%s%codix_ca_core_main_op_xori_operation_instr_hw_opr_alu_imm_all_operation_1_return_t<br/>
<a name="4705"/><span style="color:red">%s%%s%4705%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4706"/><span style="color:red">%s%%s%4706%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_xori_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT_867,<br/>
<a name="4707"/><span style="color:red">%s%%s%4707%s%%s%</span>%t%%t%%t%main_inst_operation_opr_alu_imm_all_operation_1_D0%s%=&gt;%s%main_op_xori_operation_instr_hw_opr_alu_imm_all_operation_1_return_main_inst_operation_opr_alu_imm_all_operation_1_D0_671<br/>
<a name="4708"/><span style="color:red">%s%%s%4708%s%%s%</span>%t%%t%);<br/>
<a name="4709"/><span style="color:red">%s%%s%4709%s%%s%</span><br/>
<a name="4710"/><span style="color:red">%s%%s%4710%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4711"/><span style="color:red">%s%%s%4711%s%%s%</span>%t%main_rd_rd_controller_semantics%s%:%s%codix_ca_core_main_rd_rd_controller_semantics_t<br/>
<a name="4712"/><span style="color:red">%s%%s%4712%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4713"/><span style="color:red">%s%%s%4713%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_controller_main_rd_rd_controller_semantics_ACT_868,<br/>
<a name="4714"/><span style="color:red">%s%%s%4714%s%%s%</span>%t%%t%%t%rd_mem_Q0%s%=&gt;%s%main_rd_rd_controller_semantics_rd_mem_Q0_318,<br/>
<a name="4715"/><span style="color:red">%s%%s%4715%s%%s%</span>%t%%t%%t%rd_rW_D0%s%=&gt;%s%main_rd_rd_controller_semantics_rd_rW_D0_335,<br/>
<a name="4716"/><span style="color:red">%s%%s%4716%s%%s%</span>%t%%t%%t%rd_rA_D0%s%=&gt;%s%main_rd_rd_controller_semantics_rd_rA_D0_329,<br/>
<a name="4717"/><span style="color:red">%s%%s%4717%s%%s%</span>%t%%t%%t%rd_rB_D0%s%=&gt;%s%main_rd_rd_controller_semantics_rd_rB_D0_331,<br/>
<a name="4718"/><span style="color:red">%s%%s%4718%s%%s%</span>%t%%t%%t%rd_rC_D0%s%=&gt;%s%main_rd_rd_controller_semantics_rd_rC_D0_333,<br/>
<a name="4719"/><span style="color:red">%s%%s%4719%s%%s%</span>%t%%t%%t%rd_jump_abs_D0%s%=&gt;%s%main_rd_rd_controller_semantics_rd_jump_abs_D0_337,<br/>
<a name="4720"/><span style="color:red">%s%%s%4720%s%%s%</span>%t%%t%%t%rd_jump_rel_D0%s%=&gt;%s%main_rd_rd_controller_semantics_rd_jump_rel_D0_339,<br/>
<a name="4721"/><span style="color:red">%s%%s%4721%s%%s%</span>%t%%t%%t%rd_store_D0%s%=&gt;%s%main_rd_rd_controller_semantics_rd_store_D0_341,<br/>
<a name="4722"/><span style="color:red">%s%%s%4722%s%%s%</span>%t%%t%%t%rd_imm_D0%s%=&gt;%s%main_rd_rd_controller_semantics_rd_imm_D0_343,<br/>
<a name="4723"/><span style="color:red">%s%%s%4723%s%%s%</span>%t%%t%%t%wb_regs_we_Q0%s%=&gt;%s%main_rd_rd_controller_semantics_wb_regs_we_Q0_562,<br/>
<a name="4724"/><span style="color:red">%s%%s%4724%s%%s%</span>%t%%t%%t%rd_rA_Q0%s%=&gt;%s%main_rd_rd_controller_semantics_rd_rA_Q0_328,<br/>
<a name="4725"/><span style="color:red">%s%%s%4725%s%%s%</span>%t%%t%%t%wb_regs_addrW_Q0%s%=&gt;%s%main_rd_rd_controller_semantics_wb_regs_addrW_Q0_559,<br/>
<a name="4726"/><span style="color:red">%s%%s%4726%s%%s%</span>%t%%t%%t%regs_Q0%s%=&gt;%s%main_rd_rd_controller_semantics_regs_Q0_6,<br/>
<a name="4727"/><span style="color:red">%s%%s%4727%s%%s%</span>%t%%t%%t%regs_RE0%s%=&gt;%s%main_rd_rd_controller_semantics_regs_RE0_8,<br/>
<a name="4728"/><span style="color:red">%s%%s%4728%s%%s%</span>%t%%t%%t%regs_RA0%s%=&gt;%s%main_rd_rd_controller_semantics_regs_RA0_7,<br/>
<a name="4729"/><span style="color:red">%s%%s%4729%s%%s%</span>%t%%t%%t%wb_regs_W_Q0%s%=&gt;%s%main_rd_rd_controller_semantics_wb_regs_W_Q0_556,<br/>
<a name="4730"/><span style="color:red">%s%%s%4730%s%%s%</span>%t%%t%%t%rd_rB_Q0%s%=&gt;%s%main_rd_rd_controller_semantics_rd_rB_Q0_330,<br/>
<a name="4731"/><span style="color:red">%s%%s%4731%s%%s%</span>%t%%t%%t%regs_Q1%s%=&gt;%s%main_rd_rd_controller_semantics_regs_Q1_9,<br/>
<a name="4732"/><span style="color:red">%s%%s%4732%s%%s%</span>%t%%t%%t%regs_RE1%s%=&gt;%s%main_rd_rd_controller_semantics_regs_RE1_11,<br/>
<a name="4733"/><span style="color:red">%s%%s%4733%s%%s%</span>%t%%t%%t%regs_RA1%s%=&gt;%s%main_rd_rd_controller_semantics_regs_RA1_10,<br/>
<a name="4734"/><span style="color:red">%s%%s%4734%s%%s%</span>%t%%t%%t%rd_rC_Q0%s%=&gt;%s%main_rd_rd_controller_semantics_rd_rC_Q0_332,<br/>
<a name="4735"/><span style="color:red">%s%%s%4735%s%%s%</span>%t%%t%%t%regs_Q2%s%=&gt;%s%main_rd_rd_controller_semantics_regs_Q2_12,<br/>
<a name="4736"/><span style="color:red">%s%%s%4736%s%%s%</span>%t%%t%%t%regs_RE2%s%=&gt;%s%main_rd_rd_controller_semantics_regs_RE2_14,<br/>
<a name="4737"/><span style="color:red">%s%%s%4737%s%%s%</span>%t%%t%%t%regs_RA2%s%=&gt;%s%main_rd_rd_controller_semantics_regs_RA2_13,<br/>
<a name="4738"/><span style="color:red">%s%%s%4738%s%%s%</span>%t%%t%%t%rd_amB_Q0%s%=&gt;%s%main_rd_rd_controller_semantics_rd_amB_Q0_256,<br/>
<a name="4739"/><span style="color:red">%s%%s%4739%s%%s%</span>%t%%t%%t%rd_amC_Q0%s%=&gt;%s%main_rd_rd_controller_semantics_rd_amC_Q0_287,<br/>
<a name="4740"/><span style="color:red">%s%%s%4740%s%%s%</span>%t%%t%%t%rd_aluA_mux_Q0%s%=&gt;%s%main_rd_rd_controller_semantics_rd_aluA_mux_Q0_194,<br/>
<a name="4741"/><span style="color:red">%s%%s%4741%s%%s%</span>%t%%t%%t%rd_pc_Q0%s%=&gt;%s%main_rd_rd_controller_semantics_rd_pc_Q0_325,<br/>
<a name="4742"/><span style="color:red">%s%%s%4742%s%%s%</span>%t%%t%%t%rd_aluB_mux_Q0%s%=&gt;%s%main_rd_rd_controller_semantics_rd_aluB_mux_Q0_225,<br/>
<a name="4743"/><span style="color:red">%s%%s%4743%s%%s%</span>%t%%t%%t%rd_jump_abs_Q0%s%=&gt;%s%main_rd_rd_controller_semantics_rd_jump_abs_Q0_336,<br/>
<a name="4744"/><span style="color:red">%s%%s%4744%s%%s%</span>%t%%t%%t%rd_jump_rel_Q0%s%=&gt;%s%main_rd_rd_controller_semantics_rd_jump_rel_Q0_338,<br/>
<a name="4745"/><span style="color:red">%s%%s%4745%s%%s%</span>%t%%t%%t%rd_imm_Q0%s%=&gt;%s%main_rd_rd_controller_semantics_rd_imm_Q0_342,<br/>
<a name="4746"/><span style="color:red">%s%%s%4746%s%%s%</span>%t%%t%%t%rd_store_Q0%s%=&gt;%s%main_rd_rd_controller_semantics_rd_store_Q0_340,<br/>
<a name="4747"/><span style="color:red">%s%%s%4747%s%%s%</span>%t%%t%%t%rd_mem_rw_Q0%s%=&gt;%s%main_rd_rd_controller_semantics_rd_mem_rw_Q0_37,<br/>
<a name="4748"/><span style="color:red">%s%%s%4748%s%%s%</span>%t%%t%%t%ex_mem_rw_D0%s%=&gt;%s%main_rd_rd_controller_semantics_ex_mem_rw_D0_349,<br/>
<a name="4749"/><span style="color:red">%s%%s%4749%s%%s%</span>%t%%t%%t%ex_mem_rw_WE0%s%=&gt;%s%main_rd_rd_controller_semantics_ex_mem_rw_WE0_350,<br/>
<a name="4750"/><span style="color:red">%s%%s%4750%s%%s%</span>%t%%t%%t%rd_alu_op_Q0%s%=&gt;%s%main_rd_rd_controller_semantics_rd_alu_op_Q0_69,<br/>
<a name="4751"/><span style="color:red">%s%%s%4751%s%%s%</span>%t%%t%%t%ex_alu_op_D0%s%=&gt;%s%main_rd_rd_controller_semantics_ex_alu_op_D0_361,<br/>
<a name="4752"/><span style="color:red">%s%%s%4752%s%%s%</span>%t%%t%%t%ex_alu_op_WE0%s%=&gt;%s%main_rd_rd_controller_semantics_ex_alu_op_WE0_362,<br/>
<a name="4753"/><span style="color:red">%s%%s%4753%s%%s%</span>%t%%t%%t%rd_cond_Q0%s%=&gt;%s%main_rd_rd_controller_semantics_rd_cond_Q0_100,<br/>
<a name="4754"/><span style="color:red">%s%%s%4754%s%%s%</span>%t%%t%%t%ex_cond_D0%s%=&gt;%s%main_rd_rd_controller_semantics_ex_cond_D0_368,<br/>
<a name="4755"/><span style="color:red">%s%%s%4755%s%%s%</span>%t%%t%%t%ex_cond_WE0%s%=&gt;%s%main_rd_rd_controller_semantics_ex_cond_WE0_369,<br/>
<a name="4756"/><span style="color:red">%s%%s%4756%s%%s%</span>%t%%t%%t%rd_dest_en_mux_Q0%s%=&gt;%s%main_rd_rd_controller_semantics_rd_dest_en_mux_Q0_131,<br/>
<a name="4757"/><span style="color:red">%s%%s%4757%s%%s%</span>%t%%t%%t%ex_dest_en_mux_D0%s%=&gt;%s%main_rd_rd_controller_semantics_ex_dest_en_mux_D0_375,<br/>
<a name="4758"/><span style="color:red">%s%%s%4758%s%%s%</span>%t%%t%%t%ex_dest_en_mux_WE0%s%=&gt;%s%main_rd_rd_controller_semantics_ex_dest_en_mux_WE0_376,<br/>
<a name="4759"/><span style="color:red">%s%%s%4759%s%%s%</span>%t%%t%%t%rd_ie_flag_Q0%s%=&gt;%s%main_rd_rd_controller_semantics_rd_ie_flag_Q0_163,<br/>
<a name="4760"/><span style="color:red">%s%%s%4760%s%%s%</span>%t%%t%%t%ex_ie_flag_D0%s%=&gt;%s%main_rd_rd_controller_semantics_ex_ie_flag_D0_383,<br/>
<a name="4761"/><span style="color:red">%s%%s%4761%s%%s%</span>%t%%t%%t%ex_ie_flag_WE0%s%=&gt;%s%main_rd_rd_controller_semantics_ex_ie_flag_WE0_384,<br/>
<a name="4762"/><span style="color:red">%s%%s%4762%s%%s%</span>%t%%t%%t%rd_rW_Q0%s%=&gt;%s%main_rd_rd_controller_semantics_rd_rW_Q0_334,<br/>
<a name="4763"/><span style="color:red">%s%%s%4763%s%%s%</span>%t%%t%%t%ex_rW_D0%s%=&gt;%s%main_rd_rd_controller_semantics_ex_rW_D0_430,<br/>
<a name="4764"/><span style="color:red">%s%%s%4764%s%%s%</span>%t%%t%%t%ex_rW_WE0%s%=&gt;%s%main_rd_rd_controller_semantics_ex_rW_WE0_431,<br/>
<a name="4765"/><span style="color:red">%s%%s%4765%s%%s%</span>%t%%t%%t%ex_regA_D0%s%=&gt;%s%main_rd_rd_controller_semantics_ex_regA_D0_390,<br/>
<a name="4766"/><span style="color:red">%s%%s%4766%s%%s%</span>%t%%t%%t%ex_regA_WE0%s%=&gt;%s%main_rd_rd_controller_semantics_ex_regA_WE0_391,<br/>
<a name="4767"/><span style="color:red">%s%%s%4767%s%%s%</span>%t%%t%%t%ex_regB_D0%s%=&gt;%s%main_rd_rd_controller_semantics_ex_regB_D0_398,<br/>
<a name="4768"/><span style="color:red">%s%%s%4768%s%%s%</span>%t%%t%%t%ex_regB_WE0%s%=&gt;%s%main_rd_rd_controller_semantics_ex_regB_WE0_399,<br/>
<a name="4769"/><span style="color:red">%s%%s%4769%s%%s%</span>%t%%t%%t%ex_regC_D0%s%=&gt;%s%main_rd_rd_controller_semantics_ex_regC_D0_405,<br/>
<a name="4770"/><span style="color:red">%s%%s%4770%s%%s%</span>%t%%t%%t%ex_regC_WE0%s%=&gt;%s%main_rd_rd_controller_semantics_ex_regC_WE0_406,<br/>
<a name="4771"/><span style="color:red">%s%%s%4771%s%%s%</span>%t%%t%%t%ex_aluA_D0%s%=&gt;%s%main_rd_rd_controller_semantics_ex_aluA_D0_413,<br/>
<a name="4772"/><span style="color:red">%s%%s%4772%s%%s%</span>%t%%t%%t%ex_aluA_WE0%s%=&gt;%s%main_rd_rd_controller_semantics_ex_aluA_WE0_414,<br/>
<a name="4773"/><span style="color:red">%s%%s%4773%s%%s%</span>%t%%t%%t%ex_aluB_D0%s%=&gt;%s%main_rd_rd_controller_semantics_ex_aluB_D0_422,<br/>
<a name="4774"/><span style="color:red">%s%%s%4774%s%%s%</span>%t%%t%%t%ex_aluB_WE0%s%=&gt;%s%main_rd_rd_controller_semantics_ex_aluB_WE0_423<br/>
<a name="4775"/><span style="color:red">%s%%s%4775%s%%s%</span>%t%%t%);<br/>
<a name="4776"/><span style="color:red">%s%%s%4776%s%%s%</span><br/>
<a name="4777"/><span style="color:red">%s%%s%4777%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4778"/><span style="color:red">%s%%s%4778%s%%s%</span>%t%main_reset_fu_semantics%s%:%s%codix_ca_core_main_reset_fu_semantics_t<br/>
<a name="4779"/><span style="color:red">%s%%s%4779%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4780"/><span style="color:red">%s%%s%4780%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%'0',<br/>
<a name="4781"/><span style="color:red">%s%%s%4781%s%%s%</span>%t%%t%%t%RST%s%=&gt;%s%core_ERST_Q0_main_reset_fu_semantics_3865_869,<br/>
<a name="4782"/><span style="color:red">%s%%s%4782%s%%s%</span>%t%%t%%t%IRST_D0%s%=&gt;%s%core_IRST_D0_main_reset_fu_semantics_3867_870<br/>
<a name="4783"/><span style="color:red">%s%%s%4783%s%%s%</span>%t%%t%);<br/>
<a name="4784"/><span style="color:red">%s%%s%4784%s%%s%</span><br/>
<a name="4785"/><span style="color:red">%s%%s%4785%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4786"/><span style="color:red">%s%%s%4786%s%%s%</span>%t%main_wb_output_wb_output_fu_semantics%s%:%s%codix_ca_core_main_wb_output_wb_output_fu_semantics_t<br/>
<a name="4787"/><span style="color:red">%s%%s%4787%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4788"/><span style="color:red">%s%%s%4788%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_controller_main_wb_output_wb_output_fu_semantics_ACT_871,<br/>
<a name="4789"/><span style="color:red">%s%%s%4789%s%%s%</span>%t%%t%%t%ex_alu_op_Q0%s%=&gt;%s%main_wb_output_wb_output_fu_semantics_ex_alu_op_Q0_360,<br/>
<a name="4790"/><span style="color:red">%s%%s%4790%s%%s%</span>%t%%t%%t%ex2_alu_op_Q0%s%=&gt;%s%main_wb_output_wb_output_fu_semantics_ex2_alu_op_Q0_450,<br/>
<a name="4791"/><span style="color:red">%s%%s%4791%s%%s%</span>%t%%t%%t%wb_alu_op_Q0%s%=&gt;%s%main_wb_output_wb_output_fu_semantics_wb_alu_op_Q0_524,<br/>
<a name="4792"/><span style="color:red">%s%%s%4792%s%%s%</span>%t%%t%%t%ex_rW_Q0%s%=&gt;%s%main_wb_output_wb_output_fu_semantics_ex_rW_Q0_429,<br/>
<a name="4793"/><span style="color:red">%s%%s%4793%s%%s%</span>%t%%t%%t%ex2_rW_Q0%s%=&gt;%s%main_wb_output_wb_output_fu_semantics_ex2_rW_Q0_458,<br/>
<a name="4794"/><span style="color:red">%s%%s%4794%s%%s%</span>%t%%t%%t%ex2_dest_en_Q0%s%=&gt;%s%main_wb_output_wb_output_fu_semantics_ex2_dest_en_Q0_474,<br/>
<a name="4795"/><span style="color:red">%s%%s%4795%s%%s%</span>%t%%t%%t%wb_rW_Q0%s%=&gt;%s%main_wb_output_wb_output_fu_semantics_wb_rW_Q0_531,<br/>
<a name="4796"/><span style="color:red">%s%%s%4796%s%%s%</span>%t%%t%%t%wb_dest_en_Q0%s%=&gt;%s%main_wb_output_wb_output_fu_semantics_wb_dest_en_Q0_545,<br/>
<a name="4797"/><span style="color:red">%s%%s%4797%s%%s%</span>%t%%t%%t%wb_regs_W_D0%s%=&gt;%s%main_wb_output_wb_output_fu_semantics_wb_regs_W_D0_558,<br/>
<a name="4798"/><span style="color:red">%s%%s%4798%s%%s%</span>%t%%t%%t%wb_regs_addrW_D0%s%=&gt;%s%main_wb_output_wb_output_fu_semantics_wb_regs_addrW_D0_561,<br/>
<a name="4799"/><span style="color:red">%s%%s%4799%s%%s%</span>%t%%t%%t%ex_alu_logic_Q0%s%=&gt;%s%main_wb_output_wb_output_fu_semantics_ex_alu_logic_Q0_435,<br/>
<a name="4800"/><span style="color:red">%s%%s%4800%s%%s%</span>%t%%t%%t%ex2_alu_wb_Q0%s%=&gt;%s%main_wb_output_wb_output_fu_semantics_ex2_alu_wb_Q0_513,<br/>
<a name="4801"/><span style="color:red">%s%%s%4801%s%%s%</span>%t%%t%%t%ex2_mul_Q0%s%=&gt;%s%main_wb_output_wb_output_fu_semantics_ex2_mul_Q0_496,<br/>
<a name="4802"/><span style="color:red">%s%%s%4802%s%%s%</span>%t%%t%%t%wb_alu_Q0%s%=&gt;%s%main_wb_output_wb_output_fu_semantics_wb_alu_Q0_517,<br/>
<a name="4803"/><span style="color:red">%s%%s%4803%s%%s%</span>%t%%t%%t%wb_mem_Q0%s%=&gt;%s%main_wb_output_wb_output_fu_semantics_wb_mem_Q0_554,<br/>
<a name="4804"/><span style="color:red">%s%%s%4804%s%%s%</span>%t%%t%%t%ex_hazard_stall_D0%s%=&gt;%s%main_wb_output_wb_output_fu_semantics_ex_hazard_stall_D0_613,<br/>
<a name="4805"/><span style="color:red">%s%%s%4805%s%%s%</span>%t%%t%%t%ex2_hazard_stall_D0%s%=&gt;%s%main_wb_output_wb_output_fu_semantics_ex2_hazard_stall_D0_615,<br/>
<a name="4806"/><span style="color:red">%s%%s%4806%s%%s%</span>%t%%t%%t%d_mem_fr_stall_Q0%s%=&gt;%s%main_wb_output_wb_output_fu_semantics_d_mem_fr_stall_Q0_608,<br/>
<a name="4807"/><span style="color:red">%s%%s%4807%s%%s%</span>%t%%t%%t%wb_stall_D0%s%=&gt;%s%main_wb_output_wb_output_fu_semantics_wb_stall_D0_596,<br/>
<a name="4808"/><span style="color:red">%s%%s%4808%s%%s%</span>%t%%t%%t%wb_stall_Q0%s%=&gt;%s%main_wb_output_wb_output_fu_semantics_wb_stall_Q0_595,<br/>
<a name="4809"/><span style="color:red">%s%%s%4809%s%%s%</span>%t%%t%%t%i_mem_rq_inv_stall_Q0%s%=&gt;%s%main_wb_output_wb_output_fu_semantics_i_mem_rq_inv_stall_Q0_601,<br/>
<a name="4810"/><span style="color:red">%s%%s%4810%s%%s%</span>%t%%t%%t%d_mem_fw_stall_Q0%s%=&gt;%s%main_wb_output_wb_output_fu_semantics_d_mem_fw_stall_Q0_610,<br/>
<a name="4811"/><span style="color:red">%s%%s%4811%s%%s%</span>%t%%t%%t%d_mem_rq_stall_Q0%s%=&gt;%s%main_wb_output_wb_output_fu_semantics_d_mem_rq_stall_Q0_605,<br/>
<a name="4812"/><span style="color:red">%s%%s%4812%s%%s%</span>%t%%t%%t%wb_clear_D0%s%=&gt;%s%main_wb_output_wb_output_fu_semantics_wb_clear_D0_598,<br/>
<a name="4813"/><span style="color:red">%s%%s%4813%s%%s%</span>%t%%t%%t%ex2_hazard_stall_Q0%s%=&gt;%s%main_wb_output_wb_output_fu_semantics_ex2_hazard_stall_Q0_614,<br/>
<a name="4814"/><span style="color:red">%s%%s%4814%s%%s%</span>%t%%t%%t%ex2_stall_D0%s%=&gt;%s%main_wb_output_wb_output_fu_semantics_ex2_stall_D0_591,<br/>
<a name="4815"/><span style="color:red">%s%%s%4815%s%%s%</span>%t%%t%%t%ex2_clear_D0%s%=&gt;%s%main_wb_output_wb_output_fu_semantics_ex2_clear_D0_593,<br/>
<a name="4816"/><span style="color:red">%s%%s%4816%s%%s%</span>%t%%t%%t%ex_hazard_stall_Q0%s%=&gt;%s%main_wb_output_wb_output_fu_semantics_ex_hazard_stall_Q0_612,<br/>
<a name="4817"/><span style="color:red">%s%%s%4817%s%%s%</span>%t%%t%%t%ex2_stall_Q0%s%=&gt;%s%main_wb_output_wb_output_fu_semantics_ex2_stall_Q0_590,<br/>
<a name="4818"/><span style="color:red">%s%%s%4818%s%%s%</span>%t%%t%%t%ex_stall_D0%s%=&gt;%s%main_wb_output_wb_output_fu_semantics_ex_stall_D0_586,<br/>
<a name="4819"/><span style="color:red">%s%%s%4819%s%%s%</span>%t%%t%%t%ex_stall_Q0%s%=&gt;%s%main_wb_output_wb_output_fu_semantics_ex_stall_Q0_585,<br/>
<a name="4820"/><span style="color:red">%s%%s%4820%s%%s%</span>%t%%t%%t%wb_regs_we_D0%s%=&gt;%s%main_wb_output_wb_output_fu_semantics_wb_regs_we_D0_564,<br/>
<a name="4821"/><span style="color:red">%s%%s%4821%s%%s%</span>%t%%t%%t%wb_regs_we_Q0%s%=&gt;%s%main_wb_output_wb_output_fu_semantics_wb_regs_we_Q0_563,<br/>
<a name="4822"/><span style="color:red">%s%%s%4822%s%%s%</span>%t%%t%%t%wb_regs_W_Q0%s%=&gt;%s%main_wb_output_wb_output_fu_semantics_wb_regs_W_Q0_557,<br/>
<a name="4823"/><span style="color:red">%s%%s%4823%s%%s%</span>%t%%t%%t%wb_regs_addrW_Q0%s%=&gt;%s%main_wb_output_wb_output_fu_semantics_wb_regs_addrW_Q0_560,<br/>
<a name="4824"/><span style="color:red">%s%%s%4824%s%%s%</span>%t%%t%%t%regs_D0%s%=&gt;%s%main_wb_output_wb_output_fu_semantics_regs_D0_15,<br/>
<a name="4825"/><span style="color:red">%s%%s%4825%s%%s%</span>%t%%t%%t%regs_WE0%s%=&gt;%s%main_wb_output_wb_output_fu_semantics_regs_WE0_16,<br/>
<a name="4826"/><span style="color:red">%s%%s%4826%s%%s%</span>%t%%t%%t%regs_WA0%s%=&gt;%s%main_wb_output_wb_output_fu_semantics_regs_WA0_17,<br/>
<a name="4827"/><span style="color:red">%s%%s%4827%s%%s%</span>%t%%t%%t%ex_dest_en_Q0%s%=&gt;%s%main_wb_output_wb_output_fu_semantics_ex_dest_en_Q0_440,<br/>
<a name="4828"/><span style="color:red">%s%%s%4828%s%%s%</span>%t%%t%%t%wb_pc_we_D0%s%=&gt;%s%main_wb_output_wb_output_fu_semantics_wb_pc_we_D0_569,<br/>
<a name="4829"/><span style="color:red">%s%%s%4829%s%%s%</span>%t%%t%%t%ex_aluB_Q0%s%=&gt;%s%main_wb_output_wb_output_fu_semantics_ex_aluB_Q0_421,<br/>
<a name="4830"/><span style="color:red">%s%%s%4830%s%%s%</span>%t%%t%%t%ex_alu_add_Q0%s%=&gt;%s%main_wb_output_wb_output_fu_semantics_ex_alu_add_Q0_433,<br/>
<a name="4831"/><span style="color:red">%s%%s%4831%s%%s%</span>%t%%t%%t%wb_pc_W_D0%s%=&gt;%s%main_wb_output_wb_output_fu_semantics_wb_pc_W_D0_566,<br/>
<a name="4832"/><span style="color:red">%s%%s%4832%s%%s%</span>%t%%t%%t%port_output_D0%s%=&gt;%s%core_port_output_D0_main_wb_output_wb_output_fu_semantics_4253_872,<br/>
<a name="4833"/><span style="color:red">%s%%s%4833%s%%s%</span>%t%%t%%t%port_output_en_D0%s%=&gt;%s%core_port_output_en_D0_main_wb_output_wb_output_fu_semantics_4261_873,<br/>
<a name="4834"/><span style="color:red">%s%%s%4834%s%%s%</span>%t%%t%%t%port_halt_D0%s%=&gt;%s%core_port_halt_D0_main_wb_output_wb_output_fu_semantics_4283_874<br/>
<a name="4835"/><span style="color:red">%s%%s%4835%s%%s%</span>%t%%t%);<br/>
<a name="4836"/><span style="color:red">%s%%s%4836%s%%s%</span><br/>
<a name="4837"/><span style="color:red">%s%%s%4837%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%FU</span><br/>
<a name="4838"/><span style="color:red">%s%%s%4838%s%%s%</span>%t%main_wb_wb_controller_semantics%s%:%s%codix_ca_core_main_wb_wb_controller_semantics_t<br/>
<a name="4839"/><span style="color:red">%s%%s%4839%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4840"/><span style="color:red">%s%%s%4840%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_controller_main_wb_wb_controller_semantics_ACT_875,<br/>
<a name="4841"/><span style="color:red">%s%%s%4841%s%%s%</span>%t%%t%%t%wb_mem_rw_Q0%s%=&gt;%s%main_wb_wb_controller_semantics_wb_mem_rw_Q0_538,<br/>
<a name="4842"/><span style="color:red">%s%%s%4842%s%%s%</span>%t%%t%%t%mem_Q1%s%=&gt;%s%core_mem_Q1_main_wb_wb_controller_semantics_4303_876,<br/>
<a name="4843"/><span style="color:red">%s%%s%4843%s%%s%</span>%t%%t%%t%mem_FR1%s%=&gt;%s%core_mem_FR1_main_wb_wb_controller_semantics_4311_877,<br/>
<a name="4844"/><span style="color:red">%s%%s%4844%s%%s%</span>%t%%t%%t%d_mem_fr_stall_D0%s%=&gt;%s%main_wb_wb_controller_semantics_d_mem_fr_stall_D0_609,<br/>
<a name="4845"/><span style="color:red">%s%%s%4845%s%%s%</span>%t%%t%%t%port_error_D0%s%=&gt;%s%core_port_error_D0_main_wb_wb_controller_semantics_4353_878,<br/>
<a name="4846"/><span style="color:red">%s%%s%4846%s%%s%</span>%t%%t%%t%wb_mem_D0%s%=&gt;%s%main_wb_wb_controller_semantics_wb_mem_D0_555<br/>
<a name="4847"/><span style="color:red">%s%%s%4847%s%%s%</span>%t%%t%);<br/>
<a name="4848"/><span style="color:red">%s%%s%4848%s%%s%</span><br/>
<a name="4849"/><span style="color:red">%s%%s%4849%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%instruction%s%decoder</span><br/>
<a name="4850"/><span style="color:red">%s%%s%4850%s%%s%</span>%t%main_instr_hw_instr_hw%s%:%s%codix_ca_core_main_instr_hw_instr_hw_t<br/>
<a name="4851"/><span style="color:red">%s%%s%4851%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4852"/><span style="color:red">%s%%s%4852%s%%s%</span>%t%%t%%t%ACT%s%=&gt;%s%main_controller_main_instr_hw_instr_hw_ACT_879,<br/>
<a name="4853"/><span style="color:red">%s%%s%4853%s%%s%</span>%t%%t%%t%invalid_instruction%s%=&gt;%s%<span class="keyword">open</span>,<br/>
<a name="4854"/><span style="color:red">%s%%s%4854%s%%s%</span>%t%%t%%t%id_instr_Q0%s%=&gt;%s%main_instr_hw_instr_hw_id_instr_Q0_31,<br/>
<a name="4855"/><span style="color:red">%s%%s%4855%s%%s%</span>%t%%t%%t%main_imm1_srcB_op_instr_hw_imm1_srcB_op_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_imm1_srcB_op_instr_hw_imm1_srcB_op_1_return_ACT_774,<br/>
<a name="4856"/><span style="color:red">%s%%s%4856%s%%s%</span>%t%%t%%t%main_imm1_srcC_op_instr_hw_imm1_srcC_op_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_imm1_srcC_op_instr_hw_imm1_srcC_op_1_return_ACT_775,<br/>
<a name="4857"/><span style="color:red">%s%%s%4857%s%%s%</span>%t%%t%%t%main_imm3_srcB_am_instr_hw_imm3_srcB_am_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_imm3_srcB_am_instr_hw_imm3_srcB_am_1_return_ACT_776,<br/>
<a name="4858"/><span style="color:red">%s%%s%4858%s%%s%</span>%t%%t%%t%main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_instr_hw_alu_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT_777,<br/>
<a name="4859"/><span style="color:red">%s%%s%4859%s%%s%</span>%t%%t%%t%main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_instr_hw_alu_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT_778,<br/>
<a name="4860"/><span style="color:red">%s%%s%4860%s%%s%</span>%t%%t%%t%main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_instr_hw_jump_abs_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT_779,<br/>
<a name="4861"/><span style="color:red">%s%%s%4861%s%%s%</span>%t%%t%%t%main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_instr_hw_jump_ind_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT_780,<br/>
<a name="4862"/><span style="color:red">%s%%s%4862%s%%s%</span>%t%%t%%t%main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_instr_hw_jump_rel_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT_781,<br/>
<a name="4863"/><span style="color:red">%s%%s%4863%s%%s%</span>%t%%t%%t%main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_instr_hw_ld_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT_782,<br/>
<a name="4864"/><span style="color:red">%s%%s%4864%s%%s%</span>%t%%t%%t%main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_instr_hw_ld_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT_783,<br/>
<a name="4865"/><span style="color:red">%s%%s%4865%s%%s%</span>%t%%t%%t%main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_instr_hw_move_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT_784,<br/>
<a name="4866"/><span style="color:red">%s%%s%4866%s%%s%</span>%t%%t%%t%main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_instr_hw_st_imm_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT_785,<br/>
<a name="4867"/><span style="color:red">%s%%s%4867%s%%s%</span>%t%%t%%t%main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_instr_hw_st_reg_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT_786,<br/>
<a name="4868"/><span style="color:red">%s%%s%4868%s%%s%</span>%t%%t%%t%main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_instr_hw_system_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT_787,<br/>
<a name="4869"/><span style="color:red">%s%%s%4869%s%%s%</span>%t%%t%%t%main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_instr_hw_system_rd_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT_788,<br/>
<a name="4870"/><span style="color:red">%s%%s%4870%s%%s%</span>%t%%t%%t%main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_instr_hw_system_wr_instr_hw_instr_hw_instr_hw_instr_hw_1_semantics_ACT_789,<br/>
<a name="4871"/><span style="color:red">%s%%s%4871%s%%s%</span>%t%%t%%t%main_op_add_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_add_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT_790,<br/>
<a name="4872"/><span style="color:red">%s%%s%4872%s%%s%</span>%t%%t%%t%main_op_addadd_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_addadd_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT_791,<br/>
<a name="4873"/><span style="color:red">%s%%s%4873%s%%s%</span>%t%%t%%t%main_op_addi_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_addi_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT_792,<br/>
<a name="4874"/><span style="color:red">%s%%s%4874%s%%s%</span>%t%%t%%t%main_op_addmul_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_addmul_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT_793,<br/>
<a name="4875"/><span style="color:red">%s%%s%4875%s%%s%</span>%t%%t%%t%main_op_addsub_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_addsub_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT_794,<br/>
<a name="4876"/><span style="color:red">%s%%s%4876%s%%s%</span>%t%%t%%t%main_op_and_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_and_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT_795,<br/>
<a name="4877"/><span style="color:red">%s%%s%4877%s%%s%</span>%t%%t%%t%main_op_andi_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_andi_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT_796,<br/>
<a name="4878"/><span style="color:red">%s%%s%4878%s%%s%</span>%t%%t%%t%main_op_ashr_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_ashr_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT_797,<br/>
<a name="4879"/><span style="color:red">%s%%s%4879%s%%s%</span>%t%%t%%t%main_op_ashri_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_ashri_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT_798,<br/>
<a name="4880"/><span style="color:red">%s%%s%4880%s%%s%</span>%t%%t%%t%main_op_binand_cond_instr_hw_cond_cmp_cond_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_binand_cond_instr_hw_cond_cmp_cond_1_return_ACT_799,<br/>
<a name="4881"/><span style="color:red">%s%%s%4881%s%%s%</span>%t%%t%%t%main_op_binnand_cond_instr_hw_cond_cmp_cond_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_binnand_cond_instr_hw_cond_cmp_cond_1_return_ACT_800,<br/>
<a name="4882"/><span style="color:red">%s%%s%4882%s%%s%</span>%t%%t%%t%main_op_call_exc_operation_instr_hw_opr_jump_call_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_call_exc_operation_instr_hw_opr_jump_call_operation_1_return_ACT_801,<br/>
<a name="4883"/><span style="color:red">%s%%s%4883%s%%s%</span>%t%%t%%t%main_op_call_int_operation_instr_hw_opr_jump_call_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_call_int_operation_instr_hw_opr_jump_call_operation_1_return_ACT_802,<br/>
<a name="4884"/><span style="color:red">%s%%s%4884%s%%s%</span>%t%%t%%t%main_op_call_operation_instr_hw_opr_jump_call_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_call_operation_instr_hw_opr_jump_call_operation_1_return_ACT_803,<br/>
<a name="4885"/><span style="color:red">%s%%s%4885%s%%s%</span>%t%%t%%t%main_op_call_reg_operation_instr_hw_opr_jump_reg_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_call_reg_operation_instr_hw_opr_jump_reg_operation_1_return_ACT_804,<br/>
<a name="4886"/><span style="color:red">%s%%s%4886%s%%s%</span>%t%%t%%t%main_op_eq_cond_instr_hw_cond_cmp_cond_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_eq_cond_instr_hw_cond_cmp_cond_1_return_ACT_805,<br/>
<a name="4887"/><span style="color:red">%s%%s%4887%s%%s%</span>%t%%t%%t%main_op_get_status_operation_instr_hw_opr_system_wr_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_get_status_operation_instr_hw_opr_system_wr_operation_1_return_ACT_806,<br/>
<a name="4888"/><span style="color:red">%s%%s%4888%s%%s%</span>%t%%t%%t%main_op_halt_operation_instr_hw_opr_system_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_halt_operation_instr_hw_opr_system_operation_1_return_ACT_807,<br/>
<a name="4889"/><span style="color:red">%s%%s%4889%s%%s%</span>%t%%t%%t%main_op_int_dis_operation_instr_hw_opr_system_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_int_dis_operation_instr_hw_opr_system_operation_1_return_ACT_808,<br/>
<a name="4890"/><span style="color:red">%s%%s%4890%s%%s%</span>%t%%t%%t%main_op_int_en_operation_instr_hw_opr_system_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_int_en_operation_instr_hw_opr_system_operation_1_return_ACT_809,<br/>
<a name="4891"/><span style="color:red">%s%%s%4891%s%%s%</span>%t%%t%%t%main_op_jump_ie_operation_instr_hw_opr_jump_reg_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_jump_ie_operation_instr_hw_opr_jump_reg_operation_1_return_ACT_810,<br/>
<a name="4892"/><span style="color:red">%s%%s%4892%s%%s%</span>%t%%t%%t%main_op_jump_operation_instr_hw_opr_jump_call_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_jump_operation_instr_hw_opr_jump_call_operation_1_return_ACT_811,<br/>
<a name="4893"/><span style="color:red">%s%%s%4893%s%%s%</span>%t%%t%%t%main_op_jump_reg_operation_instr_hw_opr_jump_reg_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_jump_reg_operation_instr_hw_opr_jump_reg_operation_1_return_ACT_812,<br/>
<a name="4894"/><span style="color:red">%s%%s%4894%s%%s%</span>%t%%t%%t%main_op_ld_operation_instr_hw_opr_ld_imm_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_ld_operation_instr_hw_opr_ld_imm_operation_1_return_ACT_813,<br/>
<a name="4895"/><span style="color:red">%s%%s%4895%s%%s%</span>%t%%t%%t%main_op_ldbs_operation_instr_hw_opr_ld_imm_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_ldbs_operation_instr_hw_opr_ld_imm_operation_1_return_ACT_814,<br/>
<a name="4896"/><span style="color:red">%s%%s%4896%s%%s%</span>%t%%t%%t%main_op_ldbsx_operation_instr_hw_opr_ld_reg_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_ldbsx_operation_instr_hw_opr_ld_reg_operation_1_return_ACT_815,<br/>
<a name="4897"/><span style="color:red">%s%%s%4897%s%%s%</span>%t%%t%%t%main_op_ldbu_operation_instr_hw_opr_ld_imm_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_ldbu_operation_instr_hw_opr_ld_imm_operation_1_return_ACT_816,<br/>
<a name="4898"/><span style="color:red">%s%%s%4898%s%%s%</span>%t%%t%%t%main_op_ldbux_operation_instr_hw_opr_ld_reg_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_ldbux_operation_instr_hw_opr_ld_reg_operation_1_return_ACT_817,<br/>
<a name="4899"/><span style="color:red">%s%%s%4899%s%%s%</span>%t%%t%%t%main_op_ldhs_operation_instr_hw_opr_ld_imm_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_ldhs_operation_instr_hw_opr_ld_imm_operation_1_return_ACT_818,<br/>
<a name="4900"/><span style="color:red">%s%%s%4900%s%%s%</span>%t%%t%%t%main_op_ldhsx_operation_instr_hw_opr_ld_reg_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_ldhsx_operation_instr_hw_opr_ld_reg_operation_1_return_ACT_819,<br/>
<a name="4901"/><span style="color:red">%s%%s%4901%s%%s%</span>%t%%t%%t%main_op_ldhu_operation_instr_hw_opr_ld_imm_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_ldhu_operation_instr_hw_opr_ld_imm_operation_1_return_ACT_820,<br/>
<a name="4902"/><span style="color:red">%s%%s%4902%s%%s%</span>%t%%t%%t%main_op_ldhux_operation_instr_hw_opr_ld_reg_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_ldhux_operation_instr_hw_opr_ld_reg_operation_1_return_ACT_821,<br/>
<a name="4903"/><span style="color:red">%s%%s%4903%s%%s%</span>%t%%t%%t%main_op_ldx_operation_instr_hw_opr_ld_reg_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_ldx_operation_instr_hw_opr_ld_reg_operation_1_return_ACT_822,<br/>
<a name="4904"/><span style="color:red">%s%%s%4904%s%%s%</span>%t%%t%%t%main_op_logand_cond_instr_hw_cond_cmp_cond_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_logand_cond_instr_hw_cond_cmp_cond_1_return_ACT_823,<br/>
<a name="4905"/><span style="color:red">%s%%s%4905%s%%s%</span>%t%%t%%t%main_op_lognand_cond_instr_hw_cond_cmp_cond_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_lognand_cond_instr_hw_cond_cmp_cond_1_return_ACT_824,<br/>
<a name="4906"/><span style="color:red">%s%%s%4906%s%%s%</span>%t%%t%%t%main_op_lognor_cond_instr_hw_cond_cmp_cond_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_lognor_cond_instr_hw_cond_cmp_cond_1_return_ACT_825,<br/>
<a name="4907"/><span style="color:red">%s%%s%4907%s%%s%</span>%t%%t%%t%main_op_logor_cond_instr_hw_cond_cmp_cond_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_logor_cond_instr_hw_cond_cmp_cond_1_return_ACT_826,<br/>
<a name="4908"/><span style="color:red">%s%%s%4908%s%%s%</span>%t%%t%%t%main_op_lshr_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_lshr_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT_827,<br/>
<a name="4909"/><span style="color:red">%s%%s%4909%s%%s%</span>%t%%t%%t%main_op_lshri_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_lshri_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT_828,<br/>
<a name="4910"/><span style="color:red">%s%%s%4910%s%%s%</span>%t%%t%%t%main_op_lui_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_lui_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT_829,<br/>
<a name="4911"/><span style="color:red">%s%%s%4911%s%%s%</span>%t%%t%%t%main_op_move_operation_instr_hw_opr_move_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_move_operation_instr_hw_opr_move_operation_1_return_ACT_830,<br/>
<a name="4912"/><span style="color:red">%s%%s%4912%s%%s%</span>%t%%t%%t%main_op_mul_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_mul_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT_831,<br/>
<a name="4913"/><span style="color:red">%s%%s%4913%s%%s%</span>%t%%t%%t%main_op_mulsi_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_mulsi_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT_832,<br/>
<a name="4914"/><span style="color:red">%s%%s%4914%s%%s%</span>%t%%t%%t%main_op_mului_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_mului_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT_833,<br/>
<a name="4915"/><span style="color:red">%s%%s%4915%s%%s%</span>%t%%t%%t%main_op_ne_cond_instr_hw_cond_cmp_cond_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_ne_cond_instr_hw_cond_cmp_cond_1_return_ACT_834,<br/>
<a name="4916"/><span style="color:red">%s%%s%4916%s%%s%</span>%t%%t%%t%main_op_nor_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_nor_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT_835,<br/>
<a name="4917"/><span style="color:red">%s%%s%4917%s%%s%</span>%t%%t%%t%main_op_nori_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_nori_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT_836,<br/>
<a name="4918"/><span style="color:red">%s%%s%4918%s%%s%</span>%t%%t%%t%main_op_or_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_or_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT_837,<br/>
<a name="4919"/><span style="color:red">%s%%s%4919%s%%s%</span>%t%%t%%t%main_op_ori_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_ori_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT_838,<br/>
<a name="4920"/><span style="color:red">%s%%s%4920%s%%s%</span>%t%%t%%t%main_op_printreg_operation_instr_hw_opr_system_rd_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_printreg_operation_instr_hw_opr_system_rd_operation_1_return_ACT_839,<br/>
<a name="4921"/><span style="color:red">%s%%s%4921%s%%s%</span>%t%%t%%t%main_op_select_operation_instr_hw_opr_move_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_select_operation_instr_hw_opr_move_operation_1_return_ACT_840,<br/>
<a name="4922"/><span style="color:red">%s%%s%4922%s%%s%</span>%t%%t%%t%main_op_set_status_operation_instr_hw_opr_system_rd_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_set_status_operation_instr_hw_opr_system_rd_operation_1_return_ACT_841,<br/>
<a name="4923"/><span style="color:red">%s%%s%4923%s%%s%</span>%t%%t%%t%main_op_sext16_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_sext16_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT_842,<br/>
<a name="4924"/><span style="color:red">%s%%s%4924%s%%s%</span>%t%%t%%t%main_op_sext8_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_sext8_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT_843,<br/>
<a name="4925"/><span style="color:red">%s%%s%4925%s%%s%</span>%t%%t%%t%main_op_sge_cond_instr_hw_cond_cmp_cond_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_sge_cond_instr_hw_cond_cmp_cond_1_return_ACT_844,<br/>
<a name="4926"/><span style="color:red">%s%%s%4926%s%%s%</span>%t%%t%%t%main_op_sgt_cond_instr_hw_cond_cmp_cond_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_sgt_cond_instr_hw_cond_cmp_cond_1_return_ACT_845,<br/>
<a name="4927"/><span style="color:red">%s%%s%4927%s%%s%</span>%t%%t%%t%main_op_shl_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_shl_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT_846,<br/>
<a name="4928"/><span style="color:red">%s%%s%4928%s%%s%</span>%t%%t%%t%main_op_shli_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_shli_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT_847,<br/>
<a name="4929"/><span style="color:red">%s%%s%4929%s%%s%</span>%t%%t%%t%main_op_sle_cond_instr_hw_cond_cmp_cond_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_sle_cond_instr_hw_cond_cmp_cond_1_return_ACT_848,<br/>
<a name="4930"/><span style="color:red">%s%%s%4930%s%%s%</span>%t%%t%%t%main_op_slt_cond_instr_hw_cond_cmp_cond_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_slt_cond_instr_hw_cond_cmp_cond_1_return_ACT_849,<br/>
<a name="4931"/><span style="color:red">%s%%s%4931%s%%s%</span>%t%%t%%t%main_op_st_operation_instr_hw_opr_st_imm_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_st_operation_instr_hw_opr_st_imm_operation_1_return_ACT_850,<br/>
<a name="4932"/><span style="color:red">%s%%s%4932%s%%s%</span>%t%%t%%t%main_op_stb_operation_instr_hw_opr_st_imm_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_stb_operation_instr_hw_opr_st_imm_operation_1_return_ACT_851,<br/>
<a name="4933"/><span style="color:red">%s%%s%4933%s%%s%</span>%t%%t%%t%main_op_stbx_operation_instr_hw_opr_st_reg_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_stbx_operation_instr_hw_opr_st_reg_operation_1_return_ACT_852,<br/>
<a name="4934"/><span style="color:red">%s%%s%4934%s%%s%</span>%t%%t%%t%main_op_sth_operation_instr_hw_opr_st_imm_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_sth_operation_instr_hw_opr_st_imm_operation_1_return_ACT_853,<br/>
<a name="4935"/><span style="color:red">%s%%s%4935%s%%s%</span>%t%%t%%t%main_op_sthx_operation_instr_hw_opr_st_reg_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_sthx_operation_instr_hw_opr_st_reg_operation_1_return_ACT_854,<br/>
<a name="4936"/><span style="color:red">%s%%s%4936%s%%s%</span>%t%%t%%t%main_op_stx_operation_instr_hw_opr_st_reg_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_stx_operation_instr_hw_opr_st_reg_operation_1_return_ACT_855,<br/>
<a name="4937"/><span style="color:red">%s%%s%4937%s%%s%</span>%t%%t%%t%main_op_sub_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_sub_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT_856,<br/>
<a name="4938"/><span style="color:red">%s%%s%4938%s%%s%</span>%t%%t%%t%main_op_subadd_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_subadd_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT_857,<br/>
<a name="4939"/><span style="color:red">%s%%s%4939%s%%s%</span>%t%%t%%t%main_op_subi_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_subi_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT_858,<br/>
<a name="4940"/><span style="color:red">%s%%s%4940%s%%s%</span>%t%%t%%t%main_op_submul_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_submul_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT_859,<br/>
<a name="4941"/><span style="color:red">%s%%s%4941%s%%s%</span>%t%%t%%t%main_op_subsub_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_subsub_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT_860,<br/>
<a name="4942"/><span style="color:red">%s%%s%4942%s%%s%</span>%t%%t%%t%main_op_test_operation_instr_hw_opr_move_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_test_operation_instr_hw_opr_move_operation_1_return_ACT_861,<br/>
<a name="4943"/><span style="color:red">%s%%s%4943%s%%s%</span>%t%%t%%t%main_op_uge_cond_instr_hw_cond_cmp_cond_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_uge_cond_instr_hw_cond_cmp_cond_1_return_ACT_862,<br/>
<a name="4944"/><span style="color:red">%s%%s%4944%s%%s%</span>%t%%t%%t%main_op_ugt_cond_instr_hw_cond_cmp_cond_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_ugt_cond_instr_hw_cond_cmp_cond_1_return_ACT_863,<br/>
<a name="4945"/><span style="color:red">%s%%s%4945%s%%s%</span>%t%%t%%t%main_op_ule_cond_instr_hw_cond_cmp_cond_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_ule_cond_instr_hw_cond_cmp_cond_1_return_ACT_864,<br/>
<a name="4946"/><span style="color:red">%s%%s%4946%s%%s%</span>%t%%t%%t%main_op_ult_cond_instr_hw_cond_cmp_cond_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_ult_cond_instr_hw_cond_cmp_cond_1_return_ACT_865,<br/>
<a name="4947"/><span style="color:red">%s%%s%4947%s%%s%</span>%t%%t%%t%main_op_xor_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_xor_operation_instr_hw_opr_alu_reg_all_operation_1_return_ACT_866,<br/>
<a name="4948"/><span style="color:red">%s%%s%4948%s%%s%</span>%t%%t%%t%main_op_xori_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT%s%=&gt;%s%main_instr_hw_instr_hw_main_op_xori_operation_instr_hw_opr_alu_imm_all_operation_1_return_ACT_867,<br/>
<a name="4949"/><span style="color:red">%s%%s%4949%s%%s%</span>%t%%t%%t%main_attr_val_imm1_srcB_op_1_D0%s%=&gt;%s%main_instr_hw_instr_hw_main_attr_val_imm1_srcB_op_1_D0_636,<br/>
<a name="4950"/><span style="color:red">%s%%s%4950%s%%s%</span>%t%%t%%t%main_attr_val_imm1_srcC_op_1_D0%s%=&gt;%s%main_instr_hw_instr_hw_main_attr_val_imm1_srcC_op_1_D0_638,<br/>
<a name="4951"/><span style="color:red">%s%%s%4951%s%%s%</span>%t%%t%%t%main_attr_val_imm3_srcB_am_1_D0%s%=&gt;%s%main_instr_hw_instr_hw_main_attr_val_imm3_srcB_am_1_D0_640<br/>
<a name="4952"/><span style="color:red">%s%%s%4952%s%%s%</span>%t%%t%);<br/>
<a name="4953"/><span style="color:red">%s%%s%4953%s%%s%</span><br/>
<a name="4954"/><span style="color:red">%s%%s%4954%s%%s%</span>%t%<span class="comment">--%s%Instance%s%of%s%main%s%controller</span><br/>
<a name="4955"/><span style="color:red">%s%%s%4955%s%%s%</span>%t%main_controller%s%:%s%codix_ca_core_main_controller_t<br/>
<a name="4956"/><span style="color:red">%s%%s%4956%s%%s%</span>%t%%t%<span class="keyword">port</span>%s%<span class="keyword">map</span>%s%(<br/>
<a name="4957"/><span style="color:red">%s%%s%4957%s%%s%</span>%t%%t%%t%RST%s%=&gt;%s%RST,<br/>
<a name="4958"/><span style="color:red">%s%%s%4958%s%%s%</span>%t%%t%%t%CLK%s%=&gt;%s%CLK,<br/>
<a name="4959"/><span style="color:red">%s%%s%4959%s%%s%</span>%t%%t%%t%main_wb_wb_controller_semantics_ACT%s%=&gt;%s%main_controller_main_wb_wb_controller_semantics_ACT_875,<br/>
<a name="4960"/><span style="color:red">%s%%s%4960%s%%s%</span>%t%%t%%t%main_ex2_ex2_controller_semantics_ACT%s%=&gt;%s%main_controller_main_ex2_ex2_controller_semantics_ACT_743,<br/>
<a name="4961"/><span style="color:red">%s%%s%4961%s%%s%</span>%t%%t%%t%main_fnc_ctrl_0_1_condition_ACT%s%=&gt;%s%main_controller_main_fnc_ctrl_0_1_condition_ACT_767,<br/>
<a name="4962"/><span style="color:red">%s%%s%4962%s%%s%</span>%t%%t%%t%main_fnc_ctrl_0_1_condition_RET%s%=&gt;%s%main_controller_main_fnc_ctrl_0_1_condition_RET_768,<br/>
<a name="4963"/><span style="color:red">%s%%s%4963%s%%s%</span>%t%%t%%t%main_ex_ex_controller_semantics_ACT%s%=&gt;%s%main_controller_main_ex_ex_controller_semantics_ACT_757,<br/>
<a name="4964"/><span style="color:red">%s%%s%4964%s%%s%</span>%t%%t%%t%main_cond_compare_cond_compare_fu_semantics_ACT%s%=&gt;%s%main_controller_main_cond_compare_cond_compare_fu_semantics_ACT_742,<br/>
<a name="4965"/><span style="color:red">%s%%s%4965%s%%s%</span>%t%%t%%t%main_alu_alu_fu_semantics_ACT%s%=&gt;%s%main_controller_main_alu_alu_fu_semantics_ACT_741,<br/>
<a name="4966"/><span style="color:red">%s%%s%4966%s%%s%</span>%t%%t%%t%main_ex_output_ex_output_fu_semantics_ACT%s%=&gt;%s%main_controller_main_ex_output_ex_output_fu_semantics_ACT_758,<br/>
<a name="4967"/><span style="color:red">%s%%s%4967%s%%s%</span>%t%%t%%t%main_wb_output_wb_output_fu_semantics_ACT%s%=&gt;%s%main_controller_main_wb_output_wb_output_fu_semantics_ACT_871,<br/>
<a name="4968"/><span style="color:red">%s%%s%4968%s%%s%</span>%t%%t%%t%main_halt_halt_fu_semantics_ACT%s%=&gt;%s%<span class="keyword">open</span>,<br/>
<a name="4969"/><span style="color:red">%s%%s%4969%s%%s%</span>%t%%t%%t%main_rd_rd_controller_semantics_ACT%s%=&gt;%s%main_controller_main_rd_rd_controller_semantics_ACT_868,<br/>
<a name="4970"/><span style="color:red">%s%%s%4970%s%%s%</span>%t%%t%%t%main_id_id_controller_semantics_ACT%s%=&gt;%s%main_controller_main_id_id_controller_semantics_ACT_769,<br/>
<a name="4971"/><span style="color:red">%s%%s%4971%s%%s%</span>%t%%t%%t%main_instr_hw_instr_hw_ACT%s%=&gt;%s%main_controller_main_instr_hw_instr_hw_ACT_879,<br/>
<a name="4972"/><span style="color:red">%s%%s%4972%s%%s%</span>%t%%t%%t%main_fe_fe_controller_semantics_ACT%s%=&gt;%s%main_controller_main_fe_fe_controller_semantics_ACT_759,<br/>
<a name="4973"/><span style="color:red">%s%%s%4973%s%%s%</span>%t%%t%%t%main_flow_logic_control_flow_logic_control_fu_semantics_ACT%s%=&gt;%s%main_controller_main_flow_logic_control_flow_logic_control_fu_semantics_ACT_766,<br/>
<a name="4974"/><span style="color:red">%s%%s%4974%s%%s%</span>%t%%t%%t%main_main_controller_semantics_ACT%s%=&gt;%s%<span class="keyword">open</span><br/>
<a name="4975"/><span style="color:red">%s%%s%4975%s%%s%</span>%t%%t%);<br/>
<a name="4976"/><span style="color:red">%s%%s%4976%s%%s%</span><br/>
<a name="4977"/><span style="color:red">%s%%s%4977%s%%s%</span>%t%<span class="comment">--%s%Port%s%mapping%s%for%s%core</span><br/>
<a name="4978"/><span style="color:red">%s%%s%4978%s%%s%</span>%t%mem_RE1_main_ex2_ex2_controller_semantics_907%s%&lt;=%s%core_mem_RE1_main_ex2_ex2_controller_semantics_907_744;<br/>
<a name="4979"/><span style="color:red">%s%%s%4979%s%%s%</span>%t%mem_RA1_main_ex2_ex2_controller_semantics_911%s%&lt;=%s%core_mem_RA1_main_ex2_ex2_controller_semantics_911_745;<br/>
<a name="4980"/><span style="color:red">%s%%s%4980%s%%s%</span>%t%mem_RSI1_main_ex2_ex2_controller_semantics_915%s%&lt;=%s%core_mem_RSI1_main_ex2_ex2_controller_semantics_915_746;<br/>
<a name="4981"/><span style="color:red">%s%%s%4981%s%%s%</span>%t%mem_RSC1_main_ex2_ex2_controller_semantics_919%s%&lt;=%s%core_mem_RSC1_main_ex2_ex2_controller_semantics_919_747;<br/>
<a name="4982"/><span style="color:red">%s%%s%4982%s%%s%</span>%t%core_mem_RR1_main_ex2_ex2_controller_semantics_923_748%s%&lt;=%s%mem_RR1_main_ex2_ex2_controller_semantics_923;<br/>
<a name="4983"/><span style="color:red">%s%%s%4983%s%%s%</span>%t%port_error_D0_main_ex2_ex2_controller_semantics_986%s%&lt;=%s%core_port_error_D0_main_ex2_ex2_controller_semantics_986_749;<br/>
<a name="4984"/><span style="color:red">%s%%s%4984%s%%s%</span>%t%mem_WE0_main_ex2_ex2_controller_semantics_1002%s%&lt;=%s%core_mem_WE0_main_ex2_ex2_controller_semantics_1002_750;<br/>
<a name="4985"/><span style="color:red">%s%%s%4985%s%%s%</span>%t%mem_WA0_main_ex2_ex2_controller_semantics_1006%s%&lt;=%s%core_mem_WA0_main_ex2_ex2_controller_semantics_1006_751;<br/>
<a name="4986"/><span style="color:red">%s%%s%4986%s%%s%</span>%t%mem_WSI0_main_ex2_ex2_controller_semantics_1010%s%&lt;=%s%core_mem_WSI0_main_ex2_ex2_controller_semantics_1010_752;<br/>
<a name="4987"/><span style="color:red">%s%%s%4987%s%%s%</span>%t%mem_WSC0_main_ex2_ex2_controller_semantics_1014%s%&lt;=%s%core_mem_WSC0_main_ex2_ex2_controller_semantics_1014_753;<br/>
<a name="4988"/><span style="color:red">%s%%s%4988%s%%s%</span>%t%core_mem_RW0_main_ex2_ex2_controller_semantics_1018_754%s%&lt;=%s%mem_RW0_main_ex2_ex2_controller_semantics_1018;<br/>
<a name="4989"/><span style="color:red">%s%%s%4989%s%%s%</span>%t%mem_D0_main_ex2_ex2_controller_semantics_1070%s%&lt;=%s%core_mem_D0_main_ex2_ex2_controller_semantics_1070_755;<br/>
<a name="4990"/><span style="color:red">%s%%s%4990%s%%s%</span>%t%core_mem_FW0_main_ex2_ex2_controller_semantics_1077_756%s%&lt;=%s%mem_FW0_main_ex2_ex2_controller_semantics_1077;<br/>
<a name="4991"/><span style="color:red">%s%%s%4991%s%%s%</span>%t%mem_RE0_main_fe_fe_controller_semantics_1322%s%&lt;=%s%core_mem_RE0_main_fe_fe_controller_semantics_1322_760;<br/>
<a name="4992"/><span style="color:red">%s%%s%4992%s%%s%</span>%t%mem_RA0_main_fe_fe_controller_semantics_1326%s%&lt;=%s%core_mem_RA0_main_fe_fe_controller_semantics_1326_761;<br/>
<a name="4993"/><span style="color:red">%s%%s%4993%s%%s%</span>%t%mem_RSI0_main_fe_fe_controller_semantics_1330%s%&lt;=%s%core_mem_RSI0_main_fe_fe_controller_semantics_1330_762;<br/>
<a name="4994"/><span style="color:red">%s%%s%4994%s%%s%</span>%t%mem_RSC0_main_fe_fe_controller_semantics_1334%s%&lt;=%s%core_mem_RSC0_main_fe_fe_controller_semantics_1334_763;<br/>
<a name="4995"/><span style="color:red">%s%%s%4995%s%%s%</span>%t%core_mem_RR0_main_fe_fe_controller_semantics_1338_764%s%&lt;=%s%mem_RR0_main_fe_fe_controller_semantics_1338;<br/>
<a name="4996"/><span style="color:red">%s%%s%4996%s%%s%</span>%t%port_error_D0_main_fe_fe_controller_semantics_1369%s%&lt;=%s%core_port_error_D0_main_fe_fe_controller_semantics_1369_765;<br/>
<a name="4997"/><span style="color:red">%s%%s%4997%s%%s%</span>%t%core_irq_Q0_main_id_id_controller_semantics_1615_770%s%&lt;=%s%irq_Q0_main_id_id_controller_semantics_1615;<br/>
<a name="4998"/><span style="color:red">%s%%s%4998%s%%s%</span>%t%core_mem_Q0_main_id_id_controller_semantics_1624_771%s%&lt;=%s%mem_Q0_main_id_id_controller_semantics_1624;<br/>
<a name="4999"/><span style="color:red">%s%%s%4999%s%%s%</span>%t%core_mem_FR0_main_id_id_controller_semantics_1629_772%s%&lt;=%s%mem_FR0_main_id_id_controller_semantics_1629;<br/>
<a name="5000"/><span style="color:red">%s%%s%5000%s%%s%</span>%t%port_error_D0_main_id_id_controller_semantics_1653%s%&lt;=%s%core_port_error_D0_main_id_id_controller_semantics_1653_773;<br/>
<a name="5001"/><span style="color:red">%s%%s%5001%s%%s%</span>%t%core_ERST_Q0_main_reset_fu_semantics_3865_869%s%&lt;=%s%ERST_Q0_main_reset_fu_semantics_3865;<br/>
<a name="5002"/><span style="color:red">%s%%s%5002%s%%s%</span>%t%IRST_D0_main_reset_fu_semantics_3867%s%&lt;=%s%core_IRST_D0_main_reset_fu_semantics_3867_870;<br/>
<a name="5003"/><span style="color:red">%s%%s%5003%s%%s%</span>%t%port_output_D0_main_wb_output_wb_output_fu_semantics_4253%s%&lt;=%s%core_port_output_D0_main_wb_output_wb_output_fu_semantics_4253_872;<br/>
<a name="5004"/><span style="color:red">%s%%s%5004%s%%s%</span>%t%port_output_en_D0_main_wb_output_wb_output_fu_semantics_4261%s%&lt;=%s%core_port_output_en_D0_main_wb_output_wb_output_fu_semantics_4261_873;<br/>
<a name="5005"/><span style="color:red">%s%%s%5005%s%%s%</span>%t%port_halt_D0_main_wb_output_wb_output_fu_semantics_4283%s%&lt;=%s%core_port_halt_D0_main_wb_output_wb_output_fu_semantics_4283_874;<br/>
<a name="5006"/><span style="color:red">%s%%s%5006%s%%s%</span>%t%core_mem_Q1_main_wb_wb_controller_semantics_4303_876%s%&lt;=%s%mem_Q1_main_wb_wb_controller_semantics_4303;<br/>
<a name="5007"/><span style="color:red">%s%%s%5007%s%%s%</span>%t%core_mem_FR1_main_wb_wb_controller_semantics_4311_877%s%&lt;=%s%mem_FR1_main_wb_wb_controller_semantics_4311;<br/>
<a name="5008"/><span style="color:red">%s%%s%5008%s%%s%</span>%t%port_error_D0_main_wb_wb_controller_semantics_4353%s%&lt;=%s%core_port_error_D0_main_wb_wb_controller_semantics_4353_878;<br/>
<a name="5009"/><span style="color:red">%s%%s%5009%s%%s%</span><br/>
<a name="5010"/><span style="color:red">%s%%s%5010%s%%s%</span><span class="keyword">end</span>%s%<span class="keyword">architecture</span>%s%behavioral_codix_ca_core_t;<br/>
<a name="5011"/><span style="color:red">%s%%s%5011%s%%s%</span><br/>
</tt>
<script type="text/javascript" src="../scripts/buildsrcpage.js"></script>
  
</body>
</html>
