Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.1.0 (lin64) Build 0 Wed Jan 28 11:59:42 PST 2015
| Date              : Thu Jan 29 12:31:05 2015
| Host              : xsjrdevl25 running 64-bit Red Hat Enterprise Linux Client release 5.9 (Tikanga)
| Command           : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postsynth_timing_max.rpt
| Design            : mkDelayWorker32B
| Device            : 7v2000t-flg1925
| Speed File        : -2  PRODUCTION 1.10 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.132ns  (required time - arrival time)
  Source:                 ars2/fifo_1/ram1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars3/fifo_1/gb2_reg/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        5.109ns  (logic 2.187ns (42.803%)  route 2.922ns (57.197%))
  Logic Levels:           9  (LUT3=3 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 3.455 - 2.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.592     0.592 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.058    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.151 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=3169, unplaced)      0.466     1.618    ars2/fifo_1/ram1/clock1
                                                                      r  ars2/fifo_1/ram1/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      1.800     3.418 r  ars2/fifo_1/ram1/mem_reg/DOBDO[8]
                         net (fo=2, unplaced)         0.466     3.884    ars2/fifo_1/ram1/mem_reg_n_59
                                                                      r  ars2/fifo_1/ram1/q_b[8]_INST_0/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     3.927 r  ars2/fifo_1/ram1/q_b[8]_INST_0/O
                         net (fo=8, unplaced)         0.308     4.235    ars2_n_23
                                                                      r  ars2_i_38/I5
                         LUT6 (Prop_lut6_I5_O)        0.043     4.278 r  ars2_i_38/O
                         net (fo=1, unplaced)         0.270     4.548    ars2_i_38_n_0
                                                                      r  ars2_i_30/I2
                         LUT3 (Prop_lut3_I2_O)        0.043     4.591 r  ars2_i_30/O
                         net (fo=2, unplaced)         0.281     4.872    ars2_i_30_n_0
                                                                      r  ars2_i_24/I5
                         LUT6 (Prop_lut6_I5_O)        0.043     4.915 r  ars2_i_24/O
                         net (fo=41, unplaced)        0.347     5.262    ars2_i_24_n_0
                                                                      r  ars3_i_131/I1
                         LUT5 (Prop_lut5_I1_O)        0.043     5.305 r  ars3_i_131/O
                         net (fo=129, unplaced)       0.376     5.681    ars3_i_131_n_0
                                                                      r  ars3_i_129/I4
                         LUT5 (Prop_lut5_I4_O)        0.043     5.724 r  ars3_i_129/O
                         net (fo=24, unplaced)        0.334     6.058    ars3/fifo_1/we
                                                                      r  ars3/fifo_1/gb2_i_5/I2
                         LUT3 (Prop_lut3_I2_O)        0.043     6.101 f  ars3/fifo_1/gb2_i_5/O
                         net (fo=1, unplaced)         0.270     6.371    ars3/fifo_1/gb2_i_5_n_0
                                                                      f  ars3/fifo_1/gb2_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.043     6.414 r  ars3/fifo_1/gb2_i_3/O
                         net (fo=1, unplaced)         0.270     6.684    ars3/fifo_1/gb2_i_3_n_0
                                                                      r  ars3/fifo_1/gb2_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.043     6.727 r  ars3/fifo_1/gb2_i_1/O
                         net (fo=1, unplaced)         0.000     6.727    ars3/fifo_1/gb2_i_1_n_0
                         FDRE                                         r  ars3/fifo_1/gb2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  wciS0_Clk
                         net (fo=0)                   0.000     2.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.486     2.486 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     2.929    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     3.012 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=3169, unplaced)      0.443     3.455    ars3/fifo_1/clk
                                                                      r  ars3/fifo_1/gb2_reg/C
                         clock pessimism              0.139     3.594    
                         clock uncertainty           -0.035     3.559    
                         FDRE (Setup_fdre_C_D)        0.036     3.595    ars3/fifo_1/gb2_reg
  -------------------------------------------------------------------
                         required time                          3.595    
                         arrival time                          -6.727    
  -------------------------------------------------------------------
                         slack                                 -3.132    

Slack (VIOLATED) :        -3.036ns  (required time - arrival time)
  Source:                 ars2/fifo_1/ram1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars3/fifo_1/ram1/mem_reg_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 2.058ns (45.005%)  route 2.515ns (54.995%))
  Logic Levels:           6  (LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 3.455 - 2.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.592     0.592 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.058    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.151 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=3169, unplaced)      0.466     1.618    ars2/fifo_1/ram1/clock1
                                                                      r  ars2/fifo_1/ram1/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      1.800     3.418 r  ars2/fifo_1/ram1/mem_reg/DOBDO[8]
                         net (fo=2, unplaced)         0.466     3.884    ars2/fifo_1/ram1/mem_reg_n_59
                                                                      r  ars2/fifo_1/ram1/q_b[8]_INST_0/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     3.927 r  ars2/fifo_1/ram1/q_b[8]_INST_0/O
                         net (fo=8, unplaced)         0.308     4.235    ars2_n_23
                                                                      r  ars2_i_38/I5
                         LUT6 (Prop_lut6_I5_O)        0.043     4.278 r  ars2_i_38/O
                         net (fo=1, unplaced)         0.270     4.548    ars2_i_38_n_0
                                                                      r  ars2_i_30/I2
                         LUT3 (Prop_lut3_I2_O)        0.043     4.591 r  ars2_i_30/O
                         net (fo=2, unplaced)         0.281     4.872    ars2_i_30_n_0
                                                                      r  ars2_i_24/I5
                         LUT6 (Prop_lut6_I5_O)        0.043     4.915 r  ars2_i_24/O
                         net (fo=41, unplaced)        0.347     5.262    ars2_i_24_n_0
                                                                      r  ars3_i_131/I1
                         LUT5 (Prop_lut5_I1_O)        0.043     5.305 r  ars3_i_131/O
                         net (fo=129, unplaced)       0.376     5.681    ars3_i_131_n_0
                                                                      r  ars3_i_129/I4
                         LUT5 (Prop_lut5_I4_O)        0.043     5.724 r  ars3_i_129/O
                         net (fo=24, unplaced)        0.466     6.191    ars3/fifo_1/ram1/wren_a
                         RAMB36E1                                     r  ars3/fifo_1/ram1/mem_reg_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  wciS0_Clk
                         net (fo=0)                   0.000     2.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.486     2.486 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     2.929    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     3.012 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=3169, unplaced)      0.443     3.455    ars3/fifo_1/ram1/clock1
                                                                      r  ars3/fifo_1/ram1/mem_reg_0/CLKARDCLK
                         clock pessimism              0.139     3.594    
                         clock uncertainty           -0.035     3.559    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404     3.155    ars3/fifo_1/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          3.155    
                         arrival time                          -6.191    
  -------------------------------------------------------------------
                         slack                                 -3.036    

Slack (VIOLATED) :        -3.036ns  (required time - arrival time)
  Source:                 ars2/fifo_1/ram1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars3/fifo_1/ram1/mem_reg_0/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 2.058ns (45.005%)  route 2.515ns (54.995%))
  Logic Levels:           6  (LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 3.455 - 2.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.592     0.592 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.058    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.151 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=3169, unplaced)      0.466     1.618    ars2/fifo_1/ram1/clock1
                                                                      r  ars2/fifo_1/ram1/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      1.800     3.418 r  ars2/fifo_1/ram1/mem_reg/DOBDO[8]
                         net (fo=2, unplaced)         0.466     3.884    ars2/fifo_1/ram1/mem_reg_n_59
                                                                      r  ars2/fifo_1/ram1/q_b[8]_INST_0/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     3.927 r  ars2/fifo_1/ram1/q_b[8]_INST_0/O
                         net (fo=8, unplaced)         0.308     4.235    ars2_n_23
                                                                      r  ars2_i_38/I5
                         LUT6 (Prop_lut6_I5_O)        0.043     4.278 r  ars2_i_38/O
                         net (fo=1, unplaced)         0.270     4.548    ars2_i_38_n_0
                                                                      r  ars2_i_30/I2
                         LUT3 (Prop_lut3_I2_O)        0.043     4.591 r  ars2_i_30/O
                         net (fo=2, unplaced)         0.281     4.872    ars2_i_30_n_0
                                                                      r  ars2_i_24/I5
                         LUT6 (Prop_lut6_I5_O)        0.043     4.915 r  ars2_i_24/O
                         net (fo=41, unplaced)        0.347     5.262    ars2_i_24_n_0
                                                                      r  ars3_i_131/I1
                         LUT5 (Prop_lut5_I1_O)        0.043     5.305 r  ars3_i_131/O
                         net (fo=129, unplaced)       0.376     5.681    ars3_i_131_n_0
                                                                      r  ars3_i_129/I4
                         LUT5 (Prop_lut5_I4_O)        0.043     5.724 r  ars3_i_129/O
                         net (fo=24, unplaced)        0.466     6.191    ars3/fifo_1/ram1/wren_a
                         RAMB36E1                                     r  ars3/fifo_1/ram1/mem_reg_0/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  wciS0_Clk
                         net (fo=0)                   0.000     2.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.486     2.486 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     2.929    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     3.012 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=3169, unplaced)      0.443     3.455    ars3/fifo_1/ram1/clock1
                                                                      r  ars3/fifo_1/ram1/mem_reg_0/CLKARDCLK
                         clock pessimism              0.139     3.594    
                         clock uncertainty           -0.035     3.559    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.404     3.155    ars3/fifo_1/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          3.155    
                         arrival time                          -6.191    
  -------------------------------------------------------------------
                         slack                                 -3.036    

Slack (VIOLATED) :        -3.036ns  (required time - arrival time)
  Source:                 ars2/fifo_1/ram1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars3/fifo_1/ram1/mem_reg_0/WEA[2]
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 2.058ns (45.005%)  route 2.515ns (54.995%))
  Logic Levels:           6  (LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 3.455 - 2.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.592     0.592 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.058    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.151 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=3169, unplaced)      0.466     1.618    ars2/fifo_1/ram1/clock1
                                                                      r  ars2/fifo_1/ram1/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      1.800     3.418 r  ars2/fifo_1/ram1/mem_reg/DOBDO[8]
                         net (fo=2, unplaced)         0.466     3.884    ars2/fifo_1/ram1/mem_reg_n_59
                                                                      r  ars2/fifo_1/ram1/q_b[8]_INST_0/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     3.927 r  ars2/fifo_1/ram1/q_b[8]_INST_0/O
                         net (fo=8, unplaced)         0.308     4.235    ars2_n_23
                                                                      r  ars2_i_38/I5
                         LUT6 (Prop_lut6_I5_O)        0.043     4.278 r  ars2_i_38/O
                         net (fo=1, unplaced)         0.270     4.548    ars2_i_38_n_0
                                                                      r  ars2_i_30/I2
                         LUT3 (Prop_lut3_I2_O)        0.043     4.591 r  ars2_i_30/O
                         net (fo=2, unplaced)         0.281     4.872    ars2_i_30_n_0
                                                                      r  ars2_i_24/I5
                         LUT6 (Prop_lut6_I5_O)        0.043     4.915 r  ars2_i_24/O
                         net (fo=41, unplaced)        0.347     5.262    ars2_i_24_n_0
                                                                      r  ars3_i_131/I1
                         LUT5 (Prop_lut5_I1_O)        0.043     5.305 r  ars3_i_131/O
                         net (fo=129, unplaced)       0.376     5.681    ars3_i_131_n_0
                                                                      r  ars3_i_129/I4
                         LUT5 (Prop_lut5_I4_O)        0.043     5.724 r  ars3_i_129/O
                         net (fo=24, unplaced)        0.466     6.191    ars3/fifo_1/ram1/wren_a
                         RAMB36E1                                     r  ars3/fifo_1/ram1/mem_reg_0/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  wciS0_Clk
                         net (fo=0)                   0.000     2.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.486     2.486 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     2.929    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     3.012 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=3169, unplaced)      0.443     3.455    ars3/fifo_1/ram1/clock1
                                                                      r  ars3/fifo_1/ram1/mem_reg_0/CLKARDCLK
                         clock pessimism              0.139     3.594    
                         clock uncertainty           -0.035     3.559    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[2])
                                                     -0.404     3.155    ars3/fifo_1/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          3.155    
                         arrival time                          -6.191    
  -------------------------------------------------------------------
                         slack                                 -3.036    

Slack (VIOLATED) :        -3.036ns  (required time - arrival time)
  Source:                 ars2/fifo_1/ram1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars3/fifo_1/ram1/mem_reg_0/WEA[3]
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 2.058ns (45.005%)  route 2.515ns (54.995%))
  Logic Levels:           6  (LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 3.455 - 2.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.592     0.592 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.058    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.151 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=3169, unplaced)      0.466     1.618    ars2/fifo_1/ram1/clock1
                                                                      r  ars2/fifo_1/ram1/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      1.800     3.418 r  ars2/fifo_1/ram1/mem_reg/DOBDO[8]
                         net (fo=2, unplaced)         0.466     3.884    ars2/fifo_1/ram1/mem_reg_n_59
                                                                      r  ars2/fifo_1/ram1/q_b[8]_INST_0/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     3.927 r  ars2/fifo_1/ram1/q_b[8]_INST_0/O
                         net (fo=8, unplaced)         0.308     4.235    ars2_n_23
                                                                      r  ars2_i_38/I5
                         LUT6 (Prop_lut6_I5_O)        0.043     4.278 r  ars2_i_38/O
                         net (fo=1, unplaced)         0.270     4.548    ars2_i_38_n_0
                                                                      r  ars2_i_30/I2
                         LUT3 (Prop_lut3_I2_O)        0.043     4.591 r  ars2_i_30/O
                         net (fo=2, unplaced)         0.281     4.872    ars2_i_30_n_0
                                                                      r  ars2_i_24/I5
                         LUT6 (Prop_lut6_I5_O)        0.043     4.915 r  ars2_i_24/O
                         net (fo=41, unplaced)        0.347     5.262    ars2_i_24_n_0
                                                                      r  ars3_i_131/I1
                         LUT5 (Prop_lut5_I1_O)        0.043     5.305 r  ars3_i_131/O
                         net (fo=129, unplaced)       0.376     5.681    ars3_i_131_n_0
                                                                      r  ars3_i_129/I4
                         LUT5 (Prop_lut5_I4_O)        0.043     5.724 r  ars3_i_129/O
                         net (fo=24, unplaced)        0.466     6.191    ars3/fifo_1/ram1/wren_a
                         RAMB36E1                                     r  ars3/fifo_1/ram1/mem_reg_0/WEA[3]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  wciS0_Clk
                         net (fo=0)                   0.000     2.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.486     2.486 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     2.929    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     3.012 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=3169, unplaced)      0.443     3.455    ars3/fifo_1/ram1/clock1
                                                                      r  ars3/fifo_1/ram1/mem_reg_0/CLKARDCLK
                         clock pessimism              0.139     3.594    
                         clock uncertainty           -0.035     3.559    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[3])
                                                     -0.404     3.155    ars3/fifo_1/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          3.155    
                         arrival time                          -6.191    
  -------------------------------------------------------------------
                         slack                                 -3.036    

Slack (VIOLATED) :        -3.036ns  (required time - arrival time)
  Source:                 ars2/fifo_1/ram1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars3/fifo_1/ram1/mem_reg_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 2.058ns (45.005%)  route 2.515ns (54.995%))
  Logic Levels:           6  (LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 3.455 - 2.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.592     0.592 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.058    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.151 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=3169, unplaced)      0.466     1.618    ars2/fifo_1/ram1/clock1
                                                                      r  ars2/fifo_1/ram1/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      1.800     3.418 r  ars2/fifo_1/ram1/mem_reg/DOBDO[8]
                         net (fo=2, unplaced)         0.466     3.884    ars2/fifo_1/ram1/mem_reg_n_59
                                                                      r  ars2/fifo_1/ram1/q_b[8]_INST_0/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     3.927 r  ars2/fifo_1/ram1/q_b[8]_INST_0/O
                         net (fo=8, unplaced)         0.308     4.235    ars2_n_23
                                                                      r  ars2_i_38/I5
                         LUT6 (Prop_lut6_I5_O)        0.043     4.278 r  ars2_i_38/O
                         net (fo=1, unplaced)         0.270     4.548    ars2_i_38_n_0
                                                                      r  ars2_i_30/I2
                         LUT3 (Prop_lut3_I2_O)        0.043     4.591 r  ars2_i_30/O
                         net (fo=2, unplaced)         0.281     4.872    ars2_i_30_n_0
                                                                      r  ars2_i_24/I5
                         LUT6 (Prop_lut6_I5_O)        0.043     4.915 r  ars2_i_24/O
                         net (fo=41, unplaced)        0.347     5.262    ars2_i_24_n_0
                                                                      r  ars3_i_131/I1
                         LUT5 (Prop_lut5_I1_O)        0.043     5.305 r  ars3_i_131/O
                         net (fo=129, unplaced)       0.376     5.681    ars3_i_131_n_0
                                                                      r  ars3_i_129/I4
                         LUT5 (Prop_lut5_I4_O)        0.043     5.724 r  ars3_i_129/O
                         net (fo=24, unplaced)        0.466     6.191    ars3/fifo_1/ram1/wren_a
                         RAMB36E1                                     r  ars3/fifo_1/ram1/mem_reg_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  wciS0_Clk
                         net (fo=0)                   0.000     2.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.486     2.486 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     2.929    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     3.012 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=3169, unplaced)      0.443     3.455    ars3/fifo_1/ram1/clock1
                                                                      r  ars3/fifo_1/ram1/mem_reg_1/CLKARDCLK
                         clock pessimism              0.139     3.594    
                         clock uncertainty           -0.035     3.559    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404     3.155    ars3/fifo_1/ram1/mem_reg_1
  -------------------------------------------------------------------
                         required time                          3.155    
                         arrival time                          -6.191    
  -------------------------------------------------------------------
                         slack                                 -3.036    

Slack (VIOLATED) :        -3.036ns  (required time - arrival time)
  Source:                 ars2/fifo_1/ram1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars3/fifo_1/ram1/mem_reg_1/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 2.058ns (45.005%)  route 2.515ns (54.995%))
  Logic Levels:           6  (LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 3.455 - 2.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.592     0.592 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.058    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.151 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=3169, unplaced)      0.466     1.618    ars2/fifo_1/ram1/clock1
                                                                      r  ars2/fifo_1/ram1/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      1.800     3.418 r  ars2/fifo_1/ram1/mem_reg/DOBDO[8]
                         net (fo=2, unplaced)         0.466     3.884    ars2/fifo_1/ram1/mem_reg_n_59
                                                                      r  ars2/fifo_1/ram1/q_b[8]_INST_0/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     3.927 r  ars2/fifo_1/ram1/q_b[8]_INST_0/O
                         net (fo=8, unplaced)         0.308     4.235    ars2_n_23
                                                                      r  ars2_i_38/I5
                         LUT6 (Prop_lut6_I5_O)        0.043     4.278 r  ars2_i_38/O
                         net (fo=1, unplaced)         0.270     4.548    ars2_i_38_n_0
                                                                      r  ars2_i_30/I2
                         LUT3 (Prop_lut3_I2_O)        0.043     4.591 r  ars2_i_30/O
                         net (fo=2, unplaced)         0.281     4.872    ars2_i_30_n_0
                                                                      r  ars2_i_24/I5
                         LUT6 (Prop_lut6_I5_O)        0.043     4.915 r  ars2_i_24/O
                         net (fo=41, unplaced)        0.347     5.262    ars2_i_24_n_0
                                                                      r  ars3_i_131/I1
                         LUT5 (Prop_lut5_I1_O)        0.043     5.305 r  ars3_i_131/O
                         net (fo=129, unplaced)       0.376     5.681    ars3_i_131_n_0
                                                                      r  ars3_i_129/I4
                         LUT5 (Prop_lut5_I4_O)        0.043     5.724 r  ars3_i_129/O
                         net (fo=24, unplaced)        0.466     6.191    ars3/fifo_1/ram1/wren_a
                         RAMB36E1                                     r  ars3/fifo_1/ram1/mem_reg_1/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  wciS0_Clk
                         net (fo=0)                   0.000     2.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.486     2.486 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     2.929    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     3.012 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=3169, unplaced)      0.443     3.455    ars3/fifo_1/ram1/clock1
                                                                      r  ars3/fifo_1/ram1/mem_reg_1/CLKARDCLK
                         clock pessimism              0.139     3.594    
                         clock uncertainty           -0.035     3.559    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.404     3.155    ars3/fifo_1/ram1/mem_reg_1
  -------------------------------------------------------------------
                         required time                          3.155    
                         arrival time                          -6.191    
  -------------------------------------------------------------------
                         slack                                 -3.036    

Slack (VIOLATED) :        -3.036ns  (required time - arrival time)
  Source:                 ars2/fifo_1/ram1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars3/fifo_1/ram1/mem_reg_1/WEA[2]
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 2.058ns (45.005%)  route 2.515ns (54.995%))
  Logic Levels:           6  (LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 3.455 - 2.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.592     0.592 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.058    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.151 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=3169, unplaced)      0.466     1.618    ars2/fifo_1/ram1/clock1
                                                                      r  ars2/fifo_1/ram1/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      1.800     3.418 r  ars2/fifo_1/ram1/mem_reg/DOBDO[8]
                         net (fo=2, unplaced)         0.466     3.884    ars2/fifo_1/ram1/mem_reg_n_59
                                                                      r  ars2/fifo_1/ram1/q_b[8]_INST_0/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     3.927 r  ars2/fifo_1/ram1/q_b[8]_INST_0/O
                         net (fo=8, unplaced)         0.308     4.235    ars2_n_23
                                                                      r  ars2_i_38/I5
                         LUT6 (Prop_lut6_I5_O)        0.043     4.278 r  ars2_i_38/O
                         net (fo=1, unplaced)         0.270     4.548    ars2_i_38_n_0
                                                                      r  ars2_i_30/I2
                         LUT3 (Prop_lut3_I2_O)        0.043     4.591 r  ars2_i_30/O
                         net (fo=2, unplaced)         0.281     4.872    ars2_i_30_n_0
                                                                      r  ars2_i_24/I5
                         LUT6 (Prop_lut6_I5_O)        0.043     4.915 r  ars2_i_24/O
                         net (fo=41, unplaced)        0.347     5.262    ars2_i_24_n_0
                                                                      r  ars3_i_131/I1
                         LUT5 (Prop_lut5_I1_O)        0.043     5.305 r  ars3_i_131/O
                         net (fo=129, unplaced)       0.376     5.681    ars3_i_131_n_0
                                                                      r  ars3_i_129/I4
                         LUT5 (Prop_lut5_I4_O)        0.043     5.724 r  ars3_i_129/O
                         net (fo=24, unplaced)        0.466     6.191    ars3/fifo_1/ram1/wren_a
                         RAMB36E1                                     r  ars3/fifo_1/ram1/mem_reg_1/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  wciS0_Clk
                         net (fo=0)                   0.000     2.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.486     2.486 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     2.929    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     3.012 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=3169, unplaced)      0.443     3.455    ars3/fifo_1/ram1/clock1
                                                                      r  ars3/fifo_1/ram1/mem_reg_1/CLKARDCLK
                         clock pessimism              0.139     3.594    
                         clock uncertainty           -0.035     3.559    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[2])
                                                     -0.404     3.155    ars3/fifo_1/ram1/mem_reg_1
  -------------------------------------------------------------------
                         required time                          3.155    
                         arrival time                          -6.191    
  -------------------------------------------------------------------
                         slack                                 -3.036    

Slack (VIOLATED) :        -3.036ns  (required time - arrival time)
  Source:                 ars2/fifo_1/ram1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars3/fifo_1/ram1/mem_reg_1/WEA[3]
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 2.058ns (45.005%)  route 2.515ns (54.995%))
  Logic Levels:           6  (LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 3.455 - 2.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.592     0.592 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.058    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.151 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=3169, unplaced)      0.466     1.618    ars2/fifo_1/ram1/clock1
                                                                      r  ars2/fifo_1/ram1/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      1.800     3.418 r  ars2/fifo_1/ram1/mem_reg/DOBDO[8]
                         net (fo=2, unplaced)         0.466     3.884    ars2/fifo_1/ram1/mem_reg_n_59
                                                                      r  ars2/fifo_1/ram1/q_b[8]_INST_0/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     3.927 r  ars2/fifo_1/ram1/q_b[8]_INST_0/O
                         net (fo=8, unplaced)         0.308     4.235    ars2_n_23
                                                                      r  ars2_i_38/I5
                         LUT6 (Prop_lut6_I5_O)        0.043     4.278 r  ars2_i_38/O
                         net (fo=1, unplaced)         0.270     4.548    ars2_i_38_n_0
                                                                      r  ars2_i_30/I2
                         LUT3 (Prop_lut3_I2_O)        0.043     4.591 r  ars2_i_30/O
                         net (fo=2, unplaced)         0.281     4.872    ars2_i_30_n_0
                                                                      r  ars2_i_24/I5
                         LUT6 (Prop_lut6_I5_O)        0.043     4.915 r  ars2_i_24/O
                         net (fo=41, unplaced)        0.347     5.262    ars2_i_24_n_0
                                                                      r  ars3_i_131/I1
                         LUT5 (Prop_lut5_I1_O)        0.043     5.305 r  ars3_i_131/O
                         net (fo=129, unplaced)       0.376     5.681    ars3_i_131_n_0
                                                                      r  ars3_i_129/I4
                         LUT5 (Prop_lut5_I4_O)        0.043     5.724 r  ars3_i_129/O
                         net (fo=24, unplaced)        0.466     6.191    ars3/fifo_1/ram1/wren_a
                         RAMB36E1                                     r  ars3/fifo_1/ram1/mem_reg_1/WEA[3]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  wciS0_Clk
                         net (fo=0)                   0.000     2.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.486     2.486 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     2.929    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     3.012 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=3169, unplaced)      0.443     3.455    ars3/fifo_1/ram1/clock1
                                                                      r  ars3/fifo_1/ram1/mem_reg_1/CLKARDCLK
                         clock pessimism              0.139     3.594    
                         clock uncertainty           -0.035     3.559    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[3])
                                                     -0.404     3.155    ars3/fifo_1/ram1/mem_reg_1
  -------------------------------------------------------------------
                         required time                          3.155    
                         arrival time                          -6.191    
  -------------------------------------------------------------------
                         slack                                 -3.036    

Slack (VIOLATED) :        -3.036ns  (required time - arrival time)
  Source:                 ars2/fifo_1/ram1/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars3/fifo_1/ram1/mem_reg_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 2.058ns (45.005%)  route 2.515ns (54.995%))
  Logic Levels:           6  (LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 3.455 - 2.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.592     0.592 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.058    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.151 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=3169, unplaced)      0.466     1.618    ars2/fifo_1/ram1/clock1
                                                                      r  ars2/fifo_1/ram1/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      1.800     3.418 r  ars2/fifo_1/ram1/mem_reg/DOBDO[8]
                         net (fo=2, unplaced)         0.466     3.884    ars2/fifo_1/ram1/mem_reg_n_59
                                                                      r  ars2/fifo_1/ram1/q_b[8]_INST_0/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     3.927 r  ars2/fifo_1/ram1/q_b[8]_INST_0/O
                         net (fo=8, unplaced)         0.308     4.235    ars2_n_23
                                                                      r  ars2_i_38/I5
                         LUT6 (Prop_lut6_I5_O)        0.043     4.278 r  ars2_i_38/O
                         net (fo=1, unplaced)         0.270     4.548    ars2_i_38_n_0
                                                                      r  ars2_i_30/I2
                         LUT3 (Prop_lut3_I2_O)        0.043     4.591 r  ars2_i_30/O
                         net (fo=2, unplaced)         0.281     4.872    ars2_i_30_n_0
                                                                      r  ars2_i_24/I5
                         LUT6 (Prop_lut6_I5_O)        0.043     4.915 r  ars2_i_24/O
                         net (fo=41, unplaced)        0.347     5.262    ars2_i_24_n_0
                                                                      r  ars3_i_131/I1
                         LUT5 (Prop_lut5_I1_O)        0.043     5.305 r  ars3_i_131/O
                         net (fo=129, unplaced)       0.376     5.681    ars3_i_131_n_0
                                                                      r  ars3_i_129/I4
                         LUT5 (Prop_lut5_I4_O)        0.043     5.724 r  ars3_i_129/O
                         net (fo=24, unplaced)        0.466     6.191    ars3/fifo_1/ram1/wren_a
                         RAMB36E1                                     r  ars3/fifo_1/ram1/mem_reg_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  wciS0_Clk
                         net (fo=0)                   0.000     2.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.486     2.486 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     2.929    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     3.012 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=3169, unplaced)      0.443     3.455    ars3/fifo_1/ram1/clock1
                                                                      r  ars3/fifo_1/ram1/mem_reg_2/CLKARDCLK
                         clock pessimism              0.139     3.594    
                         clock uncertainty           -0.035     3.559    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404     3.155    ars3/fifo_1/ram1/mem_reg_2
  -------------------------------------------------------------------
                         required time                          3.155    
                         arrival time                          -6.191    
  -------------------------------------------------------------------
                         slack                                 -3.036    




