digraph "CFG for '_Z17OutputDeltaKernelPfS_S_S_' function" {
	label="CFG for '_Z17OutputDeltaKernelPfS_S_S_' function";

	Node0x4bac3b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !4, !invariant.load !5\l  %9 = zext i16 %8 to i32\l  %10 = getelementptr inbounds i8, i8 addrspace(4)* %5, i64 12\l  %11 = bitcast i8 addrspace(4)* %10 to i32 addrspace(4)*\l  %12 = load i32, i32 addrspace(4)* %11, align 4, !tbaa !6\l  %13 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %14 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %15 = udiv i32 %12, %9\l  %16 = mul i32 %15, %9\l  %17 = icmp ugt i32 %12, %16\l  %18 = zext i1 %17 to i32\l  %19 = add i32 %15, %18\l  %20 = mul i32 %19, %14\l  %21 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !15\l  %22 = add i32 %20, %13\l  %23 = mul i32 %22, %9\l  %24 = add i32 %23, %21\l  %25 = load i32, i32 addrspace(4)* @D_OUTPUT_UNITS, align 4, !tbaa !16\l  %26 = icmp slt i32 %24, %25\l  br i1 %26, label %27, label %38\l|{<s0>T|<s1>F}}"];
	Node0x4bac3b0:s0 -> Node0x4bae7a0;
	Node0x4bac3b0:s1 -> Node0x4bae830;
	Node0x4bae7a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%27:\l27:                                               \l  %28 = sext i32 %24 to i64\l  %29 = getelementptr inbounds float, float addrspace(1)* %1, i64 %28\l  %30 = load float, float addrspace(1)* %29, align 4, !tbaa !20,\l... !amdgpu.noclobber !5\l  %31 = getelementptr inbounds float, float addrspace(1)* %2, i64 %28\l  %32 = load float, float addrspace(1)* %31, align 4, !tbaa !20,\l... !amdgpu.noclobber !5\l  %33 = fsub contract float %30, %32\l  %34 = getelementptr inbounds float, float addrspace(1)* %3, i64 %28\l  %35 = load float, float addrspace(1)* %34, align 4, !tbaa !20,\l... !amdgpu.noclobber !5\l  %36 = fmul contract float %33, %35\l  %37 = getelementptr inbounds float, float addrspace(1)* %0, i64 %28\l  store float %36, float addrspace(1)* %37, align 4, !tbaa !20\l  br label %38\l}"];
	Node0x4bae7a0 -> Node0x4bae830;
	Node0x4bae830 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%38:\l38:                                               \l  ret void\l}"];
}
