Generating HDL for page 14.15.24.1 REAL TIME CLOCK AND ADDR EXIT CTR at 8/21/2020 12:24:33 PM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_14_15_24_1_REAL_TIME_CLOCK_AND_ADDR_EXIT_CTR_tb.vhdl, generating default test bench code.
Found combinatorial loop (need D FF) at output of gate at 4B
Found combinatorial loop (need D FF) at output of gate at 3B
Found combinatorial loop (need D FF) at output of gate at 4D
Found combinatorial loop (need D FF) at output of gate at 3D
Found combinatorial loop (need D FF) at output of gate at 4F
Found combinatorial loop (need D FF) at output of gate at 3F
Found combinatorial loop (need D FF) at output of gate at 3H
Found combinatorial loop (need D FF) at output of gate at 2H
Generating Statement for block at 4A with output pin(s) of OUT_4A_C
	and inputs of PS_STORE_ADDR_REGS_OP_CODE,PS_I_RING_7_TIME
	and logic function of NAND
Generating Statement for block at 4B with *latched* output pin(s) of OUT_4B_C_Latch, OUT_4B_C_Latch
	and inputs of OUT_4H_D,OUT_4C_P,OUT_3B_K
	and logic function of NAND
Generating Statement for block at 3B with *latched* output pin(s) of OUT_3B_K_Latch
	and inputs of OUT_4A_C,OUT_4B_C
	and logic function of NAND
Generating Statement for block at 4C with output pin(s) of OUT_4C_P, OUT_4C_P
	and inputs of PS_A_RING_2_TIME,PS_LOGIC_GATE_F_1
	and logic function of NAND
Generating Statement for block at 4D with *latched* output pin(s) of OUT_4D_C_Latch, OUT_4D_C_Latch
	and inputs of OUT_4H_D,OUT_4E_C,OUT_3D_G
	and logic function of NAND
Generating Statement for block at 3D with *latched* output pin(s) of OUT_3D_G_Latch
	and inputs of OUT_4C_P,OUT_4D_C
	and logic function of NAND
Generating Statement for block at 4E with output pin(s) of OUT_4E_C, OUT_4E_C
	and inputs of PS_A_RING_3_TIME,PS_LOGIC_GATE_F_1
	and logic function of NAND
Generating Statement for block at 4F with *latched* output pin(s) of OUT_4F_D_Latch, OUT_4F_D_Latch
	and inputs of OUT_4H_D,OUT_3I_K,OUT_3F_K
	and logic function of NAND
Generating Statement for block at 3F with *latched* output pin(s) of OUT_3F_K_Latch
	and inputs of OUT_4E_C,OUT_4F_D
	and logic function of NAND
Generating Statement for block at 5G with output pin(s) of OUT_5G_E
	and inputs of PS_STORE_ADDR_REGS_OP_CODE,PS_T_SYMBOL_OP_MODIFIER,MS_RTC_BUSY
	and logic function of NAND
Generating Statement for block at 5H with output pin(s) of OUT_5H_P
	and inputs of MS_PROGRAM_RESET_1,OUT_5I_G
	and logic function of NAND
Generating Statement for block at 4H with output pin(s) of OUT_4H_D, OUT_4H_D, OUT_4H_D, OUT_4H_D
	and inputs of OUT_DOT_5H
	and logic function of NOT
Generating Statement for block at 3H with *latched* output pin(s) of OUT_3H_P_Latch, OUT_3H_P_Latch
	and inputs of OUT_4H_D,OUT_2H_C
	and logic function of NAND
Generating Statement for block at 2H with *latched* output pin(s) of OUT_2H_C_Latch
	and inputs of OUT_3H_P,OUT_3I_K
	and logic function of NAND
Generating Statement for block at 5I with output pin(s) of OUT_5I_G
	and inputs of PS_LOGIC_GATE_F_1,PS_ADDR_SCNR_5_POS
	and logic function of NAND
Generating Statement for block at 3I with output pin(s) of OUT_3I_K, OUT_3I_K
	and inputs of PS_LOGIC_GATE_F_1,PS_A_RING_4_TIME
	and logic function of NAND
Generating Statement for block at 5H with output pin(s) of OUT_DOT_5H
	and inputs of OUT_5G_E,OUT_5H_P
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal MS_REAL_TIME_CLOCK_GATE_A
	from gate output OUT_4B_C
Generating output sheet edge signal assignment to 
	signal MS_REAL_TIME_CLOCK_GATE_B
	from gate output OUT_4D_C
Generating output sheet edge signal assignment to 
	signal MS_REAL_TIME_CLOCK_GATE_C
	from gate output OUT_4F_D
Generating output sheet edge signal assignment to 
	signal MS_REAL_TIME_CLOCK_GATE_D
	from gate output OUT_3H_P
Generating D Flip Flop for block at 4B
Generating D Flip Flop for block at 3B
Generating D Flip Flop for block at 4D
Generating D Flip Flop for block at 3D
Generating D Flip Flop for block at 4F
Generating D Flip Flop for block at 3F
Generating D Flip Flop for block at 3H
Generating D Flip Flop for block at 2H
