
                             Synplify (R) Premier 

                Version O-2018.09-SP1 for RHEL64 - Nov 27, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

Starting:    /vol/synopsys/fpga/O-2018.09-SP1/linux_a_64/mbin/synplify
Install:     /vol/synopsys/fpga/O-2018.09-SP1
Hostname:    clayface.ece.northwestern.edu
Date:        Wed Jan 24 12:42:36 2024
Version:     O-2018.09-SP1

Arguments:   -product synplify_premier
ProductType: synplify_premier

License checkout: synplifypremierdp
License: synplifypremierdp from server synopsyslm.ece.northwestern.edu (Using premium license)
Licensed Vendor: All FPGA
License Option: ident



/home/sfs6562/CE495-Digital-design-and-Verification/HW2/proj_2.prjlog file: "/home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr"
Running: rev_1 in foreground

Running proj_1|rev_1

Running Flow: compile (Compile) on proj_1|rev_1
# Wed Jan 24 12:43:06 2024

Running Flow: compile_flow (Compile Process) on proj_1|rev_1
# Wed Jan 24 12:43:06 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on proj_1|rev_1
# Wed Jan 24 12:43:06 2024
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_comp.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs

compiler completed
# Wed Jan 24 12:43:10 2024

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|rev_1
# Wed Jan 24 12:43:10 2024

multi_srs_gen completed
# Wed Jan 24 12:43:10 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_mult.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs
Complete: Compile Process on proj_1|rev_1

Running: premap (Premap) on proj_1|rev_1
# Wed Jan 24 12:43:10 2024

premap completed with warnings
# Wed Jan 24 12:43:11 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on proj_1|rev_1

Running Flow: map (Map) on proj_1|rev_1
# Wed Jan 24 12:43:11 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|rev_1
# Wed Jan 24 12:43:11 2024
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_m.srm to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srm

fpga_mapper completed with warnings
# Wed Jan 24 12:43:11 2024

Return Code: 1
Run Time:00h:00m:00s
Complete: Map on proj_1|rev_1
Complete: Logic Synthesis on proj_1|rev_1
0Removed file: /home/sfs6562/CE495-Digital-design-and-Verification/HW2/src/matmul.sv
log file: "/home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr"
Running: rev_1 in foreground

Running proj_1|rev_1

Running Flow: compile (Compile) on proj_1|rev_1
# Wed Jan 24 12:44:22 2024

Running Flow: compile_flow (Compile Process) on proj_1|rev_1
# Wed Jan 24 12:44:22 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on proj_1|rev_1
# Wed Jan 24 12:44:22 2024
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_comp.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs

compiler completed
# Wed Jan 24 12:44:25 2024

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|rev_1
# Wed Jan 24 12:44:25 2024

multi_srs_gen completed
# Wed Jan 24 12:44:25 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_mult.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs
Complete: Compile Process on proj_1|rev_1

Running: premap (Premap) on proj_1|rev_1
# Wed Jan 24 12:44:25 2024

premap completed with warnings
# Wed Jan 24 12:44:26 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on proj_1|rev_1

Running Flow: map (Map) on proj_1|rev_1
# Wed Jan 24 12:44:26 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|rev_1
# Wed Jan 24 12:44:26 2024
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_m.srm to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srm

fpga_mapper completed with warnings
# Wed Jan 24 12:44:26 2024

Return Code: 1
Run Time:00h:00m:00s
Complete: Map on proj_1|rev_1
Complete: Logic Synthesis on proj_1|rev_1
0log file: "/home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr"
Running: rev_1 in foreground

Running proj_1|rev_1

Running Flow: compile (Compile) on proj_1|rev_1
# Wed Jan 24 12:45:24 2024

Running Flow: compile_flow (Compile Process) on proj_1|rev_1
# Wed Jan 24 12:45:24 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on proj_1|rev_1
# Wed Jan 24 12:45:24 2024
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_comp.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs

compiler completed
# Wed Jan 24 12:45:27 2024

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|rev_1
# Wed Jan 24 12:45:27 2024

multi_srs_gen completed
# Wed Jan 24 12:45:27 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_mult.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs
Complete: Compile Process on proj_1|rev_1

Running: premap (Premap) on proj_1|rev_1
# Wed Jan 24 12:45:27 2024

premap completed with warnings
# Wed Jan 24 12:45:28 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on proj_1|rev_1

Running Flow: map (Map) on proj_1|rev_1
# Wed Jan 24 12:45:28 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|rev_1
# Wed Jan 24 12:45:28 2024
Warning: The design file /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs has been modified.
As a result the open design d:1 is out of date.
Continued use can yield inconsistent results.

Warning: The design file /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_mult.srs has been modified.
As a result the open design d:0 is out of date.
Continued use can yield inconsistent results.

Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_m.srm to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srm

fpga_mapper completed with warnings
# Wed Jan 24 12:45:30 2024

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on proj_1|rev_1
Complete: Logic Synthesis on proj_1|rev_1
0log file: "/home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr"
Running: rev_1 in foreground

Running proj_1|rev_1

Running Flow: compile (Compile) on proj_1|rev_1
# Wed Jan 24 12:45:48 2024

Running Flow: compile_flow (Compile Process) on proj_1|rev_1
# Wed Jan 24 12:45:48 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on proj_1|rev_1
# Wed Jan 24 12:45:48 2024
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_comp.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs

compiler completed
# Wed Jan 24 12:45:51 2024

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|rev_1
# Wed Jan 24 12:45:51 2024
Warning: The design file /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_mult.srs has been modified.
As a result the open design d:2 is out of date.
Continued use can yield inconsistent results.


multi_srs_gen completed
# Wed Jan 24 12:45:53 2024

Return Code: 0
Run Time:00h:00m:02s
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_mult.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs
Complete: Compile Process on proj_1|rev_1

Running: premap (Premap) on proj_1|rev_1
# Wed Jan 24 12:45:53 2024

premap completed with warnings
# Wed Jan 24 12:45:54 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on proj_1|rev_1

Running Flow: map (Map) on proj_1|rev_1
# Wed Jan 24 12:45:54 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|rev_1
# Wed Jan 24 12:45:54 2024
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_m.srm to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srm

fpga_mapper completed with warnings
# Wed Jan 24 12:45:55 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on proj_1|rev_1
Complete: Logic Synthesis on proj_1|rev_1
0log file: "/home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr"
Running: rev_1 in foreground

Running proj_1|rev_1

Running Flow: compile (Compile) on proj_1|rev_1
# Wed Jan 24 12:47:00 2024

Running Flow: compile_flow (Compile Process) on proj_1|rev_1
# Wed Jan 24 12:47:00 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on proj_1|rev_1
# Wed Jan 24 12:47:00 2024
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_comp.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs

compiler completed
# Wed Jan 24 12:47:04 2024

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|rev_1
# Wed Jan 24 12:47:04 2024
Warning: The design file /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs has been modified.
As a result the open design d:3 is out of date.
Continued use can yield inconsistent results.

Warning: The design file /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_mult.srs has been modified.
As a result the open design d:4 is out of date.
Continued use can yield inconsistent results.


multi_srs_gen completed
# Wed Jan 24 12:47:05 2024

Return Code: 0
Run Time:00h:00m:01s
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_mult.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs
Complete: Compile Process on proj_1|rev_1

Running: premap (Premap) on proj_1|rev_1
# Wed Jan 24 12:47:05 2024

premap completed with warnings
# Wed Jan 24 12:47:06 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on proj_1|rev_1

Running Flow: map (Map) on proj_1|rev_1
# Wed Jan 24 12:47:06 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|rev_1
# Wed Jan 24 12:47:06 2024
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_m.srm to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srm

fpga_mapper completed with warnings
# Wed Jan 24 12:47:07 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on proj_1|rev_1
Complete: Logic Synthesis on proj_1|rev_1
0log file: "/home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr"
Running: rev_1 in foreground

Running proj_1|rev_1

Running Flow: compile (Compile) on proj_1|rev_1
# Wed Jan 24 12:47:44 2024

Running Flow: compile_flow (Compile Process) on proj_1|rev_1
# Wed Jan 24 12:47:44 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on proj_1|rev_1
# Wed Jan 24 12:47:44 2024
compiler exited with errors
Job failed on: proj_1|rev_1

Job: "compiler" terminated with error status: 2
See log file: "/home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synlog/matmul_compiler.srr"
# Wed Jan 24 12:47:45 2024

Return Code: 2
Run Time:00h:00m:01s
Complete: Compile Process on proj_1|rev_1
Complete: Compile on proj_1|rev_1
Complete: Logic Synthesis on proj_1|rev_1
2Opening object source file /home/sfs6562/CE495-Digital-design-and-Verification/HW2/src/matmul.sv
log file: "/home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr"
Running: rev_1 in foreground

Running proj_1|rev_1

Running Flow: compile (Compile) on proj_1|rev_1
# Wed Jan 24 12:48:01 2024

Running Flow: compile_flow (Compile Process) on proj_1|rev_1
# Wed Jan 24 12:48:01 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on proj_1|rev_1
# Wed Jan 24 12:48:01 2024
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_comp.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs

compiler completed
# Wed Jan 24 12:48:05 2024

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|rev_1
# Wed Jan 24 12:48:05 2024

multi_srs_gen completed
# Wed Jan 24 12:48:05 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_mult.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs
Complete: Compile Process on proj_1|rev_1

Running: premap (Premap) on proj_1|rev_1
# Wed Jan 24 12:48:05 2024

premap completed with warnings
# Wed Jan 24 12:48:05 2024

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on proj_1|rev_1

Running Flow: map (Map) on proj_1|rev_1
# Wed Jan 24 12:48:05 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|rev_1
# Wed Jan 24 12:48:05 2024
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_m.srm to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srm

fpga_mapper completed with warnings
# Wed Jan 24 12:48:06 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on proj_1|rev_1
Complete: Logic Synthesis on proj_1|rev_1
0Warning: The design file /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_mult.srs has been modified.
As a result the open design d:5 is out of date.
Continued use can yield inconsistent results.

Removed file: /home/sfs6562/CE495-Digital-design-and-Verification/HW2/src/matmul.sv
log file: "/home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srr"
Running: rev_1 in foreground

Running proj_1|rev_1

Running Flow: compile (Compile) on proj_1|rev_1
# Wed Jan 24 12:48:53 2024

Running Flow: compile_flow (Compile Process) on proj_1|rev_1
# Wed Jan 24 12:48:53 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on proj_1|rev_1
# Wed Jan 24 12:48:53 2024
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_comp.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs

compiler completed
# Wed Jan 24 12:48:57 2024

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|rev_1
# Wed Jan 24 12:48:57 2024

multi_srs_gen completed
# Wed Jan 24 12:48:57 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/synwork/matmul_mult.srs to /home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul.srs
Complete: Compile Process on proj_1|rev_1

Running: premap (Premap) on proj_1|rev_1
# Wed Jan 24 12:48:57 2024

premap completed with warnings
# Wed Jan 24 12:48:57 2024

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on proj_1|rev_1

Running Flow: map (Map) on proj_1|rev_1
# Wed Jan 24 12:48:57 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|rev_1
# Wed Jan 24 12:48:57 2024
