/*
 *  Copyright 2008 by Texas Instruments Incorporated.
 *  All rights reserved. Property of Texas Instruments Incorporated.
 *  Restricted rights to use, duplicate or disclose this code are
 *  granted through contract.
 *
 *  @(#) DSP/BIOS_Examples 5,3,3 09-23-2008 (biosEx-j03)
 */
/*
 *  ======== Main.tcf ========
 *  Configuration script used to generate the example's configuration files
 */

/*
 *  Load the evm6474 settings that are common to most examples.
 */

utils.loadPlatform("ti.platforms.evm6474");

/*
 *  Import the bios settings that are common to evm6474.
 */

utils.importFile("evm6474_common.tci");

/*
 *  Import the Main configuration settings that apply to all platforms.
 */

utils.importFile("main.tci");

bios.POOL.ENABLEPOOL = 0;
bios.POOL.ENABLEPOOL = 1;
bios.MEM.instance("CACHE_L1D").destroy();
bios.MEM.instance("CACHE_L1P").destroy();
bios.MEM.instance("DDR2").destroy();
bios.MEM.USERCOMMANDFILE = 1;
bios.HWI.instance("HWI_INT4").fxn = prog.extern("HWI_Vijay", "asm");
bios.HWI.instance("HWI_INT4").interruptSelectNumber = 76;
bios.HWI.instance("HWI_INT4").fxn = prog.extern("HWI_IPC", "asm");
bios.HWI.instance("HWI_INT4").fxn = prog.extern("HWI_IPC");
bios.HWI.instance("HWI_INT4").useDispatcher = 1;
bios.HWI.instance("HWI_INT4").fxn = prog.extern("is_IPC");
bios.MEM.USERCOMMANDFILE = 0;
bios.MEM.ENABLELOADADDR = 0;
bios.MEM.USERCOMMANDFILE = 1;
bios.POOL.ENABLEPOOL = 0;
bios.MEM.STACKSIZE = 0x1000;
bios.MEM.STACKSIZE = 0x100000;
bios.MEM.STACKSIZE = 0xffff;
bios.GBL.C64PLUSL1PCFG = "0k";
bios.GBL.C64PLUSL1DCFG = "0k";
bios.MSGQ.ENABLEMSGQ = 0;
bios.HWI.instance("HWI_INT4").useDispatcher = 1;
bios.MEM.STACKSIZE = 0x1ffff;
bios.MEM.BIOSOBJSEG = prog.get("L2RAM");
bios.MEM.instance("L2RAM").heapSize = 0x00005000;
bios.MEM.instance("L2RAM").heapSize = 0x00006000;
bios.MEM.instance("L2RAM").heapSize = 0x00008000;
bios.MEM.instance("L2RAM").heapSize = 0x00018000;
bios.MEM.instance("L2RAM").heapSize = 0x00008000;
bios.MEM.instance("L2RAM").heapSize = 0x00020000;
bios.TSK.STACKSIZE = 8192;
bios.TSK.STACKSIZE = 2048;
bios.TSK.STACKSIZE = 1024;
bios.MEM.instance("L2RAM").len = 0x00080000;
bios.MEM.instance("L2RAM").len = 0x00100000;
bios.MEM.instance("L2RAM").heapSize = 0x00030000;
bios.MEM.instance("L2RAM").heapSize = 0x00006000;
bios.GBL.C64PLUSL1PCFG = "32k";
bios.GBL.C64PLUSL1DCFG = "32k";
bios.GBL.C64PLUSL2CFG = "64k";
bios.MEM.instance("CACHE_L2").destroy();
bios.MEM.instance("L2RAM").heapSize = 0x00008000;
bios.MEM.instance("L2RAM").heapSize = 0x00020000;
bios.MEM.instance("L2RAM").heapSize = 0x00010000;
bios.MEM.instance("L2RAM").len = 0x00200000;
bios.MEM.instance("L2RAM").len = 0x00100000;
bios.MEM.instance("L2RAM").heapSize = 0x00020000;
bios.MEM.instance("L2RAM").heapSize = 0x00030000;
bios.MEM.instance("L2RAM").heapSize = 0x00040000;
bios.MEM.create("L1D_RAM");
bios.MEM.instance("L1D_RAM").base = 0x00f04000;
bios.MEM.instance("L1D_RAM").len = 0x0000c000;
bios.MEM.instance("L1D_RAM").createHeap = 0;
bios.GBL.C64PLUSL2CFG = "256k";
bios.MEM.create("DDR_LOG");
bios.MEM.instance("DDR_LOG").destroy();
bios.MEM.instance("L1D_RAM").len = 0x00008000;
bios.MEM.create("C1_DDR_DATA_RAM");
bios.MEM.create("C1_DDR_PROG_RAM");
bios.MEM.instance("C1_DDR_DATA_RAM").comment = "DATA RAM";
bios.MEM.instance("C1_DDR_DATA_RAM").base = 0x08500000;
bios.MEM.instance("C1_DDR_DATA_RAM").len = 0x02000000;
bios.MEM.instance("C1_DDR_DATA_RAM").createHeap = 0;
bios.MEM.instance("C1_DDR_PROG_RAM").comment = "PROG RAM";
bios.MEM.instance("C1_DDR_PROG_RAM").base = 0x87000000;
bios.MEM.instance("C1_DDR_PROG_RAM").len = 0x02000000;
bios.MEM.instance("C1_DDR_PROG_RAM").createHeap = 0;
bios.MEM.instance("C1_DDR_PROG_RAM").space = "code";
bios.MEM.create("CMN_DDR_DATA_RAM");
bios.MEM.instance("CMN_DDR_DATA_RAM").createHeap = 0;
bios.MEM.instance("CMN_DDR_DATA_RAM").comment = "DATA RAM";
bios.MEM.instance("CMN_DDR_DATA_RAM").base = 0x80000000;
bios.MEM.instance("CMN_DDR_DATA_RAM").len = 0x01000000;
bios.LOG.create("fatal");
bios.LOG.instance("trace").bufSeg = prog.get("CMN_DDR_DATA_RAM");
bios.LOG.instance("trace").bufLen = 1024;
bios.LOG.instance("fatal").bufSeg = prog.get("CMN_DDR_DATA_RAM");
bios.LOG.instance("fatal").bufLen = 1024;
bios.LOG.create("warning");
bios.LOG.instance("warning").bufSeg = prog.get("CMN_DDR_DATA_RAM");
bios.LOG.instance("warning").bufLen = 1024;
bios.LOG.create("event");
bios.LOG.instance("event").bufLen = 1024;
bios.LOG.instance("event").bufSeg = prog.get("CMN_DDR_DATA_RAM");
bios.MEM.create("C0_DDR_DATA_RAM");
bios.MEM.instance("C0_DDR_DATA_RAM").comment = "DATA RAM";
bios.MEM.instance("C0_DDR_DATA_RAM").len = 0x02000000;
bios.MEM.instance("C0_DDR_DATA_RAM").base = 0x08500000;
bios.MEM.instance("C0_DDR_DATA_RAM").createHeap = 0;
bios.MEM.instance("C0_DDR_DATA_RAM").base = 0x81000000;
bios.MEM.instance("C1_DDR_DATA_RAM").base = 0x85000000;
bios.MEM.create("C0_DDR_PROG_RAM");
bios.MEM.instance("C0_DDR_PROG_RAM").comment = "PROG RAM";
bios.MEM.instance("C0_DDR_PROG_RAM").len = 0x02000000;
bios.MEM.instance("C0_DDR_PROG_RAM").base = 0x87000000;
bios.MEM.instance("C0_DDR_PROG_RAM").createHeap = 0;
bios.MEM.instance("C0_DDR_PROG_RAM").base = 0x83000000;
bios.MEM.create("C2_DDR_DATA_RAM");
bios.MEM.instance("C2_DDR_DATA_RAM").comment = "DATA RAM";
bios.MEM.instance("C2_DDR_DATA_RAM").len = 0x02000000;
bios.MEM.instance("C2_DDR_DATA_RAM").base = 0x81000000;
bios.MEM.instance("C2_DDR_DATA_RAM").createHeap = 0;
bios.MEM.instance("C2_DDR_DATA_RAM").base = 0x89000000;
bios.MEM.create("C2_DDR_PROG_RAM");
bios.MEM.instance("C2_DDR_PROG_RAM").comment = "DATA RAM";
bios.MEM.instance("C2_DDR_PROG_RAM").len = 0x02000000;
bios.MEM.instance("C2_DDR_PROG_RAM").base = 0x81000000;
bios.MEM.instance("C2_DDR_PROG_RAM").createHeap = 0;
bios.MEM.instance("C2_DDR_PROG_RAM").base = 0x8b000000;
bios.LOG.instance("fatal").bufLen = 4096;
bios.LOG.instance("trace").bufLen = 4096;
bios.LOG.instance("warning").bufLen = 4096;
bios.MEM.create("CMN_DDR_SRIO_SLAVEBUFF");
bios.MEM.instance("CMN_DDR_SRIO_SLAVEBUFF").base = 0x8d000000;
bios.MEM.instance("CMN_DDR_SRIO_SLAVEBUFF").heapSize = 0x00000000;
bios.MEM.instance("CMN_DDR_SRIO_SLAVEBUFF").createHeap = 0;
bios.MEM.instance("CMN_DDR_SRIO_SLAVEBUFF").len = 0x01000000;
bios.MEM.instance("CMN_DDR_SRIO_SLAVEBUFF").comment = "SRIO_Slave_buffer";
bios.MEM.create("TABLE_INDEX");
bios.MEM.instance("TABLE_INDEX").base = 0x80000000;
bios.MEM.instance("TABLE_INDEX").len = 0x00000400;
bios.MEM.instance("TABLE_INDEX").comment = "Table_Index";
bios.MEM.instance("CMN_DDR_DATA_RAM").base = 0x80000400;
bios.MEM.instance("CMN_DDR_DATA_RAM").len = 0x00fffc00;
bios.MEM.instance("TABLE_INDEX").heapSize = 0x00000000;
bios.MEM.instance("TABLE_INDEX").createHeap = 0;
bios.GBL.C64PLUSCONFIGURE = 0;
bios.GBL.C64PLUSCONFIGURE = 1;
bios.GBL.C64PLUSL2CFG = "0k";
bios.GBL.C64PLUSL1DCFG = "32k";
bios.GBL.C64PLUSL2CFG = "0k";
bios.GBL.C64PLUSMAR128to159 = 0x00000000;
bios.PRD.USECLK = 0;
bios.GBL.C64PLUSMAR128to159 = 0x0000ffff;
bios.GBL.C64PLUSMAR128to159 = 0x00000000;
bios.LOG.instance("event").bufSeg = prog.get("L2RAM");
bios.LOG.instance("fatal").bufSeg = prog.get("L2RAM");
bios.LOG.instance("trace").bufSeg = prog.get("L2RAM");
bios.LOG.instance("warning").bufSeg = prog.get("L2RAM");
bios.GBL.C64PLUSMAR128to159 = 0x0000ffff;
bios.GBL.C64PLUSMAR128to159 = 0xffffffff;
bios.PRD.USECLK = 1;
bios.GBL.C64PLUSMAR128to159 = 0x0000ffff;
bios.PRD.USECLK = 0;
bios.GBL.C64PLUSL1DCFG = "0k";
bios.GBL.C64PLUSL1DCFG = "32k";
bios.GBL.C64PLUSL1DCFG = "0k";
bios.GBL.C64PLUSMAR128to159 = 0x00000000;
bios.PRD.USECLK = 0;
bios.PRD.MICROSECONDS = 1000.0;
bios.PRD.USECLK = 0;
bios.PRD.MICROSECONDS = 1000.0;
bios.PRD.USECLK = 1;
bios.PRD.USECLK = 0;
bios.PRD.MICROSECONDS = 1000.0;
bios.CLK.ENABLECLK = 0;
bios.CLK.ENABLECLK = 1;
bios.CLK.ENABLECLK = 0;
bios.CLK.ENABLEHTIME = 0;
bios.CLK.ENABLECLK = 1;
bios.PRD.USECLK = 1;
bios.HWI.RESETVECTOR = 1;
bios.GBL.C64PLUSCONFIGURE = 1;
bios.GBL.C64PLUSL1DCFG = "0k";
bios.GBL.C64PLUSL1PCFG = "0k";
bios.CLK.instance("PRD_clock").order = 1;
bios.CLK.ENABLEHTIME = 1;
bios.PRD.USECLK = 0;
bios.PRD.USECLK = 1;
bios.HWI.RESETVECTOR = 0;
bios.PRD.USECLK = 0;
bios.GBL.C64PLUSL1PCFG = "32k";
bios.CLK.ENABLECLK = 1;
bios.GBL.SPECIFYRTSLIB = 0;
bios.MEM.instance("L2RAM").heapSize = 0x00060000;
bios.MEM.instance("C0_DDR_DATA_RAM").destroy();
bios.MEM.instance("C0_DDR_PROG_RAM").destroy();
bios.MEM.instance("C1_DDR_DATA_RAM").destroy();
bios.MEM.instance("C1_DDR_PROG_RAM").destroy();
bios.MEM.instance("C2_DDR_DATA_RAM").destroy();
bios.MEM.instance("C2_DDR_PROG_RAM").destroy();
bios.MEM.instance("CMN_DDR_DATA_RAM").destroy();
bios.MEM.instance("CMN_DDR_SRIO_SLAVEBUFF").destroy();
bios.MEM.instance("TABLE_INDEX").destroy();
bios.MEM.create("C0_HEAP_RAM");
bios.MEM.instance("C0_HEAP_RAM").base = 0x80000000;
bios.MEM.instance("C0_HEAP_RAM").len = 0x01000000;
bios.MEM.instance("C0_HEAP_RAM").createHeap = 0;
bios.MEM.instance("C0_HEAP_RAM").comment = "Used by custom Alloc()";
bios.MEM.create("C1_HEAP_RAM");
bios.MEM.instance("C1_HEAP_RAM").base = 0x81000000;
bios.MEM.instance("C1_HEAP_RAM").len = 0x10000000;
bios.MEM.instance("C1_HEAP_RAM").createHeap = 0;
bios.MEM.instance("C1_HEAP_RAM").comment = "Used by custom Alloc()";
bios.MEM.create("C2_HEAP_RAM");
bios.MEM.instance("C2_HEAP_RAM").comment = "Used by custom Alloc()";
bios.MEM.instance("C2_HEAP_RAM").base = 0x82000000;
bios.MEM.instance("C2_HEAP_RAM").len = 0x01000000;
bios.MEM.instance("C2_HEAP_RAM").createHeap = 0;
bios.MEM.create("CX_CRITICAL_SECTION");
bios.MEM.instance("CX_CRITICAL_SECTION").comment = "SHARED BY ALL CORES";
bios.MEM.instance("CX_CRITICAL_SECTION").base = 0x83000000;
bios.MEM.instance("CX_CRITICAL_SECTION").len = 0x01000000;
bios.MEM.instance("CX_CRITICAL_SECTION").createHeap = 0;
bios.MEM.instance("C1_HEAP_RAM").len = 0x01000000;
bios.MEM.create("CX_CRITICAL_SECTION_REFERENCE");
bios.MEM.instance("CX_CRITICAL_SECTION_REFERENCE").base = 0x84000000;
bios.MEM.instance("CX_CRITICAL_SECTION_REFERENCE").len = 0x00800000;
bios.MEM.instance("CX_CRITICAL_SECTION_REFERENCE").comment = "Reference for Critical section";
bios.MEM.instance("CX_CRITICAL_SECTION_REFERENCE").createHeap = 0;
bios.MEM.create("C0_BURST_DATA");
bios.MEM.instance("C0_BURST_DATA").comment = "for receiving IQ samples";
bios.MEM.instance("C0_BURST_DATA").base = 0x84800000;
bios.MEM.instance("C0_BURST_DATA").len = 0x01000000;
bios.MEM.instance("C0_BURST_DATA").createHeap = 0;
bios.MEM.create("C0_PROG_RAM");
bios.MEM.instance("C0_PROG_RAM").base = 0x85800000;
bios.MEM.instance("C0_PROG_RAM").len = 0x00800000;
bios.MEM.instance("C0_PROG_RAM").createHeap = 0;
bios.MEM.instance("C0_PROG_RAM").space = "code";
bios.MEM.instance("C0_PROG_RAM").comment = "program memory";
bios.MEM.create("C1_PROG_RAM");
bios.MEM.instance("C1_PROG_RAM").comment = "program memory";
bios.MEM.instance("C1_PROG_RAM").base = 0x86000000;
bios.MEM.instance("C1_PROG_RAM").len = 0x00800000;
bios.MEM.instance("C1_PROG_RAM").createHeap = 0;
bios.MEM.instance("C1_PROG_RAM").space = "code";
bios.MEM.create("C2_PROG_RAM");
bios.MEM.instance("C2_PROG_RAM").comment = "program memory";
bios.MEM.instance("C2_PROG_RAM").base = 0x86800000;
bios.MEM.instance("C2_PROG_RAM").len = 0x00800000;
bios.MEM.instance("C2_PROG_RAM").createHeap = 0;
bios.MEM.instance("C2_PROG_RAM").space = "code";
bios.MEM.create("C0_DATA_RAM");
bios.MEM.instance("C0_DATA_RAM").comment = "data";
bios.MEM.instance("C0_DATA_RAM").base = 0x87000000;
bios.MEM.instance("C0_DATA_RAM").len = 0x02000000;
bios.MEM.instance("C0_DATA_RAM").createHeap = 0;
bios.MEM.create("C1_DATA_RAM");
bios.MEM.instance("C1_DATA_RAM").base = 0x89000000;
bios.MEM.instance("C1_DATA_RAM").len = 0x02000000;
bios.MEM.instance("C1_DATA_RAM").createHeap = 0;
bios.MEM.instance("C1_DATA_RAM").comment = "data ram";
bios.MEM.create("C2_DATA_RAM");
bios.MEM.instance("C2_DATA_RAM").base = 0x8b000000;
bios.MEM.instance("C2_DATA_RAM").len = 0x02000000;
bios.MEM.instance("C2_DATA_RAM").createHeap = 0;
bios.MEM.instance("C2_DATA_RAM").comment = "data ram";
bios.MEM.instance("L2RAM").heapSize = 0x00004000;
bios.MEM.instance("L2RAM").heapSize = 0x00060000;
bios.PRD.USECLK = 1;
bios.PRD.USECLK = 0;
bios.MEM.instance("L2RAM").heapSize = 0x00050000;
bios.MEM.instance("L2RAM").heapSize = 0x00060000;
bios.MEM.instance("L2RAM").enableHeapLabel = 0;
bios.HWI.instance("HWI_INT4").interruptSelectNumber = 4;
bios.HWI.instance("HWI_INT4").fxn = prog.extern("HWI_unused", "asm");
bios.HWI.instance("HWI_INT4").useDispatcher = 0;
bios.MEM.STACKSIZE = 0x40000;
bios.MEM.instance("L2RAM").heapSize = 0x00040000;
bios.MEM.STACKSIZE = 0x30000;
bios.MEM.instance("L2RAM").len = 0x000c0000;
bios.MEM.instance("L2RAM").heapSize = 0x00050000;
bios.MEM.STACKSIZE = 0x40000;
bios.MEM.STACKSIZE = 0x30000;
bios.MEM.instance("L2RAM").heapSize = 0x00040000;
bios.PRD.USECLK = 1;
bios.LOG.create("nwscan");
bios.LOG.instance("nwscan").bufLen = 512;
bios.LOG.create("dump");
bios.LOG.instance("dump").bufLen = 2048;
bios.LOG.instance("nwscan").destroy();
bios.MEM.instance("L2RAM").heapSize = 0x00060000;
bios.MEM.STACKSIZE = 0x40000;
bios.MEM.instance("L2RAM").heapSize = 0x00065000;
bios.MEM.STACKSIZE = 0x30000;
bios.MEM.STACKSIZE = 0x40000;
bios.MEM.instance("L2RAM").heapSize = 0x00050000;
bios.MEM.instance("L2RAM").heapSize = 0x00055000;
bios.MEM.STACKSIZE = 0x30000;
bios.MEM.instance("L2RAM").heapSize = 0x00050000;
bios.MEM.instance("L2RAM").heapSize = 0x00040000;
bios.ECM.ENABLE = 1;
bios.HOOK.create("hookNdk");
bios.HOOK.instance("hookNdk").createFxn = prog.extern("NDK_hookCreate");
bios.HOOK.instance("hookNdk").initFxn = prog.extern("NDK_hookInit");
bios.PRD.create("prdNdk");
bios.PRD.instance("prdNdk").order = 1;
bios.PRD.instance("prdNdk").period = 100;
bios.PRD.instance("prdNdk").fxn = prog.extern("llTimerTick");
bios.GBL.CALLUSERINITFXN = 1;
bios.GBL.USERINITFXN = prog.extern("EVM_init");
bios.TSK.create("TSK0");
bios.TSK.instance("TSK0").order = 1;
bios.TSK.instance("TSK0").fxn = prog.extern("Test_EthBuff");
bios.TSK.instance("TSK_idle").order = 1;
bios.TSK.instance("TSK0").destroy();
bios.MEM.STACKSIZE = 0x20000;
bios.MEM.STACKSIZE = 0x25000;
bios.LOG.instance("dump").bufLen = 8192;
bios.LOG.instance("trace").bufLen = 2048;
bios.LOG.instance("fatal").bufLen = 2048;
bios.LOG.instance("warning").bufLen = 2048;
bios.LOG.instance("dump").bufLen = 16384;
bios.LOG.instance("fatal").bufLen = 512;
bios.LOG.instance("dump").bufLen = 4096;
bios.LOG.instance("fatal").bufLen = 4096;
bios.LOG.instance("fatal").bufLen = 16384;
bios.LOG.instance("dump").bufLen = 1024;
bios.LOG.instance("trace").bufLen = 1024;
bios.PRD.create("PrdEthernet");
bios.PRD.instance("PrdEthernet").order = 2;
bios.PRD.instance("PrdEthernet").period = 100;
bios.PRD.instance("PrdEthernet").fxn = prog.extern("");
bios.PRD.instance("PrdEthernet").fxn = prog.extern("Ethernet_TimerTick");
bios.PRD.instance("PrdEthernet").comment = "Timer for non ndk Ethernet";
bios.MEM.instance("L2RAM").heapSize = 0x00035000;
bios.MEM.instance("L2RAM").base = 0x00820000;
bios.MEM.create("L2HEAP");
bios.MEM.instance("L2HEAP").comment = "APP_HEAP/BOOT_space";
bios.MEM.instance("L2HEAP").base = 0x00800000;
bios.MEM.instance("L2HEAP").len = 0x00020000;
bios.MEM.instance("L2HEAP").heapSize = 0x00020000;
bios.MEM.instance("L2RAM").heapSize = 0x00015000;
bios.GBL.C64PLUSL2CFG = "128k";
bios.MEM.instance("L2RAM").len = 0x000e0000;
bios.GBL.C64PLUSL1PCFG = "16k";
bios.MEM.USERCOMMANDFILE = 1;
bios.LOG.instance("dump").bufLen = 0;
bios.LOG.instance("event").bufLen = 0;
bios.LOG.instance("fatal").bufLen = 0;
bios.LOG.instance("LOG_system").bufLen = 0;
bios.LOG.instance("trace").bufLen = 16;
bios.LOG.instance("trace").bufSeg = prog.get("C0_HEAP_RAM");
bios.LOG.instance("warning").bufLen = 0;
bios.LOG.instance("trace").bufLen = 2048;
bios.GBL.C64PLUSL2CFG = "0k";
bios.MEM.create("L1PRAM");
bios.MEM.instance("L1PRAM").comment = "L1PRAM for frequent code";
bios.MEM.instance("L1PRAM").createHeap = 0;
bios.MEM.instance("L1PRAM").len = 0x00004000;
bios.MEM.instance("L1PRAM").space = "code";
bios.MEM.instance("L1PRAM").base = 0x00e00000;
bios.MEM.instance("L1D_RAM").base = 0x00f00000;
bios.MEM.instance("L1PRAM").destroy();
bios.MEM.create("L1P_RAM");
bios.MEM.instance("L1P_RAM").base = 0x00e00000;
bios.MEM.instance("L1P_RAM").createHeap = 0;
bios.MEM.instance("L1P_RAM").comment = "L1PRAM for frequent code";
bios.MEM.instance("L1P_RAM").len = 0x00004000;
bios.MEM.STACKSIZE = 0x30000;
bios.MEM.STACKSIZE = 0x35000;
bios.MEM.STACKSIZE = 0x30000;
bios.LOG.instance("trace").bufSeg = prog.get("L2RAM");
bios.LOG.instance("dump").bufLen = 2048;
bios.LOG.instance("event").bufLen = 2048;
bios.LOG.instance("fatal").bufLen = 2048;
bios.MEM.create("CORE_HEALTH");
bios.MEM.instance("CORE_HEALTH").base = 0x8fffff00;
bios.MEM.instance("CORE_HEALTH").len = 0x00000100;
bios.MEM.instance("CORE_HEALTH").createHeap = 0;
bios.MEM.instance("CORE_HEALTH").comment = "RESERVED FOR CORE HEALTH";
// !GRAPHICAL_CONFIG_TOOL_SCRIPT_INSERT_POINT!

if (config.hasReportedError == false) {
    prog.gen();
}
