
---------- Begin Simulation Statistics ----------
final_tick                                22157379375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    376                       # Simulator instruction rate (inst/s)
host_mem_usage                                8740088                       # Number of bytes of host memory used
host_op_rate                                      386                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20056.43                       # Real time elapsed on the host
host_tick_rate                                 807645                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7532014                       # Number of instructions simulated
sim_ops                                       7744569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016198                       # Number of seconds simulated
sim_ticks                                 16198466875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.260668                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   48342                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                62570                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                621                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4953                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             65391                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6201                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7549                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1348                       # Number of indirect misses.
system.cpu.branchPred.lookups                  111754                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   18251                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          892                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      711625                       # Number of instructions committed
system.cpu.committedOps                        759160                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.461589                       # CPI: cycles per instruction
system.cpu.discardedOps                         13786                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             538681                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             98140                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            46432                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          918303                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.406242                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      539                       # number of quiesce instructions executed
system.cpu.numCycles                          1751728                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       539                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  581963     76.66%     76.66% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1756      0.23%     76.89% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::MemRead                 104635     13.78%     90.67% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 70806      9.33%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   759160                       # Class of committed instruction
system.cpu.quiesceCycles                     24165819                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          833425                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          523                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1350                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              228168                       # Transaction distribution
system.membus.trans_dist::ReadResp             228804                       # Transaction distribution
system.membus.trans_dist::WriteReq             138049                       # Transaction distribution
system.membus.trans_dist::WriteResp            138049                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          292                       # Transaction distribution
system.membus.trans_dist::CleanEvict              210                       # Transaction distribution
system.membus.trans_dist::ReadExReq               201                       # Transaction distribution
system.membus.trans_dist::ReadExResp              201                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            277                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           359                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          618                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          618                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           53                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2220                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1505                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        12526                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       721466                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       721466                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 734610                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        17728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        17728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        52992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        12252                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        71220                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     23086572                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     23086572                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23175520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            367367                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000065                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.008082                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  367343     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      24      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              367367                       # Request fanout histogram
system.membus.reqLayer6.occupancy           992475955                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               6.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            11089625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              580171                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2136750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            9233565                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1422566830                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              8.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1388750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       318976                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       318976                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       512335                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       512335                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          322                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5082                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8748                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        53328                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        94288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1486848                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1548288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1662622                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          506                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7986                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        12252                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       852968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1508328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23789568                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     24772608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     26473928                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2740741750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             16.9                       # Network utilization (%)
system.acctest.local_bus.numRequests          1839274                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          794                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.09                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2226440588                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         13.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1470031000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          9.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       507904                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        63488                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      4045815                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     20229075                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3034361                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      4045815                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     31355066                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      4045815                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3034361                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      7080176                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      4045815                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     20229075                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      7080176                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      7080176                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     38435242                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3034361                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      7080176                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       10114537                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3034361                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1043309                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4077670                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3034361                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     10114537                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1043309                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      14192207                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       227613                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       227613                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       133120                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       133120                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         6184                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       712704                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       721466                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       197608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22806528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     23086572                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       441255                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       441255    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       441255                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1070185830                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          6.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1271172000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          7.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     33008448                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8065744                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1985155771                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     12137445                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     40458150                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2037751366                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     40458150                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     40519884                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     80978034                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2025613921                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     52657329                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     40458150                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2118729400                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     17563648                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8257536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     26411008                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     15532032                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     25624576                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4390912                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       258048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4667392                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2523136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       485376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3008512                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     36412335                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1084278416                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    509772688                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1630463439                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    623055508                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    958858151                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1581913659                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     36412335                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1707333923                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1468630839                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3212377097                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        17728                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        19264                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        17728                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        17728                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          277                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          301                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1094425                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        94824                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1189248                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1094425                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1094425                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1094425                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        94824                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1189248                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     14548992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          34304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14601196                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        18688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8257536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8538368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       227328                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             536                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              228149                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          292                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       129024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             133412                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        61734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    898170926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1043309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2117731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             901393701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1153689                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     12137445                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    509772688                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      4045815                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            527109637                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1153689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     12199179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1407943614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      4045815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1043309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2117731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1428503338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       292.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      3092.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    356067.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       529.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006379827500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          378                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          378                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              415069                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             141552                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      228149                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     133412                       # Number of write requests accepted
system.mem_ctrls.readBursts                    228149                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   133412                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    292                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8338                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.16                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7378489195                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1139285000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13359735445                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32382.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58632.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       302                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   212517                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  124210                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                228148                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               133412                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  199937                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8010                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    7940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7920                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    781                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24551                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.734023                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   867.596042                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   231.723975                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          531      2.16%      2.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          665      2.71%      4.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          336      1.37%      6.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          384      1.56%      7.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          452      1.84%      9.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          327      1.33%     10.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          339      1.38%     12.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          453      1.85%     14.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        21064     85.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24551                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          378                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     602.859788                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    930.747293                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            250     66.14%     66.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            1      0.26%     66.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            1      0.26%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            3      0.79%     67.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           41     10.85%     78.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      0.26%     78.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.26%     78.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           65     17.20%     96.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2240-2303            1      0.26%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            8      2.12%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            6      1.59%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           378                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          378                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     352.973545                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     86.011070                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    465.168814                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            217     57.41%     57.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            21      5.56%     62.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             7      1.85%     64.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.26%     65.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.53%     65.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            4      1.06%     66.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.53%     67.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.53%     67.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.26%     67.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            4      1.06%     69.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          117     30.95%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           378                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14582848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   18688                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8539136                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14601196                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8538368                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       900.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       527.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    901.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    527.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16198356875                       # Total gap between requests
system.mem_ctrls.avgGap                      44801.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14530752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        33856                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        20416                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8256576                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 61734.237426095911                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 897044893.947718024254                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1043308.612501020893                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2090074.342297903262                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1260366.191291174153                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 12137444.951869865879                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 509713423.110605299473                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 4045814.983956621960                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       227328                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          536                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          292                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       129024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1457430                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13317011840                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18832990                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     22433185                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   9550952690                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   1850083570                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 276625033485                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    310692375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     72871.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58580.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     71067.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41852.96                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32708742.09                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    602240.75                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2143981.22                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    303410.52                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         12115557.450000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8455364.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        414414918.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          185426004                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     155046956.400001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     130706403.149991                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     215436697.199998                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1121601901.350006                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         69.241238                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11250742085                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    876330000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4071419290                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1078                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           539                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     28021988.636364                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    164512037.876708                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          539    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        89625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545308500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             539                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7053527500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  15103851875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       223965                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           223965                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       223965                       # number of overall hits
system.cpu.icache.overall_hits::total          223965                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          277                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            277                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          277                       # number of overall misses
system.cpu.icache.overall_misses::total           277                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     12031875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12031875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     12031875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12031875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       224242                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       224242                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       224242                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       224242                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001235                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001235                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001235                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001235                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43436.371841                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43436.371841                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43436.371841                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43436.371841                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          277                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          277                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          277                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          277                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11591875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11591875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11591875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11591875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001235                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001235                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001235                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001235                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41847.924188                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41847.924188                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41847.924188                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41847.924188                       # average overall mshr miss latency
system.cpu.icache.replacements                     64                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       223965                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          223965                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          277                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           277                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     12031875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12031875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       224242                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       224242                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001235                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001235                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43436.371841                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43436.371841                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          277                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          277                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11591875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11591875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001235                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001235                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41847.924188                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41847.924188                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           396.969918                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              116871                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                64                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1826.109375                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   396.969918                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.775332                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.775332                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          401                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          398                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.783203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            448761                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           448761                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       170900                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           170900                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       170900                       # number of overall hits
system.cpu.dcache.overall_hits::total          170900                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          735                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            735                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          735                       # number of overall misses
system.cpu.dcache.overall_misses::total           735                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     54319125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     54319125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     54319125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     54319125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       171635                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       171635                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       171635                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       171635                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004282                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004282                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004282                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004282                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73903.571429                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73903.571429                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73903.571429                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73903.571429                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          292                       # number of writebacks
system.cpu.dcache.writebacks::total               292                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          175                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          175                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          175                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          175                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          560                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          560                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          560                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          560                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5484                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5484                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     40925375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     40925375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     40925375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     40925375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     12049625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     12049625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003263                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003263                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003263                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003263                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73081.026786                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73081.026786                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73081.026786                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73081.026786                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2197.232859                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2197.232859                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    438                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       105822                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          105822                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          359                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           359                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     27126250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     27126250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       106181                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       106181                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003381                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003381                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75560.584958                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75560.584958                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          359                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          359                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          555                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          555                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     26569500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     26569500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     12049625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     12049625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003381                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003381                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74009.749304                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74009.749304                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21711.036036                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21711.036036                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        65078                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          65078                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          376                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          376                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     27192875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     27192875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        65454                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        65454                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005744                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005744                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72321.476064                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72321.476064                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          175                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          175                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          201                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          201                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4929                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4929                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     14355875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     14355875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003071                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003071                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71422.263682                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71422.263682                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           432.933981                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              156562                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               438                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            357.447489                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   432.933981                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.845574                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.845574                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          452                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          415                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            687100                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           687100                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22157379375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                22157465000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    376                       # Simulator instruction rate (inst/s)
host_mem_usage                                8740088                       # Number of bytes of host memory used
host_op_rate                                      386                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20056.52                       # Real time elapsed on the host
host_tick_rate                                 807645                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7532023                       # Number of instructions simulated
sim_ops                                       7744584                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016199                       # Number of seconds simulated
sim_ticks                                 16198552500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.258925                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   48344                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                62574                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                622                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4955                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             65391                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6201                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7549                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1348                       # Number of indirect misses.
system.cpu.branchPred.lookups                  111760                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   18253                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          892                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      711634                       # Number of instructions committed
system.cpu.committedOps                        759175                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.461750                       # CPI: cycles per instruction
system.cpu.discardedOps                         13793                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             538698                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             98140                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            46435                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          918396                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.406215                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      539                       # number of quiesce instructions executed
system.cpu.numCycles                          1751865                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       539                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  581971     76.66%     76.66% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1756      0.23%     76.89% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     76.89% # Class of committed instruction
system.cpu.op_class_0::MemRead                 104641     13.78%     90.67% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 70806      9.33%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   759175                       # Class of committed instruction
system.cpu.quiesceCycles                     24165819                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          833469                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          524                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1352                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              228168                       # Transaction distribution
system.membus.trans_dist::ReadResp             228805                       # Transaction distribution
system.membus.trans_dist::WriteReq             138049                       # Transaction distribution
system.membus.trans_dist::WriteResp            138049                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          293                       # Transaction distribution
system.membus.trans_dist::CleanEvict              210                       # Transaction distribution
system.membus.trans_dist::ReadExReq               201                       # Transaction distribution
system.membus.trans_dist::ReadExResp              201                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            277                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           360                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          618                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          618                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           53                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2220                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        12529                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       721466                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       721466                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 734613                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        17728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        17728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        53120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        12252                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        71348                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     23086572                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     23086572                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23175648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            367368                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000065                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.008082                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  367344     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      24      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              367368                       # Request fanout histogram
system.membus.reqLayer6.occupancy           992483205                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               6.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            11089625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              580171                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2136750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            9239315                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1422566830                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              8.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1388750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       318976                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       318976                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       512335                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       512335                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          322                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5082                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8748                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        53328                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        94288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1486848                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1548288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1662622                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          506                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7986                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        12252                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       852968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1508328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23789568                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     24772608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     26473928                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2740741750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             16.9                       # Network utilization (%)
system.acctest.local_bus.numRequests          1839274                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          794                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.09                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2226440588                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         13.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1470031000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          9.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       507904                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        63488                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      4045794                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     20228968                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3034345                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      4045794                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     31354900                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      4045794                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3034345                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      7080139                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      4045794                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     20228968                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      7080139                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      7080139                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     38435039                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3034345                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      7080139                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       10114484                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3034345                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1043303                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4077648                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3034345                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     10114484                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1043303                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      14192132                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       227613                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       227613                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       133120                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       133120                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         6184                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       712704                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       721466                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       197608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22806528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     23086572                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       441255                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       441255    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       441255                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1070185830                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          6.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1271172000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          7.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     33008448                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8065744                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1985145278                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     12137381                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     40457936                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2037740594                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     40457936                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     40519670                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     80977606                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2025603214                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     52657051                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     40457936                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2118718200                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     17563648                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8257536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     26411008                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     15532032                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     25624576                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4390912                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       258048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4667392                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2523136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       485376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3008512                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     36412142                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1084272684                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    509769993                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1630454820                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    623052214                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    958853083                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1581905297                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     36412142                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1707324898                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1468623076                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3212360117                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        17728                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        19264                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        17728                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        17728                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          277                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          301                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1094419                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        94823                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1189242                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1094419                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1094419                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1094419                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        94823                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1189242                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     14548992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          34368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14601260                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        18752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8257536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8538432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       227328                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             537                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              228150                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          293                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       129024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             133413                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        61734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    898166179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1043303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2121671                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             901392887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1157634                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     12137381                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    509769993                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      4045794                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            527110802                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1157634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     12199115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1407936172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      4045794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1043303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2121671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1428503689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       293.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      3092.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    356067.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006379827500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          378                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          378                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              415072                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             141552                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      228150                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     133413                       # Number of write requests accepted
system.mem_ctrls.readBursts                    228150                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   133413                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    292                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8338                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.16                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7378489195                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1139290000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13359761695                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32381.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58631.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       302                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   212518                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  124210                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                228149                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               133413                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     759                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  199937                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8010                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    7940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7920                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    781                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24551                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.734023                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   867.596042                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   231.723975                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          531      2.16%      2.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          665      2.71%      4.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          336      1.37%      6.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          384      1.56%      7.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          452      1.84%      9.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          327      1.33%     10.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          339      1.38%     12.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          453      1.85%     14.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        21064     85.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24551                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          378                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     602.859788                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    930.747293                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            250     66.14%     66.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            1      0.26%     66.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            1      0.26%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            3      0.79%     67.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           41     10.85%     78.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      0.26%     78.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.26%     78.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           65     17.20%     96.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2240-2303            1      0.26%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            8      2.12%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            6      1.59%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           378                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          378                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     352.973545                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     86.011070                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    465.168814                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            217     57.41%     57.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            21      5.56%     62.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             7      1.85%     64.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.26%     65.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.53%     65.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            4      1.06%     66.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.53%     67.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.53%     67.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.26%     67.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            4      1.06%     69.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          117     30.95%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           378                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14582912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   18688                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8539136                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14601260                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8538432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       900.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       527.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    901.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    527.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16198612500                       # Total gap between requests
system.mem_ctrls.avgGap                      44801.63                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14530752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        33920                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        20416                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8256576                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 61733.911101007325                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 897040152.198784351349                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1043303.097607023781                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2094014.264546168502                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1260359.529038165463                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 12137380.793746847659                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 509710728.782710611820                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 4045793.597915615886                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       227328                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          537                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          293                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       129024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1457430                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13317011840                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18832990                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     22459435                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   9550952690                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   1850083570                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 276625033485                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    310692375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     72871.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58580.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     71067.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41823.90                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32597108.16                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    602240.75                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2143981.22                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    303410.52                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         12115557.450000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8455364.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        414416737.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          185426004                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     155046956.400001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     130708700.699991                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     215436697.199998                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1121606017.650006                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         69.241126                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11250742085                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    876330000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4071504915                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1078                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           539                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     28021988.636364                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    164512037.876708                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          539    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        89625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545308500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             539                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7053613125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  15103851875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       223977                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           223977                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       223977                       # number of overall hits
system.cpu.icache.overall_hits::total          223977                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          277                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            277                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          277                       # number of overall misses
system.cpu.icache.overall_misses::total           277                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     12031875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12031875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     12031875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12031875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       224254                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       224254                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       224254                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       224254                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001235                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001235                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001235                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001235                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43436.371841                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43436.371841                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43436.371841                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43436.371841                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          277                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          277                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          277                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          277                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11591875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11591875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11591875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11591875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001235                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001235                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001235                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001235                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41847.924188                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41847.924188                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41847.924188                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41847.924188                       # average overall mshr miss latency
system.cpu.icache.replacements                     64                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       223977                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          223977                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          277                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           277                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     12031875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12031875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       224254                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       224254                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001235                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001235                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43436.371841                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43436.371841                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          277                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          277                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11591875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11591875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001235                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001235                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41847.924188                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41847.924188                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           396.969939                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2356067                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               465                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5066.810753                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   396.969939                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.775332                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.775332                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          401                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          398                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.783203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            448785                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           448785                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       170904                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           170904                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       170904                       # number of overall hits
system.cpu.dcache.overall_hits::total          170904                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          736                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            736                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          736                       # number of overall misses
system.cpu.dcache.overall_misses::total           736                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     54379125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     54379125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     54379125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     54379125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       171640                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       171640                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       171640                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       171640                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004288                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004288                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004288                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004288                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73884.680707                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73884.680707                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73884.680707                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73884.680707                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          293                       # number of writebacks
system.cpu.dcache.writebacks::total               293                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          175                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          175                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          175                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          175                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          561                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          561                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          561                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          561                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5484                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5484                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     40984125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     40984125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     40984125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     40984125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     12049625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     12049625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003268                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003268                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003268                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003268                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73055.481283                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73055.481283                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73055.481283                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73055.481283                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2197.232859                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2197.232859                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    439                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       105826                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          105826                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          360                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           360                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     27186250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     27186250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       106186                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       106186                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003390                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003390                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75517.361111                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75517.361111                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          360                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          360                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          555                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          555                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     26628250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     26628250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     12049625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     12049625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003390                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003390                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73967.361111                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73967.361111                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21711.036036                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21711.036036                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        65078                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          65078                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          376                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          376                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     27192875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     27192875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        65454                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        65454                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005744                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005744                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72321.476064                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72321.476064                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          175                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          175                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          201                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          201                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4929                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4929                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     14355875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     14355875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003071                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003071                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71422.263682                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71422.263682                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           432.934082                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              321217                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               891                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            360.512907                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   432.934082                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.845574                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.845574                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          452                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          414                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            687121                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           687121                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22157465000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
